CAP 1.0;

// CAP pattern converted by WGLCONVERTER Version 1.0.0.8
// Date:          Nov 12 15:07:32 2021
// Source WGL:    /data/delivery_pattern3/MTE/N810/S08V2/Ezcnv_S08V2_N810/convert/HILINK_INIT_TIM2_V3/1459054171466346497/workspace/output/temp/HILINK_R01_N810_INIT_ALL_FMAG.wgl

Signals {
    JTAG_TCK        In;
    JTAG_TMS        In;
    JTAG_TDI        In;
    JTAG_TDO        Out;
    JTAG_TRSTN      In;
    JTAG_CE_N       In;
    SYS_RST_N       In;
}

SignalGroups {
    patGS = JTAG_TCK+ JTAG_TMS+ JTAG_TDI+ JTAG_TDO+ JTAG_TRSTN+ JTAG_CE_N+ SYS_RST_N;
}

TimingBlock {
	timeplate_1_0        0;
}

Pattern {
    (JTAG_TCK, JTAG_TMS, JTAG_TDI, JTAG_TDO, JTAG_TRSTN, JTAG_CE_N, SYS_RST_N)
             > timeplate_1_0    001X100; //V0 S78 cycle 0 |  vim:syntax=verilog | Project: SD5981V100 | Purpose: Init hilink | Author: w00283344 | Date: 2018.1.29 |  set crg mode ctrl  | full chip reset | set output port to be X! | begin:Initial all clock info! | end:Initial all clock info! | begin:Set TRST(JTAG_TRSTN) to 0! | cycle0: | vector 1      cycle 0
             > timeplate_1_0    001X000; //V1 S86 cycle 1 | end:Set TRST(JTAG_TRSTN) to 0! | begin:Force TAP controller into reset state! | cycle1: | vector 2      cycle 1
             > timeplate_1_0    101X100; //V2 S95 cycle 2 | end:Force TAP controller into reset state! | Default start TCK(JTAG_TCK)! | cycle2:JTAG_TCK=0 | vector 3      cycle 2
             > timeplate_1_0    101X100; //V3 S125 cycle 3 | set testbench parameters -instruction force -port SYS_RST_N -value 0; | Force port(SYS_RST_N) = 0 ! | jtag_tdo PAD DS[3:0]=1000 SL=0  IE=1 |        sel     data | SPU    bit0     bit1 | SL     bit2     bit3 | PS     bit4     bit5 | ST     bit6     bit7 | PE     bit8     bit9 | IE     bit10    bit11 | DS3    bit12    bit13 | DS2    bit14    bit15 | DS1    bit16    bit17 | DS0    bit18    bit19 | set testbench parameters -instruction shift -instr dft_5981_jtagtdo_ctrl_chain_ir | -shift_in   20'b01010111_11_01_01_01_01_01 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=dft_5981_jtagtdo_ctrl_chain_ir,ShiftInValue=01010111110101010101,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(dft_5981_jtagtdo_ctrl_chain_ir=0000000010110110)! | cycle3:JTAG_TCK=0 | vector 4      cycle 3
  Repeat 2   > timeplate_1_0    111X100; //V4 S130 cycle 4-5 | cycle4-5:JTAG_TCK=0 | vector 5      cycle 4-5
  Repeat 2   > timeplate_1_0    101X100; //V5 S136 cycle 6-7 | cycle6-7:JTAG_TCK=0 | vector 6      cycle 6-7
             > timeplate_1_0    100H100; //V6 S142 cycle 8 | shift in instruction(dft_5981_jtagtdo_ctrl_chain_ir=0000000010110110)! | cycle8:JTAG_TCK=0 | vector 7      cycle 8
  Repeat 2   > timeplate_1_0    101L100; //V7 S147 cycle 9-10 | cycle9-10:JTAG_TCK=0 | vector 8      cycle 9-10
             > timeplate_1_0    100L100; //V8 S152 cycle 11 | cycle11:JTAG_TCK=0 | vector 9      cycle 11
  Repeat 2   > timeplate_1_0    101L100; //V9 S157 cycle 12-13 | cycle12-13:JTAG_TCK=0 | vector 10      cycle 12-13
             > timeplate_1_0    100L100; //V10 S162 cycle 14 | cycle14:JTAG_TCK=0 | vector 11      cycle 14
             > timeplate_1_0    101L100; //V11 S167 cycle 15 | cycle15:JTAG_TCK=0 | vector 12      cycle 15
  Repeat 7   > timeplate_1_0    100L100; //V12 S172 cycle 16-22 | cycle16-22:JTAG_TCK=0 | vector 13      cycle 16-22
             > timeplate_1_0    110L100; //V13 S177 cycle 23 | cycle23:JTAG_TCK=0 | vector 14      cycle 23
             > timeplate_1_0    110X100; //V14 S182 cycle 24 | cycle24:JTAG_TCK=0 | vector 15      cycle 24
             > timeplate_1_0    100X100; //V15 S188 cycle 25 | cycle25:JTAG_TCK=0 | vector 16      cycle 25
             > timeplate_1_0    100X100; //V16 S194 cycle 26 | Shift dft_5981_jtagtdo_ctrl_chain(InData=01010111110101010101, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle26:JTAG_TCK=0 | vector 17      cycle 26
             > timeplate_1_0    110X100; //V17 S199 cycle 27 | cycle27:JTAG_TCK=0 | vector 18      cycle 27
  Repeat 2   > timeplate_1_0    100X100; //V18 S204 cycle 28-29 | cycle28-29:JTAG_TCK=0 | vector 19      cycle 28-29
             > timeplate_1_0    101X100; //V19 S209 cycle 30 | cycle30:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 0 | vector 20      cycle 30
             > timeplate_1_0    100X100; //V20 S214 cycle 31 | cycle31:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 1 | vector 21      cycle 31
             > timeplate_1_0    101X100; //V21 S219 cycle 32 | cycle32:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 2 | vector 22      cycle 32
             > timeplate_1_0    100X100; //V22 S224 cycle 33 | cycle33:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 3 | vector 23      cycle 33
             > timeplate_1_0    101X100; //V23 S229 cycle 34 | cycle34:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 4 | vector 24      cycle 34
             > timeplate_1_0    100X100; //V24 S234 cycle 35 | cycle35:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 5 | vector 25      cycle 35
             > timeplate_1_0    101X100; //V25 S239 cycle 36 | cycle36:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 6 | vector 26      cycle 36
             > timeplate_1_0    100X100; //V26 S244 cycle 37 | cycle37:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 7 | vector 27      cycle 37
             > timeplate_1_0    101X100; //V27 S249 cycle 38 | cycle38:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 8 | vector 28      cycle 38
             > timeplate_1_0    100X100; //V28 S254 cycle 39 | cycle39:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 9 | vector 29      cycle 39
  Repeat 5   > timeplate_1_0    101X100; //V29 S263 cycle 40-44 | cycle40:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 10 | cycle41:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 11 | cycle42:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 12 | cycle43:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 13 | cycle44:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 14 | vector 30      cycle 40-44
             > timeplate_1_0    100X100; //V30 S268 cycle 45 | cycle45:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 15 | vector 31      cycle 45
             > timeplate_1_0    101X100; //V31 S273 cycle 46 | cycle46:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 16 | vector 32      cycle 46
             > timeplate_1_0    100X100; //V32 S278 cycle 47 | cycle47:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 17 | vector 33      cycle 47
             > timeplate_1_0    101X100; //V33 S283 cycle 48 | cycle48:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 18 | vector 34      cycle 48
             > timeplate_1_0    110X100; //V34 S288 cycle 49 | cycle49:JTAG_TCK=0; Reg Name: dft_5981_jtagtdo_ctrl_chain; Bit Num: 19 | vector 35      cycle 49
             > timeplate_1_0    110X100; //V35 S293 cycle 50 | cycle50:JTAG_TCK=0 | vector 36      cycle 50
             > timeplate_1_0    100X100; //V36 S299 cycle 51 | cycle51:JTAG_TCK=0 | vector 37      cycle 51
             > timeplate_1_0    100X100; //V37 S333 cycle 52 |  PLL power down  | 3.config pll,set frequency parameter and powerdown mode | PLL JTAG Register | bit54~bit43 : FBDIV[11]-FBDIV[0] | bit42~bit19 : FRAC[23]-FRAC[0] | bit18~bit16 : POSTDOV2[2]-POSTDIV2[0] | bit15~bit13 : POSTDIV1[2]-POSTDIV1[0] | bit12~bit7  : REFDIV[5]-REFFIV[0] | bit6        : BYPASS | bit5        : DACPD | bit4        : DSMPD | bit3        : FOUTPOSTDIVPD | bit2        : FOUT4PHASEPD | bit1        : FOUT2XPD | bit0        : PD |  pll adaptor |  rw_flg  sel				data					POSTDIV2 POSTDIV1    REFDIV  BYPASS  valid	 PLL_MODE PD |  x_______xxx_____xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx____xxx_____xxx_______xxxxxx____x_______x_______x_____xxxx |                      5          4         3         2            1 |                  4_321___0987_6543_2109_8765__4321_0987_6543_2109___876_543_210987_6_5_43210 | set testbench parameters -instruction shift -instr core_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=core_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(core_pll_up_ir=0000000010100101)! | cycle52:JTAG_TCK=0 | vector 38      cycle 52
  Repeat 2   > timeplate_1_0    110X100; //V38 S338 cycle 53-54 | cycle53-54:JTAG_TCK=0 | vector 39      cycle 53-54
  Repeat 2   > timeplate_1_0    100X100; //V39 S344 cycle 55-56 | cycle55-56:JTAG_TCK=0 | vector 40      cycle 55-56
             > timeplate_1_0    101H100; //V40 S350 cycle 57 | shift in instruction(core_pll_up_ir=0000000010100101)! | cycle57:JTAG_TCK=0 | vector 41      cycle 57
             > timeplate_1_0    100L100; //V41 S355 cycle 58 | cycle58:JTAG_TCK=0 | vector 42      cycle 58
             > timeplate_1_0    101L100; //V42 S360 cycle 59 | cycle59:JTAG_TCK=0 | vector 43      cycle 59
  Repeat 2   > timeplate_1_0    100L100; //V43 S365 cycle 60-61 | cycle60-61:JTAG_TCK=0 | vector 44      cycle 60-61
             > timeplate_1_0    101L100; //V44 S370 cycle 62 | cycle62:JTAG_TCK=0 | vector 45      cycle 62
             > timeplate_1_0    100L100; //V45 S375 cycle 63 | cycle63:JTAG_TCK=0 | vector 46      cycle 63
             > timeplate_1_0    101L100; //V46 S380 cycle 64 | cycle64:JTAG_TCK=0 | vector 47      cycle 64
  Repeat 7   > timeplate_1_0    100L100; //V47 S385 cycle 65-71 | cycle65-71:JTAG_TCK=0 | vector 48      cycle 65-71
             > timeplate_1_0    110L100; //V48 S390 cycle 72 | cycle72:JTAG_TCK=0 | vector 49      cycle 72
             > timeplate_1_0    110X100; //V49 S395 cycle 73 | cycle73:JTAG_TCK=0 | vector 50      cycle 73
             > timeplate_1_0    100X100; //V50 S401 cycle 74 | cycle74:JTAG_TCK=0 | vector 51      cycle 74
             > timeplate_1_0    100X100; //V51 S407 cycle 75 | Shift core_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle75:JTAG_TCK=0 | vector 52      cycle 75
             > timeplate_1_0    110X100; //V52 S412 cycle 76 | cycle76:JTAG_TCK=0 | vector 53      cycle 76
  Repeat 2   > timeplate_1_0    100X100; //V53 S417 cycle 77-78 | cycle77-78:JTAG_TCK=0 | vector 54      cycle 77-78
  Repeat 5   > timeplate_1_0    101X100; //V54 S426 cycle 79-83 | cycle79:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 0 | cycle80:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 1 | cycle81:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 2 | cycle82:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 3 | cycle83:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 4 | vector 55      cycle 79-83
  Repeat 46  > timeplate_1_0    100X100; //V55 S476 cycle 84-129 | cycle84:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 5 | cycle85:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 6 | cycle86:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 7 | cycle87:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 8 | cycle88:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 9 | cycle89:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 10 | cycle90:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 11 | cycle91:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 12 | cycle92:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 13 | cycle93:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 14 | cycle94:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 15 | cycle95:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 16 | cycle96:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 17 | cycle97:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 18 | cycle98:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 19 | cycle99:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 20 | cycle100:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 21 | cycle101:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 22 | cycle102:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 23 | cycle103:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 24 | cycle104:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 25 | cycle105:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 26 | cycle106:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 27 | cycle107:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 28 | cycle108:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 29 | cycle109:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 30 | cycle110:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 31 | cycle111:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 32 | cycle112:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 33 | cycle113:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 34 | cycle114:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 35 | cycle115:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 36 | cycle116:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 37 | cycle117:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 38 | cycle118:JTAG_TCK=0; Reg Name: core_pll_up; Bit N
  Repeat 3   > timeplate_1_0    100X100; //V56 S483 cycle 130-132 | cycle130:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 51 | cycle131:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 52 | cycle132:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 53 | vector 57      cycle 130-132
             > timeplate_1_0    110X100; //V57 S488 cycle 133 | cycle133:JTAG_TCK=0; Reg Name: core_pll_up; Bit Num: 54 | vector 58      cycle 133
             > timeplate_1_0    110X100; //V58 S493 cycle 134 | cycle134:JTAG_TCK=0 | vector 59      cycle 134
             > timeplate_1_0    100X100; //V59 S499 cycle 135 | cycle135:JTAG_TCK=0 | vector 60      cycle 135
             > timeplate_1_0    100X100; //V60 S513 cycle 136 | set testbench parameters -instruction shift -instr dp_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=dp_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(dp_pll_up_ir=0000000010111101)! | cycle136:JTAG_TCK=0 | vector 61      cycle 136
  Repeat 2   > timeplate_1_0    110X100; //V61 S518 cycle 137-138 | cycle137-138:JTAG_TCK=0 | vector 62      cycle 137-138
  Repeat 2   > timeplate_1_0    100X100; //V62 S524 cycle 139-140 | cycle139-140:JTAG_TCK=0 | vector 63      cycle 139-140
             > timeplate_1_0    101H100; //V63 S530 cycle 141 | shift in instruction(dp_pll_up_ir=0000000010111101)! | cycle141:JTAG_TCK=0 | vector 64      cycle 141
             > timeplate_1_0    100L100; //V64 S535 cycle 142 | cycle142:JTAG_TCK=0 | vector 65      cycle 142
  Repeat 4   > timeplate_1_0    101L100; //V65 S540 cycle 143-146 | cycle143-146:JTAG_TCK=0 | vector 66      cycle 143-146
             > timeplate_1_0    100L100; //V66 S545 cycle 147 | cycle147:JTAG_TCK=0 | vector 67      cycle 147
             > timeplate_1_0    101L100; //V67 S550 cycle 148 | cycle148:JTAG_TCK=0 | vector 68      cycle 148
  Repeat 7   > timeplate_1_0    100L100; //V68 S555 cycle 149-155 | cycle149-155:JTAG_TCK=0 | vector 69      cycle 149-155
             > timeplate_1_0    110L100; //V69 S560 cycle 156 | cycle156:JTAG_TCK=0 | vector 70      cycle 156
             > timeplate_1_0    110X100; //V70 S565 cycle 157 | cycle157:JTAG_TCK=0 | vector 71      cycle 157
             > timeplate_1_0    100X100; //V71 S571 cycle 158 | cycle158:JTAG_TCK=0 | vector 72      cycle 158
             > timeplate_1_0    100X100; //V72 S577 cycle 159 | Shift dp_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle159:JTAG_TCK=0 | vector 73      cycle 159
             > timeplate_1_0    110X100; //V73 S582 cycle 160 | cycle160:JTAG_TCK=0 | vector 74      cycle 160
  Repeat 2   > timeplate_1_0    100X100; //V74 S587 cycle 161-162 | cycle161-162:JTAG_TCK=0 | vector 75      cycle 161-162
  Repeat 5   > timeplate_1_0    101X100; //V75 S596 cycle 163-167 | cycle163:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 0 | cycle164:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 1 | cycle165:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 2 | cycle166:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 3 | cycle167:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 4 | vector 76      cycle 163-167
  Repeat 47  > timeplate_1_0    100X100; //V76 S647 cycle 168-214 | cycle168:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 5 | cycle169:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 6 | cycle170:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 7 | cycle171:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 8 | cycle172:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 9 | cycle173:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 10 | cycle174:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 11 | cycle175:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 12 | cycle176:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 13 | cycle177:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 14 | cycle178:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 15 | cycle179:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 16 | cycle180:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 17 | cycle181:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 18 | cycle182:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 19 | cycle183:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 20 | cycle184:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 21 | cycle185:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 22 | cycle186:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 23 | cycle187:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 24 | cycle188:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 25 | cycle189:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 26 | cycle190:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 27 | cycle191:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 28 | cycle192:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 29 | cycle193:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 30 | cycle194:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 31 | cycle195:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 32 | cycle196:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 33 | cycle197:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 34 | cycle198:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 35 | cycle199:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 36 | cycle200:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 37 | cycle201:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 38 | cycle202:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 39 | cycle203:JTAG_TCK=0; Reg Name: dp_pll_up; Bit
  Repeat 2   > timeplate_1_0    100X100; //V77 S653 cycle 215-216 | cycle215:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 52 | cycle216:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 53 | vector 78      cycle 215-216
             > timeplate_1_0    110X100; //V78 S658 cycle 217 | cycle217:JTAG_TCK=0; Reg Name: dp_pll_up; Bit Num: 54 | vector 79      cycle 217
             > timeplate_1_0    110X100; //V79 S663 cycle 218 | cycle218:JTAG_TCK=0 | vector 80      cycle 218
             > timeplate_1_0    100X100; //V80 S669 cycle 219 | cycle219:JTAG_TCK=0 | vector 81      cycle 219
             > timeplate_1_0    100X100; //V81 S683 cycle 220 | set testbench parameters -instruction shift -instr ptp_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=ptp_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(ptp_pll_up_ir=0000000011000011)! | cycle220:JTAG_TCK=0 | vector 82      cycle 220
  Repeat 2   > timeplate_1_0    110X100; //V82 S688 cycle 221-222 | cycle221-222:JTAG_TCK=0 | vector 83      cycle 221-222
  Repeat 2   > timeplate_1_0    100X100; //V83 S694 cycle 223-224 | cycle223-224:JTAG_TCK=0 | vector 84      cycle 223-224
             > timeplate_1_0    101H100; //V84 S700 cycle 225 | shift in instruction(ptp_pll_up_ir=0000000011000011)! | cycle225:JTAG_TCK=0 | vector 85      cycle 225
             > timeplate_1_0    101L100; //V85 S705 cycle 226 | cycle226:JTAG_TCK=0 | vector 86      cycle 226
  Repeat 4   > timeplate_1_0    100L100; //V86 S710 cycle 227-230 | cycle227-230:JTAG_TCK=0 | vector 87      cycle 227-230
  Repeat 2   > timeplate_1_0    101L100; //V87 S715 cycle 231-232 | cycle231-232:JTAG_TCK=0 | vector 88      cycle 231-232
  Repeat 7   > timeplate_1_0    100L100; //V88 S720 cycle 233-239 | cycle233-239:JTAG_TCK=0 | vector 89      cycle 233-239
             > timeplate_1_0    110L100; //V89 S725 cycle 240 | cycle240:JTAG_TCK=0 | vector 90      cycle 240
             > timeplate_1_0    110X100; //V90 S730 cycle 241 | cycle241:JTAG_TCK=0 | vector 91      cycle 241
             > timeplate_1_0    100X100; //V91 S736 cycle 242 | cycle242:JTAG_TCK=0 | vector 92      cycle 242
             > timeplate_1_0    100X100; //V92 S742 cycle 243 | Shift ptp_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle243:JTAG_TCK=0 | vector 93      cycle 243
             > timeplate_1_0    110X100; //V93 S747 cycle 244 | cycle244:JTAG_TCK=0 | vector 94      cycle 244
  Repeat 2   > timeplate_1_0    100X100; //V94 S752 cycle 245-246 | cycle245-246:JTAG_TCK=0 | vector 95      cycle 245-246
  Repeat 5   > timeplate_1_0    101X100; //V95 S761 cycle 247-251 | cycle247:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 0 | cycle248:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 1 | cycle249:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 2 | cycle250:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 3 | cycle251:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 4 | vector 96      cycle 247-251
  Repeat 46  > timeplate_1_0    100X100; //V96 S811 cycle 252-297 | cycle252:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 5 | cycle253:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 6 | cycle254:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 7 | cycle255:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 8 | cycle256:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 9 | cycle257:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 10 | cycle258:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 11 | cycle259:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 12 | cycle260:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 13 | cycle261:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 14 | cycle262:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 15 | cycle263:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 16 | cycle264:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 17 | cycle265:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 18 | cycle266:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 19 | cycle267:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 20 | cycle268:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 21 | cycle269:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 22 | cycle270:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 23 | cycle271:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 24 | cycle272:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 25 | cycle273:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 26 | cycle274:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 27 | cycle275:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 28 | cycle276:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 29 | cycle277:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 30 | cycle278:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 31 | cycle279:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 32 | cycle280:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 33 | cycle281:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 34 | cycle282:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 35 | cycle283:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 36 | cycle284:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 37 | cycle285:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 38 | cycle286:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 39 | cycle287:J
  Repeat 3   > timeplate_1_0    100X100; //V97 S818 cycle 298-300 | cycle298:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 51 | cycle299:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 52 | cycle300:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 53 | vector 98      cycle 298-300
             > timeplate_1_0    110X100; //V98 S823 cycle 301 | cycle301:JTAG_TCK=0; Reg Name: ptp_pll_up; Bit Num: 54 | vector 99      cycle 301
             > timeplate_1_0    110X100; //V99 S828 cycle 302 | cycle302:JTAG_TCK=0 | vector 100      cycle 302
             > timeplate_1_0    100X100; //V100 S834 cycle 303 | cycle303:JTAG_TCK=0 | vector 101      cycle 303
             > timeplate_1_0    100X100; //V101 S848 cycle 304 | set testbench parameters -instruction shift -instr ddr_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=ddr_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(ddr_pll_up_ir=0000000010110011)! | cycle304:JTAG_TCK=0 | vector 102      cycle 304
  Repeat 2   > timeplate_1_0    110X100; //V102 S853 cycle 305-306 | cycle305-306:JTAG_TCK=0 | vector 103      cycle 305-306
  Repeat 2   > timeplate_1_0    100X100; //V103 S859 cycle 307-308 | cycle307-308:JTAG_TCK=0 | vector 104      cycle 307-308
             > timeplate_1_0    101H100; //V104 S865 cycle 309 | shift in instruction(ddr_pll_up_ir=0000000010110011)! | cycle309:JTAG_TCK=0 | vector 105      cycle 309
             > timeplate_1_0    101L100; //V105 S870 cycle 310 | cycle310:JTAG_TCK=0 | vector 106      cycle 310
  Repeat 2   > timeplate_1_0    100L100; //V106 S875 cycle 311-312 | cycle311-312:JTAG_TCK=0 | vector 107      cycle 311-312
  Repeat 2   > timeplate_1_0    101L100; //V107 S880 cycle 313-314 | cycle313-314:JTAG_TCK=0 | vector 108      cycle 313-314
             > timeplate_1_0    100L100; //V108 S885 cycle 315 | cycle315:JTAG_TCK=0 | vector 109      cycle 315
             > timeplate_1_0    101L100; //V109 S890 cycle 316 | cycle316:JTAG_TCK=0 | vector 110      cycle 316
  Repeat 7   > timeplate_1_0    100L100; //V110 S895 cycle 317-323 | cycle317-323:JTAG_TCK=0 | vector 111      cycle 317-323
             > timeplate_1_0    110L100; //V111 S900 cycle 324 | cycle324:JTAG_TCK=0 | vector 112      cycle 324
             > timeplate_1_0    110X100; //V112 S905 cycle 325 | cycle325:JTAG_TCK=0 | vector 113      cycle 325
             > timeplate_1_0    100X100; //V113 S911 cycle 326 | cycle326:JTAG_TCK=0 | vector 114      cycle 326
             > timeplate_1_0    100X100; //V114 S917 cycle 327 | Shift ddr_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle327:JTAG_TCK=0 | vector 115      cycle 327
             > timeplate_1_0    110X100; //V115 S922 cycle 328 | cycle328:JTAG_TCK=0 | vector 116      cycle 328
  Repeat 2   > timeplate_1_0    100X100; //V116 S927 cycle 329-330 | cycle329-330:JTAG_TCK=0 | vector 117      cycle 329-330
  Repeat 5   > timeplate_1_0    101X100; //V117 S936 cycle 331-335 | cycle331:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 0 | cycle332:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 1 | cycle333:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 2 | cycle334:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 3 | cycle335:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 4 | vector 118      cycle 331-335
  Repeat 46  > timeplate_1_0    100X100; //V118 S986 cycle 336-381 | cycle336:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 5 | cycle337:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 6 | cycle338:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 7 | cycle339:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 8 | cycle340:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 9 | cycle341:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 10 | cycle342:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 11 | cycle343:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 12 | cycle344:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 13 | cycle345:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 14 | cycle346:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 15 | cycle347:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 16 | cycle348:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 17 | cycle349:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 18 | cycle350:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 19 | cycle351:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 20 | cycle352:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 21 | cycle353:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 22 | cycle354:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 23 | cycle355:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 24 | cycle356:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 25 | cycle357:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 26 | cycle358:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 27 | cycle359:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 28 | cycle360:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 29 | cycle361:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 30 | cycle362:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 31 | cycle363:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 32 | cycle364:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 33 | cycle365:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 34 | cycle366:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 35 | cycle367:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 36 | cycle368:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 37 | cycle369:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 38 | cycle370:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 39 | cycle371:J
  Repeat 3   > timeplate_1_0    100X100; //V119 S993 cycle 382-384 | cycle382:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 51 | cycle383:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 52 | cycle384:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 53 | vector 120      cycle 382-384
             > timeplate_1_0    110X100; //V120 S998 cycle 385 | cycle385:JTAG_TCK=0; Reg Name: ddr_pll_up; Bit Num: 54 | vector 121      cycle 385
             > timeplate_1_0    110X100; //V121 S1003 cycle 386 | cycle386:JTAG_TCK=0 | vector 122      cycle 386
             > timeplate_1_0    100X100; //V122 S1009 cycle 387 | cycle387:JTAG_TCK=0 | vector 123      cycle 387
             > timeplate_1_0    100X100; //V123 S1023 cycle 388 | set testbench parameters -instruction shift -instr an_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=an_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(an_pll_up_ir=0000000010100100)! | cycle388:JTAG_TCK=0 | vector 124      cycle 388
  Repeat 2   > timeplate_1_0    110X100; //V124 S1028 cycle 389-390 | cycle389-390:JTAG_TCK=0 | vector 125      cycle 389-390
  Repeat 2   > timeplate_1_0    100X100; //V125 S1034 cycle 391-392 | cycle391-392:JTAG_TCK=0 | vector 126      cycle 391-392
             > timeplate_1_0    100H100; //V126 S1040 cycle 393 | shift in instruction(an_pll_up_ir=0000000010100100)! | cycle393:JTAG_TCK=0 | vector 127      cycle 393
             > timeplate_1_0    100L100; //V127 S1045 cycle 394 | cycle394:JTAG_TCK=0 | vector 128      cycle 394
             > timeplate_1_0    101L100; //V128 S1050 cycle 395 | cycle395:JTAG_TCK=0 | vector 129      cycle 395
  Repeat 2   > timeplate_1_0    100L100; //V129 S1055 cycle 396-397 | cycle396-397:JTAG_TCK=0 | vector 130      cycle 396-397
             > timeplate_1_0    101L100; //V130 S1060 cycle 398 | cycle398:JTAG_TCK=0 | vector 131      cycle 398
             > timeplate_1_0    100L100; //V131 S1065 cycle 399 | cycle399:JTAG_TCK=0 | vector 132      cycle 399
             > timeplate_1_0    101L100; //V132 S1070 cycle 400 | cycle400:JTAG_TCK=0 | vector 133      cycle 400
  Repeat 7   > timeplate_1_0    100L100; //V133 S1075 cycle 401-407 | cycle401-407:JTAG_TCK=0 | vector 134      cycle 401-407
             > timeplate_1_0    110L100; //V134 S1080 cycle 408 | cycle408:JTAG_TCK=0 | vector 135      cycle 408
             > timeplate_1_0    110X100; //V135 S1085 cycle 409 | cycle409:JTAG_TCK=0 | vector 136      cycle 409
             > timeplate_1_0    100X100; //V136 S1091 cycle 410 | cycle410:JTAG_TCK=0 | vector 137      cycle 410
             > timeplate_1_0    100X100; //V137 S1097 cycle 411 | Shift an_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle411:JTAG_TCK=0 | vector 138      cycle 411
             > timeplate_1_0    110X100; //V138 S1102 cycle 412 | cycle412:JTAG_TCK=0 | vector 139      cycle 412
  Repeat 2   > timeplate_1_0    100X100; //V139 S1107 cycle 413-414 | cycle413-414:JTAG_TCK=0 | vector 140      cycle 413-414
  Repeat 5   > timeplate_1_0    101X100; //V140 S1116 cycle 415-419 | cycle415:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 0 | cycle416:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 1 | cycle417:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 2 | cycle418:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 3 | cycle419:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 4 | vector 141      cycle 415-419
  Repeat 47  > timeplate_1_0    100X100; //V141 S1167 cycle 420-466 | cycle420:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 5 | cycle421:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 6 | cycle422:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 7 | cycle423:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 8 | cycle424:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 9 | cycle425:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 10 | cycle426:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 11 | cycle427:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 12 | cycle428:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 13 | cycle429:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 14 | cycle430:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 15 | cycle431:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 16 | cycle432:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 17 | cycle433:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 18 | cycle434:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 19 | cycle435:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 20 | cycle436:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 21 | cycle437:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 22 | cycle438:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 23 | cycle439:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 24 | cycle440:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 25 | cycle441:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 26 | cycle442:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 27 | cycle443:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 28 | cycle444:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 29 | cycle445:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 30 | cycle446:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 31 | cycle447:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 32 | cycle448:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 33 | cycle449:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 34 | cycle450:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 35 | cycle451:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 36 | cycle452:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 37 | cycle453:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 38 | cycle454:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 39 | cycle455:JTAG_TCK=0; Reg Name: an_pll_up; Bit
  Repeat 2   > timeplate_1_0    100X100; //V142 S1173 cycle 467-468 | cycle467:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 52 | cycle468:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 53 | vector 143      cycle 467-468
             > timeplate_1_0    110X100; //V143 S1178 cycle 469 | cycle469:JTAG_TCK=0; Reg Name: an_pll_up; Bit Num: 54 | vector 144      cycle 469
             > timeplate_1_0    110X100; //V144 S1183 cycle 470 | cycle470:JTAG_TCK=0 | vector 145      cycle 470
             > timeplate_1_0    100X100; //V145 S1189 cycle 471 | cycle471:JTAG_TCK=0 | vector 146      cycle 471
             > timeplate_1_0    100X100; //V146 S1203 cycle 472 | set testbench parameters -instruction shift -instr fic_esc_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=fic_esc_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fic_esc_pll_up_ir=0000000010111111)! | cycle472:JTAG_TCK=0 | vector 147      cycle 472
  Repeat 2   > timeplate_1_0    110X100; //V147 S1208 cycle 473-474 | cycle473-474:JTAG_TCK=0 | vector 148      cycle 473-474
  Repeat 2   > timeplate_1_0    100X100; //V148 S1214 cycle 475-476 | cycle475-476:JTAG_TCK=0 | vector 149      cycle 475-476
             > timeplate_1_0    101H100; //V149 S1220 cycle 477 | shift in instruction(fic_esc_pll_up_ir=0000000010111111)! | cycle477:JTAG_TCK=0 | vector 150      cycle 477
  Repeat 5   > timeplate_1_0    101L100; //V150 S1225 cycle 478-482 | cycle478-482:JTAG_TCK=0 | vector 151      cycle 478-482
             > timeplate_1_0    100L100; //V151 S1230 cycle 483 | cycle483:JTAG_TCK=0 | vector 152      cycle 483
             > timeplate_1_0    101L100; //V152 S1235 cycle 484 | cycle484:JTAG_TCK=0 | vector 153      cycle 484
  Repeat 7   > timeplate_1_0    100L100; //V153 S1240 cycle 485-491 | cycle485-491:JTAG_TCK=0 | vector 154      cycle 485-491
             > timeplate_1_0    110L100; //V154 S1245 cycle 492 | cycle492:JTAG_TCK=0 | vector 155      cycle 492
             > timeplate_1_0    110X100; //V155 S1250 cycle 493 | cycle493:JTAG_TCK=0 | vector 156      cycle 493
             > timeplate_1_0    100X100; //V156 S1256 cycle 494 | cycle494:JTAG_TCK=0 | vector 157      cycle 494
             > timeplate_1_0    100X100; //V157 S1262 cycle 495 | Shift fic_esc_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle495:JTAG_TCK=0 | vector 158      cycle 495
             > timeplate_1_0    110X100; //V158 S1267 cycle 496 | cycle496:JTAG_TCK=0 | vector 159      cycle 496
  Repeat 2   > timeplate_1_0    100X100; //V159 S1272 cycle 497-498 | cycle497-498:JTAG_TCK=0 | vector 160      cycle 497-498
  Repeat 5   > timeplate_1_0    101X100; //V160 S1281 cycle 499-503 | cycle499:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 0 | cycle500:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 1 | cycle501:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 2 | cycle502:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 3 | cycle503:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 4 | vector 161      cycle 499-503
  Repeat 43  > timeplate_1_0    100X100; //V161 S1328 cycle 504-546 | cycle504:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 5 | cycle505:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 6 | cycle506:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 7 | cycle507:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 8 | cycle508:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 9 | cycle509:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 10 | cycle510:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 11 | cycle511:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 12 | cycle512:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 13 | cycle513:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 14 | cycle514:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 15 | cycle515:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 16 | cycle516:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 17 | cycle517:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 18 | cycle518:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 19 | cycle519:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 20 | cycle520:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 21 | cycle521:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 22 | cycle522:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 23 | cycle523:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 24 | cycle524:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 25 | cycle525:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 26 | cycle526:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 27 | cycle527:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 28 | cycle528:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 29 | cycle529:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 30 | cycle530:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 31 | cycle531:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 32 | cycle532:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 33 | cycle533:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 34 | cycle534:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 35 | cycle535:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 36 | cycle536:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Nu
  Repeat 6   > timeplate_1_0    100X100; //V162 S1338 cycle 547-552 | cycle547:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 48 | cycle548:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 49 | cycle549:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 50 | cycle550:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 51 | cycle551:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 52 | cycle552:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 53 | vector 163      cycle 547-552
             > timeplate_1_0    110X100; //V163 S1343 cycle 553 | cycle553:JTAG_TCK=0; Reg Name: fic_esc_pll_up; Bit Num: 54 | vector 164      cycle 553
             > timeplate_1_0    110X100; //V164 S1348 cycle 554 | cycle554:JTAG_TCK=0 | vector 165      cycle 554
             > timeplate_1_0    100X100; //V165 S1354 cycle 555 | cycle555:JTAG_TCK=0 | vector 166      cycle 555
             > timeplate_1_0    100X100; //V166 S1368 cycle 556 | set testbench parameters -instruction shift -instr mag_pll_up_ir | -shift_in  55'b0_000___0000_0000_0000_0000__0000_0000_0000_0000___000_000_000000_0_0_1_1111 | -shift_out 55'bx_xxx___xxxx_xxxx_xxxx_xxxx__xxxx_xxxx_xxxx_xxxx___xxx_xxx_xxxxxx_x_x_x_xxxx | -cycle 0; | Shift(InstrName=mag_pll_up_ir,ShiftInValue=0000000000000000000000000000000000000000000000000011111,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(mag_pll_up_ir=0000000011000000)! | cycle556:JTAG_TCK=0 | vector 167      cycle 556
  Repeat 2   > timeplate_1_0    110X100; //V167 S1373 cycle 557-558 | cycle557-558:JTAG_TCK=0 | vector 168      cycle 557-558
  Repeat 2   > timeplate_1_0    100X100; //V168 S1379 cycle 559-560 | cycle559-560:JTAG_TCK=0 | vector 169      cycle 559-560
             > timeplate_1_0    100H100; //V169 S1385 cycle 561 | shift in instruction(mag_pll_up_ir=0000000011000000)! | cycle561:JTAG_TCK=0 | vector 170      cycle 561
  Repeat 5   > timeplate_1_0    100L100; //V170 S1390 cycle 562-566 | cycle562-566:JTAG_TCK=0 | vector 171      cycle 562-566
  Repeat 2   > timeplate_1_0    101L100; //V171 S1395 cycle 567-568 | cycle567-568:JTAG_TCK=0 | vector 172      cycle 567-568
  Repeat 7   > timeplate_1_0    100L100; //V172 S1400 cycle 569-575 | cycle569-575:JTAG_TCK=0 | vector 173      cycle 569-575
             > timeplate_1_0    110L100; //V173 S1405 cycle 576 | cycle576:JTAG_TCK=0 | vector 174      cycle 576
             > timeplate_1_0    110X100; //V174 S1410 cycle 577 | cycle577:JTAG_TCK=0 | vector 175      cycle 577
             > timeplate_1_0    100X100; //V175 S1416 cycle 578 | cycle578:JTAG_TCK=0 | vector 176      cycle 578
             > timeplate_1_0    100X100; //V176 S1422 cycle 579 | Shift mag_pll_up(InData=0000000000000000000000000000000000000000000000000011111, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle579:JTAG_TCK=0 | vector 177      cycle 579
             > timeplate_1_0    110X100; //V177 S1427 cycle 580 | cycle580:JTAG_TCK=0 | vector 178      cycle 580
  Repeat 2   > timeplate_1_0    100X100; //V178 S1432 cycle 581-582 | cycle581-582:JTAG_TCK=0 | vector 179      cycle 581-582
  Repeat 5   > timeplate_1_0    101X100; //V179 S1441 cycle 583-587 | cycle583:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 0 | cycle584:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 1 | cycle585:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 2 | cycle586:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 3 | cycle587:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 4 | vector 180      cycle 583-587
  Repeat 46  > timeplate_1_0    100X100; //V180 S1491 cycle 588-633 | cycle588:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 5 | cycle589:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 6 | cycle590:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 7 | cycle591:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 8 | cycle592:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 9 | cycle593:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 10 | cycle594:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 11 | cycle595:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 12 | cycle596:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 13 | cycle597:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 14 | cycle598:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 15 | cycle599:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 16 | cycle600:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 17 | cycle601:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 18 | cycle602:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 19 | cycle603:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 20 | cycle604:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 21 | cycle605:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 22 | cycle606:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 23 | cycle607:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 24 | cycle608:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 25 | cycle609:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 26 | cycle610:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 27 | cycle611:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 28 | cycle612:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 29 | cycle613:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 30 | cycle614:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 31 | cycle615:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 32 | cycle616:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 33 | cycle617:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 34 | cycle618:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 35 | cycle619:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 36 | cycle620:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 37 | cycle621:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 38 | cycle622:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 39 | cycle623:J
  Repeat 3   > timeplate_1_0    100X100; //V181 S1498 cycle 634-636 | cycle634:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 51 | cycle635:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 52 | cycle636:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 53 | vector 182      cycle 634-636
             > timeplate_1_0    110X100; //V182 S1503 cycle 637 | cycle637:JTAG_TCK=0; Reg Name: mag_pll_up; Bit Num: 54 | vector 183      cycle 637
             > timeplate_1_0    110X100; //V183 S1508 cycle 638 | cycle638:JTAG_TCK=0 | vector 184      cycle 638
             > timeplate_1_0    100X100; //V184 S1514 cycle 639 | cycle639:JTAG_TCK=0 | vector 185      cycle 639
             > timeplate_1_0    100X100; //V185 S1534 cycle 640 | 3. PLL adaptor initialization | ###################################################### |  pll_adapt rst = 0 | ###################################################### | set testbench parameters -instruction shift -instr cp_top_reserved_ir | -shift_in  32'b0000000000000000_10_10_10_10_10_10_10_00 | -shift_out 32'bxxxxxxxxxxxxxxxx_xx_xx_xx_xx_xx_xx_xx_xx | -cycle 0; | Shift(InstrName=cp_top_reserved_ir,ShiftInValue=00000000000000001010101010101000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_reserved_ir=0000000010101100)! | cycle640:JTAG_TCK=0 | vector 186      cycle 640
  Repeat 2   > timeplate_1_0    110X100; //V186 S1539 cycle 641-642 | cycle641-642:JTAG_TCK=0 | vector 187      cycle 641-642
  Repeat 2   > timeplate_1_0    100X100; //V187 S1545 cycle 643-644 | cycle643-644:JTAG_TCK=0 | vector 188      cycle 643-644
             > timeplate_1_0    100H100; //V188 S1551 cycle 645 | shift in instruction(cp_top_reserved_ir=0000000010101100)! | cycle645:JTAG_TCK=0 | vector 189      cycle 645
             > timeplate_1_0    100L100; //V189 S1556 cycle 646 | cycle646:JTAG_TCK=0 | vector 190      cycle 646
  Repeat 2   > timeplate_1_0    101L100; //V190 S1561 cycle 647-648 | cycle647-648:JTAG_TCK=0 | vector 191      cycle 647-648
             > timeplate_1_0    100L100; //V191 S1566 cycle 649 | cycle649:JTAG_TCK=0 | vector 192      cycle 649
             > timeplate_1_0    101L100; //V192 S1571 cycle 650 | cycle650:JTAG_TCK=0 | vector 193      cycle 650
             > timeplate_1_0    100L100; //V193 S1576 cycle 651 | cycle651:JTAG_TCK=0 | vector 194      cycle 651
             > timeplate_1_0    101L100; //V194 S1581 cycle 652 | cycle652:JTAG_TCK=0 | vector 195      cycle 652
  Repeat 7   > timeplate_1_0    100L100; //V195 S1586 cycle 653-659 | cycle653-659:JTAG_TCK=0 | vector 196      cycle 653-659
             > timeplate_1_0    110L100; //V196 S1591 cycle 660 | cycle660:JTAG_TCK=0 | vector 197      cycle 660
             > timeplate_1_0    110X100; //V197 S1596 cycle 661 | cycle661:JTAG_TCK=0 | vector 198      cycle 661
             > timeplate_1_0    100X100; //V198 S1602 cycle 662 | cycle662:JTAG_TCK=0 | vector 199      cycle 662
             > timeplate_1_0    100X100; //V199 S1608 cycle 663 | Shift cp_top_reserved(InData=00000000000000001010101010101000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle663:JTAG_TCK=0 | vector 200      cycle 663
             > timeplate_1_0    110X100; //V200 S1613 cycle 664 | cycle664:JTAG_TCK=0 | vector 201      cycle 664
  Repeat 2   > timeplate_1_0    100X100; //V201 S1618 cycle 665-666 | cycle665-666:JTAG_TCK=0 | vector 202      cycle 665-666
  Repeat 3   > timeplate_1_0    100X100; //V202 S1625 cycle 667-669 | cycle667:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 0 | cycle668:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 1 | cycle669:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 2 | vector 203      cycle 667-669
             > timeplate_1_0    101X100; //V203 S1630 cycle 670 | cycle670:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 3 | vector 204      cycle 670
             > timeplate_1_0    100X100; //V204 S1635 cycle 671 | cycle671:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 4 | vector 205      cycle 671
             > timeplate_1_0    101X100; //V205 S1640 cycle 672 | cycle672:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 5 | vector 206      cycle 672
             > timeplate_1_0    100X100; //V206 S1645 cycle 673 | cycle673:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 6 | vector 207      cycle 673
             > timeplate_1_0    101X100; //V207 S1650 cycle 674 | cycle674:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 7 | vector 208      cycle 674
             > timeplate_1_0    100X100; //V208 S1655 cycle 675 | cycle675:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 8 | vector 209      cycle 675
             > timeplate_1_0    101X100; //V209 S1660 cycle 676 | cycle676:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 9 | vector 210      cycle 676
             > timeplate_1_0    100X100; //V210 S1665 cycle 677 | cycle677:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 10 | vector 211      cycle 677
             > timeplate_1_0    101X100; //V211 S1670 cycle 678 | cycle678:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 11 | vector 212      cycle 678
             > timeplate_1_0    100X100; //V212 S1675 cycle 679 | cycle679:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 12 | vector 213      cycle 679
             > timeplate_1_0    101X100; //V213 S1680 cycle 680 | cycle680:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 13 | vector 214      cycle 680
             > timeplate_1_0    100X100; //V214 S1685 cycle 681 | cycle681:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 14 | vector 215      cycle 681
             > timeplate_1_0    101X100; //V215 S1690 cycle 682 | cycle682:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 15 | vector 216      cycle 682
  Repeat 15  > timeplate_1_0    100X100; //V216 S1709 cycle 683-697 | cycle683:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 16 | cycle684:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 17 | cycle685:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 18 | cycle686:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 19 | cycle687:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 20 | cycle688:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 21 | cycle689:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 22 | cycle690:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 23 | cycle691:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 24 | cycle692:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 25 | cycle693:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 26 | cycle694:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 27 | cycle695:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 28 | cycle696:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 29 | cycle697:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 30 | vector 217      cycle 683-697
             > timeplate_1_0    110X100; //V217 S1714 cycle 698 | cycle698:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 31 | vector 218      cycle 698
             > timeplate_1_0    110X100; //V218 S1719 cycle 699 | cycle699:JTAG_TCK=0 | vector 219      cycle 699
             > timeplate_1_0    100X100; //V219 S1725 cycle 700 | cycle700:JTAG_TCK=0 | vector 220      cycle 700
             > timeplate_1_0    100X100; //V220 S1742 cycle 701 | ###################################################### |  pll_adapt rst = 1 | ###################################################### | set testbench parameters -instruction shift -instr cp_top_reserved_ir | -shift_in  32'b0000000000000000_11_11_11_11_11_11_11_00 | -shift_out 32'bxxxxxxxxxxxxxxxx_xx_xx_xx_xx_xx_xx_xx_xx | -cycle 0; | Shift(InstrName=cp_top_reserved_ir,ShiftInValue=00000000000000001111111111111100,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_reserved_ir=0000000010101100)! | cycle701:JTAG_TCK=0 | vector 221      cycle 701
  Repeat 2   > timeplate_1_0    110X100; //V221 S1747 cycle 702-703 | cycle702-703:JTAG_TCK=0 | vector 222      cycle 702-703
  Repeat 2   > timeplate_1_0    100X100; //V222 S1753 cycle 704-705 | cycle704-705:JTAG_TCK=0 | vector 223      cycle 704-705
             > timeplate_1_0    100H100; //V223 S1759 cycle 706 | shift in instruction(cp_top_reserved_ir=0000000010101100)! | cycle706:JTAG_TCK=0 | vector 224      cycle 706
             > timeplate_1_0    100L100; //V224 S1764 cycle 707 | cycle707:JTAG_TCK=0 | vector 225      cycle 707
  Repeat 2   > timeplate_1_0    101L100; //V225 S1769 cycle 708-709 | cycle708-709:JTAG_TCK=0 | vector 226      cycle 708-709
             > timeplate_1_0    100L100; //V226 S1774 cycle 710 | cycle710:JTAG_TCK=0 | vector 227      cycle 710
             > timeplate_1_0    101L100; //V227 S1779 cycle 711 | cycle711:JTAG_TCK=0 | vector 228      cycle 711
             > timeplate_1_0    100L100; //V228 S1784 cycle 712 | cycle712:JTAG_TCK=0 | vector 229      cycle 712
             > timeplate_1_0    101L100; //V229 S1789 cycle 713 | cycle713:JTAG_TCK=0 | vector 230      cycle 713
  Repeat 7   > timeplate_1_0    100L100; //V230 S1794 cycle 714-720 | cycle714-720:JTAG_TCK=0 | vector 231      cycle 714-720
             > timeplate_1_0    110L100; //V231 S1799 cycle 721 | cycle721:JTAG_TCK=0 | vector 232      cycle 721
             > timeplate_1_0    110X100; //V232 S1804 cycle 722 | cycle722:JTAG_TCK=0 | vector 233      cycle 722
             > timeplate_1_0    100X100; //V233 S1810 cycle 723 | cycle723:JTAG_TCK=0 | vector 234      cycle 723
             > timeplate_1_0    100X100; //V234 S1816 cycle 724 | Shift cp_top_reserved(InData=00000000000000001111111111111100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle724:JTAG_TCK=0 | vector 235      cycle 724
             > timeplate_1_0    110X100; //V235 S1821 cycle 725 | cycle725:JTAG_TCK=0 | vector 236      cycle 725
  Repeat 2   > timeplate_1_0    100X100; //V236 S1826 cycle 726-727 | cycle726-727:JTAG_TCK=0 | vector 237      cycle 726-727
  Repeat 2   > timeplate_1_0    100X100; //V237 S1832 cycle 728-729 | cycle728:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 0 | cycle729:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 1 | vector 238      cycle 728-729
  Repeat 14  > timeplate_1_0    101X100; //V238 S1850 cycle 730-743 | cycle730:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 2 | cycle731:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 3 | cycle732:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 4 | cycle733:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 5 | cycle734:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 6 | cycle735:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 7 | cycle736:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 8 | cycle737:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 9 | cycle738:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 10 | cycle739:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 11 | cycle740:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 12 | cycle741:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 13 | cycle742:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 14 | cycle743:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 15 | vector 239      cycle 730-743
  Repeat 15  > timeplate_1_0    100X100; //V239 S1869 cycle 744-758 | cycle744:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 16 | cycle745:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 17 | cycle746:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 18 | cycle747:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 19 | cycle748:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 20 | cycle749:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 21 | cycle750:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 22 | cycle751:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 23 | cycle752:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 24 | cycle753:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 25 | cycle754:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 26 | cycle755:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 27 | cycle756:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 28 | cycle757:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 29 | cycle758:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 30 | vector 240      cycle 744-758
             > timeplate_1_0    110X100; //V240 S1874 cycle 759 | cycle759:JTAG_TCK=0; Reg Name: cp_top_reserved; Bit Num: 31 | vector 241      cycle 759
             > timeplate_1_0    110X100; //V241 S1879 cycle 760 | cycle760:JTAG_TCK=0 | vector 242      cycle 760
             > timeplate_1_0    100X100; //V242 S1885 cycle 761 | cycle761:JTAG_TCK=0 | vector 243      cycle 761
             > timeplate_1_0    100X100; //V243 S1915 cycle 762 | 4.swithch jtag control | ###################### | JTAG register,INSTRUCTION:pll_test_mode_ir | ###################### | bit6 : core_pll_test_mode | bit5 : dp_pll_test_mode | bit4 : ddr_pll_test_mode | bit3 : mag_pll_test_mode | bit2 : ptp_pll_test_mode | bit1 : an_pll_test_mode | bit0 : fic_esc_pll_test_mode | ##################### | set testbench parameters -instruction shift -instr pll_test_mode_ir | -shift_in  7'b1111111 | -shift_out 7'bxxxxxxx | -cycle 0; | Shift(InstrName=pll_test_mode_ir,ShiftInValue=1111111,ShiftOutValue=xxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(pll_test_mode_ir=0000000011000010)! | cycle762:JTAG_TCK=0 | vector 244      cycle 762
  Repeat 2   > timeplate_1_0    110X100; //V244 S1920 cycle 763-764 | cycle763-764:JTAG_TCK=0 | vector 245      cycle 763-764
  Repeat 2   > timeplate_1_0    100X100; //V245 S1926 cycle 765-766 | cycle765-766:JTAG_TCK=0 | vector 246      cycle 765-766
             > timeplate_1_0    100H100; //V246 S1932 cycle 767 | shift in instruction(pll_test_mode_ir=0000000011000010)! | cycle767:JTAG_TCK=0 | vector 247      cycle 767
             > timeplate_1_0    101L100; //V247 S1937 cycle 768 | cycle768:JTAG_TCK=0 | vector 248      cycle 768
  Repeat 4   > timeplate_1_0    100L100; //V248 S1942 cycle 769-772 | cycle769-772:JTAG_TCK=0 | vector 249      cycle 769-772
  Repeat 2   > timeplate_1_0    101L100; //V249 S1947 cycle 773-774 | cycle773-774:JTAG_TCK=0 | vector 250      cycle 773-774
  Repeat 7   > timeplate_1_0    100L100; //V250 S1952 cycle 775-781 | cycle775-781:JTAG_TCK=0 | vector 251      cycle 775-781
             > timeplate_1_0    110L100; //V251 S1957 cycle 782 | cycle782:JTAG_TCK=0 | vector 252      cycle 782
             > timeplate_1_0    110X100; //V252 S1962 cycle 783 | cycle783:JTAG_TCK=0 | vector 253      cycle 783
             > timeplate_1_0    100X100; //V253 S1968 cycle 784 | cycle784:JTAG_TCK=0 | vector 254      cycle 784
             > timeplate_1_0    100X100; //V254 S1974 cycle 785 | Shift pll_test_mode(InData=1111111, OutData=xxxxxxx)! | cycle785:JTAG_TCK=0 | vector 255      cycle 785
             > timeplate_1_0    110X100; //V255 S1979 cycle 786 | cycle786:JTAG_TCK=0 | vector 256      cycle 786
  Repeat 2   > timeplate_1_0    100X100; //V256 S1984 cycle 787-788 | cycle787-788:JTAG_TCK=0 | vector 257      cycle 787-788
  Repeat 6   > timeplate_1_0    101X100; //V257 S1994 cycle 789-794 | cycle789:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 0 | cycle790:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 1 | cycle791:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 2 | cycle792:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 3 | cycle793:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 4 | cycle794:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 5 | vector 258      cycle 789-794
             > timeplate_1_0    111X100; //V258 S1999 cycle 795 | cycle795:JTAG_TCK=0; Reg Name: pll_test_mode; Bit Num: 6 | vector 259      cycle 795
             > timeplate_1_0    111X100; //V259 S2004 cycle 796 | cycle796:JTAG_TCK=0 | vector 260      cycle 796
             > timeplate_1_0    101X100; //V260 S2009 cycle 797 | cycle797:JTAG_TCK=0 | vector 261      cycle 797
             > timeplate_1_0    101X100; //V261 S2075 cycle 798 |  start power down cfg  |       (IO) 4  ---> 5 ---> 6 ---> 7      8 <--- 9 <---19 <---18 <---17 |            |                                                        ^ |            v                                                        | |            3                                                       16(IO) |            |                                                        | |            v                                                        v |            2                                                       15 |            |                                                        | |            v                                                        v |            1                                                       14 |            |                                                        | |            v                                                        v |            0                                                       13 |                                                                     | |                                                                     v |                                                                10<--12 |                                                                 | |                                                                 v |                                                            <---11(IO) | attention:16 refclk1 can't convey to 9 & 8 | lmag_srd_top : 0--->7 ; fmag_srd_top : 8,9,12-->19  ; cp_top : 10,11 | _top_hilink_group_0_ctrl_ir | bit15                bsac | bit14                bsic | bit13                bsid1 | bit12                bsid0 | bit10                dft_through(spare_in2_cs) | bit9                 bse | bit8                 bstxe | bit7                 bshys1 | bit6                 bshys0 | bit5                 bshyr1 | bit4                 bshyr0 | bit3                 dft_share_scio | bit2                 ahb_disable | bit1                 hilink_dftctrl | bit0          
  Repeat 2   > timeplate_1_0    111X100; //V262 S2080 cycle 799-800 | cycle799-800:JTAG_TCK=0 | vector 263      cycle 799-800
  Repeat 2   > timeplate_1_0    101X100; //V263 S2086 cycle 801-802 | cycle801-802:JTAG_TCK=0 | vector 264      cycle 801-802
             > timeplate_1_0    100H100; //V264 S2092 cycle 803 | shift in instruction(lmag_srd_top_hilink_group_0_ctrl_ir=0000000011101000)! | cycle803:JTAG_TCK=0 | vector 265      cycle 803
  Repeat 2   > timeplate_1_0    100L100; //V265 S2097 cycle 804-805 | cycle804-805:JTAG_TCK=0 | vector 266      cycle 804-805
             > timeplate_1_0    101L100; //V266 S2102 cycle 806 | cycle806:JTAG_TCK=0 | vector 267      cycle 806
             > timeplate_1_0    100L100; //V267 S2107 cycle 807 | cycle807:JTAG_TCK=0 | vector 268      cycle 807
  Repeat 3   > timeplate_1_0    101L100; //V268 S2112 cycle 808-810 | cycle808-810:JTAG_TCK=0 | vector 269      cycle 808-810
  Repeat 7   > timeplate_1_0    100L100; //V269 S2117 cycle 811-817 | cycle811-817:JTAG_TCK=0 | vector 270      cycle 811-817
             > timeplate_1_0    110L100; //V270 S2122 cycle 818 | cycle818:JTAG_TCK=0 | vector 271      cycle 818
             > timeplate_1_0    110X100; //V271 S2127 cycle 819 | cycle819:JTAG_TCK=0 | vector 272      cycle 819
             > timeplate_1_0    100X100; //V272 S2133 cycle 820 | cycle820:JTAG_TCK=0 | vector 273      cycle 820
             > timeplate_1_0    100X100; //V273 S2139 cycle 821 | Shift lmag_srd_top_hilink_group_0_ctrl(InData=000000000000110, OutData=xxxxxxxxxxxxxxx)! | cycle821:JTAG_TCK=0 | vector 274      cycle 821
             > timeplate_1_0    110X100; //V274 S2144 cycle 822 | cycle822:JTAG_TCK=0 | vector 275      cycle 822
  Repeat 2   > timeplate_1_0    100X100; //V275 S2149 cycle 823-824 | cycle823-824:JTAG_TCK=0 | vector 276      cycle 823-824
             > timeplate_1_0    100X100; //V276 S2154 cycle 825 | cycle825:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 0 | vector 277      cycle 825
  Repeat 2   > timeplate_1_0    101X100; //V277 S2160 cycle 826-827 | cycle826:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 1 | cycle827:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 2 | vector 278      cycle 826-827
  Repeat 11  > timeplate_1_0    100X100; //V278 S2175 cycle 828-838 | cycle828:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 3 | cycle829:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 4 | cycle830:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 5 | cycle831:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 6 | cycle832:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 7 | cycle833:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 8 | cycle834:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 9 | cycle835:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 10 | cycle836:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 11 | cycle837:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 12 | cycle838:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 13 | vector 279      cycle 828-838
             > timeplate_1_0    110X100; //V279 S2180 cycle 839 | cycle839:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_group_0_ctrl; Bit Num: 14 | vector 280      cycle 839
             > timeplate_1_0    110X100; //V280 S2185 cycle 840 | cycle840:JTAG_TCK=0 | vector 281      cycle 840
             > timeplate_1_0    100X100; //V281 S2191 cycle 841 | cycle841:JTAG_TCK=0 | vector 282      cycle 841
             > timeplate_1_0    100X100; //V282 S2207 cycle 842 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_group_0_ctrl_ir | -shift_in   15'b000000000000110 | -shift_out  15'bxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_group_0_ctrl_ir,ShiftInValue=000000000000110,ShiftOutValue=xxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_group_0_ctrl_ir=0000000100001000)! | cycle842:JTAG_TCK=0 | vector 283      cycle 842
  Repeat 2   > timeplate_1_0    110X100; //V283 S2212 cycle 843-844 | cycle843-844:JTAG_TCK=0 | vector 284      cycle 843-844
  Repeat 2   > timeplate_1_0    100X100; //V284 S2218 cycle 845-846 | cycle845-846:JTAG_TCK=0 | vector 285      cycle 845-846
             > timeplate_1_0    100H100; //V285 S2224 cycle 847 | shift in instruction(fmag_srd_top_hilink_group_0_ctrl_ir=0000000100001000)! | cycle847:JTAG_TCK=0 | vector 286      cycle 847
  Repeat 2   > timeplate_1_0    100L100; //V286 S2229 cycle 848-849 | cycle848-849:JTAG_TCK=0 | vector 287      cycle 848-849
             > timeplate_1_0    101L100; //V287 S2234 cycle 850 | cycle850:JTAG_TCK=0 | vector 288      cycle 850
  Repeat 4   > timeplate_1_0    100L100; //V288 S2239 cycle 851-854 | cycle851-854:JTAG_TCK=0 | vector 289      cycle 851-854
             > timeplate_1_0    101L100; //V289 S2244 cycle 855 | cycle855:JTAG_TCK=0 | vector 290      cycle 855
  Repeat 6   > timeplate_1_0    100L100; //V290 S2249 cycle 856-861 | cycle856-861:JTAG_TCK=0 | vector 291      cycle 856-861
             > timeplate_1_0    110L100; //V291 S2254 cycle 862 | cycle862:JTAG_TCK=0 | vector 292      cycle 862
             > timeplate_1_0    110X100; //V292 S2259 cycle 863 | cycle863:JTAG_TCK=0 | vector 293      cycle 863
             > timeplate_1_0    100X100; //V293 S2265 cycle 864 | cycle864:JTAG_TCK=0 | vector 294      cycle 864
             > timeplate_1_0    100X100; //V294 S2271 cycle 865 | Shift fmag_srd_top_hilink_group_0_ctrl(InData=000000000000110, OutData=xxxxxxxxxxxxxxx)! | cycle865:JTAG_TCK=0 | vector 295      cycle 865
             > timeplate_1_0    110X100; //V295 S2276 cycle 866 | cycle866:JTAG_TCK=0 | vector 296      cycle 866
  Repeat 2   > timeplate_1_0    100X100; //V296 S2281 cycle 867-868 | cycle867-868:JTAG_TCK=0 | vector 297      cycle 867-868
             > timeplate_1_0    100X100; //V297 S2286 cycle 869 | cycle869:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 0 | vector 298      cycle 869
  Repeat 2   > timeplate_1_0    101X100; //V298 S2292 cycle 870-871 | cycle870:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 1 | cycle871:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 2 | vector 299      cycle 870-871
  Repeat 11  > timeplate_1_0    100X100; //V299 S2307 cycle 872-882 | cycle872:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 3 | cycle873:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 4 | cycle874:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 5 | cycle875:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 6 | cycle876:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 7 | cycle877:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 8 | cycle878:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 9 | cycle879:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 10 | cycle880:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 11 | cycle881:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 12 | cycle882:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 13 | vector 300      cycle 872-882
             > timeplate_1_0    110X100; //V300 S2312 cycle 883 | cycle883:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_group_0_ctrl; Bit Num: 14 | vector 301      cycle 883
             > timeplate_1_0    110X100; //V301 S2317 cycle 884 | cycle884:JTAG_TCK=0 | vector 302      cycle 884
             > timeplate_1_0    100X100; //V302 S2323 cycle 885 | cycle885:JTAG_TCK=0 | vector 303      cycle 885
             > timeplate_1_0    100X100; //V303 S2337 cycle 886 | set testbench parameters -instruction shift -instr cp_top_hilink_group_0_ctrl_ir | -shift_in   15'b000000000000110 | -shift_out  15'bxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=cp_top_hilink_group_0_ctrl_ir,ShiftInValue=000000000000110,ShiftOutValue=xxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_hilink_group_0_ctrl_ir=0000000011001101)! | cycle886:JTAG_TCK=0 | vector 304      cycle 886
  Repeat 2   > timeplate_1_0    110X100; //V304 S2342 cycle 887-888 | cycle887-888:JTAG_TCK=0 | vector 305      cycle 887-888
  Repeat 2   > timeplate_1_0    100X100; //V305 S2348 cycle 889-890 | cycle889-890:JTAG_TCK=0 | vector 306      cycle 889-890
             > timeplate_1_0    101H100; //V306 S2354 cycle 891 | shift in instruction(cp_top_hilink_group_0_ctrl_ir=0000000011001101)! | cycle891:JTAG_TCK=0 | vector 307      cycle 891
             > timeplate_1_0    100L100; //V307 S2359 cycle 892 | cycle892:JTAG_TCK=0 | vector 308      cycle 892
  Repeat 2   > timeplate_1_0    101L100; //V308 S2364 cycle 893-894 | cycle893-894:JTAG_TCK=0 | vector 309      cycle 893-894
  Repeat 2   > timeplate_1_0    100L100; //V309 S2369 cycle 895-896 | cycle895-896:JTAG_TCK=0 | vector 310      cycle 895-896
  Repeat 2   > timeplate_1_0    101L100; //V310 S2374 cycle 897-898 | cycle897-898:JTAG_TCK=0 | vector 311      cycle 897-898
  Repeat 7   > timeplate_1_0    100L100; //V311 S2379 cycle 899-905 | cycle899-905:JTAG_TCK=0 | vector 312      cycle 899-905
             > timeplate_1_0    110L100; //V312 S2384 cycle 906 | cycle906:JTAG_TCK=0 | vector 313      cycle 906
             > timeplate_1_0    110X100; //V313 S2389 cycle 907 | cycle907:JTAG_TCK=0 | vector 314      cycle 907
             > timeplate_1_0    100X100; //V314 S2395 cycle 908 | cycle908:JTAG_TCK=0 | vector 315      cycle 908
             > timeplate_1_0    100X100; //V315 S2401 cycle 909 | Shift cp_top_hilink_group_0_ctrl(InData=000000000000110, OutData=xxxxxxxxxxxxxxx)! | cycle909:JTAG_TCK=0 | vector 316      cycle 909
             > timeplate_1_0    110X100; //V316 S2406 cycle 910 | cycle910:JTAG_TCK=0 | vector 317      cycle 910
  Repeat 2   > timeplate_1_0    100X100; //V317 S2411 cycle 911-912 | cycle911-912:JTAG_TCK=0 | vector 318      cycle 911-912
             > timeplate_1_0    100X100; //V318 S2416 cycle 913 | cycle913:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 0 | vector 319      cycle 913
  Repeat 2   > timeplate_1_0    101X100; //V319 S2422 cycle 914-915 | cycle914:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 1 | cycle915:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 2 | vector 320      cycle 914-915
  Repeat 11  > timeplate_1_0    100X100; //V320 S2437 cycle 916-926 | cycle916:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 3 | cycle917:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 4 | cycle918:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 5 | cycle919:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 6 | cycle920:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 7 | cycle921:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 8 | cycle922:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 9 | cycle923:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 10 | cycle924:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 11 | cycle925:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 12 | cycle926:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 13 | vector 321      cycle 916-926
             > timeplate_1_0    110X100; //V321 S2442 cycle 927 | cycle927:JTAG_TCK=0; Reg Name: cp_top_hilink_group_0_ctrl; Bit Num: 14 | vector 322      cycle 927
             > timeplate_1_0    110X100; //V322 S2447 cycle 928 | cycle928:JTAG_TCK=0 | vector 323      cycle 928
             > timeplate_1_0    100X100; //V323 S2453 cycle 929 | cycle929:JTAG_TCK=0 | vector 324      cycle 929
             > timeplate_1_0    100X100; //V324 S2504 cycle 930 |  start of refclk connection cfg  | configuration order:4-->3-->2-->1-->0 | refclk connection begin: LMAG_REF_CLK_P/N --> SRD4B_4 | clockwise to SRD4B_5 , anticlockwise to SRD8B_3 | lmag_srd_top | U_SRD4B_4 | set ref clk and clk direction (ss:snew) convey refclk from bump pair to north and south | cs:refclk0 10100 s-->n&e | lmag_srd_top_hilink_4_busdir_ir |                 ss_refclk0_x2s[1] |                 ss_refclk0_x2s[0] |                 ss_refclk0_x2n[1] |                 ss_refclk0_x2n[0] |                 ss_refclk0_x2e[1] |                 ss_refclk0_x2e[0] |                 ss_refclk0_x2w[1] |                 ss_refclk0_x2w[0] |                 ss_refclk1_x2s[1] |                 ss_refclk1_x2s[0] |                 ss_refclk1_x2n[1] |                 ss_refclk1_x2n[0] |                 ss_refclk1_x2e[1] |                 ss_refclk1_x2e[0] |                 ss_refclk1_x2w[1] |                 ss_refclk1_x2w[0] |                 cs_refclk0_dirsel4 |                 cs_refclk0_dirsel3 |                 cs_refclk0_dirsel2 |                 cs_refclk0_dirsel1 |                 cs_refclk0_dirsel0 |                 cs_refclk1_dirsel4 |                 cs_refclk1_dirsel3 |                 cs_refclk1_dirsel2 |                 cs_refclk1_dirsel1 |                 cs_refclk1_dirsel0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_4_busdir_ir | -shift_in   26'b11110000_00000000_10100_00000 | -shift_out  26'bxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_4_busdir_ir,ShiftInValue=11110000000000001010000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_4_busdir_ir=0000000011011100)! | cycle930:JTAG_TCK=0 | vector 325      cycle 930
  Repeat 2   > timeplate_1_0    110X100; //V325 S2509 cycle 931-932 | cycle931-932:JTAG_TCK=0 | vector 326      cycle 931-932
  Repeat 2   > timeplate_1_0    100X100; //V326 S2515 cycle 933-934 | cycle933-934:JTAG_TCK=0 | vector 327      cycle 933-934
             > timeplate_1_0    100H100; //V327 S2521 cycle 935 | shift in instruction(lmag_srd_top_hilink_4_busdir_ir=0000000011011100)! | cycle935:JTAG_TCK=0 | vector 328      cycle 935
             > timeplate_1_0    100L100; //V328 S2526 cycle 936 | cycle936:JTAG_TCK=0 | vector 329      cycle 936
  Repeat 3   > timeplate_1_0    101L100; //V329 S2531 cycle 937-939 | cycle937-939:JTAG_TCK=0 | vector 330      cycle 937-939
             > timeplate_1_0    100L100; //V330 S2536 cycle 940 | cycle940:JTAG_TCK=0 | vector 331      cycle 940
  Repeat 2   > timeplate_1_0    101L100; //V331 S2541 cycle 941-942 | cycle941-942:JTAG_TCK=0 | vector 332      cycle 941-942
  Repeat 7   > timeplate_1_0    100L100; //V332 S2546 cycle 943-949 | cycle943-949:JTAG_TCK=0 | vector 333      cycle 943-949
             > timeplate_1_0    110L100; //V333 S2551 cycle 950 | cycle950:JTAG_TCK=0 | vector 334      cycle 950
             > timeplate_1_0    110X100; //V334 S2556 cycle 951 | cycle951:JTAG_TCK=0 | vector 335      cycle 951
             > timeplate_1_0    100X100; //V335 S2562 cycle 952 | cycle952:JTAG_TCK=0 | vector 336      cycle 952
             > timeplate_1_0    100X100; //V336 S2568 cycle 953 | Shift lmag_srd_top_hilink_4_busdir(InData=11110000000000001010000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle953:JTAG_TCK=0 | vector 337      cycle 953
             > timeplate_1_0    110X100; //V337 S2573 cycle 954 | cycle954:JTAG_TCK=0 | vector 338      cycle 954
  Repeat 2   > timeplate_1_0    100X100; //V338 S2578 cycle 955-956 | cycle955-956:JTAG_TCK=0 | vector 339      cycle 955-956
  Repeat 7   > timeplate_1_0    100X100; //V339 S2589 cycle 957-963 | cycle957:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 0 | cycle958:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 1 | cycle959:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 2 | cycle960:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 3 | cycle961:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 4 | cycle962:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 5 | cycle963:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 6 | vector 340      cycle 957-963
             > timeplate_1_0    101X100; //V340 S2594 cycle 964 | cycle964:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 7 | vector 341      cycle 964
             > timeplate_1_0    100X100; //V341 S2599 cycle 965 | cycle965:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 8 | vector 342      cycle 965
             > timeplate_1_0    101X100; //V342 S2604 cycle 966 | cycle966:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 9 | vector 343      cycle 966
  Repeat 12  > timeplate_1_0    100X100; //V343 S2620 cycle 967-978 | cycle967:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 10 | cycle968:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 11 | cycle969:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 12 | cycle970:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 13 | cycle971:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 14 | cycle972:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 15 | cycle973:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 16 | cycle974:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 17 | cycle975:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 18 | cycle976:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 19 | cycle977:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 20 | cycle978:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 21 | vector 344      cycle 967-978
  Repeat 3   > timeplate_1_0    101X100; //V344 S2627 cycle 979-981 | cycle979:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 22 | cycle980:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 23 | cycle981:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 24 | vector 345      cycle 979-981
             > timeplate_1_0    111X100; //V345 S2632 cycle 982 | cycle982:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_busdir; Bit Num: 25 | vector 346      cycle 982
             > timeplate_1_0    111X100; //V346 S2637 cycle 983 | cycle983:JTAG_TCK=0 | vector 347      cycle 983
             > timeplate_1_0    101X100; //V347 S2643 cycle 984 | cycle984:JTAG_TCK=0 | vector 348      cycle 984
             > timeplate_1_0    101X100; //V348 S2658 cycle 985 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_4_ctrlsignal_ir | -shift_in   36'b0_0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_4_ctrlsignal_ir,ShiftInValue=000000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_4_ctrlsignal_ir=0000000011011101)! | cycle985:JTAG_TCK=0 | vector 349      cycle 985
  Repeat 2   > timeplate_1_0    111X100; //V349 S2663 cycle 986-987 | cycle986-987:JTAG_TCK=0 | vector 350      cycle 986-987
  Repeat 2   > timeplate_1_0    101X100; //V350 S2669 cycle 988-989 | cycle988-989:JTAG_TCK=0 | vector 351      cycle 988-989
             > timeplate_1_0    101H100; //V351 S2675 cycle 990 | shift in instruction(lmag_srd_top_hilink_4_ctrlsignal_ir=0000000011011101)! | cycle990:JTAG_TCK=0 | vector 352      cycle 990
             > timeplate_1_0    100L100; //V352 S2680 cycle 991 | cycle991:JTAG_TCK=0 | vector 353      cycle 991
  Repeat 3   > timeplate_1_0    101L100; //V353 S2685 cycle 992-994 | cycle992-994:JTAG_TCK=0 | vector 354      cycle 992-994
             > timeplate_1_0    100L100; //V354 S2690 cycle 995 | cycle995:JTAG_TCK=0 | vector 355      cycle 995
  Repeat 2   > timeplate_1_0    101L100; //V355 S2695 cycle 996-997 | cycle996-997:JTAG_TCK=0 | vector 356      cycle 996-997
  Repeat 7   > timeplate_1_0    100L100; //V356 S2700 cycle 998-1004 | cycle998-1004:JTAG_TCK=0 | vector 357      cycle 998-1004
             > timeplate_1_0    110L100; //V357 S2705 cycle 1005 | cycle1005:JTAG_TCK=0 | vector 358      cycle 1005
             > timeplate_1_0    110X100; //V358 S2710 cycle 1006 | cycle1006:JTAG_TCK=0 | vector 359      cycle 1006
             > timeplate_1_0    100X100; //V359 S2716 cycle 1007 | cycle1007:JTAG_TCK=0 | vector 360      cycle 1007
             > timeplate_1_0    100X100; //V360 S2722 cycle 1008 | Shift lmag_srd_top_hilink_4_ctrlsignal(InData=000000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1008:JTAG_TCK=0 | vector 361      cycle 1008
             > timeplate_1_0    110X100; //V361 S2727 cycle 1009 | cycle1009:JTAG_TCK=0 | vector 362      cycle 1009
  Repeat 2   > timeplate_1_0    100X100; //V362 S2732 cycle 1010-1011 | cycle1010-1011:JTAG_TCK=0 | vector 363      cycle 1010-1011
  Repeat 25  > timeplate_1_0    100X100; //V363 S2761 cycle 1012-1036 | cycle1012:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 0 | cycle1013:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 1 | cycle1014:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 2 | cycle1015:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 3 | cycle1016:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 4 | cycle1017:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 5 | cycle1018:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 6 | cycle1019:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 7 | cycle1020:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 8 | cycle1021:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 9 | cycle1022:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 10 | cycle1023:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 11 | cycle1024:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 12 | cycle1025:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 13 | cycle1026:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 14 | cycle1027:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 15 | cycle1028:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 16 | cycle1029:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 17 | cycle1030:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 18 | cycle1031:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 19 | cycle1032:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 20 | cycle1033:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 21 | cycle1034:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 22 | cycle1035:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 23 | cycle1036:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 24 | vector 364
  Repeat 5   > timeplate_1_0    101X100; //V364 S2770 cycle 1037-1041 | cycle1037:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 25 | cycle1038:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 26 | cycle1039:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 27 | cycle1040:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 28 | cycle1041:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 29 | vector 365      cycle 1037-1041
  Repeat 5   > timeplate_1_0    100X100; //V365 S2779 cycle 1042-1046 | cycle1042:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 30 | cycle1043:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 31 | cycle1044:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 32 | cycle1045:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 33 | cycle1046:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 34 | vector 366      cycle 1042-1046
             > timeplate_1_0    110X100; //V366 S2784 cycle 1047 | cycle1047:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 35 | vector 367      cycle 1047
             > timeplate_1_0    110X100; //V367 S2789 cycle 1048 | cycle1048:JTAG_TCK=0 | vector 368      cycle 1048
             > timeplate_1_0    100X100; //V368 S2795 cycle 1049 | cycle1049:JTAG_TCK=0 | vector 369      cycle 1049
             > timeplate_1_0    100X100; //V369 S2813 cycle 1050 | U_SRD8B_3 | set ref clk and clk direction cs:refclk0 10000 n-->s&e | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_3_busdir_ir | -shift_in   10'b10000_00000 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_3_busdir_ir,ShiftInValue=1000000000,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_3_busdir_ir=0000000011011001)! | cycle1050:JTAG_TCK=0 | vector 370      cycle 1050
  Repeat 2   > timeplate_1_0    110X100; //V370 S2818 cycle 1051-1052 | cycle1051-1052:JTAG_TCK=0 | vector 371      cycle 1051-1052
  Repeat 2   > timeplate_1_0    100X100; //V371 S2824 cycle 1053-1054 | cycle1053-1054:JTAG_TCK=0 | vector 372      cycle 1053-1054
             > timeplate_1_0    101H100; //V372 S2830 cycle 1055 | shift in instruction(lmag_srd_top_hilink_3_busdir_ir=0000000011011001)! | cycle1055:JTAG_TCK=0 | vector 373      cycle 1055
  Repeat 2   > timeplate_1_0    100L100; //V373 S2835 cycle 1056-1057 | cycle1056-1057:JTAG_TCK=0 | vector 374      cycle 1056-1057
  Repeat 2   > timeplate_1_0    101L100; //V374 S2840 cycle 1058-1059 | cycle1058-1059:JTAG_TCK=0 | vector 375      cycle 1058-1059
             > timeplate_1_0    100L100; //V375 S2845 cycle 1060 | cycle1060:JTAG_TCK=0 | vector 376      cycle 1060
  Repeat 2   > timeplate_1_0    101L100; //V376 S2850 cycle 1061-1062 | cycle1061-1062:JTAG_TCK=0 | vector 377      cycle 1061-1062
  Repeat 7   > timeplate_1_0    100L100; //V377 S2855 cycle 1063-1069 | cycle1063-1069:JTAG_TCK=0 | vector 378      cycle 1063-1069
             > timeplate_1_0    110L100; //V378 S2860 cycle 1070 | cycle1070:JTAG_TCK=0 | vector 379      cycle 1070
             > timeplate_1_0    110X100; //V379 S2865 cycle 1071 | cycle1071:JTAG_TCK=0 | vector 380      cycle 1071
             > timeplate_1_0    100X100; //V380 S2871 cycle 1072 | cycle1072:JTAG_TCK=0 | vector 381      cycle 1072
             > timeplate_1_0    100X100; //V381 S2877 cycle 1073 | Shift lmag_srd_top_hilink_3_busdir(InData=1000000000, OutData=xxxxxxxxxx)! | cycle1073:JTAG_TCK=0 | vector 382      cycle 1073
             > timeplate_1_0    110X100; //V382 S2882 cycle 1074 | cycle1074:JTAG_TCK=0 | vector 383      cycle 1074
  Repeat 2   > timeplate_1_0    100X100; //V383 S2887 cycle 1075-1076 | cycle1075-1076:JTAG_TCK=0 | vector 384      cycle 1075-1076
  Repeat 9   > timeplate_1_0    100X100; //V384 S2900 cycle 1077-1085 | cycle1077:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_busdir; Bit Num: 0 | cycle1078:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_busdir; Bit Num: 1 | cycle1079:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_busdir; Bit Num: 2 | cycle1080:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_busdir; Bit Num: 3 | cycle1081:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_busdir; Bit Num: 4 | cycle1082:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_busdir; Bit Num: 5 | cycle1083:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_busdir; Bit Num: 6 | cycle1084:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_busdir; Bit Num: 7 | cycle1085:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_busdir; Bit Num: 8 | vector 385      cycle 1077-1085
             > timeplate_1_0    111X100; //V385 S2905 cycle 1086 | cycle1086:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_busdir; Bit Num: 9 | vector 386      cycle 1086
             > timeplate_1_0    111X100; //V386 S2910 cycle 1087 | cycle1087:JTAG_TCK=0 | vector 387      cycle 1087
             > timeplate_1_0    101X100; //V387 S2916 cycle 1088 | cycle1088:JTAG_TCK=0 | vector 388      cycle 1088
             > timeplate_1_0    101X100; //V388 S2931 cycle 1089 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_3_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_3_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_3_ctrlsignal_ir=0000000011011010)! | cycle1089:JTAG_TCK=0 | vector 389      cycle 1089
  Repeat 2   > timeplate_1_0    111X100; //V389 S2936 cycle 1090-1091 | cycle1090-1091:JTAG_TCK=0 | vector 390      cycle 1090-1091
  Repeat 2   > timeplate_1_0    101X100; //V390 S2942 cycle 1092-1093 | cycle1092-1093:JTAG_TCK=0 | vector 391      cycle 1092-1093
             > timeplate_1_0    100H100; //V391 S2948 cycle 1094 | shift in instruction(lmag_srd_top_hilink_3_ctrlsignal_ir=0000000011011010)! | cycle1094:JTAG_TCK=0 | vector 392      cycle 1094
             > timeplate_1_0    101L100; //V392 S2953 cycle 1095 | cycle1095:JTAG_TCK=0 | vector 393      cycle 1095
             > timeplate_1_0    100L100; //V393 S2958 cycle 1096 | cycle1096:JTAG_TCK=0 | vector 394      cycle 1096
  Repeat 2   > timeplate_1_0    101L100; //V394 S2963 cycle 1097-1098 | cycle1097-1098:JTAG_TCK=0 | vector 395      cycle 1097-1098
             > timeplate_1_0    100L100; //V395 S2968 cycle 1099 | cycle1099:JTAG_TCK=0 | vector 396      cycle 1099
  Repeat 2   > timeplate_1_0    101L100; //V396 S2973 cycle 1100-1101 | cycle1100-1101:JTAG_TCK=0 | vector 397      cycle 1100-1101
  Repeat 7   > timeplate_1_0    100L100; //V397 S2978 cycle 1102-1108 | cycle1102-1108:JTAG_TCK=0 | vector 398      cycle 1102-1108
             > timeplate_1_0    110L100; //V398 S2983 cycle 1109 | cycle1109:JTAG_TCK=0 | vector 399      cycle 1109
             > timeplate_1_0    110X100; //V399 S2988 cycle 1110 | cycle1110:JTAG_TCK=0 | vector 400      cycle 1110
             > timeplate_1_0    100X100; //V400 S2994 cycle 1111 | cycle1111:JTAG_TCK=0 | vector 401      cycle 1111
             > timeplate_1_0    100X100; //V401 S3000 cycle 1112 | Shift lmag_srd_top_hilink_3_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1112:JTAG_TCK=0 | vector 402      cycle 1112
             > timeplate_1_0    110X100; //V402 S3005 cycle 1113 | cycle1113:JTAG_TCK=0 | vector 403      cycle 1113
  Repeat 2   > timeplate_1_0    100X100; //V403 S3010 cycle 1114-1115 | cycle1114-1115:JTAG_TCK=0 | vector 404      cycle 1114-1115
  Repeat 34  > timeplate_1_0    100X100; //V404 S3048 cycle 1116-1149 | cycle1116:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 0 | cycle1117:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 1 | cycle1118:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 2 | cycle1119:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 3 | cycle1120:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 4 | cycle1121:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 5 | cycle1122:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 6 | cycle1123:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 7 | cycle1124:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 8 | cycle1125:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 9 | cycle1126:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 10 | cycle1127:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 11 | cycle1128:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 12 | cycle1129:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 13 | cycle1130:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 14 | cycle1131:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 15 | cycle1132:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 16 | cycle1133:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 17 | cycle1134:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 18 | cycle1135:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 19 | cycle1136:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 20 | cycle1137:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 21 | cycle1138:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 22 | cycle1139:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 23 | cycle1140:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 24 | cycle1141:
  Repeat 15  > timeplate_1_0    100X100; //V405 S3067 cycle 1150-1164 | cycle1150:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 34 | cycle1151:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 35 | cycle1152:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 36 | cycle1153:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 37 | cycle1154:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 38 | cycle1155:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 39 | cycle1156:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 40 | cycle1157:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 41 | cycle1158:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 42 | cycle1159:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 43 | cycle1160:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 44 | cycle1161:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 45 | cycle1162:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 46 | cycle1163:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 47 | cycle1164:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 48 | vector 406      cycle 1150-1164
  Repeat 9   > timeplate_1_0    101X100; //V406 S3080 cycle 1165-1173 | cycle1165:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 49 | cycle1166:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 50 | cycle1167:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 51 | cycle1168:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 52 | cycle1169:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 53 | cycle1170:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 54 | cycle1171:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 55 | cycle1172:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 56 | cycle1173:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 57 | vector 407      cycle 1165-1173
  Repeat 4   > timeplate_1_0    100X100; //V407 S3088 cycle 1174-1177 | cycle1174:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 58 | cycle1175:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 59 | cycle1176:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 60 | cycle1177:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 61 | vector 408      cycle 1174-1177
             > timeplate_1_0    110X100; //V408 S3093 cycle 1178 | cycle1178:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 62 | vector 409      cycle 1178
             > timeplate_1_0    110X100; //V409 S3098 cycle 1179 | cycle1179:JTAG_TCK=0 | vector 410      cycle 1179
             > timeplate_1_0    100X100; //V410 S3104 cycle 1180 | cycle1180:JTAG_TCK=0 | vector 411      cycle 1180
             > timeplate_1_0    100X100; //V411 S3122 cycle 1181 | U_SRD8B_2 | set ref clk and clk direction cs:refclk0 10000 n-->s&e | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_2_busdir_ir | -shift_in   10'b10000_00000 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_2_busdir_ir,ShiftInValue=1000000000,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_2_busdir_ir=0000000011010110)! | cycle1181:JTAG_TCK=0 | vector 412      cycle 1181
  Repeat 2   > timeplate_1_0    110X100; //V412 S3127 cycle 1182-1183 | cycle1182-1183:JTAG_TCK=0 | vector 413      cycle 1182-1183
  Repeat 2   > timeplate_1_0    100X100; //V413 S3133 cycle 1184-1185 | cycle1184-1185:JTAG_TCK=0 | vector 414      cycle 1184-1185
             > timeplate_1_0    100H100; //V414 S3139 cycle 1186 | shift in instruction(lmag_srd_top_hilink_2_busdir_ir=0000000011010110)! | cycle1186:JTAG_TCK=0 | vector 415      cycle 1186
  Repeat 2   > timeplate_1_0    101L100; //V415 S3144 cycle 1187-1188 | cycle1187-1188:JTAG_TCK=0 | vector 416      cycle 1187-1188
             > timeplate_1_0    100L100; //V416 S3149 cycle 1189 | cycle1189:JTAG_TCK=0 | vector 417      cycle 1189
             > timeplate_1_0    101L100; //V417 S3154 cycle 1190 | cycle1190:JTAG_TCK=0 | vector 418      cycle 1190
             > timeplate_1_0    100L100; //V418 S3159 cycle 1191 | cycle1191:JTAG_TCK=0 | vector 419      cycle 1191
  Repeat 2   > timeplate_1_0    101L100; //V419 S3164 cycle 1192-1193 | cycle1192-1193:JTAG_TCK=0 | vector 420      cycle 1192-1193
  Repeat 7   > timeplate_1_0    100L100; //V420 S3169 cycle 1194-1200 | cycle1194-1200:JTAG_TCK=0 | vector 421      cycle 1194-1200
             > timeplate_1_0    110L100; //V421 S3174 cycle 1201 | cycle1201:JTAG_TCK=0 | vector 422      cycle 1201
             > timeplate_1_0    110X100; //V422 S3179 cycle 1202 | cycle1202:JTAG_TCK=0 | vector 423      cycle 1202
             > timeplate_1_0    100X100; //V423 S3185 cycle 1203 | cycle1203:JTAG_TCK=0 | vector 424      cycle 1203
             > timeplate_1_0    100X100; //V424 S3191 cycle 1204 | Shift lmag_srd_top_hilink_2_busdir(InData=1000000000, OutData=xxxxxxxxxx)! | cycle1204:JTAG_TCK=0 | vector 425      cycle 1204
             > timeplate_1_0    110X100; //V425 S3196 cycle 1205 | cycle1205:JTAG_TCK=0 | vector 426      cycle 1205
  Repeat 2   > timeplate_1_0    100X100; //V426 S3201 cycle 1206-1207 | cycle1206-1207:JTAG_TCK=0 | vector 427      cycle 1206-1207
  Repeat 9   > timeplate_1_0    100X100; //V427 S3214 cycle 1208-1216 | cycle1208:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_busdir; Bit Num: 0 | cycle1209:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_busdir; Bit Num: 1 | cycle1210:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_busdir; Bit Num: 2 | cycle1211:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_busdir; Bit Num: 3 | cycle1212:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_busdir; Bit Num: 4 | cycle1213:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_busdir; Bit Num: 5 | cycle1214:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_busdir; Bit Num: 6 | cycle1215:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_busdir; Bit Num: 7 | cycle1216:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_busdir; Bit Num: 8 | vector 428      cycle 1208-1216
             > timeplate_1_0    111X100; //V428 S3219 cycle 1217 | cycle1217:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_busdir; Bit Num: 9 | vector 429      cycle 1217
             > timeplate_1_0    111X100; //V429 S3224 cycle 1218 | cycle1218:JTAG_TCK=0 | vector 430      cycle 1218
             > timeplate_1_0    101X100; //V430 S3230 cycle 1219 | cycle1219:JTAG_TCK=0 | vector 431      cycle 1219
             > timeplate_1_0    101X100; //V431 S3245 cycle 1220 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_2_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_2_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_2_ctrlsignal_ir=0000000011010111)! | cycle1220:JTAG_TCK=0 | vector 432      cycle 1220
  Repeat 2   > timeplate_1_0    111X100; //V432 S3250 cycle 1221-1222 | cycle1221-1222:JTAG_TCK=0 | vector 433      cycle 1221-1222
  Repeat 2   > timeplate_1_0    101X100; //V433 S3256 cycle 1223-1224 | cycle1223-1224:JTAG_TCK=0 | vector 434      cycle 1223-1224
             > timeplate_1_0    101H100; //V434 S3262 cycle 1225 | shift in instruction(lmag_srd_top_hilink_2_ctrlsignal_ir=0000000011010111)! | cycle1225:JTAG_TCK=0 | vector 435      cycle 1225
  Repeat 2   > timeplate_1_0    101L100; //V435 S3267 cycle 1226-1227 | cycle1226-1227:JTAG_TCK=0 | vector 436      cycle 1226-1227
             > timeplate_1_0    100L100; //V436 S3272 cycle 1228 | cycle1228:JTAG_TCK=0 | vector 437      cycle 1228
             > timeplate_1_0    101L100; //V437 S3277 cycle 1229 | cycle1229:JTAG_TCK=0 | vector 438      cycle 1229
             > timeplate_1_0    100L100; //V438 S3282 cycle 1230 | cycle1230:JTAG_TCK=0 | vector 439      cycle 1230
  Repeat 2   > timeplate_1_0    101L100; //V439 S3287 cycle 1231-1232 | cycle1231-1232:JTAG_TCK=0 | vector 440      cycle 1231-1232
  Repeat 7   > timeplate_1_0    100L100; //V440 S3292 cycle 1233-1239 | cycle1233-1239:JTAG_TCK=0 | vector 441      cycle 1233-1239
             > timeplate_1_0    110L100; //V441 S3297 cycle 1240 | cycle1240:JTAG_TCK=0 | vector 442      cycle 1240
             > timeplate_1_0    110X100; //V442 S3302 cycle 1241 | cycle1241:JTAG_TCK=0 | vector 443      cycle 1241
             > timeplate_1_0    100X100; //V443 S3308 cycle 1242 | cycle1242:JTAG_TCK=0 | vector 444      cycle 1242
             > timeplate_1_0    100X100; //V444 S3314 cycle 1243 | Shift lmag_srd_top_hilink_2_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1243:JTAG_TCK=0 | vector 445      cycle 1243
             > timeplate_1_0    110X100; //V445 S3319 cycle 1244 | cycle1244:JTAG_TCK=0 | vector 446      cycle 1244
  Repeat 2   > timeplate_1_0    100X100; //V446 S3324 cycle 1245-1246 | cycle1245-1246:JTAG_TCK=0 | vector 447      cycle 1245-1246
  Repeat 34  > timeplate_1_0    100X100; //V447 S3362 cycle 1247-1280 | cycle1247:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 0 | cycle1248:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 1 | cycle1249:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 2 | cycle1250:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 3 | cycle1251:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 4 | cycle1252:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 5 | cycle1253:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 6 | cycle1254:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 7 | cycle1255:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 8 | cycle1256:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 9 | cycle1257:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 10 | cycle1258:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 11 | cycle1259:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 12 | cycle1260:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 13 | cycle1261:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 14 | cycle1262:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 15 | cycle1263:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 16 | cycle1264:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 17 | cycle1265:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 18 | cycle1266:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 19 | cycle1267:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 20 | cycle1268:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 21 | cycle1269:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 22 | cycle1270:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 23 | cycle1271:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 24 | cycle1272:
  Repeat 15  > timeplate_1_0    100X100; //V448 S3381 cycle 1281-1295 | cycle1281:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 34 | cycle1282:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 35 | cycle1283:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 36 | cycle1284:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 37 | cycle1285:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 38 | cycle1286:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 39 | cycle1287:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 40 | cycle1288:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 41 | cycle1289:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 42 | cycle1290:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 43 | cycle1291:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 44 | cycle1292:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 45 | cycle1293:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 46 | cycle1294:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 47 | cycle1295:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 48 | vector 449      cycle 1281-1295
  Repeat 9   > timeplate_1_0    101X100; //V449 S3394 cycle 1296-1304 | cycle1296:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 49 | cycle1297:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 50 | cycle1298:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 51 | cycle1299:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 52 | cycle1300:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 53 | cycle1301:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 54 | cycle1302:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 55 | cycle1303:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 56 | cycle1304:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 57 | vector 450      cycle 1296-1304
  Repeat 4   > timeplate_1_0    100X100; //V450 S3402 cycle 1305-1308 | cycle1305:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 58 | cycle1306:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 59 | cycle1307:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 60 | cycle1308:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 61 | vector 451      cycle 1305-1308
             > timeplate_1_0    110X100; //V451 S3407 cycle 1309 | cycle1309:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 62 | vector 452      cycle 1309
             > timeplate_1_0    110X100; //V452 S3412 cycle 1310 | cycle1310:JTAG_TCK=0 | vector 453      cycle 1310
             > timeplate_1_0    100X100; //V453 S3418 cycle 1311 | cycle1311:JTAG_TCK=0 | vector 454      cycle 1311
             > timeplate_1_0    100X100; //V454 S3436 cycle 1312 | U_SRD8B_1 | set ref clk and clk direction cs:refclk0 10000 n-->s&e | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_1_busdir_ir | -shift_in   10'b10000_00000 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_1_busdir_ir,ShiftInValue=1000000000,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_1_busdir_ir=0000000011010011)! | cycle1312:JTAG_TCK=0 | vector 455      cycle 1312
  Repeat 2   > timeplate_1_0    110X100; //V455 S3441 cycle 1313-1314 | cycle1313-1314:JTAG_TCK=0 | vector 456      cycle 1313-1314
  Repeat 2   > timeplate_1_0    100X100; //V456 S3447 cycle 1315-1316 | cycle1315-1316:JTAG_TCK=0 | vector 457      cycle 1315-1316
             > timeplate_1_0    101H100; //V457 S3453 cycle 1317 | shift in instruction(lmag_srd_top_hilink_1_busdir_ir=0000000011010011)! | cycle1317:JTAG_TCK=0 | vector 458      cycle 1317
             > timeplate_1_0    101L100; //V458 S3458 cycle 1318 | cycle1318:JTAG_TCK=0 | vector 459      cycle 1318
  Repeat 2   > timeplate_1_0    100L100; //V459 S3463 cycle 1319-1320 | cycle1319-1320:JTAG_TCK=0 | vector 460      cycle 1319-1320
             > timeplate_1_0    101L100; //V460 S3468 cycle 1321 | cycle1321:JTAG_TCK=0 | vector 461      cycle 1321
             > timeplate_1_0    100L100; //V461 S3473 cycle 1322 | cycle1322:JTAG_TCK=0 | vector 462      cycle 1322
  Repeat 2   > timeplate_1_0    101L100; //V462 S3478 cycle 1323-1324 | cycle1323-1324:JTAG_TCK=0 | vector 463      cycle 1323-1324
  Repeat 7   > timeplate_1_0    100L100; //V463 S3483 cycle 1325-1331 | cycle1325-1331:JTAG_TCK=0 | vector 464      cycle 1325-1331
             > timeplate_1_0    110L100; //V464 S3488 cycle 1332 | cycle1332:JTAG_TCK=0 | vector 465      cycle 1332
             > timeplate_1_0    110X100; //V465 S3493 cycle 1333 | cycle1333:JTAG_TCK=0 | vector 466      cycle 1333
             > timeplate_1_0    100X100; //V466 S3499 cycle 1334 | cycle1334:JTAG_TCK=0 | vector 467      cycle 1334
             > timeplate_1_0    100X100; //V467 S3505 cycle 1335 | Shift lmag_srd_top_hilink_1_busdir(InData=1000000000, OutData=xxxxxxxxxx)! | cycle1335:JTAG_TCK=0 | vector 468      cycle 1335
             > timeplate_1_0    110X100; //V468 S3510 cycle 1336 | cycle1336:JTAG_TCK=0 | vector 469      cycle 1336
  Repeat 2   > timeplate_1_0    100X100; //V469 S3515 cycle 1337-1338 | cycle1337-1338:JTAG_TCK=0 | vector 470      cycle 1337-1338
  Repeat 9   > timeplate_1_0    100X100; //V470 S3528 cycle 1339-1347 | cycle1339:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_busdir; Bit Num: 0 | cycle1340:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_busdir; Bit Num: 1 | cycle1341:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_busdir; Bit Num: 2 | cycle1342:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_busdir; Bit Num: 3 | cycle1343:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_busdir; Bit Num: 4 | cycle1344:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_busdir; Bit Num: 5 | cycle1345:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_busdir; Bit Num: 6 | cycle1346:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_busdir; Bit Num: 7 | cycle1347:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_busdir; Bit Num: 8 | vector 471      cycle 1339-1347
             > timeplate_1_0    111X100; //V471 S3533 cycle 1348 | cycle1348:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_busdir; Bit Num: 9 | vector 472      cycle 1348
             > timeplate_1_0    111X100; //V472 S3538 cycle 1349 | cycle1349:JTAG_TCK=0 | vector 473      cycle 1349
             > timeplate_1_0    101X100; //V473 S3544 cycle 1350 | cycle1350:JTAG_TCK=0 | vector 474      cycle 1350
             > timeplate_1_0    101X100; //V474 S3559 cycle 1351 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_1_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_1_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_1_ctrlsignal_ir=0000000011010100)! | cycle1351:JTAG_TCK=0 | vector 475      cycle 1351
  Repeat 2   > timeplate_1_0    111X100; //V475 S3564 cycle 1352-1353 | cycle1352-1353:JTAG_TCK=0 | vector 476      cycle 1352-1353
  Repeat 2   > timeplate_1_0    101X100; //V476 S3570 cycle 1354-1355 | cycle1354-1355:JTAG_TCK=0 | vector 477      cycle 1354-1355
             > timeplate_1_0    100H100; //V477 S3576 cycle 1356 | shift in instruction(lmag_srd_top_hilink_1_ctrlsignal_ir=0000000011010100)! | cycle1356:JTAG_TCK=0 | vector 478      cycle 1356
             > timeplate_1_0    100L100; //V478 S3581 cycle 1357 | cycle1357:JTAG_TCK=0 | vector 479      cycle 1357
             > timeplate_1_0    101L100; //V479 S3586 cycle 1358 | cycle1358:JTAG_TCK=0 | vector 480      cycle 1358
             > timeplate_1_0    100L100; //V480 S3591 cycle 1359 | cycle1359:JTAG_TCK=0 | vector 481      cycle 1359
             > timeplate_1_0    101L100; //V481 S3596 cycle 1360 | cycle1360:JTAG_TCK=0 | vector 482      cycle 1360
             > timeplate_1_0    100L100; //V482 S3601 cycle 1361 | cycle1361:JTAG_TCK=0 | vector 483      cycle 1361
  Repeat 2   > timeplate_1_0    101L100; //V483 S3606 cycle 1362-1363 | cycle1362-1363:JTAG_TCK=0 | vector 484      cycle 1362-1363
  Repeat 7   > timeplate_1_0    100L100; //V484 S3611 cycle 1364-1370 | cycle1364-1370:JTAG_TCK=0 | vector 485      cycle 1364-1370
             > timeplate_1_0    110L100; //V485 S3616 cycle 1371 | cycle1371:JTAG_TCK=0 | vector 486      cycle 1371
             > timeplate_1_0    110X100; //V486 S3621 cycle 1372 | cycle1372:JTAG_TCK=0 | vector 487      cycle 1372
             > timeplate_1_0    100X100; //V487 S3627 cycle 1373 | cycle1373:JTAG_TCK=0 | vector 488      cycle 1373
             > timeplate_1_0    100X100; //V488 S3633 cycle 1374 | Shift lmag_srd_top_hilink_1_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1374:JTAG_TCK=0 | vector 489      cycle 1374
             > timeplate_1_0    110X100; //V489 S3638 cycle 1375 | cycle1375:JTAG_TCK=0 | vector 490      cycle 1375
  Repeat 2   > timeplate_1_0    100X100; //V490 S3643 cycle 1376-1377 | cycle1376-1377:JTAG_TCK=0 | vector 491      cycle 1376-1377
  Repeat 34  > timeplate_1_0    100X100; //V491 S3681 cycle 1378-1411 | cycle1378:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 0 | cycle1379:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 1 | cycle1380:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 2 | cycle1381:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 3 | cycle1382:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 4 | cycle1383:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 5 | cycle1384:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 6 | cycle1385:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 7 | cycle1386:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 8 | cycle1387:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 9 | cycle1388:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 10 | cycle1389:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 11 | cycle1390:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 12 | cycle1391:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 13 | cycle1392:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 14 | cycle1393:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 15 | cycle1394:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 16 | cycle1395:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 17 | cycle1396:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 18 | cycle1397:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 19 | cycle1398:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 20 | cycle1399:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 21 | cycle1400:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 22 | cycle1401:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 23 | cycle1402:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 24 | cycle1403:
  Repeat 15  > timeplate_1_0    100X100; //V492 S3700 cycle 1412-1426 | cycle1412:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 34 | cycle1413:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 35 | cycle1414:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 36 | cycle1415:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 37 | cycle1416:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 38 | cycle1417:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 39 | cycle1418:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 40 | cycle1419:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 41 | cycle1420:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 42 | cycle1421:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 43 | cycle1422:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 44 | cycle1423:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 45 | cycle1424:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 46 | cycle1425:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 47 | cycle1426:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 48 | vector 493      cycle 1412-1426
  Repeat 9   > timeplate_1_0    101X100; //V493 S3713 cycle 1427-1435 | cycle1427:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 49 | cycle1428:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 50 | cycle1429:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 51 | cycle1430:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 52 | cycle1431:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 53 | cycle1432:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 54 | cycle1433:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 55 | cycle1434:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 56 | cycle1435:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 57 | vector 494      cycle 1427-1435
  Repeat 4   > timeplate_1_0    100X100; //V494 S3721 cycle 1436-1439 | cycle1436:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 58 | cycle1437:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 59 | cycle1438:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 60 | cycle1439:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 61 | vector 495      cycle 1436-1439
             > timeplate_1_0    110X100; //V495 S3726 cycle 1440 | cycle1440:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 62 | vector 496      cycle 1440
             > timeplate_1_0    110X100; //V496 S3731 cycle 1441 | cycle1441:JTAG_TCK=0 | vector 497      cycle 1441
             > timeplate_1_0    100X100; //V497 S3737 cycle 1442 | cycle1442:JTAG_TCK=0 | vector 498      cycle 1442
             > timeplate_1_0    100X100; //V498 S3755 cycle 1443 | U_SRD8B_0 | set ref clk and clk direction cs:refclk0 10000 n-->s&e | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_0_busdir_ir | -shift_in   10'b10000_00000 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_0_busdir_ir,ShiftInValue=1000000000,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_0_busdir_ir=0000000011010000)! | cycle1443:JTAG_TCK=0 | vector 499      cycle 1443
  Repeat 2   > timeplate_1_0    110X100; //V499 S3760 cycle 1444-1445 | cycle1444-1445:JTAG_TCK=0 | vector 500      cycle 1444-1445
  Repeat 2   > timeplate_1_0    100X100; //V500 S3766 cycle 1446-1447 | cycle1446-1447:JTAG_TCK=0 | vector 501      cycle 1446-1447
             > timeplate_1_0    100H100; //V501 S3772 cycle 1448 | shift in instruction(lmag_srd_top_hilink_0_busdir_ir=0000000011010000)! | cycle1448:JTAG_TCK=0 | vector 502      cycle 1448
  Repeat 3   > timeplate_1_0    100L100; //V502 S3777 cycle 1449-1451 | cycle1449-1451:JTAG_TCK=0 | vector 503      cycle 1449-1451
             > timeplate_1_0    101L100; //V503 S3782 cycle 1452 | cycle1452:JTAG_TCK=0 | vector 504      cycle 1452
             > timeplate_1_0    100L100; //V504 S3787 cycle 1453 | cycle1453:JTAG_TCK=0 | vector 505      cycle 1453
  Repeat 2   > timeplate_1_0    101L100; //V505 S3792 cycle 1454-1455 | cycle1454-1455:JTAG_TCK=0 | vector 506      cycle 1454-1455
  Repeat 7   > timeplate_1_0    100L100; //V506 S3797 cycle 1456-1462 | cycle1456-1462:JTAG_TCK=0 | vector 507      cycle 1456-1462
             > timeplate_1_0    110L100; //V507 S3802 cycle 1463 | cycle1463:JTAG_TCK=0 | vector 508      cycle 1463
             > timeplate_1_0    110X100; //V508 S3807 cycle 1464 | cycle1464:JTAG_TCK=0 | vector 509      cycle 1464
             > timeplate_1_0    100X100; //V509 S3813 cycle 1465 | cycle1465:JTAG_TCK=0 | vector 510      cycle 1465
             > timeplate_1_0    100X100; //V510 S3819 cycle 1466 | Shift lmag_srd_top_hilink_0_busdir(InData=1000000000, OutData=xxxxxxxxxx)! | cycle1466:JTAG_TCK=0 | vector 511      cycle 1466
             > timeplate_1_0    110X100; //V511 S3824 cycle 1467 | cycle1467:JTAG_TCK=0 | vector 512      cycle 1467
  Repeat 2   > timeplate_1_0    100X100; //V512 S3829 cycle 1468-1469 | cycle1468-1469:JTAG_TCK=0 | vector 513      cycle 1468-1469
  Repeat 9   > timeplate_1_0    100X100; //V513 S3842 cycle 1470-1478 | cycle1470:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_busdir; Bit Num: 0 | cycle1471:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_busdir; Bit Num: 1 | cycle1472:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_busdir; Bit Num: 2 | cycle1473:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_busdir; Bit Num: 3 | cycle1474:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_busdir; Bit Num: 4 | cycle1475:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_busdir; Bit Num: 5 | cycle1476:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_busdir; Bit Num: 6 | cycle1477:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_busdir; Bit Num: 7 | cycle1478:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_busdir; Bit Num: 8 | vector 514      cycle 1470-1478
             > timeplate_1_0    111X100; //V514 S3847 cycle 1479 | cycle1479:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_busdir; Bit Num: 9 | vector 515      cycle 1479
             > timeplate_1_0    111X100; //V515 S3852 cycle 1480 | cycle1480:JTAG_TCK=0 | vector 516      cycle 1480
             > timeplate_1_0    101X100; //V516 S3858 cycle 1481 | cycle1481:JTAG_TCK=0 | vector 517      cycle 1481
             > timeplate_1_0    101X100; //V517 S3873 cycle 1482 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_0_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_0_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_0_ctrlsignal_ir=0000000011010001)! | cycle1482:JTAG_TCK=0 | vector 518      cycle 1482
  Repeat 2   > timeplate_1_0    111X100; //V518 S3878 cycle 1483-1484 | cycle1483-1484:JTAG_TCK=0 | vector 519      cycle 1483-1484
  Repeat 2   > timeplate_1_0    101X100; //V519 S3884 cycle 1485-1486 | cycle1485-1486:JTAG_TCK=0 | vector 520      cycle 1485-1486
             > timeplate_1_0    101H100; //V520 S3890 cycle 1487 | shift in instruction(lmag_srd_top_hilink_0_ctrlsignal_ir=0000000011010001)! | cycle1487:JTAG_TCK=0 | vector 521      cycle 1487
  Repeat 3   > timeplate_1_0    100L100; //V521 S3895 cycle 1488-1490 | cycle1488-1490:JTAG_TCK=0 | vector 522      cycle 1488-1490
             > timeplate_1_0    101L100; //V522 S3900 cycle 1491 | cycle1491:JTAG_TCK=0 | vector 523      cycle 1491
             > timeplate_1_0    100L100; //V523 S3905 cycle 1492 | cycle1492:JTAG_TCK=0 | vector 524      cycle 1492
  Repeat 2   > timeplate_1_0    101L100; //V524 S3910 cycle 1493-1494 | cycle1493-1494:JTAG_TCK=0 | vector 525      cycle 1493-1494
  Repeat 7   > timeplate_1_0    100L100; //V525 S3915 cycle 1495-1501 | cycle1495-1501:JTAG_TCK=0 | vector 526      cycle 1495-1501
             > timeplate_1_0    110L100; //V526 S3920 cycle 1502 | cycle1502:JTAG_TCK=0 | vector 527      cycle 1502
             > timeplate_1_0    110X100; //V527 S3925 cycle 1503 | cycle1503:JTAG_TCK=0 | vector 528      cycle 1503
             > timeplate_1_0    100X100; //V528 S3931 cycle 1504 | cycle1504:JTAG_TCK=0 | vector 529      cycle 1504
             > timeplate_1_0    100X100; //V529 S3937 cycle 1505 | Shift lmag_srd_top_hilink_0_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1505:JTAG_TCK=0 | vector 530      cycle 1505
             > timeplate_1_0    110X100; //V530 S3942 cycle 1506 | cycle1506:JTAG_TCK=0 | vector 531      cycle 1506
  Repeat 2   > timeplate_1_0    100X100; //V531 S3947 cycle 1507-1508 | cycle1507-1508:JTAG_TCK=0 | vector 532      cycle 1507-1508
  Repeat 34  > timeplate_1_0    100X100; //V532 S3985 cycle 1509-1542 | cycle1509:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 0 | cycle1510:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 1 | cycle1511:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 2 | cycle1512:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 3 | cycle1513:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 4 | cycle1514:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 5 | cycle1515:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 6 | cycle1516:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 7 | cycle1517:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 8 | cycle1518:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 9 | cycle1519:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 10 | cycle1520:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 11 | cycle1521:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 12 | cycle1522:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 13 | cycle1523:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 14 | cycle1524:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 15 | cycle1525:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 16 | cycle1526:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 17 | cycle1527:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 18 | cycle1528:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 19 | cycle1529:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 20 | cycle1530:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 21 | cycle1531:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 22 | cycle1532:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 23 | cycle1533:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 24 | cycle1534:
  Repeat 15  > timeplate_1_0    100X100; //V533 S4004 cycle 1543-1557 | cycle1543:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 34 | cycle1544:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 35 | cycle1545:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 36 | cycle1546:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 37 | cycle1547:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 38 | cycle1548:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 39 | cycle1549:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 40 | cycle1550:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 41 | cycle1551:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 42 | cycle1552:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 43 | cycle1553:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 44 | cycle1554:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 45 | cycle1555:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 46 | cycle1556:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 47 | cycle1557:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 48 | vector 534      cycle 1543-1557
  Repeat 9   > timeplate_1_0    101X100; //V534 S4017 cycle 1558-1566 | cycle1558:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 49 | cycle1559:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 50 | cycle1560:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 51 | cycle1561:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 52 | cycle1562:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 53 | cycle1563:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 54 | cycle1564:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 55 | cycle1565:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 56 | cycle1566:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 57 | vector 535      cycle 1558-1566
  Repeat 4   > timeplate_1_0    100X100; //V535 S4025 cycle 1567-1570 | cycle1567:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 58 | cycle1568:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 59 | cycle1569:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 60 | cycle1570:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 61 | vector 536      cycle 1567-1570
             > timeplate_1_0    110X100; //V536 S4030 cycle 1571 | cycle1571:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 62 | vector 537      cycle 1571
             > timeplate_1_0    110X100; //V537 S4035 cycle 1572 | cycle1572:JTAG_TCK=0 | vector 538      cycle 1572
             > timeplate_1_0    100X100; //V538 S4041 cycle 1573 | cycle1573:JTAG_TCK=0 | vector 539      cycle 1573
             > timeplate_1_0    100X100; //V539 S4062 cycle 1574 | configuration order:4-->5-->6-->7 | U_SRD4B_5 | set ref clk and clk direction cs:refclk0 01011 e-->w | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_5_busdir_ir | -shift_in   10'b01011_00000 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_5_busdir_ir,ShiftInValue=0101100000,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_5_busdir_ir=0000000011011111)! | cycle1574:JTAG_TCK=0 | vector 540      cycle 1574
  Repeat 2   > timeplate_1_0    110X100; //V540 S4067 cycle 1575-1576 | cycle1575-1576:JTAG_TCK=0 | vector 541      cycle 1575-1576
  Repeat 2   > timeplate_1_0    100X100; //V541 S4073 cycle 1577-1578 | cycle1577-1578:JTAG_TCK=0 | vector 542      cycle 1577-1578
             > timeplate_1_0    101H100; //V542 S4079 cycle 1579 | shift in instruction(lmag_srd_top_hilink_5_busdir_ir=0000000011011111)! | cycle1579:JTAG_TCK=0 | vector 543      cycle 1579
  Repeat 4   > timeplate_1_0    101L100; //V543 S4084 cycle 1580-1583 | cycle1580-1583:JTAG_TCK=0 | vector 544      cycle 1580-1583
             > timeplate_1_0    100L100; //V544 S4089 cycle 1584 | cycle1584:JTAG_TCK=0 | vector 545      cycle 1584
  Repeat 2   > timeplate_1_0    101L100; //V545 S4094 cycle 1585-1586 | cycle1585-1586:JTAG_TCK=0 | vector 546      cycle 1585-1586
  Repeat 7   > timeplate_1_0    100L100; //V546 S4099 cycle 1587-1593 | cycle1587-1593:JTAG_TCK=0 | vector 547      cycle 1587-1593
             > timeplate_1_0    110L100; //V547 S4104 cycle 1594 | cycle1594:JTAG_TCK=0 | vector 548      cycle 1594
             > timeplate_1_0    110X100; //V548 S4109 cycle 1595 | cycle1595:JTAG_TCK=0 | vector 549      cycle 1595
             > timeplate_1_0    100X100; //V549 S4115 cycle 1596 | cycle1596:JTAG_TCK=0 | vector 550      cycle 1596
             > timeplate_1_0    100X100; //V550 S4121 cycle 1597 | Shift lmag_srd_top_hilink_5_busdir(InData=0101100000, OutData=xxxxxxxxxx)! | cycle1597:JTAG_TCK=0 | vector 551      cycle 1597
             > timeplate_1_0    110X100; //V551 S4126 cycle 1598 | cycle1598:JTAG_TCK=0 | vector 552      cycle 1598
  Repeat 2   > timeplate_1_0    100X100; //V552 S4131 cycle 1599-1600 | cycle1599-1600:JTAG_TCK=0 | vector 553      cycle 1599-1600
  Repeat 5   > timeplate_1_0    100X100; //V553 S4140 cycle 1601-1605 | cycle1601:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_busdir; Bit Num: 0 | cycle1602:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_busdir; Bit Num: 1 | cycle1603:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_busdir; Bit Num: 2 | cycle1604:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_busdir; Bit Num: 3 | cycle1605:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_busdir; Bit Num: 4 | vector 554      cycle 1601-1605
  Repeat 2   > timeplate_1_0    101X100; //V554 S4146 cycle 1606-1607 | cycle1606:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_busdir; Bit Num: 5 | cycle1607:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_busdir; Bit Num: 6 | vector 555      cycle 1606-1607
             > timeplate_1_0    100X100; //V555 S4151 cycle 1608 | cycle1608:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_busdir; Bit Num: 7 | vector 556      cycle 1608
             > timeplate_1_0    101X100; //V556 S4156 cycle 1609 | cycle1609:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_busdir; Bit Num: 8 | vector 557      cycle 1609
             > timeplate_1_0    110X100; //V557 S4161 cycle 1610 | cycle1610:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_busdir; Bit Num: 9 | vector 558      cycle 1610
             > timeplate_1_0    110X100; //V558 S4166 cycle 1611 | cycle1611:JTAG_TCK=0 | vector 559      cycle 1611
             > timeplate_1_0    100X100; //V559 S4172 cycle 1612 | cycle1612:JTAG_TCK=0 | vector 560      cycle 1612
             > timeplate_1_0    100X100; //V560 S4187 cycle 1613 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_5_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_5_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_5_ctrlsignal_ir=0000000011100000)! | cycle1613:JTAG_TCK=0 | vector 561      cycle 1613
  Repeat 2   > timeplate_1_0    110X100; //V561 S4192 cycle 1614-1615 | cycle1614-1615:JTAG_TCK=0 | vector 562      cycle 1614-1615
  Repeat 2   > timeplate_1_0    100X100; //V562 S4198 cycle 1616-1617 | cycle1616-1617:JTAG_TCK=0 | vector 563      cycle 1616-1617
             > timeplate_1_0    100H100; //V563 S4204 cycle 1618 | shift in instruction(lmag_srd_top_hilink_5_ctrlsignal_ir=0000000011100000)! | cycle1618:JTAG_TCK=0 | vector 564      cycle 1618
  Repeat 4   > timeplate_1_0    100L100; //V564 S4209 cycle 1619-1622 | cycle1619-1622:JTAG_TCK=0 | vector 565      cycle 1619-1622
  Repeat 3   > timeplate_1_0    101L100; //V565 S4214 cycle 1623-1625 | cycle1623-1625:JTAG_TCK=0 | vector 566      cycle 1623-1625
  Repeat 7   > timeplate_1_0    100L100; //V566 S4219 cycle 1626-1632 | cycle1626-1632:JTAG_TCK=0 | vector 567      cycle 1626-1632
             > timeplate_1_0    110L100; //V567 S4224 cycle 1633 | cycle1633:JTAG_TCK=0 | vector 568      cycle 1633
             > timeplate_1_0    110X100; //V568 S4229 cycle 1634 | cycle1634:JTAG_TCK=0 | vector 569      cycle 1634
             > timeplate_1_0    100X100; //V569 S4235 cycle 1635 | cycle1635:JTAG_TCK=0 | vector 570      cycle 1635
             > timeplate_1_0    100X100; //V570 S4241 cycle 1636 | Shift lmag_srd_top_hilink_5_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1636:JTAG_TCK=0 | vector 571      cycle 1636
             > timeplate_1_0    110X100; //V571 S4246 cycle 1637 | cycle1637:JTAG_TCK=0 | vector 572      cycle 1637
  Repeat 2   > timeplate_1_0    100X100; //V572 S4251 cycle 1638-1639 | cycle1638-1639:JTAG_TCK=0 | vector 573      cycle 1638-1639
  Repeat 25  > timeplate_1_0    100X100; //V573 S4280 cycle 1640-1664 | cycle1640:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 0 | cycle1641:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 1 | cycle1642:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 2 | cycle1643:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 3 | cycle1644:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 4 | cycle1645:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 5 | cycle1646:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 6 | cycle1647:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 7 | cycle1648:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 8 | cycle1649:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 9 | cycle1650:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 10 | cycle1651:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 11 | cycle1652:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 12 | cycle1653:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 13 | cycle1654:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 14 | cycle1655:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 15 | cycle1656:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 16 | cycle1657:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 17 | cycle1658:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 18 | cycle1659:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 19 | cycle1660:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 20 | cycle1661:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 21 | cycle1662:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 22 | cycle1663:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 23 | cycle1664:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 24 | vector 574
  Repeat 5   > timeplate_1_0    101X100; //V574 S4289 cycle 1665-1669 | cycle1665:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 25 | cycle1666:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 26 | cycle1667:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 27 | cycle1668:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 28 | cycle1669:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 29 | vector 575      cycle 1665-1669
  Repeat 4   > timeplate_1_0    100X100; //V575 S4297 cycle 1670-1673 | cycle1670:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 30 | cycle1671:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 31 | cycle1672:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 32 | cycle1673:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 33 | vector 576      cycle 1670-1673
             > timeplate_1_0    110X100; //V576 S4302 cycle 1674 | cycle1674:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 34 | vector 577      cycle 1674
             > timeplate_1_0    110X100; //V577 S4307 cycle 1675 | cycle1675:JTAG_TCK=0 | vector 578      cycle 1675
             > timeplate_1_0    100X100; //V578 S4313 cycle 1676 | cycle1676:JTAG_TCK=0 | vector 579      cycle 1676
             > timeplate_1_0    100X100; //V579 S4331 cycle 1677 | U_SRD4B_6 | set ref clk and clk direction cs:refclk0 01110 w-->e | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_6_busdir_ir | -shift_in   10'b01110_00000 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_6_busdir_ir,ShiftInValue=0111000000,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_6_busdir_ir=0000000011100010)! | cycle1677:JTAG_TCK=0 | vector 580      cycle 1677
  Repeat 2   > timeplate_1_0    110X100; //V580 S4336 cycle 1678-1679 | cycle1678-1679:JTAG_TCK=0 | vector 581      cycle 1678-1679
  Repeat 2   > timeplate_1_0    100X100; //V581 S4342 cycle 1680-1681 | cycle1680-1681:JTAG_TCK=0 | vector 582      cycle 1680-1681
             > timeplate_1_0    100H100; //V582 S4348 cycle 1682 | shift in instruction(lmag_srd_top_hilink_6_busdir_ir=0000000011100010)! | cycle1682:JTAG_TCK=0 | vector 583      cycle 1682
             > timeplate_1_0    101L100; //V583 S4353 cycle 1683 | cycle1683:JTAG_TCK=0 | vector 584      cycle 1683
  Repeat 3   > timeplate_1_0    100L100; //V584 S4358 cycle 1684-1686 | cycle1684-1686:JTAG_TCK=0 | vector 585      cycle 1684-1686
  Repeat 3   > timeplate_1_0    101L100; //V585 S4363 cycle 1687-1689 | cycle1687-1689:JTAG_TCK=0 | vector 586      cycle 1687-1689
  Repeat 7   > timeplate_1_0    100L100; //V586 S4368 cycle 1690-1696 | cycle1690-1696:JTAG_TCK=0 | vector 587      cycle 1690-1696
             > timeplate_1_0    110L100; //V587 S4373 cycle 1697 | cycle1697:JTAG_TCK=0 | vector 588      cycle 1697
             > timeplate_1_0    110X100; //V588 S4378 cycle 1698 | cycle1698:JTAG_TCK=0 | vector 589      cycle 1698
             > timeplate_1_0    100X100; //V589 S4384 cycle 1699 | cycle1699:JTAG_TCK=0 | vector 590      cycle 1699
             > timeplate_1_0    100X100; //V590 S4390 cycle 1700 | Shift lmag_srd_top_hilink_6_busdir(InData=0111000000, OutData=xxxxxxxxxx)! | cycle1700:JTAG_TCK=0 | vector 591      cycle 1700
             > timeplate_1_0    110X100; //V591 S4395 cycle 1701 | cycle1701:JTAG_TCK=0 | vector 592      cycle 1701
  Repeat 2   > timeplate_1_0    100X100; //V592 S4400 cycle 1702-1703 | cycle1702-1703:JTAG_TCK=0 | vector 593      cycle 1702-1703
  Repeat 6   > timeplate_1_0    100X100; //V593 S4410 cycle 1704-1709 | cycle1704:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_busdir; Bit Num: 0 | cycle1705:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_busdir; Bit Num: 1 | cycle1706:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_busdir; Bit Num: 2 | cycle1707:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_busdir; Bit Num: 3 | cycle1708:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_busdir; Bit Num: 4 | cycle1709:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_busdir; Bit Num: 5 | vector 594      cycle 1704-1709
  Repeat 3   > timeplate_1_0    101X100; //V594 S4417 cycle 1710-1712 | cycle1710:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_busdir; Bit Num: 6 | cycle1711:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_busdir; Bit Num: 7 | cycle1712:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_busdir; Bit Num: 8 | vector 595      cycle 1710-1712
             > timeplate_1_0    110X100; //V595 S4422 cycle 1713 | cycle1713:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_busdir; Bit Num: 9 | vector 596      cycle 1713
             > timeplate_1_0    110X100; //V596 S4427 cycle 1714 | cycle1714:JTAG_TCK=0 | vector 597      cycle 1714
             > timeplate_1_0    100X100; //V597 S4433 cycle 1715 | cycle1715:JTAG_TCK=0 | vector 598      cycle 1715
             > timeplate_1_0    100X100; //V598 S4448 cycle 1716 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_6_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_6_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_6_ctrlsignal_ir=0000000011100011)! | cycle1716:JTAG_TCK=0 | vector 599      cycle 1716
  Repeat 2   > timeplate_1_0    110X100; //V599 S4453 cycle 1717-1718 | cycle1717-1718:JTAG_TCK=0 | vector 600      cycle 1717-1718
  Repeat 2   > timeplate_1_0    100X100; //V600 S4459 cycle 1719-1720 | cycle1719-1720:JTAG_TCK=0 | vector 601      cycle 1719-1720
             > timeplate_1_0    101H100; //V601 S4465 cycle 1721 | shift in instruction(lmag_srd_top_hilink_6_ctrlsignal_ir=0000000011100011)! | cycle1721:JTAG_TCK=0 | vector 602      cycle 1721
             > timeplate_1_0    101L100; //V602 S4470 cycle 1722 | cycle1722:JTAG_TCK=0 | vector 603      cycle 1722
  Repeat 3   > timeplate_1_0    100L100; //V603 S4475 cycle 1723-1725 | cycle1723-1725:JTAG_TCK=0 | vector 604      cycle 1723-1725
  Repeat 3   > timeplate_1_0    101L100; //V604 S4480 cycle 1726-1728 | cycle1726-1728:JTAG_TCK=0 | vector 605      cycle 1726-1728
  Repeat 7   > timeplate_1_0    100L100; //V605 S4485 cycle 1729-1735 | cycle1729-1735:JTAG_TCK=0 | vector 606      cycle 1729-1735
             > timeplate_1_0    110L100; //V606 S4490 cycle 1736 | cycle1736:JTAG_TCK=0 | vector 607      cycle 1736
             > timeplate_1_0    110X100; //V607 S4495 cycle 1737 | cycle1737:JTAG_TCK=0 | vector 608      cycle 1737
             > timeplate_1_0    100X100; //V608 S4501 cycle 1738 | cycle1738:JTAG_TCK=0 | vector 609      cycle 1738
             > timeplate_1_0    100X100; //V609 S4507 cycle 1739 | Shift lmag_srd_top_hilink_6_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1739:JTAG_TCK=0 | vector 610      cycle 1739
             > timeplate_1_0    110X100; //V610 S4512 cycle 1740 | cycle1740:JTAG_TCK=0 | vector 611      cycle 1740
  Repeat 2   > timeplate_1_0    100X100; //V611 S4517 cycle 1741-1742 | cycle1741-1742:JTAG_TCK=0 | vector 612      cycle 1741-1742
  Repeat 25  > timeplate_1_0    100X100; //V612 S4546 cycle 1743-1767 | cycle1743:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 0 | cycle1744:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 1 | cycle1745:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 2 | cycle1746:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 3 | cycle1747:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 4 | cycle1748:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 5 | cycle1749:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 6 | cycle1750:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 7 | cycle1751:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 8 | cycle1752:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 9 | cycle1753:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 10 | cycle1754:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 11 | cycle1755:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 12 | cycle1756:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 13 | cycle1757:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 14 | cycle1758:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 15 | cycle1759:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 16 | cycle1760:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 17 | cycle1761:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 18 | cycle1762:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 19 | cycle1763:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 20 | cycle1764:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 21 | cycle1765:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 22 | cycle1766:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 23 | cycle1767:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 24 | vector 613
  Repeat 5   > timeplate_1_0    101X100; //V613 S4555 cycle 1768-1772 | cycle1768:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 25 | cycle1769:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 26 | cycle1770:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 27 | cycle1771:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 28 | cycle1772:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 29 | vector 614      cycle 1768-1772
  Repeat 4   > timeplate_1_0    100X100; //V614 S4563 cycle 1773-1776 | cycle1773:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 30 | cycle1774:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 31 | cycle1775:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 32 | cycle1776:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 33 | vector 615      cycle 1773-1776
             > timeplate_1_0    110X100; //V615 S4568 cycle 1777 | cycle1777:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 34 | vector 616      cycle 1777
             > timeplate_1_0    110X100; //V616 S4573 cycle 1778 | cycle1778:JTAG_TCK=0 | vector 617      cycle 1778
             > timeplate_1_0    100X100; //V617 S4579 cycle 1779 | cycle1779:JTAG_TCK=0 | vector 618      cycle 1779
             > timeplate_1_0    100X100; //V618 S4597 cycle 1780 | U_SRD4B_7 | set ref clk and clk direction cs:refclk0 01011 e-->w | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_7_busdir_ir | -shift_in   10'b01011_00000 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_7_busdir_ir,ShiftInValue=0101100000,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_7_busdir_ir=0000000011100101)! | cycle1780:JTAG_TCK=0 | vector 619      cycle 1780
  Repeat 2   > timeplate_1_0    110X100; //V619 S4602 cycle 1781-1782 | cycle1781-1782:JTAG_TCK=0 | vector 620      cycle 1781-1782
  Repeat 2   > timeplate_1_0    100X100; //V620 S4608 cycle 1783-1784 | cycle1783-1784:JTAG_TCK=0 | vector 621      cycle 1783-1784
             > timeplate_1_0    101H100; //V621 S4614 cycle 1785 | shift in instruction(lmag_srd_top_hilink_7_busdir_ir=0000000011100101)! | cycle1785:JTAG_TCK=0 | vector 622      cycle 1785
             > timeplate_1_0    100L100; //V622 S4619 cycle 1786 | cycle1786:JTAG_TCK=0 | vector 623      cycle 1786
             > timeplate_1_0    101L100; //V623 S4624 cycle 1787 | cycle1787:JTAG_TCK=0 | vector 624      cycle 1787
  Repeat 2   > timeplate_1_0    100L100; //V624 S4629 cycle 1788-1789 | cycle1788-1789:JTAG_TCK=0 | vector 625      cycle 1788-1789
  Repeat 3   > timeplate_1_0    101L100; //V625 S4634 cycle 1790-1792 | cycle1790-1792:JTAG_TCK=0 | vector 626      cycle 1790-1792
  Repeat 7   > timeplate_1_0    100L100; //V626 S4639 cycle 1793-1799 | cycle1793-1799:JTAG_TCK=0 | vector 627      cycle 1793-1799
             > timeplate_1_0    110L100; //V627 S4644 cycle 1800 | cycle1800:JTAG_TCK=0 | vector 628      cycle 1800
             > timeplate_1_0    110X100; //V628 S4649 cycle 1801 | cycle1801:JTAG_TCK=0 | vector 629      cycle 1801
             > timeplate_1_0    100X100; //V629 S4655 cycle 1802 | cycle1802:JTAG_TCK=0 | vector 630      cycle 1802
             > timeplate_1_0    100X100; //V630 S4661 cycle 1803 | Shift lmag_srd_top_hilink_7_busdir(InData=0101100000, OutData=xxxxxxxxxx)! | cycle1803:JTAG_TCK=0 | vector 631      cycle 1803
             > timeplate_1_0    110X100; //V631 S4666 cycle 1804 | cycle1804:JTAG_TCK=0 | vector 632      cycle 1804
  Repeat 2   > timeplate_1_0    100X100; //V632 S4671 cycle 1805-1806 | cycle1805-1806:JTAG_TCK=0 | vector 633      cycle 1805-1806
  Repeat 5   > timeplate_1_0    100X100; //V633 S4680 cycle 1807-1811 | cycle1807:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_busdir; Bit Num: 0 | cycle1808:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_busdir; Bit Num: 1 | cycle1809:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_busdir; Bit Num: 2 | cycle1810:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_busdir; Bit Num: 3 | cycle1811:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_busdir; Bit Num: 4 | vector 634      cycle 1807-1811
  Repeat 2   > timeplate_1_0    101X100; //V634 S4686 cycle 1812-1813 | cycle1812:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_busdir; Bit Num: 5 | cycle1813:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_busdir; Bit Num: 6 | vector 635      cycle 1812-1813
             > timeplate_1_0    100X100; //V635 S4691 cycle 1814 | cycle1814:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_busdir; Bit Num: 7 | vector 636      cycle 1814
             > timeplate_1_0    101X100; //V636 S4696 cycle 1815 | cycle1815:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_busdir; Bit Num: 8 | vector 637      cycle 1815
             > timeplate_1_0    110X100; //V637 S4701 cycle 1816 | cycle1816:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_busdir; Bit Num: 9 | vector 638      cycle 1816
             > timeplate_1_0    110X100; //V638 S4706 cycle 1817 | cycle1817:JTAG_TCK=0 | vector 639      cycle 1817
             > timeplate_1_0    100X100; //V639 S4712 cycle 1818 | cycle1818:JTAG_TCK=0 | vector 640      cycle 1818
             > timeplate_1_0    100X100; //V640 S4727 cycle 1819 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_7_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_7_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_7_ctrlsignal_ir=0000000011100110)! | cycle1819:JTAG_TCK=0 | vector 641      cycle 1819
  Repeat 2   > timeplate_1_0    110X100; //V641 S4732 cycle 1820-1821 | cycle1820-1821:JTAG_TCK=0 | vector 642      cycle 1820-1821
  Repeat 2   > timeplate_1_0    100X100; //V642 S4738 cycle 1822-1823 | cycle1822-1823:JTAG_TCK=0 | vector 643      cycle 1822-1823
             > timeplate_1_0    100H100; //V643 S4744 cycle 1824 | shift in instruction(lmag_srd_top_hilink_7_ctrlsignal_ir=0000000011100110)! | cycle1824:JTAG_TCK=0 | vector 644      cycle 1824
  Repeat 2   > timeplate_1_0    101L100; //V644 S4749 cycle 1825-1826 | cycle1825-1826:JTAG_TCK=0 | vector 645      cycle 1825-1826
  Repeat 2   > timeplate_1_0    100L100; //V645 S4754 cycle 1827-1828 | cycle1827-1828:JTAG_TCK=0 | vector 646      cycle 1827-1828
  Repeat 3   > timeplate_1_0    101L100; //V646 S4759 cycle 1829-1831 | cycle1829-1831:JTAG_TCK=0 | vector 647      cycle 1829-1831
  Repeat 7   > timeplate_1_0    100L100; //V647 S4764 cycle 1832-1838 | cycle1832-1838:JTAG_TCK=0 | vector 648      cycle 1832-1838
             > timeplate_1_0    110L100; //V648 S4769 cycle 1839 | cycle1839:JTAG_TCK=0 | vector 649      cycle 1839
             > timeplate_1_0    110X100; //V649 S4774 cycle 1840 | cycle1840:JTAG_TCK=0 | vector 650      cycle 1840
             > timeplate_1_0    100X100; //V650 S4780 cycle 1841 | cycle1841:JTAG_TCK=0 | vector 651      cycle 1841
             > timeplate_1_0    100X100; //V651 S4786 cycle 1842 | Shift lmag_srd_top_hilink_7_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1842:JTAG_TCK=0 | vector 652      cycle 1842
             > timeplate_1_0    110X100; //V652 S4791 cycle 1843 | cycle1843:JTAG_TCK=0 | vector 653      cycle 1843
  Repeat 2   > timeplate_1_0    100X100; //V653 S4796 cycle 1844-1845 | cycle1844-1845:JTAG_TCK=0 | vector 654      cycle 1844-1845
  Repeat 25  > timeplate_1_0    100X100; //V654 S4825 cycle 1846-1870 | cycle1846:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 0 | cycle1847:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 1 | cycle1848:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 2 | cycle1849:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 3 | cycle1850:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 4 | cycle1851:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 5 | cycle1852:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 6 | cycle1853:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 7 | cycle1854:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 8 | cycle1855:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 9 | cycle1856:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 10 | cycle1857:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 11 | cycle1858:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 12 | cycle1859:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 13 | cycle1860:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 14 | cycle1861:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 15 | cycle1862:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 16 | cycle1863:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 17 | cycle1864:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 18 | cycle1865:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 19 | cycle1866:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 20 | cycle1867:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 21 | cycle1868:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 22 | cycle1869:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 23 | cycle1870:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 24 | vector 655
  Repeat 5   > timeplate_1_0    101X100; //V655 S4834 cycle 1871-1875 | cycle1871:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 25 | cycle1872:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 26 | cycle1873:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 27 | cycle1874:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 28 | cycle1875:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 29 | vector 656      cycle 1871-1875
  Repeat 4   > timeplate_1_0    100X100; //V656 S4842 cycle 1876-1879 | cycle1876:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 30 | cycle1877:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 31 | cycle1878:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 32 | cycle1879:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 33 | vector 657      cycle 1876-1879
             > timeplate_1_0    110X100; //V657 S4847 cycle 1880 | cycle1880:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 34 | vector 658      cycle 1880
             > timeplate_1_0    110X100; //V658 S4852 cycle 1881 | cycle1881:JTAG_TCK=0 | vector 659      cycle 1881
             > timeplate_1_0    100X100; //V659 S4858 cycle 1882 | cycle1882:JTAG_TCK=0 | vector 660      cycle 1882
             > timeplate_1_0    100X100; //V660 S4881 cycle 1883 | configuration order:16-->17-->18-->19-->9-->8 | refclk connection begin:refclk0 FMAG_REF_CLK0/1_P/N --> SRD4B_16 | clockwise to SRD8B_15 , anticlockwise to SRD4B_17 | fmag_srd_top & cp_top | U_SRD4B_16 | set ref clk and clk direction (ss:snew) convey refclk0/1 from bump pair to north and south | cs:refclk0/1 10100 s-->n&e | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_9_busdir_ir | -shift_in   26'b11110000_11110000_10100_10100 | -shift_out  26'bxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_9_busdir_ir,ShiftInValue=11110000111100001010010100,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_9_busdir_ir=0000000100000101)! | cycle1883:JTAG_TCK=0 | vector 661      cycle 1883
  Repeat 2   > timeplate_1_0    110X100; //V661 S4886 cycle 1884-1885 | cycle1884-1885:JTAG_TCK=0 | vector 662      cycle 1884-1885
  Repeat 2   > timeplate_1_0    100X100; //V662 S4892 cycle 1886-1887 | cycle1886-1887:JTAG_TCK=0 | vector 663      cycle 1886-1887
             > timeplate_1_0    101H100; //V663 S4898 cycle 1888 | shift in instruction(fmag_srd_top_hilink_9_busdir_ir=0000000100000101)! | cycle1888:JTAG_TCK=0 | vector 664      cycle 1888
             > timeplate_1_0    100L100; //V664 S4903 cycle 1889 | cycle1889:JTAG_TCK=0 | vector 665      cycle 1889
             > timeplate_1_0    101L100; //V665 S4908 cycle 1890 | cycle1890:JTAG_TCK=0 | vector 666      cycle 1890
  Repeat 5   > timeplate_1_0    100L100; //V666 S4913 cycle 1891-1895 | cycle1891-1895:JTAG_TCK=0 | vector 667      cycle 1891-1895
             > timeplate_1_0    101L100; //V667 S4918 cycle 1896 | cycle1896:JTAG_TCK=0 | vector 668      cycle 1896
  Repeat 6   > timeplate_1_0    100L100; //V668 S4923 cycle 1897-1902 | cycle1897-1902:JTAG_TCK=0 | vector 669      cycle 1897-1902
             > timeplate_1_0    110L100; //V669 S4928 cycle 1903 | cycle1903:JTAG_TCK=0 | vector 670      cycle 1903
             > timeplate_1_0    110X100; //V670 S4933 cycle 1904 | cycle1904:JTAG_TCK=0 | vector 671      cycle 1904
             > timeplate_1_0    100X100; //V671 S4939 cycle 1905 | cycle1905:JTAG_TCK=0 | vector 672      cycle 1905
             > timeplate_1_0    100X100; //V672 S4945 cycle 1906 | Shift fmag_srd_top_hilink_9_busdir(InData=11110000111100001010010100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1906:JTAG_TCK=0 | vector 673      cycle 1906
             > timeplate_1_0    110X100; //V673 S4950 cycle 1907 | cycle1907:JTAG_TCK=0 | vector 674      cycle 1907
  Repeat 2   > timeplate_1_0    100X100; //V674 S4955 cycle 1908-1909 | cycle1908-1909:JTAG_TCK=0 | vector 675      cycle 1908-1909
  Repeat 2   > timeplate_1_0    100X100; //V675 S4961 cycle 1910-1911 | cycle1910:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 0 | cycle1911:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 1 | vector 676      cycle 1910-1911
             > timeplate_1_0    101X100; //V676 S4966 cycle 1912 | cycle1912:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 2 | vector 677      cycle 1912
             > timeplate_1_0    100X100; //V677 S4971 cycle 1913 | cycle1913:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 3 | vector 678      cycle 1913
             > timeplate_1_0    101X100; //V678 S4976 cycle 1914 | cycle1914:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 4 | vector 679      cycle 1914
  Repeat 2   > timeplate_1_0    100X100; //V679 S4982 cycle 1915-1916 | cycle1915:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 5 | cycle1916:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 6 | vector 680      cycle 1915-1916
             > timeplate_1_0    101X100; //V680 S4987 cycle 1917 | cycle1917:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 7 | vector 681      cycle 1917
             > timeplate_1_0    100X100; //V681 S4992 cycle 1918 | cycle1918:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 8 | vector 682      cycle 1918
             > timeplate_1_0    101X100; //V682 S4997 cycle 1919 | cycle1919:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 9 | vector 683      cycle 1919
  Repeat 4   > timeplate_1_0    100X100; //V683 S5005 cycle 1920-1923 | cycle1920:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 10 | cycle1921:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 11 | cycle1922:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 12 | cycle1923:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 13 | vector 684      cycle 1920-1923
  Repeat 4   > timeplate_1_0    101X100; //V684 S5013 cycle 1924-1927 | cycle1924:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 14 | cycle1925:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 15 | cycle1926:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 16 | cycle1927:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 17 | vector 685      cycle 1924-1927
  Repeat 4   > timeplate_1_0    100X100; //V685 S5021 cycle 1928-1931 | cycle1928:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 18 | cycle1929:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 19 | cycle1930:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 20 | cycle1931:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 21 | vector 686      cycle 1928-1931
  Repeat 3   > timeplate_1_0    101X100; //V686 S5028 cycle 1932-1934 | cycle1932:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 22 | cycle1933:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 23 | cycle1934:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 24 | vector 687      cycle 1932-1934
             > timeplate_1_0    111X100; //V687 S5033 cycle 1935 | cycle1935:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_busdir; Bit Num: 25 | vector 688      cycle 1935
             > timeplate_1_0    111X100; //V688 S5038 cycle 1936 | cycle1936:JTAG_TCK=0 | vector 689      cycle 1936
             > timeplate_1_0    101X100; //V689 S5044 cycle 1937 | cycle1937:JTAG_TCK=0 | vector 690      cycle 1937
             > timeplate_1_0    101X100; //V690 S5059 cycle 1938 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_9_ctrlsignal_ir | -shift_in   36'b0_0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_9_ctrlsignal_ir,ShiftInValue=000000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_9_ctrlsignal_ir=0000000100000110)! | cycle1938:JTAG_TCK=0 | vector 691      cycle 1938
  Repeat 2   > timeplate_1_0    111X100; //V691 S5064 cycle 1939-1940 | cycle1939-1940:JTAG_TCK=0 | vector 692      cycle 1939-1940
  Repeat 2   > timeplate_1_0    101X100; //V692 S5070 cycle 1941-1942 | cycle1941-1942:JTAG_TCK=0 | vector 693      cycle 1941-1942
             > timeplate_1_0    100H100; //V693 S5076 cycle 1943 | shift in instruction(fmag_srd_top_hilink_9_ctrlsignal_ir=0000000100000110)! | cycle1943:JTAG_TCK=0 | vector 694      cycle 1943
  Repeat 2   > timeplate_1_0    101L100; //V694 S5081 cycle 1944-1945 | cycle1944-1945:JTAG_TCK=0 | vector 695      cycle 1944-1945
  Repeat 5   > timeplate_1_0    100L100; //V695 S5086 cycle 1946-1950 | cycle1946-1950:JTAG_TCK=0 | vector 696      cycle 1946-1950
             > timeplate_1_0    101L100; //V696 S5091 cycle 1951 | cycle1951:JTAG_TCK=0 | vector 697      cycle 1951
  Repeat 6   > timeplate_1_0    100L100; //V697 S5096 cycle 1952-1957 | cycle1952-1957:JTAG_TCK=0 | vector 698      cycle 1952-1957
             > timeplate_1_0    110L100; //V698 S5101 cycle 1958 | cycle1958:JTAG_TCK=0 | vector 699      cycle 1958
             > timeplate_1_0    110X100; //V699 S5106 cycle 1959 | cycle1959:JTAG_TCK=0 | vector 700      cycle 1959
             > timeplate_1_0    100X100; //V700 S5112 cycle 1960 | cycle1960:JTAG_TCK=0 | vector 701      cycle 1960
             > timeplate_1_0    100X100; //V701 S5118 cycle 1961 | Shift fmag_srd_top_hilink_9_ctrlsignal(InData=000000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle1961:JTAG_TCK=0 | vector 702      cycle 1961
             > timeplate_1_0    110X100; //V702 S5123 cycle 1962 | cycle1962:JTAG_TCK=0 | vector 703      cycle 1962
  Repeat 2   > timeplate_1_0    100X100; //V703 S5128 cycle 1963-1964 | cycle1963-1964:JTAG_TCK=0 | vector 704      cycle 1963-1964
  Repeat 25  > timeplate_1_0    100X100; //V704 S5157 cycle 1965-1989 | cycle1965:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 0 | cycle1966:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 1 | cycle1967:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 2 | cycle1968:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 3 | cycle1969:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 4 | cycle1970:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 5 | cycle1971:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 6 | cycle1972:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 7 | cycle1973:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 8 | cycle1974:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 9 | cycle1975:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 10 | cycle1976:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 11 | cycle1977:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 12 | cycle1978:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 13 | cycle1979:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 14 | cycle1980:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 15 | cycle1981:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 16 | cycle1982:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 17 | cycle1983:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 18 | cycle1984:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 19 | cycle1985:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 20 | cycle1986:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 21 | cycle1987:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 22 | cycle1988:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 23 | cycle1989:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 24 | vector 705
  Repeat 5   > timeplate_1_0    101X100; //V705 S5166 cycle 1990-1994 | cycle1990:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 25 | cycle1991:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 26 | cycle1992:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 27 | cycle1993:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 28 | cycle1994:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 29 | vector 706      cycle 1990-1994
  Repeat 5   > timeplate_1_0    100X100; //V706 S5175 cycle 1995-1999 | cycle1995:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 30 | cycle1996:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 31 | cycle1997:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 32 | cycle1998:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 33 | cycle1999:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 34 | vector 707      cycle 1995-1999
             > timeplate_1_0    110X100; //V707 S5180 cycle 2000 | cycle2000:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 35 | vector 708      cycle 2000
             > timeplate_1_0    110X100; //V708 S5185 cycle 2001 | cycle2001:JTAG_TCK=0 | vector 709      cycle 2001
             > timeplate_1_0    100X100; //V709 S5191 cycle 2002 | cycle2002:JTAG_TCK=0 | vector 710      cycle 2002
             > timeplate_1_0    100X100; //V710 S5207 cycle 2003 | U_SRD4B_17 | cs:refclk0/1 01011 w-->e | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_4_busdir_ir | -shift_in   10'b01011_01011 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_4_busdir_ir,ShiftInValue=0101101011,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_4_busdir_ir=0000000011110110)! | cycle2003:JTAG_TCK=0 | vector 711      cycle 2003
  Repeat 2   > timeplate_1_0    110X100; //V711 S5212 cycle 2004-2005 | cycle2004-2005:JTAG_TCK=0 | vector 712      cycle 2004-2005
  Repeat 2   > timeplate_1_0    100X100; //V712 S5218 cycle 2006-2007 | cycle2006-2007:JTAG_TCK=0 | vector 713      cycle 2006-2007
             > timeplate_1_0    100H100; //V713 S5224 cycle 2008 | shift in instruction(fmag_srd_top_hilink_4_busdir_ir=0000000011110110)! | cycle2008:JTAG_TCK=0 | vector 714      cycle 2008
  Repeat 2   > timeplate_1_0    101L100; //V714 S5229 cycle 2009-2010 | cycle2009-2010:JTAG_TCK=0 | vector 715      cycle 2009-2010
             > timeplate_1_0    100L100; //V715 S5234 cycle 2011 | cycle2011:JTAG_TCK=0 | vector 716      cycle 2011
  Repeat 4   > timeplate_1_0    101L100; //V716 S5239 cycle 2012-2015 | cycle2012-2015:JTAG_TCK=0 | vector 717      cycle 2012-2015
  Repeat 7   > timeplate_1_0    100L100; //V717 S5244 cycle 2016-2022 | cycle2016-2022:JTAG_TCK=0 | vector 718      cycle 2016-2022
             > timeplate_1_0    110L100; //V718 S5249 cycle 2023 | cycle2023:JTAG_TCK=0 | vector 719      cycle 2023
             > timeplate_1_0    110X100; //V719 S5254 cycle 2024 | cycle2024:JTAG_TCK=0 | vector 720      cycle 2024
             > timeplate_1_0    100X100; //V720 S5260 cycle 2025 | cycle2025:JTAG_TCK=0 | vector 721      cycle 2025
             > timeplate_1_0    100X100; //V721 S5266 cycle 2026 | Shift fmag_srd_top_hilink_4_busdir(InData=0101101011, OutData=xxxxxxxxxx)! | cycle2026:JTAG_TCK=0 | vector 722      cycle 2026
             > timeplate_1_0    110X100; //V722 S5271 cycle 2027 | cycle2027:JTAG_TCK=0 | vector 723      cycle 2027
  Repeat 2   > timeplate_1_0    100X100; //V723 S5276 cycle 2028-2029 | cycle2028-2029:JTAG_TCK=0 | vector 724      cycle 2028-2029
  Repeat 2   > timeplate_1_0    101X100; //V724 S5282 cycle 2030-2031 | cycle2030:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_busdir; Bit Num: 0 | cycle2031:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_busdir; Bit Num: 1 | vector 725      cycle 2030-2031
             > timeplate_1_0    100X100; //V725 S5287 cycle 2032 | cycle2032:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_busdir; Bit Num: 2 | vector 726      cycle 2032
             > timeplate_1_0    101X100; //V726 S5292 cycle 2033 | cycle2033:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_busdir; Bit Num: 3 | vector 727      cycle 2033
             > timeplate_1_0    100X100; //V727 S5297 cycle 2034 | cycle2034:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_busdir; Bit Num: 4 | vector 728      cycle 2034
  Repeat 2   > timeplate_1_0    101X100; //V728 S5303 cycle 2035-2036 | cycle2035:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_busdir; Bit Num: 5 | cycle2036:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_busdir; Bit Num: 6 | vector 729      cycle 2035-2036
             > timeplate_1_0    100X100; //V729 S5308 cycle 2037 | cycle2037:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_busdir; Bit Num: 7 | vector 730      cycle 2037
             > timeplate_1_0    101X100; //V730 S5313 cycle 2038 | cycle2038:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_busdir; Bit Num: 8 | vector 731      cycle 2038
             > timeplate_1_0    110X100; //V731 S5318 cycle 2039 | cycle2039:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_busdir; Bit Num: 9 | vector 732      cycle 2039
             > timeplate_1_0    110X100; //V732 S5323 cycle 2040 | cycle2040:JTAG_TCK=0 | vector 733      cycle 2040
             > timeplate_1_0    100X100; //V733 S5329 cycle 2041 | cycle2041:JTAG_TCK=0 | vector 734      cycle 2041
             > timeplate_1_0    100X100; //V734 S5346 cycle 2042 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_4_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_4_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_4_ctrlsignal_ir=0000000011110111)! | cycle2042:JTAG_TCK=0 | vector 735      cycle 2042
  Repeat 2   > timeplate_1_0    110X100; //V735 S5351 cycle 2043-2044 | cycle2043-2044:JTAG_TCK=0 | vector 736      cycle 2043-2044
  Repeat 2   > timeplate_1_0    100X100; //V736 S5357 cycle 2045-2046 | cycle2045-2046:JTAG_TCK=0 | vector 737      cycle 2045-2046
             > timeplate_1_0    101H100; //V737 S5363 cycle 2047 | shift in instruction(fmag_srd_top_hilink_4_ctrlsignal_ir=0000000011110111)! | cycle2047:JTAG_TCK=0 | vector 738      cycle 2047
  Repeat 2   > timeplate_1_0    101L100; //V738 S5368 cycle 2048-2049 | cycle2048-2049:JTAG_TCK=0 | vector 739      cycle 2048-2049
             > timeplate_1_0    100L100; //V739 S5373 cycle 2050 | cycle2050:JTAG_TCK=0 | vector 740      cycle 2050
  Repeat 4   > timeplate_1_0    101L100; //V740 S5378 cycle 2051-2054 | cycle2051-2054:JTAG_TCK=0 | vector 741      cycle 2051-2054
  Repeat 7   > timeplate_1_0    100L100; //V741 S5383 cycle 2055-2061 | cycle2055-2061:JTAG_TCK=0 | vector 742      cycle 2055-2061
             > timeplate_1_0    110L100; //V742 S5388 cycle 2062 | cycle2062:JTAG_TCK=0 | vector 743      cycle 2062
             > timeplate_1_0    110X100; //V743 S5393 cycle 2063 | cycle2063:JTAG_TCK=0 | vector 744      cycle 2063
             > timeplate_1_0    100X100; //V744 S5399 cycle 2064 | cycle2064:JTAG_TCK=0 | vector 745      cycle 2064
             > timeplate_1_0    100X100; //V745 S5405 cycle 2065 | Shift fmag_srd_top_hilink_4_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2065:JTAG_TCK=0 | vector 746      cycle 2065
             > timeplate_1_0    110X100; //V746 S5410 cycle 2066 | cycle2066:JTAG_TCK=0 | vector 747      cycle 2066
  Repeat 2   > timeplate_1_0    100X100; //V747 S5415 cycle 2067-2068 | cycle2067-2068:JTAG_TCK=0 | vector 748      cycle 2067-2068
  Repeat 25  > timeplate_1_0    100X100; //V748 S5444 cycle 2069-2093 | cycle2069:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 0 | cycle2070:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 1 | cycle2071:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 2 | cycle2072:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 3 | cycle2073:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 4 | cycle2074:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 5 | cycle2075:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 6 | cycle2076:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 7 | cycle2077:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 8 | cycle2078:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 9 | cycle2079:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 10 | cycle2080:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 11 | cycle2081:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 12 | cycle2082:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 13 | cycle2083:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 14 | cycle2084:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 15 | cycle2085:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 16 | cycle2086:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 17 | cycle2087:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 18 | cycle2088:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 19 | cycle2089:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 20 | cycle2090:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 21 | cycle2091:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 22 | cycle2092:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 23 | cycle2093:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 24 | vector 749
  Repeat 5   > timeplate_1_0    101X100; //V749 S5453 cycle 2094-2098 | cycle2094:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 25 | cycle2095:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 26 | cycle2096:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 27 | cycle2097:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 28 | cycle2098:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 29 | vector 750      cycle 2094-2098
  Repeat 4   > timeplate_1_0    100X100; //V750 S5461 cycle 2099-2102 | cycle2099:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 30 | cycle2100:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 31 | cycle2101:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 32 | cycle2102:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 33 | vector 751      cycle 2099-2102
             > timeplate_1_0    110X100; //V751 S5466 cycle 2103 | cycle2103:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 34 | vector 752      cycle 2103
             > timeplate_1_0    110X100; //V752 S5471 cycle 2104 | cycle2104:JTAG_TCK=0 | vector 753      cycle 2104
             > timeplate_1_0    100X100; //V753 S5477 cycle 2105 | cycle2105:JTAG_TCK=0 | vector 754      cycle 2105
             > timeplate_1_0    100X100; //V754 S5495 cycle 2106 | U_SRD4B_18 | cs:refclk0/1 01110 e-->w | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_5_busdir_ir | -shift_in   10'b01110_01110 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_5_busdir_ir,ShiftInValue=0111001110,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_5_busdir_ir=0000000011111001)! | cycle2106:JTAG_TCK=0 | vector 755      cycle 2106
  Repeat 2   > timeplate_1_0    110X100; //V755 S5500 cycle 2107-2108 | cycle2107-2108:JTAG_TCK=0 | vector 756      cycle 2107-2108
  Repeat 2   > timeplate_1_0    100X100; //V756 S5506 cycle 2109-2110 | cycle2109-2110:JTAG_TCK=0 | vector 757      cycle 2109-2110
             > timeplate_1_0    101H100; //V757 S5512 cycle 2111 | shift in instruction(fmag_srd_top_hilink_5_busdir_ir=0000000011111001)! | cycle2111:JTAG_TCK=0 | vector 758      cycle 2111
  Repeat 2   > timeplate_1_0    100L100; //V758 S5517 cycle 2112-2113 | cycle2112-2113:JTAG_TCK=0 | vector 759      cycle 2112-2113
  Repeat 5   > timeplate_1_0    101L100; //V759 S5522 cycle 2114-2118 | cycle2114-2118:JTAG_TCK=0 | vector 760      cycle 2114-2118
  Repeat 7   > timeplate_1_0    100L100; //V760 S5527 cycle 2119-2125 | cycle2119-2125:JTAG_TCK=0 | vector 761      cycle 2119-2125
             > timeplate_1_0    110L100; //V761 S5532 cycle 2126 | cycle2126:JTAG_TCK=0 | vector 762      cycle 2126
             > timeplate_1_0    110X100; //V762 S5537 cycle 2127 | cycle2127:JTAG_TCK=0 | vector 763      cycle 2127
             > timeplate_1_0    100X100; //V763 S5543 cycle 2128 | cycle2128:JTAG_TCK=0 | vector 764      cycle 2128
             > timeplate_1_0    100X100; //V764 S5549 cycle 2129 | Shift fmag_srd_top_hilink_5_busdir(InData=0111001110, OutData=xxxxxxxxxx)! | cycle2129:JTAG_TCK=0 | vector 765      cycle 2129
             > timeplate_1_0    110X100; //V765 S5554 cycle 2130 | cycle2130:JTAG_TCK=0 | vector 766      cycle 2130
  Repeat 2   > timeplate_1_0    100X100; //V766 S5559 cycle 2131-2132 | cycle2131-2132:JTAG_TCK=0 | vector 767      cycle 2131-2132
             > timeplate_1_0    100X100; //V767 S5564 cycle 2133 | cycle2133:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_busdir; Bit Num: 0 | vector 768      cycle 2133
  Repeat 3   > timeplate_1_0    101X100; //V768 S5571 cycle 2134-2136 | cycle2134:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_busdir; Bit Num: 1 | cycle2135:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_busdir; Bit Num: 2 | cycle2136:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_busdir; Bit Num: 3 | vector 769      cycle 2134-2136
  Repeat 2   > timeplate_1_0    100X100; //V769 S5577 cycle 2137-2138 | cycle2137:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_busdir; Bit Num: 4 | cycle2138:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_busdir; Bit Num: 5 | vector 770      cycle 2137-2138
  Repeat 3   > timeplate_1_0    101X100; //V770 S5584 cycle 2139-2141 | cycle2139:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_busdir; Bit Num: 6 | cycle2140:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_busdir; Bit Num: 7 | cycle2141:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_busdir; Bit Num: 8 | vector 771      cycle 2139-2141
             > timeplate_1_0    110X100; //V771 S5589 cycle 2142 | cycle2142:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_busdir; Bit Num: 9 | vector 772      cycle 2142
             > timeplate_1_0    110X100; //V772 S5594 cycle 2143 | cycle2143:JTAG_TCK=0 | vector 773      cycle 2143
             > timeplate_1_0    100X100; //V773 S5600 cycle 2144 | cycle2144:JTAG_TCK=0 | vector 774      cycle 2144
             > timeplate_1_0    100X100; //V774 S5617 cycle 2145 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_5_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_5_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_5_ctrlsignal_ir=0000000011111010)! | cycle2145:JTAG_TCK=0 | vector 775      cycle 2145
  Repeat 2   > timeplate_1_0    110X100; //V775 S5622 cycle 2146-2147 | cycle2146-2147:JTAG_TCK=0 | vector 776      cycle 2146-2147
  Repeat 2   > timeplate_1_0    100X100; //V776 S5628 cycle 2148-2149 | cycle2148-2149:JTAG_TCK=0 | vector 777      cycle 2148-2149
             > timeplate_1_0    100H100; //V777 S5634 cycle 2150 | shift in instruction(fmag_srd_top_hilink_5_ctrlsignal_ir=0000000011111010)! | cycle2150:JTAG_TCK=0 | vector 778      cycle 2150
             > timeplate_1_0    101L100; //V778 S5639 cycle 2151 | cycle2151:JTAG_TCK=0 | vector 779      cycle 2151
             > timeplate_1_0    100L100; //V779 S5644 cycle 2152 | cycle2152:JTAG_TCK=0 | vector 780      cycle 2152
  Repeat 5   > timeplate_1_0    101L100; //V780 S5649 cycle 2153-2157 | cycle2153-2157:JTAG_TCK=0 | vector 781      cycle 2153-2157
  Repeat 7   > timeplate_1_0    100L100; //V781 S5654 cycle 2158-2164 | cycle2158-2164:JTAG_TCK=0 | vector 782      cycle 2158-2164
             > timeplate_1_0    110L100; //V782 S5659 cycle 2165 | cycle2165:JTAG_TCK=0 | vector 783      cycle 2165
             > timeplate_1_0    110X100; //V783 S5664 cycle 2166 | cycle2166:JTAG_TCK=0 | vector 784      cycle 2166
             > timeplate_1_0    100X100; //V784 S5670 cycle 2167 | cycle2167:JTAG_TCK=0 | vector 785      cycle 2167
             > timeplate_1_0    100X100; //V785 S5676 cycle 2168 | Shift fmag_srd_top_hilink_5_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2168:JTAG_TCK=0 | vector 786      cycle 2168
             > timeplate_1_0    110X100; //V786 S5681 cycle 2169 | cycle2169:JTAG_TCK=0 | vector 787      cycle 2169
  Repeat 2   > timeplate_1_0    100X100; //V787 S5686 cycle 2170-2171 | cycle2170-2171:JTAG_TCK=0 | vector 788      cycle 2170-2171
  Repeat 25  > timeplate_1_0    100X100; //V788 S5715 cycle 2172-2196 | cycle2172:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 0 | cycle2173:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 1 | cycle2174:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 2 | cycle2175:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 3 | cycle2176:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 4 | cycle2177:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 5 | cycle2178:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 6 | cycle2179:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 7 | cycle2180:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 8 | cycle2181:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 9 | cycle2182:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 10 | cycle2183:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 11 | cycle2184:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 12 | cycle2185:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 13 | cycle2186:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 14 | cycle2187:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 15 | cycle2188:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 16 | cycle2189:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 17 | cycle2190:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 18 | cycle2191:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 19 | cycle2192:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 20 | cycle2193:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 21 | cycle2194:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 22 | cycle2195:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 23 | cycle2196:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 24 | vector 789
  Repeat 5   > timeplate_1_0    101X100; //V789 S5724 cycle 2197-2201 | cycle2197:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 25 | cycle2198:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 26 | cycle2199:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 27 | cycle2200:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 28 | cycle2201:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 29 | vector 790      cycle 2197-2201
  Repeat 4   > timeplate_1_0    100X100; //V790 S5732 cycle 2202-2205 | cycle2202:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 30 | cycle2203:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 31 | cycle2204:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 32 | cycle2205:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 33 | vector 791      cycle 2202-2205
             > timeplate_1_0    110X100; //V791 S5737 cycle 2206 | cycle2206:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 34 | vector 792      cycle 2206
             > timeplate_1_0    110X100; //V792 S5742 cycle 2207 | cycle2207:JTAG_TCK=0 | vector 793      cycle 2207
             > timeplate_1_0    100X100; //V793 S5748 cycle 2208 | cycle2208:JTAG_TCK=0 | vector 794      cycle 2208
             > timeplate_1_0    100X100; //V794 S5766 cycle 2209 | U_SRD4B_19 | cs:refclk0/1 01011 w-->e | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_6_busdir_ir | -shift_in   10'b01011_01011 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_6_busdir_ir,ShiftInValue=0101101011,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_6_busdir_ir=0000000011111100)! | cycle2209:JTAG_TCK=0 | vector 795      cycle 2209
  Repeat 2   > timeplate_1_0    110X100; //V795 S5771 cycle 2210-2211 | cycle2210-2211:JTAG_TCK=0 | vector 796      cycle 2210-2211
  Repeat 2   > timeplate_1_0    100X100; //V796 S5777 cycle 2212-2213 | cycle2212-2213:JTAG_TCK=0 | vector 797      cycle 2212-2213
             > timeplate_1_0    100H100; //V797 S5783 cycle 2214 | shift in instruction(fmag_srd_top_hilink_6_busdir_ir=0000000011111100)! | cycle2214:JTAG_TCK=0 | vector 798      cycle 2214
             > timeplate_1_0    100L100; //V798 S5788 cycle 2215 | cycle2215:JTAG_TCK=0 | vector 799      cycle 2215
  Repeat 6   > timeplate_1_0    101L100; //V799 S5793 cycle 2216-2221 | cycle2216-2221:JTAG_TCK=0 | vector 800      cycle 2216-2221
  Repeat 7   > timeplate_1_0    100L100; //V800 S5798 cycle 2222-2228 | cycle2222-2228:JTAG_TCK=0 | vector 801      cycle 2222-2228
             > timeplate_1_0    110L100; //V801 S5803 cycle 2229 | cycle2229:JTAG_TCK=0 | vector 802      cycle 2229
             > timeplate_1_0    110X100; //V802 S5808 cycle 2230 | cycle2230:JTAG_TCK=0 | vector 803      cycle 2230
             > timeplate_1_0    100X100; //V803 S5814 cycle 2231 | cycle2231:JTAG_TCK=0 | vector 804      cycle 2231
             > timeplate_1_0    100X100; //V804 S5820 cycle 2232 | Shift fmag_srd_top_hilink_6_busdir(InData=0101101011, OutData=xxxxxxxxxx)! | cycle2232:JTAG_TCK=0 | vector 805      cycle 2232
             > timeplate_1_0    110X100; //V805 S5825 cycle 2233 | cycle2233:JTAG_TCK=0 | vector 806      cycle 2233
  Repeat 2   > timeplate_1_0    100X100; //V806 S5830 cycle 2234-2235 | cycle2234-2235:JTAG_TCK=0 | vector 807      cycle 2234-2235
  Repeat 2   > timeplate_1_0    101X100; //V807 S5836 cycle 2236-2237 | cycle2236:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_busdir; Bit Num: 0 | cycle2237:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_busdir; Bit Num: 1 | vector 808      cycle 2236-2237
             > timeplate_1_0    100X100; //V808 S5841 cycle 2238 | cycle2238:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_busdir; Bit Num: 2 | vector 809      cycle 2238
             > timeplate_1_0    101X100; //V809 S5846 cycle 2239 | cycle2239:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_busdir; Bit Num: 3 | vector 810      cycle 2239
             > timeplate_1_0    100X100; //V810 S5851 cycle 2240 | cycle2240:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_busdir; Bit Num: 4 | vector 811      cycle 2240
  Repeat 2   > timeplate_1_0    101X100; //V811 S5857 cycle 2241-2242 | cycle2241:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_busdir; Bit Num: 5 | cycle2242:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_busdir; Bit Num: 6 | vector 812      cycle 2241-2242
             > timeplate_1_0    100X100; //V812 S5862 cycle 2243 | cycle2243:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_busdir; Bit Num: 7 | vector 813      cycle 2243
             > timeplate_1_0    101X100; //V813 S5867 cycle 2244 | cycle2244:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_busdir; Bit Num: 8 | vector 814      cycle 2244
             > timeplate_1_0    110X100; //V814 S5872 cycle 2245 | cycle2245:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_busdir; Bit Num: 9 | vector 815      cycle 2245
             > timeplate_1_0    110X100; //V815 S5877 cycle 2246 | cycle2246:JTAG_TCK=0 | vector 816      cycle 2246
             > timeplate_1_0    100X100; //V816 S5883 cycle 2247 | cycle2247:JTAG_TCK=0 | vector 817      cycle 2247
             > timeplate_1_0    100X100; //V817 S5898 cycle 2248 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_6_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_6_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_6_ctrlsignal_ir=0000000011111101)! | cycle2248:JTAG_TCK=0 | vector 818      cycle 2248
  Repeat 2   > timeplate_1_0    110X100; //V818 S5903 cycle 2249-2250 | cycle2249-2250:JTAG_TCK=0 | vector 819      cycle 2249-2250
  Repeat 2   > timeplate_1_0    100X100; //V819 S5909 cycle 2251-2252 | cycle2251-2252:JTAG_TCK=0 | vector 820      cycle 2251-2252
             > timeplate_1_0    101H100; //V820 S5915 cycle 2253 | shift in instruction(fmag_srd_top_hilink_6_ctrlsignal_ir=0000000011111101)! | cycle2253:JTAG_TCK=0 | vector 821      cycle 2253
             > timeplate_1_0    100L100; //V821 S5920 cycle 2254 | cycle2254:JTAG_TCK=0 | vector 822      cycle 2254
  Repeat 6   > timeplate_1_0    101L100; //V822 S5925 cycle 2255-2260 | cycle2255-2260:JTAG_TCK=0 | vector 823      cycle 2255-2260
  Repeat 7   > timeplate_1_0    100L100; //V823 S5930 cycle 2261-2267 | cycle2261-2267:JTAG_TCK=0 | vector 824      cycle 2261-2267
             > timeplate_1_0    110L100; //V824 S5935 cycle 2268 | cycle2268:JTAG_TCK=0 | vector 825      cycle 2268
             > timeplate_1_0    110X100; //V825 S5940 cycle 2269 | cycle2269:JTAG_TCK=0 | vector 826      cycle 2269
             > timeplate_1_0    100X100; //V826 S5946 cycle 2270 | cycle2270:JTAG_TCK=0 | vector 827      cycle 2270
             > timeplate_1_0    100X100; //V827 S5952 cycle 2271 | Shift fmag_srd_top_hilink_6_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2271:JTAG_TCK=0 | vector 828      cycle 2271
             > timeplate_1_0    110X100; //V828 S5957 cycle 2272 | cycle2272:JTAG_TCK=0 | vector 829      cycle 2272
  Repeat 2   > timeplate_1_0    100X100; //V829 S5962 cycle 2273-2274 | cycle2273-2274:JTAG_TCK=0 | vector 830      cycle 2273-2274
  Repeat 25  > timeplate_1_0    100X100; //V830 S5991 cycle 2275-2299 | cycle2275:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 0 | cycle2276:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 1 | cycle2277:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 2 | cycle2278:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 3 | cycle2279:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 4 | cycle2280:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 5 | cycle2281:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 6 | cycle2282:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 7 | cycle2283:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 8 | cycle2284:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 9 | cycle2285:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 10 | cycle2286:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 11 | cycle2287:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 12 | cycle2288:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 13 | cycle2289:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 14 | cycle2290:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 15 | cycle2291:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 16 | cycle2292:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 17 | cycle2293:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 18 | cycle2294:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 19 | cycle2295:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 20 | cycle2296:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 21 | cycle2297:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 22 | cycle2298:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 23 | cycle2299:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 24 | vector 831
  Repeat 5   > timeplate_1_0    101X100; //V831 S6000 cycle 2300-2304 | cycle2300:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 25 | cycle2301:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 26 | cycle2302:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 27 | cycle2303:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 28 | cycle2304:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 29 | vector 832      cycle 2300-2304
  Repeat 4   > timeplate_1_0    100X100; //V832 S6008 cycle 2305-2308 | cycle2305:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 30 | cycle2306:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 31 | cycle2307:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 32 | cycle2308:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 33 | vector 833      cycle 2305-2308
             > timeplate_1_0    110X100; //V833 S6013 cycle 2309 | cycle2309:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 34 | vector 834      cycle 2309
             > timeplate_1_0    110X100; //V834 S6018 cycle 2310 | cycle2310:JTAG_TCK=0 | vector 835      cycle 2310
             > timeplate_1_0    100X100; //V835 S6024 cycle 2311 | cycle2311:JTAG_TCK=0 | vector 836      cycle 2311
             > timeplate_1_0    100X100; //V836 S6042 cycle 2312 | U_SRD4B_9 | cs:refclk0 01110 e-->w | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_8_busdir_ir | -shift_in   10'b01110_00000 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_8_busdir_ir,ShiftInValue=0111000000,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_8_busdir_ir=0000000100000010)! | cycle2312:JTAG_TCK=0 | vector 837      cycle 2312
  Repeat 2   > timeplate_1_0    110X100; //V837 S6047 cycle 2313-2314 | cycle2313-2314:JTAG_TCK=0 | vector 838      cycle 2313-2314
  Repeat 2   > timeplate_1_0    100X100; //V838 S6053 cycle 2315-2316 | cycle2315-2316:JTAG_TCK=0 | vector 839      cycle 2315-2316
             > timeplate_1_0    100H100; //V839 S6059 cycle 2317 | shift in instruction(fmag_srd_top_hilink_8_busdir_ir=0000000100000010)! | cycle2317:JTAG_TCK=0 | vector 840      cycle 2317
             > timeplate_1_0    101L100; //V840 S6064 cycle 2318 | cycle2318:JTAG_TCK=0 | vector 841      cycle 2318
  Repeat 6   > timeplate_1_0    100L100; //V841 S6069 cycle 2319-2324 | cycle2319-2324:JTAG_TCK=0 | vector 842      cycle 2319-2324
             > timeplate_1_0    101L100; //V842 S6074 cycle 2325 | cycle2325:JTAG_TCK=0 | vector 843      cycle 2325
  Repeat 6   > timeplate_1_0    100L100; //V843 S6079 cycle 2326-2331 | cycle2326-2331:JTAG_TCK=0 | vector 844      cycle 2326-2331
             > timeplate_1_0    110L100; //V844 S6084 cycle 2332 | cycle2332:JTAG_TCK=0 | vector 845      cycle 2332
             > timeplate_1_0    110X100; //V845 S6089 cycle 2333 | cycle2333:JTAG_TCK=0 | vector 846      cycle 2333
             > timeplate_1_0    100X100; //V846 S6095 cycle 2334 | cycle2334:JTAG_TCK=0 | vector 847      cycle 2334
             > timeplate_1_0    100X100; //V847 S6101 cycle 2335 | Shift fmag_srd_top_hilink_8_busdir(InData=0111000000, OutData=xxxxxxxxxx)! | cycle2335:JTAG_TCK=0 | vector 848      cycle 2335
             > timeplate_1_0    110X100; //V848 S6106 cycle 2336 | cycle2336:JTAG_TCK=0 | vector 849      cycle 2336
  Repeat 2   > timeplate_1_0    100X100; //V849 S6111 cycle 2337-2338 | cycle2337-2338:JTAG_TCK=0 | vector 850      cycle 2337-2338
  Repeat 6   > timeplate_1_0    100X100; //V850 S6121 cycle 2339-2344 | cycle2339:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_busdir; Bit Num: 0 | cycle2340:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_busdir; Bit Num: 1 | cycle2341:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_busdir; Bit Num: 2 | cycle2342:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_busdir; Bit Num: 3 | cycle2343:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_busdir; Bit Num: 4 | cycle2344:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_busdir; Bit Num: 5 | vector 851      cycle 2339-2344
  Repeat 3   > timeplate_1_0    101X100; //V851 S6128 cycle 2345-2347 | cycle2345:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_busdir; Bit Num: 6 | cycle2346:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_busdir; Bit Num: 7 | cycle2347:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_busdir; Bit Num: 8 | vector 852      cycle 2345-2347
             > timeplate_1_0    110X100; //V852 S6133 cycle 2348 | cycle2348:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_busdir; Bit Num: 9 | vector 853      cycle 2348
             > timeplate_1_0    110X100; //V853 S6138 cycle 2349 | cycle2349:JTAG_TCK=0 | vector 854      cycle 2349
             > timeplate_1_0    100X100; //V854 S6144 cycle 2350 | cycle2350:JTAG_TCK=0 | vector 855      cycle 2350
             > timeplate_1_0    100X100; //V855 S6159 cycle 2351 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_8_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_8_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_8_ctrlsignal_ir=0000000100000011)! | cycle2351:JTAG_TCK=0 | vector 856      cycle 2351
  Repeat 2   > timeplate_1_0    110X100; //V856 S6164 cycle 2352-2353 | cycle2352-2353:JTAG_TCK=0 | vector 857      cycle 2352-2353
  Repeat 2   > timeplate_1_0    100X100; //V857 S6170 cycle 2354-2355 | cycle2354-2355:JTAG_TCK=0 | vector 858      cycle 2354-2355
             > timeplate_1_0    101H100; //V858 S6176 cycle 2356 | shift in instruction(fmag_srd_top_hilink_8_ctrlsignal_ir=0000000100000011)! | cycle2356:JTAG_TCK=0 | vector 859      cycle 2356
             > timeplate_1_0    101L100; //V859 S6181 cycle 2357 | cycle2357:JTAG_TCK=0 | vector 860      cycle 2357
  Repeat 6   > timeplate_1_0    100L100; //V860 S6186 cycle 2358-2363 | cycle2358-2363:JTAG_TCK=0 | vector 861      cycle 2358-2363
             > timeplate_1_0    101L100; //V861 S6191 cycle 2364 | cycle2364:JTAG_TCK=0 | vector 862      cycle 2364
  Repeat 6   > timeplate_1_0    100L100; //V862 S6196 cycle 2365-2370 | cycle2365-2370:JTAG_TCK=0 | vector 863      cycle 2365-2370
             > timeplate_1_0    110L100; //V863 S6201 cycle 2371 | cycle2371:JTAG_TCK=0 | vector 864      cycle 2371
             > timeplate_1_0    110X100; //V864 S6206 cycle 2372 | cycle2372:JTAG_TCK=0 | vector 865      cycle 2372
             > timeplate_1_0    100X100; //V865 S6212 cycle 2373 | cycle2373:JTAG_TCK=0 | vector 866      cycle 2373
             > timeplate_1_0    100X100; //V866 S6218 cycle 2374 | Shift fmag_srd_top_hilink_8_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2374:JTAG_TCK=0 | vector 867      cycle 2374
             > timeplate_1_0    110X100; //V867 S6223 cycle 2375 | cycle2375:JTAG_TCK=0 | vector 868      cycle 2375
  Repeat 2   > timeplate_1_0    100X100; //V868 S6228 cycle 2376-2377 | cycle2376-2377:JTAG_TCK=0 | vector 869      cycle 2376-2377
  Repeat 25  > timeplate_1_0    100X100; //V869 S6257 cycle 2378-2402 | cycle2378:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 0 | cycle2379:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 1 | cycle2380:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 2 | cycle2381:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 3 | cycle2382:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 4 | cycle2383:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 5 | cycle2384:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 6 | cycle2385:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 7 | cycle2386:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 8 | cycle2387:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 9 | cycle2388:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 10 | cycle2389:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 11 | cycle2390:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 12 | cycle2391:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 13 | cycle2392:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 14 | cycle2393:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 15 | cycle2394:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 16 | cycle2395:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 17 | cycle2396:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 18 | cycle2397:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 19 | cycle2398:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 20 | cycle2399:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 21 | cycle2400:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 22 | cycle2401:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 23 | cycle2402:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 24 | vector 870
  Repeat 5   > timeplate_1_0    101X100; //V870 S6266 cycle 2403-2407 | cycle2403:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 25 | cycle2404:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 26 | cycle2405:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 27 | cycle2406:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 28 | cycle2407:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 29 | vector 871      cycle 2403-2407
  Repeat 4   > timeplate_1_0    100X100; //V871 S6274 cycle 2408-2411 | cycle2408:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 30 | cycle2409:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 31 | cycle2410:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 32 | cycle2411:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 33 | vector 872      cycle 2408-2411
             > timeplate_1_0    110X100; //V872 S6279 cycle 2412 | cycle2412:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 34 | vector 873      cycle 2412
             > timeplate_1_0    110X100; //V873 S6284 cycle 2413 | cycle2413:JTAG_TCK=0 | vector 874      cycle 2413
             > timeplate_1_0    100X100; //V874 S6290 cycle 2414 | cycle2414:JTAG_TCK=0 | vector 875      cycle 2414
             > timeplate_1_0    100X100; //V875 S6308 cycle 2415 | U_SRD4B_8 | cs:refclk0 01011 w-->e | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_7_busdir_ir | -shift_in   10'b01011_00000 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_7_busdir_ir,ShiftInValue=0101100000,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_7_busdir_ir=0000000011111111)! | cycle2415:JTAG_TCK=0 | vector 876      cycle 2415
  Repeat 2   > timeplate_1_0    110X100; //V876 S6313 cycle 2416-2417 | cycle2416-2417:JTAG_TCK=0 | vector 877      cycle 2416-2417
  Repeat 2   > timeplate_1_0    100X100; //V877 S6319 cycle 2418-2419 | cycle2418-2419:JTAG_TCK=0 | vector 878      cycle 2418-2419
             > timeplate_1_0    101H100; //V878 S6325 cycle 2420 | shift in instruction(fmag_srd_top_hilink_7_busdir_ir=0000000011111111)! | cycle2420:JTAG_TCK=0 | vector 879      cycle 2420
  Repeat 7   > timeplate_1_0    101L100; //V879 S6330 cycle 2421-2427 | cycle2421-2427:JTAG_TCK=0 | vector 880      cycle 2421-2427
  Repeat 7   > timeplate_1_0    100L100; //V880 S6335 cycle 2428-2434 | cycle2428-2434:JTAG_TCK=0 | vector 881      cycle 2428-2434
             > timeplate_1_0    110L100; //V881 S6340 cycle 2435 | cycle2435:JTAG_TCK=0 | vector 882      cycle 2435
             > timeplate_1_0    110X100; //V882 S6345 cycle 2436 | cycle2436:JTAG_TCK=0 | vector 883      cycle 2436
             > timeplate_1_0    100X100; //V883 S6351 cycle 2437 | cycle2437:JTAG_TCK=0 | vector 884      cycle 2437
             > timeplate_1_0    100X100; //V884 S6357 cycle 2438 | Shift fmag_srd_top_hilink_7_busdir(InData=0101100000, OutData=xxxxxxxxxx)! | cycle2438:JTAG_TCK=0 | vector 885      cycle 2438
             > timeplate_1_0    110X100; //V885 S6362 cycle 2439 | cycle2439:JTAG_TCK=0 | vector 886      cycle 2439
  Repeat 2   > timeplate_1_0    100X100; //V886 S6367 cycle 2440-2441 | cycle2440-2441:JTAG_TCK=0 | vector 887      cycle 2440-2441
  Repeat 5   > timeplate_1_0    100X100; //V887 S6376 cycle 2442-2446 | cycle2442:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_busdir; Bit Num: 0 | cycle2443:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_busdir; Bit Num: 1 | cycle2444:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_busdir; Bit Num: 2 | cycle2445:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_busdir; Bit Num: 3 | cycle2446:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_busdir; Bit Num: 4 | vector 888      cycle 2442-2446
  Repeat 2   > timeplate_1_0    101X100; //V888 S6382 cycle 2447-2448 | cycle2447:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_busdir; Bit Num: 5 | cycle2448:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_busdir; Bit Num: 6 | vector 889      cycle 2447-2448
             > timeplate_1_0    100X100; //V889 S6387 cycle 2449 | cycle2449:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_busdir; Bit Num: 7 | vector 890      cycle 2449
             > timeplate_1_0    101X100; //V890 S6392 cycle 2450 | cycle2450:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_busdir; Bit Num: 8 | vector 891      cycle 2450
             > timeplate_1_0    110X100; //V891 S6397 cycle 2451 | cycle2451:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_busdir; Bit Num: 9 | vector 892      cycle 2451
             > timeplate_1_0    110X100; //V892 S6402 cycle 2452 | cycle2452:JTAG_TCK=0 | vector 893      cycle 2452
             > timeplate_1_0    100X100; //V893 S6408 cycle 2453 | cycle2453:JTAG_TCK=0 | vector 894      cycle 2453
             > timeplate_1_0    100X100; //V894 S6423 cycle 2454 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_7_ctrlsignal_ir | -shift_in   35'b0_0_0_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_7_ctrlsignal_ir,ShiftInValue=00000111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_7_ctrlsignal_ir=0000000100000000)! | cycle2454:JTAG_TCK=0 | vector 895      cycle 2454
  Repeat 2   > timeplate_1_0    110X100; //V895 S6428 cycle 2455-2456 | cycle2455-2456:JTAG_TCK=0 | vector 896      cycle 2455-2456
  Repeat 2   > timeplate_1_0    100X100; //V896 S6434 cycle 2457-2458 | cycle2457-2458:JTAG_TCK=0 | vector 897      cycle 2457-2458
             > timeplate_1_0    100H100; //V897 S6440 cycle 2459 | shift in instruction(fmag_srd_top_hilink_7_ctrlsignal_ir=0000000100000000)! | cycle2459:JTAG_TCK=0 | vector 898      cycle 2459
  Repeat 7   > timeplate_1_0    100L100; //V898 S6445 cycle 2460-2466 | cycle2460-2466:JTAG_TCK=0 | vector 899      cycle 2460-2466
             > timeplate_1_0    101L100; //V899 S6450 cycle 2467 | cycle2467:JTAG_TCK=0 | vector 900      cycle 2467
  Repeat 6   > timeplate_1_0    100L100; //V900 S6455 cycle 2468-2473 | cycle2468-2473:JTAG_TCK=0 | vector 901      cycle 2468-2473
             > timeplate_1_0    110L100; //V901 S6460 cycle 2474 | cycle2474:JTAG_TCK=0 | vector 902      cycle 2474
             > timeplate_1_0    110X100; //V902 S6465 cycle 2475 | cycle2475:JTAG_TCK=0 | vector 903      cycle 2475
             > timeplate_1_0    100X100; //V903 S6471 cycle 2476 | cycle2476:JTAG_TCK=0 | vector 904      cycle 2476
             > timeplate_1_0    100X100; //V904 S6477 cycle 2477 | Shift fmag_srd_top_hilink_7_ctrlsignal(InData=00000111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2477:JTAG_TCK=0 | vector 905      cycle 2477
             > timeplate_1_0    110X100; //V905 S6482 cycle 2478 | cycle2478:JTAG_TCK=0 | vector 906      cycle 2478
  Repeat 2   > timeplate_1_0    100X100; //V906 S6487 cycle 2479-2480 | cycle2479-2480:JTAG_TCK=0 | vector 907      cycle 2479-2480
  Repeat 25  > timeplate_1_0    100X100; //V907 S6516 cycle 2481-2505 | cycle2481:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 0 | cycle2482:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 1 | cycle2483:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 2 | cycle2484:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 3 | cycle2485:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 4 | cycle2486:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 5 | cycle2487:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 6 | cycle2488:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 7 | cycle2489:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 8 | cycle2490:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 9 | cycle2491:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 10 | cycle2492:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 11 | cycle2493:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 12 | cycle2494:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 13 | cycle2495:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 14 | cycle2496:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 15 | cycle2497:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 16 | cycle2498:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 17 | cycle2499:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 18 | cycle2500:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 19 | cycle2501:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 20 | cycle2502:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 21 | cycle2503:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 22 | cycle2504:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 23 | cycle2505:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 24 | vector 908
  Repeat 5   > timeplate_1_0    101X100; //V908 S6525 cycle 2506-2510 | cycle2506:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 25 | cycle2507:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 26 | cycle2508:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 27 | cycle2509:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 28 | cycle2510:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 29 | vector 909      cycle 2506-2510
  Repeat 4   > timeplate_1_0    100X100; //V909 S6533 cycle 2511-2514 | cycle2511:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 30 | cycle2512:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 31 | cycle2513:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 32 | cycle2514:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 33 | vector 910      cycle 2511-2514
             > timeplate_1_0    110X100; //V910 S6538 cycle 2515 | cycle2515:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 34 | vector 911      cycle 2515
             > timeplate_1_0    110X100; //V911 S6543 cycle 2516 | cycle2516:JTAG_TCK=0 | vector 912      cycle 2516
             > timeplate_1_0    100X100; //V912 S6549 cycle 2517 | cycle2517:JTAG_TCK=0 | vector 913      cycle 2517
             > timeplate_1_0    100X100; //V913 S6566 cycle 2518 | configuration order:16-->15-->14-->13-->12-->10-->11 | U_SRD8B_15 | cs:refclk0/1 10100 s-->n&e | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_3_busdir_ir | -shift_in   10'b10100_10100 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_3_busdir_ir,ShiftInValue=1010010100,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_3_busdir_ir=0000000011110011)! | cycle2518:JTAG_TCK=0 | vector 914      cycle 2518
  Repeat 2   > timeplate_1_0    110X100; //V914 S6571 cycle 2519-2520 | cycle2519-2520:JTAG_TCK=0 | vector 915      cycle 2519-2520
  Repeat 2   > timeplate_1_0    100X100; //V915 S6577 cycle 2521-2522 | cycle2521-2522:JTAG_TCK=0 | vector 916      cycle 2521-2522
             > timeplate_1_0    101H100; //V916 S6583 cycle 2523 | shift in instruction(fmag_srd_top_hilink_3_busdir_ir=0000000011110011)! | cycle2523:JTAG_TCK=0 | vector 917      cycle 2523
             > timeplate_1_0    101L100; //V917 S6588 cycle 2524 | cycle2524:JTAG_TCK=0 | vector 918      cycle 2524
  Repeat 2   > timeplate_1_0    100L100; //V918 S6593 cycle 2525-2526 | cycle2525-2526:JTAG_TCK=0 | vector 919      cycle 2525-2526
  Repeat 4   > timeplate_1_0    101L100; //V919 S6598 cycle 2527-2530 | cycle2527-2530:JTAG_TCK=0 | vector 920      cycle 2527-2530
  Repeat 7   > timeplate_1_0    100L100; //V920 S6603 cycle 2531-2537 | cycle2531-2537:JTAG_TCK=0 | vector 921      cycle 2531-2537
             > timeplate_1_0    110L100; //V921 S6608 cycle 2538 | cycle2538:JTAG_TCK=0 | vector 922      cycle 2538
             > timeplate_1_0    110X100; //V922 S6613 cycle 2539 | cycle2539:JTAG_TCK=0 | vector 923      cycle 2539
             > timeplate_1_0    100X100; //V923 S6619 cycle 2540 | cycle2540:JTAG_TCK=0 | vector 924      cycle 2540
             > timeplate_1_0    100X100; //V924 S6625 cycle 2541 | Shift fmag_srd_top_hilink_3_busdir(InData=1010010100, OutData=xxxxxxxxxx)! | cycle2541:JTAG_TCK=0 | vector 925      cycle 2541
             > timeplate_1_0    110X100; //V925 S6630 cycle 2542 | cycle2542:JTAG_TCK=0 | vector 926      cycle 2542
  Repeat 2   > timeplate_1_0    100X100; //V926 S6635 cycle 2543-2544 | cycle2543-2544:JTAG_TCK=0 | vector 927      cycle 2543-2544
  Repeat 2   > timeplate_1_0    100X100; //V927 S6641 cycle 2545-2546 | cycle2545:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_busdir; Bit Num: 0 | cycle2546:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_busdir; Bit Num: 1 | vector 928      cycle 2545-2546
             > timeplate_1_0    101X100; //V928 S6646 cycle 2547 | cycle2547:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_busdir; Bit Num: 2 | vector 929      cycle 2547
             > timeplate_1_0    100X100; //V929 S6651 cycle 2548 | cycle2548:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_busdir; Bit Num: 3 | vector 930      cycle 2548
             > timeplate_1_0    101X100; //V930 S6656 cycle 2549 | cycle2549:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_busdir; Bit Num: 4 | vector 931      cycle 2549
  Repeat 2   > timeplate_1_0    100X100; //V931 S6662 cycle 2550-2551 | cycle2550:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_busdir; Bit Num: 5 | cycle2551:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_busdir; Bit Num: 6 | vector 932      cycle 2550-2551
             > timeplate_1_0    101X100; //V932 S6667 cycle 2552 | cycle2552:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_busdir; Bit Num: 7 | vector 933      cycle 2552
             > timeplate_1_0    100X100; //V933 S6672 cycle 2553 | cycle2553:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_busdir; Bit Num: 8 | vector 934      cycle 2553
             > timeplate_1_0    111X100; //V934 S6677 cycle 2554 | cycle2554:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_busdir; Bit Num: 9 | vector 935      cycle 2554
             > timeplate_1_0    111X100; //V935 S6682 cycle 2555 | cycle2555:JTAG_TCK=0 | vector 936      cycle 2555
             > timeplate_1_0    101X100; //V936 S6688 cycle 2556 | cycle2556:JTAG_TCK=0 | vector 937      cycle 2556
             > timeplate_1_0    101X100; //V937 S6703 cycle 2557 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_3_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_3_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_3_ctrlsignal_ir=0000000011110100)! | cycle2557:JTAG_TCK=0 | vector 938      cycle 2557
  Repeat 2   > timeplate_1_0    111X100; //V938 S6708 cycle 2558-2559 | cycle2558-2559:JTAG_TCK=0 | vector 939      cycle 2558-2559
  Repeat 2   > timeplate_1_0    101X100; //V939 S6714 cycle 2560-2561 | cycle2560-2561:JTAG_TCK=0 | vector 940      cycle 2560-2561
             > timeplate_1_0    100H100; //V940 S6720 cycle 2562 | shift in instruction(fmag_srd_top_hilink_3_ctrlsignal_ir=0000000011110100)! | cycle2562:JTAG_TCK=0 | vector 941      cycle 2562
             > timeplate_1_0    100L100; //V941 S6725 cycle 2563 | cycle2563:JTAG_TCK=0 | vector 942      cycle 2563
             > timeplate_1_0    101L100; //V942 S6730 cycle 2564 | cycle2564:JTAG_TCK=0 | vector 943      cycle 2564
             > timeplate_1_0    100L100; //V943 S6735 cycle 2565 | cycle2565:JTAG_TCK=0 | vector 944      cycle 2565
  Repeat 4   > timeplate_1_0    101L100; //V944 S6740 cycle 2566-2569 | cycle2566-2569:JTAG_TCK=0 | vector 945      cycle 2566-2569
  Repeat 7   > timeplate_1_0    100L100; //V945 S6745 cycle 2570-2576 | cycle2570-2576:JTAG_TCK=0 | vector 946      cycle 2570-2576
             > timeplate_1_0    110L100; //V946 S6750 cycle 2577 | cycle2577:JTAG_TCK=0 | vector 947      cycle 2577
             > timeplate_1_0    110X100; //V947 S6755 cycle 2578 | cycle2578:JTAG_TCK=0 | vector 948      cycle 2578
             > timeplate_1_0    100X100; //V948 S6761 cycle 2579 | cycle2579:JTAG_TCK=0 | vector 949      cycle 2579
             > timeplate_1_0    100X100; //V949 S6767 cycle 2580 | Shift fmag_srd_top_hilink_3_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2580:JTAG_TCK=0 | vector 950      cycle 2580
             > timeplate_1_0    110X100; //V950 S6772 cycle 2581 | cycle2581:JTAG_TCK=0 | vector 951      cycle 2581
  Repeat 2   > timeplate_1_0    100X100; //V951 S6777 cycle 2582-2583 | cycle2582-2583:JTAG_TCK=0 | vector 952      cycle 2582-2583
  Repeat 34  > timeplate_1_0    100X100; //V952 S6815 cycle 2584-2617 | cycle2584:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 0 | cycle2585:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 1 | cycle2586:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 2 | cycle2587:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 3 | cycle2588:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 4 | cycle2589:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 5 | cycle2590:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 6 | cycle2591:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 7 | cycle2592:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 8 | cycle2593:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 9 | cycle2594:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 10 | cycle2595:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 11 | cycle2596:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 12 | cycle2597:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 13 | cycle2598:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 14 | cycle2599:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 15 | cycle2600:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 16 | cycle2601:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 17 | cycle2602:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 18 | cycle2603:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 19 | cycle2604:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 20 | cycle2605:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 21 | cycle2606:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 22 | cycle2607:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 23 | cycle2608:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 24 | cycle2609:
  Repeat 15  > timeplate_1_0    100X100; //V953 S6834 cycle 2618-2632 | cycle2618:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 34 | cycle2619:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 35 | cycle2620:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 36 | cycle2621:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 37 | cycle2622:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 38 | cycle2623:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 39 | cycle2624:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 40 | cycle2625:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 41 | cycle2626:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 42 | cycle2627:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 43 | cycle2628:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 44 | cycle2629:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 45 | cycle2630:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 46 | cycle2631:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 47 | cycle2632:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 48 | vector 954      cycle 2618-2632
  Repeat 9   > timeplate_1_0    101X100; //V954 S6847 cycle 2633-2641 | cycle2633:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 49 | cycle2634:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 50 | cycle2635:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 51 | cycle2636:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 52 | cycle2637:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 53 | cycle2638:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 54 | cycle2639:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 55 | cycle2640:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 56 | cycle2641:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 57 | vector 955      cycle 2633-2641
  Repeat 4   > timeplate_1_0    100X100; //V955 S6855 cycle 2642-2645 | cycle2642:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 58 | cycle2643:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 59 | cycle2644:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 60 | cycle2645:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 61 | vector 956      cycle 2642-2645
             > timeplate_1_0    110X100; //V956 S6860 cycle 2646 | cycle2646:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 62 | vector 957      cycle 2646
             > timeplate_1_0    110X100; //V957 S6865 cycle 2647 | cycle2647:JTAG_TCK=0 | vector 958      cycle 2647
             > timeplate_1_0    100X100; //V958 S6871 cycle 2648 | cycle2648:JTAG_TCK=0 | vector 959      cycle 2648
             > timeplate_1_0    100X100; //V959 S6889 cycle 2649 | U_SRD8B_14 | cs:refclk0/1 10100 s-->n&e | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_2_busdir_ir | -shift_in   10'b10100_10100 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_2_busdir_ir,ShiftInValue=1010010100,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_2_busdir_ir=0000000011110000)! | cycle2649:JTAG_TCK=0 | vector 960      cycle 2649
  Repeat 2   > timeplate_1_0    110X100; //V960 S6894 cycle 2650-2651 | cycle2650-2651:JTAG_TCK=0 | vector 961      cycle 2650-2651
  Repeat 2   > timeplate_1_0    100X100; //V961 S6900 cycle 2652-2653 | cycle2652-2653:JTAG_TCK=0 | vector 962      cycle 2652-2653
             > timeplate_1_0    100H100; //V962 S6906 cycle 2654 | shift in instruction(fmag_srd_top_hilink_2_busdir_ir=0000000011110000)! | cycle2654:JTAG_TCK=0 | vector 963      cycle 2654
  Repeat 3   > timeplate_1_0    100L100; //V963 S6911 cycle 2655-2657 | cycle2655-2657:JTAG_TCK=0 | vector 964      cycle 2655-2657
  Repeat 4   > timeplate_1_0    101L100; //V964 S6916 cycle 2658-2661 | cycle2658-2661:JTAG_TCK=0 | vector 965      cycle 2658-2661
  Repeat 7   > timeplate_1_0    100L100; //V965 S6921 cycle 2662-2668 | cycle2662-2668:JTAG_TCK=0 | vector 966      cycle 2662-2668
             > timeplate_1_0    110L100; //V966 S6926 cycle 2669 | cycle2669:JTAG_TCK=0 | vector 967      cycle 2669
             > timeplate_1_0    110X100; //V967 S6931 cycle 2670 | cycle2670:JTAG_TCK=0 | vector 968      cycle 2670
             > timeplate_1_0    100X100; //V968 S6937 cycle 2671 | cycle2671:JTAG_TCK=0 | vector 969      cycle 2671
             > timeplate_1_0    100X100; //V969 S6943 cycle 2672 | Shift fmag_srd_top_hilink_2_busdir(InData=1010010100, OutData=xxxxxxxxxx)! | cycle2672:JTAG_TCK=0 | vector 970      cycle 2672
             > timeplate_1_0    110X100; //V970 S6948 cycle 2673 | cycle2673:JTAG_TCK=0 | vector 971      cycle 2673
  Repeat 2   > timeplate_1_0    100X100; //V971 S6953 cycle 2674-2675 | cycle2674-2675:JTAG_TCK=0 | vector 972      cycle 2674-2675
  Repeat 2   > timeplate_1_0    100X100; //V972 S6959 cycle 2676-2677 | cycle2676:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_busdir; Bit Num: 0 | cycle2677:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_busdir; Bit Num: 1 | vector 973      cycle 2676-2677
             > timeplate_1_0    101X100; //V973 S6964 cycle 2678 | cycle2678:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_busdir; Bit Num: 2 | vector 974      cycle 2678
             > timeplate_1_0    100X100; //V974 S6969 cycle 2679 | cycle2679:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_busdir; Bit Num: 3 | vector 975      cycle 2679
             > timeplate_1_0    101X100; //V975 S6974 cycle 2680 | cycle2680:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_busdir; Bit Num: 4 | vector 976      cycle 2680
  Repeat 2   > timeplate_1_0    100X100; //V976 S6980 cycle 2681-2682 | cycle2681:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_busdir; Bit Num: 5 | cycle2682:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_busdir; Bit Num: 6 | vector 977      cycle 2681-2682
             > timeplate_1_0    101X100; //V977 S6985 cycle 2683 | cycle2683:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_busdir; Bit Num: 7 | vector 978      cycle 2683
             > timeplate_1_0    100X100; //V978 S6990 cycle 2684 | cycle2684:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_busdir; Bit Num: 8 | vector 979      cycle 2684
             > timeplate_1_0    111X100; //V979 S6995 cycle 2685 | cycle2685:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_busdir; Bit Num: 9 | vector 980      cycle 2685
             > timeplate_1_0    111X100; //V980 S7000 cycle 2686 | cycle2686:JTAG_TCK=0 | vector 981      cycle 2686
             > timeplate_1_0    101X100; //V981 S7006 cycle 2687 | cycle2687:JTAG_TCK=0 | vector 982      cycle 2687
             > timeplate_1_0    101X100; //V982 S7021 cycle 2688 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_2_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_2_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_2_ctrlsignal_ir=0000000011110001)! | cycle2688:JTAG_TCK=0 | vector 983      cycle 2688
  Repeat 2   > timeplate_1_0    111X100; //V983 S7026 cycle 2689-2690 | cycle2689-2690:JTAG_TCK=0 | vector 984      cycle 2689-2690
  Repeat 2   > timeplate_1_0    101X100; //V984 S7032 cycle 2691-2692 | cycle2691-2692:JTAG_TCK=0 | vector 985      cycle 2691-2692
             > timeplate_1_0    101H100; //V985 S7038 cycle 2693 | shift in instruction(fmag_srd_top_hilink_2_ctrlsignal_ir=0000000011110001)! | cycle2693:JTAG_TCK=0 | vector 986      cycle 2693
  Repeat 3   > timeplate_1_0    100L100; //V986 S7043 cycle 2694-2696 | cycle2694-2696:JTAG_TCK=0 | vector 987      cycle 2694-2696
  Repeat 4   > timeplate_1_0    101L100; //V987 S7048 cycle 2697-2700 | cycle2697-2700:JTAG_TCK=0 | vector 988      cycle 2697-2700
  Repeat 7   > timeplate_1_0    100L100; //V988 S7053 cycle 2701-2707 | cycle2701-2707:JTAG_TCK=0 | vector 989      cycle 2701-2707
             > timeplate_1_0    110L100; //V989 S7058 cycle 2708 | cycle2708:JTAG_TCK=0 | vector 990      cycle 2708
             > timeplate_1_0    110X100; //V990 S7063 cycle 2709 | cycle2709:JTAG_TCK=0 | vector 991      cycle 2709
             > timeplate_1_0    100X100; //V991 S7069 cycle 2710 | cycle2710:JTAG_TCK=0 | vector 992      cycle 2710
             > timeplate_1_0    100X100; //V992 S7075 cycle 2711 | Shift fmag_srd_top_hilink_2_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2711:JTAG_TCK=0 | vector 993      cycle 2711
             > timeplate_1_0    110X100; //V993 S7080 cycle 2712 | cycle2712:JTAG_TCK=0 | vector 994      cycle 2712
  Repeat 2   > timeplate_1_0    100X100; //V994 S7085 cycle 2713-2714 | cycle2713-2714:JTAG_TCK=0 | vector 995      cycle 2713-2714
  Repeat 34  > timeplate_1_0    100X100; //V995 S7123 cycle 2715-2748 | cycle2715:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 0 | cycle2716:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 1 | cycle2717:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 2 | cycle2718:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 3 | cycle2719:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 4 | cycle2720:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 5 | cycle2721:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 6 | cycle2722:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 7 | cycle2723:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 8 | cycle2724:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 9 | cycle2725:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 10 | cycle2726:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 11 | cycle2727:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 12 | cycle2728:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 13 | cycle2729:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 14 | cycle2730:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 15 | cycle2731:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 16 | cycle2732:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 17 | cycle2733:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 18 | cycle2734:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 19 | cycle2735:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 20 | cycle2736:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 21 | cycle2737:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 22 | cycle2738:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 23 | cycle2739:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 24 | cycle2740:
  Repeat 15  > timeplate_1_0    100X100; //V996 S7142 cycle 2749-2763 | cycle2749:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 34 | cycle2750:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 35 | cycle2751:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 36 | cycle2752:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 37 | cycle2753:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 38 | cycle2754:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 39 | cycle2755:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 40 | cycle2756:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 41 | cycle2757:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 42 | cycle2758:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 43 | cycle2759:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 44 | cycle2760:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 45 | cycle2761:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 46 | cycle2762:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 47 | cycle2763:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 48 | vector 997      cycle 2749-2763
  Repeat 9   > timeplate_1_0    101X100; //V997 S7155 cycle 2764-2772 | cycle2764:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 49 | cycle2765:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 50 | cycle2766:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 51 | cycle2767:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 52 | cycle2768:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 53 | cycle2769:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 54 | cycle2770:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 55 | cycle2771:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 56 | cycle2772:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 57 | vector 998      cycle 2764-2772
  Repeat 4   > timeplate_1_0    100X100; //V998 S7163 cycle 2773-2776 | cycle2773:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 58 | cycle2774:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 59 | cycle2775:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 60 | cycle2776:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 61 | vector 999      cycle 2773-2776
             > timeplate_1_0    110X100; //V999 S7168 cycle 2777 | cycle2777:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 62 | vector 1000      cycle 2777
             > timeplate_1_0    110X100; //V1000 S7173 cycle 2778 | cycle2778:JTAG_TCK=0 | vector 1001      cycle 2778
             > timeplate_1_0    100X100; //V1001 S7179 cycle 2779 | cycle2779:JTAG_TCK=0 | vector 1002      cycle 2779
             > timeplate_1_0    100X100; //V1002 S7197 cycle 2780 | U_SRD8B_13 | cs:refclk0/1 10100 s-->n&e | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_1_busdir_ir | -shift_in   10'b10100_10100 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_1_busdir_ir,ShiftInValue=1010010100,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_1_busdir_ir=0000000011101101)! | cycle2780:JTAG_TCK=0 | vector 1003      cycle 2780
  Repeat 2   > timeplate_1_0    110X100; //V1003 S7202 cycle 2781-2782 | cycle2781-2782:JTAG_TCK=0 | vector 1004      cycle 2781-2782
  Repeat 2   > timeplate_1_0    100X100; //V1004 S7208 cycle 2783-2784 | cycle2783-2784:JTAG_TCK=0 | vector 1005      cycle 2783-2784
             > timeplate_1_0    101H100; //V1005 S7214 cycle 2785 | shift in instruction(fmag_srd_top_hilink_1_busdir_ir=0000000011101101)! | cycle2785:JTAG_TCK=0 | vector 1006      cycle 2785
             > timeplate_1_0    100L100; //V1006 S7219 cycle 2786 | cycle2786:JTAG_TCK=0 | vector 1007      cycle 2786
  Repeat 2   > timeplate_1_0    101L100; //V1007 S7224 cycle 2787-2788 | cycle2787-2788:JTAG_TCK=0 | vector 1008      cycle 2787-2788
             > timeplate_1_0    100L100; //V1008 S7229 cycle 2789 | cycle2789:JTAG_TCK=0 | vector 1009      cycle 2789
  Repeat 3   > timeplate_1_0    101L100; //V1009 S7234 cycle 2790-2792 | cycle2790-2792:JTAG_TCK=0 | vector 1010      cycle 2790-2792
  Repeat 7   > timeplate_1_0    100L100; //V1010 S7239 cycle 2793-2799 | cycle2793-2799:JTAG_TCK=0 | vector 1011      cycle 2793-2799
             > timeplate_1_0    110L100; //V1011 S7244 cycle 2800 | cycle2800:JTAG_TCK=0 | vector 1012      cycle 2800
             > timeplate_1_0    110X100; //V1012 S7249 cycle 2801 | cycle2801:JTAG_TCK=0 | vector 1013      cycle 2801
             > timeplate_1_0    100X100; //V1013 S7255 cycle 2802 | cycle2802:JTAG_TCK=0 | vector 1014      cycle 2802
             > timeplate_1_0    100X100; //V1014 S7261 cycle 2803 | Shift fmag_srd_top_hilink_1_busdir(InData=1010010100, OutData=xxxxxxxxxx)! | cycle2803:JTAG_TCK=0 | vector 1015      cycle 2803
             > timeplate_1_0    110X100; //V1015 S7266 cycle 2804 | cycle2804:JTAG_TCK=0 | vector 1016      cycle 2804
  Repeat 2   > timeplate_1_0    100X100; //V1016 S7271 cycle 2805-2806 | cycle2805-2806:JTAG_TCK=0 | vector 1017      cycle 2805-2806
  Repeat 2   > timeplate_1_0    100X100; //V1017 S7277 cycle 2807-2808 | cycle2807:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_busdir; Bit Num: 0 | cycle2808:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_busdir; Bit Num: 1 | vector 1018      cycle 2807-2808
             > timeplate_1_0    101X100; //V1018 S7282 cycle 2809 | cycle2809:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_busdir; Bit Num: 2 | vector 1019      cycle 2809
             > timeplate_1_0    100X100; //V1019 S7287 cycle 2810 | cycle2810:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_busdir; Bit Num: 3 | vector 1020      cycle 2810
             > timeplate_1_0    101X100; //V1020 S7292 cycle 2811 | cycle2811:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_busdir; Bit Num: 4 | vector 1021      cycle 2811
  Repeat 2   > timeplate_1_0    100X100; //V1021 S7298 cycle 2812-2813 | cycle2812:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_busdir; Bit Num: 5 | cycle2813:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_busdir; Bit Num: 6 | vector 1022      cycle 2812-2813
             > timeplate_1_0    101X100; //V1022 S7303 cycle 2814 | cycle2814:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_busdir; Bit Num: 7 | vector 1023      cycle 2814
             > timeplate_1_0    100X100; //V1023 S7308 cycle 2815 | cycle2815:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_busdir; Bit Num: 8 | vector 1024      cycle 2815
             > timeplate_1_0    111X100; //V1024 S7313 cycle 2816 | cycle2816:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_busdir; Bit Num: 9 | vector 1025      cycle 2816
             > timeplate_1_0    111X100; //V1025 S7318 cycle 2817 | cycle2817:JTAG_TCK=0 | vector 1026      cycle 2817
             > timeplate_1_0    101X100; //V1026 S7324 cycle 2818 | cycle2818:JTAG_TCK=0 | vector 1027      cycle 2818
             > timeplate_1_0    101X100; //V1027 S7339 cycle 2819 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_1_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_1_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_1_ctrlsignal_ir=0000000011101110)! | cycle2819:JTAG_TCK=0 | vector 1028      cycle 2819
  Repeat 2   > timeplate_1_0    111X100; //V1028 S7344 cycle 2820-2821 | cycle2820-2821:JTAG_TCK=0 | vector 1029      cycle 2820-2821
  Repeat 2   > timeplate_1_0    101X100; //V1029 S7350 cycle 2822-2823 | cycle2822-2823:JTAG_TCK=0 | vector 1030      cycle 2822-2823
             > timeplate_1_0    100H100; //V1030 S7356 cycle 2824 | shift in instruction(fmag_srd_top_hilink_1_ctrlsignal_ir=0000000011101110)! | cycle2824:JTAG_TCK=0 | vector 1031      cycle 2824
  Repeat 3   > timeplate_1_0    101L100; //V1031 S7361 cycle 2825-2827 | cycle2825-2827:JTAG_TCK=0 | vector 1032      cycle 2825-2827
             > timeplate_1_0    100L100; //V1032 S7366 cycle 2828 | cycle2828:JTAG_TCK=0 | vector 1033      cycle 2828
  Repeat 3   > timeplate_1_0    101L100; //V1033 S7371 cycle 2829-2831 | cycle2829-2831:JTAG_TCK=0 | vector 1034      cycle 2829-2831
  Repeat 7   > timeplate_1_0    100L100; //V1034 S7376 cycle 2832-2838 | cycle2832-2838:JTAG_TCK=0 | vector 1035      cycle 2832-2838
             > timeplate_1_0    110L100; //V1035 S7381 cycle 2839 | cycle2839:JTAG_TCK=0 | vector 1036      cycle 2839
             > timeplate_1_0    110X100; //V1036 S7386 cycle 2840 | cycle2840:JTAG_TCK=0 | vector 1037      cycle 2840
             > timeplate_1_0    100X100; //V1037 S7392 cycle 2841 | cycle2841:JTAG_TCK=0 | vector 1038      cycle 2841
             > timeplate_1_0    100X100; //V1038 S7398 cycle 2842 | Shift fmag_srd_top_hilink_1_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2842:JTAG_TCK=0 | vector 1039      cycle 2842
             > timeplate_1_0    110X100; //V1039 S7403 cycle 2843 | cycle2843:JTAG_TCK=0 | vector 1040      cycle 2843
  Repeat 2   > timeplate_1_0    100X100; //V1040 S7408 cycle 2844-2845 | cycle2844-2845:JTAG_TCK=0 | vector 1041      cycle 2844-2845
  Repeat 34  > timeplate_1_0    100X100; //V1041 S7446 cycle 2846-2879 | cycle2846:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 0 | cycle2847:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 1 | cycle2848:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 2 | cycle2849:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 3 | cycle2850:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 4 | cycle2851:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 5 | cycle2852:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 6 | cycle2853:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 7 | cycle2854:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 8 | cycle2855:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 9 | cycle2856:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 10 | cycle2857:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 11 | cycle2858:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 12 | cycle2859:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 13 | cycle2860:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 14 | cycle2861:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 15 | cycle2862:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 16 | cycle2863:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 17 | cycle2864:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 18 | cycle2865:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 19 | cycle2866:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 20 | cycle2867:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 21 | cycle2868:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 22 | cycle2869:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 23 | cycle2870:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 24 | cycle2871:
  Repeat 15  > timeplate_1_0    100X100; //V1042 S7465 cycle 2880-2894 | cycle2880:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 34 | cycle2881:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 35 | cycle2882:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 36 | cycle2883:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 37 | cycle2884:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 38 | cycle2885:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 39 | cycle2886:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 40 | cycle2887:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 41 | cycle2888:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 42 | cycle2889:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 43 | cycle2890:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 44 | cycle2891:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 45 | cycle2892:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 46 | cycle2893:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 47 | cycle2894:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 48 | vector 1043      cycle 2880-2894
  Repeat 9   > timeplate_1_0    101X100; //V1043 S7478 cycle 2895-2903 | cycle2895:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 49 | cycle2896:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 50 | cycle2897:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 51 | cycle2898:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 52 | cycle2899:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 53 | cycle2900:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 54 | cycle2901:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 55 | cycle2902:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 56 | cycle2903:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 57 | vector 1044      cycle 2895-2903
  Repeat 4   > timeplate_1_0    100X100; //V1044 S7486 cycle 2904-2907 | cycle2904:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 58 | cycle2905:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 59 | cycle2906:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 60 | cycle2907:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 61 | vector 1045      cycle 2904-2907
             > timeplate_1_0    110X100; //V1045 S7491 cycle 2908 | cycle2908:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 62 | vector 1046      cycle 2908
             > timeplate_1_0    110X100; //V1046 S7496 cycle 2909 | cycle2909:JTAG_TCK=0 | vector 1047      cycle 2909
             > timeplate_1_0    100X100; //V1047 S7502 cycle 2910 | cycle2910:JTAG_TCK=0 | vector 1048      cycle 2910
             > timeplate_1_0    100X100; //V1048 S7520 cycle 2911 | U_SRD8B_12 | cs:refclk0/1 10100 s-->n&e | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_0_busdir_ir | -shift_in   10'b10100_10100 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_0_busdir_ir,ShiftInValue=1010010100,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_0_busdir_ir=0000000011101010)! | cycle2911:JTAG_TCK=0 | vector 1049      cycle 2911
  Repeat 2   > timeplate_1_0    110X100; //V1049 S7525 cycle 2912-2913 | cycle2912-2913:JTAG_TCK=0 | vector 1050      cycle 2912-2913
  Repeat 2   > timeplate_1_0    100X100; //V1050 S7531 cycle 2914-2915 | cycle2914-2915:JTAG_TCK=0 | vector 1051      cycle 2914-2915
             > timeplate_1_0    100H100; //V1051 S7537 cycle 2916 | shift in instruction(fmag_srd_top_hilink_0_busdir_ir=0000000011101010)! | cycle2916:JTAG_TCK=0 | vector 1052      cycle 2916
             > timeplate_1_0    101L100; //V1052 S7542 cycle 2917 | cycle2917:JTAG_TCK=0 | vector 1053      cycle 2917
             > timeplate_1_0    100L100; //V1053 S7547 cycle 2918 | cycle2918:JTAG_TCK=0 | vector 1054      cycle 2918
             > timeplate_1_0    101L100; //V1054 S7552 cycle 2919 | cycle2919:JTAG_TCK=0 | vector 1055      cycle 2919
             > timeplate_1_0    100L100; //V1055 S7557 cycle 2920 | cycle2920:JTAG_TCK=0 | vector 1056      cycle 2920
  Repeat 3   > timeplate_1_0    101L100; //V1056 S7562 cycle 2921-2923 | cycle2921-2923:JTAG_TCK=0 | vector 1057      cycle 2921-2923
  Repeat 7   > timeplate_1_0    100L100; //V1057 S7567 cycle 2924-2930 | cycle2924-2930:JTAG_TCK=0 | vector 1058      cycle 2924-2930
             > timeplate_1_0    110L100; //V1058 S7572 cycle 2931 | cycle2931:JTAG_TCK=0 | vector 1059      cycle 2931
             > timeplate_1_0    110X100; //V1059 S7577 cycle 2932 | cycle2932:JTAG_TCK=0 | vector 1060      cycle 2932
             > timeplate_1_0    100X100; //V1060 S7583 cycle 2933 | cycle2933:JTAG_TCK=0 | vector 1061      cycle 2933
             > timeplate_1_0    100X100; //V1061 S7589 cycle 2934 | Shift fmag_srd_top_hilink_0_busdir(InData=1010010100, OutData=xxxxxxxxxx)! | cycle2934:JTAG_TCK=0 | vector 1062      cycle 2934
             > timeplate_1_0    110X100; //V1062 S7594 cycle 2935 | cycle2935:JTAG_TCK=0 | vector 1063      cycle 2935
  Repeat 2   > timeplate_1_0    100X100; //V1063 S7599 cycle 2936-2937 | cycle2936-2937:JTAG_TCK=0 | vector 1064      cycle 2936-2937
  Repeat 2   > timeplate_1_0    100X100; //V1064 S7605 cycle 2938-2939 | cycle2938:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_busdir; Bit Num: 0 | cycle2939:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_busdir; Bit Num: 1 | vector 1065      cycle 2938-2939
             > timeplate_1_0    101X100; //V1065 S7610 cycle 2940 | cycle2940:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_busdir; Bit Num: 2 | vector 1066      cycle 2940
             > timeplate_1_0    100X100; //V1066 S7615 cycle 2941 | cycle2941:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_busdir; Bit Num: 3 | vector 1067      cycle 2941
             > timeplate_1_0    101X100; //V1067 S7620 cycle 2942 | cycle2942:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_busdir; Bit Num: 4 | vector 1068      cycle 2942
  Repeat 2   > timeplate_1_0    100X100; //V1068 S7626 cycle 2943-2944 | cycle2943:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_busdir; Bit Num: 5 | cycle2944:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_busdir; Bit Num: 6 | vector 1069      cycle 2943-2944
             > timeplate_1_0    101X100; //V1069 S7631 cycle 2945 | cycle2945:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_busdir; Bit Num: 7 | vector 1070      cycle 2945
             > timeplate_1_0    100X100; //V1070 S7636 cycle 2946 | cycle2946:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_busdir; Bit Num: 8 | vector 1071      cycle 2946
             > timeplate_1_0    111X100; //V1071 S7641 cycle 2947 | cycle2947:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_busdir; Bit Num: 9 | vector 1072      cycle 2947
             > timeplate_1_0    111X100; //V1072 S7646 cycle 2948 | cycle2948:JTAG_TCK=0 | vector 1073      cycle 2948
             > timeplate_1_0    101X100; //V1073 S7652 cycle 2949 | cycle2949:JTAG_TCK=0 | vector 1074      cycle 2949
             > timeplate_1_0    101X100; //V1074 S7667 cycle 2950 | macropwrdb=0 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_0_ctrlsignal_ir | -shift_in   63'b0_0_0_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_0_ctrlsignal_ir,ShiftInValue=000001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_0_ctrlsignal_ir=0000000011101011)! | cycle2950:JTAG_TCK=0 | vector 1075      cycle 2950
  Repeat 2   > timeplate_1_0    111X100; //V1075 S7672 cycle 2951-2952 | cycle2951-2952:JTAG_TCK=0 | vector 1076      cycle 2951-2952
  Repeat 2   > timeplate_1_0    101X100; //V1076 S7678 cycle 2953-2954 | cycle2953-2954:JTAG_TCK=0 | vector 1077      cycle 2953-2954
             > timeplate_1_0    101H100; //V1077 S7684 cycle 2955 | shift in instruction(fmag_srd_top_hilink_0_ctrlsignal_ir=0000000011101011)! | cycle2955:JTAG_TCK=0 | vector 1078      cycle 2955
             > timeplate_1_0    101L100; //V1078 S7689 cycle 2956 | cycle2956:JTAG_TCK=0 | vector 1079      cycle 2956
             > timeplate_1_0    100L100; //V1079 S7694 cycle 2957 | cycle2957:JTAG_TCK=0 | vector 1080      cycle 2957
             > timeplate_1_0    101L100; //V1080 S7699 cycle 2958 | cycle2958:JTAG_TCK=0 | vector 1081      cycle 2958
             > timeplate_1_0    100L100; //V1081 S7704 cycle 2959 | cycle2959:JTAG_TCK=0 | vector 1082      cycle 2959
  Repeat 3   > timeplate_1_0    101L100; //V1082 S7709 cycle 2960-2962 | cycle2960-2962:JTAG_TCK=0 | vector 1083      cycle 2960-2962
  Repeat 7   > timeplate_1_0    100L100; //V1083 S7714 cycle 2963-2969 | cycle2963-2969:JTAG_TCK=0 | vector 1084      cycle 2963-2969
             > timeplate_1_0    110L100; //V1084 S7719 cycle 2970 | cycle2970:JTAG_TCK=0 | vector 1085      cycle 2970
             > timeplate_1_0    110X100; //V1085 S7724 cycle 2971 | cycle2971:JTAG_TCK=0 | vector 1086      cycle 2971
             > timeplate_1_0    100X100; //V1086 S7730 cycle 2972 | cycle2972:JTAG_TCK=0 | vector 1087      cycle 2972
             > timeplate_1_0    100X100; //V1087 S7736 cycle 2973 | Shift fmag_srd_top_hilink_0_ctrlsignal(InData=000001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle2973:JTAG_TCK=0 | vector 1088      cycle 2973
             > timeplate_1_0    110X100; //V1088 S7741 cycle 2974 | cycle2974:JTAG_TCK=0 | vector 1089      cycle 2974
  Repeat 2   > timeplate_1_0    100X100; //V1089 S7746 cycle 2975-2976 | cycle2975-2976:JTAG_TCK=0 | vector 1090      cycle 2975-2976
  Repeat 34  > timeplate_1_0    100X100; //V1090 S7784 cycle 2977-3010 | cycle2977:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 0 | cycle2978:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 1 | cycle2979:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 2 | cycle2980:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 3 | cycle2981:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 4 | cycle2982:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 5 | cycle2983:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 6 | cycle2984:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 7 | cycle2985:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 8 | cycle2986:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 9 | cycle2987:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 10 | cycle2988:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 11 | cycle2989:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 12 | cycle2990:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 13 | cycle2991:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 14 | cycle2992:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 15 | cycle2993:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 16 | cycle2994:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 17 | cycle2995:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 18 | cycle2996:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 19 | cycle2997:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 20 | cycle2998:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 21 | cycle2999:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 22 | cycle3000:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 23 | cycle3001:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 24 | cycle3002:
  Repeat 15  > timeplate_1_0    100X100; //V1091 S7803 cycle 3011-3025 | cycle3011:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 34 | cycle3012:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 35 | cycle3013:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 36 | cycle3014:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 37 | cycle3015:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 38 | cycle3016:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 39 | cycle3017:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 40 | cycle3018:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 41 | cycle3019:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 42 | cycle3020:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 43 | cycle3021:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 44 | cycle3022:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 45 | cycle3023:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 46 | cycle3024:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 47 | cycle3025:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 48 | vector 1092      cycle 3011-3025
  Repeat 9   > timeplate_1_0    101X100; //V1092 S7816 cycle 3026-3034 | cycle3026:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 49 | cycle3027:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 50 | cycle3028:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 51 | cycle3029:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 52 | cycle3030:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 53 | cycle3031:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 54 | cycle3032:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 55 | cycle3033:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 56 | cycle3034:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 57 | vector 1093      cycle 3026-3034
  Repeat 4   > timeplate_1_0    100X100; //V1093 S7824 cycle 3035-3038 | cycle3035:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 58 | cycle3036:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 59 | cycle3037:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 60 | cycle3038:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 61 | vector 1094      cycle 3035-3038
             > timeplate_1_0    110X100; //V1094 S7829 cycle 3039 | cycle3039:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 62 | vector 1095      cycle 3039
             > timeplate_1_0    110X100; //V1095 S7834 cycle 3040 | cycle3040:JTAG_TCK=0 | vector 1096      cycle 3040
             > timeplate_1_0    100X100; //V1096 S7840 cycle 3041 | cycle3041:JTAG_TCK=0 | vector 1097      cycle 3041
             > timeplate_1_0    100X100; //V1097 S7860 cycle 3042 | cp_top | U_SRD1A_10 | cs:refclk0 00000 refclk1 11100 w-->s&e only use refclk1,so lifeclk2dig_sel | must setup 1 | set testbench parameters -instruction shift -instr cp_top_hilink_0_busdir_ir | -shift_in   10'b00000_11100 | -shift_out  10'bxxxxxxxxxx | -cycle 0; | Shift(InstrName=cp_top_hilink_0_busdir_ir,ShiftInValue=0000011100,ShiftOutValue=xxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_hilink_0_busdir_ir=0000000011000111)! | cycle3042:JTAG_TCK=0 | vector 1098      cycle 3042
  Repeat 2   > timeplate_1_0    110X100; //V1098 S7865 cycle 3043-3044 | cycle3043-3044:JTAG_TCK=0 | vector 1099      cycle 3043-3044
  Repeat 2   > timeplate_1_0    100X100; //V1099 S7871 cycle 3045-3046 | cycle3045-3046:JTAG_TCK=0 | vector 1100      cycle 3045-3046
             > timeplate_1_0    101H100; //V1100 S7877 cycle 3047 | shift in instruction(cp_top_hilink_0_busdir_ir=0000000011000111)! | cycle3047:JTAG_TCK=0 | vector 1101      cycle 3047
  Repeat 2   > timeplate_1_0    101L100; //V1101 S7882 cycle 3048-3049 | cycle3048-3049:JTAG_TCK=0 | vector 1102      cycle 3048-3049
  Repeat 3   > timeplate_1_0    100L100; //V1102 S7887 cycle 3050-3052 | cycle3050-3052:JTAG_TCK=0 | vector 1103      cycle 3050-3052
  Repeat 2   > timeplate_1_0    101L100; //V1103 S7892 cycle 3053-3054 | cycle3053-3054:JTAG_TCK=0 | vector 1104      cycle 3053-3054
  Repeat 7   > timeplate_1_0    100L100; //V1104 S7897 cycle 3055-3061 | cycle3055-3061:JTAG_TCK=0 | vector 1105      cycle 3055-3061
             > timeplate_1_0    110L100; //V1105 S7902 cycle 3062 | cycle3062:JTAG_TCK=0 | vector 1106      cycle 3062
             > timeplate_1_0    110X100; //V1106 S7907 cycle 3063 | cycle3063:JTAG_TCK=0 | vector 1107      cycle 3063
             > timeplate_1_0    100X100; //V1107 S7913 cycle 3064 | cycle3064:JTAG_TCK=0 | vector 1108      cycle 3064
             > timeplate_1_0    100X100; //V1108 S7919 cycle 3065 | Shift cp_top_hilink_0_busdir(InData=0000011100, OutData=xxxxxxxxxx)! | cycle3065:JTAG_TCK=0 | vector 1109      cycle 3065
             > timeplate_1_0    110X100; //V1109 S7924 cycle 3066 | cycle3066:JTAG_TCK=0 | vector 1110      cycle 3066
  Repeat 2   > timeplate_1_0    100X100; //V1110 S7929 cycle 3067-3068 | cycle3067-3068:JTAG_TCK=0 | vector 1111      cycle 3067-3068
  Repeat 2   > timeplate_1_0    100X100; //V1111 S7935 cycle 3069-3070 | cycle3069:JTAG_TCK=0; Reg Name: cp_top_hilink_0_busdir; Bit Num: 0 | cycle3070:JTAG_TCK=0; Reg Name: cp_top_hilink_0_busdir; Bit Num: 1 | vector 1112      cycle 3069-3070
  Repeat 3   > timeplate_1_0    101X100; //V1112 S7942 cycle 3071-3073 | cycle3071:JTAG_TCK=0; Reg Name: cp_top_hilink_0_busdir; Bit Num: 2 | cycle3072:JTAG_TCK=0; Reg Name: cp_top_hilink_0_busdir; Bit Num: 3 | cycle3073:JTAG_TCK=0; Reg Name: cp_top_hilink_0_busdir; Bit Num: 4 | vector 1113      cycle 3071-3073
  Repeat 4   > timeplate_1_0    100X100; //V1113 S7950 cycle 3074-3077 | cycle3074:JTAG_TCK=0; Reg Name: cp_top_hilink_0_busdir; Bit Num: 5 | cycle3075:JTAG_TCK=0; Reg Name: cp_top_hilink_0_busdir; Bit Num: 6 | cycle3076:JTAG_TCK=0; Reg Name: cp_top_hilink_0_busdir; Bit Num: 7 | cycle3077:JTAG_TCK=0; Reg Name: cp_top_hilink_0_busdir; Bit Num: 8 | vector 1114      cycle 3074-3077
             > timeplate_1_0    110X100; //V1114 S7955 cycle 3078 | cycle3078:JTAG_TCK=0; Reg Name: cp_top_hilink_0_busdir; Bit Num: 9 | vector 1115      cycle 3078
             > timeplate_1_0    110X100; //V1115 S7960 cycle 3079 | cycle3079:JTAG_TCK=0 | vector 1116      cycle 3079
             > timeplate_1_0    100X100; //V1116 S7966 cycle 3080 | cycle3080:JTAG_TCK=0 | vector 1117      cycle 3080
             > timeplate_1_0    100X100; //V1117 S7982 cycle 3081 | macropwrdb=0 grstb=0 | bit49:macropwrdb bit48:grstb  bit45:lifeclk2dig_sel bit44:lrstb | set testbench parameters -instruction shift -instr cp_top_hilink_0_ctrlsignal_ir | -shift_in   52'b0000001100000000000000000000000000000000000000000000 | -shift_out  52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=cp_top_hilink_0_ctrlsignal_ir,ShiftInValue=0000001100000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_hilink_0_ctrlsignal_ir=0000000011001000)! | cycle3081:JTAG_TCK=0 | vector 1118      cycle 3081
  Repeat 2   > timeplate_1_0    110X100; //V1118 S7987 cycle 3082-3083 | cycle3082-3083:JTAG_TCK=0 | vector 1119      cycle 3082-3083
  Repeat 2   > timeplate_1_0    100X100; //V1119 S7993 cycle 3084-3085 | cycle3084-3085:JTAG_TCK=0 | vector 1120      cycle 3084-3085
             > timeplate_1_0    100H100; //V1120 S7999 cycle 3086 | shift in instruction(cp_top_hilink_0_ctrlsignal_ir=0000000011001000)! | cycle3086:JTAG_TCK=0 | vector 1121      cycle 3086
  Repeat 2   > timeplate_1_0    100L100; //V1121 S8004 cycle 3087-3088 | cycle3087-3088:JTAG_TCK=0 | vector 1122      cycle 3087-3088
             > timeplate_1_0    101L100; //V1122 S8009 cycle 3089 | cycle3089:JTAG_TCK=0 | vector 1123      cycle 3089
  Repeat 2   > timeplate_1_0    100L100; //V1123 S8014 cycle 3090-3091 | cycle3090-3091:JTAG_TCK=0 | vector 1124      cycle 3090-3091
  Repeat 2   > timeplate_1_0    101L100; //V1124 S8019 cycle 3092-3093 | cycle3092-3093:JTAG_TCK=0 | vector 1125      cycle 3092-3093
  Repeat 7   > timeplate_1_0    100L100; //V1125 S8024 cycle 3094-3100 | cycle3094-3100:JTAG_TCK=0 | vector 1126      cycle 3094-3100
             > timeplate_1_0    110L100; //V1126 S8029 cycle 3101 | cycle3101:JTAG_TCK=0 | vector 1127      cycle 3101
             > timeplate_1_0    110X100; //V1127 S8034 cycle 3102 | cycle3102:JTAG_TCK=0 | vector 1128      cycle 3102
             > timeplate_1_0    100X100; //V1128 S8040 cycle 3103 | cycle3103:JTAG_TCK=0 | vector 1129      cycle 3103
             > timeplate_1_0    100X100; //V1129 S8046 cycle 3104 | Shift cp_top_hilink_0_ctrlsignal(InData=0000001100000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle3104:JTAG_TCK=0 | vector 1130      cycle 3104
             > timeplate_1_0    110X100; //V1130 S8051 cycle 3105 | cycle3105:JTAG_TCK=0 | vector 1131      cycle 3105
  Repeat 2   > timeplate_1_0    100X100; //V1131 S8056 cycle 3106-3107 | cycle3106-3107:JTAG_TCK=0 | vector 1132      cycle 3106-3107
  Repeat 36  > timeplate_1_0    100X100; //V1132 S8096 cycle 3108-3143 | cycle3108:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 0 | cycle3109:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 1 | cycle3110:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 2 | cycle3111:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 3 | cycle3112:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 4 | cycle3113:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 5 | cycle3114:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 6 | cycle3115:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 7 | cycle3116:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 8 | cycle3117:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 9 | cycle3118:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 10 | cycle3119:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 11 | cycle3120:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 12 | cycle3121:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 13 | cycle3122:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 14 | cycle3123:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 15 | cycle3124:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 16 | cycle3125:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 17 | cycle3126:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 18 | cycle3127:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 19 | cycle3128:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 20 | cycle3129:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 21 | cycle3130:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 22 | cycle3131:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 23 | cycle3132:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 24 | cycle3133:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 25 | cycle3134:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 26 | cycle3135:JT
  Repeat 8   > timeplate_1_0    100X100; //V1133 S8108 cycle 3144-3151 | cycle3144:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 36 | cycle3145:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 37 | cycle3146:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 38 | cycle3147:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 39 | cycle3148:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 40 | cycle3149:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 41 | cycle3150:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 42 | cycle3151:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 43 | vector 1134      cycle 3144-3151
  Repeat 2   > timeplate_1_0    101X100; //V1134 S8114 cycle 3152-3153 | cycle3152:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 44 | cycle3153:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 45 | vector 1135      cycle 3152-3153
  Repeat 5   > timeplate_1_0    100X100; //V1135 S8123 cycle 3154-3158 | cycle3154:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 46 | cycle3155:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 47 | cycle3156:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 48 | cycle3157:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 49 | cycle3158:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 50 | vector 1136      cycle 3154-3158
             > timeplate_1_0    110X100; //V1136 S8128 cycle 3159 | cycle3159:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 51 | vector 1137      cycle 3159
             > timeplate_1_0    110X100; //V1137 S8133 cycle 3160 | cycle3160:JTAG_TCK=0 | vector 1138      cycle 3160
             > timeplate_1_0    100X100; //V1138 S8139 cycle 3161 | cycle3161:JTAG_TCK=0 | vector 1139      cycle 3161
             > timeplate_1_0    100X100; //V1139 S8160 cycle 3162 | refclk connection begin: SYS_REF_CLK_P/N --> U_SRD2A_11 | clockwise to PLL , anticlockwise to SRD2A_11 CS | U_SRD2A_11 | set ref clk and clk direction (ss:snew) convey refclk0 from bump pair to north and east | cs:refclk0 00110 s--->e refclk1 00010 n-->e | set testbench parameters -instruction shift -instr cp_top_hilink_1_busdir_ir | -shift_in   26'b00111100_00000000_00110_00010 | -shift_out  26'bxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=cp_top_hilink_1_busdir_ir,ShiftInValue=00111100000000000011000010,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_hilink_1_busdir_ir=0000000011001010)! | cycle3162:JTAG_TCK=0 | vector 1140      cycle 3162
  Repeat 2   > timeplate_1_0    110X100; //V1140 S8165 cycle 3163-3164 | cycle3163-3164:JTAG_TCK=0 | vector 1141      cycle 3163-3164
  Repeat 2   > timeplate_1_0    100X100; //V1141 S8171 cycle 3165-3166 | cycle3165-3166:JTAG_TCK=0 | vector 1142      cycle 3165-3166
             > timeplate_1_0    100H100; //V1142 S8177 cycle 3167 | shift in instruction(cp_top_hilink_1_busdir_ir=0000000011001010)! | cycle3167:JTAG_TCK=0 | vector 1143      cycle 3167
             > timeplate_1_0    101L100; //V1143 S8182 cycle 3168 | cycle3168:JTAG_TCK=0 | vector 1144      cycle 3168
             > timeplate_1_0    100L100; //V1144 S8187 cycle 3169 | cycle3169:JTAG_TCK=0 | vector 1145      cycle 3169
             > timeplate_1_0    101L100; //V1145 S8192 cycle 3170 | cycle3170:JTAG_TCK=0 | vector 1146      cycle 3170
  Repeat 2   > timeplate_1_0    100L100; //V1146 S8197 cycle 3171-3172 | cycle3171-3172:JTAG_TCK=0 | vector 1147      cycle 3171-3172
  Repeat 2   > timeplate_1_0    101L100; //V1147 S8202 cycle 3173-3174 | cycle3173-3174:JTAG_TCK=0 | vector 1148      cycle 3173-3174
  Repeat 7   > timeplate_1_0    100L100; //V1148 S8207 cycle 3175-3181 | cycle3175-3181:JTAG_TCK=0 | vector 1149      cycle 3175-3181
             > timeplate_1_0    110L100; //V1149 S8212 cycle 3182 | cycle3182:JTAG_TCK=0 | vector 1150      cycle 3182
             > timeplate_1_0    110X100; //V1150 S8217 cycle 3183 | cycle3183:JTAG_TCK=0 | vector 1151      cycle 3183
             > timeplate_1_0    100X100; //V1151 S8223 cycle 3184 | cycle3184:JTAG_TCK=0 | vector 1152      cycle 3184
             > timeplate_1_0    100X100; //V1152 S8229 cycle 3185 | Shift cp_top_hilink_1_busdir(InData=00111100000000000011000010, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle3185:JTAG_TCK=0 | vector 1153      cycle 3185
             > timeplate_1_0    110X100; //V1153 S8234 cycle 3186 | cycle3186:JTAG_TCK=0 | vector 1154      cycle 3186
  Repeat 2   > timeplate_1_0    100X100; //V1154 S8239 cycle 3187-3188 | cycle3187-3188:JTAG_TCK=0 | vector 1155      cycle 3187-3188
             > timeplate_1_0    100X100; //V1155 S8244 cycle 3189 | cycle3189:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 0 | vector 1156      cycle 3189
             > timeplate_1_0    101X100; //V1156 S8249 cycle 3190 | cycle3190:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 1 | vector 1157      cycle 3190
  Repeat 4   > timeplate_1_0    100X100; //V1157 S8257 cycle 3191-3194 | cycle3191:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 2 | cycle3192:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 3 | cycle3193:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 4 | cycle3194:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 5 | vector 1158      cycle 3191-3194
  Repeat 2   > timeplate_1_0    101X100; //V1158 S8263 cycle 3195-3196 | cycle3195:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 6 | cycle3196:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 7 | vector 1159      cycle 3195-3196
  Repeat 12  > timeplate_1_0    100X100; //V1159 S8279 cycle 3197-3208 | cycle3197:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 8 | cycle3198:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 9 | cycle3199:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 10 | cycle3200:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 11 | cycle3201:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 12 | cycle3202:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 13 | cycle3203:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 14 | cycle3204:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 15 | cycle3205:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 16 | cycle3206:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 17 | cycle3207:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 18 | cycle3208:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 19 | vector 1160      cycle 3197-3208
  Repeat 4   > timeplate_1_0    101X100; //V1160 S8287 cycle 3209-3212 | cycle3209:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 20 | cycle3210:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 21 | cycle3211:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 22 | cycle3212:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 23 | vector 1161      cycle 3209-3212
             > timeplate_1_0    100X100; //V1161 S8292 cycle 3213 | cycle3213:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 24 | vector 1162      cycle 3213
             > timeplate_1_0    110X100; //V1162 S8297 cycle 3214 | cycle3214:JTAG_TCK=0; Reg Name: cp_top_hilink_1_busdir; Bit Num: 25 | vector 1163      cycle 3214
             > timeplate_1_0    110X100; //V1163 S8302 cycle 3215 | cycle3215:JTAG_TCK=0 | vector 1164      cycle 3215
             > timeplate_1_0    100X100; //V1164 S8308 cycle 3216 | cycle3216:JTAG_TCK=0 | vector 1165      cycle 3216
             > timeplate_1_0    100X100; //V1165 S8324 cycle 3217 | lifeclk2dig_sel=1 macropwrdb=0 grstb=0 | bit92:macropwrdb bit91:grstb bit87:lrstb[1] bit86:lrstb[0] | set testbench parameters -instruction shift -instr cp_top_hilink_1_ctrlsignal_ir | -shift_in   95'b00000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 | -shift_out  95'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=cp_top_hilink_1_ctrlsignal_ir,ShiftInValue=00000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_hilink_1_ctrlsignal_ir=0000000011001011)! | cycle3217:JTAG_TCK=0 | vector 1166      cycle 3217
  Repeat 2   > timeplate_1_0    110X100; //V1166 S8329 cycle 3218-3219 | cycle3218-3219:JTAG_TCK=0 | vector 1167      cycle 3218-3219
  Repeat 2   > timeplate_1_0    100X100; //V1167 S8335 cycle 3220-3221 | cycle3220-3221:JTAG_TCK=0 | vector 1168      cycle 3220-3221
             > timeplate_1_0    101H100; //V1168 S8341 cycle 3222 | shift in instruction(cp_top_hilink_1_ctrlsignal_ir=0000000011001011)! | cycle3222:JTAG_TCK=0 | vector 1169      cycle 3222
             > timeplate_1_0    101L100; //V1169 S8346 cycle 3223 | cycle3223:JTAG_TCK=0 | vector 1170      cycle 3223
             > timeplate_1_0    100L100; //V1170 S8351 cycle 3224 | cycle3224:JTAG_TCK=0 | vector 1171      cycle 3224
             > timeplate_1_0    101L100; //V1171 S8356 cycle 3225 | cycle3225:JTAG_TCK=0 | vector 1172      cycle 3225
  Repeat 2   > timeplate_1_0    100L100; //V1172 S8361 cycle 3226-3227 | cycle3226-3227:JTAG_TCK=0 | vector 1173      cycle 3226-3227
  Repeat 2   > timeplate_1_0    101L100; //V1173 S8366 cycle 3228-3229 | cycle3228-3229:JTAG_TCK=0 | vector 1174      cycle 3228-3229
  Repeat 7   > timeplate_1_0    100L100; //V1174 S8371 cycle 3230-3236 | cycle3230-3236:JTAG_TCK=0 | vector 1175      cycle 3230-3236
             > timeplate_1_0    110L100; //V1175 S8376 cycle 3237 | cycle3237:JTAG_TCK=0 | vector 1176      cycle 3237
             > timeplate_1_0    110X100; //V1176 S8381 cycle 3238 | cycle3238:JTAG_TCK=0 | vector 1177      cycle 3238
             > timeplate_1_0    100X100; //V1177 S8387 cycle 3239 | cycle3239:JTAG_TCK=0 | vector 1178      cycle 3239
             > timeplate_1_0    100X100; //V1178 S8393 cycle 3240 | Shift cp_top_hilink_1_ctrlsignal(InData=00000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle3240:JTAG_TCK=0 | vector 1179      cycle 3240
             > timeplate_1_0    110X100; //V1179 S8398 cycle 3241 | cycle3241:JTAG_TCK=0 | vector 1180      cycle 3241
  Repeat 2   > timeplate_1_0    100X100; //V1180 S8403 cycle 3242-3243 | cycle3242-3243:JTAG_TCK=0 | vector 1181      cycle 3242-3243
  Repeat 36  > timeplate_1_0    100X100; //V1181 S8443 cycle 3244-3279 | cycle3244:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 0 | cycle3245:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 1 | cycle3246:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 2 | cycle3247:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 3 | cycle3248:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 4 | cycle3249:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 5 | cycle3250:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 6 | cycle3251:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 7 | cycle3252:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 8 | cycle3253:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 9 | cycle3254:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 10 | cycle3255:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 11 | cycle3256:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 12 | cycle3257:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 13 | cycle3258:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 14 | cycle3259:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 15 | cycle3260:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 16 | cycle3261:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 17 | cycle3262:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 18 | cycle3263:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 19 | cycle3264:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 20 | cycle3265:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 21 | cycle3266:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 22 | cycle3267:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 23 | cycle3268:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 24 | cycle3269:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 25 | cycle3270:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 26 | cycle3271:JT
  Repeat 36  > timeplate_1_0    100X100; //V1182 S8483 cycle 3280-3315 | cycle3280:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 36 | cycle3281:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 37 | cycle3282:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 38 | cycle3283:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 39 | cycle3284:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 40 | cycle3285:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 41 | cycle3286:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 42 | cycle3287:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 43 | cycle3288:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 44 | cycle3289:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 45 | cycle3290:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 46 | cycle3291:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 47 | cycle3292:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 48 | cycle3293:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 49 | cycle3294:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 50 | cycle3295:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 51 | cycle3296:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 52 | cycle3297:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 53 | cycle3298:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 54 | cycle3299:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 55 | cycle3300:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 56 | cycle3301:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 57 | cycle3302:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 58 | cycle3303:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 59 | cycle3304:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 60 | cycle3305:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 61 | cycle3306:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 62 | cy
  Repeat 14  > timeplate_1_0    100X100; //V1183 S8501 cycle 3316-3329 | cycle3316:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 72 | cycle3317:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 73 | cycle3318:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 74 | cycle3319:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 75 | cycle3320:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 76 | cycle3321:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 77 | cycle3322:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 78 | cycle3323:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 79 | cycle3324:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 80 | cycle3325:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 81 | cycle3326:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 82 | cycle3327:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 83 | cycle3328:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 84 | cycle3329:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 85 | vector 1184      cycle 3316-3329
  Repeat 3   > timeplate_1_0    101X100; //V1184 S8508 cycle 3330-3332 | cycle3330:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 86 | cycle3331:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 87 | cycle3332:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 88 | vector 1185      cycle 3330-3332
  Repeat 5   > timeplate_1_0    100X100; //V1185 S8517 cycle 3333-3337 | cycle3333:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 89 | cycle3334:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 90 | cycle3335:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 91 | cycle3336:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 92 | cycle3337:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 93 | vector 1186      cycle 3333-3337
             > timeplate_1_0    110X100; //V1186 S8522 cycle 3338 | cycle3338:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 94 | vector 1187      cycle 3338
             > timeplate_1_0    110X100; //V1187 S8527 cycle 3339 | cycle3339:JTAG_TCK=0 | vector 1188      cycle 3339
             > timeplate_1_0    100X100; //V1188 S8533 cycle 3340 | cycle3340:JTAG_TCK=0 | vector 1189      cycle 3340
             > timeplate_1_0    100X100; //V1189 S8554 cycle 3341 | release grstb -> wait 100 cycle -> release macropwrdb -> wait 100us(3000 cycle) -> next macro | same order as config clock | configuration order:4-->3-->2-->1-->0 | U_SRD4B_4 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_4_ctrlsignal_ir | -shift_in   36'b0_0_0_1_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_4_ctrlsignal_ir,ShiftInValue=000100111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_4_ctrlsignal_ir=0000000011011101)! | cycle3341:JTAG_TCK=0 | vector 1190      cycle 3341
  Repeat 2   > timeplate_1_0    110X100; //V1190 S8559 cycle 3342-3343 | cycle3342-3343:JTAG_TCK=0 | vector 1191      cycle 3342-3343
  Repeat 2   > timeplate_1_0    100X100; //V1191 S8565 cycle 3344-3345 | cycle3344-3345:JTAG_TCK=0 | vector 1192      cycle 3344-3345
             > timeplate_1_0    101H100; //V1192 S8571 cycle 3346 | shift in instruction(lmag_srd_top_hilink_4_ctrlsignal_ir=0000000011011101)! | cycle3346:JTAG_TCK=0 | vector 1193      cycle 3346
             > timeplate_1_0    100L100; //V1193 S8576 cycle 3347 | cycle3347:JTAG_TCK=0 | vector 1194      cycle 3347
  Repeat 3   > timeplate_1_0    101L100; //V1194 S8581 cycle 3348-3350 | cycle3348-3350:JTAG_TCK=0 | vector 1195      cycle 3348-3350
             > timeplate_1_0    100L100; //V1195 S8586 cycle 3351 | cycle3351:JTAG_TCK=0 | vector 1196      cycle 3351
  Repeat 2   > timeplate_1_0    101L100; //V1196 S8591 cycle 3352-3353 | cycle3352-3353:JTAG_TCK=0 | vector 1197      cycle 3352-3353
  Repeat 7   > timeplate_1_0    100L100; //V1197 S8596 cycle 3354-3360 | cycle3354-3360:JTAG_TCK=0 | vector 1198      cycle 3354-3360
             > timeplate_1_0    110L100; //V1198 S8601 cycle 3361 | cycle3361:JTAG_TCK=0 | vector 1199      cycle 3361
             > timeplate_1_0    110X100; //V1199 S8606 cycle 3362 | cycle3362:JTAG_TCK=0 | vector 1200      cycle 3362
             > timeplate_1_0    100X100; //V1200 S8612 cycle 3363 | cycle3363:JTAG_TCK=0 | vector 1201      cycle 3363
             > timeplate_1_0    100X100; //V1201 S8618 cycle 3364 | Shift lmag_srd_top_hilink_4_ctrlsignal(InData=000100111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle3364:JTAG_TCK=0 | vector 1202      cycle 3364
             > timeplate_1_0    110X100; //V1202 S8623 cycle 3365 | cycle3365:JTAG_TCK=0 | vector 1203      cycle 3365
  Repeat 2   > timeplate_1_0    100X100; //V1203 S8628 cycle 3366-3367 | cycle3366-3367:JTAG_TCK=0 | vector 1204      cycle 3366-3367
  Repeat 25  > timeplate_1_0    100X100; //V1204 S8657 cycle 3368-3392 | cycle3368:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 0 | cycle3369:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 1 | cycle3370:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 2 | cycle3371:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 3 | cycle3372:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 4 | cycle3373:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 5 | cycle3374:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 6 | cycle3375:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 7 | cycle3376:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 8 | cycle3377:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 9 | cycle3378:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 10 | cycle3379:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 11 | cycle3380:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 12 | cycle3381:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 13 | cycle3382:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 14 | cycle3383:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 15 | cycle3384:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 16 | cycle3385:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 17 | cycle3386:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 18 | cycle3387:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 19 | cycle3388:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 20 | cycle3389:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 21 | cycle3390:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 22 | cycle3391:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 23 | cycle3392:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 24 | vector 120
  Repeat 5   > timeplate_1_0    101X100; //V1205 S8666 cycle 3393-3397 | cycle3393:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 25 | cycle3394:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 26 | cycle3395:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 27 | cycle3396:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 28 | cycle3397:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 29 | vector 1206      cycle 3393-3397
  Repeat 2   > timeplate_1_0    100X100; //V1206 S8672 cycle 3398-3399 | cycle3398:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 30 | cycle3399:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 31 | vector 1207      cycle 3398-3399
             > timeplate_1_0    101X100; //V1207 S8677 cycle 3400 | cycle3400:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 32 | vector 1208      cycle 3400
  Repeat 2   > timeplate_1_0    100X100; //V1208 S8683 cycle 3401-3402 | cycle3401:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 33 | cycle3402:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 34 | vector 1209      cycle 3401-3402
             > timeplate_1_0    110X100; //V1209 S8688 cycle 3403 | cycle3403:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 35 | vector 1210      cycle 3403
             > timeplate_1_0    110X100; //V1210 S8693 cycle 3404 | cycle3404:JTAG_TCK=0 | vector 1211      cycle 3404
             > timeplate_1_0    100X100; //V1211 S8699 cycle 3405 | cycle3405:JTAG_TCK=0 | vector 1212      cycle 3405
  Repeat 150  > timeplate_1_0    100X100; //V1212 S8709 cycle 3406-3555 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle3406-3555:JTAG_TCK=0 | vector 1213      cycle 3406-3555
             > timeplate_1_0    100X100; //V1213 S8724 cycle 3556 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_4_ctrlsignal_ir | -shift_in   36'b0_0_0_1_1_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_4_ctrlsignal_ir,ShiftInValue=000110111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_4_ctrlsignal_ir=0000000011011101)! | cycle3556:JTAG_TCK=0 | vector 1214      cycle 3556
  Repeat 2   > timeplate_1_0    110X100; //V1214 S8729 cycle 3557-3558 | cycle3557-3558:JTAG_TCK=0 | vector 1215      cycle 3557-3558
  Repeat 2   > timeplate_1_0    100X100; //V1215 S8735 cycle 3559-3560 | cycle3559-3560:JTAG_TCK=0 | vector 1216      cycle 3559-3560
             > timeplate_1_0    101H100; //V1216 S8741 cycle 3561 | shift in instruction(lmag_srd_top_hilink_4_ctrlsignal_ir=0000000011011101)! | cycle3561:JTAG_TCK=0 | vector 1217      cycle 3561
             > timeplate_1_0    100L100; //V1217 S8746 cycle 3562 | cycle3562:JTAG_TCK=0 | vector 1218      cycle 3562
  Repeat 3   > timeplate_1_0    101L100; //V1218 S8751 cycle 3563-3565 | cycle3563-3565:JTAG_TCK=0 | vector 1219      cycle 3563-3565
             > timeplate_1_0    100L100; //V1219 S8756 cycle 3566 | cycle3566:JTAG_TCK=0 | vector 1220      cycle 3566
  Repeat 2   > timeplate_1_0    101L100; //V1220 S8761 cycle 3567-3568 | cycle3567-3568:JTAG_TCK=0 | vector 1221      cycle 3567-3568
  Repeat 7   > timeplate_1_0    100L100; //V1221 S8766 cycle 3569-3575 | cycle3569-3575:JTAG_TCK=0 | vector 1222      cycle 3569-3575
             > timeplate_1_0    110L100; //V1222 S8771 cycle 3576 | cycle3576:JTAG_TCK=0 | vector 1223      cycle 3576
             > timeplate_1_0    110X100; //V1223 S8776 cycle 3577 | cycle3577:JTAG_TCK=0 | vector 1224      cycle 3577
             > timeplate_1_0    100X100; //V1224 S8782 cycle 3578 | cycle3578:JTAG_TCK=0 | vector 1225      cycle 3578
             > timeplate_1_0    100X100; //V1225 S8788 cycle 3579 | Shift lmag_srd_top_hilink_4_ctrlsignal(InData=000110111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle3579:JTAG_TCK=0 | vector 1226      cycle 3579
             > timeplate_1_0    110X100; //V1226 S8793 cycle 3580 | cycle3580:JTAG_TCK=0 | vector 1227      cycle 3580
  Repeat 2   > timeplate_1_0    100X100; //V1227 S8798 cycle 3581-3582 | cycle3581-3582:JTAG_TCK=0 | vector 1228      cycle 3581-3582
  Repeat 25  > timeplate_1_0    100X100; //V1228 S8827 cycle 3583-3607 | cycle3583:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 0 | cycle3584:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 1 | cycle3585:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 2 | cycle3586:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 3 | cycle3587:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 4 | cycle3588:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 5 | cycle3589:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 6 | cycle3590:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 7 | cycle3591:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 8 | cycle3592:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 9 | cycle3593:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 10 | cycle3594:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 11 | cycle3595:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 12 | cycle3596:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 13 | cycle3597:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 14 | cycle3598:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 15 | cycle3599:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 16 | cycle3600:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 17 | cycle3601:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 18 | cycle3602:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 19 | cycle3603:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 20 | cycle3604:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 21 | cycle3605:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 22 | cycle3606:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 23 | cycle3607:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 24 | vector 122
  Repeat 5   > timeplate_1_0    101X100; //V1229 S8836 cycle 3608-3612 | cycle3608:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 25 | cycle3609:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 26 | cycle3610:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 27 | cycle3611:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 28 | cycle3612:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 29 | vector 1230      cycle 3608-3612
             > timeplate_1_0    100X100; //V1230 S8841 cycle 3613 | cycle3613:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 30 | vector 1231      cycle 3613
  Repeat 2   > timeplate_1_0    101X100; //V1231 S8847 cycle 3614-3615 | cycle3614:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 31 | cycle3615:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 32 | vector 1232      cycle 3614-3615
  Repeat 2   > timeplate_1_0    100X100; //V1232 S8853 cycle 3616-3617 | cycle3616:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 33 | cycle3617:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 34 | vector 1233      cycle 3616-3617
             > timeplate_1_0    110X100; //V1233 S8858 cycle 3618 | cycle3618:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_4_ctrlsignal; Bit Num: 35 | vector 1234      cycle 3618
             > timeplate_1_0    110X100; //V1234 S8863 cycle 3619 | cycle3619:JTAG_TCK=0 | vector 1235      cycle 3619
             > timeplate_1_0    100X100; //V1235 S8869 cycle 3620 | cycle3620:JTAG_TCK=0 | vector 1236      cycle 3620
  Repeat 3000  > timeplate_1_0    100X100; //V1236 S8879 cycle 3621-6620 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle3621-6620:JTAG_TCK=0 | vector 1237      cycle 3621-6620
             > timeplate_1_0    100X100; //V1237 S8895 cycle 6621 | U_SRD8B_3 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_3_ctrlsignal_ir | -shift_in   63'b0_0_1_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_3_ctrlsignal_ir,ShiftInValue=001001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_3_ctrlsignal_ir=0000000011011010)! | cycle6621:JTAG_TCK=0 | vector 1238      cycle 6621
  Repeat 2   > timeplate_1_0    110X100; //V1238 S8900 cycle 6622-6623 | cycle6622-6623:JTAG_TCK=0 | vector 1239      cycle 6622-6623
  Repeat 2   > timeplate_1_0    100X100; //V1239 S8906 cycle 6624-6625 | cycle6624-6625:JTAG_TCK=0 | vector 1240      cycle 6624-6625
             > timeplate_1_0    100H100; //V1240 S8912 cycle 6626 | shift in instruction(lmag_srd_top_hilink_3_ctrlsignal_ir=0000000011011010)! | cycle6626:JTAG_TCK=0 | vector 1241      cycle 6626
             > timeplate_1_0    101L100; //V1241 S8917 cycle 6627 | cycle6627:JTAG_TCK=0 | vector 1242      cycle 6627
             > timeplate_1_0    100L100; //V1242 S8922 cycle 6628 | cycle6628:JTAG_TCK=0 | vector 1243      cycle 6628
  Repeat 2   > timeplate_1_0    101L100; //V1243 S8927 cycle 6629-6630 | cycle6629-6630:JTAG_TCK=0 | vector 1244      cycle 6629-6630
             > timeplate_1_0    100L100; //V1244 S8932 cycle 6631 | cycle6631:JTAG_TCK=0 | vector 1245      cycle 6631
  Repeat 2   > timeplate_1_0    101L100; //V1245 S8937 cycle 6632-6633 | cycle6632-6633:JTAG_TCK=0 | vector 1246      cycle 6632-6633
  Repeat 7   > timeplate_1_0    100L100; //V1246 S8942 cycle 6634-6640 | cycle6634-6640:JTAG_TCK=0 | vector 1247      cycle 6634-6640
             > timeplate_1_0    110L100; //V1247 S8947 cycle 6641 | cycle6641:JTAG_TCK=0 | vector 1248      cycle 6641
             > timeplate_1_0    110X100; //V1248 S8952 cycle 6642 | cycle6642:JTAG_TCK=0 | vector 1249      cycle 6642
             > timeplate_1_0    100X100; //V1249 S8958 cycle 6643 | cycle6643:JTAG_TCK=0 | vector 1250      cycle 6643
             > timeplate_1_0    100X100; //V1250 S8964 cycle 6644 | Shift lmag_srd_top_hilink_3_ctrlsignal(InData=001001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle6644:JTAG_TCK=0 | vector 1251      cycle 6644
             > timeplate_1_0    110X100; //V1251 S8969 cycle 6645 | cycle6645:JTAG_TCK=0 | vector 1252      cycle 6645
  Repeat 2   > timeplate_1_0    100X100; //V1252 S8974 cycle 6646-6647 | cycle6646-6647:JTAG_TCK=0 | vector 1253      cycle 6646-6647
  Repeat 34  > timeplate_1_0    100X100; //V1253 S9012 cycle 6648-6681 | cycle6648:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 0 | cycle6649:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 1 | cycle6650:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 2 | cycle6651:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 3 | cycle6652:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 4 | cycle6653:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 5 | cycle6654:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 6 | cycle6655:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 7 | cycle6656:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 8 | cycle6657:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 9 | cycle6658:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 10 | cycle6659:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 11 | cycle6660:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 12 | cycle6661:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 13 | cycle6662:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 14 | cycle6663:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 15 | cycle6664:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 16 | cycle6665:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 17 | cycle6666:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 18 | cycle6667:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 19 | cycle6668:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 20 | cycle6669:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 21 | cycle6670:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 22 | cycle6671:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 23 | cycle6672:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 24 | cycle6673:
  Repeat 15  > timeplate_1_0    100X100; //V1254 S9031 cycle 6682-6696 | cycle6682:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 34 | cycle6683:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 35 | cycle6684:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 36 | cycle6685:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 37 | cycle6686:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 38 | cycle6687:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 39 | cycle6688:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 40 | cycle6689:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 41 | cycle6690:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 42 | cycle6691:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 43 | cycle6692:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 44 | cycle6693:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 45 | cycle6694:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 46 | cycle6695:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 47 | cycle6696:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 48 | vector 1255      cycle 6682-6696
  Repeat 9   > timeplate_1_0    101X100; //V1255 S9044 cycle 6697-6705 | cycle6697:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 49 | cycle6698:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 50 | cycle6699:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 51 | cycle6700:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 52 | cycle6701:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 53 | cycle6702:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 54 | cycle6703:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 55 | cycle6704:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 56 | cycle6705:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 57 | vector 1256      cycle 6697-6705
  Repeat 2   > timeplate_1_0    100X100; //V1256 S9050 cycle 6706-6707 | cycle6706:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 58 | cycle6707:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 59 | vector 1257      cycle 6706-6707
             > timeplate_1_0    101X100; //V1257 S9055 cycle 6708 | cycle6708:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 60 | vector 1258      cycle 6708
             > timeplate_1_0    100X100; //V1258 S9060 cycle 6709 | cycle6709:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 61 | vector 1259      cycle 6709
             > timeplate_1_0    110X100; //V1259 S9065 cycle 6710 | cycle6710:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 62 | vector 1260      cycle 6710
             > timeplate_1_0    110X100; //V1260 S9070 cycle 6711 | cycle6711:JTAG_TCK=0 | vector 1261      cycle 6711
             > timeplate_1_0    100X100; //V1261 S9076 cycle 6712 | cycle6712:JTAG_TCK=0 | vector 1262      cycle 6712
  Repeat 150  > timeplate_1_0    100X100; //V1262 S9086 cycle 6713-6862 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle6713-6862:JTAG_TCK=0 | vector 1263      cycle 6713-6862
             > timeplate_1_0    100X100; //V1263 S9101 cycle 6863 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_3_ctrlsignal_ir | -shift_in   63'b0_0_1_1_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_3_ctrlsignal_ir,ShiftInValue=001101111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_3_ctrlsignal_ir=0000000011011010)! | cycle6863:JTAG_TCK=0 | vector 1264      cycle 6863
  Repeat 2   > timeplate_1_0    110X100; //V1264 S9106 cycle 6864-6865 | cycle6864-6865:JTAG_TCK=0 | vector 1265      cycle 6864-6865
  Repeat 2   > timeplate_1_0    100X100; //V1265 S9112 cycle 6866-6867 | cycle6866-6867:JTAG_TCK=0 | vector 1266      cycle 6866-6867
             > timeplate_1_0    100H100; //V1266 S9118 cycle 6868 | shift in instruction(lmag_srd_top_hilink_3_ctrlsignal_ir=0000000011011010)! | cycle6868:JTAG_TCK=0 | vector 1267      cycle 6868
             > timeplate_1_0    101L100; //V1267 S9123 cycle 6869 | cycle6869:JTAG_TCK=0 | vector 1268      cycle 6869
             > timeplate_1_0    100L100; //V1268 S9128 cycle 6870 | cycle6870:JTAG_TCK=0 | vector 1269      cycle 6870
  Repeat 2   > timeplate_1_0    101L100; //V1269 S9133 cycle 6871-6872 | cycle6871-6872:JTAG_TCK=0 | vector 1270      cycle 6871-6872
             > timeplate_1_0    100L100; //V1270 S9138 cycle 6873 | cycle6873:JTAG_TCK=0 | vector 1271      cycle 6873
  Repeat 2   > timeplate_1_0    101L100; //V1271 S9143 cycle 6874-6875 | cycle6874-6875:JTAG_TCK=0 | vector 1272      cycle 6874-6875
  Repeat 7   > timeplate_1_0    100L100; //V1272 S9148 cycle 6876-6882 | cycle6876-6882:JTAG_TCK=0 | vector 1273      cycle 6876-6882
             > timeplate_1_0    110L100; //V1273 S9153 cycle 6883 | cycle6883:JTAG_TCK=0 | vector 1274      cycle 6883
             > timeplate_1_0    110X100; //V1274 S9158 cycle 6884 | cycle6884:JTAG_TCK=0 | vector 1275      cycle 6884
             > timeplate_1_0    100X100; //V1275 S9164 cycle 6885 | cycle6885:JTAG_TCK=0 | vector 1276      cycle 6885
             > timeplate_1_0    100X100; //V1276 S9170 cycle 6886 | Shift lmag_srd_top_hilink_3_ctrlsignal(InData=001101111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle6886:JTAG_TCK=0 | vector 1277      cycle 6886
             > timeplate_1_0    110X100; //V1277 S9175 cycle 6887 | cycle6887:JTAG_TCK=0 | vector 1278      cycle 6887
  Repeat 2   > timeplate_1_0    100X100; //V1278 S9180 cycle 6888-6889 | cycle6888-6889:JTAG_TCK=0 | vector 1279      cycle 6888-6889
  Repeat 34  > timeplate_1_0    100X100; //V1279 S9218 cycle 6890-6923 | cycle6890:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 0 | cycle6891:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 1 | cycle6892:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 2 | cycle6893:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 3 | cycle6894:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 4 | cycle6895:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 5 | cycle6896:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 6 | cycle6897:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 7 | cycle6898:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 8 | cycle6899:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 9 | cycle6900:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 10 | cycle6901:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 11 | cycle6902:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 12 | cycle6903:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 13 | cycle6904:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 14 | cycle6905:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 15 | cycle6906:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 16 | cycle6907:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 17 | cycle6908:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 18 | cycle6909:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 19 | cycle6910:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 20 | cycle6911:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 21 | cycle6912:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 22 | cycle6913:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 23 | cycle6914:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 24 | cycle6915:
  Repeat 15  > timeplate_1_0    100X100; //V1280 S9237 cycle 6924-6938 | cycle6924:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 34 | cycle6925:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 35 | cycle6926:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 36 | cycle6927:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 37 | cycle6928:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 38 | cycle6929:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 39 | cycle6930:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 40 | cycle6931:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 41 | cycle6932:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 42 | cycle6933:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 43 | cycle6934:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 44 | cycle6935:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 45 | cycle6936:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 46 | cycle6937:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 47 | cycle6938:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 48 | vector 1281      cycle 6924-6938
  Repeat 9   > timeplate_1_0    101X100; //V1281 S9250 cycle 6939-6947 | cycle6939:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 49 | cycle6940:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 50 | cycle6941:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 51 | cycle6942:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 52 | cycle6943:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 53 | cycle6944:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 54 | cycle6945:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 55 | cycle6946:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 56 | cycle6947:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 57 | vector 1282      cycle 6939-6947
             > timeplate_1_0    100X100; //V1282 S9255 cycle 6948 | cycle6948:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 58 | vector 1283      cycle 6948
  Repeat 2   > timeplate_1_0    101X100; //V1283 S9261 cycle 6949-6950 | cycle6949:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 59 | cycle6950:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 60 | vector 1284      cycle 6949-6950
             > timeplate_1_0    100X100; //V1284 S9266 cycle 6951 | cycle6951:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 61 | vector 1285      cycle 6951
             > timeplate_1_0    110X100; //V1285 S9271 cycle 6952 | cycle6952:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_3_ctrlsignal; Bit Num: 62 | vector 1286      cycle 6952
             > timeplate_1_0    110X100; //V1286 S9276 cycle 6953 | cycle6953:JTAG_TCK=0 | vector 1287      cycle 6953
             > timeplate_1_0    100X100; //V1287 S9282 cycle 6954 | cycle6954:JTAG_TCK=0 | vector 1288      cycle 6954
  Repeat 3000  > timeplate_1_0    100X100; //V1288 S9292 cycle 6955-9954 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle6955-9954:JTAG_TCK=0 | vector 1289      cycle 6955-9954
             > timeplate_1_0    100X100; //V1289 S9308 cycle 9955 | U_SRD8B_2 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_2_ctrlsignal_ir | -shift_in   63'b0_0_1_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_2_ctrlsignal_ir,ShiftInValue=001001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_2_ctrlsignal_ir=0000000011010111)! | cycle9955:JTAG_TCK=0 | vector 1290      cycle 9955
  Repeat 2   > timeplate_1_0    110X100; //V1290 S9313 cycle 9956-9957 | cycle9956-9957:JTAG_TCK=0 | vector 1291      cycle 9956-9957
  Repeat 2   > timeplate_1_0    100X100; //V1291 S9319 cycle 9958-9959 | cycle9958-9959:JTAG_TCK=0 | vector 1292      cycle 9958-9959
             > timeplate_1_0    101H100; //V1292 S9325 cycle 9960 | shift in instruction(lmag_srd_top_hilink_2_ctrlsignal_ir=0000000011010111)! | cycle9960:JTAG_TCK=0 | vector 1293      cycle 9960
  Repeat 2   > timeplate_1_0    101L100; //V1293 S9330 cycle 9961-9962 | cycle9961-9962:JTAG_TCK=0 | vector 1294      cycle 9961-9962
             > timeplate_1_0    100L100; //V1294 S9335 cycle 9963 | cycle9963:JTAG_TCK=0 | vector 1295      cycle 9963
             > timeplate_1_0    101L100; //V1295 S9340 cycle 9964 | cycle9964:JTAG_TCK=0 | vector 1296      cycle 9964
             > timeplate_1_0    100L100; //V1296 S9345 cycle 9965 | cycle9965:JTAG_TCK=0 | vector 1297      cycle 9965
  Repeat 2   > timeplate_1_0    101L100; //V1297 S9350 cycle 9966-9967 | cycle9966-9967:JTAG_TCK=0 | vector 1298      cycle 9966-9967
  Repeat 7   > timeplate_1_0    100L100; //V1298 S9355 cycle 9968-9974 | cycle9968-9974:JTAG_TCK=0 | vector 1299      cycle 9968-9974
             > timeplate_1_0    110L100; //V1299 S9360 cycle 9975 | cycle9975:JTAG_TCK=0 | vector 1300      cycle 9975
             > timeplate_1_0    110X100; //V1300 S9365 cycle 9976 | cycle9976:JTAG_TCK=0 | vector 1301      cycle 9976
             > timeplate_1_0    100X100; //V1301 S9371 cycle 9977 | cycle9977:JTAG_TCK=0 | vector 1302      cycle 9977
             > timeplate_1_0    100X100; //V1302 S9377 cycle 9978 | Shift lmag_srd_top_hilink_2_ctrlsignal(InData=001001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle9978:JTAG_TCK=0 | vector 1303      cycle 9978
             > timeplate_1_0    110X100; //V1303 S9382 cycle 9979 | cycle9979:JTAG_TCK=0 | vector 1304      cycle 9979
  Repeat 2   > timeplate_1_0    100X100; //V1304 S9387 cycle 9980-9981 | cycle9980-9981:JTAG_TCK=0 | vector 1305      cycle 9980-9981
  Repeat 34  > timeplate_1_0    100X100; //V1305 S9425 cycle 9982-10015 | cycle9982:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 0 | cycle9983:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 1 | cycle9984:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 2 | cycle9985:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 3 | cycle9986:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 4 | cycle9987:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 5 | cycle9988:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 6 | cycle9989:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 7 | cycle9990:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 8 | cycle9991:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 9 | cycle9992:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 10 | cycle9993:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 11 | cycle9994:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 12 | cycle9995:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 13 | cycle9996:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 14 | cycle9997:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 15 | cycle9998:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 16 | cycle9999:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 17 | cycle10000:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 18 | cycle10001:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 19 | cycle10002:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 20 | cycle10003:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 21 | cycle10004:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 22 | cycle10005:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 23 | cycle10006:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 24 | cyc
  Repeat 15  > timeplate_1_0    100X100; //V1306 S9444 cycle 10016-10030 | cycle10016:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 34 | cycle10017:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 35 | cycle10018:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 36 | cycle10019:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 37 | cycle10020:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 38 | cycle10021:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 39 | cycle10022:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 40 | cycle10023:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 41 | cycle10024:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 42 | cycle10025:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 43 | cycle10026:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 44 | cycle10027:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 45 | cycle10028:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 46 | cycle10029:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 47 | cycle10030:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 48 | vector 1307      cycle 10016-10030
  Repeat 9   > timeplate_1_0    101X100; //V1307 S9457 cycle 10031-10039 | cycle10031:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 49 | cycle10032:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 50 | cycle10033:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 51 | cycle10034:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 52 | cycle10035:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 53 | cycle10036:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 54 | cycle10037:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 55 | cycle10038:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 56 | cycle10039:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 57 | vector 1308      cycle 10031-10039
  Repeat 2   > timeplate_1_0    100X100; //V1308 S9463 cycle 10040-10041 | cycle10040:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 58 | cycle10041:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 59 | vector 1309      cycle 10040-10041
             > timeplate_1_0    101X100; //V1309 S9468 cycle 10042 | cycle10042:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 60 | vector 1310      cycle 10042
             > timeplate_1_0    100X100; //V1310 S9473 cycle 10043 | cycle10043:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 61 | vector 1311      cycle 10043
             > timeplate_1_0    110X100; //V1311 S9478 cycle 10044 | cycle10044:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 62 | vector 1312      cycle 10044
             > timeplate_1_0    110X100; //V1312 S9483 cycle 10045 | cycle10045:JTAG_TCK=0 | vector 1313      cycle 10045
             > timeplate_1_0    100X100; //V1313 S9489 cycle 10046 | cycle10046:JTAG_TCK=0 | vector 1314      cycle 10046
  Repeat 150  > timeplate_1_0    100X100; //V1314 S9499 cycle 10047-10196 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle10047-10196:JTAG_TCK=0 | vector 1315      cycle 10047-10196
             > timeplate_1_0    100X100; //V1315 S9514 cycle 10197 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_2_ctrlsignal_ir | -shift_in   63'b0_0_1_1_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_2_ctrlsignal_ir,ShiftInValue=001101111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_2_ctrlsignal_ir=0000000011010111)! | cycle10197:JTAG_TCK=0 | vector 1316      cycle 10197
  Repeat 2   > timeplate_1_0    110X100; //V1316 S9519 cycle 10198-10199 | cycle10198-10199:JTAG_TCK=0 | vector 1317      cycle 10198-10199
  Repeat 2   > timeplate_1_0    100X100; //V1317 S9525 cycle 10200-10201 | cycle10200-10201:JTAG_TCK=0 | vector 1318      cycle 10200-10201
             > timeplate_1_0    101H100; //V1318 S9531 cycle 10202 | shift in instruction(lmag_srd_top_hilink_2_ctrlsignal_ir=0000000011010111)! | cycle10202:JTAG_TCK=0 | vector 1319      cycle 10202
  Repeat 2   > timeplate_1_0    101L100; //V1319 S9536 cycle 10203-10204 | cycle10203-10204:JTAG_TCK=0 | vector 1320      cycle 10203-10204
             > timeplate_1_0    100L100; //V1320 S9541 cycle 10205 | cycle10205:JTAG_TCK=0 | vector 1321      cycle 10205
             > timeplate_1_0    101L100; //V1321 S9546 cycle 10206 | cycle10206:JTAG_TCK=0 | vector 1322      cycle 10206
             > timeplate_1_0    100L100; //V1322 S9551 cycle 10207 | cycle10207:JTAG_TCK=0 | vector 1323      cycle 10207
  Repeat 2   > timeplate_1_0    101L100; //V1323 S9556 cycle 10208-10209 | cycle10208-10209:JTAG_TCK=0 | vector 1324      cycle 10208-10209
  Repeat 7   > timeplate_1_0    100L100; //V1324 S9561 cycle 10210-10216 | cycle10210-10216:JTAG_TCK=0 | vector 1325      cycle 10210-10216
             > timeplate_1_0    110L100; //V1325 S9566 cycle 10217 | cycle10217:JTAG_TCK=0 | vector 1326      cycle 10217
             > timeplate_1_0    110X100; //V1326 S9571 cycle 10218 | cycle10218:JTAG_TCK=0 | vector 1327      cycle 10218
             > timeplate_1_0    100X100; //V1327 S9577 cycle 10219 | cycle10219:JTAG_TCK=0 | vector 1328      cycle 10219
             > timeplate_1_0    100X100; //V1328 S9583 cycle 10220 | Shift lmag_srd_top_hilink_2_ctrlsignal(InData=001101111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle10220:JTAG_TCK=0 | vector 1329      cycle 10220
             > timeplate_1_0    110X100; //V1329 S9588 cycle 10221 | cycle10221:JTAG_TCK=0 | vector 1330      cycle 10221
  Repeat 2   > timeplate_1_0    100X100; //V1330 S9593 cycle 10222-10223 | cycle10222-10223:JTAG_TCK=0 | vector 1331      cycle 10222-10223
  Repeat 34  > timeplate_1_0    100X100; //V1331 S9631 cycle 10224-10257 | cycle10224:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 0 | cycle10225:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 1 | cycle10226:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 2 | cycle10227:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 3 | cycle10228:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 4 | cycle10229:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 5 | cycle10230:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 6 | cycle10231:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 7 | cycle10232:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 8 | cycle10233:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 9 | cycle10234:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 10 | cycle10235:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 11 | cycle10236:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 12 | cycle10237:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 13 | cycle10238:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 14 | cycle10239:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 15 | cycle10240:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 16 | cycle10241:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 17 | cycle10242:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 18 | cycle10243:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 19 | cycle10244:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 20 | cycle10245:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 21 | cycle10246:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 22 | cycle10247:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 23 | cycle10248:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V1332 S9650 cycle 10258-10272 | cycle10258:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 34 | cycle10259:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 35 | cycle10260:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 36 | cycle10261:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 37 | cycle10262:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 38 | cycle10263:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 39 | cycle10264:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 40 | cycle10265:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 41 | cycle10266:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 42 | cycle10267:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 43 | cycle10268:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 44 | cycle10269:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 45 | cycle10270:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 46 | cycle10271:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 47 | cycle10272:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 48 | vector 1333      cycle 10258-10272
  Repeat 9   > timeplate_1_0    101X100; //V1333 S9663 cycle 10273-10281 | cycle10273:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 49 | cycle10274:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 50 | cycle10275:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 51 | cycle10276:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 52 | cycle10277:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 53 | cycle10278:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 54 | cycle10279:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 55 | cycle10280:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 56 | cycle10281:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 57 | vector 1334      cycle 10273-10281
             > timeplate_1_0    100X100; //V1334 S9668 cycle 10282 | cycle10282:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 58 | vector 1335      cycle 10282
  Repeat 2   > timeplate_1_0    101X100; //V1335 S9674 cycle 10283-10284 | cycle10283:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 59 | cycle10284:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 60 | vector 1336      cycle 10283-10284
             > timeplate_1_0    100X100; //V1336 S9679 cycle 10285 | cycle10285:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 61 | vector 1337      cycle 10285
             > timeplate_1_0    110X100; //V1337 S9684 cycle 10286 | cycle10286:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_2_ctrlsignal; Bit Num: 62 | vector 1338      cycle 10286
             > timeplate_1_0    110X100; //V1338 S9689 cycle 10287 | cycle10287:JTAG_TCK=0 | vector 1339      cycle 10287
             > timeplate_1_0    100X100; //V1339 S9695 cycle 10288 | cycle10288:JTAG_TCK=0 | vector 1340      cycle 10288
  Repeat 3000  > timeplate_1_0    100X100; //V1340 S9705 cycle 10289-13288 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle10289-13288:JTAG_TCK=0 | vector 1341      cycle 10289-13288
             > timeplate_1_0    100X100; //V1341 S9721 cycle 13289 | U_SRD8B_1 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_1_ctrlsignal_ir | -shift_in   63'b0_0_1_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_1_ctrlsignal_ir,ShiftInValue=001001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_1_ctrlsignal_ir=0000000011010100)! | cycle13289:JTAG_TCK=0 | vector 1342      cycle 13289
  Repeat 2   > timeplate_1_0    110X100; //V1342 S9726 cycle 13290-13291 | cycle13290-13291:JTAG_TCK=0 | vector 1343      cycle 13290-13291
  Repeat 2   > timeplate_1_0    100X100; //V1343 S9732 cycle 13292-13293 | cycle13292-13293:JTAG_TCK=0 | vector 1344      cycle 13292-13293
             > timeplate_1_0    100H100; //V1344 S9738 cycle 13294 | shift in instruction(lmag_srd_top_hilink_1_ctrlsignal_ir=0000000011010100)! | cycle13294:JTAG_TCK=0 | vector 1345      cycle 13294
             > timeplate_1_0    100L100; //V1345 S9743 cycle 13295 | cycle13295:JTAG_TCK=0 | vector 1346      cycle 13295
             > timeplate_1_0    101L100; //V1346 S9748 cycle 13296 | cycle13296:JTAG_TCK=0 | vector 1347      cycle 13296
             > timeplate_1_0    100L100; //V1347 S9753 cycle 13297 | cycle13297:JTAG_TCK=0 | vector 1348      cycle 13297
             > timeplate_1_0    101L100; //V1348 S9758 cycle 13298 | cycle13298:JTAG_TCK=0 | vector 1349      cycle 13298
             > timeplate_1_0    100L100; //V1349 S9763 cycle 13299 | cycle13299:JTAG_TCK=0 | vector 1350      cycle 13299
  Repeat 2   > timeplate_1_0    101L100; //V1350 S9768 cycle 13300-13301 | cycle13300-13301:JTAG_TCK=0 | vector 1351      cycle 13300-13301
  Repeat 7   > timeplate_1_0    100L100; //V1351 S9773 cycle 13302-13308 | cycle13302-13308:JTAG_TCK=0 | vector 1352      cycle 13302-13308
             > timeplate_1_0    110L100; //V1352 S9778 cycle 13309 | cycle13309:JTAG_TCK=0 | vector 1353      cycle 13309
             > timeplate_1_0    110X100; //V1353 S9783 cycle 13310 | cycle13310:JTAG_TCK=0 | vector 1354      cycle 13310
             > timeplate_1_0    100X100; //V1354 S9789 cycle 13311 | cycle13311:JTAG_TCK=0 | vector 1355      cycle 13311
             > timeplate_1_0    100X100; //V1355 S9795 cycle 13312 | Shift lmag_srd_top_hilink_1_ctrlsignal(InData=001001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle13312:JTAG_TCK=0 | vector 1356      cycle 13312
             > timeplate_1_0    110X100; //V1356 S9800 cycle 13313 | cycle13313:JTAG_TCK=0 | vector 1357      cycle 13313
  Repeat 2   > timeplate_1_0    100X100; //V1357 S9805 cycle 13314-13315 | cycle13314-13315:JTAG_TCK=0 | vector 1358      cycle 13314-13315
  Repeat 34  > timeplate_1_0    100X100; //V1358 S9843 cycle 13316-13349 | cycle13316:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 0 | cycle13317:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 1 | cycle13318:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 2 | cycle13319:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 3 | cycle13320:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 4 | cycle13321:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 5 | cycle13322:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 6 | cycle13323:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 7 | cycle13324:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 8 | cycle13325:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 9 | cycle13326:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 10 | cycle13327:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 11 | cycle13328:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 12 | cycle13329:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 13 | cycle13330:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 14 | cycle13331:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 15 | cycle13332:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 16 | cycle13333:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 17 | cycle13334:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 18 | cycle13335:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 19 | cycle13336:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 20 | cycle13337:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 21 | cycle13338:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 22 | cycle13339:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 23 | cycle13340:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V1359 S9862 cycle 13350-13364 | cycle13350:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 34 | cycle13351:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 35 | cycle13352:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 36 | cycle13353:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 37 | cycle13354:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 38 | cycle13355:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 39 | cycle13356:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 40 | cycle13357:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 41 | cycle13358:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 42 | cycle13359:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 43 | cycle13360:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 44 | cycle13361:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 45 | cycle13362:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 46 | cycle13363:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 47 | cycle13364:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 48 | vector 1360      cycle 13350-13364
  Repeat 9   > timeplate_1_0    101X100; //V1360 S9875 cycle 13365-13373 | cycle13365:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 49 | cycle13366:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 50 | cycle13367:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 51 | cycle13368:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 52 | cycle13369:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 53 | cycle13370:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 54 | cycle13371:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 55 | cycle13372:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 56 | cycle13373:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 57 | vector 1361      cycle 13365-13373
  Repeat 2   > timeplate_1_0    100X100; //V1361 S9881 cycle 13374-13375 | cycle13374:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 58 | cycle13375:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 59 | vector 1362      cycle 13374-13375
             > timeplate_1_0    101X100; //V1362 S9886 cycle 13376 | cycle13376:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 60 | vector 1363      cycle 13376
             > timeplate_1_0    100X100; //V1363 S9891 cycle 13377 | cycle13377:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 61 | vector 1364      cycle 13377
             > timeplate_1_0    110X100; //V1364 S9896 cycle 13378 | cycle13378:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 62 | vector 1365      cycle 13378
             > timeplate_1_0    110X100; //V1365 S9901 cycle 13379 | cycle13379:JTAG_TCK=0 | vector 1366      cycle 13379
             > timeplate_1_0    100X100; //V1366 S9907 cycle 13380 | cycle13380:JTAG_TCK=0 | vector 1367      cycle 13380
  Repeat 150  > timeplate_1_0    100X100; //V1367 S9917 cycle 13381-13530 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle13381-13530:JTAG_TCK=0 | vector 1368      cycle 13381-13530
             > timeplate_1_0    100X100; //V1368 S9932 cycle 13531 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_1_ctrlsignal_ir | -shift_in   63'b0_0_1_1_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_1_ctrlsignal_ir,ShiftInValue=001101111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_1_ctrlsignal_ir=0000000011010100)! | cycle13531:JTAG_TCK=0 | vector 1369      cycle 13531
  Repeat 2   > timeplate_1_0    110X100; //V1369 S9937 cycle 13532-13533 | cycle13532-13533:JTAG_TCK=0 | vector 1370      cycle 13532-13533
  Repeat 2   > timeplate_1_0    100X100; //V1370 S9943 cycle 13534-13535 | cycle13534-13535:JTAG_TCK=0 | vector 1371      cycle 13534-13535
             > timeplate_1_0    100H100; //V1371 S9949 cycle 13536 | shift in instruction(lmag_srd_top_hilink_1_ctrlsignal_ir=0000000011010100)! | cycle13536:JTAG_TCK=0 | vector 1372      cycle 13536
             > timeplate_1_0    100L100; //V1372 S9954 cycle 13537 | cycle13537:JTAG_TCK=0 | vector 1373      cycle 13537
             > timeplate_1_0    101L100; //V1373 S9959 cycle 13538 | cycle13538:JTAG_TCK=0 | vector 1374      cycle 13538
             > timeplate_1_0    100L100; //V1374 S9964 cycle 13539 | cycle13539:JTAG_TCK=0 | vector 1375      cycle 13539
             > timeplate_1_0    101L100; //V1375 S9969 cycle 13540 | cycle13540:JTAG_TCK=0 | vector 1376      cycle 13540
             > timeplate_1_0    100L100; //V1376 S9974 cycle 13541 | cycle13541:JTAG_TCK=0 | vector 1377      cycle 13541
  Repeat 2   > timeplate_1_0    101L100; //V1377 S9979 cycle 13542-13543 | cycle13542-13543:JTAG_TCK=0 | vector 1378      cycle 13542-13543
  Repeat 7   > timeplate_1_0    100L100; //V1378 S9984 cycle 13544-13550 | cycle13544-13550:JTAG_TCK=0 | vector 1379      cycle 13544-13550
             > timeplate_1_0    110L100; //V1379 S9989 cycle 13551 | cycle13551:JTAG_TCK=0 | vector 1380      cycle 13551
             > timeplate_1_0    110X100; //V1380 S9994 cycle 13552 | cycle13552:JTAG_TCK=0 | vector 1381      cycle 13552
             > timeplate_1_0    100X100; //V1381 S10000 cycle 13553 | cycle13553:JTAG_TCK=0 | vector 1382      cycle 13553
             > timeplate_1_0    100X100; //V1382 S10006 cycle 13554 | Shift lmag_srd_top_hilink_1_ctrlsignal(InData=001101111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle13554:JTAG_TCK=0 | vector 1383      cycle 13554
             > timeplate_1_0    110X100; //V1383 S10011 cycle 13555 | cycle13555:JTAG_TCK=0 | vector 1384      cycle 13555
  Repeat 2   > timeplate_1_0    100X100; //V1384 S10016 cycle 13556-13557 | cycle13556-13557:JTAG_TCK=0 | vector 1385      cycle 13556-13557
  Repeat 34  > timeplate_1_0    100X100; //V1385 S10054 cycle 13558-13591 | cycle13558:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 0 | cycle13559:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 1 | cycle13560:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 2 | cycle13561:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 3 | cycle13562:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 4 | cycle13563:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 5 | cycle13564:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 6 | cycle13565:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 7 | cycle13566:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 8 | cycle13567:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 9 | cycle13568:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 10 | cycle13569:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 11 | cycle13570:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 12 | cycle13571:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 13 | cycle13572:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 14 | cycle13573:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 15 | cycle13574:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 16 | cycle13575:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 17 | cycle13576:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 18 | cycle13577:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 19 | cycle13578:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 20 | cycle13579:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 21 | cycle13580:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 22 | cycle13581:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 23 | cycle13582:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V1386 S10073 cycle 13592-13606 | cycle13592:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 34 | cycle13593:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 35 | cycle13594:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 36 | cycle13595:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 37 | cycle13596:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 38 | cycle13597:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 39 | cycle13598:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 40 | cycle13599:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 41 | cycle13600:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 42 | cycle13601:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 43 | cycle13602:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 44 | cycle13603:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 45 | cycle13604:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 46 | cycle13605:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 47 | cycle13606:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 48 | vector 1387      cycle 13592-13606
  Repeat 9   > timeplate_1_0    101X100; //V1387 S10086 cycle 13607-13615 | cycle13607:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 49 | cycle13608:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 50 | cycle13609:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 51 | cycle13610:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 52 | cycle13611:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 53 | cycle13612:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 54 | cycle13613:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 55 | cycle13614:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 56 | cycle13615:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 57 | vector 1388      cycle 13607-13615
             > timeplate_1_0    100X100; //V1388 S10091 cycle 13616 | cycle13616:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 58 | vector 1389      cycle 13616
  Repeat 2   > timeplate_1_0    101X100; //V1389 S10097 cycle 13617-13618 | cycle13617:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 59 | cycle13618:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 60 | vector 1390      cycle 13617-13618
             > timeplate_1_0    100X100; //V1390 S10102 cycle 13619 | cycle13619:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 61 | vector 1391      cycle 13619
             > timeplate_1_0    110X100; //V1391 S10107 cycle 13620 | cycle13620:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_1_ctrlsignal; Bit Num: 62 | vector 1392      cycle 13620
             > timeplate_1_0    110X100; //V1392 S10112 cycle 13621 | cycle13621:JTAG_TCK=0 | vector 1393      cycle 13621
             > timeplate_1_0    100X100; //V1393 S10118 cycle 13622 | cycle13622:JTAG_TCK=0 | vector 1394      cycle 13622
  Repeat 3000  > timeplate_1_0    100X100; //V1394 S10128 cycle 13623-16622 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle13623-16622:JTAG_TCK=0 | vector 1395      cycle 13623-16622
             > timeplate_1_0    100X100; //V1395 S10144 cycle 16623 | U_SRD8B_0 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_0_ctrlsignal_ir | -shift_in   63'b0_0_1_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_0_ctrlsignal_ir,ShiftInValue=001001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_0_ctrlsignal_ir=0000000011010001)! | cycle16623:JTAG_TCK=0 | vector 1396      cycle 16623
  Repeat 2   > timeplate_1_0    110X100; //V1396 S10149 cycle 16624-16625 | cycle16624-16625:JTAG_TCK=0 | vector 1397      cycle 16624-16625
  Repeat 2   > timeplate_1_0    100X100; //V1397 S10155 cycle 16626-16627 | cycle16626-16627:JTAG_TCK=0 | vector 1398      cycle 16626-16627
             > timeplate_1_0    101H100; //V1398 S10161 cycle 16628 | shift in instruction(lmag_srd_top_hilink_0_ctrlsignal_ir=0000000011010001)! | cycle16628:JTAG_TCK=0 | vector 1399      cycle 16628
  Repeat 3   > timeplate_1_0    100L100; //V1399 S10166 cycle 16629-16631 | cycle16629-16631:JTAG_TCK=0 | vector 1400      cycle 16629-16631
             > timeplate_1_0    101L100; //V1400 S10171 cycle 16632 | cycle16632:JTAG_TCK=0 | vector 1401      cycle 16632
             > timeplate_1_0    100L100; //V1401 S10176 cycle 16633 | cycle16633:JTAG_TCK=0 | vector 1402      cycle 16633
  Repeat 2   > timeplate_1_0    101L100; //V1402 S10181 cycle 16634-16635 | cycle16634-16635:JTAG_TCK=0 | vector 1403      cycle 16634-16635
  Repeat 7   > timeplate_1_0    100L100; //V1403 S10186 cycle 16636-16642 | cycle16636-16642:JTAG_TCK=0 | vector 1404      cycle 16636-16642
             > timeplate_1_0    110L100; //V1404 S10191 cycle 16643 | cycle16643:JTAG_TCK=0 | vector 1405      cycle 16643
             > timeplate_1_0    110X100; //V1405 S10196 cycle 16644 | cycle16644:JTAG_TCK=0 | vector 1406      cycle 16644
             > timeplate_1_0    100X100; //V1406 S10202 cycle 16645 | cycle16645:JTAG_TCK=0 | vector 1407      cycle 16645
             > timeplate_1_0    100X100; //V1407 S10208 cycle 16646 | Shift lmag_srd_top_hilink_0_ctrlsignal(InData=001001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle16646:JTAG_TCK=0 | vector 1408      cycle 16646
             > timeplate_1_0    110X100; //V1408 S10213 cycle 16647 | cycle16647:JTAG_TCK=0 | vector 1409      cycle 16647
  Repeat 2   > timeplate_1_0    100X100; //V1409 S10218 cycle 16648-16649 | cycle16648-16649:JTAG_TCK=0 | vector 1410      cycle 16648-16649
  Repeat 34  > timeplate_1_0    100X100; //V1410 S10256 cycle 16650-16683 | cycle16650:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 0 | cycle16651:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 1 | cycle16652:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 2 | cycle16653:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 3 | cycle16654:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 4 | cycle16655:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 5 | cycle16656:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 6 | cycle16657:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 7 | cycle16658:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 8 | cycle16659:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 9 | cycle16660:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 10 | cycle16661:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 11 | cycle16662:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 12 | cycle16663:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 13 | cycle16664:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 14 | cycle16665:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 15 | cycle16666:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 16 | cycle16667:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 17 | cycle16668:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 18 | cycle16669:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 19 | cycle16670:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 20 | cycle16671:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 21 | cycle16672:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 22 | cycle16673:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 23 | cycle16674:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V1411 S10275 cycle 16684-16698 | cycle16684:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 34 | cycle16685:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 35 | cycle16686:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 36 | cycle16687:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 37 | cycle16688:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 38 | cycle16689:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 39 | cycle16690:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 40 | cycle16691:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 41 | cycle16692:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 42 | cycle16693:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 43 | cycle16694:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 44 | cycle16695:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 45 | cycle16696:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 46 | cycle16697:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 47 | cycle16698:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 48 | vector 1412      cycle 16684-16698
  Repeat 9   > timeplate_1_0    101X100; //V1412 S10288 cycle 16699-16707 | cycle16699:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 49 | cycle16700:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 50 | cycle16701:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 51 | cycle16702:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 52 | cycle16703:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 53 | cycle16704:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 54 | cycle16705:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 55 | cycle16706:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 56 | cycle16707:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 57 | vector 1413      cycle 16699-16707
  Repeat 2   > timeplate_1_0    100X100; //V1413 S10294 cycle 16708-16709 | cycle16708:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 58 | cycle16709:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 59 | vector 1414      cycle 16708-16709
             > timeplate_1_0    101X100; //V1414 S10299 cycle 16710 | cycle16710:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 60 | vector 1415      cycle 16710
             > timeplate_1_0    100X100; //V1415 S10304 cycle 16711 | cycle16711:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 61 | vector 1416      cycle 16711
             > timeplate_1_0    110X100; //V1416 S10309 cycle 16712 | cycle16712:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 62 | vector 1417      cycle 16712
             > timeplate_1_0    110X100; //V1417 S10314 cycle 16713 | cycle16713:JTAG_TCK=0 | vector 1418      cycle 16713
             > timeplate_1_0    100X100; //V1418 S10320 cycle 16714 | cycle16714:JTAG_TCK=0 | vector 1419      cycle 16714
  Repeat 150  > timeplate_1_0    100X100; //V1419 S10330 cycle 16715-16864 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle16715-16864:JTAG_TCK=0 | vector 1420      cycle 16715-16864
             > timeplate_1_0    100X100; //V1420 S10345 cycle 16865 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_0_ctrlsignal_ir | -shift_in   63'b0_0_1_1_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_0_ctrlsignal_ir,ShiftInValue=001101111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_0_ctrlsignal_ir=0000000011010001)! | cycle16865:JTAG_TCK=0 | vector 1421      cycle 16865
  Repeat 2   > timeplate_1_0    110X100; //V1421 S10350 cycle 16866-16867 | cycle16866-16867:JTAG_TCK=0 | vector 1422      cycle 16866-16867
  Repeat 2   > timeplate_1_0    100X100; //V1422 S10356 cycle 16868-16869 | cycle16868-16869:JTAG_TCK=0 | vector 1423      cycle 16868-16869
             > timeplate_1_0    101H100; //V1423 S10362 cycle 16870 | shift in instruction(lmag_srd_top_hilink_0_ctrlsignal_ir=0000000011010001)! | cycle16870:JTAG_TCK=0 | vector 1424      cycle 16870
  Repeat 3   > timeplate_1_0    100L100; //V1424 S10367 cycle 16871-16873 | cycle16871-16873:JTAG_TCK=0 | vector 1425      cycle 16871-16873
             > timeplate_1_0    101L100; //V1425 S10372 cycle 16874 | cycle16874:JTAG_TCK=0 | vector 1426      cycle 16874
             > timeplate_1_0    100L100; //V1426 S10377 cycle 16875 | cycle16875:JTAG_TCK=0 | vector 1427      cycle 16875
  Repeat 2   > timeplate_1_0    101L100; //V1427 S10382 cycle 16876-16877 | cycle16876-16877:JTAG_TCK=0 | vector 1428      cycle 16876-16877
  Repeat 7   > timeplate_1_0    100L100; //V1428 S10387 cycle 16878-16884 | cycle16878-16884:JTAG_TCK=0 | vector 1429      cycle 16878-16884
             > timeplate_1_0    110L100; //V1429 S10392 cycle 16885 | cycle16885:JTAG_TCK=0 | vector 1430      cycle 16885
             > timeplate_1_0    110X100; //V1430 S10397 cycle 16886 | cycle16886:JTAG_TCK=0 | vector 1431      cycle 16886
             > timeplate_1_0    100X100; //V1431 S10403 cycle 16887 | cycle16887:JTAG_TCK=0 | vector 1432      cycle 16887
             > timeplate_1_0    100X100; //V1432 S10409 cycle 16888 | Shift lmag_srd_top_hilink_0_ctrlsignal(InData=001101111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle16888:JTAG_TCK=0 | vector 1433      cycle 16888
             > timeplate_1_0    110X100; //V1433 S10414 cycle 16889 | cycle16889:JTAG_TCK=0 | vector 1434      cycle 16889
  Repeat 2   > timeplate_1_0    100X100; //V1434 S10419 cycle 16890-16891 | cycle16890-16891:JTAG_TCK=0 | vector 1435      cycle 16890-16891
  Repeat 34  > timeplate_1_0    100X100; //V1435 S10457 cycle 16892-16925 | cycle16892:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 0 | cycle16893:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 1 | cycle16894:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 2 | cycle16895:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 3 | cycle16896:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 4 | cycle16897:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 5 | cycle16898:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 6 | cycle16899:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 7 | cycle16900:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 8 | cycle16901:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 9 | cycle16902:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 10 | cycle16903:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 11 | cycle16904:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 12 | cycle16905:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 13 | cycle16906:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 14 | cycle16907:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 15 | cycle16908:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 16 | cycle16909:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 17 | cycle16910:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 18 | cycle16911:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 19 | cycle16912:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 20 | cycle16913:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 21 | cycle16914:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 22 | cycle16915:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 23 | cycle16916:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V1436 S10476 cycle 16926-16940 | cycle16926:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 34 | cycle16927:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 35 | cycle16928:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 36 | cycle16929:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 37 | cycle16930:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 38 | cycle16931:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 39 | cycle16932:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 40 | cycle16933:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 41 | cycle16934:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 42 | cycle16935:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 43 | cycle16936:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 44 | cycle16937:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 45 | cycle16938:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 46 | cycle16939:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 47 | cycle16940:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 48 | vector 1437      cycle 16926-16940
  Repeat 9   > timeplate_1_0    101X100; //V1437 S10489 cycle 16941-16949 | cycle16941:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 49 | cycle16942:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 50 | cycle16943:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 51 | cycle16944:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 52 | cycle16945:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 53 | cycle16946:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 54 | cycle16947:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 55 | cycle16948:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 56 | cycle16949:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 57 | vector 1438      cycle 16941-16949
             > timeplate_1_0    100X100; //V1438 S10494 cycle 16950 | cycle16950:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 58 | vector 1439      cycle 16950
  Repeat 2   > timeplate_1_0    101X100; //V1439 S10500 cycle 16951-16952 | cycle16951:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 59 | cycle16952:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 60 | vector 1440      cycle 16951-16952
             > timeplate_1_0    100X100; //V1440 S10505 cycle 16953 | cycle16953:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 61 | vector 1441      cycle 16953
             > timeplate_1_0    110X100; //V1441 S10510 cycle 16954 | cycle16954:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_0_ctrlsignal; Bit Num: 62 | vector 1442      cycle 16954
             > timeplate_1_0    110X100; //V1442 S10515 cycle 16955 | cycle16955:JTAG_TCK=0 | vector 1443      cycle 16955
             > timeplate_1_0    100X100; //V1443 S10521 cycle 16956 | cycle16956:JTAG_TCK=0 | vector 1444      cycle 16956
  Repeat 3000  > timeplate_1_0    100X100; //V1444 S10531 cycle 16957-19956 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle16957-19956:JTAG_TCK=0 | vector 1445      cycle 16957-19956
             > timeplate_1_0    100X100; //V1445 S10548 cycle 19957 | configuration order:4-->5-->6-->7 | U_SRD4B_5 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_5_ctrlsignal_ir | -shift_in   35'b0_0_1_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_5_ctrlsignal_ir,ShiftInValue=00100111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_5_ctrlsignal_ir=0000000011100000)! | cycle19957:JTAG_TCK=0 | vector 1446      cycle 19957
  Repeat 2   > timeplate_1_0    110X100; //V1446 S10553 cycle 19958-19959 | cycle19958-19959:JTAG_TCK=0 | vector 1447      cycle 19958-19959
  Repeat 2   > timeplate_1_0    100X100; //V1447 S10559 cycle 19960-19961 | cycle19960-19961:JTAG_TCK=0 | vector 1448      cycle 19960-19961
             > timeplate_1_0    100H100; //V1448 S10565 cycle 19962 | shift in instruction(lmag_srd_top_hilink_5_ctrlsignal_ir=0000000011100000)! | cycle19962:JTAG_TCK=0 | vector 1449      cycle 19962
  Repeat 4   > timeplate_1_0    100L100; //V1449 S10570 cycle 19963-19966 | cycle19963-19966:JTAG_TCK=0 | vector 1450      cycle 19963-19966
  Repeat 3   > timeplate_1_0    101L100; //V1450 S10575 cycle 19967-19969 | cycle19967-19969:JTAG_TCK=0 | vector 1451      cycle 19967-19969
  Repeat 7   > timeplate_1_0    100L100; //V1451 S10580 cycle 19970-19976 | cycle19970-19976:JTAG_TCK=0 | vector 1452      cycle 19970-19976
             > timeplate_1_0    110L100; //V1452 S10585 cycle 19977 | cycle19977:JTAG_TCK=0 | vector 1453      cycle 19977
             > timeplate_1_0    110X100; //V1453 S10590 cycle 19978 | cycle19978:JTAG_TCK=0 | vector 1454      cycle 19978
             > timeplate_1_0    100X100; //V1454 S10596 cycle 19979 | cycle19979:JTAG_TCK=0 | vector 1455      cycle 19979
             > timeplate_1_0    100X100; //V1455 S10602 cycle 19980 | Shift lmag_srd_top_hilink_5_ctrlsignal(InData=00100111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle19980:JTAG_TCK=0 | vector 1456      cycle 19980
             > timeplate_1_0    110X100; //V1456 S10607 cycle 19981 | cycle19981:JTAG_TCK=0 | vector 1457      cycle 19981
  Repeat 2   > timeplate_1_0    100X100; //V1457 S10612 cycle 19982-19983 | cycle19982-19983:JTAG_TCK=0 | vector 1458      cycle 19982-19983
  Repeat 25  > timeplate_1_0    100X100; //V1458 S10641 cycle 19984-20008 | cycle19984:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 0 | cycle19985:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 1 | cycle19986:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 2 | cycle19987:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 3 | cycle19988:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 4 | cycle19989:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 5 | cycle19990:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 6 | cycle19991:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 7 | cycle19992:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 8 | cycle19993:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 9 | cycle19994:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 10 | cycle19995:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 11 | cycle19996:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 12 | cycle19997:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 13 | cycle19998:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 14 | cycle19999:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 15 | cycle20000:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 16 | cycle20001:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 17 | cycle20002:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 18 | cycle20003:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 19 | cycle20004:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 20 | cycle20005:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 21 | cycle20006:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 22 | cycle20007:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 23 | cycle20008:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1459 S10650 cycle 20009-20013 | cycle20009:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 25 | cycle20010:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 26 | cycle20011:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 27 | cycle20012:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 28 | cycle20013:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 29 | vector 1460      cycle 20009-20013
  Repeat 2   > timeplate_1_0    100X100; //V1460 S10656 cycle 20014-20015 | cycle20014:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 30 | cycle20015:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 31 | vector 1461      cycle 20014-20015
             > timeplate_1_0    101X100; //V1461 S10661 cycle 20016 | cycle20016:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 32 | vector 1462      cycle 20016
             > timeplate_1_0    100X100; //V1462 S10666 cycle 20017 | cycle20017:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 33 | vector 1463      cycle 20017
             > timeplate_1_0    110X100; //V1463 S10671 cycle 20018 | cycle20018:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 34 | vector 1464      cycle 20018
             > timeplate_1_0    110X100; //V1464 S10676 cycle 20019 | cycle20019:JTAG_TCK=0 | vector 1465      cycle 20019
             > timeplate_1_0    100X100; //V1465 S10682 cycle 20020 | cycle20020:JTAG_TCK=0 | vector 1466      cycle 20020
  Repeat 150  > timeplate_1_0    100X100; //V1466 S10692 cycle 20021-20170 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle20021-20170:JTAG_TCK=0 | vector 1467      cycle 20021-20170
             > timeplate_1_0    100X100; //V1467 S10707 cycle 20171 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_5_ctrlsignal_ir | -shift_in   35'b0_0_1_1_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_5_ctrlsignal_ir,ShiftInValue=00110111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_5_ctrlsignal_ir=0000000011100000)! | cycle20171:JTAG_TCK=0 | vector 1468      cycle 20171
  Repeat 2   > timeplate_1_0    110X100; //V1468 S10712 cycle 20172-20173 | cycle20172-20173:JTAG_TCK=0 | vector 1469      cycle 20172-20173
  Repeat 2   > timeplate_1_0    100X100; //V1469 S10718 cycle 20174-20175 | cycle20174-20175:JTAG_TCK=0 | vector 1470      cycle 20174-20175
             > timeplate_1_0    100H100; //V1470 S10724 cycle 20176 | shift in instruction(lmag_srd_top_hilink_5_ctrlsignal_ir=0000000011100000)! | cycle20176:JTAG_TCK=0 | vector 1471      cycle 20176
  Repeat 4   > timeplate_1_0    100L100; //V1471 S10729 cycle 20177-20180 | cycle20177-20180:JTAG_TCK=0 | vector 1472      cycle 20177-20180
  Repeat 3   > timeplate_1_0    101L100; //V1472 S10734 cycle 20181-20183 | cycle20181-20183:JTAG_TCK=0 | vector 1473      cycle 20181-20183
  Repeat 7   > timeplate_1_0    100L100; //V1473 S10739 cycle 20184-20190 | cycle20184-20190:JTAG_TCK=0 | vector 1474      cycle 20184-20190
             > timeplate_1_0    110L100; //V1474 S10744 cycle 20191 | cycle20191:JTAG_TCK=0 | vector 1475      cycle 20191
             > timeplate_1_0    110X100; //V1475 S10749 cycle 20192 | cycle20192:JTAG_TCK=0 | vector 1476      cycle 20192
             > timeplate_1_0    100X100; //V1476 S10755 cycle 20193 | cycle20193:JTAG_TCK=0 | vector 1477      cycle 20193
             > timeplate_1_0    100X100; //V1477 S10761 cycle 20194 | Shift lmag_srd_top_hilink_5_ctrlsignal(InData=00110111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle20194:JTAG_TCK=0 | vector 1478      cycle 20194
             > timeplate_1_0    110X100; //V1478 S10766 cycle 20195 | cycle20195:JTAG_TCK=0 | vector 1479      cycle 20195
  Repeat 2   > timeplate_1_0    100X100; //V1479 S10771 cycle 20196-20197 | cycle20196-20197:JTAG_TCK=0 | vector 1480      cycle 20196-20197
  Repeat 25  > timeplate_1_0    100X100; //V1480 S10800 cycle 20198-20222 | cycle20198:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 0 | cycle20199:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 1 | cycle20200:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 2 | cycle20201:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 3 | cycle20202:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 4 | cycle20203:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 5 | cycle20204:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 6 | cycle20205:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 7 | cycle20206:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 8 | cycle20207:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 9 | cycle20208:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 10 | cycle20209:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 11 | cycle20210:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 12 | cycle20211:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 13 | cycle20212:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 14 | cycle20213:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 15 | cycle20214:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 16 | cycle20215:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 17 | cycle20216:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 18 | cycle20217:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 19 | cycle20218:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 20 | cycle20219:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 21 | cycle20220:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 22 | cycle20221:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 23 | cycle20222:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1481 S10809 cycle 20223-20227 | cycle20223:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 25 | cycle20224:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 26 | cycle20225:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 27 | cycle20226:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 28 | cycle20227:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 29 | vector 1482      cycle 20223-20227
             > timeplate_1_0    100X100; //V1482 S10814 cycle 20228 | cycle20228:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 30 | vector 1483      cycle 20228
  Repeat 2   > timeplate_1_0    101X100; //V1483 S10820 cycle 20229-20230 | cycle20229:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 31 | cycle20230:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 32 | vector 1484      cycle 20229-20230
             > timeplate_1_0    100X100; //V1484 S10825 cycle 20231 | cycle20231:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 33 | vector 1485      cycle 20231
             > timeplate_1_0    110X100; //V1485 S10830 cycle 20232 | cycle20232:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_5_ctrlsignal; Bit Num: 34 | vector 1486      cycle 20232
             > timeplate_1_0    110X100; //V1486 S10835 cycle 20233 | cycle20233:JTAG_TCK=0 | vector 1487      cycle 20233
             > timeplate_1_0    100X100; //V1487 S10841 cycle 20234 | cycle20234:JTAG_TCK=0 | vector 1488      cycle 20234
  Repeat 3000  > timeplate_1_0    100X100; //V1488 S10851 cycle 20235-23234 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle20235-23234:JTAG_TCK=0 | vector 1489      cycle 20235-23234
             > timeplate_1_0    100X100; //V1489 S10867 cycle 23235 | U_SRD4B_6 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_6_ctrlsignal_ir | -shift_in   35'b0_0_1_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_6_ctrlsignal_ir,ShiftInValue=00100111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_6_ctrlsignal_ir=0000000011100011)! | cycle23235:JTAG_TCK=0 | vector 1490      cycle 23235
  Repeat 2   > timeplate_1_0    110X100; //V1490 S10872 cycle 23236-23237 | cycle23236-23237:JTAG_TCK=0 | vector 1491      cycle 23236-23237
  Repeat 2   > timeplate_1_0    100X100; //V1491 S10878 cycle 23238-23239 | cycle23238-23239:JTAG_TCK=0 | vector 1492      cycle 23238-23239
             > timeplate_1_0    101H100; //V1492 S10884 cycle 23240 | shift in instruction(lmag_srd_top_hilink_6_ctrlsignal_ir=0000000011100011)! | cycle23240:JTAG_TCK=0 | vector 1493      cycle 23240
             > timeplate_1_0    101L100; //V1493 S10889 cycle 23241 | cycle23241:JTAG_TCK=0 | vector 1494      cycle 23241
  Repeat 3   > timeplate_1_0    100L100; //V1494 S10894 cycle 23242-23244 | cycle23242-23244:JTAG_TCK=0 | vector 1495      cycle 23242-23244
  Repeat 3   > timeplate_1_0    101L100; //V1495 S10899 cycle 23245-23247 | cycle23245-23247:JTAG_TCK=0 | vector 1496      cycle 23245-23247
  Repeat 7   > timeplate_1_0    100L100; //V1496 S10904 cycle 23248-23254 | cycle23248-23254:JTAG_TCK=0 | vector 1497      cycle 23248-23254
             > timeplate_1_0    110L100; //V1497 S10909 cycle 23255 | cycle23255:JTAG_TCK=0 | vector 1498      cycle 23255
             > timeplate_1_0    110X100; //V1498 S10914 cycle 23256 | cycle23256:JTAG_TCK=0 | vector 1499      cycle 23256
             > timeplate_1_0    100X100; //V1499 S10920 cycle 23257 | cycle23257:JTAG_TCK=0 | vector 1500      cycle 23257
             > timeplate_1_0    100X100; //V1500 S10926 cycle 23258 | Shift lmag_srd_top_hilink_6_ctrlsignal(InData=00100111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle23258:JTAG_TCK=0 | vector 1501      cycle 23258
             > timeplate_1_0    110X100; //V1501 S10931 cycle 23259 | cycle23259:JTAG_TCK=0 | vector 1502      cycle 23259
  Repeat 2   > timeplate_1_0    100X100; //V1502 S10936 cycle 23260-23261 | cycle23260-23261:JTAG_TCK=0 | vector 1503      cycle 23260-23261
  Repeat 25  > timeplate_1_0    100X100; //V1503 S10965 cycle 23262-23286 | cycle23262:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 0 | cycle23263:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 1 | cycle23264:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 2 | cycle23265:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 3 | cycle23266:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 4 | cycle23267:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 5 | cycle23268:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 6 | cycle23269:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 7 | cycle23270:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 8 | cycle23271:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 9 | cycle23272:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 10 | cycle23273:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 11 | cycle23274:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 12 | cycle23275:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 13 | cycle23276:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 14 | cycle23277:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 15 | cycle23278:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 16 | cycle23279:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 17 | cycle23280:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 18 | cycle23281:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 19 | cycle23282:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 20 | cycle23283:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 21 | cycle23284:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 22 | cycle23285:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 23 | cycle23286:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1504 S10974 cycle 23287-23291 | cycle23287:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 25 | cycle23288:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 26 | cycle23289:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 27 | cycle23290:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 28 | cycle23291:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 29 | vector 1505      cycle 23287-23291
  Repeat 2   > timeplate_1_0    100X100; //V1505 S10980 cycle 23292-23293 | cycle23292:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 30 | cycle23293:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 31 | vector 1506      cycle 23292-23293
             > timeplate_1_0    101X100; //V1506 S10985 cycle 23294 | cycle23294:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 32 | vector 1507      cycle 23294
             > timeplate_1_0    100X100; //V1507 S10990 cycle 23295 | cycle23295:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 33 | vector 1508      cycle 23295
             > timeplate_1_0    110X100; //V1508 S10995 cycle 23296 | cycle23296:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 34 | vector 1509      cycle 23296
             > timeplate_1_0    110X100; //V1509 S11000 cycle 23297 | cycle23297:JTAG_TCK=0 | vector 1510      cycle 23297
             > timeplate_1_0    100X100; //V1510 S11006 cycle 23298 | cycle23298:JTAG_TCK=0 | vector 1511      cycle 23298
  Repeat 150  > timeplate_1_0    100X100; //V1511 S11016 cycle 23299-23448 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle23299-23448:JTAG_TCK=0 | vector 1512      cycle 23299-23448
             > timeplate_1_0    100X100; //V1512 S11031 cycle 23449 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_6_ctrlsignal_ir | -shift_in   35'b0_0_1_1_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_6_ctrlsignal_ir,ShiftInValue=00110111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_6_ctrlsignal_ir=0000000011100011)! | cycle23449:JTAG_TCK=0 | vector 1513      cycle 23449
  Repeat 2   > timeplate_1_0    110X100; //V1513 S11036 cycle 23450-23451 | cycle23450-23451:JTAG_TCK=0 | vector 1514      cycle 23450-23451
  Repeat 2   > timeplate_1_0    100X100; //V1514 S11042 cycle 23452-23453 | cycle23452-23453:JTAG_TCK=0 | vector 1515      cycle 23452-23453
             > timeplate_1_0    101H100; //V1515 S11048 cycle 23454 | shift in instruction(lmag_srd_top_hilink_6_ctrlsignal_ir=0000000011100011)! | cycle23454:JTAG_TCK=0 | vector 1516      cycle 23454
             > timeplate_1_0    101L100; //V1516 S11053 cycle 23455 | cycle23455:JTAG_TCK=0 | vector 1517      cycle 23455
  Repeat 3   > timeplate_1_0    100L100; //V1517 S11058 cycle 23456-23458 | cycle23456-23458:JTAG_TCK=0 | vector 1518      cycle 23456-23458
  Repeat 3   > timeplate_1_0    101L100; //V1518 S11063 cycle 23459-23461 | cycle23459-23461:JTAG_TCK=0 | vector 1519      cycle 23459-23461
  Repeat 7   > timeplate_1_0    100L100; //V1519 S11068 cycle 23462-23468 | cycle23462-23468:JTAG_TCK=0 | vector 1520      cycle 23462-23468
             > timeplate_1_0    110L100; //V1520 S11073 cycle 23469 | cycle23469:JTAG_TCK=0 | vector 1521      cycle 23469
             > timeplate_1_0    110X100; //V1521 S11078 cycle 23470 | cycle23470:JTAG_TCK=0 | vector 1522      cycle 23470
             > timeplate_1_0    100X100; //V1522 S11084 cycle 23471 | cycle23471:JTAG_TCK=0 | vector 1523      cycle 23471
             > timeplate_1_0    100X100; //V1523 S11090 cycle 23472 | Shift lmag_srd_top_hilink_6_ctrlsignal(InData=00110111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle23472:JTAG_TCK=0 | vector 1524      cycle 23472
             > timeplate_1_0    110X100; //V1524 S11095 cycle 23473 | cycle23473:JTAG_TCK=0 | vector 1525      cycle 23473
  Repeat 2   > timeplate_1_0    100X100; //V1525 S11100 cycle 23474-23475 | cycle23474-23475:JTAG_TCK=0 | vector 1526      cycle 23474-23475
  Repeat 25  > timeplate_1_0    100X100; //V1526 S11129 cycle 23476-23500 | cycle23476:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 0 | cycle23477:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 1 | cycle23478:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 2 | cycle23479:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 3 | cycle23480:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 4 | cycle23481:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 5 | cycle23482:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 6 | cycle23483:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 7 | cycle23484:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 8 | cycle23485:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 9 | cycle23486:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 10 | cycle23487:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 11 | cycle23488:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 12 | cycle23489:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 13 | cycle23490:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 14 | cycle23491:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 15 | cycle23492:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 16 | cycle23493:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 17 | cycle23494:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 18 | cycle23495:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 19 | cycle23496:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 20 | cycle23497:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 21 | cycle23498:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 22 | cycle23499:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 23 | cycle23500:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1527 S11138 cycle 23501-23505 | cycle23501:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 25 | cycle23502:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 26 | cycle23503:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 27 | cycle23504:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 28 | cycle23505:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 29 | vector 1528      cycle 23501-23505
             > timeplate_1_0    100X100; //V1528 S11143 cycle 23506 | cycle23506:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 30 | vector 1529      cycle 23506
  Repeat 2   > timeplate_1_0    101X100; //V1529 S11149 cycle 23507-23508 | cycle23507:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 31 | cycle23508:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 32 | vector 1530      cycle 23507-23508
             > timeplate_1_0    100X100; //V1530 S11154 cycle 23509 | cycle23509:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 33 | vector 1531      cycle 23509
             > timeplate_1_0    110X100; //V1531 S11159 cycle 23510 | cycle23510:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_6_ctrlsignal; Bit Num: 34 | vector 1532      cycle 23510
             > timeplate_1_0    110X100; //V1532 S11164 cycle 23511 | cycle23511:JTAG_TCK=0 | vector 1533      cycle 23511
             > timeplate_1_0    100X100; //V1533 S11170 cycle 23512 | cycle23512:JTAG_TCK=0 | vector 1534      cycle 23512
  Repeat 3000  > timeplate_1_0    100X100; //V1534 S11180 cycle 23513-26512 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle23513-26512:JTAG_TCK=0 | vector 1535      cycle 23513-26512
             > timeplate_1_0    100X100; //V1535 S11198 cycle 26513 | U_SRD4B_7 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_7_ctrlsignal_ir | -shift_in   35'b0_0_1_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_7_ctrlsignal_ir,ShiftInValue=00100111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_7_ctrlsignal_ir=0000000011100110)! | cycle26513:JTAG_TCK=0 | vector 1536      cycle 26513
  Repeat 2   > timeplate_1_0    110X100; //V1536 S11203 cycle 26514-26515 | cycle26514-26515:JTAG_TCK=0 | vector 1537      cycle 26514-26515
  Repeat 2   > timeplate_1_0    100X100; //V1537 S11209 cycle 26516-26517 | cycle26516-26517:JTAG_TCK=0 | vector 1538      cycle 26516-26517
             > timeplate_1_0    100H100; //V1538 S11215 cycle 26518 | shift in instruction(lmag_srd_top_hilink_7_ctrlsignal_ir=0000000011100110)! | cycle26518:JTAG_TCK=0 | vector 1539      cycle 26518
  Repeat 2   > timeplate_1_0    101L100; //V1539 S11220 cycle 26519-26520 | cycle26519-26520:JTAG_TCK=0 | vector 1540      cycle 26519-26520
  Repeat 2   > timeplate_1_0    100L100; //V1540 S11225 cycle 26521-26522 | cycle26521-26522:JTAG_TCK=0 | vector 1541      cycle 26521-26522
  Repeat 3   > timeplate_1_0    101L100; //V1541 S11230 cycle 26523-26525 | cycle26523-26525:JTAG_TCK=0 | vector 1542      cycle 26523-26525
  Repeat 7   > timeplate_1_0    100L100; //V1542 S11235 cycle 26526-26532 | cycle26526-26532:JTAG_TCK=0 | vector 1543      cycle 26526-26532
             > timeplate_1_0    110L100; //V1543 S11240 cycle 26533 | cycle26533:JTAG_TCK=0 | vector 1544      cycle 26533
             > timeplate_1_0    110X100; //V1544 S11245 cycle 26534 | cycle26534:JTAG_TCK=0 | vector 1545      cycle 26534
             > timeplate_1_0    100X100; //V1545 S11251 cycle 26535 | cycle26535:JTAG_TCK=0 | vector 1546      cycle 26535
             > timeplate_1_0    100X100; //V1546 S11257 cycle 26536 | Shift lmag_srd_top_hilink_7_ctrlsignal(InData=00100111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle26536:JTAG_TCK=0 | vector 1547      cycle 26536
             > timeplate_1_0    110X100; //V1547 S11262 cycle 26537 | cycle26537:JTAG_TCK=0 | vector 1548      cycle 26537
  Repeat 2   > timeplate_1_0    100X100; //V1548 S11267 cycle 26538-26539 | cycle26538-26539:JTAG_TCK=0 | vector 1549      cycle 26538-26539
  Repeat 25  > timeplate_1_0    100X100; //V1549 S11296 cycle 26540-26564 | cycle26540:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 0 | cycle26541:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 1 | cycle26542:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 2 | cycle26543:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 3 | cycle26544:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 4 | cycle26545:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 5 | cycle26546:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 6 | cycle26547:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 7 | cycle26548:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 8 | cycle26549:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 9 | cycle26550:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 10 | cycle26551:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 11 | cycle26552:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 12 | cycle26553:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 13 | cycle26554:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 14 | cycle26555:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 15 | cycle26556:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 16 | cycle26557:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 17 | cycle26558:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 18 | cycle26559:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 19 | cycle26560:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 20 | cycle26561:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 21 | cycle26562:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 22 | cycle26563:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 23 | cycle26564:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1550 S11305 cycle 26565-26569 | cycle26565:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 25 | cycle26566:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 26 | cycle26567:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 27 | cycle26568:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 28 | cycle26569:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 29 | vector 1551      cycle 26565-26569
  Repeat 2   > timeplate_1_0    100X100; //V1551 S11311 cycle 26570-26571 | cycle26570:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 30 | cycle26571:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 31 | vector 1552      cycle 26570-26571
             > timeplate_1_0    101X100; //V1552 S11316 cycle 26572 | cycle26572:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 32 | vector 1553      cycle 26572
             > timeplate_1_0    100X100; //V1553 S11321 cycle 26573 | cycle26573:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 33 | vector 1554      cycle 26573
             > timeplate_1_0    110X100; //V1554 S11326 cycle 26574 | cycle26574:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 34 | vector 1555      cycle 26574
             > timeplate_1_0    110X100; //V1555 S11331 cycle 26575 | cycle26575:JTAG_TCK=0 | vector 1556      cycle 26575
             > timeplate_1_0    100X100; //V1556 S11337 cycle 26576 | cycle26576:JTAG_TCK=0 | vector 1557      cycle 26576
  Repeat 150  > timeplate_1_0    100X100; //V1557 S11347 cycle 26577-26726 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle26577-26726:JTAG_TCK=0 | vector 1558      cycle 26577-26726
             > timeplate_1_0    100X100; //V1558 S11362 cycle 26727 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr lmag_srd_top_hilink_7_ctrlsignal_ir | -shift_in   35'b0_0_1_1_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=lmag_srd_top_hilink_7_ctrlsignal_ir,ShiftInValue=00110111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(lmag_srd_top_hilink_7_ctrlsignal_ir=0000000011100110)! | cycle26727:JTAG_TCK=0 | vector 1559      cycle 26727
  Repeat 2   > timeplate_1_0    110X100; //V1559 S11367 cycle 26728-26729 | cycle26728-26729:JTAG_TCK=0 | vector 1560      cycle 26728-26729
  Repeat 2   > timeplate_1_0    100X100; //V1560 S11373 cycle 26730-26731 | cycle26730-26731:JTAG_TCK=0 | vector 1561      cycle 26730-26731
             > timeplate_1_0    100H100; //V1561 S11379 cycle 26732 | shift in instruction(lmag_srd_top_hilink_7_ctrlsignal_ir=0000000011100110)! | cycle26732:JTAG_TCK=0 | vector 1562      cycle 26732
  Repeat 2   > timeplate_1_0    101L100; //V1562 S11384 cycle 26733-26734 | cycle26733-26734:JTAG_TCK=0 | vector 1563      cycle 26733-26734
  Repeat 2   > timeplate_1_0    100L100; //V1563 S11389 cycle 26735-26736 | cycle26735-26736:JTAG_TCK=0 | vector 1564      cycle 26735-26736
  Repeat 3   > timeplate_1_0    101L100; //V1564 S11394 cycle 26737-26739 | cycle26737-26739:JTAG_TCK=0 | vector 1565      cycle 26737-26739
  Repeat 7   > timeplate_1_0    100L100; //V1565 S11399 cycle 26740-26746 | cycle26740-26746:JTAG_TCK=0 | vector 1566      cycle 26740-26746
             > timeplate_1_0    110L100; //V1566 S11404 cycle 26747 | cycle26747:JTAG_TCK=0 | vector 1567      cycle 26747
             > timeplate_1_0    110X100; //V1567 S11409 cycle 26748 | cycle26748:JTAG_TCK=0 | vector 1568      cycle 26748
             > timeplate_1_0    100X100; //V1568 S11415 cycle 26749 | cycle26749:JTAG_TCK=0 | vector 1569      cycle 26749
             > timeplate_1_0    100X100; //V1569 S11421 cycle 26750 | Shift lmag_srd_top_hilink_7_ctrlsignal(InData=00110111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle26750:JTAG_TCK=0 | vector 1570      cycle 26750
             > timeplate_1_0    110X100; //V1570 S11426 cycle 26751 | cycle26751:JTAG_TCK=0 | vector 1571      cycle 26751
  Repeat 2   > timeplate_1_0    100X100; //V1571 S11431 cycle 26752-26753 | cycle26752-26753:JTAG_TCK=0 | vector 1572      cycle 26752-26753
  Repeat 25  > timeplate_1_0    100X100; //V1572 S11460 cycle 26754-26778 | cycle26754:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 0 | cycle26755:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 1 | cycle26756:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 2 | cycle26757:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 3 | cycle26758:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 4 | cycle26759:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 5 | cycle26760:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 6 | cycle26761:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 7 | cycle26762:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 8 | cycle26763:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 9 | cycle26764:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 10 | cycle26765:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 11 | cycle26766:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 12 | cycle26767:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 13 | cycle26768:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 14 | cycle26769:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 15 | cycle26770:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 16 | cycle26771:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 17 | cycle26772:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 18 | cycle26773:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 19 | cycle26774:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 20 | cycle26775:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 21 | cycle26776:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 22 | cycle26777:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 23 | cycle26778:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1573 S11469 cycle 26779-26783 | cycle26779:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 25 | cycle26780:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 26 | cycle26781:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 27 | cycle26782:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 28 | cycle26783:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 29 | vector 1574      cycle 26779-26783
             > timeplate_1_0    100X100; //V1574 S11474 cycle 26784 | cycle26784:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 30 | vector 1575      cycle 26784
  Repeat 2   > timeplate_1_0    101X100; //V1575 S11480 cycle 26785-26786 | cycle26785:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 31 | cycle26786:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 32 | vector 1576      cycle 26785-26786
             > timeplate_1_0    100X100; //V1576 S11485 cycle 26787 | cycle26787:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 33 | vector 1577      cycle 26787
             > timeplate_1_0    110X100; //V1577 S11490 cycle 26788 | cycle26788:JTAG_TCK=0; Reg Name: lmag_srd_top_hilink_7_ctrlsignal; Bit Num: 34 | vector 1578      cycle 26788
             > timeplate_1_0    110X100; //V1578 S11495 cycle 26789 | cycle26789:JTAG_TCK=0 | vector 1579      cycle 26789
             > timeplate_1_0    100X100; //V1579 S11501 cycle 26790 | cycle26790:JTAG_TCK=0 | vector 1580      cycle 26790
  Repeat 3000  > timeplate_1_0    100X100; //V1580 S11511 cycle 26791-29790 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle26791-29790:JTAG_TCK=0 | vector 1581      cycle 26791-29790
             > timeplate_1_0    100X100; //V1581 S11528 cycle 29791 | configuration order:16-->17-->18-->19-->9-->8 | U_SRD4B_16 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_9_ctrlsignal_ir | -shift_in   36'b0_0_0_1_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_9_ctrlsignal_ir,ShiftInValue=000100111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_9_ctrlsignal_ir=0000000100000110)! | cycle29791:JTAG_TCK=0 | vector 1582      cycle 29791
  Repeat 2   > timeplate_1_0    110X100; //V1582 S11533 cycle 29792-29793 | cycle29792-29793:JTAG_TCK=0 | vector 1583      cycle 29792-29793
  Repeat 2   > timeplate_1_0    100X100; //V1583 S11539 cycle 29794-29795 | cycle29794-29795:JTAG_TCK=0 | vector 1584      cycle 29794-29795
             > timeplate_1_0    100H100; //V1584 S11545 cycle 29796 | shift in instruction(fmag_srd_top_hilink_9_ctrlsignal_ir=0000000100000110)! | cycle29796:JTAG_TCK=0 | vector 1585      cycle 29796
  Repeat 2   > timeplate_1_0    101L100; //V1585 S11550 cycle 29797-29798 | cycle29797-29798:JTAG_TCK=0 | vector 1586      cycle 29797-29798
  Repeat 5   > timeplate_1_0    100L100; //V1586 S11555 cycle 29799-29803 | cycle29799-29803:JTAG_TCK=0 | vector 1587      cycle 29799-29803
             > timeplate_1_0    101L100; //V1587 S11560 cycle 29804 | cycle29804:JTAG_TCK=0 | vector 1588      cycle 29804
  Repeat 6   > timeplate_1_0    100L100; //V1588 S11565 cycle 29805-29810 | cycle29805-29810:JTAG_TCK=0 | vector 1589      cycle 29805-29810
             > timeplate_1_0    110L100; //V1589 S11570 cycle 29811 | cycle29811:JTAG_TCK=0 | vector 1590      cycle 29811
             > timeplate_1_0    110X100; //V1590 S11575 cycle 29812 | cycle29812:JTAG_TCK=0 | vector 1591      cycle 29812
             > timeplate_1_0    100X100; //V1591 S11581 cycle 29813 | cycle29813:JTAG_TCK=0 | vector 1592      cycle 29813
             > timeplate_1_0    100X100; //V1592 S11587 cycle 29814 | Shift fmag_srd_top_hilink_9_ctrlsignal(InData=000100111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle29814:JTAG_TCK=0 | vector 1593      cycle 29814
             > timeplate_1_0    110X100; //V1593 S11592 cycle 29815 | cycle29815:JTAG_TCK=0 | vector 1594      cycle 29815
  Repeat 2   > timeplate_1_0    100X100; //V1594 S11597 cycle 29816-29817 | cycle29816-29817:JTAG_TCK=0 | vector 1595      cycle 29816-29817
  Repeat 25  > timeplate_1_0    100X100; //V1595 S11626 cycle 29818-29842 | cycle29818:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 0 | cycle29819:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 1 | cycle29820:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 2 | cycle29821:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 3 | cycle29822:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 4 | cycle29823:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 5 | cycle29824:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 6 | cycle29825:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 7 | cycle29826:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 8 | cycle29827:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 9 | cycle29828:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 10 | cycle29829:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 11 | cycle29830:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 12 | cycle29831:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 13 | cycle29832:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 14 | cycle29833:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 15 | cycle29834:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 16 | cycle29835:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 17 | cycle29836:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 18 | cycle29837:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 19 | cycle29838:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 20 | cycle29839:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 21 | cycle29840:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 22 | cycle29841:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 23 | cycle29842:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1596 S11635 cycle 29843-29847 | cycle29843:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 25 | cycle29844:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 26 | cycle29845:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 27 | cycle29846:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 28 | cycle29847:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 29 | vector 1597      cycle 29843-29847
  Repeat 2   > timeplate_1_0    100X100; //V1597 S11641 cycle 29848-29849 | cycle29848:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 30 | cycle29849:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 31 | vector 1598      cycle 29848-29849
             > timeplate_1_0    101X100; //V1598 S11646 cycle 29850 | cycle29850:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 32 | vector 1599      cycle 29850
  Repeat 2   > timeplate_1_0    100X100; //V1599 S11652 cycle 29851-29852 | cycle29851:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 33 | cycle29852:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 34 | vector 1600      cycle 29851-29852
             > timeplate_1_0    110X100; //V1600 S11657 cycle 29853 | cycle29853:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 35 | vector 1601      cycle 29853
             > timeplate_1_0    110X100; //V1601 S11662 cycle 29854 | cycle29854:JTAG_TCK=0 | vector 1602      cycle 29854
             > timeplate_1_0    100X100; //V1602 S11668 cycle 29855 | cycle29855:JTAG_TCK=0 | vector 1603      cycle 29855
  Repeat 150  > timeplate_1_0    100X100; //V1603 S11678 cycle 29856-30005 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle29856-30005:JTAG_TCK=0 | vector 1604      cycle 29856-30005
             > timeplate_1_0    100X100; //V1604 S11693 cycle 30006 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_9_ctrlsignal_ir | -shift_in   36'b0_0_0_1_1_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  36'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_9_ctrlsignal_ir,ShiftInValue=000110111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_9_ctrlsignal_ir=0000000100000110)! | cycle30006:JTAG_TCK=0 | vector 1605      cycle 30006
  Repeat 2   > timeplate_1_0    110X100; //V1605 S11698 cycle 30007-30008 | cycle30007-30008:JTAG_TCK=0 | vector 1606      cycle 30007-30008
  Repeat 2   > timeplate_1_0    100X100; //V1606 S11704 cycle 30009-30010 | cycle30009-30010:JTAG_TCK=0 | vector 1607      cycle 30009-30010
             > timeplate_1_0    100H100; //V1607 S11710 cycle 30011 | shift in instruction(fmag_srd_top_hilink_9_ctrlsignal_ir=0000000100000110)! | cycle30011:JTAG_TCK=0 | vector 1608      cycle 30011
  Repeat 2   > timeplate_1_0    101L100; //V1608 S11715 cycle 30012-30013 | cycle30012-30013:JTAG_TCK=0 | vector 1609      cycle 30012-30013
  Repeat 5   > timeplate_1_0    100L100; //V1609 S11720 cycle 30014-30018 | cycle30014-30018:JTAG_TCK=0 | vector 1610      cycle 30014-30018
             > timeplate_1_0    101L100; //V1610 S11725 cycle 30019 | cycle30019:JTAG_TCK=0 | vector 1611      cycle 30019
  Repeat 6   > timeplate_1_0    100L100; //V1611 S11730 cycle 30020-30025 | cycle30020-30025:JTAG_TCK=0 | vector 1612      cycle 30020-30025
             > timeplate_1_0    110L100; //V1612 S11735 cycle 30026 | cycle30026:JTAG_TCK=0 | vector 1613      cycle 30026
             > timeplate_1_0    110X100; //V1613 S11740 cycle 30027 | cycle30027:JTAG_TCK=0 | vector 1614      cycle 30027
             > timeplate_1_0    100X100; //V1614 S11746 cycle 30028 | cycle30028:JTAG_TCK=0 | vector 1615      cycle 30028
             > timeplate_1_0    100X100; //V1615 S11752 cycle 30029 | Shift fmag_srd_top_hilink_9_ctrlsignal(InData=000110111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle30029:JTAG_TCK=0 | vector 1616      cycle 30029
             > timeplate_1_0    110X100; //V1616 S11757 cycle 30030 | cycle30030:JTAG_TCK=0 | vector 1617      cycle 30030
  Repeat 2   > timeplate_1_0    100X100; //V1617 S11762 cycle 30031-30032 | cycle30031-30032:JTAG_TCK=0 | vector 1618      cycle 30031-30032
  Repeat 25  > timeplate_1_0    100X100; //V1618 S11791 cycle 30033-30057 | cycle30033:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 0 | cycle30034:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 1 | cycle30035:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 2 | cycle30036:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 3 | cycle30037:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 4 | cycle30038:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 5 | cycle30039:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 6 | cycle30040:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 7 | cycle30041:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 8 | cycle30042:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 9 | cycle30043:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 10 | cycle30044:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 11 | cycle30045:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 12 | cycle30046:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 13 | cycle30047:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 14 | cycle30048:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 15 | cycle30049:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 16 | cycle30050:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 17 | cycle30051:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 18 | cycle30052:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 19 | cycle30053:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 20 | cycle30054:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 21 | cycle30055:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 22 | cycle30056:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 23 | cycle30057:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1619 S11800 cycle 30058-30062 | cycle30058:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 25 | cycle30059:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 26 | cycle30060:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 27 | cycle30061:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 28 | cycle30062:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 29 | vector 1620      cycle 30058-30062
             > timeplate_1_0    100X100; //V1620 S11805 cycle 30063 | cycle30063:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 30 | vector 1621      cycle 30063
  Repeat 2   > timeplate_1_0    101X100; //V1621 S11811 cycle 30064-30065 | cycle30064:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 31 | cycle30065:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 32 | vector 1622      cycle 30064-30065
  Repeat 2   > timeplate_1_0    100X100; //V1622 S11817 cycle 30066-30067 | cycle30066:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 33 | cycle30067:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 34 | vector 1623      cycle 30066-30067
             > timeplate_1_0    110X100; //V1623 S11822 cycle 30068 | cycle30068:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_9_ctrlsignal; Bit Num: 35 | vector 1624      cycle 30068
             > timeplate_1_0    110X100; //V1624 S11827 cycle 30069 | cycle30069:JTAG_TCK=0 | vector 1625      cycle 30069
             > timeplate_1_0    100X100; //V1625 S11833 cycle 30070 | cycle30070:JTAG_TCK=0 | vector 1626      cycle 30070
  Repeat 3000  > timeplate_1_0    100X100; //V1626 S11843 cycle 30071-33070 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle30071-33070:JTAG_TCK=0 | vector 1627      cycle 30071-33070
             > timeplate_1_0    100X100; //V1627 S11859 cycle 33071 | U_SRD4B_17 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_4_ctrlsignal_ir | -shift_in   35'b0_0_1_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_4_ctrlsignal_ir,ShiftInValue=00100111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_4_ctrlsignal_ir=0000000011110111)! | cycle33071:JTAG_TCK=0 | vector 1628      cycle 33071
  Repeat 2   > timeplate_1_0    110X100; //V1628 S11864 cycle 33072-33073 | cycle33072-33073:JTAG_TCK=0 | vector 1629      cycle 33072-33073
  Repeat 2   > timeplate_1_0    100X100; //V1629 S11870 cycle 33074-33075 | cycle33074-33075:JTAG_TCK=0 | vector 1630      cycle 33074-33075
             > timeplate_1_0    101H100; //V1630 S11876 cycle 33076 | shift in instruction(fmag_srd_top_hilink_4_ctrlsignal_ir=0000000011110111)! | cycle33076:JTAG_TCK=0 | vector 1631      cycle 33076
  Repeat 2   > timeplate_1_0    101L100; //V1631 S11881 cycle 33077-33078 | cycle33077-33078:JTAG_TCK=0 | vector 1632      cycle 33077-33078
             > timeplate_1_0    100L100; //V1632 S11886 cycle 33079 | cycle33079:JTAG_TCK=0 | vector 1633      cycle 33079
  Repeat 4   > timeplate_1_0    101L100; //V1633 S11891 cycle 33080-33083 | cycle33080-33083:JTAG_TCK=0 | vector 1634      cycle 33080-33083
  Repeat 7   > timeplate_1_0    100L100; //V1634 S11896 cycle 33084-33090 | cycle33084-33090:JTAG_TCK=0 | vector 1635      cycle 33084-33090
             > timeplate_1_0    110L100; //V1635 S11901 cycle 33091 | cycle33091:JTAG_TCK=0 | vector 1636      cycle 33091
             > timeplate_1_0    110X100; //V1636 S11906 cycle 33092 | cycle33092:JTAG_TCK=0 | vector 1637      cycle 33092
             > timeplate_1_0    100X100; //V1637 S11912 cycle 33093 | cycle33093:JTAG_TCK=0 | vector 1638      cycle 33093
             > timeplate_1_0    100X100; //V1638 S11918 cycle 33094 | Shift fmag_srd_top_hilink_4_ctrlsignal(InData=00100111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle33094:JTAG_TCK=0 | vector 1639      cycle 33094
             > timeplate_1_0    110X100; //V1639 S11923 cycle 33095 | cycle33095:JTAG_TCK=0 | vector 1640      cycle 33095
  Repeat 2   > timeplate_1_0    100X100; //V1640 S11928 cycle 33096-33097 | cycle33096-33097:JTAG_TCK=0 | vector 1641      cycle 33096-33097
  Repeat 25  > timeplate_1_0    100X100; //V1641 S11957 cycle 33098-33122 | cycle33098:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 0 | cycle33099:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 1 | cycle33100:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 2 | cycle33101:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 3 | cycle33102:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 4 | cycle33103:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 5 | cycle33104:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 6 | cycle33105:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 7 | cycle33106:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 8 | cycle33107:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 9 | cycle33108:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 10 | cycle33109:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 11 | cycle33110:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 12 | cycle33111:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 13 | cycle33112:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 14 | cycle33113:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 15 | cycle33114:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 16 | cycle33115:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 17 | cycle33116:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 18 | cycle33117:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 19 | cycle33118:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 20 | cycle33119:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 21 | cycle33120:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 22 | cycle33121:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 23 | cycle33122:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1642 S11966 cycle 33123-33127 | cycle33123:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 25 | cycle33124:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 26 | cycle33125:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 27 | cycle33126:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 28 | cycle33127:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 29 | vector 1643      cycle 33123-33127
  Repeat 2   > timeplate_1_0    100X100; //V1643 S11972 cycle 33128-33129 | cycle33128:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 30 | cycle33129:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 31 | vector 1644      cycle 33128-33129
             > timeplate_1_0    101X100; //V1644 S11977 cycle 33130 | cycle33130:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 32 | vector 1645      cycle 33130
             > timeplate_1_0    100X100; //V1645 S11982 cycle 33131 | cycle33131:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 33 | vector 1646      cycle 33131
             > timeplate_1_0    110X100; //V1646 S11987 cycle 33132 | cycle33132:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 34 | vector 1647      cycle 33132
             > timeplate_1_0    110X100; //V1647 S11992 cycle 33133 | cycle33133:JTAG_TCK=0 | vector 1648      cycle 33133
             > timeplate_1_0    100X100; //V1648 S11998 cycle 33134 | cycle33134:JTAG_TCK=0 | vector 1649      cycle 33134
  Repeat 150  > timeplate_1_0    100X100; //V1649 S12008 cycle 33135-33284 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle33135-33284:JTAG_TCK=0 | vector 1650      cycle 33135-33284
             > timeplate_1_0    100X100; //V1650 S12023 cycle 33285 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_4_ctrlsignal_ir | -shift_in   35'b0_0_1_1_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_4_ctrlsignal_ir,ShiftInValue=00110111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_4_ctrlsignal_ir=0000000011110111)! | cycle33285:JTAG_TCK=0 | vector 1651      cycle 33285
  Repeat 2   > timeplate_1_0    110X100; //V1651 S12028 cycle 33286-33287 | cycle33286-33287:JTAG_TCK=0 | vector 1652      cycle 33286-33287
  Repeat 2   > timeplate_1_0    100X100; //V1652 S12034 cycle 33288-33289 | cycle33288-33289:JTAG_TCK=0 | vector 1653      cycle 33288-33289
             > timeplate_1_0    101H100; //V1653 S12040 cycle 33290 | shift in instruction(fmag_srd_top_hilink_4_ctrlsignal_ir=0000000011110111)! | cycle33290:JTAG_TCK=0 | vector 1654      cycle 33290
  Repeat 2   > timeplate_1_0    101L100; //V1654 S12045 cycle 33291-33292 | cycle33291-33292:JTAG_TCK=0 | vector 1655      cycle 33291-33292
             > timeplate_1_0    100L100; //V1655 S12050 cycle 33293 | cycle33293:JTAG_TCK=0 | vector 1656      cycle 33293
  Repeat 4   > timeplate_1_0    101L100; //V1656 S12055 cycle 33294-33297 | cycle33294-33297:JTAG_TCK=0 | vector 1657      cycle 33294-33297
  Repeat 7   > timeplate_1_0    100L100; //V1657 S12060 cycle 33298-33304 | cycle33298-33304:JTAG_TCK=0 | vector 1658      cycle 33298-33304
             > timeplate_1_0    110L100; //V1658 S12065 cycle 33305 | cycle33305:JTAG_TCK=0 | vector 1659      cycle 33305
             > timeplate_1_0    110X100; //V1659 S12070 cycle 33306 | cycle33306:JTAG_TCK=0 | vector 1660      cycle 33306
             > timeplate_1_0    100X100; //V1660 S12076 cycle 33307 | cycle33307:JTAG_TCK=0 | vector 1661      cycle 33307
             > timeplate_1_0    100X100; //V1661 S12082 cycle 33308 | Shift fmag_srd_top_hilink_4_ctrlsignal(InData=00110111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle33308:JTAG_TCK=0 | vector 1662      cycle 33308
             > timeplate_1_0    110X100; //V1662 S12087 cycle 33309 | cycle33309:JTAG_TCK=0 | vector 1663      cycle 33309
  Repeat 2   > timeplate_1_0    100X100; //V1663 S12092 cycle 33310-33311 | cycle33310-33311:JTAG_TCK=0 | vector 1664      cycle 33310-33311
  Repeat 25  > timeplate_1_0    100X100; //V1664 S12121 cycle 33312-33336 | cycle33312:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 0 | cycle33313:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 1 | cycle33314:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 2 | cycle33315:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 3 | cycle33316:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 4 | cycle33317:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 5 | cycle33318:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 6 | cycle33319:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 7 | cycle33320:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 8 | cycle33321:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 9 | cycle33322:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 10 | cycle33323:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 11 | cycle33324:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 12 | cycle33325:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 13 | cycle33326:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 14 | cycle33327:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 15 | cycle33328:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 16 | cycle33329:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 17 | cycle33330:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 18 | cycle33331:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 19 | cycle33332:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 20 | cycle33333:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 21 | cycle33334:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 22 | cycle33335:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 23 | cycle33336:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1665 S12130 cycle 33337-33341 | cycle33337:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 25 | cycle33338:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 26 | cycle33339:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 27 | cycle33340:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 28 | cycle33341:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 29 | vector 1666      cycle 33337-33341
             > timeplate_1_0    100X100; //V1666 S12135 cycle 33342 | cycle33342:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 30 | vector 1667      cycle 33342
  Repeat 2   > timeplate_1_0    101X100; //V1667 S12141 cycle 33343-33344 | cycle33343:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 31 | cycle33344:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 32 | vector 1668      cycle 33343-33344
             > timeplate_1_0    100X100; //V1668 S12146 cycle 33345 | cycle33345:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 33 | vector 1669      cycle 33345
             > timeplate_1_0    110X100; //V1669 S12151 cycle 33346 | cycle33346:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_4_ctrlsignal; Bit Num: 34 | vector 1670      cycle 33346
             > timeplate_1_0    110X100; //V1670 S12156 cycle 33347 | cycle33347:JTAG_TCK=0 | vector 1671      cycle 33347
             > timeplate_1_0    100X100; //V1671 S12162 cycle 33348 | cycle33348:JTAG_TCK=0 | vector 1672      cycle 33348
  Repeat 3000  > timeplate_1_0    100X100; //V1672 S12172 cycle 33349-36348 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle33349-36348:JTAG_TCK=0 | vector 1673      cycle 33349-36348
             > timeplate_1_0    100X100; //V1673 S12188 cycle 36349 | U_SRD4B_18 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_5_ctrlsignal_ir | -shift_in   35'b0_0_1_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_5_ctrlsignal_ir,ShiftInValue=00100111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_5_ctrlsignal_ir=0000000011111010)! | cycle36349:JTAG_TCK=0 | vector 1674      cycle 36349
  Repeat 2   > timeplate_1_0    110X100; //V1674 S12193 cycle 36350-36351 | cycle36350-36351:JTAG_TCK=0 | vector 1675      cycle 36350-36351
  Repeat 2   > timeplate_1_0    100X100; //V1675 S12199 cycle 36352-36353 | cycle36352-36353:JTAG_TCK=0 | vector 1676      cycle 36352-36353
             > timeplate_1_0    100H100; //V1676 S12205 cycle 36354 | shift in instruction(fmag_srd_top_hilink_5_ctrlsignal_ir=0000000011111010)! | cycle36354:JTAG_TCK=0 | vector 1677      cycle 36354
             > timeplate_1_0    101L100; //V1677 S12210 cycle 36355 | cycle36355:JTAG_TCK=0 | vector 1678      cycle 36355
             > timeplate_1_0    100L100; //V1678 S12215 cycle 36356 | cycle36356:JTAG_TCK=0 | vector 1679      cycle 36356
  Repeat 5   > timeplate_1_0    101L100; //V1679 S12220 cycle 36357-36361 | cycle36357-36361:JTAG_TCK=0 | vector 1680      cycle 36357-36361
  Repeat 7   > timeplate_1_0    100L100; //V1680 S12225 cycle 36362-36368 | cycle36362-36368:JTAG_TCK=0 | vector 1681      cycle 36362-36368
             > timeplate_1_0    110L100; //V1681 S12230 cycle 36369 | cycle36369:JTAG_TCK=0 | vector 1682      cycle 36369
             > timeplate_1_0    110X100; //V1682 S12235 cycle 36370 | cycle36370:JTAG_TCK=0 | vector 1683      cycle 36370
             > timeplate_1_0    100X100; //V1683 S12241 cycle 36371 | cycle36371:JTAG_TCK=0 | vector 1684      cycle 36371
             > timeplate_1_0    100X100; //V1684 S12247 cycle 36372 | Shift fmag_srd_top_hilink_5_ctrlsignal(InData=00100111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle36372:JTAG_TCK=0 | vector 1685      cycle 36372
             > timeplate_1_0    110X100; //V1685 S12252 cycle 36373 | cycle36373:JTAG_TCK=0 | vector 1686      cycle 36373
  Repeat 2   > timeplate_1_0    100X100; //V1686 S12257 cycle 36374-36375 | cycle36374-36375:JTAG_TCK=0 | vector 1687      cycle 36374-36375
  Repeat 25  > timeplate_1_0    100X100; //V1687 S12286 cycle 36376-36400 | cycle36376:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 0 | cycle36377:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 1 | cycle36378:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 2 | cycle36379:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 3 | cycle36380:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 4 | cycle36381:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 5 | cycle36382:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 6 | cycle36383:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 7 | cycle36384:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 8 | cycle36385:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 9 | cycle36386:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 10 | cycle36387:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 11 | cycle36388:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 12 | cycle36389:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 13 | cycle36390:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 14 | cycle36391:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 15 | cycle36392:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 16 | cycle36393:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 17 | cycle36394:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 18 | cycle36395:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 19 | cycle36396:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 20 | cycle36397:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 21 | cycle36398:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 22 | cycle36399:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 23 | cycle36400:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1688 S12295 cycle 36401-36405 | cycle36401:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 25 | cycle36402:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 26 | cycle36403:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 27 | cycle36404:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 28 | cycle36405:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 29 | vector 1689      cycle 36401-36405
  Repeat 2   > timeplate_1_0    100X100; //V1689 S12301 cycle 36406-36407 | cycle36406:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 30 | cycle36407:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 31 | vector 1690      cycle 36406-36407
             > timeplate_1_0    101X100; //V1690 S12306 cycle 36408 | cycle36408:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 32 | vector 1691      cycle 36408
             > timeplate_1_0    100X100; //V1691 S12311 cycle 36409 | cycle36409:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 33 | vector 1692      cycle 36409
             > timeplate_1_0    110X100; //V1692 S12316 cycle 36410 | cycle36410:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 34 | vector 1693      cycle 36410
             > timeplate_1_0    110X100; //V1693 S12321 cycle 36411 | cycle36411:JTAG_TCK=0 | vector 1694      cycle 36411
             > timeplate_1_0    100X100; //V1694 S12327 cycle 36412 | cycle36412:JTAG_TCK=0 | vector 1695      cycle 36412
  Repeat 150  > timeplate_1_0    100X100; //V1695 S12337 cycle 36413-36562 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle36413-36562:JTAG_TCK=0 | vector 1696      cycle 36413-36562
             > timeplate_1_0    100X100; //V1696 S12352 cycle 36563 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_5_ctrlsignal_ir | -shift_in   35'b0_0_1_1_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_5_ctrlsignal_ir,ShiftInValue=00110111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_5_ctrlsignal_ir=0000000011111010)! | cycle36563:JTAG_TCK=0 | vector 1697      cycle 36563
  Repeat 2   > timeplate_1_0    110X100; //V1697 S12357 cycle 36564-36565 | cycle36564-36565:JTAG_TCK=0 | vector 1698      cycle 36564-36565
  Repeat 2   > timeplate_1_0    100X100; //V1698 S12363 cycle 36566-36567 | cycle36566-36567:JTAG_TCK=0 | vector 1699      cycle 36566-36567
             > timeplate_1_0    100H100; //V1699 S12369 cycle 36568 | shift in instruction(fmag_srd_top_hilink_5_ctrlsignal_ir=0000000011111010)! | cycle36568:JTAG_TCK=0 | vector 1700      cycle 36568
             > timeplate_1_0    101L100; //V1700 S12374 cycle 36569 | cycle36569:JTAG_TCK=0 | vector 1701      cycle 36569
             > timeplate_1_0    100L100; //V1701 S12379 cycle 36570 | cycle36570:JTAG_TCK=0 | vector 1702      cycle 36570
  Repeat 5   > timeplate_1_0    101L100; //V1702 S12384 cycle 36571-36575 | cycle36571-36575:JTAG_TCK=0 | vector 1703      cycle 36571-36575
  Repeat 7   > timeplate_1_0    100L100; //V1703 S12389 cycle 36576-36582 | cycle36576-36582:JTAG_TCK=0 | vector 1704      cycle 36576-36582
             > timeplate_1_0    110L100; //V1704 S12394 cycle 36583 | cycle36583:JTAG_TCK=0 | vector 1705      cycle 36583
             > timeplate_1_0    110X100; //V1705 S12399 cycle 36584 | cycle36584:JTAG_TCK=0 | vector 1706      cycle 36584
             > timeplate_1_0    100X100; //V1706 S12405 cycle 36585 | cycle36585:JTAG_TCK=0 | vector 1707      cycle 36585
             > timeplate_1_0    100X100; //V1707 S12411 cycle 36586 | Shift fmag_srd_top_hilink_5_ctrlsignal(InData=00110111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle36586:JTAG_TCK=0 | vector 1708      cycle 36586
             > timeplate_1_0    110X100; //V1708 S12416 cycle 36587 | cycle36587:JTAG_TCK=0 | vector 1709      cycle 36587
  Repeat 2   > timeplate_1_0    100X100; //V1709 S12421 cycle 36588-36589 | cycle36588-36589:JTAG_TCK=0 | vector 1710      cycle 36588-36589
  Repeat 25  > timeplate_1_0    100X100; //V1710 S12450 cycle 36590-36614 | cycle36590:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 0 | cycle36591:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 1 | cycle36592:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 2 | cycle36593:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 3 | cycle36594:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 4 | cycle36595:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 5 | cycle36596:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 6 | cycle36597:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 7 | cycle36598:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 8 | cycle36599:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 9 | cycle36600:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 10 | cycle36601:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 11 | cycle36602:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 12 | cycle36603:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 13 | cycle36604:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 14 | cycle36605:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 15 | cycle36606:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 16 | cycle36607:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 17 | cycle36608:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 18 | cycle36609:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 19 | cycle36610:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 20 | cycle36611:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 21 | cycle36612:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 22 | cycle36613:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 23 | cycle36614:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1711 S12459 cycle 36615-36619 | cycle36615:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 25 | cycle36616:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 26 | cycle36617:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 27 | cycle36618:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 28 | cycle36619:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 29 | vector 1712      cycle 36615-36619
             > timeplate_1_0    100X100; //V1712 S12464 cycle 36620 | cycle36620:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 30 | vector 1713      cycle 36620
  Repeat 2   > timeplate_1_0    101X100; //V1713 S12470 cycle 36621-36622 | cycle36621:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 31 | cycle36622:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 32 | vector 1714      cycle 36621-36622
             > timeplate_1_0    100X100; //V1714 S12475 cycle 36623 | cycle36623:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 33 | vector 1715      cycle 36623
             > timeplate_1_0    110X100; //V1715 S12480 cycle 36624 | cycle36624:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_5_ctrlsignal; Bit Num: 34 | vector 1716      cycle 36624
             > timeplate_1_0    110X100; //V1716 S12485 cycle 36625 | cycle36625:JTAG_TCK=0 | vector 1717      cycle 36625
             > timeplate_1_0    100X100; //V1717 S12491 cycle 36626 | cycle36626:JTAG_TCK=0 | vector 1718      cycle 36626
  Repeat 3000  > timeplate_1_0    100X100; //V1718 S12501 cycle 36627-39626 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle36627-39626:JTAG_TCK=0 | vector 1719      cycle 36627-39626
             > timeplate_1_0    100X100; //V1719 S12519 cycle 39627 | U_SRD4B_19 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_6_ctrlsignal_ir | -shift_in   35'b0_0_1_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_6_ctrlsignal_ir,ShiftInValue=00100111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_6_ctrlsignal_ir=0000000011111101)! | cycle39627:JTAG_TCK=0 | vector 1720      cycle 39627
  Repeat 2   > timeplate_1_0    110X100; //V1720 S12524 cycle 39628-39629 | cycle39628-39629:JTAG_TCK=0 | vector 1721      cycle 39628-39629
  Repeat 2   > timeplate_1_0    100X100; //V1721 S12530 cycle 39630-39631 | cycle39630-39631:JTAG_TCK=0 | vector 1722      cycle 39630-39631
             > timeplate_1_0    101H100; //V1722 S12536 cycle 39632 | shift in instruction(fmag_srd_top_hilink_6_ctrlsignal_ir=0000000011111101)! | cycle39632:JTAG_TCK=0 | vector 1723      cycle 39632
             > timeplate_1_0    100L100; //V1723 S12541 cycle 39633 | cycle39633:JTAG_TCK=0 | vector 1724      cycle 39633
  Repeat 6   > timeplate_1_0    101L100; //V1724 S12546 cycle 39634-39639 | cycle39634-39639:JTAG_TCK=0 | vector 1725      cycle 39634-39639
  Repeat 7   > timeplate_1_0    100L100; //V1725 S12551 cycle 39640-39646 | cycle39640-39646:JTAG_TCK=0 | vector 1726      cycle 39640-39646
             > timeplate_1_0    110L100; //V1726 S12556 cycle 39647 | cycle39647:JTAG_TCK=0 | vector 1727      cycle 39647
             > timeplate_1_0    110X100; //V1727 S12561 cycle 39648 | cycle39648:JTAG_TCK=0 | vector 1728      cycle 39648
             > timeplate_1_0    100X100; //V1728 S12567 cycle 39649 | cycle39649:JTAG_TCK=0 | vector 1729      cycle 39649
             > timeplate_1_0    100X100; //V1729 S12573 cycle 39650 | Shift fmag_srd_top_hilink_6_ctrlsignal(InData=00100111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle39650:JTAG_TCK=0 | vector 1730      cycle 39650
             > timeplate_1_0    110X100; //V1730 S12578 cycle 39651 | cycle39651:JTAG_TCK=0 | vector 1731      cycle 39651
  Repeat 2   > timeplate_1_0    100X100; //V1731 S12583 cycle 39652-39653 | cycle39652-39653:JTAG_TCK=0 | vector 1732      cycle 39652-39653
  Repeat 25  > timeplate_1_0    100X100; //V1732 S12612 cycle 39654-39678 | cycle39654:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 0 | cycle39655:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 1 | cycle39656:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 2 | cycle39657:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 3 | cycle39658:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 4 | cycle39659:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 5 | cycle39660:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 6 | cycle39661:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 7 | cycle39662:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 8 | cycle39663:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 9 | cycle39664:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 10 | cycle39665:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 11 | cycle39666:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 12 | cycle39667:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 13 | cycle39668:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 14 | cycle39669:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 15 | cycle39670:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 16 | cycle39671:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 17 | cycle39672:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 18 | cycle39673:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 19 | cycle39674:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 20 | cycle39675:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 21 | cycle39676:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 22 | cycle39677:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 23 | cycle39678:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1733 S12621 cycle 39679-39683 | cycle39679:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 25 | cycle39680:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 26 | cycle39681:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 27 | cycle39682:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 28 | cycle39683:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 29 | vector 1734      cycle 39679-39683
  Repeat 2   > timeplate_1_0    100X100; //V1734 S12627 cycle 39684-39685 | cycle39684:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 30 | cycle39685:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 31 | vector 1735      cycle 39684-39685
             > timeplate_1_0    101X100; //V1735 S12632 cycle 39686 | cycle39686:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 32 | vector 1736      cycle 39686
             > timeplate_1_0    100X100; //V1736 S12637 cycle 39687 | cycle39687:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 33 | vector 1737      cycle 39687
             > timeplate_1_0    110X100; //V1737 S12642 cycle 39688 | cycle39688:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 34 | vector 1738      cycle 39688
             > timeplate_1_0    110X100; //V1738 S12647 cycle 39689 | cycle39689:JTAG_TCK=0 | vector 1739      cycle 39689
             > timeplate_1_0    100X100; //V1739 S12653 cycle 39690 | cycle39690:JTAG_TCK=0 | vector 1740      cycle 39690
  Repeat 150  > timeplate_1_0    100X100; //V1740 S12663 cycle 39691-39840 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle39691-39840:JTAG_TCK=0 | vector 1741      cycle 39691-39840
             > timeplate_1_0    100X100; //V1741 S12678 cycle 39841 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_6_ctrlsignal_ir | -shift_in   35'b0_0_1_1_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_6_ctrlsignal_ir,ShiftInValue=00110111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_6_ctrlsignal_ir=0000000011111101)! | cycle39841:JTAG_TCK=0 | vector 1742      cycle 39841
  Repeat 2   > timeplate_1_0    110X100; //V1742 S12683 cycle 39842-39843 | cycle39842-39843:JTAG_TCK=0 | vector 1743      cycle 39842-39843
  Repeat 2   > timeplate_1_0    100X100; //V1743 S12689 cycle 39844-39845 | cycle39844-39845:JTAG_TCK=0 | vector 1744      cycle 39844-39845
             > timeplate_1_0    101H100; //V1744 S12695 cycle 39846 | shift in instruction(fmag_srd_top_hilink_6_ctrlsignal_ir=0000000011111101)! | cycle39846:JTAG_TCK=0 | vector 1745      cycle 39846
             > timeplate_1_0    100L100; //V1745 S12700 cycle 39847 | cycle39847:JTAG_TCK=0 | vector 1746      cycle 39847
  Repeat 6   > timeplate_1_0    101L100; //V1746 S12705 cycle 39848-39853 | cycle39848-39853:JTAG_TCK=0 | vector 1747      cycle 39848-39853
  Repeat 7   > timeplate_1_0    100L100; //V1747 S12710 cycle 39854-39860 | cycle39854-39860:JTAG_TCK=0 | vector 1748      cycle 39854-39860
             > timeplate_1_0    110L100; //V1748 S12715 cycle 39861 | cycle39861:JTAG_TCK=0 | vector 1749      cycle 39861
             > timeplate_1_0    110X100; //V1749 S12720 cycle 39862 | cycle39862:JTAG_TCK=0 | vector 1750      cycle 39862
             > timeplate_1_0    100X100; //V1750 S12726 cycle 39863 | cycle39863:JTAG_TCK=0 | vector 1751      cycle 39863
             > timeplate_1_0    100X100; //V1751 S12732 cycle 39864 | Shift fmag_srd_top_hilink_6_ctrlsignal(InData=00110111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle39864:JTAG_TCK=0 | vector 1752      cycle 39864
             > timeplate_1_0    110X100; //V1752 S12737 cycle 39865 | cycle39865:JTAG_TCK=0 | vector 1753      cycle 39865
  Repeat 2   > timeplate_1_0    100X100; //V1753 S12742 cycle 39866-39867 | cycle39866-39867:JTAG_TCK=0 | vector 1754      cycle 39866-39867
  Repeat 25  > timeplate_1_0    100X100; //V1754 S12771 cycle 39868-39892 | cycle39868:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 0 | cycle39869:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 1 | cycle39870:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 2 | cycle39871:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 3 | cycle39872:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 4 | cycle39873:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 5 | cycle39874:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 6 | cycle39875:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 7 | cycle39876:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 8 | cycle39877:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 9 | cycle39878:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 10 | cycle39879:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 11 | cycle39880:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 12 | cycle39881:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 13 | cycle39882:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 14 | cycle39883:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 15 | cycle39884:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 16 | cycle39885:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 17 | cycle39886:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 18 | cycle39887:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 19 | cycle39888:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 20 | cycle39889:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 21 | cycle39890:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 22 | cycle39891:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 23 | cycle39892:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1755 S12780 cycle 39893-39897 | cycle39893:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 25 | cycle39894:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 26 | cycle39895:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 27 | cycle39896:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 28 | cycle39897:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 29 | vector 1756      cycle 39893-39897
             > timeplate_1_0    100X100; //V1756 S12785 cycle 39898 | cycle39898:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 30 | vector 1757      cycle 39898
  Repeat 2   > timeplate_1_0    101X100; //V1757 S12791 cycle 39899-39900 | cycle39899:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 31 | cycle39900:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 32 | vector 1758      cycle 39899-39900
             > timeplate_1_0    100X100; //V1758 S12796 cycle 39901 | cycle39901:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 33 | vector 1759      cycle 39901
             > timeplate_1_0    110X100; //V1759 S12801 cycle 39902 | cycle39902:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_6_ctrlsignal; Bit Num: 34 | vector 1760      cycle 39902
             > timeplate_1_0    110X100; //V1760 S12806 cycle 39903 | cycle39903:JTAG_TCK=0 | vector 1761      cycle 39903
             > timeplate_1_0    100X100; //V1761 S12812 cycle 39904 | cycle39904:JTAG_TCK=0 | vector 1762      cycle 39904
  Repeat 3000  > timeplate_1_0    100X100; //V1762 S12822 cycle 39905-42904 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle39905-42904:JTAG_TCK=0 | vector 1763      cycle 39905-42904
             > timeplate_1_0    100X100; //V1763 S12840 cycle 42905 | U_SRD4B_9 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_8_ctrlsignal_ir | -shift_in   35'b0_0_1_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_8_ctrlsignal_ir,ShiftInValue=00100111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_8_ctrlsignal_ir=0000000100000011)! | cycle42905:JTAG_TCK=0 | vector 1764      cycle 42905
  Repeat 2   > timeplate_1_0    110X100; //V1764 S12845 cycle 42906-42907 | cycle42906-42907:JTAG_TCK=0 | vector 1765      cycle 42906-42907
  Repeat 2   > timeplate_1_0    100X100; //V1765 S12851 cycle 42908-42909 | cycle42908-42909:JTAG_TCK=0 | vector 1766      cycle 42908-42909
             > timeplate_1_0    101H100; //V1766 S12857 cycle 42910 | shift in instruction(fmag_srd_top_hilink_8_ctrlsignal_ir=0000000100000011)! | cycle42910:JTAG_TCK=0 | vector 1767      cycle 42910
             > timeplate_1_0    101L100; //V1767 S12862 cycle 42911 | cycle42911:JTAG_TCK=0 | vector 1768      cycle 42911
  Repeat 6   > timeplate_1_0    100L100; //V1768 S12867 cycle 42912-42917 | cycle42912-42917:JTAG_TCK=0 | vector 1769      cycle 42912-42917
             > timeplate_1_0    101L100; //V1769 S12872 cycle 42918 | cycle42918:JTAG_TCK=0 | vector 1770      cycle 42918
  Repeat 6   > timeplate_1_0    100L100; //V1770 S12877 cycle 42919-42924 | cycle42919-42924:JTAG_TCK=0 | vector 1771      cycle 42919-42924
             > timeplate_1_0    110L100; //V1771 S12882 cycle 42925 | cycle42925:JTAG_TCK=0 | vector 1772      cycle 42925
             > timeplate_1_0    110X100; //V1772 S12887 cycle 42926 | cycle42926:JTAG_TCK=0 | vector 1773      cycle 42926
             > timeplate_1_0    100X100; //V1773 S12893 cycle 42927 | cycle42927:JTAG_TCK=0 | vector 1774      cycle 42927
             > timeplate_1_0    100X100; //V1774 S12899 cycle 42928 | Shift fmag_srd_top_hilink_8_ctrlsignal(InData=00100111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle42928:JTAG_TCK=0 | vector 1775      cycle 42928
             > timeplate_1_0    110X100; //V1775 S12904 cycle 42929 | cycle42929:JTAG_TCK=0 | vector 1776      cycle 42929
  Repeat 2   > timeplate_1_0    100X100; //V1776 S12909 cycle 42930-42931 | cycle42930-42931:JTAG_TCK=0 | vector 1777      cycle 42930-42931
  Repeat 25  > timeplate_1_0    100X100; //V1777 S12938 cycle 42932-42956 | cycle42932:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 0 | cycle42933:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 1 | cycle42934:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 2 | cycle42935:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 3 | cycle42936:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 4 | cycle42937:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 5 | cycle42938:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 6 | cycle42939:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 7 | cycle42940:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 8 | cycle42941:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 9 | cycle42942:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 10 | cycle42943:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 11 | cycle42944:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 12 | cycle42945:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 13 | cycle42946:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 14 | cycle42947:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 15 | cycle42948:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 16 | cycle42949:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 17 | cycle42950:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 18 | cycle42951:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 19 | cycle42952:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 20 | cycle42953:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 21 | cycle42954:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 22 | cycle42955:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 23 | cycle42956:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1778 S12947 cycle 42957-42961 | cycle42957:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 25 | cycle42958:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 26 | cycle42959:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 27 | cycle42960:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 28 | cycle42961:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 29 | vector 1779      cycle 42957-42961
  Repeat 2   > timeplate_1_0    100X100; //V1779 S12953 cycle 42962-42963 | cycle42962:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 30 | cycle42963:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 31 | vector 1780      cycle 42962-42963
             > timeplate_1_0    101X100; //V1780 S12958 cycle 42964 | cycle42964:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 32 | vector 1781      cycle 42964
             > timeplate_1_0    100X100; //V1781 S12963 cycle 42965 | cycle42965:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 33 | vector 1782      cycle 42965
             > timeplate_1_0    110X100; //V1782 S12968 cycle 42966 | cycle42966:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 34 | vector 1783      cycle 42966
             > timeplate_1_0    110X100; //V1783 S12973 cycle 42967 | cycle42967:JTAG_TCK=0 | vector 1784      cycle 42967
             > timeplate_1_0    100X100; //V1784 S12979 cycle 42968 | cycle42968:JTAG_TCK=0 | vector 1785      cycle 42968
  Repeat 150  > timeplate_1_0    100X100; //V1785 S12989 cycle 42969-43118 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle42969-43118:JTAG_TCK=0 | vector 1786      cycle 42969-43118
             > timeplate_1_0    100X100; //V1786 S13004 cycle 43119 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_8_ctrlsignal_ir | -shift_in   35'b0_0_1_1_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_8_ctrlsignal_ir,ShiftInValue=00110111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_8_ctrlsignal_ir=0000000100000011)! | cycle43119:JTAG_TCK=0 | vector 1787      cycle 43119
  Repeat 2   > timeplate_1_0    110X100; //V1787 S13009 cycle 43120-43121 | cycle43120-43121:JTAG_TCK=0 | vector 1788      cycle 43120-43121
  Repeat 2   > timeplate_1_0    100X100; //V1788 S13015 cycle 43122-43123 | cycle43122-43123:JTAG_TCK=0 | vector 1789      cycle 43122-43123
             > timeplate_1_0    101H100; //V1789 S13021 cycle 43124 | shift in instruction(fmag_srd_top_hilink_8_ctrlsignal_ir=0000000100000011)! | cycle43124:JTAG_TCK=0 | vector 1790      cycle 43124
             > timeplate_1_0    101L100; //V1790 S13026 cycle 43125 | cycle43125:JTAG_TCK=0 | vector 1791      cycle 43125
  Repeat 6   > timeplate_1_0    100L100; //V1791 S13031 cycle 43126-43131 | cycle43126-43131:JTAG_TCK=0 | vector 1792      cycle 43126-43131
             > timeplate_1_0    101L100; //V1792 S13036 cycle 43132 | cycle43132:JTAG_TCK=0 | vector 1793      cycle 43132
  Repeat 6   > timeplate_1_0    100L100; //V1793 S13041 cycle 43133-43138 | cycle43133-43138:JTAG_TCK=0 | vector 1794      cycle 43133-43138
             > timeplate_1_0    110L100; //V1794 S13046 cycle 43139 | cycle43139:JTAG_TCK=0 | vector 1795      cycle 43139
             > timeplate_1_0    110X100; //V1795 S13051 cycle 43140 | cycle43140:JTAG_TCK=0 | vector 1796      cycle 43140
             > timeplate_1_0    100X100; //V1796 S13057 cycle 43141 | cycle43141:JTAG_TCK=0 | vector 1797      cycle 43141
             > timeplate_1_0    100X100; //V1797 S13063 cycle 43142 | Shift fmag_srd_top_hilink_8_ctrlsignal(InData=00110111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle43142:JTAG_TCK=0 | vector 1798      cycle 43142
             > timeplate_1_0    110X100; //V1798 S13068 cycle 43143 | cycle43143:JTAG_TCK=0 | vector 1799      cycle 43143
  Repeat 2   > timeplate_1_0    100X100; //V1799 S13073 cycle 43144-43145 | cycle43144-43145:JTAG_TCK=0 | vector 1800      cycle 43144-43145
  Repeat 25  > timeplate_1_0    100X100; //V1800 S13102 cycle 43146-43170 | cycle43146:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 0 | cycle43147:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 1 | cycle43148:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 2 | cycle43149:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 3 | cycle43150:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 4 | cycle43151:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 5 | cycle43152:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 6 | cycle43153:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 7 | cycle43154:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 8 | cycle43155:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 9 | cycle43156:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 10 | cycle43157:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 11 | cycle43158:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 12 | cycle43159:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 13 | cycle43160:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 14 | cycle43161:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 15 | cycle43162:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 16 | cycle43163:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 17 | cycle43164:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 18 | cycle43165:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 19 | cycle43166:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 20 | cycle43167:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 21 | cycle43168:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 22 | cycle43169:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 23 | cycle43170:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1801 S13111 cycle 43171-43175 | cycle43171:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 25 | cycle43172:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 26 | cycle43173:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 27 | cycle43174:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 28 | cycle43175:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 29 | vector 1802      cycle 43171-43175
             > timeplate_1_0    100X100; //V1802 S13116 cycle 43176 | cycle43176:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 30 | vector 1803      cycle 43176
  Repeat 2   > timeplate_1_0    101X100; //V1803 S13122 cycle 43177-43178 | cycle43177:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 31 | cycle43178:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 32 | vector 1804      cycle 43177-43178
             > timeplate_1_0    100X100; //V1804 S13127 cycle 43179 | cycle43179:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 33 | vector 1805      cycle 43179
             > timeplate_1_0    110X100; //V1805 S13132 cycle 43180 | cycle43180:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_8_ctrlsignal; Bit Num: 34 | vector 1806      cycle 43180
             > timeplate_1_0    110X100; //V1806 S13137 cycle 43181 | cycle43181:JTAG_TCK=0 | vector 1807      cycle 43181
             > timeplate_1_0    100X100; //V1807 S13143 cycle 43182 | cycle43182:JTAG_TCK=0 | vector 1808      cycle 43182
  Repeat 3000  > timeplate_1_0    100X100; //V1808 S13153 cycle 43183-46182 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle43183-46182:JTAG_TCK=0 | vector 1809      cycle 43183-46182
             > timeplate_1_0    100X100; //V1809 S13169 cycle 46183 | U_SRD4B_8 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_7_ctrlsignal_ir | -shift_in   35'b0_0_1_0_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_7_ctrlsignal_ir,ShiftInValue=00100111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_7_ctrlsignal_ir=0000000100000000)! | cycle46183:JTAG_TCK=0 | vector 1810      cycle 46183
  Repeat 2   > timeplate_1_0    110X100; //V1810 S13174 cycle 46184-46185 | cycle46184-46185:JTAG_TCK=0 | vector 1811      cycle 46184-46185
  Repeat 2   > timeplate_1_0    100X100; //V1811 S13180 cycle 46186-46187 | cycle46186-46187:JTAG_TCK=0 | vector 1812      cycle 46186-46187
             > timeplate_1_0    100H100; //V1812 S13186 cycle 46188 | shift in instruction(fmag_srd_top_hilink_7_ctrlsignal_ir=0000000100000000)! | cycle46188:JTAG_TCK=0 | vector 1813      cycle 46188
  Repeat 7   > timeplate_1_0    100L100; //V1813 S13191 cycle 46189-46195 | cycle46189-46195:JTAG_TCK=0 | vector 1814      cycle 46189-46195
             > timeplate_1_0    101L100; //V1814 S13196 cycle 46196 | cycle46196:JTAG_TCK=0 | vector 1815      cycle 46196
  Repeat 6   > timeplate_1_0    100L100; //V1815 S13201 cycle 46197-46202 | cycle46197-46202:JTAG_TCK=0 | vector 1816      cycle 46197-46202
             > timeplate_1_0    110L100; //V1816 S13206 cycle 46203 | cycle46203:JTAG_TCK=0 | vector 1817      cycle 46203
             > timeplate_1_0    110X100; //V1817 S13211 cycle 46204 | cycle46204:JTAG_TCK=0 | vector 1818      cycle 46204
             > timeplate_1_0    100X100; //V1818 S13217 cycle 46205 | cycle46205:JTAG_TCK=0 | vector 1819      cycle 46205
             > timeplate_1_0    100X100; //V1819 S13223 cycle 46206 | Shift fmag_srd_top_hilink_7_ctrlsignal(InData=00100111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle46206:JTAG_TCK=0 | vector 1820      cycle 46206
             > timeplate_1_0    110X100; //V1820 S13228 cycle 46207 | cycle46207:JTAG_TCK=0 | vector 1821      cycle 46207
  Repeat 2   > timeplate_1_0    100X100; //V1821 S13233 cycle 46208-46209 | cycle46208-46209:JTAG_TCK=0 | vector 1822      cycle 46208-46209
  Repeat 25  > timeplate_1_0    100X100; //V1822 S13262 cycle 46210-46234 | cycle46210:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 0 | cycle46211:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 1 | cycle46212:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 2 | cycle46213:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 3 | cycle46214:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 4 | cycle46215:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 5 | cycle46216:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 6 | cycle46217:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 7 | cycle46218:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 8 | cycle46219:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 9 | cycle46220:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 10 | cycle46221:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 11 | cycle46222:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 12 | cycle46223:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 13 | cycle46224:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 14 | cycle46225:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 15 | cycle46226:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 16 | cycle46227:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 17 | cycle46228:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 18 | cycle46229:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 19 | cycle46230:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 20 | cycle46231:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 21 | cycle46232:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 22 | cycle46233:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 23 | cycle46234:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1823 S13271 cycle 46235-46239 | cycle46235:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 25 | cycle46236:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 26 | cycle46237:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 27 | cycle46238:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 28 | cycle46239:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 29 | vector 1824      cycle 46235-46239
  Repeat 2   > timeplate_1_0    100X100; //V1824 S13277 cycle 46240-46241 | cycle46240:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 30 | cycle46241:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 31 | vector 1825      cycle 46240-46241
             > timeplate_1_0    101X100; //V1825 S13282 cycle 46242 | cycle46242:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 32 | vector 1826      cycle 46242
             > timeplate_1_0    100X100; //V1826 S13287 cycle 46243 | cycle46243:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 33 | vector 1827      cycle 46243
             > timeplate_1_0    110X100; //V1827 S13292 cycle 46244 | cycle46244:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 34 | vector 1828      cycle 46244
             > timeplate_1_0    110X100; //V1828 S13297 cycle 46245 | cycle46245:JTAG_TCK=0 | vector 1829      cycle 46245
             > timeplate_1_0    100X100; //V1829 S13303 cycle 46246 | cycle46246:JTAG_TCK=0 | vector 1830      cycle 46246
  Repeat 150  > timeplate_1_0    100X100; //V1830 S13313 cycle 46247-46396 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle46247-46396:JTAG_TCK=0 | vector 1831      cycle 46247-46396
             > timeplate_1_0    100X100; //V1831 S13328 cycle 46397 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_7_ctrlsignal_ir | -shift_in   35'b0_0_1_1_0_1_1111_0_0000_0000_0000_0000_0000_0000 | -shift_out  35'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_7_ctrlsignal_ir,ShiftInValue=00110111110000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_7_ctrlsignal_ir=0000000100000000)! | cycle46397:JTAG_TCK=0 | vector 1832      cycle 46397
  Repeat 2   > timeplate_1_0    110X100; //V1832 S13333 cycle 46398-46399 | cycle46398-46399:JTAG_TCK=0 | vector 1833      cycle 46398-46399
  Repeat 2   > timeplate_1_0    100X100; //V1833 S13339 cycle 46400-46401 | cycle46400-46401:JTAG_TCK=0 | vector 1834      cycle 46400-46401
             > timeplate_1_0    100H100; //V1834 S13345 cycle 46402 | shift in instruction(fmag_srd_top_hilink_7_ctrlsignal_ir=0000000100000000)! | cycle46402:JTAG_TCK=0 | vector 1835      cycle 46402
  Repeat 7   > timeplate_1_0    100L100; //V1835 S13350 cycle 46403-46409 | cycle46403-46409:JTAG_TCK=0 | vector 1836      cycle 46403-46409
             > timeplate_1_0    101L100; //V1836 S13355 cycle 46410 | cycle46410:JTAG_TCK=0 | vector 1837      cycle 46410
  Repeat 6   > timeplate_1_0    100L100; //V1837 S13360 cycle 46411-46416 | cycle46411-46416:JTAG_TCK=0 | vector 1838      cycle 46411-46416
             > timeplate_1_0    110L100; //V1838 S13365 cycle 46417 | cycle46417:JTAG_TCK=0 | vector 1839      cycle 46417
             > timeplate_1_0    110X100; //V1839 S13370 cycle 46418 | cycle46418:JTAG_TCK=0 | vector 1840      cycle 46418
             > timeplate_1_0    100X100; //V1840 S13376 cycle 46419 | cycle46419:JTAG_TCK=0 | vector 1841      cycle 46419
             > timeplate_1_0    100X100; //V1841 S13382 cycle 46420 | Shift fmag_srd_top_hilink_7_ctrlsignal(InData=00110111110000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle46420:JTAG_TCK=0 | vector 1842      cycle 46420
             > timeplate_1_0    110X100; //V1842 S13387 cycle 46421 | cycle46421:JTAG_TCK=0 | vector 1843      cycle 46421
  Repeat 2   > timeplate_1_0    100X100; //V1843 S13392 cycle 46422-46423 | cycle46422-46423:JTAG_TCK=0 | vector 1844      cycle 46422-46423
  Repeat 25  > timeplate_1_0    100X100; //V1844 S13421 cycle 46424-46448 | cycle46424:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 0 | cycle46425:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 1 | cycle46426:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 2 | cycle46427:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 3 | cycle46428:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 4 | cycle46429:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 5 | cycle46430:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 6 | cycle46431:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 7 | cycle46432:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 8 | cycle46433:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 9 | cycle46434:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 10 | cycle46435:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 11 | cycle46436:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 12 | cycle46437:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 13 | cycle46438:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 14 | cycle46439:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 15 | cycle46440:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 16 | cycle46441:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 17 | cycle46442:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 18 | cycle46443:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 19 | cycle46444:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 20 | cycle46445:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 21 | cycle46446:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 22 | cycle46447:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 23 | cycle46448:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal;
  Repeat 5   > timeplate_1_0    101X100; //V1845 S13430 cycle 46449-46453 | cycle46449:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 25 | cycle46450:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 26 | cycle46451:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 27 | cycle46452:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 28 | cycle46453:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 29 | vector 1846      cycle 46449-46453
             > timeplate_1_0    100X100; //V1846 S13435 cycle 46454 | cycle46454:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 30 | vector 1847      cycle 46454
  Repeat 2   > timeplate_1_0    101X100; //V1847 S13441 cycle 46455-46456 | cycle46455:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 31 | cycle46456:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 32 | vector 1848      cycle 46455-46456
             > timeplate_1_0    100X100; //V1848 S13446 cycle 46457 | cycle46457:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 33 | vector 1849      cycle 46457
             > timeplate_1_0    110X100; //V1849 S13451 cycle 46458 | cycle46458:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_7_ctrlsignal; Bit Num: 34 | vector 1850      cycle 46458
             > timeplate_1_0    110X100; //V1850 S13456 cycle 46459 | cycle46459:JTAG_TCK=0 | vector 1851      cycle 46459
             > timeplate_1_0    100X100; //V1851 S13462 cycle 46460 | cycle46460:JTAG_TCK=0 | vector 1852      cycle 46460
  Repeat 3000  > timeplate_1_0    100X100; //V1852 S13472 cycle 46461-49460 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle46461-49460:JTAG_TCK=0 | vector 1853      cycle 46461-49460
             > timeplate_1_0    100X100; //V1853 S13489 cycle 49461 | configuration order:16-->15-->14-->13-->12-->10-->11 | U_SRD8B_15 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_3_ctrlsignal_ir | -shift_in   63'b0_0_1_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_3_ctrlsignal_ir,ShiftInValue=001001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_3_ctrlsignal_ir=0000000011110100)! | cycle49461:JTAG_TCK=0 | vector 1854      cycle 49461
  Repeat 2   > timeplate_1_0    110X100; //V1854 S13494 cycle 49462-49463 | cycle49462-49463:JTAG_TCK=0 | vector 1855      cycle 49462-49463
  Repeat 2   > timeplate_1_0    100X100; //V1855 S13500 cycle 49464-49465 | cycle49464-49465:JTAG_TCK=0 | vector 1856      cycle 49464-49465
             > timeplate_1_0    100H100; //V1856 S13506 cycle 49466 | shift in instruction(fmag_srd_top_hilink_3_ctrlsignal_ir=0000000011110100)! | cycle49466:JTAG_TCK=0 | vector 1857      cycle 49466
             > timeplate_1_0    100L100; //V1857 S13511 cycle 49467 | cycle49467:JTAG_TCK=0 | vector 1858      cycle 49467
             > timeplate_1_0    101L100; //V1858 S13516 cycle 49468 | cycle49468:JTAG_TCK=0 | vector 1859      cycle 49468
             > timeplate_1_0    100L100; //V1859 S13521 cycle 49469 | cycle49469:JTAG_TCK=0 | vector 1860      cycle 49469
  Repeat 4   > timeplate_1_0    101L100; //V1860 S13526 cycle 49470-49473 | cycle49470-49473:JTAG_TCK=0 | vector 1861      cycle 49470-49473
  Repeat 7   > timeplate_1_0    100L100; //V1861 S13531 cycle 49474-49480 | cycle49474-49480:JTAG_TCK=0 | vector 1862      cycle 49474-49480
             > timeplate_1_0    110L100; //V1862 S13536 cycle 49481 | cycle49481:JTAG_TCK=0 | vector 1863      cycle 49481
             > timeplate_1_0    110X100; //V1863 S13541 cycle 49482 | cycle49482:JTAG_TCK=0 | vector 1864      cycle 49482
             > timeplate_1_0    100X100; //V1864 S13547 cycle 49483 | cycle49483:JTAG_TCK=0 | vector 1865      cycle 49483
             > timeplate_1_0    100X100; //V1865 S13553 cycle 49484 | Shift fmag_srd_top_hilink_3_ctrlsignal(InData=001001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle49484:JTAG_TCK=0 | vector 1866      cycle 49484
             > timeplate_1_0    110X100; //V1866 S13558 cycle 49485 | cycle49485:JTAG_TCK=0 | vector 1867      cycle 49485
  Repeat 2   > timeplate_1_0    100X100; //V1867 S13563 cycle 49486-49487 | cycle49486-49487:JTAG_TCK=0 | vector 1868      cycle 49486-49487
  Repeat 34  > timeplate_1_0    100X100; //V1868 S13601 cycle 49488-49521 | cycle49488:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 0 | cycle49489:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 1 | cycle49490:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 2 | cycle49491:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 3 | cycle49492:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 4 | cycle49493:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 5 | cycle49494:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 6 | cycle49495:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 7 | cycle49496:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 8 | cycle49497:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 9 | cycle49498:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 10 | cycle49499:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 11 | cycle49500:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 12 | cycle49501:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 13 | cycle49502:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 14 | cycle49503:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 15 | cycle49504:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 16 | cycle49505:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 17 | cycle49506:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 18 | cycle49507:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 19 | cycle49508:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 20 | cycle49509:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 21 | cycle49510:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 22 | cycle49511:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 23 | cycle49512:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V1869 S13620 cycle 49522-49536 | cycle49522:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 34 | cycle49523:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 35 | cycle49524:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 36 | cycle49525:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 37 | cycle49526:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 38 | cycle49527:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 39 | cycle49528:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 40 | cycle49529:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 41 | cycle49530:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 42 | cycle49531:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 43 | cycle49532:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 44 | cycle49533:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 45 | cycle49534:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 46 | cycle49535:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 47 | cycle49536:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 48 | vector 1870      cycle 49522-49536
  Repeat 9   > timeplate_1_0    101X100; //V1870 S13633 cycle 49537-49545 | cycle49537:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 49 | cycle49538:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 50 | cycle49539:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 51 | cycle49540:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 52 | cycle49541:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 53 | cycle49542:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 54 | cycle49543:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 55 | cycle49544:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 56 | cycle49545:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 57 | vector 1871      cycle 49537-49545
  Repeat 2   > timeplate_1_0    100X100; //V1871 S13639 cycle 49546-49547 | cycle49546:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 58 | cycle49547:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 59 | vector 1872      cycle 49546-49547
             > timeplate_1_0    101X100; //V1872 S13644 cycle 49548 | cycle49548:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 60 | vector 1873      cycle 49548
             > timeplate_1_0    100X100; //V1873 S13649 cycle 49549 | cycle49549:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 61 | vector 1874      cycle 49549
             > timeplate_1_0    110X100; //V1874 S13654 cycle 49550 | cycle49550:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 62 | vector 1875      cycle 49550
             > timeplate_1_0    110X100; //V1875 S13659 cycle 49551 | cycle49551:JTAG_TCK=0 | vector 1876      cycle 49551
             > timeplate_1_0    100X100; //V1876 S13665 cycle 49552 | cycle49552:JTAG_TCK=0 | vector 1877      cycle 49552
  Repeat 150  > timeplate_1_0    100X100; //V1877 S13675 cycle 49553-49702 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle49553-49702:JTAG_TCK=0 | vector 1878      cycle 49553-49702
             > timeplate_1_0    100X100; //V1878 S13690 cycle 49703 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_3_ctrlsignal_ir | -shift_in   63'b0_0_1_1_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_3_ctrlsignal_ir,ShiftInValue=001101111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_3_ctrlsignal_ir=0000000011110100)! | cycle49703:JTAG_TCK=0 | vector 1879      cycle 49703
  Repeat 2   > timeplate_1_0    110X100; //V1879 S13695 cycle 49704-49705 | cycle49704-49705:JTAG_TCK=0 | vector 1880      cycle 49704-49705
  Repeat 2   > timeplate_1_0    100X100; //V1880 S13701 cycle 49706-49707 | cycle49706-49707:JTAG_TCK=0 | vector 1881      cycle 49706-49707
             > timeplate_1_0    100H100; //V1881 S13707 cycle 49708 | shift in instruction(fmag_srd_top_hilink_3_ctrlsignal_ir=0000000011110100)! | cycle49708:JTAG_TCK=0 | vector 1882      cycle 49708
             > timeplate_1_0    100L100; //V1882 S13712 cycle 49709 | cycle49709:JTAG_TCK=0 | vector 1883      cycle 49709
             > timeplate_1_0    101L100; //V1883 S13717 cycle 49710 | cycle49710:JTAG_TCK=0 | vector 1884      cycle 49710
             > timeplate_1_0    100L100; //V1884 S13722 cycle 49711 | cycle49711:JTAG_TCK=0 | vector 1885      cycle 49711
  Repeat 4   > timeplate_1_0    101L100; //V1885 S13727 cycle 49712-49715 | cycle49712-49715:JTAG_TCK=0 | vector 1886      cycle 49712-49715
  Repeat 7   > timeplate_1_0    100L100; //V1886 S13732 cycle 49716-49722 | cycle49716-49722:JTAG_TCK=0 | vector 1887      cycle 49716-49722
             > timeplate_1_0    110L100; //V1887 S13737 cycle 49723 | cycle49723:JTAG_TCK=0 | vector 1888      cycle 49723
             > timeplate_1_0    110X100; //V1888 S13742 cycle 49724 | cycle49724:JTAG_TCK=0 | vector 1889      cycle 49724
             > timeplate_1_0    100X100; //V1889 S13748 cycle 49725 | cycle49725:JTAG_TCK=0 | vector 1890      cycle 49725
             > timeplate_1_0    100X100; //V1890 S13754 cycle 49726 | Shift fmag_srd_top_hilink_3_ctrlsignal(InData=001101111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle49726:JTAG_TCK=0 | vector 1891      cycle 49726
             > timeplate_1_0    110X100; //V1891 S13759 cycle 49727 | cycle49727:JTAG_TCK=0 | vector 1892      cycle 49727
  Repeat 2   > timeplate_1_0    100X100; //V1892 S13764 cycle 49728-49729 | cycle49728-49729:JTAG_TCK=0 | vector 1893      cycle 49728-49729
  Repeat 34  > timeplate_1_0    100X100; //V1893 S13802 cycle 49730-49763 | cycle49730:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 0 | cycle49731:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 1 | cycle49732:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 2 | cycle49733:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 3 | cycle49734:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 4 | cycle49735:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 5 | cycle49736:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 6 | cycle49737:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 7 | cycle49738:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 8 | cycle49739:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 9 | cycle49740:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 10 | cycle49741:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 11 | cycle49742:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 12 | cycle49743:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 13 | cycle49744:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 14 | cycle49745:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 15 | cycle49746:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 16 | cycle49747:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 17 | cycle49748:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 18 | cycle49749:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 19 | cycle49750:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 20 | cycle49751:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 21 | cycle49752:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 22 | cycle49753:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 23 | cycle49754:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V1894 S13821 cycle 49764-49778 | cycle49764:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 34 | cycle49765:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 35 | cycle49766:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 36 | cycle49767:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 37 | cycle49768:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 38 | cycle49769:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 39 | cycle49770:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 40 | cycle49771:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 41 | cycle49772:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 42 | cycle49773:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 43 | cycle49774:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 44 | cycle49775:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 45 | cycle49776:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 46 | cycle49777:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 47 | cycle49778:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 48 | vector 1895      cycle 49764-49778
  Repeat 9   > timeplate_1_0    101X100; //V1895 S13834 cycle 49779-49787 | cycle49779:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 49 | cycle49780:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 50 | cycle49781:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 51 | cycle49782:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 52 | cycle49783:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 53 | cycle49784:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 54 | cycle49785:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 55 | cycle49786:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 56 | cycle49787:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 57 | vector 1896      cycle 49779-49787
             > timeplate_1_0    100X100; //V1896 S13839 cycle 49788 | cycle49788:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 58 | vector 1897      cycle 49788
  Repeat 2   > timeplate_1_0    101X100; //V1897 S13845 cycle 49789-49790 | cycle49789:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 59 | cycle49790:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 60 | vector 1898      cycle 49789-49790
             > timeplate_1_0    100X100; //V1898 S13850 cycle 49791 | cycle49791:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 61 | vector 1899      cycle 49791
             > timeplate_1_0    110X100; //V1899 S13855 cycle 49792 | cycle49792:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_3_ctrlsignal; Bit Num: 62 | vector 1900      cycle 49792
             > timeplate_1_0    110X100; //V1900 S13860 cycle 49793 | cycle49793:JTAG_TCK=0 | vector 1901      cycle 49793
             > timeplate_1_0    100X100; //V1901 S13866 cycle 49794 | cycle49794:JTAG_TCK=0 | vector 1902      cycle 49794
  Repeat 3000  > timeplate_1_0    100X100; //V1902 S13876 cycle 49795-52794 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle49795-52794:JTAG_TCK=0 | vector 1903      cycle 49795-52794
             > timeplate_1_0    100X100; //V1903 S13894 cycle 52795 | U_SRD8B_14 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_2_ctrlsignal_ir | -shift_in   63'b0_0_1_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_2_ctrlsignal_ir,ShiftInValue=001001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_2_ctrlsignal_ir=0000000011110001)! | cycle52795:JTAG_TCK=0 | vector 1904      cycle 52795
  Repeat 2   > timeplate_1_0    110X100; //V1904 S13899 cycle 52796-52797 | cycle52796-52797:JTAG_TCK=0 | vector 1905      cycle 52796-52797
  Repeat 2   > timeplate_1_0    100X100; //V1905 S13905 cycle 52798-52799 | cycle52798-52799:JTAG_TCK=0 | vector 1906      cycle 52798-52799
             > timeplate_1_0    101H100; //V1906 S13911 cycle 52800 | shift in instruction(fmag_srd_top_hilink_2_ctrlsignal_ir=0000000011110001)! | cycle52800:JTAG_TCK=0 | vector 1907      cycle 52800
  Repeat 3   > timeplate_1_0    100L100; //V1907 S13916 cycle 52801-52803 | cycle52801-52803:JTAG_TCK=0 | vector 1908      cycle 52801-52803
  Repeat 4   > timeplate_1_0    101L100; //V1908 S13921 cycle 52804-52807 | cycle52804-52807:JTAG_TCK=0 | vector 1909      cycle 52804-52807
  Repeat 7   > timeplate_1_0    100L100; //V1909 S13926 cycle 52808-52814 | cycle52808-52814:JTAG_TCK=0 | vector 1910      cycle 52808-52814
             > timeplate_1_0    110L100; //V1910 S13931 cycle 52815 | cycle52815:JTAG_TCK=0 | vector 1911      cycle 52815
             > timeplate_1_0    110X100; //V1911 S13936 cycle 52816 | cycle52816:JTAG_TCK=0 | vector 1912      cycle 52816
             > timeplate_1_0    100X100; //V1912 S13942 cycle 52817 | cycle52817:JTAG_TCK=0 | vector 1913      cycle 52817
             > timeplate_1_0    100X100; //V1913 S13948 cycle 52818 | Shift fmag_srd_top_hilink_2_ctrlsignal(InData=001001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle52818:JTAG_TCK=0 | vector 1914      cycle 52818
             > timeplate_1_0    110X100; //V1914 S13953 cycle 52819 | cycle52819:JTAG_TCK=0 | vector 1915      cycle 52819
  Repeat 2   > timeplate_1_0    100X100; //V1915 S13958 cycle 52820-52821 | cycle52820-52821:JTAG_TCK=0 | vector 1916      cycle 52820-52821
  Repeat 34  > timeplate_1_0    100X100; //V1916 S13996 cycle 52822-52855 | cycle52822:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 0 | cycle52823:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 1 | cycle52824:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 2 | cycle52825:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 3 | cycle52826:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 4 | cycle52827:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 5 | cycle52828:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 6 | cycle52829:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 7 | cycle52830:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 8 | cycle52831:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 9 | cycle52832:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 10 | cycle52833:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 11 | cycle52834:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 12 | cycle52835:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 13 | cycle52836:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 14 | cycle52837:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 15 | cycle52838:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 16 | cycle52839:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 17 | cycle52840:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 18 | cycle52841:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 19 | cycle52842:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 20 | cycle52843:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 21 | cycle52844:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 22 | cycle52845:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 23 | cycle52846:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V1917 S14015 cycle 52856-52870 | cycle52856:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 34 | cycle52857:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 35 | cycle52858:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 36 | cycle52859:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 37 | cycle52860:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 38 | cycle52861:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 39 | cycle52862:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 40 | cycle52863:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 41 | cycle52864:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 42 | cycle52865:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 43 | cycle52866:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 44 | cycle52867:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 45 | cycle52868:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 46 | cycle52869:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 47 | cycle52870:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 48 | vector 1918      cycle 52856-52870
  Repeat 9   > timeplate_1_0    101X100; //V1918 S14028 cycle 52871-52879 | cycle52871:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 49 | cycle52872:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 50 | cycle52873:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 51 | cycle52874:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 52 | cycle52875:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 53 | cycle52876:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 54 | cycle52877:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 55 | cycle52878:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 56 | cycle52879:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 57 | vector 1919      cycle 52871-52879
  Repeat 2   > timeplate_1_0    100X100; //V1919 S14034 cycle 52880-52881 | cycle52880:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 58 | cycle52881:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 59 | vector 1920      cycle 52880-52881
             > timeplate_1_0    101X100; //V1920 S14039 cycle 52882 | cycle52882:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 60 | vector 1921      cycle 52882
             > timeplate_1_0    100X100; //V1921 S14044 cycle 52883 | cycle52883:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 61 | vector 1922      cycle 52883
             > timeplate_1_0    110X100; //V1922 S14049 cycle 52884 | cycle52884:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 62 | vector 1923      cycle 52884
             > timeplate_1_0    110X100; //V1923 S14054 cycle 52885 | cycle52885:JTAG_TCK=0 | vector 1924      cycle 52885
             > timeplate_1_0    100X100; //V1924 S14060 cycle 52886 | cycle52886:JTAG_TCK=0 | vector 1925      cycle 52886
  Repeat 150  > timeplate_1_0    100X100; //V1925 S14070 cycle 52887-53036 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle52887-53036:JTAG_TCK=0 | vector 1926      cycle 52887-53036
             > timeplate_1_0    100X100; //V1926 S14085 cycle 53037 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_2_ctrlsignal_ir | -shift_in   63'b0_0_1_1_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_2_ctrlsignal_ir,ShiftInValue=001101111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_2_ctrlsignal_ir=0000000011110001)! | cycle53037:JTAG_TCK=0 | vector 1927      cycle 53037
  Repeat 2   > timeplate_1_0    110X100; //V1927 S14090 cycle 53038-53039 | cycle53038-53039:JTAG_TCK=0 | vector 1928      cycle 53038-53039
  Repeat 2   > timeplate_1_0    100X100; //V1928 S14096 cycle 53040-53041 | cycle53040-53041:JTAG_TCK=0 | vector 1929      cycle 53040-53041
             > timeplate_1_0    101H100; //V1929 S14102 cycle 53042 | shift in instruction(fmag_srd_top_hilink_2_ctrlsignal_ir=0000000011110001)! | cycle53042:JTAG_TCK=0 | vector 1930      cycle 53042
  Repeat 3   > timeplate_1_0    100L100; //V1930 S14107 cycle 53043-53045 | cycle53043-53045:JTAG_TCK=0 | vector 1931      cycle 53043-53045
  Repeat 4   > timeplate_1_0    101L100; //V1931 S14112 cycle 53046-53049 | cycle53046-53049:JTAG_TCK=0 | vector 1932      cycle 53046-53049
  Repeat 7   > timeplate_1_0    100L100; //V1932 S14117 cycle 53050-53056 | cycle53050-53056:JTAG_TCK=0 | vector 1933      cycle 53050-53056
             > timeplate_1_0    110L100; //V1933 S14122 cycle 53057 | cycle53057:JTAG_TCK=0 | vector 1934      cycle 53057
             > timeplate_1_0    110X100; //V1934 S14127 cycle 53058 | cycle53058:JTAG_TCK=0 | vector 1935      cycle 53058
             > timeplate_1_0    100X100; //V1935 S14133 cycle 53059 | cycle53059:JTAG_TCK=0 | vector 1936      cycle 53059
             > timeplate_1_0    100X100; //V1936 S14139 cycle 53060 | Shift fmag_srd_top_hilink_2_ctrlsignal(InData=001101111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle53060:JTAG_TCK=0 | vector 1937      cycle 53060
             > timeplate_1_0    110X100; //V1937 S14144 cycle 53061 | cycle53061:JTAG_TCK=0 | vector 1938      cycle 53061
  Repeat 2   > timeplate_1_0    100X100; //V1938 S14149 cycle 53062-53063 | cycle53062-53063:JTAG_TCK=0 | vector 1939      cycle 53062-53063
  Repeat 34  > timeplate_1_0    100X100; //V1939 S14187 cycle 53064-53097 | cycle53064:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 0 | cycle53065:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 1 | cycle53066:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 2 | cycle53067:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 3 | cycle53068:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 4 | cycle53069:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 5 | cycle53070:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 6 | cycle53071:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 7 | cycle53072:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 8 | cycle53073:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 9 | cycle53074:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 10 | cycle53075:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 11 | cycle53076:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 12 | cycle53077:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 13 | cycle53078:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 14 | cycle53079:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 15 | cycle53080:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 16 | cycle53081:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 17 | cycle53082:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 18 | cycle53083:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 19 | cycle53084:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 20 | cycle53085:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 21 | cycle53086:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 22 | cycle53087:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 23 | cycle53088:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V1940 S14206 cycle 53098-53112 | cycle53098:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 34 | cycle53099:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 35 | cycle53100:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 36 | cycle53101:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 37 | cycle53102:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 38 | cycle53103:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 39 | cycle53104:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 40 | cycle53105:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 41 | cycle53106:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 42 | cycle53107:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 43 | cycle53108:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 44 | cycle53109:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 45 | cycle53110:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 46 | cycle53111:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 47 | cycle53112:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 48 | vector 1941      cycle 53098-53112
  Repeat 9   > timeplate_1_0    101X100; //V1941 S14219 cycle 53113-53121 | cycle53113:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 49 | cycle53114:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 50 | cycle53115:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 51 | cycle53116:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 52 | cycle53117:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 53 | cycle53118:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 54 | cycle53119:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 55 | cycle53120:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 56 | cycle53121:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 57 | vector 1942      cycle 53113-53121
             > timeplate_1_0    100X100; //V1942 S14224 cycle 53122 | cycle53122:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 58 | vector 1943      cycle 53122
  Repeat 2   > timeplate_1_0    101X100; //V1943 S14230 cycle 53123-53124 | cycle53123:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 59 | cycle53124:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 60 | vector 1944      cycle 53123-53124
             > timeplate_1_0    100X100; //V1944 S14235 cycle 53125 | cycle53125:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 61 | vector 1945      cycle 53125
             > timeplate_1_0    110X100; //V1945 S14240 cycle 53126 | cycle53126:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_2_ctrlsignal; Bit Num: 62 | vector 1946      cycle 53126
             > timeplate_1_0    110X100; //V1946 S14245 cycle 53127 | cycle53127:JTAG_TCK=0 | vector 1947      cycle 53127
             > timeplate_1_0    100X100; //V1947 S14251 cycle 53128 | cycle53128:JTAG_TCK=0 | vector 1948      cycle 53128
  Repeat 3000  > timeplate_1_0    100X100; //V1948 S14261 cycle 53129-56128 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle53129-56128:JTAG_TCK=0 | vector 1949      cycle 53129-56128
             > timeplate_1_0    100X100; //V1949 S14279 cycle 56129 | U_SRD8B_13 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_1_ctrlsignal_ir | -shift_in   63'b0_0_1_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_1_ctrlsignal_ir,ShiftInValue=001001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_1_ctrlsignal_ir=0000000011101110)! | cycle56129:JTAG_TCK=0 | vector 1950      cycle 56129
  Repeat 2   > timeplate_1_0    110X100; //V1950 S14284 cycle 56130-56131 | cycle56130-56131:JTAG_TCK=0 | vector 1951      cycle 56130-56131
  Repeat 2   > timeplate_1_0    100X100; //V1951 S14290 cycle 56132-56133 | cycle56132-56133:JTAG_TCK=0 | vector 1952      cycle 56132-56133
             > timeplate_1_0    100H100; //V1952 S14296 cycle 56134 | shift in instruction(fmag_srd_top_hilink_1_ctrlsignal_ir=0000000011101110)! | cycle56134:JTAG_TCK=0 | vector 1953      cycle 56134
  Repeat 3   > timeplate_1_0    101L100; //V1953 S14301 cycle 56135-56137 | cycle56135-56137:JTAG_TCK=0 | vector 1954      cycle 56135-56137
             > timeplate_1_0    100L100; //V1954 S14306 cycle 56138 | cycle56138:JTAG_TCK=0 | vector 1955      cycle 56138
  Repeat 3   > timeplate_1_0    101L100; //V1955 S14311 cycle 56139-56141 | cycle56139-56141:JTAG_TCK=0 | vector 1956      cycle 56139-56141
  Repeat 7   > timeplate_1_0    100L100; //V1956 S14316 cycle 56142-56148 | cycle56142-56148:JTAG_TCK=0 | vector 1957      cycle 56142-56148
             > timeplate_1_0    110L100; //V1957 S14321 cycle 56149 | cycle56149:JTAG_TCK=0 | vector 1958      cycle 56149
             > timeplate_1_0    110X100; //V1958 S14326 cycle 56150 | cycle56150:JTAG_TCK=0 | vector 1959      cycle 56150
             > timeplate_1_0    100X100; //V1959 S14332 cycle 56151 | cycle56151:JTAG_TCK=0 | vector 1960      cycle 56151
             > timeplate_1_0    100X100; //V1960 S14338 cycle 56152 | Shift fmag_srd_top_hilink_1_ctrlsignal(InData=001001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle56152:JTAG_TCK=0 | vector 1961      cycle 56152
             > timeplate_1_0    110X100; //V1961 S14343 cycle 56153 | cycle56153:JTAG_TCK=0 | vector 1962      cycle 56153
  Repeat 2   > timeplate_1_0    100X100; //V1962 S14348 cycle 56154-56155 | cycle56154-56155:JTAG_TCK=0 | vector 1963      cycle 56154-56155
  Repeat 34  > timeplate_1_0    100X100; //V1963 S14386 cycle 56156-56189 | cycle56156:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 0 | cycle56157:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 1 | cycle56158:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 2 | cycle56159:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 3 | cycle56160:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 4 | cycle56161:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 5 | cycle56162:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 6 | cycle56163:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 7 | cycle56164:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 8 | cycle56165:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 9 | cycle56166:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 10 | cycle56167:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 11 | cycle56168:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 12 | cycle56169:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 13 | cycle56170:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 14 | cycle56171:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 15 | cycle56172:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 16 | cycle56173:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 17 | cycle56174:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 18 | cycle56175:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 19 | cycle56176:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 20 | cycle56177:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 21 | cycle56178:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 22 | cycle56179:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 23 | cycle56180:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V1964 S14405 cycle 56190-56204 | cycle56190:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 34 | cycle56191:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 35 | cycle56192:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 36 | cycle56193:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 37 | cycle56194:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 38 | cycle56195:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 39 | cycle56196:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 40 | cycle56197:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 41 | cycle56198:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 42 | cycle56199:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 43 | cycle56200:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 44 | cycle56201:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 45 | cycle56202:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 46 | cycle56203:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 47 | cycle56204:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 48 | vector 1965      cycle 56190-56204
  Repeat 9   > timeplate_1_0    101X100; //V1965 S14418 cycle 56205-56213 | cycle56205:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 49 | cycle56206:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 50 | cycle56207:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 51 | cycle56208:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 52 | cycle56209:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 53 | cycle56210:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 54 | cycle56211:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 55 | cycle56212:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 56 | cycle56213:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 57 | vector 1966      cycle 56205-56213
  Repeat 2   > timeplate_1_0    100X100; //V1966 S14424 cycle 56214-56215 | cycle56214:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 58 | cycle56215:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 59 | vector 1967      cycle 56214-56215
             > timeplate_1_0    101X100; //V1967 S14429 cycle 56216 | cycle56216:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 60 | vector 1968      cycle 56216
             > timeplate_1_0    100X100; //V1968 S14434 cycle 56217 | cycle56217:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 61 | vector 1969      cycle 56217
             > timeplate_1_0    110X100; //V1969 S14439 cycle 56218 | cycle56218:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 62 | vector 1970      cycle 56218
             > timeplate_1_0    110X100; //V1970 S14444 cycle 56219 | cycle56219:JTAG_TCK=0 | vector 1971      cycle 56219
             > timeplate_1_0    100X100; //V1971 S14450 cycle 56220 | cycle56220:JTAG_TCK=0 | vector 1972      cycle 56220
  Repeat 150  > timeplate_1_0    100X100; //V1972 S14460 cycle 56221-56370 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle56221-56370:JTAG_TCK=0 | vector 1973      cycle 56221-56370
             > timeplate_1_0    100X100; //V1973 S14475 cycle 56371 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_1_ctrlsignal_ir | -shift_in   63'b0_0_1_1_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_1_ctrlsignal_ir,ShiftInValue=001101111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_1_ctrlsignal_ir=0000000011101110)! | cycle56371:JTAG_TCK=0 | vector 1974      cycle 56371
  Repeat 2   > timeplate_1_0    110X100; //V1974 S14480 cycle 56372-56373 | cycle56372-56373:JTAG_TCK=0 | vector 1975      cycle 56372-56373
  Repeat 2   > timeplate_1_0    100X100; //V1975 S14486 cycle 56374-56375 | cycle56374-56375:JTAG_TCK=0 | vector 1976      cycle 56374-56375
             > timeplate_1_0    100H100; //V1976 S14492 cycle 56376 | shift in instruction(fmag_srd_top_hilink_1_ctrlsignal_ir=0000000011101110)! | cycle56376:JTAG_TCK=0 | vector 1977      cycle 56376
  Repeat 3   > timeplate_1_0    101L100; //V1977 S14497 cycle 56377-56379 | cycle56377-56379:JTAG_TCK=0 | vector 1978      cycle 56377-56379
             > timeplate_1_0    100L100; //V1978 S14502 cycle 56380 | cycle56380:JTAG_TCK=0 | vector 1979      cycle 56380
  Repeat 3   > timeplate_1_0    101L100; //V1979 S14507 cycle 56381-56383 | cycle56381-56383:JTAG_TCK=0 | vector 1980      cycle 56381-56383
  Repeat 7   > timeplate_1_0    100L100; //V1980 S14512 cycle 56384-56390 | cycle56384-56390:JTAG_TCK=0 | vector 1981      cycle 56384-56390
             > timeplate_1_0    110L100; //V1981 S14517 cycle 56391 | cycle56391:JTAG_TCK=0 | vector 1982      cycle 56391
             > timeplate_1_0    110X100; //V1982 S14522 cycle 56392 | cycle56392:JTAG_TCK=0 | vector 1983      cycle 56392
             > timeplate_1_0    100X100; //V1983 S14528 cycle 56393 | cycle56393:JTAG_TCK=0 | vector 1984      cycle 56393
             > timeplate_1_0    100X100; //V1984 S14534 cycle 56394 | Shift fmag_srd_top_hilink_1_ctrlsignal(InData=001101111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle56394:JTAG_TCK=0 | vector 1985      cycle 56394
             > timeplate_1_0    110X100; //V1985 S14539 cycle 56395 | cycle56395:JTAG_TCK=0 | vector 1986      cycle 56395
  Repeat 2   > timeplate_1_0    100X100; //V1986 S14544 cycle 56396-56397 | cycle56396-56397:JTAG_TCK=0 | vector 1987      cycle 56396-56397
  Repeat 34  > timeplate_1_0    100X100; //V1987 S14582 cycle 56398-56431 | cycle56398:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 0 | cycle56399:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 1 | cycle56400:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 2 | cycle56401:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 3 | cycle56402:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 4 | cycle56403:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 5 | cycle56404:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 6 | cycle56405:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 7 | cycle56406:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 8 | cycle56407:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 9 | cycle56408:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 10 | cycle56409:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 11 | cycle56410:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 12 | cycle56411:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 13 | cycle56412:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 14 | cycle56413:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 15 | cycle56414:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 16 | cycle56415:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 17 | cycle56416:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 18 | cycle56417:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 19 | cycle56418:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 20 | cycle56419:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 21 | cycle56420:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 22 | cycle56421:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 23 | cycle56422:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V1988 S14601 cycle 56432-56446 | cycle56432:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 34 | cycle56433:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 35 | cycle56434:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 36 | cycle56435:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 37 | cycle56436:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 38 | cycle56437:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 39 | cycle56438:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 40 | cycle56439:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 41 | cycle56440:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 42 | cycle56441:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 43 | cycle56442:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 44 | cycle56443:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 45 | cycle56444:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 46 | cycle56445:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 47 | cycle56446:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 48 | vector 1989      cycle 56432-56446
  Repeat 9   > timeplate_1_0    101X100; //V1989 S14614 cycle 56447-56455 | cycle56447:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 49 | cycle56448:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 50 | cycle56449:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 51 | cycle56450:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 52 | cycle56451:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 53 | cycle56452:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 54 | cycle56453:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 55 | cycle56454:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 56 | cycle56455:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 57 | vector 1990      cycle 56447-56455
             > timeplate_1_0    100X100; //V1990 S14619 cycle 56456 | cycle56456:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 58 | vector 1991      cycle 56456
  Repeat 2   > timeplate_1_0    101X100; //V1991 S14625 cycle 56457-56458 | cycle56457:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 59 | cycle56458:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 60 | vector 1992      cycle 56457-56458
             > timeplate_1_0    100X100; //V1992 S14630 cycle 56459 | cycle56459:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 61 | vector 1993      cycle 56459
             > timeplate_1_0    110X100; //V1993 S14635 cycle 56460 | cycle56460:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_1_ctrlsignal; Bit Num: 62 | vector 1994      cycle 56460
             > timeplate_1_0    110X100; //V1994 S14640 cycle 56461 | cycle56461:JTAG_TCK=0 | vector 1995      cycle 56461
             > timeplate_1_0    100X100; //V1995 S14646 cycle 56462 | cycle56462:JTAG_TCK=0 | vector 1996      cycle 56462
  Repeat 3000  > timeplate_1_0    100X100; //V1996 S14656 cycle 56463-59462 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle56463-59462:JTAG_TCK=0 | vector 1997      cycle 56463-59462
             > timeplate_1_0    100X100; //V1997 S14674 cycle 59463 | U_SRD8B_12 | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_0_ctrlsignal_ir | -shift_in   63'b0_0_1_0_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_0_ctrlsignal_ir,ShiftInValue=001001111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_0_ctrlsignal_ir=0000000011101011)! | cycle59463:JTAG_TCK=0 | vector 1998      cycle 59463
  Repeat 2   > timeplate_1_0    110X100; //V1998 S14679 cycle 59464-59465 | cycle59464-59465:JTAG_TCK=0 | vector 1999      cycle 59464-59465
  Repeat 2   > timeplate_1_0    100X100; //V1999 S14685 cycle 59466-59467 | cycle59466-59467:JTAG_TCK=0 | vector 2000      cycle 59466-59467
             > timeplate_1_0    101H100; //V2000 S14691 cycle 59468 | shift in instruction(fmag_srd_top_hilink_0_ctrlsignal_ir=0000000011101011)! | cycle59468:JTAG_TCK=0 | vector 2001      cycle 59468
             > timeplate_1_0    101L100; //V2001 S14696 cycle 59469 | cycle59469:JTAG_TCK=0 | vector 2002      cycle 59469
             > timeplate_1_0    100L100; //V2002 S14701 cycle 59470 | cycle59470:JTAG_TCK=0 | vector 2003      cycle 59470
             > timeplate_1_0    101L100; //V2003 S14706 cycle 59471 | cycle59471:JTAG_TCK=0 | vector 2004      cycle 59471
             > timeplate_1_0    100L100; //V2004 S14711 cycle 59472 | cycle59472:JTAG_TCK=0 | vector 2005      cycle 59472
  Repeat 3   > timeplate_1_0    101L100; //V2005 S14716 cycle 59473-59475 | cycle59473-59475:JTAG_TCK=0 | vector 2006      cycle 59473-59475
  Repeat 7   > timeplate_1_0    100L100; //V2006 S14721 cycle 59476-59482 | cycle59476-59482:JTAG_TCK=0 | vector 2007      cycle 59476-59482
             > timeplate_1_0    110L100; //V2007 S14726 cycle 59483 | cycle59483:JTAG_TCK=0 | vector 2008      cycle 59483
             > timeplate_1_0    110X100; //V2008 S14731 cycle 59484 | cycle59484:JTAG_TCK=0 | vector 2009      cycle 59484
             > timeplate_1_0    100X100; //V2009 S14737 cycle 59485 | cycle59485:JTAG_TCK=0 | vector 2010      cycle 59485
             > timeplate_1_0    100X100; //V2010 S14743 cycle 59486 | Shift fmag_srd_top_hilink_0_ctrlsignal(InData=001001111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle59486:JTAG_TCK=0 | vector 2011      cycle 59486
             > timeplate_1_0    110X100; //V2011 S14748 cycle 59487 | cycle59487:JTAG_TCK=0 | vector 2012      cycle 59487
  Repeat 2   > timeplate_1_0    100X100; //V2012 S14753 cycle 59488-59489 | cycle59488-59489:JTAG_TCK=0 | vector 2013      cycle 59488-59489
  Repeat 34  > timeplate_1_0    100X100; //V2013 S14791 cycle 59490-59523 | cycle59490:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 0 | cycle59491:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 1 | cycle59492:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 2 | cycle59493:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 3 | cycle59494:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 4 | cycle59495:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 5 | cycle59496:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 6 | cycle59497:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 7 | cycle59498:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 8 | cycle59499:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 9 | cycle59500:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 10 | cycle59501:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 11 | cycle59502:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 12 | cycle59503:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 13 | cycle59504:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 14 | cycle59505:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 15 | cycle59506:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 16 | cycle59507:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 17 | cycle59508:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 18 | cycle59509:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 19 | cycle59510:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 20 | cycle59511:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 21 | cycle59512:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 22 | cycle59513:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 23 | cycle59514:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V2014 S14810 cycle 59524-59538 | cycle59524:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 34 | cycle59525:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 35 | cycle59526:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 36 | cycle59527:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 37 | cycle59528:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 38 | cycle59529:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 39 | cycle59530:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 40 | cycle59531:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 41 | cycle59532:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 42 | cycle59533:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 43 | cycle59534:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 44 | cycle59535:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 45 | cycle59536:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 46 | cycle59537:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 47 | cycle59538:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 48 | vector 2015      cycle 59524-59538
  Repeat 9   > timeplate_1_0    101X100; //V2015 S14823 cycle 59539-59547 | cycle59539:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 49 | cycle59540:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 50 | cycle59541:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 51 | cycle59542:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 52 | cycle59543:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 53 | cycle59544:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 54 | cycle59545:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 55 | cycle59546:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 56 | cycle59547:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 57 | vector 2016      cycle 59539-59547
  Repeat 2   > timeplate_1_0    100X100; //V2016 S14829 cycle 59548-59549 | cycle59548:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 58 | cycle59549:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 59 | vector 2017      cycle 59548-59549
             > timeplate_1_0    101X100; //V2017 S14834 cycle 59550 | cycle59550:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 60 | vector 2018      cycle 59550
             > timeplate_1_0    100X100; //V2018 S14839 cycle 59551 | cycle59551:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 61 | vector 2019      cycle 59551
             > timeplate_1_0    110X100; //V2019 S14844 cycle 59552 | cycle59552:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 62 | vector 2020      cycle 59552
             > timeplate_1_0    110X100; //V2020 S14849 cycle 59553 | cycle59553:JTAG_TCK=0 | vector 2021      cycle 59553
             > timeplate_1_0    100X100; //V2021 S14855 cycle 59554 | cycle59554:JTAG_TCK=0 | vector 2022      cycle 59554
  Repeat 150  > timeplate_1_0    100X100; //V2022 S14865 cycle 59555-59704 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle59555-59704:JTAG_TCK=0 | vector 2023      cycle 59555-59704
             > timeplate_1_0    100X100; //V2023 S14880 cycle 59705 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr fmag_srd_top_hilink_0_ctrlsignal_ir | -shift_in   63'b0_0_1_1_0_1_11111111_0_00000000_00000000_00000000_00000000_00000000_00000000 | -shift_out  63'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=fmag_srd_top_hilink_0_ctrlsignal_ir,ShiftInValue=001101111111110000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(fmag_srd_top_hilink_0_ctrlsignal_ir=0000000011101011)! | cycle59705:JTAG_TCK=0 | vector 2024      cycle 59705
  Repeat 2   > timeplate_1_0    110X100; //V2024 S14885 cycle 59706-59707 | cycle59706-59707:JTAG_TCK=0 | vector 2025      cycle 59706-59707
  Repeat 2   > timeplate_1_0    100X100; //V2025 S14891 cycle 59708-59709 | cycle59708-59709:JTAG_TCK=0 | vector 2026      cycle 59708-59709
             > timeplate_1_0    101H100; //V2026 S14897 cycle 59710 | shift in instruction(fmag_srd_top_hilink_0_ctrlsignal_ir=0000000011101011)! | cycle59710:JTAG_TCK=0 | vector 2027      cycle 59710
             > timeplate_1_0    101L100; //V2027 S14902 cycle 59711 | cycle59711:JTAG_TCK=0 | vector 2028      cycle 59711
             > timeplate_1_0    100L100; //V2028 S14907 cycle 59712 | cycle59712:JTAG_TCK=0 | vector 2029      cycle 59712
             > timeplate_1_0    101L100; //V2029 S14912 cycle 59713 | cycle59713:JTAG_TCK=0 | vector 2030      cycle 59713
             > timeplate_1_0    100L100; //V2030 S14917 cycle 59714 | cycle59714:JTAG_TCK=0 | vector 2031      cycle 59714
  Repeat 3   > timeplate_1_0    101L100; //V2031 S14922 cycle 59715-59717 | cycle59715-59717:JTAG_TCK=0 | vector 2032      cycle 59715-59717
  Repeat 7   > timeplate_1_0    100L100; //V2032 S14927 cycle 59718-59724 | cycle59718-59724:JTAG_TCK=0 | vector 2033      cycle 59718-59724
             > timeplate_1_0    110L100; //V2033 S14932 cycle 59725 | cycle59725:JTAG_TCK=0 | vector 2034      cycle 59725
             > timeplate_1_0    110X100; //V2034 S14937 cycle 59726 | cycle59726:JTAG_TCK=0 | vector 2035      cycle 59726
             > timeplate_1_0    100X100; //V2035 S14943 cycle 59727 | cycle59727:JTAG_TCK=0 | vector 2036      cycle 59727
             > timeplate_1_0    100X100; //V2036 S14949 cycle 59728 | Shift fmag_srd_top_hilink_0_ctrlsignal(InData=001101111111110000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle59728:JTAG_TCK=0 | vector 2037      cycle 59728
             > timeplate_1_0    110X100; //V2037 S14954 cycle 59729 | cycle59729:JTAG_TCK=0 | vector 2038      cycle 59729
  Repeat 2   > timeplate_1_0    100X100; //V2038 S14959 cycle 59730-59731 | cycle59730-59731:JTAG_TCK=0 | vector 2039      cycle 59730-59731
  Repeat 34  > timeplate_1_0    100X100; //V2039 S14997 cycle 59732-59765 | cycle59732:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 0 | cycle59733:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 1 | cycle59734:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 2 | cycle59735:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 3 | cycle59736:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 4 | cycle59737:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 5 | cycle59738:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 6 | cycle59739:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 7 | cycle59740:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 8 | cycle59741:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 9 | cycle59742:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 10 | cycle59743:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 11 | cycle59744:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 12 | cycle59745:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 13 | cycle59746:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 14 | cycle59747:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 15 | cycle59748:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 16 | cycle59749:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 17 | cycle59750:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 18 | cycle59751:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 19 | cycle59752:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 20 | cycle59753:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 21 | cycle59754:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 22 | cycle59755:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 23 | cycle59756:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal;
  Repeat 15  > timeplate_1_0    100X100; //V2040 S15016 cycle 59766-59780 | cycle59766:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 34 | cycle59767:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 35 | cycle59768:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 36 | cycle59769:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 37 | cycle59770:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 38 | cycle59771:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 39 | cycle59772:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 40 | cycle59773:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 41 | cycle59774:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 42 | cycle59775:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 43 | cycle59776:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 44 | cycle59777:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 45 | cycle59778:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 46 | cycle59779:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 47 | cycle59780:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 48 | vector 2041      cycle 59766-59780
  Repeat 9   > timeplate_1_0    101X100; //V2041 S15029 cycle 59781-59789 | cycle59781:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 49 | cycle59782:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 50 | cycle59783:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 51 | cycle59784:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 52 | cycle59785:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 53 | cycle59786:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 54 | cycle59787:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 55 | cycle59788:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 56 | cycle59789:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 57 | vector 2042      cycle 59781-59789
             > timeplate_1_0    100X100; //V2042 S15034 cycle 59790 | cycle59790:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 58 | vector 2043      cycle 59790
  Repeat 2   > timeplate_1_0    101X100; //V2043 S15040 cycle 59791-59792 | cycle59791:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 59 | cycle59792:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 60 | vector 2044      cycle 59791-59792
             > timeplate_1_0    100X100; //V2044 S15045 cycle 59793 | cycle59793:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 61 | vector 2045      cycle 59793
             > timeplate_1_0    110X100; //V2045 S15050 cycle 59794 | cycle59794:JTAG_TCK=0; Reg Name: fmag_srd_top_hilink_0_ctrlsignal; Bit Num: 62 | vector 2046      cycle 59794
             > timeplate_1_0    110X100; //V2046 S15055 cycle 59795 | cycle59795:JTAG_TCK=0 | vector 2047      cycle 59795
             > timeplate_1_0    100X100; //V2047 S15061 cycle 59796 | cycle59796:JTAG_TCK=0 | vector 2048      cycle 59796
  Repeat 3000  > timeplate_1_0    100X100; //V2048 S15071 cycle 59797-62796 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle59797-62796:JTAG_TCK=0 | vector 2049      cycle 59797-62796
             > timeplate_1_0    100X100; //V2049 S15090 cycle 62797 | U_SRD1A_10 | bit49:macropwrdb bit48:grstb  bit45:lifeclk2dig_sel bit44:lrstb | macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr cp_top_hilink_0_ctrlsignal_ir | -shift_in   52'b0010001100000000000000000000000000000000000000000000 | -shift_out  52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=cp_top_hilink_0_ctrlsignal_ir,ShiftInValue=0010001100000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_hilink_0_ctrlsignal_ir=0000000011001000)! | cycle62797:JTAG_TCK=0 | vector 2050      cycle 62797
  Repeat 2   > timeplate_1_0    110X100; //V2050 S15095 cycle 62798-62799 | cycle62798-62799:JTAG_TCK=0 | vector 2051      cycle 62798-62799
  Repeat 2   > timeplate_1_0    100X100; //V2051 S15101 cycle 62800-62801 | cycle62800-62801:JTAG_TCK=0 | vector 2052      cycle 62800-62801
             > timeplate_1_0    100H100; //V2052 S15107 cycle 62802 | shift in instruction(cp_top_hilink_0_ctrlsignal_ir=0000000011001000)! | cycle62802:JTAG_TCK=0 | vector 2053      cycle 62802
  Repeat 2   > timeplate_1_0    100L100; //V2053 S15112 cycle 62803-62804 | cycle62803-62804:JTAG_TCK=0 | vector 2054      cycle 62803-62804
             > timeplate_1_0    101L100; //V2054 S15117 cycle 62805 | cycle62805:JTAG_TCK=0 | vector 2055      cycle 62805
  Repeat 2   > timeplate_1_0    100L100; //V2055 S15122 cycle 62806-62807 | cycle62806-62807:JTAG_TCK=0 | vector 2056      cycle 62806-62807
  Repeat 2   > timeplate_1_0    101L100; //V2056 S15127 cycle 62808-62809 | cycle62808-62809:JTAG_TCK=0 | vector 2057      cycle 62808-62809
  Repeat 7   > timeplate_1_0    100L100; //V2057 S15132 cycle 62810-62816 | cycle62810-62816:JTAG_TCK=0 | vector 2058      cycle 62810-62816
             > timeplate_1_0    110L100; //V2058 S15137 cycle 62817 | cycle62817:JTAG_TCK=0 | vector 2059      cycle 62817
             > timeplate_1_0    110X100; //V2059 S15142 cycle 62818 | cycle62818:JTAG_TCK=0 | vector 2060      cycle 62818
             > timeplate_1_0    100X100; //V2060 S15148 cycle 62819 | cycle62819:JTAG_TCK=0 | vector 2061      cycle 62819
             > timeplate_1_0    100X100; //V2061 S15154 cycle 62820 | Shift cp_top_hilink_0_ctrlsignal(InData=0010001100000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle62820:JTAG_TCK=0 | vector 2062      cycle 62820
             > timeplate_1_0    110X100; //V2062 S15159 cycle 62821 | cycle62821:JTAG_TCK=0 | vector 2063      cycle 62821
  Repeat 2   > timeplate_1_0    100X100; //V2063 S15164 cycle 62822-62823 | cycle62822-62823:JTAG_TCK=0 | vector 2064      cycle 62822-62823
  Repeat 36  > timeplate_1_0    100X100; //V2064 S15204 cycle 62824-62859 | cycle62824:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 0 | cycle62825:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 1 | cycle62826:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 2 | cycle62827:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 3 | cycle62828:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 4 | cycle62829:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 5 | cycle62830:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 6 | cycle62831:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 7 | cycle62832:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 8 | cycle62833:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 9 | cycle62834:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 10 | cycle62835:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 11 | cycle62836:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 12 | cycle62837:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 13 | cycle62838:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 14 | cycle62839:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 15 | cycle62840:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 16 | cycle62841:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 17 | cycle62842:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 18 | cycle62843:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 19 | cycle62844:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 20 | cycle62845:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 21 | cycle62846:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 22 | cycle62847:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 23 | cycle62848:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 24 | cycle62849:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 25 | cycle62850:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal;
  Repeat 8   > timeplate_1_0    100X100; //V2065 S15216 cycle 62860-62867 | cycle62860:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 36 | cycle62861:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 37 | cycle62862:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 38 | cycle62863:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 39 | cycle62864:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 40 | cycle62865:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 41 | cycle62866:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 42 | cycle62867:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 43 | vector 2066      cycle 62860-62867
  Repeat 2   > timeplate_1_0    101X100; //V2066 S15222 cycle 62868-62869 | cycle62868:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 44 | cycle62869:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 45 | vector 2067      cycle 62868-62869
  Repeat 3   > timeplate_1_0    100X100; //V2067 S15229 cycle 62870-62872 | cycle62870:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 46 | cycle62871:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 47 | cycle62872:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 48 | vector 2068      cycle 62870-62872
             > timeplate_1_0    101X100; //V2068 S15234 cycle 62873 | cycle62873:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 49 | vector 2069      cycle 62873
             > timeplate_1_0    100X100; //V2069 S15239 cycle 62874 | cycle62874:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 50 | vector 2070      cycle 62874
             > timeplate_1_0    110X100; //V2070 S15244 cycle 62875 | cycle62875:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 51 | vector 2071      cycle 62875
             > timeplate_1_0    110X100; //V2071 S15249 cycle 62876 | cycle62876:JTAG_TCK=0 | vector 2072      cycle 62876
             > timeplate_1_0    100X100; //V2072 S15255 cycle 62877 | cycle62877:JTAG_TCK=0 | vector 2073      cycle 62877
  Repeat 150  > timeplate_1_0    100X100; //V2073 S15265 cycle 62878-63027 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle62878-63027:JTAG_TCK=0 | vector 2074      cycle 62878-63027
             > timeplate_1_0    100X100; //V2074 S15280 cycle 63028 | macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr cp_top_hilink_0_ctrlsignal_ir | -shift_in   52'b0011001100000000000000000000000000000000000000000000 | -shift_out  52'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=cp_top_hilink_0_ctrlsignal_ir,ShiftInValue=0011001100000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_hilink_0_ctrlsignal_ir=0000000011001000)! | cycle63028:JTAG_TCK=0 | vector 2075      cycle 63028
  Repeat 2   > timeplate_1_0    110X100; //V2075 S15285 cycle 63029-63030 | cycle63029-63030:JTAG_TCK=0 | vector 2076      cycle 63029-63030
  Repeat 2   > timeplate_1_0    100X100; //V2076 S15291 cycle 63031-63032 | cycle63031-63032:JTAG_TCK=0 | vector 2077      cycle 63031-63032
             > timeplate_1_0    100H100; //V2077 S15297 cycle 63033 | shift in instruction(cp_top_hilink_0_ctrlsignal_ir=0000000011001000)! | cycle63033:JTAG_TCK=0 | vector 2078      cycle 63033
  Repeat 2   > timeplate_1_0    100L100; //V2078 S15302 cycle 63034-63035 | cycle63034-63035:JTAG_TCK=0 | vector 2079      cycle 63034-63035
             > timeplate_1_0    101L100; //V2079 S15307 cycle 63036 | cycle63036:JTAG_TCK=0 | vector 2080      cycle 63036
  Repeat 2   > timeplate_1_0    100L100; //V2080 S15312 cycle 63037-63038 | cycle63037-63038:JTAG_TCK=0 | vector 2081      cycle 63037-63038
  Repeat 2   > timeplate_1_0    101L100; //V2081 S15317 cycle 63039-63040 | cycle63039-63040:JTAG_TCK=0 | vector 2082      cycle 63039-63040
  Repeat 7   > timeplate_1_0    100L100; //V2082 S15322 cycle 63041-63047 | cycle63041-63047:JTAG_TCK=0 | vector 2083      cycle 63041-63047
             > timeplate_1_0    110L100; //V2083 S15327 cycle 63048 | cycle63048:JTAG_TCK=0 | vector 2084      cycle 63048
             > timeplate_1_0    110X100; //V2084 S15332 cycle 63049 | cycle63049:JTAG_TCK=0 | vector 2085      cycle 63049
             > timeplate_1_0    100X100; //V2085 S15338 cycle 63050 | cycle63050:JTAG_TCK=0 | vector 2086      cycle 63050
             > timeplate_1_0    100X100; //V2086 S15344 cycle 63051 | Shift cp_top_hilink_0_ctrlsignal(InData=0011001100000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle63051:JTAG_TCK=0 | vector 2087      cycle 63051
             > timeplate_1_0    110X100; //V2087 S15349 cycle 63052 | cycle63052:JTAG_TCK=0 | vector 2088      cycle 63052
  Repeat 2   > timeplate_1_0    100X100; //V2088 S15354 cycle 63053-63054 | cycle63053-63054:JTAG_TCK=0 | vector 2089      cycle 63053-63054
  Repeat 36  > timeplate_1_0    100X100; //V2089 S15394 cycle 63055-63090 | cycle63055:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 0 | cycle63056:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 1 | cycle63057:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 2 | cycle63058:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 3 | cycle63059:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 4 | cycle63060:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 5 | cycle63061:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 6 | cycle63062:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 7 | cycle63063:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 8 | cycle63064:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 9 | cycle63065:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 10 | cycle63066:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 11 | cycle63067:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 12 | cycle63068:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 13 | cycle63069:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 14 | cycle63070:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 15 | cycle63071:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 16 | cycle63072:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 17 | cycle63073:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 18 | cycle63074:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 19 | cycle63075:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 20 | cycle63076:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 21 | cycle63077:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 22 | cycle63078:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 23 | cycle63079:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 24 | cycle63080:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 25 | cycle63081:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal;
  Repeat 8   > timeplate_1_0    100X100; //V2090 S15406 cycle 63091-63098 | cycle63091:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 36 | cycle63092:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 37 | cycle63093:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 38 | cycle63094:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 39 | cycle63095:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 40 | cycle63096:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 41 | cycle63097:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 42 | cycle63098:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 43 | vector 2091      cycle 63091-63098
  Repeat 2   > timeplate_1_0    101X100; //V2091 S15412 cycle 63099-63100 | cycle63099:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 44 | cycle63100:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 45 | vector 2092      cycle 63099-63100
  Repeat 2   > timeplate_1_0    100X100; //V2092 S15418 cycle 63101-63102 | cycle63101:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 46 | cycle63102:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 47 | vector 2093      cycle 63101-63102
  Repeat 2   > timeplate_1_0    101X100; //V2093 S15424 cycle 63103-63104 | cycle63103:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 48 | cycle63104:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 49 | vector 2094      cycle 63103-63104
             > timeplate_1_0    100X100; //V2094 S15429 cycle 63105 | cycle63105:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 50 | vector 2095      cycle 63105
             > timeplate_1_0    110X100; //V2095 S15434 cycle 63106 | cycle63106:JTAG_TCK=0; Reg Name: cp_top_hilink_0_ctrlsignal; Bit Num: 51 | vector 2096      cycle 63106
             > timeplate_1_0    110X100; //V2096 S15439 cycle 63107 | cycle63107:JTAG_TCK=0 | vector 2097      cycle 63107
             > timeplate_1_0    100X100; //V2097 S15445 cycle 63108 | cycle63108:JTAG_TCK=0 | vector 2098      cycle 63108
  Repeat 3000  > timeplate_1_0    100X100; //V2098 S15455 cycle 63109-66108 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle63109-66108:JTAG_TCK=0 | vector 2099      cycle 63109-66108
             > timeplate_1_0    100X100; //V2099 S15474 cycle 66109 | U_SRD2A_11 | bit92:macropwrdb bit91:grstb bit87:lrstb[1] bit86:lrstb[0] | lifeclk2dig_sel=1 macropwrdb=1 grstb=0 | set testbench parameters -instruction shift -instr cp_top_hilink_1_ctrlsignal_ir | -shift_in   95'b00100011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 | -shift_out  95'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=cp_top_hilink_1_ctrlsignal_ir,ShiftInValue=00100011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_hilink_1_ctrlsignal_ir=0000000011001011)! | cycle66109:JTAG_TCK=0 | vector 2100      cycle 66109
  Repeat 2   > timeplate_1_0    110X100; //V2100 S15479 cycle 66110-66111 | cycle66110-66111:JTAG_TCK=0 | vector 2101      cycle 66110-66111
  Repeat 2   > timeplate_1_0    100X100; //V2101 S15485 cycle 66112-66113 | cycle66112-66113:JTAG_TCK=0 | vector 2102      cycle 66112-66113
             > timeplate_1_0    101H100; //V2102 S15491 cycle 66114 | shift in instruction(cp_top_hilink_1_ctrlsignal_ir=0000000011001011)! | cycle66114:JTAG_TCK=0 | vector 2103      cycle 66114
             > timeplate_1_0    101L100; //V2103 S15496 cycle 66115 | cycle66115:JTAG_TCK=0 | vector 2104      cycle 66115
             > timeplate_1_0    100L100; //V2104 S15501 cycle 66116 | cycle66116:JTAG_TCK=0 | vector 2105      cycle 66116
             > timeplate_1_0    101L100; //V2105 S15506 cycle 66117 | cycle66117:JTAG_TCK=0 | vector 2106      cycle 66117
  Repeat 2   > timeplate_1_0    100L100; //V2106 S15511 cycle 66118-66119 | cycle66118-66119:JTAG_TCK=0 | vector 2107      cycle 66118-66119
  Repeat 2   > timeplate_1_0    101L100; //V2107 S15516 cycle 66120-66121 | cycle66120-66121:JTAG_TCK=0 | vector 2108      cycle 66120-66121
  Repeat 7   > timeplate_1_0    100L100; //V2108 S15521 cycle 66122-66128 | cycle66122-66128:JTAG_TCK=0 | vector 2109      cycle 66122-66128
             > timeplate_1_0    110L100; //V2109 S15526 cycle 66129 | cycle66129:JTAG_TCK=0 | vector 2110      cycle 66129
             > timeplate_1_0    110X100; //V2110 S15531 cycle 66130 | cycle66130:JTAG_TCK=0 | vector 2111      cycle 66130
             > timeplate_1_0    100X100; //V2111 S15537 cycle 66131 | cycle66131:JTAG_TCK=0 | vector 2112      cycle 66131
             > timeplate_1_0    100X100; //V2112 S15543 cycle 66132 | Shift cp_top_hilink_1_ctrlsignal(InData=00100011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle66132:JTAG_TCK=0 | vector 2113      cycle 66132
             > timeplate_1_0    110X100; //V2113 S15548 cycle 66133 | cycle66133:JTAG_TCK=0 | vector 2114      cycle 66133
  Repeat 2   > timeplate_1_0    100X100; //V2114 S15553 cycle 66134-66135 | cycle66134-66135:JTAG_TCK=0 | vector 2115      cycle 66134-66135
  Repeat 36  > timeplate_1_0    100X100; //V2115 S15593 cycle 66136-66171 | cycle66136:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 0 | cycle66137:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 1 | cycle66138:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 2 | cycle66139:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 3 | cycle66140:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 4 | cycle66141:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 5 | cycle66142:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 6 | cycle66143:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 7 | cycle66144:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 8 | cycle66145:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 9 | cycle66146:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 10 | cycle66147:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 11 | cycle66148:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 12 | cycle66149:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 13 | cycle66150:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 14 | cycle66151:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 15 | cycle66152:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 16 | cycle66153:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 17 | cycle66154:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 18 | cycle66155:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 19 | cycle66156:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 20 | cycle66157:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 21 | cycle66158:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 22 | cycle66159:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 23 | cycle66160:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 24 | cycle66161:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 25 | cycle66162:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal;
  Repeat 36  > timeplate_1_0    100X100; //V2116 S15633 cycle 66172-66207 | cycle66172:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 36 | cycle66173:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 37 | cycle66174:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 38 | cycle66175:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 39 | cycle66176:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 40 | cycle66177:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 41 | cycle66178:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 42 | cycle66179:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 43 | cycle66180:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 44 | cycle66181:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 45 | cycle66182:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 46 | cycle66183:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 47 | cycle66184:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 48 | cycle66185:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 49 | cycle66186:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 50 | cycle66187:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 51 | cycle66188:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 52 | cycle66189:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 53 | cycle66190:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 54 | cycle66191:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 55 | cycle66192:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 56 | cycle66193:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 57 | cycle66194:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 58 | cycle66195:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 59 | cycle66196:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 60 | cycle66197:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 61 | cycle66198:JTAG_TCK=0; Reg Name: cp_top_hilink_1_c
  Repeat 14  > timeplate_1_0    100X100; //V2117 S15651 cycle 66208-66221 | cycle66208:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 72 | cycle66209:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 73 | cycle66210:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 74 | cycle66211:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 75 | cycle66212:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 76 | cycle66213:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 77 | cycle66214:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 78 | cycle66215:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 79 | cycle66216:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 80 | cycle66217:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 81 | cycle66218:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 82 | cycle66219:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 83 | cycle66220:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 84 | cycle66221:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 85 | vector 2118      cycle 66208-66221
  Repeat 3   > timeplate_1_0    101X100; //V2118 S15658 cycle 66222-66224 | cycle66222:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 86 | cycle66223:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 87 | cycle66224:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 88 | vector 2119      cycle 66222-66224
  Repeat 3   > timeplate_1_0    100X100; //V2119 S15665 cycle 66225-66227 | cycle66225:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 89 | cycle66226:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 90 | cycle66227:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 91 | vector 2120      cycle 66225-66227
             > timeplate_1_0    101X100; //V2120 S15670 cycle 66228 | cycle66228:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 92 | vector 2121      cycle 66228
             > timeplate_1_0    100X100; //V2121 S15675 cycle 66229 | cycle66229:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 93 | vector 2122      cycle 66229
             > timeplate_1_0    110X100; //V2122 S15680 cycle 66230 | cycle66230:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 94 | vector 2123      cycle 66230
             > timeplate_1_0    110X100; //V2123 S15685 cycle 66231 | cycle66231:JTAG_TCK=0 | vector 2124      cycle 66231
             > timeplate_1_0    100X100; //V2124 S15691 cycle 66232 | cycle66232:JTAG_TCK=0 | vector 2125      cycle 66232
  Repeat 150  > timeplate_1_0    100X100; //V2125 S15701 cycle 66233-66382 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle66233-66382:JTAG_TCK=0 | vector 2126      cycle 66233-66382
             > timeplate_1_0    100X100; //V2126 S15716 cycle 66383 | lifeclk2dig_sel=1 macropwrdb=1 grstb=1 | set testbench parameters -instruction shift -instr cp_top_hilink_1_ctrlsignal_ir | -shift_in   95'b00110011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 | -shift_out  95'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=cp_top_hilink_1_ctrlsignal_ir,ShiftInValue=00110011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(cp_top_hilink_1_ctrlsignal_ir=0000000011001011)! | cycle66383:JTAG_TCK=0 | vector 2127      cycle 66383
  Repeat 2   > timeplate_1_0    110X100; //V2127 S15721 cycle 66384-66385 | cycle66384-66385:JTAG_TCK=0 | vector 2128      cycle 66384-66385
  Repeat 2   > timeplate_1_0    100X100; //V2128 S15727 cycle 66386-66387 | cycle66386-66387:JTAG_TCK=0 | vector 2129      cycle 66386-66387
             > timeplate_1_0    101H100; //V2129 S15733 cycle 66388 | shift in instruction(cp_top_hilink_1_ctrlsignal_ir=0000000011001011)! | cycle66388:JTAG_TCK=0 | vector 2130      cycle 66388
             > timeplate_1_0    101L100; //V2130 S15738 cycle 66389 | cycle66389:JTAG_TCK=0 | vector 2131      cycle 66389
             > timeplate_1_0    100L100; //V2131 S15743 cycle 66390 | cycle66390:JTAG_TCK=0 | vector 2132      cycle 66390
             > timeplate_1_0    101L100; //V2132 S15748 cycle 66391 | cycle66391:JTAG_TCK=0 | vector 2133      cycle 66391
  Repeat 2   > timeplate_1_0    100L100; //V2133 S15753 cycle 66392-66393 | cycle66392-66393:JTAG_TCK=0 | vector 2134      cycle 66392-66393
  Repeat 2   > timeplate_1_0    101L100; //V2134 S15758 cycle 66394-66395 | cycle66394-66395:JTAG_TCK=0 | vector 2135      cycle 66394-66395
  Repeat 7   > timeplate_1_0    100L100; //V2135 S15763 cycle 66396-66402 | cycle66396-66402:JTAG_TCK=0 | vector 2136      cycle 66396-66402
             > timeplate_1_0    110L100; //V2136 S15768 cycle 66403 | cycle66403:JTAG_TCK=0 | vector 2137      cycle 66403
             > timeplate_1_0    110X100; //V2137 S15773 cycle 66404 | cycle66404:JTAG_TCK=0 | vector 2138      cycle 66404
             > timeplate_1_0    100X100; //V2138 S15779 cycle 66405 | cycle66405:JTAG_TCK=0 | vector 2139      cycle 66405
             > timeplate_1_0    100X100; //V2139 S15785 cycle 66406 | Shift cp_top_hilink_1_ctrlsignal(InData=00110011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle66406:JTAG_TCK=0 | vector 2140      cycle 66406
             > timeplate_1_0    110X100; //V2140 S15790 cycle 66407 | cycle66407:JTAG_TCK=0 | vector 2141      cycle 66407
  Repeat 2   > timeplate_1_0    100X100; //V2141 S15795 cycle 66408-66409 | cycle66408-66409:JTAG_TCK=0 | vector 2142      cycle 66408-66409
  Repeat 36  > timeplate_1_0    100X100; //V2142 S15835 cycle 66410-66445 | cycle66410:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 0 | cycle66411:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 1 | cycle66412:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 2 | cycle66413:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 3 | cycle66414:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 4 | cycle66415:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 5 | cycle66416:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 6 | cycle66417:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 7 | cycle66418:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 8 | cycle66419:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 9 | cycle66420:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 10 | cycle66421:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 11 | cycle66422:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 12 | cycle66423:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 13 | cycle66424:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 14 | cycle66425:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 15 | cycle66426:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 16 | cycle66427:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 17 | cycle66428:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 18 | cycle66429:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 19 | cycle66430:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 20 | cycle66431:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 21 | cycle66432:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 22 | cycle66433:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 23 | cycle66434:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 24 | cycle66435:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 25 | cycle66436:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal;
  Repeat 36  > timeplate_1_0    100X100; //V2143 S15875 cycle 66446-66481 | cycle66446:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 36 | cycle66447:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 37 | cycle66448:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 38 | cycle66449:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 39 | cycle66450:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 40 | cycle66451:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 41 | cycle66452:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 42 | cycle66453:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 43 | cycle66454:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 44 | cycle66455:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 45 | cycle66456:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 46 | cycle66457:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 47 | cycle66458:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 48 | cycle66459:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 49 | cycle66460:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 50 | cycle66461:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 51 | cycle66462:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 52 | cycle66463:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 53 | cycle66464:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 54 | cycle66465:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 55 | cycle66466:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 56 | cycle66467:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 57 | cycle66468:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 58 | cycle66469:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 59 | cycle66470:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 60 | cycle66471:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 61 | cycle66472:JTAG_TCK=0; Reg Name: cp_top_hilink_1_c
  Repeat 14  > timeplate_1_0    100X100; //V2144 S15893 cycle 66482-66495 | cycle66482:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 72 | cycle66483:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 73 | cycle66484:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 74 | cycle66485:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 75 | cycle66486:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 76 | cycle66487:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 77 | cycle66488:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 78 | cycle66489:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 79 | cycle66490:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 80 | cycle66491:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 81 | cycle66492:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 82 | cycle66493:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 83 | cycle66494:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 84 | cycle66495:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 85 | vector 2145      cycle 66482-66495
  Repeat 3   > timeplate_1_0    101X100; //V2145 S15900 cycle 66496-66498 | cycle66496:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 86 | cycle66497:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 87 | cycle66498:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 88 | vector 2146      cycle 66496-66498
  Repeat 2   > timeplate_1_0    100X100; //V2146 S15906 cycle 66499-66500 | cycle66499:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 89 | cycle66500:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 90 | vector 2147      cycle 66499-66500
  Repeat 2   > timeplate_1_0    101X100; //V2147 S15912 cycle 66501-66502 | cycle66501:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 91 | cycle66502:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 92 | vector 2148      cycle 66501-66502
             > timeplate_1_0    100X100; //V2148 S15917 cycle 66503 | cycle66503:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 93 | vector 2149      cycle 66503
             > timeplate_1_0    110X100; //V2149 S15922 cycle 66504 | cycle66504:JTAG_TCK=0; Reg Name: cp_top_hilink_1_ctrlsignal; Bit Num: 94 | vector 2150      cycle 66504
             > timeplate_1_0    110X100; //V2150 S15927 cycle 66505 | cycle66505:JTAG_TCK=0 | vector 2151      cycle 66505
             > timeplate_1_0    100X100; //V2151 S15933 cycle 66506 | cycle66506:JTAG_TCK=0 | vector 2152      cycle 66506
  Repeat 3000  > timeplate_1_0    100X100; //V2152 S15943 cycle 66507-69506 | set testbench parameters -instruction wait -cycle 3000; | Wait clock(JTAG_TCK) for 3000/3000<1> cycles! | cycle66507-69506:JTAG_TCK=0 | vector 2153      cycle 66507-69506
             > timeplate_1_0    100X100; //V2153 S15968 cycle 69507 | end of power up sequence | Start of CSR RWR try run | select H16 hilink wr sds0 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000000000000000001 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000000000000000001,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle69507:JTAG_TCK=0 | vector 2154      cycle 69507
  Repeat 2   > timeplate_1_0    110X100; //V2154 S15973 cycle 69508-69509 | cycle69508-69509:JTAG_TCK=0 | vector 2155      cycle 69508-69509
  Repeat 2   > timeplate_1_0    100X100; //V2155 S15979 cycle 69510-69511 | cycle69510-69511:JTAG_TCK=0 | vector 2156      cycle 69510-69511
             > timeplate_1_0    101H100; //V2156 S15985 cycle 69512 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle69512:JTAG_TCK=0 | vector 2157      cycle 69512
  Repeat 4   > timeplate_1_0    100L100; //V2157 S15990 cycle 69513-69516 | cycle69513-69516:JTAG_TCK=0 | vector 2158      cycle 69513-69516
             > timeplate_1_0    101L100; //V2158 S15995 cycle 69517 | cycle69517:JTAG_TCK=0 | vector 2159      cycle 69517
             > timeplate_1_0    100L100; //V2159 S16000 cycle 69518 | cycle69518:JTAG_TCK=0 | vector 2160      cycle 69518
             > timeplate_1_0    101L100; //V2160 S16005 cycle 69519 | cycle69519:JTAG_TCK=0 | vector 2161      cycle 69519
  Repeat 7   > timeplate_1_0    100L100; //V2161 S16010 cycle 69520-69526 | cycle69520-69526:JTAG_TCK=0 | vector 2162      cycle 69520-69526
             > timeplate_1_0    110L100; //V2162 S16015 cycle 69527 | cycle69527:JTAG_TCK=0 | vector 2163      cycle 69527
             > timeplate_1_0    110X100; //V2163 S16020 cycle 69528 | cycle69528:JTAG_TCK=0 | vector 2164      cycle 69528
             > timeplate_1_0    100X100; //V2164 S16026 cycle 69529 | cycle69529:JTAG_TCK=0 | vector 2165      cycle 69529
             > timeplate_1_0    100X100; //V2165 S16032 cycle 69530 | Shift hilinkwr_select(InData=00000000000000000001, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle69530:JTAG_TCK=0 | vector 2166      cycle 69530
             > timeplate_1_0    110X100; //V2166 S16037 cycle 69531 | cycle69531:JTAG_TCK=0 | vector 2167      cycle 69531
  Repeat 2   > timeplate_1_0    100X100; //V2167 S16042 cycle 69532-69533 | cycle69532-69533:JTAG_TCK=0 | vector 2168      cycle 69532-69533
             > timeplate_1_0    101X100; //V2168 S16047 cycle 69534 | cycle69534:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | vector 2169      cycle 69534
  Repeat 18  > timeplate_1_0    100X100; //V2169 S16069 cycle 69535-69552 | cycle69535:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle69536:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle69537:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle69538:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle69539:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle69540:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle69541:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle69542:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle69543:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle69544:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle69545:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle69546:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle69547:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle69548:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle69549:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle69550:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle69551:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle69552:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 2170      cycle 69535-69552
             > timeplate_1_0    110X100; //V2170 S16074 cycle 69553 | cycle69553:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 2171      cycle 69553
             > timeplate_1_0    110X100; //V2171 S16079 cycle 69554 | cycle69554:JTAG_TCK=0 | vector 2172      cycle 69554
             > timeplate_1_0    100X100; //V2172 S16085 cycle 69555 | cycle69555:JTAG_TCK=0 | vector 2173      cycle 69555
             > timeplate_1_0    100X100; //V2173 S16103 cycle 69556 | Start of  U_SRD1A_10 CSR RWR | select hilink tdo , hilink_index=0 , sds0_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000000000 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle69556:JTAG_TCK=0 | vector 2174      cycle 69556
  Repeat 2   > timeplate_1_0    110X100; //V2174 S16108 cycle 69557-69558 | cycle69557-69558:JTAG_TCK=0 | vector 2175      cycle 69557-69558
  Repeat 2   > timeplate_1_0    100X100; //V2175 S16114 cycle 69559-69560 | cycle69559-69560:JTAG_TCK=0 | vector 2176      cycle 69559-69560
             > timeplate_1_0    101H100; //V2176 S16120 cycle 69561 | shift in instruction(hilink_index=0000000010011101)! | cycle69561:JTAG_TCK=0 | vector 2177      cycle 69561
             > timeplate_1_0    100L100; //V2177 S16125 cycle 69562 | cycle69562:JTAG_TCK=0 | vector 2178      cycle 69562
  Repeat 3   > timeplate_1_0    101L100; //V2178 S16130 cycle 69563-69565 | cycle69563-69565:JTAG_TCK=0 | vector 2179      cycle 69563-69565
  Repeat 2   > timeplate_1_0    100L100; //V2179 S16135 cycle 69566-69567 | cycle69566-69567:JTAG_TCK=0 | vector 2180      cycle 69566-69567
             > timeplate_1_0    101L100; //V2180 S16140 cycle 69568 | cycle69568:JTAG_TCK=0 | vector 2181      cycle 69568
  Repeat 7   > timeplate_1_0    100L100; //V2181 S16145 cycle 69569-69575 | cycle69569-69575:JTAG_TCK=0 | vector 2182      cycle 69569-69575
             > timeplate_1_0    110L100; //V2182 S16150 cycle 69576 | cycle69576:JTAG_TCK=0 | vector 2183      cycle 69576
             > timeplate_1_0    110X100; //V2183 S16155 cycle 69577 | cycle69577:JTAG_TCK=0 | vector 2184      cycle 69577
             > timeplate_1_0    100X100; //V2184 S16161 cycle 69578 | cycle69578:JTAG_TCK=0 | vector 2185      cycle 69578
             > timeplate_1_0    100X100; //V2185 S16167 cycle 69579 | Shift hilink_index(InData=0000000000000000, OutData=xxxxxxxxxxxxxxxx)! | cycle69579:JTAG_TCK=0 | vector 2186      cycle 69579
             > timeplate_1_0    110X100; //V2186 S16172 cycle 69580 | cycle69580:JTAG_TCK=0 | vector 2187      cycle 69580
  Repeat 2   > timeplate_1_0    100X100; //V2187 S16177 cycle 69581-69582 | cycle69581-69582:JTAG_TCK=0 | vector 2188      cycle 69581-69582
  Repeat 15  > timeplate_1_0    100X100; //V2188 S16196 cycle 69583-69597 | cycle69583:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | cycle69584:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | cycle69585:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | cycle69586:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | cycle69587:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle69588:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle69589:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle69590:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle69591:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle69592:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle69593:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle69594:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle69595:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle69596:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle69597:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 2189      cycle 69583-69597
             > timeplate_1_0    110X100; //V2189 S16201 cycle 69598 | cycle69598:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 2190      cycle 69598
             > timeplate_1_0    110X100; //V2190 S16206 cycle 69599 | cycle69599:JTAG_TCK=0 | vector 2191      cycle 69599
             > timeplate_1_0    100X100; //V2191 S16212 cycle 69600 | cycle69600:JTAG_TCK=0 | vector 2192      cycle 69600
             > timeplate_1_0    100X100; //V2192 S16227 cycle 69601 | read CS0_CSR1 addr:0x0002 data:0x0A29 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0000101000101001_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010000101000101001x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle69601:JTAG_TCK=0 | vector 2193      cycle 69601
  Repeat 2   > timeplate_1_0    110X100; //V2193 S16232 cycle 69602-69603 | cycle69602-69603:JTAG_TCK=0 | vector 2194      cycle 69602-69603
  Repeat 2   > timeplate_1_0    100X100; //V2194 S16238 cycle 69604-69605 | cycle69604-69605:JTAG_TCK=0 | vector 2195      cycle 69604-69605
             > timeplate_1_0    100H100; //V2195 S16244 cycle 69606 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle69606:JTAG_TCK=0 | vector 2196      cycle 69606
  Repeat 4   > timeplate_1_0    100L100; //V2196 S16249 cycle 69607-69610 | cycle69607-69610:JTAG_TCK=0 | vector 2197      cycle 69607-69610
             > timeplate_1_0    101L100; //V2197 S16254 cycle 69611 | cycle69611:JTAG_TCK=0 | vector 2198      cycle 69611
             > timeplate_1_0    100L100; //V2198 S16259 cycle 69612 | cycle69612:JTAG_TCK=0 | vector 2199      cycle 69612
             > timeplate_1_0    101L100; //V2199 S16264 cycle 69613 | cycle69613:JTAG_TCK=0 | vector 2200      cycle 69613
  Repeat 7   > timeplate_1_0    100L100; //V2200 S16269 cycle 69614-69620 | cycle69614-69620:JTAG_TCK=0 | vector 2201      cycle 69614-69620
             > timeplate_1_0    110L100; //V2201 S16274 cycle 69621 | cycle69621:JTAG_TCK=0 | vector 2202      cycle 69621
             > timeplate_1_0    110X100; //V2202 S16279 cycle 69622 | cycle69622:JTAG_TCK=0 | vector 2203      cycle 69622
             > timeplate_1_0    100X100; //V2203 S16285 cycle 69623 | cycle69623:JTAG_TCK=0 | vector 2204      cycle 69623
             > timeplate_1_0    100X100; //V2204 S16291 cycle 69624 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle69624:JTAG_TCK=0 | vector 2205      cycle 69624
             > timeplate_1_0    110X100; //V2205 S16296 cycle 69625 | cycle69625:JTAG_TCK=0 | vector 2206      cycle 69625
  Repeat 2   > timeplate_1_0    100X100; //V2206 S16301 cycle 69626-69627 | cycle69626-69627:JTAG_TCK=0 | vector 2207      cycle 69626-69627
  Repeat 17  > timeplate_1_0    100X100; //V2207 S16322 cycle 69628-69644 | cycle69628:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle69629:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle69630:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle69631:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle69632:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle69633:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle69634:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle69635:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle69636:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle69637:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle69638:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle69639:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle69640:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle69641:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle69642:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle69643:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle69644:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2208      cycle 69628-69644
             > timeplate_1_0    101X100; //V2208 S16327 cycle 69645 | cycle69645:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2209      cycle 69645
  Repeat 16  > timeplate_1_0    100X100; //V2209 S16347 cycle 69646-69661 | cycle69646:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle69647:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle69648:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle69649:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle69650:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle69651:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle69652:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle69653:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle69654:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle69655:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle69656:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle69657:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle69658:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle69659:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle69660:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle69661:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2210      cycle 69646-69661
             > timeplate_1_0    110X100; //V2210 S16352 cycle 69662 | cycle69662:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2211      cycle 69662
             > timeplate_1_0    110X100; //V2211 S16357 cycle 69663 | cycle69663:JTAG_TCK=0 | vector 2212      cycle 69663
             > timeplate_1_0    100X100; //V2212 S16363 cycle 69664 | cycle69664:JTAG_TCK=0 | vector 2213      cycle 69664
  Repeat 20  > timeplate_1_0    100X100; //V2213 S16370 cycle 69665-69684 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle69665-69684:JTAG_TCK=0 | vector 2214      cycle 69665-69684
             > timeplate_1_0    100X100; //V2214 S16376 cycle 69685 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010000101000101001x)! | cycle69685:JTAG_TCK=0 | vector 2215      cycle 69685
             > timeplate_1_0    110X100; //V2215 S16381 cycle 69686 | cycle69686:JTAG_TCK=0 | vector 2216      cycle 69686
  Repeat 2   > timeplate_1_0    100X100; //V2216 S16386 cycle 69687-69688 | cycle69687-69688:JTAG_TCK=0 | vector 2217      cycle 69687-69688
             > timeplate_1_0    100X100; //V2217 S16391 cycle 69689 | cycle69689:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 2218      cycle 69689
             > timeplate_1_0    100H100; //V2218 S16396 cycle 69690 | cycle69690:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2219      cycle 69690
  Repeat 2   > timeplate_1_0    100L100; //V2219 S16402 cycle 69691-69692 | cycle69691:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle69692:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2220      cycle 69691-69692
             > timeplate_1_0    100H100; //V2220 S16407 cycle 69693 | cycle69693:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 2221      cycle 69693
             > timeplate_1_0    100L100; //V2221 S16412 cycle 69694 | cycle69694:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2222      cycle 69694
             > timeplate_1_0    100H100; //V2222 S16417 cycle 69695 | cycle69695:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2223      cycle 69695
  Repeat 3   > timeplate_1_0    100L100; //V2223 S16424 cycle 69696-69698 | cycle69696:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle69697:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle69698:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2224      cycle 69696-69698
             > timeplate_1_0    100H100; //V2224 S16429 cycle 69699 | cycle69699:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2225      cycle 69699
             > timeplate_1_0    100L100; //V2225 S16434 cycle 69700 | cycle69700:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2226      cycle 69700
             > timeplate_1_0    100H100; //V2226 S16439 cycle 69701 | cycle69701:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | vector 2227      cycle 69701
  Repeat 4   > timeplate_1_0    100L100; //V2227 S16447 cycle 69702-69705 | cycle69702:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle69703:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle69704:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle69705:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2228      cycle 69702-69705
             > timeplate_1_0    101H100; //V2228 S16452 cycle 69706 | cycle69706:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2229      cycle 69706
  Repeat 16  > timeplate_1_0    100L100; //V2229 S16472 cycle 69707-69722 | cycle69707:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle69708:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle69709:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle69710:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle69711:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle69712:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle69713:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle69714:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle69715:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle69716:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle69717:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle69718:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle69719:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle69720:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle69721:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle69722:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2230      cycle 69707-69722
             > timeplate_1_0    110H100; //V2230 S16477 cycle 69723 | cycle69723:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2231      cycle 69723
             > timeplate_1_0    110X100; //V2231 S16482 cycle 69724 | cycle69724:JTAG_TCK=0 | vector 2232      cycle 69724
             > timeplate_1_0    100X100; //V2232 S16488 cycle 69725 | cycle69725:JTAG_TCK=0 | vector 2233      cycle 69725
             > timeplate_1_0    100X100; //V2233 S16503 cycle 69726 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle69726:JTAG_TCK=0 | vector 2234      cycle 69726
  Repeat 2   > timeplate_1_0    110X100; //V2234 S16508 cycle 69727-69728 | cycle69727-69728:JTAG_TCK=0 | vector 2235      cycle 69727-69728
  Repeat 2   > timeplate_1_0    100X100; //V2235 S16514 cycle 69729-69730 | cycle69729-69730:JTAG_TCK=0 | vector 2236      cycle 69729-69730
             > timeplate_1_0    100H100; //V2236 S16520 cycle 69731 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle69731:JTAG_TCK=0 | vector 2237      cycle 69731
  Repeat 4   > timeplate_1_0    100L100; //V2237 S16525 cycle 69732-69735 | cycle69732-69735:JTAG_TCK=0 | vector 2238      cycle 69732-69735
             > timeplate_1_0    101L100; //V2238 S16530 cycle 69736 | cycle69736:JTAG_TCK=0 | vector 2239      cycle 69736
             > timeplate_1_0    100L100; //V2239 S16535 cycle 69737 | cycle69737:JTAG_TCK=0 | vector 2240      cycle 69737
             > timeplate_1_0    101L100; //V2240 S16540 cycle 69738 | cycle69738:JTAG_TCK=0 | vector 2241      cycle 69738
  Repeat 7   > timeplate_1_0    100L100; //V2241 S16545 cycle 69739-69745 | cycle69739-69745:JTAG_TCK=0 | vector 2242      cycle 69739-69745
             > timeplate_1_0    110L100; //V2242 S16550 cycle 69746 | cycle69746:JTAG_TCK=0 | vector 2243      cycle 69746
             > timeplate_1_0    110X100; //V2243 S16555 cycle 69747 | cycle69747:JTAG_TCK=0 | vector 2244      cycle 69747
             > timeplate_1_0    100X100; //V2244 S16561 cycle 69748 | cycle69748:JTAG_TCK=0 | vector 2245      cycle 69748
             > timeplate_1_0    100X100; //V2245 S16567 cycle 69749 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle69749:JTAG_TCK=0 | vector 2246      cycle 69749
             > timeplate_1_0    110X100; //V2246 S16572 cycle 69750 | cycle69750:JTAG_TCK=0 | vector 2247      cycle 69750
  Repeat 2   > timeplate_1_0    100X100; //V2247 S16577 cycle 69751-69752 | cycle69751-69752:JTAG_TCK=0 | vector 2248      cycle 69751-69752
  Repeat 2   > timeplate_1_0    100X100; //V2248 S16583 cycle 69753-69754 | cycle69753:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle69754:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2249      cycle 69753-69754
             > timeplate_1_0    101X100; //V2249 S16588 cycle 69755 | cycle69755:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 2250      cycle 69755
             > timeplate_1_0    100X100; //V2250 S16593 cycle 69756 | cycle69756:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2251      cycle 69756
  Repeat 2   > timeplate_1_0    101X100; //V2251 S16599 cycle 69757-69758 | cycle69757:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle69758:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2252      cycle 69757-69758
             > timeplate_1_0    100X100; //V2252 S16604 cycle 69759 | cycle69759:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2253      cycle 69759
             > timeplate_1_0    101X100; //V2253 S16609 cycle 69760 | cycle69760:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 2254      cycle 69760
  Repeat 2   > timeplate_1_0    100X100; //V2254 S16615 cycle 69761-69762 | cycle69761:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle69762:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2255      cycle 69761-69762
             > timeplate_1_0    101X100; //V2255 S16620 cycle 69763 | cycle69763:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2256      cycle 69763
             > timeplate_1_0    100X100; //V2256 S16625 cycle 69764 | cycle69764:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2257      cycle 69764
  Repeat 2   > timeplate_1_0    101X100; //V2257 S16631 cycle 69765-69766 | cycle69765:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle69766:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 2258      cycle 69765-69766
             > timeplate_1_0    100X100; //V2258 S16636 cycle 69767 | cycle69767:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 2259      cycle 69767
             > timeplate_1_0    101X100; //V2259 S16641 cycle 69768 | cycle69768:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2260      cycle 69768
             > timeplate_1_0    100X100; //V2260 S16646 cycle 69769 | cycle69769:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2261      cycle 69769
             > timeplate_1_0    101X100; //V2261 S16651 cycle 69770 | cycle69770:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2262      cycle 69770
  Repeat 16  > timeplate_1_0    100X100; //V2262 S16671 cycle 69771-69786 | cycle69771:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle69772:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle69773:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle69774:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle69775:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle69776:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle69777:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle69778:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle69779:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle69780:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle69781:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle69782:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle69783:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle69784:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle69785:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle69786:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2263      cycle 69771-69786
             > timeplate_1_0    111X100; //V2263 S16676 cycle 69787 | cycle69787:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2264      cycle 69787
             > timeplate_1_0    111X100; //V2264 S16681 cycle 69788 | cycle69788:JTAG_TCK=0 | vector 2265      cycle 69788
             > timeplate_1_0    101X100; //V2265 S16687 cycle 69789 | cycle69789:JTAG_TCK=0 | vector 2266      cycle 69789
  Repeat 20  > timeplate_1_0    101X100; //V2266 S16694 cycle 69790-69809 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle69790-69809:JTAG_TCK=0 | vector 2267      cycle 69790-69809
             > timeplate_1_0    101X100; //V2267 S16700 cycle 69810 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle69810:JTAG_TCK=0 | vector 2268      cycle 69810
             > timeplate_1_0    111X100; //V2268 S16705 cycle 69811 | cycle69811:JTAG_TCK=0 | vector 2269      cycle 69811
  Repeat 2   > timeplate_1_0    101X100; //V2269 S16710 cycle 69812-69813 | cycle69812-69813:JTAG_TCK=0 | vector 2270      cycle 69812-69813
  Repeat 2   > timeplate_1_0    100L100; //V2270 S16716 cycle 69814-69815 | cycle69814:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle69815:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2271      cycle 69814-69815
             > timeplate_1_0    101H100; //V2271 S16721 cycle 69816 | cycle69816:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 2272      cycle 69816
             > timeplate_1_0    100L100; //V2272 S16726 cycle 69817 | cycle69817:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2273      cycle 69817
  Repeat 2   > timeplate_1_0    101H100; //V2273 S16732 cycle 69818-69819 | cycle69818:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle69819:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2274      cycle 69818-69819
             > timeplate_1_0    100L100; //V2274 S16737 cycle 69820 | cycle69820:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2275      cycle 69820
             > timeplate_1_0    101H100; //V2275 S16742 cycle 69821 | cycle69821:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 2276      cycle 69821
  Repeat 2   > timeplate_1_0    100L100; //V2276 S16748 cycle 69822-69823 | cycle69822:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle69823:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2277      cycle 69822-69823
             > timeplate_1_0    101H100; //V2277 S16753 cycle 69824 | cycle69824:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2278      cycle 69824
             > timeplate_1_0    100L100; //V2278 S16758 cycle 69825 | cycle69825:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2279      cycle 69825
  Repeat 2   > timeplate_1_0    101H100; //V2279 S16764 cycle 69826-69827 | cycle69826:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle69827:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 2280      cycle 69826-69827
             > timeplate_1_0    100L100; //V2280 S16769 cycle 69828 | cycle69828:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 2281      cycle 69828
             > timeplate_1_0    101H100; //V2281 S16774 cycle 69829 | cycle69829:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2282      cycle 69829
             > timeplate_1_0    100L100; //V2282 S16779 cycle 69830 | cycle69830:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2283      cycle 69830
             > timeplate_1_0    101H100; //V2283 S16784 cycle 69831 | cycle69831:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2284      cycle 69831
  Repeat 16  > timeplate_1_0    100L100; //V2284 S16804 cycle 69832-69847 | cycle69832:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle69833:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle69834:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle69835:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle69836:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle69837:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle69838:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle69839:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle69840:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle69841:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle69842:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle69843:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle69844:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle69845:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle69846:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle69847:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2285      cycle 69832-69847
             > timeplate_1_0    111H100; //V2285 S16809 cycle 69848 | cycle69848:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2286      cycle 69848
             > timeplate_1_0    111X100; //V2286 S16814 cycle 69849 | cycle69849:JTAG_TCK=0 | vector 2287      cycle 69849
             > timeplate_1_0    101X100; //V2287 S16820 cycle 69850 | cycle69850:JTAG_TCK=0 | vector 2288      cycle 69850
             > timeplate_1_0    101X100; //V2288 S16835 cycle 69851 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle69851:JTAG_TCK=0 | vector 2289      cycle 69851
  Repeat 2   > timeplate_1_0    111X100; //V2289 S16840 cycle 69852-69853 | cycle69852-69853:JTAG_TCK=0 | vector 2290      cycle 69852-69853
  Repeat 2   > timeplate_1_0    101X100; //V2290 S16846 cycle 69854-69855 | cycle69854-69855:JTAG_TCK=0 | vector 2291      cycle 69854-69855
             > timeplate_1_0    100H100; //V2291 S16852 cycle 69856 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle69856:JTAG_TCK=0 | vector 2292      cycle 69856
  Repeat 4   > timeplate_1_0    100L100; //V2292 S16857 cycle 69857-69860 | cycle69857-69860:JTAG_TCK=0 | vector 2293      cycle 69857-69860
             > timeplate_1_0    101L100; //V2293 S16862 cycle 69861 | cycle69861:JTAG_TCK=0 | vector 2294      cycle 69861
             > timeplate_1_0    100L100; //V2294 S16867 cycle 69862 | cycle69862:JTAG_TCK=0 | vector 2295      cycle 69862
             > timeplate_1_0    101L100; //V2295 S16872 cycle 69863 | cycle69863:JTAG_TCK=0 | vector 2296      cycle 69863
  Repeat 7   > timeplate_1_0    100L100; //V2296 S16877 cycle 69864-69870 | cycle69864-69870:JTAG_TCK=0 | vector 2297      cycle 69864-69870
             > timeplate_1_0    110L100; //V2297 S16882 cycle 69871 | cycle69871:JTAG_TCK=0 | vector 2298      cycle 69871
             > timeplate_1_0    110X100; //V2298 S16887 cycle 69872 | cycle69872:JTAG_TCK=0 | vector 2299      cycle 69872
             > timeplate_1_0    100X100; //V2299 S16893 cycle 69873 | cycle69873:JTAG_TCK=0 | vector 2300      cycle 69873
             > timeplate_1_0    100X100; //V2300 S16899 cycle 69874 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle69874:JTAG_TCK=0 | vector 2301      cycle 69874
             > timeplate_1_0    110X100; //V2301 S16904 cycle 69875 | cycle69875:JTAG_TCK=0 | vector 2302      cycle 69875
  Repeat 2   > timeplate_1_0    100X100; //V2302 S16909 cycle 69876-69877 | cycle69876-69877:JTAG_TCK=0 | vector 2303      cycle 69876-69877
  Repeat 17  > timeplate_1_0    100X100; //V2303 S16930 cycle 69878-69894 | cycle69878:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle69879:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle69880:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle69881:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle69882:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle69883:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle69884:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle69885:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle69886:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle69887:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle69888:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle69889:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle69890:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle69891:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle69892:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle69893:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle69894:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2304      cycle 69878-69894
             > timeplate_1_0    101X100; //V2304 S16935 cycle 69895 | cycle69895:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2305      cycle 69895
  Repeat 16  > timeplate_1_0    100X100; //V2305 S16955 cycle 69896-69911 | cycle69896:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle69897:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle69898:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle69899:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle69900:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle69901:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle69902:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle69903:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle69904:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle69905:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle69906:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle69907:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle69908:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle69909:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle69910:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle69911:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2306      cycle 69896-69911
             > timeplate_1_0    110X100; //V2306 S16960 cycle 69912 | cycle69912:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2307      cycle 69912
             > timeplate_1_0    110X100; //V2307 S16965 cycle 69913 | cycle69913:JTAG_TCK=0 | vector 2308      cycle 69913
             > timeplate_1_0    100X100; //V2308 S16971 cycle 69914 | cycle69914:JTAG_TCK=0 | vector 2309      cycle 69914
  Repeat 20  > timeplate_1_0    100X100; //V2309 S16978 cycle 69915-69934 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle69915-69934:JTAG_TCK=0 | vector 2310      cycle 69915-69934
             > timeplate_1_0    100X100; //V2310 S16984 cycle 69935 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle69935:JTAG_TCK=0 | vector 2311      cycle 69935
             > timeplate_1_0    110X100; //V2311 S16989 cycle 69936 | cycle69936:JTAG_TCK=0 | vector 2312      cycle 69936
  Repeat 2   > timeplate_1_0    100X100; //V2312 S16994 cycle 69937-69938 | cycle69937-69938:JTAG_TCK=0 | vector 2313      cycle 69937-69938
             > timeplate_1_0    100X100; //V2313 S16999 cycle 69939 | cycle69939:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 2314      cycle 69939
             > timeplate_1_0    100L100; //V2314 S17004 cycle 69940 | cycle69940:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2315      cycle 69940
             > timeplate_1_0    100H100; //V2315 S17009 cycle 69941 | cycle69941:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 2316      cycle 69941
             > timeplate_1_0    100L100; //V2316 S17014 cycle 69942 | cycle69942:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2317      cycle 69942
  Repeat 2   > timeplate_1_0    100H100; //V2317 S17020 cycle 69943-69944 | cycle69943:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle69944:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2318      cycle 69943-69944
             > timeplate_1_0    100L100; //V2318 S17025 cycle 69945 | cycle69945:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2319      cycle 69945
             > timeplate_1_0    100H100; //V2319 S17030 cycle 69946 | cycle69946:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 2320      cycle 69946
  Repeat 2   > timeplate_1_0    100L100; //V2320 S17036 cycle 69947-69948 | cycle69947:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle69948:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2321      cycle 69947-69948
             > timeplate_1_0    100H100; //V2321 S17041 cycle 69949 | cycle69949:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2322      cycle 69949
             > timeplate_1_0    100L100; //V2322 S17046 cycle 69950 | cycle69950:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2323      cycle 69950
  Repeat 2   > timeplate_1_0    100H100; //V2323 S17052 cycle 69951-69952 | cycle69951:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle69952:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 2324      cycle 69951-69952
             > timeplate_1_0    100L100; //V2324 S17057 cycle 69953 | cycle69953:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 2325      cycle 69953
             > timeplate_1_0    100H100; //V2325 S17062 cycle 69954 | cycle69954:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2326      cycle 69954
             > timeplate_1_0    100L100; //V2326 S17067 cycle 69955 | cycle69955:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2327      cycle 69955
             > timeplate_1_0    101H100; //V2327 S17072 cycle 69956 | cycle69956:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2328      cycle 69956
  Repeat 16  > timeplate_1_0    100L100; //V2328 S17092 cycle 69957-69972 | cycle69957:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle69958:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle69959:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle69960:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle69961:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle69962:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle69963:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle69964:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle69965:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle69966:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle69967:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle69968:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle69969:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle69970:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle69971:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle69972:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2329      cycle 69957-69972
             > timeplate_1_0    110H100; //V2329 S17097 cycle 69973 | cycle69973:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2330      cycle 69973
             > timeplate_1_0    110X100; //V2330 S17102 cycle 69974 | cycle69974:JTAG_TCK=0 | vector 2331      cycle 69974
             > timeplate_1_0    100X100; //V2331 S17108 cycle 69975 | cycle69975:JTAG_TCK=0 | vector 2332      cycle 69975
             > timeplate_1_0    100X100; //V2332 S17123 cycle 69976 | write CS0_CSR1 addr:0x0002 data:0x0A29 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0000101000101001_0 | -shift_out 1_00000000000000001_0000101000101001_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000100001010001010010,ShiftOutValue=10000000000000000100001010001010010,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle69976:JTAG_TCK=0 | vector 2333      cycle 69976
  Repeat 2   > timeplate_1_0    110X100; //V2333 S17128 cycle 69977-69978 | cycle69977-69978:JTAG_TCK=0 | vector 2334      cycle 69977-69978
  Repeat 2   > timeplate_1_0    100X100; //V2334 S17134 cycle 69979-69980 | cycle69979-69980:JTAG_TCK=0 | vector 2335      cycle 69979-69980
             > timeplate_1_0    100H100; //V2335 S17140 cycle 69981 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle69981:JTAG_TCK=0 | vector 2336      cycle 69981
  Repeat 4   > timeplate_1_0    100L100; //V2336 S17145 cycle 69982-69985 | cycle69982-69985:JTAG_TCK=0 | vector 2337      cycle 69982-69985
             > timeplate_1_0    101L100; //V2337 S17150 cycle 69986 | cycle69986:JTAG_TCK=0 | vector 2338      cycle 69986
             > timeplate_1_0    100L100; //V2338 S17155 cycle 69987 | cycle69987:JTAG_TCK=0 | vector 2339      cycle 69987
             > timeplate_1_0    101L100; //V2339 S17160 cycle 69988 | cycle69988:JTAG_TCK=0 | vector 2340      cycle 69988
  Repeat 7   > timeplate_1_0    100L100; //V2340 S17165 cycle 69989-69995 | cycle69989-69995:JTAG_TCK=0 | vector 2341      cycle 69989-69995
             > timeplate_1_0    110L100; //V2341 S17170 cycle 69996 | cycle69996:JTAG_TCK=0 | vector 2342      cycle 69996
             > timeplate_1_0    110X100; //V2342 S17175 cycle 69997 | cycle69997:JTAG_TCK=0 | vector 2343      cycle 69997
             > timeplate_1_0    100X100; //V2343 S17181 cycle 69998 | cycle69998:JTAG_TCK=0 | vector 2344      cycle 69998
             > timeplate_1_0    100X100; //V2344 S17187 cycle 69999 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000100001010001010010, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle69999:JTAG_TCK=0 | vector 2345      cycle 69999
             > timeplate_1_0    110X100; //V2345 S17192 cycle 70000 | cycle70000:JTAG_TCK=0 | vector 2346      cycle 70000
  Repeat 2   > timeplate_1_0    100X100; //V2346 S17197 cycle 70001-70002 | cycle70001-70002:JTAG_TCK=0 | vector 2347      cycle 70001-70002
             > timeplate_1_0    100X100; //V2347 S17202 cycle 70003 | cycle70003:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 2348      cycle 70003
             > timeplate_1_0    101X100; //V2348 S17207 cycle 70004 | cycle70004:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2349      cycle 70004
  Repeat 2   > timeplate_1_0    100X100; //V2349 S17213 cycle 70005-70006 | cycle70005:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle70006:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2350      cycle 70005-70006
             > timeplate_1_0    101X100; //V2350 S17218 cycle 70007 | cycle70007:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 2351      cycle 70007
             > timeplate_1_0    100X100; //V2351 S17223 cycle 70008 | cycle70008:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2352      cycle 70008
             > timeplate_1_0    101X100; //V2352 S17228 cycle 70009 | cycle70009:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2353      cycle 70009
  Repeat 3   > timeplate_1_0    100X100; //V2353 S17235 cycle 70010-70012 | cycle70010:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle70011:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70012:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2354      cycle 70010-70012
             > timeplate_1_0    101X100; //V2354 S17240 cycle 70013 | cycle70013:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2355      cycle 70013
             > timeplate_1_0    100X100; //V2355 S17245 cycle 70014 | cycle70014:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2356      cycle 70014
             > timeplate_1_0    101X100; //V2356 S17250 cycle 70015 | cycle70015:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | vector 2357      cycle 70015
  Repeat 4   > timeplate_1_0    100X100; //V2357 S17258 cycle 70016-70019 | cycle70016:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle70017:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle70018:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle70019:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2358      cycle 70016-70019
             > timeplate_1_0    101X100; //V2358 S17263 cycle 70020 | cycle70020:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2359      cycle 70020
  Repeat 16  > timeplate_1_0    100X100; //V2359 S17283 cycle 70021-70036 | cycle70021:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70022:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70023:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70024:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70025:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70026:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70027:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70028:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70029:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70030:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70031:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70032:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70033:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70034:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70035:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70036:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2360      cycle 70021-70036
             > timeplate_1_0    111X100; //V2360 S17288 cycle 70037 | cycle70037:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2361      cycle 70037
             > timeplate_1_0    111X100; //V2361 S17293 cycle 70038 | cycle70038:JTAG_TCK=0 | vector 2362      cycle 70038
             > timeplate_1_0    101X100; //V2362 S17299 cycle 70039 | cycle70039:JTAG_TCK=0 | vector 2363      cycle 70039
  Repeat 20  > timeplate_1_0    101X100; //V2363 S17306 cycle 70040-70059 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle70040-70059:JTAG_TCK=0 | vector 2364      cycle 70040-70059
             > timeplate_1_0    101X100; //V2364 S17312 cycle 70060 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000100001010001010010, OutData=10000000000000000100001010001010010)! | cycle70060:JTAG_TCK=0 | vector 2365      cycle 70060
             > timeplate_1_0    111X100; //V2365 S17317 cycle 70061 | cycle70061:JTAG_TCK=0 | vector 2366      cycle 70061
  Repeat 2   > timeplate_1_0    101X100; //V2366 S17322 cycle 70062-70063 | cycle70062-70063:JTAG_TCK=0 | vector 2367      cycle 70062-70063
             > timeplate_1_0    100L100; //V2367 S17327 cycle 70064 | cycle70064:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 2368      cycle 70064
             > timeplate_1_0    101H100; //V2368 S17332 cycle 70065 | cycle70065:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2369      cycle 70065
  Repeat 2   > timeplate_1_0    100L100; //V2369 S17338 cycle 70066-70067 | cycle70066:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle70067:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2370      cycle 70066-70067
             > timeplate_1_0    101H100; //V2370 S17343 cycle 70068 | cycle70068:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 2371      cycle 70068
             > timeplate_1_0    100L100; //V2371 S17348 cycle 70069 | cycle70069:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2372      cycle 70069
             > timeplate_1_0    101H100; //V2372 S17353 cycle 70070 | cycle70070:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2373      cycle 70070
  Repeat 3   > timeplate_1_0    100L100; //V2373 S17360 cycle 70071-70073 | cycle70071:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle70072:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70073:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2374      cycle 70071-70073
             > timeplate_1_0    101H100; //V2374 S17365 cycle 70074 | cycle70074:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2375      cycle 70074
             > timeplate_1_0    100L100; //V2375 S17370 cycle 70075 | cycle70075:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2376      cycle 70075
             > timeplate_1_0    101H100; //V2376 S17375 cycle 70076 | cycle70076:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | vector 2377      cycle 70076
  Repeat 4   > timeplate_1_0    100L100; //V2377 S17383 cycle 70077-70080 | cycle70077:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle70078:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle70079:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle70080:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2378      cycle 70077-70080
             > timeplate_1_0    101H100; //V2378 S17388 cycle 70081 | cycle70081:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2379      cycle 70081
  Repeat 16  > timeplate_1_0    100L100; //V2379 S17408 cycle 70082-70097 | cycle70082:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70083:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70084:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70085:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70086:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70087:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70088:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70089:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70090:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70091:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70092:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70093:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70094:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70095:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70096:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70097:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2380      cycle 70082-70097
             > timeplate_1_0    111H100; //V2380 S17413 cycle 70098 | cycle70098:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2381      cycle 70098
             > timeplate_1_0    111X100; //V2381 S17418 cycle 70099 | cycle70099:JTAG_TCK=0 | vector 2382      cycle 70099
             > timeplate_1_0    101X100; //V2382 S17424 cycle 70100 | cycle70100:JTAG_TCK=0 | vector 2383      cycle 70100
             > timeplate_1_0    101X100; //V2383 S17439 cycle 70101 | select H16 hilink wr sds1 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000000000000000010 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000000000000000010,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle70101:JTAG_TCK=0 | vector 2384      cycle 70101
  Repeat 2   > timeplate_1_0    111X100; //V2384 S17444 cycle 70102-70103 | cycle70102-70103:JTAG_TCK=0 | vector 2385      cycle 70102-70103
  Repeat 2   > timeplate_1_0    101X100; //V2385 S17450 cycle 70104-70105 | cycle70104-70105:JTAG_TCK=0 | vector 2386      cycle 70104-70105
             > timeplate_1_0    101H100; //V2386 S17456 cycle 70106 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle70106:JTAG_TCK=0 | vector 2387      cycle 70106
  Repeat 4   > timeplate_1_0    100L100; //V2387 S17461 cycle 70107-70110 | cycle70107-70110:JTAG_TCK=0 | vector 2388      cycle 70107-70110
             > timeplate_1_0    101L100; //V2388 S17466 cycle 70111 | cycle70111:JTAG_TCK=0 | vector 2389      cycle 70111
             > timeplate_1_0    100L100; //V2389 S17471 cycle 70112 | cycle70112:JTAG_TCK=0 | vector 2390      cycle 70112
             > timeplate_1_0    101L100; //V2390 S17476 cycle 70113 | cycle70113:JTAG_TCK=0 | vector 2391      cycle 70113
  Repeat 7   > timeplate_1_0    100L100; //V2391 S17481 cycle 70114-70120 | cycle70114-70120:JTAG_TCK=0 | vector 2392      cycle 70114-70120
             > timeplate_1_0    110L100; //V2392 S17486 cycle 70121 | cycle70121:JTAG_TCK=0 | vector 2393      cycle 70121
             > timeplate_1_0    110X100; //V2393 S17491 cycle 70122 | cycle70122:JTAG_TCK=0 | vector 2394      cycle 70122
             > timeplate_1_0    100X100; //V2394 S17497 cycle 70123 | cycle70123:JTAG_TCK=0 | vector 2395      cycle 70123
             > timeplate_1_0    100X100; //V2395 S17503 cycle 70124 | Shift hilinkwr_select(InData=00000000000000000010, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle70124:JTAG_TCK=0 | vector 2396      cycle 70124
             > timeplate_1_0    110X100; //V2396 S17508 cycle 70125 | cycle70125:JTAG_TCK=0 | vector 2397      cycle 70125
  Repeat 2   > timeplate_1_0    100X100; //V2397 S17513 cycle 70126-70127 | cycle70126-70127:JTAG_TCK=0 | vector 2398      cycle 70126-70127
             > timeplate_1_0    100X100; //V2398 S17518 cycle 70128 | cycle70128:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | vector 2399      cycle 70128
             > timeplate_1_0    101X100; //V2399 S17523 cycle 70129 | cycle70129:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | vector 2400      cycle 70129
  Repeat 17  > timeplate_1_0    100X100; //V2400 S17544 cycle 70130-70146 | cycle70130:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle70131:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle70132:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle70133:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle70134:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle70135:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle70136:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle70137:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle70138:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle70139:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle70140:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle70141:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle70142:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle70143:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle70144:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle70145:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle70146:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 2401      cycle 70130-70146
             > timeplate_1_0    110X100; //V2401 S17549 cycle 70147 | cycle70147:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 2402      cycle 70147
             > timeplate_1_0    110X100; //V2402 S17554 cycle 70148 | cycle70148:JTAG_TCK=0 | vector 2403      cycle 70148
             > timeplate_1_0    100X100; //V2403 S17560 cycle 70149 | cycle70149:JTAG_TCK=0 | vector 2404      cycle 70149
             > timeplate_1_0    100X100; //V2404 S17578 cycle 70150 | Start of U_SRD2A_11 CSR RWR | select hilink tdo , hilink_index=1 , sds1_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000000001 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000000001,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle70150:JTAG_TCK=0 | vector 2405      cycle 70150
  Repeat 2   > timeplate_1_0    110X100; //V2405 S17583 cycle 70151-70152 | cycle70151-70152:JTAG_TCK=0 | vector 2406      cycle 70151-70152
  Repeat 2   > timeplate_1_0    100X100; //V2406 S17589 cycle 70153-70154 | cycle70153-70154:JTAG_TCK=0 | vector 2407      cycle 70153-70154
             > timeplate_1_0    101H100; //V2407 S17595 cycle 70155 | shift in instruction(hilink_index=0000000010011101)! | cycle70155:JTAG_TCK=0 | vector 2408      cycle 70155
             > timeplate_1_0    100L100; //V2408 S17600 cycle 70156 | cycle70156:JTAG_TCK=0 | vector 2409      cycle 70156
  Repeat 3   > timeplate_1_0    101L100; //V2409 S17605 cycle 70157-70159 | cycle70157-70159:JTAG_TCK=0 | vector 2410      cycle 70157-70159
  Repeat 2   > timeplate_1_0    100L100; //V2410 S17610 cycle 70160-70161 | cycle70160-70161:JTAG_TCK=0 | vector 2411      cycle 70160-70161
             > timeplate_1_0    101L100; //V2411 S17615 cycle 70162 | cycle70162:JTAG_TCK=0 | vector 2412      cycle 70162
  Repeat 7   > timeplate_1_0    100L100; //V2412 S17620 cycle 70163-70169 | cycle70163-70169:JTAG_TCK=0 | vector 2413      cycle 70163-70169
             > timeplate_1_0    110L100; //V2413 S17625 cycle 70170 | cycle70170:JTAG_TCK=0 | vector 2414      cycle 70170
             > timeplate_1_0    110X100; //V2414 S17630 cycle 70171 | cycle70171:JTAG_TCK=0 | vector 2415      cycle 70171
             > timeplate_1_0    100X100; //V2415 S17636 cycle 70172 | cycle70172:JTAG_TCK=0 | vector 2416      cycle 70172
             > timeplate_1_0    100X100; //V2416 S17642 cycle 70173 | Shift hilink_index(InData=0000000000000001, OutData=xxxxxxxxxxxxxxxx)! | cycle70173:JTAG_TCK=0 | vector 2417      cycle 70173
             > timeplate_1_0    110X100; //V2417 S17647 cycle 70174 | cycle70174:JTAG_TCK=0 | vector 2418      cycle 70174
  Repeat 2   > timeplate_1_0    100X100; //V2418 S17652 cycle 70175-70176 | cycle70175-70176:JTAG_TCK=0 | vector 2419      cycle 70175-70176
             > timeplate_1_0    101X100; //V2419 S17657 cycle 70177 | cycle70177:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | vector 2420      cycle 70177
  Repeat 14  > timeplate_1_0    100X100; //V2420 S17675 cycle 70178-70191 | cycle70178:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | cycle70179:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | cycle70180:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | cycle70181:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle70182:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle70183:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle70184:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle70185:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle70186:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle70187:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle70188:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle70189:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle70190:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle70191:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 2421      cycle 70178-70191
             > timeplate_1_0    110X100; //V2421 S17680 cycle 70192 | cycle70192:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 2422      cycle 70192
             > timeplate_1_0    110X100; //V2422 S17685 cycle 70193 | cycle70193:JTAG_TCK=0 | vector 2423      cycle 70193
             > timeplate_1_0    100X100; //V2423 S17691 cycle 70194 | cycle70194:JTAG_TCK=0 | vector 2424      cycle 70194
             > timeplate_1_0    100X100; //V2424 S17706 cycle 70195 | read CS0_CSR1 addr:0x0002 data:0x0A29 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0000101000101001_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010000101000101001x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle70195:JTAG_TCK=0 | vector 2425      cycle 70195
  Repeat 2   > timeplate_1_0    110X100; //V2425 S17711 cycle 70196-70197 | cycle70196-70197:JTAG_TCK=0 | vector 2426      cycle 70196-70197
  Repeat 2   > timeplate_1_0    100X100; //V2426 S17717 cycle 70198-70199 | cycle70198-70199:JTAG_TCK=0 | vector 2427      cycle 70198-70199
             > timeplate_1_0    100H100; //V2427 S17723 cycle 70200 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle70200:JTAG_TCK=0 | vector 2428      cycle 70200
  Repeat 4   > timeplate_1_0    100L100; //V2428 S17728 cycle 70201-70204 | cycle70201-70204:JTAG_TCK=0 | vector 2429      cycle 70201-70204
             > timeplate_1_0    101L100; //V2429 S17733 cycle 70205 | cycle70205:JTAG_TCK=0 | vector 2430      cycle 70205
             > timeplate_1_0    100L100; //V2430 S17738 cycle 70206 | cycle70206:JTAG_TCK=0 | vector 2431      cycle 70206
             > timeplate_1_0    101L100; //V2431 S17743 cycle 70207 | cycle70207:JTAG_TCK=0 | vector 2432      cycle 70207
  Repeat 7   > timeplate_1_0    100L100; //V2432 S17748 cycle 70208-70214 | cycle70208-70214:JTAG_TCK=0 | vector 2433      cycle 70208-70214
             > timeplate_1_0    110L100; //V2433 S17753 cycle 70215 | cycle70215:JTAG_TCK=0 | vector 2434      cycle 70215
             > timeplate_1_0    110X100; //V2434 S17758 cycle 70216 | cycle70216:JTAG_TCK=0 | vector 2435      cycle 70216
             > timeplate_1_0    100X100; //V2435 S17764 cycle 70217 | cycle70217:JTAG_TCK=0 | vector 2436      cycle 70217
             > timeplate_1_0    100X100; //V2436 S17770 cycle 70218 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle70218:JTAG_TCK=0 | vector 2437      cycle 70218
             > timeplate_1_0    110X100; //V2437 S17775 cycle 70219 | cycle70219:JTAG_TCK=0 | vector 2438      cycle 70219
  Repeat 2   > timeplate_1_0    100X100; //V2438 S17780 cycle 70220-70221 | cycle70220-70221:JTAG_TCK=0 | vector 2439      cycle 70220-70221
  Repeat 17  > timeplate_1_0    100X100; //V2439 S17801 cycle 70222-70238 | cycle70222:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle70223:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle70224:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle70225:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle70226:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle70227:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle70228:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle70229:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle70230:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70231:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle70232:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle70233:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle70234:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle70235:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle70236:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle70237:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle70238:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2440      cycle 70222-70238
             > timeplate_1_0    101X100; //V2440 S17806 cycle 70239 | cycle70239:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2441      cycle 70239
  Repeat 16  > timeplate_1_0    100X100; //V2441 S17826 cycle 70240-70255 | cycle70240:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70241:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70242:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70243:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70244:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70245:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70246:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70247:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70248:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70249:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70250:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70251:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70252:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70253:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70254:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70255:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2442      cycle 70240-70255
             > timeplate_1_0    110X100; //V2442 S17831 cycle 70256 | cycle70256:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2443      cycle 70256
             > timeplate_1_0    110X100; //V2443 S17836 cycle 70257 | cycle70257:JTAG_TCK=0 | vector 2444      cycle 70257
             > timeplate_1_0    100X100; //V2444 S17842 cycle 70258 | cycle70258:JTAG_TCK=0 | vector 2445      cycle 70258
  Repeat 20  > timeplate_1_0    100X100; //V2445 S17849 cycle 70259-70278 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle70259-70278:JTAG_TCK=0 | vector 2446      cycle 70259-70278
             > timeplate_1_0    100X100; //V2446 S17855 cycle 70279 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010000101000101001x)! | cycle70279:JTAG_TCK=0 | vector 2447      cycle 70279
             > timeplate_1_0    110X100; //V2447 S17860 cycle 70280 | cycle70280:JTAG_TCK=0 | vector 2448      cycle 70280
  Repeat 2   > timeplate_1_0    100X100; //V2448 S17865 cycle 70281-70282 | cycle70281-70282:JTAG_TCK=0 | vector 2449      cycle 70281-70282
             > timeplate_1_0    100X100; //V2449 S17870 cycle 70283 | cycle70283:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 2450      cycle 70283
             > timeplate_1_0    100H100; //V2450 S17875 cycle 70284 | cycle70284:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2451      cycle 70284
  Repeat 2   > timeplate_1_0    100L100; //V2451 S17881 cycle 70285-70286 | cycle70285:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle70286:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2452      cycle 70285-70286
             > timeplate_1_0    100H100; //V2452 S17886 cycle 70287 | cycle70287:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 2453      cycle 70287
             > timeplate_1_0    100L100; //V2453 S17891 cycle 70288 | cycle70288:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2454      cycle 70288
             > timeplate_1_0    100H100; //V2454 S17896 cycle 70289 | cycle70289:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2455      cycle 70289
  Repeat 3   > timeplate_1_0    100L100; //V2455 S17903 cycle 70290-70292 | cycle70290:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle70291:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70292:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2456      cycle 70290-70292
             > timeplate_1_0    100H100; //V2456 S17908 cycle 70293 | cycle70293:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2457      cycle 70293
             > timeplate_1_0    100L100; //V2457 S17913 cycle 70294 | cycle70294:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2458      cycle 70294
             > timeplate_1_0    100H100; //V2458 S17918 cycle 70295 | cycle70295:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | vector 2459      cycle 70295
  Repeat 4   > timeplate_1_0    100L100; //V2459 S17926 cycle 70296-70299 | cycle70296:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle70297:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle70298:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle70299:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2460      cycle 70296-70299
             > timeplate_1_0    101H100; //V2460 S17931 cycle 70300 | cycle70300:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2461      cycle 70300
  Repeat 16  > timeplate_1_0    100L100; //V2461 S17951 cycle 70301-70316 | cycle70301:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70302:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70303:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70304:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70305:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70306:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70307:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70308:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70309:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70310:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70311:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70312:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70313:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70314:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70315:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70316:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2462      cycle 70301-70316
             > timeplate_1_0    110H100; //V2462 S17956 cycle 70317 | cycle70317:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2463      cycle 70317
             > timeplate_1_0    110X100; //V2463 S17961 cycle 70318 | cycle70318:JTAG_TCK=0 | vector 2464      cycle 70318
             > timeplate_1_0    100X100; //V2464 S17967 cycle 70319 | cycle70319:JTAG_TCK=0 | vector 2465      cycle 70319
             > timeplate_1_0    100X100; //V2465 S17982 cycle 70320 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle70320:JTAG_TCK=0 | vector 2466      cycle 70320
  Repeat 2   > timeplate_1_0    110X100; //V2466 S17987 cycle 70321-70322 | cycle70321-70322:JTAG_TCK=0 | vector 2467      cycle 70321-70322
  Repeat 2   > timeplate_1_0    100X100; //V2467 S17993 cycle 70323-70324 | cycle70323-70324:JTAG_TCK=0 | vector 2468      cycle 70323-70324
             > timeplate_1_0    100H100; //V2468 S17999 cycle 70325 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle70325:JTAG_TCK=0 | vector 2469      cycle 70325
  Repeat 4   > timeplate_1_0    100L100; //V2469 S18004 cycle 70326-70329 | cycle70326-70329:JTAG_TCK=0 | vector 2470      cycle 70326-70329
             > timeplate_1_0    101L100; //V2470 S18009 cycle 70330 | cycle70330:JTAG_TCK=0 | vector 2471      cycle 70330
             > timeplate_1_0    100L100; //V2471 S18014 cycle 70331 | cycle70331:JTAG_TCK=0 | vector 2472      cycle 70331
             > timeplate_1_0    101L100; //V2472 S18019 cycle 70332 | cycle70332:JTAG_TCK=0 | vector 2473      cycle 70332
  Repeat 7   > timeplate_1_0    100L100; //V2473 S18024 cycle 70333-70339 | cycle70333-70339:JTAG_TCK=0 | vector 2474      cycle 70333-70339
             > timeplate_1_0    110L100; //V2474 S18029 cycle 70340 | cycle70340:JTAG_TCK=0 | vector 2475      cycle 70340
             > timeplate_1_0    110X100; //V2475 S18034 cycle 70341 | cycle70341:JTAG_TCK=0 | vector 2476      cycle 70341
             > timeplate_1_0    100X100; //V2476 S18040 cycle 70342 | cycle70342:JTAG_TCK=0 | vector 2477      cycle 70342
             > timeplate_1_0    100X100; //V2477 S18046 cycle 70343 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle70343:JTAG_TCK=0 | vector 2478      cycle 70343
             > timeplate_1_0    110X100; //V2478 S18051 cycle 70344 | cycle70344:JTAG_TCK=0 | vector 2479      cycle 70344
  Repeat 2   > timeplate_1_0    100X100; //V2479 S18056 cycle 70345-70346 | cycle70345-70346:JTAG_TCK=0 | vector 2480      cycle 70345-70346
  Repeat 2   > timeplate_1_0    100X100; //V2480 S18062 cycle 70347-70348 | cycle70347:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle70348:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2481      cycle 70347-70348
             > timeplate_1_0    101X100; //V2481 S18067 cycle 70349 | cycle70349:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 2482      cycle 70349
             > timeplate_1_0    100X100; //V2482 S18072 cycle 70350 | cycle70350:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2483      cycle 70350
  Repeat 2   > timeplate_1_0    101X100; //V2483 S18078 cycle 70351-70352 | cycle70351:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle70352:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2484      cycle 70351-70352
             > timeplate_1_0    100X100; //V2484 S18083 cycle 70353 | cycle70353:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2485      cycle 70353
             > timeplate_1_0    101X100; //V2485 S18088 cycle 70354 | cycle70354:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 2486      cycle 70354
  Repeat 2   > timeplate_1_0    100X100; //V2486 S18094 cycle 70355-70356 | cycle70355:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70356:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2487      cycle 70355-70356
             > timeplate_1_0    101X100; //V2487 S18099 cycle 70357 | cycle70357:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2488      cycle 70357
             > timeplate_1_0    100X100; //V2488 S18104 cycle 70358 | cycle70358:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2489      cycle 70358
  Repeat 2   > timeplate_1_0    101X100; //V2489 S18110 cycle 70359-70360 | cycle70359:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle70360:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 2490      cycle 70359-70360
             > timeplate_1_0    100X100; //V2490 S18115 cycle 70361 | cycle70361:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 2491      cycle 70361
             > timeplate_1_0    101X100; //V2491 S18120 cycle 70362 | cycle70362:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2492      cycle 70362
             > timeplate_1_0    100X100; //V2492 S18125 cycle 70363 | cycle70363:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2493      cycle 70363
             > timeplate_1_0    101X100; //V2493 S18130 cycle 70364 | cycle70364:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2494      cycle 70364
  Repeat 16  > timeplate_1_0    100X100; //V2494 S18150 cycle 70365-70380 | cycle70365:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70366:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70367:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70368:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70369:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70370:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70371:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70372:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70373:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70374:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70375:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70376:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70377:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70378:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70379:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70380:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2495      cycle 70365-70380
             > timeplate_1_0    111X100; //V2495 S18155 cycle 70381 | cycle70381:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2496      cycle 70381
             > timeplate_1_0    111X100; //V2496 S18160 cycle 70382 | cycle70382:JTAG_TCK=0 | vector 2497      cycle 70382
             > timeplate_1_0    101X100; //V2497 S18166 cycle 70383 | cycle70383:JTAG_TCK=0 | vector 2498      cycle 70383
  Repeat 20  > timeplate_1_0    101X100; //V2498 S18173 cycle 70384-70403 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle70384-70403:JTAG_TCK=0 | vector 2499      cycle 70384-70403
             > timeplate_1_0    101X100; //V2499 S18179 cycle 70404 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle70404:JTAG_TCK=0 | vector 2500      cycle 70404
             > timeplate_1_0    111X100; //V2500 S18184 cycle 70405 | cycle70405:JTAG_TCK=0 | vector 2501      cycle 70405
  Repeat 2   > timeplate_1_0    101X100; //V2501 S18189 cycle 70406-70407 | cycle70406-70407:JTAG_TCK=0 | vector 2502      cycle 70406-70407
  Repeat 2   > timeplate_1_0    100L100; //V2502 S18195 cycle 70408-70409 | cycle70408:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle70409:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2503      cycle 70408-70409
             > timeplate_1_0    101H100; //V2503 S18200 cycle 70410 | cycle70410:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 2504      cycle 70410
             > timeplate_1_0    100L100; //V2504 S18205 cycle 70411 | cycle70411:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2505      cycle 70411
  Repeat 2   > timeplate_1_0    101H100; //V2505 S18211 cycle 70412-70413 | cycle70412:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle70413:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2506      cycle 70412-70413
             > timeplate_1_0    100L100; //V2506 S18216 cycle 70414 | cycle70414:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2507      cycle 70414
             > timeplate_1_0    101H100; //V2507 S18221 cycle 70415 | cycle70415:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 2508      cycle 70415
  Repeat 2   > timeplate_1_0    100L100; //V2508 S18227 cycle 70416-70417 | cycle70416:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70417:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2509      cycle 70416-70417
             > timeplate_1_0    101H100; //V2509 S18232 cycle 70418 | cycle70418:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2510      cycle 70418
             > timeplate_1_0    100L100; //V2510 S18237 cycle 70419 | cycle70419:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2511      cycle 70419
  Repeat 2   > timeplate_1_0    101H100; //V2511 S18243 cycle 70420-70421 | cycle70420:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle70421:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 2512      cycle 70420-70421
             > timeplate_1_0    100L100; //V2512 S18248 cycle 70422 | cycle70422:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 2513      cycle 70422
             > timeplate_1_0    101H100; //V2513 S18253 cycle 70423 | cycle70423:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2514      cycle 70423
             > timeplate_1_0    100L100; //V2514 S18258 cycle 70424 | cycle70424:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2515      cycle 70424
             > timeplate_1_0    101H100; //V2515 S18263 cycle 70425 | cycle70425:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2516      cycle 70425
  Repeat 16  > timeplate_1_0    100L100; //V2516 S18283 cycle 70426-70441 | cycle70426:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70427:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70428:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70429:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70430:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70431:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70432:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70433:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70434:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70435:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70436:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70437:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70438:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70439:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70440:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70441:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2517      cycle 70426-70441
             > timeplate_1_0    111H100; //V2517 S18288 cycle 70442 | cycle70442:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2518      cycle 70442
             > timeplate_1_0    111X100; //V2518 S18293 cycle 70443 | cycle70443:JTAG_TCK=0 | vector 2519      cycle 70443
             > timeplate_1_0    101X100; //V2519 S18299 cycle 70444 | cycle70444:JTAG_TCK=0 | vector 2520      cycle 70444
             > timeplate_1_0    101X100; //V2520 S18314 cycle 70445 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle70445:JTAG_TCK=0 | vector 2521      cycle 70445
  Repeat 2   > timeplate_1_0    111X100; //V2521 S18319 cycle 70446-70447 | cycle70446-70447:JTAG_TCK=0 | vector 2522      cycle 70446-70447
  Repeat 2   > timeplate_1_0    101X100; //V2522 S18325 cycle 70448-70449 | cycle70448-70449:JTAG_TCK=0 | vector 2523      cycle 70448-70449
             > timeplate_1_0    100H100; //V2523 S18331 cycle 70450 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle70450:JTAG_TCK=0 | vector 2524      cycle 70450
  Repeat 4   > timeplate_1_0    100L100; //V2524 S18336 cycle 70451-70454 | cycle70451-70454:JTAG_TCK=0 | vector 2525      cycle 70451-70454
             > timeplate_1_0    101L100; //V2525 S18341 cycle 70455 | cycle70455:JTAG_TCK=0 | vector 2526      cycle 70455
             > timeplate_1_0    100L100; //V2526 S18346 cycle 70456 | cycle70456:JTAG_TCK=0 | vector 2527      cycle 70456
             > timeplate_1_0    101L100; //V2527 S18351 cycle 70457 | cycle70457:JTAG_TCK=0 | vector 2528      cycle 70457
  Repeat 7   > timeplate_1_0    100L100; //V2528 S18356 cycle 70458-70464 | cycle70458-70464:JTAG_TCK=0 | vector 2529      cycle 70458-70464
             > timeplate_1_0    110L100; //V2529 S18361 cycle 70465 | cycle70465:JTAG_TCK=0 | vector 2530      cycle 70465
             > timeplate_1_0    110X100; //V2530 S18366 cycle 70466 | cycle70466:JTAG_TCK=0 | vector 2531      cycle 70466
             > timeplate_1_0    100X100; //V2531 S18372 cycle 70467 | cycle70467:JTAG_TCK=0 | vector 2532      cycle 70467
             > timeplate_1_0    100X100; //V2532 S18378 cycle 70468 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle70468:JTAG_TCK=0 | vector 2533      cycle 70468
             > timeplate_1_0    110X100; //V2533 S18383 cycle 70469 | cycle70469:JTAG_TCK=0 | vector 2534      cycle 70469
  Repeat 2   > timeplate_1_0    100X100; //V2534 S18388 cycle 70470-70471 | cycle70470-70471:JTAG_TCK=0 | vector 2535      cycle 70470-70471
  Repeat 17  > timeplate_1_0    100X100; //V2535 S18409 cycle 70472-70488 | cycle70472:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle70473:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle70474:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle70475:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle70476:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle70477:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle70478:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle70479:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle70480:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70481:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle70482:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle70483:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle70484:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle70485:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle70486:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle70487:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle70488:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2536      cycle 70472-70488
             > timeplate_1_0    101X100; //V2536 S18414 cycle 70489 | cycle70489:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2537      cycle 70489
  Repeat 16  > timeplate_1_0    100X100; //V2537 S18434 cycle 70490-70505 | cycle70490:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70491:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70492:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70493:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70494:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70495:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70496:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70497:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70498:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70499:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70500:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70501:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70502:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70503:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70504:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70505:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2538      cycle 70490-70505
             > timeplate_1_0    110X100; //V2538 S18439 cycle 70506 | cycle70506:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2539      cycle 70506
             > timeplate_1_0    110X100; //V2539 S18444 cycle 70507 | cycle70507:JTAG_TCK=0 | vector 2540      cycle 70507
             > timeplate_1_0    100X100; //V2540 S18450 cycle 70508 | cycle70508:JTAG_TCK=0 | vector 2541      cycle 70508
  Repeat 20  > timeplate_1_0    100X100; //V2541 S18457 cycle 70509-70528 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle70509-70528:JTAG_TCK=0 | vector 2542      cycle 70509-70528
             > timeplate_1_0    100X100; //V2542 S18463 cycle 70529 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle70529:JTAG_TCK=0 | vector 2543      cycle 70529
             > timeplate_1_0    110X100; //V2543 S18468 cycle 70530 | cycle70530:JTAG_TCK=0 | vector 2544      cycle 70530
  Repeat 2   > timeplate_1_0    100X100; //V2544 S18473 cycle 70531-70532 | cycle70531-70532:JTAG_TCK=0 | vector 2545      cycle 70531-70532
             > timeplate_1_0    100X100; //V2545 S18478 cycle 70533 | cycle70533:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 2546      cycle 70533
             > timeplate_1_0    100L100; //V2546 S18483 cycle 70534 | cycle70534:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2547      cycle 70534
             > timeplate_1_0    100H100; //V2547 S18488 cycle 70535 | cycle70535:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 2548      cycle 70535
             > timeplate_1_0    100L100; //V2548 S18493 cycle 70536 | cycle70536:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2549      cycle 70536
  Repeat 2   > timeplate_1_0    100H100; //V2549 S18499 cycle 70537-70538 | cycle70537:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle70538:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2550      cycle 70537-70538
             > timeplate_1_0    100L100; //V2550 S18504 cycle 70539 | cycle70539:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2551      cycle 70539
             > timeplate_1_0    100H100; //V2551 S18509 cycle 70540 | cycle70540:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 2552      cycle 70540
  Repeat 2   > timeplate_1_0    100L100; //V2552 S18515 cycle 70541-70542 | cycle70541:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70542:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2553      cycle 70541-70542
             > timeplate_1_0    100H100; //V2553 S18520 cycle 70543 | cycle70543:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2554      cycle 70543
             > timeplate_1_0    100L100; //V2554 S18525 cycle 70544 | cycle70544:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2555      cycle 70544
  Repeat 2   > timeplate_1_0    100H100; //V2555 S18531 cycle 70545-70546 | cycle70545:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle70546:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 2556      cycle 70545-70546
             > timeplate_1_0    100L100; //V2556 S18536 cycle 70547 | cycle70547:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 2557      cycle 70547
             > timeplate_1_0    100H100; //V2557 S18541 cycle 70548 | cycle70548:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2558      cycle 70548
             > timeplate_1_0    100L100; //V2558 S18546 cycle 70549 | cycle70549:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2559      cycle 70549
             > timeplate_1_0    101H100; //V2559 S18551 cycle 70550 | cycle70550:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2560      cycle 70550
  Repeat 16  > timeplate_1_0    100L100; //V2560 S18571 cycle 70551-70566 | cycle70551:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70552:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70553:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70554:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70555:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70556:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70557:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70558:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70559:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70560:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70561:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70562:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70563:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70564:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70565:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70566:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2561      cycle 70551-70566
             > timeplate_1_0    110H100; //V2561 S18576 cycle 70567 | cycle70567:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2562      cycle 70567
             > timeplate_1_0    110X100; //V2562 S18581 cycle 70568 | cycle70568:JTAG_TCK=0 | vector 2563      cycle 70568
             > timeplate_1_0    100X100; //V2563 S18587 cycle 70569 | cycle70569:JTAG_TCK=0 | vector 2564      cycle 70569
             > timeplate_1_0    100X100; //V2564 S18602 cycle 70570 | write CS0_CSR1 addr:0x0002 data:0x0A29 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0000101000101001_0 | -shift_out 1_00000000000000001_0000101000101001_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000100001010001010010,ShiftOutValue=10000000000000000100001010001010010,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle70570:JTAG_TCK=0 | vector 2565      cycle 70570
  Repeat 2   > timeplate_1_0    110X100; //V2565 S18607 cycle 70571-70572 | cycle70571-70572:JTAG_TCK=0 | vector 2566      cycle 70571-70572
  Repeat 2   > timeplate_1_0    100X100; //V2566 S18613 cycle 70573-70574 | cycle70573-70574:JTAG_TCK=0 | vector 2567      cycle 70573-70574
             > timeplate_1_0    100H100; //V2567 S18619 cycle 70575 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle70575:JTAG_TCK=0 | vector 2568      cycle 70575
  Repeat 4   > timeplate_1_0    100L100; //V2568 S18624 cycle 70576-70579 | cycle70576-70579:JTAG_TCK=0 | vector 2569      cycle 70576-70579
             > timeplate_1_0    101L100; //V2569 S18629 cycle 70580 | cycle70580:JTAG_TCK=0 | vector 2570      cycle 70580
             > timeplate_1_0    100L100; //V2570 S18634 cycle 70581 | cycle70581:JTAG_TCK=0 | vector 2571      cycle 70581
             > timeplate_1_0    101L100; //V2571 S18639 cycle 70582 | cycle70582:JTAG_TCK=0 | vector 2572      cycle 70582
  Repeat 7   > timeplate_1_0    100L100; //V2572 S18644 cycle 70583-70589 | cycle70583-70589:JTAG_TCK=0 | vector 2573      cycle 70583-70589
             > timeplate_1_0    110L100; //V2573 S18649 cycle 70590 | cycle70590:JTAG_TCK=0 | vector 2574      cycle 70590
             > timeplate_1_0    110X100; //V2574 S18654 cycle 70591 | cycle70591:JTAG_TCK=0 | vector 2575      cycle 70591
             > timeplate_1_0    100X100; //V2575 S18660 cycle 70592 | cycle70592:JTAG_TCK=0 | vector 2576      cycle 70592
             > timeplate_1_0    100X100; //V2576 S18666 cycle 70593 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000100001010001010010, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle70593:JTAG_TCK=0 | vector 2577      cycle 70593
             > timeplate_1_0    110X100; //V2577 S18671 cycle 70594 | cycle70594:JTAG_TCK=0 | vector 2578      cycle 70594
  Repeat 2   > timeplate_1_0    100X100; //V2578 S18676 cycle 70595-70596 | cycle70595-70596:JTAG_TCK=0 | vector 2579      cycle 70595-70596
             > timeplate_1_0    100X100; //V2579 S18681 cycle 70597 | cycle70597:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 2580      cycle 70597
             > timeplate_1_0    101X100; //V2580 S18686 cycle 70598 | cycle70598:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2581      cycle 70598
  Repeat 2   > timeplate_1_0    100X100; //V2581 S18692 cycle 70599-70600 | cycle70599:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle70600:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2582      cycle 70599-70600
             > timeplate_1_0    101X100; //V2582 S18697 cycle 70601 | cycle70601:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 2583      cycle 70601
             > timeplate_1_0    100X100; //V2583 S18702 cycle 70602 | cycle70602:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2584      cycle 70602
             > timeplate_1_0    101X100; //V2584 S18707 cycle 70603 | cycle70603:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2585      cycle 70603
  Repeat 3   > timeplate_1_0    100X100; //V2585 S18714 cycle 70604-70606 | cycle70604:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle70605:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70606:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2586      cycle 70604-70606
             > timeplate_1_0    101X100; //V2586 S18719 cycle 70607 | cycle70607:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2587      cycle 70607
             > timeplate_1_0    100X100; //V2587 S18724 cycle 70608 | cycle70608:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2588      cycle 70608
             > timeplate_1_0    101X100; //V2588 S18729 cycle 70609 | cycle70609:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | vector 2589      cycle 70609
  Repeat 4   > timeplate_1_0    100X100; //V2589 S18737 cycle 70610-70613 | cycle70610:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle70611:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle70612:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle70613:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2590      cycle 70610-70613
             > timeplate_1_0    101X100; //V2590 S18742 cycle 70614 | cycle70614:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2591      cycle 70614
  Repeat 16  > timeplate_1_0    100X100; //V2591 S18762 cycle 70615-70630 | cycle70615:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70616:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70617:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70618:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70619:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70620:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70621:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70622:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70623:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70624:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70625:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70626:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70627:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70628:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70629:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70630:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2592      cycle 70615-70630
             > timeplate_1_0    111X100; //V2592 S18767 cycle 70631 | cycle70631:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2593      cycle 70631
             > timeplate_1_0    111X100; //V2593 S18772 cycle 70632 | cycle70632:JTAG_TCK=0 | vector 2594      cycle 70632
             > timeplate_1_0    101X100; //V2594 S18778 cycle 70633 | cycle70633:JTAG_TCK=0 | vector 2595      cycle 70633
  Repeat 20  > timeplate_1_0    101X100; //V2595 S18785 cycle 70634-70653 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle70634-70653:JTAG_TCK=0 | vector 2596      cycle 70634-70653
             > timeplate_1_0    101X100; //V2596 S18791 cycle 70654 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000100001010001010010, OutData=10000000000000000100001010001010010)! | cycle70654:JTAG_TCK=0 | vector 2597      cycle 70654
             > timeplate_1_0    111X100; //V2597 S18796 cycle 70655 | cycle70655:JTAG_TCK=0 | vector 2598      cycle 70655
  Repeat 2   > timeplate_1_0    101X100; //V2598 S18801 cycle 70656-70657 | cycle70656-70657:JTAG_TCK=0 | vector 2599      cycle 70656-70657
             > timeplate_1_0    100L100; //V2599 S18806 cycle 70658 | cycle70658:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 2600      cycle 70658
             > timeplate_1_0    101H100; //V2600 S18811 cycle 70659 | cycle70659:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2601      cycle 70659
  Repeat 2   > timeplate_1_0    100L100; //V2601 S18817 cycle 70660-70661 | cycle70660:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle70661:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2602      cycle 70660-70661
             > timeplate_1_0    101H100; //V2602 S18822 cycle 70662 | cycle70662:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 2603      cycle 70662
             > timeplate_1_0    100L100; //V2603 S18827 cycle 70663 | cycle70663:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2604      cycle 70663
             > timeplate_1_0    101H100; //V2604 S18832 cycle 70664 | cycle70664:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2605      cycle 70664
  Repeat 3   > timeplate_1_0    100L100; //V2605 S18839 cycle 70665-70667 | cycle70665:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle70666:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70667:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2606      cycle 70665-70667
             > timeplate_1_0    101H100; //V2606 S18844 cycle 70668 | cycle70668:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2607      cycle 70668
             > timeplate_1_0    100L100; //V2607 S18849 cycle 70669 | cycle70669:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2608      cycle 70669
             > timeplate_1_0    101H100; //V2608 S18854 cycle 70670 | cycle70670:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | vector 2609      cycle 70670
  Repeat 4   > timeplate_1_0    100L100; //V2609 S18862 cycle 70671-70674 | cycle70671:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle70672:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle70673:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle70674:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2610      cycle 70671-70674
             > timeplate_1_0    101H100; //V2610 S18867 cycle 70675 | cycle70675:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2611      cycle 70675
  Repeat 16  > timeplate_1_0    100L100; //V2611 S18887 cycle 70676-70691 | cycle70676:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70677:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70678:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70679:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70680:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70681:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70682:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70683:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70684:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70685:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70686:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70687:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70688:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70689:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70690:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70691:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2612      cycle 70676-70691
             > timeplate_1_0    111H100; //V2612 S18892 cycle 70692 | cycle70692:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2613      cycle 70692
             > timeplate_1_0    111X100; //V2613 S18897 cycle 70693 | cycle70693:JTAG_TCK=0 | vector 2614      cycle 70693
             > timeplate_1_0    101X100; //V2614 S18903 cycle 70694 | cycle70694:JTAG_TCK=0 | vector 2615      cycle 70694
             > timeplate_1_0    101X100; //V2615 S18918 cycle 70695 | select H30 hilink wr sds2 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000000000000000100 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000000000000000100,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle70695:JTAG_TCK=0 | vector 2616      cycle 70695
  Repeat 2   > timeplate_1_0    111X100; //V2616 S18923 cycle 70696-70697 | cycle70696-70697:JTAG_TCK=0 | vector 2617      cycle 70696-70697
  Repeat 2   > timeplate_1_0    101X100; //V2617 S18929 cycle 70698-70699 | cycle70698-70699:JTAG_TCK=0 | vector 2618      cycle 70698-70699
             > timeplate_1_0    101H100; //V2618 S18935 cycle 70700 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle70700:JTAG_TCK=0 | vector 2619      cycle 70700
  Repeat 4   > timeplate_1_0    100L100; //V2619 S18940 cycle 70701-70704 | cycle70701-70704:JTAG_TCK=0 | vector 2620      cycle 70701-70704
             > timeplate_1_0    101L100; //V2620 S18945 cycle 70705 | cycle70705:JTAG_TCK=0 | vector 2621      cycle 70705
             > timeplate_1_0    100L100; //V2621 S18950 cycle 70706 | cycle70706:JTAG_TCK=0 | vector 2622      cycle 70706
             > timeplate_1_0    101L100; //V2622 S18955 cycle 70707 | cycle70707:JTAG_TCK=0 | vector 2623      cycle 70707
  Repeat 7   > timeplate_1_0    100L100; //V2623 S18960 cycle 70708-70714 | cycle70708-70714:JTAG_TCK=0 | vector 2624      cycle 70708-70714
             > timeplate_1_0    110L100; //V2624 S18965 cycle 70715 | cycle70715:JTAG_TCK=0 | vector 2625      cycle 70715
             > timeplate_1_0    110X100; //V2625 S18970 cycle 70716 | cycle70716:JTAG_TCK=0 | vector 2626      cycle 70716
             > timeplate_1_0    100X100; //V2626 S18976 cycle 70717 | cycle70717:JTAG_TCK=0 | vector 2627      cycle 70717
             > timeplate_1_0    100X100; //V2627 S18982 cycle 70718 | Shift hilinkwr_select(InData=00000000000000000100, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle70718:JTAG_TCK=0 | vector 2628      cycle 70718
             > timeplate_1_0    110X100; //V2628 S18987 cycle 70719 | cycle70719:JTAG_TCK=0 | vector 2629      cycle 70719
  Repeat 2   > timeplate_1_0    100X100; //V2629 S18992 cycle 70720-70721 | cycle70720-70721:JTAG_TCK=0 | vector 2630      cycle 70720-70721
  Repeat 2   > timeplate_1_0    100X100; //V2630 S18998 cycle 70722-70723 | cycle70722:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle70723:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | vector 2631      cycle 70722-70723
             > timeplate_1_0    101X100; //V2631 S19003 cycle 70724 | cycle70724:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | vector 2632      cycle 70724
  Repeat 16  > timeplate_1_0    100X100; //V2632 S19023 cycle 70725-70740 | cycle70725:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle70726:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle70727:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle70728:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle70729:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle70730:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle70731:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle70732:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle70733:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle70734:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle70735:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle70736:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle70737:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle70738:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle70739:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle70740:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 2633      cycle 70725-70740
             > timeplate_1_0    110X100; //V2633 S19028 cycle 70741 | cycle70741:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 2634      cycle 70741
             > timeplate_1_0    110X100; //V2634 S19033 cycle 70742 | cycle70742:JTAG_TCK=0 | vector 2635      cycle 70742
             > timeplate_1_0    100X100; //V2635 S19039 cycle 70743 | cycle70743:JTAG_TCK=0 | vector 2636      cycle 70743
             > timeplate_1_0    100X100; //V2636 S19057 cycle 70744 | Start of U_SRD8B_12 CSR RWR | select hilink tdo , hilink_index=2 , sds2_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000000010 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000000010,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle70744:JTAG_TCK=0 | vector 2637      cycle 70744
  Repeat 2   > timeplate_1_0    110X100; //V2637 S19062 cycle 70745-70746 | cycle70745-70746:JTAG_TCK=0 | vector 2638      cycle 70745-70746
  Repeat 2   > timeplate_1_0    100X100; //V2638 S19068 cycle 70747-70748 | cycle70747-70748:JTAG_TCK=0 | vector 2639      cycle 70747-70748
             > timeplate_1_0    101H100; //V2639 S19074 cycle 70749 | shift in instruction(hilink_index=0000000010011101)! | cycle70749:JTAG_TCK=0 | vector 2640      cycle 70749
             > timeplate_1_0    100L100; //V2640 S19079 cycle 70750 | cycle70750:JTAG_TCK=0 | vector 2641      cycle 70750
  Repeat 3   > timeplate_1_0    101L100; //V2641 S19084 cycle 70751-70753 | cycle70751-70753:JTAG_TCK=0 | vector 2642      cycle 70751-70753
  Repeat 2   > timeplate_1_0    100L100; //V2642 S19089 cycle 70754-70755 | cycle70754-70755:JTAG_TCK=0 | vector 2643      cycle 70754-70755
             > timeplate_1_0    101L100; //V2643 S19094 cycle 70756 | cycle70756:JTAG_TCK=0 | vector 2644      cycle 70756
  Repeat 7   > timeplate_1_0    100L100; //V2644 S19099 cycle 70757-70763 | cycle70757-70763:JTAG_TCK=0 | vector 2645      cycle 70757-70763
             > timeplate_1_0    110L100; //V2645 S19104 cycle 70764 | cycle70764:JTAG_TCK=0 | vector 2646      cycle 70764
             > timeplate_1_0    110X100; //V2646 S19109 cycle 70765 | cycle70765:JTAG_TCK=0 | vector 2647      cycle 70765
             > timeplate_1_0    100X100; //V2647 S19115 cycle 70766 | cycle70766:JTAG_TCK=0 | vector 2648      cycle 70766
             > timeplate_1_0    100X100; //V2648 S19121 cycle 70767 | Shift hilink_index(InData=0000000000000010, OutData=xxxxxxxxxxxxxxxx)! | cycle70767:JTAG_TCK=0 | vector 2649      cycle 70767
             > timeplate_1_0    110X100; //V2649 S19126 cycle 70768 | cycle70768:JTAG_TCK=0 | vector 2650      cycle 70768
  Repeat 2   > timeplate_1_0    100X100; //V2650 S19131 cycle 70769-70770 | cycle70769-70770:JTAG_TCK=0 | vector 2651      cycle 70769-70770
             > timeplate_1_0    100X100; //V2651 S19136 cycle 70771 | cycle70771:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | vector 2652      cycle 70771
             > timeplate_1_0    101X100; //V2652 S19141 cycle 70772 | cycle70772:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | vector 2653      cycle 70772
  Repeat 13  > timeplate_1_0    100X100; //V2653 S19158 cycle 70773-70785 | cycle70773:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | cycle70774:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | cycle70775:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle70776:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle70777:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle70778:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle70779:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle70780:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle70781:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle70782:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle70783:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle70784:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle70785:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 2654      cycle 70773-70785
             > timeplate_1_0    110X100; //V2654 S19163 cycle 70786 | cycle70786:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 2655      cycle 70786
             > timeplate_1_0    110X100; //V2655 S19168 cycle 70787 | cycle70787:JTAG_TCK=0 | vector 2656      cycle 70787
             > timeplate_1_0    100X100; //V2656 S19174 cycle 70788 | cycle70788:JTAG_TCK=0 | vector 2657      cycle 70788
             > timeplate_1_0    100X100; //V2657 S19189 cycle 70789 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle70789:JTAG_TCK=0 | vector 2658      cycle 70789
  Repeat 2   > timeplate_1_0    110X100; //V2658 S19194 cycle 70790-70791 | cycle70790-70791:JTAG_TCK=0 | vector 2659      cycle 70790-70791
  Repeat 2   > timeplate_1_0    100X100; //V2659 S19200 cycle 70792-70793 | cycle70792-70793:JTAG_TCK=0 | vector 2660      cycle 70792-70793
             > timeplate_1_0    100H100; //V2660 S19206 cycle 70794 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle70794:JTAG_TCK=0 | vector 2661      cycle 70794
  Repeat 4   > timeplate_1_0    100L100; //V2661 S19211 cycle 70795-70798 | cycle70795-70798:JTAG_TCK=0 | vector 2662      cycle 70795-70798
             > timeplate_1_0    101L100; //V2662 S19216 cycle 70799 | cycle70799:JTAG_TCK=0 | vector 2663      cycle 70799
             > timeplate_1_0    100L100; //V2663 S19221 cycle 70800 | cycle70800:JTAG_TCK=0 | vector 2664      cycle 70800
             > timeplate_1_0    101L100; //V2664 S19226 cycle 70801 | cycle70801:JTAG_TCK=0 | vector 2665      cycle 70801
  Repeat 7   > timeplate_1_0    100L100; //V2665 S19231 cycle 70802-70808 | cycle70802-70808:JTAG_TCK=0 | vector 2666      cycle 70802-70808
             > timeplate_1_0    110L100; //V2666 S19236 cycle 70809 | cycle70809:JTAG_TCK=0 | vector 2667      cycle 70809
             > timeplate_1_0    110X100; //V2667 S19241 cycle 70810 | cycle70810:JTAG_TCK=0 | vector 2668      cycle 70810
             > timeplate_1_0    100X100; //V2668 S19247 cycle 70811 | cycle70811:JTAG_TCK=0 | vector 2669      cycle 70811
             > timeplate_1_0    100X100; //V2669 S19253 cycle 70812 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle70812:JTAG_TCK=0 | vector 2670      cycle 70812
             > timeplate_1_0    110X100; //V2670 S19258 cycle 70813 | cycle70813:JTAG_TCK=0 | vector 2671      cycle 70813
  Repeat 2   > timeplate_1_0    100X100; //V2671 S19263 cycle 70814-70815 | cycle70814-70815:JTAG_TCK=0 | vector 2672      cycle 70814-70815
  Repeat 17  > timeplate_1_0    100X100; //V2672 S19284 cycle 70816-70832 | cycle70816:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle70817:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle70818:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle70819:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle70820:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle70821:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle70822:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle70823:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle70824:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70825:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle70826:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle70827:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle70828:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle70829:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle70830:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle70831:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle70832:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2673      cycle 70816-70832
             > timeplate_1_0    101X100; //V2673 S19289 cycle 70833 | cycle70833:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2674      cycle 70833
  Repeat 16  > timeplate_1_0    100X100; //V2674 S19309 cycle 70834-70849 | cycle70834:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70835:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70836:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70837:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70838:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70839:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70840:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70841:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70842:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70843:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70844:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70845:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70846:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70847:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70848:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70849:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2675      cycle 70834-70849
             > timeplate_1_0    110X100; //V2675 S19314 cycle 70850 | cycle70850:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2676      cycle 70850
             > timeplate_1_0    110X100; //V2676 S19319 cycle 70851 | cycle70851:JTAG_TCK=0 | vector 2677      cycle 70851
             > timeplate_1_0    100X100; //V2677 S19325 cycle 70852 | cycle70852:JTAG_TCK=0 | vector 2678      cycle 70852
  Repeat 20  > timeplate_1_0    100X100; //V2678 S19332 cycle 70853-70872 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle70853-70872:JTAG_TCK=0 | vector 2679      cycle 70853-70872
             > timeplate_1_0    100X100; //V2679 S19338 cycle 70873 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle70873:JTAG_TCK=0 | vector 2680      cycle 70873
             > timeplate_1_0    110X100; //V2680 S19343 cycle 70874 | cycle70874:JTAG_TCK=0 | vector 2681      cycle 70874
  Repeat 2   > timeplate_1_0    100X100; //V2681 S19348 cycle 70875-70876 | cycle70875-70876:JTAG_TCK=0 | vector 2682      cycle 70875-70876
             > timeplate_1_0    100X100; //V2682 S19353 cycle 70877 | cycle70877:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 2683      cycle 70877
  Repeat 4   > timeplate_1_0    100L100; //V2683 S19361 cycle 70878-70881 | cycle70878:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle70879:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle70880:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle70881:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 2684      cycle 70878-70881
  Repeat 2   > timeplate_1_0    100H100; //V2684 S19367 cycle 70882-70883 | cycle70882:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle70883:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2685      cycle 70882-70883
  Repeat 9   > timeplate_1_0    100L100; //V2685 S19380 cycle 70884-70892 | cycle70884:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle70885:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70886:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle70887:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle70888:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle70889:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle70890:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle70891:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle70892:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2686      cycle 70884-70892
             > timeplate_1_0    100H100; //V2686 S19385 cycle 70893 | cycle70893:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2687      cycle 70893
             > timeplate_1_0    101H100; //V2687 S19390 cycle 70894 | cycle70894:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2688      cycle 70894
  Repeat 16  > timeplate_1_0    100L100; //V2688 S19410 cycle 70895-70910 | cycle70895:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70896:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70897:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70898:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70899:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70900:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70901:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70902:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70903:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70904:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70905:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70906:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70907:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70908:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70909:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70910:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2689      cycle 70895-70910
             > timeplate_1_0    110H100; //V2689 S19415 cycle 70911 | cycle70911:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2690      cycle 70911
             > timeplate_1_0    110X100; //V2690 S19420 cycle 70912 | cycle70912:JTAG_TCK=0 | vector 2691      cycle 70912
             > timeplate_1_0    100X100; //V2691 S19426 cycle 70913 | cycle70913:JTAG_TCK=0 | vector 2692      cycle 70913
             > timeplate_1_0    100X100; //V2692 S19441 cycle 70914 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle70914:JTAG_TCK=0 | vector 2693      cycle 70914
  Repeat 2   > timeplate_1_0    110X100; //V2693 S19446 cycle 70915-70916 | cycle70915-70916:JTAG_TCK=0 | vector 2694      cycle 70915-70916
  Repeat 2   > timeplate_1_0    100X100; //V2694 S19452 cycle 70917-70918 | cycle70917-70918:JTAG_TCK=0 | vector 2695      cycle 70917-70918
             > timeplate_1_0    100H100; //V2695 S19458 cycle 70919 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle70919:JTAG_TCK=0 | vector 2696      cycle 70919
  Repeat 4   > timeplate_1_0    100L100; //V2696 S19463 cycle 70920-70923 | cycle70920-70923:JTAG_TCK=0 | vector 2697      cycle 70920-70923
             > timeplate_1_0    101L100; //V2697 S19468 cycle 70924 | cycle70924:JTAG_TCK=0 | vector 2698      cycle 70924
             > timeplate_1_0    100L100; //V2698 S19473 cycle 70925 | cycle70925:JTAG_TCK=0 | vector 2699      cycle 70925
             > timeplate_1_0    101L100; //V2699 S19478 cycle 70926 | cycle70926:JTAG_TCK=0 | vector 2700      cycle 70926
  Repeat 7   > timeplate_1_0    100L100; //V2700 S19483 cycle 70927-70933 | cycle70927-70933:JTAG_TCK=0 | vector 2701      cycle 70927-70933
             > timeplate_1_0    110L100; //V2701 S19488 cycle 70934 | cycle70934:JTAG_TCK=0 | vector 2702      cycle 70934
             > timeplate_1_0    110X100; //V2702 S19493 cycle 70935 | cycle70935:JTAG_TCK=0 | vector 2703      cycle 70935
             > timeplate_1_0    100X100; //V2703 S19499 cycle 70936 | cycle70936:JTAG_TCK=0 | vector 2704      cycle 70936
             > timeplate_1_0    100X100; //V2704 S19505 cycle 70937 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle70937:JTAG_TCK=0 | vector 2705      cycle 70937
             > timeplate_1_0    110X100; //V2705 S19510 cycle 70938 | cycle70938:JTAG_TCK=0 | vector 2706      cycle 70938
  Repeat 2   > timeplate_1_0    100X100; //V2706 S19515 cycle 70939-70940 | cycle70939-70940:JTAG_TCK=0 | vector 2707      cycle 70939-70940
  Repeat 2   > timeplate_1_0    100X100; //V2707 S19521 cycle 70941-70942 | cycle70941:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle70942:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2708      cycle 70941-70942
             > timeplate_1_0    101X100; //V2708 S19526 cycle 70943 | cycle70943:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 2709      cycle 70943
             > timeplate_1_0    100X100; //V2709 S19531 cycle 70944 | cycle70944:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2710      cycle 70944
  Repeat 2   > timeplate_1_0    101X100; //V2710 S19537 cycle 70945-70946 | cycle70945:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle70946:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2711      cycle 70945-70946
             > timeplate_1_0    100X100; //V2711 S19542 cycle 70947 | cycle70947:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2712      cycle 70947
             > timeplate_1_0    101X100; //V2712 S19547 cycle 70948 | cycle70948:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 2713      cycle 70948
  Repeat 2   > timeplate_1_0    100X100; //V2713 S19553 cycle 70949-70950 | cycle70949:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle70950:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2714      cycle 70949-70950
             > timeplate_1_0    101X100; //V2714 S19558 cycle 70951 | cycle70951:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2715      cycle 70951
             > timeplate_1_0    100X100; //V2715 S19563 cycle 70952 | cycle70952:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2716      cycle 70952
  Repeat 2   > timeplate_1_0    101X100; //V2716 S19569 cycle 70953-70954 | cycle70953:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle70954:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 2717      cycle 70953-70954
             > timeplate_1_0    100X100; //V2717 S19574 cycle 70955 | cycle70955:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 2718      cycle 70955
             > timeplate_1_0    101X100; //V2718 S19579 cycle 70956 | cycle70956:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2719      cycle 70956
             > timeplate_1_0    100X100; //V2719 S19584 cycle 70957 | cycle70957:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2720      cycle 70957
             > timeplate_1_0    101X100; //V2720 S19589 cycle 70958 | cycle70958:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2721      cycle 70958
  Repeat 16  > timeplate_1_0    100X100; //V2721 S19609 cycle 70959-70974 | cycle70959:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle70960:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle70961:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle70962:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle70963:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle70964:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle70965:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle70966:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle70967:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle70968:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle70969:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle70970:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle70971:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle70972:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle70973:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle70974:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2722      cycle 70959-70974
             > timeplate_1_0    111X100; //V2722 S19614 cycle 70975 | cycle70975:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2723      cycle 70975
             > timeplate_1_0    111X100; //V2723 S19619 cycle 70976 | cycle70976:JTAG_TCK=0 | vector 2724      cycle 70976
             > timeplate_1_0    101X100; //V2724 S19625 cycle 70977 | cycle70977:JTAG_TCK=0 | vector 2725      cycle 70977
  Repeat 20  > timeplate_1_0    101X100; //V2725 S19632 cycle 70978-70997 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle70978-70997:JTAG_TCK=0 | vector 2726      cycle 70978-70997
             > timeplate_1_0    101X100; //V2726 S19638 cycle 70998 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle70998:JTAG_TCK=0 | vector 2727      cycle 70998
             > timeplate_1_0    111X100; //V2727 S19643 cycle 70999 | cycle70999:JTAG_TCK=0 | vector 2728      cycle 70999
  Repeat 2   > timeplate_1_0    101X100; //V2728 S19648 cycle 71000-71001 | cycle71000-71001:JTAG_TCK=0 | vector 2729      cycle 71000-71001
  Repeat 2   > timeplate_1_0    100L100; //V2729 S19654 cycle 71002-71003 | cycle71002:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle71003:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2730      cycle 71002-71003
             > timeplate_1_0    101H100; //V2730 S19659 cycle 71004 | cycle71004:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 2731      cycle 71004
             > timeplate_1_0    100L100; //V2731 S19664 cycle 71005 | cycle71005:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2732      cycle 71005
  Repeat 2   > timeplate_1_0    101H100; //V2732 S19670 cycle 71006-71007 | cycle71006:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle71007:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2733      cycle 71006-71007
             > timeplate_1_0    100L100; //V2733 S19675 cycle 71008 | cycle71008:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2734      cycle 71008
             > timeplate_1_0    101H100; //V2734 S19680 cycle 71009 | cycle71009:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 2735      cycle 71009
  Repeat 2   > timeplate_1_0    100L100; //V2735 S19686 cycle 71010-71011 | cycle71010:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71011:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2736      cycle 71010-71011
             > timeplate_1_0    101H100; //V2736 S19691 cycle 71012 | cycle71012:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2737      cycle 71012
             > timeplate_1_0    100L100; //V2737 S19696 cycle 71013 | cycle71013:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2738      cycle 71013
  Repeat 2   > timeplate_1_0    101H100; //V2738 S19702 cycle 71014-71015 | cycle71014:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71015:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 2739      cycle 71014-71015
             > timeplate_1_0    100L100; //V2739 S19707 cycle 71016 | cycle71016:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 2740      cycle 71016
             > timeplate_1_0    101H100; //V2740 S19712 cycle 71017 | cycle71017:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2741      cycle 71017
             > timeplate_1_0    100L100; //V2741 S19717 cycle 71018 | cycle71018:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2742      cycle 71018
             > timeplate_1_0    101H100; //V2742 S19722 cycle 71019 | cycle71019:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2743      cycle 71019
  Repeat 16  > timeplate_1_0    100L100; //V2743 S19742 cycle 71020-71035 | cycle71020:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71021:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71022:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71023:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71024:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71025:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71026:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71027:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71028:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71029:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71030:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71031:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71032:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71033:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71034:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71035:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2744      cycle 71020-71035
             > timeplate_1_0    111H100; //V2744 S19747 cycle 71036 | cycle71036:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2745      cycle 71036
             > timeplate_1_0    111X100; //V2745 S19752 cycle 71037 | cycle71037:JTAG_TCK=0 | vector 2746      cycle 71037
             > timeplate_1_0    101X100; //V2746 S19758 cycle 71038 | cycle71038:JTAG_TCK=0 | vector 2747      cycle 71038
             > timeplate_1_0    101X100; //V2747 S19773 cycle 71039 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71039:JTAG_TCK=0 | vector 2748      cycle 71039
  Repeat 2   > timeplate_1_0    111X100; //V2748 S19778 cycle 71040-71041 | cycle71040-71041:JTAG_TCK=0 | vector 2749      cycle 71040-71041
  Repeat 2   > timeplate_1_0    101X100; //V2749 S19784 cycle 71042-71043 | cycle71042-71043:JTAG_TCK=0 | vector 2750      cycle 71042-71043
             > timeplate_1_0    100H100; //V2750 S19790 cycle 71044 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71044:JTAG_TCK=0 | vector 2751      cycle 71044
  Repeat 4   > timeplate_1_0    100L100; //V2751 S19795 cycle 71045-71048 | cycle71045-71048:JTAG_TCK=0 | vector 2752      cycle 71045-71048
             > timeplate_1_0    101L100; //V2752 S19800 cycle 71049 | cycle71049:JTAG_TCK=0 | vector 2753      cycle 71049
             > timeplate_1_0    100L100; //V2753 S19805 cycle 71050 | cycle71050:JTAG_TCK=0 | vector 2754      cycle 71050
             > timeplate_1_0    101L100; //V2754 S19810 cycle 71051 | cycle71051:JTAG_TCK=0 | vector 2755      cycle 71051
  Repeat 7   > timeplate_1_0    100L100; //V2755 S19815 cycle 71052-71058 | cycle71052-71058:JTAG_TCK=0 | vector 2756      cycle 71052-71058
             > timeplate_1_0    110L100; //V2756 S19820 cycle 71059 | cycle71059:JTAG_TCK=0 | vector 2757      cycle 71059
             > timeplate_1_0    110X100; //V2757 S19825 cycle 71060 | cycle71060:JTAG_TCK=0 | vector 2758      cycle 71060
             > timeplate_1_0    100X100; //V2758 S19831 cycle 71061 | cycle71061:JTAG_TCK=0 | vector 2759      cycle 71061
             > timeplate_1_0    100X100; //V2759 S19837 cycle 71062 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle71062:JTAG_TCK=0 | vector 2760      cycle 71062
             > timeplate_1_0    110X100; //V2760 S19842 cycle 71063 | cycle71063:JTAG_TCK=0 | vector 2761      cycle 71063
  Repeat 2   > timeplate_1_0    100X100; //V2761 S19847 cycle 71064-71065 | cycle71064-71065:JTAG_TCK=0 | vector 2762      cycle 71064-71065
  Repeat 17  > timeplate_1_0    100X100; //V2762 S19868 cycle 71066-71082 | cycle71066:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle71067:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle71068:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle71069:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle71070:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle71071:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle71072:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle71073:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle71074:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71075:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle71076:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle71077:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle71078:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71079:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle71080:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle71081:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle71082:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2763      cycle 71066-71082
             > timeplate_1_0    101X100; //V2763 S19873 cycle 71083 | cycle71083:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2764      cycle 71083
  Repeat 16  > timeplate_1_0    100X100; //V2764 S19893 cycle 71084-71099 | cycle71084:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71085:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71086:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71087:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71088:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71089:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71090:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71091:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71092:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71093:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71094:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71095:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71096:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71097:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71098:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71099:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2765      cycle 71084-71099
             > timeplate_1_0    110X100; //V2765 S19898 cycle 71100 | cycle71100:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2766      cycle 71100
             > timeplate_1_0    110X100; //V2766 S19903 cycle 71101 | cycle71101:JTAG_TCK=0 | vector 2767      cycle 71101
             > timeplate_1_0    100X100; //V2767 S19909 cycle 71102 | cycle71102:JTAG_TCK=0 | vector 2768      cycle 71102
  Repeat 20  > timeplate_1_0    100X100; //V2768 S19916 cycle 71103-71122 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle71103-71122:JTAG_TCK=0 | vector 2769      cycle 71103-71122
             > timeplate_1_0    100X100; //V2769 S19922 cycle 71123 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle71123:JTAG_TCK=0 | vector 2770      cycle 71123
             > timeplate_1_0    110X100; //V2770 S19927 cycle 71124 | cycle71124:JTAG_TCK=0 | vector 2771      cycle 71124
  Repeat 2   > timeplate_1_0    100X100; //V2771 S19932 cycle 71125-71126 | cycle71125-71126:JTAG_TCK=0 | vector 2772      cycle 71125-71126
             > timeplate_1_0    100X100; //V2772 S19937 cycle 71127 | cycle71127:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 2773      cycle 71127
             > timeplate_1_0    100L100; //V2773 S19942 cycle 71128 | cycle71128:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2774      cycle 71128
             > timeplate_1_0    100H100; //V2774 S19947 cycle 71129 | cycle71129:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 2775      cycle 71129
             > timeplate_1_0    100L100; //V2775 S19952 cycle 71130 | cycle71130:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2776      cycle 71130
  Repeat 2   > timeplate_1_0    100H100; //V2776 S19958 cycle 71131-71132 | cycle71131:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle71132:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2777      cycle 71131-71132
             > timeplate_1_0    100L100; //V2777 S19963 cycle 71133 | cycle71133:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2778      cycle 71133
             > timeplate_1_0    100H100; //V2778 S19968 cycle 71134 | cycle71134:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 2779      cycle 71134
  Repeat 2   > timeplate_1_0    100L100; //V2779 S19974 cycle 71135-71136 | cycle71135:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71136:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2780      cycle 71135-71136
             > timeplate_1_0    100H100; //V2780 S19979 cycle 71137 | cycle71137:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2781      cycle 71137
             > timeplate_1_0    100L100; //V2781 S19984 cycle 71138 | cycle71138:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2782      cycle 71138
  Repeat 2   > timeplate_1_0    100H100; //V2782 S19990 cycle 71139-71140 | cycle71139:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71140:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 2783      cycle 71139-71140
             > timeplate_1_0    100L100; //V2783 S19995 cycle 71141 | cycle71141:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 2784      cycle 71141
             > timeplate_1_0    100H100; //V2784 S20000 cycle 71142 | cycle71142:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2785      cycle 71142
             > timeplate_1_0    100L100; //V2785 S20005 cycle 71143 | cycle71143:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2786      cycle 71143
             > timeplate_1_0    101H100; //V2786 S20010 cycle 71144 | cycle71144:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2787      cycle 71144
  Repeat 16  > timeplate_1_0    100L100; //V2787 S20030 cycle 71145-71160 | cycle71145:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71146:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71147:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71148:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71149:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71150:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71151:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71152:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71153:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71154:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71155:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71156:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71157:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71158:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71159:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71160:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2788      cycle 71145-71160
             > timeplate_1_0    110H100; //V2788 S20035 cycle 71161 | cycle71161:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2789      cycle 71161
             > timeplate_1_0    110X100; //V2789 S20040 cycle 71162 | cycle71162:JTAG_TCK=0 | vector 2790      cycle 71162
             > timeplate_1_0    100X100; //V2790 S20046 cycle 71163 | cycle71163:JTAG_TCK=0 | vector 2791      cycle 71163
             > timeplate_1_0    100X100; //V2791 S20061 cycle 71164 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71164:JTAG_TCK=0 | vector 2792      cycle 71164
  Repeat 2   > timeplate_1_0    110X100; //V2792 S20066 cycle 71165-71166 | cycle71165-71166:JTAG_TCK=0 | vector 2793      cycle 71165-71166
  Repeat 2   > timeplate_1_0    100X100; //V2793 S20072 cycle 71167-71168 | cycle71167-71168:JTAG_TCK=0 | vector 2794      cycle 71167-71168
             > timeplate_1_0    100H100; //V2794 S20078 cycle 71169 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71169:JTAG_TCK=0 | vector 2795      cycle 71169
  Repeat 4   > timeplate_1_0    100L100; //V2795 S20083 cycle 71170-71173 | cycle71170-71173:JTAG_TCK=0 | vector 2796      cycle 71170-71173
             > timeplate_1_0    101L100; //V2796 S20088 cycle 71174 | cycle71174:JTAG_TCK=0 | vector 2797      cycle 71174
             > timeplate_1_0    100L100; //V2797 S20093 cycle 71175 | cycle71175:JTAG_TCK=0 | vector 2798      cycle 71175
             > timeplate_1_0    101L100; //V2798 S20098 cycle 71176 | cycle71176:JTAG_TCK=0 | vector 2799      cycle 71176
  Repeat 7   > timeplate_1_0    100L100; //V2799 S20103 cycle 71177-71183 | cycle71177-71183:JTAG_TCK=0 | vector 2800      cycle 71177-71183
             > timeplate_1_0    110L100; //V2800 S20108 cycle 71184 | cycle71184:JTAG_TCK=0 | vector 2801      cycle 71184
             > timeplate_1_0    110X100; //V2801 S20113 cycle 71185 | cycle71185:JTAG_TCK=0 | vector 2802      cycle 71185
             > timeplate_1_0    100X100; //V2802 S20119 cycle 71186 | cycle71186:JTAG_TCK=0 | vector 2803      cycle 71186
             > timeplate_1_0    100X100; //V2803 S20125 cycle 71187 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle71187:JTAG_TCK=0 | vector 2804      cycle 71187
             > timeplate_1_0    110X100; //V2804 S20130 cycle 71188 | cycle71188:JTAG_TCK=0 | vector 2805      cycle 71188
  Repeat 2   > timeplate_1_0    100X100; //V2805 S20135 cycle 71189-71190 | cycle71189-71190:JTAG_TCK=0 | vector 2806      cycle 71189-71190
  Repeat 5   > timeplate_1_0    100X100; //V2806 S20144 cycle 71191-71195 | cycle71191:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle71192:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle71193:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle71194:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle71195:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 2807      cycle 71191-71195
  Repeat 2   > timeplate_1_0    101X100; //V2807 S20150 cycle 71196-71197 | cycle71196:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle71197:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2808      cycle 71196-71197
  Repeat 9   > timeplate_1_0    100X100; //V2808 S20163 cycle 71198-71206 | cycle71198:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle71199:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71200:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle71201:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle71202:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle71203:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71204:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle71205:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle71206:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2809      cycle 71198-71206
  Repeat 2   > timeplate_1_0    101X100; //V2809 S20169 cycle 71207-71208 | cycle71207:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle71208:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2810      cycle 71207-71208
  Repeat 16  > timeplate_1_0    100X100; //V2810 S20189 cycle 71209-71224 | cycle71209:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71210:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71211:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71212:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71213:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71214:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71215:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71216:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71217:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71218:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71219:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71220:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71221:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71222:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71223:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71224:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2811      cycle 71209-71224
             > timeplate_1_0    111X100; //V2811 S20194 cycle 71225 | cycle71225:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2812      cycle 71225
             > timeplate_1_0    111X100; //V2812 S20199 cycle 71226 | cycle71226:JTAG_TCK=0 | vector 2813      cycle 71226
             > timeplate_1_0    101X100; //V2813 S20205 cycle 71227 | cycle71227:JTAG_TCK=0 | vector 2814      cycle 71227
  Repeat 20  > timeplate_1_0    101X100; //V2814 S20212 cycle 71228-71247 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle71228-71247:JTAG_TCK=0 | vector 2815      cycle 71228-71247
             > timeplate_1_0    101X100; //V2815 S20218 cycle 71248 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle71248:JTAG_TCK=0 | vector 2816      cycle 71248
             > timeplate_1_0    111X100; //V2816 S20223 cycle 71249 | cycle71249:JTAG_TCK=0 | vector 2817      cycle 71249
  Repeat 2   > timeplate_1_0    101X100; //V2817 S20228 cycle 71250-71251 | cycle71250-71251:JTAG_TCK=0 | vector 2818      cycle 71250-71251
  Repeat 5   > timeplate_1_0    100L100; //V2818 S20237 cycle 71252-71256 | cycle71252:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle71253:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle71254:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle71255:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle71256:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 2819      cycle 71252-71256
  Repeat 2   > timeplate_1_0    101H100; //V2819 S20243 cycle 71257-71258 | cycle71257:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle71258:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2820      cycle 71257-71258
  Repeat 9   > timeplate_1_0    100L100; //V2820 S20256 cycle 71259-71267 | cycle71259:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle71260:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71261:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle71262:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle71263:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle71264:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71265:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle71266:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle71267:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2821      cycle 71259-71267
  Repeat 2   > timeplate_1_0    101H100; //V2821 S20262 cycle 71268-71269 | cycle71268:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle71269:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2822      cycle 71268-71269
  Repeat 16  > timeplate_1_0    100L100; //V2822 S20282 cycle 71270-71285 | cycle71270:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71271:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71272:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71273:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71274:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71275:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71276:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71277:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71278:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71279:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71280:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71281:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71282:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71283:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71284:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71285:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2823      cycle 71270-71285
             > timeplate_1_0    111H100; //V2823 S20287 cycle 71286 | cycle71286:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2824      cycle 71286
             > timeplate_1_0    111X100; //V2824 S20292 cycle 71287 | cycle71287:JTAG_TCK=0 | vector 2825      cycle 71287
             > timeplate_1_0    101X100; //V2825 S20298 cycle 71288 | cycle71288:JTAG_TCK=0 | vector 2826      cycle 71288
             > timeplate_1_0    101X100; //V2826 S20313 cycle 71289 | select H30 hilink wr sds3 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b000000000001000 | -shift_out  20'bxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000000000000001000,ShiftOutValue=00000xxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle71289:JTAG_TCK=0 | vector 2827      cycle 71289
  Repeat 2   > timeplate_1_0    111X100; //V2827 S20318 cycle 71290-71291 | cycle71290-71291:JTAG_TCK=0 | vector 2828      cycle 71290-71291
  Repeat 2   > timeplate_1_0    101X100; //V2828 S20324 cycle 71292-71293 | cycle71292-71293:JTAG_TCK=0 | vector 2829      cycle 71292-71293
             > timeplate_1_0    101H100; //V2829 S20330 cycle 71294 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle71294:JTAG_TCK=0 | vector 2830      cycle 71294
  Repeat 4   > timeplate_1_0    100L100; //V2830 S20335 cycle 71295-71298 | cycle71295-71298:JTAG_TCK=0 | vector 2831      cycle 71295-71298
             > timeplate_1_0    101L100; //V2831 S20340 cycle 71299 | cycle71299:JTAG_TCK=0 | vector 2832      cycle 71299
             > timeplate_1_0    100L100; //V2832 S20345 cycle 71300 | cycle71300:JTAG_TCK=0 | vector 2833      cycle 71300
             > timeplate_1_0    101L100; //V2833 S20350 cycle 71301 | cycle71301:JTAG_TCK=0 | vector 2834      cycle 71301
  Repeat 7   > timeplate_1_0    100L100; //V2834 S20355 cycle 71302-71308 | cycle71302-71308:JTAG_TCK=0 | vector 2835      cycle 71302-71308
             > timeplate_1_0    110L100; //V2835 S20360 cycle 71309 | cycle71309:JTAG_TCK=0 | vector 2836      cycle 71309
             > timeplate_1_0    110X100; //V2836 S20365 cycle 71310 | cycle71310:JTAG_TCK=0 | vector 2837      cycle 71310
             > timeplate_1_0    100X100; //V2837 S20371 cycle 71311 | cycle71311:JTAG_TCK=0 | vector 2838      cycle 71311
             > timeplate_1_0    100X100; //V2838 S20377 cycle 71312 | Shift hilinkwr_select(InData=00000000000000001000, OutData=00000xxxxxxxxxxxxxxx)! | cycle71312:JTAG_TCK=0 | vector 2839      cycle 71312
             > timeplate_1_0    110X100; //V2839 S20382 cycle 71313 | cycle71313:JTAG_TCK=0 | vector 2840      cycle 71313
  Repeat 2   > timeplate_1_0    100X100; //V2840 S20387 cycle 71314-71315 | cycle71314-71315:JTAG_TCK=0 | vector 2841      cycle 71314-71315
  Repeat 3   > timeplate_1_0    100X100; //V2841 S20394 cycle 71316-71318 | cycle71316:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle71317:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle71318:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | vector 2842      cycle 71316-71318
             > timeplate_1_0    101X100; //V2842 S20399 cycle 71319 | cycle71319:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | vector 2843      cycle 71319
  Repeat 11  > timeplate_1_0    100X100; //V2843 S20414 cycle 71320-71330 | cycle71320:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle71321:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle71322:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle71323:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle71324:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle71325:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle71326:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle71327:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle71328:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle71329:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle71330:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | vector 2844      cycle 71320-71330
  Repeat 4   > timeplate_1_0    100L100; //V2844 S20422 cycle 71331-71334 | cycle71331:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle71332:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle71333:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle71334:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 2845      cycle 71331-71334
             > timeplate_1_0    110L100; //V2845 S20427 cycle 71335 | cycle71335:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 2846      cycle 71335
             > timeplate_1_0    110X100; //V2846 S20432 cycle 71336 | cycle71336:JTAG_TCK=0 | vector 2847      cycle 71336
             > timeplate_1_0    100X100; //V2847 S20438 cycle 71337 | cycle71337:JTAG_TCK=0 | vector 2848      cycle 71337
             > timeplate_1_0    100X100; //V2848 S20456 cycle 71338 | Start of U_SRD8B_13 CSR RWR | select hilink tdo , hilink_index=3 , sds3_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000000011 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000000011,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle71338:JTAG_TCK=0 | vector 2849      cycle 71338
  Repeat 2   > timeplate_1_0    110X100; //V2849 S20461 cycle 71339-71340 | cycle71339-71340:JTAG_TCK=0 | vector 2850      cycle 71339-71340
  Repeat 2   > timeplate_1_0    100X100; //V2850 S20467 cycle 71341-71342 | cycle71341-71342:JTAG_TCK=0 | vector 2851      cycle 71341-71342
             > timeplate_1_0    101H100; //V2851 S20473 cycle 71343 | shift in instruction(hilink_index=0000000010011101)! | cycle71343:JTAG_TCK=0 | vector 2852      cycle 71343
             > timeplate_1_0    100L100; //V2852 S20478 cycle 71344 | cycle71344:JTAG_TCK=0 | vector 2853      cycle 71344
  Repeat 3   > timeplate_1_0    101L100; //V2853 S20483 cycle 71345-71347 | cycle71345-71347:JTAG_TCK=0 | vector 2854      cycle 71345-71347
  Repeat 2   > timeplate_1_0    100L100; //V2854 S20488 cycle 71348-71349 | cycle71348-71349:JTAG_TCK=0 | vector 2855      cycle 71348-71349
             > timeplate_1_0    101L100; //V2855 S20493 cycle 71350 | cycle71350:JTAG_TCK=0 | vector 2856      cycle 71350
  Repeat 7   > timeplate_1_0    100L100; //V2856 S20498 cycle 71351-71357 | cycle71351-71357:JTAG_TCK=0 | vector 2857      cycle 71351-71357
             > timeplate_1_0    110L100; //V2857 S20503 cycle 71358 | cycle71358:JTAG_TCK=0 | vector 2858      cycle 71358
             > timeplate_1_0    110X100; //V2858 S20508 cycle 71359 | cycle71359:JTAG_TCK=0 | vector 2859      cycle 71359
             > timeplate_1_0    100X100; //V2859 S20514 cycle 71360 | cycle71360:JTAG_TCK=0 | vector 2860      cycle 71360
             > timeplate_1_0    100X100; //V2860 S20520 cycle 71361 | Shift hilink_index(InData=0000000000000011, OutData=xxxxxxxxxxxxxxxx)! | cycle71361:JTAG_TCK=0 | vector 2861      cycle 71361
             > timeplate_1_0    110X100; //V2861 S20525 cycle 71362 | cycle71362:JTAG_TCK=0 | vector 2862      cycle 71362
  Repeat 2   > timeplate_1_0    100X100; //V2862 S20530 cycle 71363-71364 | cycle71363-71364:JTAG_TCK=0 | vector 2863      cycle 71363-71364
  Repeat 2   > timeplate_1_0    101X100; //V2863 S20536 cycle 71365-71366 | cycle71365:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | cycle71366:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | vector 2864      cycle 71365-71366
  Repeat 13  > timeplate_1_0    100X100; //V2864 S20553 cycle 71367-71379 | cycle71367:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | cycle71368:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | cycle71369:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle71370:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle71371:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle71372:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle71373:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle71374:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle71375:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle71376:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle71377:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle71378:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle71379:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 2865      cycle 71367-71379
             > timeplate_1_0    110X100; //V2865 S20558 cycle 71380 | cycle71380:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 2866      cycle 71380
             > timeplate_1_0    110X100; //V2866 S20563 cycle 71381 | cycle71381:JTAG_TCK=0 | vector 2867      cycle 71381
             > timeplate_1_0    100X100; //V2867 S20569 cycle 71382 | cycle71382:JTAG_TCK=0 | vector 2868      cycle 71382
             > timeplate_1_0    100X100; //V2868 S20584 cycle 71383 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71383:JTAG_TCK=0 | vector 2869      cycle 71383
  Repeat 2   > timeplate_1_0    110X100; //V2869 S20589 cycle 71384-71385 | cycle71384-71385:JTAG_TCK=0 | vector 2870      cycle 71384-71385
  Repeat 2   > timeplate_1_0    100X100; //V2870 S20595 cycle 71386-71387 | cycle71386-71387:JTAG_TCK=0 | vector 2871      cycle 71386-71387
             > timeplate_1_0    100H100; //V2871 S20601 cycle 71388 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71388:JTAG_TCK=0 | vector 2872      cycle 71388
  Repeat 4   > timeplate_1_0    100L100; //V2872 S20606 cycle 71389-71392 | cycle71389-71392:JTAG_TCK=0 | vector 2873      cycle 71389-71392
             > timeplate_1_0    101L100; //V2873 S20611 cycle 71393 | cycle71393:JTAG_TCK=0 | vector 2874      cycle 71393
             > timeplate_1_0    100L100; //V2874 S20616 cycle 71394 | cycle71394:JTAG_TCK=0 | vector 2875      cycle 71394
             > timeplate_1_0    101L100; //V2875 S20621 cycle 71395 | cycle71395:JTAG_TCK=0 | vector 2876      cycle 71395
  Repeat 7   > timeplate_1_0    100L100; //V2876 S20626 cycle 71396-71402 | cycle71396-71402:JTAG_TCK=0 | vector 2877      cycle 71396-71402
             > timeplate_1_0    110L100; //V2877 S20631 cycle 71403 | cycle71403:JTAG_TCK=0 | vector 2878      cycle 71403
             > timeplate_1_0    110X100; //V2878 S20636 cycle 71404 | cycle71404:JTAG_TCK=0 | vector 2879      cycle 71404
             > timeplate_1_0    100X100; //V2879 S20642 cycle 71405 | cycle71405:JTAG_TCK=0 | vector 2880      cycle 71405
             > timeplate_1_0    100X100; //V2880 S20648 cycle 71406 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle71406:JTAG_TCK=0 | vector 2881      cycle 71406
             > timeplate_1_0    110X100; //V2881 S20653 cycle 71407 | cycle71407:JTAG_TCK=0 | vector 2882      cycle 71407
  Repeat 2   > timeplate_1_0    100X100; //V2882 S20658 cycle 71408-71409 | cycle71408-71409:JTAG_TCK=0 | vector 2883      cycle 71408-71409
  Repeat 17  > timeplate_1_0    100X100; //V2883 S20679 cycle 71410-71426 | cycle71410:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle71411:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle71412:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle71413:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle71414:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle71415:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle71416:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle71417:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle71418:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71419:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle71420:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle71421:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle71422:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71423:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle71424:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle71425:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle71426:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2884      cycle 71410-71426
             > timeplate_1_0    101X100; //V2884 S20684 cycle 71427 | cycle71427:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2885      cycle 71427
  Repeat 16  > timeplate_1_0    100X100; //V2885 S20704 cycle 71428-71443 | cycle71428:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71429:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71430:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71431:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71432:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71433:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71434:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71435:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71436:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71437:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71438:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71439:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71440:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71441:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71442:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71443:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2886      cycle 71428-71443
             > timeplate_1_0    110X100; //V2886 S20709 cycle 71444 | cycle71444:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2887      cycle 71444
             > timeplate_1_0    110X100; //V2887 S20714 cycle 71445 | cycle71445:JTAG_TCK=0 | vector 2888      cycle 71445
             > timeplate_1_0    100X100; //V2888 S20720 cycle 71446 | cycle71446:JTAG_TCK=0 | vector 2889      cycle 71446
  Repeat 20  > timeplate_1_0    100X100; //V2889 S20727 cycle 71447-71466 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle71447-71466:JTAG_TCK=0 | vector 2890      cycle 71447-71466
             > timeplate_1_0    100X100; //V2890 S20733 cycle 71467 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle71467:JTAG_TCK=0 | vector 2891      cycle 71467
             > timeplate_1_0    110X100; //V2891 S20738 cycle 71468 | cycle71468:JTAG_TCK=0 | vector 2892      cycle 71468
  Repeat 2   > timeplate_1_0    100X100; //V2892 S20743 cycle 71469-71470 | cycle71469-71470:JTAG_TCK=0 | vector 2893      cycle 71469-71470
             > timeplate_1_0    100X100; //V2893 S20748 cycle 71471 | cycle71471:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 2894      cycle 71471
  Repeat 4   > timeplate_1_0    100L100; //V2894 S20756 cycle 71472-71475 | cycle71472:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle71473:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle71474:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle71475:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 2895      cycle 71472-71475
  Repeat 2   > timeplate_1_0    100H100; //V2895 S20762 cycle 71476-71477 | cycle71476:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle71477:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2896      cycle 71476-71477
  Repeat 9   > timeplate_1_0    100L100; //V2896 S20775 cycle 71478-71486 | cycle71478:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle71479:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71480:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle71481:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle71482:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle71483:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71484:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle71485:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle71486:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2897      cycle 71478-71486
             > timeplate_1_0    100H100; //V2897 S20780 cycle 71487 | cycle71487:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2898      cycle 71487
             > timeplate_1_0    101H100; //V2898 S20785 cycle 71488 | cycle71488:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2899      cycle 71488
  Repeat 16  > timeplate_1_0    100L100; //V2899 S20805 cycle 71489-71504 | cycle71489:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71490:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71491:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71492:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71493:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71494:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71495:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71496:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71497:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71498:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71499:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71500:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71501:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71502:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71503:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71504:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2900      cycle 71489-71504
             > timeplate_1_0    110H100; //V2900 S20810 cycle 71505 | cycle71505:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2901      cycle 71505
             > timeplate_1_0    110X100; //V2901 S20815 cycle 71506 | cycle71506:JTAG_TCK=0 | vector 2902      cycle 71506
             > timeplate_1_0    100X100; //V2902 S20821 cycle 71507 | cycle71507:JTAG_TCK=0 | vector 2903      cycle 71507
             > timeplate_1_0    100X100; //V2903 S20836 cycle 71508 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71508:JTAG_TCK=0 | vector 2904      cycle 71508
  Repeat 2   > timeplate_1_0    110X100; //V2904 S20841 cycle 71509-71510 | cycle71509-71510:JTAG_TCK=0 | vector 2905      cycle 71509-71510
  Repeat 2   > timeplate_1_0    100X100; //V2905 S20847 cycle 71511-71512 | cycle71511-71512:JTAG_TCK=0 | vector 2906      cycle 71511-71512
             > timeplate_1_0    100H100; //V2906 S20853 cycle 71513 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71513:JTAG_TCK=0 | vector 2907      cycle 71513
  Repeat 4   > timeplate_1_0    100L100; //V2907 S20858 cycle 71514-71517 | cycle71514-71517:JTAG_TCK=0 | vector 2908      cycle 71514-71517
             > timeplate_1_0    101L100; //V2908 S20863 cycle 71518 | cycle71518:JTAG_TCK=0 | vector 2909      cycle 71518
             > timeplate_1_0    100L100; //V2909 S20868 cycle 71519 | cycle71519:JTAG_TCK=0 | vector 2910      cycle 71519
             > timeplate_1_0    101L100; //V2910 S20873 cycle 71520 | cycle71520:JTAG_TCK=0 | vector 2911      cycle 71520
  Repeat 7   > timeplate_1_0    100L100; //V2911 S20878 cycle 71521-71527 | cycle71521-71527:JTAG_TCK=0 | vector 2912      cycle 71521-71527
             > timeplate_1_0    110L100; //V2912 S20883 cycle 71528 | cycle71528:JTAG_TCK=0 | vector 2913      cycle 71528
             > timeplate_1_0    110X100; //V2913 S20888 cycle 71529 | cycle71529:JTAG_TCK=0 | vector 2914      cycle 71529
             > timeplate_1_0    100X100; //V2914 S20894 cycle 71530 | cycle71530:JTAG_TCK=0 | vector 2915      cycle 71530
             > timeplate_1_0    100X100; //V2915 S20900 cycle 71531 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle71531:JTAG_TCK=0 | vector 2916      cycle 71531
             > timeplate_1_0    110X100; //V2916 S20905 cycle 71532 | cycle71532:JTAG_TCK=0 | vector 2917      cycle 71532
  Repeat 2   > timeplate_1_0    100X100; //V2917 S20910 cycle 71533-71534 | cycle71533-71534:JTAG_TCK=0 | vector 2918      cycle 71533-71534
  Repeat 2   > timeplate_1_0    100X100; //V2918 S20916 cycle 71535-71536 | cycle71535:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle71536:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2919      cycle 71535-71536
             > timeplate_1_0    101X100; //V2919 S20921 cycle 71537 | cycle71537:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 2920      cycle 71537
             > timeplate_1_0    100X100; //V2920 S20926 cycle 71538 | cycle71538:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2921      cycle 71538
  Repeat 2   > timeplate_1_0    101X100; //V2921 S20932 cycle 71539-71540 | cycle71539:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle71540:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2922      cycle 71539-71540
             > timeplate_1_0    100X100; //V2922 S20937 cycle 71541 | cycle71541:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2923      cycle 71541
             > timeplate_1_0    101X100; //V2923 S20942 cycle 71542 | cycle71542:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 2924      cycle 71542
  Repeat 2   > timeplate_1_0    100X100; //V2924 S20948 cycle 71543-71544 | cycle71543:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71544:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2925      cycle 71543-71544
             > timeplate_1_0    101X100; //V2925 S20953 cycle 71545 | cycle71545:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2926      cycle 71545
             > timeplate_1_0    100X100; //V2926 S20958 cycle 71546 | cycle71546:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2927      cycle 71546
  Repeat 2   > timeplate_1_0    101X100; //V2927 S20964 cycle 71547-71548 | cycle71547:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71548:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 2928      cycle 71547-71548
             > timeplate_1_0    100X100; //V2928 S20969 cycle 71549 | cycle71549:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 2929      cycle 71549
             > timeplate_1_0    101X100; //V2929 S20974 cycle 71550 | cycle71550:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2930      cycle 71550
             > timeplate_1_0    100X100; //V2930 S20979 cycle 71551 | cycle71551:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2931      cycle 71551
             > timeplate_1_0    101X100; //V2931 S20984 cycle 71552 | cycle71552:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2932      cycle 71552
  Repeat 16  > timeplate_1_0    100X100; //V2932 S21004 cycle 71553-71568 | cycle71553:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71554:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71555:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71556:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71557:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71558:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71559:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71560:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71561:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71562:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71563:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71564:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71565:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71566:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71567:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71568:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2933      cycle 71553-71568
             > timeplate_1_0    111X100; //V2933 S21009 cycle 71569 | cycle71569:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2934      cycle 71569
             > timeplate_1_0    111X100; //V2934 S21014 cycle 71570 | cycle71570:JTAG_TCK=0 | vector 2935      cycle 71570
             > timeplate_1_0    101X100; //V2935 S21020 cycle 71571 | cycle71571:JTAG_TCK=0 | vector 2936      cycle 71571
  Repeat 20  > timeplate_1_0    101X100; //V2936 S21027 cycle 71572-71591 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle71572-71591:JTAG_TCK=0 | vector 2937      cycle 71572-71591
             > timeplate_1_0    101X100; //V2937 S21033 cycle 71592 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle71592:JTAG_TCK=0 | vector 2938      cycle 71592
             > timeplate_1_0    111X100; //V2938 S21038 cycle 71593 | cycle71593:JTAG_TCK=0 | vector 2939      cycle 71593
  Repeat 2   > timeplate_1_0    101X100; //V2939 S21043 cycle 71594-71595 | cycle71594-71595:JTAG_TCK=0 | vector 2940      cycle 71594-71595
  Repeat 2   > timeplate_1_0    100L100; //V2940 S21049 cycle 71596-71597 | cycle71596:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle71597:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2941      cycle 71596-71597
             > timeplate_1_0    101H100; //V2941 S21054 cycle 71598 | cycle71598:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 2942      cycle 71598
             > timeplate_1_0    100L100; //V2942 S21059 cycle 71599 | cycle71599:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2943      cycle 71599
  Repeat 2   > timeplate_1_0    101H100; //V2943 S21065 cycle 71600-71601 | cycle71600:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle71601:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2944      cycle 71600-71601
             > timeplate_1_0    100L100; //V2944 S21070 cycle 71602 | cycle71602:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2945      cycle 71602
             > timeplate_1_0    101H100; //V2945 S21075 cycle 71603 | cycle71603:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 2946      cycle 71603
  Repeat 2   > timeplate_1_0    100L100; //V2946 S21081 cycle 71604-71605 | cycle71604:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71605:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2947      cycle 71604-71605
             > timeplate_1_0    101H100; //V2947 S21086 cycle 71606 | cycle71606:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2948      cycle 71606
             > timeplate_1_0    100L100; //V2948 S21091 cycle 71607 | cycle71607:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2949      cycle 71607
  Repeat 2   > timeplate_1_0    101H100; //V2949 S21097 cycle 71608-71609 | cycle71608:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71609:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 2950      cycle 71608-71609
             > timeplate_1_0    100L100; //V2950 S21102 cycle 71610 | cycle71610:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 2951      cycle 71610
             > timeplate_1_0    101H100; //V2951 S21107 cycle 71611 | cycle71611:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2952      cycle 71611
             > timeplate_1_0    100L100; //V2952 S21112 cycle 71612 | cycle71612:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2953      cycle 71612
             > timeplate_1_0    101H100; //V2953 S21117 cycle 71613 | cycle71613:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2954      cycle 71613
  Repeat 16  > timeplate_1_0    100L100; //V2954 S21137 cycle 71614-71629 | cycle71614:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71615:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71616:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71617:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71618:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71619:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71620:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71621:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71622:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71623:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71624:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71625:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71626:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71627:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71628:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71629:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2955      cycle 71614-71629
             > timeplate_1_0    111H100; //V2955 S21142 cycle 71630 | cycle71630:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2956      cycle 71630
             > timeplate_1_0    111X100; //V2956 S21147 cycle 71631 | cycle71631:JTAG_TCK=0 | vector 2957      cycle 71631
             > timeplate_1_0    101X100; //V2957 S21153 cycle 71632 | cycle71632:JTAG_TCK=0 | vector 2958      cycle 71632
             > timeplate_1_0    101X100; //V2958 S21168 cycle 71633 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71633:JTAG_TCK=0 | vector 2959      cycle 71633
  Repeat 2   > timeplate_1_0    111X100; //V2959 S21173 cycle 71634-71635 | cycle71634-71635:JTAG_TCK=0 | vector 2960      cycle 71634-71635
  Repeat 2   > timeplate_1_0    101X100; //V2960 S21179 cycle 71636-71637 | cycle71636-71637:JTAG_TCK=0 | vector 2961      cycle 71636-71637
             > timeplate_1_0    100H100; //V2961 S21185 cycle 71638 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71638:JTAG_TCK=0 | vector 2962      cycle 71638
  Repeat 4   > timeplate_1_0    100L100; //V2962 S21190 cycle 71639-71642 | cycle71639-71642:JTAG_TCK=0 | vector 2963      cycle 71639-71642
             > timeplate_1_0    101L100; //V2963 S21195 cycle 71643 | cycle71643:JTAG_TCK=0 | vector 2964      cycle 71643
             > timeplate_1_0    100L100; //V2964 S21200 cycle 71644 | cycle71644:JTAG_TCK=0 | vector 2965      cycle 71644
             > timeplate_1_0    101L100; //V2965 S21205 cycle 71645 | cycle71645:JTAG_TCK=0 | vector 2966      cycle 71645
  Repeat 7   > timeplate_1_0    100L100; //V2966 S21210 cycle 71646-71652 | cycle71646-71652:JTAG_TCK=0 | vector 2967      cycle 71646-71652
             > timeplate_1_0    110L100; //V2967 S21215 cycle 71653 | cycle71653:JTAG_TCK=0 | vector 2968      cycle 71653
             > timeplate_1_0    110X100; //V2968 S21220 cycle 71654 | cycle71654:JTAG_TCK=0 | vector 2969      cycle 71654
             > timeplate_1_0    100X100; //V2969 S21226 cycle 71655 | cycle71655:JTAG_TCK=0 | vector 2970      cycle 71655
             > timeplate_1_0    100X100; //V2970 S21232 cycle 71656 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle71656:JTAG_TCK=0 | vector 2971      cycle 71656
             > timeplate_1_0    110X100; //V2971 S21237 cycle 71657 | cycle71657:JTAG_TCK=0 | vector 2972      cycle 71657
  Repeat 2   > timeplate_1_0    100X100; //V2972 S21242 cycle 71658-71659 | cycle71658-71659:JTAG_TCK=0 | vector 2973      cycle 71658-71659
  Repeat 17  > timeplate_1_0    100X100; //V2973 S21263 cycle 71660-71676 | cycle71660:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle71661:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle71662:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle71663:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle71664:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle71665:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle71666:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle71667:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle71668:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71669:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle71670:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle71671:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle71672:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71673:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle71674:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle71675:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle71676:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2974      cycle 71660-71676
             > timeplate_1_0    101X100; //V2974 S21268 cycle 71677 | cycle71677:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2975      cycle 71677
  Repeat 16  > timeplate_1_0    100X100; //V2975 S21288 cycle 71678-71693 | cycle71678:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71679:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71680:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71681:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71682:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71683:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71684:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71685:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71686:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71687:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71688:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71689:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71690:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71691:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71692:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71693:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2976      cycle 71678-71693
             > timeplate_1_0    110X100; //V2976 S21293 cycle 71694 | cycle71694:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 2977      cycle 71694
             > timeplate_1_0    110X100; //V2977 S21298 cycle 71695 | cycle71695:JTAG_TCK=0 | vector 2978      cycle 71695
             > timeplate_1_0    100X100; //V2978 S21304 cycle 71696 | cycle71696:JTAG_TCK=0 | vector 2979      cycle 71696
  Repeat 20  > timeplate_1_0    100X100; //V2979 S21311 cycle 71697-71716 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle71697-71716:JTAG_TCK=0 | vector 2980      cycle 71697-71716
             > timeplate_1_0    100X100; //V2980 S21317 cycle 71717 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle71717:JTAG_TCK=0 | vector 2981      cycle 71717
             > timeplate_1_0    110X100; //V2981 S21322 cycle 71718 | cycle71718:JTAG_TCK=0 | vector 2982      cycle 71718
  Repeat 2   > timeplate_1_0    100X100; //V2982 S21327 cycle 71719-71720 | cycle71719-71720:JTAG_TCK=0 | vector 2983      cycle 71719-71720
             > timeplate_1_0    100X100; //V2983 S21332 cycle 71721 | cycle71721:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 2984      cycle 71721
             > timeplate_1_0    100L100; //V2984 S21337 cycle 71722 | cycle71722:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 2985      cycle 71722
             > timeplate_1_0    100H100; //V2985 S21342 cycle 71723 | cycle71723:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 2986      cycle 71723
             > timeplate_1_0    100L100; //V2986 S21347 cycle 71724 | cycle71724:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 2987      cycle 71724
  Repeat 2   > timeplate_1_0    100H100; //V2987 S21353 cycle 71725-71726 | cycle71725:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle71726:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 2988      cycle 71725-71726
             > timeplate_1_0    100L100; //V2988 S21358 cycle 71727 | cycle71727:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 2989      cycle 71727
             > timeplate_1_0    100H100; //V2989 S21363 cycle 71728 | cycle71728:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 2990      cycle 71728
  Repeat 2   > timeplate_1_0    100L100; //V2990 S21369 cycle 71729-71730 | cycle71729:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71730:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 2991      cycle 71729-71730
             > timeplate_1_0    100H100; //V2991 S21374 cycle 71731 | cycle71731:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 2992      cycle 71731
             > timeplate_1_0    100L100; //V2992 S21379 cycle 71732 | cycle71732:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 2993      cycle 71732
  Repeat 2   > timeplate_1_0    100H100; //V2993 S21385 cycle 71733-71734 | cycle71733:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71734:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 2994      cycle 71733-71734
             > timeplate_1_0    100L100; //V2994 S21390 cycle 71735 | cycle71735:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 2995      cycle 71735
             > timeplate_1_0    100H100; //V2995 S21395 cycle 71736 | cycle71736:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 2996      cycle 71736
             > timeplate_1_0    100L100; //V2996 S21400 cycle 71737 | cycle71737:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 2997      cycle 71737
             > timeplate_1_0    101H100; //V2997 S21405 cycle 71738 | cycle71738:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 2998      cycle 71738
  Repeat 16  > timeplate_1_0    100L100; //V2998 S21425 cycle 71739-71754 | cycle71739:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71740:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71741:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71742:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71743:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71744:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71745:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71746:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71747:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71748:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71749:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71750:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71751:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71752:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71753:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71754:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 2999      cycle 71739-71754
             > timeplate_1_0    110H100; //V2999 S21430 cycle 71755 | cycle71755:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3000      cycle 71755
             > timeplate_1_0    110X100; //V3000 S21435 cycle 71756 | cycle71756:JTAG_TCK=0 | vector 3001      cycle 71756
             > timeplate_1_0    100X100; //V3001 S21441 cycle 71757 | cycle71757:JTAG_TCK=0 | vector 3002      cycle 71757
             > timeplate_1_0    100X100; //V3002 S21456 cycle 71758 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71758:JTAG_TCK=0 | vector 3003      cycle 71758
  Repeat 2   > timeplate_1_0    110X100; //V3003 S21461 cycle 71759-71760 | cycle71759-71760:JTAG_TCK=0 | vector 3004      cycle 71759-71760
  Repeat 2   > timeplate_1_0    100X100; //V3004 S21467 cycle 71761-71762 | cycle71761-71762:JTAG_TCK=0 | vector 3005      cycle 71761-71762
             > timeplate_1_0    100H100; //V3005 S21473 cycle 71763 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71763:JTAG_TCK=0 | vector 3006      cycle 71763
  Repeat 4   > timeplate_1_0    100L100; //V3006 S21478 cycle 71764-71767 | cycle71764-71767:JTAG_TCK=0 | vector 3007      cycle 71764-71767
             > timeplate_1_0    101L100; //V3007 S21483 cycle 71768 | cycle71768:JTAG_TCK=0 | vector 3008      cycle 71768
             > timeplate_1_0    100L100; //V3008 S21488 cycle 71769 | cycle71769:JTAG_TCK=0 | vector 3009      cycle 71769
             > timeplate_1_0    101L100; //V3009 S21493 cycle 71770 | cycle71770:JTAG_TCK=0 | vector 3010      cycle 71770
  Repeat 7   > timeplate_1_0    100L100; //V3010 S21498 cycle 71771-71777 | cycle71771-71777:JTAG_TCK=0 | vector 3011      cycle 71771-71777
             > timeplate_1_0    110L100; //V3011 S21503 cycle 71778 | cycle71778:JTAG_TCK=0 | vector 3012      cycle 71778
             > timeplate_1_0    110X100; //V3012 S21508 cycle 71779 | cycle71779:JTAG_TCK=0 | vector 3013      cycle 71779
             > timeplate_1_0    100X100; //V3013 S21514 cycle 71780 | cycle71780:JTAG_TCK=0 | vector 3014      cycle 71780
             > timeplate_1_0    100X100; //V3014 S21520 cycle 71781 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle71781:JTAG_TCK=0 | vector 3015      cycle 71781
             > timeplate_1_0    110X100; //V3015 S21525 cycle 71782 | cycle71782:JTAG_TCK=0 | vector 3016      cycle 71782
  Repeat 2   > timeplate_1_0    100X100; //V3016 S21530 cycle 71783-71784 | cycle71783-71784:JTAG_TCK=0 | vector 3017      cycle 71783-71784
  Repeat 5   > timeplate_1_0    100X100; //V3017 S21539 cycle 71785-71789 | cycle71785:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle71786:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle71787:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle71788:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle71789:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3018      cycle 71785-71789
  Repeat 2   > timeplate_1_0    101X100; //V3018 S21545 cycle 71790-71791 | cycle71790:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle71791:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3019      cycle 71790-71791
  Repeat 9   > timeplate_1_0    100X100; //V3019 S21558 cycle 71792-71800 | cycle71792:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle71793:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71794:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle71795:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle71796:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle71797:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71798:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle71799:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle71800:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3020      cycle 71792-71800
  Repeat 2   > timeplate_1_0    101X100; //V3020 S21564 cycle 71801-71802 | cycle71801:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle71802:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3021      cycle 71801-71802
  Repeat 16  > timeplate_1_0    100X100; //V3021 S21584 cycle 71803-71818 | cycle71803:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71804:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71805:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71806:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71807:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71808:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71809:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71810:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71811:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71812:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71813:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71814:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71815:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71816:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71817:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71818:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3022      cycle 71803-71818
             > timeplate_1_0    111X100; //V3022 S21589 cycle 71819 | cycle71819:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3023      cycle 71819
             > timeplate_1_0    111X100; //V3023 S21594 cycle 71820 | cycle71820:JTAG_TCK=0 | vector 3024      cycle 71820
             > timeplate_1_0    101X100; //V3024 S21600 cycle 71821 | cycle71821:JTAG_TCK=0 | vector 3025      cycle 71821
  Repeat 20  > timeplate_1_0    101X100; //V3025 S21607 cycle 71822-71841 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle71822-71841:JTAG_TCK=0 | vector 3026      cycle 71822-71841
             > timeplate_1_0    101X100; //V3026 S21613 cycle 71842 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle71842:JTAG_TCK=0 | vector 3027      cycle 71842
             > timeplate_1_0    111X100; //V3027 S21618 cycle 71843 | cycle71843:JTAG_TCK=0 | vector 3028      cycle 71843
  Repeat 2   > timeplate_1_0    101X100; //V3028 S21623 cycle 71844-71845 | cycle71844-71845:JTAG_TCK=0 | vector 3029      cycle 71844-71845
  Repeat 5   > timeplate_1_0    100L100; //V3029 S21632 cycle 71846-71850 | cycle71846:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle71847:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle71848:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle71849:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle71850:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3030      cycle 71846-71850
  Repeat 2   > timeplate_1_0    101H100; //V3030 S21638 cycle 71851-71852 | cycle71851:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle71852:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3031      cycle 71851-71852
  Repeat 9   > timeplate_1_0    100L100; //V3031 S21651 cycle 71853-71861 | cycle71853:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle71854:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle71855:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle71856:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle71857:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle71858:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle71859:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle71860:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle71861:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3032      cycle 71853-71861
  Repeat 2   > timeplate_1_0    101H100; //V3032 S21657 cycle 71862-71863 | cycle71862:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle71863:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3033      cycle 71862-71863
  Repeat 16  > timeplate_1_0    100L100; //V3033 S21677 cycle 71864-71879 | cycle71864:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle71865:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle71866:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle71867:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle71868:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle71869:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle71870:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle71871:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle71872:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle71873:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle71874:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle71875:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle71876:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle71877:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle71878:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle71879:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3034      cycle 71864-71879
             > timeplate_1_0    111H100; //V3034 S21682 cycle 71880 | cycle71880:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3035      cycle 71880
             > timeplate_1_0    111X100; //V3035 S21687 cycle 71881 | cycle71881:JTAG_TCK=0 | vector 3036      cycle 71881
             > timeplate_1_0    101X100; //V3036 S21693 cycle 71882 | cycle71882:JTAG_TCK=0 | vector 3037      cycle 71882
             > timeplate_1_0    101X100; //V3037 S21708 cycle 71883 | select H30 hilink wr sds4 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000000000000010000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000000000000010000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle71883:JTAG_TCK=0 | vector 3038      cycle 71883
  Repeat 2   > timeplate_1_0    111X100; //V3038 S21713 cycle 71884-71885 | cycle71884-71885:JTAG_TCK=0 | vector 3039      cycle 71884-71885
  Repeat 2   > timeplate_1_0    101X100; //V3039 S21719 cycle 71886-71887 | cycle71886-71887:JTAG_TCK=0 | vector 3040      cycle 71886-71887
             > timeplate_1_0    101H100; //V3040 S21725 cycle 71888 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle71888:JTAG_TCK=0 | vector 3041      cycle 71888
  Repeat 4   > timeplate_1_0    100L100; //V3041 S21730 cycle 71889-71892 | cycle71889-71892:JTAG_TCK=0 | vector 3042      cycle 71889-71892
             > timeplate_1_0    101L100; //V3042 S21735 cycle 71893 | cycle71893:JTAG_TCK=0 | vector 3043      cycle 71893
             > timeplate_1_0    100L100; //V3043 S21740 cycle 71894 | cycle71894:JTAG_TCK=0 | vector 3044      cycle 71894
             > timeplate_1_0    101L100; //V3044 S21745 cycle 71895 | cycle71895:JTAG_TCK=0 | vector 3045      cycle 71895
  Repeat 7   > timeplate_1_0    100L100; //V3045 S21750 cycle 71896-71902 | cycle71896-71902:JTAG_TCK=0 | vector 3046      cycle 71896-71902
             > timeplate_1_0    110L100; //V3046 S21755 cycle 71903 | cycle71903:JTAG_TCK=0 | vector 3047      cycle 71903
             > timeplate_1_0    110X100; //V3047 S21760 cycle 71904 | cycle71904:JTAG_TCK=0 | vector 3048      cycle 71904
             > timeplate_1_0    100X100; //V3048 S21766 cycle 71905 | cycle71905:JTAG_TCK=0 | vector 3049      cycle 71905
             > timeplate_1_0    100X100; //V3049 S21772 cycle 71906 | Shift hilinkwr_select(InData=00000000000000010000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle71906:JTAG_TCK=0 | vector 3050      cycle 71906
             > timeplate_1_0    110X100; //V3050 S21777 cycle 71907 | cycle71907:JTAG_TCK=0 | vector 3051      cycle 71907
  Repeat 2   > timeplate_1_0    100X100; //V3051 S21782 cycle 71908-71909 | cycle71908-71909:JTAG_TCK=0 | vector 3052      cycle 71908-71909
  Repeat 4   > timeplate_1_0    100X100; //V3052 S21790 cycle 71910-71913 | cycle71910:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle71911:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle71912:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle71913:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | vector 3053      cycle 71910-71913
             > timeplate_1_0    101X100; //V3053 S21795 cycle 71914 | cycle71914:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | vector 3054      cycle 71914
  Repeat 14  > timeplate_1_0    100X100; //V3054 S21813 cycle 71915-71928 | cycle71915:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle71916:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle71917:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle71918:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle71919:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle71920:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle71921:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle71922:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle71923:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle71924:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle71925:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle71926:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle71927:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle71928:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 3055      cycle 71915-71928
             > timeplate_1_0    110X100; //V3055 S21818 cycle 71929 | cycle71929:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 3056      cycle 71929
             > timeplate_1_0    110X100; //V3056 S21823 cycle 71930 | cycle71930:JTAG_TCK=0 | vector 3057      cycle 71930
             > timeplate_1_0    100X100; //V3057 S21829 cycle 71931 | cycle71931:JTAG_TCK=0 | vector 3058      cycle 71931
             > timeplate_1_0    100X100; //V3058 S21847 cycle 71932 | Start of U_SRD8B_14 CSR RWR | select hilink tdo , hilink_index=4 , sds4_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000000100 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000000100,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle71932:JTAG_TCK=0 | vector 3059      cycle 71932
  Repeat 2   > timeplate_1_0    110X100; //V3059 S21852 cycle 71933-71934 | cycle71933-71934:JTAG_TCK=0 | vector 3060      cycle 71933-71934
  Repeat 2   > timeplate_1_0    100X100; //V3060 S21858 cycle 71935-71936 | cycle71935-71936:JTAG_TCK=0 | vector 3061      cycle 71935-71936
             > timeplate_1_0    101H100; //V3061 S21864 cycle 71937 | shift in instruction(hilink_index=0000000010011101)! | cycle71937:JTAG_TCK=0 | vector 3062      cycle 71937
             > timeplate_1_0    100L100; //V3062 S21869 cycle 71938 | cycle71938:JTAG_TCK=0 | vector 3063      cycle 71938
  Repeat 3   > timeplate_1_0    101L100; //V3063 S21874 cycle 71939-71941 | cycle71939-71941:JTAG_TCK=0 | vector 3064      cycle 71939-71941
  Repeat 2   > timeplate_1_0    100L100; //V3064 S21879 cycle 71942-71943 | cycle71942-71943:JTAG_TCK=0 | vector 3065      cycle 71942-71943
             > timeplate_1_0    101L100; //V3065 S21884 cycle 71944 | cycle71944:JTAG_TCK=0 | vector 3066      cycle 71944
  Repeat 7   > timeplate_1_0    100L100; //V3066 S21889 cycle 71945-71951 | cycle71945-71951:JTAG_TCK=0 | vector 3067      cycle 71945-71951
             > timeplate_1_0    110L100; //V3067 S21894 cycle 71952 | cycle71952:JTAG_TCK=0 | vector 3068      cycle 71952
             > timeplate_1_0    110X100; //V3068 S21899 cycle 71953 | cycle71953:JTAG_TCK=0 | vector 3069      cycle 71953
             > timeplate_1_0    100X100; //V3069 S21905 cycle 71954 | cycle71954:JTAG_TCK=0 | vector 3070      cycle 71954
             > timeplate_1_0    100X100; //V3070 S21911 cycle 71955 | Shift hilink_index(InData=0000000000000100, OutData=xxxxxxxxxxxxxxxx)! | cycle71955:JTAG_TCK=0 | vector 3071      cycle 71955
             > timeplate_1_0    110X100; //V3071 S21916 cycle 71956 | cycle71956:JTAG_TCK=0 | vector 3072      cycle 71956
  Repeat 2   > timeplate_1_0    100X100; //V3072 S21921 cycle 71957-71958 | cycle71957-71958:JTAG_TCK=0 | vector 3073      cycle 71957-71958
  Repeat 2   > timeplate_1_0    100X100; //V3073 S21927 cycle 71959-71960 | cycle71959:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | cycle71960:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | vector 3074      cycle 71959-71960
             > timeplate_1_0    101X100; //V3074 S21932 cycle 71961 | cycle71961:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | vector 3075      cycle 71961
  Repeat 12  > timeplate_1_0    100X100; //V3075 S21948 cycle 71962-71973 | cycle71962:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | cycle71963:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle71964:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle71965:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle71966:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle71967:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle71968:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle71969:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle71970:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle71971:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle71972:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle71973:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 3076      cycle 71962-71973
             > timeplate_1_0    110X100; //V3076 S21953 cycle 71974 | cycle71974:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 3077      cycle 71974
             > timeplate_1_0    110X100; //V3077 S21958 cycle 71975 | cycle71975:JTAG_TCK=0 | vector 3078      cycle 71975
             > timeplate_1_0    100X100; //V3078 S21964 cycle 71976 | cycle71976:JTAG_TCK=0 | vector 3079      cycle 71976
             > timeplate_1_0    100X100; //V3079 S21979 cycle 71977 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71977:JTAG_TCK=0 | vector 3080      cycle 71977
  Repeat 2   > timeplate_1_0    110X100; //V3080 S21984 cycle 71978-71979 | cycle71978-71979:JTAG_TCK=0 | vector 3081      cycle 71978-71979
  Repeat 2   > timeplate_1_0    100X100; //V3081 S21990 cycle 71980-71981 | cycle71980-71981:JTAG_TCK=0 | vector 3082      cycle 71980-71981
             > timeplate_1_0    100H100; //V3082 S21996 cycle 71982 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle71982:JTAG_TCK=0 | vector 3083      cycle 71982
  Repeat 4   > timeplate_1_0    100L100; //V3083 S22001 cycle 71983-71986 | cycle71983-71986:JTAG_TCK=0 | vector 3084      cycle 71983-71986
             > timeplate_1_0    101L100; //V3084 S22006 cycle 71987 | cycle71987:JTAG_TCK=0 | vector 3085      cycle 71987
             > timeplate_1_0    100L100; //V3085 S22011 cycle 71988 | cycle71988:JTAG_TCK=0 | vector 3086      cycle 71988
             > timeplate_1_0    101L100; //V3086 S22016 cycle 71989 | cycle71989:JTAG_TCK=0 | vector 3087      cycle 71989
  Repeat 7   > timeplate_1_0    100L100; //V3087 S22021 cycle 71990-71996 | cycle71990-71996:JTAG_TCK=0 | vector 3088      cycle 71990-71996
             > timeplate_1_0    110L100; //V3088 S22026 cycle 71997 | cycle71997:JTAG_TCK=0 | vector 3089      cycle 71997
             > timeplate_1_0    110X100; //V3089 S22031 cycle 71998 | cycle71998:JTAG_TCK=0 | vector 3090      cycle 71998
             > timeplate_1_0    100X100; //V3090 S22037 cycle 71999 | cycle71999:JTAG_TCK=0 | vector 3091      cycle 71999
             > timeplate_1_0    100X100; //V3091 S22043 cycle 72000 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle72000:JTAG_TCK=0 | vector 3092      cycle 72000
             > timeplate_1_0    110X100; //V3092 S22048 cycle 72001 | cycle72001:JTAG_TCK=0 | vector 3093      cycle 72001
  Repeat 2   > timeplate_1_0    100X100; //V3093 S22053 cycle 72002-72003 | cycle72002-72003:JTAG_TCK=0 | vector 3094      cycle 72002-72003
  Repeat 17  > timeplate_1_0    100X100; //V3094 S22074 cycle 72004-72020 | cycle72004:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle72005:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle72006:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle72007:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle72008:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle72009:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle72010:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle72011:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle72012:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72013:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle72014:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle72015:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle72016:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72017:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle72018:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle72019:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle72020:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3095      cycle 72004-72020
             > timeplate_1_0    101X100; //V3095 S22079 cycle 72021 | cycle72021:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3096      cycle 72021
  Repeat 16  > timeplate_1_0    100X100; //V3096 S22099 cycle 72022-72037 | cycle72022:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72023:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72024:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72025:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72026:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72027:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72028:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72029:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72030:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72031:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72032:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72033:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72034:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72035:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72036:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72037:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3097      cycle 72022-72037
             > timeplate_1_0    110X100; //V3097 S22104 cycle 72038 | cycle72038:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3098      cycle 72038
             > timeplate_1_0    110X100; //V3098 S22109 cycle 72039 | cycle72039:JTAG_TCK=0 | vector 3099      cycle 72039
             > timeplate_1_0    100X100; //V3099 S22115 cycle 72040 | cycle72040:JTAG_TCK=0 | vector 3100      cycle 72040
  Repeat 20  > timeplate_1_0    100X100; //V3100 S22122 cycle 72041-72060 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle72041-72060:JTAG_TCK=0 | vector 3101      cycle 72041-72060
             > timeplate_1_0    100X100; //V3101 S22128 cycle 72061 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle72061:JTAG_TCK=0 | vector 3102      cycle 72061
             > timeplate_1_0    110X100; //V3102 S22133 cycle 72062 | cycle72062:JTAG_TCK=0 | vector 3103      cycle 72062
  Repeat 2   > timeplate_1_0    100X100; //V3103 S22138 cycle 72063-72064 | cycle72063-72064:JTAG_TCK=0 | vector 3104      cycle 72063-72064
             > timeplate_1_0    100X100; //V3104 S22143 cycle 72065 | cycle72065:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 3105      cycle 72065
  Repeat 4   > timeplate_1_0    100L100; //V3105 S22151 cycle 72066-72069 | cycle72066:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle72067:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle72068:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle72069:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3106      cycle 72066-72069
  Repeat 2   > timeplate_1_0    100H100; //V3106 S22157 cycle 72070-72071 | cycle72070:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle72071:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3107      cycle 72070-72071
  Repeat 9   > timeplate_1_0    100L100; //V3107 S22170 cycle 72072-72080 | cycle72072:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle72073:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72074:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle72075:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle72076:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle72077:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72078:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle72079:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle72080:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3108      cycle 72072-72080
             > timeplate_1_0    100H100; //V3108 S22175 cycle 72081 | cycle72081:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3109      cycle 72081
             > timeplate_1_0    101H100; //V3109 S22180 cycle 72082 | cycle72082:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3110      cycle 72082
  Repeat 16  > timeplate_1_0    100L100; //V3110 S22200 cycle 72083-72098 | cycle72083:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72084:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72085:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72086:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72087:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72088:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72089:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72090:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72091:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72092:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72093:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72094:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72095:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72096:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72097:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72098:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3111      cycle 72083-72098
             > timeplate_1_0    110H100; //V3111 S22205 cycle 72099 | cycle72099:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3112      cycle 72099
             > timeplate_1_0    110X100; //V3112 S22210 cycle 72100 | cycle72100:JTAG_TCK=0 | vector 3113      cycle 72100
             > timeplate_1_0    100X100; //V3113 S22216 cycle 72101 | cycle72101:JTAG_TCK=0 | vector 3114      cycle 72101
             > timeplate_1_0    100X100; //V3114 S22231 cycle 72102 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72102:JTAG_TCK=0 | vector 3115      cycle 72102
  Repeat 2   > timeplate_1_0    110X100; //V3115 S22236 cycle 72103-72104 | cycle72103-72104:JTAG_TCK=0 | vector 3116      cycle 72103-72104
  Repeat 2   > timeplate_1_0    100X100; //V3116 S22242 cycle 72105-72106 | cycle72105-72106:JTAG_TCK=0 | vector 3117      cycle 72105-72106
             > timeplate_1_0    100H100; //V3117 S22248 cycle 72107 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72107:JTAG_TCK=0 | vector 3118      cycle 72107
  Repeat 4   > timeplate_1_0    100L100; //V3118 S22253 cycle 72108-72111 | cycle72108-72111:JTAG_TCK=0 | vector 3119      cycle 72108-72111
             > timeplate_1_0    101L100; //V3119 S22258 cycle 72112 | cycle72112:JTAG_TCK=0 | vector 3120      cycle 72112
             > timeplate_1_0    100L100; //V3120 S22263 cycle 72113 | cycle72113:JTAG_TCK=0 | vector 3121      cycle 72113
             > timeplate_1_0    101L100; //V3121 S22268 cycle 72114 | cycle72114:JTAG_TCK=0 | vector 3122      cycle 72114
  Repeat 7   > timeplate_1_0    100L100; //V3122 S22273 cycle 72115-72121 | cycle72115-72121:JTAG_TCK=0 | vector 3123      cycle 72115-72121
             > timeplate_1_0    110L100; //V3123 S22278 cycle 72122 | cycle72122:JTAG_TCK=0 | vector 3124      cycle 72122
             > timeplate_1_0    110X100; //V3124 S22283 cycle 72123 | cycle72123:JTAG_TCK=0 | vector 3125      cycle 72123
             > timeplate_1_0    100X100; //V3125 S22289 cycle 72124 | cycle72124:JTAG_TCK=0 | vector 3126      cycle 72124
             > timeplate_1_0    100X100; //V3126 S22295 cycle 72125 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle72125:JTAG_TCK=0 | vector 3127      cycle 72125
             > timeplate_1_0    110X100; //V3127 S22300 cycle 72126 | cycle72126:JTAG_TCK=0 | vector 3128      cycle 72126
  Repeat 2   > timeplate_1_0    100X100; //V3128 S22305 cycle 72127-72128 | cycle72127-72128:JTAG_TCK=0 | vector 3129      cycle 72127-72128
  Repeat 2   > timeplate_1_0    100X100; //V3129 S22311 cycle 72129-72130 | cycle72129:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle72130:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3130      cycle 72129-72130
             > timeplate_1_0    101X100; //V3130 S22316 cycle 72131 | cycle72131:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3131      cycle 72131
             > timeplate_1_0    100X100; //V3131 S22321 cycle 72132 | cycle72132:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3132      cycle 72132
  Repeat 2   > timeplate_1_0    101X100; //V3132 S22327 cycle 72133-72134 | cycle72133:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle72134:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3133      cycle 72133-72134
             > timeplate_1_0    100X100; //V3133 S22332 cycle 72135 | cycle72135:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3134      cycle 72135
             > timeplate_1_0    101X100; //V3134 S22337 cycle 72136 | cycle72136:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3135      cycle 72136
  Repeat 2   > timeplate_1_0    100X100; //V3135 S22343 cycle 72137-72138 | cycle72137:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72138:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3136      cycle 72137-72138
             > timeplate_1_0    101X100; //V3136 S22348 cycle 72139 | cycle72139:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3137      cycle 72139
             > timeplate_1_0    100X100; //V3137 S22353 cycle 72140 | cycle72140:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3138      cycle 72140
  Repeat 2   > timeplate_1_0    101X100; //V3138 S22359 cycle 72141-72142 | cycle72141:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72142:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3139      cycle 72141-72142
             > timeplate_1_0    100X100; //V3139 S22364 cycle 72143 | cycle72143:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3140      cycle 72143
             > timeplate_1_0    101X100; //V3140 S22369 cycle 72144 | cycle72144:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3141      cycle 72144
             > timeplate_1_0    100X100; //V3141 S22374 cycle 72145 | cycle72145:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3142      cycle 72145
             > timeplate_1_0    101X100; //V3142 S22379 cycle 72146 | cycle72146:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3143      cycle 72146
  Repeat 16  > timeplate_1_0    100X100; //V3143 S22399 cycle 72147-72162 | cycle72147:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72148:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72149:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72150:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72151:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72152:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72153:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72154:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72155:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72156:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72157:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72158:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72159:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72160:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72161:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72162:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3144      cycle 72147-72162
             > timeplate_1_0    111X100; //V3144 S22404 cycle 72163 | cycle72163:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3145      cycle 72163
             > timeplate_1_0    111X100; //V3145 S22409 cycle 72164 | cycle72164:JTAG_TCK=0 | vector 3146      cycle 72164
             > timeplate_1_0    101X100; //V3146 S22415 cycle 72165 | cycle72165:JTAG_TCK=0 | vector 3147      cycle 72165
  Repeat 20  > timeplate_1_0    101X100; //V3147 S22422 cycle 72166-72185 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle72166-72185:JTAG_TCK=0 | vector 3148      cycle 72166-72185
             > timeplate_1_0    101X100; //V3148 S22428 cycle 72186 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle72186:JTAG_TCK=0 | vector 3149      cycle 72186
             > timeplate_1_0    111X100; //V3149 S22433 cycle 72187 | cycle72187:JTAG_TCK=0 | vector 3150      cycle 72187
  Repeat 2   > timeplate_1_0    101X100; //V3150 S22438 cycle 72188-72189 | cycle72188-72189:JTAG_TCK=0 | vector 3151      cycle 72188-72189
  Repeat 2   > timeplate_1_0    100L100; //V3151 S22444 cycle 72190-72191 | cycle72190:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle72191:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3152      cycle 72190-72191
             > timeplate_1_0    101H100; //V3152 S22449 cycle 72192 | cycle72192:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3153      cycle 72192
             > timeplate_1_0    100L100; //V3153 S22454 cycle 72193 | cycle72193:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3154      cycle 72193
  Repeat 2   > timeplate_1_0    101H100; //V3154 S22460 cycle 72194-72195 | cycle72194:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle72195:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3155      cycle 72194-72195
             > timeplate_1_0    100L100; //V3155 S22465 cycle 72196 | cycle72196:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3156      cycle 72196
             > timeplate_1_0    101H100; //V3156 S22470 cycle 72197 | cycle72197:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3157      cycle 72197
  Repeat 2   > timeplate_1_0    100L100; //V3157 S22476 cycle 72198-72199 | cycle72198:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72199:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3158      cycle 72198-72199
             > timeplate_1_0    101H100; //V3158 S22481 cycle 72200 | cycle72200:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3159      cycle 72200
             > timeplate_1_0    100L100; //V3159 S22486 cycle 72201 | cycle72201:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3160      cycle 72201
  Repeat 2   > timeplate_1_0    101H100; //V3160 S22492 cycle 72202-72203 | cycle72202:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72203:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3161      cycle 72202-72203
             > timeplate_1_0    100L100; //V3161 S22497 cycle 72204 | cycle72204:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3162      cycle 72204
             > timeplate_1_0    101H100; //V3162 S22502 cycle 72205 | cycle72205:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3163      cycle 72205
             > timeplate_1_0    100L100; //V3163 S22507 cycle 72206 | cycle72206:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3164      cycle 72206
             > timeplate_1_0    101H100; //V3164 S22512 cycle 72207 | cycle72207:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3165      cycle 72207
  Repeat 16  > timeplate_1_0    100L100; //V3165 S22532 cycle 72208-72223 | cycle72208:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72209:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72210:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72211:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72212:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72213:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72214:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72215:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72216:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72217:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72218:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72219:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72220:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72221:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72222:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72223:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3166      cycle 72208-72223
             > timeplate_1_0    111H100; //V3166 S22537 cycle 72224 | cycle72224:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3167      cycle 72224
             > timeplate_1_0    111X100; //V3167 S22542 cycle 72225 | cycle72225:JTAG_TCK=0 | vector 3168      cycle 72225
             > timeplate_1_0    101X100; //V3168 S22548 cycle 72226 | cycle72226:JTAG_TCK=0 | vector 3169      cycle 72226
             > timeplate_1_0    101X100; //V3169 S22563 cycle 72227 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72227:JTAG_TCK=0 | vector 3170      cycle 72227
  Repeat 2   > timeplate_1_0    111X100; //V3170 S22568 cycle 72228-72229 | cycle72228-72229:JTAG_TCK=0 | vector 3171      cycle 72228-72229
  Repeat 2   > timeplate_1_0    101X100; //V3171 S22574 cycle 72230-72231 | cycle72230-72231:JTAG_TCK=0 | vector 3172      cycle 72230-72231
             > timeplate_1_0    100H100; //V3172 S22580 cycle 72232 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72232:JTAG_TCK=0 | vector 3173      cycle 72232
  Repeat 4   > timeplate_1_0    100L100; //V3173 S22585 cycle 72233-72236 | cycle72233-72236:JTAG_TCK=0 | vector 3174      cycle 72233-72236
             > timeplate_1_0    101L100; //V3174 S22590 cycle 72237 | cycle72237:JTAG_TCK=0 | vector 3175      cycle 72237
             > timeplate_1_0    100L100; //V3175 S22595 cycle 72238 | cycle72238:JTAG_TCK=0 | vector 3176      cycle 72238
             > timeplate_1_0    101L100; //V3176 S22600 cycle 72239 | cycle72239:JTAG_TCK=0 | vector 3177      cycle 72239
  Repeat 7   > timeplate_1_0    100L100; //V3177 S22605 cycle 72240-72246 | cycle72240-72246:JTAG_TCK=0 | vector 3178      cycle 72240-72246
             > timeplate_1_0    110L100; //V3178 S22610 cycle 72247 | cycle72247:JTAG_TCK=0 | vector 3179      cycle 72247
             > timeplate_1_0    110X100; //V3179 S22615 cycle 72248 | cycle72248:JTAG_TCK=0 | vector 3180      cycle 72248
             > timeplate_1_0    100X100; //V3180 S22621 cycle 72249 | cycle72249:JTAG_TCK=0 | vector 3181      cycle 72249
             > timeplate_1_0    100X100; //V3181 S22627 cycle 72250 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle72250:JTAG_TCK=0 | vector 3182      cycle 72250
             > timeplate_1_0    110X100; //V3182 S22632 cycle 72251 | cycle72251:JTAG_TCK=0 | vector 3183      cycle 72251
  Repeat 2   > timeplate_1_0    100X100; //V3183 S22637 cycle 72252-72253 | cycle72252-72253:JTAG_TCK=0 | vector 3184      cycle 72252-72253
  Repeat 17  > timeplate_1_0    100X100; //V3184 S22658 cycle 72254-72270 | cycle72254:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle72255:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle72256:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle72257:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle72258:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle72259:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle72260:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle72261:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle72262:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72263:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle72264:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle72265:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle72266:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72267:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle72268:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle72269:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle72270:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3185      cycle 72254-72270
             > timeplate_1_0    101X100; //V3185 S22663 cycle 72271 | cycle72271:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3186      cycle 72271
  Repeat 16  > timeplate_1_0    100X100; //V3186 S22683 cycle 72272-72287 | cycle72272:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72273:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72274:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72275:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72276:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72277:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72278:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72279:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72280:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72281:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72282:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72283:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72284:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72285:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72286:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72287:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3187      cycle 72272-72287
             > timeplate_1_0    110X100; //V3187 S22688 cycle 72288 | cycle72288:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3188      cycle 72288
             > timeplate_1_0    110X100; //V3188 S22693 cycle 72289 | cycle72289:JTAG_TCK=0 | vector 3189      cycle 72289
             > timeplate_1_0    100X100; //V3189 S22699 cycle 72290 | cycle72290:JTAG_TCK=0 | vector 3190      cycle 72290
  Repeat 20  > timeplate_1_0    100X100; //V3190 S22706 cycle 72291-72310 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle72291-72310:JTAG_TCK=0 | vector 3191      cycle 72291-72310
             > timeplate_1_0    100X100; //V3191 S22712 cycle 72311 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle72311:JTAG_TCK=0 | vector 3192      cycle 72311
             > timeplate_1_0    110X100; //V3192 S22717 cycle 72312 | cycle72312:JTAG_TCK=0 | vector 3193      cycle 72312
  Repeat 2   > timeplate_1_0    100X100; //V3193 S22722 cycle 72313-72314 | cycle72313-72314:JTAG_TCK=0 | vector 3194      cycle 72313-72314
             > timeplate_1_0    100X100; //V3194 S22727 cycle 72315 | cycle72315:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 3195      cycle 72315
             > timeplate_1_0    100L100; //V3195 S22732 cycle 72316 | cycle72316:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3196      cycle 72316
             > timeplate_1_0    100H100; //V3196 S22737 cycle 72317 | cycle72317:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3197      cycle 72317
             > timeplate_1_0    100L100; //V3197 S22742 cycle 72318 | cycle72318:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3198      cycle 72318
  Repeat 2   > timeplate_1_0    100H100; //V3198 S22748 cycle 72319-72320 | cycle72319:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle72320:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3199      cycle 72319-72320
             > timeplate_1_0    100L100; //V3199 S22753 cycle 72321 | cycle72321:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3200      cycle 72321
             > timeplate_1_0    100H100; //V3200 S22758 cycle 72322 | cycle72322:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3201      cycle 72322
  Repeat 2   > timeplate_1_0    100L100; //V3201 S22764 cycle 72323-72324 | cycle72323:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72324:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3202      cycle 72323-72324
             > timeplate_1_0    100H100; //V3202 S22769 cycle 72325 | cycle72325:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3203      cycle 72325
             > timeplate_1_0    100L100; //V3203 S22774 cycle 72326 | cycle72326:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3204      cycle 72326
  Repeat 2   > timeplate_1_0    100H100; //V3204 S22780 cycle 72327-72328 | cycle72327:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72328:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3205      cycle 72327-72328
             > timeplate_1_0    100L100; //V3205 S22785 cycle 72329 | cycle72329:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3206      cycle 72329
             > timeplate_1_0    100H100; //V3206 S22790 cycle 72330 | cycle72330:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3207      cycle 72330
             > timeplate_1_0    100L100; //V3207 S22795 cycle 72331 | cycle72331:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3208      cycle 72331
             > timeplate_1_0    101H100; //V3208 S22800 cycle 72332 | cycle72332:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3209      cycle 72332
  Repeat 16  > timeplate_1_0    100L100; //V3209 S22820 cycle 72333-72348 | cycle72333:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72334:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72335:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72336:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72337:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72338:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72339:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72340:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72341:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72342:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72343:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72344:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72345:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72346:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72347:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72348:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3210      cycle 72333-72348
             > timeplate_1_0    110H100; //V3210 S22825 cycle 72349 | cycle72349:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3211      cycle 72349
             > timeplate_1_0    110X100; //V3211 S22830 cycle 72350 | cycle72350:JTAG_TCK=0 | vector 3212      cycle 72350
             > timeplate_1_0    100X100; //V3212 S22836 cycle 72351 | cycle72351:JTAG_TCK=0 | vector 3213      cycle 72351
             > timeplate_1_0    100X100; //V3213 S22851 cycle 72352 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72352:JTAG_TCK=0 | vector 3214      cycle 72352
  Repeat 2   > timeplate_1_0    110X100; //V3214 S22856 cycle 72353-72354 | cycle72353-72354:JTAG_TCK=0 | vector 3215      cycle 72353-72354
  Repeat 2   > timeplate_1_0    100X100; //V3215 S22862 cycle 72355-72356 | cycle72355-72356:JTAG_TCK=0 | vector 3216      cycle 72355-72356
             > timeplate_1_0    100H100; //V3216 S22868 cycle 72357 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72357:JTAG_TCK=0 | vector 3217      cycle 72357
  Repeat 4   > timeplate_1_0    100L100; //V3217 S22873 cycle 72358-72361 | cycle72358-72361:JTAG_TCK=0 | vector 3218      cycle 72358-72361
             > timeplate_1_0    101L100; //V3218 S22878 cycle 72362 | cycle72362:JTAG_TCK=0 | vector 3219      cycle 72362
             > timeplate_1_0    100L100; //V3219 S22883 cycle 72363 | cycle72363:JTAG_TCK=0 | vector 3220      cycle 72363
             > timeplate_1_0    101L100; //V3220 S22888 cycle 72364 | cycle72364:JTAG_TCK=0 | vector 3221      cycle 72364
  Repeat 7   > timeplate_1_0    100L100; //V3221 S22893 cycle 72365-72371 | cycle72365-72371:JTAG_TCK=0 | vector 3222      cycle 72365-72371
             > timeplate_1_0    110L100; //V3222 S22898 cycle 72372 | cycle72372:JTAG_TCK=0 | vector 3223      cycle 72372
             > timeplate_1_0    110X100; //V3223 S22903 cycle 72373 | cycle72373:JTAG_TCK=0 | vector 3224      cycle 72373
             > timeplate_1_0    100X100; //V3224 S22909 cycle 72374 | cycle72374:JTAG_TCK=0 | vector 3225      cycle 72374
             > timeplate_1_0    100X100; //V3225 S22915 cycle 72375 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle72375:JTAG_TCK=0 | vector 3226      cycle 72375
             > timeplate_1_0    110X100; //V3226 S22920 cycle 72376 | cycle72376:JTAG_TCK=0 | vector 3227      cycle 72376
  Repeat 2   > timeplate_1_0    100X100; //V3227 S22925 cycle 72377-72378 | cycle72377-72378:JTAG_TCK=0 | vector 3228      cycle 72377-72378
  Repeat 5   > timeplate_1_0    100X100; //V3228 S22934 cycle 72379-72383 | cycle72379:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle72380:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle72381:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle72382:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle72383:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3229      cycle 72379-72383
  Repeat 2   > timeplate_1_0    101X100; //V3229 S22940 cycle 72384-72385 | cycle72384:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle72385:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3230      cycle 72384-72385
  Repeat 9   > timeplate_1_0    100X100; //V3230 S22953 cycle 72386-72394 | cycle72386:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle72387:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72388:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle72389:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle72390:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle72391:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72392:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle72393:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle72394:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3231      cycle 72386-72394
  Repeat 2   > timeplate_1_0    101X100; //V3231 S22959 cycle 72395-72396 | cycle72395:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle72396:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3232      cycle 72395-72396
  Repeat 16  > timeplate_1_0    100X100; //V3232 S22979 cycle 72397-72412 | cycle72397:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72398:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72399:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72400:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72401:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72402:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72403:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72404:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72405:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72406:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72407:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72408:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72409:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72410:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72411:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72412:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3233      cycle 72397-72412
             > timeplate_1_0    111X100; //V3233 S22984 cycle 72413 | cycle72413:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3234      cycle 72413
             > timeplate_1_0    111X100; //V3234 S22989 cycle 72414 | cycle72414:JTAG_TCK=0 | vector 3235      cycle 72414
             > timeplate_1_0    101X100; //V3235 S22995 cycle 72415 | cycle72415:JTAG_TCK=0 | vector 3236      cycle 72415
  Repeat 20  > timeplate_1_0    101X100; //V3236 S23002 cycle 72416-72435 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle72416-72435:JTAG_TCK=0 | vector 3237      cycle 72416-72435
             > timeplate_1_0    101X100; //V3237 S23008 cycle 72436 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle72436:JTAG_TCK=0 | vector 3238      cycle 72436
             > timeplate_1_0    111X100; //V3238 S23013 cycle 72437 | cycle72437:JTAG_TCK=0 | vector 3239      cycle 72437
  Repeat 2   > timeplate_1_0    101X100; //V3239 S23018 cycle 72438-72439 | cycle72438-72439:JTAG_TCK=0 | vector 3240      cycle 72438-72439
  Repeat 5   > timeplate_1_0    100L100; //V3240 S23027 cycle 72440-72444 | cycle72440:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle72441:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle72442:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle72443:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle72444:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3241      cycle 72440-72444
  Repeat 2   > timeplate_1_0    101H100; //V3241 S23033 cycle 72445-72446 | cycle72445:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle72446:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3242      cycle 72445-72446
  Repeat 9   > timeplate_1_0    100L100; //V3242 S23046 cycle 72447-72455 | cycle72447:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle72448:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72449:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle72450:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle72451:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle72452:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72453:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle72454:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle72455:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3243      cycle 72447-72455
  Repeat 2   > timeplate_1_0    101H100; //V3243 S23052 cycle 72456-72457 | cycle72456:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle72457:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3244      cycle 72456-72457
  Repeat 16  > timeplate_1_0    100L100; //V3244 S23072 cycle 72458-72473 | cycle72458:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72459:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72460:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72461:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72462:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72463:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72464:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72465:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72466:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72467:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72468:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72469:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72470:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72471:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72472:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72473:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3245      cycle 72458-72473
             > timeplate_1_0    111H100; //V3245 S23077 cycle 72474 | cycle72474:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3246      cycle 72474
             > timeplate_1_0    111X100; //V3246 S23082 cycle 72475 | cycle72475:JTAG_TCK=0 | vector 3247      cycle 72475
             > timeplate_1_0    101X100; //V3247 S23088 cycle 72476 | cycle72476:JTAG_TCK=0 | vector 3248      cycle 72476
             > timeplate_1_0    101X100; //V3248 S23103 cycle 72477 | select H30 hilink wr sds5 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000000000000100000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000000000000100000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle72477:JTAG_TCK=0 | vector 3249      cycle 72477
  Repeat 2   > timeplate_1_0    111X100; //V3249 S23108 cycle 72478-72479 | cycle72478-72479:JTAG_TCK=0 | vector 3250      cycle 72478-72479
  Repeat 2   > timeplate_1_0    101X100; //V3250 S23114 cycle 72480-72481 | cycle72480-72481:JTAG_TCK=0 | vector 3251      cycle 72480-72481
             > timeplate_1_0    101H100; //V3251 S23120 cycle 72482 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle72482:JTAG_TCK=0 | vector 3252      cycle 72482
  Repeat 4   > timeplate_1_0    100L100; //V3252 S23125 cycle 72483-72486 | cycle72483-72486:JTAG_TCK=0 | vector 3253      cycle 72483-72486
             > timeplate_1_0    101L100; //V3253 S23130 cycle 72487 | cycle72487:JTAG_TCK=0 | vector 3254      cycle 72487
             > timeplate_1_0    100L100; //V3254 S23135 cycle 72488 | cycle72488:JTAG_TCK=0 | vector 3255      cycle 72488
             > timeplate_1_0    101L100; //V3255 S23140 cycle 72489 | cycle72489:JTAG_TCK=0 | vector 3256      cycle 72489
  Repeat 7   > timeplate_1_0    100L100; //V3256 S23145 cycle 72490-72496 | cycle72490-72496:JTAG_TCK=0 | vector 3257      cycle 72490-72496
             > timeplate_1_0    110L100; //V3257 S23150 cycle 72497 | cycle72497:JTAG_TCK=0 | vector 3258      cycle 72497
             > timeplate_1_0    110X100; //V3258 S23155 cycle 72498 | cycle72498:JTAG_TCK=0 | vector 3259      cycle 72498
             > timeplate_1_0    100X100; //V3259 S23161 cycle 72499 | cycle72499:JTAG_TCK=0 | vector 3260      cycle 72499
             > timeplate_1_0    100X100; //V3260 S23167 cycle 72500 | Shift hilinkwr_select(InData=00000000000000100000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle72500:JTAG_TCK=0 | vector 3261      cycle 72500
             > timeplate_1_0    110X100; //V3261 S23172 cycle 72501 | cycle72501:JTAG_TCK=0 | vector 3262      cycle 72501
  Repeat 2   > timeplate_1_0    100X100; //V3262 S23177 cycle 72502-72503 | cycle72502-72503:JTAG_TCK=0 | vector 3263      cycle 72502-72503
  Repeat 5   > timeplate_1_0    100X100; //V3263 S23186 cycle 72504-72508 | cycle72504:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle72505:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle72506:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle72507:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle72508:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | vector 3264      cycle 72504-72508
             > timeplate_1_0    101X100; //V3264 S23191 cycle 72509 | cycle72509:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | vector 3265      cycle 72509
  Repeat 13  > timeplate_1_0    100X100; //V3265 S23208 cycle 72510-72522 | cycle72510:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle72511:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle72512:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle72513:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle72514:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle72515:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle72516:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle72517:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle72518:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle72519:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle72520:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle72521:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle72522:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 3266      cycle 72510-72522
             > timeplate_1_0    110X100; //V3266 S23213 cycle 72523 | cycle72523:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 3267      cycle 72523
             > timeplate_1_0    110X100; //V3267 S23218 cycle 72524 | cycle72524:JTAG_TCK=0 | vector 3268      cycle 72524
             > timeplate_1_0    100X100; //V3268 S23224 cycle 72525 | cycle72525:JTAG_TCK=0 | vector 3269      cycle 72525
             > timeplate_1_0    100X100; //V3269 S23242 cycle 72526 | Start of U_SRD8B_15 CSR RWR | select hilink tdo , hilink_index=5 , sds5_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000000101 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000000101,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle72526:JTAG_TCK=0 | vector 3270      cycle 72526
  Repeat 2   > timeplate_1_0    110X100; //V3270 S23247 cycle 72527-72528 | cycle72527-72528:JTAG_TCK=0 | vector 3271      cycle 72527-72528
  Repeat 2   > timeplate_1_0    100X100; //V3271 S23253 cycle 72529-72530 | cycle72529-72530:JTAG_TCK=0 | vector 3272      cycle 72529-72530
             > timeplate_1_0    101H100; //V3272 S23259 cycle 72531 | shift in instruction(hilink_index=0000000010011101)! | cycle72531:JTAG_TCK=0 | vector 3273      cycle 72531
             > timeplate_1_0    100L100; //V3273 S23264 cycle 72532 | cycle72532:JTAG_TCK=0 | vector 3274      cycle 72532
  Repeat 3   > timeplate_1_0    101L100; //V3274 S23269 cycle 72533-72535 | cycle72533-72535:JTAG_TCK=0 | vector 3275      cycle 72533-72535
  Repeat 2   > timeplate_1_0    100L100; //V3275 S23274 cycle 72536-72537 | cycle72536-72537:JTAG_TCK=0 | vector 3276      cycle 72536-72537
             > timeplate_1_0    101L100; //V3276 S23279 cycle 72538 | cycle72538:JTAG_TCK=0 | vector 3277      cycle 72538
  Repeat 7   > timeplate_1_0    100L100; //V3277 S23284 cycle 72539-72545 | cycle72539-72545:JTAG_TCK=0 | vector 3278      cycle 72539-72545
             > timeplate_1_0    110L100; //V3278 S23289 cycle 72546 | cycle72546:JTAG_TCK=0 | vector 3279      cycle 72546
             > timeplate_1_0    110X100; //V3279 S23294 cycle 72547 | cycle72547:JTAG_TCK=0 | vector 3280      cycle 72547
             > timeplate_1_0    100X100; //V3280 S23300 cycle 72548 | cycle72548:JTAG_TCK=0 | vector 3281      cycle 72548
             > timeplate_1_0    100X100; //V3281 S23306 cycle 72549 | Shift hilink_index(InData=0000000000000101, OutData=xxxxxxxxxxxxxxxx)! | cycle72549:JTAG_TCK=0 | vector 3282      cycle 72549
             > timeplate_1_0    110X100; //V3282 S23311 cycle 72550 | cycle72550:JTAG_TCK=0 | vector 3283      cycle 72550
  Repeat 2   > timeplate_1_0    100X100; //V3283 S23316 cycle 72551-72552 | cycle72551-72552:JTAG_TCK=0 | vector 3284      cycle 72551-72552
             > timeplate_1_0    101X100; //V3284 S23321 cycle 72553 | cycle72553:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | vector 3285      cycle 72553
             > timeplate_1_0    100X100; //V3285 S23326 cycle 72554 | cycle72554:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | vector 3286      cycle 72554
             > timeplate_1_0    101X100; //V3286 S23331 cycle 72555 | cycle72555:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | vector 3287      cycle 72555
  Repeat 12  > timeplate_1_0    100X100; //V3287 S23347 cycle 72556-72567 | cycle72556:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | cycle72557:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle72558:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle72559:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle72560:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle72561:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle72562:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle72563:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle72564:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle72565:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle72566:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle72567:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 3288      cycle 72556-72567
             > timeplate_1_0    110X100; //V3288 S23352 cycle 72568 | cycle72568:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 3289      cycle 72568
             > timeplate_1_0    110X100; //V3289 S23357 cycle 72569 | cycle72569:JTAG_TCK=0 | vector 3290      cycle 72569
             > timeplate_1_0    100X100; //V3290 S23363 cycle 72570 | cycle72570:JTAG_TCK=0 | vector 3291      cycle 72570
             > timeplate_1_0    100X100; //V3291 S23378 cycle 72571 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72571:JTAG_TCK=0 | vector 3292      cycle 72571
  Repeat 2   > timeplate_1_0    110X100; //V3292 S23383 cycle 72572-72573 | cycle72572-72573:JTAG_TCK=0 | vector 3293      cycle 72572-72573
  Repeat 2   > timeplate_1_0    100X100; //V3293 S23389 cycle 72574-72575 | cycle72574-72575:JTAG_TCK=0 | vector 3294      cycle 72574-72575
             > timeplate_1_0    100H100; //V3294 S23395 cycle 72576 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72576:JTAG_TCK=0 | vector 3295      cycle 72576
  Repeat 4   > timeplate_1_0    100L100; //V3295 S23400 cycle 72577-72580 | cycle72577-72580:JTAG_TCK=0 | vector 3296      cycle 72577-72580
             > timeplate_1_0    101L100; //V3296 S23405 cycle 72581 | cycle72581:JTAG_TCK=0 | vector 3297      cycle 72581
             > timeplate_1_0    100L100; //V3297 S23410 cycle 72582 | cycle72582:JTAG_TCK=0 | vector 3298      cycle 72582
             > timeplate_1_0    101L100; //V3298 S23415 cycle 72583 | cycle72583:JTAG_TCK=0 | vector 3299      cycle 72583
  Repeat 7   > timeplate_1_0    100L100; //V3299 S23420 cycle 72584-72590 | cycle72584-72590:JTAG_TCK=0 | vector 3300      cycle 72584-72590
             > timeplate_1_0    110L100; //V3300 S23425 cycle 72591 | cycle72591:JTAG_TCK=0 | vector 3301      cycle 72591
             > timeplate_1_0    110X100; //V3301 S23430 cycle 72592 | cycle72592:JTAG_TCK=0 | vector 3302      cycle 72592
             > timeplate_1_0    100X100; //V3302 S23436 cycle 72593 | cycle72593:JTAG_TCK=0 | vector 3303      cycle 72593
             > timeplate_1_0    100X100; //V3303 S23442 cycle 72594 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle72594:JTAG_TCK=0 | vector 3304      cycle 72594
             > timeplate_1_0    110X100; //V3304 S23447 cycle 72595 | cycle72595:JTAG_TCK=0 | vector 3305      cycle 72595
  Repeat 2   > timeplate_1_0    100X100; //V3305 S23452 cycle 72596-72597 | cycle72596-72597:JTAG_TCK=0 | vector 3306      cycle 72596-72597
  Repeat 17  > timeplate_1_0    100X100; //V3306 S23473 cycle 72598-72614 | cycle72598:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle72599:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle72600:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle72601:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle72602:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle72603:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle72604:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle72605:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle72606:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72607:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle72608:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle72609:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle72610:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72611:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle72612:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle72613:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle72614:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3307      cycle 72598-72614
             > timeplate_1_0    101X100; //V3307 S23478 cycle 72615 | cycle72615:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3308      cycle 72615
  Repeat 16  > timeplate_1_0    100X100; //V3308 S23498 cycle 72616-72631 | cycle72616:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72617:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72618:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72619:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72620:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72621:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72622:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72623:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72624:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72625:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72626:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72627:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72628:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72629:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72630:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72631:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3309      cycle 72616-72631
             > timeplate_1_0    110X100; //V3309 S23503 cycle 72632 | cycle72632:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3310      cycle 72632
             > timeplate_1_0    110X100; //V3310 S23508 cycle 72633 | cycle72633:JTAG_TCK=0 | vector 3311      cycle 72633
             > timeplate_1_0    100X100; //V3311 S23514 cycle 72634 | cycle72634:JTAG_TCK=0 | vector 3312      cycle 72634
  Repeat 20  > timeplate_1_0    100X100; //V3312 S23521 cycle 72635-72654 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle72635-72654:JTAG_TCK=0 | vector 3313      cycle 72635-72654
             > timeplate_1_0    100X100; //V3313 S23527 cycle 72655 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle72655:JTAG_TCK=0 | vector 3314      cycle 72655
             > timeplate_1_0    110X100; //V3314 S23532 cycle 72656 | cycle72656:JTAG_TCK=0 | vector 3315      cycle 72656
  Repeat 2   > timeplate_1_0    100X100; //V3315 S23537 cycle 72657-72658 | cycle72657-72658:JTAG_TCK=0 | vector 3316      cycle 72657-72658
             > timeplate_1_0    100X100; //V3316 S23542 cycle 72659 | cycle72659:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 3317      cycle 72659
  Repeat 4   > timeplate_1_0    100L100; //V3317 S23550 cycle 72660-72663 | cycle72660:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle72661:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle72662:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle72663:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3318      cycle 72660-72663
  Repeat 2   > timeplate_1_0    100H100; //V3318 S23556 cycle 72664-72665 | cycle72664:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle72665:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3319      cycle 72664-72665
  Repeat 9   > timeplate_1_0    100L100; //V3319 S23569 cycle 72666-72674 | cycle72666:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle72667:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72668:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle72669:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle72670:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle72671:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72672:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle72673:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle72674:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3320      cycle 72666-72674
             > timeplate_1_0    100H100; //V3320 S23574 cycle 72675 | cycle72675:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3321      cycle 72675
             > timeplate_1_0    101H100; //V3321 S23579 cycle 72676 | cycle72676:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3322      cycle 72676
  Repeat 16  > timeplate_1_0    100L100; //V3322 S23599 cycle 72677-72692 | cycle72677:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72678:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72679:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72680:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72681:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72682:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72683:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72684:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72685:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72686:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72687:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72688:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72689:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72690:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72691:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72692:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3323      cycle 72677-72692
             > timeplate_1_0    110H100; //V3323 S23604 cycle 72693 | cycle72693:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3324      cycle 72693
             > timeplate_1_0    110X100; //V3324 S23609 cycle 72694 | cycle72694:JTAG_TCK=0 | vector 3325      cycle 72694
             > timeplate_1_0    100X100; //V3325 S23615 cycle 72695 | cycle72695:JTAG_TCK=0 | vector 3326      cycle 72695
             > timeplate_1_0    100X100; //V3326 S23630 cycle 72696 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72696:JTAG_TCK=0 | vector 3327      cycle 72696
  Repeat 2   > timeplate_1_0    110X100; //V3327 S23635 cycle 72697-72698 | cycle72697-72698:JTAG_TCK=0 | vector 3328      cycle 72697-72698
  Repeat 2   > timeplate_1_0    100X100; //V3328 S23641 cycle 72699-72700 | cycle72699-72700:JTAG_TCK=0 | vector 3329      cycle 72699-72700
             > timeplate_1_0    100H100; //V3329 S23647 cycle 72701 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72701:JTAG_TCK=0 | vector 3330      cycle 72701
  Repeat 4   > timeplate_1_0    100L100; //V3330 S23652 cycle 72702-72705 | cycle72702-72705:JTAG_TCK=0 | vector 3331      cycle 72702-72705
             > timeplate_1_0    101L100; //V3331 S23657 cycle 72706 | cycle72706:JTAG_TCK=0 | vector 3332      cycle 72706
             > timeplate_1_0    100L100; //V3332 S23662 cycle 72707 | cycle72707:JTAG_TCK=0 | vector 3333      cycle 72707
             > timeplate_1_0    101L100; //V3333 S23667 cycle 72708 | cycle72708:JTAG_TCK=0 | vector 3334      cycle 72708
  Repeat 7   > timeplate_1_0    100L100; //V3334 S23672 cycle 72709-72715 | cycle72709-72715:JTAG_TCK=0 | vector 3335      cycle 72709-72715
             > timeplate_1_0    110L100; //V3335 S23677 cycle 72716 | cycle72716:JTAG_TCK=0 | vector 3336      cycle 72716
             > timeplate_1_0    110X100; //V3336 S23682 cycle 72717 | cycle72717:JTAG_TCK=0 | vector 3337      cycle 72717
             > timeplate_1_0    100X100; //V3337 S23688 cycle 72718 | cycle72718:JTAG_TCK=0 | vector 3338      cycle 72718
             > timeplate_1_0    100X100; //V3338 S23694 cycle 72719 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle72719:JTAG_TCK=0 | vector 3339      cycle 72719
             > timeplate_1_0    110X100; //V3339 S23699 cycle 72720 | cycle72720:JTAG_TCK=0 | vector 3340      cycle 72720
  Repeat 2   > timeplate_1_0    100X100; //V3340 S23704 cycle 72721-72722 | cycle72721-72722:JTAG_TCK=0 | vector 3341      cycle 72721-72722
  Repeat 2   > timeplate_1_0    100X100; //V3341 S23710 cycle 72723-72724 | cycle72723:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle72724:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3342      cycle 72723-72724
             > timeplate_1_0    101X100; //V3342 S23715 cycle 72725 | cycle72725:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3343      cycle 72725
             > timeplate_1_0    100X100; //V3343 S23720 cycle 72726 | cycle72726:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3344      cycle 72726
  Repeat 2   > timeplate_1_0    101X100; //V3344 S23726 cycle 72727-72728 | cycle72727:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle72728:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3345      cycle 72727-72728
             > timeplate_1_0    100X100; //V3345 S23731 cycle 72729 | cycle72729:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3346      cycle 72729
             > timeplate_1_0    101X100; //V3346 S23736 cycle 72730 | cycle72730:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3347      cycle 72730
  Repeat 2   > timeplate_1_0    100X100; //V3347 S23742 cycle 72731-72732 | cycle72731:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72732:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3348      cycle 72731-72732
             > timeplate_1_0    101X100; //V3348 S23747 cycle 72733 | cycle72733:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3349      cycle 72733
             > timeplate_1_0    100X100; //V3349 S23752 cycle 72734 | cycle72734:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3350      cycle 72734
  Repeat 2   > timeplate_1_0    101X100; //V3350 S23758 cycle 72735-72736 | cycle72735:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72736:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3351      cycle 72735-72736
             > timeplate_1_0    100X100; //V3351 S23763 cycle 72737 | cycle72737:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3352      cycle 72737
             > timeplate_1_0    101X100; //V3352 S23768 cycle 72738 | cycle72738:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3353      cycle 72738
             > timeplate_1_0    100X100; //V3353 S23773 cycle 72739 | cycle72739:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3354      cycle 72739
             > timeplate_1_0    101X100; //V3354 S23778 cycle 72740 | cycle72740:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3355      cycle 72740
  Repeat 16  > timeplate_1_0    100X100; //V3355 S23798 cycle 72741-72756 | cycle72741:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72742:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72743:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72744:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72745:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72746:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72747:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72748:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72749:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72750:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72751:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72752:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72753:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72754:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72755:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72756:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3356      cycle 72741-72756
             > timeplate_1_0    111X100; //V3356 S23803 cycle 72757 | cycle72757:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3357      cycle 72757
             > timeplate_1_0    111X100; //V3357 S23808 cycle 72758 | cycle72758:JTAG_TCK=0 | vector 3358      cycle 72758
             > timeplate_1_0    101X100; //V3358 S23814 cycle 72759 | cycle72759:JTAG_TCK=0 | vector 3359      cycle 72759
  Repeat 20  > timeplate_1_0    101X100; //V3359 S23821 cycle 72760-72779 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle72760-72779:JTAG_TCK=0 | vector 3360      cycle 72760-72779
             > timeplate_1_0    101X100; //V3360 S23827 cycle 72780 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle72780:JTAG_TCK=0 | vector 3361      cycle 72780
             > timeplate_1_0    111X100; //V3361 S23832 cycle 72781 | cycle72781:JTAG_TCK=0 | vector 3362      cycle 72781
  Repeat 2   > timeplate_1_0    101X100; //V3362 S23837 cycle 72782-72783 | cycle72782-72783:JTAG_TCK=0 | vector 3363      cycle 72782-72783
  Repeat 2   > timeplate_1_0    100L100; //V3363 S23843 cycle 72784-72785 | cycle72784:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle72785:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3364      cycle 72784-72785
             > timeplate_1_0    101H100; //V3364 S23848 cycle 72786 | cycle72786:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3365      cycle 72786
             > timeplate_1_0    100L100; //V3365 S23853 cycle 72787 | cycle72787:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3366      cycle 72787
  Repeat 2   > timeplate_1_0    101H100; //V3366 S23859 cycle 72788-72789 | cycle72788:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle72789:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3367      cycle 72788-72789
             > timeplate_1_0    100L100; //V3367 S23864 cycle 72790 | cycle72790:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3368      cycle 72790
             > timeplate_1_0    101H100; //V3368 S23869 cycle 72791 | cycle72791:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3369      cycle 72791
  Repeat 2   > timeplate_1_0    100L100; //V3369 S23875 cycle 72792-72793 | cycle72792:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72793:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3370      cycle 72792-72793
             > timeplate_1_0    101H100; //V3370 S23880 cycle 72794 | cycle72794:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3371      cycle 72794
             > timeplate_1_0    100L100; //V3371 S23885 cycle 72795 | cycle72795:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3372      cycle 72795
  Repeat 2   > timeplate_1_0    101H100; //V3372 S23891 cycle 72796-72797 | cycle72796:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72797:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3373      cycle 72796-72797
             > timeplate_1_0    100L100; //V3373 S23896 cycle 72798 | cycle72798:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3374      cycle 72798
             > timeplate_1_0    101H100; //V3374 S23901 cycle 72799 | cycle72799:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3375      cycle 72799
             > timeplate_1_0    100L100; //V3375 S23906 cycle 72800 | cycle72800:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3376      cycle 72800
             > timeplate_1_0    101H100; //V3376 S23911 cycle 72801 | cycle72801:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3377      cycle 72801
  Repeat 16  > timeplate_1_0    100L100; //V3377 S23931 cycle 72802-72817 | cycle72802:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72803:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72804:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72805:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72806:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72807:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72808:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72809:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72810:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72811:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72812:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72813:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72814:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72815:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72816:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72817:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3378      cycle 72802-72817
             > timeplate_1_0    111H100; //V3378 S23936 cycle 72818 | cycle72818:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3379      cycle 72818
             > timeplate_1_0    111X100; //V3379 S23941 cycle 72819 | cycle72819:JTAG_TCK=0 | vector 3380      cycle 72819
             > timeplate_1_0    101X100; //V3380 S23947 cycle 72820 | cycle72820:JTAG_TCK=0 | vector 3381      cycle 72820
             > timeplate_1_0    101X100; //V3381 S23962 cycle 72821 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72821:JTAG_TCK=0 | vector 3382      cycle 72821
  Repeat 2   > timeplate_1_0    111X100; //V3382 S23967 cycle 72822-72823 | cycle72822-72823:JTAG_TCK=0 | vector 3383      cycle 72822-72823
  Repeat 2   > timeplate_1_0    101X100; //V3383 S23973 cycle 72824-72825 | cycle72824-72825:JTAG_TCK=0 | vector 3384      cycle 72824-72825
             > timeplate_1_0    100H100; //V3384 S23979 cycle 72826 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72826:JTAG_TCK=0 | vector 3385      cycle 72826
  Repeat 4   > timeplate_1_0    100L100; //V3385 S23984 cycle 72827-72830 | cycle72827-72830:JTAG_TCK=0 | vector 3386      cycle 72827-72830
             > timeplate_1_0    101L100; //V3386 S23989 cycle 72831 | cycle72831:JTAG_TCK=0 | vector 3387      cycle 72831
             > timeplate_1_0    100L100; //V3387 S23994 cycle 72832 | cycle72832:JTAG_TCK=0 | vector 3388      cycle 72832
             > timeplate_1_0    101L100; //V3388 S23999 cycle 72833 | cycle72833:JTAG_TCK=0 | vector 3389      cycle 72833
  Repeat 7   > timeplate_1_0    100L100; //V3389 S24004 cycle 72834-72840 | cycle72834-72840:JTAG_TCK=0 | vector 3390      cycle 72834-72840
             > timeplate_1_0    110L100; //V3390 S24009 cycle 72841 | cycle72841:JTAG_TCK=0 | vector 3391      cycle 72841
             > timeplate_1_0    110X100; //V3391 S24014 cycle 72842 | cycle72842:JTAG_TCK=0 | vector 3392      cycle 72842
             > timeplate_1_0    100X100; //V3392 S24020 cycle 72843 | cycle72843:JTAG_TCK=0 | vector 3393      cycle 72843
             > timeplate_1_0    100X100; //V3393 S24026 cycle 72844 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle72844:JTAG_TCK=0 | vector 3394      cycle 72844
             > timeplate_1_0    110X100; //V3394 S24031 cycle 72845 | cycle72845:JTAG_TCK=0 | vector 3395      cycle 72845
  Repeat 2   > timeplate_1_0    100X100; //V3395 S24036 cycle 72846-72847 | cycle72846-72847:JTAG_TCK=0 | vector 3396      cycle 72846-72847
  Repeat 17  > timeplate_1_0    100X100; //V3396 S24057 cycle 72848-72864 | cycle72848:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle72849:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle72850:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle72851:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle72852:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle72853:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle72854:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle72855:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle72856:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72857:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle72858:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle72859:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle72860:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72861:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle72862:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle72863:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle72864:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3397      cycle 72848-72864
             > timeplate_1_0    101X100; //V3397 S24062 cycle 72865 | cycle72865:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3398      cycle 72865
  Repeat 16  > timeplate_1_0    100X100; //V3398 S24082 cycle 72866-72881 | cycle72866:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72867:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72868:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72869:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72870:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72871:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72872:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72873:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72874:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72875:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72876:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72877:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72878:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72879:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72880:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72881:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3399      cycle 72866-72881
             > timeplate_1_0    110X100; //V3399 S24087 cycle 72882 | cycle72882:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3400      cycle 72882
             > timeplate_1_0    110X100; //V3400 S24092 cycle 72883 | cycle72883:JTAG_TCK=0 | vector 3401      cycle 72883
             > timeplate_1_0    100X100; //V3401 S24098 cycle 72884 | cycle72884:JTAG_TCK=0 | vector 3402      cycle 72884
  Repeat 20  > timeplate_1_0    100X100; //V3402 S24105 cycle 72885-72904 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle72885-72904:JTAG_TCK=0 | vector 3403      cycle 72885-72904
             > timeplate_1_0    100X100; //V3403 S24111 cycle 72905 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle72905:JTAG_TCK=0 | vector 3404      cycle 72905
             > timeplate_1_0    110X100; //V3404 S24116 cycle 72906 | cycle72906:JTAG_TCK=0 | vector 3405      cycle 72906
  Repeat 2   > timeplate_1_0    100X100; //V3405 S24121 cycle 72907-72908 | cycle72907-72908:JTAG_TCK=0 | vector 3406      cycle 72907-72908
             > timeplate_1_0    100X100; //V3406 S24126 cycle 72909 | cycle72909:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 3407      cycle 72909
             > timeplate_1_0    100L100; //V3407 S24131 cycle 72910 | cycle72910:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3408      cycle 72910
             > timeplate_1_0    100H100; //V3408 S24136 cycle 72911 | cycle72911:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3409      cycle 72911
             > timeplate_1_0    100L100; //V3409 S24141 cycle 72912 | cycle72912:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3410      cycle 72912
  Repeat 2   > timeplate_1_0    100H100; //V3410 S24147 cycle 72913-72914 | cycle72913:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle72914:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3411      cycle 72913-72914
             > timeplate_1_0    100L100; //V3411 S24152 cycle 72915 | cycle72915:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3412      cycle 72915
             > timeplate_1_0    100H100; //V3412 S24157 cycle 72916 | cycle72916:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3413      cycle 72916
  Repeat 2   > timeplate_1_0    100L100; //V3413 S24163 cycle 72917-72918 | cycle72917:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72918:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3414      cycle 72917-72918
             > timeplate_1_0    100H100; //V3414 S24168 cycle 72919 | cycle72919:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3415      cycle 72919
             > timeplate_1_0    100L100; //V3415 S24173 cycle 72920 | cycle72920:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3416      cycle 72920
  Repeat 2   > timeplate_1_0    100H100; //V3416 S24179 cycle 72921-72922 | cycle72921:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72922:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3417      cycle 72921-72922
             > timeplate_1_0    100L100; //V3417 S24184 cycle 72923 | cycle72923:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3418      cycle 72923
             > timeplate_1_0    100H100; //V3418 S24189 cycle 72924 | cycle72924:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3419      cycle 72924
             > timeplate_1_0    100L100; //V3419 S24194 cycle 72925 | cycle72925:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3420      cycle 72925
             > timeplate_1_0    101H100; //V3420 S24199 cycle 72926 | cycle72926:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3421      cycle 72926
  Repeat 16  > timeplate_1_0    100L100; //V3421 S24219 cycle 72927-72942 | cycle72927:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72928:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72929:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72930:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72931:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72932:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72933:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72934:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72935:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle72936:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle72937:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle72938:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle72939:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle72940:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle72941:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle72942:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3422      cycle 72927-72942
             > timeplate_1_0    110H100; //V3422 S24224 cycle 72943 | cycle72943:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3423      cycle 72943
             > timeplate_1_0    110X100; //V3423 S24229 cycle 72944 | cycle72944:JTAG_TCK=0 | vector 3424      cycle 72944
             > timeplate_1_0    100X100; //V3424 S24235 cycle 72945 | cycle72945:JTAG_TCK=0 | vector 3425      cycle 72945
             > timeplate_1_0    100X100; //V3425 S24250 cycle 72946 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72946:JTAG_TCK=0 | vector 3426      cycle 72946
  Repeat 2   > timeplate_1_0    110X100; //V3426 S24255 cycle 72947-72948 | cycle72947-72948:JTAG_TCK=0 | vector 3427      cycle 72947-72948
  Repeat 2   > timeplate_1_0    100X100; //V3427 S24261 cycle 72949-72950 | cycle72949-72950:JTAG_TCK=0 | vector 3428      cycle 72949-72950
             > timeplate_1_0    100H100; //V3428 S24267 cycle 72951 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle72951:JTAG_TCK=0 | vector 3429      cycle 72951
  Repeat 4   > timeplate_1_0    100L100; //V3429 S24272 cycle 72952-72955 | cycle72952-72955:JTAG_TCK=0 | vector 3430      cycle 72952-72955
             > timeplate_1_0    101L100; //V3430 S24277 cycle 72956 | cycle72956:JTAG_TCK=0 | vector 3431      cycle 72956
             > timeplate_1_0    100L100; //V3431 S24282 cycle 72957 | cycle72957:JTAG_TCK=0 | vector 3432      cycle 72957
             > timeplate_1_0    101L100; //V3432 S24287 cycle 72958 | cycle72958:JTAG_TCK=0 | vector 3433      cycle 72958
  Repeat 7   > timeplate_1_0    100L100; //V3433 S24292 cycle 72959-72965 | cycle72959-72965:JTAG_TCK=0 | vector 3434      cycle 72959-72965
             > timeplate_1_0    110L100; //V3434 S24297 cycle 72966 | cycle72966:JTAG_TCK=0 | vector 3435      cycle 72966
             > timeplate_1_0    110X100; //V3435 S24302 cycle 72967 | cycle72967:JTAG_TCK=0 | vector 3436      cycle 72967
             > timeplate_1_0    100X100; //V3436 S24308 cycle 72968 | cycle72968:JTAG_TCK=0 | vector 3437      cycle 72968
             > timeplate_1_0    100X100; //V3437 S24314 cycle 72969 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle72969:JTAG_TCK=0 | vector 3438      cycle 72969
             > timeplate_1_0    110X100; //V3438 S24319 cycle 72970 | cycle72970:JTAG_TCK=0 | vector 3439      cycle 72970
  Repeat 2   > timeplate_1_0    100X100; //V3439 S24324 cycle 72971-72972 | cycle72971-72972:JTAG_TCK=0 | vector 3440      cycle 72971-72972
  Repeat 5   > timeplate_1_0    100X100; //V3440 S24333 cycle 72973-72977 | cycle72973:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle72974:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle72975:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle72976:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle72977:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3441      cycle 72973-72977
  Repeat 2   > timeplate_1_0    101X100; //V3441 S24339 cycle 72978-72979 | cycle72978:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle72979:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3442      cycle 72978-72979
  Repeat 9   > timeplate_1_0    100X100; //V3442 S24352 cycle 72980-72988 | cycle72980:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle72981:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle72982:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle72983:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle72984:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle72985:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle72986:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle72987:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle72988:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3443      cycle 72980-72988
  Repeat 2   > timeplate_1_0    101X100; //V3443 S24358 cycle 72989-72990 | cycle72989:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle72990:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3444      cycle 72989-72990
  Repeat 16  > timeplate_1_0    100X100; //V3444 S24378 cycle 72991-73006 | cycle72991:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle72992:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle72993:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle72994:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle72995:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle72996:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle72997:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle72998:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle72999:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73000:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73001:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73002:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73003:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73004:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73005:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73006:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3445      cycle 72991-73006
             > timeplate_1_0    111X100; //V3445 S24383 cycle 73007 | cycle73007:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3446      cycle 73007
             > timeplate_1_0    111X100; //V3446 S24388 cycle 73008 | cycle73008:JTAG_TCK=0 | vector 3447      cycle 73008
             > timeplate_1_0    101X100; //V3447 S24394 cycle 73009 | cycle73009:JTAG_TCK=0 | vector 3448      cycle 73009
  Repeat 20  > timeplate_1_0    101X100; //V3448 S24401 cycle 73010-73029 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle73010-73029:JTAG_TCK=0 | vector 3449      cycle 73010-73029
             > timeplate_1_0    101X100; //V3449 S24407 cycle 73030 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle73030:JTAG_TCK=0 | vector 3450      cycle 73030
             > timeplate_1_0    111X100; //V3450 S24412 cycle 73031 | cycle73031:JTAG_TCK=0 | vector 3451      cycle 73031
  Repeat 2   > timeplate_1_0    101X100; //V3451 S24417 cycle 73032-73033 | cycle73032-73033:JTAG_TCK=0 | vector 3452      cycle 73032-73033
  Repeat 5   > timeplate_1_0    100L100; //V3452 S24426 cycle 73034-73038 | cycle73034:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle73035:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle73036:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle73037:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle73038:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3453      cycle 73034-73038
  Repeat 2   > timeplate_1_0    101H100; //V3453 S24432 cycle 73039-73040 | cycle73039:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle73040:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3454      cycle 73039-73040
  Repeat 9   > timeplate_1_0    100L100; //V3454 S24445 cycle 73041-73049 | cycle73041:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle73042:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73043:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle73044:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle73045:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle73046:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73047:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle73048:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle73049:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3455      cycle 73041-73049
  Repeat 2   > timeplate_1_0    101H100; //V3455 S24451 cycle 73050-73051 | cycle73050:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle73051:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3456      cycle 73050-73051
  Repeat 16  > timeplate_1_0    100L100; //V3456 S24471 cycle 73052-73067 | cycle73052:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73053:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73054:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73055:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73056:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73057:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73058:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73059:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73060:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73061:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73062:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73063:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73064:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73065:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73066:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73067:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3457      cycle 73052-73067
             > timeplate_1_0    111H100; //V3457 S24476 cycle 73068 | cycle73068:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3458      cycle 73068
             > timeplate_1_0    111X100; //V3458 S24481 cycle 73069 | cycle73069:JTAG_TCK=0 | vector 3459      cycle 73069
             > timeplate_1_0    101X100; //V3459 S24487 cycle 73070 | cycle73070:JTAG_TCK=0 | vector 3460      cycle 73070
             > timeplate_1_0    101X100; //V3460 S24502 cycle 73071 | select H30 hilink wr sds6 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000000000001000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000000000001000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle73071:JTAG_TCK=0 | vector 3461      cycle 73071
  Repeat 2   > timeplate_1_0    111X100; //V3461 S24507 cycle 73072-73073 | cycle73072-73073:JTAG_TCK=0 | vector 3462      cycle 73072-73073
  Repeat 2   > timeplate_1_0    101X100; //V3462 S24513 cycle 73074-73075 | cycle73074-73075:JTAG_TCK=0 | vector 3463      cycle 73074-73075
             > timeplate_1_0    101H100; //V3463 S24519 cycle 73076 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle73076:JTAG_TCK=0 | vector 3464      cycle 73076
  Repeat 4   > timeplate_1_0    100L100; //V3464 S24524 cycle 73077-73080 | cycle73077-73080:JTAG_TCK=0 | vector 3465      cycle 73077-73080
             > timeplate_1_0    101L100; //V3465 S24529 cycle 73081 | cycle73081:JTAG_TCK=0 | vector 3466      cycle 73081
             > timeplate_1_0    100L100; //V3466 S24534 cycle 73082 | cycle73082:JTAG_TCK=0 | vector 3467      cycle 73082
             > timeplate_1_0    101L100; //V3467 S24539 cycle 73083 | cycle73083:JTAG_TCK=0 | vector 3468      cycle 73083
  Repeat 7   > timeplate_1_0    100L100; //V3468 S24544 cycle 73084-73090 | cycle73084-73090:JTAG_TCK=0 | vector 3469      cycle 73084-73090
             > timeplate_1_0    110L100; //V3469 S24549 cycle 73091 | cycle73091:JTAG_TCK=0 | vector 3470      cycle 73091
             > timeplate_1_0    110X100; //V3470 S24554 cycle 73092 | cycle73092:JTAG_TCK=0 | vector 3471      cycle 73092
             > timeplate_1_0    100X100; //V3471 S24560 cycle 73093 | cycle73093:JTAG_TCK=0 | vector 3472      cycle 73093
             > timeplate_1_0    100X100; //V3472 S24566 cycle 73094 | Shift hilinkwr_select(InData=00000000000001000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle73094:JTAG_TCK=0 | vector 3473      cycle 73094
             > timeplate_1_0    110X100; //V3473 S24571 cycle 73095 | cycle73095:JTAG_TCK=0 | vector 3474      cycle 73095
  Repeat 2   > timeplate_1_0    100X100; //V3474 S24576 cycle 73096-73097 | cycle73096-73097:JTAG_TCK=0 | vector 3475      cycle 73096-73097
  Repeat 6   > timeplate_1_0    100X100; //V3475 S24586 cycle 73098-73103 | cycle73098:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle73099:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle73100:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle73101:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle73102:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle73103:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | vector 3476      cycle 73098-73103
             > timeplate_1_0    101X100; //V3476 S24591 cycle 73104 | cycle73104:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | vector 3477      cycle 73104
  Repeat 12  > timeplate_1_0    100X100; //V3477 S24607 cycle 73105-73116 | cycle73105:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle73106:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle73107:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle73108:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle73109:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle73110:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle73111:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle73112:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle73113:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle73114:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle73115:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle73116:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 3478      cycle 73105-73116
             > timeplate_1_0    110X100; //V3478 S24612 cycle 73117 | cycle73117:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 3479      cycle 73117
             > timeplate_1_0    110X100; //V3479 S24617 cycle 73118 | cycle73118:JTAG_TCK=0 | vector 3480      cycle 73118
             > timeplate_1_0    100X100; //V3480 S24623 cycle 73119 | cycle73119:JTAG_TCK=0 | vector 3481      cycle 73119
             > timeplate_1_0    100X100; //V3481 S24641 cycle 73120 | Start of U_SRD4B_17 CSR RWR | select hilink tdo , hilink_index=6 , sds6_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000000110 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000000110,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle73120:JTAG_TCK=0 | vector 3482      cycle 73120
  Repeat 2   > timeplate_1_0    110X100; //V3482 S24646 cycle 73121-73122 | cycle73121-73122:JTAG_TCK=0 | vector 3483      cycle 73121-73122
  Repeat 2   > timeplate_1_0    100X100; //V3483 S24652 cycle 73123-73124 | cycle73123-73124:JTAG_TCK=0 | vector 3484      cycle 73123-73124
             > timeplate_1_0    101H100; //V3484 S24658 cycle 73125 | shift in instruction(hilink_index=0000000010011101)! | cycle73125:JTAG_TCK=0 | vector 3485      cycle 73125
             > timeplate_1_0    100L100; //V3485 S24663 cycle 73126 | cycle73126:JTAG_TCK=0 | vector 3486      cycle 73126
  Repeat 3   > timeplate_1_0    101L100; //V3486 S24668 cycle 73127-73129 | cycle73127-73129:JTAG_TCK=0 | vector 3487      cycle 73127-73129
  Repeat 2   > timeplate_1_0    100L100; //V3487 S24673 cycle 73130-73131 | cycle73130-73131:JTAG_TCK=0 | vector 3488      cycle 73130-73131
             > timeplate_1_0    101L100; //V3488 S24678 cycle 73132 | cycle73132:JTAG_TCK=0 | vector 3489      cycle 73132
  Repeat 7   > timeplate_1_0    100L100; //V3489 S24683 cycle 73133-73139 | cycle73133-73139:JTAG_TCK=0 | vector 3490      cycle 73133-73139
             > timeplate_1_0    110L100; //V3490 S24688 cycle 73140 | cycle73140:JTAG_TCK=0 | vector 3491      cycle 73140
             > timeplate_1_0    110X100; //V3491 S24693 cycle 73141 | cycle73141:JTAG_TCK=0 | vector 3492      cycle 73141
             > timeplate_1_0    100X100; //V3492 S24699 cycle 73142 | cycle73142:JTAG_TCK=0 | vector 3493      cycle 73142
             > timeplate_1_0    100X100; //V3493 S24705 cycle 73143 | Shift hilink_index(InData=0000000000000110, OutData=xxxxxxxxxxxxxxxx)! | cycle73143:JTAG_TCK=0 | vector 3494      cycle 73143
             > timeplate_1_0    110X100; //V3494 S24710 cycle 73144 | cycle73144:JTAG_TCK=0 | vector 3495      cycle 73144
  Repeat 2   > timeplate_1_0    100X100; //V3495 S24715 cycle 73145-73146 | cycle73145-73146:JTAG_TCK=0 | vector 3496      cycle 73145-73146
             > timeplate_1_0    100X100; //V3496 S24720 cycle 73147 | cycle73147:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | vector 3497      cycle 73147
  Repeat 2   > timeplate_1_0    101X100; //V3497 S24726 cycle 73148-73149 | cycle73148:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | cycle73149:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | vector 3498      cycle 73148-73149
  Repeat 12  > timeplate_1_0    100X100; //V3498 S24742 cycle 73150-73161 | cycle73150:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | cycle73151:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle73152:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle73153:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle73154:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle73155:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle73156:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle73157:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle73158:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle73159:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle73160:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle73161:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 3499      cycle 73150-73161
             > timeplate_1_0    110X100; //V3499 S24747 cycle 73162 | cycle73162:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 3500      cycle 73162
             > timeplate_1_0    110X100; //V3500 S24752 cycle 73163 | cycle73163:JTAG_TCK=0 | vector 3501      cycle 73163
             > timeplate_1_0    100X100; //V3501 S24758 cycle 73164 | cycle73164:JTAG_TCK=0 | vector 3502      cycle 73164
             > timeplate_1_0    100X100; //V3502 S24773 cycle 73165 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle73165:JTAG_TCK=0 | vector 3503      cycle 73165
  Repeat 2   > timeplate_1_0    110X100; //V3503 S24778 cycle 73166-73167 | cycle73166-73167:JTAG_TCK=0 | vector 3504      cycle 73166-73167
  Repeat 2   > timeplate_1_0    100X100; //V3504 S24784 cycle 73168-73169 | cycle73168-73169:JTAG_TCK=0 | vector 3505      cycle 73168-73169
             > timeplate_1_0    100H100; //V3505 S24790 cycle 73170 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle73170:JTAG_TCK=0 | vector 3506      cycle 73170
  Repeat 4   > timeplate_1_0    100L100; //V3506 S24795 cycle 73171-73174 | cycle73171-73174:JTAG_TCK=0 | vector 3507      cycle 73171-73174
             > timeplate_1_0    101L100; //V3507 S24800 cycle 73175 | cycle73175:JTAG_TCK=0 | vector 3508      cycle 73175
             > timeplate_1_0    100L100; //V3508 S24805 cycle 73176 | cycle73176:JTAG_TCK=0 | vector 3509      cycle 73176
             > timeplate_1_0    101L100; //V3509 S24810 cycle 73177 | cycle73177:JTAG_TCK=0 | vector 3510      cycle 73177
  Repeat 7   > timeplate_1_0    100L100; //V3510 S24815 cycle 73178-73184 | cycle73178-73184:JTAG_TCK=0 | vector 3511      cycle 73178-73184
             > timeplate_1_0    110L100; //V3511 S24820 cycle 73185 | cycle73185:JTAG_TCK=0 | vector 3512      cycle 73185
             > timeplate_1_0    110X100; //V3512 S24825 cycle 73186 | cycle73186:JTAG_TCK=0 | vector 3513      cycle 73186
             > timeplate_1_0    100X100; //V3513 S24831 cycle 73187 | cycle73187:JTAG_TCK=0 | vector 3514      cycle 73187
             > timeplate_1_0    100X100; //V3514 S24837 cycle 73188 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle73188:JTAG_TCK=0 | vector 3515      cycle 73188
             > timeplate_1_0    110X100; //V3515 S24842 cycle 73189 | cycle73189:JTAG_TCK=0 | vector 3516      cycle 73189
  Repeat 2   > timeplate_1_0    100X100; //V3516 S24847 cycle 73190-73191 | cycle73190-73191:JTAG_TCK=0 | vector 3517      cycle 73190-73191
  Repeat 17  > timeplate_1_0    100X100; //V3517 S24868 cycle 73192-73208 | cycle73192:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle73193:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle73194:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle73195:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle73196:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle73197:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle73198:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle73199:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle73200:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73201:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle73202:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle73203:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle73204:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73205:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle73206:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle73207:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle73208:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3518      cycle 73192-73208
             > timeplate_1_0    101X100; //V3518 S24873 cycle 73209 | cycle73209:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3519      cycle 73209
  Repeat 16  > timeplate_1_0    100X100; //V3519 S24893 cycle 73210-73225 | cycle73210:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73211:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73212:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73213:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73214:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73215:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73216:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73217:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73218:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73219:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73220:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73221:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73222:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73223:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73224:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73225:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3520      cycle 73210-73225
             > timeplate_1_0    110X100; //V3520 S24898 cycle 73226 | cycle73226:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3521      cycle 73226
             > timeplate_1_0    110X100; //V3521 S24903 cycle 73227 | cycle73227:JTAG_TCK=0 | vector 3522      cycle 73227
             > timeplate_1_0    100X100; //V3522 S24909 cycle 73228 | cycle73228:JTAG_TCK=0 | vector 3523      cycle 73228
  Repeat 20  > timeplate_1_0    100X100; //V3523 S24916 cycle 73229-73248 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle73229-73248:JTAG_TCK=0 | vector 3524      cycle 73229-73248
             > timeplate_1_0    100X100; //V3524 S24922 cycle 73249 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle73249:JTAG_TCK=0 | vector 3525      cycle 73249
             > timeplate_1_0    110X100; //V3525 S24927 cycle 73250 | cycle73250:JTAG_TCK=0 | vector 3526      cycle 73250
  Repeat 2   > timeplate_1_0    100X100; //V3526 S24932 cycle 73251-73252 | cycle73251-73252:JTAG_TCK=0 | vector 3527      cycle 73251-73252
             > timeplate_1_0    100X100; //V3527 S24937 cycle 73253 | cycle73253:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 3528      cycle 73253
  Repeat 4   > timeplate_1_0    100L100; //V3528 S24945 cycle 73254-73257 | cycle73254:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle73255:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle73256:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle73257:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3529      cycle 73254-73257
  Repeat 2   > timeplate_1_0    100H100; //V3529 S24951 cycle 73258-73259 | cycle73258:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle73259:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3530      cycle 73258-73259
  Repeat 9   > timeplate_1_0    100L100; //V3530 S24964 cycle 73260-73268 | cycle73260:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle73261:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73262:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle73263:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle73264:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle73265:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73266:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle73267:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle73268:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3531      cycle 73260-73268
             > timeplate_1_0    100H100; //V3531 S24969 cycle 73269 | cycle73269:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3532      cycle 73269
             > timeplate_1_0    101H100; //V3532 S24974 cycle 73270 | cycle73270:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3533      cycle 73270
  Repeat 16  > timeplate_1_0    100L100; //V3533 S24994 cycle 73271-73286 | cycle73271:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73272:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73273:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73274:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73275:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73276:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73277:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73278:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73279:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73280:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73281:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73282:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73283:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73284:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73285:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73286:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3534      cycle 73271-73286
             > timeplate_1_0    110H100; //V3534 S24999 cycle 73287 | cycle73287:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3535      cycle 73287
             > timeplate_1_0    110X100; //V3535 S25004 cycle 73288 | cycle73288:JTAG_TCK=0 | vector 3536      cycle 73288
             > timeplate_1_0    100X100; //V3536 S25010 cycle 73289 | cycle73289:JTAG_TCK=0 | vector 3537      cycle 73289
             > timeplate_1_0    100X100; //V3537 S25025 cycle 73290 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle73290:JTAG_TCK=0 | vector 3538      cycle 73290
  Repeat 2   > timeplate_1_0    110X100; //V3538 S25030 cycle 73291-73292 | cycle73291-73292:JTAG_TCK=0 | vector 3539      cycle 73291-73292
  Repeat 2   > timeplate_1_0    100X100; //V3539 S25036 cycle 73293-73294 | cycle73293-73294:JTAG_TCK=0 | vector 3540      cycle 73293-73294
             > timeplate_1_0    100H100; //V3540 S25042 cycle 73295 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle73295:JTAG_TCK=0 | vector 3541      cycle 73295
  Repeat 4   > timeplate_1_0    100L100; //V3541 S25047 cycle 73296-73299 | cycle73296-73299:JTAG_TCK=0 | vector 3542      cycle 73296-73299
             > timeplate_1_0    101L100; //V3542 S25052 cycle 73300 | cycle73300:JTAG_TCK=0 | vector 3543      cycle 73300
             > timeplate_1_0    100L100; //V3543 S25057 cycle 73301 | cycle73301:JTAG_TCK=0 | vector 3544      cycle 73301
             > timeplate_1_0    101L100; //V3544 S25062 cycle 73302 | cycle73302:JTAG_TCK=0 | vector 3545      cycle 73302
  Repeat 7   > timeplate_1_0    100L100; //V3545 S25067 cycle 73303-73309 | cycle73303-73309:JTAG_TCK=0 | vector 3546      cycle 73303-73309
             > timeplate_1_0    110L100; //V3546 S25072 cycle 73310 | cycle73310:JTAG_TCK=0 | vector 3547      cycle 73310
             > timeplate_1_0    110X100; //V3547 S25077 cycle 73311 | cycle73311:JTAG_TCK=0 | vector 3548      cycle 73311
             > timeplate_1_0    100X100; //V3548 S25083 cycle 73312 | cycle73312:JTAG_TCK=0 | vector 3549      cycle 73312
             > timeplate_1_0    100X100; //V3549 S25089 cycle 73313 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle73313:JTAG_TCK=0 | vector 3550      cycle 73313
             > timeplate_1_0    110X100; //V3550 S25094 cycle 73314 | cycle73314:JTAG_TCK=0 | vector 3551      cycle 73314
  Repeat 2   > timeplate_1_0    100X100; //V3551 S25099 cycle 73315-73316 | cycle73315-73316:JTAG_TCK=0 | vector 3552      cycle 73315-73316
  Repeat 2   > timeplate_1_0    100X100; //V3552 S25105 cycle 73317-73318 | cycle73317:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle73318:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3553      cycle 73317-73318
             > timeplate_1_0    101X100; //V3553 S25110 cycle 73319 | cycle73319:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3554      cycle 73319
             > timeplate_1_0    100X100; //V3554 S25115 cycle 73320 | cycle73320:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3555      cycle 73320
  Repeat 2   > timeplate_1_0    101X100; //V3555 S25121 cycle 73321-73322 | cycle73321:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle73322:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3556      cycle 73321-73322
             > timeplate_1_0    100X100; //V3556 S25126 cycle 73323 | cycle73323:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3557      cycle 73323
             > timeplate_1_0    101X100; //V3557 S25131 cycle 73324 | cycle73324:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3558      cycle 73324
  Repeat 2   > timeplate_1_0    100X100; //V3558 S25137 cycle 73325-73326 | cycle73325:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73326:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3559      cycle 73325-73326
             > timeplate_1_0    101X100; //V3559 S25142 cycle 73327 | cycle73327:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3560      cycle 73327
             > timeplate_1_0    100X100; //V3560 S25147 cycle 73328 | cycle73328:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3561      cycle 73328
  Repeat 2   > timeplate_1_0    101X100; //V3561 S25153 cycle 73329-73330 | cycle73329:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73330:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3562      cycle 73329-73330
             > timeplate_1_0    100X100; //V3562 S25158 cycle 73331 | cycle73331:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3563      cycle 73331
             > timeplate_1_0    101X100; //V3563 S25163 cycle 73332 | cycle73332:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3564      cycle 73332
             > timeplate_1_0    100X100; //V3564 S25168 cycle 73333 | cycle73333:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3565      cycle 73333
             > timeplate_1_0    101X100; //V3565 S25173 cycle 73334 | cycle73334:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3566      cycle 73334
  Repeat 16  > timeplate_1_0    100X100; //V3566 S25193 cycle 73335-73350 | cycle73335:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73336:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73337:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73338:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73339:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73340:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73341:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73342:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73343:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73344:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73345:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73346:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73347:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73348:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73349:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73350:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3567      cycle 73335-73350
             > timeplate_1_0    111X100; //V3567 S25198 cycle 73351 | cycle73351:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3568      cycle 73351
             > timeplate_1_0    111X100; //V3568 S25203 cycle 73352 | cycle73352:JTAG_TCK=0 | vector 3569      cycle 73352
             > timeplate_1_0    101X100; //V3569 S25209 cycle 73353 | cycle73353:JTAG_TCK=0 | vector 3570      cycle 73353
  Repeat 20  > timeplate_1_0    101X100; //V3570 S25216 cycle 73354-73373 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle73354-73373:JTAG_TCK=0 | vector 3571      cycle 73354-73373
             > timeplate_1_0    101X100; //V3571 S25222 cycle 73374 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle73374:JTAG_TCK=0 | vector 3572      cycle 73374
             > timeplate_1_0    111X100; //V3572 S25227 cycle 73375 | cycle73375:JTAG_TCK=0 | vector 3573      cycle 73375
  Repeat 2   > timeplate_1_0    101X100; //V3573 S25232 cycle 73376-73377 | cycle73376-73377:JTAG_TCK=0 | vector 3574      cycle 73376-73377
  Repeat 2   > timeplate_1_0    100L100; //V3574 S25238 cycle 73378-73379 | cycle73378:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle73379:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3575      cycle 73378-73379
             > timeplate_1_0    101H100; //V3575 S25243 cycle 73380 | cycle73380:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3576      cycle 73380
             > timeplate_1_0    100L100; //V3576 S25248 cycle 73381 | cycle73381:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3577      cycle 73381
  Repeat 2   > timeplate_1_0    101H100; //V3577 S25254 cycle 73382-73383 | cycle73382:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle73383:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3578      cycle 73382-73383
             > timeplate_1_0    100L100; //V3578 S25259 cycle 73384 | cycle73384:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3579      cycle 73384
             > timeplate_1_0    101H100; //V3579 S25264 cycle 73385 | cycle73385:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3580      cycle 73385
  Repeat 2   > timeplate_1_0    100L100; //V3580 S25270 cycle 73386-73387 | cycle73386:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73387:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3581      cycle 73386-73387
             > timeplate_1_0    101H100; //V3581 S25275 cycle 73388 | cycle73388:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3582      cycle 73388
             > timeplate_1_0    100L100; //V3582 S25280 cycle 73389 | cycle73389:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3583      cycle 73389
  Repeat 2   > timeplate_1_0    101H100; //V3583 S25286 cycle 73390-73391 | cycle73390:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73391:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3584      cycle 73390-73391
             > timeplate_1_0    100L100; //V3584 S25291 cycle 73392 | cycle73392:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3585      cycle 73392
             > timeplate_1_0    101H100; //V3585 S25296 cycle 73393 | cycle73393:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3586      cycle 73393
             > timeplate_1_0    100L100; //V3586 S25301 cycle 73394 | cycle73394:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3587      cycle 73394
             > timeplate_1_0    101H100; //V3587 S25306 cycle 73395 | cycle73395:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3588      cycle 73395
  Repeat 16  > timeplate_1_0    100L100; //V3588 S25326 cycle 73396-73411 | cycle73396:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73397:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73398:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73399:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73400:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73401:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73402:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73403:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73404:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73405:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73406:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73407:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73408:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73409:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73410:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73411:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3589      cycle 73396-73411
             > timeplate_1_0    111H100; //V3589 S25331 cycle 73412 | cycle73412:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3590      cycle 73412
             > timeplate_1_0    111X100; //V3590 S25336 cycle 73413 | cycle73413:JTAG_TCK=0 | vector 3591      cycle 73413
             > timeplate_1_0    101X100; //V3591 S25342 cycle 73414 | cycle73414:JTAG_TCK=0 | vector 3592      cycle 73414
             > timeplate_1_0    101X100; //V3592 S25357 cycle 73415 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle73415:JTAG_TCK=0 | vector 3593      cycle 73415
  Repeat 2   > timeplate_1_0    111X100; //V3593 S25362 cycle 73416-73417 | cycle73416-73417:JTAG_TCK=0 | vector 3594      cycle 73416-73417
  Repeat 2   > timeplate_1_0    101X100; //V3594 S25368 cycle 73418-73419 | cycle73418-73419:JTAG_TCK=0 | vector 3595      cycle 73418-73419
             > timeplate_1_0    100H100; //V3595 S25374 cycle 73420 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle73420:JTAG_TCK=0 | vector 3596      cycle 73420
  Repeat 4   > timeplate_1_0    100L100; //V3596 S25379 cycle 73421-73424 | cycle73421-73424:JTAG_TCK=0 | vector 3597      cycle 73421-73424
             > timeplate_1_0    101L100; //V3597 S25384 cycle 73425 | cycle73425:JTAG_TCK=0 | vector 3598      cycle 73425
             > timeplate_1_0    100L100; //V3598 S25389 cycle 73426 | cycle73426:JTAG_TCK=0 | vector 3599      cycle 73426
             > timeplate_1_0    101L100; //V3599 S25394 cycle 73427 | cycle73427:JTAG_TCK=0 | vector 3600      cycle 73427
  Repeat 7   > timeplate_1_0    100L100; //V3600 S25399 cycle 73428-73434 | cycle73428-73434:JTAG_TCK=0 | vector 3601      cycle 73428-73434
             > timeplate_1_0    110L100; //V3601 S25404 cycle 73435 | cycle73435:JTAG_TCK=0 | vector 3602      cycle 73435
             > timeplate_1_0    110X100; //V3602 S25409 cycle 73436 | cycle73436:JTAG_TCK=0 | vector 3603      cycle 73436
             > timeplate_1_0    100X100; //V3603 S25415 cycle 73437 | cycle73437:JTAG_TCK=0 | vector 3604      cycle 73437
             > timeplate_1_0    100X100; //V3604 S25421 cycle 73438 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle73438:JTAG_TCK=0 | vector 3605      cycle 73438
             > timeplate_1_0    110X100; //V3605 S25426 cycle 73439 | cycle73439:JTAG_TCK=0 | vector 3606      cycle 73439
  Repeat 2   > timeplate_1_0    100X100; //V3606 S25431 cycle 73440-73441 | cycle73440-73441:JTAG_TCK=0 | vector 3607      cycle 73440-73441
  Repeat 17  > timeplate_1_0    100X100; //V3607 S25452 cycle 73442-73458 | cycle73442:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle73443:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle73444:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle73445:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle73446:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle73447:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle73448:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle73449:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle73450:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73451:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle73452:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle73453:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle73454:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73455:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle73456:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle73457:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle73458:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3608      cycle 73442-73458
             > timeplate_1_0    101X100; //V3608 S25457 cycle 73459 | cycle73459:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3609      cycle 73459
  Repeat 16  > timeplate_1_0    100X100; //V3609 S25477 cycle 73460-73475 | cycle73460:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73461:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73462:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73463:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73464:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73465:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73466:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73467:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73468:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73469:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73470:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73471:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73472:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73473:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73474:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73475:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3610      cycle 73460-73475
             > timeplate_1_0    110X100; //V3610 S25482 cycle 73476 | cycle73476:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3611      cycle 73476
             > timeplate_1_0    110X100; //V3611 S25487 cycle 73477 | cycle73477:JTAG_TCK=0 | vector 3612      cycle 73477
             > timeplate_1_0    100X100; //V3612 S25493 cycle 73478 | cycle73478:JTAG_TCK=0 | vector 3613      cycle 73478
  Repeat 20  > timeplate_1_0    100X100; //V3613 S25500 cycle 73479-73498 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle73479-73498:JTAG_TCK=0 | vector 3614      cycle 73479-73498
             > timeplate_1_0    100X100; //V3614 S25506 cycle 73499 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle73499:JTAG_TCK=0 | vector 3615      cycle 73499
             > timeplate_1_0    110X100; //V3615 S25511 cycle 73500 | cycle73500:JTAG_TCK=0 | vector 3616      cycle 73500
  Repeat 2   > timeplate_1_0    100X100; //V3616 S25516 cycle 73501-73502 | cycle73501-73502:JTAG_TCK=0 | vector 3617      cycle 73501-73502
             > timeplate_1_0    100X100; //V3617 S25521 cycle 73503 | cycle73503:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 3618      cycle 73503
             > timeplate_1_0    100L100; //V3618 S25526 cycle 73504 | cycle73504:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3619      cycle 73504
             > timeplate_1_0    100H100; //V3619 S25531 cycle 73505 | cycle73505:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3620      cycle 73505
             > timeplate_1_0    100L100; //V3620 S25536 cycle 73506 | cycle73506:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3621      cycle 73506
  Repeat 2   > timeplate_1_0    100H100; //V3621 S25542 cycle 73507-73508 | cycle73507:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle73508:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3622      cycle 73507-73508
             > timeplate_1_0    100L100; //V3622 S25547 cycle 73509 | cycle73509:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3623      cycle 73509
             > timeplate_1_0    100H100; //V3623 S25552 cycle 73510 | cycle73510:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3624      cycle 73510
  Repeat 2   > timeplate_1_0    100L100; //V3624 S25558 cycle 73511-73512 | cycle73511:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73512:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3625      cycle 73511-73512
             > timeplate_1_0    100H100; //V3625 S25563 cycle 73513 | cycle73513:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3626      cycle 73513
             > timeplate_1_0    100L100; //V3626 S25568 cycle 73514 | cycle73514:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3627      cycle 73514
  Repeat 2   > timeplate_1_0    100H100; //V3627 S25574 cycle 73515-73516 | cycle73515:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73516:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3628      cycle 73515-73516
             > timeplate_1_0    100L100; //V3628 S25579 cycle 73517 | cycle73517:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3629      cycle 73517
             > timeplate_1_0    100H100; //V3629 S25584 cycle 73518 | cycle73518:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3630      cycle 73518
             > timeplate_1_0    100L100; //V3630 S25589 cycle 73519 | cycle73519:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3631      cycle 73519
             > timeplate_1_0    101H100; //V3631 S25594 cycle 73520 | cycle73520:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3632      cycle 73520
  Repeat 16  > timeplate_1_0    100L100; //V3632 S25614 cycle 73521-73536 | cycle73521:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73522:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73523:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73524:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73525:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73526:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73527:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73528:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73529:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73530:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73531:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73532:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73533:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73534:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73535:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73536:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3633      cycle 73521-73536
             > timeplate_1_0    110H100; //V3633 S25619 cycle 73537 | cycle73537:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3634      cycle 73537
             > timeplate_1_0    110X100; //V3634 S25624 cycle 73538 | cycle73538:JTAG_TCK=0 | vector 3635      cycle 73538
             > timeplate_1_0    100X100; //V3635 S25630 cycle 73539 | cycle73539:JTAG_TCK=0 | vector 3636      cycle 73539
             > timeplate_1_0    100X100; //V3636 S25645 cycle 73540 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle73540:JTAG_TCK=0 | vector 3637      cycle 73540
  Repeat 2   > timeplate_1_0    110X100; //V3637 S25650 cycle 73541-73542 | cycle73541-73542:JTAG_TCK=0 | vector 3638      cycle 73541-73542
  Repeat 2   > timeplate_1_0    100X100; //V3638 S25656 cycle 73543-73544 | cycle73543-73544:JTAG_TCK=0 | vector 3639      cycle 73543-73544
             > timeplate_1_0    100H100; //V3639 S25662 cycle 73545 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle73545:JTAG_TCK=0 | vector 3640      cycle 73545
  Repeat 4   > timeplate_1_0    100L100; //V3640 S25667 cycle 73546-73549 | cycle73546-73549:JTAG_TCK=0 | vector 3641      cycle 73546-73549
             > timeplate_1_0    101L100; //V3641 S25672 cycle 73550 | cycle73550:JTAG_TCK=0 | vector 3642      cycle 73550
             > timeplate_1_0    100L100; //V3642 S25677 cycle 73551 | cycle73551:JTAG_TCK=0 | vector 3643      cycle 73551
             > timeplate_1_0    101L100; //V3643 S25682 cycle 73552 | cycle73552:JTAG_TCK=0 | vector 3644      cycle 73552
  Repeat 7   > timeplate_1_0    100L100; //V3644 S25687 cycle 73553-73559 | cycle73553-73559:JTAG_TCK=0 | vector 3645      cycle 73553-73559
             > timeplate_1_0    110L100; //V3645 S25692 cycle 73560 | cycle73560:JTAG_TCK=0 | vector 3646      cycle 73560
             > timeplate_1_0    110X100; //V3646 S25697 cycle 73561 | cycle73561:JTAG_TCK=0 | vector 3647      cycle 73561
             > timeplate_1_0    100X100; //V3647 S25703 cycle 73562 | cycle73562:JTAG_TCK=0 | vector 3648      cycle 73562
             > timeplate_1_0    100X100; //V3648 S25709 cycle 73563 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle73563:JTAG_TCK=0 | vector 3649      cycle 73563
             > timeplate_1_0    110X100; //V3649 S25714 cycle 73564 | cycle73564:JTAG_TCK=0 | vector 3650      cycle 73564
  Repeat 2   > timeplate_1_0    100X100; //V3650 S25719 cycle 73565-73566 | cycle73565-73566:JTAG_TCK=0 | vector 3651      cycle 73565-73566
  Repeat 5   > timeplate_1_0    100X100; //V3651 S25728 cycle 73567-73571 | cycle73567:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle73568:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle73569:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle73570:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle73571:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3652      cycle 73567-73571
  Repeat 2   > timeplate_1_0    101X100; //V3652 S25734 cycle 73572-73573 | cycle73572:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle73573:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3653      cycle 73572-73573
  Repeat 9   > timeplate_1_0    100X100; //V3653 S25747 cycle 73574-73582 | cycle73574:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle73575:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73576:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle73577:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle73578:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle73579:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73580:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle73581:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle73582:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3654      cycle 73574-73582
  Repeat 2   > timeplate_1_0    101X100; //V3654 S25753 cycle 73583-73584 | cycle73583:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle73584:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3655      cycle 73583-73584
  Repeat 16  > timeplate_1_0    100X100; //V3655 S25773 cycle 73585-73600 | cycle73585:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73586:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73587:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73588:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73589:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73590:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73591:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73592:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73593:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73594:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73595:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73596:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73597:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73598:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73599:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73600:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3656      cycle 73585-73600
             > timeplate_1_0    111X100; //V3656 S25778 cycle 73601 | cycle73601:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3657      cycle 73601
             > timeplate_1_0    111X100; //V3657 S25783 cycle 73602 | cycle73602:JTAG_TCK=0 | vector 3658      cycle 73602
             > timeplate_1_0    101X100; //V3658 S25789 cycle 73603 | cycle73603:JTAG_TCK=0 | vector 3659      cycle 73603
  Repeat 20  > timeplate_1_0    101X100; //V3659 S25796 cycle 73604-73623 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle73604-73623:JTAG_TCK=0 | vector 3660      cycle 73604-73623
             > timeplate_1_0    101X100; //V3660 S25802 cycle 73624 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle73624:JTAG_TCK=0 | vector 3661      cycle 73624
             > timeplate_1_0    111X100; //V3661 S25807 cycle 73625 | cycle73625:JTAG_TCK=0 | vector 3662      cycle 73625
  Repeat 2   > timeplate_1_0    101X100; //V3662 S25812 cycle 73626-73627 | cycle73626-73627:JTAG_TCK=0 | vector 3663      cycle 73626-73627
  Repeat 5   > timeplate_1_0    100L100; //V3663 S25821 cycle 73628-73632 | cycle73628:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle73629:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle73630:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle73631:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle73632:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3664      cycle 73628-73632
  Repeat 2   > timeplate_1_0    101H100; //V3664 S25827 cycle 73633-73634 | cycle73633:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle73634:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3665      cycle 73633-73634
  Repeat 9   > timeplate_1_0    100L100; //V3665 S25840 cycle 73635-73643 | cycle73635:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle73636:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73637:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle73638:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle73639:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle73640:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73641:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle73642:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle73643:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3666      cycle 73635-73643
  Repeat 2   > timeplate_1_0    101H100; //V3666 S25846 cycle 73644-73645 | cycle73644:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle73645:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3667      cycle 73644-73645
  Repeat 16  > timeplate_1_0    100L100; //V3667 S25866 cycle 73646-73661 | cycle73646:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73647:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73648:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73649:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73650:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73651:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73652:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73653:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73654:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73655:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73656:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73657:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73658:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73659:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73660:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73661:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3668      cycle 73646-73661
             > timeplate_1_0    111H100; //V3668 S25871 cycle 73662 | cycle73662:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3669      cycle 73662
             > timeplate_1_0    111X100; //V3669 S25876 cycle 73663 | cycle73663:JTAG_TCK=0 | vector 3670      cycle 73663
             > timeplate_1_0    101X100; //V3670 S25882 cycle 73664 | cycle73664:JTAG_TCK=0 | vector 3671      cycle 73664
             > timeplate_1_0    101X100; //V3671 S25897 cycle 73665 | select H30 hilink wr sds7 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000000000010000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000000000010000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle73665:JTAG_TCK=0 | vector 3672      cycle 73665
  Repeat 2   > timeplate_1_0    111X100; //V3672 S25902 cycle 73666-73667 | cycle73666-73667:JTAG_TCK=0 | vector 3673      cycle 73666-73667
  Repeat 2   > timeplate_1_0    101X100; //V3673 S25908 cycle 73668-73669 | cycle73668-73669:JTAG_TCK=0 | vector 3674      cycle 73668-73669
             > timeplate_1_0    101H100; //V3674 S25914 cycle 73670 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle73670:JTAG_TCK=0 | vector 3675      cycle 73670
  Repeat 4   > timeplate_1_0    100L100; //V3675 S25919 cycle 73671-73674 | cycle73671-73674:JTAG_TCK=0 | vector 3676      cycle 73671-73674
             > timeplate_1_0    101L100; //V3676 S25924 cycle 73675 | cycle73675:JTAG_TCK=0 | vector 3677      cycle 73675
             > timeplate_1_0    100L100; //V3677 S25929 cycle 73676 | cycle73676:JTAG_TCK=0 | vector 3678      cycle 73676
             > timeplate_1_0    101L100; //V3678 S25934 cycle 73677 | cycle73677:JTAG_TCK=0 | vector 3679      cycle 73677
  Repeat 7   > timeplate_1_0    100L100; //V3679 S25939 cycle 73678-73684 | cycle73678-73684:JTAG_TCK=0 | vector 3680      cycle 73678-73684
             > timeplate_1_0    110L100; //V3680 S25944 cycle 73685 | cycle73685:JTAG_TCK=0 | vector 3681      cycle 73685
             > timeplate_1_0    110X100; //V3681 S25949 cycle 73686 | cycle73686:JTAG_TCK=0 | vector 3682      cycle 73686
             > timeplate_1_0    100X100; //V3682 S25955 cycle 73687 | cycle73687:JTAG_TCK=0 | vector 3683      cycle 73687
             > timeplate_1_0    100X100; //V3683 S25961 cycle 73688 | Shift hilinkwr_select(InData=00000000000010000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle73688:JTAG_TCK=0 | vector 3684      cycle 73688
             > timeplate_1_0    110X100; //V3684 S25966 cycle 73689 | cycle73689:JTAG_TCK=0 | vector 3685      cycle 73689
  Repeat 2   > timeplate_1_0    100X100; //V3685 S25971 cycle 73690-73691 | cycle73690-73691:JTAG_TCK=0 | vector 3686      cycle 73690-73691
  Repeat 7   > timeplate_1_0    100X100; //V3686 S25982 cycle 73692-73698 | cycle73692:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle73693:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle73694:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle73695:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle73696:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle73697:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle73698:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | vector 3687      cycle 73692-73698
             > timeplate_1_0    101X100; //V3687 S25987 cycle 73699 | cycle73699:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | vector 3688      cycle 73699
  Repeat 11  > timeplate_1_0    100X100; //V3688 S26002 cycle 73700-73710 | cycle73700:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle73701:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle73702:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle73703:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle73704:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle73705:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle73706:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle73707:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle73708:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle73709:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle73710:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 3689      cycle 73700-73710
             > timeplate_1_0    110X100; //V3689 S26007 cycle 73711 | cycle73711:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 3690      cycle 73711
             > timeplate_1_0    110X100; //V3690 S26012 cycle 73712 | cycle73712:JTAG_TCK=0 | vector 3691      cycle 73712
             > timeplate_1_0    100X100; //V3691 S26018 cycle 73713 | cycle73713:JTAG_TCK=0 | vector 3692      cycle 73713
             > timeplate_1_0    100X100; //V3692 S26036 cycle 73714 | Start of U_SRD4B_18 CSR RWR | select hilink tdo , hilink_index=7 , sds7_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000000111 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000000111,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle73714:JTAG_TCK=0 | vector 3693      cycle 73714
  Repeat 2   > timeplate_1_0    110X100; //V3693 S26041 cycle 73715-73716 | cycle73715-73716:JTAG_TCK=0 | vector 3694      cycle 73715-73716
  Repeat 2   > timeplate_1_0    100X100; //V3694 S26047 cycle 73717-73718 | cycle73717-73718:JTAG_TCK=0 | vector 3695      cycle 73717-73718
             > timeplate_1_0    101H100; //V3695 S26053 cycle 73719 | shift in instruction(hilink_index=0000000010011101)! | cycle73719:JTAG_TCK=0 | vector 3696      cycle 73719
             > timeplate_1_0    100L100; //V3696 S26058 cycle 73720 | cycle73720:JTAG_TCK=0 | vector 3697      cycle 73720
  Repeat 3   > timeplate_1_0    101L100; //V3697 S26063 cycle 73721-73723 | cycle73721-73723:JTAG_TCK=0 | vector 3698      cycle 73721-73723
  Repeat 2   > timeplate_1_0    100L100; //V3698 S26068 cycle 73724-73725 | cycle73724-73725:JTAG_TCK=0 | vector 3699      cycle 73724-73725
             > timeplate_1_0    101L100; //V3699 S26073 cycle 73726 | cycle73726:JTAG_TCK=0 | vector 3700      cycle 73726
  Repeat 7   > timeplate_1_0    100L100; //V3700 S26078 cycle 73727-73733 | cycle73727-73733:JTAG_TCK=0 | vector 3701      cycle 73727-73733
             > timeplate_1_0    110L100; //V3701 S26083 cycle 73734 | cycle73734:JTAG_TCK=0 | vector 3702      cycle 73734
             > timeplate_1_0    110X100; //V3702 S26088 cycle 73735 | cycle73735:JTAG_TCK=0 | vector 3703      cycle 73735
             > timeplate_1_0    100X100; //V3703 S26094 cycle 73736 | cycle73736:JTAG_TCK=0 | vector 3704      cycle 73736
             > timeplate_1_0    100X100; //V3704 S26100 cycle 73737 | Shift hilink_index(InData=0000000000000111, OutData=xxxxxxxxxxxxxxxx)! | cycle73737:JTAG_TCK=0 | vector 3705      cycle 73737
             > timeplate_1_0    110X100; //V3705 S26105 cycle 73738 | cycle73738:JTAG_TCK=0 | vector 3706      cycle 73738
  Repeat 2   > timeplate_1_0    100X100; //V3706 S26110 cycle 73739-73740 | cycle73739-73740:JTAG_TCK=0 | vector 3707      cycle 73739-73740
  Repeat 3   > timeplate_1_0    101X100; //V3707 S26117 cycle 73741-73743 | cycle73741:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | cycle73742:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | cycle73743:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | vector 3708      cycle 73741-73743
  Repeat 12  > timeplate_1_0    100X100; //V3708 S26133 cycle 73744-73755 | cycle73744:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | cycle73745:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle73746:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle73747:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle73748:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle73749:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle73750:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle73751:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle73752:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle73753:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle73754:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle73755:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 3709      cycle 73744-73755
             > timeplate_1_0    110X100; //V3709 S26138 cycle 73756 | cycle73756:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 3710      cycle 73756
             > timeplate_1_0    110X100; //V3710 S26143 cycle 73757 | cycle73757:JTAG_TCK=0 | vector 3711      cycle 73757
             > timeplate_1_0    100X100; //V3711 S26149 cycle 73758 | cycle73758:JTAG_TCK=0 | vector 3712      cycle 73758
             > timeplate_1_0    100X100; //V3712 S26164 cycle 73759 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle73759:JTAG_TCK=0 | vector 3713      cycle 73759
  Repeat 2   > timeplate_1_0    110X100; //V3713 S26169 cycle 73760-73761 | cycle73760-73761:JTAG_TCK=0 | vector 3714      cycle 73760-73761
  Repeat 2   > timeplate_1_0    100X100; //V3714 S26175 cycle 73762-73763 | cycle73762-73763:JTAG_TCK=0 | vector 3715      cycle 73762-73763
             > timeplate_1_0    100H100; //V3715 S26181 cycle 73764 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle73764:JTAG_TCK=0 | vector 3716      cycle 73764
  Repeat 4   > timeplate_1_0    100L100; //V3716 S26186 cycle 73765-73768 | cycle73765-73768:JTAG_TCK=0 | vector 3717      cycle 73765-73768
             > timeplate_1_0    101L100; //V3717 S26191 cycle 73769 | cycle73769:JTAG_TCK=0 | vector 3718      cycle 73769
             > timeplate_1_0    100L100; //V3718 S26196 cycle 73770 | cycle73770:JTAG_TCK=0 | vector 3719      cycle 73770
             > timeplate_1_0    101L100; //V3719 S26201 cycle 73771 | cycle73771:JTAG_TCK=0 | vector 3720      cycle 73771
  Repeat 7   > timeplate_1_0    100L100; //V3720 S26206 cycle 73772-73778 | cycle73772-73778:JTAG_TCK=0 | vector 3721      cycle 73772-73778
             > timeplate_1_0    110L100; //V3721 S26211 cycle 73779 | cycle73779:JTAG_TCK=0 | vector 3722      cycle 73779
             > timeplate_1_0    110X100; //V3722 S26216 cycle 73780 | cycle73780:JTAG_TCK=0 | vector 3723      cycle 73780
             > timeplate_1_0    100X100; //V3723 S26222 cycle 73781 | cycle73781:JTAG_TCK=0 | vector 3724      cycle 73781
             > timeplate_1_0    100X100; //V3724 S26228 cycle 73782 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle73782:JTAG_TCK=0 | vector 3725      cycle 73782
             > timeplate_1_0    110X100; //V3725 S26233 cycle 73783 | cycle73783:JTAG_TCK=0 | vector 3726      cycle 73783
  Repeat 2   > timeplate_1_0    100X100; //V3726 S26238 cycle 73784-73785 | cycle73784-73785:JTAG_TCK=0 | vector 3727      cycle 73784-73785
  Repeat 17  > timeplate_1_0    100X100; //V3727 S26259 cycle 73786-73802 | cycle73786:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle73787:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle73788:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle73789:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle73790:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle73791:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle73792:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle73793:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle73794:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73795:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle73796:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle73797:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle73798:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73799:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle73800:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle73801:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle73802:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3728      cycle 73786-73802
             > timeplate_1_0    101X100; //V3728 S26264 cycle 73803 | cycle73803:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3729      cycle 73803
  Repeat 16  > timeplate_1_0    100X100; //V3729 S26284 cycle 73804-73819 | cycle73804:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73805:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73806:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73807:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73808:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73809:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73810:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73811:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73812:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73813:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73814:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73815:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73816:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73817:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73818:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73819:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3730      cycle 73804-73819
             > timeplate_1_0    110X100; //V3730 S26289 cycle 73820 | cycle73820:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3731      cycle 73820
             > timeplate_1_0    110X100; //V3731 S26294 cycle 73821 | cycle73821:JTAG_TCK=0 | vector 3732      cycle 73821
             > timeplate_1_0    100X100; //V3732 S26300 cycle 73822 | cycle73822:JTAG_TCK=0 | vector 3733      cycle 73822
  Repeat 20  > timeplate_1_0    100X100; //V3733 S26307 cycle 73823-73842 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle73823-73842:JTAG_TCK=0 | vector 3734      cycle 73823-73842
             > timeplate_1_0    100X100; //V3734 S26313 cycle 73843 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle73843:JTAG_TCK=0 | vector 3735      cycle 73843
             > timeplate_1_0    110X100; //V3735 S26318 cycle 73844 | cycle73844:JTAG_TCK=0 | vector 3736      cycle 73844
  Repeat 2   > timeplate_1_0    100X100; //V3736 S26323 cycle 73845-73846 | cycle73845-73846:JTAG_TCK=0 | vector 3737      cycle 73845-73846
             > timeplate_1_0    100X100; //V3737 S26328 cycle 73847 | cycle73847:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 3738      cycle 73847
  Repeat 4   > timeplate_1_0    100L100; //V3738 S26336 cycle 73848-73851 | cycle73848:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle73849:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle73850:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle73851:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3739      cycle 73848-73851
  Repeat 2   > timeplate_1_0    100H100; //V3739 S26342 cycle 73852-73853 | cycle73852:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle73853:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3740      cycle 73852-73853
  Repeat 9   > timeplate_1_0    100L100; //V3740 S26355 cycle 73854-73862 | cycle73854:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle73855:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73856:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle73857:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle73858:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle73859:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73860:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle73861:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle73862:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3741      cycle 73854-73862
             > timeplate_1_0    100H100; //V3741 S26360 cycle 73863 | cycle73863:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3742      cycle 73863
             > timeplate_1_0    101H100; //V3742 S26365 cycle 73864 | cycle73864:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3743      cycle 73864
  Repeat 16  > timeplate_1_0    100L100; //V3743 S26385 cycle 73865-73880 | cycle73865:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73866:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73867:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73868:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73869:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73870:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73871:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73872:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73873:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73874:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73875:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73876:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73877:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73878:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73879:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73880:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3744      cycle 73865-73880
             > timeplate_1_0    110H100; //V3744 S26390 cycle 73881 | cycle73881:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3745      cycle 73881
             > timeplate_1_0    110X100; //V3745 S26395 cycle 73882 | cycle73882:JTAG_TCK=0 | vector 3746      cycle 73882
             > timeplate_1_0    100X100; //V3746 S26401 cycle 73883 | cycle73883:JTAG_TCK=0 | vector 3747      cycle 73883
             > timeplate_1_0    100X100; //V3747 S26416 cycle 73884 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle73884:JTAG_TCK=0 | vector 3748      cycle 73884
  Repeat 2   > timeplate_1_0    110X100; //V3748 S26421 cycle 73885-73886 | cycle73885-73886:JTAG_TCK=0 | vector 3749      cycle 73885-73886
  Repeat 2   > timeplate_1_0    100X100; //V3749 S26427 cycle 73887-73888 | cycle73887-73888:JTAG_TCK=0 | vector 3750      cycle 73887-73888
             > timeplate_1_0    100H100; //V3750 S26433 cycle 73889 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle73889:JTAG_TCK=0 | vector 3751      cycle 73889
  Repeat 4   > timeplate_1_0    100L100; //V3751 S26438 cycle 73890-73893 | cycle73890-73893:JTAG_TCK=0 | vector 3752      cycle 73890-73893
             > timeplate_1_0    101L100; //V3752 S26443 cycle 73894 | cycle73894:JTAG_TCK=0 | vector 3753      cycle 73894
             > timeplate_1_0    100L100; //V3753 S26448 cycle 73895 | cycle73895:JTAG_TCK=0 | vector 3754      cycle 73895
             > timeplate_1_0    101L100; //V3754 S26453 cycle 73896 | cycle73896:JTAG_TCK=0 | vector 3755      cycle 73896
  Repeat 7   > timeplate_1_0    100L100; //V3755 S26458 cycle 73897-73903 | cycle73897-73903:JTAG_TCK=0 | vector 3756      cycle 73897-73903
             > timeplate_1_0    110L100; //V3756 S26463 cycle 73904 | cycle73904:JTAG_TCK=0 | vector 3757      cycle 73904
             > timeplate_1_0    110X100; //V3757 S26468 cycle 73905 | cycle73905:JTAG_TCK=0 | vector 3758      cycle 73905
             > timeplate_1_0    100X100; //V3758 S26474 cycle 73906 | cycle73906:JTAG_TCK=0 | vector 3759      cycle 73906
             > timeplate_1_0    100X100; //V3759 S26480 cycle 73907 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle73907:JTAG_TCK=0 | vector 3760      cycle 73907
             > timeplate_1_0    110X100; //V3760 S26485 cycle 73908 | cycle73908:JTAG_TCK=0 | vector 3761      cycle 73908
  Repeat 2   > timeplate_1_0    100X100; //V3761 S26490 cycle 73909-73910 | cycle73909-73910:JTAG_TCK=0 | vector 3762      cycle 73909-73910
  Repeat 2   > timeplate_1_0    100X100; //V3762 S26496 cycle 73911-73912 | cycle73911:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle73912:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3763      cycle 73911-73912
             > timeplate_1_0    101X100; //V3763 S26501 cycle 73913 | cycle73913:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3764      cycle 73913
             > timeplate_1_0    100X100; //V3764 S26506 cycle 73914 | cycle73914:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3765      cycle 73914
  Repeat 2   > timeplate_1_0    101X100; //V3765 S26512 cycle 73915-73916 | cycle73915:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle73916:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3766      cycle 73915-73916
             > timeplate_1_0    100X100; //V3766 S26517 cycle 73917 | cycle73917:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3767      cycle 73917
             > timeplate_1_0    101X100; //V3767 S26522 cycle 73918 | cycle73918:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3768      cycle 73918
  Repeat 2   > timeplate_1_0    100X100; //V3768 S26528 cycle 73919-73920 | cycle73919:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73920:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3769      cycle 73919-73920
             > timeplate_1_0    101X100; //V3769 S26533 cycle 73921 | cycle73921:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3770      cycle 73921
             > timeplate_1_0    100X100; //V3770 S26538 cycle 73922 | cycle73922:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3771      cycle 73922
  Repeat 2   > timeplate_1_0    101X100; //V3771 S26544 cycle 73923-73924 | cycle73923:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73924:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3772      cycle 73923-73924
             > timeplate_1_0    100X100; //V3772 S26549 cycle 73925 | cycle73925:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3773      cycle 73925
             > timeplate_1_0    101X100; //V3773 S26554 cycle 73926 | cycle73926:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3774      cycle 73926
             > timeplate_1_0    100X100; //V3774 S26559 cycle 73927 | cycle73927:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3775      cycle 73927
             > timeplate_1_0    101X100; //V3775 S26564 cycle 73928 | cycle73928:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3776      cycle 73928
  Repeat 16  > timeplate_1_0    100X100; //V3776 S26584 cycle 73929-73944 | cycle73929:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73930:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73931:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73932:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73933:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73934:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73935:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73936:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73937:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73938:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle73939:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle73940:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle73941:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle73942:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle73943:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle73944:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3777      cycle 73929-73944
             > timeplate_1_0    111X100; //V3777 S26589 cycle 73945 | cycle73945:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3778      cycle 73945
             > timeplate_1_0    111X100; //V3778 S26594 cycle 73946 | cycle73946:JTAG_TCK=0 | vector 3779      cycle 73946
             > timeplate_1_0    101X100; //V3779 S26600 cycle 73947 | cycle73947:JTAG_TCK=0 | vector 3780      cycle 73947
  Repeat 20  > timeplate_1_0    101X100; //V3780 S26607 cycle 73948-73967 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle73948-73967:JTAG_TCK=0 | vector 3781      cycle 73948-73967
             > timeplate_1_0    101X100; //V3781 S26613 cycle 73968 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle73968:JTAG_TCK=0 | vector 3782      cycle 73968
             > timeplate_1_0    111X100; //V3782 S26618 cycle 73969 | cycle73969:JTAG_TCK=0 | vector 3783      cycle 73969
  Repeat 2   > timeplate_1_0    101X100; //V3783 S26623 cycle 73970-73971 | cycle73970-73971:JTAG_TCK=0 | vector 3784      cycle 73970-73971
  Repeat 2   > timeplate_1_0    100L100; //V3784 S26629 cycle 73972-73973 | cycle73972:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle73973:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3785      cycle 73972-73973
             > timeplate_1_0    101H100; //V3785 S26634 cycle 73974 | cycle73974:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3786      cycle 73974
             > timeplate_1_0    100L100; //V3786 S26639 cycle 73975 | cycle73975:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3787      cycle 73975
  Repeat 2   > timeplate_1_0    101H100; //V3787 S26645 cycle 73976-73977 | cycle73976:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle73977:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3788      cycle 73976-73977
             > timeplate_1_0    100L100; //V3788 S26650 cycle 73978 | cycle73978:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3789      cycle 73978
             > timeplate_1_0    101H100; //V3789 S26655 cycle 73979 | cycle73979:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3790      cycle 73979
  Repeat 2   > timeplate_1_0    100L100; //V3790 S26661 cycle 73980-73981 | cycle73980:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle73981:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3791      cycle 73980-73981
             > timeplate_1_0    101H100; //V3791 S26666 cycle 73982 | cycle73982:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3792      cycle 73982
             > timeplate_1_0    100L100; //V3792 S26671 cycle 73983 | cycle73983:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3793      cycle 73983
  Repeat 2   > timeplate_1_0    101H100; //V3793 S26677 cycle 73984-73985 | cycle73984:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle73985:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3794      cycle 73984-73985
             > timeplate_1_0    100L100; //V3794 S26682 cycle 73986 | cycle73986:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3795      cycle 73986
             > timeplate_1_0    101H100; //V3795 S26687 cycle 73987 | cycle73987:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3796      cycle 73987
             > timeplate_1_0    100L100; //V3796 S26692 cycle 73988 | cycle73988:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3797      cycle 73988
             > timeplate_1_0    101H100; //V3797 S26697 cycle 73989 | cycle73989:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3798      cycle 73989
  Repeat 16  > timeplate_1_0    100L100; //V3798 S26717 cycle 73990-74005 | cycle73990:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle73991:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle73992:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle73993:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle73994:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle73995:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle73996:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle73997:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle73998:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle73999:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74000:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74001:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74002:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74003:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74004:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74005:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3799      cycle 73990-74005
             > timeplate_1_0    111H100; //V3799 S26722 cycle 74006 | cycle74006:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3800      cycle 74006
             > timeplate_1_0    111X100; //V3800 S26727 cycle 74007 | cycle74007:JTAG_TCK=0 | vector 3801      cycle 74007
             > timeplate_1_0    101X100; //V3801 S26733 cycle 74008 | cycle74008:JTAG_TCK=0 | vector 3802      cycle 74008
             > timeplate_1_0    101X100; //V3802 S26748 cycle 74009 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74009:JTAG_TCK=0 | vector 3803      cycle 74009
  Repeat 2   > timeplate_1_0    111X100; //V3803 S26753 cycle 74010-74011 | cycle74010-74011:JTAG_TCK=0 | vector 3804      cycle 74010-74011
  Repeat 2   > timeplate_1_0    101X100; //V3804 S26759 cycle 74012-74013 | cycle74012-74013:JTAG_TCK=0 | vector 3805      cycle 74012-74013
             > timeplate_1_0    100H100; //V3805 S26765 cycle 74014 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74014:JTAG_TCK=0 | vector 3806      cycle 74014
  Repeat 4   > timeplate_1_0    100L100; //V3806 S26770 cycle 74015-74018 | cycle74015-74018:JTAG_TCK=0 | vector 3807      cycle 74015-74018
             > timeplate_1_0    101L100; //V3807 S26775 cycle 74019 | cycle74019:JTAG_TCK=0 | vector 3808      cycle 74019
             > timeplate_1_0    100L100; //V3808 S26780 cycle 74020 | cycle74020:JTAG_TCK=0 | vector 3809      cycle 74020
             > timeplate_1_0    101L100; //V3809 S26785 cycle 74021 | cycle74021:JTAG_TCK=0 | vector 3810      cycle 74021
  Repeat 7   > timeplate_1_0    100L100; //V3810 S26790 cycle 74022-74028 | cycle74022-74028:JTAG_TCK=0 | vector 3811      cycle 74022-74028
             > timeplate_1_0    110L100; //V3811 S26795 cycle 74029 | cycle74029:JTAG_TCK=0 | vector 3812      cycle 74029
             > timeplate_1_0    110X100; //V3812 S26800 cycle 74030 | cycle74030:JTAG_TCK=0 | vector 3813      cycle 74030
             > timeplate_1_0    100X100; //V3813 S26806 cycle 74031 | cycle74031:JTAG_TCK=0 | vector 3814      cycle 74031
             > timeplate_1_0    100X100; //V3814 S26812 cycle 74032 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle74032:JTAG_TCK=0 | vector 3815      cycle 74032
             > timeplate_1_0    110X100; //V3815 S26817 cycle 74033 | cycle74033:JTAG_TCK=0 | vector 3816      cycle 74033
  Repeat 2   > timeplate_1_0    100X100; //V3816 S26822 cycle 74034-74035 | cycle74034-74035:JTAG_TCK=0 | vector 3817      cycle 74034-74035
  Repeat 17  > timeplate_1_0    100X100; //V3817 S26843 cycle 74036-74052 | cycle74036:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle74037:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle74038:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle74039:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle74040:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle74041:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle74042:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle74043:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle74044:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74045:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle74046:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle74047:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle74048:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74049:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle74050:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle74051:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle74052:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3818      cycle 74036-74052
             > timeplate_1_0    101X100; //V3818 S26848 cycle 74053 | cycle74053:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3819      cycle 74053
  Repeat 16  > timeplate_1_0    100X100; //V3819 S26868 cycle 74054-74069 | cycle74054:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74055:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74056:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74057:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74058:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74059:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74060:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74061:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle74062:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle74063:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74064:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74065:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74066:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74067:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74068:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74069:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3820      cycle 74054-74069
             > timeplate_1_0    110X100; //V3820 S26873 cycle 74070 | cycle74070:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3821      cycle 74070
             > timeplate_1_0    110X100; //V3821 S26878 cycle 74071 | cycle74071:JTAG_TCK=0 | vector 3822      cycle 74071
             > timeplate_1_0    100X100; //V3822 S26884 cycle 74072 | cycle74072:JTAG_TCK=0 | vector 3823      cycle 74072
  Repeat 20  > timeplate_1_0    100X100; //V3823 S26891 cycle 74073-74092 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle74073-74092:JTAG_TCK=0 | vector 3824      cycle 74073-74092
             > timeplate_1_0    100X100; //V3824 S26897 cycle 74093 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle74093:JTAG_TCK=0 | vector 3825      cycle 74093
             > timeplate_1_0    110X100; //V3825 S26902 cycle 74094 | cycle74094:JTAG_TCK=0 | vector 3826      cycle 74094
  Repeat 2   > timeplate_1_0    100X100; //V3826 S26907 cycle 74095-74096 | cycle74095-74096:JTAG_TCK=0 | vector 3827      cycle 74095-74096
             > timeplate_1_0    100X100; //V3827 S26912 cycle 74097 | cycle74097:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 3828      cycle 74097
             > timeplate_1_0    100L100; //V3828 S26917 cycle 74098 | cycle74098:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3829      cycle 74098
             > timeplate_1_0    100H100; //V3829 S26922 cycle 74099 | cycle74099:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3830      cycle 74099
             > timeplate_1_0    100L100; //V3830 S26927 cycle 74100 | cycle74100:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3831      cycle 74100
  Repeat 2   > timeplate_1_0    100H100; //V3831 S26933 cycle 74101-74102 | cycle74101:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle74102:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3832      cycle 74101-74102
             > timeplate_1_0    100L100; //V3832 S26938 cycle 74103 | cycle74103:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3833      cycle 74103
             > timeplate_1_0    100H100; //V3833 S26943 cycle 74104 | cycle74104:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3834      cycle 74104
  Repeat 2   > timeplate_1_0    100L100; //V3834 S26949 cycle 74105-74106 | cycle74105:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74106:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3835      cycle 74105-74106
             > timeplate_1_0    100H100; //V3835 S26954 cycle 74107 | cycle74107:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3836      cycle 74107
             > timeplate_1_0    100L100; //V3836 S26959 cycle 74108 | cycle74108:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3837      cycle 74108
  Repeat 2   > timeplate_1_0    100H100; //V3837 S26965 cycle 74109-74110 | cycle74109:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74110:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3838      cycle 74109-74110
             > timeplate_1_0    100L100; //V3838 S26970 cycle 74111 | cycle74111:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3839      cycle 74111
             > timeplate_1_0    100H100; //V3839 S26975 cycle 74112 | cycle74112:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3840      cycle 74112
             > timeplate_1_0    100L100; //V3840 S26980 cycle 74113 | cycle74113:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3841      cycle 74113
             > timeplate_1_0    101H100; //V3841 S26985 cycle 74114 | cycle74114:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3842      cycle 74114
  Repeat 16  > timeplate_1_0    100L100; //V3842 S27005 cycle 74115-74130 | cycle74115:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74116:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74117:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74118:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74119:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74120:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74121:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74122:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle74123:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle74124:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74125:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74126:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74127:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74128:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74129:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74130:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3843      cycle 74115-74130
             > timeplate_1_0    110H100; //V3843 S27010 cycle 74131 | cycle74131:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3844      cycle 74131
             > timeplate_1_0    110X100; //V3844 S27015 cycle 74132 | cycle74132:JTAG_TCK=0 | vector 3845      cycle 74132
             > timeplate_1_0    100X100; //V3845 S27021 cycle 74133 | cycle74133:JTAG_TCK=0 | vector 3846      cycle 74133
             > timeplate_1_0    100X100; //V3846 S27036 cycle 74134 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74134:JTAG_TCK=0 | vector 3847      cycle 74134
  Repeat 2   > timeplate_1_0    110X100; //V3847 S27041 cycle 74135-74136 | cycle74135-74136:JTAG_TCK=0 | vector 3848      cycle 74135-74136
  Repeat 2   > timeplate_1_0    100X100; //V3848 S27047 cycle 74137-74138 | cycle74137-74138:JTAG_TCK=0 | vector 3849      cycle 74137-74138
             > timeplate_1_0    100H100; //V3849 S27053 cycle 74139 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74139:JTAG_TCK=0 | vector 3850      cycle 74139
  Repeat 4   > timeplate_1_0    100L100; //V3850 S27058 cycle 74140-74143 | cycle74140-74143:JTAG_TCK=0 | vector 3851      cycle 74140-74143
             > timeplate_1_0    101L100; //V3851 S27063 cycle 74144 | cycle74144:JTAG_TCK=0 | vector 3852      cycle 74144
             > timeplate_1_0    100L100; //V3852 S27068 cycle 74145 | cycle74145:JTAG_TCK=0 | vector 3853      cycle 74145
             > timeplate_1_0    101L100; //V3853 S27073 cycle 74146 | cycle74146:JTAG_TCK=0 | vector 3854      cycle 74146
  Repeat 7   > timeplate_1_0    100L100; //V3854 S27078 cycle 74147-74153 | cycle74147-74153:JTAG_TCK=0 | vector 3855      cycle 74147-74153
             > timeplate_1_0    110L100; //V3855 S27083 cycle 74154 | cycle74154:JTAG_TCK=0 | vector 3856      cycle 74154
             > timeplate_1_0    110X100; //V3856 S27088 cycle 74155 | cycle74155:JTAG_TCK=0 | vector 3857      cycle 74155
             > timeplate_1_0    100X100; //V3857 S27094 cycle 74156 | cycle74156:JTAG_TCK=0 | vector 3858      cycle 74156
             > timeplate_1_0    100X100; //V3858 S27100 cycle 74157 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle74157:JTAG_TCK=0 | vector 3859      cycle 74157
             > timeplate_1_0    110X100; //V3859 S27105 cycle 74158 | cycle74158:JTAG_TCK=0 | vector 3860      cycle 74158
  Repeat 2   > timeplate_1_0    100X100; //V3860 S27110 cycle 74159-74160 | cycle74159-74160:JTAG_TCK=0 | vector 3861      cycle 74159-74160
  Repeat 5   > timeplate_1_0    100X100; //V3861 S27119 cycle 74161-74165 | cycle74161:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle74162:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle74163:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle74164:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle74165:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3862      cycle 74161-74165
  Repeat 2   > timeplate_1_0    101X100; //V3862 S27125 cycle 74166-74167 | cycle74166:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle74167:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3863      cycle 74166-74167
  Repeat 9   > timeplate_1_0    100X100; //V3863 S27138 cycle 74168-74176 | cycle74168:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle74169:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74170:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle74171:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle74172:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle74173:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74174:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle74175:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle74176:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3864      cycle 74168-74176
  Repeat 2   > timeplate_1_0    101X100; //V3864 S27144 cycle 74177-74178 | cycle74177:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle74178:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3865      cycle 74177-74178
  Repeat 16  > timeplate_1_0    100X100; //V3865 S27164 cycle 74179-74194 | cycle74179:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74180:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74181:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74182:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74183:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74184:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74185:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74186:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle74187:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle74188:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74189:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74190:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74191:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74192:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74193:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74194:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3866      cycle 74179-74194
             > timeplate_1_0    111X100; //V3866 S27169 cycle 74195 | cycle74195:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3867      cycle 74195
             > timeplate_1_0    111X100; //V3867 S27174 cycle 74196 | cycle74196:JTAG_TCK=0 | vector 3868      cycle 74196
             > timeplate_1_0    101X100; //V3868 S27180 cycle 74197 | cycle74197:JTAG_TCK=0 | vector 3869      cycle 74197
  Repeat 20  > timeplate_1_0    101X100; //V3869 S27187 cycle 74198-74217 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle74198-74217:JTAG_TCK=0 | vector 3870      cycle 74198-74217
             > timeplate_1_0    101X100; //V3870 S27193 cycle 74218 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle74218:JTAG_TCK=0 | vector 3871      cycle 74218
             > timeplate_1_0    111X100; //V3871 S27198 cycle 74219 | cycle74219:JTAG_TCK=0 | vector 3872      cycle 74219
  Repeat 2   > timeplate_1_0    101X100; //V3872 S27203 cycle 74220-74221 | cycle74220-74221:JTAG_TCK=0 | vector 3873      cycle 74220-74221
  Repeat 5   > timeplate_1_0    100L100; //V3873 S27212 cycle 74222-74226 | cycle74222:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle74223:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle74224:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle74225:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle74226:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3874      cycle 74222-74226
  Repeat 2   > timeplate_1_0    101H100; //V3874 S27218 cycle 74227-74228 | cycle74227:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle74228:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3875      cycle 74227-74228
  Repeat 9   > timeplate_1_0    100L100; //V3875 S27231 cycle 74229-74237 | cycle74229:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle74230:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74231:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle74232:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle74233:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle74234:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74235:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle74236:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle74237:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3876      cycle 74229-74237
  Repeat 2   > timeplate_1_0    101H100; //V3876 S27237 cycle 74238-74239 | cycle74238:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle74239:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3877      cycle 74238-74239
  Repeat 16  > timeplate_1_0    100L100; //V3877 S27257 cycle 74240-74255 | cycle74240:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74241:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74242:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74243:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74244:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74245:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74246:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74247:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle74248:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle74249:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74250:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74251:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74252:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74253:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74254:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74255:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3878      cycle 74240-74255
             > timeplate_1_0    111H100; //V3878 S27262 cycle 74256 | cycle74256:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3879      cycle 74256
             > timeplate_1_0    111X100; //V3879 S27267 cycle 74257 | cycle74257:JTAG_TCK=0 | vector 3880      cycle 74257
             > timeplate_1_0    101X100; //V3880 S27273 cycle 74258 | cycle74258:JTAG_TCK=0 | vector 3881      cycle 74258
             > timeplate_1_0    101X100; //V3881 S27288 cycle 74259 | select H30 hilink wr sds8 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000000000100000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000000000100000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle74259:JTAG_TCK=0 | vector 3882      cycle 74259
  Repeat 2   > timeplate_1_0    111X100; //V3882 S27293 cycle 74260-74261 | cycle74260-74261:JTAG_TCK=0 | vector 3883      cycle 74260-74261
  Repeat 2   > timeplate_1_0    101X100; //V3883 S27299 cycle 74262-74263 | cycle74262-74263:JTAG_TCK=0 | vector 3884      cycle 74262-74263
             > timeplate_1_0    101H100; //V3884 S27305 cycle 74264 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle74264:JTAG_TCK=0 | vector 3885      cycle 74264
  Repeat 4   > timeplate_1_0    100L100; //V3885 S27310 cycle 74265-74268 | cycle74265-74268:JTAG_TCK=0 | vector 3886      cycle 74265-74268
             > timeplate_1_0    101L100; //V3886 S27315 cycle 74269 | cycle74269:JTAG_TCK=0 | vector 3887      cycle 74269
             > timeplate_1_0    100L100; //V3887 S27320 cycle 74270 | cycle74270:JTAG_TCK=0 | vector 3888      cycle 74270
             > timeplate_1_0    101L100; //V3888 S27325 cycle 74271 | cycle74271:JTAG_TCK=0 | vector 3889      cycle 74271
  Repeat 7   > timeplate_1_0    100L100; //V3889 S27330 cycle 74272-74278 | cycle74272-74278:JTAG_TCK=0 | vector 3890      cycle 74272-74278
             > timeplate_1_0    110L100; //V3890 S27335 cycle 74279 | cycle74279:JTAG_TCK=0 | vector 3891      cycle 74279
             > timeplate_1_0    110X100; //V3891 S27340 cycle 74280 | cycle74280:JTAG_TCK=0 | vector 3892      cycle 74280
             > timeplate_1_0    100X100; //V3892 S27346 cycle 74281 | cycle74281:JTAG_TCK=0 | vector 3893      cycle 74281
             > timeplate_1_0    100X100; //V3893 S27352 cycle 74282 | Shift hilinkwr_select(InData=00000000000100000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle74282:JTAG_TCK=0 | vector 3894      cycle 74282
             > timeplate_1_0    110X100; //V3894 S27357 cycle 74283 | cycle74283:JTAG_TCK=0 | vector 3895      cycle 74283
  Repeat 2   > timeplate_1_0    100X100; //V3895 S27362 cycle 74284-74285 | cycle74284-74285:JTAG_TCK=0 | vector 3896      cycle 74284-74285
  Repeat 8   > timeplate_1_0    100X100; //V3896 S27374 cycle 74286-74293 | cycle74286:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle74287:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle74288:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle74289:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle74290:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle74291:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle74292:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle74293:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | vector 3897      cycle 74286-74293
             > timeplate_1_0    101X100; //V3897 S27379 cycle 74294 | cycle74294:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | vector 3898      cycle 74294
  Repeat 10  > timeplate_1_0    100X100; //V3898 S27393 cycle 74295-74304 | cycle74295:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle74296:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle74297:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle74298:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle74299:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle74300:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle74301:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle74302:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle74303:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle74304:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 3899      cycle 74295-74304
             > timeplate_1_0    110X100; //V3899 S27398 cycle 74305 | cycle74305:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 3900      cycle 74305
             > timeplate_1_0    110X100; //V3900 S27403 cycle 74306 | cycle74306:JTAG_TCK=0 | vector 3901      cycle 74306
             > timeplate_1_0    100X100; //V3901 S27409 cycle 74307 | cycle74307:JTAG_TCK=0 | vector 3902      cycle 74307
             > timeplate_1_0    100X100; //V3902 S27427 cycle 74308 | Start of U_SRD4B_19 CSR RWR | select hilink tdo , hilink_index=8 , sds8_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000001000 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000001000,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle74308:JTAG_TCK=0 | vector 3903      cycle 74308
  Repeat 2   > timeplate_1_0    110X100; //V3903 S27432 cycle 74309-74310 | cycle74309-74310:JTAG_TCK=0 | vector 3904      cycle 74309-74310
  Repeat 2   > timeplate_1_0    100X100; //V3904 S27438 cycle 74311-74312 | cycle74311-74312:JTAG_TCK=0 | vector 3905      cycle 74311-74312
             > timeplate_1_0    101H100; //V3905 S27444 cycle 74313 | shift in instruction(hilink_index=0000000010011101)! | cycle74313:JTAG_TCK=0 | vector 3906      cycle 74313
             > timeplate_1_0    100L100; //V3906 S27449 cycle 74314 | cycle74314:JTAG_TCK=0 | vector 3907      cycle 74314
  Repeat 3   > timeplate_1_0    101L100; //V3907 S27454 cycle 74315-74317 | cycle74315-74317:JTAG_TCK=0 | vector 3908      cycle 74315-74317
  Repeat 2   > timeplate_1_0    100L100; //V3908 S27459 cycle 74318-74319 | cycle74318-74319:JTAG_TCK=0 | vector 3909      cycle 74318-74319
             > timeplate_1_0    101L100; //V3909 S27464 cycle 74320 | cycle74320:JTAG_TCK=0 | vector 3910      cycle 74320
  Repeat 7   > timeplate_1_0    100L100; //V3910 S27469 cycle 74321-74327 | cycle74321-74327:JTAG_TCK=0 | vector 3911      cycle 74321-74327
             > timeplate_1_0    110L100; //V3911 S27474 cycle 74328 | cycle74328:JTAG_TCK=0 | vector 3912      cycle 74328
             > timeplate_1_0    110X100; //V3912 S27479 cycle 74329 | cycle74329:JTAG_TCK=0 | vector 3913      cycle 74329
             > timeplate_1_0    100X100; //V3913 S27485 cycle 74330 | cycle74330:JTAG_TCK=0 | vector 3914      cycle 74330
             > timeplate_1_0    100X100; //V3914 S27491 cycle 74331 | Shift hilink_index(InData=0000000000001000, OutData=xxxxxxxxxxxxxxxx)! | cycle74331:JTAG_TCK=0 | vector 3915      cycle 74331
             > timeplate_1_0    110X100; //V3915 S27496 cycle 74332 | cycle74332:JTAG_TCK=0 | vector 3916      cycle 74332
  Repeat 2   > timeplate_1_0    100X100; //V3916 S27501 cycle 74333-74334 | cycle74333-74334:JTAG_TCK=0 | vector 3917      cycle 74333-74334
  Repeat 3   > timeplate_1_0    100X100; //V3917 S27508 cycle 74335-74337 | cycle74335:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | cycle74336:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | cycle74337:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | vector 3918      cycle 74335-74337
             > timeplate_1_0    101X100; //V3918 S27513 cycle 74338 | cycle74338:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | vector 3919      cycle 74338
  Repeat 11  > timeplate_1_0    100X100; //V3919 S27528 cycle 74339-74349 | cycle74339:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle74340:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle74341:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle74342:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle74343:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle74344:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle74345:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle74346:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle74347:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle74348:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle74349:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 3920      cycle 74339-74349
             > timeplate_1_0    110X100; //V3920 S27533 cycle 74350 | cycle74350:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 3921      cycle 74350
             > timeplate_1_0    110X100; //V3921 S27538 cycle 74351 | cycle74351:JTAG_TCK=0 | vector 3922      cycle 74351
             > timeplate_1_0    100X100; //V3922 S27544 cycle 74352 | cycle74352:JTAG_TCK=0 | vector 3923      cycle 74352
             > timeplate_1_0    100X100; //V3923 S27559 cycle 74353 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74353:JTAG_TCK=0 | vector 3924      cycle 74353
  Repeat 2   > timeplate_1_0    110X100; //V3924 S27564 cycle 74354-74355 | cycle74354-74355:JTAG_TCK=0 | vector 3925      cycle 74354-74355
  Repeat 2   > timeplate_1_0    100X100; //V3925 S27570 cycle 74356-74357 | cycle74356-74357:JTAG_TCK=0 | vector 3926      cycle 74356-74357
             > timeplate_1_0    100H100; //V3926 S27576 cycle 74358 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74358:JTAG_TCK=0 | vector 3927      cycle 74358
  Repeat 4   > timeplate_1_0    100L100; //V3927 S27581 cycle 74359-74362 | cycle74359-74362:JTAG_TCK=0 | vector 3928      cycle 74359-74362
             > timeplate_1_0    101L100; //V3928 S27586 cycle 74363 | cycle74363:JTAG_TCK=0 | vector 3929      cycle 74363
             > timeplate_1_0    100L100; //V3929 S27591 cycle 74364 | cycle74364:JTAG_TCK=0 | vector 3930      cycle 74364
             > timeplate_1_0    101L100; //V3930 S27596 cycle 74365 | cycle74365:JTAG_TCK=0 | vector 3931      cycle 74365
  Repeat 7   > timeplate_1_0    100L100; //V3931 S27601 cycle 74366-74372 | cycle74366-74372:JTAG_TCK=0 | vector 3932      cycle 74366-74372
             > timeplate_1_0    110L100; //V3932 S27606 cycle 74373 | cycle74373:JTAG_TCK=0 | vector 3933      cycle 74373
             > timeplate_1_0    110X100; //V3933 S27611 cycle 74374 | cycle74374:JTAG_TCK=0 | vector 3934      cycle 74374
             > timeplate_1_0    100X100; //V3934 S27617 cycle 74375 | cycle74375:JTAG_TCK=0 | vector 3935      cycle 74375
             > timeplate_1_0    100X100; //V3935 S27623 cycle 74376 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle74376:JTAG_TCK=0 | vector 3936      cycle 74376
             > timeplate_1_0    110X100; //V3936 S27628 cycle 74377 | cycle74377:JTAG_TCK=0 | vector 3937      cycle 74377
  Repeat 2   > timeplate_1_0    100X100; //V3937 S27633 cycle 74378-74379 | cycle74378-74379:JTAG_TCK=0 | vector 3938      cycle 74378-74379
  Repeat 17  > timeplate_1_0    100X100; //V3938 S27654 cycle 74380-74396 | cycle74380:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle74381:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle74382:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle74383:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle74384:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle74385:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle74386:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle74387:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle74388:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74389:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle74390:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle74391:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle74392:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74393:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle74394:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle74395:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle74396:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3939      cycle 74380-74396
             > timeplate_1_0    101X100; //V3939 S27659 cycle 74397 | cycle74397:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3940      cycle 74397
  Repeat 16  > timeplate_1_0    100X100; //V3940 S27679 cycle 74398-74413 | cycle74398:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74399:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74400:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74401:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74402:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74403:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74404:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74405:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle74406:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle74407:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74408:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74409:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74410:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74411:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74412:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74413:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3941      cycle 74398-74413
             > timeplate_1_0    110X100; //V3941 S27684 cycle 74414 | cycle74414:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3942      cycle 74414
             > timeplate_1_0    110X100; //V3942 S27689 cycle 74415 | cycle74415:JTAG_TCK=0 | vector 3943      cycle 74415
             > timeplate_1_0    100X100; //V3943 S27695 cycle 74416 | cycle74416:JTAG_TCK=0 | vector 3944      cycle 74416
  Repeat 20  > timeplate_1_0    100X100; //V3944 S27702 cycle 74417-74436 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle74417-74436:JTAG_TCK=0 | vector 3945      cycle 74417-74436
             > timeplate_1_0    100X100; //V3945 S27708 cycle 74437 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle74437:JTAG_TCK=0 | vector 3946      cycle 74437
             > timeplate_1_0    110X100; //V3946 S27713 cycle 74438 | cycle74438:JTAG_TCK=0 | vector 3947      cycle 74438
  Repeat 2   > timeplate_1_0    100X100; //V3947 S27718 cycle 74439-74440 | cycle74439-74440:JTAG_TCK=0 | vector 3948      cycle 74439-74440
             > timeplate_1_0    100X100; //V3948 S27723 cycle 74441 | cycle74441:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 3949      cycle 74441
  Repeat 4   > timeplate_1_0    100L100; //V3949 S27731 cycle 74442-74445 | cycle74442:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle74443:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle74444:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle74445:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 3950      cycle 74442-74445
  Repeat 2   > timeplate_1_0    100H100; //V3950 S27737 cycle 74446-74447 | cycle74446:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle74447:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3951      cycle 74446-74447
  Repeat 9   > timeplate_1_0    100L100; //V3951 S27750 cycle 74448-74456 | cycle74448:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle74449:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74450:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle74451:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle74452:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle74453:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74454:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle74455:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle74456:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3952      cycle 74448-74456
             > timeplate_1_0    100H100; //V3952 S27755 cycle 74457 | cycle74457:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3953      cycle 74457
             > timeplate_1_0    101H100; //V3953 S27760 cycle 74458 | cycle74458:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3954      cycle 74458
  Repeat 16  > timeplate_1_0    100L100; //V3954 S27780 cycle 74459-74474 | cycle74459:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74460:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74461:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74462:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74463:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74464:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74465:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74466:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle74467:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle74468:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74469:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74470:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74471:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74472:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74473:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74474:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3955      cycle 74459-74474
             > timeplate_1_0    110H100; //V3955 S27785 cycle 74475 | cycle74475:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3956      cycle 74475
             > timeplate_1_0    110X100; //V3956 S27790 cycle 74476 | cycle74476:JTAG_TCK=0 | vector 3957      cycle 74476
             > timeplate_1_0    100X100; //V3957 S27796 cycle 74477 | cycle74477:JTAG_TCK=0 | vector 3958      cycle 74477
             > timeplate_1_0    100X100; //V3958 S27811 cycle 74478 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74478:JTAG_TCK=0 | vector 3959      cycle 74478
  Repeat 2   > timeplate_1_0    110X100; //V3959 S27816 cycle 74479-74480 | cycle74479-74480:JTAG_TCK=0 | vector 3960      cycle 74479-74480
  Repeat 2   > timeplate_1_0    100X100; //V3960 S27822 cycle 74481-74482 | cycle74481-74482:JTAG_TCK=0 | vector 3961      cycle 74481-74482
             > timeplate_1_0    100H100; //V3961 S27828 cycle 74483 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74483:JTAG_TCK=0 | vector 3962      cycle 74483
  Repeat 4   > timeplate_1_0    100L100; //V3962 S27833 cycle 74484-74487 | cycle74484-74487:JTAG_TCK=0 | vector 3963      cycle 74484-74487
             > timeplate_1_0    101L100; //V3963 S27838 cycle 74488 | cycle74488:JTAG_TCK=0 | vector 3964      cycle 74488
             > timeplate_1_0    100L100; //V3964 S27843 cycle 74489 | cycle74489:JTAG_TCK=0 | vector 3965      cycle 74489
             > timeplate_1_0    101L100; //V3965 S27848 cycle 74490 | cycle74490:JTAG_TCK=0 | vector 3966      cycle 74490
  Repeat 7   > timeplate_1_0    100L100; //V3966 S27853 cycle 74491-74497 | cycle74491-74497:JTAG_TCK=0 | vector 3967      cycle 74491-74497
             > timeplate_1_0    110L100; //V3967 S27858 cycle 74498 | cycle74498:JTAG_TCK=0 | vector 3968      cycle 74498
             > timeplate_1_0    110X100; //V3968 S27863 cycle 74499 | cycle74499:JTAG_TCK=0 | vector 3969      cycle 74499
             > timeplate_1_0    100X100; //V3969 S27869 cycle 74500 | cycle74500:JTAG_TCK=0 | vector 3970      cycle 74500
             > timeplate_1_0    100X100; //V3970 S27875 cycle 74501 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle74501:JTAG_TCK=0 | vector 3971      cycle 74501
             > timeplate_1_0    110X100; //V3971 S27880 cycle 74502 | cycle74502:JTAG_TCK=0 | vector 3972      cycle 74502
  Repeat 2   > timeplate_1_0    100X100; //V3972 S27885 cycle 74503-74504 | cycle74503-74504:JTAG_TCK=0 | vector 3973      cycle 74503-74504
  Repeat 2   > timeplate_1_0    100X100; //V3973 S27891 cycle 74505-74506 | cycle74505:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle74506:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3974      cycle 74505-74506
             > timeplate_1_0    101X100; //V3974 S27896 cycle 74507 | cycle74507:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3975      cycle 74507
             > timeplate_1_0    100X100; //V3975 S27901 cycle 74508 | cycle74508:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3976      cycle 74508
  Repeat 2   > timeplate_1_0    101X100; //V3976 S27907 cycle 74509-74510 | cycle74509:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle74510:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3977      cycle 74509-74510
             > timeplate_1_0    100X100; //V3977 S27912 cycle 74511 | cycle74511:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 3978      cycle 74511
             > timeplate_1_0    101X100; //V3978 S27917 cycle 74512 | cycle74512:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 3979      cycle 74512
  Repeat 2   > timeplate_1_0    100X100; //V3979 S27923 cycle 74513-74514 | cycle74513:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74514:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 3980      cycle 74513-74514
             > timeplate_1_0    101X100; //V3980 S27928 cycle 74515 | cycle74515:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 3981      cycle 74515
             > timeplate_1_0    100X100; //V3981 S27933 cycle 74516 | cycle74516:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 3982      cycle 74516
  Repeat 2   > timeplate_1_0    101X100; //V3982 S27939 cycle 74517-74518 | cycle74517:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74518:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 3983      cycle 74517-74518
             > timeplate_1_0    100X100; //V3983 S27944 cycle 74519 | cycle74519:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 3984      cycle 74519
             > timeplate_1_0    101X100; //V3984 S27949 cycle 74520 | cycle74520:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 3985      cycle 74520
             > timeplate_1_0    100X100; //V3985 S27954 cycle 74521 | cycle74521:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 3986      cycle 74521
             > timeplate_1_0    101X100; //V3986 S27959 cycle 74522 | cycle74522:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 3987      cycle 74522
  Repeat 16  > timeplate_1_0    100X100; //V3987 S27979 cycle 74523-74538 | cycle74523:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74524:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74525:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74526:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74527:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74528:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74529:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74530:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle74531:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle74532:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74533:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74534:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74535:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74536:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74537:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74538:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 3988      cycle 74523-74538
             > timeplate_1_0    111X100; //V3988 S27984 cycle 74539 | cycle74539:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 3989      cycle 74539
             > timeplate_1_0    111X100; //V3989 S27989 cycle 74540 | cycle74540:JTAG_TCK=0 | vector 3990      cycle 74540
             > timeplate_1_0    101X100; //V3990 S27995 cycle 74541 | cycle74541:JTAG_TCK=0 | vector 3991      cycle 74541
  Repeat 20  > timeplate_1_0    101X100; //V3991 S28002 cycle 74542-74561 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle74542-74561:JTAG_TCK=0 | vector 3992      cycle 74542-74561
             > timeplate_1_0    101X100; //V3992 S28008 cycle 74562 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle74562:JTAG_TCK=0 | vector 3993      cycle 74562
             > timeplate_1_0    111X100; //V3993 S28013 cycle 74563 | cycle74563:JTAG_TCK=0 | vector 3994      cycle 74563
  Repeat 2   > timeplate_1_0    101X100; //V3994 S28018 cycle 74564-74565 | cycle74564-74565:JTAG_TCK=0 | vector 3995      cycle 74564-74565
  Repeat 2   > timeplate_1_0    100L100; //V3995 S28024 cycle 74566-74567 | cycle74566:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle74567:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 3996      cycle 74566-74567
             > timeplate_1_0    101H100; //V3996 S28029 cycle 74568 | cycle74568:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 3997      cycle 74568
             > timeplate_1_0    100L100; //V3997 S28034 cycle 74569 | cycle74569:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 3998      cycle 74569
  Repeat 2   > timeplate_1_0    101H100; //V3998 S28040 cycle 74570-74571 | cycle74570:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle74571:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 3999      cycle 74570-74571
             > timeplate_1_0    100L100; //V3999 S28045 cycle 74572 | cycle74572:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4000      cycle 74572
             > timeplate_1_0    101H100; //V4000 S28050 cycle 74573 | cycle74573:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4001      cycle 74573
  Repeat 2   > timeplate_1_0    100L100; //V4001 S28056 cycle 74574-74575 | cycle74574:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74575:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4002      cycle 74574-74575
             > timeplate_1_0    101H100; //V4002 S28061 cycle 74576 | cycle74576:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4003      cycle 74576
             > timeplate_1_0    100L100; //V4003 S28066 cycle 74577 | cycle74577:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4004      cycle 74577
  Repeat 2   > timeplate_1_0    101H100; //V4004 S28072 cycle 74578-74579 | cycle74578:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74579:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4005      cycle 74578-74579
             > timeplate_1_0    100L100; //V4005 S28077 cycle 74580 | cycle74580:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4006      cycle 74580
             > timeplate_1_0    101H100; //V4006 S28082 cycle 74581 | cycle74581:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4007      cycle 74581
             > timeplate_1_0    100L100; //V4007 S28087 cycle 74582 | cycle74582:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4008      cycle 74582
             > timeplate_1_0    101H100; //V4008 S28092 cycle 74583 | cycle74583:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4009      cycle 74583
  Repeat 16  > timeplate_1_0    100L100; //V4009 S28112 cycle 74584-74599 | cycle74584:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74585:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74586:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74587:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74588:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74589:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74590:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74591:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle74592:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle74593:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74594:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74595:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74596:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74597:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74598:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74599:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4010      cycle 74584-74599
             > timeplate_1_0    111H100; //V4010 S28117 cycle 74600 | cycle74600:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4011      cycle 74600
             > timeplate_1_0    111X100; //V4011 S28122 cycle 74601 | cycle74601:JTAG_TCK=0 | vector 4012      cycle 74601
             > timeplate_1_0    101X100; //V4012 S28128 cycle 74602 | cycle74602:JTAG_TCK=0 | vector 4013      cycle 74602
             > timeplate_1_0    101X100; //V4013 S28143 cycle 74603 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74603:JTAG_TCK=0 | vector 4014      cycle 74603
  Repeat 2   > timeplate_1_0    111X100; //V4014 S28148 cycle 74604-74605 | cycle74604-74605:JTAG_TCK=0 | vector 4015      cycle 74604-74605
  Repeat 2   > timeplate_1_0    101X100; //V4015 S28154 cycle 74606-74607 | cycle74606-74607:JTAG_TCK=0 | vector 4016      cycle 74606-74607
             > timeplate_1_0    100H100; //V4016 S28160 cycle 74608 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74608:JTAG_TCK=0 | vector 4017      cycle 74608
  Repeat 4   > timeplate_1_0    100L100; //V4017 S28165 cycle 74609-74612 | cycle74609-74612:JTAG_TCK=0 | vector 4018      cycle 74609-74612
             > timeplate_1_0    101L100; //V4018 S28170 cycle 74613 | cycle74613:JTAG_TCK=0 | vector 4019      cycle 74613
             > timeplate_1_0    100L100; //V4019 S28175 cycle 74614 | cycle74614:JTAG_TCK=0 | vector 4020      cycle 74614
             > timeplate_1_0    101L100; //V4020 S28180 cycle 74615 | cycle74615:JTAG_TCK=0 | vector 4021      cycle 74615
  Repeat 7   > timeplate_1_0    100L100; //V4021 S28185 cycle 74616-74622 | cycle74616-74622:JTAG_TCK=0 | vector 4022      cycle 74616-74622
             > timeplate_1_0    110L100; //V4022 S28190 cycle 74623 | cycle74623:JTAG_TCK=0 | vector 4023      cycle 74623
             > timeplate_1_0    110X100; //V4023 S28195 cycle 74624 | cycle74624:JTAG_TCK=0 | vector 4024      cycle 74624
             > timeplate_1_0    100X100; //V4024 S28201 cycle 74625 | cycle74625:JTAG_TCK=0 | vector 4025      cycle 74625
             > timeplate_1_0    100X100; //V4025 S28207 cycle 74626 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle74626:JTAG_TCK=0 | vector 4026      cycle 74626
             > timeplate_1_0    110X100; //V4026 S28212 cycle 74627 | cycle74627:JTAG_TCK=0 | vector 4027      cycle 74627
  Repeat 2   > timeplate_1_0    100X100; //V4027 S28217 cycle 74628-74629 | cycle74628-74629:JTAG_TCK=0 | vector 4028      cycle 74628-74629
  Repeat 17  > timeplate_1_0    100X100; //V4028 S28238 cycle 74630-74646 | cycle74630:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle74631:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle74632:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle74633:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle74634:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle74635:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle74636:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle74637:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle74638:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74639:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle74640:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle74641:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle74642:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74643:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle74644:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle74645:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle74646:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4029      cycle 74630-74646
             > timeplate_1_0    101X100; //V4029 S28243 cycle 74647 | cycle74647:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4030      cycle 74647
  Repeat 16  > timeplate_1_0    100X100; //V4030 S28263 cycle 74648-74663 | cycle74648:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74649:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74650:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74651:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74652:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74653:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74654:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74655:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle74656:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle74657:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74658:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74659:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74660:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74661:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74662:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74663:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4031      cycle 74648-74663
             > timeplate_1_0    110X100; //V4031 S28268 cycle 74664 | cycle74664:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4032      cycle 74664
             > timeplate_1_0    110X100; //V4032 S28273 cycle 74665 | cycle74665:JTAG_TCK=0 | vector 4033      cycle 74665
             > timeplate_1_0    100X100; //V4033 S28279 cycle 74666 | cycle74666:JTAG_TCK=0 | vector 4034      cycle 74666
  Repeat 20  > timeplate_1_0    100X100; //V4034 S28286 cycle 74667-74686 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle74667-74686:JTAG_TCK=0 | vector 4035      cycle 74667-74686
             > timeplate_1_0    100X100; //V4035 S28292 cycle 74687 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle74687:JTAG_TCK=0 | vector 4036      cycle 74687
             > timeplate_1_0    110X100; //V4036 S28297 cycle 74688 | cycle74688:JTAG_TCK=0 | vector 4037      cycle 74688
  Repeat 2   > timeplate_1_0    100X100; //V4037 S28302 cycle 74689-74690 | cycle74689-74690:JTAG_TCK=0 | vector 4038      cycle 74689-74690
             > timeplate_1_0    100X100; //V4038 S28307 cycle 74691 | cycle74691:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 4039      cycle 74691
             > timeplate_1_0    100L100; //V4039 S28312 cycle 74692 | cycle74692:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4040      cycle 74692
             > timeplate_1_0    100H100; //V4040 S28317 cycle 74693 | cycle74693:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4041      cycle 74693
             > timeplate_1_0    100L100; //V4041 S28322 cycle 74694 | cycle74694:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4042      cycle 74694
  Repeat 2   > timeplate_1_0    100H100; //V4042 S28328 cycle 74695-74696 | cycle74695:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle74696:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4043      cycle 74695-74696
             > timeplate_1_0    100L100; //V4043 S28333 cycle 74697 | cycle74697:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4044      cycle 74697
             > timeplate_1_0    100H100; //V4044 S28338 cycle 74698 | cycle74698:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4045      cycle 74698
  Repeat 2   > timeplate_1_0    100L100; //V4045 S28344 cycle 74699-74700 | cycle74699:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74700:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4046      cycle 74699-74700
             > timeplate_1_0    100H100; //V4046 S28349 cycle 74701 | cycle74701:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4047      cycle 74701
             > timeplate_1_0    100L100; //V4047 S28354 cycle 74702 | cycle74702:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4048      cycle 74702
  Repeat 2   > timeplate_1_0    100H100; //V4048 S28360 cycle 74703-74704 | cycle74703:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74704:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4049      cycle 74703-74704
             > timeplate_1_0    100L100; //V4049 S28365 cycle 74705 | cycle74705:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4050      cycle 74705
             > timeplate_1_0    100H100; //V4050 S28370 cycle 74706 | cycle74706:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4051      cycle 74706
             > timeplate_1_0    100L100; //V4051 S28375 cycle 74707 | cycle74707:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4052      cycle 74707
             > timeplate_1_0    101H100; //V4052 S28380 cycle 74708 | cycle74708:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4053      cycle 74708
  Repeat 16  > timeplate_1_0    100L100; //V4053 S28400 cycle 74709-74724 | cycle74709:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74710:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74711:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74712:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74713:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74714:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74715:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74716:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle74717:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle74718:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74719:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74720:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74721:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74722:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74723:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74724:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4054      cycle 74709-74724
             > timeplate_1_0    110H100; //V4054 S28405 cycle 74725 | cycle74725:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4055      cycle 74725
             > timeplate_1_0    110X100; //V4055 S28410 cycle 74726 | cycle74726:JTAG_TCK=0 | vector 4056      cycle 74726
             > timeplate_1_0    100X100; //V4056 S28416 cycle 74727 | cycle74727:JTAG_TCK=0 | vector 4057      cycle 74727
             > timeplate_1_0    100X100; //V4057 S28431 cycle 74728 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74728:JTAG_TCK=0 | vector 4058      cycle 74728
  Repeat 2   > timeplate_1_0    110X100; //V4058 S28436 cycle 74729-74730 | cycle74729-74730:JTAG_TCK=0 | vector 4059      cycle 74729-74730
  Repeat 2   > timeplate_1_0    100X100; //V4059 S28442 cycle 74731-74732 | cycle74731-74732:JTAG_TCK=0 | vector 4060      cycle 74731-74732
             > timeplate_1_0    100H100; //V4060 S28448 cycle 74733 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74733:JTAG_TCK=0 | vector 4061      cycle 74733
  Repeat 4   > timeplate_1_0    100L100; //V4061 S28453 cycle 74734-74737 | cycle74734-74737:JTAG_TCK=0 | vector 4062      cycle 74734-74737
             > timeplate_1_0    101L100; //V4062 S28458 cycle 74738 | cycle74738:JTAG_TCK=0 | vector 4063      cycle 74738
             > timeplate_1_0    100L100; //V4063 S28463 cycle 74739 | cycle74739:JTAG_TCK=0 | vector 4064      cycle 74739
             > timeplate_1_0    101L100; //V4064 S28468 cycle 74740 | cycle74740:JTAG_TCK=0 | vector 4065      cycle 74740
  Repeat 7   > timeplate_1_0    100L100; //V4065 S28473 cycle 74741-74747 | cycle74741-74747:JTAG_TCK=0 | vector 4066      cycle 74741-74747
             > timeplate_1_0    110L100; //V4066 S28478 cycle 74748 | cycle74748:JTAG_TCK=0 | vector 4067      cycle 74748
             > timeplate_1_0    110X100; //V4067 S28483 cycle 74749 | cycle74749:JTAG_TCK=0 | vector 4068      cycle 74749
             > timeplate_1_0    100X100; //V4068 S28489 cycle 74750 | cycle74750:JTAG_TCK=0 | vector 4069      cycle 74750
             > timeplate_1_0    100X100; //V4069 S28495 cycle 74751 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle74751:JTAG_TCK=0 | vector 4070      cycle 74751
             > timeplate_1_0    110X100; //V4070 S28500 cycle 74752 | cycle74752:JTAG_TCK=0 | vector 4071      cycle 74752
  Repeat 2   > timeplate_1_0    100X100; //V4071 S28505 cycle 74753-74754 | cycle74753-74754:JTAG_TCK=0 | vector 4072      cycle 74753-74754
  Repeat 5   > timeplate_1_0    100X100; //V4072 S28514 cycle 74755-74759 | cycle74755:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle74756:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle74757:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle74758:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle74759:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4073      cycle 74755-74759
  Repeat 2   > timeplate_1_0    101X100; //V4073 S28520 cycle 74760-74761 | cycle74760:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle74761:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4074      cycle 74760-74761
  Repeat 9   > timeplate_1_0    100X100; //V4074 S28533 cycle 74762-74770 | cycle74762:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle74763:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74764:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle74765:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle74766:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle74767:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74768:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle74769:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle74770:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4075      cycle 74762-74770
  Repeat 2   > timeplate_1_0    101X100; //V4075 S28539 cycle 74771-74772 | cycle74771:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle74772:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4076      cycle 74771-74772
  Repeat 16  > timeplate_1_0    100X100; //V4076 S28559 cycle 74773-74788 | cycle74773:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74774:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74775:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74776:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74777:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74778:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74779:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74780:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle74781:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle74782:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74783:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74784:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74785:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74786:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74787:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74788:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4077      cycle 74773-74788
             > timeplate_1_0    111X100; //V4077 S28564 cycle 74789 | cycle74789:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4078      cycle 74789
             > timeplate_1_0    111X100; //V4078 S28569 cycle 74790 | cycle74790:JTAG_TCK=0 | vector 4079      cycle 74790
             > timeplate_1_0    101X100; //V4079 S28575 cycle 74791 | cycle74791:JTAG_TCK=0 | vector 4080      cycle 74791
  Repeat 20  > timeplate_1_0    101X100; //V4080 S28582 cycle 74792-74811 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle74792-74811:JTAG_TCK=0 | vector 4081      cycle 74792-74811
             > timeplate_1_0    101X100; //V4081 S28588 cycle 74812 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle74812:JTAG_TCK=0 | vector 4082      cycle 74812
             > timeplate_1_0    111X100; //V4082 S28593 cycle 74813 | cycle74813:JTAG_TCK=0 | vector 4083      cycle 74813
  Repeat 2   > timeplate_1_0    101X100; //V4083 S28598 cycle 74814-74815 | cycle74814-74815:JTAG_TCK=0 | vector 4084      cycle 74814-74815
  Repeat 5   > timeplate_1_0    100L100; //V4084 S28607 cycle 74816-74820 | cycle74816:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle74817:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle74818:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle74819:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle74820:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4085      cycle 74816-74820
  Repeat 2   > timeplate_1_0    101H100; //V4085 S28613 cycle 74821-74822 | cycle74821:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle74822:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4086      cycle 74821-74822
  Repeat 9   > timeplate_1_0    100L100; //V4086 S28626 cycle 74823-74831 | cycle74823:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle74824:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74825:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle74826:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle74827:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle74828:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74829:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle74830:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle74831:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4087      cycle 74823-74831
  Repeat 2   > timeplate_1_0    101H100; //V4087 S28632 cycle 74832-74833 | cycle74832:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle74833:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4088      cycle 74832-74833
  Repeat 16  > timeplate_1_0    100L100; //V4088 S28652 cycle 74834-74849 | cycle74834:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74835:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74836:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74837:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74838:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74839:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74840:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74841:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle74842:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle74843:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle74844:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle74845:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle74846:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle74847:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle74848:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle74849:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4089      cycle 74834-74849
             > timeplate_1_0    111H100; //V4089 S28657 cycle 74850 | cycle74850:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4090      cycle 74850
             > timeplate_1_0    111X100; //V4090 S28662 cycle 74851 | cycle74851:JTAG_TCK=0 | vector 4091      cycle 74851
             > timeplate_1_0    101X100; //V4091 S28668 cycle 74852 | cycle74852:JTAG_TCK=0 | vector 4092      cycle 74852
             > timeplate_1_0    101X100; //V4092 S28683 cycle 74853 | select H30 hilink wr sds9 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000000001000000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000000001000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle74853:JTAG_TCK=0 | vector 4093      cycle 74853
  Repeat 2   > timeplate_1_0    111X100; //V4093 S28688 cycle 74854-74855 | cycle74854-74855:JTAG_TCK=0 | vector 4094      cycle 74854-74855
  Repeat 2   > timeplate_1_0    101X100; //V4094 S28694 cycle 74856-74857 | cycle74856-74857:JTAG_TCK=0 | vector 4095      cycle 74856-74857
             > timeplate_1_0    101H100; //V4095 S28700 cycle 74858 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle74858:JTAG_TCK=0 | vector 4096      cycle 74858
  Repeat 4   > timeplate_1_0    100L100; //V4096 S28705 cycle 74859-74862 | cycle74859-74862:JTAG_TCK=0 | vector 4097      cycle 74859-74862
             > timeplate_1_0    101L100; //V4097 S28710 cycle 74863 | cycle74863:JTAG_TCK=0 | vector 4098      cycle 74863
             > timeplate_1_0    100L100; //V4098 S28715 cycle 74864 | cycle74864:JTAG_TCK=0 | vector 4099      cycle 74864
             > timeplate_1_0    101L100; //V4099 S28720 cycle 74865 | cycle74865:JTAG_TCK=0 | vector 4100      cycle 74865
  Repeat 7   > timeplate_1_0    100L100; //V4100 S28725 cycle 74866-74872 | cycle74866-74872:JTAG_TCK=0 | vector 4101      cycle 74866-74872
             > timeplate_1_0    110L100; //V4101 S28730 cycle 74873 | cycle74873:JTAG_TCK=0 | vector 4102      cycle 74873
             > timeplate_1_0    110X100; //V4102 S28735 cycle 74874 | cycle74874:JTAG_TCK=0 | vector 4103      cycle 74874
             > timeplate_1_0    100X100; //V4103 S28741 cycle 74875 | cycle74875:JTAG_TCK=0 | vector 4104      cycle 74875
             > timeplate_1_0    100X100; //V4104 S28747 cycle 74876 | Shift hilinkwr_select(InData=00000000001000000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle74876:JTAG_TCK=0 | vector 4105      cycle 74876
             > timeplate_1_0    110X100; //V4105 S28752 cycle 74877 | cycle74877:JTAG_TCK=0 | vector 4106      cycle 74877
  Repeat 2   > timeplate_1_0    100X100; //V4106 S28757 cycle 74878-74879 | cycle74878-74879:JTAG_TCK=0 | vector 4107      cycle 74878-74879
  Repeat 9   > timeplate_1_0    100X100; //V4107 S28770 cycle 74880-74888 | cycle74880:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle74881:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle74882:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle74883:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle74884:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle74885:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle74886:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle74887:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle74888:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | vector 4108      cycle 74880-74888
             > timeplate_1_0    101X100; //V4108 S28775 cycle 74889 | cycle74889:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | vector 4109      cycle 74889
  Repeat 9   > timeplate_1_0    100X100; //V4109 S28788 cycle 74890-74898 | cycle74890:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle74891:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle74892:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle74893:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle74894:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle74895:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle74896:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle74897:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle74898:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 4110      cycle 74890-74898
             > timeplate_1_0    110X100; //V4110 S28793 cycle 74899 | cycle74899:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 4111      cycle 74899
             > timeplate_1_0    110X100; //V4111 S28798 cycle 74900 | cycle74900:JTAG_TCK=0 | vector 4112      cycle 74900
             > timeplate_1_0    100X100; //V4112 S28804 cycle 74901 | cycle74901:JTAG_TCK=0 | vector 4113      cycle 74901
             > timeplate_1_0    100X100; //V4113 S28822 cycle 74902 | Start of U_SRD4B_8 CSR RWR | select hilink tdo , hilink_index=9 , sds9_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000001001 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000001001,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle74902:JTAG_TCK=0 | vector 4114      cycle 74902
  Repeat 2   > timeplate_1_0    110X100; //V4114 S28827 cycle 74903-74904 | cycle74903-74904:JTAG_TCK=0 | vector 4115      cycle 74903-74904
  Repeat 2   > timeplate_1_0    100X100; //V4115 S28833 cycle 74905-74906 | cycle74905-74906:JTAG_TCK=0 | vector 4116      cycle 74905-74906
             > timeplate_1_0    101H100; //V4116 S28839 cycle 74907 | shift in instruction(hilink_index=0000000010011101)! | cycle74907:JTAG_TCK=0 | vector 4117      cycle 74907
             > timeplate_1_0    100L100; //V4117 S28844 cycle 74908 | cycle74908:JTAG_TCK=0 | vector 4118      cycle 74908
  Repeat 3   > timeplate_1_0    101L100; //V4118 S28849 cycle 74909-74911 | cycle74909-74911:JTAG_TCK=0 | vector 4119      cycle 74909-74911
  Repeat 2   > timeplate_1_0    100L100; //V4119 S28854 cycle 74912-74913 | cycle74912-74913:JTAG_TCK=0 | vector 4120      cycle 74912-74913
             > timeplate_1_0    101L100; //V4120 S28859 cycle 74914 | cycle74914:JTAG_TCK=0 | vector 4121      cycle 74914
  Repeat 7   > timeplate_1_0    100L100; //V4121 S28864 cycle 74915-74921 | cycle74915-74921:JTAG_TCK=0 | vector 4122      cycle 74915-74921
             > timeplate_1_0    110L100; //V4122 S28869 cycle 74922 | cycle74922:JTAG_TCK=0 | vector 4123      cycle 74922
             > timeplate_1_0    110X100; //V4123 S28874 cycle 74923 | cycle74923:JTAG_TCK=0 | vector 4124      cycle 74923
             > timeplate_1_0    100X100; //V4124 S28880 cycle 74924 | cycle74924:JTAG_TCK=0 | vector 4125      cycle 74924
             > timeplate_1_0    100X100; //V4125 S28886 cycle 74925 | Shift hilink_index(InData=0000000000001001, OutData=xxxxxxxxxxxxxxxx)! | cycle74925:JTAG_TCK=0 | vector 4126      cycle 74925
             > timeplate_1_0    110X100; //V4126 S28891 cycle 74926 | cycle74926:JTAG_TCK=0 | vector 4127      cycle 74926
  Repeat 2   > timeplate_1_0    100X100; //V4127 S28896 cycle 74927-74928 | cycle74927-74928:JTAG_TCK=0 | vector 4128      cycle 74927-74928
             > timeplate_1_0    101X100; //V4128 S28901 cycle 74929 | cycle74929:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | vector 4129      cycle 74929
  Repeat 2   > timeplate_1_0    100X100; //V4129 S28907 cycle 74930-74931 | cycle74930:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | cycle74931:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | vector 4130      cycle 74930-74931
             > timeplate_1_0    101X100; //V4130 S28912 cycle 74932 | cycle74932:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | vector 4131      cycle 74932
  Repeat 11  > timeplate_1_0    100X100; //V4131 S28927 cycle 74933-74943 | cycle74933:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle74934:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle74935:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle74936:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle74937:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle74938:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle74939:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle74940:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle74941:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle74942:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle74943:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 4132      cycle 74933-74943
             > timeplate_1_0    110X100; //V4132 S28932 cycle 74944 | cycle74944:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 4133      cycle 74944
             > timeplate_1_0    110X100; //V4133 S28937 cycle 74945 | cycle74945:JTAG_TCK=0 | vector 4134      cycle 74945
             > timeplate_1_0    100X100; //V4134 S28943 cycle 74946 | cycle74946:JTAG_TCK=0 | vector 4135      cycle 74946
             > timeplate_1_0    100X100; //V4135 S28958 cycle 74947 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74947:JTAG_TCK=0 | vector 4136      cycle 74947
  Repeat 2   > timeplate_1_0    110X100; //V4136 S28963 cycle 74948-74949 | cycle74948-74949:JTAG_TCK=0 | vector 4137      cycle 74948-74949
  Repeat 2   > timeplate_1_0    100X100; //V4137 S28969 cycle 74950-74951 | cycle74950-74951:JTAG_TCK=0 | vector 4138      cycle 74950-74951
             > timeplate_1_0    100H100; //V4138 S28975 cycle 74952 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle74952:JTAG_TCK=0 | vector 4139      cycle 74952
  Repeat 4   > timeplate_1_0    100L100; //V4139 S28980 cycle 74953-74956 | cycle74953-74956:JTAG_TCK=0 | vector 4140      cycle 74953-74956
             > timeplate_1_0    101L100; //V4140 S28985 cycle 74957 | cycle74957:JTAG_TCK=0 | vector 4141      cycle 74957
             > timeplate_1_0    100L100; //V4141 S28990 cycle 74958 | cycle74958:JTAG_TCK=0 | vector 4142      cycle 74958
             > timeplate_1_0    101L100; //V4142 S28995 cycle 74959 | cycle74959:JTAG_TCK=0 | vector 4143      cycle 74959
  Repeat 7   > timeplate_1_0    100L100; //V4143 S29000 cycle 74960-74966 | cycle74960-74966:JTAG_TCK=0 | vector 4144      cycle 74960-74966
             > timeplate_1_0    110L100; //V4144 S29005 cycle 74967 | cycle74967:JTAG_TCK=0 | vector 4145      cycle 74967
             > timeplate_1_0    110X100; //V4145 S29010 cycle 74968 | cycle74968:JTAG_TCK=0 | vector 4146      cycle 74968
             > timeplate_1_0    100X100; //V4146 S29016 cycle 74969 | cycle74969:JTAG_TCK=0 | vector 4147      cycle 74969
             > timeplate_1_0    100X100; //V4147 S29022 cycle 74970 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle74970:JTAG_TCK=0 | vector 4148      cycle 74970
             > timeplate_1_0    110X100; //V4148 S29027 cycle 74971 | cycle74971:JTAG_TCK=0 | vector 4149      cycle 74971
  Repeat 2   > timeplate_1_0    100X100; //V4149 S29032 cycle 74972-74973 | cycle74972-74973:JTAG_TCK=0 | vector 4150      cycle 74972-74973
  Repeat 17  > timeplate_1_0    100X100; //V4150 S29053 cycle 74974-74990 | cycle74974:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle74975:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle74976:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle74977:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle74978:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle74979:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle74980:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle74981:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle74982:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle74983:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle74984:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle74985:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle74986:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle74987:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle74988:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle74989:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle74990:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4151      cycle 74974-74990
             > timeplate_1_0    101X100; //V4151 S29058 cycle 74991 | cycle74991:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4152      cycle 74991
  Repeat 16  > timeplate_1_0    100X100; //V4152 S29078 cycle 74992-75007 | cycle74992:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle74993:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle74994:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle74995:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle74996:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle74997:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle74998:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle74999:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75000:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75001:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75002:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75003:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75004:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75005:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75006:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75007:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4153      cycle 74992-75007
             > timeplate_1_0    110X100; //V4153 S29083 cycle 75008 | cycle75008:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4154      cycle 75008
             > timeplate_1_0    110X100; //V4154 S29088 cycle 75009 | cycle75009:JTAG_TCK=0 | vector 4155      cycle 75009
             > timeplate_1_0    100X100; //V4155 S29094 cycle 75010 | cycle75010:JTAG_TCK=0 | vector 4156      cycle 75010
  Repeat 20  > timeplate_1_0    100X100; //V4156 S29101 cycle 75011-75030 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle75011-75030:JTAG_TCK=0 | vector 4157      cycle 75011-75030
             > timeplate_1_0    100X100; //V4157 S29107 cycle 75031 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle75031:JTAG_TCK=0 | vector 4158      cycle 75031
             > timeplate_1_0    110X100; //V4158 S29112 cycle 75032 | cycle75032:JTAG_TCK=0 | vector 4159      cycle 75032
  Repeat 2   > timeplate_1_0    100X100; //V4159 S29117 cycle 75033-75034 | cycle75033-75034:JTAG_TCK=0 | vector 4160      cycle 75033-75034
             > timeplate_1_0    100X100; //V4160 S29122 cycle 75035 | cycle75035:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 4161      cycle 75035
  Repeat 4   > timeplate_1_0    100L100; //V4161 S29130 cycle 75036-75039 | cycle75036:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle75037:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle75038:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle75039:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4162      cycle 75036-75039
  Repeat 2   > timeplate_1_0    100H100; //V4162 S29136 cycle 75040-75041 | cycle75040:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle75041:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4163      cycle 75040-75041
  Repeat 9   > timeplate_1_0    100L100; //V4163 S29149 cycle 75042-75050 | cycle75042:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle75043:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75044:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle75045:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle75046:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle75047:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75048:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle75049:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle75050:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4164      cycle 75042-75050
             > timeplate_1_0    100H100; //V4164 S29154 cycle 75051 | cycle75051:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4165      cycle 75051
             > timeplate_1_0    101H100; //V4165 S29159 cycle 75052 | cycle75052:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4166      cycle 75052
  Repeat 16  > timeplate_1_0    100L100; //V4166 S29179 cycle 75053-75068 | cycle75053:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75054:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75055:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75056:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75057:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75058:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75059:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75060:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75061:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75062:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75063:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75064:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75065:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75066:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75067:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75068:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4167      cycle 75053-75068
             > timeplate_1_0    110H100; //V4167 S29184 cycle 75069 | cycle75069:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4168      cycle 75069
             > timeplate_1_0    110X100; //V4168 S29189 cycle 75070 | cycle75070:JTAG_TCK=0 | vector 4169      cycle 75070
             > timeplate_1_0    100X100; //V4169 S29195 cycle 75071 | cycle75071:JTAG_TCK=0 | vector 4170      cycle 75071
             > timeplate_1_0    100X100; //V4170 S29210 cycle 75072 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75072:JTAG_TCK=0 | vector 4171      cycle 75072
  Repeat 2   > timeplate_1_0    110X100; //V4171 S29215 cycle 75073-75074 | cycle75073-75074:JTAG_TCK=0 | vector 4172      cycle 75073-75074
  Repeat 2   > timeplate_1_0    100X100; //V4172 S29221 cycle 75075-75076 | cycle75075-75076:JTAG_TCK=0 | vector 4173      cycle 75075-75076
             > timeplate_1_0    100H100; //V4173 S29227 cycle 75077 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75077:JTAG_TCK=0 | vector 4174      cycle 75077
  Repeat 4   > timeplate_1_0    100L100; //V4174 S29232 cycle 75078-75081 | cycle75078-75081:JTAG_TCK=0 | vector 4175      cycle 75078-75081
             > timeplate_1_0    101L100; //V4175 S29237 cycle 75082 | cycle75082:JTAG_TCK=0 | vector 4176      cycle 75082
             > timeplate_1_0    100L100; //V4176 S29242 cycle 75083 | cycle75083:JTAG_TCK=0 | vector 4177      cycle 75083
             > timeplate_1_0    101L100; //V4177 S29247 cycle 75084 | cycle75084:JTAG_TCK=0 | vector 4178      cycle 75084
  Repeat 7   > timeplate_1_0    100L100; //V4178 S29252 cycle 75085-75091 | cycle75085-75091:JTAG_TCK=0 | vector 4179      cycle 75085-75091
             > timeplate_1_0    110L100; //V4179 S29257 cycle 75092 | cycle75092:JTAG_TCK=0 | vector 4180      cycle 75092
             > timeplate_1_0    110X100; //V4180 S29262 cycle 75093 | cycle75093:JTAG_TCK=0 | vector 4181      cycle 75093
             > timeplate_1_0    100X100; //V4181 S29268 cycle 75094 | cycle75094:JTAG_TCK=0 | vector 4182      cycle 75094
             > timeplate_1_0    100X100; //V4182 S29274 cycle 75095 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle75095:JTAG_TCK=0 | vector 4183      cycle 75095
             > timeplate_1_0    110X100; //V4183 S29279 cycle 75096 | cycle75096:JTAG_TCK=0 | vector 4184      cycle 75096
  Repeat 2   > timeplate_1_0    100X100; //V4184 S29284 cycle 75097-75098 | cycle75097-75098:JTAG_TCK=0 | vector 4185      cycle 75097-75098
  Repeat 2   > timeplate_1_0    100X100; //V4185 S29290 cycle 75099-75100 | cycle75099:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle75100:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4186      cycle 75099-75100
             > timeplate_1_0    101X100; //V4186 S29295 cycle 75101 | cycle75101:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4187      cycle 75101
             > timeplate_1_0    100X100; //V4187 S29300 cycle 75102 | cycle75102:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4188      cycle 75102
  Repeat 2   > timeplate_1_0    101X100; //V4188 S29306 cycle 75103-75104 | cycle75103:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle75104:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4189      cycle 75103-75104
             > timeplate_1_0    100X100; //V4189 S29311 cycle 75105 | cycle75105:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4190      cycle 75105
             > timeplate_1_0    101X100; //V4190 S29316 cycle 75106 | cycle75106:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4191      cycle 75106
  Repeat 2   > timeplate_1_0    100X100; //V4191 S29322 cycle 75107-75108 | cycle75107:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75108:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4192      cycle 75107-75108
             > timeplate_1_0    101X100; //V4192 S29327 cycle 75109 | cycle75109:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4193      cycle 75109
             > timeplate_1_0    100X100; //V4193 S29332 cycle 75110 | cycle75110:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4194      cycle 75110
  Repeat 2   > timeplate_1_0    101X100; //V4194 S29338 cycle 75111-75112 | cycle75111:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75112:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4195      cycle 75111-75112
             > timeplate_1_0    100X100; //V4195 S29343 cycle 75113 | cycle75113:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4196      cycle 75113
             > timeplate_1_0    101X100; //V4196 S29348 cycle 75114 | cycle75114:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4197      cycle 75114
             > timeplate_1_0    100X100; //V4197 S29353 cycle 75115 | cycle75115:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4198      cycle 75115
             > timeplate_1_0    101X100; //V4198 S29358 cycle 75116 | cycle75116:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4199      cycle 75116
  Repeat 16  > timeplate_1_0    100X100; //V4199 S29378 cycle 75117-75132 | cycle75117:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75118:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75119:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75120:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75121:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75122:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75123:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75124:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75125:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75126:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75127:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75128:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75129:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75130:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75131:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75132:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4200      cycle 75117-75132
             > timeplate_1_0    111X100; //V4200 S29383 cycle 75133 | cycle75133:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4201      cycle 75133
             > timeplate_1_0    111X100; //V4201 S29388 cycle 75134 | cycle75134:JTAG_TCK=0 | vector 4202      cycle 75134
             > timeplate_1_0    101X100; //V4202 S29394 cycle 75135 | cycle75135:JTAG_TCK=0 | vector 4203      cycle 75135
  Repeat 20  > timeplate_1_0    101X100; //V4203 S29401 cycle 75136-75155 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle75136-75155:JTAG_TCK=0 | vector 4204      cycle 75136-75155
             > timeplate_1_0    101X100; //V4204 S29407 cycle 75156 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle75156:JTAG_TCK=0 | vector 4205      cycle 75156
             > timeplate_1_0    111X100; //V4205 S29412 cycle 75157 | cycle75157:JTAG_TCK=0 | vector 4206      cycle 75157
  Repeat 2   > timeplate_1_0    101X100; //V4206 S29417 cycle 75158-75159 | cycle75158-75159:JTAG_TCK=0 | vector 4207      cycle 75158-75159
  Repeat 2   > timeplate_1_0    100L100; //V4207 S29423 cycle 75160-75161 | cycle75160:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle75161:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4208      cycle 75160-75161
             > timeplate_1_0    101H100; //V4208 S29428 cycle 75162 | cycle75162:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4209      cycle 75162
             > timeplate_1_0    100L100; //V4209 S29433 cycle 75163 | cycle75163:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4210      cycle 75163
  Repeat 2   > timeplate_1_0    101H100; //V4210 S29439 cycle 75164-75165 | cycle75164:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle75165:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4211      cycle 75164-75165
             > timeplate_1_0    100L100; //V4211 S29444 cycle 75166 | cycle75166:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4212      cycle 75166
             > timeplate_1_0    101H100; //V4212 S29449 cycle 75167 | cycle75167:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4213      cycle 75167
  Repeat 2   > timeplate_1_0    100L100; //V4213 S29455 cycle 75168-75169 | cycle75168:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75169:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4214      cycle 75168-75169
             > timeplate_1_0    101H100; //V4214 S29460 cycle 75170 | cycle75170:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4215      cycle 75170
             > timeplate_1_0    100L100; //V4215 S29465 cycle 75171 | cycle75171:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4216      cycle 75171
  Repeat 2   > timeplate_1_0    101H100; //V4216 S29471 cycle 75172-75173 | cycle75172:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75173:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4217      cycle 75172-75173
             > timeplate_1_0    100L100; //V4217 S29476 cycle 75174 | cycle75174:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4218      cycle 75174
             > timeplate_1_0    101H100; //V4218 S29481 cycle 75175 | cycle75175:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4219      cycle 75175
             > timeplate_1_0    100L100; //V4219 S29486 cycle 75176 | cycle75176:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4220      cycle 75176
             > timeplate_1_0    101H100; //V4220 S29491 cycle 75177 | cycle75177:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4221      cycle 75177
  Repeat 16  > timeplate_1_0    100L100; //V4221 S29511 cycle 75178-75193 | cycle75178:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75179:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75180:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75181:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75182:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75183:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75184:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75185:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75186:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75187:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75188:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75189:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75190:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75191:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75192:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75193:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4222      cycle 75178-75193
             > timeplate_1_0    111H100; //V4222 S29516 cycle 75194 | cycle75194:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4223      cycle 75194
             > timeplate_1_0    111X100; //V4223 S29521 cycle 75195 | cycle75195:JTAG_TCK=0 | vector 4224      cycle 75195
             > timeplate_1_0    101X100; //V4224 S29527 cycle 75196 | cycle75196:JTAG_TCK=0 | vector 4225      cycle 75196
             > timeplate_1_0    101X100; //V4225 S29542 cycle 75197 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75197:JTAG_TCK=0 | vector 4226      cycle 75197
  Repeat 2   > timeplate_1_0    111X100; //V4226 S29547 cycle 75198-75199 | cycle75198-75199:JTAG_TCK=0 | vector 4227      cycle 75198-75199
  Repeat 2   > timeplate_1_0    101X100; //V4227 S29553 cycle 75200-75201 | cycle75200-75201:JTAG_TCK=0 | vector 4228      cycle 75200-75201
             > timeplate_1_0    100H100; //V4228 S29559 cycle 75202 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75202:JTAG_TCK=0 | vector 4229      cycle 75202
  Repeat 4   > timeplate_1_0    100L100; //V4229 S29564 cycle 75203-75206 | cycle75203-75206:JTAG_TCK=0 | vector 4230      cycle 75203-75206
             > timeplate_1_0    101L100; //V4230 S29569 cycle 75207 | cycle75207:JTAG_TCK=0 | vector 4231      cycle 75207
             > timeplate_1_0    100L100; //V4231 S29574 cycle 75208 | cycle75208:JTAG_TCK=0 | vector 4232      cycle 75208
             > timeplate_1_0    101L100; //V4232 S29579 cycle 75209 | cycle75209:JTAG_TCK=0 | vector 4233      cycle 75209
  Repeat 7   > timeplate_1_0    100L100; //V4233 S29584 cycle 75210-75216 | cycle75210-75216:JTAG_TCK=0 | vector 4234      cycle 75210-75216
             > timeplate_1_0    110L100; //V4234 S29589 cycle 75217 | cycle75217:JTAG_TCK=0 | vector 4235      cycle 75217
             > timeplate_1_0    110X100; //V4235 S29594 cycle 75218 | cycle75218:JTAG_TCK=0 | vector 4236      cycle 75218
             > timeplate_1_0    100X100; //V4236 S29600 cycle 75219 | cycle75219:JTAG_TCK=0 | vector 4237      cycle 75219
             > timeplate_1_0    100X100; //V4237 S29606 cycle 75220 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle75220:JTAG_TCK=0 | vector 4238      cycle 75220
             > timeplate_1_0    110X100; //V4238 S29611 cycle 75221 | cycle75221:JTAG_TCK=0 | vector 4239      cycle 75221
  Repeat 2   > timeplate_1_0    100X100; //V4239 S29616 cycle 75222-75223 | cycle75222-75223:JTAG_TCK=0 | vector 4240      cycle 75222-75223
  Repeat 17  > timeplate_1_0    100X100; //V4240 S29637 cycle 75224-75240 | cycle75224:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle75225:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle75226:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle75227:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle75228:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle75229:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle75230:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle75231:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle75232:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75233:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle75234:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle75235:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle75236:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75237:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle75238:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle75239:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle75240:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4241      cycle 75224-75240
             > timeplate_1_0    101X100; //V4241 S29642 cycle 75241 | cycle75241:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4242      cycle 75241
  Repeat 16  > timeplate_1_0    100X100; //V4242 S29662 cycle 75242-75257 | cycle75242:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75243:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75244:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75245:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75246:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75247:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75248:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75249:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75250:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75251:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75252:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75253:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75254:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75255:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75256:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75257:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4243      cycle 75242-75257
             > timeplate_1_0    110X100; //V4243 S29667 cycle 75258 | cycle75258:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4244      cycle 75258
             > timeplate_1_0    110X100; //V4244 S29672 cycle 75259 | cycle75259:JTAG_TCK=0 | vector 4245      cycle 75259
             > timeplate_1_0    100X100; //V4245 S29678 cycle 75260 | cycle75260:JTAG_TCK=0 | vector 4246      cycle 75260
  Repeat 20  > timeplate_1_0    100X100; //V4246 S29685 cycle 75261-75280 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle75261-75280:JTAG_TCK=0 | vector 4247      cycle 75261-75280
             > timeplate_1_0    100X100; //V4247 S29691 cycle 75281 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle75281:JTAG_TCK=0 | vector 4248      cycle 75281
             > timeplate_1_0    110X100; //V4248 S29696 cycle 75282 | cycle75282:JTAG_TCK=0 | vector 4249      cycle 75282
  Repeat 2   > timeplate_1_0    100X100; //V4249 S29701 cycle 75283-75284 | cycle75283-75284:JTAG_TCK=0 | vector 4250      cycle 75283-75284
             > timeplate_1_0    100X100; //V4250 S29706 cycle 75285 | cycle75285:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 4251      cycle 75285
             > timeplate_1_0    100L100; //V4251 S29711 cycle 75286 | cycle75286:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4252      cycle 75286
             > timeplate_1_0    100H100; //V4252 S29716 cycle 75287 | cycle75287:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4253      cycle 75287
             > timeplate_1_0    100L100; //V4253 S29721 cycle 75288 | cycle75288:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4254      cycle 75288
  Repeat 2   > timeplate_1_0    100H100; //V4254 S29727 cycle 75289-75290 | cycle75289:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle75290:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4255      cycle 75289-75290
             > timeplate_1_0    100L100; //V4255 S29732 cycle 75291 | cycle75291:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4256      cycle 75291
             > timeplate_1_0    100H100; //V4256 S29737 cycle 75292 | cycle75292:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4257      cycle 75292
  Repeat 2   > timeplate_1_0    100L100; //V4257 S29743 cycle 75293-75294 | cycle75293:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75294:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4258      cycle 75293-75294
             > timeplate_1_0    100H100; //V4258 S29748 cycle 75295 | cycle75295:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4259      cycle 75295
             > timeplate_1_0    100L100; //V4259 S29753 cycle 75296 | cycle75296:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4260      cycle 75296
  Repeat 2   > timeplate_1_0    100H100; //V4260 S29759 cycle 75297-75298 | cycle75297:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75298:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4261      cycle 75297-75298
             > timeplate_1_0    100L100; //V4261 S29764 cycle 75299 | cycle75299:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4262      cycle 75299
             > timeplate_1_0    100H100; //V4262 S29769 cycle 75300 | cycle75300:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4263      cycle 75300
             > timeplate_1_0    100L100; //V4263 S29774 cycle 75301 | cycle75301:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4264      cycle 75301
             > timeplate_1_0    101H100; //V4264 S29779 cycle 75302 | cycle75302:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4265      cycle 75302
  Repeat 16  > timeplate_1_0    100L100; //V4265 S29799 cycle 75303-75318 | cycle75303:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75304:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75305:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75306:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75307:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75308:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75309:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75310:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75311:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75312:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75313:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75314:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75315:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75316:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75317:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75318:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4266      cycle 75303-75318
             > timeplate_1_0    110H100; //V4266 S29804 cycle 75319 | cycle75319:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4267      cycle 75319
             > timeplate_1_0    110X100; //V4267 S29809 cycle 75320 | cycle75320:JTAG_TCK=0 | vector 4268      cycle 75320
             > timeplate_1_0    100X100; //V4268 S29815 cycle 75321 | cycle75321:JTAG_TCK=0 | vector 4269      cycle 75321
             > timeplate_1_0    100X100; //V4269 S29830 cycle 75322 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75322:JTAG_TCK=0 | vector 4270      cycle 75322
  Repeat 2   > timeplate_1_0    110X100; //V4270 S29835 cycle 75323-75324 | cycle75323-75324:JTAG_TCK=0 | vector 4271      cycle 75323-75324
  Repeat 2   > timeplate_1_0    100X100; //V4271 S29841 cycle 75325-75326 | cycle75325-75326:JTAG_TCK=0 | vector 4272      cycle 75325-75326
             > timeplate_1_0    100H100; //V4272 S29847 cycle 75327 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75327:JTAG_TCK=0 | vector 4273      cycle 75327
  Repeat 4   > timeplate_1_0    100L100; //V4273 S29852 cycle 75328-75331 | cycle75328-75331:JTAG_TCK=0 | vector 4274      cycle 75328-75331
             > timeplate_1_0    101L100; //V4274 S29857 cycle 75332 | cycle75332:JTAG_TCK=0 | vector 4275      cycle 75332
             > timeplate_1_0    100L100; //V4275 S29862 cycle 75333 | cycle75333:JTAG_TCK=0 | vector 4276      cycle 75333
             > timeplate_1_0    101L100; //V4276 S29867 cycle 75334 | cycle75334:JTAG_TCK=0 | vector 4277      cycle 75334
  Repeat 7   > timeplate_1_0    100L100; //V4277 S29872 cycle 75335-75341 | cycle75335-75341:JTAG_TCK=0 | vector 4278      cycle 75335-75341
             > timeplate_1_0    110L100; //V4278 S29877 cycle 75342 | cycle75342:JTAG_TCK=0 | vector 4279      cycle 75342
             > timeplate_1_0    110X100; //V4279 S29882 cycle 75343 | cycle75343:JTAG_TCK=0 | vector 4280      cycle 75343
             > timeplate_1_0    100X100; //V4280 S29888 cycle 75344 | cycle75344:JTAG_TCK=0 | vector 4281      cycle 75344
             > timeplate_1_0    100X100; //V4281 S29894 cycle 75345 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle75345:JTAG_TCK=0 | vector 4282      cycle 75345
             > timeplate_1_0    110X100; //V4282 S29899 cycle 75346 | cycle75346:JTAG_TCK=0 | vector 4283      cycle 75346
  Repeat 2   > timeplate_1_0    100X100; //V4283 S29904 cycle 75347-75348 | cycle75347-75348:JTAG_TCK=0 | vector 4284      cycle 75347-75348
  Repeat 5   > timeplate_1_0    100X100; //V4284 S29913 cycle 75349-75353 | cycle75349:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle75350:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle75351:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle75352:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle75353:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4285      cycle 75349-75353
  Repeat 2   > timeplate_1_0    101X100; //V4285 S29919 cycle 75354-75355 | cycle75354:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle75355:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4286      cycle 75354-75355
  Repeat 9   > timeplate_1_0    100X100; //V4286 S29932 cycle 75356-75364 | cycle75356:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle75357:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75358:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle75359:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle75360:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle75361:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75362:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle75363:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle75364:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4287      cycle 75356-75364
  Repeat 2   > timeplate_1_0    101X100; //V4287 S29938 cycle 75365-75366 | cycle75365:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle75366:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4288      cycle 75365-75366
  Repeat 16  > timeplate_1_0    100X100; //V4288 S29958 cycle 75367-75382 | cycle75367:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75368:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75369:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75370:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75371:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75372:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75373:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75374:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75375:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75376:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75377:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75378:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75379:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75380:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75381:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75382:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4289      cycle 75367-75382
             > timeplate_1_0    111X100; //V4289 S29963 cycle 75383 | cycle75383:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4290      cycle 75383
             > timeplate_1_0    111X100; //V4290 S29968 cycle 75384 | cycle75384:JTAG_TCK=0 | vector 4291      cycle 75384
             > timeplate_1_0    101X100; //V4291 S29974 cycle 75385 | cycle75385:JTAG_TCK=0 | vector 4292      cycle 75385
  Repeat 20  > timeplate_1_0    101X100; //V4292 S29981 cycle 75386-75405 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle75386-75405:JTAG_TCK=0 | vector 4293      cycle 75386-75405
             > timeplate_1_0    101X100; //V4293 S29987 cycle 75406 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle75406:JTAG_TCK=0 | vector 4294      cycle 75406
             > timeplate_1_0    111X100; //V4294 S29992 cycle 75407 | cycle75407:JTAG_TCK=0 | vector 4295      cycle 75407
  Repeat 2   > timeplate_1_0    101X100; //V4295 S29997 cycle 75408-75409 | cycle75408-75409:JTAG_TCK=0 | vector 4296      cycle 75408-75409
  Repeat 5   > timeplate_1_0    100L100; //V4296 S30006 cycle 75410-75414 | cycle75410:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle75411:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle75412:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle75413:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle75414:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4297      cycle 75410-75414
  Repeat 2   > timeplate_1_0    101H100; //V4297 S30012 cycle 75415-75416 | cycle75415:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle75416:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4298      cycle 75415-75416
  Repeat 9   > timeplate_1_0    100L100; //V4298 S30025 cycle 75417-75425 | cycle75417:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle75418:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75419:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle75420:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle75421:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle75422:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75423:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle75424:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle75425:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4299      cycle 75417-75425
  Repeat 2   > timeplate_1_0    101H100; //V4299 S30031 cycle 75426-75427 | cycle75426:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle75427:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4300      cycle 75426-75427
  Repeat 16  > timeplate_1_0    100L100; //V4300 S30051 cycle 75428-75443 | cycle75428:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75429:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75430:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75431:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75432:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75433:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75434:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75435:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75436:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75437:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75438:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75439:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75440:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75441:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75442:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75443:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4301      cycle 75428-75443
             > timeplate_1_0    111H100; //V4301 S30056 cycle 75444 | cycle75444:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4302      cycle 75444
             > timeplate_1_0    111X100; //V4302 S30061 cycle 75445 | cycle75445:JTAG_TCK=0 | vector 4303      cycle 75445
             > timeplate_1_0    101X100; //V4303 S30067 cycle 75446 | cycle75446:JTAG_TCK=0 | vector 4304      cycle 75446
             > timeplate_1_0    101X100; //V4304 S30082 cycle 75447 | select H30 hilink wr sds10 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000000010000000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000000010000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle75447:JTAG_TCK=0 | vector 4305      cycle 75447
  Repeat 2   > timeplate_1_0    111X100; //V4305 S30087 cycle 75448-75449 | cycle75448-75449:JTAG_TCK=0 | vector 4306      cycle 75448-75449
  Repeat 2   > timeplate_1_0    101X100; //V4306 S30093 cycle 75450-75451 | cycle75450-75451:JTAG_TCK=0 | vector 4307      cycle 75450-75451
             > timeplate_1_0    101H100; //V4307 S30099 cycle 75452 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle75452:JTAG_TCK=0 | vector 4308      cycle 75452
  Repeat 4   > timeplate_1_0    100L100; //V4308 S30104 cycle 75453-75456 | cycle75453-75456:JTAG_TCK=0 | vector 4309      cycle 75453-75456
             > timeplate_1_0    101L100; //V4309 S30109 cycle 75457 | cycle75457:JTAG_TCK=0 | vector 4310      cycle 75457
             > timeplate_1_0    100L100; //V4310 S30114 cycle 75458 | cycle75458:JTAG_TCK=0 | vector 4311      cycle 75458
             > timeplate_1_0    101L100; //V4311 S30119 cycle 75459 | cycle75459:JTAG_TCK=0 | vector 4312      cycle 75459
  Repeat 7   > timeplate_1_0    100L100; //V4312 S30124 cycle 75460-75466 | cycle75460-75466:JTAG_TCK=0 | vector 4313      cycle 75460-75466
             > timeplate_1_0    110L100; //V4313 S30129 cycle 75467 | cycle75467:JTAG_TCK=0 | vector 4314      cycle 75467
             > timeplate_1_0    110X100; //V4314 S30134 cycle 75468 | cycle75468:JTAG_TCK=0 | vector 4315      cycle 75468
             > timeplate_1_0    100X100; //V4315 S30140 cycle 75469 | cycle75469:JTAG_TCK=0 | vector 4316      cycle 75469
             > timeplate_1_0    100X100; //V4316 S30146 cycle 75470 | Shift hilinkwr_select(InData=00000000010000000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle75470:JTAG_TCK=0 | vector 4317      cycle 75470
             > timeplate_1_0    110X100; //V4317 S30151 cycle 75471 | cycle75471:JTAG_TCK=0 | vector 4318      cycle 75471
  Repeat 2   > timeplate_1_0    100X100; //V4318 S30156 cycle 75472-75473 | cycle75472-75473:JTAG_TCK=0 | vector 4319      cycle 75472-75473
  Repeat 10  > timeplate_1_0    100X100; //V4319 S30170 cycle 75474-75483 | cycle75474:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle75475:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle75476:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle75477:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle75478:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle75479:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle75480:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle75481:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle75482:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle75483:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | vector 4320      cycle 75474-75483
             > timeplate_1_0    101X100; //V4320 S30175 cycle 75484 | cycle75484:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | vector 4321      cycle 75484
  Repeat 8   > timeplate_1_0    100X100; //V4321 S30187 cycle 75485-75492 | cycle75485:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle75486:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle75487:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle75488:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle75489:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle75490:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle75491:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle75492:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 4322      cycle 75485-75492
             > timeplate_1_0    110X100; //V4322 S30192 cycle 75493 | cycle75493:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 4323      cycle 75493
             > timeplate_1_0    110X100; //V4323 S30197 cycle 75494 | cycle75494:JTAG_TCK=0 | vector 4324      cycle 75494
             > timeplate_1_0    100X100; //V4324 S30203 cycle 75495 | cycle75495:JTAG_TCK=0 | vector 4325      cycle 75495
             > timeplate_1_0    100X100; //V4325 S30221 cycle 75496 | Start of U_SRD4B_9 CSR RWR | select hilink tdo , hilink_index=10 , sds10_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000001010 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000001010,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle75496:JTAG_TCK=0 | vector 4326      cycle 75496
  Repeat 2   > timeplate_1_0    110X100; //V4326 S30226 cycle 75497-75498 | cycle75497-75498:JTAG_TCK=0 | vector 4327      cycle 75497-75498
  Repeat 2   > timeplate_1_0    100X100; //V4327 S30232 cycle 75499-75500 | cycle75499-75500:JTAG_TCK=0 | vector 4328      cycle 75499-75500
             > timeplate_1_0    101H100; //V4328 S30238 cycle 75501 | shift in instruction(hilink_index=0000000010011101)! | cycle75501:JTAG_TCK=0 | vector 4329      cycle 75501
             > timeplate_1_0    100L100; //V4329 S30243 cycle 75502 | cycle75502:JTAG_TCK=0 | vector 4330      cycle 75502
  Repeat 3   > timeplate_1_0    101L100; //V4330 S30248 cycle 75503-75505 | cycle75503-75505:JTAG_TCK=0 | vector 4331      cycle 75503-75505
  Repeat 2   > timeplate_1_0    100L100; //V4331 S30253 cycle 75506-75507 | cycle75506-75507:JTAG_TCK=0 | vector 4332      cycle 75506-75507
             > timeplate_1_0    101L100; //V4332 S30258 cycle 75508 | cycle75508:JTAG_TCK=0 | vector 4333      cycle 75508
  Repeat 7   > timeplate_1_0    100L100; //V4333 S30263 cycle 75509-75515 | cycle75509-75515:JTAG_TCK=0 | vector 4334      cycle 75509-75515
             > timeplate_1_0    110L100; //V4334 S30268 cycle 75516 | cycle75516:JTAG_TCK=0 | vector 4335      cycle 75516
             > timeplate_1_0    110X100; //V4335 S30273 cycle 75517 | cycle75517:JTAG_TCK=0 | vector 4336      cycle 75517
             > timeplate_1_0    100X100; //V4336 S30279 cycle 75518 | cycle75518:JTAG_TCK=0 | vector 4337      cycle 75518
             > timeplate_1_0    100X100; //V4337 S30285 cycle 75519 | Shift hilink_index(InData=0000000000001010, OutData=xxxxxxxxxxxxxxxx)! | cycle75519:JTAG_TCK=0 | vector 4338      cycle 75519
             > timeplate_1_0    110X100; //V4338 S30290 cycle 75520 | cycle75520:JTAG_TCK=0 | vector 4339      cycle 75520
  Repeat 2   > timeplate_1_0    100X100; //V4339 S30295 cycle 75521-75522 | cycle75521-75522:JTAG_TCK=0 | vector 4340      cycle 75521-75522
             > timeplate_1_0    100X100; //V4340 S30300 cycle 75523 | cycle75523:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | vector 4341      cycle 75523
             > timeplate_1_0    101X100; //V4341 S30305 cycle 75524 | cycle75524:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | vector 4342      cycle 75524
             > timeplate_1_0    100X100; //V4342 S30310 cycle 75525 | cycle75525:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | vector 4343      cycle 75525
             > timeplate_1_0    101X100; //V4343 S30315 cycle 75526 | cycle75526:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | vector 4344      cycle 75526
  Repeat 11  > timeplate_1_0    100X100; //V4344 S30330 cycle 75527-75537 | cycle75527:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle75528:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle75529:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle75530:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle75531:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle75532:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle75533:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle75534:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle75535:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle75536:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle75537:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 4345      cycle 75527-75537
             > timeplate_1_0    110X100; //V4345 S30335 cycle 75538 | cycle75538:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 4346      cycle 75538
             > timeplate_1_0    110X100; //V4346 S30340 cycle 75539 | cycle75539:JTAG_TCK=0 | vector 4347      cycle 75539
             > timeplate_1_0    100X100; //V4347 S30346 cycle 75540 | cycle75540:JTAG_TCK=0 | vector 4348      cycle 75540
             > timeplate_1_0    100X100; //V4348 S30361 cycle 75541 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75541:JTAG_TCK=0 | vector 4349      cycle 75541
  Repeat 2   > timeplate_1_0    110X100; //V4349 S30366 cycle 75542-75543 | cycle75542-75543:JTAG_TCK=0 | vector 4350      cycle 75542-75543
  Repeat 2   > timeplate_1_0    100X100; //V4350 S30372 cycle 75544-75545 | cycle75544-75545:JTAG_TCK=0 | vector 4351      cycle 75544-75545
             > timeplate_1_0    100H100; //V4351 S30378 cycle 75546 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75546:JTAG_TCK=0 | vector 4352      cycle 75546
  Repeat 4   > timeplate_1_0    100L100; //V4352 S30383 cycle 75547-75550 | cycle75547-75550:JTAG_TCK=0 | vector 4353      cycle 75547-75550
             > timeplate_1_0    101L100; //V4353 S30388 cycle 75551 | cycle75551:JTAG_TCK=0 | vector 4354      cycle 75551
             > timeplate_1_0    100L100; //V4354 S30393 cycle 75552 | cycle75552:JTAG_TCK=0 | vector 4355      cycle 75552
             > timeplate_1_0    101L100; //V4355 S30398 cycle 75553 | cycle75553:JTAG_TCK=0 | vector 4356      cycle 75553
  Repeat 7   > timeplate_1_0    100L100; //V4356 S30403 cycle 75554-75560 | cycle75554-75560:JTAG_TCK=0 | vector 4357      cycle 75554-75560
             > timeplate_1_0    110L100; //V4357 S30408 cycle 75561 | cycle75561:JTAG_TCK=0 | vector 4358      cycle 75561
             > timeplate_1_0    110X100; //V4358 S30413 cycle 75562 | cycle75562:JTAG_TCK=0 | vector 4359      cycle 75562
             > timeplate_1_0    100X100; //V4359 S30419 cycle 75563 | cycle75563:JTAG_TCK=0 | vector 4360      cycle 75563
             > timeplate_1_0    100X100; //V4360 S30425 cycle 75564 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle75564:JTAG_TCK=0 | vector 4361      cycle 75564
             > timeplate_1_0    110X100; //V4361 S30430 cycle 75565 | cycle75565:JTAG_TCK=0 | vector 4362      cycle 75565
  Repeat 2   > timeplate_1_0    100X100; //V4362 S30435 cycle 75566-75567 | cycle75566-75567:JTAG_TCK=0 | vector 4363      cycle 75566-75567
  Repeat 17  > timeplate_1_0    100X100; //V4363 S30456 cycle 75568-75584 | cycle75568:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle75569:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle75570:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle75571:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle75572:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle75573:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle75574:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle75575:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle75576:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75577:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle75578:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle75579:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle75580:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75581:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle75582:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle75583:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle75584:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4364      cycle 75568-75584
             > timeplate_1_0    101X100; //V4364 S30461 cycle 75585 | cycle75585:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4365      cycle 75585
  Repeat 16  > timeplate_1_0    100X100; //V4365 S30481 cycle 75586-75601 | cycle75586:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75587:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75588:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75589:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75590:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75591:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75592:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75593:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75594:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75595:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75596:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75597:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75598:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75599:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75600:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75601:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4366      cycle 75586-75601
             > timeplate_1_0    110X100; //V4366 S30486 cycle 75602 | cycle75602:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4367      cycle 75602
             > timeplate_1_0    110X100; //V4367 S30491 cycle 75603 | cycle75603:JTAG_TCK=0 | vector 4368      cycle 75603
             > timeplate_1_0    100X100; //V4368 S30497 cycle 75604 | cycle75604:JTAG_TCK=0 | vector 4369      cycle 75604
  Repeat 20  > timeplate_1_0    100X100; //V4369 S30504 cycle 75605-75624 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle75605-75624:JTAG_TCK=0 | vector 4370      cycle 75605-75624
             > timeplate_1_0    100X100; //V4370 S30510 cycle 75625 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle75625:JTAG_TCK=0 | vector 4371      cycle 75625
             > timeplate_1_0    110X100; //V4371 S30515 cycle 75626 | cycle75626:JTAG_TCK=0 | vector 4372      cycle 75626
  Repeat 2   > timeplate_1_0    100X100; //V4372 S30520 cycle 75627-75628 | cycle75627-75628:JTAG_TCK=0 | vector 4373      cycle 75627-75628
             > timeplate_1_0    100X100; //V4373 S30525 cycle 75629 | cycle75629:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 4374      cycle 75629
  Repeat 4   > timeplate_1_0    100L100; //V4374 S30533 cycle 75630-75633 | cycle75630:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle75631:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle75632:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle75633:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4375      cycle 75630-75633
  Repeat 2   > timeplate_1_0    100H100; //V4375 S30539 cycle 75634-75635 | cycle75634:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle75635:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4376      cycle 75634-75635
  Repeat 9   > timeplate_1_0    100L100; //V4376 S30552 cycle 75636-75644 | cycle75636:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle75637:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75638:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle75639:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle75640:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle75641:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75642:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle75643:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle75644:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4377      cycle 75636-75644
             > timeplate_1_0    100H100; //V4377 S30557 cycle 75645 | cycle75645:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4378      cycle 75645
             > timeplate_1_0    101H100; //V4378 S30562 cycle 75646 | cycle75646:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4379      cycle 75646
  Repeat 16  > timeplate_1_0    100L100; //V4379 S30582 cycle 75647-75662 | cycle75647:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75648:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75649:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75650:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75651:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75652:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75653:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75654:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75655:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75656:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75657:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75658:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75659:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75660:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75661:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75662:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4380      cycle 75647-75662
             > timeplate_1_0    110H100; //V4380 S30587 cycle 75663 | cycle75663:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4381      cycle 75663
             > timeplate_1_0    110X100; //V4381 S30592 cycle 75664 | cycle75664:JTAG_TCK=0 | vector 4382      cycle 75664
             > timeplate_1_0    100X100; //V4382 S30598 cycle 75665 | cycle75665:JTAG_TCK=0 | vector 4383      cycle 75665
             > timeplate_1_0    100X100; //V4383 S30613 cycle 75666 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75666:JTAG_TCK=0 | vector 4384      cycle 75666
  Repeat 2   > timeplate_1_0    110X100; //V4384 S30618 cycle 75667-75668 | cycle75667-75668:JTAG_TCK=0 | vector 4385      cycle 75667-75668
  Repeat 2   > timeplate_1_0    100X100; //V4385 S30624 cycle 75669-75670 | cycle75669-75670:JTAG_TCK=0 | vector 4386      cycle 75669-75670
             > timeplate_1_0    100H100; //V4386 S30630 cycle 75671 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75671:JTAG_TCK=0 | vector 4387      cycle 75671
  Repeat 4   > timeplate_1_0    100L100; //V4387 S30635 cycle 75672-75675 | cycle75672-75675:JTAG_TCK=0 | vector 4388      cycle 75672-75675
             > timeplate_1_0    101L100; //V4388 S30640 cycle 75676 | cycle75676:JTAG_TCK=0 | vector 4389      cycle 75676
             > timeplate_1_0    100L100; //V4389 S30645 cycle 75677 | cycle75677:JTAG_TCK=0 | vector 4390      cycle 75677
             > timeplate_1_0    101L100; //V4390 S30650 cycle 75678 | cycle75678:JTAG_TCK=0 | vector 4391      cycle 75678
  Repeat 7   > timeplate_1_0    100L100; //V4391 S30655 cycle 75679-75685 | cycle75679-75685:JTAG_TCK=0 | vector 4392      cycle 75679-75685
             > timeplate_1_0    110L100; //V4392 S30660 cycle 75686 | cycle75686:JTAG_TCK=0 | vector 4393      cycle 75686
             > timeplate_1_0    110X100; //V4393 S30665 cycle 75687 | cycle75687:JTAG_TCK=0 | vector 4394      cycle 75687
             > timeplate_1_0    100X100; //V4394 S30671 cycle 75688 | cycle75688:JTAG_TCK=0 | vector 4395      cycle 75688
             > timeplate_1_0    100X100; //V4395 S30677 cycle 75689 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle75689:JTAG_TCK=0 | vector 4396      cycle 75689
             > timeplate_1_0    110X100; //V4396 S30682 cycle 75690 | cycle75690:JTAG_TCK=0 | vector 4397      cycle 75690
  Repeat 2   > timeplate_1_0    100X100; //V4397 S30687 cycle 75691-75692 | cycle75691-75692:JTAG_TCK=0 | vector 4398      cycle 75691-75692
  Repeat 2   > timeplate_1_0    100X100; //V4398 S30693 cycle 75693-75694 | cycle75693:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle75694:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4399      cycle 75693-75694
             > timeplate_1_0    101X100; //V4399 S30698 cycle 75695 | cycle75695:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4400      cycle 75695
             > timeplate_1_0    100X100; //V4400 S30703 cycle 75696 | cycle75696:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4401      cycle 75696
  Repeat 2   > timeplate_1_0    101X100; //V4401 S30709 cycle 75697-75698 | cycle75697:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle75698:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4402      cycle 75697-75698
             > timeplate_1_0    100X100; //V4402 S30714 cycle 75699 | cycle75699:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4403      cycle 75699
             > timeplate_1_0    101X100; //V4403 S30719 cycle 75700 | cycle75700:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4404      cycle 75700
  Repeat 2   > timeplate_1_0    100X100; //V4404 S30725 cycle 75701-75702 | cycle75701:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75702:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4405      cycle 75701-75702
             > timeplate_1_0    101X100; //V4405 S30730 cycle 75703 | cycle75703:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4406      cycle 75703
             > timeplate_1_0    100X100; //V4406 S30735 cycle 75704 | cycle75704:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4407      cycle 75704
  Repeat 2   > timeplate_1_0    101X100; //V4407 S30741 cycle 75705-75706 | cycle75705:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75706:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4408      cycle 75705-75706
             > timeplate_1_0    100X100; //V4408 S30746 cycle 75707 | cycle75707:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4409      cycle 75707
             > timeplate_1_0    101X100; //V4409 S30751 cycle 75708 | cycle75708:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4410      cycle 75708
             > timeplate_1_0    100X100; //V4410 S30756 cycle 75709 | cycle75709:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4411      cycle 75709
             > timeplate_1_0    101X100; //V4411 S30761 cycle 75710 | cycle75710:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4412      cycle 75710
  Repeat 16  > timeplate_1_0    100X100; //V4412 S30781 cycle 75711-75726 | cycle75711:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75712:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75713:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75714:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75715:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75716:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75717:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75718:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75719:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75720:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75721:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75722:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75723:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75724:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75725:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75726:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4413      cycle 75711-75726
             > timeplate_1_0    111X100; //V4413 S30786 cycle 75727 | cycle75727:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4414      cycle 75727
             > timeplate_1_0    111X100; //V4414 S30791 cycle 75728 | cycle75728:JTAG_TCK=0 | vector 4415      cycle 75728
             > timeplate_1_0    101X100; //V4415 S30797 cycle 75729 | cycle75729:JTAG_TCK=0 | vector 4416      cycle 75729
  Repeat 20  > timeplate_1_0    101X100; //V4416 S30804 cycle 75730-75749 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle75730-75749:JTAG_TCK=0 | vector 4417      cycle 75730-75749
             > timeplate_1_0    101X100; //V4417 S30810 cycle 75750 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle75750:JTAG_TCK=0 | vector 4418      cycle 75750
             > timeplate_1_0    111X100; //V4418 S30815 cycle 75751 | cycle75751:JTAG_TCK=0 | vector 4419      cycle 75751
  Repeat 2   > timeplate_1_0    101X100; //V4419 S30820 cycle 75752-75753 | cycle75752-75753:JTAG_TCK=0 | vector 4420      cycle 75752-75753
  Repeat 2   > timeplate_1_0    100L100; //V4420 S30826 cycle 75754-75755 | cycle75754:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle75755:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4421      cycle 75754-75755
             > timeplate_1_0    101H100; //V4421 S30831 cycle 75756 | cycle75756:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4422      cycle 75756
             > timeplate_1_0    100L100; //V4422 S30836 cycle 75757 | cycle75757:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4423      cycle 75757
  Repeat 2   > timeplate_1_0    101H100; //V4423 S30842 cycle 75758-75759 | cycle75758:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle75759:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4424      cycle 75758-75759
             > timeplate_1_0    100L100; //V4424 S30847 cycle 75760 | cycle75760:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4425      cycle 75760
             > timeplate_1_0    101H100; //V4425 S30852 cycle 75761 | cycle75761:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4426      cycle 75761
  Repeat 2   > timeplate_1_0    100L100; //V4426 S30858 cycle 75762-75763 | cycle75762:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75763:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4427      cycle 75762-75763
             > timeplate_1_0    101H100; //V4427 S30863 cycle 75764 | cycle75764:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4428      cycle 75764
             > timeplate_1_0    100L100; //V4428 S30868 cycle 75765 | cycle75765:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4429      cycle 75765
  Repeat 2   > timeplate_1_0    101H100; //V4429 S30874 cycle 75766-75767 | cycle75766:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75767:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4430      cycle 75766-75767
             > timeplate_1_0    100L100; //V4430 S30879 cycle 75768 | cycle75768:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4431      cycle 75768
             > timeplate_1_0    101H100; //V4431 S30884 cycle 75769 | cycle75769:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4432      cycle 75769
             > timeplate_1_0    100L100; //V4432 S30889 cycle 75770 | cycle75770:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4433      cycle 75770
             > timeplate_1_0    101H100; //V4433 S30894 cycle 75771 | cycle75771:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4434      cycle 75771
  Repeat 16  > timeplate_1_0    100L100; //V4434 S30914 cycle 75772-75787 | cycle75772:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75773:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75774:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75775:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75776:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75777:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75778:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75779:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75780:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75781:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75782:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75783:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75784:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75785:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75786:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75787:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4435      cycle 75772-75787
             > timeplate_1_0    111H100; //V4435 S30919 cycle 75788 | cycle75788:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4436      cycle 75788
             > timeplate_1_0    111X100; //V4436 S30924 cycle 75789 | cycle75789:JTAG_TCK=0 | vector 4437      cycle 75789
             > timeplate_1_0    101X100; //V4437 S30930 cycle 75790 | cycle75790:JTAG_TCK=0 | vector 4438      cycle 75790
             > timeplate_1_0    101X100; //V4438 S30945 cycle 75791 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75791:JTAG_TCK=0 | vector 4439      cycle 75791
  Repeat 2   > timeplate_1_0    111X100; //V4439 S30950 cycle 75792-75793 | cycle75792-75793:JTAG_TCK=0 | vector 4440      cycle 75792-75793
  Repeat 2   > timeplate_1_0    101X100; //V4440 S30956 cycle 75794-75795 | cycle75794-75795:JTAG_TCK=0 | vector 4441      cycle 75794-75795
             > timeplate_1_0    100H100; //V4441 S30962 cycle 75796 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75796:JTAG_TCK=0 | vector 4442      cycle 75796
  Repeat 4   > timeplate_1_0    100L100; //V4442 S30967 cycle 75797-75800 | cycle75797-75800:JTAG_TCK=0 | vector 4443      cycle 75797-75800
             > timeplate_1_0    101L100; //V4443 S30972 cycle 75801 | cycle75801:JTAG_TCK=0 | vector 4444      cycle 75801
             > timeplate_1_0    100L100; //V4444 S30977 cycle 75802 | cycle75802:JTAG_TCK=0 | vector 4445      cycle 75802
             > timeplate_1_0    101L100; //V4445 S30982 cycle 75803 | cycle75803:JTAG_TCK=0 | vector 4446      cycle 75803
  Repeat 7   > timeplate_1_0    100L100; //V4446 S30987 cycle 75804-75810 | cycle75804-75810:JTAG_TCK=0 | vector 4447      cycle 75804-75810
             > timeplate_1_0    110L100; //V4447 S30992 cycle 75811 | cycle75811:JTAG_TCK=0 | vector 4448      cycle 75811
             > timeplate_1_0    110X100; //V4448 S30997 cycle 75812 | cycle75812:JTAG_TCK=0 | vector 4449      cycle 75812
             > timeplate_1_0    100X100; //V4449 S31003 cycle 75813 | cycle75813:JTAG_TCK=0 | vector 4450      cycle 75813
             > timeplate_1_0    100X100; //V4450 S31009 cycle 75814 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle75814:JTAG_TCK=0 | vector 4451      cycle 75814
             > timeplate_1_0    110X100; //V4451 S31014 cycle 75815 | cycle75815:JTAG_TCK=0 | vector 4452      cycle 75815
  Repeat 2   > timeplate_1_0    100X100; //V4452 S31019 cycle 75816-75817 | cycle75816-75817:JTAG_TCK=0 | vector 4453      cycle 75816-75817
  Repeat 17  > timeplate_1_0    100X100; //V4453 S31040 cycle 75818-75834 | cycle75818:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle75819:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle75820:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle75821:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle75822:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle75823:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle75824:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle75825:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle75826:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75827:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle75828:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle75829:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle75830:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75831:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle75832:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle75833:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle75834:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4454      cycle 75818-75834
             > timeplate_1_0    101X100; //V4454 S31045 cycle 75835 | cycle75835:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4455      cycle 75835
  Repeat 16  > timeplate_1_0    100X100; //V4455 S31065 cycle 75836-75851 | cycle75836:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75837:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75838:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75839:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75840:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75841:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75842:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75843:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75844:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75845:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75846:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75847:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75848:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75849:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75850:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75851:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4456      cycle 75836-75851
             > timeplate_1_0    110X100; //V4456 S31070 cycle 75852 | cycle75852:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4457      cycle 75852
             > timeplate_1_0    110X100; //V4457 S31075 cycle 75853 | cycle75853:JTAG_TCK=0 | vector 4458      cycle 75853
             > timeplate_1_0    100X100; //V4458 S31081 cycle 75854 | cycle75854:JTAG_TCK=0 | vector 4459      cycle 75854
  Repeat 20  > timeplate_1_0    100X100; //V4459 S31088 cycle 75855-75874 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle75855-75874:JTAG_TCK=0 | vector 4460      cycle 75855-75874
             > timeplate_1_0    100X100; //V4460 S31094 cycle 75875 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle75875:JTAG_TCK=0 | vector 4461      cycle 75875
             > timeplate_1_0    110X100; //V4461 S31099 cycle 75876 | cycle75876:JTAG_TCK=0 | vector 4462      cycle 75876
  Repeat 2   > timeplate_1_0    100X100; //V4462 S31104 cycle 75877-75878 | cycle75877-75878:JTAG_TCK=0 | vector 4463      cycle 75877-75878
             > timeplate_1_0    100X100; //V4463 S31109 cycle 75879 | cycle75879:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 4464      cycle 75879
             > timeplate_1_0    100L100; //V4464 S31114 cycle 75880 | cycle75880:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4465      cycle 75880
             > timeplate_1_0    100H100; //V4465 S31119 cycle 75881 | cycle75881:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4466      cycle 75881
             > timeplate_1_0    100L100; //V4466 S31124 cycle 75882 | cycle75882:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4467      cycle 75882
  Repeat 2   > timeplate_1_0    100H100; //V4467 S31130 cycle 75883-75884 | cycle75883:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle75884:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4468      cycle 75883-75884
             > timeplate_1_0    100L100; //V4468 S31135 cycle 75885 | cycle75885:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4469      cycle 75885
             > timeplate_1_0    100H100; //V4469 S31140 cycle 75886 | cycle75886:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4470      cycle 75886
  Repeat 2   > timeplate_1_0    100L100; //V4470 S31146 cycle 75887-75888 | cycle75887:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75888:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4471      cycle 75887-75888
             > timeplate_1_0    100H100; //V4471 S31151 cycle 75889 | cycle75889:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4472      cycle 75889
             > timeplate_1_0    100L100; //V4472 S31156 cycle 75890 | cycle75890:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4473      cycle 75890
  Repeat 2   > timeplate_1_0    100H100; //V4473 S31162 cycle 75891-75892 | cycle75891:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75892:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4474      cycle 75891-75892
             > timeplate_1_0    100L100; //V4474 S31167 cycle 75893 | cycle75893:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4475      cycle 75893
             > timeplate_1_0    100H100; //V4475 S31172 cycle 75894 | cycle75894:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4476      cycle 75894
             > timeplate_1_0    100L100; //V4476 S31177 cycle 75895 | cycle75895:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4477      cycle 75895
             > timeplate_1_0    101H100; //V4477 S31182 cycle 75896 | cycle75896:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4478      cycle 75896
  Repeat 16  > timeplate_1_0    100L100; //V4478 S31202 cycle 75897-75912 | cycle75897:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75898:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75899:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75900:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75901:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75902:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75903:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75904:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75905:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75906:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75907:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75908:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75909:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75910:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75911:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75912:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4479      cycle 75897-75912
             > timeplate_1_0    110H100; //V4479 S31207 cycle 75913 | cycle75913:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4480      cycle 75913
             > timeplate_1_0    110X100; //V4480 S31212 cycle 75914 | cycle75914:JTAG_TCK=0 | vector 4481      cycle 75914
             > timeplate_1_0    100X100; //V4481 S31218 cycle 75915 | cycle75915:JTAG_TCK=0 | vector 4482      cycle 75915
             > timeplate_1_0    100X100; //V4482 S31233 cycle 75916 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75916:JTAG_TCK=0 | vector 4483      cycle 75916
  Repeat 2   > timeplate_1_0    110X100; //V4483 S31238 cycle 75917-75918 | cycle75917-75918:JTAG_TCK=0 | vector 4484      cycle 75917-75918
  Repeat 2   > timeplate_1_0    100X100; //V4484 S31244 cycle 75919-75920 | cycle75919-75920:JTAG_TCK=0 | vector 4485      cycle 75919-75920
             > timeplate_1_0    100H100; //V4485 S31250 cycle 75921 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle75921:JTAG_TCK=0 | vector 4486      cycle 75921
  Repeat 4   > timeplate_1_0    100L100; //V4486 S31255 cycle 75922-75925 | cycle75922-75925:JTAG_TCK=0 | vector 4487      cycle 75922-75925
             > timeplate_1_0    101L100; //V4487 S31260 cycle 75926 | cycle75926:JTAG_TCK=0 | vector 4488      cycle 75926
             > timeplate_1_0    100L100; //V4488 S31265 cycle 75927 | cycle75927:JTAG_TCK=0 | vector 4489      cycle 75927
             > timeplate_1_0    101L100; //V4489 S31270 cycle 75928 | cycle75928:JTAG_TCK=0 | vector 4490      cycle 75928
  Repeat 7   > timeplate_1_0    100L100; //V4490 S31275 cycle 75929-75935 | cycle75929-75935:JTAG_TCK=0 | vector 4491      cycle 75929-75935
             > timeplate_1_0    110L100; //V4491 S31280 cycle 75936 | cycle75936:JTAG_TCK=0 | vector 4492      cycle 75936
             > timeplate_1_0    110X100; //V4492 S31285 cycle 75937 | cycle75937:JTAG_TCK=0 | vector 4493      cycle 75937
             > timeplate_1_0    100X100; //V4493 S31291 cycle 75938 | cycle75938:JTAG_TCK=0 | vector 4494      cycle 75938
             > timeplate_1_0    100X100; //V4494 S31297 cycle 75939 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle75939:JTAG_TCK=0 | vector 4495      cycle 75939
             > timeplate_1_0    110X100; //V4495 S31302 cycle 75940 | cycle75940:JTAG_TCK=0 | vector 4496      cycle 75940
  Repeat 2   > timeplate_1_0    100X100; //V4496 S31307 cycle 75941-75942 | cycle75941-75942:JTAG_TCK=0 | vector 4497      cycle 75941-75942
  Repeat 5   > timeplate_1_0    100X100; //V4497 S31316 cycle 75943-75947 | cycle75943:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle75944:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle75945:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle75946:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle75947:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4498      cycle 75943-75947
  Repeat 2   > timeplate_1_0    101X100; //V4498 S31322 cycle 75948-75949 | cycle75948:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle75949:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4499      cycle 75948-75949
  Repeat 9   > timeplate_1_0    100X100; //V4499 S31335 cycle 75950-75958 | cycle75950:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle75951:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle75952:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle75953:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle75954:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle75955:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle75956:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle75957:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle75958:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4500      cycle 75950-75958
  Repeat 2   > timeplate_1_0    101X100; //V4500 S31341 cycle 75959-75960 | cycle75959:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle75960:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4501      cycle 75959-75960
  Repeat 16  > timeplate_1_0    100X100; //V4501 S31361 cycle 75961-75976 | cycle75961:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle75962:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle75963:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle75964:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle75965:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle75966:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle75967:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle75968:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle75969:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle75970:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle75971:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle75972:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle75973:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle75974:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle75975:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle75976:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4502      cycle 75961-75976
             > timeplate_1_0    111X100; //V4502 S31366 cycle 75977 | cycle75977:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4503      cycle 75977
             > timeplate_1_0    111X100; //V4503 S31371 cycle 75978 | cycle75978:JTAG_TCK=0 | vector 4504      cycle 75978
             > timeplate_1_0    101X100; //V4504 S31377 cycle 75979 | cycle75979:JTAG_TCK=0 | vector 4505      cycle 75979
  Repeat 20  > timeplate_1_0    101X100; //V4505 S31384 cycle 75980-75999 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle75980-75999:JTAG_TCK=0 | vector 4506      cycle 75980-75999
             > timeplate_1_0    101X100; //V4506 S31390 cycle 76000 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle76000:JTAG_TCK=0 | vector 4507      cycle 76000
             > timeplate_1_0    111X100; //V4507 S31395 cycle 76001 | cycle76001:JTAG_TCK=0 | vector 4508      cycle 76001
  Repeat 2   > timeplate_1_0    101X100; //V4508 S31400 cycle 76002-76003 | cycle76002-76003:JTAG_TCK=0 | vector 4509      cycle 76002-76003
  Repeat 5   > timeplate_1_0    100L100; //V4509 S31409 cycle 76004-76008 | cycle76004:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle76005:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle76006:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle76007:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle76008:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4510      cycle 76004-76008
  Repeat 2   > timeplate_1_0    101H100; //V4510 S31415 cycle 76009-76010 | cycle76009:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle76010:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4511      cycle 76009-76010
  Repeat 9   > timeplate_1_0    100L100; //V4511 S31428 cycle 76011-76019 | cycle76011:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle76012:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76013:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle76014:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle76015:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle76016:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76017:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle76018:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle76019:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4512      cycle 76011-76019
  Repeat 2   > timeplate_1_0    101H100; //V4512 S31434 cycle 76020-76021 | cycle76020:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle76021:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4513      cycle 76020-76021
  Repeat 16  > timeplate_1_0    100L100; //V4513 S31454 cycle 76022-76037 | cycle76022:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76023:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76024:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76025:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76026:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76027:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76028:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76029:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76030:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76031:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76032:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76033:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76034:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76035:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76036:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76037:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4514      cycle 76022-76037
             > timeplate_1_0    111H100; //V4514 S31459 cycle 76038 | cycle76038:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4515      cycle 76038
             > timeplate_1_0    111X100; //V4515 S31464 cycle 76039 | cycle76039:JTAG_TCK=0 | vector 4516      cycle 76039
             > timeplate_1_0    101X100; //V4516 S31470 cycle 76040 | cycle76040:JTAG_TCK=0 | vector 4517      cycle 76040
             > timeplate_1_0    101X100; //V4517 S31485 cycle 76041 | select H30 hilink wr sds11 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000000100000000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000000100000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle76041:JTAG_TCK=0 | vector 4518      cycle 76041
  Repeat 2   > timeplate_1_0    111X100; //V4518 S31490 cycle 76042-76043 | cycle76042-76043:JTAG_TCK=0 | vector 4519      cycle 76042-76043
  Repeat 2   > timeplate_1_0    101X100; //V4519 S31496 cycle 76044-76045 | cycle76044-76045:JTAG_TCK=0 | vector 4520      cycle 76044-76045
             > timeplate_1_0    101H100; //V4520 S31502 cycle 76046 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle76046:JTAG_TCK=0 | vector 4521      cycle 76046
  Repeat 4   > timeplate_1_0    100L100; //V4521 S31507 cycle 76047-76050 | cycle76047-76050:JTAG_TCK=0 | vector 4522      cycle 76047-76050
             > timeplate_1_0    101L100; //V4522 S31512 cycle 76051 | cycle76051:JTAG_TCK=0 | vector 4523      cycle 76051
             > timeplate_1_0    100L100; //V4523 S31517 cycle 76052 | cycle76052:JTAG_TCK=0 | vector 4524      cycle 76052
             > timeplate_1_0    101L100; //V4524 S31522 cycle 76053 | cycle76053:JTAG_TCK=0 | vector 4525      cycle 76053
  Repeat 7   > timeplate_1_0    100L100; //V4525 S31527 cycle 76054-76060 | cycle76054-76060:JTAG_TCK=0 | vector 4526      cycle 76054-76060
             > timeplate_1_0    110L100; //V4526 S31532 cycle 76061 | cycle76061:JTAG_TCK=0 | vector 4527      cycle 76061
             > timeplate_1_0    110X100; //V4527 S31537 cycle 76062 | cycle76062:JTAG_TCK=0 | vector 4528      cycle 76062
             > timeplate_1_0    100X100; //V4528 S31543 cycle 76063 | cycle76063:JTAG_TCK=0 | vector 4529      cycle 76063
             > timeplate_1_0    100X100; //V4529 S31549 cycle 76064 | Shift hilinkwr_select(InData=00000000100000000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle76064:JTAG_TCK=0 | vector 4530      cycle 76064
             > timeplate_1_0    110X100; //V4530 S31554 cycle 76065 | cycle76065:JTAG_TCK=0 | vector 4531      cycle 76065
  Repeat 2   > timeplate_1_0    100X100; //V4531 S31559 cycle 76066-76067 | cycle76066-76067:JTAG_TCK=0 | vector 4532      cycle 76066-76067
  Repeat 11  > timeplate_1_0    100X100; //V4532 S31574 cycle 76068-76078 | cycle76068:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle76069:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle76070:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle76071:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle76072:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle76073:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle76074:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle76075:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle76076:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle76077:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle76078:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | vector 4533      cycle 76068-76078
             > timeplate_1_0    101X100; //V4533 S31579 cycle 76079 | cycle76079:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | vector 4534      cycle 76079
  Repeat 7   > timeplate_1_0    100X100; //V4534 S31590 cycle 76080-76086 | cycle76080:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle76081:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle76082:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle76083:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle76084:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle76085:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle76086:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 4535      cycle 76080-76086
             > timeplate_1_0    110X100; //V4535 S31595 cycle 76087 | cycle76087:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 4536      cycle 76087
             > timeplate_1_0    110X100; //V4536 S31600 cycle 76088 | cycle76088:JTAG_TCK=0 | vector 4537      cycle 76088
             > timeplate_1_0    100X100; //V4537 S31606 cycle 76089 | cycle76089:JTAG_TCK=0 | vector 4538      cycle 76089
             > timeplate_1_0    100X100; //V4538 S31624 cycle 76090 | Start of U_SRD4B_16 CSR RWR | select hilink tdo , hilink_index=11 , sds11_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000001011 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000001011,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle76090:JTAG_TCK=0 | vector 4539      cycle 76090
  Repeat 2   > timeplate_1_0    110X100; //V4539 S31629 cycle 76091-76092 | cycle76091-76092:JTAG_TCK=0 | vector 4540      cycle 76091-76092
  Repeat 2   > timeplate_1_0    100X100; //V4540 S31635 cycle 76093-76094 | cycle76093-76094:JTAG_TCK=0 | vector 4541      cycle 76093-76094
             > timeplate_1_0    101H100; //V4541 S31641 cycle 76095 | shift in instruction(hilink_index=0000000010011101)! | cycle76095:JTAG_TCK=0 | vector 4542      cycle 76095
             > timeplate_1_0    100L100; //V4542 S31646 cycle 76096 | cycle76096:JTAG_TCK=0 | vector 4543      cycle 76096
  Repeat 3   > timeplate_1_0    101L100; //V4543 S31651 cycle 76097-76099 | cycle76097-76099:JTAG_TCK=0 | vector 4544      cycle 76097-76099
  Repeat 2   > timeplate_1_0    100L100; //V4544 S31656 cycle 76100-76101 | cycle76100-76101:JTAG_TCK=0 | vector 4545      cycle 76100-76101
             > timeplate_1_0    101L100; //V4545 S31661 cycle 76102 | cycle76102:JTAG_TCK=0 | vector 4546      cycle 76102
  Repeat 7   > timeplate_1_0    100L100; //V4546 S31666 cycle 76103-76109 | cycle76103-76109:JTAG_TCK=0 | vector 4547      cycle 76103-76109
             > timeplate_1_0    110L100; //V4547 S31671 cycle 76110 | cycle76110:JTAG_TCK=0 | vector 4548      cycle 76110
             > timeplate_1_0    110X100; //V4548 S31676 cycle 76111 | cycle76111:JTAG_TCK=0 | vector 4549      cycle 76111
             > timeplate_1_0    100X100; //V4549 S31682 cycle 76112 | cycle76112:JTAG_TCK=0 | vector 4550      cycle 76112
             > timeplate_1_0    100X100; //V4550 S31688 cycle 76113 | Shift hilink_index(InData=0000000000001011, OutData=xxxxxxxxxxxxxxxx)! | cycle76113:JTAG_TCK=0 | vector 4551      cycle 76113
             > timeplate_1_0    110X100; //V4551 S31693 cycle 76114 | cycle76114:JTAG_TCK=0 | vector 4552      cycle 76114
  Repeat 2   > timeplate_1_0    100X100; //V4552 S31698 cycle 76115-76116 | cycle76115-76116:JTAG_TCK=0 | vector 4553      cycle 76115-76116
  Repeat 2   > timeplate_1_0    101X100; //V4553 S31704 cycle 76117-76118 | cycle76117:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | cycle76118:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | vector 4554      cycle 76117-76118
             > timeplate_1_0    100X100; //V4554 S31709 cycle 76119 | cycle76119:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | vector 4555      cycle 76119
             > timeplate_1_0    101X100; //V4555 S31714 cycle 76120 | cycle76120:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | vector 4556      cycle 76120
  Repeat 11  > timeplate_1_0    100X100; //V4556 S31729 cycle 76121-76131 | cycle76121:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle76122:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle76123:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle76124:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle76125:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle76126:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle76127:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle76128:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle76129:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle76130:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle76131:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 4557      cycle 76121-76131
             > timeplate_1_0    110X100; //V4557 S31734 cycle 76132 | cycle76132:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 4558      cycle 76132
             > timeplate_1_0    110X100; //V4558 S31739 cycle 76133 | cycle76133:JTAG_TCK=0 | vector 4559      cycle 76133
             > timeplate_1_0    100X100; //V4559 S31745 cycle 76134 | cycle76134:JTAG_TCK=0 | vector 4560      cycle 76134
             > timeplate_1_0    100X100; //V4560 S31760 cycle 76135 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76135:JTAG_TCK=0 | vector 4561      cycle 76135
  Repeat 2   > timeplate_1_0    110X100; //V4561 S31765 cycle 76136-76137 | cycle76136-76137:JTAG_TCK=0 | vector 4562      cycle 76136-76137
  Repeat 2   > timeplate_1_0    100X100; //V4562 S31771 cycle 76138-76139 | cycle76138-76139:JTAG_TCK=0 | vector 4563      cycle 76138-76139
             > timeplate_1_0    100H100; //V4563 S31777 cycle 76140 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76140:JTAG_TCK=0 | vector 4564      cycle 76140
  Repeat 4   > timeplate_1_0    100L100; //V4564 S31782 cycle 76141-76144 | cycle76141-76144:JTAG_TCK=0 | vector 4565      cycle 76141-76144
             > timeplate_1_0    101L100; //V4565 S31787 cycle 76145 | cycle76145:JTAG_TCK=0 | vector 4566      cycle 76145
             > timeplate_1_0    100L100; //V4566 S31792 cycle 76146 | cycle76146:JTAG_TCK=0 | vector 4567      cycle 76146
             > timeplate_1_0    101L100; //V4567 S31797 cycle 76147 | cycle76147:JTAG_TCK=0 | vector 4568      cycle 76147
  Repeat 7   > timeplate_1_0    100L100; //V4568 S31802 cycle 76148-76154 | cycle76148-76154:JTAG_TCK=0 | vector 4569      cycle 76148-76154
             > timeplate_1_0    110L100; //V4569 S31807 cycle 76155 | cycle76155:JTAG_TCK=0 | vector 4570      cycle 76155
             > timeplate_1_0    110X100; //V4570 S31812 cycle 76156 | cycle76156:JTAG_TCK=0 | vector 4571      cycle 76156
             > timeplate_1_0    100X100; //V4571 S31818 cycle 76157 | cycle76157:JTAG_TCK=0 | vector 4572      cycle 76157
             > timeplate_1_0    100X100; //V4572 S31824 cycle 76158 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle76158:JTAG_TCK=0 | vector 4573      cycle 76158
             > timeplate_1_0    110X100; //V4573 S31829 cycle 76159 | cycle76159:JTAG_TCK=0 | vector 4574      cycle 76159
  Repeat 2   > timeplate_1_0    100X100; //V4574 S31834 cycle 76160-76161 | cycle76160-76161:JTAG_TCK=0 | vector 4575      cycle 76160-76161
  Repeat 17  > timeplate_1_0    100X100; //V4575 S31855 cycle 76162-76178 | cycle76162:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle76163:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle76164:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle76165:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle76166:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle76167:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle76168:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle76169:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle76170:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76171:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle76172:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle76173:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle76174:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76175:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle76176:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle76177:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle76178:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4576      cycle 76162-76178
             > timeplate_1_0    101X100; //V4576 S31860 cycle 76179 | cycle76179:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4577      cycle 76179
  Repeat 16  > timeplate_1_0    100X100; //V4577 S31880 cycle 76180-76195 | cycle76180:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76181:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76182:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76183:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76184:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76185:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76186:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76187:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76188:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76189:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76190:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76191:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76192:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76193:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76194:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76195:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4578      cycle 76180-76195
             > timeplate_1_0    110X100; //V4578 S31885 cycle 76196 | cycle76196:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4579      cycle 76196
             > timeplate_1_0    110X100; //V4579 S31890 cycle 76197 | cycle76197:JTAG_TCK=0 | vector 4580      cycle 76197
             > timeplate_1_0    100X100; //V4580 S31896 cycle 76198 | cycle76198:JTAG_TCK=0 | vector 4581      cycle 76198
  Repeat 20  > timeplate_1_0    100X100; //V4581 S31903 cycle 76199-76218 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle76199-76218:JTAG_TCK=0 | vector 4582      cycle 76199-76218
             > timeplate_1_0    100X100; //V4582 S31909 cycle 76219 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle76219:JTAG_TCK=0 | vector 4583      cycle 76219
             > timeplate_1_0    110X100; //V4583 S31914 cycle 76220 | cycle76220:JTAG_TCK=0 | vector 4584      cycle 76220
  Repeat 2   > timeplate_1_0    100X100; //V4584 S31919 cycle 76221-76222 | cycle76221-76222:JTAG_TCK=0 | vector 4585      cycle 76221-76222
             > timeplate_1_0    100X100; //V4585 S31924 cycle 76223 | cycle76223:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 4586      cycle 76223
  Repeat 4   > timeplate_1_0    100L100; //V4586 S31932 cycle 76224-76227 | cycle76224:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle76225:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle76226:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle76227:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4587      cycle 76224-76227
  Repeat 2   > timeplate_1_0    100H100; //V4587 S31938 cycle 76228-76229 | cycle76228:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle76229:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4588      cycle 76228-76229
  Repeat 9   > timeplate_1_0    100L100; //V4588 S31951 cycle 76230-76238 | cycle76230:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle76231:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76232:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle76233:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle76234:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle76235:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76236:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle76237:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle76238:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4589      cycle 76230-76238
             > timeplate_1_0    100H100; //V4589 S31956 cycle 76239 | cycle76239:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4590      cycle 76239
             > timeplate_1_0    101H100; //V4590 S31961 cycle 76240 | cycle76240:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4591      cycle 76240
  Repeat 16  > timeplate_1_0    100L100; //V4591 S31981 cycle 76241-76256 | cycle76241:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76242:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76243:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76244:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76245:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76246:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76247:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76248:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76249:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76250:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76251:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76252:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76253:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76254:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76255:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76256:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4592      cycle 76241-76256
             > timeplate_1_0    110H100; //V4592 S31986 cycle 76257 | cycle76257:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4593      cycle 76257
             > timeplate_1_0    110X100; //V4593 S31991 cycle 76258 | cycle76258:JTAG_TCK=0 | vector 4594      cycle 76258
             > timeplate_1_0    100X100; //V4594 S31997 cycle 76259 | cycle76259:JTAG_TCK=0 | vector 4595      cycle 76259
             > timeplate_1_0    100X100; //V4595 S32012 cycle 76260 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76260:JTAG_TCK=0 | vector 4596      cycle 76260
  Repeat 2   > timeplate_1_0    110X100; //V4596 S32017 cycle 76261-76262 | cycle76261-76262:JTAG_TCK=0 | vector 4597      cycle 76261-76262
  Repeat 2   > timeplate_1_0    100X100; //V4597 S32023 cycle 76263-76264 | cycle76263-76264:JTAG_TCK=0 | vector 4598      cycle 76263-76264
             > timeplate_1_0    100H100; //V4598 S32029 cycle 76265 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76265:JTAG_TCK=0 | vector 4599      cycle 76265
  Repeat 4   > timeplate_1_0    100L100; //V4599 S32034 cycle 76266-76269 | cycle76266-76269:JTAG_TCK=0 | vector 4600      cycle 76266-76269
             > timeplate_1_0    101L100; //V4600 S32039 cycle 76270 | cycle76270:JTAG_TCK=0 | vector 4601      cycle 76270
             > timeplate_1_0    100L100; //V4601 S32044 cycle 76271 | cycle76271:JTAG_TCK=0 | vector 4602      cycle 76271
             > timeplate_1_0    101L100; //V4602 S32049 cycle 76272 | cycle76272:JTAG_TCK=0 | vector 4603      cycle 76272
  Repeat 7   > timeplate_1_0    100L100; //V4603 S32054 cycle 76273-76279 | cycle76273-76279:JTAG_TCK=0 | vector 4604      cycle 76273-76279
             > timeplate_1_0    110L100; //V4604 S32059 cycle 76280 | cycle76280:JTAG_TCK=0 | vector 4605      cycle 76280
             > timeplate_1_0    110X100; //V4605 S32064 cycle 76281 | cycle76281:JTAG_TCK=0 | vector 4606      cycle 76281
             > timeplate_1_0    100X100; //V4606 S32070 cycle 76282 | cycle76282:JTAG_TCK=0 | vector 4607      cycle 76282
             > timeplate_1_0    100X100; //V4607 S32076 cycle 76283 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle76283:JTAG_TCK=0 | vector 4608      cycle 76283
             > timeplate_1_0    110X100; //V4608 S32081 cycle 76284 | cycle76284:JTAG_TCK=0 | vector 4609      cycle 76284
  Repeat 2   > timeplate_1_0    100X100; //V4609 S32086 cycle 76285-76286 | cycle76285-76286:JTAG_TCK=0 | vector 4610      cycle 76285-76286
  Repeat 2   > timeplate_1_0    100X100; //V4610 S32092 cycle 76287-76288 | cycle76287:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle76288:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4611      cycle 76287-76288
             > timeplate_1_0    101X100; //V4611 S32097 cycle 76289 | cycle76289:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4612      cycle 76289
             > timeplate_1_0    100X100; //V4612 S32102 cycle 76290 | cycle76290:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4613      cycle 76290
  Repeat 2   > timeplate_1_0    101X100; //V4613 S32108 cycle 76291-76292 | cycle76291:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle76292:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4614      cycle 76291-76292
             > timeplate_1_0    100X100; //V4614 S32113 cycle 76293 | cycle76293:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4615      cycle 76293
             > timeplate_1_0    101X100; //V4615 S32118 cycle 76294 | cycle76294:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4616      cycle 76294
  Repeat 2   > timeplate_1_0    100X100; //V4616 S32124 cycle 76295-76296 | cycle76295:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76296:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4617      cycle 76295-76296
             > timeplate_1_0    101X100; //V4617 S32129 cycle 76297 | cycle76297:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4618      cycle 76297
             > timeplate_1_0    100X100; //V4618 S32134 cycle 76298 | cycle76298:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4619      cycle 76298
  Repeat 2   > timeplate_1_0    101X100; //V4619 S32140 cycle 76299-76300 | cycle76299:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76300:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4620      cycle 76299-76300
             > timeplate_1_0    100X100; //V4620 S32145 cycle 76301 | cycle76301:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4621      cycle 76301
             > timeplate_1_0    101X100; //V4621 S32150 cycle 76302 | cycle76302:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4622      cycle 76302
             > timeplate_1_0    100X100; //V4622 S32155 cycle 76303 | cycle76303:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4623      cycle 76303
             > timeplate_1_0    101X100; //V4623 S32160 cycle 76304 | cycle76304:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4624      cycle 76304
  Repeat 16  > timeplate_1_0    100X100; //V4624 S32180 cycle 76305-76320 | cycle76305:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76306:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76307:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76308:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76309:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76310:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76311:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76312:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76313:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76314:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76315:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76316:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76317:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76318:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76319:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76320:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4625      cycle 76305-76320
             > timeplate_1_0    111X100; //V4625 S32185 cycle 76321 | cycle76321:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4626      cycle 76321
             > timeplate_1_0    111X100; //V4626 S32190 cycle 76322 | cycle76322:JTAG_TCK=0 | vector 4627      cycle 76322
             > timeplate_1_0    101X100; //V4627 S32196 cycle 76323 | cycle76323:JTAG_TCK=0 | vector 4628      cycle 76323
  Repeat 20  > timeplate_1_0    101X100; //V4628 S32203 cycle 76324-76343 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle76324-76343:JTAG_TCK=0 | vector 4629      cycle 76324-76343
             > timeplate_1_0    101X100; //V4629 S32209 cycle 76344 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle76344:JTAG_TCK=0 | vector 4630      cycle 76344
             > timeplate_1_0    111X100; //V4630 S32214 cycle 76345 | cycle76345:JTAG_TCK=0 | vector 4631      cycle 76345
  Repeat 2   > timeplate_1_0    101X100; //V4631 S32219 cycle 76346-76347 | cycle76346-76347:JTAG_TCK=0 | vector 4632      cycle 76346-76347
  Repeat 2   > timeplate_1_0    100L100; //V4632 S32225 cycle 76348-76349 | cycle76348:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle76349:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4633      cycle 76348-76349
             > timeplate_1_0    101H100; //V4633 S32230 cycle 76350 | cycle76350:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4634      cycle 76350
             > timeplate_1_0    100L100; //V4634 S32235 cycle 76351 | cycle76351:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4635      cycle 76351
  Repeat 2   > timeplate_1_0    101H100; //V4635 S32241 cycle 76352-76353 | cycle76352:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle76353:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4636      cycle 76352-76353
             > timeplate_1_0    100L100; //V4636 S32246 cycle 76354 | cycle76354:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4637      cycle 76354
             > timeplate_1_0    101H100; //V4637 S32251 cycle 76355 | cycle76355:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4638      cycle 76355
  Repeat 2   > timeplate_1_0    100L100; //V4638 S32257 cycle 76356-76357 | cycle76356:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76357:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4639      cycle 76356-76357
             > timeplate_1_0    101H100; //V4639 S32262 cycle 76358 | cycle76358:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4640      cycle 76358
             > timeplate_1_0    100L100; //V4640 S32267 cycle 76359 | cycle76359:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4641      cycle 76359
  Repeat 2   > timeplate_1_0    101H100; //V4641 S32273 cycle 76360-76361 | cycle76360:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76361:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4642      cycle 76360-76361
             > timeplate_1_0    100L100; //V4642 S32278 cycle 76362 | cycle76362:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4643      cycle 76362
             > timeplate_1_0    101H100; //V4643 S32283 cycle 76363 | cycle76363:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4644      cycle 76363
             > timeplate_1_0    100L100; //V4644 S32288 cycle 76364 | cycle76364:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4645      cycle 76364
             > timeplate_1_0    101H100; //V4645 S32293 cycle 76365 | cycle76365:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4646      cycle 76365
  Repeat 16  > timeplate_1_0    100L100; //V4646 S32313 cycle 76366-76381 | cycle76366:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76367:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76368:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76369:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76370:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76371:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76372:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76373:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76374:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76375:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76376:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76377:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76378:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76379:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76380:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76381:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4647      cycle 76366-76381
             > timeplate_1_0    111H100; //V4647 S32318 cycle 76382 | cycle76382:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4648      cycle 76382
             > timeplate_1_0    111X100; //V4648 S32323 cycle 76383 | cycle76383:JTAG_TCK=0 | vector 4649      cycle 76383
             > timeplate_1_0    101X100; //V4649 S32329 cycle 76384 | cycle76384:JTAG_TCK=0 | vector 4650      cycle 76384
             > timeplate_1_0    101X100; //V4650 S32344 cycle 76385 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76385:JTAG_TCK=0 | vector 4651      cycle 76385
  Repeat 2   > timeplate_1_0    111X100; //V4651 S32349 cycle 76386-76387 | cycle76386-76387:JTAG_TCK=0 | vector 4652      cycle 76386-76387
  Repeat 2   > timeplate_1_0    101X100; //V4652 S32355 cycle 76388-76389 | cycle76388-76389:JTAG_TCK=0 | vector 4653      cycle 76388-76389
             > timeplate_1_0    100H100; //V4653 S32361 cycle 76390 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76390:JTAG_TCK=0 | vector 4654      cycle 76390
  Repeat 4   > timeplate_1_0    100L100; //V4654 S32366 cycle 76391-76394 | cycle76391-76394:JTAG_TCK=0 | vector 4655      cycle 76391-76394
             > timeplate_1_0    101L100; //V4655 S32371 cycle 76395 | cycle76395:JTAG_TCK=0 | vector 4656      cycle 76395
             > timeplate_1_0    100L100; //V4656 S32376 cycle 76396 | cycle76396:JTAG_TCK=0 | vector 4657      cycle 76396
             > timeplate_1_0    101L100; //V4657 S32381 cycle 76397 | cycle76397:JTAG_TCK=0 | vector 4658      cycle 76397
  Repeat 7   > timeplate_1_0    100L100; //V4658 S32386 cycle 76398-76404 | cycle76398-76404:JTAG_TCK=0 | vector 4659      cycle 76398-76404
             > timeplate_1_0    110L100; //V4659 S32391 cycle 76405 | cycle76405:JTAG_TCK=0 | vector 4660      cycle 76405
             > timeplate_1_0    110X100; //V4660 S32396 cycle 76406 | cycle76406:JTAG_TCK=0 | vector 4661      cycle 76406
             > timeplate_1_0    100X100; //V4661 S32402 cycle 76407 | cycle76407:JTAG_TCK=0 | vector 4662      cycle 76407
             > timeplate_1_0    100X100; //V4662 S32408 cycle 76408 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle76408:JTAG_TCK=0 | vector 4663      cycle 76408
             > timeplate_1_0    110X100; //V4663 S32413 cycle 76409 | cycle76409:JTAG_TCK=0 | vector 4664      cycle 76409
  Repeat 2   > timeplate_1_0    100X100; //V4664 S32418 cycle 76410-76411 | cycle76410-76411:JTAG_TCK=0 | vector 4665      cycle 76410-76411
  Repeat 17  > timeplate_1_0    100X100; //V4665 S32439 cycle 76412-76428 | cycle76412:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle76413:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle76414:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle76415:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle76416:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle76417:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle76418:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle76419:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle76420:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76421:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle76422:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle76423:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle76424:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76425:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle76426:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle76427:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle76428:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4666      cycle 76412-76428
             > timeplate_1_0    101X100; //V4666 S32444 cycle 76429 | cycle76429:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4667      cycle 76429
  Repeat 16  > timeplate_1_0    100X100; //V4667 S32464 cycle 76430-76445 | cycle76430:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76431:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76432:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76433:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76434:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76435:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76436:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76437:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76438:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76439:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76440:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76441:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76442:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76443:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76444:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76445:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4668      cycle 76430-76445
             > timeplate_1_0    110X100; //V4668 S32469 cycle 76446 | cycle76446:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4669      cycle 76446
             > timeplate_1_0    110X100; //V4669 S32474 cycle 76447 | cycle76447:JTAG_TCK=0 | vector 4670      cycle 76447
             > timeplate_1_0    100X100; //V4670 S32480 cycle 76448 | cycle76448:JTAG_TCK=0 | vector 4671      cycle 76448
  Repeat 20  > timeplate_1_0    100X100; //V4671 S32487 cycle 76449-76468 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle76449-76468:JTAG_TCK=0 | vector 4672      cycle 76449-76468
             > timeplate_1_0    100X100; //V4672 S32493 cycle 76469 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle76469:JTAG_TCK=0 | vector 4673      cycle 76469
             > timeplate_1_0    110X100; //V4673 S32498 cycle 76470 | cycle76470:JTAG_TCK=0 | vector 4674      cycle 76470
  Repeat 2   > timeplate_1_0    100X100; //V4674 S32503 cycle 76471-76472 | cycle76471-76472:JTAG_TCK=0 | vector 4675      cycle 76471-76472
             > timeplate_1_0    100X100; //V4675 S32508 cycle 76473 | cycle76473:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 4676      cycle 76473
             > timeplate_1_0    100L100; //V4676 S32513 cycle 76474 | cycle76474:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4677      cycle 76474
             > timeplate_1_0    100H100; //V4677 S32518 cycle 76475 | cycle76475:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4678      cycle 76475
             > timeplate_1_0    100L100; //V4678 S32523 cycle 76476 | cycle76476:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4679      cycle 76476
  Repeat 2   > timeplate_1_0    100H100; //V4679 S32529 cycle 76477-76478 | cycle76477:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle76478:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4680      cycle 76477-76478
             > timeplate_1_0    100L100; //V4680 S32534 cycle 76479 | cycle76479:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4681      cycle 76479
             > timeplate_1_0    100H100; //V4681 S32539 cycle 76480 | cycle76480:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4682      cycle 76480
  Repeat 2   > timeplate_1_0    100L100; //V4682 S32545 cycle 76481-76482 | cycle76481:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76482:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4683      cycle 76481-76482
             > timeplate_1_0    100H100; //V4683 S32550 cycle 76483 | cycle76483:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4684      cycle 76483
             > timeplate_1_0    100L100; //V4684 S32555 cycle 76484 | cycle76484:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4685      cycle 76484
  Repeat 2   > timeplate_1_0    100H100; //V4685 S32561 cycle 76485-76486 | cycle76485:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76486:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4686      cycle 76485-76486
             > timeplate_1_0    100L100; //V4686 S32566 cycle 76487 | cycle76487:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4687      cycle 76487
             > timeplate_1_0    100H100; //V4687 S32571 cycle 76488 | cycle76488:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4688      cycle 76488
             > timeplate_1_0    100L100; //V4688 S32576 cycle 76489 | cycle76489:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4689      cycle 76489
             > timeplate_1_0    101H100; //V4689 S32581 cycle 76490 | cycle76490:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4690      cycle 76490
  Repeat 16  > timeplate_1_0    100L100; //V4690 S32601 cycle 76491-76506 | cycle76491:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76492:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76493:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76494:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76495:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76496:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76497:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76498:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76499:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76500:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76501:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76502:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76503:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76504:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76505:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76506:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4691      cycle 76491-76506
             > timeplate_1_0    110H100; //V4691 S32606 cycle 76507 | cycle76507:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4692      cycle 76507
             > timeplate_1_0    110X100; //V4692 S32611 cycle 76508 | cycle76508:JTAG_TCK=0 | vector 4693      cycle 76508
             > timeplate_1_0    100X100; //V4693 S32617 cycle 76509 | cycle76509:JTAG_TCK=0 | vector 4694      cycle 76509
             > timeplate_1_0    100X100; //V4694 S32632 cycle 76510 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76510:JTAG_TCK=0 | vector 4695      cycle 76510
  Repeat 2   > timeplate_1_0    110X100; //V4695 S32637 cycle 76511-76512 | cycle76511-76512:JTAG_TCK=0 | vector 4696      cycle 76511-76512
  Repeat 2   > timeplate_1_0    100X100; //V4696 S32643 cycle 76513-76514 | cycle76513-76514:JTAG_TCK=0 | vector 4697      cycle 76513-76514
             > timeplate_1_0    100H100; //V4697 S32649 cycle 76515 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76515:JTAG_TCK=0 | vector 4698      cycle 76515
  Repeat 4   > timeplate_1_0    100L100; //V4698 S32654 cycle 76516-76519 | cycle76516-76519:JTAG_TCK=0 | vector 4699      cycle 76516-76519
             > timeplate_1_0    101L100; //V4699 S32659 cycle 76520 | cycle76520:JTAG_TCK=0 | vector 4700      cycle 76520
             > timeplate_1_0    100L100; //V4700 S32664 cycle 76521 | cycle76521:JTAG_TCK=0 | vector 4701      cycle 76521
             > timeplate_1_0    101L100; //V4701 S32669 cycle 76522 | cycle76522:JTAG_TCK=0 | vector 4702      cycle 76522
  Repeat 7   > timeplate_1_0    100L100; //V4702 S32674 cycle 76523-76529 | cycle76523-76529:JTAG_TCK=0 | vector 4703      cycle 76523-76529
             > timeplate_1_0    110L100; //V4703 S32679 cycle 76530 | cycle76530:JTAG_TCK=0 | vector 4704      cycle 76530
             > timeplate_1_0    110X100; //V4704 S32684 cycle 76531 | cycle76531:JTAG_TCK=0 | vector 4705      cycle 76531
             > timeplate_1_0    100X100; //V4705 S32690 cycle 76532 | cycle76532:JTAG_TCK=0 | vector 4706      cycle 76532
             > timeplate_1_0    100X100; //V4706 S32696 cycle 76533 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle76533:JTAG_TCK=0 | vector 4707      cycle 76533
             > timeplate_1_0    110X100; //V4707 S32701 cycle 76534 | cycle76534:JTAG_TCK=0 | vector 4708      cycle 76534
  Repeat 2   > timeplate_1_0    100X100; //V4708 S32706 cycle 76535-76536 | cycle76535-76536:JTAG_TCK=0 | vector 4709      cycle 76535-76536
  Repeat 5   > timeplate_1_0    100X100; //V4709 S32715 cycle 76537-76541 | cycle76537:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle76538:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle76539:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle76540:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle76541:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4710      cycle 76537-76541
  Repeat 2   > timeplate_1_0    101X100; //V4710 S32721 cycle 76542-76543 | cycle76542:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle76543:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4711      cycle 76542-76543
  Repeat 9   > timeplate_1_0    100X100; //V4711 S32734 cycle 76544-76552 | cycle76544:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle76545:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76546:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle76547:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle76548:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle76549:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76550:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle76551:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle76552:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4712      cycle 76544-76552
  Repeat 2   > timeplate_1_0    101X100; //V4712 S32740 cycle 76553-76554 | cycle76553:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle76554:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4713      cycle 76553-76554
  Repeat 16  > timeplate_1_0    100X100; //V4713 S32760 cycle 76555-76570 | cycle76555:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76556:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76557:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76558:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76559:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76560:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76561:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76562:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76563:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76564:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76565:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76566:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76567:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76568:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76569:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76570:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4714      cycle 76555-76570
             > timeplate_1_0    111X100; //V4714 S32765 cycle 76571 | cycle76571:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4715      cycle 76571
             > timeplate_1_0    111X100; //V4715 S32770 cycle 76572 | cycle76572:JTAG_TCK=0 | vector 4716      cycle 76572
             > timeplate_1_0    101X100; //V4716 S32776 cycle 76573 | cycle76573:JTAG_TCK=0 | vector 4717      cycle 76573
  Repeat 20  > timeplate_1_0    101X100; //V4717 S32783 cycle 76574-76593 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle76574-76593:JTAG_TCK=0 | vector 4718      cycle 76574-76593
             > timeplate_1_0    101X100; //V4718 S32789 cycle 76594 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle76594:JTAG_TCK=0 | vector 4719      cycle 76594
             > timeplate_1_0    111X100; //V4719 S32794 cycle 76595 | cycle76595:JTAG_TCK=0 | vector 4720      cycle 76595
  Repeat 2   > timeplate_1_0    101X100; //V4720 S32799 cycle 76596-76597 | cycle76596-76597:JTAG_TCK=0 | vector 4721      cycle 76596-76597
  Repeat 5   > timeplate_1_0    100L100; //V4721 S32808 cycle 76598-76602 | cycle76598:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle76599:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle76600:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle76601:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle76602:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4722      cycle 76598-76602
  Repeat 2   > timeplate_1_0    101H100; //V4722 S32814 cycle 76603-76604 | cycle76603:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle76604:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4723      cycle 76603-76604
  Repeat 9   > timeplate_1_0    100L100; //V4723 S32827 cycle 76605-76613 | cycle76605:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle76606:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76607:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle76608:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle76609:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle76610:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76611:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle76612:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle76613:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4724      cycle 76605-76613
  Repeat 2   > timeplate_1_0    101H100; //V4724 S32833 cycle 76614-76615 | cycle76614:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle76615:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4725      cycle 76614-76615
  Repeat 16  > timeplate_1_0    100L100; //V4725 S32853 cycle 76616-76631 | cycle76616:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76617:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76618:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76619:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76620:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76621:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76622:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76623:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76624:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76625:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76626:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76627:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76628:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76629:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76630:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76631:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4726      cycle 76616-76631
             > timeplate_1_0    111H100; //V4726 S32858 cycle 76632 | cycle76632:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4727      cycle 76632
             > timeplate_1_0    111X100; //V4727 S32863 cycle 76633 | cycle76633:JTAG_TCK=0 | vector 4728      cycle 76633
             > timeplate_1_0    101X100; //V4728 S32869 cycle 76634 | cycle76634:JTAG_TCK=0 | vector 4729      cycle 76634
             > timeplate_1_0    101X100; //V4729 S32884 cycle 76635 | select H30 hilink wr sds12 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000001000000000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000001000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle76635:JTAG_TCK=0 | vector 4730      cycle 76635
  Repeat 2   > timeplate_1_0    111X100; //V4730 S32889 cycle 76636-76637 | cycle76636-76637:JTAG_TCK=0 | vector 4731      cycle 76636-76637
  Repeat 2   > timeplate_1_0    101X100; //V4731 S32895 cycle 76638-76639 | cycle76638-76639:JTAG_TCK=0 | vector 4732      cycle 76638-76639
             > timeplate_1_0    101H100; //V4732 S32901 cycle 76640 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle76640:JTAG_TCK=0 | vector 4733      cycle 76640
  Repeat 4   > timeplate_1_0    100L100; //V4733 S32906 cycle 76641-76644 | cycle76641-76644:JTAG_TCK=0 | vector 4734      cycle 76641-76644
             > timeplate_1_0    101L100; //V4734 S32911 cycle 76645 | cycle76645:JTAG_TCK=0 | vector 4735      cycle 76645
             > timeplate_1_0    100L100; //V4735 S32916 cycle 76646 | cycle76646:JTAG_TCK=0 | vector 4736      cycle 76646
             > timeplate_1_0    101L100; //V4736 S32921 cycle 76647 | cycle76647:JTAG_TCK=0 | vector 4737      cycle 76647
  Repeat 7   > timeplate_1_0    100L100; //V4737 S32926 cycle 76648-76654 | cycle76648-76654:JTAG_TCK=0 | vector 4738      cycle 76648-76654
             > timeplate_1_0    110L100; //V4738 S32931 cycle 76655 | cycle76655:JTAG_TCK=0 | vector 4739      cycle 76655
             > timeplate_1_0    110X100; //V4739 S32936 cycle 76656 | cycle76656:JTAG_TCK=0 | vector 4740      cycle 76656
             > timeplate_1_0    100X100; //V4740 S32942 cycle 76657 | cycle76657:JTAG_TCK=0 | vector 4741      cycle 76657
             > timeplate_1_0    100X100; //V4741 S32948 cycle 76658 | Shift hilinkwr_select(InData=00000001000000000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle76658:JTAG_TCK=0 | vector 4742      cycle 76658
             > timeplate_1_0    110X100; //V4742 S32953 cycle 76659 | cycle76659:JTAG_TCK=0 | vector 4743      cycle 76659
  Repeat 2   > timeplate_1_0    100X100; //V4743 S32958 cycle 76660-76661 | cycle76660-76661:JTAG_TCK=0 | vector 4744      cycle 76660-76661
  Repeat 12  > timeplate_1_0    100X100; //V4744 S32974 cycle 76662-76673 | cycle76662:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle76663:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle76664:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle76665:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle76666:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle76667:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle76668:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle76669:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle76670:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle76671:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle76672:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle76673:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | vector 4745      cycle 76662-76673
             > timeplate_1_0    101X100; //V4745 S32979 cycle 76674 | cycle76674:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | vector 4746      cycle 76674
  Repeat 6   > timeplate_1_0    100X100; //V4746 S32989 cycle 76675-76680 | cycle76675:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle76676:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle76677:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle76678:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle76679:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle76680:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 4747      cycle 76675-76680
             > timeplate_1_0    110X100; //V4747 S32994 cycle 76681 | cycle76681:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 4748      cycle 76681
             > timeplate_1_0    110X100; //V4748 S32999 cycle 76682 | cycle76682:JTAG_TCK=0 | vector 4749      cycle 76682
             > timeplate_1_0    100X100; //V4749 S33005 cycle 76683 | cycle76683:JTAG_TCK=0 | vector 4750      cycle 76683
             > timeplate_1_0    100X100; //V4750 S33023 cycle 76684 | Start of U_SRD8B_0 CSR RWR | select hilink tdo , hilink_index=12 , sds12_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000001100 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000001100,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle76684:JTAG_TCK=0 | vector 4751      cycle 76684
  Repeat 2   > timeplate_1_0    110X100; //V4751 S33028 cycle 76685-76686 | cycle76685-76686:JTAG_TCK=0 | vector 4752      cycle 76685-76686
  Repeat 2   > timeplate_1_0    100X100; //V4752 S33034 cycle 76687-76688 | cycle76687-76688:JTAG_TCK=0 | vector 4753      cycle 76687-76688
             > timeplate_1_0    101H100; //V4753 S33040 cycle 76689 | shift in instruction(hilink_index=0000000010011101)! | cycle76689:JTAG_TCK=0 | vector 4754      cycle 76689
             > timeplate_1_0    100L100; //V4754 S33045 cycle 76690 | cycle76690:JTAG_TCK=0 | vector 4755      cycle 76690
  Repeat 3   > timeplate_1_0    101L100; //V4755 S33050 cycle 76691-76693 | cycle76691-76693:JTAG_TCK=0 | vector 4756      cycle 76691-76693
  Repeat 2   > timeplate_1_0    100L100; //V4756 S33055 cycle 76694-76695 | cycle76694-76695:JTAG_TCK=0 | vector 4757      cycle 76694-76695
             > timeplate_1_0    101L100; //V4757 S33060 cycle 76696 | cycle76696:JTAG_TCK=0 | vector 4758      cycle 76696
  Repeat 7   > timeplate_1_0    100L100; //V4758 S33065 cycle 76697-76703 | cycle76697-76703:JTAG_TCK=0 | vector 4759      cycle 76697-76703
             > timeplate_1_0    110L100; //V4759 S33070 cycle 76704 | cycle76704:JTAG_TCK=0 | vector 4760      cycle 76704
             > timeplate_1_0    110X100; //V4760 S33075 cycle 76705 | cycle76705:JTAG_TCK=0 | vector 4761      cycle 76705
             > timeplate_1_0    100X100; //V4761 S33081 cycle 76706 | cycle76706:JTAG_TCK=0 | vector 4762      cycle 76706
             > timeplate_1_0    100X100; //V4762 S33087 cycle 76707 | Shift hilink_index(InData=0000000000001100, OutData=xxxxxxxxxxxxxxxx)! | cycle76707:JTAG_TCK=0 | vector 4763      cycle 76707
             > timeplate_1_0    110X100; //V4763 S33092 cycle 76708 | cycle76708:JTAG_TCK=0 | vector 4764      cycle 76708
  Repeat 2   > timeplate_1_0    100X100; //V4764 S33097 cycle 76709-76710 | cycle76709-76710:JTAG_TCK=0 | vector 4765      cycle 76709-76710
  Repeat 2   > timeplate_1_0    100X100; //V4765 S33103 cycle 76711-76712 | cycle76711:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | cycle76712:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | vector 4766      cycle 76711-76712
  Repeat 2   > timeplate_1_0    101X100; //V4766 S33109 cycle 76713-76714 | cycle76713:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | cycle76714:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | vector 4767      cycle 76713-76714
  Repeat 11  > timeplate_1_0    100X100; //V4767 S33124 cycle 76715-76725 | cycle76715:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle76716:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle76717:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle76718:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle76719:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle76720:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle76721:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle76722:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle76723:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle76724:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle76725:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 4768      cycle 76715-76725
             > timeplate_1_0    110X100; //V4768 S33129 cycle 76726 | cycle76726:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 4769      cycle 76726
             > timeplate_1_0    110X100; //V4769 S33134 cycle 76727 | cycle76727:JTAG_TCK=0 | vector 4770      cycle 76727
             > timeplate_1_0    100X100; //V4770 S33140 cycle 76728 | cycle76728:JTAG_TCK=0 | vector 4771      cycle 76728
             > timeplate_1_0    100X100; //V4771 S33155 cycle 76729 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76729:JTAG_TCK=0 | vector 4772      cycle 76729
  Repeat 2   > timeplate_1_0    110X100; //V4772 S33160 cycle 76730-76731 | cycle76730-76731:JTAG_TCK=0 | vector 4773      cycle 76730-76731
  Repeat 2   > timeplate_1_0    100X100; //V4773 S33166 cycle 76732-76733 | cycle76732-76733:JTAG_TCK=0 | vector 4774      cycle 76732-76733
             > timeplate_1_0    100H100; //V4774 S33172 cycle 76734 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76734:JTAG_TCK=0 | vector 4775      cycle 76734
  Repeat 4   > timeplate_1_0    100L100; //V4775 S33177 cycle 76735-76738 | cycle76735-76738:JTAG_TCK=0 | vector 4776      cycle 76735-76738
             > timeplate_1_0    101L100; //V4776 S33182 cycle 76739 | cycle76739:JTAG_TCK=0 | vector 4777      cycle 76739
             > timeplate_1_0    100L100; //V4777 S33187 cycle 76740 | cycle76740:JTAG_TCK=0 | vector 4778      cycle 76740
             > timeplate_1_0    101L100; //V4778 S33192 cycle 76741 | cycle76741:JTAG_TCK=0 | vector 4779      cycle 76741
  Repeat 7   > timeplate_1_0    100L100; //V4779 S33197 cycle 76742-76748 | cycle76742-76748:JTAG_TCK=0 | vector 4780      cycle 76742-76748
             > timeplate_1_0    110L100; //V4780 S33202 cycle 76749 | cycle76749:JTAG_TCK=0 | vector 4781      cycle 76749
             > timeplate_1_0    110X100; //V4781 S33207 cycle 76750 | cycle76750:JTAG_TCK=0 | vector 4782      cycle 76750
             > timeplate_1_0    100X100; //V4782 S33213 cycle 76751 | cycle76751:JTAG_TCK=0 | vector 4783      cycle 76751
             > timeplate_1_0    100X100; //V4783 S33219 cycle 76752 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle76752:JTAG_TCK=0 | vector 4784      cycle 76752
             > timeplate_1_0    110X100; //V4784 S33224 cycle 76753 | cycle76753:JTAG_TCK=0 | vector 4785      cycle 76753
  Repeat 2   > timeplate_1_0    100X100; //V4785 S33229 cycle 76754-76755 | cycle76754-76755:JTAG_TCK=0 | vector 4786      cycle 76754-76755
  Repeat 17  > timeplate_1_0    100X100; //V4786 S33250 cycle 76756-76772 | cycle76756:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle76757:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle76758:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle76759:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle76760:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle76761:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle76762:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle76763:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle76764:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76765:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle76766:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle76767:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle76768:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76769:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle76770:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle76771:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle76772:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4787      cycle 76756-76772
             > timeplate_1_0    101X100; //V4787 S33255 cycle 76773 | cycle76773:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4788      cycle 76773
  Repeat 16  > timeplate_1_0    100X100; //V4788 S33275 cycle 76774-76789 | cycle76774:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76775:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76776:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76777:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76778:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76779:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76780:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76781:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76782:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76783:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76784:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76785:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76786:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76787:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76788:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76789:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4789      cycle 76774-76789
             > timeplate_1_0    110X100; //V4789 S33280 cycle 76790 | cycle76790:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4790      cycle 76790
             > timeplate_1_0    110X100; //V4790 S33285 cycle 76791 | cycle76791:JTAG_TCK=0 | vector 4791      cycle 76791
             > timeplate_1_0    100X100; //V4791 S33291 cycle 76792 | cycle76792:JTAG_TCK=0 | vector 4792      cycle 76792
  Repeat 20  > timeplate_1_0    100X100; //V4792 S33298 cycle 76793-76812 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle76793-76812:JTAG_TCK=0 | vector 4793      cycle 76793-76812
             > timeplate_1_0    100X100; //V4793 S33304 cycle 76813 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle76813:JTAG_TCK=0 | vector 4794      cycle 76813
             > timeplate_1_0    110X100; //V4794 S33309 cycle 76814 | cycle76814:JTAG_TCK=0 | vector 4795      cycle 76814
  Repeat 2   > timeplate_1_0    100X100; //V4795 S33314 cycle 76815-76816 | cycle76815-76816:JTAG_TCK=0 | vector 4796      cycle 76815-76816
             > timeplate_1_0    100X100; //V4796 S33319 cycle 76817 | cycle76817:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 4797      cycle 76817
  Repeat 4   > timeplate_1_0    100L100; //V4797 S33327 cycle 76818-76821 | cycle76818:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle76819:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle76820:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle76821:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4798      cycle 76818-76821
  Repeat 2   > timeplate_1_0    100H100; //V4798 S33333 cycle 76822-76823 | cycle76822:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle76823:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4799      cycle 76822-76823
  Repeat 9   > timeplate_1_0    100L100; //V4799 S33346 cycle 76824-76832 | cycle76824:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle76825:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76826:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle76827:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle76828:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle76829:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76830:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle76831:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle76832:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4800      cycle 76824-76832
             > timeplate_1_0    100H100; //V4800 S33351 cycle 76833 | cycle76833:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4801      cycle 76833
             > timeplate_1_0    101H100; //V4801 S33356 cycle 76834 | cycle76834:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4802      cycle 76834
  Repeat 16  > timeplate_1_0    100L100; //V4802 S33376 cycle 76835-76850 | cycle76835:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76836:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76837:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76838:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76839:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76840:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76841:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76842:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76843:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76844:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76845:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76846:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76847:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76848:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76849:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76850:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4803      cycle 76835-76850
             > timeplate_1_0    110H100; //V4803 S33381 cycle 76851 | cycle76851:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4804      cycle 76851
             > timeplate_1_0    110X100; //V4804 S33386 cycle 76852 | cycle76852:JTAG_TCK=0 | vector 4805      cycle 76852
             > timeplate_1_0    100X100; //V4805 S33392 cycle 76853 | cycle76853:JTAG_TCK=0 | vector 4806      cycle 76853
             > timeplate_1_0    100X100; //V4806 S33407 cycle 76854 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76854:JTAG_TCK=0 | vector 4807      cycle 76854
  Repeat 2   > timeplate_1_0    110X100; //V4807 S33412 cycle 76855-76856 | cycle76855-76856:JTAG_TCK=0 | vector 4808      cycle 76855-76856
  Repeat 2   > timeplate_1_0    100X100; //V4808 S33418 cycle 76857-76858 | cycle76857-76858:JTAG_TCK=0 | vector 4809      cycle 76857-76858
             > timeplate_1_0    100H100; //V4809 S33424 cycle 76859 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76859:JTAG_TCK=0 | vector 4810      cycle 76859
  Repeat 4   > timeplate_1_0    100L100; //V4810 S33429 cycle 76860-76863 | cycle76860-76863:JTAG_TCK=0 | vector 4811      cycle 76860-76863
             > timeplate_1_0    101L100; //V4811 S33434 cycle 76864 | cycle76864:JTAG_TCK=0 | vector 4812      cycle 76864
             > timeplate_1_0    100L100; //V4812 S33439 cycle 76865 | cycle76865:JTAG_TCK=0 | vector 4813      cycle 76865
             > timeplate_1_0    101L100; //V4813 S33444 cycle 76866 | cycle76866:JTAG_TCK=0 | vector 4814      cycle 76866
  Repeat 7   > timeplate_1_0    100L100; //V4814 S33449 cycle 76867-76873 | cycle76867-76873:JTAG_TCK=0 | vector 4815      cycle 76867-76873
             > timeplate_1_0    110L100; //V4815 S33454 cycle 76874 | cycle76874:JTAG_TCK=0 | vector 4816      cycle 76874
             > timeplate_1_0    110X100; //V4816 S33459 cycle 76875 | cycle76875:JTAG_TCK=0 | vector 4817      cycle 76875
             > timeplate_1_0    100X100; //V4817 S33465 cycle 76876 | cycle76876:JTAG_TCK=0 | vector 4818      cycle 76876
             > timeplate_1_0    100X100; //V4818 S33471 cycle 76877 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle76877:JTAG_TCK=0 | vector 4819      cycle 76877
             > timeplate_1_0    110X100; //V4819 S33476 cycle 76878 | cycle76878:JTAG_TCK=0 | vector 4820      cycle 76878
  Repeat 2   > timeplate_1_0    100X100; //V4820 S33481 cycle 76879-76880 | cycle76879-76880:JTAG_TCK=0 | vector 4821      cycle 76879-76880
  Repeat 2   > timeplate_1_0    100X100; //V4821 S33487 cycle 76881-76882 | cycle76881:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle76882:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4822      cycle 76881-76882
             > timeplate_1_0    101X100; //V4822 S33492 cycle 76883 | cycle76883:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4823      cycle 76883
             > timeplate_1_0    100X100; //V4823 S33497 cycle 76884 | cycle76884:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4824      cycle 76884
  Repeat 2   > timeplate_1_0    101X100; //V4824 S33503 cycle 76885-76886 | cycle76885:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle76886:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4825      cycle 76885-76886
             > timeplate_1_0    100X100; //V4825 S33508 cycle 76887 | cycle76887:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4826      cycle 76887
             > timeplate_1_0    101X100; //V4826 S33513 cycle 76888 | cycle76888:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4827      cycle 76888
  Repeat 2   > timeplate_1_0    100X100; //V4827 S33519 cycle 76889-76890 | cycle76889:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76890:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4828      cycle 76889-76890
             > timeplate_1_0    101X100; //V4828 S33524 cycle 76891 | cycle76891:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4829      cycle 76891
             > timeplate_1_0    100X100; //V4829 S33529 cycle 76892 | cycle76892:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4830      cycle 76892
  Repeat 2   > timeplate_1_0    101X100; //V4830 S33535 cycle 76893-76894 | cycle76893:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76894:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4831      cycle 76893-76894
             > timeplate_1_0    100X100; //V4831 S33540 cycle 76895 | cycle76895:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4832      cycle 76895
             > timeplate_1_0    101X100; //V4832 S33545 cycle 76896 | cycle76896:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4833      cycle 76896
             > timeplate_1_0    100X100; //V4833 S33550 cycle 76897 | cycle76897:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4834      cycle 76897
             > timeplate_1_0    101X100; //V4834 S33555 cycle 76898 | cycle76898:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4835      cycle 76898
  Repeat 16  > timeplate_1_0    100X100; //V4835 S33575 cycle 76899-76914 | cycle76899:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76900:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76901:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76902:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76903:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76904:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76905:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76906:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76907:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76908:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76909:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76910:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76911:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76912:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76913:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76914:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4836      cycle 76899-76914
             > timeplate_1_0    111X100; //V4836 S33580 cycle 76915 | cycle76915:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4837      cycle 76915
             > timeplate_1_0    111X100; //V4837 S33585 cycle 76916 | cycle76916:JTAG_TCK=0 | vector 4838      cycle 76916
             > timeplate_1_0    101X100; //V4838 S33591 cycle 76917 | cycle76917:JTAG_TCK=0 | vector 4839      cycle 76917
  Repeat 20  > timeplate_1_0    101X100; //V4839 S33598 cycle 76918-76937 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle76918-76937:JTAG_TCK=0 | vector 4840      cycle 76918-76937
             > timeplate_1_0    101X100; //V4840 S33604 cycle 76938 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle76938:JTAG_TCK=0 | vector 4841      cycle 76938
             > timeplate_1_0    111X100; //V4841 S33609 cycle 76939 | cycle76939:JTAG_TCK=0 | vector 4842      cycle 76939
  Repeat 2   > timeplate_1_0    101X100; //V4842 S33614 cycle 76940-76941 | cycle76940-76941:JTAG_TCK=0 | vector 4843      cycle 76940-76941
  Repeat 2   > timeplate_1_0    100L100; //V4843 S33620 cycle 76942-76943 | cycle76942:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle76943:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4844      cycle 76942-76943
             > timeplate_1_0    101H100; //V4844 S33625 cycle 76944 | cycle76944:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4845      cycle 76944
             > timeplate_1_0    100L100; //V4845 S33630 cycle 76945 | cycle76945:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4846      cycle 76945
  Repeat 2   > timeplate_1_0    101H100; //V4846 S33636 cycle 76946-76947 | cycle76946:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle76947:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4847      cycle 76946-76947
             > timeplate_1_0    100L100; //V4847 S33641 cycle 76948 | cycle76948:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4848      cycle 76948
             > timeplate_1_0    101H100; //V4848 S33646 cycle 76949 | cycle76949:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4849      cycle 76949
  Repeat 2   > timeplate_1_0    100L100; //V4849 S33652 cycle 76950-76951 | cycle76950:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle76951:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4850      cycle 76950-76951
             > timeplate_1_0    101H100; //V4850 S33657 cycle 76952 | cycle76952:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4851      cycle 76952
             > timeplate_1_0    100L100; //V4851 S33662 cycle 76953 | cycle76953:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4852      cycle 76953
  Repeat 2   > timeplate_1_0    101H100; //V4852 S33668 cycle 76954-76955 | cycle76954:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle76955:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4853      cycle 76954-76955
             > timeplate_1_0    100L100; //V4853 S33673 cycle 76956 | cycle76956:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4854      cycle 76956
             > timeplate_1_0    101H100; //V4854 S33678 cycle 76957 | cycle76957:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4855      cycle 76957
             > timeplate_1_0    100L100; //V4855 S33683 cycle 76958 | cycle76958:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4856      cycle 76958
             > timeplate_1_0    101H100; //V4856 S33688 cycle 76959 | cycle76959:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4857      cycle 76959
  Repeat 16  > timeplate_1_0    100L100; //V4857 S33708 cycle 76960-76975 | cycle76960:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle76961:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle76962:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle76963:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle76964:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle76965:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle76966:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle76967:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle76968:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle76969:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle76970:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle76971:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle76972:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle76973:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle76974:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle76975:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4858      cycle 76960-76975
             > timeplate_1_0    111H100; //V4858 S33713 cycle 76976 | cycle76976:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4859      cycle 76976
             > timeplate_1_0    111X100; //V4859 S33718 cycle 76977 | cycle76977:JTAG_TCK=0 | vector 4860      cycle 76977
             > timeplate_1_0    101X100; //V4860 S33724 cycle 76978 | cycle76978:JTAG_TCK=0 | vector 4861      cycle 76978
             > timeplate_1_0    101X100; //V4861 S33739 cycle 76979 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76979:JTAG_TCK=0 | vector 4862      cycle 76979
  Repeat 2   > timeplate_1_0    111X100; //V4862 S33744 cycle 76980-76981 | cycle76980-76981:JTAG_TCK=0 | vector 4863      cycle 76980-76981
  Repeat 2   > timeplate_1_0    101X100; //V4863 S33750 cycle 76982-76983 | cycle76982-76983:JTAG_TCK=0 | vector 4864      cycle 76982-76983
             > timeplate_1_0    100H100; //V4864 S33756 cycle 76984 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle76984:JTAG_TCK=0 | vector 4865      cycle 76984
  Repeat 4   > timeplate_1_0    100L100; //V4865 S33761 cycle 76985-76988 | cycle76985-76988:JTAG_TCK=0 | vector 4866      cycle 76985-76988
             > timeplate_1_0    101L100; //V4866 S33766 cycle 76989 | cycle76989:JTAG_TCK=0 | vector 4867      cycle 76989
             > timeplate_1_0    100L100; //V4867 S33771 cycle 76990 | cycle76990:JTAG_TCK=0 | vector 4868      cycle 76990
             > timeplate_1_0    101L100; //V4868 S33776 cycle 76991 | cycle76991:JTAG_TCK=0 | vector 4869      cycle 76991
  Repeat 7   > timeplate_1_0    100L100; //V4869 S33781 cycle 76992-76998 | cycle76992-76998:JTAG_TCK=0 | vector 4870      cycle 76992-76998
             > timeplate_1_0    110L100; //V4870 S33786 cycle 76999 | cycle76999:JTAG_TCK=0 | vector 4871      cycle 76999
             > timeplate_1_0    110X100; //V4871 S33791 cycle 77000 | cycle77000:JTAG_TCK=0 | vector 4872      cycle 77000
             > timeplate_1_0    100X100; //V4872 S33797 cycle 77001 | cycle77001:JTAG_TCK=0 | vector 4873      cycle 77001
             > timeplate_1_0    100X100; //V4873 S33803 cycle 77002 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle77002:JTAG_TCK=0 | vector 4874      cycle 77002
             > timeplate_1_0    110X100; //V4874 S33808 cycle 77003 | cycle77003:JTAG_TCK=0 | vector 4875      cycle 77003
  Repeat 2   > timeplate_1_0    100X100; //V4875 S33813 cycle 77004-77005 | cycle77004-77005:JTAG_TCK=0 | vector 4876      cycle 77004-77005
  Repeat 17  > timeplate_1_0    100X100; //V4876 S33834 cycle 77006-77022 | cycle77006:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle77007:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle77008:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle77009:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle77010:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle77011:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle77012:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle77013:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle77014:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77015:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle77016:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle77017:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle77018:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77019:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle77020:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle77021:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle77022:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4877      cycle 77006-77022
             > timeplate_1_0    101X100; //V4877 S33839 cycle 77023 | cycle77023:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4878      cycle 77023
  Repeat 16  > timeplate_1_0    100X100; //V4878 S33859 cycle 77024-77039 | cycle77024:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77025:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77026:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77027:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77028:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77029:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77030:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77031:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77032:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77033:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77034:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77035:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77036:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77037:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77038:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77039:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4879      cycle 77024-77039
             > timeplate_1_0    110X100; //V4879 S33864 cycle 77040 | cycle77040:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4880      cycle 77040
             > timeplate_1_0    110X100; //V4880 S33869 cycle 77041 | cycle77041:JTAG_TCK=0 | vector 4881      cycle 77041
             > timeplate_1_0    100X100; //V4881 S33875 cycle 77042 | cycle77042:JTAG_TCK=0 | vector 4882      cycle 77042
  Repeat 20  > timeplate_1_0    100X100; //V4882 S33882 cycle 77043-77062 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle77043-77062:JTAG_TCK=0 | vector 4883      cycle 77043-77062
             > timeplate_1_0    100X100; //V4883 S33888 cycle 77063 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle77063:JTAG_TCK=0 | vector 4884      cycle 77063
             > timeplate_1_0    110X100; //V4884 S33893 cycle 77064 | cycle77064:JTAG_TCK=0 | vector 4885      cycle 77064
  Repeat 2   > timeplate_1_0    100X100; //V4885 S33898 cycle 77065-77066 | cycle77065-77066:JTAG_TCK=0 | vector 4886      cycle 77065-77066
             > timeplate_1_0    100X100; //V4886 S33903 cycle 77067 | cycle77067:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 4887      cycle 77067
             > timeplate_1_0    100L100; //V4887 S33908 cycle 77068 | cycle77068:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 4888      cycle 77068
             > timeplate_1_0    100H100; //V4888 S33913 cycle 77069 | cycle77069:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 4889      cycle 77069
             > timeplate_1_0    100L100; //V4889 S33918 cycle 77070 | cycle77070:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 4890      cycle 77070
  Repeat 2   > timeplate_1_0    100H100; //V4890 S33924 cycle 77071-77072 | cycle77071:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle77072:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 4891      cycle 77071-77072
             > timeplate_1_0    100L100; //V4891 S33929 cycle 77073 | cycle77073:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4892      cycle 77073
             > timeplate_1_0    100H100; //V4892 S33934 cycle 77074 | cycle77074:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 4893      cycle 77074
  Repeat 2   > timeplate_1_0    100L100; //V4893 S33940 cycle 77075-77076 | cycle77075:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77076:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 4894      cycle 77075-77076
             > timeplate_1_0    100H100; //V4894 S33945 cycle 77077 | cycle77077:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 4895      cycle 77077
             > timeplate_1_0    100L100; //V4895 S33950 cycle 77078 | cycle77078:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 4896      cycle 77078
  Repeat 2   > timeplate_1_0    100H100; //V4896 S33956 cycle 77079-77080 | cycle77079:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77080:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 4897      cycle 77079-77080
             > timeplate_1_0    100L100; //V4897 S33961 cycle 77081 | cycle77081:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 4898      cycle 77081
             > timeplate_1_0    100H100; //V4898 S33966 cycle 77082 | cycle77082:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4899      cycle 77082
             > timeplate_1_0    100L100; //V4899 S33971 cycle 77083 | cycle77083:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4900      cycle 77083
             > timeplate_1_0    101H100; //V4900 S33976 cycle 77084 | cycle77084:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4901      cycle 77084
  Repeat 16  > timeplate_1_0    100L100; //V4901 S33996 cycle 77085-77100 | cycle77085:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77086:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77087:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77088:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77089:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77090:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77091:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77092:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77093:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77094:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77095:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77096:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77097:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77098:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77099:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77100:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4902      cycle 77085-77100
             > timeplate_1_0    110H100; //V4902 S34001 cycle 77101 | cycle77101:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4903      cycle 77101
             > timeplate_1_0    110X100; //V4903 S34006 cycle 77102 | cycle77102:JTAG_TCK=0 | vector 4904      cycle 77102
             > timeplate_1_0    100X100; //V4904 S34012 cycle 77103 | cycle77103:JTAG_TCK=0 | vector 4905      cycle 77103
             > timeplate_1_0    100X100; //V4905 S34027 cycle 77104 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle77104:JTAG_TCK=0 | vector 4906      cycle 77104
  Repeat 2   > timeplate_1_0    110X100; //V4906 S34032 cycle 77105-77106 | cycle77105-77106:JTAG_TCK=0 | vector 4907      cycle 77105-77106
  Repeat 2   > timeplate_1_0    100X100; //V4907 S34038 cycle 77107-77108 | cycle77107-77108:JTAG_TCK=0 | vector 4908      cycle 77107-77108
             > timeplate_1_0    100H100; //V4908 S34044 cycle 77109 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle77109:JTAG_TCK=0 | vector 4909      cycle 77109
  Repeat 4   > timeplate_1_0    100L100; //V4909 S34049 cycle 77110-77113 | cycle77110-77113:JTAG_TCK=0 | vector 4910      cycle 77110-77113
             > timeplate_1_0    101L100; //V4910 S34054 cycle 77114 | cycle77114:JTAG_TCK=0 | vector 4911      cycle 77114
             > timeplate_1_0    100L100; //V4911 S34059 cycle 77115 | cycle77115:JTAG_TCK=0 | vector 4912      cycle 77115
             > timeplate_1_0    101L100; //V4912 S34064 cycle 77116 | cycle77116:JTAG_TCK=0 | vector 4913      cycle 77116
  Repeat 7   > timeplate_1_0    100L100; //V4913 S34069 cycle 77117-77123 | cycle77117-77123:JTAG_TCK=0 | vector 4914      cycle 77117-77123
             > timeplate_1_0    110L100; //V4914 S34074 cycle 77124 | cycle77124:JTAG_TCK=0 | vector 4915      cycle 77124
             > timeplate_1_0    110X100; //V4915 S34079 cycle 77125 | cycle77125:JTAG_TCK=0 | vector 4916      cycle 77125
             > timeplate_1_0    100X100; //V4916 S34085 cycle 77126 | cycle77126:JTAG_TCK=0 | vector 4917      cycle 77126
             > timeplate_1_0    100X100; //V4917 S34091 cycle 77127 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle77127:JTAG_TCK=0 | vector 4918      cycle 77127
             > timeplate_1_0    110X100; //V4918 S34096 cycle 77128 | cycle77128:JTAG_TCK=0 | vector 4919      cycle 77128
  Repeat 2   > timeplate_1_0    100X100; //V4919 S34101 cycle 77129-77130 | cycle77129-77130:JTAG_TCK=0 | vector 4920      cycle 77129-77130
  Repeat 5   > timeplate_1_0    100X100; //V4920 S34110 cycle 77131-77135 | cycle77131:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle77132:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle77133:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle77134:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle77135:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4921      cycle 77131-77135
  Repeat 2   > timeplate_1_0    101X100; //V4921 S34116 cycle 77136-77137 | cycle77136:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle77137:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4922      cycle 77136-77137
  Repeat 9   > timeplate_1_0    100X100; //V4922 S34129 cycle 77138-77146 | cycle77138:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle77139:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77140:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle77141:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle77142:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle77143:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77144:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle77145:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle77146:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4923      cycle 77138-77146
  Repeat 2   > timeplate_1_0    101X100; //V4923 S34135 cycle 77147-77148 | cycle77147:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle77148:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4924      cycle 77147-77148
  Repeat 16  > timeplate_1_0    100X100; //V4924 S34155 cycle 77149-77164 | cycle77149:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77150:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77151:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77152:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77153:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77154:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77155:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77156:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77157:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77158:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77159:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77160:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77161:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77162:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77163:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77164:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4925      cycle 77149-77164
             > timeplate_1_0    111X100; //V4925 S34160 cycle 77165 | cycle77165:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4926      cycle 77165
             > timeplate_1_0    111X100; //V4926 S34165 cycle 77166 | cycle77166:JTAG_TCK=0 | vector 4927      cycle 77166
             > timeplate_1_0    101X100; //V4927 S34171 cycle 77167 | cycle77167:JTAG_TCK=0 | vector 4928      cycle 77167
  Repeat 20  > timeplate_1_0    101X100; //V4928 S34178 cycle 77168-77187 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle77168-77187:JTAG_TCK=0 | vector 4929      cycle 77168-77187
             > timeplate_1_0    101X100; //V4929 S34184 cycle 77188 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle77188:JTAG_TCK=0 | vector 4930      cycle 77188
             > timeplate_1_0    111X100; //V4930 S34189 cycle 77189 | cycle77189:JTAG_TCK=0 | vector 4931      cycle 77189
  Repeat 2   > timeplate_1_0    101X100; //V4931 S34194 cycle 77190-77191 | cycle77190-77191:JTAG_TCK=0 | vector 4932      cycle 77190-77191
  Repeat 5   > timeplate_1_0    100L100; //V4932 S34203 cycle 77192-77196 | cycle77192:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle77193:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle77194:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle77195:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle77196:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 4933      cycle 77192-77196
  Repeat 2   > timeplate_1_0    101H100; //V4933 S34209 cycle 77197-77198 | cycle77197:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle77198:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 4934      cycle 77197-77198
  Repeat 9   > timeplate_1_0    100L100; //V4934 S34222 cycle 77199-77207 | cycle77199:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle77200:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77201:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle77202:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle77203:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle77204:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77205:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle77206:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle77207:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 4935      cycle 77199-77207
  Repeat 2   > timeplate_1_0    101H100; //V4935 S34228 cycle 77208-77209 | cycle77208:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle77209:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 4936      cycle 77208-77209
  Repeat 16  > timeplate_1_0    100L100; //V4936 S34248 cycle 77210-77225 | cycle77210:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77211:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77212:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77213:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77214:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77215:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77216:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77217:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77218:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77219:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77220:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77221:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77222:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77223:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77224:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77225:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 4937      cycle 77210-77225
             > timeplate_1_0    111H100; //V4937 S34253 cycle 77226 | cycle77226:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 4938      cycle 77226
             > timeplate_1_0    111X100; //V4938 S34258 cycle 77227 | cycle77227:JTAG_TCK=0 | vector 4939      cycle 77227
             > timeplate_1_0    101X100; //V4939 S34264 cycle 77228 | cycle77228:JTAG_TCK=0 | vector 4940      cycle 77228
             > timeplate_1_0    101X100; //V4940 S34279 cycle 77229 | select H30 hilink wr sds13 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000010000000000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000010000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle77229:JTAG_TCK=0 | vector 4941      cycle 77229
  Repeat 2   > timeplate_1_0    111X100; //V4941 S34284 cycle 77230-77231 | cycle77230-77231:JTAG_TCK=0 | vector 4942      cycle 77230-77231
  Repeat 2   > timeplate_1_0    101X100; //V4942 S34290 cycle 77232-77233 | cycle77232-77233:JTAG_TCK=0 | vector 4943      cycle 77232-77233
             > timeplate_1_0    101H100; //V4943 S34296 cycle 77234 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle77234:JTAG_TCK=0 | vector 4944      cycle 77234
  Repeat 4   > timeplate_1_0    100L100; //V4944 S34301 cycle 77235-77238 | cycle77235-77238:JTAG_TCK=0 | vector 4945      cycle 77235-77238
             > timeplate_1_0    101L100; //V4945 S34306 cycle 77239 | cycle77239:JTAG_TCK=0 | vector 4946      cycle 77239
             > timeplate_1_0    100L100; //V4946 S34311 cycle 77240 | cycle77240:JTAG_TCK=0 | vector 4947      cycle 77240
             > timeplate_1_0    101L100; //V4947 S34316 cycle 77241 | cycle77241:JTAG_TCK=0 | vector 4948      cycle 77241
  Repeat 7   > timeplate_1_0    100L100; //V4948 S34321 cycle 77242-77248 | cycle77242-77248:JTAG_TCK=0 | vector 4949      cycle 77242-77248
             > timeplate_1_0    110L100; //V4949 S34326 cycle 77249 | cycle77249:JTAG_TCK=0 | vector 4950      cycle 77249
             > timeplate_1_0    110X100; //V4950 S34331 cycle 77250 | cycle77250:JTAG_TCK=0 | vector 4951      cycle 77250
             > timeplate_1_0    100X100; //V4951 S34337 cycle 77251 | cycle77251:JTAG_TCK=0 | vector 4952      cycle 77251
             > timeplate_1_0    100X100; //V4952 S34343 cycle 77252 | Shift hilinkwr_select(InData=00000010000000000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle77252:JTAG_TCK=0 | vector 4953      cycle 77252
             > timeplate_1_0    110X100; //V4953 S34348 cycle 77253 | cycle77253:JTAG_TCK=0 | vector 4954      cycle 77253
  Repeat 2   > timeplate_1_0    100X100; //V4954 S34353 cycle 77254-77255 | cycle77254-77255:JTAG_TCK=0 | vector 4955      cycle 77254-77255
  Repeat 13  > timeplate_1_0    100X100; //V4955 S34370 cycle 77256-77268 | cycle77256:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle77257:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle77258:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle77259:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle77260:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle77261:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle77262:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle77263:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle77264:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle77265:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle77266:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle77267:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle77268:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | vector 4956      cycle 77256-77268
             > timeplate_1_0    101X100; //V4956 S34375 cycle 77269 | cycle77269:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | vector 4957      cycle 77269
  Repeat 5   > timeplate_1_0    100X100; //V4957 S34384 cycle 77270-77274 | cycle77270:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle77271:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle77272:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle77273:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle77274:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 4958      cycle 77270-77274
             > timeplate_1_0    110X100; //V4958 S34389 cycle 77275 | cycle77275:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 4959      cycle 77275
             > timeplate_1_0    110X100; //V4959 S34394 cycle 77276 | cycle77276:JTAG_TCK=0 | vector 4960      cycle 77276
             > timeplate_1_0    100X100; //V4960 S34400 cycle 77277 | cycle77277:JTAG_TCK=0 | vector 4961      cycle 77277
             > timeplate_1_0    100X100; //V4961 S34418 cycle 77278 | Start of U_SRD8B_1 CSR RWR | select hilink tdo , hilink_index=13 , sds13_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000001101 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000001101,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle77278:JTAG_TCK=0 | vector 4962      cycle 77278
  Repeat 2   > timeplate_1_0    110X100; //V4962 S34423 cycle 77279-77280 | cycle77279-77280:JTAG_TCK=0 | vector 4963      cycle 77279-77280
  Repeat 2   > timeplate_1_0    100X100; //V4963 S34429 cycle 77281-77282 | cycle77281-77282:JTAG_TCK=0 | vector 4964      cycle 77281-77282
             > timeplate_1_0    101H100; //V4964 S34435 cycle 77283 | shift in instruction(hilink_index=0000000010011101)! | cycle77283:JTAG_TCK=0 | vector 4965      cycle 77283
             > timeplate_1_0    100L100; //V4965 S34440 cycle 77284 | cycle77284:JTAG_TCK=0 | vector 4966      cycle 77284
  Repeat 3   > timeplate_1_0    101L100; //V4966 S34445 cycle 77285-77287 | cycle77285-77287:JTAG_TCK=0 | vector 4967      cycle 77285-77287
  Repeat 2   > timeplate_1_0    100L100; //V4967 S34450 cycle 77288-77289 | cycle77288-77289:JTAG_TCK=0 | vector 4968      cycle 77288-77289
             > timeplate_1_0    101L100; //V4968 S34455 cycle 77290 | cycle77290:JTAG_TCK=0 | vector 4969      cycle 77290
  Repeat 7   > timeplate_1_0    100L100; //V4969 S34460 cycle 77291-77297 | cycle77291-77297:JTAG_TCK=0 | vector 4970      cycle 77291-77297
             > timeplate_1_0    110L100; //V4970 S34465 cycle 77298 | cycle77298:JTAG_TCK=0 | vector 4971      cycle 77298
             > timeplate_1_0    110X100; //V4971 S34470 cycle 77299 | cycle77299:JTAG_TCK=0 | vector 4972      cycle 77299
             > timeplate_1_0    100X100; //V4972 S34476 cycle 77300 | cycle77300:JTAG_TCK=0 | vector 4973      cycle 77300
             > timeplate_1_0    100X100; //V4973 S34482 cycle 77301 | Shift hilink_index(InData=0000000000001101, OutData=xxxxxxxxxxxxxxxx)! | cycle77301:JTAG_TCK=0 | vector 4974      cycle 77301
             > timeplate_1_0    110X100; //V4974 S34487 cycle 77302 | cycle77302:JTAG_TCK=0 | vector 4975      cycle 77302
  Repeat 2   > timeplate_1_0    100X100; //V4975 S34492 cycle 77303-77304 | cycle77303-77304:JTAG_TCK=0 | vector 4976      cycle 77303-77304
             > timeplate_1_0    101X100; //V4976 S34497 cycle 77305 | cycle77305:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | vector 4977      cycle 77305
             > timeplate_1_0    100X100; //V4977 S34502 cycle 77306 | cycle77306:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | vector 4978      cycle 77306
  Repeat 2   > timeplate_1_0    101X100; //V4978 S34508 cycle 77307-77308 | cycle77307:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | cycle77308:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | vector 4979      cycle 77307-77308
  Repeat 11  > timeplate_1_0    100X100; //V4979 S34523 cycle 77309-77319 | cycle77309:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle77310:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle77311:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle77312:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle77313:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle77314:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle77315:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle77316:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle77317:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle77318:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle77319:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 4980      cycle 77309-77319
             > timeplate_1_0    110X100; //V4980 S34528 cycle 77320 | cycle77320:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 4981      cycle 77320
             > timeplate_1_0    110X100; //V4981 S34533 cycle 77321 | cycle77321:JTAG_TCK=0 | vector 4982      cycle 77321
             > timeplate_1_0    100X100; //V4982 S34539 cycle 77322 | cycle77322:JTAG_TCK=0 | vector 4983      cycle 77322
             > timeplate_1_0    100X100; //V4983 S34554 cycle 77323 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle77323:JTAG_TCK=0 | vector 4984      cycle 77323
  Repeat 2   > timeplate_1_0    110X100; //V4984 S34559 cycle 77324-77325 | cycle77324-77325:JTAG_TCK=0 | vector 4985      cycle 77324-77325
  Repeat 2   > timeplate_1_0    100X100; //V4985 S34565 cycle 77326-77327 | cycle77326-77327:JTAG_TCK=0 | vector 4986      cycle 77326-77327
             > timeplate_1_0    100H100; //V4986 S34571 cycle 77328 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle77328:JTAG_TCK=0 | vector 4987      cycle 77328
  Repeat 4   > timeplate_1_0    100L100; //V4987 S34576 cycle 77329-77332 | cycle77329-77332:JTAG_TCK=0 | vector 4988      cycle 77329-77332
             > timeplate_1_0    101L100; //V4988 S34581 cycle 77333 | cycle77333:JTAG_TCK=0 | vector 4989      cycle 77333
             > timeplate_1_0    100L100; //V4989 S34586 cycle 77334 | cycle77334:JTAG_TCK=0 | vector 4990      cycle 77334
             > timeplate_1_0    101L100; //V4990 S34591 cycle 77335 | cycle77335:JTAG_TCK=0 | vector 4991      cycle 77335
  Repeat 7   > timeplate_1_0    100L100; //V4991 S34596 cycle 77336-77342 | cycle77336-77342:JTAG_TCK=0 | vector 4992      cycle 77336-77342
             > timeplate_1_0    110L100; //V4992 S34601 cycle 77343 | cycle77343:JTAG_TCK=0 | vector 4993      cycle 77343
             > timeplate_1_0    110X100; //V4993 S34606 cycle 77344 | cycle77344:JTAG_TCK=0 | vector 4994      cycle 77344
             > timeplate_1_0    100X100; //V4994 S34612 cycle 77345 | cycle77345:JTAG_TCK=0 | vector 4995      cycle 77345
             > timeplate_1_0    100X100; //V4995 S34618 cycle 77346 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle77346:JTAG_TCK=0 | vector 4996      cycle 77346
             > timeplate_1_0    110X100; //V4996 S34623 cycle 77347 | cycle77347:JTAG_TCK=0 | vector 4997      cycle 77347
  Repeat 2   > timeplate_1_0    100X100; //V4997 S34628 cycle 77348-77349 | cycle77348-77349:JTAG_TCK=0 | vector 4998      cycle 77348-77349
  Repeat 17  > timeplate_1_0    100X100; //V4998 S34649 cycle 77350-77366 | cycle77350:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle77351:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle77352:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle77353:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle77354:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle77355:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle77356:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle77357:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle77358:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77359:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle77360:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle77361:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle77362:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77363:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle77364:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle77365:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle77366:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 4999      cycle 77350-77366
             > timeplate_1_0    101X100; //V4999 S34654 cycle 77367 | cycle77367:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5000      cycle 77367
  Repeat 16  > timeplate_1_0    100X100; //V5000 S34674 cycle 77368-77383 | cycle77368:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77369:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77370:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77371:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77372:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77373:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77374:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77375:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77376:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77377:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77378:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77379:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77380:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77381:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77382:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77383:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5001      cycle 77368-77383
             > timeplate_1_0    110X100; //V5001 S34679 cycle 77384 | cycle77384:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5002      cycle 77384
             > timeplate_1_0    110X100; //V5002 S34684 cycle 77385 | cycle77385:JTAG_TCK=0 | vector 5003      cycle 77385
             > timeplate_1_0    100X100; //V5003 S34690 cycle 77386 | cycle77386:JTAG_TCK=0 | vector 5004      cycle 77386
  Repeat 20  > timeplate_1_0    100X100; //V5004 S34697 cycle 77387-77406 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle77387-77406:JTAG_TCK=0 | vector 5005      cycle 77387-77406
             > timeplate_1_0    100X100; //V5005 S34703 cycle 77407 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle77407:JTAG_TCK=0 | vector 5006      cycle 77407
             > timeplate_1_0    110X100; //V5006 S34708 cycle 77408 | cycle77408:JTAG_TCK=0 | vector 5007      cycle 77408
  Repeat 2   > timeplate_1_0    100X100; //V5007 S34713 cycle 77409-77410 | cycle77409-77410:JTAG_TCK=0 | vector 5008      cycle 77409-77410
             > timeplate_1_0    100X100; //V5008 S34718 cycle 77411 | cycle77411:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 5009      cycle 77411
  Repeat 4   > timeplate_1_0    100L100; //V5009 S34726 cycle 77412-77415 | cycle77412:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle77413:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle77414:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle77415:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5010      cycle 77412-77415
  Repeat 2   > timeplate_1_0    100H100; //V5010 S34732 cycle 77416-77417 | cycle77416:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle77417:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5011      cycle 77416-77417
  Repeat 9   > timeplate_1_0    100L100; //V5011 S34745 cycle 77418-77426 | cycle77418:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle77419:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77420:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle77421:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle77422:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle77423:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77424:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle77425:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle77426:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5012      cycle 77418-77426
             > timeplate_1_0    100H100; //V5012 S34750 cycle 77427 | cycle77427:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5013      cycle 77427
             > timeplate_1_0    101H100; //V5013 S34755 cycle 77428 | cycle77428:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5014      cycle 77428
  Repeat 16  > timeplate_1_0    100L100; //V5014 S34775 cycle 77429-77444 | cycle77429:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77430:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77431:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77432:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77433:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77434:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77435:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77436:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77437:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77438:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77439:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77440:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77441:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77442:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77443:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77444:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5015      cycle 77429-77444
             > timeplate_1_0    110H100; //V5015 S34780 cycle 77445 | cycle77445:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5016      cycle 77445
             > timeplate_1_0    110X100; //V5016 S34785 cycle 77446 | cycle77446:JTAG_TCK=0 | vector 5017      cycle 77446
             > timeplate_1_0    100X100; //V5017 S34791 cycle 77447 | cycle77447:JTAG_TCK=0 | vector 5018      cycle 77447
             > timeplate_1_0    100X100; //V5018 S34806 cycle 77448 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle77448:JTAG_TCK=0 | vector 5019      cycle 77448
  Repeat 2   > timeplate_1_0    110X100; //V5019 S34811 cycle 77449-77450 | cycle77449-77450:JTAG_TCK=0 | vector 5020      cycle 77449-77450
  Repeat 2   > timeplate_1_0    100X100; //V5020 S34817 cycle 77451-77452 | cycle77451-77452:JTAG_TCK=0 | vector 5021      cycle 77451-77452
             > timeplate_1_0    100H100; //V5021 S34823 cycle 77453 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle77453:JTAG_TCK=0 | vector 5022      cycle 77453
  Repeat 4   > timeplate_1_0    100L100; //V5022 S34828 cycle 77454-77457 | cycle77454-77457:JTAG_TCK=0 | vector 5023      cycle 77454-77457
             > timeplate_1_0    101L100; //V5023 S34833 cycle 77458 | cycle77458:JTAG_TCK=0 | vector 5024      cycle 77458
             > timeplate_1_0    100L100; //V5024 S34838 cycle 77459 | cycle77459:JTAG_TCK=0 | vector 5025      cycle 77459
             > timeplate_1_0    101L100; //V5025 S34843 cycle 77460 | cycle77460:JTAG_TCK=0 | vector 5026      cycle 77460
  Repeat 7   > timeplate_1_0    100L100; //V5026 S34848 cycle 77461-77467 | cycle77461-77467:JTAG_TCK=0 | vector 5027      cycle 77461-77467
             > timeplate_1_0    110L100; //V5027 S34853 cycle 77468 | cycle77468:JTAG_TCK=0 | vector 5028      cycle 77468
             > timeplate_1_0    110X100; //V5028 S34858 cycle 77469 | cycle77469:JTAG_TCK=0 | vector 5029      cycle 77469
             > timeplate_1_0    100X100; //V5029 S34864 cycle 77470 | cycle77470:JTAG_TCK=0 | vector 5030      cycle 77470
             > timeplate_1_0    100X100; //V5030 S34870 cycle 77471 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle77471:JTAG_TCK=0 | vector 5031      cycle 77471
             > timeplate_1_0    110X100; //V5031 S34875 cycle 77472 | cycle77472:JTAG_TCK=0 | vector 5032      cycle 77472
  Repeat 2   > timeplate_1_0    100X100; //V5032 S34880 cycle 77473-77474 | cycle77473-77474:JTAG_TCK=0 | vector 5033      cycle 77473-77474
  Repeat 2   > timeplate_1_0    100X100; //V5033 S34886 cycle 77475-77476 | cycle77475:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle77476:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5034      cycle 77475-77476
             > timeplate_1_0    101X100; //V5034 S34891 cycle 77477 | cycle77477:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5035      cycle 77477
             > timeplate_1_0    100X100; //V5035 S34896 cycle 77478 | cycle77478:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5036      cycle 77478
  Repeat 2   > timeplate_1_0    101X100; //V5036 S34902 cycle 77479-77480 | cycle77479:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle77480:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5037      cycle 77479-77480
             > timeplate_1_0    100X100; //V5037 S34907 cycle 77481 | cycle77481:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5038      cycle 77481
             > timeplate_1_0    101X100; //V5038 S34912 cycle 77482 | cycle77482:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5039      cycle 77482
  Repeat 2   > timeplate_1_0    100X100; //V5039 S34918 cycle 77483-77484 | cycle77483:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77484:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5040      cycle 77483-77484
             > timeplate_1_0    101X100; //V5040 S34923 cycle 77485 | cycle77485:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5041      cycle 77485
             > timeplate_1_0    100X100; //V5041 S34928 cycle 77486 | cycle77486:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5042      cycle 77486
  Repeat 2   > timeplate_1_0    101X100; //V5042 S34934 cycle 77487-77488 | cycle77487:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77488:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5043      cycle 77487-77488
             > timeplate_1_0    100X100; //V5043 S34939 cycle 77489 | cycle77489:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5044      cycle 77489
             > timeplate_1_0    101X100; //V5044 S34944 cycle 77490 | cycle77490:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5045      cycle 77490
             > timeplate_1_0    100X100; //V5045 S34949 cycle 77491 | cycle77491:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5046      cycle 77491
             > timeplate_1_0    101X100; //V5046 S34954 cycle 77492 | cycle77492:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5047      cycle 77492
  Repeat 16  > timeplate_1_0    100X100; //V5047 S34974 cycle 77493-77508 | cycle77493:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77494:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77495:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77496:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77497:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77498:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77499:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77500:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77501:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77502:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77503:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77504:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77505:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77506:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77507:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77508:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5048      cycle 77493-77508
             > timeplate_1_0    111X100; //V5048 S34979 cycle 77509 | cycle77509:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5049      cycle 77509
             > timeplate_1_0    111X100; //V5049 S34984 cycle 77510 | cycle77510:JTAG_TCK=0 | vector 5050      cycle 77510
             > timeplate_1_0    101X100; //V5050 S34990 cycle 77511 | cycle77511:JTAG_TCK=0 | vector 5051      cycle 77511
  Repeat 20  > timeplate_1_0    101X100; //V5051 S34997 cycle 77512-77531 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle77512-77531:JTAG_TCK=0 | vector 5052      cycle 77512-77531
             > timeplate_1_0    101X100; //V5052 S35003 cycle 77532 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle77532:JTAG_TCK=0 | vector 5053      cycle 77532
             > timeplate_1_0    111X100; //V5053 S35008 cycle 77533 | cycle77533:JTAG_TCK=0 | vector 5054      cycle 77533
  Repeat 2   > timeplate_1_0    101X100; //V5054 S35013 cycle 77534-77535 | cycle77534-77535:JTAG_TCK=0 | vector 5055      cycle 77534-77535
  Repeat 2   > timeplate_1_0    100L100; //V5055 S35019 cycle 77536-77537 | cycle77536:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle77537:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5056      cycle 77536-77537
             > timeplate_1_0    101H100; //V5056 S35024 cycle 77538 | cycle77538:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5057      cycle 77538
             > timeplate_1_0    100L100; //V5057 S35029 cycle 77539 | cycle77539:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5058      cycle 77539
  Repeat 2   > timeplate_1_0    101H100; //V5058 S35035 cycle 77540-77541 | cycle77540:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle77541:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5059      cycle 77540-77541
             > timeplate_1_0    100L100; //V5059 S35040 cycle 77542 | cycle77542:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5060      cycle 77542
             > timeplate_1_0    101H100; //V5060 S35045 cycle 77543 | cycle77543:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5061      cycle 77543
  Repeat 2   > timeplate_1_0    100L100; //V5061 S35051 cycle 77544-77545 | cycle77544:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77545:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5062      cycle 77544-77545
             > timeplate_1_0    101H100; //V5062 S35056 cycle 77546 | cycle77546:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5063      cycle 77546
             > timeplate_1_0    100L100; //V5063 S35061 cycle 77547 | cycle77547:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5064      cycle 77547
  Repeat 2   > timeplate_1_0    101H100; //V5064 S35067 cycle 77548-77549 | cycle77548:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77549:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5065      cycle 77548-77549
             > timeplate_1_0    100L100; //V5065 S35072 cycle 77550 | cycle77550:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5066      cycle 77550
             > timeplate_1_0    101H100; //V5066 S35077 cycle 77551 | cycle77551:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5067      cycle 77551
             > timeplate_1_0    100L100; //V5067 S35082 cycle 77552 | cycle77552:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5068      cycle 77552
             > timeplate_1_0    101H100; //V5068 S35087 cycle 77553 | cycle77553:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5069      cycle 77553
  Repeat 16  > timeplate_1_0    100L100; //V5069 S35107 cycle 77554-77569 | cycle77554:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77555:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77556:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77557:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77558:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77559:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77560:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77561:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77562:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77563:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77564:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77565:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77566:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77567:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77568:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77569:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5070      cycle 77554-77569
             > timeplate_1_0    111H100; //V5070 S35112 cycle 77570 | cycle77570:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5071      cycle 77570
             > timeplate_1_0    111X100; //V5071 S35117 cycle 77571 | cycle77571:JTAG_TCK=0 | vector 5072      cycle 77571
             > timeplate_1_0    101X100; //V5072 S35123 cycle 77572 | cycle77572:JTAG_TCK=0 | vector 5073      cycle 77572
             > timeplate_1_0    101X100; //V5073 S35138 cycle 77573 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle77573:JTAG_TCK=0 | vector 5074      cycle 77573
  Repeat 2   > timeplate_1_0    111X100; //V5074 S35143 cycle 77574-77575 | cycle77574-77575:JTAG_TCK=0 | vector 5075      cycle 77574-77575
  Repeat 2   > timeplate_1_0    101X100; //V5075 S35149 cycle 77576-77577 | cycle77576-77577:JTAG_TCK=0 | vector 5076      cycle 77576-77577
             > timeplate_1_0    100H100; //V5076 S35155 cycle 77578 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle77578:JTAG_TCK=0 | vector 5077      cycle 77578
  Repeat 4   > timeplate_1_0    100L100; //V5077 S35160 cycle 77579-77582 | cycle77579-77582:JTAG_TCK=0 | vector 5078      cycle 77579-77582
             > timeplate_1_0    101L100; //V5078 S35165 cycle 77583 | cycle77583:JTAG_TCK=0 | vector 5079      cycle 77583
             > timeplate_1_0    100L100; //V5079 S35170 cycle 77584 | cycle77584:JTAG_TCK=0 | vector 5080      cycle 77584
             > timeplate_1_0    101L100; //V5080 S35175 cycle 77585 | cycle77585:JTAG_TCK=0 | vector 5081      cycle 77585
  Repeat 7   > timeplate_1_0    100L100; //V5081 S35180 cycle 77586-77592 | cycle77586-77592:JTAG_TCK=0 | vector 5082      cycle 77586-77592
             > timeplate_1_0    110L100; //V5082 S35185 cycle 77593 | cycle77593:JTAG_TCK=0 | vector 5083      cycle 77593
             > timeplate_1_0    110X100; //V5083 S35190 cycle 77594 | cycle77594:JTAG_TCK=0 | vector 5084      cycle 77594
             > timeplate_1_0    100X100; //V5084 S35196 cycle 77595 | cycle77595:JTAG_TCK=0 | vector 5085      cycle 77595
             > timeplate_1_0    100X100; //V5085 S35202 cycle 77596 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle77596:JTAG_TCK=0 | vector 5086      cycle 77596
             > timeplate_1_0    110X100; //V5086 S35207 cycle 77597 | cycle77597:JTAG_TCK=0 | vector 5087      cycle 77597
  Repeat 2   > timeplate_1_0    100X100; //V5087 S35212 cycle 77598-77599 | cycle77598-77599:JTAG_TCK=0 | vector 5088      cycle 77598-77599
  Repeat 17  > timeplate_1_0    100X100; //V5088 S35233 cycle 77600-77616 | cycle77600:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle77601:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle77602:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle77603:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle77604:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle77605:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle77606:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle77607:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle77608:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77609:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle77610:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle77611:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle77612:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77613:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle77614:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle77615:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle77616:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5089      cycle 77600-77616
             > timeplate_1_0    101X100; //V5089 S35238 cycle 77617 | cycle77617:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5090      cycle 77617
  Repeat 16  > timeplate_1_0    100X100; //V5090 S35258 cycle 77618-77633 | cycle77618:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77619:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77620:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77621:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77622:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77623:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77624:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77625:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77626:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77627:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77628:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77629:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77630:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77631:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77632:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77633:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5091      cycle 77618-77633
             > timeplate_1_0    110X100; //V5091 S35263 cycle 77634 | cycle77634:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5092      cycle 77634
             > timeplate_1_0    110X100; //V5092 S35268 cycle 77635 | cycle77635:JTAG_TCK=0 | vector 5093      cycle 77635
             > timeplate_1_0    100X100; //V5093 S35274 cycle 77636 | cycle77636:JTAG_TCK=0 | vector 5094      cycle 77636
  Repeat 20  > timeplate_1_0    100X100; //V5094 S35281 cycle 77637-77656 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle77637-77656:JTAG_TCK=0 | vector 5095      cycle 77637-77656
             > timeplate_1_0    100X100; //V5095 S35287 cycle 77657 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle77657:JTAG_TCK=0 | vector 5096      cycle 77657
             > timeplate_1_0    110X100; //V5096 S35292 cycle 77658 | cycle77658:JTAG_TCK=0 | vector 5097      cycle 77658
  Repeat 2   > timeplate_1_0    100X100; //V5097 S35297 cycle 77659-77660 | cycle77659-77660:JTAG_TCK=0 | vector 5098      cycle 77659-77660
             > timeplate_1_0    100X100; //V5098 S35302 cycle 77661 | cycle77661:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 5099      cycle 77661
             > timeplate_1_0    100L100; //V5099 S35307 cycle 77662 | cycle77662:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5100      cycle 77662
             > timeplate_1_0    100H100; //V5100 S35312 cycle 77663 | cycle77663:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5101      cycle 77663
             > timeplate_1_0    100L100; //V5101 S35317 cycle 77664 | cycle77664:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5102      cycle 77664
  Repeat 2   > timeplate_1_0    100H100; //V5102 S35323 cycle 77665-77666 | cycle77665:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle77666:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5103      cycle 77665-77666
             > timeplate_1_0    100L100; //V5103 S35328 cycle 77667 | cycle77667:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5104      cycle 77667
             > timeplate_1_0    100H100; //V5104 S35333 cycle 77668 | cycle77668:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5105      cycle 77668
  Repeat 2   > timeplate_1_0    100L100; //V5105 S35339 cycle 77669-77670 | cycle77669:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77670:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5106      cycle 77669-77670
             > timeplate_1_0    100H100; //V5106 S35344 cycle 77671 | cycle77671:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5107      cycle 77671
             > timeplate_1_0    100L100; //V5107 S35349 cycle 77672 | cycle77672:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5108      cycle 77672
  Repeat 2   > timeplate_1_0    100H100; //V5108 S35355 cycle 77673-77674 | cycle77673:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77674:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5109      cycle 77673-77674
             > timeplate_1_0    100L100; //V5109 S35360 cycle 77675 | cycle77675:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5110      cycle 77675
             > timeplate_1_0    100H100; //V5110 S35365 cycle 77676 | cycle77676:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5111      cycle 77676
             > timeplate_1_0    100L100; //V5111 S35370 cycle 77677 | cycle77677:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5112      cycle 77677
             > timeplate_1_0    101H100; //V5112 S35375 cycle 77678 | cycle77678:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5113      cycle 77678
  Repeat 16  > timeplate_1_0    100L100; //V5113 S35395 cycle 77679-77694 | cycle77679:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77680:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77681:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77682:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77683:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77684:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77685:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77686:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77687:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77688:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77689:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77690:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77691:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77692:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77693:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77694:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5114      cycle 77679-77694
             > timeplate_1_0    110H100; //V5114 S35400 cycle 77695 | cycle77695:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5115      cycle 77695
             > timeplate_1_0    110X100; //V5115 S35405 cycle 77696 | cycle77696:JTAG_TCK=0 | vector 5116      cycle 77696
             > timeplate_1_0    100X100; //V5116 S35411 cycle 77697 | cycle77697:JTAG_TCK=0 | vector 5117      cycle 77697
             > timeplate_1_0    100X100; //V5117 S35426 cycle 77698 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle77698:JTAG_TCK=0 | vector 5118      cycle 77698
  Repeat 2   > timeplate_1_0    110X100; //V5118 S35431 cycle 77699-77700 | cycle77699-77700:JTAG_TCK=0 | vector 5119      cycle 77699-77700
  Repeat 2   > timeplate_1_0    100X100; //V5119 S35437 cycle 77701-77702 | cycle77701-77702:JTAG_TCK=0 | vector 5120      cycle 77701-77702
             > timeplate_1_0    100H100; //V5120 S35443 cycle 77703 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle77703:JTAG_TCK=0 | vector 5121      cycle 77703
  Repeat 4   > timeplate_1_0    100L100; //V5121 S35448 cycle 77704-77707 | cycle77704-77707:JTAG_TCK=0 | vector 5122      cycle 77704-77707
             > timeplate_1_0    101L100; //V5122 S35453 cycle 77708 | cycle77708:JTAG_TCK=0 | vector 5123      cycle 77708
             > timeplate_1_0    100L100; //V5123 S35458 cycle 77709 | cycle77709:JTAG_TCK=0 | vector 5124      cycle 77709
             > timeplate_1_0    101L100; //V5124 S35463 cycle 77710 | cycle77710:JTAG_TCK=0 | vector 5125      cycle 77710
  Repeat 7   > timeplate_1_0    100L100; //V5125 S35468 cycle 77711-77717 | cycle77711-77717:JTAG_TCK=0 | vector 5126      cycle 77711-77717
             > timeplate_1_0    110L100; //V5126 S35473 cycle 77718 | cycle77718:JTAG_TCK=0 | vector 5127      cycle 77718
             > timeplate_1_0    110X100; //V5127 S35478 cycle 77719 | cycle77719:JTAG_TCK=0 | vector 5128      cycle 77719
             > timeplate_1_0    100X100; //V5128 S35484 cycle 77720 | cycle77720:JTAG_TCK=0 | vector 5129      cycle 77720
             > timeplate_1_0    100X100; //V5129 S35490 cycle 77721 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle77721:JTAG_TCK=0 | vector 5130      cycle 77721
             > timeplate_1_0    110X100; //V5130 S35495 cycle 77722 | cycle77722:JTAG_TCK=0 | vector 5131      cycle 77722
  Repeat 2   > timeplate_1_0    100X100; //V5131 S35500 cycle 77723-77724 | cycle77723-77724:JTAG_TCK=0 | vector 5132      cycle 77723-77724
  Repeat 5   > timeplate_1_0    100X100; //V5132 S35509 cycle 77725-77729 | cycle77725:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle77726:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle77727:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle77728:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle77729:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5133      cycle 77725-77729
  Repeat 2   > timeplate_1_0    101X100; //V5133 S35515 cycle 77730-77731 | cycle77730:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle77731:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5134      cycle 77730-77731
  Repeat 9   > timeplate_1_0    100X100; //V5134 S35528 cycle 77732-77740 | cycle77732:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle77733:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77734:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle77735:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle77736:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle77737:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77738:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle77739:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle77740:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5135      cycle 77732-77740
  Repeat 2   > timeplate_1_0    101X100; //V5135 S35534 cycle 77741-77742 | cycle77741:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle77742:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5136      cycle 77741-77742
  Repeat 16  > timeplate_1_0    100X100; //V5136 S35554 cycle 77743-77758 | cycle77743:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77744:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77745:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77746:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77747:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77748:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77749:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77750:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77751:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77752:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77753:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77754:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77755:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77756:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77757:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77758:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5137      cycle 77743-77758
             > timeplate_1_0    111X100; //V5137 S35559 cycle 77759 | cycle77759:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5138      cycle 77759
             > timeplate_1_0    111X100; //V5138 S35564 cycle 77760 | cycle77760:JTAG_TCK=0 | vector 5139      cycle 77760
             > timeplate_1_0    101X100; //V5139 S35570 cycle 77761 | cycle77761:JTAG_TCK=0 | vector 5140      cycle 77761
  Repeat 20  > timeplate_1_0    101X100; //V5140 S35577 cycle 77762-77781 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle77762-77781:JTAG_TCK=0 | vector 5141      cycle 77762-77781
             > timeplate_1_0    101X100; //V5141 S35583 cycle 77782 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle77782:JTAG_TCK=0 | vector 5142      cycle 77782
             > timeplate_1_0    111X100; //V5142 S35588 cycle 77783 | cycle77783:JTAG_TCK=0 | vector 5143      cycle 77783
  Repeat 2   > timeplate_1_0    101X100; //V5143 S35593 cycle 77784-77785 | cycle77784-77785:JTAG_TCK=0 | vector 5144      cycle 77784-77785
  Repeat 5   > timeplate_1_0    100L100; //V5144 S35602 cycle 77786-77790 | cycle77786:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle77787:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle77788:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle77789:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle77790:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5145      cycle 77786-77790
  Repeat 2   > timeplate_1_0    101H100; //V5145 S35608 cycle 77791-77792 | cycle77791:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle77792:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5146      cycle 77791-77792
  Repeat 9   > timeplate_1_0    100L100; //V5146 S35621 cycle 77793-77801 | cycle77793:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle77794:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77795:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle77796:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle77797:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle77798:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77799:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle77800:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle77801:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5147      cycle 77793-77801
  Repeat 2   > timeplate_1_0    101H100; //V5147 S35627 cycle 77802-77803 | cycle77802:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle77803:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5148      cycle 77802-77803
  Repeat 16  > timeplate_1_0    100L100; //V5148 S35647 cycle 77804-77819 | cycle77804:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77805:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77806:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77807:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77808:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77809:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77810:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77811:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77812:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77813:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77814:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77815:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77816:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77817:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77818:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77819:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5149      cycle 77804-77819
             > timeplate_1_0    111H100; //V5149 S35652 cycle 77820 | cycle77820:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5150      cycle 77820
             > timeplate_1_0    111X100; //V5150 S35657 cycle 77821 | cycle77821:JTAG_TCK=0 | vector 5151      cycle 77821
             > timeplate_1_0    101X100; //V5151 S35663 cycle 77822 | cycle77822:JTAG_TCK=0 | vector 5152      cycle 77822
             > timeplate_1_0    101X100; //V5152 S35678 cycle 77823 | select H30 hilink wr sds14 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00000100000000000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00000100000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle77823:JTAG_TCK=0 | vector 5153      cycle 77823
  Repeat 2   > timeplate_1_0    111X100; //V5153 S35683 cycle 77824-77825 | cycle77824-77825:JTAG_TCK=0 | vector 5154      cycle 77824-77825
  Repeat 2   > timeplate_1_0    101X100; //V5154 S35689 cycle 77826-77827 | cycle77826-77827:JTAG_TCK=0 | vector 5155      cycle 77826-77827
             > timeplate_1_0    101H100; //V5155 S35695 cycle 77828 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle77828:JTAG_TCK=0 | vector 5156      cycle 77828
  Repeat 4   > timeplate_1_0    100L100; //V5156 S35700 cycle 77829-77832 | cycle77829-77832:JTAG_TCK=0 | vector 5157      cycle 77829-77832
             > timeplate_1_0    101L100; //V5157 S35705 cycle 77833 | cycle77833:JTAG_TCK=0 | vector 5158      cycle 77833
             > timeplate_1_0    100L100; //V5158 S35710 cycle 77834 | cycle77834:JTAG_TCK=0 | vector 5159      cycle 77834
             > timeplate_1_0    101L100; //V5159 S35715 cycle 77835 | cycle77835:JTAG_TCK=0 | vector 5160      cycle 77835
  Repeat 7   > timeplate_1_0    100L100; //V5160 S35720 cycle 77836-77842 | cycle77836-77842:JTAG_TCK=0 | vector 5161      cycle 77836-77842
             > timeplate_1_0    110L100; //V5161 S35725 cycle 77843 | cycle77843:JTAG_TCK=0 | vector 5162      cycle 77843
             > timeplate_1_0    110X100; //V5162 S35730 cycle 77844 | cycle77844:JTAG_TCK=0 | vector 5163      cycle 77844
             > timeplate_1_0    100X100; //V5163 S35736 cycle 77845 | cycle77845:JTAG_TCK=0 | vector 5164      cycle 77845
             > timeplate_1_0    100X100; //V5164 S35742 cycle 77846 | Shift hilinkwr_select(InData=00000100000000000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle77846:JTAG_TCK=0 | vector 5165      cycle 77846
             > timeplate_1_0    110X100; //V5165 S35747 cycle 77847 | cycle77847:JTAG_TCK=0 | vector 5166      cycle 77847
  Repeat 2   > timeplate_1_0    100X100; //V5166 S35752 cycle 77848-77849 | cycle77848-77849:JTAG_TCK=0 | vector 5167      cycle 77848-77849
  Repeat 14  > timeplate_1_0    100X100; //V5167 S35770 cycle 77850-77863 | cycle77850:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle77851:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle77852:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle77853:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle77854:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle77855:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle77856:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle77857:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle77858:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle77859:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle77860:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle77861:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle77862:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle77863:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | vector 5168      cycle 77850-77863
             > timeplate_1_0    101X100; //V5168 S35775 cycle 77864 | cycle77864:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | vector 5169      cycle 77864
  Repeat 4   > timeplate_1_0    100X100; //V5169 S35783 cycle 77865-77868 | cycle77865:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle77866:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle77867:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle77868:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 5170      cycle 77865-77868
             > timeplate_1_0    110X100; //V5170 S35788 cycle 77869 | cycle77869:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 5171      cycle 77869
             > timeplate_1_0    110X100; //V5171 S35793 cycle 77870 | cycle77870:JTAG_TCK=0 | vector 5172      cycle 77870
             > timeplate_1_0    100X100; //V5172 S35799 cycle 77871 | cycle77871:JTAG_TCK=0 | vector 5173      cycle 77871
             > timeplate_1_0    100X100; //V5173 S35817 cycle 77872 | Start of U_SRD8B_2 CSR RWR | select hilink tdo , hilink_index=14 , sds14_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000001110 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000001110,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle77872:JTAG_TCK=0 | vector 5174      cycle 77872
  Repeat 2   > timeplate_1_0    110X100; //V5174 S35822 cycle 77873-77874 | cycle77873-77874:JTAG_TCK=0 | vector 5175      cycle 77873-77874
  Repeat 2   > timeplate_1_0    100X100; //V5175 S35828 cycle 77875-77876 | cycle77875-77876:JTAG_TCK=0 | vector 5176      cycle 77875-77876
             > timeplate_1_0    101H100; //V5176 S35834 cycle 77877 | shift in instruction(hilink_index=0000000010011101)! | cycle77877:JTAG_TCK=0 | vector 5177      cycle 77877
             > timeplate_1_0    100L100; //V5177 S35839 cycle 77878 | cycle77878:JTAG_TCK=0 | vector 5178      cycle 77878
  Repeat 3   > timeplate_1_0    101L100; //V5178 S35844 cycle 77879-77881 | cycle77879-77881:JTAG_TCK=0 | vector 5179      cycle 77879-77881
  Repeat 2   > timeplate_1_0    100L100; //V5179 S35849 cycle 77882-77883 | cycle77882-77883:JTAG_TCK=0 | vector 5180      cycle 77882-77883
             > timeplate_1_0    101L100; //V5180 S35854 cycle 77884 | cycle77884:JTAG_TCK=0 | vector 5181      cycle 77884
  Repeat 7   > timeplate_1_0    100L100; //V5181 S35859 cycle 77885-77891 | cycle77885-77891:JTAG_TCK=0 | vector 5182      cycle 77885-77891
             > timeplate_1_0    110L100; //V5182 S35864 cycle 77892 | cycle77892:JTAG_TCK=0 | vector 5183      cycle 77892
             > timeplate_1_0    110X100; //V5183 S35869 cycle 77893 | cycle77893:JTAG_TCK=0 | vector 5184      cycle 77893
             > timeplate_1_0    100X100; //V5184 S35875 cycle 77894 | cycle77894:JTAG_TCK=0 | vector 5185      cycle 77894
             > timeplate_1_0    100X100; //V5185 S35881 cycle 77895 | Shift hilink_index(InData=0000000000001110, OutData=xxxxxxxxxxxxxxxx)! | cycle77895:JTAG_TCK=0 | vector 5186      cycle 77895
             > timeplate_1_0    110X100; //V5186 S35886 cycle 77896 | cycle77896:JTAG_TCK=0 | vector 5187      cycle 77896
  Repeat 2   > timeplate_1_0    100X100; //V5187 S35891 cycle 77897-77898 | cycle77897-77898:JTAG_TCK=0 | vector 5188      cycle 77897-77898
             > timeplate_1_0    100X100; //V5188 S35896 cycle 77899 | cycle77899:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | vector 5189      cycle 77899
  Repeat 3   > timeplate_1_0    101X100; //V5189 S35903 cycle 77900-77902 | cycle77900:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | cycle77901:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | cycle77902:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | vector 5190      cycle 77900-77902
  Repeat 11  > timeplate_1_0    100X100; //V5190 S35918 cycle 77903-77913 | cycle77903:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle77904:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle77905:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle77906:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle77907:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle77908:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle77909:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle77910:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle77911:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle77912:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle77913:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 5191      cycle 77903-77913
             > timeplate_1_0    110X100; //V5191 S35923 cycle 77914 | cycle77914:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 5192      cycle 77914
             > timeplate_1_0    110X100; //V5192 S35928 cycle 77915 | cycle77915:JTAG_TCK=0 | vector 5193      cycle 77915
             > timeplate_1_0    100X100; //V5193 S35934 cycle 77916 | cycle77916:JTAG_TCK=0 | vector 5194      cycle 77916
             > timeplate_1_0    100X100; //V5194 S35949 cycle 77917 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle77917:JTAG_TCK=0 | vector 5195      cycle 77917
  Repeat 2   > timeplate_1_0    110X100; //V5195 S35954 cycle 77918-77919 | cycle77918-77919:JTAG_TCK=0 | vector 5196      cycle 77918-77919
  Repeat 2   > timeplate_1_0    100X100; //V5196 S35960 cycle 77920-77921 | cycle77920-77921:JTAG_TCK=0 | vector 5197      cycle 77920-77921
             > timeplate_1_0    100H100; //V5197 S35966 cycle 77922 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle77922:JTAG_TCK=0 | vector 5198      cycle 77922
  Repeat 4   > timeplate_1_0    100L100; //V5198 S35971 cycle 77923-77926 | cycle77923-77926:JTAG_TCK=0 | vector 5199      cycle 77923-77926
             > timeplate_1_0    101L100; //V5199 S35976 cycle 77927 | cycle77927:JTAG_TCK=0 | vector 5200      cycle 77927
             > timeplate_1_0    100L100; //V5200 S35981 cycle 77928 | cycle77928:JTAG_TCK=0 | vector 5201      cycle 77928
             > timeplate_1_0    101L100; //V5201 S35986 cycle 77929 | cycle77929:JTAG_TCK=0 | vector 5202      cycle 77929
  Repeat 7   > timeplate_1_0    100L100; //V5202 S35991 cycle 77930-77936 | cycle77930-77936:JTAG_TCK=0 | vector 5203      cycle 77930-77936
             > timeplate_1_0    110L100; //V5203 S35996 cycle 77937 | cycle77937:JTAG_TCK=0 | vector 5204      cycle 77937
             > timeplate_1_0    110X100; //V5204 S36001 cycle 77938 | cycle77938:JTAG_TCK=0 | vector 5205      cycle 77938
             > timeplate_1_0    100X100; //V5205 S36007 cycle 77939 | cycle77939:JTAG_TCK=0 | vector 5206      cycle 77939
             > timeplate_1_0    100X100; //V5206 S36013 cycle 77940 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle77940:JTAG_TCK=0 | vector 5207      cycle 77940
             > timeplate_1_0    110X100; //V5207 S36018 cycle 77941 | cycle77941:JTAG_TCK=0 | vector 5208      cycle 77941
  Repeat 2   > timeplate_1_0    100X100; //V5208 S36023 cycle 77942-77943 | cycle77942-77943:JTAG_TCK=0 | vector 5209      cycle 77942-77943
  Repeat 17  > timeplate_1_0    100X100; //V5209 S36044 cycle 77944-77960 | cycle77944:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle77945:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle77946:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle77947:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle77948:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle77949:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle77950:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle77951:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle77952:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle77953:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle77954:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle77955:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle77956:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle77957:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle77958:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle77959:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle77960:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5210      cycle 77944-77960
             > timeplate_1_0    101X100; //V5210 S36049 cycle 77961 | cycle77961:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5211      cycle 77961
  Repeat 16  > timeplate_1_0    100X100; //V5211 S36069 cycle 77962-77977 | cycle77962:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle77963:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle77964:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle77965:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle77966:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle77967:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle77968:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle77969:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle77970:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle77971:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle77972:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle77973:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle77974:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle77975:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle77976:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle77977:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5212      cycle 77962-77977
             > timeplate_1_0    110X100; //V5212 S36074 cycle 77978 | cycle77978:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5213      cycle 77978
             > timeplate_1_0    110X100; //V5213 S36079 cycle 77979 | cycle77979:JTAG_TCK=0 | vector 5214      cycle 77979
             > timeplate_1_0    100X100; //V5214 S36085 cycle 77980 | cycle77980:JTAG_TCK=0 | vector 5215      cycle 77980
  Repeat 20  > timeplate_1_0    100X100; //V5215 S36092 cycle 77981-78000 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle77981-78000:JTAG_TCK=0 | vector 5216      cycle 77981-78000
             > timeplate_1_0    100X100; //V5216 S36098 cycle 78001 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle78001:JTAG_TCK=0 | vector 5217      cycle 78001
             > timeplate_1_0    110X100; //V5217 S36103 cycle 78002 | cycle78002:JTAG_TCK=0 | vector 5218      cycle 78002
  Repeat 2   > timeplate_1_0    100X100; //V5218 S36108 cycle 78003-78004 | cycle78003-78004:JTAG_TCK=0 | vector 5219      cycle 78003-78004
             > timeplate_1_0    100X100; //V5219 S36113 cycle 78005 | cycle78005:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 5220      cycle 78005
  Repeat 4   > timeplate_1_0    100L100; //V5220 S36121 cycle 78006-78009 | cycle78006:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle78007:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle78008:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle78009:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5221      cycle 78006-78009
  Repeat 2   > timeplate_1_0    100H100; //V5221 S36127 cycle 78010-78011 | cycle78010:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle78011:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5222      cycle 78010-78011
  Repeat 9   > timeplate_1_0    100L100; //V5222 S36140 cycle 78012-78020 | cycle78012:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle78013:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78014:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle78015:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle78016:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle78017:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78018:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle78019:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle78020:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5223      cycle 78012-78020
             > timeplate_1_0    100H100; //V5223 S36145 cycle 78021 | cycle78021:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5224      cycle 78021
             > timeplate_1_0    101H100; //V5224 S36150 cycle 78022 | cycle78022:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5225      cycle 78022
  Repeat 16  > timeplate_1_0    100L100; //V5225 S36170 cycle 78023-78038 | cycle78023:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78024:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78025:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78026:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78027:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78028:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78029:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78030:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78031:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78032:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78033:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78034:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78035:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78036:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78037:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78038:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5226      cycle 78023-78038
             > timeplate_1_0    110H100; //V5226 S36175 cycle 78039 | cycle78039:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5227      cycle 78039
             > timeplate_1_0    110X100; //V5227 S36180 cycle 78040 | cycle78040:JTAG_TCK=0 | vector 5228      cycle 78040
             > timeplate_1_0    100X100; //V5228 S36186 cycle 78041 | cycle78041:JTAG_TCK=0 | vector 5229      cycle 78041
             > timeplate_1_0    100X100; //V5229 S36201 cycle 78042 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78042:JTAG_TCK=0 | vector 5230      cycle 78042
  Repeat 2   > timeplate_1_0    110X100; //V5230 S36206 cycle 78043-78044 | cycle78043-78044:JTAG_TCK=0 | vector 5231      cycle 78043-78044
  Repeat 2   > timeplate_1_0    100X100; //V5231 S36212 cycle 78045-78046 | cycle78045-78046:JTAG_TCK=0 | vector 5232      cycle 78045-78046
             > timeplate_1_0    100H100; //V5232 S36218 cycle 78047 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78047:JTAG_TCK=0 | vector 5233      cycle 78047
  Repeat 4   > timeplate_1_0    100L100; //V5233 S36223 cycle 78048-78051 | cycle78048-78051:JTAG_TCK=0 | vector 5234      cycle 78048-78051
             > timeplate_1_0    101L100; //V5234 S36228 cycle 78052 | cycle78052:JTAG_TCK=0 | vector 5235      cycle 78052
             > timeplate_1_0    100L100; //V5235 S36233 cycle 78053 | cycle78053:JTAG_TCK=0 | vector 5236      cycle 78053
             > timeplate_1_0    101L100; //V5236 S36238 cycle 78054 | cycle78054:JTAG_TCK=0 | vector 5237      cycle 78054
  Repeat 7   > timeplate_1_0    100L100; //V5237 S36243 cycle 78055-78061 | cycle78055-78061:JTAG_TCK=0 | vector 5238      cycle 78055-78061
             > timeplate_1_0    110L100; //V5238 S36248 cycle 78062 | cycle78062:JTAG_TCK=0 | vector 5239      cycle 78062
             > timeplate_1_0    110X100; //V5239 S36253 cycle 78063 | cycle78063:JTAG_TCK=0 | vector 5240      cycle 78063
             > timeplate_1_0    100X100; //V5240 S36259 cycle 78064 | cycle78064:JTAG_TCK=0 | vector 5241      cycle 78064
             > timeplate_1_0    100X100; //V5241 S36265 cycle 78065 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle78065:JTAG_TCK=0 | vector 5242      cycle 78065
             > timeplate_1_0    110X100; //V5242 S36270 cycle 78066 | cycle78066:JTAG_TCK=0 | vector 5243      cycle 78066
  Repeat 2   > timeplate_1_0    100X100; //V5243 S36275 cycle 78067-78068 | cycle78067-78068:JTAG_TCK=0 | vector 5244      cycle 78067-78068
  Repeat 2   > timeplate_1_0    100X100; //V5244 S36281 cycle 78069-78070 | cycle78069:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle78070:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5245      cycle 78069-78070
             > timeplate_1_0    101X100; //V5245 S36286 cycle 78071 | cycle78071:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5246      cycle 78071
             > timeplate_1_0    100X100; //V5246 S36291 cycle 78072 | cycle78072:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5247      cycle 78072
  Repeat 2   > timeplate_1_0    101X100; //V5247 S36297 cycle 78073-78074 | cycle78073:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle78074:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5248      cycle 78073-78074
             > timeplate_1_0    100X100; //V5248 S36302 cycle 78075 | cycle78075:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5249      cycle 78075
             > timeplate_1_0    101X100; //V5249 S36307 cycle 78076 | cycle78076:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5250      cycle 78076
  Repeat 2   > timeplate_1_0    100X100; //V5250 S36313 cycle 78077-78078 | cycle78077:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78078:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5251      cycle 78077-78078
             > timeplate_1_0    101X100; //V5251 S36318 cycle 78079 | cycle78079:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5252      cycle 78079
             > timeplate_1_0    100X100; //V5252 S36323 cycle 78080 | cycle78080:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5253      cycle 78080
  Repeat 2   > timeplate_1_0    101X100; //V5253 S36329 cycle 78081-78082 | cycle78081:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78082:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5254      cycle 78081-78082
             > timeplate_1_0    100X100; //V5254 S36334 cycle 78083 | cycle78083:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5255      cycle 78083
             > timeplate_1_0    101X100; //V5255 S36339 cycle 78084 | cycle78084:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5256      cycle 78084
             > timeplate_1_0    100X100; //V5256 S36344 cycle 78085 | cycle78085:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5257      cycle 78085
             > timeplate_1_0    101X100; //V5257 S36349 cycle 78086 | cycle78086:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5258      cycle 78086
  Repeat 16  > timeplate_1_0    100X100; //V5258 S36369 cycle 78087-78102 | cycle78087:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78088:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78089:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78090:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78091:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78092:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78093:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78094:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78095:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78096:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78097:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78098:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78099:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78100:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78101:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78102:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5259      cycle 78087-78102
             > timeplate_1_0    111X100; //V5259 S36374 cycle 78103 | cycle78103:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5260      cycle 78103
             > timeplate_1_0    111X100; //V5260 S36379 cycle 78104 | cycle78104:JTAG_TCK=0 | vector 5261      cycle 78104
             > timeplate_1_0    101X100; //V5261 S36385 cycle 78105 | cycle78105:JTAG_TCK=0 | vector 5262      cycle 78105
  Repeat 20  > timeplate_1_0    101X100; //V5262 S36392 cycle 78106-78125 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle78106-78125:JTAG_TCK=0 | vector 5263      cycle 78106-78125
             > timeplate_1_0    101X100; //V5263 S36398 cycle 78126 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle78126:JTAG_TCK=0 | vector 5264      cycle 78126
             > timeplate_1_0    111X100; //V5264 S36403 cycle 78127 | cycle78127:JTAG_TCK=0 | vector 5265      cycle 78127
  Repeat 2   > timeplate_1_0    101X100; //V5265 S36408 cycle 78128-78129 | cycle78128-78129:JTAG_TCK=0 | vector 5266      cycle 78128-78129
  Repeat 2   > timeplate_1_0    100L100; //V5266 S36414 cycle 78130-78131 | cycle78130:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle78131:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5267      cycle 78130-78131
             > timeplate_1_0    101H100; //V5267 S36419 cycle 78132 | cycle78132:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5268      cycle 78132
             > timeplate_1_0    100L100; //V5268 S36424 cycle 78133 | cycle78133:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5269      cycle 78133
  Repeat 2   > timeplate_1_0    101H100; //V5269 S36430 cycle 78134-78135 | cycle78134:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle78135:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5270      cycle 78134-78135
             > timeplate_1_0    100L100; //V5270 S36435 cycle 78136 | cycle78136:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5271      cycle 78136
             > timeplate_1_0    101H100; //V5271 S36440 cycle 78137 | cycle78137:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5272      cycle 78137
  Repeat 2   > timeplate_1_0    100L100; //V5272 S36446 cycle 78138-78139 | cycle78138:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78139:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5273      cycle 78138-78139
             > timeplate_1_0    101H100; //V5273 S36451 cycle 78140 | cycle78140:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5274      cycle 78140
             > timeplate_1_0    100L100; //V5274 S36456 cycle 78141 | cycle78141:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5275      cycle 78141
  Repeat 2   > timeplate_1_0    101H100; //V5275 S36462 cycle 78142-78143 | cycle78142:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78143:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5276      cycle 78142-78143
             > timeplate_1_0    100L100; //V5276 S36467 cycle 78144 | cycle78144:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5277      cycle 78144
             > timeplate_1_0    101H100; //V5277 S36472 cycle 78145 | cycle78145:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5278      cycle 78145
             > timeplate_1_0    100L100; //V5278 S36477 cycle 78146 | cycle78146:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5279      cycle 78146
             > timeplate_1_0    101H100; //V5279 S36482 cycle 78147 | cycle78147:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5280      cycle 78147
  Repeat 16  > timeplate_1_0    100L100; //V5280 S36502 cycle 78148-78163 | cycle78148:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78149:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78150:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78151:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78152:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78153:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78154:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78155:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78156:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78157:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78158:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78159:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78160:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78161:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78162:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78163:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5281      cycle 78148-78163
             > timeplate_1_0    111H100; //V5281 S36507 cycle 78164 | cycle78164:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5282      cycle 78164
             > timeplate_1_0    111X100; //V5282 S36512 cycle 78165 | cycle78165:JTAG_TCK=0 | vector 5283      cycle 78165
             > timeplate_1_0    101X100; //V5283 S36518 cycle 78166 | cycle78166:JTAG_TCK=0 | vector 5284      cycle 78166
             > timeplate_1_0    101X100; //V5284 S36533 cycle 78167 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78167:JTAG_TCK=0 | vector 5285      cycle 78167
  Repeat 2   > timeplate_1_0    111X100; //V5285 S36538 cycle 78168-78169 | cycle78168-78169:JTAG_TCK=0 | vector 5286      cycle 78168-78169
  Repeat 2   > timeplate_1_0    101X100; //V5286 S36544 cycle 78170-78171 | cycle78170-78171:JTAG_TCK=0 | vector 5287      cycle 78170-78171
             > timeplate_1_0    100H100; //V5287 S36550 cycle 78172 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78172:JTAG_TCK=0 | vector 5288      cycle 78172
  Repeat 4   > timeplate_1_0    100L100; //V5288 S36555 cycle 78173-78176 | cycle78173-78176:JTAG_TCK=0 | vector 5289      cycle 78173-78176
             > timeplate_1_0    101L100; //V5289 S36560 cycle 78177 | cycle78177:JTAG_TCK=0 | vector 5290      cycle 78177
             > timeplate_1_0    100L100; //V5290 S36565 cycle 78178 | cycle78178:JTAG_TCK=0 | vector 5291      cycle 78178
             > timeplate_1_0    101L100; //V5291 S36570 cycle 78179 | cycle78179:JTAG_TCK=0 | vector 5292      cycle 78179
  Repeat 7   > timeplate_1_0    100L100; //V5292 S36575 cycle 78180-78186 | cycle78180-78186:JTAG_TCK=0 | vector 5293      cycle 78180-78186
             > timeplate_1_0    110L100; //V5293 S36580 cycle 78187 | cycle78187:JTAG_TCK=0 | vector 5294      cycle 78187
             > timeplate_1_0    110X100; //V5294 S36585 cycle 78188 | cycle78188:JTAG_TCK=0 | vector 5295      cycle 78188
             > timeplate_1_0    100X100; //V5295 S36591 cycle 78189 | cycle78189:JTAG_TCK=0 | vector 5296      cycle 78189
             > timeplate_1_0    100X100; //V5296 S36597 cycle 78190 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle78190:JTAG_TCK=0 | vector 5297      cycle 78190
             > timeplate_1_0    110X100; //V5297 S36602 cycle 78191 | cycle78191:JTAG_TCK=0 | vector 5298      cycle 78191
  Repeat 2   > timeplate_1_0    100X100; //V5298 S36607 cycle 78192-78193 | cycle78192-78193:JTAG_TCK=0 | vector 5299      cycle 78192-78193
  Repeat 17  > timeplate_1_0    100X100; //V5299 S36628 cycle 78194-78210 | cycle78194:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle78195:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle78196:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle78197:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle78198:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle78199:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle78200:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle78201:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle78202:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78203:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle78204:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle78205:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle78206:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78207:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle78208:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle78209:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle78210:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5300      cycle 78194-78210
             > timeplate_1_0    101X100; //V5300 S36633 cycle 78211 | cycle78211:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5301      cycle 78211
  Repeat 16  > timeplate_1_0    100X100; //V5301 S36653 cycle 78212-78227 | cycle78212:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78213:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78214:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78215:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78216:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78217:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78218:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78219:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78220:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78221:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78222:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78223:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78224:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78225:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78226:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78227:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5302      cycle 78212-78227
             > timeplate_1_0    110X100; //V5302 S36658 cycle 78228 | cycle78228:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5303      cycle 78228
             > timeplate_1_0    110X100; //V5303 S36663 cycle 78229 | cycle78229:JTAG_TCK=0 | vector 5304      cycle 78229
             > timeplate_1_0    100X100; //V5304 S36669 cycle 78230 | cycle78230:JTAG_TCK=0 | vector 5305      cycle 78230
  Repeat 20  > timeplate_1_0    100X100; //V5305 S36676 cycle 78231-78250 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle78231-78250:JTAG_TCK=0 | vector 5306      cycle 78231-78250
             > timeplate_1_0    100X100; //V5306 S36682 cycle 78251 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle78251:JTAG_TCK=0 | vector 5307      cycle 78251
             > timeplate_1_0    110X100; //V5307 S36687 cycle 78252 | cycle78252:JTAG_TCK=0 | vector 5308      cycle 78252
  Repeat 2   > timeplate_1_0    100X100; //V5308 S36692 cycle 78253-78254 | cycle78253-78254:JTAG_TCK=0 | vector 5309      cycle 78253-78254
             > timeplate_1_0    100X100; //V5309 S36697 cycle 78255 | cycle78255:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 5310      cycle 78255
             > timeplate_1_0    100L100; //V5310 S36702 cycle 78256 | cycle78256:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5311      cycle 78256
             > timeplate_1_0    100H100; //V5311 S36707 cycle 78257 | cycle78257:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5312      cycle 78257
             > timeplate_1_0    100L100; //V5312 S36712 cycle 78258 | cycle78258:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5313      cycle 78258
  Repeat 2   > timeplate_1_0    100H100; //V5313 S36718 cycle 78259-78260 | cycle78259:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle78260:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5314      cycle 78259-78260
             > timeplate_1_0    100L100; //V5314 S36723 cycle 78261 | cycle78261:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5315      cycle 78261
             > timeplate_1_0    100H100; //V5315 S36728 cycle 78262 | cycle78262:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5316      cycle 78262
  Repeat 2   > timeplate_1_0    100L100; //V5316 S36734 cycle 78263-78264 | cycle78263:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78264:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5317      cycle 78263-78264
             > timeplate_1_0    100H100; //V5317 S36739 cycle 78265 | cycle78265:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5318      cycle 78265
             > timeplate_1_0    100L100; //V5318 S36744 cycle 78266 | cycle78266:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5319      cycle 78266
  Repeat 2   > timeplate_1_0    100H100; //V5319 S36750 cycle 78267-78268 | cycle78267:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78268:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5320      cycle 78267-78268
             > timeplate_1_0    100L100; //V5320 S36755 cycle 78269 | cycle78269:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5321      cycle 78269
             > timeplate_1_0    100H100; //V5321 S36760 cycle 78270 | cycle78270:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5322      cycle 78270
             > timeplate_1_0    100L100; //V5322 S36765 cycle 78271 | cycle78271:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5323      cycle 78271
             > timeplate_1_0    101H100; //V5323 S36770 cycle 78272 | cycle78272:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5324      cycle 78272
  Repeat 16  > timeplate_1_0    100L100; //V5324 S36790 cycle 78273-78288 | cycle78273:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78274:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78275:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78276:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78277:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78278:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78279:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78280:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78281:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78282:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78283:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78284:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78285:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78286:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78287:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78288:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5325      cycle 78273-78288
             > timeplate_1_0    110H100; //V5325 S36795 cycle 78289 | cycle78289:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5326      cycle 78289
             > timeplate_1_0    110X100; //V5326 S36800 cycle 78290 | cycle78290:JTAG_TCK=0 | vector 5327      cycle 78290
             > timeplate_1_0    100X100; //V5327 S36806 cycle 78291 | cycle78291:JTAG_TCK=0 | vector 5328      cycle 78291
             > timeplate_1_0    100X100; //V5328 S36821 cycle 78292 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78292:JTAG_TCK=0 | vector 5329      cycle 78292
  Repeat 2   > timeplate_1_0    110X100; //V5329 S36826 cycle 78293-78294 | cycle78293-78294:JTAG_TCK=0 | vector 5330      cycle 78293-78294
  Repeat 2   > timeplate_1_0    100X100; //V5330 S36832 cycle 78295-78296 | cycle78295-78296:JTAG_TCK=0 | vector 5331      cycle 78295-78296
             > timeplate_1_0    100H100; //V5331 S36838 cycle 78297 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78297:JTAG_TCK=0 | vector 5332      cycle 78297
  Repeat 4   > timeplate_1_0    100L100; //V5332 S36843 cycle 78298-78301 | cycle78298-78301:JTAG_TCK=0 | vector 5333      cycle 78298-78301
             > timeplate_1_0    101L100; //V5333 S36848 cycle 78302 | cycle78302:JTAG_TCK=0 | vector 5334      cycle 78302
             > timeplate_1_0    100L100; //V5334 S36853 cycle 78303 | cycle78303:JTAG_TCK=0 | vector 5335      cycle 78303
             > timeplate_1_0    101L100; //V5335 S36858 cycle 78304 | cycle78304:JTAG_TCK=0 | vector 5336      cycle 78304
  Repeat 7   > timeplate_1_0    100L100; //V5336 S36863 cycle 78305-78311 | cycle78305-78311:JTAG_TCK=0 | vector 5337      cycle 78305-78311
             > timeplate_1_0    110L100; //V5337 S36868 cycle 78312 | cycle78312:JTAG_TCK=0 | vector 5338      cycle 78312
             > timeplate_1_0    110X100; //V5338 S36873 cycle 78313 | cycle78313:JTAG_TCK=0 | vector 5339      cycle 78313
             > timeplate_1_0    100X100; //V5339 S36879 cycle 78314 | cycle78314:JTAG_TCK=0 | vector 5340      cycle 78314
             > timeplate_1_0    100X100; //V5340 S36885 cycle 78315 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle78315:JTAG_TCK=0 | vector 5341      cycle 78315
             > timeplate_1_0    110X100; //V5341 S36890 cycle 78316 | cycle78316:JTAG_TCK=0 | vector 5342      cycle 78316
  Repeat 2   > timeplate_1_0    100X100; //V5342 S36895 cycle 78317-78318 | cycle78317-78318:JTAG_TCK=0 | vector 5343      cycle 78317-78318
  Repeat 5   > timeplate_1_0    100X100; //V5343 S36904 cycle 78319-78323 | cycle78319:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle78320:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle78321:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle78322:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle78323:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5344      cycle 78319-78323
  Repeat 2   > timeplate_1_0    101X100; //V5344 S36910 cycle 78324-78325 | cycle78324:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle78325:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5345      cycle 78324-78325
  Repeat 9   > timeplate_1_0    100X100; //V5345 S36923 cycle 78326-78334 | cycle78326:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle78327:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78328:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle78329:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle78330:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle78331:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78332:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle78333:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle78334:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5346      cycle 78326-78334
  Repeat 2   > timeplate_1_0    101X100; //V5346 S36929 cycle 78335-78336 | cycle78335:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle78336:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5347      cycle 78335-78336
  Repeat 16  > timeplate_1_0    100X100; //V5347 S36949 cycle 78337-78352 | cycle78337:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78338:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78339:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78340:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78341:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78342:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78343:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78344:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78345:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78346:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78347:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78348:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78349:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78350:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78351:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78352:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5348      cycle 78337-78352
             > timeplate_1_0    111X100; //V5348 S36954 cycle 78353 | cycle78353:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5349      cycle 78353
             > timeplate_1_0    111X100; //V5349 S36959 cycle 78354 | cycle78354:JTAG_TCK=0 | vector 5350      cycle 78354
             > timeplate_1_0    101X100; //V5350 S36965 cycle 78355 | cycle78355:JTAG_TCK=0 | vector 5351      cycle 78355
  Repeat 20  > timeplate_1_0    101X100; //V5351 S36972 cycle 78356-78375 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle78356-78375:JTAG_TCK=0 | vector 5352      cycle 78356-78375
             > timeplate_1_0    101X100; //V5352 S36978 cycle 78376 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle78376:JTAG_TCK=0 | vector 5353      cycle 78376
             > timeplate_1_0    111X100; //V5353 S36983 cycle 78377 | cycle78377:JTAG_TCK=0 | vector 5354      cycle 78377
  Repeat 2   > timeplate_1_0    101X100; //V5354 S36988 cycle 78378-78379 | cycle78378-78379:JTAG_TCK=0 | vector 5355      cycle 78378-78379
  Repeat 5   > timeplate_1_0    100L100; //V5355 S36997 cycle 78380-78384 | cycle78380:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle78381:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle78382:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle78383:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle78384:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5356      cycle 78380-78384
  Repeat 2   > timeplate_1_0    101H100; //V5356 S37003 cycle 78385-78386 | cycle78385:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle78386:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5357      cycle 78385-78386
  Repeat 9   > timeplate_1_0    100L100; //V5357 S37016 cycle 78387-78395 | cycle78387:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle78388:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78389:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle78390:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle78391:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle78392:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78393:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle78394:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle78395:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5358      cycle 78387-78395
  Repeat 2   > timeplate_1_0    101H100; //V5358 S37022 cycle 78396-78397 | cycle78396:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle78397:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5359      cycle 78396-78397
  Repeat 16  > timeplate_1_0    100L100; //V5359 S37042 cycle 78398-78413 | cycle78398:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78399:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78400:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78401:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78402:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78403:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78404:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78405:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78406:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78407:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78408:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78409:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78410:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78411:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78412:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78413:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5360      cycle 78398-78413
             > timeplate_1_0    111H100; //V5360 S37047 cycle 78414 | cycle78414:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5361      cycle 78414
             > timeplate_1_0    111X100; //V5361 S37052 cycle 78415 | cycle78415:JTAG_TCK=0 | vector 5362      cycle 78415
             > timeplate_1_0    101X100; //V5362 S37058 cycle 78416 | cycle78416:JTAG_TCK=0 | vector 5363      cycle 78416
             > timeplate_1_0    101X100; //V5363 S37073 cycle 78417 | select H30 hilink wr sds15 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00001000000000000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00001000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle78417:JTAG_TCK=0 | vector 5364      cycle 78417
  Repeat 2   > timeplate_1_0    111X100; //V5364 S37078 cycle 78418-78419 | cycle78418-78419:JTAG_TCK=0 | vector 5365      cycle 78418-78419
  Repeat 2   > timeplate_1_0    101X100; //V5365 S37084 cycle 78420-78421 | cycle78420-78421:JTAG_TCK=0 | vector 5366      cycle 78420-78421
             > timeplate_1_0    101H100; //V5366 S37090 cycle 78422 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle78422:JTAG_TCK=0 | vector 5367      cycle 78422
  Repeat 4   > timeplate_1_0    100L100; //V5367 S37095 cycle 78423-78426 | cycle78423-78426:JTAG_TCK=0 | vector 5368      cycle 78423-78426
             > timeplate_1_0    101L100; //V5368 S37100 cycle 78427 | cycle78427:JTAG_TCK=0 | vector 5369      cycle 78427
             > timeplate_1_0    100L100; //V5369 S37105 cycle 78428 | cycle78428:JTAG_TCK=0 | vector 5370      cycle 78428
             > timeplate_1_0    101L100; //V5370 S37110 cycle 78429 | cycle78429:JTAG_TCK=0 | vector 5371      cycle 78429
  Repeat 7   > timeplate_1_0    100L100; //V5371 S37115 cycle 78430-78436 | cycle78430-78436:JTAG_TCK=0 | vector 5372      cycle 78430-78436
             > timeplate_1_0    110L100; //V5372 S37120 cycle 78437 | cycle78437:JTAG_TCK=0 | vector 5373      cycle 78437
             > timeplate_1_0    110X100; //V5373 S37125 cycle 78438 | cycle78438:JTAG_TCK=0 | vector 5374      cycle 78438
             > timeplate_1_0    100X100; //V5374 S37131 cycle 78439 | cycle78439:JTAG_TCK=0 | vector 5375      cycle 78439
             > timeplate_1_0    100X100; //V5375 S37137 cycle 78440 | Shift hilinkwr_select(InData=00001000000000000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle78440:JTAG_TCK=0 | vector 5376      cycle 78440
             > timeplate_1_0    110X100; //V5376 S37142 cycle 78441 | cycle78441:JTAG_TCK=0 | vector 5377      cycle 78441
  Repeat 2   > timeplate_1_0    100X100; //V5377 S37147 cycle 78442-78443 | cycle78442-78443:JTAG_TCK=0 | vector 5378      cycle 78442-78443
  Repeat 15  > timeplate_1_0    100X100; //V5378 S37166 cycle 78444-78458 | cycle78444:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle78445:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle78446:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle78447:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle78448:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle78449:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle78450:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle78451:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle78452:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle78453:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle78454:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle78455:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle78456:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle78457:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle78458:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | vector 5379      cycle 78444-78458
             > timeplate_1_0    101X100; //V5379 S37171 cycle 78459 | cycle78459:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | vector 5380      cycle 78459
  Repeat 3   > timeplate_1_0    100X100; //V5380 S37178 cycle 78460-78462 | cycle78460:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle78461:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle78462:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 5381      cycle 78460-78462
             > timeplate_1_0    110X100; //V5381 S37183 cycle 78463 | cycle78463:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 5382      cycle 78463
             > timeplate_1_0    110X100; //V5382 S37188 cycle 78464 | cycle78464:JTAG_TCK=0 | vector 5383      cycle 78464
             > timeplate_1_0    100X100; //V5383 S37194 cycle 78465 | cycle78465:JTAG_TCK=0 | vector 5384      cycle 78465
             > timeplate_1_0    100X100; //V5384 S37212 cycle 78466 | Start of U_SRD8B_3 CSR RWR | select hilink tdo , hilink_index=15 , sds15_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000001111 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000001111,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle78466:JTAG_TCK=0 | vector 5385      cycle 78466
  Repeat 2   > timeplate_1_0    110X100; //V5385 S37217 cycle 78467-78468 | cycle78467-78468:JTAG_TCK=0 | vector 5386      cycle 78467-78468
  Repeat 2   > timeplate_1_0    100X100; //V5386 S37223 cycle 78469-78470 | cycle78469-78470:JTAG_TCK=0 | vector 5387      cycle 78469-78470
             > timeplate_1_0    101H100; //V5387 S37229 cycle 78471 | shift in instruction(hilink_index=0000000010011101)! | cycle78471:JTAG_TCK=0 | vector 5388      cycle 78471
             > timeplate_1_0    100L100; //V5388 S37234 cycle 78472 | cycle78472:JTAG_TCK=0 | vector 5389      cycle 78472
  Repeat 3   > timeplate_1_0    101L100; //V5389 S37239 cycle 78473-78475 | cycle78473-78475:JTAG_TCK=0 | vector 5390      cycle 78473-78475
  Repeat 2   > timeplate_1_0    100L100; //V5390 S37244 cycle 78476-78477 | cycle78476-78477:JTAG_TCK=0 | vector 5391      cycle 78476-78477
             > timeplate_1_0    101L100; //V5391 S37249 cycle 78478 | cycle78478:JTAG_TCK=0 | vector 5392      cycle 78478
  Repeat 7   > timeplate_1_0    100L100; //V5392 S37254 cycle 78479-78485 | cycle78479-78485:JTAG_TCK=0 | vector 5393      cycle 78479-78485
             > timeplate_1_0    110L100; //V5393 S37259 cycle 78486 | cycle78486:JTAG_TCK=0 | vector 5394      cycle 78486
             > timeplate_1_0    110X100; //V5394 S37264 cycle 78487 | cycle78487:JTAG_TCK=0 | vector 5395      cycle 78487
             > timeplate_1_0    100X100; //V5395 S37270 cycle 78488 | cycle78488:JTAG_TCK=0 | vector 5396      cycle 78488
             > timeplate_1_0    100X100; //V5396 S37276 cycle 78489 | Shift hilink_index(InData=0000000000001111, OutData=xxxxxxxxxxxxxxxx)! | cycle78489:JTAG_TCK=0 | vector 5397      cycle 78489
             > timeplate_1_0    110X100; //V5397 S37281 cycle 78490 | cycle78490:JTAG_TCK=0 | vector 5398      cycle 78490
  Repeat 2   > timeplate_1_0    100X100; //V5398 S37286 cycle 78491-78492 | cycle78491-78492:JTAG_TCK=0 | vector 5399      cycle 78491-78492
  Repeat 4   > timeplate_1_0    101X100; //V5399 S37294 cycle 78493-78496 | cycle78493:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | cycle78494:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | cycle78495:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | cycle78496:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | vector 5400      cycle 78493-78496
  Repeat 11  > timeplate_1_0    100X100; //V5400 S37309 cycle 78497-78507 | cycle78497:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | cycle78498:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle78499:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle78500:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle78501:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle78502:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle78503:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle78504:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle78505:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle78506:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle78507:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 5401      cycle 78497-78507
             > timeplate_1_0    110X100; //V5401 S37314 cycle 78508 | cycle78508:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 5402      cycle 78508
             > timeplate_1_0    110X100; //V5402 S37319 cycle 78509 | cycle78509:JTAG_TCK=0 | vector 5403      cycle 78509
             > timeplate_1_0    100X100; //V5403 S37325 cycle 78510 | cycle78510:JTAG_TCK=0 | vector 5404      cycle 78510
             > timeplate_1_0    100X100; //V5404 S37340 cycle 78511 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78511:JTAG_TCK=0 | vector 5405      cycle 78511
  Repeat 2   > timeplate_1_0    110X100; //V5405 S37345 cycle 78512-78513 | cycle78512-78513:JTAG_TCK=0 | vector 5406      cycle 78512-78513
  Repeat 2   > timeplate_1_0    100X100; //V5406 S37351 cycle 78514-78515 | cycle78514-78515:JTAG_TCK=0 | vector 5407      cycle 78514-78515
             > timeplate_1_0    100H100; //V5407 S37357 cycle 78516 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78516:JTAG_TCK=0 | vector 5408      cycle 78516
  Repeat 4   > timeplate_1_0    100L100; //V5408 S37362 cycle 78517-78520 | cycle78517-78520:JTAG_TCK=0 | vector 5409      cycle 78517-78520
             > timeplate_1_0    101L100; //V5409 S37367 cycle 78521 | cycle78521:JTAG_TCK=0 | vector 5410      cycle 78521
             > timeplate_1_0    100L100; //V5410 S37372 cycle 78522 | cycle78522:JTAG_TCK=0 | vector 5411      cycle 78522
             > timeplate_1_0    101L100; //V5411 S37377 cycle 78523 | cycle78523:JTAG_TCK=0 | vector 5412      cycle 78523
  Repeat 7   > timeplate_1_0    100L100; //V5412 S37382 cycle 78524-78530 | cycle78524-78530:JTAG_TCK=0 | vector 5413      cycle 78524-78530
             > timeplate_1_0    110L100; //V5413 S37387 cycle 78531 | cycle78531:JTAG_TCK=0 | vector 5414      cycle 78531
             > timeplate_1_0    110X100; //V5414 S37392 cycle 78532 | cycle78532:JTAG_TCK=0 | vector 5415      cycle 78532
             > timeplate_1_0    100X100; //V5415 S37398 cycle 78533 | cycle78533:JTAG_TCK=0 | vector 5416      cycle 78533
             > timeplate_1_0    100X100; //V5416 S37404 cycle 78534 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle78534:JTAG_TCK=0 | vector 5417      cycle 78534
             > timeplate_1_0    110X100; //V5417 S37409 cycle 78535 | cycle78535:JTAG_TCK=0 | vector 5418      cycle 78535
  Repeat 2   > timeplate_1_0    100X100; //V5418 S37414 cycle 78536-78537 | cycle78536-78537:JTAG_TCK=0 | vector 5419      cycle 78536-78537
  Repeat 17  > timeplate_1_0    100X100; //V5419 S37435 cycle 78538-78554 | cycle78538:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle78539:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle78540:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle78541:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle78542:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle78543:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle78544:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle78545:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle78546:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78547:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle78548:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle78549:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle78550:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78551:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle78552:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle78553:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle78554:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5420      cycle 78538-78554
             > timeplate_1_0    101X100; //V5420 S37440 cycle 78555 | cycle78555:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5421      cycle 78555
  Repeat 16  > timeplate_1_0    100X100; //V5421 S37460 cycle 78556-78571 | cycle78556:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78557:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78558:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78559:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78560:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78561:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78562:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78563:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78564:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78565:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78566:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78567:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78568:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78569:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78570:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78571:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5422      cycle 78556-78571
             > timeplate_1_0    110X100; //V5422 S37465 cycle 78572 | cycle78572:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5423      cycle 78572
             > timeplate_1_0    110X100; //V5423 S37470 cycle 78573 | cycle78573:JTAG_TCK=0 | vector 5424      cycle 78573
             > timeplate_1_0    100X100; //V5424 S37476 cycle 78574 | cycle78574:JTAG_TCK=0 | vector 5425      cycle 78574
  Repeat 20  > timeplate_1_0    100X100; //V5425 S37483 cycle 78575-78594 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle78575-78594:JTAG_TCK=0 | vector 5426      cycle 78575-78594
             > timeplate_1_0    100X100; //V5426 S37489 cycle 78595 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle78595:JTAG_TCK=0 | vector 5427      cycle 78595
             > timeplate_1_0    110X100; //V5427 S37494 cycle 78596 | cycle78596:JTAG_TCK=0 | vector 5428      cycle 78596
  Repeat 2   > timeplate_1_0    100X100; //V5428 S37499 cycle 78597-78598 | cycle78597-78598:JTAG_TCK=0 | vector 5429      cycle 78597-78598
             > timeplate_1_0    100X100; //V5429 S37504 cycle 78599 | cycle78599:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 5430      cycle 78599
  Repeat 4   > timeplate_1_0    100L100; //V5430 S37512 cycle 78600-78603 | cycle78600:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle78601:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle78602:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle78603:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5431      cycle 78600-78603
  Repeat 2   > timeplate_1_0    100H100; //V5431 S37518 cycle 78604-78605 | cycle78604:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle78605:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5432      cycle 78604-78605
  Repeat 9   > timeplate_1_0    100L100; //V5432 S37531 cycle 78606-78614 | cycle78606:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle78607:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78608:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle78609:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle78610:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle78611:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78612:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle78613:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle78614:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5433      cycle 78606-78614
             > timeplate_1_0    100H100; //V5433 S37536 cycle 78615 | cycle78615:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5434      cycle 78615
             > timeplate_1_0    101H100; //V5434 S37541 cycle 78616 | cycle78616:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5435      cycle 78616
  Repeat 16  > timeplate_1_0    100L100; //V5435 S37561 cycle 78617-78632 | cycle78617:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78618:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78619:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78620:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78621:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78622:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78623:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78624:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78625:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78626:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78627:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78628:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78629:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78630:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78631:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78632:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5436      cycle 78617-78632
             > timeplate_1_0    110H100; //V5436 S37566 cycle 78633 | cycle78633:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5437      cycle 78633
             > timeplate_1_0    110X100; //V5437 S37571 cycle 78634 | cycle78634:JTAG_TCK=0 | vector 5438      cycle 78634
             > timeplate_1_0    100X100; //V5438 S37577 cycle 78635 | cycle78635:JTAG_TCK=0 | vector 5439      cycle 78635
             > timeplate_1_0    100X100; //V5439 S37592 cycle 78636 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78636:JTAG_TCK=0 | vector 5440      cycle 78636
  Repeat 2   > timeplate_1_0    110X100; //V5440 S37597 cycle 78637-78638 | cycle78637-78638:JTAG_TCK=0 | vector 5441      cycle 78637-78638
  Repeat 2   > timeplate_1_0    100X100; //V5441 S37603 cycle 78639-78640 | cycle78639-78640:JTAG_TCK=0 | vector 5442      cycle 78639-78640
             > timeplate_1_0    100H100; //V5442 S37609 cycle 78641 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78641:JTAG_TCK=0 | vector 5443      cycle 78641
  Repeat 4   > timeplate_1_0    100L100; //V5443 S37614 cycle 78642-78645 | cycle78642-78645:JTAG_TCK=0 | vector 5444      cycle 78642-78645
             > timeplate_1_0    101L100; //V5444 S37619 cycle 78646 | cycle78646:JTAG_TCK=0 | vector 5445      cycle 78646
             > timeplate_1_0    100L100; //V5445 S37624 cycle 78647 | cycle78647:JTAG_TCK=0 | vector 5446      cycle 78647
             > timeplate_1_0    101L100; //V5446 S37629 cycle 78648 | cycle78648:JTAG_TCK=0 | vector 5447      cycle 78648
  Repeat 7   > timeplate_1_0    100L100; //V5447 S37634 cycle 78649-78655 | cycle78649-78655:JTAG_TCK=0 | vector 5448      cycle 78649-78655
             > timeplate_1_0    110L100; //V5448 S37639 cycle 78656 | cycle78656:JTAG_TCK=0 | vector 5449      cycle 78656
             > timeplate_1_0    110X100; //V5449 S37644 cycle 78657 | cycle78657:JTAG_TCK=0 | vector 5450      cycle 78657
             > timeplate_1_0    100X100; //V5450 S37650 cycle 78658 | cycle78658:JTAG_TCK=0 | vector 5451      cycle 78658
             > timeplate_1_0    100X100; //V5451 S37656 cycle 78659 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle78659:JTAG_TCK=0 | vector 5452      cycle 78659
             > timeplate_1_0    110X100; //V5452 S37661 cycle 78660 | cycle78660:JTAG_TCK=0 | vector 5453      cycle 78660
  Repeat 2   > timeplate_1_0    100X100; //V5453 S37666 cycle 78661-78662 | cycle78661-78662:JTAG_TCK=0 | vector 5454      cycle 78661-78662
  Repeat 2   > timeplate_1_0    100X100; //V5454 S37672 cycle 78663-78664 | cycle78663:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle78664:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5455      cycle 78663-78664
             > timeplate_1_0    101X100; //V5455 S37677 cycle 78665 | cycle78665:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5456      cycle 78665
             > timeplate_1_0    100X100; //V5456 S37682 cycle 78666 | cycle78666:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5457      cycle 78666
  Repeat 2   > timeplate_1_0    101X100; //V5457 S37688 cycle 78667-78668 | cycle78667:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle78668:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5458      cycle 78667-78668
             > timeplate_1_0    100X100; //V5458 S37693 cycle 78669 | cycle78669:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5459      cycle 78669
             > timeplate_1_0    101X100; //V5459 S37698 cycle 78670 | cycle78670:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5460      cycle 78670
  Repeat 2   > timeplate_1_0    100X100; //V5460 S37704 cycle 78671-78672 | cycle78671:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78672:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5461      cycle 78671-78672
             > timeplate_1_0    101X100; //V5461 S37709 cycle 78673 | cycle78673:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5462      cycle 78673
             > timeplate_1_0    100X100; //V5462 S37714 cycle 78674 | cycle78674:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5463      cycle 78674
  Repeat 2   > timeplate_1_0    101X100; //V5463 S37720 cycle 78675-78676 | cycle78675:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78676:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5464      cycle 78675-78676
             > timeplate_1_0    100X100; //V5464 S37725 cycle 78677 | cycle78677:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5465      cycle 78677
             > timeplate_1_0    101X100; //V5465 S37730 cycle 78678 | cycle78678:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5466      cycle 78678
             > timeplate_1_0    100X100; //V5466 S37735 cycle 78679 | cycle78679:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5467      cycle 78679
             > timeplate_1_0    101X100; //V5467 S37740 cycle 78680 | cycle78680:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5468      cycle 78680
  Repeat 16  > timeplate_1_0    100X100; //V5468 S37760 cycle 78681-78696 | cycle78681:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78682:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78683:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78684:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78685:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78686:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78687:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78688:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78689:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78690:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78691:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78692:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78693:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78694:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78695:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78696:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5469      cycle 78681-78696
             > timeplate_1_0    111X100; //V5469 S37765 cycle 78697 | cycle78697:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5470      cycle 78697
             > timeplate_1_0    111X100; //V5470 S37770 cycle 78698 | cycle78698:JTAG_TCK=0 | vector 5471      cycle 78698
             > timeplate_1_0    101X100; //V5471 S37776 cycle 78699 | cycle78699:JTAG_TCK=0 | vector 5472      cycle 78699
  Repeat 20  > timeplate_1_0    101X100; //V5472 S37783 cycle 78700-78719 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle78700-78719:JTAG_TCK=0 | vector 5473      cycle 78700-78719
             > timeplate_1_0    101X100; //V5473 S37789 cycle 78720 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle78720:JTAG_TCK=0 | vector 5474      cycle 78720
             > timeplate_1_0    111X100; //V5474 S37794 cycle 78721 | cycle78721:JTAG_TCK=0 | vector 5475      cycle 78721
  Repeat 2   > timeplate_1_0    101X100; //V5475 S37799 cycle 78722-78723 | cycle78722-78723:JTAG_TCK=0 | vector 5476      cycle 78722-78723
  Repeat 2   > timeplate_1_0    100L100; //V5476 S37805 cycle 78724-78725 | cycle78724:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle78725:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5477      cycle 78724-78725
             > timeplate_1_0    101H100; //V5477 S37810 cycle 78726 | cycle78726:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5478      cycle 78726
             > timeplate_1_0    100L100; //V5478 S37815 cycle 78727 | cycle78727:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5479      cycle 78727
  Repeat 2   > timeplate_1_0    101H100; //V5479 S37821 cycle 78728-78729 | cycle78728:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle78729:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5480      cycle 78728-78729
             > timeplate_1_0    100L100; //V5480 S37826 cycle 78730 | cycle78730:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5481      cycle 78730
             > timeplate_1_0    101H100; //V5481 S37831 cycle 78731 | cycle78731:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5482      cycle 78731
  Repeat 2   > timeplate_1_0    100L100; //V5482 S37837 cycle 78732-78733 | cycle78732:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78733:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5483      cycle 78732-78733
             > timeplate_1_0    101H100; //V5483 S37842 cycle 78734 | cycle78734:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5484      cycle 78734
             > timeplate_1_0    100L100; //V5484 S37847 cycle 78735 | cycle78735:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5485      cycle 78735
  Repeat 2   > timeplate_1_0    101H100; //V5485 S37853 cycle 78736-78737 | cycle78736:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78737:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5486      cycle 78736-78737
             > timeplate_1_0    100L100; //V5486 S37858 cycle 78738 | cycle78738:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5487      cycle 78738
             > timeplate_1_0    101H100; //V5487 S37863 cycle 78739 | cycle78739:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5488      cycle 78739
             > timeplate_1_0    100L100; //V5488 S37868 cycle 78740 | cycle78740:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5489      cycle 78740
             > timeplate_1_0    101H100; //V5489 S37873 cycle 78741 | cycle78741:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5490      cycle 78741
  Repeat 16  > timeplate_1_0    100L100; //V5490 S37893 cycle 78742-78757 | cycle78742:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78743:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78744:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78745:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78746:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78747:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78748:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78749:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78750:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78751:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78752:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78753:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78754:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78755:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78756:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78757:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5491      cycle 78742-78757
             > timeplate_1_0    111H100; //V5491 S37898 cycle 78758 | cycle78758:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5492      cycle 78758
             > timeplate_1_0    111X100; //V5492 S37903 cycle 78759 | cycle78759:JTAG_TCK=0 | vector 5493      cycle 78759
             > timeplate_1_0    101X100; //V5493 S37909 cycle 78760 | cycle78760:JTAG_TCK=0 | vector 5494      cycle 78760
             > timeplate_1_0    101X100; //V5494 S37924 cycle 78761 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78761:JTAG_TCK=0 | vector 5495      cycle 78761
  Repeat 2   > timeplate_1_0    111X100; //V5495 S37929 cycle 78762-78763 | cycle78762-78763:JTAG_TCK=0 | vector 5496      cycle 78762-78763
  Repeat 2   > timeplate_1_0    101X100; //V5496 S37935 cycle 78764-78765 | cycle78764-78765:JTAG_TCK=0 | vector 5497      cycle 78764-78765
             > timeplate_1_0    100H100; //V5497 S37941 cycle 78766 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78766:JTAG_TCK=0 | vector 5498      cycle 78766
  Repeat 4   > timeplate_1_0    100L100; //V5498 S37946 cycle 78767-78770 | cycle78767-78770:JTAG_TCK=0 | vector 5499      cycle 78767-78770
             > timeplate_1_0    101L100; //V5499 S37951 cycle 78771 | cycle78771:JTAG_TCK=0 | vector 5500      cycle 78771
             > timeplate_1_0    100L100; //V5500 S37956 cycle 78772 | cycle78772:JTAG_TCK=0 | vector 5501      cycle 78772
             > timeplate_1_0    101L100; //V5501 S37961 cycle 78773 | cycle78773:JTAG_TCK=0 | vector 5502      cycle 78773
  Repeat 7   > timeplate_1_0    100L100; //V5502 S37966 cycle 78774-78780 | cycle78774-78780:JTAG_TCK=0 | vector 5503      cycle 78774-78780
             > timeplate_1_0    110L100; //V5503 S37971 cycle 78781 | cycle78781:JTAG_TCK=0 | vector 5504      cycle 78781
             > timeplate_1_0    110X100; //V5504 S37976 cycle 78782 | cycle78782:JTAG_TCK=0 | vector 5505      cycle 78782
             > timeplate_1_0    100X100; //V5505 S37982 cycle 78783 | cycle78783:JTAG_TCK=0 | vector 5506      cycle 78783
             > timeplate_1_0    100X100; //V5506 S37988 cycle 78784 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle78784:JTAG_TCK=0 | vector 5507      cycle 78784
             > timeplate_1_0    110X100; //V5507 S37993 cycle 78785 | cycle78785:JTAG_TCK=0 | vector 5508      cycle 78785
  Repeat 2   > timeplate_1_0    100X100; //V5508 S37998 cycle 78786-78787 | cycle78786-78787:JTAG_TCK=0 | vector 5509      cycle 78786-78787
  Repeat 17  > timeplate_1_0    100X100; //V5509 S38019 cycle 78788-78804 | cycle78788:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle78789:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle78790:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle78791:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle78792:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle78793:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle78794:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle78795:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle78796:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78797:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle78798:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle78799:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle78800:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78801:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle78802:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle78803:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle78804:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5510      cycle 78788-78804
             > timeplate_1_0    101X100; //V5510 S38024 cycle 78805 | cycle78805:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5511      cycle 78805
  Repeat 16  > timeplate_1_0    100X100; //V5511 S38044 cycle 78806-78821 | cycle78806:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78807:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78808:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78809:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78810:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78811:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78812:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78813:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78814:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78815:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78816:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78817:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78818:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78819:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78820:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78821:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5512      cycle 78806-78821
             > timeplate_1_0    110X100; //V5512 S38049 cycle 78822 | cycle78822:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5513      cycle 78822
             > timeplate_1_0    110X100; //V5513 S38054 cycle 78823 | cycle78823:JTAG_TCK=0 | vector 5514      cycle 78823
             > timeplate_1_0    100X100; //V5514 S38060 cycle 78824 | cycle78824:JTAG_TCK=0 | vector 5515      cycle 78824
  Repeat 20  > timeplate_1_0    100X100; //V5515 S38067 cycle 78825-78844 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle78825-78844:JTAG_TCK=0 | vector 5516      cycle 78825-78844
             > timeplate_1_0    100X100; //V5516 S38073 cycle 78845 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle78845:JTAG_TCK=0 | vector 5517      cycle 78845
             > timeplate_1_0    110X100; //V5517 S38078 cycle 78846 | cycle78846:JTAG_TCK=0 | vector 5518      cycle 78846
  Repeat 2   > timeplate_1_0    100X100; //V5518 S38083 cycle 78847-78848 | cycle78847-78848:JTAG_TCK=0 | vector 5519      cycle 78847-78848
             > timeplate_1_0    100X100; //V5519 S38088 cycle 78849 | cycle78849:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 5520      cycle 78849
             > timeplate_1_0    100L100; //V5520 S38093 cycle 78850 | cycle78850:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5521      cycle 78850
             > timeplate_1_0    100H100; //V5521 S38098 cycle 78851 | cycle78851:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5522      cycle 78851
             > timeplate_1_0    100L100; //V5522 S38103 cycle 78852 | cycle78852:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5523      cycle 78852
  Repeat 2   > timeplate_1_0    100H100; //V5523 S38109 cycle 78853-78854 | cycle78853:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle78854:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5524      cycle 78853-78854
             > timeplate_1_0    100L100; //V5524 S38114 cycle 78855 | cycle78855:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5525      cycle 78855
             > timeplate_1_0    100H100; //V5525 S38119 cycle 78856 | cycle78856:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5526      cycle 78856
  Repeat 2   > timeplate_1_0    100L100; //V5526 S38125 cycle 78857-78858 | cycle78857:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78858:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5527      cycle 78857-78858
             > timeplate_1_0    100H100; //V5527 S38130 cycle 78859 | cycle78859:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5528      cycle 78859
             > timeplate_1_0    100L100; //V5528 S38135 cycle 78860 | cycle78860:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5529      cycle 78860
  Repeat 2   > timeplate_1_0    100H100; //V5529 S38141 cycle 78861-78862 | cycle78861:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78862:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5530      cycle 78861-78862
             > timeplate_1_0    100L100; //V5530 S38146 cycle 78863 | cycle78863:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5531      cycle 78863
             > timeplate_1_0    100H100; //V5531 S38151 cycle 78864 | cycle78864:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5532      cycle 78864
             > timeplate_1_0    100L100; //V5532 S38156 cycle 78865 | cycle78865:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5533      cycle 78865
             > timeplate_1_0    101H100; //V5533 S38161 cycle 78866 | cycle78866:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5534      cycle 78866
  Repeat 16  > timeplate_1_0    100L100; //V5534 S38181 cycle 78867-78882 | cycle78867:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78868:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78869:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78870:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78871:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78872:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78873:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78874:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78875:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78876:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78877:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78878:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78879:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78880:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78881:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78882:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5535      cycle 78867-78882
             > timeplate_1_0    110H100; //V5535 S38186 cycle 78883 | cycle78883:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5536      cycle 78883
             > timeplate_1_0    110X100; //V5536 S38191 cycle 78884 | cycle78884:JTAG_TCK=0 | vector 5537      cycle 78884
             > timeplate_1_0    100X100; //V5537 S38197 cycle 78885 | cycle78885:JTAG_TCK=0 | vector 5538      cycle 78885
             > timeplate_1_0    100X100; //V5538 S38212 cycle 78886 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78886:JTAG_TCK=0 | vector 5539      cycle 78886
  Repeat 2   > timeplate_1_0    110X100; //V5539 S38217 cycle 78887-78888 | cycle78887-78888:JTAG_TCK=0 | vector 5540      cycle 78887-78888
  Repeat 2   > timeplate_1_0    100X100; //V5540 S38223 cycle 78889-78890 | cycle78889-78890:JTAG_TCK=0 | vector 5541      cycle 78889-78890
             > timeplate_1_0    100H100; //V5541 S38229 cycle 78891 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle78891:JTAG_TCK=0 | vector 5542      cycle 78891
  Repeat 4   > timeplate_1_0    100L100; //V5542 S38234 cycle 78892-78895 | cycle78892-78895:JTAG_TCK=0 | vector 5543      cycle 78892-78895
             > timeplate_1_0    101L100; //V5543 S38239 cycle 78896 | cycle78896:JTAG_TCK=0 | vector 5544      cycle 78896
             > timeplate_1_0    100L100; //V5544 S38244 cycle 78897 | cycle78897:JTAG_TCK=0 | vector 5545      cycle 78897
             > timeplate_1_0    101L100; //V5545 S38249 cycle 78898 | cycle78898:JTAG_TCK=0 | vector 5546      cycle 78898
  Repeat 7   > timeplate_1_0    100L100; //V5546 S38254 cycle 78899-78905 | cycle78899-78905:JTAG_TCK=0 | vector 5547      cycle 78899-78905
             > timeplate_1_0    110L100; //V5547 S38259 cycle 78906 | cycle78906:JTAG_TCK=0 | vector 5548      cycle 78906
             > timeplate_1_0    110X100; //V5548 S38264 cycle 78907 | cycle78907:JTAG_TCK=0 | vector 5549      cycle 78907
             > timeplate_1_0    100X100; //V5549 S38270 cycle 78908 | cycle78908:JTAG_TCK=0 | vector 5550      cycle 78908
             > timeplate_1_0    100X100; //V5550 S38276 cycle 78909 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle78909:JTAG_TCK=0 | vector 5551      cycle 78909
             > timeplate_1_0    110X100; //V5551 S38281 cycle 78910 | cycle78910:JTAG_TCK=0 | vector 5552      cycle 78910
  Repeat 2   > timeplate_1_0    100X100; //V5552 S38286 cycle 78911-78912 | cycle78911-78912:JTAG_TCK=0 | vector 5553      cycle 78911-78912
  Repeat 5   > timeplate_1_0    100X100; //V5553 S38295 cycle 78913-78917 | cycle78913:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle78914:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle78915:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle78916:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle78917:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5554      cycle 78913-78917
  Repeat 2   > timeplate_1_0    101X100; //V5554 S38301 cycle 78918-78919 | cycle78918:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle78919:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5555      cycle 78918-78919
  Repeat 9   > timeplate_1_0    100X100; //V5555 S38314 cycle 78920-78928 | cycle78920:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle78921:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78922:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle78923:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle78924:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle78925:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78926:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle78927:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle78928:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5556      cycle 78920-78928
  Repeat 2   > timeplate_1_0    101X100; //V5556 S38320 cycle 78929-78930 | cycle78929:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle78930:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5557      cycle 78929-78930
  Repeat 16  > timeplate_1_0    100X100; //V5557 S38340 cycle 78931-78946 | cycle78931:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78932:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78933:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78934:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78935:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78936:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78937:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78938:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle78939:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle78940:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle78941:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle78942:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle78943:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle78944:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle78945:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle78946:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5558      cycle 78931-78946
             > timeplate_1_0    111X100; //V5558 S38345 cycle 78947 | cycle78947:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5559      cycle 78947
             > timeplate_1_0    111X100; //V5559 S38350 cycle 78948 | cycle78948:JTAG_TCK=0 | vector 5560      cycle 78948
             > timeplate_1_0    101X100; //V5560 S38356 cycle 78949 | cycle78949:JTAG_TCK=0 | vector 5561      cycle 78949
  Repeat 20  > timeplate_1_0    101X100; //V5561 S38363 cycle 78950-78969 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle78950-78969:JTAG_TCK=0 | vector 5562      cycle 78950-78969
             > timeplate_1_0    101X100; //V5562 S38369 cycle 78970 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle78970:JTAG_TCK=0 | vector 5563      cycle 78970
             > timeplate_1_0    111X100; //V5563 S38374 cycle 78971 | cycle78971:JTAG_TCK=0 | vector 5564      cycle 78971
  Repeat 2   > timeplate_1_0    101X100; //V5564 S38379 cycle 78972-78973 | cycle78972-78973:JTAG_TCK=0 | vector 5565      cycle 78972-78973
  Repeat 5   > timeplate_1_0    100L100; //V5565 S38388 cycle 78974-78978 | cycle78974:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle78975:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle78976:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle78977:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle78978:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5566      cycle 78974-78978
  Repeat 2   > timeplate_1_0    101H100; //V5566 S38394 cycle 78979-78980 | cycle78979:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle78980:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5567      cycle 78979-78980
  Repeat 9   > timeplate_1_0    100L100; //V5567 S38407 cycle 78981-78989 | cycle78981:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle78982:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle78983:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle78984:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle78985:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle78986:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle78987:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle78988:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle78989:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5568      cycle 78981-78989
  Repeat 2   > timeplate_1_0    101H100; //V5568 S38413 cycle 78990-78991 | cycle78990:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle78991:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5569      cycle 78990-78991
  Repeat 16  > timeplate_1_0    100L100; //V5569 S38433 cycle 78992-79007 | cycle78992:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle78993:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle78994:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle78995:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle78996:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle78997:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle78998:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle78999:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79000:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79001:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79002:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79003:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79004:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79005:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79006:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79007:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5570      cycle 78992-79007
             > timeplate_1_0    111H100; //V5570 S38438 cycle 79008 | cycle79008:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5571      cycle 79008
             > timeplate_1_0    111X100; //V5571 S38443 cycle 79009 | cycle79009:JTAG_TCK=0 | vector 5572      cycle 79009
             > timeplate_1_0    101X100; //V5572 S38449 cycle 79010 | cycle79010:JTAG_TCK=0 | vector 5573      cycle 79010
             > timeplate_1_0    101X100; //V5573 S38464 cycle 79011 | select H30 hilink wr sds16 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00010000000000000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00010000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle79011:JTAG_TCK=0 | vector 5574      cycle 79011
  Repeat 2   > timeplate_1_0    111X100; //V5574 S38469 cycle 79012-79013 | cycle79012-79013:JTAG_TCK=0 | vector 5575      cycle 79012-79013
  Repeat 2   > timeplate_1_0    101X100; //V5575 S38475 cycle 79014-79015 | cycle79014-79015:JTAG_TCK=0 | vector 5576      cycle 79014-79015
             > timeplate_1_0    101H100; //V5576 S38481 cycle 79016 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle79016:JTAG_TCK=0 | vector 5577      cycle 79016
  Repeat 4   > timeplate_1_0    100L100; //V5577 S38486 cycle 79017-79020 | cycle79017-79020:JTAG_TCK=0 | vector 5578      cycle 79017-79020
             > timeplate_1_0    101L100; //V5578 S38491 cycle 79021 | cycle79021:JTAG_TCK=0 | vector 5579      cycle 79021
             > timeplate_1_0    100L100; //V5579 S38496 cycle 79022 | cycle79022:JTAG_TCK=0 | vector 5580      cycle 79022
             > timeplate_1_0    101L100; //V5580 S38501 cycle 79023 | cycle79023:JTAG_TCK=0 | vector 5581      cycle 79023
  Repeat 7   > timeplate_1_0    100L100; //V5581 S38506 cycle 79024-79030 | cycle79024-79030:JTAG_TCK=0 | vector 5582      cycle 79024-79030
             > timeplate_1_0    110L100; //V5582 S38511 cycle 79031 | cycle79031:JTAG_TCK=0 | vector 5583      cycle 79031
             > timeplate_1_0    110X100; //V5583 S38516 cycle 79032 | cycle79032:JTAG_TCK=0 | vector 5584      cycle 79032
             > timeplate_1_0    100X100; //V5584 S38522 cycle 79033 | cycle79033:JTAG_TCK=0 | vector 5585      cycle 79033
             > timeplate_1_0    100X100; //V5585 S38528 cycle 79034 | Shift hilinkwr_select(InData=00010000000000000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle79034:JTAG_TCK=0 | vector 5586      cycle 79034
             > timeplate_1_0    110X100; //V5586 S38533 cycle 79035 | cycle79035:JTAG_TCK=0 | vector 5587      cycle 79035
  Repeat 2   > timeplate_1_0    100X100; //V5587 S38538 cycle 79036-79037 | cycle79036-79037:JTAG_TCK=0 | vector 5588      cycle 79036-79037
  Repeat 16  > timeplate_1_0    100X100; //V5588 S38558 cycle 79038-79053 | cycle79038:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle79039:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle79040:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle79041:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle79042:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle79043:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle79044:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle79045:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle79046:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle79047:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle79048:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle79049:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle79050:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle79051:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle79052:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle79053:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | vector 5589      cycle 79038-79053
             > timeplate_1_0    101X100; //V5589 S38563 cycle 79054 | cycle79054:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | vector 5590      cycle 79054
  Repeat 2   > timeplate_1_0    100X100; //V5590 S38569 cycle 79055-79056 | cycle79055:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle79056:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 5591      cycle 79055-79056
             > timeplate_1_0    110X100; //V5591 S38574 cycle 79057 | cycle79057:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 5592      cycle 79057
             > timeplate_1_0    110X100; //V5592 S38579 cycle 79058 | cycle79058:JTAG_TCK=0 | vector 5593      cycle 79058
             > timeplate_1_0    100X100; //V5593 S38585 cycle 79059 | cycle79059:JTAG_TCK=0 | vector 5594      cycle 79059
             > timeplate_1_0    100X100; //V5594 S38603 cycle 79060 | Start of U_SRD4B_4 CSR RWR | select hilink tdo , hilink_index=16 , sds16_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000010000 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000010000,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle79060:JTAG_TCK=0 | vector 5595      cycle 79060
  Repeat 2   > timeplate_1_0    110X100; //V5595 S38608 cycle 79061-79062 | cycle79061-79062:JTAG_TCK=0 | vector 5596      cycle 79061-79062
  Repeat 2   > timeplate_1_0    100X100; //V5596 S38614 cycle 79063-79064 | cycle79063-79064:JTAG_TCK=0 | vector 5597      cycle 79063-79064
             > timeplate_1_0    101H100; //V5597 S38620 cycle 79065 | shift in instruction(hilink_index=0000000010011101)! | cycle79065:JTAG_TCK=0 | vector 5598      cycle 79065
             > timeplate_1_0    100L100; //V5598 S38625 cycle 79066 | cycle79066:JTAG_TCK=0 | vector 5599      cycle 79066
  Repeat 3   > timeplate_1_0    101L100; //V5599 S38630 cycle 79067-79069 | cycle79067-79069:JTAG_TCK=0 | vector 5600      cycle 79067-79069
  Repeat 2   > timeplate_1_0    100L100; //V5600 S38635 cycle 79070-79071 | cycle79070-79071:JTAG_TCK=0 | vector 5601      cycle 79070-79071
             > timeplate_1_0    101L100; //V5601 S38640 cycle 79072 | cycle79072:JTAG_TCK=0 | vector 5602      cycle 79072
  Repeat 7   > timeplate_1_0    100L100; //V5602 S38645 cycle 79073-79079 | cycle79073-79079:JTAG_TCK=0 | vector 5603      cycle 79073-79079
             > timeplate_1_0    110L100; //V5603 S38650 cycle 79080 | cycle79080:JTAG_TCK=0 | vector 5604      cycle 79080
             > timeplate_1_0    110X100; //V5604 S38655 cycle 79081 | cycle79081:JTAG_TCK=0 | vector 5605      cycle 79081
             > timeplate_1_0    100X100; //V5605 S38661 cycle 79082 | cycle79082:JTAG_TCK=0 | vector 5606      cycle 79082
             > timeplate_1_0    100X100; //V5606 S38667 cycle 79083 | Shift hilink_index(InData=0000000000010000, OutData=xxxxxxxxxxxxxxxx)! | cycle79083:JTAG_TCK=0 | vector 5607      cycle 79083
             > timeplate_1_0    110X100; //V5607 S38672 cycle 79084 | cycle79084:JTAG_TCK=0 | vector 5608      cycle 79084
  Repeat 2   > timeplate_1_0    100X100; //V5608 S38677 cycle 79085-79086 | cycle79085-79086:JTAG_TCK=0 | vector 5609      cycle 79085-79086
  Repeat 4   > timeplate_1_0    100X100; //V5609 S38685 cycle 79087-79090 | cycle79087:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | cycle79088:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | cycle79089:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | cycle79090:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | vector 5610      cycle 79087-79090
             > timeplate_1_0    101X100; //V5610 S38690 cycle 79091 | cycle79091:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | vector 5611      cycle 79091
  Repeat 10  > timeplate_1_0    100X100; //V5611 S38704 cycle 79092-79101 | cycle79092:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle79093:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle79094:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle79095:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle79096:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle79097:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle79098:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle79099:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle79100:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle79101:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 5612      cycle 79092-79101
             > timeplate_1_0    110X100; //V5612 S38709 cycle 79102 | cycle79102:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 5613      cycle 79102
             > timeplate_1_0    110X100; //V5613 S38714 cycle 79103 | cycle79103:JTAG_TCK=0 | vector 5614      cycle 79103
             > timeplate_1_0    100X100; //V5614 S38720 cycle 79104 | cycle79104:JTAG_TCK=0 | vector 5615      cycle 79104
             > timeplate_1_0    100X100; //V5615 S38735 cycle 79105 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79105:JTAG_TCK=0 | vector 5616      cycle 79105
  Repeat 2   > timeplate_1_0    110X100; //V5616 S38740 cycle 79106-79107 | cycle79106-79107:JTAG_TCK=0 | vector 5617      cycle 79106-79107
  Repeat 2   > timeplate_1_0    100X100; //V5617 S38746 cycle 79108-79109 | cycle79108-79109:JTAG_TCK=0 | vector 5618      cycle 79108-79109
             > timeplate_1_0    100H100; //V5618 S38752 cycle 79110 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79110:JTAG_TCK=0 | vector 5619      cycle 79110
  Repeat 4   > timeplate_1_0    100L100; //V5619 S38757 cycle 79111-79114 | cycle79111-79114:JTAG_TCK=0 | vector 5620      cycle 79111-79114
             > timeplate_1_0    101L100; //V5620 S38762 cycle 79115 | cycle79115:JTAG_TCK=0 | vector 5621      cycle 79115
             > timeplate_1_0    100L100; //V5621 S38767 cycle 79116 | cycle79116:JTAG_TCK=0 | vector 5622      cycle 79116
             > timeplate_1_0    101L100; //V5622 S38772 cycle 79117 | cycle79117:JTAG_TCK=0 | vector 5623      cycle 79117
  Repeat 7   > timeplate_1_0    100L100; //V5623 S38777 cycle 79118-79124 | cycle79118-79124:JTAG_TCK=0 | vector 5624      cycle 79118-79124
             > timeplate_1_0    110L100; //V5624 S38782 cycle 79125 | cycle79125:JTAG_TCK=0 | vector 5625      cycle 79125
             > timeplate_1_0    110X100; //V5625 S38787 cycle 79126 | cycle79126:JTAG_TCK=0 | vector 5626      cycle 79126
             > timeplate_1_0    100X100; //V5626 S38793 cycle 79127 | cycle79127:JTAG_TCK=0 | vector 5627      cycle 79127
             > timeplate_1_0    100X100; //V5627 S38799 cycle 79128 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle79128:JTAG_TCK=0 | vector 5628      cycle 79128
             > timeplate_1_0    110X100; //V5628 S38804 cycle 79129 | cycle79129:JTAG_TCK=0 | vector 5629      cycle 79129
  Repeat 2   > timeplate_1_0    100X100; //V5629 S38809 cycle 79130-79131 | cycle79130-79131:JTAG_TCK=0 | vector 5630      cycle 79130-79131
  Repeat 17  > timeplate_1_0    100X100; //V5630 S38830 cycle 79132-79148 | cycle79132:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle79133:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle79134:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle79135:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle79136:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle79137:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle79138:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle79139:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle79140:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79141:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle79142:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle79143:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle79144:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79145:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle79146:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle79147:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle79148:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5631      cycle 79132-79148
             > timeplate_1_0    101X100; //V5631 S38835 cycle 79149 | cycle79149:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5632      cycle 79149
  Repeat 16  > timeplate_1_0    100X100; //V5632 S38855 cycle 79150-79165 | cycle79150:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79151:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79152:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79153:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79154:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79155:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle79156:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle79157:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79158:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79159:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79160:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79161:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79162:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79163:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79164:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79165:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5633      cycle 79150-79165
             > timeplate_1_0    110X100; //V5633 S38860 cycle 79166 | cycle79166:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5634      cycle 79166
             > timeplate_1_0    110X100; //V5634 S38865 cycle 79167 | cycle79167:JTAG_TCK=0 | vector 5635      cycle 79167
             > timeplate_1_0    100X100; //V5635 S38871 cycle 79168 | cycle79168:JTAG_TCK=0 | vector 5636      cycle 79168
  Repeat 20  > timeplate_1_0    100X100; //V5636 S38878 cycle 79169-79188 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle79169-79188:JTAG_TCK=0 | vector 5637      cycle 79169-79188
             > timeplate_1_0    100X100; //V5637 S38884 cycle 79189 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle79189:JTAG_TCK=0 | vector 5638      cycle 79189
             > timeplate_1_0    110X100; //V5638 S38889 cycle 79190 | cycle79190:JTAG_TCK=0 | vector 5639      cycle 79190
  Repeat 2   > timeplate_1_0    100X100; //V5639 S38894 cycle 79191-79192 | cycle79191-79192:JTAG_TCK=0 | vector 5640      cycle 79191-79192
             > timeplate_1_0    100X100; //V5640 S38899 cycle 79193 | cycle79193:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 5641      cycle 79193
  Repeat 4   > timeplate_1_0    100L100; //V5641 S38907 cycle 79194-79197 | cycle79194:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle79195:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle79196:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle79197:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5642      cycle 79194-79197
  Repeat 2   > timeplate_1_0    100H100; //V5642 S38913 cycle 79198-79199 | cycle79198:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle79199:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5643      cycle 79198-79199
  Repeat 9   > timeplate_1_0    100L100; //V5643 S38926 cycle 79200-79208 | cycle79200:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle79201:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79202:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle79203:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle79204:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle79205:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79206:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle79207:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle79208:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5644      cycle 79200-79208
             > timeplate_1_0    100H100; //V5644 S38931 cycle 79209 | cycle79209:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5645      cycle 79209
             > timeplate_1_0    101H100; //V5645 S38936 cycle 79210 | cycle79210:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5646      cycle 79210
  Repeat 16  > timeplate_1_0    100L100; //V5646 S38956 cycle 79211-79226 | cycle79211:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79212:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79213:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79214:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79215:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79216:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle79217:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle79218:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79219:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79220:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79221:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79222:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79223:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79224:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79225:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79226:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5647      cycle 79211-79226
             > timeplate_1_0    110H100; //V5647 S38961 cycle 79227 | cycle79227:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5648      cycle 79227
             > timeplate_1_0    110X100; //V5648 S38966 cycle 79228 | cycle79228:JTAG_TCK=0 | vector 5649      cycle 79228
             > timeplate_1_0    100X100; //V5649 S38972 cycle 79229 | cycle79229:JTAG_TCK=0 | vector 5650      cycle 79229
             > timeplate_1_0    100X100; //V5650 S38987 cycle 79230 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79230:JTAG_TCK=0 | vector 5651      cycle 79230
  Repeat 2   > timeplate_1_0    110X100; //V5651 S38992 cycle 79231-79232 | cycle79231-79232:JTAG_TCK=0 | vector 5652      cycle 79231-79232
  Repeat 2   > timeplate_1_0    100X100; //V5652 S38998 cycle 79233-79234 | cycle79233-79234:JTAG_TCK=0 | vector 5653      cycle 79233-79234
             > timeplate_1_0    100H100; //V5653 S39004 cycle 79235 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79235:JTAG_TCK=0 | vector 5654      cycle 79235
  Repeat 4   > timeplate_1_0    100L100; //V5654 S39009 cycle 79236-79239 | cycle79236-79239:JTAG_TCK=0 | vector 5655      cycle 79236-79239
             > timeplate_1_0    101L100; //V5655 S39014 cycle 79240 | cycle79240:JTAG_TCK=0 | vector 5656      cycle 79240
             > timeplate_1_0    100L100; //V5656 S39019 cycle 79241 | cycle79241:JTAG_TCK=0 | vector 5657      cycle 79241
             > timeplate_1_0    101L100; //V5657 S39024 cycle 79242 | cycle79242:JTAG_TCK=0 | vector 5658      cycle 79242
  Repeat 7   > timeplate_1_0    100L100; //V5658 S39029 cycle 79243-79249 | cycle79243-79249:JTAG_TCK=0 | vector 5659      cycle 79243-79249
             > timeplate_1_0    110L100; //V5659 S39034 cycle 79250 | cycle79250:JTAG_TCK=0 | vector 5660      cycle 79250
             > timeplate_1_0    110X100; //V5660 S39039 cycle 79251 | cycle79251:JTAG_TCK=0 | vector 5661      cycle 79251
             > timeplate_1_0    100X100; //V5661 S39045 cycle 79252 | cycle79252:JTAG_TCK=0 | vector 5662      cycle 79252
             > timeplate_1_0    100X100; //V5662 S39051 cycle 79253 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle79253:JTAG_TCK=0 | vector 5663      cycle 79253
             > timeplate_1_0    110X100; //V5663 S39056 cycle 79254 | cycle79254:JTAG_TCK=0 | vector 5664      cycle 79254
  Repeat 2   > timeplate_1_0    100X100; //V5664 S39061 cycle 79255-79256 | cycle79255-79256:JTAG_TCK=0 | vector 5665      cycle 79255-79256
  Repeat 2   > timeplate_1_0    100X100; //V5665 S39067 cycle 79257-79258 | cycle79257:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle79258:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5666      cycle 79257-79258
             > timeplate_1_0    101X100; //V5666 S39072 cycle 79259 | cycle79259:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5667      cycle 79259
             > timeplate_1_0    100X100; //V5667 S39077 cycle 79260 | cycle79260:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5668      cycle 79260
  Repeat 2   > timeplate_1_0    101X100; //V5668 S39083 cycle 79261-79262 | cycle79261:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle79262:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5669      cycle 79261-79262
             > timeplate_1_0    100X100; //V5669 S39088 cycle 79263 | cycle79263:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5670      cycle 79263
             > timeplate_1_0    101X100; //V5670 S39093 cycle 79264 | cycle79264:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5671      cycle 79264
  Repeat 2   > timeplate_1_0    100X100; //V5671 S39099 cycle 79265-79266 | cycle79265:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79266:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5672      cycle 79265-79266
             > timeplate_1_0    101X100; //V5672 S39104 cycle 79267 | cycle79267:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5673      cycle 79267
             > timeplate_1_0    100X100; //V5673 S39109 cycle 79268 | cycle79268:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5674      cycle 79268
  Repeat 2   > timeplate_1_0    101X100; //V5674 S39115 cycle 79269-79270 | cycle79269:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79270:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5675      cycle 79269-79270
             > timeplate_1_0    100X100; //V5675 S39120 cycle 79271 | cycle79271:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5676      cycle 79271
             > timeplate_1_0    101X100; //V5676 S39125 cycle 79272 | cycle79272:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5677      cycle 79272
             > timeplate_1_0    100X100; //V5677 S39130 cycle 79273 | cycle79273:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5678      cycle 79273
             > timeplate_1_0    101X100; //V5678 S39135 cycle 79274 | cycle79274:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5679      cycle 79274
  Repeat 16  > timeplate_1_0    100X100; //V5679 S39155 cycle 79275-79290 | cycle79275:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79276:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79277:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79278:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79279:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79280:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle79281:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle79282:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79283:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79284:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79285:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79286:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79287:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79288:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79289:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79290:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5680      cycle 79275-79290
             > timeplate_1_0    111X100; //V5680 S39160 cycle 79291 | cycle79291:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5681      cycle 79291
             > timeplate_1_0    111X100; //V5681 S39165 cycle 79292 | cycle79292:JTAG_TCK=0 | vector 5682      cycle 79292
             > timeplate_1_0    101X100; //V5682 S39171 cycle 79293 | cycle79293:JTAG_TCK=0 | vector 5683      cycle 79293
  Repeat 20  > timeplate_1_0    101X100; //V5683 S39178 cycle 79294-79313 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle79294-79313:JTAG_TCK=0 | vector 5684      cycle 79294-79313
             > timeplate_1_0    101X100; //V5684 S39184 cycle 79314 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle79314:JTAG_TCK=0 | vector 5685      cycle 79314
             > timeplate_1_0    111X100; //V5685 S39189 cycle 79315 | cycle79315:JTAG_TCK=0 | vector 5686      cycle 79315
  Repeat 2   > timeplate_1_0    101X100; //V5686 S39194 cycle 79316-79317 | cycle79316-79317:JTAG_TCK=0 | vector 5687      cycle 79316-79317
  Repeat 2   > timeplate_1_0    100L100; //V5687 S39200 cycle 79318-79319 | cycle79318:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle79319:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5688      cycle 79318-79319
             > timeplate_1_0    101H100; //V5688 S39205 cycle 79320 | cycle79320:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5689      cycle 79320
             > timeplate_1_0    100L100; //V5689 S39210 cycle 79321 | cycle79321:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5690      cycle 79321
  Repeat 2   > timeplate_1_0    101H100; //V5690 S39216 cycle 79322-79323 | cycle79322:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle79323:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5691      cycle 79322-79323
             > timeplate_1_0    100L100; //V5691 S39221 cycle 79324 | cycle79324:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5692      cycle 79324
             > timeplate_1_0    101H100; //V5692 S39226 cycle 79325 | cycle79325:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5693      cycle 79325
  Repeat 2   > timeplate_1_0    100L100; //V5693 S39232 cycle 79326-79327 | cycle79326:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79327:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5694      cycle 79326-79327
             > timeplate_1_0    101H100; //V5694 S39237 cycle 79328 | cycle79328:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5695      cycle 79328
             > timeplate_1_0    100L100; //V5695 S39242 cycle 79329 | cycle79329:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5696      cycle 79329
  Repeat 2   > timeplate_1_0    101H100; //V5696 S39248 cycle 79330-79331 | cycle79330:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79331:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5697      cycle 79330-79331
             > timeplate_1_0    100L100; //V5697 S39253 cycle 79332 | cycle79332:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5698      cycle 79332
             > timeplate_1_0    101H100; //V5698 S39258 cycle 79333 | cycle79333:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5699      cycle 79333
             > timeplate_1_0    100L100; //V5699 S39263 cycle 79334 | cycle79334:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5700      cycle 79334
             > timeplate_1_0    101H100; //V5700 S39268 cycle 79335 | cycle79335:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5701      cycle 79335
  Repeat 16  > timeplate_1_0    100L100; //V5701 S39288 cycle 79336-79351 | cycle79336:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79337:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79338:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79339:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79340:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79341:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle79342:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle79343:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79344:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79345:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79346:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79347:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79348:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79349:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79350:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79351:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5702      cycle 79336-79351
             > timeplate_1_0    111H100; //V5702 S39293 cycle 79352 | cycle79352:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5703      cycle 79352
             > timeplate_1_0    111X100; //V5703 S39298 cycle 79353 | cycle79353:JTAG_TCK=0 | vector 5704      cycle 79353
             > timeplate_1_0    101X100; //V5704 S39304 cycle 79354 | cycle79354:JTAG_TCK=0 | vector 5705      cycle 79354
             > timeplate_1_0    101X100; //V5705 S39319 cycle 79355 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79355:JTAG_TCK=0 | vector 5706      cycle 79355
  Repeat 2   > timeplate_1_0    111X100; //V5706 S39324 cycle 79356-79357 | cycle79356-79357:JTAG_TCK=0 | vector 5707      cycle 79356-79357
  Repeat 2   > timeplate_1_0    101X100; //V5707 S39330 cycle 79358-79359 | cycle79358-79359:JTAG_TCK=0 | vector 5708      cycle 79358-79359
             > timeplate_1_0    100H100; //V5708 S39336 cycle 79360 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79360:JTAG_TCK=0 | vector 5709      cycle 79360
  Repeat 4   > timeplate_1_0    100L100; //V5709 S39341 cycle 79361-79364 | cycle79361-79364:JTAG_TCK=0 | vector 5710      cycle 79361-79364
             > timeplate_1_0    101L100; //V5710 S39346 cycle 79365 | cycle79365:JTAG_TCK=0 | vector 5711      cycle 79365
             > timeplate_1_0    100L100; //V5711 S39351 cycle 79366 | cycle79366:JTAG_TCK=0 | vector 5712      cycle 79366
             > timeplate_1_0    101L100; //V5712 S39356 cycle 79367 | cycle79367:JTAG_TCK=0 | vector 5713      cycle 79367
  Repeat 7   > timeplate_1_0    100L100; //V5713 S39361 cycle 79368-79374 | cycle79368-79374:JTAG_TCK=0 | vector 5714      cycle 79368-79374
             > timeplate_1_0    110L100; //V5714 S39366 cycle 79375 | cycle79375:JTAG_TCK=0 | vector 5715      cycle 79375
             > timeplate_1_0    110X100; //V5715 S39371 cycle 79376 | cycle79376:JTAG_TCK=0 | vector 5716      cycle 79376
             > timeplate_1_0    100X100; //V5716 S39377 cycle 79377 | cycle79377:JTAG_TCK=0 | vector 5717      cycle 79377
             > timeplate_1_0    100X100; //V5717 S39383 cycle 79378 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle79378:JTAG_TCK=0 | vector 5718      cycle 79378
             > timeplate_1_0    110X100; //V5718 S39388 cycle 79379 | cycle79379:JTAG_TCK=0 | vector 5719      cycle 79379
  Repeat 2   > timeplate_1_0    100X100; //V5719 S39393 cycle 79380-79381 | cycle79380-79381:JTAG_TCK=0 | vector 5720      cycle 79380-79381
  Repeat 17  > timeplate_1_0    100X100; //V5720 S39414 cycle 79382-79398 | cycle79382:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle79383:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle79384:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle79385:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle79386:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle79387:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle79388:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle79389:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle79390:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79391:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle79392:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle79393:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle79394:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79395:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle79396:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle79397:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle79398:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5721      cycle 79382-79398
             > timeplate_1_0    101X100; //V5721 S39419 cycle 79399 | cycle79399:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5722      cycle 79399
  Repeat 16  > timeplate_1_0    100X100; //V5722 S39439 cycle 79400-79415 | cycle79400:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79401:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79402:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79403:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79404:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79405:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle79406:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle79407:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79408:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79409:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79410:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79411:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79412:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79413:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79414:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79415:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5723      cycle 79400-79415
             > timeplate_1_0    110X100; //V5723 S39444 cycle 79416 | cycle79416:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5724      cycle 79416
             > timeplate_1_0    110X100; //V5724 S39449 cycle 79417 | cycle79417:JTAG_TCK=0 | vector 5725      cycle 79417
             > timeplate_1_0    100X100; //V5725 S39455 cycle 79418 | cycle79418:JTAG_TCK=0 | vector 5726      cycle 79418
  Repeat 20  > timeplate_1_0    100X100; //V5726 S39462 cycle 79419-79438 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle79419-79438:JTAG_TCK=0 | vector 5727      cycle 79419-79438
             > timeplate_1_0    100X100; //V5727 S39468 cycle 79439 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle79439:JTAG_TCK=0 | vector 5728      cycle 79439
             > timeplate_1_0    110X100; //V5728 S39473 cycle 79440 | cycle79440:JTAG_TCK=0 | vector 5729      cycle 79440
  Repeat 2   > timeplate_1_0    100X100; //V5729 S39478 cycle 79441-79442 | cycle79441-79442:JTAG_TCK=0 | vector 5730      cycle 79441-79442
             > timeplate_1_0    100X100; //V5730 S39483 cycle 79443 | cycle79443:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 5731      cycle 79443
             > timeplate_1_0    100L100; //V5731 S39488 cycle 79444 | cycle79444:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5732      cycle 79444
             > timeplate_1_0    100H100; //V5732 S39493 cycle 79445 | cycle79445:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5733      cycle 79445
             > timeplate_1_0    100L100; //V5733 S39498 cycle 79446 | cycle79446:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5734      cycle 79446
  Repeat 2   > timeplate_1_0    100H100; //V5734 S39504 cycle 79447-79448 | cycle79447:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle79448:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5735      cycle 79447-79448
             > timeplate_1_0    100L100; //V5735 S39509 cycle 79449 | cycle79449:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5736      cycle 79449
             > timeplate_1_0    100H100; //V5736 S39514 cycle 79450 | cycle79450:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5737      cycle 79450
  Repeat 2   > timeplate_1_0    100L100; //V5737 S39520 cycle 79451-79452 | cycle79451:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79452:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5738      cycle 79451-79452
             > timeplate_1_0    100H100; //V5738 S39525 cycle 79453 | cycle79453:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5739      cycle 79453
             > timeplate_1_0    100L100; //V5739 S39530 cycle 79454 | cycle79454:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5740      cycle 79454
  Repeat 2   > timeplate_1_0    100H100; //V5740 S39536 cycle 79455-79456 | cycle79455:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79456:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5741      cycle 79455-79456
             > timeplate_1_0    100L100; //V5741 S39541 cycle 79457 | cycle79457:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5742      cycle 79457
             > timeplate_1_0    100H100; //V5742 S39546 cycle 79458 | cycle79458:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5743      cycle 79458
             > timeplate_1_0    100L100; //V5743 S39551 cycle 79459 | cycle79459:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5744      cycle 79459
             > timeplate_1_0    101H100; //V5744 S39556 cycle 79460 | cycle79460:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5745      cycle 79460
  Repeat 16  > timeplate_1_0    100L100; //V5745 S39576 cycle 79461-79476 | cycle79461:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79462:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79463:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79464:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79465:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79466:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle79467:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle79468:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79469:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79470:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79471:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79472:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79473:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79474:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79475:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79476:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5746      cycle 79461-79476
             > timeplate_1_0    110H100; //V5746 S39581 cycle 79477 | cycle79477:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5747      cycle 79477
             > timeplate_1_0    110X100; //V5747 S39586 cycle 79478 | cycle79478:JTAG_TCK=0 | vector 5748      cycle 79478
             > timeplate_1_0    100X100; //V5748 S39592 cycle 79479 | cycle79479:JTAG_TCK=0 | vector 5749      cycle 79479
             > timeplate_1_0    100X100; //V5749 S39607 cycle 79480 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79480:JTAG_TCK=0 | vector 5750      cycle 79480
  Repeat 2   > timeplate_1_0    110X100; //V5750 S39612 cycle 79481-79482 | cycle79481-79482:JTAG_TCK=0 | vector 5751      cycle 79481-79482
  Repeat 2   > timeplate_1_0    100X100; //V5751 S39618 cycle 79483-79484 | cycle79483-79484:JTAG_TCK=0 | vector 5752      cycle 79483-79484
             > timeplate_1_0    100H100; //V5752 S39624 cycle 79485 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79485:JTAG_TCK=0 | vector 5753      cycle 79485
  Repeat 4   > timeplate_1_0    100L100; //V5753 S39629 cycle 79486-79489 | cycle79486-79489:JTAG_TCK=0 | vector 5754      cycle 79486-79489
             > timeplate_1_0    101L100; //V5754 S39634 cycle 79490 | cycle79490:JTAG_TCK=0 | vector 5755      cycle 79490
             > timeplate_1_0    100L100; //V5755 S39639 cycle 79491 | cycle79491:JTAG_TCK=0 | vector 5756      cycle 79491
             > timeplate_1_0    101L100; //V5756 S39644 cycle 79492 | cycle79492:JTAG_TCK=0 | vector 5757      cycle 79492
  Repeat 7   > timeplate_1_0    100L100; //V5757 S39649 cycle 79493-79499 | cycle79493-79499:JTAG_TCK=0 | vector 5758      cycle 79493-79499
             > timeplate_1_0    110L100; //V5758 S39654 cycle 79500 | cycle79500:JTAG_TCK=0 | vector 5759      cycle 79500
             > timeplate_1_0    110X100; //V5759 S39659 cycle 79501 | cycle79501:JTAG_TCK=0 | vector 5760      cycle 79501
             > timeplate_1_0    100X100; //V5760 S39665 cycle 79502 | cycle79502:JTAG_TCK=0 | vector 5761      cycle 79502
             > timeplate_1_0    100X100; //V5761 S39671 cycle 79503 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle79503:JTAG_TCK=0 | vector 5762      cycle 79503
             > timeplate_1_0    110X100; //V5762 S39676 cycle 79504 | cycle79504:JTAG_TCK=0 | vector 5763      cycle 79504
  Repeat 2   > timeplate_1_0    100X100; //V5763 S39681 cycle 79505-79506 | cycle79505-79506:JTAG_TCK=0 | vector 5764      cycle 79505-79506
  Repeat 5   > timeplate_1_0    100X100; //V5764 S39690 cycle 79507-79511 | cycle79507:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle79508:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle79509:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle79510:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle79511:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5765      cycle 79507-79511
  Repeat 2   > timeplate_1_0    101X100; //V5765 S39696 cycle 79512-79513 | cycle79512:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle79513:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5766      cycle 79512-79513
  Repeat 9   > timeplate_1_0    100X100; //V5766 S39709 cycle 79514-79522 | cycle79514:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle79515:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79516:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle79517:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle79518:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle79519:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79520:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle79521:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle79522:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5767      cycle 79514-79522
  Repeat 2   > timeplate_1_0    101X100; //V5767 S39715 cycle 79523-79524 | cycle79523:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle79524:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5768      cycle 79523-79524
  Repeat 16  > timeplate_1_0    100X100; //V5768 S39735 cycle 79525-79540 | cycle79525:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79526:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79527:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79528:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79529:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79530:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle79531:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle79532:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79533:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79534:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79535:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79536:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79537:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79538:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79539:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79540:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5769      cycle 79525-79540
             > timeplate_1_0    111X100; //V5769 S39740 cycle 79541 | cycle79541:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5770      cycle 79541
             > timeplate_1_0    111X100; //V5770 S39745 cycle 79542 | cycle79542:JTAG_TCK=0 | vector 5771      cycle 79542
             > timeplate_1_0    101X100; //V5771 S39751 cycle 79543 | cycle79543:JTAG_TCK=0 | vector 5772      cycle 79543
  Repeat 20  > timeplate_1_0    101X100; //V5772 S39758 cycle 79544-79563 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle79544-79563:JTAG_TCK=0 | vector 5773      cycle 79544-79563
             > timeplate_1_0    101X100; //V5773 S39764 cycle 79564 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle79564:JTAG_TCK=0 | vector 5774      cycle 79564
             > timeplate_1_0    111X100; //V5774 S39769 cycle 79565 | cycle79565:JTAG_TCK=0 | vector 5775      cycle 79565
  Repeat 2   > timeplate_1_0    101X100; //V5775 S39774 cycle 79566-79567 | cycle79566-79567:JTAG_TCK=0 | vector 5776      cycle 79566-79567
  Repeat 5   > timeplate_1_0    100L100; //V5776 S39783 cycle 79568-79572 | cycle79568:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle79569:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle79570:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle79571:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle79572:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5777      cycle 79568-79572
  Repeat 2   > timeplate_1_0    101H100; //V5777 S39789 cycle 79573-79574 | cycle79573:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle79574:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5778      cycle 79573-79574
  Repeat 9   > timeplate_1_0    100L100; //V5778 S39802 cycle 79575-79583 | cycle79575:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle79576:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79577:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle79578:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle79579:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle79580:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79581:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle79582:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle79583:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5779      cycle 79575-79583
  Repeat 2   > timeplate_1_0    101H100; //V5779 S39808 cycle 79584-79585 | cycle79584:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle79585:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5780      cycle 79584-79585
  Repeat 16  > timeplate_1_0    100L100; //V5780 S39828 cycle 79586-79601 | cycle79586:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79587:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79588:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79589:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79590:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79591:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle79592:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle79593:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79594:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79595:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79596:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79597:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79598:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79599:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79600:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79601:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5781      cycle 79586-79601
             > timeplate_1_0    111H100; //V5781 S39833 cycle 79602 | cycle79602:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5782      cycle 79602
             > timeplate_1_0    111X100; //V5782 S39838 cycle 79603 | cycle79603:JTAG_TCK=0 | vector 5783      cycle 79603
             > timeplate_1_0    101X100; //V5783 S39844 cycle 79604 | cycle79604:JTAG_TCK=0 | vector 5784      cycle 79604
             > timeplate_1_0    101X100; //V5784 S39859 cycle 79605 | select H30 hilink wr sds17 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b00100000000000000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=00100000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle79605:JTAG_TCK=0 | vector 5785      cycle 79605
  Repeat 2   > timeplate_1_0    111X100; //V5785 S39864 cycle 79606-79607 | cycle79606-79607:JTAG_TCK=0 | vector 5786      cycle 79606-79607
  Repeat 2   > timeplate_1_0    101X100; //V5786 S39870 cycle 79608-79609 | cycle79608-79609:JTAG_TCK=0 | vector 5787      cycle 79608-79609
             > timeplate_1_0    101H100; //V5787 S39876 cycle 79610 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle79610:JTAG_TCK=0 | vector 5788      cycle 79610
  Repeat 4   > timeplate_1_0    100L100; //V5788 S39881 cycle 79611-79614 | cycle79611-79614:JTAG_TCK=0 | vector 5789      cycle 79611-79614
             > timeplate_1_0    101L100; //V5789 S39886 cycle 79615 | cycle79615:JTAG_TCK=0 | vector 5790      cycle 79615
             > timeplate_1_0    100L100; //V5790 S39891 cycle 79616 | cycle79616:JTAG_TCK=0 | vector 5791      cycle 79616
             > timeplate_1_0    101L100; //V5791 S39896 cycle 79617 | cycle79617:JTAG_TCK=0 | vector 5792      cycle 79617
  Repeat 7   > timeplate_1_0    100L100; //V5792 S39901 cycle 79618-79624 | cycle79618-79624:JTAG_TCK=0 | vector 5793      cycle 79618-79624
             > timeplate_1_0    110L100; //V5793 S39906 cycle 79625 | cycle79625:JTAG_TCK=0 | vector 5794      cycle 79625
             > timeplate_1_0    110X100; //V5794 S39911 cycle 79626 | cycle79626:JTAG_TCK=0 | vector 5795      cycle 79626
             > timeplate_1_0    100X100; //V5795 S39917 cycle 79627 | cycle79627:JTAG_TCK=0 | vector 5796      cycle 79627
             > timeplate_1_0    100X100; //V5796 S39923 cycle 79628 | Shift hilinkwr_select(InData=00100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle79628:JTAG_TCK=0 | vector 5797      cycle 79628
             > timeplate_1_0    110X100; //V5797 S39928 cycle 79629 | cycle79629:JTAG_TCK=0 | vector 5798      cycle 79629
  Repeat 2   > timeplate_1_0    100X100; //V5798 S39933 cycle 79630-79631 | cycle79630-79631:JTAG_TCK=0 | vector 5799      cycle 79630-79631
  Repeat 17  > timeplate_1_0    100X100; //V5799 S39954 cycle 79632-79648 | cycle79632:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle79633:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle79634:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle79635:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle79636:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle79637:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle79638:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle79639:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle79640:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle79641:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle79642:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle79643:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle79644:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle79645:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle79646:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle79647:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle79648:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | vector 5800      cycle 79632-79648
             > timeplate_1_0    101X100; //V5800 S39959 cycle 79649 | cycle79649:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | vector 5801      cycle 79649
             > timeplate_1_0    100X100; //V5801 S39964 cycle 79650 | cycle79650:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 5802      cycle 79650
             > timeplate_1_0    110X100; //V5802 S39969 cycle 79651 | cycle79651:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 5803      cycle 79651
             > timeplate_1_0    110X100; //V5803 S39974 cycle 79652 | cycle79652:JTAG_TCK=0 | vector 5804      cycle 79652
             > timeplate_1_0    100X100; //V5804 S39980 cycle 79653 | cycle79653:JTAG_TCK=0 | vector 5805      cycle 79653
             > timeplate_1_0    100X100; //V5805 S39998 cycle 79654 | Start of U_SRD4B_5 CSR RWR | select hilink tdo , hilink_index=17 , sds17_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000010001 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000010001,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle79654:JTAG_TCK=0 | vector 5806      cycle 79654
  Repeat 2   > timeplate_1_0    110X100; //V5806 S40003 cycle 79655-79656 | cycle79655-79656:JTAG_TCK=0 | vector 5807      cycle 79655-79656
  Repeat 2   > timeplate_1_0    100X100; //V5807 S40009 cycle 79657-79658 | cycle79657-79658:JTAG_TCK=0 | vector 5808      cycle 79657-79658
             > timeplate_1_0    101H100; //V5808 S40015 cycle 79659 | shift in instruction(hilink_index=0000000010011101)! | cycle79659:JTAG_TCK=0 | vector 5809      cycle 79659
             > timeplate_1_0    100L100; //V5809 S40020 cycle 79660 | cycle79660:JTAG_TCK=0 | vector 5810      cycle 79660
  Repeat 3   > timeplate_1_0    101L100; //V5810 S40025 cycle 79661-79663 | cycle79661-79663:JTAG_TCK=0 | vector 5811      cycle 79661-79663
  Repeat 2   > timeplate_1_0    100L100; //V5811 S40030 cycle 79664-79665 | cycle79664-79665:JTAG_TCK=0 | vector 5812      cycle 79664-79665
             > timeplate_1_0    101L100; //V5812 S40035 cycle 79666 | cycle79666:JTAG_TCK=0 | vector 5813      cycle 79666
  Repeat 7   > timeplate_1_0    100L100; //V5813 S40040 cycle 79667-79673 | cycle79667-79673:JTAG_TCK=0 | vector 5814      cycle 79667-79673
             > timeplate_1_0    110L100; //V5814 S40045 cycle 79674 | cycle79674:JTAG_TCK=0 | vector 5815      cycle 79674
             > timeplate_1_0    110X100; //V5815 S40050 cycle 79675 | cycle79675:JTAG_TCK=0 | vector 5816      cycle 79675
             > timeplate_1_0    100X100; //V5816 S40056 cycle 79676 | cycle79676:JTAG_TCK=0 | vector 5817      cycle 79676
             > timeplate_1_0    100X100; //V5817 S40062 cycle 79677 | Shift hilink_index(InData=0000000000010001, OutData=xxxxxxxxxxxxxxxx)! | cycle79677:JTAG_TCK=0 | vector 5818      cycle 79677
             > timeplate_1_0    110X100; //V5818 S40067 cycle 79678 | cycle79678:JTAG_TCK=0 | vector 5819      cycle 79678
  Repeat 2   > timeplate_1_0    100X100; //V5819 S40072 cycle 79679-79680 | cycle79679-79680:JTAG_TCK=0 | vector 5820      cycle 79679-79680
             > timeplate_1_0    101X100; //V5820 S40077 cycle 79681 | cycle79681:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | vector 5821      cycle 79681
  Repeat 3   > timeplate_1_0    100X100; //V5821 S40084 cycle 79682-79684 | cycle79682:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | cycle79683:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | cycle79684:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | vector 5822      cycle 79682-79684
             > timeplate_1_0    101X100; //V5822 S40089 cycle 79685 | cycle79685:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | vector 5823      cycle 79685
  Repeat 10  > timeplate_1_0    100X100; //V5823 S40103 cycle 79686-79695 | cycle79686:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle79687:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle79688:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle79689:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle79690:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle79691:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle79692:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle79693:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle79694:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle79695:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 5824      cycle 79686-79695
             > timeplate_1_0    110X100; //V5824 S40108 cycle 79696 | cycle79696:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 5825      cycle 79696
             > timeplate_1_0    110X100; //V5825 S40113 cycle 79697 | cycle79697:JTAG_TCK=0 | vector 5826      cycle 79697
             > timeplate_1_0    100X100; //V5826 S40119 cycle 79698 | cycle79698:JTAG_TCK=0 | vector 5827      cycle 79698
             > timeplate_1_0    100X100; //V5827 S40134 cycle 79699 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79699:JTAG_TCK=0 | vector 5828      cycle 79699
  Repeat 2   > timeplate_1_0    110X100; //V5828 S40139 cycle 79700-79701 | cycle79700-79701:JTAG_TCK=0 | vector 5829      cycle 79700-79701
  Repeat 2   > timeplate_1_0    100X100; //V5829 S40145 cycle 79702-79703 | cycle79702-79703:JTAG_TCK=0 | vector 5830      cycle 79702-79703
             > timeplate_1_0    100H100; //V5830 S40151 cycle 79704 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79704:JTAG_TCK=0 | vector 5831      cycle 79704
  Repeat 4   > timeplate_1_0    100L100; //V5831 S40156 cycle 79705-79708 | cycle79705-79708:JTAG_TCK=0 | vector 5832      cycle 79705-79708
             > timeplate_1_0    101L100; //V5832 S40161 cycle 79709 | cycle79709:JTAG_TCK=0 | vector 5833      cycle 79709
             > timeplate_1_0    100L100; //V5833 S40166 cycle 79710 | cycle79710:JTAG_TCK=0 | vector 5834      cycle 79710
             > timeplate_1_0    101L100; //V5834 S40171 cycle 79711 | cycle79711:JTAG_TCK=0 | vector 5835      cycle 79711
  Repeat 7   > timeplate_1_0    100L100; //V5835 S40176 cycle 79712-79718 | cycle79712-79718:JTAG_TCK=0 | vector 5836      cycle 79712-79718
             > timeplate_1_0    110L100; //V5836 S40181 cycle 79719 | cycle79719:JTAG_TCK=0 | vector 5837      cycle 79719
             > timeplate_1_0    110X100; //V5837 S40186 cycle 79720 | cycle79720:JTAG_TCK=0 | vector 5838      cycle 79720
             > timeplate_1_0    100X100; //V5838 S40192 cycle 79721 | cycle79721:JTAG_TCK=0 | vector 5839      cycle 79721
             > timeplate_1_0    100X100; //V5839 S40198 cycle 79722 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle79722:JTAG_TCK=0 | vector 5840      cycle 79722
             > timeplate_1_0    110X100; //V5840 S40203 cycle 79723 | cycle79723:JTAG_TCK=0 | vector 5841      cycle 79723
  Repeat 2   > timeplate_1_0    100X100; //V5841 S40208 cycle 79724-79725 | cycle79724-79725:JTAG_TCK=0 | vector 5842      cycle 79724-79725
  Repeat 17  > timeplate_1_0    100X100; //V5842 S40229 cycle 79726-79742 | cycle79726:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle79727:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle79728:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle79729:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle79730:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle79731:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle79732:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle79733:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle79734:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79735:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle79736:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle79737:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle79738:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79739:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle79740:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle79741:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle79742:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5843      cycle 79726-79742
             > timeplate_1_0    101X100; //V5843 S40234 cycle 79743 | cycle79743:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5844      cycle 79743
  Repeat 16  > timeplate_1_0    100X100; //V5844 S40254 cycle 79744-79759 | cycle79744:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79745:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79746:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79747:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79748:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79749:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle79750:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle79751:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79752:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79753:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79754:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79755:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79756:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79757:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79758:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79759:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5845      cycle 79744-79759
             > timeplate_1_0    110X100; //V5845 S40259 cycle 79760 | cycle79760:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5846      cycle 79760
             > timeplate_1_0    110X100; //V5846 S40264 cycle 79761 | cycle79761:JTAG_TCK=0 | vector 5847      cycle 79761
             > timeplate_1_0    100X100; //V5847 S40270 cycle 79762 | cycle79762:JTAG_TCK=0 | vector 5848      cycle 79762
  Repeat 20  > timeplate_1_0    100X100; //V5848 S40277 cycle 79763-79782 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle79763-79782:JTAG_TCK=0 | vector 5849      cycle 79763-79782
             > timeplate_1_0    100X100; //V5849 S40283 cycle 79783 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle79783:JTAG_TCK=0 | vector 5850      cycle 79783
             > timeplate_1_0    110X100; //V5850 S40288 cycle 79784 | cycle79784:JTAG_TCK=0 | vector 5851      cycle 79784
  Repeat 2   > timeplate_1_0    100X100; //V5851 S40293 cycle 79785-79786 | cycle79785-79786:JTAG_TCK=0 | vector 5852      cycle 79785-79786
             > timeplate_1_0    100X100; //V5852 S40298 cycle 79787 | cycle79787:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 5853      cycle 79787
  Repeat 4   > timeplate_1_0    100L100; //V5853 S40306 cycle 79788-79791 | cycle79788:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle79789:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle79790:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle79791:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5854      cycle 79788-79791
  Repeat 2   > timeplate_1_0    100H100; //V5854 S40312 cycle 79792-79793 | cycle79792:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle79793:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5855      cycle 79792-79793
  Repeat 9   > timeplate_1_0    100L100; //V5855 S40325 cycle 79794-79802 | cycle79794:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle79795:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79796:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle79797:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle79798:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle79799:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79800:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle79801:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle79802:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5856      cycle 79794-79802
             > timeplate_1_0    100H100; //V5856 S40330 cycle 79803 | cycle79803:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5857      cycle 79803
             > timeplate_1_0    101H100; //V5857 S40335 cycle 79804 | cycle79804:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5858      cycle 79804
  Repeat 16  > timeplate_1_0    100L100; //V5858 S40355 cycle 79805-79820 | cycle79805:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79806:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79807:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79808:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79809:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79810:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle79811:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle79812:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79813:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79814:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79815:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79816:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79817:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79818:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79819:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79820:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5859      cycle 79805-79820
             > timeplate_1_0    110H100; //V5859 S40360 cycle 79821 | cycle79821:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5860      cycle 79821
             > timeplate_1_0    110X100; //V5860 S40365 cycle 79822 | cycle79822:JTAG_TCK=0 | vector 5861      cycle 79822
             > timeplate_1_0    100X100; //V5861 S40371 cycle 79823 | cycle79823:JTAG_TCK=0 | vector 5862      cycle 79823
             > timeplate_1_0    100X100; //V5862 S40386 cycle 79824 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79824:JTAG_TCK=0 | vector 5863      cycle 79824
  Repeat 2   > timeplate_1_0    110X100; //V5863 S40391 cycle 79825-79826 | cycle79825-79826:JTAG_TCK=0 | vector 5864      cycle 79825-79826
  Repeat 2   > timeplate_1_0    100X100; //V5864 S40397 cycle 79827-79828 | cycle79827-79828:JTAG_TCK=0 | vector 5865      cycle 79827-79828
             > timeplate_1_0    100H100; //V5865 S40403 cycle 79829 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79829:JTAG_TCK=0 | vector 5866      cycle 79829
  Repeat 4   > timeplate_1_0    100L100; //V5866 S40408 cycle 79830-79833 | cycle79830-79833:JTAG_TCK=0 | vector 5867      cycle 79830-79833
             > timeplate_1_0    101L100; //V5867 S40413 cycle 79834 | cycle79834:JTAG_TCK=0 | vector 5868      cycle 79834
             > timeplate_1_0    100L100; //V5868 S40418 cycle 79835 | cycle79835:JTAG_TCK=0 | vector 5869      cycle 79835
             > timeplate_1_0    101L100; //V5869 S40423 cycle 79836 | cycle79836:JTAG_TCK=0 | vector 5870      cycle 79836
  Repeat 7   > timeplate_1_0    100L100; //V5870 S40428 cycle 79837-79843 | cycle79837-79843:JTAG_TCK=0 | vector 5871      cycle 79837-79843
             > timeplate_1_0    110L100; //V5871 S40433 cycle 79844 | cycle79844:JTAG_TCK=0 | vector 5872      cycle 79844
             > timeplate_1_0    110X100; //V5872 S40438 cycle 79845 | cycle79845:JTAG_TCK=0 | vector 5873      cycle 79845
             > timeplate_1_0    100X100; //V5873 S40444 cycle 79846 | cycle79846:JTAG_TCK=0 | vector 5874      cycle 79846
             > timeplate_1_0    100X100; //V5874 S40450 cycle 79847 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle79847:JTAG_TCK=0 | vector 5875      cycle 79847
             > timeplate_1_0    110X100; //V5875 S40455 cycle 79848 | cycle79848:JTAG_TCK=0 | vector 5876      cycle 79848
  Repeat 2   > timeplate_1_0    100X100; //V5876 S40460 cycle 79849-79850 | cycle79849-79850:JTAG_TCK=0 | vector 5877      cycle 79849-79850
  Repeat 2   > timeplate_1_0    100X100; //V5877 S40466 cycle 79851-79852 | cycle79851:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle79852:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5878      cycle 79851-79852
             > timeplate_1_0    101X100; //V5878 S40471 cycle 79853 | cycle79853:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5879      cycle 79853
             > timeplate_1_0    100X100; //V5879 S40476 cycle 79854 | cycle79854:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5880      cycle 79854
  Repeat 2   > timeplate_1_0    101X100; //V5880 S40482 cycle 79855-79856 | cycle79855:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle79856:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5881      cycle 79855-79856
             > timeplate_1_0    100X100; //V5881 S40487 cycle 79857 | cycle79857:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5882      cycle 79857
             > timeplate_1_0    101X100; //V5882 S40492 cycle 79858 | cycle79858:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5883      cycle 79858
  Repeat 2   > timeplate_1_0    100X100; //V5883 S40498 cycle 79859-79860 | cycle79859:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79860:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5884      cycle 79859-79860
             > timeplate_1_0    101X100; //V5884 S40503 cycle 79861 | cycle79861:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5885      cycle 79861
             > timeplate_1_0    100X100; //V5885 S40508 cycle 79862 | cycle79862:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5886      cycle 79862
  Repeat 2   > timeplate_1_0    101X100; //V5886 S40514 cycle 79863-79864 | cycle79863:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79864:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5887      cycle 79863-79864
             > timeplate_1_0    100X100; //V5887 S40519 cycle 79865 | cycle79865:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5888      cycle 79865
             > timeplate_1_0    101X100; //V5888 S40524 cycle 79866 | cycle79866:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5889      cycle 79866
             > timeplate_1_0    100X100; //V5889 S40529 cycle 79867 | cycle79867:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5890      cycle 79867
             > timeplate_1_0    101X100; //V5890 S40534 cycle 79868 | cycle79868:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5891      cycle 79868
  Repeat 16  > timeplate_1_0    100X100; //V5891 S40554 cycle 79869-79884 | cycle79869:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79870:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79871:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79872:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79873:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79874:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle79875:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle79876:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79877:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79878:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79879:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79880:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79881:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79882:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79883:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79884:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5892      cycle 79869-79884
             > timeplate_1_0    111X100; //V5892 S40559 cycle 79885 | cycle79885:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5893      cycle 79885
             > timeplate_1_0    111X100; //V5893 S40564 cycle 79886 | cycle79886:JTAG_TCK=0 | vector 5894      cycle 79886
             > timeplate_1_0    101X100; //V5894 S40570 cycle 79887 | cycle79887:JTAG_TCK=0 | vector 5895      cycle 79887
  Repeat 20  > timeplate_1_0    101X100; //V5895 S40577 cycle 79888-79907 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle79888-79907:JTAG_TCK=0 | vector 5896      cycle 79888-79907
             > timeplate_1_0    101X100; //V5896 S40583 cycle 79908 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle79908:JTAG_TCK=0 | vector 5897      cycle 79908
             > timeplate_1_0    111X100; //V5897 S40588 cycle 79909 | cycle79909:JTAG_TCK=0 | vector 5898      cycle 79909
  Repeat 2   > timeplate_1_0    101X100; //V5898 S40593 cycle 79910-79911 | cycle79910-79911:JTAG_TCK=0 | vector 5899      cycle 79910-79911
  Repeat 2   > timeplate_1_0    100L100; //V5899 S40599 cycle 79912-79913 | cycle79912:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle79913:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5900      cycle 79912-79913
             > timeplate_1_0    101H100; //V5900 S40604 cycle 79914 | cycle79914:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5901      cycle 79914
             > timeplate_1_0    100L100; //V5901 S40609 cycle 79915 | cycle79915:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5902      cycle 79915
  Repeat 2   > timeplate_1_0    101H100; //V5902 S40615 cycle 79916-79917 | cycle79916:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle79917:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5903      cycle 79916-79917
             > timeplate_1_0    100L100; //V5903 S40620 cycle 79918 | cycle79918:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5904      cycle 79918
             > timeplate_1_0    101H100; //V5904 S40625 cycle 79919 | cycle79919:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5905      cycle 79919
  Repeat 2   > timeplate_1_0    100L100; //V5905 S40631 cycle 79920-79921 | cycle79920:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79921:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5906      cycle 79920-79921
             > timeplate_1_0    101H100; //V5906 S40636 cycle 79922 | cycle79922:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5907      cycle 79922
             > timeplate_1_0    100L100; //V5907 S40641 cycle 79923 | cycle79923:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5908      cycle 79923
  Repeat 2   > timeplate_1_0    101H100; //V5908 S40647 cycle 79924-79925 | cycle79924:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79925:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5909      cycle 79924-79925
             > timeplate_1_0    100L100; //V5909 S40652 cycle 79926 | cycle79926:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5910      cycle 79926
             > timeplate_1_0    101H100; //V5910 S40657 cycle 79927 | cycle79927:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5911      cycle 79927
             > timeplate_1_0    100L100; //V5911 S40662 cycle 79928 | cycle79928:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5912      cycle 79928
             > timeplate_1_0    101H100; //V5912 S40667 cycle 79929 | cycle79929:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5913      cycle 79929
  Repeat 16  > timeplate_1_0    100L100; //V5913 S40687 cycle 79930-79945 | cycle79930:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79931:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79932:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79933:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79934:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79935:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle79936:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle79937:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle79938:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle79939:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle79940:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle79941:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle79942:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle79943:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle79944:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle79945:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5914      cycle 79930-79945
             > timeplate_1_0    111H100; //V5914 S40692 cycle 79946 | cycle79946:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5915      cycle 79946
             > timeplate_1_0    111X100; //V5915 S40697 cycle 79947 | cycle79947:JTAG_TCK=0 | vector 5916      cycle 79947
             > timeplate_1_0    101X100; //V5916 S40703 cycle 79948 | cycle79948:JTAG_TCK=0 | vector 5917      cycle 79948
             > timeplate_1_0    101X100; //V5917 S40718 cycle 79949 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79949:JTAG_TCK=0 | vector 5918      cycle 79949
  Repeat 2   > timeplate_1_0    111X100; //V5918 S40723 cycle 79950-79951 | cycle79950-79951:JTAG_TCK=0 | vector 5919      cycle 79950-79951
  Repeat 2   > timeplate_1_0    101X100; //V5919 S40729 cycle 79952-79953 | cycle79952-79953:JTAG_TCK=0 | vector 5920      cycle 79952-79953
             > timeplate_1_0    100H100; //V5920 S40735 cycle 79954 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle79954:JTAG_TCK=0 | vector 5921      cycle 79954
  Repeat 4   > timeplate_1_0    100L100; //V5921 S40740 cycle 79955-79958 | cycle79955-79958:JTAG_TCK=0 | vector 5922      cycle 79955-79958
             > timeplate_1_0    101L100; //V5922 S40745 cycle 79959 | cycle79959:JTAG_TCK=0 | vector 5923      cycle 79959
             > timeplate_1_0    100L100; //V5923 S40750 cycle 79960 | cycle79960:JTAG_TCK=0 | vector 5924      cycle 79960
             > timeplate_1_0    101L100; //V5924 S40755 cycle 79961 | cycle79961:JTAG_TCK=0 | vector 5925      cycle 79961
  Repeat 7   > timeplate_1_0    100L100; //V5925 S40760 cycle 79962-79968 | cycle79962-79968:JTAG_TCK=0 | vector 5926      cycle 79962-79968
             > timeplate_1_0    110L100; //V5926 S40765 cycle 79969 | cycle79969:JTAG_TCK=0 | vector 5927      cycle 79969
             > timeplate_1_0    110X100; //V5927 S40770 cycle 79970 | cycle79970:JTAG_TCK=0 | vector 5928      cycle 79970
             > timeplate_1_0    100X100; //V5928 S40776 cycle 79971 | cycle79971:JTAG_TCK=0 | vector 5929      cycle 79971
             > timeplate_1_0    100X100; //V5929 S40782 cycle 79972 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle79972:JTAG_TCK=0 | vector 5930      cycle 79972
             > timeplate_1_0    110X100; //V5930 S40787 cycle 79973 | cycle79973:JTAG_TCK=0 | vector 5931      cycle 79973
  Repeat 2   > timeplate_1_0    100X100; //V5931 S40792 cycle 79974-79975 | cycle79974-79975:JTAG_TCK=0 | vector 5932      cycle 79974-79975
  Repeat 17  > timeplate_1_0    100X100; //V5932 S40813 cycle 79976-79992 | cycle79976:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle79977:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle79978:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle79979:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle79980:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle79981:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle79982:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle79983:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle79984:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle79985:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle79986:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle79987:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle79988:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle79989:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle79990:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle79991:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle79992:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5933      cycle 79976-79992
             > timeplate_1_0    101X100; //V5933 S40818 cycle 79993 | cycle79993:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5934      cycle 79993
  Repeat 16  > timeplate_1_0    100X100; //V5934 S40838 cycle 79994-80009 | cycle79994:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle79995:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle79996:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle79997:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle79998:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle79999:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80000:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80001:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80002:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80003:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80004:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80005:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80006:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80007:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80008:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80009:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5935      cycle 79994-80009
             > timeplate_1_0    110X100; //V5935 S40843 cycle 80010 | cycle80010:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5936      cycle 80010
             > timeplate_1_0    110X100; //V5936 S40848 cycle 80011 | cycle80011:JTAG_TCK=0 | vector 5937      cycle 80011
             > timeplate_1_0    100X100; //V5937 S40854 cycle 80012 | cycle80012:JTAG_TCK=0 | vector 5938      cycle 80012
  Repeat 20  > timeplate_1_0    100X100; //V5938 S40861 cycle 80013-80032 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle80013-80032:JTAG_TCK=0 | vector 5939      cycle 80013-80032
             > timeplate_1_0    100X100; //V5939 S40867 cycle 80033 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle80033:JTAG_TCK=0 | vector 5940      cycle 80033
             > timeplate_1_0    110X100; //V5940 S40872 cycle 80034 | cycle80034:JTAG_TCK=0 | vector 5941      cycle 80034
  Repeat 2   > timeplate_1_0    100X100; //V5941 S40877 cycle 80035-80036 | cycle80035-80036:JTAG_TCK=0 | vector 5942      cycle 80035-80036
             > timeplate_1_0    100X100; //V5942 S40882 cycle 80037 | cycle80037:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 5943      cycle 80037
             > timeplate_1_0    100L100; //V5943 S40887 cycle 80038 | cycle80038:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 5944      cycle 80038
             > timeplate_1_0    100H100; //V5944 S40892 cycle 80039 | cycle80039:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 5945      cycle 80039
             > timeplate_1_0    100L100; //V5945 S40897 cycle 80040 | cycle80040:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 5946      cycle 80040
  Repeat 2   > timeplate_1_0    100H100; //V5946 S40903 cycle 80041-80042 | cycle80041:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle80042:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 5947      cycle 80041-80042
             > timeplate_1_0    100L100; //V5947 S40908 cycle 80043 | cycle80043:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5948      cycle 80043
             > timeplate_1_0    100H100; //V5948 S40913 cycle 80044 | cycle80044:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 5949      cycle 80044
  Repeat 2   > timeplate_1_0    100L100; //V5949 S40919 cycle 80045-80046 | cycle80045:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80046:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 5950      cycle 80045-80046
             > timeplate_1_0    100H100; //V5950 S40924 cycle 80047 | cycle80047:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 5951      cycle 80047
             > timeplate_1_0    100L100; //V5951 S40929 cycle 80048 | cycle80048:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 5952      cycle 80048
  Repeat 2   > timeplate_1_0    100H100; //V5952 S40935 cycle 80049-80050 | cycle80049:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80050:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 5953      cycle 80049-80050
             > timeplate_1_0    100L100; //V5953 S40940 cycle 80051 | cycle80051:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 5954      cycle 80051
             > timeplate_1_0    100H100; //V5954 S40945 cycle 80052 | cycle80052:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5955      cycle 80052
             > timeplate_1_0    100L100; //V5955 S40950 cycle 80053 | cycle80053:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 5956      cycle 80053
             > timeplate_1_0    101H100; //V5956 S40955 cycle 80054 | cycle80054:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5957      cycle 80054
  Repeat 16  > timeplate_1_0    100L100; //V5957 S40975 cycle 80055-80070 | cycle80055:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80056:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80057:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80058:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80059:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80060:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80061:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80062:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80063:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80064:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80065:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80066:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80067:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80068:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80069:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80070:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5958      cycle 80055-80070
             > timeplate_1_0    110H100; //V5958 S40980 cycle 80071 | cycle80071:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5959      cycle 80071
             > timeplate_1_0    110X100; //V5959 S40985 cycle 80072 | cycle80072:JTAG_TCK=0 | vector 5960      cycle 80072
             > timeplate_1_0    100X100; //V5960 S40991 cycle 80073 | cycle80073:JTAG_TCK=0 | vector 5961      cycle 80073
             > timeplate_1_0    100X100; //V5961 S41006 cycle 80074 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle80074:JTAG_TCK=0 | vector 5962      cycle 80074
  Repeat 2   > timeplate_1_0    110X100; //V5962 S41011 cycle 80075-80076 | cycle80075-80076:JTAG_TCK=0 | vector 5963      cycle 80075-80076
  Repeat 2   > timeplate_1_0    100X100; //V5963 S41017 cycle 80077-80078 | cycle80077-80078:JTAG_TCK=0 | vector 5964      cycle 80077-80078
             > timeplate_1_0    100H100; //V5964 S41023 cycle 80079 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle80079:JTAG_TCK=0 | vector 5965      cycle 80079
  Repeat 4   > timeplate_1_0    100L100; //V5965 S41028 cycle 80080-80083 | cycle80080-80083:JTAG_TCK=0 | vector 5966      cycle 80080-80083
             > timeplate_1_0    101L100; //V5966 S41033 cycle 80084 | cycle80084:JTAG_TCK=0 | vector 5967      cycle 80084
             > timeplate_1_0    100L100; //V5967 S41038 cycle 80085 | cycle80085:JTAG_TCK=0 | vector 5968      cycle 80085
             > timeplate_1_0    101L100; //V5968 S41043 cycle 80086 | cycle80086:JTAG_TCK=0 | vector 5969      cycle 80086
  Repeat 7   > timeplate_1_0    100L100; //V5969 S41048 cycle 80087-80093 | cycle80087-80093:JTAG_TCK=0 | vector 5970      cycle 80087-80093
             > timeplate_1_0    110L100; //V5970 S41053 cycle 80094 | cycle80094:JTAG_TCK=0 | vector 5971      cycle 80094
             > timeplate_1_0    110X100; //V5971 S41058 cycle 80095 | cycle80095:JTAG_TCK=0 | vector 5972      cycle 80095
             > timeplate_1_0    100X100; //V5972 S41064 cycle 80096 | cycle80096:JTAG_TCK=0 | vector 5973      cycle 80096
             > timeplate_1_0    100X100; //V5973 S41070 cycle 80097 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle80097:JTAG_TCK=0 | vector 5974      cycle 80097
             > timeplate_1_0    110X100; //V5974 S41075 cycle 80098 | cycle80098:JTAG_TCK=0 | vector 5975      cycle 80098
  Repeat 2   > timeplate_1_0    100X100; //V5975 S41080 cycle 80099-80100 | cycle80099-80100:JTAG_TCK=0 | vector 5976      cycle 80099-80100
  Repeat 5   > timeplate_1_0    100X100; //V5976 S41089 cycle 80101-80105 | cycle80101:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle80102:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle80103:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle80104:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle80105:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5977      cycle 80101-80105
  Repeat 2   > timeplate_1_0    101X100; //V5977 S41095 cycle 80106-80107 | cycle80106:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle80107:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5978      cycle 80106-80107
  Repeat 9   > timeplate_1_0    100X100; //V5978 S41108 cycle 80108-80116 | cycle80108:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle80109:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80110:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle80111:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle80112:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle80113:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80114:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle80115:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle80116:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5979      cycle 80108-80116
  Repeat 2   > timeplate_1_0    101X100; //V5979 S41114 cycle 80117-80118 | cycle80117:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle80118:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5980      cycle 80117-80118
  Repeat 16  > timeplate_1_0    100X100; //V5980 S41134 cycle 80119-80134 | cycle80119:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80120:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80121:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80122:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80123:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80124:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80125:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80126:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80127:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80128:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80129:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80130:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80131:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80132:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80133:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80134:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5981      cycle 80119-80134
             > timeplate_1_0    111X100; //V5981 S41139 cycle 80135 | cycle80135:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5982      cycle 80135
             > timeplate_1_0    111X100; //V5982 S41144 cycle 80136 | cycle80136:JTAG_TCK=0 | vector 5983      cycle 80136
             > timeplate_1_0    101X100; //V5983 S41150 cycle 80137 | cycle80137:JTAG_TCK=0 | vector 5984      cycle 80137
  Repeat 20  > timeplate_1_0    101X100; //V5984 S41157 cycle 80138-80157 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle80138-80157:JTAG_TCK=0 | vector 5985      cycle 80138-80157
             > timeplate_1_0    101X100; //V5985 S41163 cycle 80158 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle80158:JTAG_TCK=0 | vector 5986      cycle 80158
             > timeplate_1_0    111X100; //V5986 S41168 cycle 80159 | cycle80159:JTAG_TCK=0 | vector 5987      cycle 80159
  Repeat 2   > timeplate_1_0    101X100; //V5987 S41173 cycle 80160-80161 | cycle80160-80161:JTAG_TCK=0 | vector 5988      cycle 80160-80161
  Repeat 5   > timeplate_1_0    100L100; //V5988 S41182 cycle 80162-80166 | cycle80162:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle80163:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle80164:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle80165:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle80166:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 5989      cycle 80162-80166
  Repeat 2   > timeplate_1_0    101H100; //V5989 S41188 cycle 80167-80168 | cycle80167:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle80168:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 5990      cycle 80167-80168
  Repeat 9   > timeplate_1_0    100L100; //V5990 S41201 cycle 80169-80177 | cycle80169:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle80170:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80171:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle80172:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle80173:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle80174:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80175:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle80176:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle80177:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 5991      cycle 80169-80177
  Repeat 2   > timeplate_1_0    101H100; //V5991 S41207 cycle 80178-80179 | cycle80178:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle80179:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 5992      cycle 80178-80179
  Repeat 16  > timeplate_1_0    100L100; //V5992 S41227 cycle 80180-80195 | cycle80180:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80181:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80182:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80183:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80184:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80185:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80186:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80187:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80188:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80189:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80190:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80191:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80192:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80193:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80194:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80195:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 5993      cycle 80180-80195
             > timeplate_1_0    111H100; //V5993 S41232 cycle 80196 | cycle80196:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 5994      cycle 80196
             > timeplate_1_0    111X100; //V5994 S41237 cycle 80197 | cycle80197:JTAG_TCK=0 | vector 5995      cycle 80197
             > timeplate_1_0    101X100; //V5995 S41243 cycle 80198 | cycle80198:JTAG_TCK=0 | vector 5996      cycle 80198
             > timeplate_1_0    101X100; //V5996 S41258 cycle 80199 | select H30 hilink wr sds18 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b01000000000000000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=01000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle80199:JTAG_TCK=0 | vector 5997      cycle 80199
  Repeat 2   > timeplate_1_0    111X100; //V5997 S41263 cycle 80200-80201 | cycle80200-80201:JTAG_TCK=0 | vector 5998      cycle 80200-80201
  Repeat 2   > timeplate_1_0    101X100; //V5998 S41269 cycle 80202-80203 | cycle80202-80203:JTAG_TCK=0 | vector 5999      cycle 80202-80203
             > timeplate_1_0    101H100; //V5999 S41275 cycle 80204 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle80204:JTAG_TCK=0 | vector 6000      cycle 80204
  Repeat 4   > timeplate_1_0    100L100; //V6000 S41280 cycle 80205-80208 | cycle80205-80208:JTAG_TCK=0 | vector 6001      cycle 80205-80208
             > timeplate_1_0    101L100; //V6001 S41285 cycle 80209 | cycle80209:JTAG_TCK=0 | vector 6002      cycle 80209
             > timeplate_1_0    100L100; //V6002 S41290 cycle 80210 | cycle80210:JTAG_TCK=0 | vector 6003      cycle 80210
             > timeplate_1_0    101L100; //V6003 S41295 cycle 80211 | cycle80211:JTAG_TCK=0 | vector 6004      cycle 80211
  Repeat 7   > timeplate_1_0    100L100; //V6004 S41300 cycle 80212-80218 | cycle80212-80218:JTAG_TCK=0 | vector 6005      cycle 80212-80218
             > timeplate_1_0    110L100; //V6005 S41305 cycle 80219 | cycle80219:JTAG_TCK=0 | vector 6006      cycle 80219
             > timeplate_1_0    110X100; //V6006 S41310 cycle 80220 | cycle80220:JTAG_TCK=0 | vector 6007      cycle 80220
             > timeplate_1_0    100X100; //V6007 S41316 cycle 80221 | cycle80221:JTAG_TCK=0 | vector 6008      cycle 80221
             > timeplate_1_0    100X100; //V6008 S41322 cycle 80222 | Shift hilinkwr_select(InData=01000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle80222:JTAG_TCK=0 | vector 6009      cycle 80222
             > timeplate_1_0    110X100; //V6009 S41327 cycle 80223 | cycle80223:JTAG_TCK=0 | vector 6010      cycle 80223
  Repeat 2   > timeplate_1_0    100X100; //V6010 S41332 cycle 80224-80225 | cycle80224-80225:JTAG_TCK=0 | vector 6011      cycle 80224-80225
  Repeat 18  > timeplate_1_0    100X100; //V6011 S41354 cycle 80226-80243 | cycle80226:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle80227:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle80228:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle80229:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle80230:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle80231:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle80232:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle80233:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle80234:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle80235:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle80236:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle80237:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle80238:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle80239:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle80240:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle80241:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle80242:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle80243:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | vector 6012      cycle 80226-80243
             > timeplate_1_0    101X100; //V6012 S41359 cycle 80244 | cycle80244:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 6013      cycle 80244
             > timeplate_1_0    110X100; //V6013 S41364 cycle 80245 | cycle80245:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 6014      cycle 80245
             > timeplate_1_0    110X100; //V6014 S41369 cycle 80246 | cycle80246:JTAG_TCK=0 | vector 6015      cycle 80246
             > timeplate_1_0    100X100; //V6015 S41375 cycle 80247 | cycle80247:JTAG_TCK=0 | vector 6016      cycle 80247
             > timeplate_1_0    100X100; //V6016 S41393 cycle 80248 | Start of U_SRD4B_6 CSR RWR | select hilink tdo , hilink_index=18 , sds18_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000010010 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000010010,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle80248:JTAG_TCK=0 | vector 6017      cycle 80248
  Repeat 2   > timeplate_1_0    110X100; //V6017 S41398 cycle 80249-80250 | cycle80249-80250:JTAG_TCK=0 | vector 6018      cycle 80249-80250
  Repeat 2   > timeplate_1_0    100X100; //V6018 S41404 cycle 80251-80252 | cycle80251-80252:JTAG_TCK=0 | vector 6019      cycle 80251-80252
             > timeplate_1_0    101H100; //V6019 S41410 cycle 80253 | shift in instruction(hilink_index=0000000010011101)! | cycle80253:JTAG_TCK=0 | vector 6020      cycle 80253
             > timeplate_1_0    100L100; //V6020 S41415 cycle 80254 | cycle80254:JTAG_TCK=0 | vector 6021      cycle 80254
  Repeat 3   > timeplate_1_0    101L100; //V6021 S41420 cycle 80255-80257 | cycle80255-80257:JTAG_TCK=0 | vector 6022      cycle 80255-80257
  Repeat 2   > timeplate_1_0    100L100; //V6022 S41425 cycle 80258-80259 | cycle80258-80259:JTAG_TCK=0 | vector 6023      cycle 80258-80259
             > timeplate_1_0    101L100; //V6023 S41430 cycle 80260 | cycle80260:JTAG_TCK=0 | vector 6024      cycle 80260
  Repeat 7   > timeplate_1_0    100L100; //V6024 S41435 cycle 80261-80267 | cycle80261-80267:JTAG_TCK=0 | vector 6025      cycle 80261-80267
             > timeplate_1_0    110L100; //V6025 S41440 cycle 80268 | cycle80268:JTAG_TCK=0 | vector 6026      cycle 80268
             > timeplate_1_0    110X100; //V6026 S41445 cycle 80269 | cycle80269:JTAG_TCK=0 | vector 6027      cycle 80269
             > timeplate_1_0    100X100; //V6027 S41451 cycle 80270 | cycle80270:JTAG_TCK=0 | vector 6028      cycle 80270
             > timeplate_1_0    100X100; //V6028 S41457 cycle 80271 | Shift hilink_index(InData=0000000000010010, OutData=xxxxxxxxxxxxxxxx)! | cycle80271:JTAG_TCK=0 | vector 6029      cycle 80271
             > timeplate_1_0    110X100; //V6029 S41462 cycle 80272 | cycle80272:JTAG_TCK=0 | vector 6030      cycle 80272
  Repeat 2   > timeplate_1_0    100X100; //V6030 S41467 cycle 80273-80274 | cycle80273-80274:JTAG_TCK=0 | vector 6031      cycle 80273-80274
             > timeplate_1_0    100X100; //V6031 S41472 cycle 80275 | cycle80275:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | vector 6032      cycle 80275
             > timeplate_1_0    101X100; //V6032 S41477 cycle 80276 | cycle80276:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | vector 6033      cycle 80276
  Repeat 2   > timeplate_1_0    100X100; //V6033 S41483 cycle 80277-80278 | cycle80277:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | cycle80278:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | vector 6034      cycle 80277-80278
             > timeplate_1_0    101X100; //V6034 S41488 cycle 80279 | cycle80279:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | vector 6035      cycle 80279
  Repeat 10  > timeplate_1_0    100X100; //V6035 S41502 cycle 80280-80289 | cycle80280:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle80281:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle80282:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle80283:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle80284:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle80285:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle80286:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle80287:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle80288:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle80289:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 6036      cycle 80280-80289
             > timeplate_1_0    110X100; //V6036 S41507 cycle 80290 | cycle80290:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 6037      cycle 80290
             > timeplate_1_0    110X100; //V6037 S41512 cycle 80291 | cycle80291:JTAG_TCK=0 | vector 6038      cycle 80291
             > timeplate_1_0    100X100; //V6038 S41518 cycle 80292 | cycle80292:JTAG_TCK=0 | vector 6039      cycle 80292
             > timeplate_1_0    100X100; //V6039 S41533 cycle 80293 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle80293:JTAG_TCK=0 | vector 6040      cycle 80293
  Repeat 2   > timeplate_1_0    110X100; //V6040 S41538 cycle 80294-80295 | cycle80294-80295:JTAG_TCK=0 | vector 6041      cycle 80294-80295
  Repeat 2   > timeplate_1_0    100X100; //V6041 S41544 cycle 80296-80297 | cycle80296-80297:JTAG_TCK=0 | vector 6042      cycle 80296-80297
             > timeplate_1_0    100H100; //V6042 S41550 cycle 80298 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle80298:JTAG_TCK=0 | vector 6043      cycle 80298
  Repeat 4   > timeplate_1_0    100L100; //V6043 S41555 cycle 80299-80302 | cycle80299-80302:JTAG_TCK=0 | vector 6044      cycle 80299-80302
             > timeplate_1_0    101L100; //V6044 S41560 cycle 80303 | cycle80303:JTAG_TCK=0 | vector 6045      cycle 80303
             > timeplate_1_0    100L100; //V6045 S41565 cycle 80304 | cycle80304:JTAG_TCK=0 | vector 6046      cycle 80304
             > timeplate_1_0    101L100; //V6046 S41570 cycle 80305 | cycle80305:JTAG_TCK=0 | vector 6047      cycle 80305
  Repeat 7   > timeplate_1_0    100L100; //V6047 S41575 cycle 80306-80312 | cycle80306-80312:JTAG_TCK=0 | vector 6048      cycle 80306-80312
             > timeplate_1_0    110L100; //V6048 S41580 cycle 80313 | cycle80313:JTAG_TCK=0 | vector 6049      cycle 80313
             > timeplate_1_0    110X100; //V6049 S41585 cycle 80314 | cycle80314:JTAG_TCK=0 | vector 6050      cycle 80314
             > timeplate_1_0    100X100; //V6050 S41591 cycle 80315 | cycle80315:JTAG_TCK=0 | vector 6051      cycle 80315
             > timeplate_1_0    100X100; //V6051 S41597 cycle 80316 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle80316:JTAG_TCK=0 | vector 6052      cycle 80316
             > timeplate_1_0    110X100; //V6052 S41602 cycle 80317 | cycle80317:JTAG_TCK=0 | vector 6053      cycle 80317
  Repeat 2   > timeplate_1_0    100X100; //V6053 S41607 cycle 80318-80319 | cycle80318-80319:JTAG_TCK=0 | vector 6054      cycle 80318-80319
  Repeat 17  > timeplate_1_0    100X100; //V6054 S41628 cycle 80320-80336 | cycle80320:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle80321:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle80322:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle80323:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle80324:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle80325:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle80326:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle80327:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle80328:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80329:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle80330:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle80331:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle80332:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80333:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle80334:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle80335:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle80336:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 6055      cycle 80320-80336
             > timeplate_1_0    101X100; //V6055 S41633 cycle 80337 | cycle80337:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6056      cycle 80337
  Repeat 16  > timeplate_1_0    100X100; //V6056 S41653 cycle 80338-80353 | cycle80338:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80339:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80340:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80341:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80342:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80343:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80344:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80345:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80346:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80347:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80348:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80349:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80350:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80351:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80352:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80353:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6057      cycle 80338-80353
             > timeplate_1_0    110X100; //V6057 S41658 cycle 80354 | cycle80354:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6058      cycle 80354
             > timeplate_1_0    110X100; //V6058 S41663 cycle 80355 | cycle80355:JTAG_TCK=0 | vector 6059      cycle 80355
             > timeplate_1_0    100X100; //V6059 S41669 cycle 80356 | cycle80356:JTAG_TCK=0 | vector 6060      cycle 80356
  Repeat 20  > timeplate_1_0    100X100; //V6060 S41676 cycle 80357-80376 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle80357-80376:JTAG_TCK=0 | vector 6061      cycle 80357-80376
             > timeplate_1_0    100X100; //V6061 S41682 cycle 80377 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle80377:JTAG_TCK=0 | vector 6062      cycle 80377
             > timeplate_1_0    110X100; //V6062 S41687 cycle 80378 | cycle80378:JTAG_TCK=0 | vector 6063      cycle 80378
  Repeat 2   > timeplate_1_0    100X100; //V6063 S41692 cycle 80379-80380 | cycle80379-80380:JTAG_TCK=0 | vector 6064      cycle 80379-80380
             > timeplate_1_0    100X100; //V6064 S41697 cycle 80381 | cycle80381:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 6065      cycle 80381
  Repeat 4   > timeplate_1_0    100L100; //V6065 S41705 cycle 80382-80385 | cycle80382:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle80383:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle80384:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle80385:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 6066      cycle 80382-80385
  Repeat 2   > timeplate_1_0    100H100; //V6066 S41711 cycle 80386-80387 | cycle80386:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle80387:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 6067      cycle 80386-80387
  Repeat 9   > timeplate_1_0    100L100; //V6067 S41724 cycle 80388-80396 | cycle80388:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle80389:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80390:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle80391:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle80392:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle80393:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80394:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle80395:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle80396:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 6068      cycle 80388-80396
             > timeplate_1_0    100H100; //V6068 S41729 cycle 80397 | cycle80397:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 6069      cycle 80397
             > timeplate_1_0    101H100; //V6069 S41734 cycle 80398 | cycle80398:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6070      cycle 80398
  Repeat 16  > timeplate_1_0    100L100; //V6070 S41754 cycle 80399-80414 | cycle80399:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80400:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80401:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80402:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80403:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80404:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80405:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80406:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80407:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80408:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80409:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80410:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80411:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80412:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80413:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80414:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6071      cycle 80399-80414
             > timeplate_1_0    110H100; //V6071 S41759 cycle 80415 | cycle80415:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6072      cycle 80415
             > timeplate_1_0    110X100; //V6072 S41764 cycle 80416 | cycle80416:JTAG_TCK=0 | vector 6073      cycle 80416
             > timeplate_1_0    100X100; //V6073 S41770 cycle 80417 | cycle80417:JTAG_TCK=0 | vector 6074      cycle 80417
             > timeplate_1_0    100X100; //V6074 S41785 cycle 80418 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle80418:JTAG_TCK=0 | vector 6075      cycle 80418
  Repeat 2   > timeplate_1_0    110X100; //V6075 S41790 cycle 80419-80420 | cycle80419-80420:JTAG_TCK=0 | vector 6076      cycle 80419-80420
  Repeat 2   > timeplate_1_0    100X100; //V6076 S41796 cycle 80421-80422 | cycle80421-80422:JTAG_TCK=0 | vector 6077      cycle 80421-80422
             > timeplate_1_0    100H100; //V6077 S41802 cycle 80423 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle80423:JTAG_TCK=0 | vector 6078      cycle 80423
  Repeat 4   > timeplate_1_0    100L100; //V6078 S41807 cycle 80424-80427 | cycle80424-80427:JTAG_TCK=0 | vector 6079      cycle 80424-80427
             > timeplate_1_0    101L100; //V6079 S41812 cycle 80428 | cycle80428:JTAG_TCK=0 | vector 6080      cycle 80428
             > timeplate_1_0    100L100; //V6080 S41817 cycle 80429 | cycle80429:JTAG_TCK=0 | vector 6081      cycle 80429
             > timeplate_1_0    101L100; //V6081 S41822 cycle 80430 | cycle80430:JTAG_TCK=0 | vector 6082      cycle 80430
  Repeat 7   > timeplate_1_0    100L100; //V6082 S41827 cycle 80431-80437 | cycle80431-80437:JTAG_TCK=0 | vector 6083      cycle 80431-80437
             > timeplate_1_0    110L100; //V6083 S41832 cycle 80438 | cycle80438:JTAG_TCK=0 | vector 6084      cycle 80438
             > timeplate_1_0    110X100; //V6084 S41837 cycle 80439 | cycle80439:JTAG_TCK=0 | vector 6085      cycle 80439
             > timeplate_1_0    100X100; //V6085 S41843 cycle 80440 | cycle80440:JTAG_TCK=0 | vector 6086      cycle 80440
             > timeplate_1_0    100X100; //V6086 S41849 cycle 80441 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle80441:JTAG_TCK=0 | vector 6087      cycle 80441
             > timeplate_1_0    110X100; //V6087 S41854 cycle 80442 | cycle80442:JTAG_TCK=0 | vector 6088      cycle 80442
  Repeat 2   > timeplate_1_0    100X100; //V6088 S41859 cycle 80443-80444 | cycle80443-80444:JTAG_TCK=0 | vector 6089      cycle 80443-80444
  Repeat 2   > timeplate_1_0    100X100; //V6089 S41865 cycle 80445-80446 | cycle80445:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle80446:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 6090      cycle 80445-80446
             > timeplate_1_0    101X100; //V6090 S41870 cycle 80447 | cycle80447:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 6091      cycle 80447
             > timeplate_1_0    100X100; //V6091 S41875 cycle 80448 | cycle80448:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 6092      cycle 80448
  Repeat 2   > timeplate_1_0    101X100; //V6092 S41881 cycle 80449-80450 | cycle80449:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle80450:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 6093      cycle 80449-80450
             > timeplate_1_0    100X100; //V6093 S41886 cycle 80451 | cycle80451:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 6094      cycle 80451
             > timeplate_1_0    101X100; //V6094 S41891 cycle 80452 | cycle80452:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 6095      cycle 80452
  Repeat 2   > timeplate_1_0    100X100; //V6095 S41897 cycle 80453-80454 | cycle80453:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80454:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 6096      cycle 80453-80454
             > timeplate_1_0    101X100; //V6096 S41902 cycle 80455 | cycle80455:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 6097      cycle 80455
             > timeplate_1_0    100X100; //V6097 S41907 cycle 80456 | cycle80456:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 6098      cycle 80456
  Repeat 2   > timeplate_1_0    101X100; //V6098 S41913 cycle 80457-80458 | cycle80457:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80458:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 6099      cycle 80457-80458
             > timeplate_1_0    100X100; //V6099 S41918 cycle 80459 | cycle80459:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 6100      cycle 80459
             > timeplate_1_0    101X100; //V6100 S41923 cycle 80460 | cycle80460:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 6101      cycle 80460
             > timeplate_1_0    100X100; //V6101 S41928 cycle 80461 | cycle80461:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 6102      cycle 80461
             > timeplate_1_0    101X100; //V6102 S41933 cycle 80462 | cycle80462:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6103      cycle 80462
  Repeat 16  > timeplate_1_0    100X100; //V6103 S41953 cycle 80463-80478 | cycle80463:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80464:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80465:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80466:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80467:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80468:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80469:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80470:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80471:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80472:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80473:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80474:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80475:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80476:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80477:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80478:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6104      cycle 80463-80478
             > timeplate_1_0    111X100; //V6104 S41958 cycle 80479 | cycle80479:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6105      cycle 80479
             > timeplate_1_0    111X100; //V6105 S41963 cycle 80480 | cycle80480:JTAG_TCK=0 | vector 6106      cycle 80480
             > timeplate_1_0    101X100; //V6106 S41969 cycle 80481 | cycle80481:JTAG_TCK=0 | vector 6107      cycle 80481
  Repeat 20  > timeplate_1_0    101X100; //V6107 S41976 cycle 80482-80501 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle80482-80501:JTAG_TCK=0 | vector 6108      cycle 80482-80501
             > timeplate_1_0    101X100; //V6108 S41982 cycle 80502 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle80502:JTAG_TCK=0 | vector 6109      cycle 80502
             > timeplate_1_0    111X100; //V6109 S41987 cycle 80503 | cycle80503:JTAG_TCK=0 | vector 6110      cycle 80503
  Repeat 2   > timeplate_1_0    101X100; //V6110 S41992 cycle 80504-80505 | cycle80504-80505:JTAG_TCK=0 | vector 6111      cycle 80504-80505
  Repeat 2   > timeplate_1_0    100L100; //V6111 S41998 cycle 80506-80507 | cycle80506:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle80507:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 6112      cycle 80506-80507
             > timeplate_1_0    101H100; //V6112 S42003 cycle 80508 | cycle80508:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 6113      cycle 80508
             > timeplate_1_0    100L100; //V6113 S42008 cycle 80509 | cycle80509:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 6114      cycle 80509
  Repeat 2   > timeplate_1_0    101H100; //V6114 S42014 cycle 80510-80511 | cycle80510:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle80511:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 6115      cycle 80510-80511
             > timeplate_1_0    100L100; //V6115 S42019 cycle 80512 | cycle80512:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 6116      cycle 80512
             > timeplate_1_0    101H100; //V6116 S42024 cycle 80513 | cycle80513:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 6117      cycle 80513
  Repeat 2   > timeplate_1_0    100L100; //V6117 S42030 cycle 80514-80515 | cycle80514:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80515:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 6118      cycle 80514-80515
             > timeplate_1_0    101H100; //V6118 S42035 cycle 80516 | cycle80516:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 6119      cycle 80516
             > timeplate_1_0    100L100; //V6119 S42040 cycle 80517 | cycle80517:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 6120      cycle 80517
  Repeat 2   > timeplate_1_0    101H100; //V6120 S42046 cycle 80518-80519 | cycle80518:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80519:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 6121      cycle 80518-80519
             > timeplate_1_0    100L100; //V6121 S42051 cycle 80520 | cycle80520:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 6122      cycle 80520
             > timeplate_1_0    101H100; //V6122 S42056 cycle 80521 | cycle80521:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 6123      cycle 80521
             > timeplate_1_0    100L100; //V6123 S42061 cycle 80522 | cycle80522:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 6124      cycle 80522
             > timeplate_1_0    101H100; //V6124 S42066 cycle 80523 | cycle80523:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6125      cycle 80523
  Repeat 16  > timeplate_1_0    100L100; //V6125 S42086 cycle 80524-80539 | cycle80524:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80525:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80526:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80527:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80528:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80529:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80530:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80531:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80532:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80533:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80534:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80535:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80536:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80537:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80538:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80539:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6126      cycle 80524-80539
             > timeplate_1_0    111H100; //V6126 S42091 cycle 80540 | cycle80540:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6127      cycle 80540
             > timeplate_1_0    111X100; //V6127 S42096 cycle 80541 | cycle80541:JTAG_TCK=0 | vector 6128      cycle 80541
             > timeplate_1_0    101X100; //V6128 S42102 cycle 80542 | cycle80542:JTAG_TCK=0 | vector 6129      cycle 80542
             > timeplate_1_0    101X100; //V6129 S42117 cycle 80543 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle80543:JTAG_TCK=0 | vector 6130      cycle 80543
  Repeat 2   > timeplate_1_0    111X100; //V6130 S42122 cycle 80544-80545 | cycle80544-80545:JTAG_TCK=0 | vector 6131      cycle 80544-80545
  Repeat 2   > timeplate_1_0    101X100; //V6131 S42128 cycle 80546-80547 | cycle80546-80547:JTAG_TCK=0 | vector 6132      cycle 80546-80547
             > timeplate_1_0    100H100; //V6132 S42134 cycle 80548 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle80548:JTAG_TCK=0 | vector 6133      cycle 80548
  Repeat 4   > timeplate_1_0    100L100; //V6133 S42139 cycle 80549-80552 | cycle80549-80552:JTAG_TCK=0 | vector 6134      cycle 80549-80552
             > timeplate_1_0    101L100; //V6134 S42144 cycle 80553 | cycle80553:JTAG_TCK=0 | vector 6135      cycle 80553
             > timeplate_1_0    100L100; //V6135 S42149 cycle 80554 | cycle80554:JTAG_TCK=0 | vector 6136      cycle 80554
             > timeplate_1_0    101L100; //V6136 S42154 cycle 80555 | cycle80555:JTAG_TCK=0 | vector 6137      cycle 80555
  Repeat 7   > timeplate_1_0    100L100; //V6137 S42159 cycle 80556-80562 | cycle80556-80562:JTAG_TCK=0 | vector 6138      cycle 80556-80562
             > timeplate_1_0    110L100; //V6138 S42164 cycle 80563 | cycle80563:JTAG_TCK=0 | vector 6139      cycle 80563
             > timeplate_1_0    110X100; //V6139 S42169 cycle 80564 | cycle80564:JTAG_TCK=0 | vector 6140      cycle 80564
             > timeplate_1_0    100X100; //V6140 S42175 cycle 80565 | cycle80565:JTAG_TCK=0 | vector 6141      cycle 80565
             > timeplate_1_0    100X100; //V6141 S42181 cycle 80566 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle80566:JTAG_TCK=0 | vector 6142      cycle 80566
             > timeplate_1_0    110X100; //V6142 S42186 cycle 80567 | cycle80567:JTAG_TCK=0 | vector 6143      cycle 80567
  Repeat 2   > timeplate_1_0    100X100; //V6143 S42191 cycle 80568-80569 | cycle80568-80569:JTAG_TCK=0 | vector 6144      cycle 80568-80569
  Repeat 17  > timeplate_1_0    100X100; //V6144 S42212 cycle 80570-80586 | cycle80570:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle80571:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle80572:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle80573:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle80574:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle80575:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle80576:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle80577:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle80578:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80579:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle80580:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle80581:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle80582:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80583:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle80584:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle80585:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle80586:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 6145      cycle 80570-80586
             > timeplate_1_0    101X100; //V6145 S42217 cycle 80587 | cycle80587:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6146      cycle 80587
  Repeat 16  > timeplate_1_0    100X100; //V6146 S42237 cycle 80588-80603 | cycle80588:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80589:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80590:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80591:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80592:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80593:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80594:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80595:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80596:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80597:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80598:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80599:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80600:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80601:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80602:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80603:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6147      cycle 80588-80603
             > timeplate_1_0    110X100; //V6147 S42242 cycle 80604 | cycle80604:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6148      cycle 80604
             > timeplate_1_0    110X100; //V6148 S42247 cycle 80605 | cycle80605:JTAG_TCK=0 | vector 6149      cycle 80605
             > timeplate_1_0    100X100; //V6149 S42253 cycle 80606 | cycle80606:JTAG_TCK=0 | vector 6150      cycle 80606
  Repeat 20  > timeplate_1_0    100X100; //V6150 S42260 cycle 80607-80626 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle80607-80626:JTAG_TCK=0 | vector 6151      cycle 80607-80626
             > timeplate_1_0    100X100; //V6151 S42266 cycle 80627 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle80627:JTAG_TCK=0 | vector 6152      cycle 80627
             > timeplate_1_0    110X100; //V6152 S42271 cycle 80628 | cycle80628:JTAG_TCK=0 | vector 6153      cycle 80628
  Repeat 2   > timeplate_1_0    100X100; //V6153 S42276 cycle 80629-80630 | cycle80629-80630:JTAG_TCK=0 | vector 6154      cycle 80629-80630
             > timeplate_1_0    100X100; //V6154 S42281 cycle 80631 | cycle80631:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 6155      cycle 80631
             > timeplate_1_0    100L100; //V6155 S42286 cycle 80632 | cycle80632:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 6156      cycle 80632
             > timeplate_1_0    100H100; //V6156 S42291 cycle 80633 | cycle80633:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 6157      cycle 80633
             > timeplate_1_0    100L100; //V6157 S42296 cycle 80634 | cycle80634:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 6158      cycle 80634
  Repeat 2   > timeplate_1_0    100H100; //V6158 S42302 cycle 80635-80636 | cycle80635:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle80636:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 6159      cycle 80635-80636
             > timeplate_1_0    100L100; //V6159 S42307 cycle 80637 | cycle80637:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 6160      cycle 80637
             > timeplate_1_0    100H100; //V6160 S42312 cycle 80638 | cycle80638:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 6161      cycle 80638
  Repeat 2   > timeplate_1_0    100L100; //V6161 S42318 cycle 80639-80640 | cycle80639:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80640:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 6162      cycle 80639-80640
             > timeplate_1_0    100H100; //V6162 S42323 cycle 80641 | cycle80641:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 6163      cycle 80641
             > timeplate_1_0    100L100; //V6163 S42328 cycle 80642 | cycle80642:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 6164      cycle 80642
  Repeat 2   > timeplate_1_0    100H100; //V6164 S42334 cycle 80643-80644 | cycle80643:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80644:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 6165      cycle 80643-80644
             > timeplate_1_0    100L100; //V6165 S42339 cycle 80645 | cycle80645:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 6166      cycle 80645
             > timeplate_1_0    100H100; //V6166 S42344 cycle 80646 | cycle80646:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 6167      cycle 80646
             > timeplate_1_0    100L100; //V6167 S42349 cycle 80647 | cycle80647:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 6168      cycle 80647
             > timeplate_1_0    101H100; //V6168 S42354 cycle 80648 | cycle80648:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6169      cycle 80648
  Repeat 16  > timeplate_1_0    100L100; //V6169 S42374 cycle 80649-80664 | cycle80649:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80650:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80651:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80652:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80653:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80654:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80655:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80656:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80657:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80658:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80659:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80660:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80661:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80662:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80663:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80664:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6170      cycle 80649-80664
             > timeplate_1_0    110H100; //V6170 S42379 cycle 80665 | cycle80665:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6171      cycle 80665
             > timeplate_1_0    110X100; //V6171 S42384 cycle 80666 | cycle80666:JTAG_TCK=0 | vector 6172      cycle 80666
             > timeplate_1_0    100X100; //V6172 S42390 cycle 80667 | cycle80667:JTAG_TCK=0 | vector 6173      cycle 80667
             > timeplate_1_0    100X100; //V6173 S42405 cycle 80668 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle80668:JTAG_TCK=0 | vector 6174      cycle 80668
  Repeat 2   > timeplate_1_0    110X100; //V6174 S42410 cycle 80669-80670 | cycle80669-80670:JTAG_TCK=0 | vector 6175      cycle 80669-80670
  Repeat 2   > timeplate_1_0    100X100; //V6175 S42416 cycle 80671-80672 | cycle80671-80672:JTAG_TCK=0 | vector 6176      cycle 80671-80672
             > timeplate_1_0    100H100; //V6176 S42422 cycle 80673 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle80673:JTAG_TCK=0 | vector 6177      cycle 80673
  Repeat 4   > timeplate_1_0    100L100; //V6177 S42427 cycle 80674-80677 | cycle80674-80677:JTAG_TCK=0 | vector 6178      cycle 80674-80677
             > timeplate_1_0    101L100; //V6178 S42432 cycle 80678 | cycle80678:JTAG_TCK=0 | vector 6179      cycle 80678
             > timeplate_1_0    100L100; //V6179 S42437 cycle 80679 | cycle80679:JTAG_TCK=0 | vector 6180      cycle 80679
             > timeplate_1_0    101L100; //V6180 S42442 cycle 80680 | cycle80680:JTAG_TCK=0 | vector 6181      cycle 80680
  Repeat 7   > timeplate_1_0    100L100; //V6181 S42447 cycle 80681-80687 | cycle80681-80687:JTAG_TCK=0 | vector 6182      cycle 80681-80687
             > timeplate_1_0    110L100; //V6182 S42452 cycle 80688 | cycle80688:JTAG_TCK=0 | vector 6183      cycle 80688
             > timeplate_1_0    110X100; //V6183 S42457 cycle 80689 | cycle80689:JTAG_TCK=0 | vector 6184      cycle 80689
             > timeplate_1_0    100X100; //V6184 S42463 cycle 80690 | cycle80690:JTAG_TCK=0 | vector 6185      cycle 80690
             > timeplate_1_0    100X100; //V6185 S42469 cycle 80691 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle80691:JTAG_TCK=0 | vector 6186      cycle 80691
             > timeplate_1_0    110X100; //V6186 S42474 cycle 80692 | cycle80692:JTAG_TCK=0 | vector 6187      cycle 80692
  Repeat 2   > timeplate_1_0    100X100; //V6187 S42479 cycle 80693-80694 | cycle80693-80694:JTAG_TCK=0 | vector 6188      cycle 80693-80694
  Repeat 5   > timeplate_1_0    100X100; //V6188 S42488 cycle 80695-80699 | cycle80695:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle80696:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle80697:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle80698:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle80699:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 6189      cycle 80695-80699
  Repeat 2   > timeplate_1_0    101X100; //V6189 S42494 cycle 80700-80701 | cycle80700:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle80701:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 6190      cycle 80700-80701
  Repeat 9   > timeplate_1_0    100X100; //V6190 S42507 cycle 80702-80710 | cycle80702:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle80703:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80704:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle80705:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle80706:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle80707:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80708:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle80709:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle80710:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 6191      cycle 80702-80710
  Repeat 2   > timeplate_1_0    101X100; //V6191 S42513 cycle 80711-80712 | cycle80711:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle80712:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6192      cycle 80711-80712
  Repeat 16  > timeplate_1_0    100X100; //V6192 S42533 cycle 80713-80728 | cycle80713:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80714:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80715:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80716:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80717:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80718:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80719:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80720:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80721:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80722:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80723:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80724:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80725:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80726:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80727:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80728:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6193      cycle 80713-80728
             > timeplate_1_0    111X100; //V6193 S42538 cycle 80729 | cycle80729:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6194      cycle 80729
             > timeplate_1_0    111X100; //V6194 S42543 cycle 80730 | cycle80730:JTAG_TCK=0 | vector 6195      cycle 80730
             > timeplate_1_0    101X100; //V6195 S42549 cycle 80731 | cycle80731:JTAG_TCK=0 | vector 6196      cycle 80731
  Repeat 20  > timeplate_1_0    101X100; //V6196 S42556 cycle 80732-80751 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle80732-80751:JTAG_TCK=0 | vector 6197      cycle 80732-80751
             > timeplate_1_0    101X100; //V6197 S42562 cycle 80752 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle80752:JTAG_TCK=0 | vector 6198      cycle 80752
             > timeplate_1_0    111X100; //V6198 S42567 cycle 80753 | cycle80753:JTAG_TCK=0 | vector 6199      cycle 80753
  Repeat 2   > timeplate_1_0    101X100; //V6199 S42572 cycle 80754-80755 | cycle80754-80755:JTAG_TCK=0 | vector 6200      cycle 80754-80755
  Repeat 5   > timeplate_1_0    100L100; //V6200 S42581 cycle 80756-80760 | cycle80756:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle80757:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle80758:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle80759:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle80760:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 6201      cycle 80756-80760
  Repeat 2   > timeplate_1_0    101H100; //V6201 S42587 cycle 80761-80762 | cycle80761:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle80762:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 6202      cycle 80761-80762
  Repeat 9   > timeplate_1_0    100L100; //V6202 S42600 cycle 80763-80771 | cycle80763:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle80764:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80765:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle80766:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle80767:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle80768:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80769:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle80770:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle80771:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 6203      cycle 80763-80771
  Repeat 2   > timeplate_1_0    101H100; //V6203 S42606 cycle 80772-80773 | cycle80772:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle80773:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6204      cycle 80772-80773
  Repeat 16  > timeplate_1_0    100L100; //V6204 S42626 cycle 80774-80789 | cycle80774:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80775:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80776:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80777:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80778:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80779:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80780:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80781:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80782:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80783:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80784:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80785:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80786:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80787:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80788:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80789:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6205      cycle 80774-80789
             > timeplate_1_0    111H100; //V6205 S42631 cycle 80790 | cycle80790:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6206      cycle 80790
             > timeplate_1_0    111X100; //V6206 S42636 cycle 80791 | cycle80791:JTAG_TCK=0 | vector 6207      cycle 80791
             > timeplate_1_0    101X100; //V6207 S42642 cycle 80792 | cycle80792:JTAG_TCK=0 | vector 6208      cycle 80792
             > timeplate_1_0    101X100; //V6208 S42657 cycle 80793 | select H30 hilink wr sds19 | set testbench parameters -instruction shift -instr hilinkwr_select | -shift_in   20'b10000000000000000000 | -shift_out  20'bxxxxxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilinkwr_select,ShiftInValue=10000000000000000000,ShiftOutValue=xxxxxxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilinkwr_select=0000000010100001)! | cycle80793:JTAG_TCK=0 | vector 6209      cycle 80793
  Repeat 2   > timeplate_1_0    111X100; //V6209 S42662 cycle 80794-80795 | cycle80794-80795:JTAG_TCK=0 | vector 6210      cycle 80794-80795
  Repeat 2   > timeplate_1_0    101X100; //V6210 S42668 cycle 80796-80797 | cycle80796-80797:JTAG_TCK=0 | vector 6211      cycle 80796-80797
             > timeplate_1_0    101H100; //V6211 S42674 cycle 80798 | shift in instruction(hilinkwr_select=0000000010100001)! | cycle80798:JTAG_TCK=0 | vector 6212      cycle 80798
  Repeat 4   > timeplate_1_0    100L100; //V6212 S42679 cycle 80799-80802 | cycle80799-80802:JTAG_TCK=0 | vector 6213      cycle 80799-80802
             > timeplate_1_0    101L100; //V6213 S42684 cycle 80803 | cycle80803:JTAG_TCK=0 | vector 6214      cycle 80803
             > timeplate_1_0    100L100; //V6214 S42689 cycle 80804 | cycle80804:JTAG_TCK=0 | vector 6215      cycle 80804
             > timeplate_1_0    101L100; //V6215 S42694 cycle 80805 | cycle80805:JTAG_TCK=0 | vector 6216      cycle 80805
  Repeat 7   > timeplate_1_0    100L100; //V6216 S42699 cycle 80806-80812 | cycle80806-80812:JTAG_TCK=0 | vector 6217      cycle 80806-80812
             > timeplate_1_0    110L100; //V6217 S42704 cycle 80813 | cycle80813:JTAG_TCK=0 | vector 6218      cycle 80813
             > timeplate_1_0    110X100; //V6218 S42709 cycle 80814 | cycle80814:JTAG_TCK=0 | vector 6219      cycle 80814
             > timeplate_1_0    100X100; //V6219 S42715 cycle 80815 | cycle80815:JTAG_TCK=0 | vector 6220      cycle 80815
             > timeplate_1_0    100X100; //V6220 S42721 cycle 80816 | Shift hilinkwr_select(InData=10000000000000000000, OutData=xxxxxxxxxxxxxxxxxxxx)! | cycle80816:JTAG_TCK=0 | vector 6221      cycle 80816
             > timeplate_1_0    110X100; //V6221 S42726 cycle 80817 | cycle80817:JTAG_TCK=0 | vector 6222      cycle 80817
  Repeat 2   > timeplate_1_0    100X100; //V6222 S42731 cycle 80818-80819 | cycle80818-80819:JTAG_TCK=0 | vector 6223      cycle 80818-80819
  Repeat 19  > timeplate_1_0    100X100; //V6223 S42754 cycle 80820-80838 | cycle80820:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 0 | cycle80821:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 1 | cycle80822:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 2 | cycle80823:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 3 | cycle80824:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 4 | cycle80825:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 5 | cycle80826:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 6 | cycle80827:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 7 | cycle80828:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 8 | cycle80829:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 9 | cycle80830:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 10 | cycle80831:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 11 | cycle80832:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 12 | cycle80833:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 13 | cycle80834:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 14 | cycle80835:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 15 | cycle80836:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 16 | cycle80837:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 17 | cycle80838:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 18 | vector 6224      cycle 80820-80838
             > timeplate_1_0    111X100; //V6224 S42759 cycle 80839 | cycle80839:JTAG_TCK=0; Reg Name: hilinkwr_select; Bit Num: 19 | vector 6225      cycle 80839
             > timeplate_1_0    111X100; //V6225 S42764 cycle 80840 | cycle80840:JTAG_TCK=0 | vector 6226      cycle 80840
             > timeplate_1_0    101X100; //V6226 S42770 cycle 80841 | cycle80841:JTAG_TCK=0 | vector 6227      cycle 80841
             > timeplate_1_0    101X100; //V6227 S42788 cycle 80842 | Start of U_SRD4B_7 CSR RWR | select hilink tdo , hilink_index=19 , sds19_tdo --> | set testbench parameters -instruction shift -instr hilink_index | -shift_in   16'b0000000000010011 | -shift_out  16'bxxxxxxxxxxxxxxxx | -cycle 0; | Shift(InstrName=hilink_index,ShiftInValue=0000000000010011,ShiftOutValue=xxxxxxxxxxxxxxxx,Wait=(JTAG_TCK,0))! | Load instruction(hilink_index=0000000010011101)! | cycle80842:JTAG_TCK=0 | vector 6228      cycle 80842
  Repeat 2   > timeplate_1_0    111X100; //V6228 S42793 cycle 80843-80844 | cycle80843-80844:JTAG_TCK=0 | vector 6229      cycle 80843-80844
  Repeat 2   > timeplate_1_0    101X100; //V6229 S42799 cycle 80845-80846 | cycle80845-80846:JTAG_TCK=0 | vector 6230      cycle 80845-80846
             > timeplate_1_0    101H100; //V6230 S42805 cycle 80847 | shift in instruction(hilink_index=0000000010011101)! | cycle80847:JTAG_TCK=0 | vector 6231      cycle 80847
             > timeplate_1_0    100L100; //V6231 S42810 cycle 80848 | cycle80848:JTAG_TCK=0 | vector 6232      cycle 80848
  Repeat 3   > timeplate_1_0    101L100; //V6232 S42815 cycle 80849-80851 | cycle80849-80851:JTAG_TCK=0 | vector 6233      cycle 80849-80851
  Repeat 2   > timeplate_1_0    100L100; //V6233 S42820 cycle 80852-80853 | cycle80852-80853:JTAG_TCK=0 | vector 6234      cycle 80852-80853
             > timeplate_1_0    101L100; //V6234 S42825 cycle 80854 | cycle80854:JTAG_TCK=0 | vector 6235      cycle 80854
  Repeat 7   > timeplate_1_0    100L100; //V6235 S42830 cycle 80855-80861 | cycle80855-80861:JTAG_TCK=0 | vector 6236      cycle 80855-80861
             > timeplate_1_0    110L100; //V6236 S42835 cycle 80862 | cycle80862:JTAG_TCK=0 | vector 6237      cycle 80862
             > timeplate_1_0    110X100; //V6237 S42840 cycle 80863 | cycle80863:JTAG_TCK=0 | vector 6238      cycle 80863
             > timeplate_1_0    100X100; //V6238 S42846 cycle 80864 | cycle80864:JTAG_TCK=0 | vector 6239      cycle 80864
             > timeplate_1_0    100X100; //V6239 S42852 cycle 80865 | Shift hilink_index(InData=0000000000010011, OutData=xxxxxxxxxxxxxxxx)! | cycle80865:JTAG_TCK=0 | vector 6240      cycle 80865
             > timeplate_1_0    110X100; //V6240 S42857 cycle 80866 | cycle80866:JTAG_TCK=0 | vector 6241      cycle 80866
  Repeat 2   > timeplate_1_0    100X100; //V6241 S42862 cycle 80867-80868 | cycle80867-80868:JTAG_TCK=0 | vector 6242      cycle 80867-80868
  Repeat 2   > timeplate_1_0    101X100; //V6242 S42868 cycle 80869-80870 | cycle80869:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 0 | cycle80870:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 1 | vector 6243      cycle 80869-80870
  Repeat 2   > timeplate_1_0    100X100; //V6243 S42874 cycle 80871-80872 | cycle80871:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 2 | cycle80872:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 3 | vector 6244      cycle 80871-80872
             > timeplate_1_0    101X100; //V6244 S42879 cycle 80873 | cycle80873:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 4 | vector 6245      cycle 80873
  Repeat 10  > timeplate_1_0    100X100; //V6245 S42893 cycle 80874-80883 | cycle80874:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 5 | cycle80875:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 6 | cycle80876:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 7 | cycle80877:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 8 | cycle80878:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 9 | cycle80879:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 10 | cycle80880:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 11 | cycle80881:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 12 | cycle80882:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 13 | cycle80883:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 14 | vector 6246      cycle 80874-80883
             > timeplate_1_0    110X100; //V6246 S42898 cycle 80884 | cycle80884:JTAG_TCK=0; Reg Name: hilink_index; Bit Num: 15 | vector 6247      cycle 80884
             > timeplate_1_0    110X100; //V6247 S42903 cycle 80885 | cycle80885:JTAG_TCK=0 | vector 6248      cycle 80885
             > timeplate_1_0    100X100; //V6248 S42909 cycle 80886 | cycle80886:JTAG_TCK=0 | vector 6249      cycle 80886
             > timeplate_1_0    100X100; //V6249 S42924 cycle 80887 | read CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_1000000000110000_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000011000000000110000x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle80887:JTAG_TCK=0 | vector 6250      cycle 80887
  Repeat 2   > timeplate_1_0    110X100; //V6250 S42929 cycle 80888-80889 | cycle80888-80889:JTAG_TCK=0 | vector 6251      cycle 80888-80889
  Repeat 2   > timeplate_1_0    100X100; //V6251 S42935 cycle 80890-80891 | cycle80890-80891:JTAG_TCK=0 | vector 6252      cycle 80890-80891
             > timeplate_1_0    100H100; //V6252 S42941 cycle 80892 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle80892:JTAG_TCK=0 | vector 6253      cycle 80892
  Repeat 4   > timeplate_1_0    100L100; //V6253 S42946 cycle 80893-80896 | cycle80893-80896:JTAG_TCK=0 | vector 6254      cycle 80893-80896
             > timeplate_1_0    101L100; //V6254 S42951 cycle 80897 | cycle80897:JTAG_TCK=0 | vector 6255      cycle 80897
             > timeplate_1_0    100L100; //V6255 S42956 cycle 80898 | cycle80898:JTAG_TCK=0 | vector 6256      cycle 80898
             > timeplate_1_0    101L100; //V6256 S42961 cycle 80899 | cycle80899:JTAG_TCK=0 | vector 6257      cycle 80899
  Repeat 7   > timeplate_1_0    100L100; //V6257 S42966 cycle 80900-80906 | cycle80900-80906:JTAG_TCK=0 | vector 6258      cycle 80900-80906
             > timeplate_1_0    110L100; //V6258 S42971 cycle 80907 | cycle80907:JTAG_TCK=0 | vector 6259      cycle 80907
             > timeplate_1_0    110X100; //V6259 S42976 cycle 80908 | cycle80908:JTAG_TCK=0 | vector 6260      cycle 80908
             > timeplate_1_0    100X100; //V6260 S42982 cycle 80909 | cycle80909:JTAG_TCK=0 | vector 6261      cycle 80909
             > timeplate_1_0    100X100; //V6261 S42988 cycle 80910 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle80910:JTAG_TCK=0 | vector 6262      cycle 80910
             > timeplate_1_0    110X100; //V6262 S42993 cycle 80911 | cycle80911:JTAG_TCK=0 | vector 6263      cycle 80911
  Repeat 2   > timeplate_1_0    100X100; //V6263 S42998 cycle 80912-80913 | cycle80912-80913:JTAG_TCK=0 | vector 6264      cycle 80912-80913
  Repeat 17  > timeplate_1_0    100X100; //V6264 S43019 cycle 80914-80930 | cycle80914:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle80915:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle80916:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle80917:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle80918:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle80919:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle80920:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle80921:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle80922:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80923:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle80924:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle80925:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle80926:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80927:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle80928:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle80929:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle80930:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 6265      cycle 80914-80930
             > timeplate_1_0    101X100; //V6265 S43024 cycle 80931 | cycle80931:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6266      cycle 80931
  Repeat 16  > timeplate_1_0    100X100; //V6266 S43044 cycle 80932-80947 | cycle80932:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80933:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80934:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80935:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80936:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80937:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80938:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle80939:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle80940:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle80941:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle80942:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle80943:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle80944:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle80945:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle80946:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle80947:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6267      cycle 80932-80947
             > timeplate_1_0    110X100; //V6267 S43049 cycle 80948 | cycle80948:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6268      cycle 80948
             > timeplate_1_0    110X100; //V6268 S43054 cycle 80949 | cycle80949:JTAG_TCK=0 | vector 6269      cycle 80949
             > timeplate_1_0    100X100; //V6269 S43060 cycle 80950 | cycle80950:JTAG_TCK=0 | vector 6270      cycle 80950
  Repeat 20  > timeplate_1_0    100X100; //V6270 S43067 cycle 80951-80970 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle80951-80970:JTAG_TCK=0 | vector 6271      cycle 80951-80970
             > timeplate_1_0    100X100; //V6271 S43073 cycle 80971 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000011000000000110000x)! | cycle80971:JTAG_TCK=0 | vector 6272      cycle 80971
             > timeplate_1_0    110X100; //V6272 S43078 cycle 80972 | cycle80972:JTAG_TCK=0 | vector 6273      cycle 80972
  Repeat 2   > timeplate_1_0    100X100; //V6273 S43083 cycle 80973-80974 | cycle80973-80974:JTAG_TCK=0 | vector 6274      cycle 80973-80974
             > timeplate_1_0    100X100; //V6274 S43088 cycle 80975 | cycle80975:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 6275      cycle 80975
  Repeat 4   > timeplate_1_0    100L100; //V6275 S43096 cycle 80976-80979 | cycle80976:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle80977:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle80978:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle80979:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 6276      cycle 80976-80979
  Repeat 2   > timeplate_1_0    100H100; //V6276 S43102 cycle 80980-80981 | cycle80980:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle80981:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 6277      cycle 80980-80981
  Repeat 9   > timeplate_1_0    100L100; //V6277 S43115 cycle 80982-80990 | cycle80982:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle80983:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle80984:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle80985:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle80986:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle80987:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle80988:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle80989:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle80990:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 6278      cycle 80982-80990
             > timeplate_1_0    100H100; //V6278 S43120 cycle 80991 | cycle80991:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 6279      cycle 80991
             > timeplate_1_0    101H100; //V6279 S43125 cycle 80992 | cycle80992:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6280      cycle 80992
  Repeat 16  > timeplate_1_0    100L100; //V6280 S43145 cycle 80993-81008 | cycle80993:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle80994:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle80995:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle80996:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle80997:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle80998:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle80999:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle81000:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle81001:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle81002:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle81003:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle81004:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle81005:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle81006:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle81007:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle81008:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6281      cycle 80993-81008
             > timeplate_1_0    110H100; //V6281 S43150 cycle 81009 | cycle81009:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6282      cycle 81009
             > timeplate_1_0    110X100; //V6282 S43155 cycle 81010 | cycle81010:JTAG_TCK=0 | vector 6283      cycle 81010
             > timeplate_1_0    100X100; //V6283 S43161 cycle 81011 | cycle81011:JTAG_TCK=0 | vector 6284      cycle 81011
             > timeplate_1_0    100X100; //V6284 S43176 cycle 81012 | write CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_0101101001011010_0 | -shift_out 1_00000000000000001_0101101001011010_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000101011010010110100,ShiftOutValue=10000000000000000101011010010110100,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle81012:JTAG_TCK=0 | vector 6285      cycle 81012
  Repeat 2   > timeplate_1_0    110X100; //V6285 S43181 cycle 81013-81014 | cycle81013-81014:JTAG_TCK=0 | vector 6286      cycle 81013-81014
  Repeat 2   > timeplate_1_0    100X100; //V6286 S43187 cycle 81015-81016 | cycle81015-81016:JTAG_TCK=0 | vector 6287      cycle 81015-81016
             > timeplate_1_0    100H100; //V6287 S43193 cycle 81017 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle81017:JTAG_TCK=0 | vector 6288      cycle 81017
  Repeat 4   > timeplate_1_0    100L100; //V6288 S43198 cycle 81018-81021 | cycle81018-81021:JTAG_TCK=0 | vector 6289      cycle 81018-81021
             > timeplate_1_0    101L100; //V6289 S43203 cycle 81022 | cycle81022:JTAG_TCK=0 | vector 6290      cycle 81022
             > timeplate_1_0    100L100; //V6290 S43208 cycle 81023 | cycle81023:JTAG_TCK=0 | vector 6291      cycle 81023
             > timeplate_1_0    101L100; //V6291 S43213 cycle 81024 | cycle81024:JTAG_TCK=0 | vector 6292      cycle 81024
  Repeat 7   > timeplate_1_0    100L100; //V6292 S43218 cycle 81025-81031 | cycle81025-81031:JTAG_TCK=0 | vector 6293      cycle 81025-81031
             > timeplate_1_0    110L100; //V6293 S43223 cycle 81032 | cycle81032:JTAG_TCK=0 | vector 6294      cycle 81032
             > timeplate_1_0    110X100; //V6294 S43228 cycle 81033 | cycle81033:JTAG_TCK=0 | vector 6295      cycle 81033
             > timeplate_1_0    100X100; //V6295 S43234 cycle 81034 | cycle81034:JTAG_TCK=0 | vector 6296      cycle 81034
             > timeplate_1_0    100X100; //V6296 S43240 cycle 81035 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle81035:JTAG_TCK=0 | vector 6297      cycle 81035
             > timeplate_1_0    110X100; //V6297 S43245 cycle 81036 | cycle81036:JTAG_TCK=0 | vector 6298      cycle 81036
  Repeat 2   > timeplate_1_0    100X100; //V6298 S43250 cycle 81037-81038 | cycle81037-81038:JTAG_TCK=0 | vector 6299      cycle 81037-81038
  Repeat 2   > timeplate_1_0    100X100; //V6299 S43256 cycle 81039-81040 | cycle81039:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle81040:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 6300      cycle 81039-81040
             > timeplate_1_0    101X100; //V6300 S43261 cycle 81041 | cycle81041:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 6301      cycle 81041
             > timeplate_1_0    100X100; //V6301 S43266 cycle 81042 | cycle81042:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 6302      cycle 81042
  Repeat 2   > timeplate_1_0    101X100; //V6302 S43272 cycle 81043-81044 | cycle81043:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle81044:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 6303      cycle 81043-81044
             > timeplate_1_0    100X100; //V6303 S43277 cycle 81045 | cycle81045:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 6304      cycle 81045
             > timeplate_1_0    101X100; //V6304 S43282 cycle 81046 | cycle81046:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 6305      cycle 81046
  Repeat 2   > timeplate_1_0    100X100; //V6305 S43288 cycle 81047-81048 | cycle81047:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle81048:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 6306      cycle 81047-81048
             > timeplate_1_0    101X100; //V6306 S43293 cycle 81049 | cycle81049:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 6307      cycle 81049
             > timeplate_1_0    100X100; //V6307 S43298 cycle 81050 | cycle81050:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 6308      cycle 81050
  Repeat 2   > timeplate_1_0    101X100; //V6308 S43304 cycle 81051-81052 | cycle81051:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle81052:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 6309      cycle 81051-81052
             > timeplate_1_0    100X100; //V6309 S43309 cycle 81053 | cycle81053:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 6310      cycle 81053
             > timeplate_1_0    101X100; //V6310 S43314 cycle 81054 | cycle81054:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 6311      cycle 81054
             > timeplate_1_0    100X100; //V6311 S43319 cycle 81055 | cycle81055:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 6312      cycle 81055
             > timeplate_1_0    101X100; //V6312 S43324 cycle 81056 | cycle81056:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6313      cycle 81056
  Repeat 16  > timeplate_1_0    100X100; //V6313 S43344 cycle 81057-81072 | cycle81057:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle81058:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle81059:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle81060:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle81061:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle81062:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle81063:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle81064:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle81065:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle81066:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle81067:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle81068:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle81069:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle81070:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle81071:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle81072:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6314      cycle 81057-81072
             > timeplate_1_0    111X100; //V6314 S43349 cycle 81073 | cycle81073:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6315      cycle 81073
             > timeplate_1_0    111X100; //V6315 S43354 cycle 81074 | cycle81074:JTAG_TCK=0 | vector 6316      cycle 81074
             > timeplate_1_0    101X100; //V6316 S43360 cycle 81075 | cycle81075:JTAG_TCK=0 | vector 6317      cycle 81075
  Repeat 20  > timeplate_1_0    101X100; //V6317 S43367 cycle 81076-81095 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle81076-81095:JTAG_TCK=0 | vector 6318      cycle 81076-81095
             > timeplate_1_0    101X100; //V6318 S43373 cycle 81096 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000101011010010110100, OutData=10000000000000000101011010010110100)! | cycle81096:JTAG_TCK=0 | vector 6319      cycle 81096
             > timeplate_1_0    111X100; //V6319 S43378 cycle 81097 | cycle81097:JTAG_TCK=0 | vector 6320      cycle 81097
  Repeat 2   > timeplate_1_0    101X100; //V6320 S43383 cycle 81098-81099 | cycle81098-81099:JTAG_TCK=0 | vector 6321      cycle 81098-81099
  Repeat 2   > timeplate_1_0    100L100; //V6321 S43389 cycle 81100-81101 | cycle81100:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle81101:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 6322      cycle 81100-81101
             > timeplate_1_0    101H100; //V6322 S43394 cycle 81102 | cycle81102:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 6323      cycle 81102
             > timeplate_1_0    100L100; //V6323 S43399 cycle 81103 | cycle81103:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 6324      cycle 81103
  Repeat 2   > timeplate_1_0    101H100; //V6324 S43405 cycle 81104-81105 | cycle81104:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle81105:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 6325      cycle 81104-81105
             > timeplate_1_0    100L100; //V6325 S43410 cycle 81106 | cycle81106:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 6326      cycle 81106
             > timeplate_1_0    101H100; //V6326 S43415 cycle 81107 | cycle81107:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 6327      cycle 81107
  Repeat 2   > timeplate_1_0    100L100; //V6327 S43421 cycle 81108-81109 | cycle81108:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle81109:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 6328      cycle 81108-81109
             > timeplate_1_0    101H100; //V6328 S43426 cycle 81110 | cycle81110:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 6329      cycle 81110
             > timeplate_1_0    100L100; //V6329 S43431 cycle 81111 | cycle81111:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 6330      cycle 81111
  Repeat 2   > timeplate_1_0    101H100; //V6330 S43437 cycle 81112-81113 | cycle81112:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle81113:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 6331      cycle 81112-81113
             > timeplate_1_0    100L100; //V6331 S43442 cycle 81114 | cycle81114:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 6332      cycle 81114
             > timeplate_1_0    101H100; //V6332 S43447 cycle 81115 | cycle81115:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 6333      cycle 81115
             > timeplate_1_0    100L100; //V6333 S43452 cycle 81116 | cycle81116:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 6334      cycle 81116
             > timeplate_1_0    101H100; //V6334 S43457 cycle 81117 | cycle81117:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6335      cycle 81117
  Repeat 16  > timeplate_1_0    100L100; //V6335 S43477 cycle 81118-81133 | cycle81118:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle81119:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle81120:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle81121:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle81122:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle81123:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle81124:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle81125:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle81126:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle81127:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle81128:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle81129:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle81130:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle81131:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle81132:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle81133:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6336      cycle 81118-81133
             > timeplate_1_0    111H100; //V6336 S43482 cycle 81134 | cycle81134:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6337      cycle 81134
             > timeplate_1_0    111X100; //V6337 S43487 cycle 81135 | cycle81135:JTAG_TCK=0 | vector 6338      cycle 81135
             > timeplate_1_0    101X100; //V6338 S43493 cycle 81136 | cycle81136:JTAG_TCK=0 | vector 6339      cycle 81136
             > timeplate_1_0    101X100; //V6339 S43508 cycle 81137 | read ds0 CS0_CSR1 addr:0x0002 data:0x5A5A | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  0_00000000000000001_0000000000000000_0 | -shift_out 1_00000000000000001_0101101001011010_x | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=00000000000000000100000000000000000,ShiftOutValue=1000000000000000010101101001011010x,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle81137:JTAG_TCK=0 | vector 6340      cycle 81137
  Repeat 2   > timeplate_1_0    111X100; //V6340 S43513 cycle 81138-81139 | cycle81138-81139:JTAG_TCK=0 | vector 6341      cycle 81138-81139
  Repeat 2   > timeplate_1_0    101X100; //V6341 S43519 cycle 81140-81141 | cycle81140-81141:JTAG_TCK=0 | vector 6342      cycle 81140-81141
             > timeplate_1_0    100H100; //V6342 S43525 cycle 81142 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle81142:JTAG_TCK=0 | vector 6343      cycle 81142
  Repeat 4   > timeplate_1_0    100L100; //V6343 S43530 cycle 81143-81146 | cycle81143-81146:JTAG_TCK=0 | vector 6344      cycle 81143-81146
             > timeplate_1_0    101L100; //V6344 S43535 cycle 81147 | cycle81147:JTAG_TCK=0 | vector 6345      cycle 81147
             > timeplate_1_0    100L100; //V6345 S43540 cycle 81148 | cycle81148:JTAG_TCK=0 | vector 6346      cycle 81148
             > timeplate_1_0    101L100; //V6346 S43545 cycle 81149 | cycle81149:JTAG_TCK=0 | vector 6347      cycle 81149
  Repeat 7   > timeplate_1_0    100L100; //V6347 S43550 cycle 81150-81156 | cycle81150-81156:JTAG_TCK=0 | vector 6348      cycle 81150-81156
             > timeplate_1_0    110L100; //V6348 S43555 cycle 81157 | cycle81157:JTAG_TCK=0 | vector 6349      cycle 81157
             > timeplate_1_0    110X100; //V6349 S43560 cycle 81158 | cycle81158:JTAG_TCK=0 | vector 6350      cycle 81158
             > timeplate_1_0    100X100; //V6350 S43566 cycle 81159 | cycle81159:JTAG_TCK=0 | vector 6351      cycle 81159
             > timeplate_1_0    100X100; //V6351 S43572 cycle 81160 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle81160:JTAG_TCK=0 | vector 6352      cycle 81160
             > timeplate_1_0    110X100; //V6352 S43577 cycle 81161 | cycle81161:JTAG_TCK=0 | vector 6353      cycle 81161
  Repeat 2   > timeplate_1_0    100X100; //V6353 S43582 cycle 81162-81163 | cycle81162-81163:JTAG_TCK=0 | vector 6354      cycle 81162-81163
  Repeat 17  > timeplate_1_0    100X100; //V6354 S43603 cycle 81164-81180 | cycle81164:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle81165:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle81166:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle81167:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle81168:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle81169:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle81170:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | cycle81171:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle81172:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle81173:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle81174:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle81175:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle81176:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle81177:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle81178:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle81179:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | cycle81180:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 6355      cycle 81164-81180
             > timeplate_1_0    101X100; //V6355 S43608 cycle 81181 | cycle81181:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6356      cycle 81181
  Repeat 16  > timeplate_1_0    100X100; //V6356 S43628 cycle 81182-81197 | cycle81182:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle81183:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle81184:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle81185:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle81186:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle81187:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle81188:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle81189:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle81190:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle81191:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle81192:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle81193:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle81194:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle81195:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle81196:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle81197:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6357      cycle 81182-81197
             > timeplate_1_0    110X100; //V6357 S43633 cycle 81198 | cycle81198:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6358      cycle 81198
             > timeplate_1_0    110X100; //V6358 S43638 cycle 81199 | cycle81199:JTAG_TCK=0 | vector 6359      cycle 81199
             > timeplate_1_0    100X100; //V6359 S43644 cycle 81200 | cycle81200:JTAG_TCK=0 | vector 6360      cycle 81200
  Repeat 20  > timeplate_1_0    100X100; //V6360 S43651 cycle 81201-81220 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle81201-81220:JTAG_TCK=0 | vector 6361      cycle 81201-81220
             > timeplate_1_0    100X100; //V6361 S43657 cycle 81221 | Shift hilinktdr_tap_intercept_en(InData=00000000000000000100000000000000000, OutData=1000000000000000010101101001011010x)! | cycle81221:JTAG_TCK=0 | vector 6362      cycle 81221
             > timeplate_1_0    110X100; //V6362 S43662 cycle 81222 | cycle81222:JTAG_TCK=0 | vector 6363      cycle 81222
  Repeat 2   > timeplate_1_0    100X100; //V6363 S43667 cycle 81223-81224 | cycle81223-81224:JTAG_TCK=0 | vector 6364      cycle 81223-81224
             > timeplate_1_0    100X100; //V6364 S43672 cycle 81225 | cycle81225:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | vector 6365      cycle 81225
             > timeplate_1_0    100L100; //V6365 S43677 cycle 81226 | cycle81226:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | vector 6366      cycle 81226
             > timeplate_1_0    100H100; //V6366 S43682 cycle 81227 | cycle81227:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | vector 6367      cycle 81227
             > timeplate_1_0    100L100; //V6367 S43687 cycle 81228 | cycle81228:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | vector 6368      cycle 81228
  Repeat 2   > timeplate_1_0    100H100; //V6368 S43693 cycle 81229-81230 | cycle81229:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | cycle81230:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | vector 6369      cycle 81229-81230
             > timeplate_1_0    100L100; //V6369 S43698 cycle 81231 | cycle81231:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 6370      cycle 81231
             > timeplate_1_0    100H100; //V6370 S43703 cycle 81232 | cycle81232:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | vector 6371      cycle 81232
  Repeat 2   > timeplate_1_0    100L100; //V6371 S43709 cycle 81233-81234 | cycle81233:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle81234:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | vector 6372      cycle 81233-81234
             > timeplate_1_0    100H100; //V6372 S43714 cycle 81235 | cycle81235:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | vector 6373      cycle 81235
             > timeplate_1_0    100L100; //V6373 S43719 cycle 81236 | cycle81236:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | vector 6374      cycle 81236
  Repeat 2   > timeplate_1_0    100H100; //V6374 S43725 cycle 81237-81238 | cycle81237:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle81238:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | vector 6375      cycle 81237-81238
             > timeplate_1_0    100L100; //V6375 S43730 cycle 81239 | cycle81239:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | vector 6376      cycle 81239
             > timeplate_1_0    100H100; //V6376 S43735 cycle 81240 | cycle81240:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 6377      cycle 81240
             > timeplate_1_0    100L100; //V6377 S43740 cycle 81241 | cycle81241:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | vector 6378      cycle 81241
             > timeplate_1_0    101H100; //V6378 S43745 cycle 81242 | cycle81242:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6379      cycle 81242
  Repeat 16  > timeplate_1_0    100L100; //V6379 S43765 cycle 81243-81258 | cycle81243:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle81244:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle81245:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle81246:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle81247:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle81248:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle81249:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle81250:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle81251:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle81252:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle81253:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle81254:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle81255:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle81256:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle81257:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle81258:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6380      cycle 81243-81258
             > timeplate_1_0    110H100; //V6380 S43770 cycle 81259 | cycle81259:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6381      cycle 81259
             > timeplate_1_0    110X100; //V6381 S43775 cycle 81260 | cycle81260:JTAG_TCK=0 | vector 6382      cycle 81260
             > timeplate_1_0    100X100; //V6382 S43781 cycle 81261 | cycle81261:JTAG_TCK=0 | vector 6383      cycle 81261
             > timeplate_1_0    100X100; //V6383 S43796 cycle 81262 | write CS0_CSR1 addr:0x0002 data:0x8030 | set testbench parameters -instruction shift -instr hilinktdr_tap_intercept_en | -shift_in  1_00000000000000001_1000000000110000_0 | -shift_out 1_00000000000000001_1000000000110000_0 | -cycle 20; | Shift(InstrName=hilinktdr_tap_intercept_en,ShiftInValue=10000000000000000110000000001100000,ShiftOutValue=10000000000000000110000000001100000,Wait=(JTAG_TCK,20))! | Load instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle81262:JTAG_TCK=0 | vector 6384      cycle 81262
  Repeat 2   > timeplate_1_0    110X100; //V6384 S43801 cycle 81263-81264 | cycle81263-81264:JTAG_TCK=0 | vector 6385      cycle 81263-81264
  Repeat 2   > timeplate_1_0    100X100; //V6385 S43807 cycle 81265-81266 | cycle81265-81266:JTAG_TCK=0 | vector 6386      cycle 81265-81266
             > timeplate_1_0    100H100; //V6386 S43813 cycle 81267 | shift in instruction(hilinktdr_tap_intercept_en=0000000010100000)! | cycle81267:JTAG_TCK=0 | vector 6387      cycle 81267
  Repeat 4   > timeplate_1_0    100L100; //V6387 S43818 cycle 81268-81271 | cycle81268-81271:JTAG_TCK=0 | vector 6388      cycle 81268-81271
             > timeplate_1_0    101L100; //V6388 S43823 cycle 81272 | cycle81272:JTAG_TCK=0 | vector 6389      cycle 81272
             > timeplate_1_0    100L100; //V6389 S43828 cycle 81273 | cycle81273:JTAG_TCK=0 | vector 6390      cycle 81273
             > timeplate_1_0    101L100; //V6390 S43833 cycle 81274 | cycle81274:JTAG_TCK=0 | vector 6391      cycle 81274
  Repeat 7   > timeplate_1_0    100L100; //V6391 S43838 cycle 81275-81281 | cycle81275-81281:JTAG_TCK=0 | vector 6392      cycle 81275-81281
             > timeplate_1_0    110L100; //V6392 S43843 cycle 81282 | cycle81282:JTAG_TCK=0 | vector 6393      cycle 81282
             > timeplate_1_0    110X100; //V6393 S43848 cycle 81283 | cycle81283:JTAG_TCK=0 | vector 6394      cycle 81283
             > timeplate_1_0    100X100; //V6394 S43854 cycle 81284 | cycle81284:JTAG_TCK=0 | vector 6395      cycle 81284
             > timeplate_1_0    100X100; //V6395 S43860 cycle 81285 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx)! | cycle81285:JTAG_TCK=0 | vector 6396      cycle 81285
             > timeplate_1_0    110X100; //V6396 S43865 cycle 81286 | cycle81286:JTAG_TCK=0 | vector 6397      cycle 81286
  Repeat 2   > timeplate_1_0    100X100; //V6397 S43870 cycle 81287-81288 | cycle81287-81288:JTAG_TCK=0 | vector 6398      cycle 81287-81288
  Repeat 5   > timeplate_1_0    100X100; //V6398 S43879 cycle 81289-81293 | cycle81289:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle81290:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle81291:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle81292:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle81293:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 6399      cycle 81289-81293
  Repeat 2   > timeplate_1_0    101X100; //V6399 S43885 cycle 81294-81295 | cycle81294:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle81295:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 6400      cycle 81294-81295
  Repeat 9   > timeplate_1_0    100X100; //V6400 S43898 cycle 81296-81304 | cycle81296:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle81297:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle81298:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle81299:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle81300:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle81301:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle81302:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle81303:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle81304:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 6401      cycle 81296-81304
  Repeat 2   > timeplate_1_0    101X100; //V6401 S43904 cycle 81305-81306 | cycle81305:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle81306:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6402      cycle 81305-81306
  Repeat 16  > timeplate_1_0    100X100; //V6402 S43924 cycle 81307-81322 | cycle81307:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle81308:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle81309:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle81310:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle81311:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle81312:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle81313:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle81314:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle81315:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle81316:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle81317:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle81318:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle81319:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle81320:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle81321:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle81322:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6403      cycle 81307-81322
             > timeplate_1_0    111X100; //V6403 S43929 cycle 81323 | cycle81323:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6404      cycle 81323
             > timeplate_1_0    111X100; //V6404 S43934 cycle 81324 | cycle81324:JTAG_TCK=0 | vector 6405      cycle 81324
             > timeplate_1_0    101X100; //V6405 S43940 cycle 81325 | cycle81325:JTAG_TCK=0 | vector 6406      cycle 81325
  Repeat 20  > timeplate_1_0    101X100; //V6406 S43947 cycle 81326-81345 | Wait clock(JTAG_TCK) for 20/20<1> cycles! | cycle81326-81345:JTAG_TCK=0 | vector 6407      cycle 81326-81345
             > timeplate_1_0    101X100; //V6407 S43953 cycle 81346 | Shift hilinktdr_tap_intercept_en(InData=10000000000000000110000000001100000, OutData=10000000000000000110000000001100000)! | cycle81346:JTAG_TCK=0 | vector 6408      cycle 81346
             > timeplate_1_0    111X100; //V6408 S43958 cycle 81347 | cycle81347:JTAG_TCK=0 | vector 6409      cycle 81347
  Repeat 2   > timeplate_1_0    101X100; //V6409 S43963 cycle 81348-81349 | cycle81348-81349:JTAG_TCK=0 | vector 6410      cycle 81348-81349
  Repeat 5   > timeplate_1_0    100L100; //V6410 S43972 cycle 81350-81354 | cycle81350:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 0 | cycle81351:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 1 | cycle81352:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 2 | cycle81353:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 3 | cycle81354:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 4 | vector 6411      cycle 81350-81354
  Repeat 2   > timeplate_1_0    101H100; //V6411 S43978 cycle 81355-81356 | cycle81355:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 5 | cycle81356:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 6 | vector 6412      cycle 81355-81356
  Repeat 9   > timeplate_1_0    100L100; //V6412 S43991 cycle 81357-81365 | cycle81357:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 7 | cycle81358:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 8 | cycle81359:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 9 | cycle81360:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 10 | cycle81361:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 11 | cycle81362:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 12 | cycle81363:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 13 | cycle81364:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 14 | cycle81365:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 15 | vector 6413      cycle 81357-81365
  Repeat 2   > timeplate_1_0    101H100; //V6413 S43997 cycle 81366-81367 | cycle81366:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 16 | cycle81367:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 17 | vector 6414      cycle 81366-81367
  Repeat 16  > timeplate_1_0    100L100; //V6414 S44017 cycle 81368-81383 | cycle81368:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 18 | cycle81369:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 19 | cycle81370:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 20 | cycle81371:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 21 | cycle81372:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 22 | cycle81373:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 23 | cycle81374:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 24 | cycle81375:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 25 | cycle81376:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 26 | cycle81377:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 27 | cycle81378:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 28 | cycle81379:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 29 | cycle81380:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 30 | cycle81381:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 31 | cycle81382:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 32 | cycle81383:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 33 | vector 6415      cycle 81368-81383
             > timeplate_1_0    111H100; //V6415 S44022 cycle 81384 | cycle81384:JTAG_TCK=0; Reg Name: hilinktdr_tap_intercept_en; Bit Num: 34 | vector 6416      cycle 81384
             > timeplate_1_0    111X100; //V6416 S44027 cycle 81385 | cycle81385:JTAG_TCK=0 | vector 6417      cycle 81385
             > timeplate_1_0    101X100; //V6417 S44033 cycle 81386 | cycle81386:JTAG_TCK=0 | vector 6418      cycle 81386
  Repeat 150  > timeplate_1_0    101X100; //V6418 S44043 cycle 81387-81536 | set testbench parameters -instruction wait -cycle 150; | Wait clock(JTAG_TCK) for 150/150<1> cycles! | cycle81387-81536:JTAG_TCK=0 | vector 6419      cycle 81387-81536
}