// Seed: 4206546393
module module_0 (
    output wor id_0,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    input tri1 id_4,
    output uwire id_5,
    input supply1 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input wor id_9
);
  tri id_11;
  assign id_0  = id_3;
  assign id_11 = 1'd0;
  assign id_5  = id_6 ** 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input wire id_6,
    input tri1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input supply0 id_10,
    output supply0 id_11,
    output uwire id_12,
    input tri id_13,
    input wor id_14,
    output wand id_15,
    input supply0 id_16,
    input tri1 id_17,
    output wand id_18,
    output logic id_19,
    input uwire id_20,
    input wor id_21,
    input tri0 id_22,
    output tri1 id_23,
    input wand id_24,
    input tri0 id_25,
    input tri0 id_26
);
  assign id_11 = 1;
  always id_19 <= 1;
  module_0(
      id_18, id_16, id_25, id_22, id_26, id_1, id_16, id_14, id_10, id_7
  );
  assign id_1 = 1;
endmodule
