Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 0524eb6a817a453781017267e51c03bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot perceptron_wrapper_behav xil_defaultlib.perceptron_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture bhv of entity xil_defaultlib.flip_flop_n_bit [\flip_flop_n_bit(nbit=179)\]
Compiling architecture struct of entity xil_defaultlib.perceptron [perceptron_default]
Compiling architecture bhv of entity xil_defaultlib.flip_flop_n_bit [flip_flop_n_bit_default]
Compiling architecture struct of entity xil_defaultlib.perceptron_wrapper
Built simulation snapshot perceptron_wrapper_behav
