<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230006057A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230006057</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17649817</doc-number><date>20220203</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>JP</country><doc-number>2021-109805</doc-number><date>20210701</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>739</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>528</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>7397</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>528</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MODULE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>KABUSHIKI KAISHA TOSHIBA</orgname><address><city>Tokyo</city><country>JP</country></address></addressbook><residence><country>JP</country></residence></us-applicant><us-applicant sequence="01" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>TOSHIBA ELECTRONIC DEVICES &#x26; STORAGE CORPORATION</orgname><address><city>Tokyo</city><country>JP</country></address></addressbook><residence><country>JP</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>GEJO</last-name><first-name>Ryohei</first-name><address><city>Kawasaki</city><country>JP</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>SAKANO</last-name><first-name>Tatsunori</first-name><address><city>Shinagawa</city><country>JP</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>KABUSHIKI KAISHA TOSHIBA</orgname><role>03</role><address><city>Tokyo</city><country>JP</country></address></addressbook></assignee><assignee><addressbook><orgname>TOSHIBA ELECTRONIC DEVICES &#x26; STORAGE CORPORATION</orgname><role>03</role><address><city>Tokyo</city><country>JP</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">According to one embodiment, a semiconductor device includes first to third electrodes, a first wiring member, a semiconductor member, and an insulating member. The first wiring member includes a first extending portion. A part of the third electrode is between the first electrode and the first extending portion. An other part of the third electrode is between the first and second electrodes. The semiconductor member is provided between the first and second electrodes and between the first electrode and the first extending portion. The semiconductor member includes first to sixth semiconductor regions. The first semiconductor region includes first and second partial regions. The first partial region is located between the first electrode and the third electrode. The insulating member includes the first insulating region. The first insulating region is provided between the third electrode and the semiconductor member.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="111.93mm" wi="158.75mm" file="US20230006057A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="153.33mm" wi="168.32mm" file="US20230006057A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="251.88mm" wi="166.29mm" file="US20230006057A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="251.46mm" wi="167.98mm" file="US20230006057A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="251.54mm" wi="167.98mm" file="US20230006057A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="251.46mm" wi="158.50mm" file="US20230006057A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="122.60mm" wi="158.50mm" file="US20230006057A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="141.82mm" wi="157.82mm" file="US20230006057A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="220.22mm" wi="162.05mm" file="US20230006057A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="147.57mm" wi="157.82mm" file="US20230006057A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="148.34mm" wi="169.67mm" file="US20230006057A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="251.46mm" wi="167.98mm" file="US20230006057A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="122.09mm" wi="166.45mm" file="US20230006057A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="251.46mm" wi="157.99mm" file="US20230006057A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="147.57mm" wi="157.82mm" file="US20230006057A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="251.80mm" wi="169.59mm" file="US20230006057A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="251.46mm" wi="167.98mm" file="US20230006057A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="251.46mm" wi="167.98mm" file="US20230006057A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="126.41mm" wi="167.98mm" file="US20230006057A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="251.46mm" wi="158.50mm" file="US20230006057A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="251.54mm" wi="158.50mm" file="US20230006057A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading><p id="p-0002" num="0001">This application is based upon and claims the benefit of priority from Japanese Patent Application No. 2021-109805, filed on Jul. 1, 2021; the entire contents of which are incorporated herein by reference.</p><heading id="h-0002" level="1">FIELD</heading><p id="p-0003" num="0002">Embodiments described herein generally relate to a semiconductor device and a semiconductor module.</p><heading id="h-0003" level="1">BACKGROUND</heading><p id="p-0004" num="0003">For example, in a semiconductor device such as a transistor, stable characteristics are desired.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0005" num="0004"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic view illustrating a semiconductor device according to the first embodiment;</p><p id="p-0006" num="0005"><figref idref="DRAWINGS">FIGS. <b>2</b>A and <b>2</b>B</figref> are schematic views illustrating the semiconductor device according to the first embodiment;</p><p id="p-0007" num="0006"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIGS. <b>11</b>A and <b>11</b>B</figref> are circuit diagrams showing a usage example of the semiconductor device according to the first embodiment;</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref> are schematic diagrams showing an example of use of the semiconductor device according to the first embodiment;</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a schematic view illustrating a semiconductor device according to the first embodiment;</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>14</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. <b>15</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. <b>17</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. <b>18</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>19</b></figref> is a schematic view illustrating the semiconductor device according to the first embodiment;</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. <b>20</b></figref> is a schematic view illustrating a semiconductor device according to the second embodiment;</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIGS. <b>21</b>A and <b>21</b>B</figref> are schematic views illustrating the semiconductor device according to the second embodiment;</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>22</b></figref> is a schematic view illustrating the semiconductor device according to the second embodiment;</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>23</b></figref> is a schematic view illustrating the semiconductor device according to the second embodiment;</p><p id="p-0028" num="0027"><figref idref="DRAWINGS">FIG. <b>24</b></figref> is a schematic view illustrating the semiconductor device according to the second embodiment;</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>25</b></figref> is a schematic view illustrating the semiconductor device according to the second embodiment:</p><p id="p-0030" num="0029"><figref idref="DRAWINGS">FIG. <b>26</b></figref> is a schematic view illustrating the semiconductor device according to the second embodiment;</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>27</b></figref> is a schematic view illustrating the semiconductor device according to the second embodiment;</p><p id="p-0032" num="0031"><figref idref="DRAWINGS">FIG. <b>28</b></figref> is a schematic view illustrating the semiconductor device according to the second embodiment;</p><p id="p-0033" num="0032"><figref idref="DRAWINGS">FIG. <b>29</b></figref> is a schematic view illustrating the semiconductor device according to the second embodiment; and</p><p id="p-0034" num="0033"><figref idref="DRAWINGS">FIG. <b>30</b></figref> is a schematic view illustrating the semiconductor device according to the second embodiment.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0035" num="0034">According to one embodiment, a semiconductor device includes a first electrode, a second electrode, a third electrode, a first wiring member, a semiconductor member, and an insulating member. A direction from the first electrode to the second electrode is along a first direction. The first wiring member includes a first extending portion. The first extending portion extends along a second direction crossing the first direction. A third direction from the first extending portion to the second electrode crosses a first plane including the first direction and the second direction. The third electrode extends along the third direction. A part of the third electrode is located between the first electrode and the first extending portion. An other part of the third electrode is located between the first electrode and the second electrode. The third electrode is electrically connected with the first extending portion. The semiconductor member is provided between the first electrode and the second electrode and between the first electrode and the first extending portion in the first direction. The semiconductor member includes first to sixth semiconductor regions. The first semiconductor region is of a first conductive type. The first semiconductor region includes a first partial region and a second partial region. The first partial region is located between the first electrode and the third electrode in the first direction. A direction from the third electrode to the second partial region is along the second direction. The second semiconductor region is of a second conductive type and electrically connected with the second electrode. A direction from the third electrode to the second semiconductor region is along the second direction. The third semiconductor region is of first conductive type electrically connected with the second electrode. A part of the second semiconductor region is located between the second partial region and the third semiconductor region in the first direction. A direction from the third electrode to at least a part of the third semiconductor region is along the second direction. The fourth semiconductor region is of the second conductive type provided between the first electrode and the first semiconductor region. The fifth semiconductor region is of the first conductive type provided between the first electrode and the first semiconductor region. A direction from the fourth semiconductor region to the fifth semiconductor region crosses the first direction. The sixth semiconductor region is of the first conductive type electrically connected with the second electrode. At least a part of the sixth semiconductor region is between an other part of the second semiconductor region and the first extending portion. The insulating member includes the first insulating region. $The first insulating region is provided between the third electrode and the semiconductor member.</p><p id="p-0036" num="0035">According to one embodiment, a semiconductor device includes a first electrode, a second electrode, a third electrode, a fourth electrode, a first wiring member, a second wiring member, a semiconductor member, and an insulating member. A direction from the first electrode to the second electrode is along a first direction. The first wiring member includes a first extending portion. The first extending portion extends along a second direction crossing the first direction. A third direction from the first extending portion to the second electrode crosses a first plane including the first direction and the second direction. The second wiring member includes a second extending portion. The second extending portion extends along the second direction. A direction from the second extending portion to the second electrode is along the third direction. The third electrode extends along the third direction. A part of the third electrode is located between the first electrode and the first extending portion. An other part of the third electrode is located between the first electrode and the second electrode. The third electrode is electrically connected with the first extending portion. The fourth electrode extends along the third direction. A part of the fourth electrode is located between the first electrode and the second extending portion. An other part of the fourth electrode is located between the first electrode and the second electrode. The fourth electrode is electrically connected with the second extending portion. A direction from the third electrode to the fourth electrode is along the second direction. The semiconductor member is provided between the first electrode and the second electrode, between the first electrode and the first extending portion, and between the first electrode and the second extending portion in the first direction. The semiconductor member includes first to sixth semiconductor regions. The first semiconductor region is of a first conductive type. The first semiconductor region includes a first partial region, a second partial region, a third partial region, and a fourth partial region. The first partial region is located between the first electrode and the third electrode in the first direction. A direction from the third electrode to the second partial region is along the second direction. The third partial region is located between the first electrode and the fourth electrode in the first direction. A direction from the fourth electrode to the fourth partial region is along the second direction. The second semiconductor region is of a second conductive type electrically connected with the second electrode. A direction from the third electrode to the second semiconductor region and a direction from the fourth electrode to the second semiconductor region are along the second direction. The third semiconductor region is of first conductive type electrically connected with the second electrode. A part of the second semiconductor region is located between the second partial region and the third semiconductor region in the first direction. A direction from the third electrode to at least a part of the third semiconductor region is along the second direction. The fourth semiconductor region is of the second conductive type provided between the first electrode and the first semiconductor region. The fifth semiconductor region is of the first conductive type provided between the first electrode and the first semiconductor region. A direction from the fourth semiconductor region to the fifth semiconductor region crosses the first direction. The sixth semiconductor region is of the first conductive type electrically connected with the second electrode. At least a part of the sixth semiconductor region is between an other part of the second semiconductor region and the first extending portion. At least a part of the insulating member is provided between the third electrode and the semiconductor member, and between the fourth electrode and the semiconductor member.</p><p id="p-0037" num="0036">Various embodiments are described below with reference to the accompanying drawings.</p><p id="p-0038" num="0037">The drawings are schematic and conceptual; and the relationships between the thickness and width of portions, the proportions of sizes among portions, etc., are not necessarily the same as the actual values. The dimensions and proportions may be illustrated differently among drawings, even for identical portions.</p><p id="p-0039" num="0038">In the specification and drawings, components similar to those described previously or illustrated in an antecedent drawing are marked with like reference numerals, and a detailed description is omitted as appropriate.</p><heading id="h-0006" level="1">First Embodiment</heading><p id="p-0040" num="0039"><figref idref="DRAWINGS">FIGS. <b>1</b>, <b>2</b>A, <b>2</b>B, and <b>3</b> to <b>10</b></figref> are schematic views illustrating a semiconductor device according to a first embodiment.</p><p id="p-0041" num="0040"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a perspective view illustrating the portion P<b>1</b> shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>. <figref idref="DRAWINGS">FIG. <b>2</b>A</figref> is a plan view of the portion P<b>2</b> shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>. <figref idref="DRAWINGS">FIG. <b>2</b>B</figref> is a transmission plan view of the portion P<b>2</b> of <figref idref="DRAWINGS">FIG. <b>10</b></figref>. <figref idref="DRAWINGS">FIGS. <b>3</b> to <b>9</b></figref> are sectional views corresponds to A<b>1</b>-A<b>2</b> line, B<b>1</b>-B<b>2</b> line, C<b>1</b>-C<b>2</b> line, D<b>1</b>-D<b>2</b> line, E<b>1</b>-E<b>2</b> line, F<b>1</b>-F<b>2</b> line, and G<b>1</b>-G<b>2</b>, respectively, of <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>. The A<b>1</b>-A<b>2</b> line, B<b>1</b>-B<b>2</b> line, C<b>1</b>-C<b>2</b> line and D<b>1</b>-D<b>2</b> line in <figref idref="DRAWINGS">FIG. <b>1</b></figref> correspond to each part for the A<b>1</b>-A<b>2</b> line, B<b>1</b>-B<b>2</b> line, C<b>1</b>-C<b>2</b> line and D<b>1</b>-D<b>2</b> line in <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>. <figref idref="DRAWINGS">FIG. <b>10</b></figref> is a plan view.</p><p id="p-0042" num="0041">As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, a semiconductor device <b>110</b> according to the embodiment includes a first electrode <b>51</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>4</b> and <b>10</b></figref>, the semiconductor device <b>110</b> includes a second electrode <b>52</b> and a first wiring member <b>61</b>M. As shown in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>3</b></figref>, the semiconductor device <b>110</b> includes a third electrode <b>53</b>, the semiconductor member <b>10</b>M, and an insulating member <b>40</b>M. In <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the second electrode <b>52</b> and the insulating member <b>40</b>M are omitted in order to make the figure easier to see.</p><p id="p-0043" num="0042">As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, a direction from the first electrode <b>51</b> to the second electrode <b>52</b> is along a first direction D<b>1</b>. The first direction is defined as a Z-axis direction. One direction perpendicular to the Z-axis direction is defined as a Y-axis direction. The direction perpendicular to the Z-axis direction and the Y-axis direction is defined as an X-axis direction.</p><p id="p-0044" num="0043">As shown in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b>B</figref>, the first wiring member <b>61</b>M includes a first extending portion <b>61</b>. The first extending portion <b>61</b> extends along a second direction D<b>2</b>. The second direction D<b>2</b> crosses the first direction D<b>1</b>. The second direction D<b>2</b> is, for example, the Y-axis direction. A length of the first extending portion <b>61</b> (the length along the Y-axis direction) is longer than a length of the first extending portion <b>61</b> along the X-axis direction.</p><p id="p-0045" num="0044">As shown in <figref idref="DRAWINGS">FIGS. <b>2</b>B, <b>7</b> and <b>10</b></figref>, a third direction D<b>3</b> from the first extending portion <b>61</b> to the second electrode <b>52</b> crosses a first plane including the first direction D<b>1</b> and the second direction D<b>2</b>. The first plane is, for example, the Z-Y plane. The third direction D<b>3</b> may be, for example, the X-axis direction.</p><p id="p-0046" num="0045">In this example, a plurality of second electrodes <b>52</b> and a plurality of first extending portions <b>61</b> are provided. The &#x201c;second electrode <b>52</b>&#x201d; is one of a plurality of second electrodes <b>52</b>. The &#x201c;first extending portion <b>61</b>&#x201d; is one of a plurality of first extending portions <b>61</b>.</p><p id="p-0047" num="0046"><figref idref="DRAWINGS">FIG. <b>2</b>A</figref> illustrates the semiconductor member <b>10</b>M and the third electrode <b>53</b>. As shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the third electrode <b>53</b> extends along the third direction D<b>3</b>. A length of the third electrode <b>53</b> along the third direction D<b>3</b> is longer than a length L<b>53</b> of the third electrode <b>53</b> along the second direction D<b>2</b>. In this example, a plurality of third electrodes <b>53</b> are provided. The &#x201c;third electrode <b>53</b>&#x201d; is one of a plurality of third electrodes <b>53</b>.</p><p id="p-0048" num="0047">As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, a part of the third electrode <b>53</b> is located between the first electrode <b>51</b> and the first extending portion <b>61</b>. A part of the third electrode <b>53</b> is located between a first partial region <b>11</b><i>a </i>of the first semiconductor region <b>11</b> and the first extending portion <b>61</b>.</p><p id="p-0049" num="0048">As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, another part of the third electrode <b>53</b> is located between the first electrode <b>51</b> and the second electrode <b>52</b>. Another part of the third electrode <b>53</b> is located between the first partial region <b>11</b><i>a </i>of the first semiconductor region <b>11</b> and the second electrode <b>52</b>. The third electrode <b>53</b> is electrically connected with the first extending portion <b>61</b>. In this example, the first wiring member <b>61</b>M includes a first wiring connecting portion <b>61</b>C. The first wiring connecting portion <b>61</b>C is provided between the third electrode <b>53</b> and the first extending portion <b>61</b>. The first wiring connecting portion <b>61</b>C electrically connects the third electrode <b>53</b> with the first extension portion <b>61</b>. The boundary between the first extending portion <b>61</b> and the first wiring connecting portion <b>61</b>C may be clear or unclear. The first extending portion <b>61</b> and the first wiring connecting portion <b>61</b>C may be seamlessly continuous.</p><p id="p-0050" num="0049">As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the semiconductor member <b>10</b>M is provided between the first electrode <b>51</b> and the second electrode <b>52</b> and between the first electrode <b>51</b> and the first extending portion <b>61</b> in the first direction D<b>1</b>. As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the semiconductor member <b>10</b>M includes first to sixth semiconductor regions <b>11</b> to <b>16</b>.</p><p id="p-0051" num="0050">The first semiconductor region <b>11</b> is of a first conductive type. As shown in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>3</b></figref>, the first semiconductor region <b>11</b> includes a first partial region <b>11</b><i>a </i>and a second partial region <b>11</b><i>b</i>. The first partial region <b>11</b><i>a </i>is located between the first electrode <b>51</b> and the third electrode <b>53</b> in the first direction D<b>1</b>. A direction from the third electrode <b>53</b> to the second partial region <b>11</b><i>b </i>is along the second direction D<b>2</b>.</p><p id="p-0052" num="0051">The second semiconductor region <b>12</b> is of a second conductive type. The first conductive type is one of n type and p type. The second conductive type is the other of n type and p type. In the following, the first conductive type is n-type and the second conductive type is p-type.</p><p id="p-0053" num="0052">The second semiconductor region <b>12</b> is electrically connected with the second electrode <b>52</b>. As shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, in this example, the second electrode <b>52</b> includes a second electrode planar portion <b>52</b>F and a second electrode connecting portion <b>52</b>C. The second electrode planar portion <b>52</b>F extends along the X-Y plane. As shown in <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>, the second electrode connecting portion <b>52</b>C extends along the third direction D<b>3</b>. As shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, a part of the second electrode connecting portion <b>52</b>C is located between the second semiconductor region <b>12</b> and the second electrode planar portion <b>52</b>F in the first direction D<b>1</b>. The second electrode connecting portion <b>52</b>C electrically connects the second semiconductor region <b>12</b> with the second electrode planar portion <b>52</b>F.</p><p id="p-0054" num="0053">As shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the second semiconductor region <b>12</b> may include a region <b>12</b><i>a </i>and a region <b>12</b><i>b</i>. A part of the region <b>12</b><i>a </i>is provided between the first semiconductor region <b>11</b> and the region <b>12</b><i>b</i>. Another part of the region <b>12</b><i>a </i>is provided between the first semiconductor region <b>11</b> and the third semiconductor region <b>13</b>. The region <b>12</b><i>b </i>is provided between the region <b>12</b><i>a </i>and the second electrode <b>52</b>. A concentration of impurity of the second conductive type in the region <b>12</b><i>b </i>is higher than a concentration of impurity of the second conductive type in the region <b>12</b><i>a</i>. The region <b>12</b><i>a </i>is, for example, a p-region. The region <b>12</b><i>b </i>is a p<sup>+</sup>-region. By providing the region <b>12</b><i>b</i>, for example, a low contact resistance can be obtained between the second semiconductor region <b>12</b> and the second electrode <b>52</b>.</p><p id="p-0055" num="0054">As shown in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>3</b></figref>, a direction from the third electrode <b>53</b> to the second semiconductor region <b>12</b> is along the second direction D<b>2</b>.</p><p id="p-0056" num="0055">As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the third semiconductor region <b>13</b> is electrically connected with the second electrode <b>52</b>. For example, the third semiconductor region <b>13</b> is in contact with the second electrode <b>52</b>. As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, a part of the second semiconductor region <b>12</b> is located between the second partial region <b>11</b><i>b </i>and the third semiconductor region <b>13</b> in the first direction D<b>1</b>. A direction from the third electrode <b>53</b> to at least a part of the third semiconductor region <b>13</b> is along the second direction D<b>2</b>. For example, a boundary b<b>2</b> between the second semiconductor region <b>12</b> and the third semiconductor region <b>13</b> faces the third electrode <b>53</b> in the second direction D<b>2</b>. For example, a boundary b<b>1</b> between the first semiconductor region <b>11</b> (second partial region <b>11</b><i>b</i>) and the second semiconductor region <b>12</b> faces the third electrode <b>53</b> in the second direction D<b>2</b>.</p><p id="p-0057" num="0056">As shown in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>3</b></figref>, the fourth semiconductor region <b>14</b> is provided between the first electrode <b>51</b> and the first semiconductor region <b>11</b>. The fourth semiconductor region <b>14</b> is of the second conductive type.</p><p id="p-0058" num="0057">As shown in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>3</b></figref>, the fifth semiconductor region <b>15</b> is provided between the first electrode <b>51</b> and the first semiconductor region <b>11</b>. The fifth semiconductor region <b>15</b> is of the first conductive type. A direction from the fourth semiconductor region <b>14</b> to the fifth semiconductor region <b>15</b> crosses the first direction D<b>1</b>. The direction from the fourth semiconductor region <b>14</b> to the fifth semiconductor region <b>15</b> is along the X-Y plane.</p><p id="p-0059" num="0058">In one example, one fourth semiconductor region <b>14</b> and a plurality of island-shaped fifth semiconductor regions <b>15</b> may be provided. The fourth semiconductor region <b>14</b> is provided around the plurality of island-shaped fifth semiconductor regions <b>15</b>. In another example, one fifth semiconductor region <b>15</b> and a plurality of island-shaped fourth semiconductor regions <b>14</b> may be provided. A fifth semiconductor region <b>15</b> is provided around the plurality of island-shaped fourth semiconductor regions <b>14</b>. In yet another example, a plurality of fourth semiconductor regions <b>14</b> and a plurality of fifth semiconductor regions <b>15</b> may be provided.</p><p id="p-0060" num="0059">As shown in <figref idref="DRAWINGS">FIGS. <b>6</b> and <b>8</b></figref>, the sixth semiconductor region <b>16</b> is electrically connected with the second electrode <b>52</b>. The sixth semiconductor region <b>16</b> is of the first conductive type. As shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, as already described, in this example, the second electrode <b>52</b> includes the second electrode planar portion <b>52</b>F and the second electrode connecting portion <b>52</b>C. The second electrode connecting portion <b>52</b>C extends along the third direction D<b>3</b> (see <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>). As shown in <figref idref="DRAWINGS">FIG. <b>8</b></figref>, a part of the second electrode connecting portion <b>52</b>C is located between the third semiconductor region <b>13</b> and the second electrode planar portion <b>52</b>F in the first direction D<b>1</b>. Another part of the second electrode connecting portion <b>52</b>C is between the sixth semiconductor region <b>16</b> and the second electrode planar portion <b>52</b>F in the first direction D<b>1</b>. The second electrode connecting portion <b>52</b>C electrically connects the third semiconductor region <b>13</b> with the second electrode planar portion <b>52</b>F, and electrically connects the sixth semiconductor region <b>16</b> with the second electrode planar portion <b>52</b>F.</p><p id="p-0061" num="0060">As shown in <figref idref="DRAWINGS">FIGS. <b>1</b>, <b>4</b> and <b>6</b></figref>, at least a part of the sixth semiconductor region <b>16</b> is located between another part of the second semiconductor region <b>12</b> and the first extending portion <b>61</b>.</p><p id="p-0062" num="0061">As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the insulating member <b>40</b>M includes a first insulating region <b>41</b>. The first insulating region <b>41</b> is provided between the third electrode <b>53</b> and the semiconductor member <b>10</b>M. The first insulating region <b>41</b> electrically insulates the third electrode <b>53</b> and the semiconductor member <b>10</b>M from each other.</p><p id="p-0063" num="0062">As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the insulating member <b>40</b>M may further include a second insulating region <b>42</b>. The second insulating region <b>42</b> is provided between the third electrode <b>53</b> and the second electrode <b>52</b> in the first direction D<b>1</b>. The second insulating region <b>42</b> electrically connects the third electrode <b>53</b> and the second electrode <b>52</b> with each other.</p><p id="p-0064" num="0063">In the semiconductor device <b>110</b>, for example, a first operation can be performed. In the first operation, a current flowing between the first electrode <b>51</b> and the second electrode <b>52</b> can be controlled by a potential of the third electrode <b>53</b>. The potential of the third electrode <b>53</b> is, for example, a potential based on a potential of the second electrode <b>52</b>. In the first operation, the current flows in the direction from the first electrode <b>51</b> to the second electrode <b>52</b>. In the semiconductor device <b>110</b>, a second operation may be performed. In the second operation, the current flows in the direction from the second electrode <b>52</b> to the first electrode <b>51</b>.</p><p id="p-0065" num="0064">The semiconductor device <b>110</b> is, for example, an RC-IGBT (Reverse-Conducting Insulated Gate Bipolar Transistor). The first operation corresponds to, for example, an IGBT operation (IGBT mode). The second operation corresponds to, for example, a diode operation (diode mode). The first electrode <b>51</b> is, for example, a collector electrode. The second electrode <b>52</b> is, for example, an emitter electrode. The third electrode <b>53</b> is, for example, a gate electrode. The first operation and the second operation may be repeated.</p><p id="p-0066" num="0065">For example, the second semiconductor region <b>12</b> corresponds to a p-type base region. The third semiconductor region <b>13</b> corresponds to, for example, an n-type emitter region.</p><p id="p-0067" num="0066">As shown in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the first wiring member <b>61</b>M includes a pad portion <b>61</b>P. The pad portion <b>61</b>P is electrically connected with the first extending portion <b>61</b>. By controlling the potential of the pad portion <b>61</b>P, the potential of the third electrode <b>53</b> electrically connected with the first extending portion <b>61</b> can be controlled. As a result, a switching operation is performed. The region in which the third semiconductor region <b>13</b> is provided is, for example, an operating region (for example, a cell region).</p><p id="p-0068" num="0067">As shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, for example, during recovery in diode operation (reverse operation) (for example, Desert control), the carrier <b>10</b>C (for example, an electron) moves from the first semiconductor region <b>11</b> toward the second electrode <b>52</b> through the second semiconductor region <b>12</b> and the semiconductor region <b>13</b>. For example, the carrier <b>10</b>C is evacuated (pulled out).</p><p id="p-0069" num="0068">In the embodiment, the sixth semiconductor region <b>16</b> is provided in a portion overlapping the first extending portion <b>61</b>. As a result, for example, during recovery in diode operation (reverse operation), the carrier <b>10</b>C (for example, electrons) can move from the first semiconductor region <b>11</b> toward the second electrodes <b>52</b> through the second semiconductor region <b>12</b> and the sixth semiconductor region <b>16</b> (see <figref idref="DRAWINGS">FIG. <b>1</b></figref>). As a result, for example, the carrier <b>10</b>C is evacuated even in the region where the first extending portion <b>61</b> is provided. In the embodiment, the carrier can be efficiently evacuated.</p><p id="p-0070" num="0069">Thereby, for example, the reverse recovery current (Irr) can be reduced. For example, a high breakdown strength can be obtained. For example, stable characteristics can be obtained. For example, high reliability can be obtained. According to the embodiment, it is possible to provide a semiconductor device capable of stabilizing the characteristics.</p><p id="p-0071" num="0070">As shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, a length of the sixth semiconductor region <b>16</b> along the third direction D<b>3</b> is defined as a sixth semiconductor region length L<b>16</b>. A length of the third semiconductor region <b>13</b> along the third direction D<b>3</b> is defined as a third semiconductor region length L<b>13</b>. In the embodiment, the sixth semiconductor region length L<b>16</b> is preferably longer than the third semiconductor region length L<b>13</b>. Thereby, for example, the carrier <b>10</b>C is evacuated more efficiently.</p><p id="p-0072" num="0071">For example, the sixth semiconductor region length L<b>16</b> is preferably not less than 10 times the third semiconductor region length L<b>13</b>. As a result, the carrier <b>10</b>C is evacuated more efficiently. The sixth semiconductor region length L<b>16</b> is preferably not more than 500 times the third semiconductor region length L<b>13</b>. As a result, the semiconductor device can be easily downsized.</p><p id="p-0073" num="0072">The sixth semiconductor region length L<b>16</b> is not less than 10 &#x3bc;m and not more than 200 &#x3bc;m. The third semiconductor region length L<b>13</b> is not less than 0.3 &#x3bc;m and not more than 10 &#x3bc;m.</p><p id="p-0074" num="0073">In the embodiment, the sixth semiconductor region length L<b>16</b> is longer than the length L<b>53</b> along the second direction D<b>2</b> of the third electrode <b>53</b> (see <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>). In one example, the length L<b>53</b> is, for example, not less than 0.3 &#x3bc;m and not more than 1.5 &#x3bc;m.</p><p id="p-0075" num="0074">As shown in <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>, a length of the first wiring connecting portion <b>61</b>C along the third direction D<b>3</b> is defined as a length Lx<b>61</b>. A length of the first wiring connecting portion <b>61</b>C along the second direction D<b>2</b> is defined as a length Ly<b>61</b>. The length Lx<b>61</b> is preferably longer than the length Ly<b>61</b>. As a result, the first wiring connecting portion <b>61</b>C is electrically connected with the third electrode <b>53</b> being narrow in a wide area. For example, it is easy to obtain an electrical connection with low electrical resistance. More stable operation can be obtained.</p><p id="p-0076" num="0075">As shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the semiconductor member <b>10</b>M may include a plurality of third semiconductor regions <b>13</b> and a plurality of sixth semiconductor regions <b>16</b>. A part of the third electrode <b>53</b> is located between one of the plurality of third semiconductor regions <b>13</b> and another one of the plurality of third semiconductor regions <b>13</b> in the second direction D<b>2</b>. Another part of the third electrode <b>53</b> is located between one of the plurality of sixth semiconductor regions <b>16</b> and another one of the plurality of sixth semiconductor regions <b>16</b> in the second direction D<b>2</b>.</p><p id="p-0077" num="0076">As shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the plurality of third semiconductor regions <b>13</b> may be arranged along the third direction D<b>3</b>. For example, a direction from one of the plurality of third semiconductor regions <b>13</b> to another one of the plurality of third semiconductor regions <b>13</b> is along the third direction D<b>3</b>. At least a part of the second semiconductor region <b>12</b> is located between one of the plurality of third semiconductor regions <b>13</b> and another one of the plurality of third semiconductor regions <b>13</b> in the third direction D<b>3</b>.</p><p id="p-0078" num="0077">As shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, a part of the second semiconductor region <b>12</b> may be between the sixth semiconductor region <b>16</b> and the third semiconductor region <b>13</b>.</p><p id="p-0079" num="0078">In the embodiment, the impurity concentration of the first conductive type in the sixth semiconductor region <b>16</b> may be substantially the same as the impurity concentration of the first conductive type in the third semiconductor region <b>13</b>. For example, the impurity concentration of the first conductive type in the sixth semiconductor region <b>16</b> is preferably not less than 0.5 times and not more than 2 times the impurity concentration of the first conductive type in the third semiconductor region <b>13</b>. The carrier <b>10</b>C is evacuate more stably. Manufacture of semiconductor devices becomes easy.</p><p id="p-0080" num="0079">As shown in <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>3</b></figref>, the semiconductor member <b>10</b>M may further include a seventh semiconductor region <b>17</b> of the first conductive type. The seventh semiconductor region <b>17</b> is provided between the fourth semiconductor region <b>14</b> and the first semiconductor region <b>11</b> and between the fifth semiconductor region <b>15</b> and the first semiconductor region <b>11</b>. The seventh semiconductor region <b>17</b> is, for example, a buffer layer. For example, the impurity concentration of the first conductive type in the seventh semiconductor region <b>17</b> is higher than the impurity concentration of the first conductive type in the first semiconductor region <b>11</b>. For example, the carrier concentration of the first conductive type in the seventh semiconductor region <b>17</b> is higher than the carrier concentration of the first conductive type in the first semiconductor region <b>11</b>. The first semiconductor region <b>11</b> is, for example, an n region or an n<sup>+</sup> region. The seventh semiconductor region <b>17</b> is, for example, an n<sup>+</sup> region.</p><p id="p-0081" num="0080">As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, in the embodiment, for example, at least a part of the third semiconductor region <b>13</b>, a part of the sixth semiconductor region <b>16</b>, and the second semiconductor region <b>12</b> are in contact with the second electrode <b>52</b>. A stable electrical connection can be obtained.</p><p id="p-0082" num="0081">As shown in <figref idref="DRAWINGS">FIG. <b>2</b>A</figref>, the semiconductor device <b>110</b> may include a first conductive member <b>58</b>. The first conductive member <b>58</b> extends along the third direction D<b>3</b>. As shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>, a part of the first conductive member <b>58</b> is located between a part of the first semiconductor region <b>11</b> and the second electrode <b>52</b>. Another part of the first conductive member <b>58</b> is located between another part of the first semiconductor region <b>11</b> and the first extending portion <b>61</b>. The first conductive member <b>58</b> is electrically insulated from the first extending portion <b>61</b>. As shown in <figref idref="DRAWINGS">FIG. <b>9</b></figref>, a part of the insulating member <b>40</b>M is located between the first conductive member <b>58</b> and the first extending portion <b>61</b>. The first conductive member <b>58</b> is electrically connected with the second electrode <b>52</b>. As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, a third insulating region <b>43</b> of the insulating member <b>40</b>M is provided between the first conductive member <b>58</b> and the semiconductor member <b>10</b>M.</p><p id="p-0083" num="0082">As shown in <figref idref="DRAWINGS">FIGS. <b>2</b>B and <b>3</b></figref>, the third semiconductor region <b>13</b> and the second semiconductor region <b>12</b> are located between the third electrode <b>53</b> and the first conductive member <b>58</b> in the second direction D<b>2</b>.</p><p id="p-0084" num="0083">As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, in this example, the second electrode <b>52</b> includes a first conductive member connecting portion <b>58</b>C. As shown in <figref idref="DRAWINGS">FIG. <b>2</b>B</figref>, the first conductive member connecting portion <b>58</b>C extends along the third direction D<b>3</b>. As shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the first conductive member connecting portion <b>58</b>C is located between the first conductive member <b>58</b> and the second electrode planar portion <b>52</b>F in the first direction D<b>1</b>. The first conductive member connecting portion <b>58</b>C electrically connects the first conductive member <b>58</b> with the second electrode planar portion <b>52</b>F.</p><p id="p-0085" num="0084">The first conductive member <b>58</b> is, for example, a &#x201c;dummy gate electrode&#x201d;. A plurality of first conductive members <b>58</b> may be provided.</p><p id="p-0086" num="0085">For example, a trench <b>10</b>T (see <figref idref="DRAWINGS">FIG. <b>3</b></figref>) is formed in a semiconductor layer to be the semiconductor member <b>10</b>M. The trench <b>10</b>T pierces the third semiconductor region <b>13</b> and the second semiconductor region <b>12</b> and reaches the first semiconductor region <b>11</b>. An insulating film serving as the first insulating region <b>41</b> is formed inside the trench <b>10</b>T. A conductive material is filled in a left space of the trench <b>10</b>T. As a result, the third electrode <b>53</b> and the first conductive member <b>58</b> are formed.</p><p id="p-0087" num="0086"><figref idref="DRAWINGS">FIGS. <b>11</b>A and <b>11</b>B</figref> are circuit diagrams showing a usage example of the semiconductor device according to the first embodiment.</p><p id="p-0088" num="0087">As shown in <figref idref="DRAWINGS">FIGS. <b>11</b>A and <b>11</b>B</figref>, a semiconductor device <b>115</b> according to the embodiment includes a plurality of elements (first element Q<b>1</b> and second element Q<b>2</b>, etc.). The semiconductor device <b>110</b> above-mentioned can be applied to each of the first element Q<b>1</b> and the second element Q<b>2</b>.</p><p id="p-0089" num="0088">The first element Q<b>1</b> includes a first collector C<b>1</b>, a first emitter E<b>1</b>, and a first gate G<b>1</b>. The second element Q<b>2</b> includes a second collector C<b>2</b>, a second emitter E<b>2</b>, and a second gate G<b>2</b>. The collectors correspond to, for example, the first electrode <b>51</b>. The emitters correspond to, for example, the second electrode <b>52</b>. The gates correspond to, for example, the third electrode <b>53</b>.</p><p id="p-0090" num="0089">For example, the first emitter E<b>1</b> is electrically connected with the second collector C<b>2</b>. The first emitter E<b>1</b> is electrically connected with one end of a load LE. A voltage Vdd is applied between the first collector C<b>1</b> and another end of the load LE. A voltage Vss is applied between another end of the load LE and the second emitter E<b>2</b>. The voltage Vdd and the voltage Vss are supplied by, for example, the power supply <b>78</b>.</p><p id="p-0091" num="0090">The controller <b>75</b> included in the control circuit <b>70</b> controls the first gate G<b>1</b> and the second gate G<b>2</b>. In the state (operation) shown in <figref idref="DRAWINGS">FIG. <b>11</b>A</figref>, the controller <b>75</b> turns on/off the first gate G<b>1</b>. In the state (operation) shown in <figref idref="DRAWINGS">FIG. <b>11</b>B</figref>, the controller <b>75</b> turns on/off the second gate G<b>2</b>.</p><p id="p-0092" num="0091">A semiconductor module <b>210</b> according to the embodiment includes a plurality of semiconductor devices (first element Q<b>1</b> and second element Q<b>2</b>, etc.). The semiconductor module <b>210</b> may include the control circuit <b>70</b> (controller <b>75</b>) and the power supply <b>78</b>.</p><p id="p-0093" num="0092"><figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref> are schematic diagrams showing a usage example of the semiconductor device according to the first embodiment.</p><p id="p-0094" num="0093">The horizontal axis of <figref idref="DRAWINGS">FIGS. <b>12</b>A and <b>12</b>B</figref> is time tm. The vertical axis of <figref idref="DRAWINGS">FIG. <b>12</b>A</figref> is a voltage VG<b>1</b> of the first gate G<b>1</b>. The vertical axis of <figref idref="DRAWINGS">FIG. <b>12</b>B</figref> is a voltage VG<b>2</b> of the second gate G<b>2</b>.</p><p id="p-0095" num="0094">For example, in the first element Q<b>1</b> and the second element Q<b>2</b>, the first operation OP<b>1</b> and the second operation OP<b>2</b> are performed. In the first operation OP<b>1</b>, the first element Q<b>1</b> is in the IGBT mode &#x201c;IM&#x201d;. In the second operation OP<b>2</b>, the first element Q<b>1</b> is in the OFF state &#x201c;OFF&#x201d;. In the first operation OP<b>1</b>, the second element Q<b>2</b> is in the OFF state &#x201c;OFF&#x201d;. In the second operation OP<b>2</b>, the second element Q<b>2</b> is in the diode mode &#x201c;DM&#x201d;.</p><p id="p-0096" num="0095">In the embodiment, the carrier <b>10</b>C (for example, electrons) can be efficiently evacuated via the third semiconductor region <b>13</b> and the sixth semiconductor region <b>16</b> before the recovery in the diode mode &#x201c;DM&#x201d;. Thereby, for example, the reverse recovery current (Irr) can be reduced.</p><p id="p-0097" num="0096"><figref idref="DRAWINGS">FIGS. <b>13</b> to <b>19</b></figref> are schematic views illustrating a semiconductor device according to the first embodiment.</p><p id="p-0098" num="0097"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a plan view. <figref idref="DRAWINGS">FIG. <b>14</b></figref> is a transmission plan view of the portion P<b>3</b> shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>. <figref idref="DRAWINGS">FIGS. <b>15</b> to <b>19</b></figref> are cross-sectional views taken along the lines A<b>3</b>-A<b>4</b>, B<b>3</b>-B<b>4</b>, B<b>5</b>-B<b>6</b>, H<b>1</b>-H<b>2</b>, and I<b>1</b>-I<b>2</b> of <figref idref="DRAWINGS">FIG. <b>14</b></figref>, respectively.</p><p id="p-0099" num="0098">As shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, a semiconductor device <b>111</b> according to the embodiment includes a second wiring member <b>62</b>M. As shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the semiconductor device <b>111</b> includes a fourth electrode <b>54</b>. Except for these, the configuration of the semiconductor device <b>111</b> may be the same as that of the semiconductor device <b>110</b>.</p><p id="p-0100" num="0099">As shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, the second wiring member <b>62</b>M includes a second extending portion <b>62</b>. The second extending portion <b>62</b> extends along the second direction D<b>2</b>. A direction from the second extending portion <b>62</b> to the first extending portion <b>61</b> is along the third direction D<b>3</b>. In this example, a plurality of second extending portions <b>62</b> are provided. One of the plurality of second extending portions <b>62</b> is located between one of the plurality of first extending portions <b>61</b> and another one of the plurality of first extending portions <b>61</b> in the third direction D<b>3</b>. One of the plurality of first extending portions <b>61</b> is between one of the plurality of second extending portions <b>62</b> and another one of the plurality of second extending portions <b>62</b> in the third direction D<b>3</b>. The second wiring member <b>62</b>M includes a pad portion <b>62</b>P. The pad portion <b>62</b>P is electrically connected with the second extending portion <b>62</b>.</p><p id="p-0101" num="0100">As shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the fourth electrode <b>54</b> extends along the third direction D<b>3</b>. The direction from the third electrode <b>53</b> to the fourth electrode <b>54</b> is along the second direction D<b>2</b>.</p><p id="p-0102" num="0101">As shown in <figref idref="DRAWINGS">FIGS. <b>17</b> and <b>19</b></figref>, a part of the fourth electrode <b>54</b> is located between the first electrode <b>51</b> and the second extending portion <b>62</b>. Another part of the fourth electrode <b>54</b> is located between the first electrode <b>51</b> and the second electrode <b>52</b>. The fourth electrode <b>54</b> is electrically connected with the second extending portion <b>62</b>.</p><p id="p-0103" num="0102">As shown in <figref idref="DRAWINGS">FIGS. <b>17</b> and <b>19</b></figref>, in this example, the second wiring member <b>62</b>M includes a second wiring connecting portion <b>62</b>C. The second wiring connecting portion <b>62</b>C is provided between the fourth electrode <b>54</b> and the second extending portion <b>62</b>. The second wiring connecting portion <b>62</b>C electrically connects the fourth electrode <b>54</b> with the second extending portion <b>62</b>.</p><p id="p-0104" num="0103">As shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the semiconductor member <b>10</b>M includes another third semiconductor region <b>13</b>A and another sixth semiconductor region <b>16</b>A in addition to the above-mentioned third semiconductor region <b>13</b> and sixth semiconductor region <b>16</b>.</p><p id="p-0105" num="0104">As shown in <figref idref="DRAWINGS">FIG. <b>15</b></figref>, a part of the second semiconductor region <b>12</b> is located between the first semiconductor region <b>11</b> and the other third semiconductor region <b>13</b>A in the first direction D<b>1</b>. As shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>, a direction from the fourth electrode <b>54</b> to at least a part of the other third semiconductor region <b>13</b>A is along the second direction D<b>2</b>.</p><p id="p-0106" num="0105">As shown in <figref idref="DRAWINGS">FIG. <b>17</b></figref>, at least a part of the other sixth semiconductor region <b>16</b>A is located between the second semiconductor region <b>12</b> and the second extending portion <b>62</b>.</p><p id="p-0107" num="0106">A part of the insulating member <b>40</b>M (fourth insulating region <b>44</b>) is provided between the fourth electrode <b>54</b> and the semiconductor member <b>10</b>M.</p><p id="p-0108" num="0107">For example, a voltage applied to the pad portion <b>62</b>P is applied to the fourth electrode <b>54</b> via the second wiring member <b>62</b>M. The fourth electrode <b>54</b> functions as a gate electrode different from the third electrode <b>53</b>.</p><p id="p-0109" num="0108">By providing the other sixth semiconductor region <b>16</b>A in the semiconductor device <b>111</b>, the carrier <b>10</b>C is also evacuated in the region where the second extending portion <b>62</b> is provided, for example. For example, the reverse recovery current (Irr) can be reduced. For example, a high breakdown strength can be obtained. For example, stable characteristics can be obtained.</p><p id="p-0110" num="0109">In the semiconductor device <b>111</b>, a voltage (signal) different from the voltage (signal) applied to the third electrode <b>53</b> can be applied to the fourth electrode <b>54</b>. The fourth electrode <b>54</b> can be controlled to a state different from that of the third electrode <b>53</b>. For example, the degree of evacuation (pulling out) of the carrier <b>10</b>C can be adjusted. More stable operation can be obtained.</p><p id="p-0111" num="0110">The semiconductor module <b>210</b> according to the embodiment includes the semiconductor device <b>111</b> according to the embodiment and the controller <b>75</b> (see <figref idref="DRAWINGS">FIGS. <b>11</b>A and <b>11</b>B</figref>). The controller <b>75</b> can apply a first signal to the first wiring member <b>61</b>M. The controller <b>75</b> can apply a second signal different from the first signal to the second wiring member <b>62</b>M.</p><heading id="h-0007" level="1">Second Embodiment</heading><p id="p-0112" num="0111"><figref idref="DRAWINGS">FIGS. <b>20</b>, <b>21</b>A, <b>21</b>B, and <b>22</b> to <b>30</b></figref> are schematic views illustrating a semiconductor device according to a second embodiment.</p><p id="p-0113" num="0112"><figref idref="DRAWINGS">FIG. <b>20</b></figref> is a plan view. <figref idref="DRAWINGS">FIG. <b>21</b>A</figref> is a plan view of the portion P<b>3</b> shown in <figref idref="DRAWINGS">FIG. <b>20</b></figref>. <figref idref="DRAWINGS">FIG. <b>21</b>B</figref> is a transmission plan view of the portion P<b>3</b> of <figref idref="DRAWINGS">FIG. <b>20</b></figref>. <figref idref="DRAWINGS">FIGS. <b>22</b> to <b>30</b></figref> are sectional views on A<b>1</b>-A<b>2</b> line, B<b>1</b>-B<b>2</b> line, B<b>7</b>-B<b>8</b> line, C<b>1</b>-C<b>2</b> line, D<b>1</b>-D<b>2</b> line, E<b>1</b>-E<b>2</b> line, F<b>1</b>-F<b>2</b> line, G<b>1</b>-G<b>2</b> line and J<b>1</b>-J<b>2</b> line, respectively, of <figref idref="DRAWINGS">FIG. <b>21</b>B</figref>.</p><p id="p-0114" num="0113">As shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>, a semiconductor device <b>120</b> according to the embodiment includes the first electrode <b>51</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>22</b> and <b>20</b></figref>, the semiconductor device <b>120</b> includes the second electrode <b>52</b>, the first wiring member <b>61</b>M, and the second wiring member <b>62</b>M. As shown in <figref idref="DRAWINGS">FIGS. <b>21</b>B and <b>22</b></figref>, the semiconductor device <b>120</b> includes the third electrode <b>53</b>, the fourth electrode <b>54</b>, the semiconductor member <b>10</b>M, and the insulating member <b>40</b>M. Also in this example, the direction from the first electrode <b>51</b> to the second electrode <b>52</b> is along the first direction D<b>1</b> (see <figref idref="DRAWINGS">FIG. <b>22</b></figref>).</p><p id="p-0115" num="0114">As shown in <figref idref="DRAWINGS">FIG. <b>21</b>B</figref>, the first wiring member <b>61</b>M includes the first extending portion <b>61</b>. The first extending portion <b>61</b> extends along the second direction D<b>2</b> crossing the first direction D<b>1</b>. The third direction D<b>3</b> from the first extending portion <b>61</b> to the second electrode <b>52</b> crosses the first plane including the first direction D<b>1</b> and the second direction D<b>2</b>.</p><p id="p-0116" num="0115">The second wiring member <b>62</b>M includes the second extending portion <b>62</b>. The second extending portion <b>62</b> extends along the second direction D<b>2</b>. The direction from the second extending portion <b>62</b> to the second electrode <b>52</b> is along the third direction D<b>3</b>.</p><p id="p-0117" num="0116">As shown in <figref idref="DRAWINGS">FIG. <b>21</b>B</figref>, the third electrode <b>53</b> extends along the third direction D<b>3</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>22</b> and <b>27</b></figref>, a part of the third electrode <b>53</b> is located between the first electrode <b>51</b> and the first extending portion <b>61</b>. As shown in <figref idref="DRAWINGS">FIG. <b>27</b></figref>, another part of the third electrode <b>53</b> is located between the first electrode <b>51</b> and the second electrode <b>52</b>. The third electrode <b>53</b> is electrically connected with the first extending portion <b>61</b>. For example, as shown in <figref idref="DRAWINGS">FIGS. <b>22</b> and <b>27</b></figref>, the third electrode <b>53</b> is electrically connected with the first extending portion <b>61</b> by the first wiring connecting portion <b>61</b>C. As shown in <figref idref="DRAWINGS">FIG. <b>24</b></figref>, a part of the third electrode <b>53</b> may be provided between the first electrode <b>51</b> and the second extending portion <b>62</b>.</p><p id="p-0118" num="0117">As shown in <figref idref="DRAWINGS">FIG. <b>21</b>B</figref>, the fourth electrode <b>54</b> extends along the third direction D<b>3</b>. As shown in <figref idref="DRAWINGS">FIGS. <b>24</b> and <b>30</b></figref>, a part of the fourth electrode <b>54</b> is located between the first electrode <b>51</b> and the second extending portion <b>62</b>. As shown in <figref idref="DRAWINGS">FIG. <b>30</b></figref>, another part of the fourth electrode <b>54</b> is located between the first electrode <b>51</b> and the second electrode <b>52</b>. The fourth electrode <b>54</b> is electrically connected with the second extending portion <b>62</b>. For example, as shown in <figref idref="DRAWINGS">FIGS. <b>24</b> and <b>30</b></figref>, the fourth electrode <b>54</b> is electrically connected with the second extending portion <b>62</b> by the second wiring connecting portion <b>62</b>C. As shown in <figref idref="DRAWINGS">FIG. <b>21</b>B</figref>, the direction from the third electrode <b>53</b> to the fourth electrode <b>54</b> is along the second direction D<b>2</b>. As shown in <figref idref="DRAWINGS">FIG. <b>23</b></figref>, a part of the fourth electrode <b>54</b> may be provided between the first electrode <b>51</b> and the first extending portion <b>61</b>.</p><p id="p-0119" num="0118">As shown in <figref idref="DRAWINGS">FIGS. <b>22</b> to <b>24</b></figref>, the semiconductor member <b>10</b>M is provided between the first electrode <b>51</b> and the second electrode <b>52</b>, between the first electrode <b>51</b> and the first extending portion <b>61</b>, and between the first electrode <b>51</b> and the second extending portion <b>62</b> in the first direction D<b>1</b>.</p><p id="p-0120" num="0119">As shown in <figref idref="DRAWINGS">FIGS. <b>21</b>A and <b>22</b></figref>, the semiconductor member <b>10</b>M includes the first to sixth semiconductor regions <b>11</b> to <b>16</b>. The first semiconductor region <b>11</b> is of the first conductive type. As shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the first semiconductor region <b>11</b> includes the first partial region <b>11</b><i>a</i>, the second partial region <b>11</b><i>b</i>, the third partial region <b>11</b><i>c</i>, and the fourth partial region <b>11</b><i>d</i>. The first partial region <b>11</b><i>a </i>is located between the first electrode <b>51</b> and the third electrode <b>53</b> in the first direction D<b>1</b>. The direction from the third electrode <b>53</b> to the second partial region <b>11</b><i>b </i>is along the second direction D<b>2</b>. The third partial region <b>11</b><i>c </i>is located between the first electrode <b>51</b> and the fourth electrode <b>54</b> in the first direction D<b>1</b>. The direction from the fourth electrode <b>54</b> to the fourth partial region <b>11</b><i>d </i>is along the second direction D<b>2</b>.</p><p id="p-0121" num="0120">As shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the second semiconductor region <b>12</b> is electrically connected with the second electrode <b>52</b>. For example, the second semiconductor region <b>12</b> is electrically connected with the second electrode <b>52</b> by the second electrode connecting portion <b>52</b>C. The second semiconductor region <b>12</b> is of the second conductive type. The direction from the third electrode <b>53</b> to the second semiconductor region <b>12</b> and the direction from the fourth electrode <b>54</b> to the second semiconductor region <b>12</b> are along the second direction D<b>2</b>.</p><p id="p-0122" num="0121">As shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the third semiconductor region <b>13</b> is electrically connected with the second electrode <b>52</b>. For example, the third semiconductor region <b>13</b> is electrically connected with the second electrode <b>52</b> by the second electrode connecting portion <b>52</b>C. The second semiconductor region <b>12</b> is of the first conductive type. A part of the second semiconductor region <b>12</b> is located between the second partial region <b>11</b><i>b </i>and the third semiconductor region <b>13</b> in the first direction D<b>1</b>. The direction from the third electrode <b>53</b> to at least a part of the third semiconductor region <b>13</b> is along the second direction D<b>2</b>.</p><p id="p-0123" num="0122">As shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the fourth semiconductor region <b>14</b> is provided between the first electrode <b>51</b> and the first semiconductor region <b>11</b>. The fourth semiconductor region <b>14</b> is of the second conductive type.</p><p id="p-0124" num="0123">As shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the fifth semiconductor region <b>15</b> is provided between the first electrode <b>51</b> and the first semiconductor region <b>11</b>. The fifth semiconductor region <b>15</b> is of the first conductive type. The direction from the fourth semiconductor region <b>14</b> to the fifth semiconductor region <b>15</b> crosses the first direction D<b>1</b>.</p><p id="p-0125" num="0124">As shown in <figref idref="DRAWINGS">FIG. <b>26</b></figref>, the sixth semiconductor region <b>16</b> is electrically connected with the second electrode <b>52</b>. For example, the sixth semiconductor region <b>16</b> is electrically connected with the second electrode <b>52</b> by the second electrode connecting portion <b>52</b>C. The sixth semiconductor region <b>16</b> is of the first conductive type. As shown in <figref idref="DRAWINGS">FIG. <b>24</b></figref>, at least a part of the sixth semiconductor region <b>16</b> is located between another part of the second semiconductor region <b>12</b> and the second extending portion <b>62</b>.</p><p id="p-0126" num="0125">As shown in <figref idref="DRAWINGS">FIG. <b>22</b></figref>, at least a part of the insulating member <b>40</b>M is provided between the third electrode <b>53</b> and the semiconductor member <b>10</b>M, and between the fourth electrode <b>54</b> and the semiconductor member <b>10</b>M. For example, the first insulating region <b>41</b> is provided between the third electrode <b>53</b> and the semiconductor member <b>10</b>M. For example, the fourth insulating region <b>44</b> is provided between the fourth electrode <b>54</b> and the semiconductor member <b>10</b>M.</p><p id="p-0127" num="0126">For example, the second insulating region <b>42</b> of the insulating member <b>40</b>M is provided between the third electrode <b>53</b> and the second electrode <b>52</b>. For example, a fifth insulating region <b>45</b> of the insulating member <b>40</b>M is provided between the fourth electrode <b>54</b> and the second electrode <b>52</b>.</p><p id="p-0128" num="0127">In the semiconductor device <b>120</b>, the third electrode <b>53</b> is electrically connected with the first extending portion <b>61</b>, and is electrically connected with, for example, the pad portion <b>61</b>P. The fourth electrode <b>54</b> is electrically connected with the second extending portion <b>62</b>, and is electrically connected with, for example, the pad portion <b>62</b>P.</p><p id="p-0129" num="0128">For example, the controller <b>75</b> (see <figref idref="DRAWINGS">FIGS. <b>11</b>A and <b>11</b>B</figref>) can apply the first signal to the first wiring member <b>61</b>M. The controller <b>75</b> can apply the second signal different from the first signal to the second wiring member <b>62</b>M. For example, the gate operation by the third electrode <b>53</b> and the carrier evacuation operation by the fourth electrode <b>54</b> can be controlled and performed.</p><p id="p-0130" num="0129">As shown in <figref idref="DRAWINGS">FIG. <b>21</b>B</figref>, a direction from the sixth semiconductor region <b>16</b> to the third semiconductor region <b>13</b> is inclined with respect to the second direction D<b>2</b> and the third direction D<b>3</b> in a plane perpendicular to the first direction D<b>1</b> (the X-Y plane). The sixth semiconductor region <b>16</b> does not overlap the third semiconductor region <b>13</b> in the third direction D<b>3</b>. The sixth semiconductor region <b>16</b> does not overlap the third semiconductor region <b>13</b> in the second direction D<b>2</b>.</p><p id="p-0131" num="0130">For example, the sixth semiconductor region <b>16</b> is not provided in the region where the third electrode <b>53</b> and the first extending portion <b>61</b> overlap. The third electrode <b>53</b> is provided between the two third semiconductor regions <b>13</b> in the second direction D<b>2</b>.</p><p id="p-0132" num="0131">For example, the sixth semiconductor region <b>16</b> is provided in a region where the fourth electrode <b>54</b> and the second extending portion <b>62</b> overlap. The fourth electrode <b>54</b> is provided between the two sixth semiconductor regions <b>16</b> in the second direction D<b>2</b>.</p><p id="p-0133" num="0132">In the semiconductor device <b>120</b>, the configuration described for the semiconductor device <b>110</b> can be applied.</p><p id="p-0134" num="0133">For example, in the semiconductor device <b>120</b>, the sixth semiconductor region length L<b>16</b> is preferably longer than the third semiconductor region length L<b>13</b> (see <figref idref="DRAWINGS">FIG. <b>21</b>A</figref>). Thereby, for example, the carrier <b>10</b>C is evacuated more efficiently.</p><p id="p-0135" num="0134">In the first and second embodiments, the semiconductor member <b>10</b>M includes, for example, silicon. The semiconductor member <b>10</b>M may include, for example, a compound semiconductor or the like. The first electrode <b>51</b> includes, for example, aluminum. The second electrode <b>52</b> includes, for example, aluminum. At least one of the third electrode <b>53</b>, the fourth electrode <b>54</b>, and the first conductive member <b>58</b> includes, for example, conductive silicon. The insulating member <b>40</b>M includes, for example, silicon oxide, silicon nitride, silicon nitriding, aluminum oxide and the like.</p><p id="p-0136" num="0135">In the embodiment, information on the shape of the semiconductor region and the like can be obtained by, for example, electron microscope observation. Information on the impurity concentration in the semiconductor region can be obtained by, for example, EDX (Energy Dispersive X-ray Spectroscopy) or SIMS (Secondary Ion Mass Spectrometry). Information on the carrier concentration in the semiconductor region can be obtained by, for example, SCM (Scanning Capacitance Microscopy).</p><p id="p-0137" num="0136">According to the embodiment, it is possible to provide a semiconductor device and a semiconductor module capable of stabilizing characteristics.</p><p id="p-0138" num="0137">Hereinabove, exemplary embodiments of the invention are described with reference to specific examples. However, the embodiments of the invention are not limited to these specific examples. For example, one skilled in the art may similarly practice the invention by appropriately selecting specific configurations of components included in semiconductor devices such as electrodes, wiring members, semiconductor members, semiconductor regions, conductive members, insulating members, etc., from known art. Such practice is included in the scope of the invention to the extent that similar effects thereto are obtained.</p><p id="p-0139" num="0138">Further, any two or more components of the specific examples may be combined within the extent of technical feasibility and are included in the scope of the invention to the extent that the purport of the invention is included.</p><p id="p-0140" num="0139">Moreover, all semiconductor devices and all semiconductor modules practicable by an appropriate design modification by one skilled in the art based on the semiconductor devices and semiconductor modules described above as embodiments of the invention also are within the scope of the invention to the extent that the spirit of the invention is included.</p><p id="p-0141" num="0140">Various other variations and modifications can be conceived by those skilled in the art within the spirit of the invention, and it is understood that such variations and modifications are also encompassed within the scope of the invention.</p><p id="p-0142" num="0141">While certain embodiments have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the inventions. Indeed, the novel embodiments described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the embodiments described herein may be made without departing from the spirit of the inventions. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the invention.</p><?detailed-description description="Detailed Description" end="tail"?></description><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor device, comprising:<claim-text>a first electrode;</claim-text><claim-text>a second electrode, a direction from the first electrode to the second electrode being along a first direction;</claim-text><claim-text>a first wiring member including a first extending portion, the first extending portion extending along a second direction crossing the first direction, a third direction from the first extending portion to the second electrode crossing a first plane including the first direction and the second direction;</claim-text><claim-text>a third electrode extending along the third direction, a part of the third electrode being located between the first electrode and the first extending portion, an other part of the third electrode being located between the first electrode and the second electrode, the third electrode being electrically connected with the first extending portion;</claim-text><claim-text>a semiconductor member provided between the first electrode and the second electrode and between the first electrode and the first extending portion in the first direction, the semiconductor member including:<claim-text>a first semiconductor region of a first conductive type, the first semiconductor region including a first partial region and a second partial region, the first partial region being located between the first electrode and the third electrode in the first direction, a direction from the third electrode to the second partial region being along the second direction;</claim-text><claim-text>a second semiconductor region of a second conductive type electrically connected with the second electrode, a direction from the third electrode to the second semiconductor region being along the second direction;</claim-text><claim-text>a third semiconductor region of first conductive type electrically connected with the second electrode, a part of the second semiconductor region being located between the second partial region and the third semiconductor region in the first direction, a direction from the third electrode to at least a part of the third semiconductor region being along the second direction;</claim-text><claim-text>a fourth semiconductor region of the second conductive type provided between the first electrode and the first semiconductor region;</claim-text><claim-text>a fifth semiconductor region of the first conductive type provided between the first electrode and the first semiconductor region, a direction from the fourth semiconductor region to the fifth semiconductor region crossing the first direction; and</claim-text><claim-text>a sixth semiconductor region of the first conductive type electrically connected with the second electrode, at least a part of the sixth semiconductor region being between an other part of the second semiconductor region and the first extending portion; and</claim-text></claim-text><claim-text>an insulating member including the first insulating region, the first insulating region being provided between the third electrode and the semiconductor member.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a sixth semiconductor region length along the third direction of the sixth semiconductor region is longer than a third semiconductor region length along the third direction of the third semiconductor region.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The device according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the sixth semiconductor region length is not less than 10 times and not more than 500 times the third semiconductor region length.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The device according to <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the sixth semiconductor region length is longer than a length of the third electrode along the second direction.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the first wiring member further includes a first wiring connecting portion,</claim-text><claim-text>the first wiring connecting portion is provided between the third electrode and the first extending portion, and</claim-text><claim-text>the first wiring connecting portion electrically connects the third electrode with the first extension portion.</claim-text></claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The device according to <claim-ref idref="CLM-00005">claim 5</claim-ref>, wherein<claim-text>a length of the first wiring connecting portion along the third direction is longer than a length of the first wiring connecting portion along the second direction.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the second electrode includes a second electrode planar portion and a second electrode connecting portion,</claim-text><claim-text>the second electrode connecting portion extends along the third direction,</claim-text><claim-text>a part of the second electrode connecting portion is located between the second semiconductor region and the second electrode planar portion in the first direction, and</claim-text><claim-text>the second electrode connecting portion electrically connects the second semiconductor region with the second electrode planar portion.</claim-text></claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the second electrode includes a second electrode planar portion and a second electrode connecting portion,</claim-text><claim-text>the second electrode connecting portion extends along the third direction;</claim-text><claim-text>a part of the second electrode connecting portion is located between the third semiconductor region and the second electrode planar portion in the first direction,</claim-text><claim-text>an other part of the second electrode connecting portion is located between the sixth semiconductor region and the second electrode planar portion in the first direction,</claim-text><claim-text>the second electrode connecting portion electrically connects the third semiconductor region with the second electrode planar portion and electrically connects the sixth semiconductor region with the second electrode planar portion.</claim-text></claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a part of the second semiconductor region is located between the sixth semiconductor region and the third semiconductor region.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein an impurity concentration of the first conductive type in the sixth semiconductor region is not less than 0.5 times and not more than 2 times an impurity concentration of the first conductive type in the third semiconductor region.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the semiconductor member further includes a seventh semiconductor region of the first conductive type,</claim-text><claim-text>the seventh semiconductor region is provided between the fourth semiconductor region and the first semiconductor region, and between the fifth semiconductor region and the first semiconductor region, and</claim-text><claim-text>an impurity concentration of the first conductive type in the seventh semiconductor region is higher than an impurity concentration of the first conductive type in the first semiconductor region.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the semiconductor member includes a plurality of the third semiconductor regions and a plurality of the sixth semiconductor regions,</claim-text><claim-text>the part of the third electrode is located between one of the third semiconductor regions and an other one of the third semiconductor regions in the second direction,</claim-text><claim-text>an other part of the third electrode is located between the one of the sixth semiconductor regions and an other one of the sixth semiconductor regions in the second direction.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the semiconductor member includes a plurality of the third semiconductor regions,</claim-text><claim-text>a direction from one of the third semiconductor regions to an other of the third semiconductor regions is along the third direction, and</claim-text><claim-text>at least a part of the second semiconductor region is located between the one of the third semiconductor regions and the other one of the third semiconductor regions in the third direction.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein<claim-text>the insulating member further includes a second insulating region,</claim-text><claim-text>the second insulating region is provided between the third electrode and the second electrode in the first direction.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a first conductive member extending along the third direction,<claim-text>a part of the first conductive member being located between a part of the first semiconductor region and the second electrode,</claim-text><claim-text>an other part of the first conductive member being located between an other part of the first semiconductor region and the first extending portion,</claim-text><claim-text>the first conductive member being electrically insulated from the first extending portion and electrically connected with the second electrode,</claim-text><claim-text>the third semiconductor region and the second semiconductor region being located between the third electrode and the first conductive member in the second direction.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The device according to <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein<claim-text>the second electrode further includes a first conductive member connecting portion,</claim-text><claim-text>the first conductive member connecting portion extends along the third direction,</claim-text><claim-text>the first conductive member connecting portion is located between the first conductive member and the second electrode planar portion in the first direction,</claim-text><claim-text>the first conductive member connecting portion electrically connects the first conductive member with the second electrode planar portion.</claim-text></claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The device according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein at least a part of the third semiconductor region, a part of the sixth semiconductor region, and the second semiconductor region are in contact with the second electrode.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. A semiconductor device, comprising:<claim-text>a first electrode;</claim-text><claim-text>a second electrode, a direction from the first electrode to the second electrode being along a first direction;</claim-text><claim-text>a first wiring member including a first extending portion, the first extending portion extending along a second direction crossing the first direction, a third direction from the first extending portion to the second electrode crossing a first plane including the first direction and the second direction;</claim-text><claim-text>a second wiring member including a second extending portion, the second extending portion extending along the second direction, a direction from the second extending portion to the second electrode being along the third direction;</claim-text><claim-text>a third electrode extending along the third direction, a part of the third electrode being located between the first electrode and the first extending portion, an other part of the third electrode being located between the first electrode and the second electrode, the third electrode being electrically connected with the first extending portion;</claim-text><claim-text>a fourth electrode extending along the third direction, a part of the fourth electrode being located between the first electrode and the second extending portion, an other part of the fourth electrode being located between the first electrode and the second electrode, the fourth electrode being electrically connected with the second extending portion, a direction from the third electrode to the fourth electrode being along the second direction;</claim-text><claim-text>a semiconductor member provided between the first electrode and the second electrode, between the first electrode and the first extending portion, and between the first electrode and the second extending portion in the first direction, the semiconductor member including:<claim-text>a first semiconductor region of a first conductive type, the first semiconductor region including a first partial region, a second partial region, a third partial region, and a fourth partial region, the first partial region being located between the first electrode and the third electrode in the first direction, a direction from the third electrode to the second partial region being along the second direction, the third partial region being located between the first electrode and the fourth electrode in the first direction, a direction from the fourth electrode to the fourth partial region being along the second direction;</claim-text><claim-text>a second semiconductor region of a second conductive type electrically connected with the second electrode, a direction from the third electrode to the second semiconductor region and a direction from the fourth electrode to the second semiconductor region being along the second direction;</claim-text><claim-text>a third semiconductor region of first conductive type electrically connected with the second electrode, a part of the second semiconductor region being located between the second partial region and the third semiconductor region in the first direction, a direction from the third electrode to at least a part of the third semiconductor region being along the second direction;</claim-text><claim-text>a fourth semiconductor region of the second conductive type provided between the first electrode and the first semiconductor region;</claim-text><claim-text>a fifth semiconductor region of the first conductive type provided between the first electrode and the first semiconductor region, a direction from the fourth semiconductor region to the fifth semiconductor region crossing the first direction; and</claim-text><claim-text>a sixth semiconductor region of the first conductive type electrically connected with the second electrode, at least a part of the sixth semiconductor region being between an other part of the second semiconductor region and the first extending portion; and</claim-text></claim-text><claim-text>an insulating member, at least a part of the insulating member being provided between the third electrode and the semiconductor member, and between the fourth electrode and the semiconductor member.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The device according to <claim-ref idref="CLM-00018">claim 18</claim-ref> wherein a direction from the sixth semiconductor region to the third semiconductor region is inclined with respect to the second direction and the third direction in a plane perpendicular to the first direction.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. A semiconductor module, comprising<claim-text>the semiconductor device according to <claim-ref idref="CLM-00018">claim 18</claim-ref>; and</claim-text><claim-text>a controller,</claim-text><claim-text>the controller being configured to apply a first signal to the first wiring member,</claim-text><claim-text>the controller being configured to apply a second signal different from the first signal to the second wiring member.</claim-text></claim-text></claim></claims></us-patent-application>