AL_FIELD_MASK,FUNC_0
AL_SRDS_REG_PAGE_4_COMMON,VAR_0
AL_SRDS_REG_TYPE_PCS,VAR_1
AL_SRDS_REG_TYPE_PMA,VAR_2
SERDES_IREG_FLD_PCS_EBUF_FULL_D2R1_REG_MASK,VAR_3
SERDES_IREG_FLD_PCS_EBUF_FULL_D2R1_REG_NUM,VAR_4
SERDES_IREG_FLD_PCS_EBUF_FULL_D2R1_REG_SHIFT,VAR_5
SERDES_IREG_FLD_PCS_EBUF_FULL_PCIE_G3_REG_MASK,VAR_6
SERDES_IREG_FLD_PCS_EBUF_FULL_PCIE_G3_REG_NUM,VAR_7
SERDES_IREG_FLD_PCS_EBUF_FULL_PCIE_G3_REG_SHIFT,VAR_8
SERDES_IREG_FLD_PCS_EBUF_RD_THRESHOLD_D2R1_REG_MASK,VAR_9
SERDES_IREG_FLD_PCS_EBUF_RD_THRESHOLD_D2R1_REG_NUM,VAR_10
SERDES_IREG_FLD_PCS_EBUF_RD_THRESHOLD_D2R1_REG_SHIFT,VAR_11
SERDES_IREG_FLD_PCS_EBUF_RD_THRESHOLD_PCIE_G3_REG_MASK,VAR_12
SERDES_IREG_FLD_PCS_EBUF_RD_THRESHOLD_PCIE_G3_REG_NUM,VAR_13
SERDES_IREG_FLD_PCS_EBUF_RD_THRESHOLD_PCIE_G3_REG_SHIFT,VAR_14
SERDES_IREG_FLD_PPMDRIFTCOUNT1_REG_NUM,VAR_15
SERDES_IREG_FLD_PPMDRIFTCOUNT2_REG_NUM,VAR_16
SERDES_IREG_FLD_PPMDRIFTMAX1_REG_NUM,VAR_17
SERDES_IREG_FLD_PPMDRIFTMAX2_REG_NUM,VAR_18
SERDES_IREG_FLD_SYNTHPPMDRIFTMAX1_REG_NUM,VAR_19
SERDES_IREG_FLD_SYNTHPPMDRIFTMAX2_REG_NUM,VAR_20
al_serdes_grp_reg_masked_write,FUNC_1
al_serdes_reg_write,FUNC_2
al_serdes_sris_config,FUNC_3
obj,VAR_21
sris_params,VAR_22
params,VAR_23
