$date
	Fri Feb 23 16:23:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_and $end
$var wire 1 ! a1 $end
$var wire 1 " a2 $end
$var wire 1 # b $end
$upscope $end
$scope module test_and_tb $end
$var wire 1 $ b $end
$var reg 1 % a1 $end
$var reg 1 & a2 $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0&
0%
0$
z#
z"
z!
$end
#3
1%
#4
0%
#6
1&
#10
1$
1%
#13
0$
0&
#14
1$
1&
#100
