var group___a_l_t___i2_c___r_x___f_i_f_o =
[
    [ "ALT_I2C_RX_FIFO_NUM_ENTRIES", "group___a_l_t___i2_c___r_x___f_i_f_o.html#gadb12fe09bcba46e29befd79e08bd7541", null ],
    [ "alt_i2c_rx_fifo_is_empty", "group___a_l_t___i2_c___r_x___f_i_f_o.html#gacfc0421dad98b6fbd6abfba07c059d3d", null ],
    [ "alt_i2c_rx_fifo_is_full", "group___a_l_t___i2_c___r_x___f_i_f_o.html#gac1dd68ec990d8bb5ce40157855c4dd7b", null ],
    [ "alt_i2c_rx_fifo_level_get", "group___a_l_t___i2_c___r_x___f_i_f_o.html#ga2e0e7b4f85140e81aeaa10007fd63059", null ],
    [ "alt_i2c_rx_fifo_threshold_get", "group___a_l_t___i2_c___r_x___f_i_f_o.html#ga4772432d9bc0c0fcf944d2174bb4452d", null ],
    [ "alt_i2c_rx_fifo_threshold_set", "group___a_l_t___i2_c___r_x___f_i_f_o.html#ga1c108da9dc02648f215035d878b92b88", null ]
];