0.6
2019.1
May 24 2019
15:06:07
C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/mips_tb.v,1668519659,verilog,,,,mips_tb,,,,,,,,
C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ArithmeticLogicUnit.v,1668350522,verilog,,C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPU.v,,ArithmeticLogicUnit;adder_32,,,,,,,,
C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/CPU.v,1668986113,verilog,,C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControllerUnit.v,,CPU,,,,,,,,
C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ControllerUnit.v,1668519116,verilog,,C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMemory.v,,ControllerUnit,,,,,,,,
C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/DataMemory.v,1668410044,verilog,,C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/GeneralPurposeRegisters.v,,DataMemory,,,,,,,,
C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/GeneralPurposeRegisters.v,1668516339,verilog,,C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v,,GeneralPurposeRegisters,,,,,,,,
C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/InstructionMemory.v,1668442311,verilog,,C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4.v,,InstructionMemory,,,,,,,,
C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/Mux4.v,1668408525,verilog,,C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ProgramCounter.v,,Mux4,,,,,,,,
C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/ProgramCounter.v,1668441100,verilog,,C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SignExtendUnit.v,,ProgramCounter,,,,,,,,
C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sources_1/new/SignExtendUnit.v,1668260256,verilog,,C:/Users/yifan/Documents/VivadoProjects/SingleCycleCPU/SingleCycleCPU.srcs/sim_1/new/mips_tb.v,,SignExtendUnit,,,,,,,,
