INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:26:25 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.087ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_port_idx_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.445ns period=4.890ns})
  Destination:            lsq3/handshake_lsq_lsq3_core/stq_data_2_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.445ns period=4.890ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.890ns  (clk rise@4.890ns - clk rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 1.599ns (34.602%)  route 3.022ns (65.398%))
  Logic Levels:           16  (CARRY4=7 LUT2=1 LUT4=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.373 - 4.890 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3336, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X30Y75         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq3/handshake_lsq_lsq3_core/ldq_port_idx_0_q_reg[0]/Q
                         net (fo=24, routed)          0.437     1.161    lsq3/handshake_lsq_lsq3_core/ldq_port_idx_0_q_reg[0]_0
    SLICE_X31Y74         LUT5 (Prop_lut5_I1_O)        0.043     1.204 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_24__0/O
                         net (fo=1, routed)           0.000     1.204    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_i_24__0_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.455 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0/CO[3]
                         net (fo=1, routed)           0.007     1.461    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_6__0_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.510 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     1.510    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_7__0_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.559 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000     1.559    lsq3/handshake_lsq_lsq3_core/ldq_alloc_3_q_reg_i_5_n_0
    SLICE_X31Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.712 f  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_6__0/O[1]
                         net (fo=1, routed)           0.248     1.960    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[13]
    SLICE_X32Y76         LUT4 (Prop_lut4_I0_O)        0.119     2.079 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_3__0/O
                         net (fo=35, routed)          0.318     2.397    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_3__0_n_0
    SLICE_X35Y76         LUT6 (Prop_lut6_I5_O)        0.043     2.440 r  lsq3/handshake_lsq_lsq3_core/i__i_8/O
                         net (fo=1, routed)           0.167     2.607    lsq3/handshake_lsq_lsq3_core/i__i_8_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I5_O)        0.043     2.650 r  lsq3/handshake_lsq_lsq3_core/i__i_2/O
                         net (fo=5, routed)           0.167     2.817    lsq3/handshake_lsq_lsq3_core/lsq3_ldData_0_valid
    SLICE_X35Y75         LUT4 (Prop_lut4_I0_O)        0.043     2.860 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18/O
                         net (fo=16, routed)          0.345     3.206    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_18_n_0
    SLICE_X36Y75         LUT4 (Prop_lut4_I3_O)        0.043     3.249 r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q[31]_i_3__0/O
                         net (fo=3, routed)           0.326     3.575    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/entry_port_options_2_1
    SLICE_X38Y76         LUT4 (Prop_lut4_I0_O)        0.043     3.618 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_11__0/O
                         net (fo=1, routed)           0.000     3.618    lsq3/handshake_lsq_lsq3_core/stq_data_0_q[31]_i_11__0_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.177     3.795 r  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     3.795    lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_4__0_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.845 r  lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     3.845    lsq3/handshake_lsq_lsq3_core/stq_data_4_q_reg[31]_i_3__0_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     3.953 f  lsq3/handshake_lsq_lsq3_core/stq_data_0_q_reg[31]_i_7/O[2]
                         net (fo=1, routed)           0.304     4.257    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_std_dispatcher/TEMP_11_double_out_110_out[10]
    SLICE_X40Y78         LUT6 (Prop_lut6_I3_O)        0.126     4.383 r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q[31]_i_2__0/O
                         net (fo=34, routed)          0.256     4.639    lsq3/handshake_lsq_lsq3_core/stq_data_wen_2
    SLICE_X40Y76         LUT2 (Prop_lut2_I0_O)        0.043     4.682 r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q[31]_i_1__0/O
                         net (fo=32, routed)          0.447     5.129    lsq3/handshake_lsq_lsq3_core/stq_data_2_q[31]_i_1__0_n_0
    SLICE_X43Y74         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.890     4.890 r  
                                                      0.000     4.890 r  clk (IN)
                         net (fo=3336, unset)         0.483     5.373    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X43Y74         FDRE                                         r  lsq3/handshake_lsq_lsq3_core/stq_data_2_q_reg[20]/C
                         clock pessimism              0.000     5.373    
                         clock uncertainty           -0.035     5.337    
    SLICE_X43Y74         FDRE (Setup_fdre_C_R)       -0.295     5.042    lsq3/handshake_lsq_lsq3_core/stq_data_2_q_reg[20]
  -------------------------------------------------------------------
                         required time                          5.042    
                         arrival time                          -5.129    
  -------------------------------------------------------------------
                         slack                                 -0.087    




