<div id="pf67" class="pf w0 h0" data-page-no="67"><div class="pc pc67 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg67.png"/><div class="t m0 xbd h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-51.<span class="_ _1a"> </span>Number of KL25 TSI channels (continued)</div><div class="t m0 x3b h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Device<span class="_ _116"> </span>TSI channels</div><div class="t m0 xd1 h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws1d8">MKL25Z128VLH4 16</div><div class="t m0 xd0 h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws1de">MKL25Z32VLK4 16</div><div class="t m0 xd0 h7 y2f6 ff2 fs4 fc0 sc0 ls0 ws1de">MKL25Z64VLK4 16</div><div class="t m0 xd1 h7 y2f7 ff2 fs4 fc0 sc0 ls0 ws1da">MKL25Z128VLK4 16</div><div class="t m0 x9 h1b y6ae ff1 fsc fc0 sc0 ls0 ws0">3.10.2.2<span class="_ _b"> </span>TSI Interrupts</div><div class="t m0 x9 hf y6af ff3 fs5 fc0 sc0 ls0 ws0">The TSI has multiple sources of interrupt requests. However, these sources are OR&apos;d</div><div class="t m0 x9 hf y6b0 ff3 fs5 fc0 sc0 ls0 ws0">together to generate a single interrupt request. When a TSI interrupt occurs, read the TSI</div><div class="t m0 x9 hf y6b1 ff3 fs5 fc0 sc0 ls0 ws0">status register to determine the exact interrupt source.</div><div class="t m0 x79 h10 y452 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 3 Chip Configuration</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>103</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
