C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/rom.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/rom.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module rom

Top level modules:
	rom

} {} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/ram.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/ram.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ram

Top level modules:
	ram

} {} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/adder.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder
-- Compiling module FA

Top level modules:
	adder

} {} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/signext.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/signext.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module signext

Top level modules:
	signext

} {} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/decoder4.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/decoder4.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module decoder4

Top level modules:
	decoder4

} {} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/MIPS_SCP_tb.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/MIPS_SCP_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module MIPS_SCP_tb

Top level modules:
	MIPS_SCP_tb

} {} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/flopr_param.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/flopr_param.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module flopr_param

Top level modules:
	flopr_param

} {} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/mux2.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/mux2.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux2

Top level modules:
	mux2

} {} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/mux4.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/mux4.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux4

Top level modules:
	mux4

} {} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/MIPS_SCP.v {0 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/MIPS_SCP.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder
-- Compiling module FA
-- Compiling module alu32
-- Compiling module flopr_param
-- Compiling module mux2
-- Compiling module mux4
-- Compiling module registerfile32
-- Compiling module signext
-- Compiling module slt2
-- Compiling module Datapath
-- Compiling module ram
-- Compiling module rom
-- Compiling module Controlunit
** Error: (vlog-13069) ** while parsing file included at C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/MIPS_SCP.v(6)
** at control.v(18): near "output": syntax error, unexpected output, expecting ')'.

} {16.0 17.0} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/datapath.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/datapath.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module adder
-- Compiling module FA
-- Compiling module alu32
-- Compiling module flopr_param
-- Compiling module mux2
-- Compiling module mux4
-- Compiling module registerfile32
-- Compiling module signext
-- Compiling module slt2
-- Compiling module Datapath

Top level modules:
	mux4
	Datapath

} {} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/alu32.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/alu32.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module alu32

Top level modules:
	alu32

} {} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/sl2.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/sl2.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module slt2

Top level modules:
	slt2

} {} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/control.v {0 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Controlunit
** Error: (vlog-13069) C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/control.v(18): near "output": syntax error, unexpected output, expecting ')'.

} {4.0 5.0} {}} C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/regfile32.v {1 {vlog -work work -stats=none C:/Users/Ezaz/Desktop/Github/CSE332_Final_Project_Summer2024/MIPSVerilogWOJAL/regfile32.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module registerfile32

Top level modules:
	registerfile32

} {} {}}
