{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655062066595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655062066596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 12 22:27:46 2022 " "Processing started: Sun Jun 12 22:27:46 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655062066596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655062066596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab_4_3 -c lab_4_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab_4_3 -c lab_4_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655062066596 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655062067108 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655062067108 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab_4_3.sv(327) " "Verilog HDL warning at lab_4_3.sv(327): extended using \"x\" or \"z\"" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655062081170 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab_4_3.sv(398) " "Verilog HDL warning at lab_4_3.sv(398): extended using \"x\" or \"z\"" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 398 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1655062081174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab_4_3.sv 16 16 " "Found 16 design units, including 16 entities, in source file lab_4_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "2 mainfsm " "Found entity 2: mainfsm" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "3 immsrc " "Found entity 3: immsrc" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "4 aludecoder " "Found entity 4: aludecoder" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "5 top " "Found entity 5: top" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "6 mem " "Found entity 6: mem" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "7 riscvmulti " "Found entity 7: riscvmulti" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "8 datapath " "Found entity 8: datapath" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 249 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "9 regfile " "Found entity 9: regfile" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "10 extend " "Found entity 10: extend" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 313 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "11 flopr " "Found entity 11: flopr" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "12 conditionalflopr " "Found entity 12: conditionalflopr" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "13 mux2 " "Found entity 13: mux2" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "14 mux3 " "Found entity 14: mux3" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 363 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "15 alu " "Found entity 15: alu" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""} { "Info" "ISGN_ENTITY_NAME" "16 testbench " "Found entity 16: testbench" {  } { { "lab_4_3.sv" "" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655062081176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655062081176 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "controller " "Elaborating entity \"controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655062081279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludecoder aludecoder:alu_decoder " "Elaborating entity \"aludecoder\" for hierarchy \"aludecoder:alu_decoder\"" {  } { { "lab_4_3.sv" "alu_decoder" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655062081527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immsrc immsrc:instr_decorder " "Elaborating entity \"immsrc\" for hierarchy \"immsrc:instr_decorder\"" {  } { { "lab_4_3.sv" "instr_decorder" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655062081532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mainfsm mainfsm:main_fsm " "Elaborating entity \"mainfsm\" for hierarchy \"mainfsm:main_fsm\"" {  } { { "lab_4_3.sv" "main_fsm" { Text "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/lab_4_3.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655062081536 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655062082587 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655062082855 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655062083334 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/output_files/lab_4_3.map.smsg " "Generated suppressed messages file C:/Users/Admin/Desktop/Labs_ABC/lab04/src/lab_4_3/output_files/lab_4_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655062083457 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655062083812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655062083812 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655062083856 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655062083856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655062083856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655062083856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655062083868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 12 22:28:03 2022 " "Processing ended: Sun Jun 12 22:28:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655062083868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655062083868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655062083868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655062083868 ""}
