Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed May 11 18:50:04 2022
| Host         : life running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pipeline_timing_summary_routed.rpt -pb pipeline_timing_summary_routed.pb -rpx pipeline_timing_summary_routed.rpx -warn_on_violation
| Design       : pipeline
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cpuex/aluex/zero_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpuex/id_ex1/ctrl_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpuex/id_ex1/ctrl_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpuex/id_ex1/ctrl_reg[8]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpuex/if_id1/ir_reg[0]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpuex/if_id1/ir_reg[1]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpuex/if_id1/ir_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpuex/if_id1/ir_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpuex/if_id1/ir_reg[4]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpuex/if_id1/ir_reg[5]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: cpuex/if_id1/ir_reg[6]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: cpuex/mem_wb1/ctrlw_reg[18]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: cpuex/mem_wb1/rdw_reg[0]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: cpuex/mem_wb1/rdw_reg[1]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: cpuex/mem_wb1/rdw_reg[2]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: cpuex/mem_wb1/rdw_reg[3]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: cpuex/mem_wb1/rdw_reg[4]/Q (HIGH)

 There are 681 register/latch pins with no clock driven by root clock pin: pduex/clk_cpu_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 17 combinational loops in the design. (HIGH)


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.722      -21.120                     38                  101        0.183        0.000                      0                  101        4.500        0.000                       0                    89  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.722      -21.120                     38                  101        0.183        0.000                      0                  101        4.500        0.000                       0                    89  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           38  Failing Endpoints,  Worst Slack       -0.722ns,  Total Violation      -21.120ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.722ns  (required time - arrival time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/out0_r_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.442ns  (logic 3.399ns (32.552%)  route 7.043ns (67.447%))
  Logic Levels:           19  (CARRY4=2 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 15.239 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     5.554    pduex/clk_IBUF_BUFG
    SLICE_X47Y119        FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.456     6.010 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           0.555     6.565    cpuex/aluex/valid_r
    SLICE_X46Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  cpuex/aluex/REG_FILE_reg[31][0]_i_2/O
                         net (fo=1, routed)           0.171     6.860    cpuex/mem_wb1/bm_reg[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.984 r  cpuex/mem_wb1/REG_FILE_reg[31][0]_i_1/O
                         net (fo=34, routed)          0.294     7.278    cpuex/forward1/bm_reg[31]_1[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.402 r  cpuex/forward1/out0_r[0]_i_1/O
                         net (fo=5, routed)           0.328     7.730    cpuex/id_ex1/D[0]
    SLICE_X44Y119        LUT3 (Prop_lut3_I0_O)        0.124     7.854 r  cpuex/id_ex1/aluresult0_carry_i_12/O
                         net (fo=3, routed)           0.310     8.164    cpuex/forward1/read2[0]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124     8.288 r  cpuex/forward1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.288    cpuex/aluex/y_reg[3][0]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.540 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.771     9.311    cpuex/aluex/aluresult00_in[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I2_O)        0.295     9.606 r  cpuex/aluex/out1_r[31]_i_5/O
                         net (fo=1, routed)           0.279     9.885    cpuex/aluex/out1_r[31]_i_5_n_9
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.124    10.009 r  cpuex/aluex/out1_r[31]_i_4/O
                         net (fo=2, routed)           0.170    10.179    cpuex/aluex/out1_r[31]_i_4_n_9
    SLICE_X40Y118        LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  cpuex/aluex/REG_FILE_reg[31][1]_i_4/O
                         net (fo=2, routed)           0.312    10.615    cpuex/aluex/REG_FILE_reg[31][1]_i_4_n_9
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.739 r  cpuex/aluex/REG_FILE_reg[31][1]_i_2/O
                         net (fo=4, routed)           0.465    11.204    cpuex/mem_wb1/bm_reg[3]
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.328 r  cpuex/mem_wb1/REG_FILE_reg[31][1]_i_1/O
                         net (fo=34, routed)          0.166    11.494    cpuex/forward1/bm_reg[31]_1[1]
    SLICE_X45Y119        LUT5 (Prop_lut5_I1_O)        0.124    11.618 r  cpuex/forward1/out0_r[1]_i_1/O
                         net (fo=4, routed)           0.424    12.042    cpuex/id_ex1/D[1]
    SLICE_X45Y119        LUT3 (Prop_lut3_I0_O)        0.124    12.166 r  cpuex/id_ex1/aluresult0_carry_i_11/O
                         net (fo=3, routed)           0.486    12.652    cpuex/forward1/read2[1]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.776 r  cpuex/forward1/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.776    cpuex/aluex/y_reg[3][1]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    13.006 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.574    13.580    cpuex/aluex/aluresult00_in[1]
    SLICE_X44Y120        LUT4 (Prop_lut4_I3_O)        0.306    13.886 f  cpuex/aluex/y[1]_i_1/O
                         net (fo=3, routed)           0.426    14.312    cpuex/aluex/io_addr[1]
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124    14.436 r  cpuex/aluex/out0_r[4]_i_5/O
                         net (fo=2, routed)           0.812    15.248    cpuex/aluex/ctrl_reg[0]
    SLICE_X45Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.372 r  cpuex/aluex/out0_r[4]_i_3/O
                         net (fo=2, routed)           0.169    15.541    cpuex/aluex/out0_r[4]_i_3_n_9
    SLICE_X45Y122        LUT6 (Prop_lut6_I1_O)        0.124    15.665 r  cpuex/aluex/out0_r[4]_i_1/O
                         net (fo=5, routed)           0.331    15.996    pduex/E[0]
    SLICE_X44Y121        FDPE                                         r  pduex/out0_r_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.487    15.239    pduex/clk_IBUF_BUFG
    SLICE_X44Y121        FDPE                                         r  pduex/out0_r_reg[0]/C
                         clock pessimism              0.275    15.514    
                         clock uncertainty           -0.035    15.479    
    SLICE_X44Y121        FDPE (Setup_fdpe_C_CE)      -0.205    15.274    pduex/out0_r_reg[0]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -15.996    
  -------------------------------------------------------------------
                         slack                                 -0.722    

Slack (VIOLATED) :        -0.722ns  (required time - arrival time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/out0_r_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.442ns  (logic 3.399ns (32.552%)  route 7.043ns (67.447%))
  Logic Levels:           19  (CARRY4=2 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 15.239 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     5.554    pduex/clk_IBUF_BUFG
    SLICE_X47Y119        FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.456     6.010 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           0.555     6.565    cpuex/aluex/valid_r
    SLICE_X46Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  cpuex/aluex/REG_FILE_reg[31][0]_i_2/O
                         net (fo=1, routed)           0.171     6.860    cpuex/mem_wb1/bm_reg[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.984 r  cpuex/mem_wb1/REG_FILE_reg[31][0]_i_1/O
                         net (fo=34, routed)          0.294     7.278    cpuex/forward1/bm_reg[31]_1[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.402 r  cpuex/forward1/out0_r[0]_i_1/O
                         net (fo=5, routed)           0.328     7.730    cpuex/id_ex1/D[0]
    SLICE_X44Y119        LUT3 (Prop_lut3_I0_O)        0.124     7.854 r  cpuex/id_ex1/aluresult0_carry_i_12/O
                         net (fo=3, routed)           0.310     8.164    cpuex/forward1/read2[0]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124     8.288 r  cpuex/forward1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.288    cpuex/aluex/y_reg[3][0]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.540 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.771     9.311    cpuex/aluex/aluresult00_in[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I2_O)        0.295     9.606 r  cpuex/aluex/out1_r[31]_i_5/O
                         net (fo=1, routed)           0.279     9.885    cpuex/aluex/out1_r[31]_i_5_n_9
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.124    10.009 r  cpuex/aluex/out1_r[31]_i_4/O
                         net (fo=2, routed)           0.170    10.179    cpuex/aluex/out1_r[31]_i_4_n_9
    SLICE_X40Y118        LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  cpuex/aluex/REG_FILE_reg[31][1]_i_4/O
                         net (fo=2, routed)           0.312    10.615    cpuex/aluex/REG_FILE_reg[31][1]_i_4_n_9
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.739 r  cpuex/aluex/REG_FILE_reg[31][1]_i_2/O
                         net (fo=4, routed)           0.465    11.204    cpuex/mem_wb1/bm_reg[3]
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.328 r  cpuex/mem_wb1/REG_FILE_reg[31][1]_i_1/O
                         net (fo=34, routed)          0.166    11.494    cpuex/forward1/bm_reg[31]_1[1]
    SLICE_X45Y119        LUT5 (Prop_lut5_I1_O)        0.124    11.618 r  cpuex/forward1/out0_r[1]_i_1/O
                         net (fo=4, routed)           0.424    12.042    cpuex/id_ex1/D[1]
    SLICE_X45Y119        LUT3 (Prop_lut3_I0_O)        0.124    12.166 r  cpuex/id_ex1/aluresult0_carry_i_11/O
                         net (fo=3, routed)           0.486    12.652    cpuex/forward1/read2[1]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.776 r  cpuex/forward1/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.776    cpuex/aluex/y_reg[3][1]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    13.006 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.574    13.580    cpuex/aluex/aluresult00_in[1]
    SLICE_X44Y120        LUT4 (Prop_lut4_I3_O)        0.306    13.886 f  cpuex/aluex/y[1]_i_1/O
                         net (fo=3, routed)           0.426    14.312    cpuex/aluex/io_addr[1]
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124    14.436 r  cpuex/aluex/out0_r[4]_i_5/O
                         net (fo=2, routed)           0.812    15.248    cpuex/aluex/ctrl_reg[0]
    SLICE_X45Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.372 r  cpuex/aluex/out0_r[4]_i_3/O
                         net (fo=2, routed)           0.169    15.541    cpuex/aluex/out0_r[4]_i_3_n_9
    SLICE_X45Y122        LUT6 (Prop_lut6_I1_O)        0.124    15.665 r  cpuex/aluex/out0_r[4]_i_1/O
                         net (fo=5, routed)           0.331    15.996    pduex/E[0]
    SLICE_X44Y121        FDPE                                         r  pduex/out0_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.487    15.239    pduex/clk_IBUF_BUFG
    SLICE_X44Y121        FDPE                                         r  pduex/out0_r_reg[1]/C
                         clock pessimism              0.275    15.514    
                         clock uncertainty           -0.035    15.479    
    SLICE_X44Y121        FDPE (Setup_fdpe_C_CE)      -0.205    15.274    pduex/out0_r_reg[1]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -15.996    
  -------------------------------------------------------------------
                         slack                                 -0.722    

Slack (VIOLATED) :        -0.722ns  (required time - arrival time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/out0_r_reg[2]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.442ns  (logic 3.399ns (32.552%)  route 7.043ns (67.447%))
  Logic Levels:           19  (CARRY4=2 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 15.239 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     5.554    pduex/clk_IBUF_BUFG
    SLICE_X47Y119        FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.456     6.010 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           0.555     6.565    cpuex/aluex/valid_r
    SLICE_X46Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  cpuex/aluex/REG_FILE_reg[31][0]_i_2/O
                         net (fo=1, routed)           0.171     6.860    cpuex/mem_wb1/bm_reg[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.984 r  cpuex/mem_wb1/REG_FILE_reg[31][0]_i_1/O
                         net (fo=34, routed)          0.294     7.278    cpuex/forward1/bm_reg[31]_1[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.402 r  cpuex/forward1/out0_r[0]_i_1/O
                         net (fo=5, routed)           0.328     7.730    cpuex/id_ex1/D[0]
    SLICE_X44Y119        LUT3 (Prop_lut3_I0_O)        0.124     7.854 r  cpuex/id_ex1/aluresult0_carry_i_12/O
                         net (fo=3, routed)           0.310     8.164    cpuex/forward1/read2[0]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124     8.288 r  cpuex/forward1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.288    cpuex/aluex/y_reg[3][0]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.540 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.771     9.311    cpuex/aluex/aluresult00_in[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I2_O)        0.295     9.606 r  cpuex/aluex/out1_r[31]_i_5/O
                         net (fo=1, routed)           0.279     9.885    cpuex/aluex/out1_r[31]_i_5_n_9
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.124    10.009 r  cpuex/aluex/out1_r[31]_i_4/O
                         net (fo=2, routed)           0.170    10.179    cpuex/aluex/out1_r[31]_i_4_n_9
    SLICE_X40Y118        LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  cpuex/aluex/REG_FILE_reg[31][1]_i_4/O
                         net (fo=2, routed)           0.312    10.615    cpuex/aluex/REG_FILE_reg[31][1]_i_4_n_9
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.739 r  cpuex/aluex/REG_FILE_reg[31][1]_i_2/O
                         net (fo=4, routed)           0.465    11.204    cpuex/mem_wb1/bm_reg[3]
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.328 r  cpuex/mem_wb1/REG_FILE_reg[31][1]_i_1/O
                         net (fo=34, routed)          0.166    11.494    cpuex/forward1/bm_reg[31]_1[1]
    SLICE_X45Y119        LUT5 (Prop_lut5_I1_O)        0.124    11.618 r  cpuex/forward1/out0_r[1]_i_1/O
                         net (fo=4, routed)           0.424    12.042    cpuex/id_ex1/D[1]
    SLICE_X45Y119        LUT3 (Prop_lut3_I0_O)        0.124    12.166 r  cpuex/id_ex1/aluresult0_carry_i_11/O
                         net (fo=3, routed)           0.486    12.652    cpuex/forward1/read2[1]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.776 r  cpuex/forward1/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.776    cpuex/aluex/y_reg[3][1]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    13.006 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.574    13.580    cpuex/aluex/aluresult00_in[1]
    SLICE_X44Y120        LUT4 (Prop_lut4_I3_O)        0.306    13.886 f  cpuex/aluex/y[1]_i_1/O
                         net (fo=3, routed)           0.426    14.312    cpuex/aluex/io_addr[1]
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124    14.436 r  cpuex/aluex/out0_r[4]_i_5/O
                         net (fo=2, routed)           0.812    15.248    cpuex/aluex/ctrl_reg[0]
    SLICE_X45Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.372 r  cpuex/aluex/out0_r[4]_i_3/O
                         net (fo=2, routed)           0.169    15.541    cpuex/aluex/out0_r[4]_i_3_n_9
    SLICE_X45Y122        LUT6 (Prop_lut6_I1_O)        0.124    15.665 r  cpuex/aluex/out0_r[4]_i_1/O
                         net (fo=5, routed)           0.331    15.996    pduex/E[0]
    SLICE_X44Y121        FDPE                                         r  pduex/out0_r_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.487    15.239    pduex/clk_IBUF_BUFG
    SLICE_X44Y121        FDPE                                         r  pduex/out0_r_reg[2]/C
                         clock pessimism              0.275    15.514    
                         clock uncertainty           -0.035    15.479    
    SLICE_X44Y121        FDPE (Setup_fdpe_C_CE)      -0.205    15.274    pduex/out0_r_reg[2]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -15.996    
  -------------------------------------------------------------------
                         slack                                 -0.722    

Slack (VIOLATED) :        -0.722ns  (required time - arrival time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/out0_r_reg[3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.442ns  (logic 3.399ns (32.552%)  route 7.043ns (67.447%))
  Logic Levels:           19  (CARRY4=2 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 15.239 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     5.554    pduex/clk_IBUF_BUFG
    SLICE_X47Y119        FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.456     6.010 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           0.555     6.565    cpuex/aluex/valid_r
    SLICE_X46Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  cpuex/aluex/REG_FILE_reg[31][0]_i_2/O
                         net (fo=1, routed)           0.171     6.860    cpuex/mem_wb1/bm_reg[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.984 r  cpuex/mem_wb1/REG_FILE_reg[31][0]_i_1/O
                         net (fo=34, routed)          0.294     7.278    cpuex/forward1/bm_reg[31]_1[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.402 r  cpuex/forward1/out0_r[0]_i_1/O
                         net (fo=5, routed)           0.328     7.730    cpuex/id_ex1/D[0]
    SLICE_X44Y119        LUT3 (Prop_lut3_I0_O)        0.124     7.854 r  cpuex/id_ex1/aluresult0_carry_i_12/O
                         net (fo=3, routed)           0.310     8.164    cpuex/forward1/read2[0]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124     8.288 r  cpuex/forward1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.288    cpuex/aluex/y_reg[3][0]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.540 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.771     9.311    cpuex/aluex/aluresult00_in[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I2_O)        0.295     9.606 r  cpuex/aluex/out1_r[31]_i_5/O
                         net (fo=1, routed)           0.279     9.885    cpuex/aluex/out1_r[31]_i_5_n_9
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.124    10.009 r  cpuex/aluex/out1_r[31]_i_4/O
                         net (fo=2, routed)           0.170    10.179    cpuex/aluex/out1_r[31]_i_4_n_9
    SLICE_X40Y118        LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  cpuex/aluex/REG_FILE_reg[31][1]_i_4/O
                         net (fo=2, routed)           0.312    10.615    cpuex/aluex/REG_FILE_reg[31][1]_i_4_n_9
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.739 r  cpuex/aluex/REG_FILE_reg[31][1]_i_2/O
                         net (fo=4, routed)           0.465    11.204    cpuex/mem_wb1/bm_reg[3]
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.328 r  cpuex/mem_wb1/REG_FILE_reg[31][1]_i_1/O
                         net (fo=34, routed)          0.166    11.494    cpuex/forward1/bm_reg[31]_1[1]
    SLICE_X45Y119        LUT5 (Prop_lut5_I1_O)        0.124    11.618 r  cpuex/forward1/out0_r[1]_i_1/O
                         net (fo=4, routed)           0.424    12.042    cpuex/id_ex1/D[1]
    SLICE_X45Y119        LUT3 (Prop_lut3_I0_O)        0.124    12.166 r  cpuex/id_ex1/aluresult0_carry_i_11/O
                         net (fo=3, routed)           0.486    12.652    cpuex/forward1/read2[1]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.776 r  cpuex/forward1/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.776    cpuex/aluex/y_reg[3][1]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    13.006 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.574    13.580    cpuex/aluex/aluresult00_in[1]
    SLICE_X44Y120        LUT4 (Prop_lut4_I3_O)        0.306    13.886 f  cpuex/aluex/y[1]_i_1/O
                         net (fo=3, routed)           0.426    14.312    cpuex/aluex/io_addr[1]
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124    14.436 r  cpuex/aluex/out0_r[4]_i_5/O
                         net (fo=2, routed)           0.812    15.248    cpuex/aluex/ctrl_reg[0]
    SLICE_X45Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.372 r  cpuex/aluex/out0_r[4]_i_3/O
                         net (fo=2, routed)           0.169    15.541    cpuex/aluex/out0_r[4]_i_3_n_9
    SLICE_X45Y122        LUT6 (Prop_lut6_I1_O)        0.124    15.665 r  cpuex/aluex/out0_r[4]_i_1/O
                         net (fo=5, routed)           0.331    15.996    pduex/E[0]
    SLICE_X44Y121        FDPE                                         r  pduex/out0_r_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.487    15.239    pduex/clk_IBUF_BUFG
    SLICE_X44Y121        FDPE                                         r  pduex/out0_r_reg[3]/C
                         clock pessimism              0.275    15.514    
                         clock uncertainty           -0.035    15.479    
    SLICE_X44Y121        FDPE (Setup_fdpe_C_CE)      -0.205    15.274    pduex/out0_r_reg[3]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -15.996    
  -------------------------------------------------------------------
                         slack                                 -0.722    

Slack (VIOLATED) :        -0.722ns  (required time - arrival time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/out0_r_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.442ns  (logic 3.399ns (32.552%)  route 7.043ns (67.447%))
  Logic Levels:           19  (CARRY4=2 LUT2=3 LUT3=2 LUT4=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.239ns = ( 15.239 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     5.554    pduex/clk_IBUF_BUFG
    SLICE_X47Y119        FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.456     6.010 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           0.555     6.565    cpuex/aluex/valid_r
    SLICE_X46Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  cpuex/aluex/REG_FILE_reg[31][0]_i_2/O
                         net (fo=1, routed)           0.171     6.860    cpuex/mem_wb1/bm_reg[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.984 r  cpuex/mem_wb1/REG_FILE_reg[31][0]_i_1/O
                         net (fo=34, routed)          0.294     7.278    cpuex/forward1/bm_reg[31]_1[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.402 r  cpuex/forward1/out0_r[0]_i_1/O
                         net (fo=5, routed)           0.328     7.730    cpuex/id_ex1/D[0]
    SLICE_X44Y119        LUT3 (Prop_lut3_I0_O)        0.124     7.854 r  cpuex/id_ex1/aluresult0_carry_i_12/O
                         net (fo=3, routed)           0.310     8.164    cpuex/forward1/read2[0]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124     8.288 r  cpuex/forward1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.288    cpuex/aluex/y_reg[3][0]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.540 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.771     9.311    cpuex/aluex/aluresult00_in[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I2_O)        0.295     9.606 r  cpuex/aluex/out1_r[31]_i_5/O
                         net (fo=1, routed)           0.279     9.885    cpuex/aluex/out1_r[31]_i_5_n_9
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.124    10.009 r  cpuex/aluex/out1_r[31]_i_4/O
                         net (fo=2, routed)           0.170    10.179    cpuex/aluex/out1_r[31]_i_4_n_9
    SLICE_X40Y118        LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  cpuex/aluex/REG_FILE_reg[31][1]_i_4/O
                         net (fo=2, routed)           0.312    10.615    cpuex/aluex/REG_FILE_reg[31][1]_i_4_n_9
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.739 r  cpuex/aluex/REG_FILE_reg[31][1]_i_2/O
                         net (fo=4, routed)           0.465    11.204    cpuex/mem_wb1/bm_reg[3]
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.328 r  cpuex/mem_wb1/REG_FILE_reg[31][1]_i_1/O
                         net (fo=34, routed)          0.166    11.494    cpuex/forward1/bm_reg[31]_1[1]
    SLICE_X45Y119        LUT5 (Prop_lut5_I1_O)        0.124    11.618 r  cpuex/forward1/out0_r[1]_i_1/O
                         net (fo=4, routed)           0.424    12.042    cpuex/id_ex1/D[1]
    SLICE_X45Y119        LUT3 (Prop_lut3_I0_O)        0.124    12.166 r  cpuex/id_ex1/aluresult0_carry_i_11/O
                         net (fo=3, routed)           0.486    12.652    cpuex/forward1/read2[1]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.776 r  cpuex/forward1/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.776    cpuex/aluex/y_reg[3][1]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    13.006 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[1]
                         net (fo=1, routed)           0.574    13.580    cpuex/aluex/aluresult00_in[1]
    SLICE_X44Y120        LUT4 (Prop_lut4_I3_O)        0.306    13.886 f  cpuex/aluex/y[1]_i_1/O
                         net (fo=3, routed)           0.426    14.312    cpuex/aluex/io_addr[1]
    SLICE_X45Y120        LUT6 (Prop_lut6_I5_O)        0.124    14.436 r  cpuex/aluex/out0_r[4]_i_5/O
                         net (fo=2, routed)           0.812    15.248    cpuex/aluex/ctrl_reg[0]
    SLICE_X45Y122        LUT5 (Prop_lut5_I2_O)        0.124    15.372 r  cpuex/aluex/out0_r[4]_i_3/O
                         net (fo=2, routed)           0.169    15.541    cpuex/aluex/out0_r[4]_i_3_n_9
    SLICE_X45Y122        LUT6 (Prop_lut6_I1_O)        0.124    15.665 r  cpuex/aluex/out0_r[4]_i_1/O
                         net (fo=5, routed)           0.331    15.996    pduex/E[0]
    SLICE_X44Y121        FDPE                                         r  pduex/out0_r_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.487    15.239    pduex/clk_IBUF_BUFG
    SLICE_X44Y121        FDPE                                         r  pduex/out0_r_reg[4]/C
                         clock pessimism              0.275    15.514    
                         clock uncertainty           -0.035    15.479    
    SLICE_X44Y121        FDPE (Setup_fdpe_C_CE)      -0.205    15.274    pduex/out0_r_reg[4]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -15.996    
  -------------------------------------------------------------------
                         slack                                 -0.722    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/out1_r_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.295ns  (logic 3.820ns (37.104%)  route 6.475ns (62.896%))
  Logic Levels:           19  (CARRY4=4 LUT2=3 LUT3=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     5.554    pduex/clk_IBUF_BUFG
    SLICE_X47Y119        FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.456     6.010 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           0.555     6.565    cpuex/aluex/valid_r
    SLICE_X46Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  cpuex/aluex/REG_FILE_reg[31][0]_i_2/O
                         net (fo=1, routed)           0.171     6.860    cpuex/mem_wb1/bm_reg[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.984 r  cpuex/mem_wb1/REG_FILE_reg[31][0]_i_1/O
                         net (fo=34, routed)          0.294     7.278    cpuex/forward1/bm_reg[31]_1[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.402 r  cpuex/forward1/out0_r[0]_i_1/O
                         net (fo=5, routed)           0.328     7.730    cpuex/id_ex1/D[0]
    SLICE_X44Y119        LUT3 (Prop_lut3_I0_O)        0.124     7.854 r  cpuex/id_ex1/aluresult0_carry_i_12/O
                         net (fo=3, routed)           0.310     8.164    cpuex/forward1/read2[0]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124     8.288 r  cpuex/forward1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.288    cpuex/aluex/y_reg[3][0]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.540 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.771     9.311    cpuex/aluex/aluresult00_in[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I2_O)        0.295     9.606 r  cpuex/aluex/out1_r[31]_i_5/O
                         net (fo=1, routed)           0.279     9.885    cpuex/aluex/out1_r[31]_i_5_n_9
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.124    10.009 r  cpuex/aluex/out1_r[31]_i_4/O
                         net (fo=2, routed)           0.170    10.179    cpuex/aluex/out1_r[31]_i_4_n_9
    SLICE_X40Y118        LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  cpuex/aluex/REG_FILE_reg[31][1]_i_4/O
                         net (fo=2, routed)           0.312    10.615    cpuex/aluex/REG_FILE_reg[31][1]_i_4_n_9
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.739 r  cpuex/aluex/REG_FILE_reg[31][1]_i_2/O
                         net (fo=4, routed)           0.465    11.204    cpuex/mem_wb1/bm_reg[3]
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.328 r  cpuex/mem_wb1/REG_FILE_reg[31][1]_i_1/O
                         net (fo=34, routed)          0.166    11.494    cpuex/forward1/bm_reg[31]_1[1]
    SLICE_X45Y119        LUT5 (Prop_lut5_I1_O)        0.124    11.618 r  cpuex/forward1/out0_r[1]_i_1/O
                         net (fo=4, routed)           0.424    12.042    cpuex/id_ex1/D[1]
    SLICE_X45Y119        LUT3 (Prop_lut3_I0_O)        0.124    12.166 r  cpuex/id_ex1/aluresult0_carry_i_11/O
                         net (fo=3, routed)           0.410    12.575    cpuex/forward1/read2[1]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.699 r  cpuex/forward1/aluresult0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.699    cpuex/aluex/S[1]
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.249 r  cpuex/aluex/aluresult0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.249    cpuex/aluex/aluresult0_carry_n_9
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cpuex/aluex/aluresult0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.363    cpuex/aluex/aluresult0_carry__0_n_9
    SLICE_X43Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.602 r  cpuex/aluex/aluresult0_carry__1/O[2]
                         net (fo=3, routed)           0.573    14.175    cpuex/id_ex1/iom_reg_0[0]
    SLICE_X41Y121        LUT5 (Prop_lut5_I4_O)        0.302    14.477 r  cpuex/id_ex1/iom_i_1/O
                         net (fo=3, routed)           0.820    15.297    cpuex/aluex/io_we
    SLICE_X41Y120        LUT5 (Prop_lut5_I4_O)        0.124    15.421 r  cpuex/aluex/out1_r[31]_i_1/O
                         net (fo=32, routed)          0.429    15.849    pduex/out1_r_reg[31]_0[0]
    SLICE_X40Y120        FDCE                                         r  pduex/out1_r_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.491    15.243    pduex/clk_IBUF_BUFG
    SLICE_X40Y120        FDCE                                         r  pduex/out1_r_reg[16]/C
                         clock pessimism              0.275    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X40Y120        FDCE (Setup_fdce_C_CE)      -0.205    15.278    pduex/out1_r_reg[16]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -15.849    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/out1_r_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.295ns  (logic 3.820ns (37.104%)  route 6.475ns (62.896%))
  Logic Levels:           19  (CARRY4=4 LUT2=3 LUT3=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     5.554    pduex/clk_IBUF_BUFG
    SLICE_X47Y119        FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.456     6.010 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           0.555     6.565    cpuex/aluex/valid_r
    SLICE_X46Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  cpuex/aluex/REG_FILE_reg[31][0]_i_2/O
                         net (fo=1, routed)           0.171     6.860    cpuex/mem_wb1/bm_reg[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.984 r  cpuex/mem_wb1/REG_FILE_reg[31][0]_i_1/O
                         net (fo=34, routed)          0.294     7.278    cpuex/forward1/bm_reg[31]_1[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.402 r  cpuex/forward1/out0_r[0]_i_1/O
                         net (fo=5, routed)           0.328     7.730    cpuex/id_ex1/D[0]
    SLICE_X44Y119        LUT3 (Prop_lut3_I0_O)        0.124     7.854 r  cpuex/id_ex1/aluresult0_carry_i_12/O
                         net (fo=3, routed)           0.310     8.164    cpuex/forward1/read2[0]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124     8.288 r  cpuex/forward1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.288    cpuex/aluex/y_reg[3][0]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.540 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.771     9.311    cpuex/aluex/aluresult00_in[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I2_O)        0.295     9.606 r  cpuex/aluex/out1_r[31]_i_5/O
                         net (fo=1, routed)           0.279     9.885    cpuex/aluex/out1_r[31]_i_5_n_9
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.124    10.009 r  cpuex/aluex/out1_r[31]_i_4/O
                         net (fo=2, routed)           0.170    10.179    cpuex/aluex/out1_r[31]_i_4_n_9
    SLICE_X40Y118        LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  cpuex/aluex/REG_FILE_reg[31][1]_i_4/O
                         net (fo=2, routed)           0.312    10.615    cpuex/aluex/REG_FILE_reg[31][1]_i_4_n_9
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.739 r  cpuex/aluex/REG_FILE_reg[31][1]_i_2/O
                         net (fo=4, routed)           0.465    11.204    cpuex/mem_wb1/bm_reg[3]
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.328 r  cpuex/mem_wb1/REG_FILE_reg[31][1]_i_1/O
                         net (fo=34, routed)          0.166    11.494    cpuex/forward1/bm_reg[31]_1[1]
    SLICE_X45Y119        LUT5 (Prop_lut5_I1_O)        0.124    11.618 r  cpuex/forward1/out0_r[1]_i_1/O
                         net (fo=4, routed)           0.424    12.042    cpuex/id_ex1/D[1]
    SLICE_X45Y119        LUT3 (Prop_lut3_I0_O)        0.124    12.166 r  cpuex/id_ex1/aluresult0_carry_i_11/O
                         net (fo=3, routed)           0.410    12.575    cpuex/forward1/read2[1]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.699 r  cpuex/forward1/aluresult0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.699    cpuex/aluex/S[1]
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.249 r  cpuex/aluex/aluresult0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.249    cpuex/aluex/aluresult0_carry_n_9
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cpuex/aluex/aluresult0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.363    cpuex/aluex/aluresult0_carry__0_n_9
    SLICE_X43Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.602 r  cpuex/aluex/aluresult0_carry__1/O[2]
                         net (fo=3, routed)           0.573    14.175    cpuex/id_ex1/iom_reg_0[0]
    SLICE_X41Y121        LUT5 (Prop_lut5_I4_O)        0.302    14.477 r  cpuex/id_ex1/iom_i_1/O
                         net (fo=3, routed)           0.820    15.297    cpuex/aluex/io_we
    SLICE_X41Y120        LUT5 (Prop_lut5_I4_O)        0.124    15.421 r  cpuex/aluex/out1_r[31]_i_1/O
                         net (fo=32, routed)          0.429    15.849    pduex/out1_r_reg[31]_0[0]
    SLICE_X40Y120        FDCE                                         r  pduex/out1_r_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.491    15.243    pduex/clk_IBUF_BUFG
    SLICE_X40Y120        FDCE                                         r  pduex/out1_r_reg[17]/C
                         clock pessimism              0.275    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X40Y120        FDCE (Setup_fdce_C_CE)      -0.205    15.278    pduex/out1_r_reg[17]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -15.849    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/out1_r_reg[18]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.295ns  (logic 3.820ns (37.104%)  route 6.475ns (62.896%))
  Logic Levels:           19  (CARRY4=4 LUT2=3 LUT3=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     5.554    pduex/clk_IBUF_BUFG
    SLICE_X47Y119        FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.456     6.010 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           0.555     6.565    cpuex/aluex/valid_r
    SLICE_X46Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  cpuex/aluex/REG_FILE_reg[31][0]_i_2/O
                         net (fo=1, routed)           0.171     6.860    cpuex/mem_wb1/bm_reg[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.984 r  cpuex/mem_wb1/REG_FILE_reg[31][0]_i_1/O
                         net (fo=34, routed)          0.294     7.278    cpuex/forward1/bm_reg[31]_1[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.402 r  cpuex/forward1/out0_r[0]_i_1/O
                         net (fo=5, routed)           0.328     7.730    cpuex/id_ex1/D[0]
    SLICE_X44Y119        LUT3 (Prop_lut3_I0_O)        0.124     7.854 r  cpuex/id_ex1/aluresult0_carry_i_12/O
                         net (fo=3, routed)           0.310     8.164    cpuex/forward1/read2[0]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124     8.288 r  cpuex/forward1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.288    cpuex/aluex/y_reg[3][0]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.540 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.771     9.311    cpuex/aluex/aluresult00_in[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I2_O)        0.295     9.606 r  cpuex/aluex/out1_r[31]_i_5/O
                         net (fo=1, routed)           0.279     9.885    cpuex/aluex/out1_r[31]_i_5_n_9
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.124    10.009 r  cpuex/aluex/out1_r[31]_i_4/O
                         net (fo=2, routed)           0.170    10.179    cpuex/aluex/out1_r[31]_i_4_n_9
    SLICE_X40Y118        LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  cpuex/aluex/REG_FILE_reg[31][1]_i_4/O
                         net (fo=2, routed)           0.312    10.615    cpuex/aluex/REG_FILE_reg[31][1]_i_4_n_9
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.739 r  cpuex/aluex/REG_FILE_reg[31][1]_i_2/O
                         net (fo=4, routed)           0.465    11.204    cpuex/mem_wb1/bm_reg[3]
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.328 r  cpuex/mem_wb1/REG_FILE_reg[31][1]_i_1/O
                         net (fo=34, routed)          0.166    11.494    cpuex/forward1/bm_reg[31]_1[1]
    SLICE_X45Y119        LUT5 (Prop_lut5_I1_O)        0.124    11.618 r  cpuex/forward1/out0_r[1]_i_1/O
                         net (fo=4, routed)           0.424    12.042    cpuex/id_ex1/D[1]
    SLICE_X45Y119        LUT3 (Prop_lut3_I0_O)        0.124    12.166 r  cpuex/id_ex1/aluresult0_carry_i_11/O
                         net (fo=3, routed)           0.410    12.575    cpuex/forward1/read2[1]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.699 r  cpuex/forward1/aluresult0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.699    cpuex/aluex/S[1]
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.249 r  cpuex/aluex/aluresult0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.249    cpuex/aluex/aluresult0_carry_n_9
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cpuex/aluex/aluresult0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.363    cpuex/aluex/aluresult0_carry__0_n_9
    SLICE_X43Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.602 r  cpuex/aluex/aluresult0_carry__1/O[2]
                         net (fo=3, routed)           0.573    14.175    cpuex/id_ex1/iom_reg_0[0]
    SLICE_X41Y121        LUT5 (Prop_lut5_I4_O)        0.302    14.477 r  cpuex/id_ex1/iom_i_1/O
                         net (fo=3, routed)           0.820    15.297    cpuex/aluex/io_we
    SLICE_X41Y120        LUT5 (Prop_lut5_I4_O)        0.124    15.421 r  cpuex/aluex/out1_r[31]_i_1/O
                         net (fo=32, routed)          0.429    15.849    pduex/out1_r_reg[31]_0[0]
    SLICE_X40Y120        FDPE                                         r  pduex/out1_r_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.491    15.243    pduex/clk_IBUF_BUFG
    SLICE_X40Y120        FDPE                                         r  pduex/out1_r_reg[18]/C
                         clock pessimism              0.275    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X40Y120        FDPE (Setup_fdpe_C_CE)      -0.205    15.278    pduex/out1_r_reg[18]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -15.849    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/out1_r_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.295ns  (logic 3.820ns (37.104%)  route 6.475ns (62.896%))
  Logic Levels:           19  (CARRY4=4 LUT2=3 LUT3=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     5.554    pduex/clk_IBUF_BUFG
    SLICE_X47Y119        FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.456     6.010 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           0.555     6.565    cpuex/aluex/valid_r
    SLICE_X46Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  cpuex/aluex/REG_FILE_reg[31][0]_i_2/O
                         net (fo=1, routed)           0.171     6.860    cpuex/mem_wb1/bm_reg[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.984 r  cpuex/mem_wb1/REG_FILE_reg[31][0]_i_1/O
                         net (fo=34, routed)          0.294     7.278    cpuex/forward1/bm_reg[31]_1[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.402 r  cpuex/forward1/out0_r[0]_i_1/O
                         net (fo=5, routed)           0.328     7.730    cpuex/id_ex1/D[0]
    SLICE_X44Y119        LUT3 (Prop_lut3_I0_O)        0.124     7.854 r  cpuex/id_ex1/aluresult0_carry_i_12/O
                         net (fo=3, routed)           0.310     8.164    cpuex/forward1/read2[0]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124     8.288 r  cpuex/forward1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.288    cpuex/aluex/y_reg[3][0]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.540 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.771     9.311    cpuex/aluex/aluresult00_in[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I2_O)        0.295     9.606 r  cpuex/aluex/out1_r[31]_i_5/O
                         net (fo=1, routed)           0.279     9.885    cpuex/aluex/out1_r[31]_i_5_n_9
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.124    10.009 r  cpuex/aluex/out1_r[31]_i_4/O
                         net (fo=2, routed)           0.170    10.179    cpuex/aluex/out1_r[31]_i_4_n_9
    SLICE_X40Y118        LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  cpuex/aluex/REG_FILE_reg[31][1]_i_4/O
                         net (fo=2, routed)           0.312    10.615    cpuex/aluex/REG_FILE_reg[31][1]_i_4_n_9
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.739 r  cpuex/aluex/REG_FILE_reg[31][1]_i_2/O
                         net (fo=4, routed)           0.465    11.204    cpuex/mem_wb1/bm_reg[3]
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.328 r  cpuex/mem_wb1/REG_FILE_reg[31][1]_i_1/O
                         net (fo=34, routed)          0.166    11.494    cpuex/forward1/bm_reg[31]_1[1]
    SLICE_X45Y119        LUT5 (Prop_lut5_I1_O)        0.124    11.618 r  cpuex/forward1/out0_r[1]_i_1/O
                         net (fo=4, routed)           0.424    12.042    cpuex/id_ex1/D[1]
    SLICE_X45Y119        LUT3 (Prop_lut3_I0_O)        0.124    12.166 r  cpuex/id_ex1/aluresult0_carry_i_11/O
                         net (fo=3, routed)           0.410    12.575    cpuex/forward1/read2[1]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.699 r  cpuex/forward1/aluresult0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.699    cpuex/aluex/S[1]
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.249 r  cpuex/aluex/aluresult0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.249    cpuex/aluex/aluresult0_carry_n_9
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cpuex/aluex/aluresult0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.363    cpuex/aluex/aluresult0_carry__0_n_9
    SLICE_X43Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.602 r  cpuex/aluex/aluresult0_carry__1/O[2]
                         net (fo=3, routed)           0.573    14.175    cpuex/id_ex1/iom_reg_0[0]
    SLICE_X41Y121        LUT5 (Prop_lut5_I4_O)        0.302    14.477 r  cpuex/id_ex1/iom_i_1/O
                         net (fo=3, routed)           0.820    15.297    cpuex/aluex/io_we
    SLICE_X41Y120        LUT5 (Prop_lut5_I4_O)        0.124    15.421 r  cpuex/aluex/out1_r[31]_i_1/O
                         net (fo=32, routed)          0.429    15.849    pduex/out1_r_reg[31]_0[0]
    SLICE_X40Y120        FDCE                                         r  pduex/out1_r_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.491    15.243    pduex/clk_IBUF_BUFG
    SLICE_X40Y120        FDCE                                         r  pduex/out1_r_reg[23]/C
                         clock pessimism              0.275    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X40Y120        FDCE (Setup_fdce_C_CE)      -0.205    15.278    pduex/out1_r_reg[23]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -15.849    
  -------------------------------------------------------------------
                         slack                                 -0.572    

Slack (VIOLATED) :        -0.572ns  (required time - arrival time)
  Source:                 pduex/valid_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/out1_r_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.295ns  (logic 3.820ns (37.104%)  route 6.475ns (62.896%))
  Logic Levels:           19  (CARRY4=4 LUT2=3 LUT3=2 LUT5=5 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.243ns = ( 15.243 - 10.000 ) 
    Source Clock Delay      (SCD):    5.554ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.535     1.535 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.317     3.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.948 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.606     5.554    pduex/clk_IBUF_BUFG
    SLICE_X47Y119        FDRE                                         r  pduex/valid_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y119        FDRE (Prop_fdre_C_Q)         0.456     6.010 r  pduex/valid_r_reg/Q
                         net (fo=4, routed)           0.555     6.565    cpuex/aluex/valid_r
    SLICE_X46Y119        LUT6 (Prop_lut6_I3_O)        0.124     6.689 r  cpuex/aluex/REG_FILE_reg[31][0]_i_2/O
                         net (fo=1, routed)           0.171     6.860    cpuex/mem_wb1/bm_reg[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I4_O)        0.124     6.984 r  cpuex/mem_wb1/REG_FILE_reg[31][0]_i_1/O
                         net (fo=34, routed)          0.294     7.278    cpuex/forward1/bm_reg[31]_1[0]
    SLICE_X46Y119        LUT5 (Prop_lut5_I0_O)        0.124     7.402 r  cpuex/forward1/out0_r[0]_i_1/O
                         net (fo=5, routed)           0.328     7.730    cpuex/id_ex1/D[0]
    SLICE_X44Y119        LUT3 (Prop_lut3_I0_O)        0.124     7.854 r  cpuex/id_ex1/aluresult0_carry_i_12/O
                         net (fo=3, routed)           0.310     8.164    cpuex/forward1/read2[0]
    SLICE_X42Y119        LUT2 (Prop_lut2_I1_O)        0.124     8.288 r  cpuex/forward1/i__carry_i_4/O
                         net (fo=1, routed)           0.000     8.288    cpuex/aluex/y_reg[3][0]
    SLICE_X42Y119        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     8.540 f  cpuex/aluex/aluresult0_inferred__0/i__carry/O[0]
                         net (fo=3, routed)           0.771     9.311    cpuex/aluex/aluresult00_in[0]
    SLICE_X40Y118        LUT6 (Prop_lut6_I2_O)        0.295     9.606 r  cpuex/aluex/out1_r[31]_i_5/O
                         net (fo=1, routed)           0.279     9.885    cpuex/aluex/out1_r[31]_i_5_n_9
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.124    10.009 r  cpuex/aluex/out1_r[31]_i_4/O
                         net (fo=2, routed)           0.170    10.179    cpuex/aluex/out1_r[31]_i_4_n_9
    SLICE_X40Y118        LUT6 (Prop_lut6_I1_O)        0.124    10.303 r  cpuex/aluex/REG_FILE_reg[31][1]_i_4/O
                         net (fo=2, routed)           0.312    10.615    cpuex/aluex/REG_FILE_reg[31][1]_i_4_n_9
    SLICE_X44Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.739 r  cpuex/aluex/REG_FILE_reg[31][1]_i_2/O
                         net (fo=4, routed)           0.465    11.204    cpuex/mem_wb1/bm_reg[3]
    SLICE_X45Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.328 r  cpuex/mem_wb1/REG_FILE_reg[31][1]_i_1/O
                         net (fo=34, routed)          0.166    11.494    cpuex/forward1/bm_reg[31]_1[1]
    SLICE_X45Y119        LUT5 (Prop_lut5_I1_O)        0.124    11.618 r  cpuex/forward1/out0_r[1]_i_1/O
                         net (fo=4, routed)           0.424    12.042    cpuex/id_ex1/D[1]
    SLICE_X45Y119        LUT3 (Prop_lut3_I0_O)        0.124    12.166 r  cpuex/id_ex1/aluresult0_carry_i_11/O
                         net (fo=3, routed)           0.410    12.575    cpuex/forward1/read2[1]
    SLICE_X43Y119        LUT2 (Prop_lut2_I1_O)        0.124    12.699 r  cpuex/forward1/aluresult0_carry_i_7/O
                         net (fo=1, routed)           0.000    12.699    cpuex/aluex/S[1]
    SLICE_X43Y119        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.249 r  cpuex/aluex/aluresult0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.249    cpuex/aluex/aluresult0_carry_n_9
    SLICE_X43Y120        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.363 r  cpuex/aluex/aluresult0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.363    cpuex/aluex/aluresult0_carry__0_n_9
    SLICE_X43Y121        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.602 r  cpuex/aluex/aluresult0_carry__1/O[2]
                         net (fo=3, routed)           0.573    14.175    cpuex/id_ex1/iom_reg_0[0]
    SLICE_X41Y121        LUT5 (Prop_lut5_I4_O)        0.302    14.477 r  cpuex/id_ex1/iom_i_1/O
                         net (fo=3, routed)           0.820    15.297    cpuex/aluex/io_we
    SLICE_X41Y120        LUT5 (Prop_lut5_I4_O)        0.124    15.421 r  cpuex/aluex/out1_r[31]_i_1/O
                         net (fo=32, routed)          0.429    15.849    pduex/out1_r_reg[31]_0[0]
    SLICE_X40Y120        FDCE                                         r  pduex/out1_r_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    B8                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         1.464    11.464 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.198    13.662    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.753 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          1.491    15.243    pduex/clk_IBUF_BUFG
    SLICE_X40Y120        FDCE                                         r  pduex/out1_r_reg[27]/C
                         clock pessimism              0.275    15.518    
                         clock uncertainty           -0.035    15.483    
    SLICE_X40Y120        FDCE (Setup_fdce_C_CE)      -0.205    15.278    pduex/out1_r_reg[27]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -15.849    
  -------------------------------------------------------------------
                         slack                                 -0.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 pduex/in_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/in_2r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.183%)  route 0.146ns (50.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.558     1.693    pduex/clk_IBUF_BUFG
    SLICE_X45Y114        FDRE                                         r  pduex/in_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.141     1.834 r  pduex/in_r_reg[1]/Q
                         net (fo=5, routed)           0.146     1.980    pduex/Q[1]
    SLICE_X48Y114        FDRE                                         r  pduex/in_2r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.826     2.216    pduex/clk_IBUF_BUFG
    SLICE_X48Y114        FDRE                                         r  pduex/in_2r_reg[1]/C
                         clock pessimism             -0.488     1.727    
    SLICE_X48Y114        FDRE (Hold_fdre_C_D)         0.070     1.797    pduex/in_2r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pduex/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_ah_plr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.556     1.691    pduex/clk_IBUF_BUFG
    SLICE_X48Y114        FDRE                                         r  pduex/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.141     1.832 r  pduex/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.108     1.940    pduex/in_2r_reg_n_9_[1]
    SLICE_X49Y114        LUT6 (Prop_lut6_I2_O)        0.045     1.985 r  pduex/cnt_ah_plr[1]_i_1/O
                         net (fo=1, routed)           0.000     1.985    pduex/cnt_ah_plr[1]_i_1_n_9
    SLICE_X49Y114        FDCE                                         r  pduex/cnt_ah_plr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.826     2.216    pduex/clk_IBUF_BUFG
    SLICE_X49Y114        FDCE                                         r  pduex/cnt_ah_plr_reg[1]/C
                         clock pessimism             -0.511     1.704    
    SLICE_X49Y114        FDCE (Hold_fdce_C_D)         0.091     1.795    pduex/cnt_ah_plr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pduex/in_2r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_ah_plr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.556     1.691    pduex/clk_IBUF_BUFG
    SLICE_X48Y114        FDRE                                         r  pduex/in_2r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.141     1.832 r  pduex/in_2r_reg[1]/Q
                         net (fo=3, routed)           0.109     1.941    pduex/in_2r_reg_n_9_[1]
    SLICE_X49Y114        LUT5 (Prop_lut5_I1_O)        0.045     1.986 r  pduex/cnt_ah_plr[0]_i_1/O
                         net (fo=1, routed)           0.000     1.986    pduex/cnt_ah_plr[0]_i_1_n_9
    SLICE_X49Y114        FDCE                                         r  pduex/cnt_ah_plr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.826     2.216    pduex/clk_IBUF_BUFG
    SLICE_X49Y114        FDCE                                         r  pduex/cnt_ah_plr_reg[0]/C
                         clock pessimism             -0.511     1.704    
    SLICE_X49Y114        FDCE (Hold_fdce_C_D)         0.092     1.796    pduex/cnt_ah_plr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 pduex/valid_2r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/check_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.559     1.694    pduex/clk_IBUF_BUFG
    SLICE_X49Y109        FDRE                                         r  pduex/valid_2r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y109        FDRE (Prop_fdre_C_Q)         0.141     1.835 r  pduex/valid_2r_reg/Q
                         net (fo=2, routed)           0.109     1.944    pduex/valid_2r
    SLICE_X48Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.989 r  pduex/check_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.989    pduex/check_r[0]_i_1_n_9
    SLICE_X48Y109        FDCE                                         r  pduex/check_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.830     2.220    pduex/clk_IBUF_BUFG
    SLICE_X48Y109        FDCE                                         r  pduex/check_r_reg[0]/C
                         clock pessimism             -0.512     1.707    
    SLICE_X48Y109        FDCE (Hold_fdce_C_D)         0.092     1.799    pduex/check_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.565     1.700    pduex/clk_IBUF_BUFG
    SLICE_X38Y87         FDCE                                         r  pduex/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y87         FDCE (Prop_fdce_C_Q)         0.164     1.864 r  pduex/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.979    pduex/cnt_reg_n_9_[10]
    SLICE_X38Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.089 r  pduex/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.089    pduex/cnt_reg[8]_i_1_n_14
    SLICE_X38Y87         FDCE                                         r  pduex/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.836     2.226    pduex/clk_IBUF_BUFG
    SLICE_X38Y87         FDCE                                         r  pduex/cnt_reg[10]/C
                         clock pessimism             -0.526     1.700    
    SLICE_X38Y87         FDCE (Hold_fdce_C_D)         0.134     1.834    pduex/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.701ns
    Clock Pessimism Removal (CPR):    0.527ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.566     1.701    pduex/clk_IBUF_BUFG
    SLICE_X38Y88         FDCE                                         r  pduex/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDCE (Prop_fdce_C_Q)         0.164     1.865 r  pduex/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.980    pduex/cnt_reg_n_9_[14]
    SLICE_X38Y88         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.090 r  pduex/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.090    pduex/cnt_reg[12]_i_1_n_14
    SLICE_X38Y88         FDCE                                         r  pduex/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.838     2.228    pduex/clk_IBUF_BUFG
    SLICE_X38Y88         FDCE                                         r  pduex/cnt_reg[14]/C
                         clock pessimism             -0.527     1.701    
    SLICE_X38Y88         FDCE (Hold_fdce_C_D)         0.134     1.835    pduex/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 pduex/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.564     1.699    pduex/clk_IBUF_BUFG
    SLICE_X38Y86         FDCE                                         r  pduex/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y86         FDCE (Prop_fdce_C_Q)         0.164     1.863 r  pduex/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.978    pduex/cnt_reg_n_9_[6]
    SLICE_X38Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.088 r  pduex/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.088    pduex/cnt_reg[4]_i_1_n_14
    SLICE_X38Y86         FDCE                                         r  pduex/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.835     2.225    pduex/clk_IBUF_BUFG
    SLICE_X38Y86         FDCE                                         r  pduex/cnt_reg[6]/C
                         clock pessimism             -0.526     1.699    
    SLICE_X38Y86         FDCE (Hold_fdce_C_D)         0.134     1.833    pduex/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.833    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 pduex/cnt_m_rf_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/cnt_m_rf_reg[1]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.691ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.556     1.691    pduex/clk_IBUF_BUFG
    SLICE_X49Y115        FDCE                                         r  pduex/cnt_m_rf_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y115        FDCE (Prop_fdce_C_Q)         0.141     1.832 r  pduex/cnt_m_rf_reg[0]_rep__0/Q
                         net (fo=87, routed)          0.170     2.003    pduex/cnt_m_rf_reg[0]_rep__0_0
    SLICE_X49Y115        LUT6 (Prop_lut6_I3_O)        0.045     2.048 r  pduex/cnt_m_rf[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     2.048    pduex/cnt_m_rf[1]_rep_i_1_n_9
    SLICE_X49Y115        FDCE                                         r  pduex/cnt_m_rf_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.825     2.215    pduex/clk_IBUF_BUFG
    SLICE_X49Y115        FDCE                                         r  pduex/cnt_m_rf_reg[1]_rep/C
                         clock pessimism             -0.523     1.691    
    SLICE_X49Y115        FDCE (Hold_fdce_C_D)         0.092     1.783    pduex/cnt_m_rf_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 pduex/clk_cpu_r_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/clk_cpu_r_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.693ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.558     1.693    pduex/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  pduex/clk_cpu_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y108        FDCE (Prop_fdce_C_Q)         0.164     1.857 f  pduex/clk_cpu_r_reg/Q
                         net (fo=2, routed)           0.177     2.035    pduex/clk_cpu
    SLICE_X50Y108        LUT4 (Prop_lut4_I0_O)        0.045     2.080 r  pduex/clk_cpu_r_i_1/O
                         net (fo=1, routed)           0.000     2.080    pduex/clk_cpu_r_i_1_n_9
    SLICE_X50Y108        FDCE                                         r  pduex/clk_cpu_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.828     2.218    pduex/clk_IBUF_BUFG
    SLICE_X50Y108        FDCE                                         r  pduex/clk_cpu_r_reg/C
                         clock pessimism             -0.524     1.693    
    SLICE_X50Y108        FDCE (Hold_fdce_C_D)         0.120     1.813    pduex/clk_cpu_r_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 pduex/step_r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pduex/check_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.925%)  route 0.194ns (51.075%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.220ns
    Source Clock Delay      (SCD):    1.694ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.808     1.110    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.136 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.559     1.694    pduex/clk_IBUF_BUFG
    SLICE_X48Y108        FDRE                                         r  pduex/step_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y108        FDRE (Prop_fdre_C_Q)         0.141     1.835 f  pduex/step_r_reg/Q
                         net (fo=21, routed)          0.194     2.030    pduex/step_r
    SLICE_X48Y109        LUT6 (Prop_lut6_I0_O)        0.045     2.075 r  pduex/check_r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.075    pduex/check_r[1]_i_1_n_9
    SLICE_X48Y109        FDCE                                         r  pduex/check_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    B8                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B8                   IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.871     1.361    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.390 r  clk_IBUF_BUFG_inst/O
                         net (fo=88, routed)          0.830     2.220    pduex/clk_IBUF_BUFG
    SLICE_X48Y109        FDCE                                         r  pduex/check_r_reg[1]/C
                         clock pessimism             -0.509     1.710    
    SLICE_X48Y109        FDCE (Hold_fdce_C_D)         0.091     1.801    pduex/check_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y109   pduex/check_r_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y109   pduex/check_r_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y108   pduex/clk_cpu_r_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y114   pduex/cnt_ah_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y114   pduex/cnt_ah_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X49Y114   pduex/cnt_al_plr_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y115   pduex/cnt_al_plr_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y115   pduex/cnt_al_plr_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X50Y113   pduex/cnt_m_rf_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y85    pduex/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    pduex/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y87    pduex/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y85    pduex/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y85    pduex/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y85    pduex/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y86    pduex/cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y86    pduex/cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y86    pduex/cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y86    pduex/cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y108   pduex/clk_cpu_r_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y114   pduex/cnt_ah_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y114   pduex/cnt_ah_plr_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X49Y114   pduex/cnt_al_plr_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y88    pduex/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y88    pduex/cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y88    pduex/cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y88    pduex/cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y89    pduex/cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X38Y89    pduex/cnt_reg[17]/C



