
*** Running vivado
    with args -log system_cnn_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_1.tcl -notrace
Command: synth_design -top system_cnn_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 461.570 ; gain = 108.332
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_1/synth/system_cnn_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 13'b0000000000001 
	Parameter ap_ST_fsm_state2 bound to: 13'b0000000000010 
	Parameter ap_ST_fsm_state3 bound to: 13'b0000000000100 
	Parameter ap_ST_fsm_state4 bound to: 13'b0000000001000 
	Parameter ap_ST_fsm_state5 bound to: 13'b0000000010000 
	Parameter ap_ST_fsm_state6 bound to: 13'b0000000100000 
	Parameter ap_ST_fsm_state7 bound to: 13'b0000001000000 
	Parameter ap_ST_fsm_state8 bound to: 13'b0000010000000 
	Parameter ap_ST_fsm_state9 bound to: 13'b0000100000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 13'b0001000000000 
	Parameter ap_ST_fsm_state12 bound to: 13'b0010000000000 
	Parameter ap_ST_fsm_state13 bound to: 13'b0100000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 13'b1000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_SLAVE.v:70]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb_Mul_LUT_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_32s_32s_3bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_32s_32s_3bkb.v:20]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_16s_1cud.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud_DSP48_0' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_16s_1cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_1cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_16s_1cud.v:14]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state74 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:82]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 144 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 144 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_eOg_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s_eOg.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_eOg_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s_eOg.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg_ram' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s_eOg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_eOg' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s_eOg.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_dadd_64ns_64nfYi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_dadd_64ns_64nfYi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dadd_3_full_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/ip/cnn_ap_dadd_3_full_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/ip/cnn_ap_dadd_3_full_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dadd_3_full_dsp_64' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/ip/cnn_ap_dadd_3_full_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dadd_64ns_64nfYi' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_dadd_64ns_64nfYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_dmul_64ns_64ng8j' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_dmul_64ns_64ng8j.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_dmul_4_max_dsp_64' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/ip/cnn_ap_dmul_4_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/ip/cnn_ap_dmul_4_max_dsp_64.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_dmul_4_max_dsp_64' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/ip/cnn_ap_dmul_4_max_dsp_64.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'cnn_dmul_64ns_64ng8j' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_dmul_64ns_64ng8j.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_sitodp_32s_64hbi' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_sitodp_32s_64hbi.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cnn_ap_sitodp_4_no_dsp_32' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/ip/cnn_ap_sitodp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/ip/cnn_ap_sitodp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'cnn_ap_sitodp_4_no_dsp_32' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/ip/cnn_ap_sitodp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_sitodp_32s_64hbi' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_sitodp_32s_64hbi.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:1895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2247]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2249]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2255]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2289]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2399]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2417]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2419]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2425]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2427]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2591]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2605]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2609]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2611]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_24_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage16 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage17 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage18 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage19 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage20 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage21 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage22 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage23 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage24 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage25 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage26 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage27 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage28 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage29 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage30 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage31 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage32 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage33 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage34 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage35 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage36 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage37 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage38 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage39 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage40 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage41 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage42 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage43 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage44 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage45 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage46 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage47 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage48 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage49 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage50 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage51 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage52 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage53 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage54 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage55 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage56 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage57 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage58 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage59 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage60 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage61 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage62 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage63 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage64 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage65 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage66 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage67 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage68 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage69 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage70 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage71 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage72 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage73 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage74 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage75 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage76 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage77 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage78 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage79 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage80 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage81 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage82 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage83 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage84 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage85 bound to: 160'b0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage86 bound to: 160'b0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage87 bound to: 160'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage88 bound to: 160'b0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage89 bound to: 160'b0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage90 bound to: 160'b0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage91 bound to: 160'b0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage92 bound to: 160'b0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage93 bound to: 160'b0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage94 bound to: 160'b0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage95 bound to: 160'b0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage96 bound to: 160'b0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage97 bound to: 160'b0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage98 bound to: 160'b0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage99 bound to: 160'b0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage100 bound to: 160'b0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage101 bound to: 160'b0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage102 bound to: 160'b0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage103 bound to: 160'b0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage104 bound to: 160'b0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage105 bound to: 160'b0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage106 bound to: 160'b0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage107 bound to: 160'b0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage108 bound to: 160'b0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage109 bound to: 160'b0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage110 bound to: 160'b0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage111 bound to: 160'b0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage112 bound to: 160'b0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage113 bound to: 160'b0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage114 bound to: 160'b0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage115 bound to: 160'b0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage116 bound to: 160'b0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage117 bound to: 160'b0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage118 bound to: 160'b0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage119 bound to: 160'b0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage120 bound to: 160'b0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage121 bound to: 160'b0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage122 bound to: 160'b0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage123 bound to: 160'b0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage124 bound to: 160'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage125 bound to: 160'b0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage126 bound to: 160'b0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage127 bound to: 160'b0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage128 bound to: 160'b0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage129 bound to: 160'b0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage130 bound to: 160'b0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage131 bound to: 160'b0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage132 bound to: 160'b0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage133 bound to: 160'b0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage134 bound to: 160'b0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage135 bound to: 160'b0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage136 bound to: 160'b0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage137 bound to: 160'b0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage138 bound to: 160'b0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage139 bound to: 160'b0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage140 bound to: 160'b0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage141 bound to: 160'b0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage142 bound to: 160'b0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage143 bound to: 160'b0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state749 bound to: 160'b0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 160'b0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state752 bound to: 160'b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:217]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_24_3_sibs' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_sibs.v:57]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 3456 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_24_3_sibs_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_sibs.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 3456 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_sibs.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_24_3_sibs_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_sibs.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_24_3_sibs_ram' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_sibs.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_24_3_sibs' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_sibs.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_24_3_sjbC' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_sjbC.v:57]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 10816 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_24_3_sjbC_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_sjbC.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 10816 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_sjbC.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_24_3_sjbC_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_sjbC.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_24_3_sjbC_ram' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_sjbC.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_24_3_sjbC' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_sjbC.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_11kbM' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mac_muladd_11kbM.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 15 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_11kbM_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mac_muladd_11kbM.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_11kbM_DSP48_1' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mac_muladd_11kbM.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_11kbM' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mac_muladd_11kbM.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:9316]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:12112]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:12114]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:12122]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:12130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:12134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:12140]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:12146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:12150]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:12168]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:12170]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:13074]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14624]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14632]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14636]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14652]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14676]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_24_3_s' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_24_24_4_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 30'b000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 30'b000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 30'b000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 30'b000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 30'b000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 30'b000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 30'b000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 30'b000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 30'b000000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 30'b000000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 30'b000000000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 30'b000000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 30'b000000000000000001000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 30'b000000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 30'b000000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 30'b000000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 30'b000000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 30'b000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 30'b000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 30'b000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 30'b000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 30'b000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 30'b000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 30'b000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 30'b000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 30'b000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 30'b000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 30'b001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 30'b010000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 30'b100000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:87]
INFO: [Synth 8-6157] synthesizing module 'Pool_24_24_4_s_A_lbW' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s_A_lbW.v:57]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 13824 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_24_24_4_s_A_lbW_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s_A_lbW.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 13824 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s_A_lbW.v:24]
INFO: [Synth 8-3876] $readmem data file './Pool_24_24_4_s_A_lbW_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s_A_lbW.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Pool_24_24_4_s_A_lbW_ram' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s_A_lbW.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_24_24_4_s_A_lbW' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s_A_lbW.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1483]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1763]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1767]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1771]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1775]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1779]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1787]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1795]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1799]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1803]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1807]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1811]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1817]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1819]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1839]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1849]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1855]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1861]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1969]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1973]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2033]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2035]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2041]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2043]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2051]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2053]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2217]
INFO: [Synth 8-6155] done synthesizing module 'Pool_24_24_4_s' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_864_128_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 29'b00000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 29'b00000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 29'b00000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 29'b00000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 29'b00000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 29'b00000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 29'b00000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 29'b00000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 29'b00000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 29'b00000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 29'b00000000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 29'b00000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 29'b00000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 29'b00000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 29'b00000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 29'b00000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 29'b00000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 29'b00000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 29'b00000000001000000000000000000 
	Parameter ap_ST_fsm_state46 bound to: 29'b00000000010000000000000000000 
	Parameter ap_ST_fsm_state47 bound to: 29'b00000000100000000000000000000 
	Parameter ap_ST_fsm_state48 bound to: 29'b00000001000000000000000000000 
	Parameter ap_ST_fsm_state49 bound to: 29'b00000010000000000000000000000 
	Parameter ap_ST_fsm_state50 bound to: 29'b00000100000000000000000000000 
	Parameter ap_ST_fsm_state51 bound to: 29'b00001000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 29'b00010000000000000000000000000 
	Parameter ap_ST_fsm_state53 bound to: 29'b00100000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 29'b01000000000000000000000000000 
	Parameter ap_ST_fsm_state69 bound to: 29'b10000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:86]
INFO: [Synth 8-6157] synthesizing module 'FC_864_128_s_A_V_mb6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s_A_V_mb6.v:57]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 54 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_864_128_s_A_V_mb6_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s_A_V_mb6.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 54 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s_A_V_mb6.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_864_128_s_A_V_mb6_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s_A_V_mb6.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_864_128_s_A_V_mb6_ram' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s_A_V_mb6.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_864_128_s_A_V_mb6' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s_A_V_mb6.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_864_128_s_B_V_CeG' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s_B_V_CeG.v:57]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 6912 - type: integer 
	Parameter AddressWidth bound to: 13 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_864_128_s_B_V_CeG_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s_B_V_CeG.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 13 - type: integer 
	Parameter MEM_SIZE bound to: 6912 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s_B_V_CeG.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_864_128_s_B_V_CeG_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s_B_V_CeG.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_864_128_s_B_V_CeG_ram' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s_B_V_CeG.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_864_128_s_B_V_CeG' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s_B_V_CeG.v:57]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_7nsShg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_7nsShg_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:70]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_7nsShg_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:10]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 7 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_7nsShg_div_u' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_7nsShg_div' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_7nsShg' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_1632_9_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mux_1632_9_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter din2_WIDTH bound to: 9 - type: integer 
	Parameter din3_WIDTH bound to: 9 - type: integer 
	Parameter din4_WIDTH bound to: 9 - type: integer 
	Parameter din5_WIDTH bound to: 9 - type: integer 
	Parameter din6_WIDTH bound to: 9 - type: integer 
	Parameter din7_WIDTH bound to: 9 - type: integer 
	Parameter din8_WIDTH bound to: 9 - type: integer 
	Parameter din9_WIDTH bound to: 9 - type: integer 
	Parameter din10_WIDTH bound to: 9 - type: integer 
	Parameter din11_WIDTH bound to: 9 - type: integer 
	Parameter din12_WIDTH bound to: 9 - type: integer 
	Parameter din13_WIDTH bound to: 9 - type: integer 
	Parameter din14_WIDTH bound to: 9 - type: integer 
	Parameter din15_WIDTH bound to: 9 - type: integer 
	Parameter din16_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_1632_9_1_1' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mux_1632_9_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_5ns_1Thq' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_5ns_1Thq.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_5ns_1Thq_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_5ns_1Thq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_5ns_1Thq_DSP48_2' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_5ns_1Thq.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_5ns_1Thq' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_5ns_1Thq.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_UhA' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_10ns_UhA.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_UhA_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_10ns_UhA.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_UhA_DSP48_3' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_10ns_UhA.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_UhA' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_10ns_UhA.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_12ns_VhK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_12ns_VhK.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_12ns_VhK_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_12ns_VhK.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_12ns_VhK_DSP48_4' (73#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_12ns_VhK.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_12ns_VhK' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mul_mul_12ns_VhK.v:14]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_7nWhU' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mac_muladd_7nWhU.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_7nWhU_DSP48_5' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mac_muladd_7nWhU.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_7nWhU_DSP48_5' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mac_muladd_7nWhU.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_7nWhU' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mac_muladd_7nWhU.v:34]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:3352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:3658]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:3668]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:3674]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:3678]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:3714]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:3718]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:3726]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:3742]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:1919]
INFO: [Synth 8-6155] done synthesizing module 'FC_864_128_s' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 29'b00000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 29'b00000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 29'b00000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 29'b00000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 29'b00000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 29'b00000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 29'b00000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 29'b00000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 29'b00000000000000000000100000000 
	Parameter ap_ST_fsm_state11 bound to: 29'b00000000000000000001000000000 
	Parameter ap_ST_fsm_state12 bound to: 29'b00000000000000000010000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 29'b00000000000000000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 29'b00000000000000001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 29'b00000000000000010000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 29'b00000000000000100000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 29'b00000000000001000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 29'b00000000000010000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 29'b00000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 29'b00000000001000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 29'b00000000010000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 29'b00000000100000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 29'b00000001000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 29'b00000010000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 29'b00000100000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 29'b00001000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 29'b00010000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 29'b00100000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 29'b01000000000000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 29'b10000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:86]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_2_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s_A_V_2_0.v:57]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_2_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s_A_V_2_0.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s_A_V_2_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_V_2_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s_A_V_2_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_2_0_ram' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s_A_V_2_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_2_0' (79#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s_A_V_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_2_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s_B_V_2_0.v:57]
	Parameter DataWidth bound to: 9 - type: integer 
	Parameter AddressRange bound to: 640 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_2_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s_B_V_2_0.v:9]
	Parameter DWIDTH bound to: 9 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 640 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s_B_V_2_0.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_2_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s_B_V_2_0.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_2_0_ram' (80#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s_B_V_2_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_2_0' (81#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s_B_V_2_0.v:57]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:1347]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:1353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:1361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:1367]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:1369]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:1601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:1607]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:1611]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:1625]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:1629]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:1639]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:1657]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s' (82#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 15'b000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 15'b000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 15'b000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 15'b000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 15'b000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 15'b000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 15'b000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 15'b000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 15'b000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 15'b000001000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 15'b000010000000000 
	Parameter ap_ST_fsm_state14 bound to: 15'b000100000000000 
	Parameter ap_ST_fsm_state15 bound to: 15'b001000000000000 
	Parameter ap_ST_fsm_state16 bound to: 15'b010000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 15'b100000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_MASTER.v:64]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (83#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/fifo_w16_d2_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'fifo_w16_d2_A_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/fifo_w16_d2_A.v:11]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A_shiftReg' (84#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/fifo_w16_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w16_d2_A' (85#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/fifo_w16_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_Xh4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_Conv_1_Xh4.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_Xh4_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_Conv_1_Xh4.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_Xh4_shiftReg' (86#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_Conv_1_Xh4.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_Xh4' (87#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_Conv_1_Xh4.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16Yie' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_Conv_16Yie.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16Yie_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_Conv_16Yie.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16Yie_shiftReg' (88#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_Conv_16Yie.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16Yie' (89#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_Conv_16Yie.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_24Zio' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_Pool_24Zio.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_24Zio_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_Pool_24Zio.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_24Zio_shiftReg' (90#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_Pool_24Zio.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_24Zio' (91#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_Pool_24Zio.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_864_0iy' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_FC_864_0iy.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_864_0iy_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_FC_864_0iy.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_864_0iy_shiftReg' (92#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_FC_864_0iy.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_864_0iy' (93#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_FC_864_0iy.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_1iI' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_FC_128_1iI.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_1iI_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_FC_128_1iI.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_1iI_shiftReg' (94#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_FC_128_1iI.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_1iI' (95#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_FC_128_1iI.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA2iS' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_AXI_DMA2iS.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMA2iS_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_AXI_DMA2iS.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA2iS_shiftReg' (96#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_AXI_DMA2iS.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMA2iS' (97#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/start_for_AXI_DMA2iS.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (98#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_1' (99#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_1/synth/system_cnn_0_1.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized5 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized104 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized106 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized12 has unconnected port B[31]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized92 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized67 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized112 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized15 has unconnected port B[26]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized110 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized15 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized63 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit__parameterized0 has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized55 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized61 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 715.895 ; gain = 362.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 715.895 ; gain = 362.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 715.895 ; gain = 362.656
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2252 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_1/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_1/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 84 instances were transformed.
  FDE => FDRE: 84 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1223.508 ; gain = 16.500
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1223.508 ; gain = 870.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1223.508 ; gain = 870.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:01:18 . Memory (MB): peak = 1223.508 ; gain = 870.270
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_108_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp_148_0_3_mid2_reg_1766_reg[1:0]' into 'tmp_88_mid2_reg_1759_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2449]
INFO: [Synth 8-4471] merging register 'tmp_148_0_6_mid2_reg_1773_reg[1:0]' into 'tmp_88_mid2_reg_1759_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:2461]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:1331]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:1329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:1327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:1325]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_152_0_8_reg_1914_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:1091]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_152_0_5_reg_1899_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:1088]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_152_0_7_reg_1909_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:1090]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_152_0_6_reg_1904_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:1089]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_380_reg_1736_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:1036]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_540_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_fu_545_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_717_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1549_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1567_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_735_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_814_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element reg_536_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:1161]
INFO: [Synth 8-5546] ROM "tmp_s_fu_540_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_70_fu_545_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_593_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten7_fu_717_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1549_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_1567_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_735_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_814_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_88_mid_fu_784_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_12_fu_1509_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'tmp_74_reg_9674_reg[3:0]' into 'tmp_72_reg_9655_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14692]
INFO: [Synth 8-4471] merging register 'ib_cast_reg_9730_reg[5:5]' into 'tmp_61_reg_9631_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:13156]
INFO: [Synth 8-4471] merging register 'tmp_120_0_1_cast1997_reg_10229_reg[11:10]' into 'tmp_66_cast2000_cast_reg_10202_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14070]
INFO: [Synth 8-4471] merging register 'tmp_120_0_2_cast1994_reg_10261_reg[11:10]' into 'tmp_66_cast2000_cast_reg_10202_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14128]
INFO: [Synth 8-4471] merging register 'tmp_120_0_3_cast1991_reg_10293_reg[11:10]' into 'tmp_66_cast2000_cast_reg_10202_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14190]
INFO: [Synth 8-4471] merging register 'tmp_120_0_4_cast1988_reg_10325_reg[11:10]' into 'tmp_66_cast2000_cast_reg_10202_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14252]
INFO: [Synth 8-4471] merging register 'tmp_120_0_5_cast1985_reg_10357_reg[11:10]' into 'tmp_66_cast2000_cast_reg_10202_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14314]
INFO: [Synth 8-4471] merging register 'tmp_120_0_6_cast1982_reg_10384_reg[11:10]' into 'tmp_66_cast2000_cast_reg_10202_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14376]
INFO: [Synth 8-4471] merging register 'tmp_120_0_7_cast1979_reg_10416_reg[11:10]' into 'tmp_66_cast2000_cast_reg_10202_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14438]
INFO: [Synth 8-4471] merging register 'tmp_120_0_8_cast1976_reg_10460_reg[11:10]' into 'tmp_66_cast2000_cast_reg_10202_reg[11:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14500]
INFO: [Synth 8-4471] merging register 'tmp_120_0_1_cast2_reg_10989_reg[12:10]' into 'tmp_66_cast2_reg_10956_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14082]
INFO: [Synth 8-4471] merging register 'tmp_120_0_2_cast2_reg_11022_reg[12:10]' into 'tmp_66_cast2_reg_10956_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14142]
INFO: [Synth 8-4471] merging register 'tmp_120_0_3_cast2_reg_11055_reg[12:10]' into 'tmp_66_cast2_reg_10956_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14204]
INFO: [Synth 8-4471] merging register 'tmp_120_0_4_cast2_reg_11088_reg[12:10]' into 'tmp_66_cast2_reg_10956_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14266]
INFO: [Synth 8-4471] merging register 'tmp_120_0_5_cast2_reg_11121_reg[12:10]' into 'tmp_66_cast2_reg_10956_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14328]
INFO: [Synth 8-4471] merging register 'tmp_120_0_6_cast2_reg_11154_reg[12:10]' into 'tmp_66_cast2_reg_10956_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14390]
INFO: [Synth 8-4471] merging register 'tmp_120_0_7_cast2_reg_11187_reg[12:10]' into 'tmp_66_cast2_reg_10956_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14452]
INFO: [Synth 8-4471] merging register 'tmp_120_0_8_cast2_reg_11232_reg[12:10]' into 'tmp_66_cast2_reg_10956_reg[12:10]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14514]
INFO: [Synth 8-4471] merging register 'tmp_66_cast1_reg_12450_reg[13:10]' into 'tmp_72_reg_9655_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14044]
INFO: [Synth 8-4471] merging register 'tmp_120_0_1_cast1_reg_12483_reg[13:10]' into 'tmp_72_reg_9655_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14104]
INFO: [Synth 8-4471] merging register 'tmp_120_0_2_cast1_reg_12516_reg[13:10]' into 'tmp_72_reg_9655_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14166]
INFO: [Synth 8-4471] merging register 'tmp_120_0_3_cast1_reg_12549_reg[13:10]' into 'tmp_72_reg_9655_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14228]
INFO: [Synth 8-4471] merging register 'tmp_120_0_4_cast1_reg_12582_reg[13:10]' into 'tmp_72_reg_9655_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14290]
INFO: [Synth 8-4471] merging register 'tmp_120_0_5_cast1_reg_12615_reg[13:10]' into 'tmp_72_reg_9655_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14352]
INFO: [Synth 8-4471] merging register 'tmp_120_0_6_cast1_reg_12648_reg[13:10]' into 'tmp_72_reg_9655_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14414]
INFO: [Synth 8-4471] merging register 'tmp_120_0_7_cast1_reg_12681_reg[13:10]' into 'tmp_72_reg_9655_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14476]
INFO: [Synth 8-4471] merging register 'tmp_120_0_8_cast1_reg_12726_reg[13:10]' into 'tmp_72_reg_9655_reg[3:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:14538]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_9674_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4057]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_reg_9950_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4188]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_95_reg_10160_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4564]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_106_reg_10443_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4626]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_116_reg_10677_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4683]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_126_reg_10914_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4738]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_136_reg_11215_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4801]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_146_reg_11460_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4857]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_156_reg_11697_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4912]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_166_reg_11934_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4967]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_176_reg_12171_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:5022]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_186_reg_12408_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4237]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_196_reg_12709_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4301]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_206_reg_12954_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4356]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_216_reg_13191_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4411]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_226_reg_13428_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4466]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_2873_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_49_fu_2878_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2926_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_2997_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_9355_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2944_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_9413_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_3015_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_3078_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element A_V_3_load_142_reg_13680_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4038]
WARNING: [Synth 8-6014] Unused sequential element B_V_1_load_143_reg_13685_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4039]
WARNING: [Synth 8-6014] Unused sequential element reg_2807_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:5053]
INFO: [Synth 8-5546] ROM "tmp_s_fu_2873_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_49_fu_2878_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2926_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_2997_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_9355_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2944_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_9413_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_3015_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_3078_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Val2_9_fu_9315_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'ib_cast_reg_1934_reg[10:5]' into 'tmp_16_reg_1862_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2079]
INFO: [Synth 8-4471] merging register 'tmp_37_10_reg_2035_reg[1:0]' into 'tmp_36_3_reg_1924_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2111]
INFO: [Synth 8-4471] merging register 'tmp_37_12_reg_2045_reg[0:0]' into 'tmp_36_1_reg_1892_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2115]
INFO: [Synth 8-4471] merging register 'tmp_37_14_reg_2055_reg[1:0]' into 'tmp_36_3_reg_1924_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2119]
INFO: [Synth 8-4471] merging register 'tmp_38_reg_2082_reg[0:0]' into 'tmp_36_1_reg_1892_reg[0:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2139]
INFO: [Synth 8-4471] merging register 'tmp_40_reg_2092_reg[1:0]' into 'tmp_36_3_reg_1924_reg[1:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:2179]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1056]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1054]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1052]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1050]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1048]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1046]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1044]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1042]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1040]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1038]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1036]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1034]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_38_reg_2082_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:813]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_39_reg_2087_reg' and it is trimmed from '15' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:814]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_40_reg_2092_reg' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:815]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_470_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_701_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_488_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_719_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_421_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_470_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_701_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_488_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_719_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_421_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_36_2_reg_1908" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_36_2_cast_reg_1968" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_34_4_mid_fu_749_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_34_8_mid_fu_757_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_34_mid_fu_765_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_42_reg_2405_reg' and it is trimmed from '14' to '13' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:2031]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_17_fu_1309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1456_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1468_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1861_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1879_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1486_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_2324_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:1994]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_2329_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:1995]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_437_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_33_fu_442_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond9_fu_490_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_533_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_557_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_861_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_879_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp1_fu_516_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "icmp_fu_915_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond4_fu_575_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_118_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 1223.508 ; gain = 870.270
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_PREADD_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/YES_DIST_1.DIST_1_ADD_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_dadd_64ns_64nfYi:/cnn_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized1) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'cnn_dmul_64ns_64ng8j:/cnn_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized1) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized7) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized50) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized50) to 'cnn_sitodp_32s_64hbi:/cnn_ap_sitodp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart__30            |           1|     48128|
|2     |Conv_16_26_24_3_s__GB1 |           1|      4574|
|3     |Conv_16_26_24_3_s__GB2 |           1|      8981|
|4     |Conv_16_26_24_3_s__GB3 |           1|     10871|
|5     |Conv_16_26_24_3_s__GB4 |           1|     14828|
|6     |Conv_16_26_24_3_s__GB5 |           1|     28012|
|7     |Conv_16_26_24_3_s__GB6 |           1|     29268|
|8     |cnn__GCB0              |           1|     25485|
|9     |cnn__GCB1              |           1|     23192|
|10    |cnn__GCB2              |           1|     31541|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_2997_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_9355_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2926_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_2873_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_9373_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_2944_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_49_fu_2878_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_V_62_reg_9555_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:3708]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_66_reg_9560_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:3720]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_60_reg_9550_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:6688]
WARNING: [Synth 8-6014] Unused sequential element j2_mid2_reg_9615_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:4118]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mac_muladd_11kbM.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mac_muladd_11kbM.v:26]
DSP Report: Generating DSP tmp2_reg_9573_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_62_reg_9555_reg is absorbed into DSP tmp2_reg_9573_reg.
DSP Report: register tmp_V_60_reg_9550_reg is absorbed into DSP tmp2_reg_9573_reg.
DSP Report: register tmp2_reg_9573_reg is absorbed into DSP tmp2_reg_9573_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U29/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_9573_reg.
DSP Report: Generating DSP tmp3_reg_9578_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_66_reg_9560_reg is absorbed into DSP tmp3_reg_9578_reg.
DSP Report: register tmp_V_60_reg_9550_reg is absorbed into DSP tmp3_reg_9578_reg.
DSP Report: register tmp3_reg_9578_reg is absorbed into DSP tmp3_reg_9578_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U30/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_9578_reg.
DSP Report: Generating DSP cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/p, operation Mode is: C'+(A:0x2a4)*B2.
DSP Report: register B is absorbed into DSP cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/p.
DSP Report: operator cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/p is absorbed into DSP cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/p.
DSP Report: operator cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/m is absorbed into DSP cnn_mac_muladd_11kbM_U31/cnn_mac_muladd_11kbM_DSP48_1_U/p.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cnn_dmul_64ns_64ng8j_U26/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cnn_dmul_64ns_64ng8j_U26/din1_buf1_reg[51] )
INFO: [Synth 8-4471] merging register 'reg_2807_reg[8:0]' into 'reg_2807_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:5053]
WARNING: [Synth 8-6014] Unused sequential element reg_2807_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_16_26_24_3_s.v:5053]
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_3015_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'tmp_156_reg_11697_reg[0]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_156_reg_11697_reg[1]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_156_reg_11697_reg[2]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_74_reg_9674_reg[4]' (FDE) to 'tmp_72_reg_9655_reg[4]'
INFO: [Synth 8-3886] merging instance 'tmp_74_reg_9674_reg[5]' (FDE) to 'tmp_72_reg_9655_reg[5]'
INFO: [Synth 8-3886] merging instance 'tmp_74_reg_9674_reg[6]' (FDE) to 'tmp_72_reg_9655_reg[6]'
INFO: [Synth 8-3886] merging instance 'tmp_84_reg_9950_reg[0]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_84_reg_9950_reg[1]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_84_reg_9950_reg[2]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_84_reg_9950_reg[3]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_95_reg_10160_reg[0]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_95_reg_10160_reg[1]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_95_reg_10160_reg[2]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_95_reg_10160_reg[3]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_106_reg_10443_reg[0]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_106_reg_10443_reg[1]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_106_reg_10443_reg[2]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_106_reg_10443_reg[3]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_116_reg_10677_reg[0]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_116_reg_10677_reg[1]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_116_reg_10677_reg[2]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_116_reg_10677_reg[3]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_126_reg_10914_reg[0]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_126_reg_10914_reg[1]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_126_reg_10914_reg[2]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_126_reg_10914_reg[3]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_136_reg_11215_reg[0]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_136_reg_11215_reg[1]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_136_reg_11215_reg[2]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_136_reg_11215_reg[3]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_146_reg_11460_reg[0]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_146_reg_11460_reg[1]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_146_reg_11460_reg[2]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_146_reg_11460_reg[3]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_156_reg_11697_reg[3]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_166_reg_11934_reg[0]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_166_reg_11934_reg[1]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_166_reg_11934_reg[2]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_166_reg_11934_reg[3]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_176_reg_12171_reg[0]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_176_reg_12171_reg[1]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_176_reg_12171_reg[2]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_176_reg_12171_reg[3]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_186_reg_12408_reg[0]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_186_reg_12408_reg[1]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_186_reg_12408_reg[2]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_186_reg_12408_reg[3]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_196_reg_12709_reg[0]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_196_reg_12709_reg[1]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_196_reg_12709_reg[2]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_196_reg_12709_reg[3]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_206_reg_12954_reg[0]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_206_reg_12954_reg[1]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_206_reg_12954_reg[2]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_206_reg_12954_reg[3]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_216_reg_13191_reg[0]' (FD) to 'tmp_226_reg_13428_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_216_reg_13191_reg[1]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_216_reg_13191_reg[2]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_216_reg_13191_reg[3]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_226_reg_13428_reg[0]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_226_reg_13428_reg[1]' (FD) to 'tmp_226_reg_13428_reg[2]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\tmp_226_reg_13428_reg[2] )
INFO: [Synth 8-3886] merging instance 'tmp_226_reg_13428_reg[3]' (FD) to 'tmp_66_cast2_reg_10956_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_67_mid1_reg_9703_reg[0] )
INFO: [Synth 8-3886] merging instance 'tmp_61_reg_9631_reg[0]' (FD) to 'tmp_66_cast2_reg_10956_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_66_cast2_reg_10956_reg[10]' (FD) to 'tmp_66_cast2_reg_10956_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_66_cast2_reg_10956_reg[11]' (FD) to 'tmp_66_cast2_reg_10956_reg[12]'
INFO: [Synth 8-3886] merging instance 'tmp_66_cast2_reg_10956_reg[12]' (FD) to 'tmp_66_cast2000_cast_reg_10202_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp_66_cast2000_cast_reg_10202_reg[10]' (FD) to 'tmp_66_cast2000_cast_reg_10202_reg[11]'
INFO: [Synth 8-3886] merging instance 'tmp_66_cast2000_cast_reg_10202_reg[11]' (FD) to 'tmp_72_reg_9655_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_72_reg_9655_reg[0]' (FD) to 'tmp_72_reg_9655_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_72_reg_9655_reg[1]' (FD) to 'tmp_72_reg_9655_reg[3]'
INFO: [Synth 8-3886] merging instance 'tmp_72_reg_9655_reg[2]' (FD) to 'tmp_72_reg_9655_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_72_reg_9655_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_67_mid2_reg_9723_reg[0] )
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data111" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data121" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond2_fu_1486_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1314_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_17_fu_1309_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1456_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_1362_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1468_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1861_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1879_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1862_reg' and it is trimmed from '9' to '8' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:981]
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_421_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_470_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element tmp_V_4_reg_1720_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:1011]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_10_reg_1730_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:604]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_6_reg_1725_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Pool_24_24_4_s.v:592]
DSP Report: Generating DSP tmp3_reg_1740_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_10_reg_1730_reg is absorbed into DSP tmp3_reg_1740_reg.
DSP Report: register tmp_V_4_reg_1720_reg is absorbed into DSP tmp3_reg_1740_reg.
DSP Report: register tmp3_reg_1740_reg is absorbed into DSP tmp3_reg_1740_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U39/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_1740_reg.
DSP Report: Generating DSP tmp2_reg_1735_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_6_reg_1725_reg is absorbed into DSP tmp2_reg_1735_reg.
DSP Report: register tmp_V_4_reg_1720_reg is absorbed into DSP tmp2_reg_1735_reg.
DSP Report: register tmp2_reg_1735_reg is absorbed into DSP tmp2_reg_1735_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U38/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_1735_reg.
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[9].dividend_tmp_reg[10] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_10ns_7nsShg_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:121]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[9].dividend_tmp_reg[10] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:53]
WARNING: [Synth 8-6014] Unused sequential element cnn_urem_10ns_7nsShg_div_U/quot_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_urem_10ns_7nsShg.v:121]
WARNING: [Synth 8-6014] Unused sequential element tmp_66_reg_2159_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:2049]
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_2396_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:2037]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_22_reg_2029_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:2061]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_28_reg_2039_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:1365]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_24_reg_2034_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:1353]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_2148_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:2013]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_2148_pp2_iter1_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:2019]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_mid2_v_reg_2385_pp3_iter11_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:1879]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_mid2_v_reg_2385_pp3_iter12_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:1880]
WARNING: [Synth 8-6014] Unused sequential element j_mid2_reg_2379_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_864_128_s.v:1944]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mac_muladd_7nWhU.v:26]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/cnn_mac_muladd_7nWhU.v:26]
DSP Report: Generating DSP tmp3_reg_2057_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_28_reg_2039_reg is absorbed into DSP tmp3_reg_2057_reg.
DSP Report: register tmp_V_22_reg_2029_reg is absorbed into DSP tmp3_reg_2057_reg.
DSP Report: register tmp3_reg_2057_reg is absorbed into DSP tmp3_reg_2057_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U52/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_2057_reg.
DSP Report: Generating DSP tmp2_reg_2052_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_24_reg_2034_reg is absorbed into DSP tmp2_reg_2052_reg.
DSP Report: register tmp_V_22_reg_2029_reg is absorbed into DSP tmp2_reg_2052_reg.
DSP Report: register tmp2_reg_2052_reg is absorbed into DSP tmp2_reg_2052_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U51/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_2052_reg.
DSP Report: Generating DSP cnn_mul_mul_5ns_1Thq_U53/cnn_mul_mul_5ns_1Thq_DSP48_2_U/p, operation Mode is: (A:0x360)*B2.
DSP Report: register k_mid2_reg_2131_reg is absorbed into DSP cnn_mul_mul_5ns_1Thq_U53/cnn_mul_mul_5ns_1Thq_DSP48_2_U/p.
DSP Report: operator cnn_mul_mul_5ns_1Thq_U53/cnn_mul_mul_5ns_1Thq_DSP48_2_U/p is absorbed into DSP cnn_mul_mul_5ns_1Thq_U53/cnn_mul_mul_5ns_1Thq_DSP48_2_U/p.
DSP Report: Generating DSP cnn_mul_mul_10ns_UhA_U54/cnn_mul_mul_10ns_UhA_DSP48_3_U/p, operation Mode is: ((A:0x4be)*B'')'.
DSP Report: register tmp_31_reg_2148_reg is absorbed into DSP cnn_mul_mul_10ns_UhA_U54/cnn_mul_mul_10ns_UhA_DSP48_3_U/p.
DSP Report: register tmp_31_reg_2148_pp2_iter1_reg_reg is absorbed into DSP cnn_mul_mul_10ns_UhA_U54/cnn_mul_mul_10ns_UhA_DSP48_3_U/p.
DSP Report: register P is absorbed into DSP cnn_mul_mul_10ns_UhA_U54/cnn_mul_mul_10ns_UhA_DSP48_3_U/p.
DSP Report: operator cnn_mul_mul_10ns_UhA_U54/cnn_mul_mul_10ns_UhA_DSP48_3_U/p is absorbed into DSP cnn_mul_mul_10ns_UhA_U54/cnn_mul_mul_10ns_UhA_DSP48_3_U/p.
DSP Report: Generating DSP tmp_42_reg_2405_reg, operation Mode is: C+A''*(B:0x36).
DSP Report: register A is absorbed into DSP tmp_42_reg_2405_reg.
DSP Report: register A is absorbed into DSP tmp_42_reg_2405_reg.
DSP Report: register tmp_42_reg_2405_reg is absorbed into DSP tmp_42_reg_2405_reg.
DSP Report: operator cnn_mac_muladd_7nWhU_U56/cnn_mac_muladd_7nWhU_DSP48_5_U/p is absorbed into DSP tmp_42_reg_2405_reg.
DSP Report: operator cnn_mac_muladd_7nWhU_U56/cnn_mac_muladd_7nWhU_DSP48_5_U/m is absorbed into DSP tmp_42_reg_2405_reg.
DSP Report: Generating DSP cnn_mul_mul_12ns_VhK_U55/cnn_mul_mul_12ns_VhK_DSP48_4_U/p, operation Mode is: ((A:0x4be)*B2)'.
DSP Report: register j_mid2_reg_2379_reg is absorbed into DSP cnn_mul_mul_12ns_VhK_U55/cnn_mul_mul_12ns_VhK_DSP48_4_U/p.
DSP Report: register P is absorbed into DSP cnn_mul_mul_12ns_VhK_U55/cnn_mul_mul_12ns_VhK_DSP48_4_U/p.
DSP Report: operator cnn_mul_mul_12ns_VhK_U55/cnn_mul_mul_12ns_VhK_DSP48_4_U/p is absorbed into DSP cnn_mul_mul_12ns_VhK_U55/cnn_mul_mul_12ns_VhK_DSP48_4_U/p.
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[0]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[3]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[0]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[1]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[2]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[3]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[4]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[6] )
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/divisor_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[1]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[2]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[3]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[4]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[6] )
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/divisor0_reg[6]'
INFO: [Synth 8-3886] merging instance 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/remd_tmp_reg[0][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/\arrayNo1_reg_2401_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_sitodp_32s_64hbi_U45/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_dadd_64ns_64nfYi_U43/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_dmul_64ns_64ng8j_U44/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_dmul_64ns_64ng8j_U44/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Pool_24_24_4_U0/\tmp_36_2_reg_1908_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Pool_24_24_4_U0/\tmp_34_4_mid2_reg_1820_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Pool_24_24_4_U0/\tmp_36_2_cast_reg_1968_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_24_24_4_U0/\tmp_34_8_mid2_reg_1828_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_24_24_4_U0/\tmp_36_2_cast_reg_1968_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_dmul_64ns_64ng8j_U44/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_24_24_4_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/\arrayNo1_reg_2401_pp3_iter3_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Pool_24_24_4_U0/\tmp_37_13_reg_2050_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[1].remd_tmp_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[1].remd_tmp_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/\arrayNo1_reg_2401_pp3_iter3_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Pool_24_24_4_U0/\tmp_39_reg_2087_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[1].remd_tmp_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/\arrayNo1_reg_2401_pp3_iter3_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[2].remd_tmp_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[2].remd_tmp_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/\arrayNo1_reg_2401_pp3_iter3_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[3].remd_tmp_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[3].remd_tmp_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/\arrayNo1_reg_2401_pp3_iter3_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[4].remd_tmp_reg[5][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[4].remd_tmp_reg[5][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/\arrayNo1_reg_2401_pp3_iter3_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[5].remd_tmp_reg[6][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[5].remd_tmp_reg[6][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/\arrayNo1_reg_2401_pp3_iter3_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[6].remd_tmp_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[6].remd_tmp_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/\arrayNo1_reg_2401_pp3_iter3_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[7].remd_tmp_reg[8][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[7].remd_tmp_reg[8][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/\arrayNo1_reg_2401_pp3_iter3_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U50/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[7].remd_tmp_reg[8][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/cnn_urem_10ns_7nsShg_U47/\cnn_urem_10ns_7nsShg_div_U/cnn_urem_10ns_7nsShg_div_u_0/loop[7].remd_tmp_reg[8][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/\arrayNo1_reg_2401_pp3_iter3_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_864_128_U0/\arrayNo1_reg_2401_pp3_iter3_reg_reg[5] )
WARNING: [Synth 8-3332] Sequential element (tmp_36_2_reg_1908_reg[1]) is unused and will be removed from module Pool_24_24_4_s.
WARNING: [Synth 8-3332] Sequential element (tmp_37_13_reg_2050_reg[1]) is unused and will be removed from module Pool_24_24_4_s.
WARNING: [Synth 8-3332] Sequential element (tmp_39_reg_2087_reg[1]) is unused and will be removed from module Pool_24_24_4_s.
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module Pool_24_24_4_s.
WARNING: [Synth 8-3332] Sequential element (tmp_36_2_cast_reg_1968_reg[1]) is unused and will be removed from module Pool_24_24_4_s.
WARNING: [Synth 8-3332] Sequential element (tmp_36_2_cast_reg_1968_reg[10]) is unused and will be removed from module Pool_24_24_4_s.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__2.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[56]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[55]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[54]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[53]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[52]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[51]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[50]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[49]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[48]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[47]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[46]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[45]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[44]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[43]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[42]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[41]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[40]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[39]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[38]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[37]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[36]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[35]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[34]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[33]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[32]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[31]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[30]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[29]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[28]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[27]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[26]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[25]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[24]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[23]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[22]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[21]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[20]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[19]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[18]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[17]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[16]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[15]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[14]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[13]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[12]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[11]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[10]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[9]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[8]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[7]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[6]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[5]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[4]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[3]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[2]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[1]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[0]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1__2.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module cnn_dmul_64ns_64ng8j__2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Pool_24_24_4_U0/\tmp_21_reg_1849_reg[5] )
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_41_reg_968_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:858]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_47_reg_978_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:501]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_43_reg_973_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/FC_128_10_s.v:489]
DSP Report: Generating DSP tmp3_reg_996_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_47_reg_978_reg is absorbed into DSP tmp3_reg_996_reg.
DSP Report: register tmp_V_41_reg_968_reg is absorbed into DSP tmp3_reg_996_reg.
DSP Report: register tmp3_reg_996_reg is absorbed into DSP tmp3_reg_996_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U72/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_996_reg.
DSP Report: Generating DSP tmp2_reg_991_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_43_reg_973_reg is absorbed into DSP tmp2_reg_991_reg.
DSP Report: register tmp_V_41_reg_968_reg is absorbed into DSP tmp2_reg_991_reg.
DSP Report: register tmp2_reg_991_reg is absorbed into DSP tmp2_reg_991_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U71/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_991_reg.
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/tmp_V_102_reg_231_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_MASTER.v:554]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/tmp_V_103_reg_237_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_MASTER.v:240]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/tmp_V_106_reg_243_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_MASTER.v:566]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/reg_108_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_MASTER.v:263]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_MASTER_U0/reg_113_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_MASTER.v:252]
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp6_reg_254_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_MASTER_U0/reg_113_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_254_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_102_reg_231_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_254_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp6_reg_254_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_254_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U80/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_MASTER_U0/tmp6_reg_254_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp5_reg_249_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_103_reg_237_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_249_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_102_reg_231_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_249_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp5_reg_249_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_249_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U79/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_MASTER_U0/tmp5_reg_249_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp3_reg_264_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_MASTER_U0/reg_113_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_264_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_106_reg_243_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_264_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp3_reg_264_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_264_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U82/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_MASTER_U0/tmp3_reg_264_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/tmp2_reg_259_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_106_reg_243_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_259_reg.
DSP Report: register AXI_DMA_MASTER_U0/reg_108_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_259_reg.
DSP Report: register AXI_DMA_MASTER_U0/tmp2_reg_259_reg is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_259_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_1cud_U81/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_MASTER_U0/tmp2_reg_259_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'FC_128_10_U0/k_mid2_reg_1060_reg[0]' (FDE) to 'FC_128_10_U0/tmp_81_reg_1091_reg[0]'
INFO: [Synth 8-3886] merging instance 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[30]' (FDE) to 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[29]' (FDE) to 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[28]'
INFO: [Synth 8-3886] merging instance 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[28]' (FDE) to 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[27]'
INFO: [Synth 8-3886] merging instance 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[27]' (FDE) to 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[26]'
INFO: [Synth 8-3886] merging instance 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[26]' (FDE) to 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[25]'
INFO: [Synth 8-3886] merging instance 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[25]' (FDE) to 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[24]'
INFO: [Synth 8-3886] merging instance 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[24]' (FDE) to 'FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/din0_buf1_reg[23]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_128_10_U0/cnn_sitodp_32s_64hbi_U69/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_128_10_U0/cnn_dadd_64ns_64nfYi_U67/ce_r_reg)
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_128_10_U0/cnn_dmul_64ns_64ng8j_U68/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_128_10_U0/cnn_dmul_64ns_64ng8j_U68/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (FC_128_10_U0/cnn_dmul_64ns_64ng8j_U68/ce_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (FC_128_10_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_DMA_MASTER_U0/ap_done_reg_reg )
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__3.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv__3.
WARNING: [Synth 8-3332] Sequential element (ce_r_reg) is unused and will be removed from module cnn_dadd_64ns_64nfYi__3.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[63]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__3.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[62]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__3.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[61]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__3.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[60]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__3.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[59]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__3.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[58]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__3.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[57]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__3.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[56]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__3.
WARNING: [Synth 8-3332] Sequential element (dout_r_reg[55]) is unused and will be removed from module cnn_dadd_64ns_64nfYi__3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/SIGN_RND_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31474]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31473]
WARNING: [Synth 8-6014] Unused sequential element MULT.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.INVALID_OP_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:31472]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.IV_OP_REG/i_pipe/opt_has_pipe.first_q_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/442e/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.UNDERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30915]
WARNING: [Synth 8-6014] Unused sequential element FIX_TO_FLT_OP.SPD.OP/OP/FLAGS_REG.NOT_LATE_UPDATE_GEN.OVERFLOW_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:30914]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_79_reg_1657_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:1288]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_85_reg_1667_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:697]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_81_reg_1662_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/Conv_1_28_16_3_s.v:685]
DSP Report: Generating DSP tmp3_reg_1685_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_85_reg_1667_reg is absorbed into DSP tmp3_reg_1685_reg.
DSP Report: register tmp_V_79_reg_1657_reg is absorbed into DSP tmp3_reg_1685_reg.
DSP Report: register tmp3_reg_1685_reg is absorbed into DSP tmp3_reg_1685_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U17/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp3_reg_1685_reg.
DSP Report: Generating DSP tmp2_reg_1680_reg, operation Mode is: (A2*B2)'.
DSP Report: register tmp_V_81_reg_1662_reg is absorbed into DSP tmp2_reg_1680_reg.
DSP Report: register tmp_V_79_reg_1657_reg is absorbed into DSP tmp2_reg_1680_reg.
DSP Report: register tmp2_reg_1680_reg is absorbed into DSP tmp2_reg_1680_reg.
DSP Report: operator cnn_mul_mul_16s_1cud_U16/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP tmp2_reg_1680_reg.
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_1_reg_198_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_SLAVE.v:241]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_SLAVE.v:468]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_5_reg_219_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_SLAVE.v:230]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_SLAVE.v:218]
WARNING: [Synth 8-6014] Unused sequential element AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/d0b2/hdl/verilog/AXI_DMA_SLAVE.v:480]
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp3_reg_239_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U6/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp3_reg_239_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_4_reg_214_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_1_reg_198_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp2_reg_234_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U5/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp2_reg_234_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_5_reg_219_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp6_reg_229_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U4/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp6_reg_229_reg.
DSP Report: Generating DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg, operation Mode is: (A2*B2)'.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_3_reg_208_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp_data_V_2_reg_203_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
DSP Report: register AXI_DMA_SLAVE_U0/tmp5_reg_224_reg is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
DSP Report: operator AXI_DMA_SLAVE_U0/cnn_mul_mul_16s_1cud_U3/cnn_mul_mul_16s_1cud_DSP48_0_U/p is absorbed into DSP AXI_DMA_SLAVE_U0/tmp5_reg_224_reg.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/\tmp_88_mid2_reg_1759_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/\tmp_88_mid2_reg_1759_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/\ib_cast_reg_1795_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (Conv_1_28_16_3_U0/cnn_dmul_64ns_64ng8j_U13/\din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/cnn_dmul_64ns_64ng8j_U13/\din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\AXI_DMA_SLAVE_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (Conv_1_28_16_3_U0/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:04:15 . Memory (MB): peak = 1223.508 ; gain = 870.270
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_24_3_U0i_14_7/i_14_8/B_V_1_U/Conv_16_26_24_3_sibs_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_0_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_0_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_0_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_0_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_0_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_0_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_1_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_1_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_1_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_1_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_1_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_1_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_2_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_2_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_2_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_2_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_2_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_2_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_3_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_3_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_3_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_3_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_3_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_3_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_4_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_4_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_4_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_4_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_4_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_4_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_5_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_5_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_5_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_5_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_5_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_5_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_6_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_6_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_6_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_6_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_6_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_6_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_7_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_7_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_7_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_7_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_7_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_7_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_8_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_8_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_8_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_8_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_8_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_8_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_9_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_9_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_9_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_9_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_9_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_9_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_10_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_10_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_10_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_10_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_10_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_10_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_11_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_11_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_11_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_11_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_11_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_11_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_12_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_12_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_12_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_12_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_12_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_12_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_13_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_13_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_13_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_13_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_13_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_13_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_14_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_14_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_14_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_14_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_14_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_14_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_15_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_15_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_15_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_15_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_0/FC_864_128_U0/B_V_3_15_U/FC_864_128_s_B_V_CeG_ram_U/i_/B_V_3_15_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_128_10_U0/B_V_2_0_U/FC_128_10_s_B_V_2_0_ram_U/i_/B_V_2_0_U/FC_128_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_14_1/FC_128_10_U0/B_V_2_1_U/FC_128_10_s_B_V_2_0_ram_U/i_/B_V_2_1_U/FC_128_10_s_B_V_2_0_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart__30            |           1|     48128|
|2     |Conv_16_26_24_3_s__GB1 |           1|      4582|
|3     |Conv_16_26_24_3_s__GB2 |           1|      8956|
|4     |Conv_16_26_24_3_s__GB3 |           1|     10699|
|5     |Conv_16_26_24_3_s__GB4 |           1|     12521|
|6     |Conv_16_26_24_3_s__GB5 |           1|     18322|
|7     |Conv_16_26_24_3_s__GB6 |           1|      8445|
|8     |cnn__GCB0              |           1|     19313|
|9     |cnn__GCB1              |           1|     15271|
|10    |cnn__GCB2              |           1|     20201|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:33 ; elapsed = 00:04:40 . Memory (MB): peak = 1223.508 ; gain = 870.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Conv_16_26_24_3_U0i_14_7/ap_done_reg_reg)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:57 ; elapsed = 00:05:05 . Memory (MB): peak = 1283.516 ; gain = 930.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart__30            |           1|     48128|
|2     |Conv_16_26_24_3_s__GB1 |           1|      4582|
|3     |Conv_16_26_24_3_s__GB2 |           1|      8956|
|4     |Conv_16_26_24_3_s__GB3 |           1|     10671|
|5     |Conv_16_26_24_3_s__GB4 |           1|     12515|
|6     |Conv_16_26_24_3_s__GB5 |           1|     18322|
|7     |Conv_16_26_24_3_s__GB6 |           1|      8445|
|8     |cnn__GCB0              |           1|     19298|
|9     |cnn__GCB1              |           1|     15271|
|10    |cnn__GCB2              |           1|     20201|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Conv_16_26_24_3_U0i_7_7/Conv_16_26_24_3_U0/B_V_1_U/Conv_16_26_24_3_sibs_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_0_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_0_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_0_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_1_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_1_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_1_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_2_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_2_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_2_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_3_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_3_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_3_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_4_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_4_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_4_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_5_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_5_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_5_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_6_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_6_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_6_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_7_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_7_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_7_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_8_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_8_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_8_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_9_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_9_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_9_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_10_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_10_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_10_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_11_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_11_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_11_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_12_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_12_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_12_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_13_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_13_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_13_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_14_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_14_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_14_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_15_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_15_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_7_0/B_V_3_15_U/FC_864_128_s_B_V_CeG_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:05:00 ; elapsed = 00:06:36 . Memory (MB): peak = 1302.824 ; gain = 949.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |muxpart__30            |           1|      4404|
|2     |Conv_16_26_24_3_s__GB1 |           1|      4492|
|3     |Conv_16_26_24_3_s__GB2 |           1|      8844|
|4     |Conv_16_26_24_3_s__GB3 |           1|     10218|
|5     |Conv_16_26_24_3_s__GB4 |           1|      6081|
|6     |Conv_16_26_24_3_s__GB5 |           1|      4627|
|7     |Conv_16_26_24_3_s__GB6 |           1|      3367|
|8     |cnn__GCB0              |           1|      9454|
|9     |cnn__GCB1              |           1|      6419|
|10    |cnn__GCB2              |           1|      9086|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[16] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[16]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[17] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[17]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[18] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[18]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[19] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[19]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[20] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[20]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[21] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[21]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[22] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[22]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[23] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[23]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[24] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[24]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[25] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[25]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[26] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[26]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[27] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[27]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[28] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[28]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[29] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[29]_inv.
INFO: [Synth 8-5365] Flop Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[30] is being inverted and renamed to Conv_16_26_24_3_U0/p_Val2_9_reg_13755_reg[30]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[30] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[30]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[29] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[29]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[28] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[28]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[27] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[27]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[26] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[26]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[25] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[25]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[24] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[24]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[23] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[23]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[22] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[22]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[21] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[21]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[20] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[20]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[19] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[19]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[18] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[18]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[17] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[17]_inv.
INFO: [Synth 8-5365] Flop FC_864_128_U0/p_Val2_3_reg_2364_reg[16] is being inverted and renamed to FC_864_128_U0/p_Val2_3_reg_2364_reg[16]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[30] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[30]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[29] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[29]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[28] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[28]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[27] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[27]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[26] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[26]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[25] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[25]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[24] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[24]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[23] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[23]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[22] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[22]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[21] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[21]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[20] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[20]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[19] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[19]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[18] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[18]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[17] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[17]_inv.
INFO: [Synth 8-5365] Flop FC_128_10_U0/p_Val2_6_reg_1131_reg[16] is being inverted and renamed to FC_128_10_U0/p_Val2_6_reg_1131_reg[16]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[30] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[30]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[29] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[29]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[28] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[28]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[27] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[27]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[26] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[26]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[25] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[25]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[24] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[24]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[23] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[23]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[22] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[22]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[21] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[21]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[20] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[20]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[19] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[19]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[18] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[18]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[17] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[17]_inv.
INFO: [Synth 8-5365] Flop Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[16] is being inverted and renamed to Conv_1_28_16_3_U0/p_Val2_12_reg_2109_reg[16]_inv.
INFO: [Synth 8-6064] Net sel0[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net connect_5_V_V_dout[15] is driving 72 big block pins (URAM, BRAM and DSP loads). Created 8 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_864_128_U0/B_V_3_0_ce1  is driving 40 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_16849 is driving 40 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_16850 is driving 40 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_864_128_U0/A_V_3_0_ce0  is driving 48 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net n_14_16851 is driving 40 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:25 ; elapsed = 00:07:01 . Memory (MB): peak = 1381.148 ; gain = 1027.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:26 ; elapsed = 00:07:02 . Memory (MB): peak = 1381.148 ; gain = 1027.910
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:36 ; elapsed = 00:07:13 . Memory (MB): peak = 1381.148 ; gain = 1027.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:37 ; elapsed = 00:07:13 . Memory (MB): peak = 1381.148 ; gain = 1027.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:39 ; elapsed = 00:07:16 . Memory (MB): peak = 1381.148 ; gain = 1027.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:40 ; elapsed = 00:07:16 . Memory (MB): peak = 1381.148 ; gain = 1027.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  1525|
|2     |DSP48E1    |     4|
|3     |DSP48E1_1  |     4|
|4     |DSP48E1_10 |    12|
|5     |DSP48E1_11 |     4|
|6     |DSP48E1_13 |     1|
|7     |DSP48E1_14 |     1|
|8     |DSP48E1_17 |     1|
|9     |DSP48E1_18 |    18|
|10    |DSP48E1_19 |     1|
|11    |DSP48E1_2  |     4|
|12    |DSP48E1_20 |     1|
|13    |DSP48E1_3  |     4|
|14    |DSP48E1_4  |     4|
|15    |DSP48E1_5  |     4|
|16    |DSP48E1_6  |     4|
|17    |DSP48E1_7  |     4|
|18    |DSP48E1_8  |     4|
|19    |DSP48E1_9  |     4|
|20    |LUT1       |   832|
|21    |LUT2       |  3317|
|22    |LUT3       |  2356|
|23    |LUT4       |  2940|
|24    |LUT5       |  3003|
|25    |LUT6       | 14631|
|26    |MUXCY      |  1168|
|27    |MUXF7      |   538|
|28    |MUXF8      |   229|
|29    |RAM64M     |  1248|
|30    |RAMB18E1   |    16|
|31    |RAMB18E1_1 |     2|
|32    |RAMB18E1_2 |     1|
|33    |RAMB36E1   |     1|
|34    |RAMB36E1_1 |    32|
|35    |SRL16E     |  2283|
|36    |XORCY      |   696|
|37    |FDE        |    84|
|38    |FDRE       | 29989|
|39    |FDSE       |   109|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:40 ; elapsed = 00:07:16 . Memory (MB): peak = 1381.148 ; gain = 1027.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 502 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:34 ; elapsed = 00:06:45 . Memory (MB): peak = 1381.148 ; gain = 520.297
Synthesis Optimization Complete : Time (s): cpu = 00:05:40 ; elapsed = 00:07:19 . Memory (MB): peak = 1381.148 ; gain = 1027.910
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1772 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 440 instances
  FDE => FDRE: 84 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 1248 instances

INFO: [Common 17-83] Releasing license: Synthesis
852 Infos, 409 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:06 ; elapsed = 00:07:47 . Memory (MB): peak = 1393.543 ; gain = 1051.777
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_1_synth_1/system_cnn_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 1393.543 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1393.543 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1393.543 ; gain = 0.000
