Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/user_rst_clkgate_0.ip --block-symbol-file --output-directory=/home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/user_rst_clkgate_0 --family=Agilex --part=AGFB027R24C2E2VR2
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/user_rst_clkgate_0.ip --synthesis=VERILOG --output-directory=/home/wisig/Videos/gokul/quartus/G3/ip/qsys_top/user_rst_clkgate_0 --family=Agilex --part=AGFB027R24C2E2VR2
Info: user_rst_clkgate_0: "Transforming system: user_rst_clkgate_0"
Info: user_rst_clkgate_0: "Naming system components in system: user_rst_clkgate_0"
Info: user_rst_clkgate_0: "Processing generation queue"
Info: user_rst_clkgate_0: "Generating: user_rst_clkgate_0"
Info: user_rst_clkgate_0: "Generating: altera_s10_user_rst_clkgate"
Info: altera_s10_user_rst_clkgate_inst: generating top-level entity altera_s10_user_rst_clkgate
Info: user_rst_clkgate_0: Done "user_rst_clkgate_0" with 2 modules, 3 files
Info: Finished: Create HDL design files for synthesis
