
BLE_HeartRate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000165d8  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007440  08016718  08016718  00017718  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801db58  0801db58  0001eb58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801db60  0801db60  0001eb60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801db64  0801db64  0001eb64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000005e4  20000008  0801db68  0001f008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000041  200005ec  0801e14c  0001f5ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000630  0801e18d  0001f630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000036ac  20000650  0801e19e  0001f650  2**4
                  ALLOC
 10 ._user_heap_stack 00001404  20003cfc  0801e19e  0001fcfc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001f641  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  00020000  2**2
                  ALLOC
 13 MB_MEM1       000001bc  20030028  20030028  00020000  2**2
                  ALLOC
 14 MB_MEM2       00000883  200301e4  200301e4  00020000  2**2
                  ALLOC
 15 .debug_line   0004e614  00000000  00000000  0001f671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line_str 000000b4  00000000  00000000  0006dc85  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_info   00042711  00000000  00000000  0006dd39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 00009d1c  00000000  00000000  000b044a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 00003a68  00000000  00000000  000ba168  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011961b  00000000  00000000  000bdbd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 00002c32  00000000  00000000  001d71eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  0003611f  00000000  00000000  001d9e1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  0020ff3c  2**0
                  CONTENTS, READONLY
 24 .debug_frame  000102f8  00000000  00000000  0020ff80  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000650 	.word	0x20000650
 800015c:	00000000 	.word	0x00000000
 8000160:	08016700 	.word	0x08016700

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000654 	.word	0x20000654
 800017c:	08016700 	.word	0x08016700

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b96a 	b.w	8000e44 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	460c      	mov	r4, r1
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d14e      	bne.n	8000c32 <__udivmoddi4+0xaa>
 8000b94:	4694      	mov	ip, r2
 8000b96:	458c      	cmp	ip, r1
 8000b98:	4686      	mov	lr, r0
 8000b9a:	fab2 f282 	clz	r2, r2
 8000b9e:	d962      	bls.n	8000c66 <__udivmoddi4+0xde>
 8000ba0:	b14a      	cbz	r2, 8000bb6 <__udivmoddi4+0x2e>
 8000ba2:	f1c2 0320 	rsb	r3, r2, #32
 8000ba6:	4091      	lsls	r1, r2
 8000ba8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bb0:	4319      	orrs	r1, r3
 8000bb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bba:	fa1f f68c 	uxth.w	r6, ip
 8000bbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000bca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bce:	fb04 f106 	mul.w	r1, r4, r6
 8000bd2:	4299      	cmp	r1, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x64>
 8000bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bde:	f080 8112 	bcs.w	8000e06 <__udivmoddi4+0x27e>
 8000be2:	4299      	cmp	r1, r3
 8000be4:	f240 810f 	bls.w	8000e06 <__udivmoddi4+0x27e>
 8000be8:	3c02      	subs	r4, #2
 8000bea:	4463      	add	r3, ip
 8000bec:	1a59      	subs	r1, r3, r1
 8000bee:	fa1f f38e 	uxth.w	r3, lr
 8000bf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000bfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bfe:	fb00 f606 	mul.w	r6, r0, r6
 8000c02:	429e      	cmp	r6, r3
 8000c04:	d90a      	bls.n	8000c1c <__udivmoddi4+0x94>
 8000c06:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c0e:	f080 80fc 	bcs.w	8000e0a <__udivmoddi4+0x282>
 8000c12:	429e      	cmp	r6, r3
 8000c14:	f240 80f9 	bls.w	8000e0a <__udivmoddi4+0x282>
 8000c18:	4463      	add	r3, ip
 8000c1a:	3802      	subs	r0, #2
 8000c1c:	1b9b      	subs	r3, r3, r6
 8000c1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c22:	2100      	movs	r1, #0
 8000c24:	b11d      	cbz	r5, 8000c2e <__udivmoddi4+0xa6>
 8000c26:	40d3      	lsrs	r3, r2
 8000c28:	2200      	movs	r2, #0
 8000c2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d905      	bls.n	8000c42 <__udivmoddi4+0xba>
 8000c36:	b10d      	cbz	r5, 8000c3c <__udivmoddi4+0xb4>
 8000c38:	e9c5 0100 	strd	r0, r1, [r5]
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	4608      	mov	r0, r1
 8000c40:	e7f5      	b.n	8000c2e <__udivmoddi4+0xa6>
 8000c42:	fab3 f183 	clz	r1, r3
 8000c46:	2900      	cmp	r1, #0
 8000c48:	d146      	bne.n	8000cd8 <__udivmoddi4+0x150>
 8000c4a:	42a3      	cmp	r3, r4
 8000c4c:	d302      	bcc.n	8000c54 <__udivmoddi4+0xcc>
 8000c4e:	4290      	cmp	r0, r2
 8000c50:	f0c0 80f0 	bcc.w	8000e34 <__udivmoddi4+0x2ac>
 8000c54:	1a86      	subs	r6, r0, r2
 8000c56:	eb64 0303 	sbc.w	r3, r4, r3
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	2d00      	cmp	r5, #0
 8000c5e:	d0e6      	beq.n	8000c2e <__udivmoddi4+0xa6>
 8000c60:	e9c5 6300 	strd	r6, r3, [r5]
 8000c64:	e7e3      	b.n	8000c2e <__udivmoddi4+0xa6>
 8000c66:	2a00      	cmp	r2, #0
 8000c68:	f040 8090 	bne.w	8000d8c <__udivmoddi4+0x204>
 8000c6c:	eba1 040c 	sub.w	r4, r1, ip
 8000c70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c74:	fa1f f78c 	uxth.w	r7, ip
 8000c78:	2101      	movs	r1, #1
 8000c7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c82:	fb08 4416 	mls	r4, r8, r6, r4
 8000c86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c8a:	fb07 f006 	mul.w	r0, r7, r6
 8000c8e:	4298      	cmp	r0, r3
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0x11c>
 8000c92:	eb1c 0303 	adds.w	r3, ip, r3
 8000c96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c9a:	d202      	bcs.n	8000ca2 <__udivmoddi4+0x11a>
 8000c9c:	4298      	cmp	r0, r3
 8000c9e:	f200 80cd 	bhi.w	8000e3c <__udivmoddi4+0x2b4>
 8000ca2:	4626      	mov	r6, r4
 8000ca4:	1a1c      	subs	r4, r3, r0
 8000ca6:	fa1f f38e 	uxth.w	r3, lr
 8000caa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cae:	fb08 4410 	mls	r4, r8, r0, r4
 8000cb2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cb6:	fb00 f707 	mul.w	r7, r0, r7
 8000cba:	429f      	cmp	r7, r3
 8000cbc:	d908      	bls.n	8000cd0 <__udivmoddi4+0x148>
 8000cbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cc6:	d202      	bcs.n	8000cce <__udivmoddi4+0x146>
 8000cc8:	429f      	cmp	r7, r3
 8000cca:	f200 80b0 	bhi.w	8000e2e <__udivmoddi4+0x2a6>
 8000cce:	4620      	mov	r0, r4
 8000cd0:	1bdb      	subs	r3, r3, r7
 8000cd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cd6:	e7a5      	b.n	8000c24 <__udivmoddi4+0x9c>
 8000cd8:	f1c1 0620 	rsb	r6, r1, #32
 8000cdc:	408b      	lsls	r3, r1
 8000cde:	fa22 f706 	lsr.w	r7, r2, r6
 8000ce2:	431f      	orrs	r7, r3
 8000ce4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ce8:	fa04 f301 	lsl.w	r3, r4, r1
 8000cec:	ea43 030c 	orr.w	r3, r3, ip
 8000cf0:	40f4      	lsrs	r4, r6
 8000cf2:	fa00 f801 	lsl.w	r8, r0, r1
 8000cf6:	0c38      	lsrs	r0, r7, #16
 8000cf8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000cfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000d00:	fa1f fc87 	uxth.w	ip, r7
 8000d04:	fb00 441e 	mls	r4, r0, lr, r4
 8000d08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d10:	45a1      	cmp	r9, r4
 8000d12:	fa02 f201 	lsl.w	r2, r2, r1
 8000d16:	d90a      	bls.n	8000d2e <__udivmoddi4+0x1a6>
 8000d18:	193c      	adds	r4, r7, r4
 8000d1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d1e:	f080 8084 	bcs.w	8000e2a <__udivmoddi4+0x2a2>
 8000d22:	45a1      	cmp	r9, r4
 8000d24:	f240 8081 	bls.w	8000e2a <__udivmoddi4+0x2a2>
 8000d28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d2c:	443c      	add	r4, r7
 8000d2e:	eba4 0409 	sub.w	r4, r4, r9
 8000d32:	fa1f f983 	uxth.w	r9, r3
 8000d36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d46:	45a4      	cmp	ip, r4
 8000d48:	d907      	bls.n	8000d5a <__udivmoddi4+0x1d2>
 8000d4a:	193c      	adds	r4, r7, r4
 8000d4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d50:	d267      	bcs.n	8000e22 <__udivmoddi4+0x29a>
 8000d52:	45a4      	cmp	ip, r4
 8000d54:	d965      	bls.n	8000e22 <__udivmoddi4+0x29a>
 8000d56:	3b02      	subs	r3, #2
 8000d58:	443c      	add	r4, r7
 8000d5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000d62:	eba4 040c 	sub.w	r4, r4, ip
 8000d66:	429c      	cmp	r4, r3
 8000d68:	46ce      	mov	lr, r9
 8000d6a:	469c      	mov	ip, r3
 8000d6c:	d351      	bcc.n	8000e12 <__udivmoddi4+0x28a>
 8000d6e:	d04e      	beq.n	8000e0e <__udivmoddi4+0x286>
 8000d70:	b155      	cbz	r5, 8000d88 <__udivmoddi4+0x200>
 8000d72:	ebb8 030e 	subs.w	r3, r8, lr
 8000d76:	eb64 040c 	sbc.w	r4, r4, ip
 8000d7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d7e:	40cb      	lsrs	r3, r1
 8000d80:	431e      	orrs	r6, r3
 8000d82:	40cc      	lsrs	r4, r1
 8000d84:	e9c5 6400 	strd	r6, r4, [r5]
 8000d88:	2100      	movs	r1, #0
 8000d8a:	e750      	b.n	8000c2e <__udivmoddi4+0xa6>
 8000d8c:	f1c2 0320 	rsb	r3, r2, #32
 8000d90:	fa20 f103 	lsr.w	r1, r0, r3
 8000d94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d98:	fa24 f303 	lsr.w	r3, r4, r3
 8000d9c:	4094      	lsls	r4, r2
 8000d9e:	430c      	orrs	r4, r1
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da8:	fa1f f78c 	uxth.w	r7, ip
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3110 	mls	r1, r8, r0, r3
 8000db4:	0c23      	lsrs	r3, r4, #16
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb00 f107 	mul.w	r1, r0, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x24c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dca:	d22c      	bcs.n	8000e26 <__udivmoddi4+0x29e>
 8000dcc:	4299      	cmp	r1, r3
 8000dce:	d92a      	bls.n	8000e26 <__udivmoddi4+0x29e>
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	4463      	add	r3, ip
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ddc:	fb08 3311 	mls	r3, r8, r1, r3
 8000de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de4:	fb01 f307 	mul.w	r3, r1, r7
 8000de8:	42a3      	cmp	r3, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x276>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000df4:	d213      	bcs.n	8000e1e <__udivmoddi4+0x296>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d911      	bls.n	8000e1e <__udivmoddi4+0x296>
 8000dfa:	3902      	subs	r1, #2
 8000dfc:	4464      	add	r4, ip
 8000dfe:	1ae4      	subs	r4, r4, r3
 8000e00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e04:	e739      	b.n	8000c7a <__udivmoddi4+0xf2>
 8000e06:	4604      	mov	r4, r0
 8000e08:	e6f0      	b.n	8000bec <__udivmoddi4+0x64>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e706      	b.n	8000c1c <__udivmoddi4+0x94>
 8000e0e:	45c8      	cmp	r8, r9
 8000e10:	d2ae      	bcs.n	8000d70 <__udivmoddi4+0x1e8>
 8000e12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e1a:	3801      	subs	r0, #1
 8000e1c:	e7a8      	b.n	8000d70 <__udivmoddi4+0x1e8>
 8000e1e:	4631      	mov	r1, r6
 8000e20:	e7ed      	b.n	8000dfe <__udivmoddi4+0x276>
 8000e22:	4603      	mov	r3, r0
 8000e24:	e799      	b.n	8000d5a <__udivmoddi4+0x1d2>
 8000e26:	4630      	mov	r0, r6
 8000e28:	e7d4      	b.n	8000dd4 <__udivmoddi4+0x24c>
 8000e2a:	46d6      	mov	lr, sl
 8000e2c:	e77f      	b.n	8000d2e <__udivmoddi4+0x1a6>
 8000e2e:	4463      	add	r3, ip
 8000e30:	3802      	subs	r0, #2
 8000e32:	e74d      	b.n	8000cd0 <__udivmoddi4+0x148>
 8000e34:	4606      	mov	r6, r0
 8000e36:	4623      	mov	r3, r4
 8000e38:	4608      	mov	r0, r1
 8000e3a:	e70f      	b.n	8000c5c <__udivmoddi4+0xd4>
 8000e3c:	3e02      	subs	r6, #2
 8000e3e:	4463      	add	r3, ip
 8000e40:	e730      	b.n	8000ca4 <__udivmoddi4+0x11c>
 8000e42:	bf00      	nop

08000e44 <__aeabi_idiv0>:
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop

08000e48 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000e48:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e4a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e4c:	3304      	adds	r3, #4

08000e4e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e4e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e50:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000e52:	d3f9      	bcc.n	8000e48 <CopyDataInit>
  bx lr
 8000e54:	4770      	bx	lr

08000e56 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000e56:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000e58:	3004      	adds	r0, #4

08000e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000e5a:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000e5c:	d3fb      	bcc.n	8000e56 <FillZerobss>
  bx lr
 8000e5e:	4770      	bx	lr

08000e60 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e60:	480c      	ldr	r0, [pc, #48]	@ (8000e94 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000e62:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e64:	f009 fa1a 	bl	800a29c <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000e68:	480b      	ldr	r0, [pc, #44]	@ (8000e98 <LoopForever+0x8>)
 8000e6a:	490c      	ldr	r1, [pc, #48]	@ (8000e9c <LoopForever+0xc>)
 8000e6c:	4a0c      	ldr	r2, [pc, #48]	@ (8000ea0 <LoopForever+0x10>)
 8000e6e:	2300      	movs	r3, #0
 8000e70:	f7ff ffed 	bl	8000e4e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000e74:	480b      	ldr	r0, [pc, #44]	@ (8000ea4 <LoopForever+0x14>)
 8000e76:	490c      	ldr	r1, [pc, #48]	@ (8000ea8 <LoopForever+0x18>)
 8000e78:	2300      	movs	r3, #0
 8000e7a:	f7ff ffee 	bl	8000e5a <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000e7e:	480b      	ldr	r0, [pc, #44]	@ (8000eac <LoopForever+0x1c>)
 8000e80:	490b      	ldr	r1, [pc, #44]	@ (8000eb0 <LoopForever+0x20>)
 8000e82:	2300      	movs	r3, #0
 8000e84:	f7ff ffe9 	bl	8000e5a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e88:	f013 fcde 	bl	8014848 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000e8c:	f001 fd3c 	bl	8002908 <main>

08000e90 <LoopForever>:

LoopForever:
  b LoopForever
 8000e90:	e7fe      	b.n	8000e90 <LoopForever>
 8000e92:	0000      	.short	0x0000
  ldr   r0, =_estack
 8000e94:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000e98:	20000008 	.word	0x20000008
 8000e9c:	200005ec 	.word	0x200005ec
 8000ea0:	0801db68 	.word	0x0801db68
  INIT_BSS _sbss, _ebss
 8000ea4:	20000650 	.word	0x20000650
 8000ea8:	20003cfc 	.word	0x20003cfc
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000eac:	200301e4 	.word	0x200301e4
 8000eb0:	20030a67 	.word	0x20030a67

08000eb4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000eb4:	e7fe      	b.n	8000eb4 <ADC1_IRQHandler>
	...

08000eb8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000ec0:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <LL_EXTI_EnableIT_32_63+0x24>)
 8000ec2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000ec6:	4905      	ldr	r1, [pc, #20]	@ (8000edc <LL_EXTI_EnableIT_32_63+0x24>)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	58000800 	.word	0x58000800

08000ee0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000eec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000eee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ef8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000efc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4013      	ands	r3, r2
 8000f02:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f04:	68fb      	ldr	r3, [r7, #12]
}
 8000f06:	bf00      	nop
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b085      	sub	sp, #20
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000f1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f1e:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000f2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f32:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f3c:	68fb      	ldr	r3, [r7, #12]
}
 8000f3e:	bf00      	nop
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000f4e:	f009 fa6b 	bl	800a428 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000f52:	f009 fa6f 	bl	800a434 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000f56:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000f5a:	f7ff ffad 	bl	8000eb8 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8000f5e:	f010 f93b 	bl	80111d8 <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8000f62:	f000 f821 	bl	8000fa8 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8000f66:	f000 f8c1 	bl	80010ec <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8000f6a:	bf00      	nop
}
 8000f6c:	bd80      	pop	{r7, pc}
	...

08000f70 <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8000f70:	b5b0      	push	{r4, r5, r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000f76:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <APPD_EnableCPU2+0x34>)
 8000f78:	1d3c      	adds	r4, r7, #4
 8000f7a:	461d      	mov	r5, r3
 8000f7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f84:	c403      	stmia	r4!, {r0, r1}
 8000f86:	8022      	strh	r2, [r4, #0]
 8000f88:	3402      	adds	r4, #2
 8000f8a:	0c13      	lsrs	r3, r2, #16
 8000f8c:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000f8e:	f011 fe81 	bl	8012c94 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	4618      	mov	r0, r3
 8000f96:	f010 fe82 	bl	8011c9e <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000f9a:	bf00      	nop
}
 8000f9c:	3720      	adds	r7, #32
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	08016718 	.word	0x08016718

08000fa8 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	77fb      	strb	r3, [r7, #31]
 8000fcc:	e036      	b.n	800103c <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 8000fce:	7ffb      	ldrb	r3, [r7, #31]
 8000fd0:	4a43      	ldr	r2, [pc, #268]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8000fd2:	00db      	lsls	r3, r3, #3
 8000fd4:	4413      	add	r3, r2
 8000fd6:	799b      	ldrb	r3, [r3, #6]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d02c      	beq.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8000fdc:	7ffb      	ldrb	r3, [r7, #31]
 8000fde:	4a40      	ldr	r2, [pc, #256]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8000fe0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000fe4:	4a3f      	ldr	r2, [pc, #252]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d01b      	beq.n	8001022 <APPD_SetCPU2GpioConfig+0x7a>
 8000fea:	4a3e      	ldr	r2, [pc, #248]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d821      	bhi.n	8001034 <APPD_SetCPU2GpioConfig+0x8c>
 8000ff0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ff4:	d003      	beq.n	8000ffe <APPD_SetCPU2GpioConfig+0x56>
 8000ff6:	4a3c      	ldr	r2, [pc, #240]	@ (80010e8 <APPD_SetCPU2GpioConfig+0x140>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d009      	beq.n	8001010 <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8000ffc:	e01a      	b.n	8001034 <APPD_SetCPU2GpioConfig+0x8c>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8000ffe:	7ffb      	ldrb	r3, [r7, #31]
 8001000:	4a37      	ldr	r2, [pc, #220]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8001002:	00db      	lsls	r3, r3, #3
 8001004:	4413      	add	r3, r2
 8001006:	889a      	ldrh	r2, [r3, #4]
 8001008:	8bbb      	ldrh	r3, [r7, #28]
 800100a:	4313      	orrs	r3, r2
 800100c:	83bb      	strh	r3, [r7, #28]
          break;
 800100e:	e012      	b.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8001010:	7ffb      	ldrb	r3, [r7, #31]
 8001012:	4a33      	ldr	r2, [pc, #204]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	4413      	add	r3, r2
 8001018:	889a      	ldrh	r2, [r3, #4]
 800101a:	8b7b      	ldrh	r3, [r7, #26]
 800101c:	4313      	orrs	r3, r2
 800101e:	837b      	strh	r3, [r7, #26]
          break;
 8001020:	e009      	b.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 8001022:	7ffb      	ldrb	r3, [r7, #31]
 8001024:	4a2e      	ldr	r2, [pc, #184]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8001026:	00db      	lsls	r3, r3, #3
 8001028:	4413      	add	r3, r2
 800102a:	889a      	ldrh	r2, [r3, #4]
 800102c:	8b3b      	ldrh	r3, [r7, #24]
 800102e:	4313      	orrs	r3, r2
 8001030:	833b      	strh	r3, [r7, #24]
          break;
 8001032:	e000      	b.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
          break;
 8001034:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001036:	7ffb      	ldrb	r3, [r7, #31]
 8001038:	3301      	adds	r3, #1
 800103a:	77fb      	strb	r3, [r7, #31]
 800103c:	7ffb      	ldrb	r3, [r7, #31]
 800103e:	2b25      	cmp	r3, #37	@ 0x25
 8001040:	d9c5      	bls.n	8000fce <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8001046:	2301      	movs	r3, #1
 8001048:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104a:	2303      	movs	r3, #3
 800104c:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 800104e:	8bbb      	ldrh	r3, [r7, #28]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d014      	beq.n	800107e <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 8001054:	8bbb      	ldrh	r3, [r7, #28]
 8001056:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001058:	2001      	movs	r0, #1
 800105a:	f7ff ff41 	bl	8000ee0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 800105e:	2001      	movs	r0, #1
 8001060:	f7ff ff57 	bl	8000f12 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	4619      	mov	r1, r3
 8001068:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800106c:	f009 fe2a 	bl	800acc4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 8001070:	8bbb      	ldrh	r3, [r7, #28]
 8001072:	2200      	movs	r2, #0
 8001074:	4619      	mov	r1, r3
 8001076:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800107a:	f00a f889 	bl	800b190 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 800107e:	8b7b      	ldrh	r3, [r7, #26]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d012      	beq.n	80010aa <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 8001084:	8b7b      	ldrh	r3, [r7, #26]
 8001086:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001088:	2002      	movs	r0, #2
 800108a:	f7ff ff29 	bl	8000ee0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 800108e:	2002      	movs	r0, #2
 8001090:	f7ff ff3f 	bl	8000f12 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	4619      	mov	r1, r3
 8001098:	4813      	ldr	r0, [pc, #76]	@ (80010e8 <APPD_SetCPU2GpioConfig+0x140>)
 800109a:	f009 fe13 	bl	800acc4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 800109e:	8b7b      	ldrh	r3, [r7, #26]
 80010a0:	2200      	movs	r2, #0
 80010a2:	4619      	mov	r1, r3
 80010a4:	4810      	ldr	r0, [pc, #64]	@ (80010e8 <APPD_SetCPU2GpioConfig+0x140>)
 80010a6:	f00a f873 	bl	800b190 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 80010aa:	8b3b      	ldrh	r3, [r7, #24]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d013      	beq.n	80010d8 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 80010b0:	8b3b      	ldrh	r3, [r7, #24]
 80010b2:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b4:	2004      	movs	r0, #4
 80010b6:	f7ff ff13 	bl	8000ee0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 80010ba:	2004      	movs	r0, #4
 80010bc:	f7ff ff29 	bl	8000f12 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	4619      	mov	r1, r3
 80010c4:	4807      	ldr	r0, [pc, #28]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 80010c6:	f009 fdfd 	bl	800acc4 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 80010ca:	8b3b      	ldrh	r3, [r7, #24]
 80010cc:	2200      	movs	r2, #0
 80010ce:	4619      	mov	r1, r3
 80010d0:	4804      	ldr	r0, [pc, #16]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 80010d2:	f00a f85d 	bl	800b190 <HAL_GPIO_WritePin>
  }

/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 80010d6:	bf00      	nop
 80010d8:	bf00      	nop
}
 80010da:	3720      	adds	r7, #32
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	080186fc 	.word	0x080186fc
 80010e4:	48000800 	.word	0x48000800
 80010e8:	48000400 	.word	0x48000400

080010ec <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 80010f0:	bf00      	nop
}
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN DbgOutputInit */
#ifdef CFG_DEBUG_TRACE_UART
  if (CFG_DEBUG_TRACE_UART == hw_lpuart1)
  {
#if(CFG_HW_LPUART1_ENABLED == 1)
	  MX_LPUART1_UART_Init();
 80010fe:	f001 fb47 	bl	8002790 <MX_LPUART1_UART_Init>
#endif
  }
#endif

/* USER CODE END DbgOutputInit */
  return;
 8001102:	bf00      	nop
}
 8001104:	bd80      	pop	{r7, pc}
	...

08001108 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8001110:	4b07      	ldr	r3, [pc, #28]	@ (8001130 <LL_C2_PWR_SetPowerMode+0x28>)
 8001112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001116:	f023 0207 	bic.w	r2, r3, #7
 800111a:	4905      	ldr	r1, [pc, #20]	@ (8001130 <LL_C2_PWR_SetPowerMode+0x28>)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4313      	orrs	r3, r2
 8001120:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	58000400 	.word	0x58000400

08001134 <LL_EXTI_EnableIT_32_63>:
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800113c:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <LL_EXTI_EnableIT_32_63+0x24>)
 800113e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001142:	4905      	ldr	r1, [pc, #20]	@ (8001158 <LL_EXTI_EnableIT_32_63+0x24>)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4313      	orrs	r3, r2
 8001148:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	58000800 	.word	0x58000800

0800115c <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001164:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001168:	4a0a      	ldr	r2, [pc, #40]	@ (8001194 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 800116a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800116e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001172:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001176:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	021b      	lsls	r3, r3, #8
 800117e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001182:	4313      	orrs	r3, r2
 8001184:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	cafecafe 	.word	0xcafecafe

08001198 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80011a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80011aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	608b      	str	r3, [r1, #8]
}
 80011b4:	bf00      	nop
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 80011c4:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <LL_DBGMCU_GetDeviceID+0x18>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e0042000 	.word	0xe0042000

080011dc <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 80011e0:	4b04      	ldr	r3, [pc, #16]	@ (80011f4 <LL_DBGMCU_GetRevisionID+0x18>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	0c1b      	lsrs	r3, r3, #16
 80011e6:	b29b      	uxth	r3, r3
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	e0042000 	.word	0xe0042000

080011f8 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <LL_LPM_EnableSleep+0x1c>)
 80011fe:	691b      	ldr	r3, [r3, #16]
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <LL_LPM_EnableSleep+0x1c>)
 8001202:	f023 0304 	bic.w	r3, r3, #4
 8001206:	6113      	str	r3, [r2, #16]
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	22ff      	movs	r2, #255	@ 0xff
 8001224:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8001232:	b480      	push	{r7}
 8001234:	b083      	sub	sp, #12
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	22ca      	movs	r2, #202	@ 0xca
 800123e:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2253      	movs	r2, #83	@ 0x53
 8001244:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f023 0207 	bic.w	r2, r3, #7
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	431a      	orrs	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	609a      	str	r2, [r3, #8]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <MX_APPE_Config>:
static void UartCmdExecute(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800127c:	4b04      	ldr	r3, [pc, #16]	@ (8001290 <MX_APPE_Config+0x18>)
 800127e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001282:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001284:	f000 f860 	bl	8001348 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001288:	f000 f865 	bl	8001356 <Config_HSE>

  return;
 800128c:	bf00      	nop
}
 800128e:	bd80      	pop	{r7, pc}
 8001290:	58004000 	.word	0x58004000

08001294 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001298:	f000 f871 	bl	800137e <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 800129c:	f000 f88a 	bl	80013b4 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80012a0:	491e      	ldr	r1, [pc, #120]	@ (800131c <MX_APPE_Init+0x88>)
 80012a2:	2000      	movs	r0, #0
 80012a4:	f000 ff72 	bl	800218c <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 80012a8:	f7ff fe4f 	bl	8000f4a <APPD_Init>
  
  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 80012ac:	2101      	movs	r1, #1
 80012ae:	2001      	movs	r0, #1
 80012b0:	f012 f8aa 	bl	8013408 <UTIL_LPM_SetOffMode>

  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 80012b4:	2100      	movs	r1, #0
 80012b6:	2000      	movs	r0, #0
 80012b8:	f008 fbca 	bl	8009a50 <BSP_LCD_Init>
  /* Set LCD Foreground Layer  */
  UTIL_LCD_SetFuncDriver(&LCD_Driver); /* SetFunc before setting device */
 80012bc:	4818      	ldr	r0, [pc, #96]	@ (8001320 <MX_APPE_Init+0x8c>)
 80012be:	f011 fd75 	bl	8012dac <UTIL_LCD_SetFuncDriver>
  UTIL_LCD_SetDevice(0);            /* SetDevice after funcDriver is set */
 80012c2:	2000      	movs	r0, #0
 80012c4:	f011 fdc8 	bl	8012e58 <UTIL_LCD_SetDevice>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80012c8:	2100      	movs	r1, #0
 80012ca:	2000      	movs	r0, #0
 80012cc:	f008 fde4 	bl	8009e98 <BSP_LCD_Clear>
  BSP_LCD_DisplayOn(0);
 80012d0:	2000      	movs	r0, #0
 80012d2:	f008 fc8d 	bl	8009bf0 <BSP_LCD_DisplayOn>
  BSP_LCD_Refresh(0);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f008 fcb6 	bl	8009c48 <BSP_LCD_Refresh>
  UTIL_LCD_SetFont(&Font12);
 80012dc:	4811      	ldr	r0, [pc, #68]	@ (8001324 <MX_APPE_Init+0x90>)
 80012de:	f011 fe03 	bl	8012ee8 <UTIL_LCD_SetFont>
  /* Set the LCD Text Color */
  UTIL_LCD_SetTextColor(SSD1315_COLOR_WHITE);
 80012e2:	20ff      	movs	r0, #255	@ 0xff
 80012e4:	f011 fdd8 	bl	8012e98 <UTIL_LCD_SetTextColor>
  UTIL_LCD_SetBackColor(SSD1315_COLOR_BLACK);
 80012e8:	2000      	movs	r0, #0
 80012ea:	f011 fde9 	bl	8012ec0 <UTIL_LCD_SetBackColor>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80012ee:	2100      	movs	r1, #0
 80012f0:	2000      	movs	r0, #0
 80012f2:	f008 fdd1 	bl	8009e98 <BSP_LCD_Clear>
  BSP_LCD_Refresh(0);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f008 fca6 	bl	8009c48 <BSP_LCD_Refresh>
  UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 80012fc:	2301      	movs	r3, #1
 80012fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001328 <MX_APPE_Init+0x94>)
 8001300:	2100      	movs	r1, #0
 8001302:	2000      	movs	r0, #0
 8001304:	f011 fe66 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
  BSP_LCD_Refresh(0);
 8001308:	2000      	movs	r0, #0
 800130a:	f008 fc9d 	bl	8009c48 <BSP_LCD_Refresh>

  //Initialize user buttons
  Button_Init();
 800130e:	f000 fa85 	bl	800181c <Button_Init>

//  RxUART_Init();

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001312:	f000 f85d 	bl	80013d0 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001316:	bf00      	nop
}
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	2000074c 	.word	0x2000074c
 8001320:	0801d25c 	.word	0x0801d25c
 8001324:	20000414 	.word	0x20000414
 8001328:	08016734 	.word	0x08016734

0800132c <Init_Smps>:

void Init_Smps(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8001330:	bf00      	nop
}
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr

0800133a <Init_Exti>:

void Init_Exti(void)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 800133e:	2050      	movs	r0, #80	@ 0x50
 8001340:	f7ff fef8 	bl	8001134 <LL_EXTI_EnableIT_32_63>

  return;
 8001344:	bf00      	nop
}
 8001346:	bd80      	pop	{r7, pc}

08001348 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 800134c:	bf00      	nop
}
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 800135c:	2000      	movs	r0, #0
 800135e:	f010 fc5f 	bl	8011c20 <OTP_Read>
 8001362:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d005      	beq.n	8001376 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	799b      	ldrb	r3, [r3, #6]
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fef4 	bl	800115c <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8001374:	bf00      	nop
 8001376:	bf00      	nop
}
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <System_Init>:

static void System_Init(void)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	af00      	add	r7, sp, #0
  Init_Smps();
 8001382:	f7ff ffd3 	bl	800132c <Init_Smps>

  Init_Exti();
 8001386:	f7ff ffd8 	bl	800133a <Init_Exti>

  Init_Rtc();
 800138a:	f000 f803 	bl	8001394 <Init_Rtc>

  return;
 800138e:	bf00      	nop
}
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <Init_Rtc>:

static void Init_Rtc(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001398:	4805      	ldr	r0, [pc, #20]	@ (80013b0 <Init_Rtc+0x1c>)
 800139a:	f7ff ff4a 	bl	8001232 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 800139e:	2100      	movs	r1, #0
 80013a0:	4803      	ldr	r0, [pc, #12]	@ (80013b0 <Init_Rtc+0x1c>)
 80013a2:	f7ff ff56 	bl	8001252 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80013a6:	4802      	ldr	r0, [pc, #8]	@ (80013b0 <Init_Rtc+0x1c>)
 80013a8:	f7ff ff36 	bl	8001218 <LL_RTC_EnableWriteProtection>

  return;
 80013ac:	bf00      	nop
}
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40002800 	.word	0x40002800

080013b4 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80013b8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80013bc:	f7ff feec 	bl	8001198 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80013c0:	f012 f810 	bl	80133e4 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80013c4:	2004      	movs	r0, #4
 80013c6:	f7ff fe9f 	bl	8001108 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80013ca:	bf00      	nop
}
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b088      	sub	sp, #32
 80013d4:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80013d6:	f011 faa7 	bl	8012928 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80013da:	4a11      	ldr	r2, [pc, #68]	@ (8001420 <appe_Tl_Init+0x50>)
 80013dc:	2100      	movs	r1, #0
 80013de:	2020      	movs	r0, #32
 80013e0:	f012 f93e 	bl	8013660 <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80013e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001424 <appe_Tl_Init+0x54>)
 80013e6:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <appe_Tl_Init+0x58>)
 80013ea:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80013ec:	463b      	mov	r3, r7
 80013ee:	4619      	mov	r1, r3
 80013f0:	480e      	ldr	r0, [pc, #56]	@ (800142c <appe_Tl_Init+0x5c>)
 80013f2:	f010 fd2f 	bl	8011e54 <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <appe_Tl_Init+0x60>)
 80013f8:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <appe_Tl_Init+0x64>)
 80013fc:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80013fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <appe_Tl_Init+0x68>)
 8001400:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8001402:	f240 533c 	movw	r3, #1340	@ 0x53c
 8001406:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001408:	f107 0308 	add.w	r3, r7, #8
 800140c:	4618      	mov	r0, r3
 800140e:	f011 fbcd 	bl	8012bac <TL_MM_Init>

  TL_Enable();
 8001412:	f011 fa83 	bl	801291c <TL_Enable>

  return;
 8001416:	bf00      	nop
}
 8001418:	3720      	adds	r7, #32
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	08011e8d 	.word	0x08011e8d
 8001424:	20030734 	.word	0x20030734
 8001428:	0800143d 	.word	0x0800143d
 800142c:	08001455 	.word	0x08001455
 8001430:	2003094c 	.word	0x2003094c
 8001434:	20030840 	.word	0x20030840
 8001438:	200301f8 	.word	0x200301f8

0800143c <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8001446:	bf00      	nop
}
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
	...

08001454 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	330b      	adds	r3, #11
 8001462:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	b29b      	uxth	r3, r3
 800146a:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 800146e:	2b07      	cmp	r3, #7
 8001470:	f200 80d0 	bhi.w	8001614 <APPE_SysUserEvtRx+0x1c0>
 8001474:	a201      	add	r2, pc, #4	@ (adr r2, 800147c <APPE_SysUserEvtRx+0x28>)
 8001476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800147a:	bf00      	nop
 800147c:	0800149d 	.word	0x0800149d
 8001480:	0800152f 	.word	0x0800152f
 8001484:	08001551 	.word	0x08001551
 8001488:	08001615 	.word	0x08001615
 800148c:	08001595 	.word	0x08001595
 8001490:	080015b9 	.word	0x080015b9
 8001494:	080015d5 	.word	0x080015d5
 8001498:	080015f9 	.word	0x080015f9
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 800149c:	f107 030c 	add.w	r3, r7, #12
 80014a0:	4618      	mov	r0, r3
 80014a2:	f010 fc29 	bl	8011cf8 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 80014a6:	485e      	ldr	r0, [pc, #376]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80014a8:	f00f fe6e 	bl	8011188 <DbgTraceGetFileName>
 80014ac:	4601      	mov	r1, r0
 80014ae:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80014b2:	4a5c      	ldr	r2, [pc, #368]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80014b4:	485c      	ldr	r0, [pc, #368]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80014b6:	f012 ffc9 	bl	801444c <iprintf>
 80014ba:	7b3b      	ldrb	r3, [r7, #12]
 80014bc:	4619      	mov	r1, r3
 80014be:	7b7b      	ldrb	r3, [r7, #13]
 80014c0:	461a      	mov	r2, r3
 80014c2:	7bbb      	ldrb	r3, [r7, #14]
 80014c4:	4859      	ldr	r0, [pc, #356]	@ (800162c <APPE_SysUserEvtRx+0x1d8>)
 80014c6:	f012 ffc1 	bl	801444c <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 80014ca:	4855      	ldr	r0, [pc, #340]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80014cc:	f00f fe5c 	bl	8011188 <DbgTraceGetFileName>
 80014d0:	4601      	mov	r1, r0
 80014d2:	f240 1391 	movw	r3, #401	@ 0x191
 80014d6:	4a53      	ldr	r2, [pc, #332]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80014d8:	4853      	ldr	r0, [pc, #332]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80014da:	f012 ffb7 	bl	801444c <iprintf>
 80014de:	7c3b      	ldrb	r3, [r7, #16]
 80014e0:	4619      	mov	r1, r3
 80014e2:	4853      	ldr	r0, [pc, #332]	@ (8001630 <APPE_SysUserEvtRx+0x1dc>)
 80014e4:	f012 ffb2 	bl	801444c <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 80014e8:	484d      	ldr	r0, [pc, #308]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80014ea:	f00f fe4d 	bl	8011188 <DbgTraceGetFileName>
 80014ee:	4601      	mov	r1, r0
 80014f0:	f44f 73c9 	mov.w	r3, #402	@ 0x192
 80014f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80014f6:	484c      	ldr	r0, [pc, #304]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80014f8:	f012 ffa8 	bl	801444c <iprintf>
 80014fc:	7dbb      	ldrb	r3, [r7, #22]
 80014fe:	4619      	mov	r1, r3
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	461a      	mov	r2, r3
 8001504:	7e3b      	ldrb	r3, [r7, #24]
 8001506:	484b      	ldr	r0, [pc, #300]	@ (8001634 <APPE_SysUserEvtRx+0x1e0>)
 8001508:	f012 ffa0 	bl	801444c <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 800150c:	4844      	ldr	r0, [pc, #272]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 800150e:	f00f fe3b 	bl	8011188 <DbgTraceGetFileName>
 8001512:	4601      	mov	r1, r0
 8001514:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001518:	4a42      	ldr	r2, [pc, #264]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 800151a:	4843      	ldr	r0, [pc, #268]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 800151c:	f012 ff96 	bl	801444c <iprintf>
 8001520:	4845      	ldr	r0, [pc, #276]	@ (8001638 <APPE_SysUserEvtRx+0x1e4>)
 8001522:	f013 f803 	bl	801452c <puts>
    APPE_SysEvtReadyProcessing(pPayload);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f000 f8e0 	bl	80016ec <APPE_SysEvtReadyProcessing>
    break;
 800152c:	e073      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 800152e:	483c      	ldr	r0, [pc, #240]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 8001530:	f00f fe2a 	bl	8011188 <DbgTraceGetFileName>
 8001534:	4601      	mov	r1, r0
 8001536:	f240 1399 	movw	r3, #409	@ 0x199
 800153a:	4a3a      	ldr	r2, [pc, #232]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 800153c:	483a      	ldr	r0, [pc, #232]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 800153e:	f012 ff85 	bl	801444c <iprintf>
 8001542:	483e      	ldr	r0, [pc, #248]	@ (800163c <APPE_SysUserEvtRx+0x1e8>)
 8001544:	f012 fff2 	bl	801452c <puts>
    APPE_SysEvtError(pPayload);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f000 f885 	bl	8001658 <APPE_SysEvtError>
    break;
 800154e:	e062      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 8001550:	4833      	ldr	r0, [pc, #204]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 8001552:	f00f fe19 	bl	8011188 <DbgTraceGetFileName>
 8001556:	4601      	mov	r1, r0
 8001558:	f44f 73cf 	mov.w	r3, #414	@ 0x19e
 800155c:	4a31      	ldr	r2, [pc, #196]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 800155e:	4832      	ldr	r0, [pc, #200]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 8001560:	f012 ff74 	bl	801444c <iprintf>
 8001564:	4836      	ldr	r0, [pc, #216]	@ (8001640 <APPE_SysUserEvtRx+0x1ec>)
 8001566:	f012 ffe1 	bl	801452c <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 800156a:	482d      	ldr	r0, [pc, #180]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 800156c:	f00f fe0c 	bl	8011188 <DbgTraceGetFileName>
 8001570:	4601      	mov	r1, r0
 8001572:	f240 139f 	movw	r3, #415	@ 0x19f
 8001576:	4a2b      	ldr	r2, [pc, #172]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 8001578:	482b      	ldr	r0, [pc, #172]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 800157a:	f012 ff67 	bl	801444c <iprintf>
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3302      	adds	r3, #2
 8001582:	6819      	ldr	r1, [r3, #0]
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	3302      	adds	r3, #2
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	461a      	mov	r2, r3
 800158c:	482d      	ldr	r0, [pc, #180]	@ (8001644 <APPE_SysUserEvtRx+0x1f0>)
 800158e:	f012 ff5d 	bl	801444c <iprintf>
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
    break;
 8001592:	e040      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 8001594:	4822      	ldr	r0, [pc, #136]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 8001596:	f00f fdf7 	bl	8011188 <DbgTraceGetFileName>
 800159a:	4601      	mov	r1, r0
 800159c:	f240 13a5 	movw	r3, #421	@ 0x1a5
 80015a0:	4a20      	ldr	r2, [pc, #128]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80015a2:	4821      	ldr	r0, [pc, #132]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80015a4:	f012 ff52 	bl	801444c <iprintf>
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	3302      	adds	r3, #2
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4619      	mov	r1, r3
 80015b0:	4825      	ldr	r0, [pc, #148]	@ (8001648 <APPE_SysUserEvtRx+0x1f4>)
 80015b2:	f012 ff4b 	bl	801444c <iprintf>
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
    break;
 80015b6:	e02e      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 80015b8:	4819      	ldr	r0, [pc, #100]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80015ba:	f00f fde5 	bl	8011188 <DbgTraceGetFileName>
 80015be:	4601      	mov	r1, r0
 80015c0:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80015c4:	4a17      	ldr	r2, [pc, #92]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80015c6:	4818      	ldr	r0, [pc, #96]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80015c8:	f012 ff40 	bl	801444c <iprintf>
 80015cc:	481f      	ldr	r0, [pc, #124]	@ (800164c <APPE_SysUserEvtRx+0x1f8>)
 80015ce:	f012 ffad 	bl	801452c <puts>
    break;
 80015d2:	e020      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 80015d4:	4812      	ldr	r0, [pc, #72]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80015d6:	f00f fdd7 	bl	8011188 <DbgTraceGetFileName>
 80015da:	4601      	mov	r1, r0
 80015dc:	f44f 73d7 	mov.w	r3, #430	@ 0x1ae
 80015e0:	4a10      	ldr	r2, [pc, #64]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80015e2:	4811      	ldr	r0, [pc, #68]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80015e4:	f012 ff32 	bl	801444c <iprintf>
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	3302      	adds	r3, #2
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4619      	mov	r1, r3
 80015f0:	4817      	ldr	r0, [pc, #92]	@ (8001650 <APPE_SysUserEvtRx+0x1fc>)
 80015f2:	f012 ff2b 	bl	801444c <iprintf>
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
    break;
 80015f6:	e00e      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 80015f8:	4809      	ldr	r0, [pc, #36]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80015fa:	f00f fdc5 	bl	8011188 <DbgTraceGetFileName>
 80015fe:	4601      	mov	r1, r0
 8001600:	f240 13b3 	movw	r3, #435	@ 0x1b3
 8001604:	4a07      	ldr	r2, [pc, #28]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 8001606:	4808      	ldr	r0, [pc, #32]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 8001608:	f012 ff20 	bl	801444c <iprintf>
 800160c:	4811      	ldr	r0, [pc, #68]	@ (8001654 <APPE_SysUserEvtRx+0x200>)
 800160e:	f012 ff8d 	bl	801452c <puts>
    break;
 8001612:	e000      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  default:
    break;
 8001614:	bf00      	nop
  }

  return;
 8001616:	bf00      	nop
}
 8001618:	3720      	adds	r7, #32
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	08016748 	.word	0x08016748
 8001624:	0801882c 	.word	0x0801882c
 8001628:	080167d0 	.word	0x080167d0
 800162c:	080167e8 	.word	0x080167e8
 8001630:	08016810 	.word	0x08016810
 8001634:	08016830 	.word	0x08016830
 8001638:	08016848 	.word	0x08016848
 800163c:	08016868 	.word	0x08016868
 8001640:	0801688c 	.word	0x0801688c
 8001644:	080168dc 	.word	0x080168dc
 8001648:	08016908 	.word	0x08016908
 800164c:	08016944 	.word	0x08016944
 8001650:	08016968 	.word	0x08016968
 8001654:	080169a4 	.word	0x080169a4

08001658 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	330b      	adds	r3, #11
 8001666:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	3302      	adds	r3, #2
 800166c:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 800166e:	4819      	ldr	r0, [pc, #100]	@ (80016d4 <APPE_SysEvtError+0x7c>)
 8001670:	f00f fd8a 	bl	8011188 <DbgTraceGetFileName>
 8001674:	4601      	mov	r1, r0
 8001676:	f240 13cb 	movw	r3, #459	@ 0x1cb
 800167a:	4a17      	ldr	r2, [pc, #92]	@ (80016d8 <APPE_SysEvtError+0x80>)
 800167c:	4817      	ldr	r0, [pc, #92]	@ (80016dc <APPE_SysEvtError+0x84>)
 800167e:	f012 fee5 	bl	801444c <iprintf>
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	4619      	mov	r1, r3
 8001688:	4815      	ldr	r0, [pc, #84]	@ (80016e0 <APPE_SysEvtError+0x88>)
 800168a:	f012 fedf 	bl	801444c <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d10d      	bne.n	80016b2 <APPE_SysEvtError+0x5a>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 8001696:	480f      	ldr	r0, [pc, #60]	@ (80016d4 <APPE_SysEvtError+0x7c>)
 8001698:	f00f fd76 	bl	8011188 <DbgTraceGetFileName>
 800169c:	4601      	mov	r1, r0
 800169e:	f44f 73e8 	mov.w	r3, #464	@ 0x1d0
 80016a2:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <APPE_SysEvtError+0x80>)
 80016a4:	480d      	ldr	r0, [pc, #52]	@ (80016dc <APPE_SysEvtError+0x84>)
 80016a6:	f012 fed1 	bl	801444c <iprintf>
 80016aa:	480e      	ldr	r0, [pc, #56]	@ (80016e4 <APPE_SysEvtError+0x8c>)
 80016ac:	f012 ff3e 	bl	801452c <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80016b0:	e00d      	b.n	80016ce <APPE_SysEvtError+0x76>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 80016b2:	4808      	ldr	r0, [pc, #32]	@ (80016d4 <APPE_SysEvtError+0x7c>)
 80016b4:	f00f fd68 	bl	8011188 <DbgTraceGetFileName>
 80016b8:	4601      	mov	r1, r0
 80016ba:	f44f 73ea 	mov.w	r3, #468	@ 0x1d4
 80016be:	4a06      	ldr	r2, [pc, #24]	@ (80016d8 <APPE_SysEvtError+0x80>)
 80016c0:	4806      	ldr	r0, [pc, #24]	@ (80016dc <APPE_SysEvtError+0x84>)
 80016c2:	f012 fec3 	bl	801444c <iprintf>
 80016c6:	4808      	ldr	r0, [pc, #32]	@ (80016e8 <APPE_SysEvtError+0x90>)
 80016c8:	f012 ff30 	bl	801452c <puts>
  return;
 80016cc:	bf00      	nop
}
 80016ce:	3710      	adds	r7, #16
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	08016748 	.word	0x08016748
 80016d8:	08018840 	.word	0x08018840
 80016dc:	080167d0 	.word	0x080167d0
 80016e0:	080169c8 	.word	0x080169c8
 80016e4:	080169fc 	.word	0x080169fc
 80016e8:	08016a38 	.word	0x08016a38

080016ec <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	@ 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80016f4:	f107 0308 	add.w	r3, r7, #8
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001702:	2300      	movs	r3, #0
 8001704:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8001706:	2300      	movs	r3, #0
 8001708:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	330b      	adds	r3, #11
 8001710:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	3302      	adds	r3, #2
 8001716:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d146      	bne.n	80017ae <APPE_SysEvtReadyProcessing+0xc2>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 8001720:	4836      	ldr	r0, [pc, #216]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 8001722:	f00f fd31 	bl	8011188 <DbgTraceGetFileName>
 8001726:	4601      	mov	r1, r0
 8001728:	f44f 73f5 	mov.w	r3, #490	@ 0x1ea
 800172c:	4a34      	ldr	r2, [pc, #208]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 800172e:	4835      	ldr	r0, [pc, #212]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 8001730:	f012 fe8c 	bl	801444c <iprintf>
 8001734:	4834      	ldr	r0, [pc, #208]	@ (8001808 <APPE_SysEvtReadyProcessing+0x11c>)
 8001736:	f012 fef9 	bl	801452c <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 800173a:	f7ff fc19 	bl	8000f70 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800173e:	230f      	movs	r3, #15
 8001740:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8001742:	237f      	movs	r3, #127	@ 0x7f
 8001744:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8001746:	f7ff fd49 	bl	80011dc <LL_DBGMCU_GetRevisionID>
 800174a:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 800174c:	482b      	ldr	r0, [pc, #172]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 800174e:	f00f fd1b 	bl	8011188 <DbgTraceGetFileName>
 8001752:	4601      	mov	r1, r0
 8001754:	f240 2302 	movw	r3, #514	@ 0x202
 8001758:	4a29      	ldr	r2, [pc, #164]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 800175a:	482a      	ldr	r0, [pc, #168]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 800175c:	f012 fe76 	bl	801444c <iprintf>
 8001760:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001762:	482a      	ldr	r0, [pc, #168]	@ (800180c <APPE_SysEvtReadyProcessing+0x120>)
 8001764:	f012 fe72 	bl	801444c <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 8001768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176a:	b29b      	uxth	r3, r3
 800176c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800176e:	f7ff fd27 	bl	80011c0 <LL_DBGMCU_GetDeviceID>
 8001772:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 8001774:	4821      	ldr	r0, [pc, #132]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 8001776:	f00f fd07 	bl	8011188 <DbgTraceGetFileName>
 800177a:	4601      	mov	r1, r0
 800177c:	f240 2307 	movw	r3, #519	@ 0x207
 8001780:	4a1f      	ldr	r2, [pc, #124]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 8001782:	4820      	ldr	r0, [pc, #128]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 8001784:	f012 fe62 	bl	801444c <iprintf>
 8001788:	6a39      	ldr	r1, [r7, #32]
 800178a:	4821      	ldr	r0, [pc, #132]	@ (8001810 <APPE_SysEvtReadyProcessing+0x124>)
 800178c:	f012 fe5e 	bl	801444c <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 8001790:	6a3b      	ldr	r3, [r7, #32]
 8001792:	b29b      	uxth	r3, r3
 8001794:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8001796:	f107 0308 	add.w	r3, r7, #8
 800179a:	4618      	mov	r0, r3
 800179c:	f010 fa96 	bl	8011ccc <SHCI_C2_Config>

    APP_BLE_Init();
 80017a0:	f002 f8ca 	bl	8003938 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80017a4:	2100      	movs	r1, #0
 80017a6:	2001      	movs	r0, #1
 80017a8:	f011 fe2e 	bl	8013408 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80017ac:	e022      	b.n	80017f4 <APPE_SysEvtReadyProcessing+0x108>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d110      	bne.n	80017d8 <APPE_SysEvtReadyProcessing+0xec>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 80017b6:	4811      	ldr	r0, [pc, #68]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 80017b8:	f00f fce6 	bl	8011188 <DbgTraceGetFileName>
 80017bc:	4601      	mov	r1, r0
 80017be:	f44f 7305 	mov.w	r3, #532	@ 0x214
 80017c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 80017c4:	480f      	ldr	r0, [pc, #60]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 80017c6:	f012 fe41 	bl	801444c <iprintf>
 80017ca:	4812      	ldr	r0, [pc, #72]	@ (8001814 <APPE_SysEvtReadyProcessing+0x128>)
 80017cc:	f012 feae 	bl	801452c <puts>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
  return;
 80017d6:	e00d      	b.n	80017f4 <APPE_SysEvtReadyProcessing+0x108>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 80017d8:	4808      	ldr	r0, [pc, #32]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 80017da:	f00f fcd5 	bl	8011188 <DbgTraceGetFileName>
 80017de:	4601      	mov	r1, r0
 80017e0:	f240 231b 	movw	r3, #539	@ 0x21b
 80017e4:	4a06      	ldr	r2, [pc, #24]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 80017e6:	4807      	ldr	r0, [pc, #28]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 80017e8:	f012 fe30 	bl	801444c <iprintf>
 80017ec:	480a      	ldr	r0, [pc, #40]	@ (8001818 <APPE_SysEvtReadyProcessing+0x12c>)
 80017ee:	f012 fe9d 	bl	801452c <puts>
  return;
 80017f2:	bf00      	nop
}
 80017f4:	3728      	adds	r7, #40	@ 0x28
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	08016748 	.word	0x08016748
 8001800:	08018854 	.word	0x08018854
 8001804:	080167d0 	.word	0x080167d0
 8001808:	08016a74 	.word	0x08016a74
 800180c:	08016a90 	.word	0x08016a90
 8001810:	08016ab4 	.word	0x08016ab4
 8001814:	08016ad8 	.word	0x08016ad8
 8001818:	08016b0c 	.word	0x08016b0c

0800181c <Button_Init>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Button_Init( void )
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
#if (CFG_BUTTON_SUPPORTED == 1)
  /**
   * Button Initialization
   */
  BSP_PB_Init(BUTTON_USER1, BUTTON_MODE_EXTI);    
 8001820:	2101      	movs	r1, #1
 8001822:	2000      	movs	r0, #0
 8001824:	f007 ff60 	bl	80096e8 <BSP_PB_Init>
  BSP_PB_Init(BUTTON_USER2, BUTTON_MODE_EXTI);
 8001828:	2101      	movs	r1, #1
 800182a:	2001      	movs	r0, #1
 800182c:	f007 ff5c 	bl	80096e8 <BSP_PB_Init>

#endif

  return;
 8001830:	bf00      	nop
}
 8001832:	bd80      	pop	{r7, pc}

08001834 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800183c:	f008 fdd0 	bl	800a3e0 <HAL_GetTick>
 8001840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800184c:	d00a      	beq.n	8001864 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 800184e:	f008 fddf 	bl	800a410 <HAL_GetTickFreq>
 8001852:	4603      	mov	r3, r0
 8001854:	461a      	mov	r2, r3
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	4413      	add	r3, r2
 800185a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800185c:	e002      	b.n	8001864 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 800185e:	f7ff fccb 	bl	80011f8 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 8001862:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001864:	f008 fdbc 	bl	800a3e0 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	68fa      	ldr	r2, [r7, #12]
 8001870:	429a      	cmp	r2, r3
 8001872:	d8f4      	bhi.n	800185e <HAL_Delay+0x2a>
  }
}
 8001874:	bf00      	nop
 8001876:	bf00      	nop
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001882:	f04f 30ff 	mov.w	r0, #4294967295
 8001886:	f011 fdef 	bl	8013468 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}

0800188e <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001892:	bf00      	nop
}
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80018a6:	f04f 30ff 	mov.w	r0, #4294967295
 80018aa:	f011 fddd 	bl	8013468 <UTIL_SEQ_Run>
  return;
 80018ae:	bf00      	nop
}
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80018be:	2100      	movs	r1, #0
 80018c0:	2020      	movs	r0, #32
 80018c2:	f011 feef 	bl	80136a4 <UTIL_SEQ_SetTask>
  return;
 80018c6:	bf00      	nop
}
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018d6:	2002      	movs	r0, #2
 80018d8:	f011 ff50 	bl	801377c <UTIL_SEQ_SetEvt>
  return;
 80018dc:	bf00      	nop
}
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018ec:	2002      	movs	r0, #2
 80018ee:	f011 ff65 	bl	80137bc <UTIL_SEQ_WaitEvt>
  return;
 80018f2:	bf00      	nop
}
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}
	...

080018fc <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b082      	sub	sp, #8
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001906:	88fb      	ldrh	r3, [r7, #6]
 8001908:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800190c:	d01f      	beq.n	800194e <HAL_GPIO_EXTI_Callback+0x52>
 800190e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001912:	dc1f      	bgt.n	8001954 <HAL_GPIO_EXTI_Callback+0x58>
 8001914:	2b10      	cmp	r3, #16
 8001916:	dc0e      	bgt.n	8001936 <HAL_GPIO_EXTI_Callback+0x3a>
 8001918:	2b02      	cmp	r3, #2
 800191a:	db1b      	blt.n	8001954 <HAL_GPIO_EXTI_Callback+0x58>
 800191c:	461a      	mov	r2, r3
 800191e:	4b10      	ldr	r3, [pc, #64]	@ (8001960 <HAL_GPIO_EXTI_Callback+0x64>)
 8001920:	40d3      	lsrs	r3, r2
 8001922:	f003 0301 	and.w	r3, r3, #1
 8001926:	2b00      	cmp	r3, #0
 8001928:	bf14      	ite	ne
 800192a:	2301      	movne	r3, #1
 800192c:	2300      	moveq	r3, #0
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b00      	cmp	r3, #0
 8001932:	d104      	bne.n	800193e <HAL_GPIO_EXTI_Callback+0x42>
	  case GPIO_PIN_13:
	    /* SW button 2 */
	    APP_BLE_Key_Button2_Action();
	    break; 
	  default:
	    break;
 8001934:	e00e      	b.n	8001954 <HAL_GPIO_EXTI_Callback+0x58>
  switch (GPIO_Pin)
 8001936:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800193a:	d005      	beq.n	8001948 <HAL_GPIO_EXTI_Callback+0x4c>
	    break;
 800193c:	e00a      	b.n	8001954 <HAL_GPIO_EXTI_Callback+0x58>
		  radioSignalCb( GPIO_Pin );
 800193e:	88fb      	ldrh	r3, [r7, #6]
 8001940:	4618      	mov	r0, r3
 8001942:	f006 fe85 	bl	8008650 <radioSignalCb>
		  break;
 8001946:	e006      	b.n	8001956 <HAL_GPIO_EXTI_Callback+0x5a>
	    APP_BLE_Key_Button1_Action();
 8001948:	f002 fdbc 	bl	80044c4 <APP_BLE_Key_Button1_Action>
	    break; 
 800194c:	e003      	b.n	8001956 <HAL_GPIO_EXTI_Callback+0x5a>
	    APP_BLE_Key_Button2_Action();
 800194e:	f002 fdf1 	bl	8004534 <APP_BLE_Key_Button2_Action>
	    break; 
 8001952:	e000      	b.n	8001956 <HAL_GPIO_EXTI_Callback+0x5a>
	    break;
 8001954:	bf00      	nop
  }
  return;
 8001956:	bf00      	nop
}
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	00010114 	.word	0x00010114

08001964 <LL_EXTI_EnableIT_0_31>:
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800196c:	4b06      	ldr	r3, [pc, #24]	@ (8001988 <LL_EXTI_EnableIT_0_31+0x24>)
 800196e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001972:	4905      	ldr	r1, [pc, #20]	@ (8001988 <LL_EXTI_EnableIT_0_31+0x24>)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	4313      	orrs	r3, r2
 8001978:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 800197c:	bf00      	nop
 800197e:	370c      	adds	r7, #12
 8001980:	46bd      	mov	sp, r7
 8001982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001986:	4770      	bx	lr
 8001988:	58000800 	.word	0x58000800

0800198c <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 800198c:	b480      	push	{r7}
 800198e:	b083      	sub	sp, #12
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001994:	4b05      	ldr	r3, [pc, #20]	@ (80019ac <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4904      	ldr	r1, [pc, #16]	@ (80019ac <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	4313      	orrs	r3, r2
 800199e:	600b      	str	r3, [r1, #0]

}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019aa:	4770      	bx	lr
 80019ac:	58000800 	.word	0x58000800

080019b0 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	b083      	sub	sp, #12
 80019b4:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80019b6:	4b0d      	ldr	r3, [pc, #52]	@ (80019ec <ReadRtcSsrValue+0x3c>)
 80019b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019ba:	b29b      	uxth	r3, r3
 80019bc:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80019be:	4b0b      	ldr	r3, [pc, #44]	@ (80019ec <ReadRtcSsrValue+0x3c>)
 80019c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 80019c6:	e005      	b.n	80019d4 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 80019cc:	4b07      	ldr	r3, [pc, #28]	@ (80019ec <ReadRtcSsrValue+0x3c>)
 80019ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019d0:	b29b      	uxth	r3, r3
 80019d2:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 80019d4:	687a      	ldr	r2, [r7, #4]
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d1f5      	bne.n	80019c8 <ReadRtcSsrValue+0x18>
  }

  return second_read;
 80019dc:	683b      	ldr	r3, [r7, #0]
}
 80019de:	4618      	mov	r0, r3
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	40002800 	.word	0x40002800

080019f0 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80019f0:	b480      	push	{r7}
 80019f2:	b085      	sub	sp, #20
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	460a      	mov	r2, r1
 80019fa:	71fb      	strb	r3, [r7, #7]
 80019fc:	4613      	mov	r3, r2
 80019fe:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 8001a00:	79ba      	ldrb	r2, [r7, #6]
 8001a02:	491d      	ldr	r1, [pc, #116]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a04:	4613      	mov	r3, r2
 8001a06:	005b      	lsls	r3, r3, #1
 8001a08:	4413      	add	r3, r2
 8001a0a:	00db      	lsls	r3, r3, #3
 8001a0c:	440b      	add	r3, r1
 8001a0e:	3315      	adds	r3, #21
 8001a10:	781b      	ldrb	r3, [r3, #0]
 8001a12:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001a14:	7bfb      	ldrb	r3, [r7, #15]
 8001a16:	2b06      	cmp	r3, #6
 8001a18:	d009      	beq.n	8001a2e <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 8001a1a:	7bfa      	ldrb	r2, [r7, #15]
 8001a1c:	4916      	ldr	r1, [pc, #88]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a1e:	4613      	mov	r3, r2
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	4413      	add	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	440b      	add	r3, r1
 8001a28:	3314      	adds	r3, #20
 8001a2a:	79fa      	ldrb	r2, [r7, #7]
 8001a2c:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 8001a2e:	79fa      	ldrb	r2, [r7, #7]
 8001a30:	4911      	ldr	r1, [pc, #68]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a32:	4613      	mov	r3, r2
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	4413      	add	r3, r2
 8001a38:	00db      	lsls	r3, r3, #3
 8001a3a:	440b      	add	r3, r1
 8001a3c:	3315      	adds	r3, #21
 8001a3e:	7bfa      	ldrb	r2, [r7, #15]
 8001a40:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001a42:	79fa      	ldrb	r2, [r7, #7]
 8001a44:	490c      	ldr	r1, [pc, #48]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a46:	4613      	mov	r3, r2
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	4413      	add	r3, r2
 8001a4c:	00db      	lsls	r3, r3, #3
 8001a4e:	440b      	add	r3, r1
 8001a50:	3314      	adds	r3, #20
 8001a52:	79ba      	ldrb	r2, [r7, #6]
 8001a54:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001a56:	79ba      	ldrb	r2, [r7, #6]
 8001a58:	4907      	ldr	r1, [pc, #28]	@ (8001a78 <LinkTimerAfter+0x88>)
 8001a5a:	4613      	mov	r3, r2
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	4413      	add	r3, r2
 8001a60:	00db      	lsls	r3, r3, #3
 8001a62:	440b      	add	r3, r1
 8001a64:	3315      	adds	r3, #21
 8001a66:	79fa      	ldrb	r2, [r7, #7]
 8001a68:	701a      	strb	r2, [r3, #0]

  return;
 8001a6a:	bf00      	nop
}
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	2000066c 	.word	0x2000066c

08001a7c <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	4603      	mov	r3, r0
 8001a84:	460a      	mov	r2, r1
 8001a86:	71fb      	strb	r3, [r7, #7]
 8001a88:	4613      	mov	r3, r2
 8001a8a:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001a8c:	4b29      	ldr	r3, [pc, #164]	@ (8001b34 <LinkTimerBefore+0xb8>)
 8001a8e:	781b      	ldrb	r3, [r3, #0]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	79ba      	ldrb	r2, [r7, #6]
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d032      	beq.n	8001afe <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001a98:	79ba      	ldrb	r2, [r7, #6]
 8001a9a:	4927      	ldr	r1, [pc, #156]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	4413      	add	r3, r2
 8001aa2:	00db      	lsls	r3, r3, #3
 8001aa4:	440b      	add	r3, r1
 8001aa6:	3314      	adds	r3, #20
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001aac:	7bfa      	ldrb	r2, [r7, #15]
 8001aae:	4922      	ldr	r1, [pc, #136]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	440b      	add	r3, r1
 8001aba:	3315      	adds	r3, #21
 8001abc:	79fa      	ldrb	r2, [r7, #7]
 8001abe:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001ac0:	79fa      	ldrb	r2, [r7, #7]
 8001ac2:	491d      	ldr	r1, [pc, #116]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	005b      	lsls	r3, r3, #1
 8001ac8:	4413      	add	r3, r2
 8001aca:	00db      	lsls	r3, r3, #3
 8001acc:	440b      	add	r3, r1
 8001ace:	3315      	adds	r3, #21
 8001ad0:	79ba      	ldrb	r2, [r7, #6]
 8001ad2:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001ad4:	79fa      	ldrb	r2, [r7, #7]
 8001ad6:	4918      	ldr	r1, [pc, #96]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001ad8:	4613      	mov	r3, r2
 8001ada:	005b      	lsls	r3, r3, #1
 8001adc:	4413      	add	r3, r2
 8001ade:	00db      	lsls	r3, r3, #3
 8001ae0:	440b      	add	r3, r1
 8001ae2:	3314      	adds	r3, #20
 8001ae4:	7bfa      	ldrb	r2, [r7, #15]
 8001ae6:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001ae8:	79ba      	ldrb	r2, [r7, #6]
 8001aea:	4913      	ldr	r1, [pc, #76]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001aec:	4613      	mov	r3, r2
 8001aee:	005b      	lsls	r3, r3, #1
 8001af0:	4413      	add	r3, r2
 8001af2:	00db      	lsls	r3, r3, #3
 8001af4:	440b      	add	r3, r1
 8001af6:	3314      	adds	r3, #20
 8001af8:	79fa      	ldrb	r2, [r7, #7]
 8001afa:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001afc:	e014      	b.n	8001b28 <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001afe:	79fa      	ldrb	r2, [r7, #7]
 8001b00:	490d      	ldr	r1, [pc, #52]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001b02:	4613      	mov	r3, r2
 8001b04:	005b      	lsls	r3, r3, #1
 8001b06:	4413      	add	r3, r2
 8001b08:	00db      	lsls	r3, r3, #3
 8001b0a:	440b      	add	r3, r1
 8001b0c:	3315      	adds	r3, #21
 8001b0e:	79ba      	ldrb	r2, [r7, #6]
 8001b10:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001b12:	79ba      	ldrb	r2, [r7, #6]
 8001b14:	4908      	ldr	r1, [pc, #32]	@ (8001b38 <LinkTimerBefore+0xbc>)
 8001b16:	4613      	mov	r3, r2
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	4413      	add	r3, r2
 8001b1c:	00db      	lsls	r3, r3, #3
 8001b1e:	440b      	add	r3, r1
 8001b20:	3314      	adds	r3, #20
 8001b22:	79fa      	ldrb	r2, [r7, #7]
 8001b24:	701a      	strb	r2, [r3, #0]
  return;
 8001b26:	bf00      	nop
}
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	200006fc 	.word	0x200006fc
 8001b38:	2000066c 	.word	0x2000066c

08001b3c <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b084      	sub	sp, #16
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	4603      	mov	r3, r0
 8001b44:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b46:	4b4e      	ldr	r3, [pc, #312]	@ (8001c80 <linkTimer+0x144>)
 8001b48:	781b      	ldrb	r3, [r3, #0]
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	2b06      	cmp	r3, #6
 8001b4e:	d118      	bne.n	8001b82 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001b50:	4b4b      	ldr	r3, [pc, #300]	@ (8001c80 <linkTimer+0x144>)
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	4b4b      	ldr	r3, [pc, #300]	@ (8001c84 <linkTimer+0x148>)
 8001b58:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001b5a:	4a49      	ldr	r2, [pc, #292]	@ (8001c80 <linkTimer+0x144>)
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001b60:	79fa      	ldrb	r2, [r7, #7]
 8001b62:	4949      	ldr	r1, [pc, #292]	@ (8001c88 <linkTimer+0x14c>)
 8001b64:	4613      	mov	r3, r2
 8001b66:	005b      	lsls	r3, r3, #1
 8001b68:	4413      	add	r3, r2
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	440b      	add	r3, r1
 8001b6e:	3315      	adds	r3, #21
 8001b70:	2206      	movs	r2, #6
 8001b72:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001b74:	4b45      	ldr	r3, [pc, #276]	@ (8001c8c <linkTimer+0x150>)
 8001b76:	f04f 32ff 	mov.w	r2, #4294967295
 8001b7a:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	81fb      	strh	r3, [r7, #14]
 8001b80:	e078      	b.n	8001c74 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001b82:	f000 f909 	bl	8001d98 <ReturnTimeElapsed>
 8001b86:	4603      	mov	r3, r0
 8001b88:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001b8a:	79fa      	ldrb	r2, [r7, #7]
 8001b8c:	493e      	ldr	r1, [pc, #248]	@ (8001c88 <linkTimer+0x14c>)
 8001b8e:	4613      	mov	r3, r2
 8001b90:	005b      	lsls	r3, r3, #1
 8001b92:	4413      	add	r3, r2
 8001b94:	00db      	lsls	r3, r3, #3
 8001b96:	440b      	add	r3, r1
 8001b98:	3308      	adds	r3, #8
 8001b9a:	6819      	ldr	r1, [r3, #0]
 8001b9c:	89fb      	ldrh	r3, [r7, #14]
 8001b9e:	79fa      	ldrb	r2, [r7, #7]
 8001ba0:	4419      	add	r1, r3
 8001ba2:	4839      	ldr	r0, [pc, #228]	@ (8001c88 <linkTimer+0x14c>)
 8001ba4:	4613      	mov	r3, r2
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4413      	add	r3, r2
 8001baa:	00db      	lsls	r3, r3, #3
 8001bac:	4403      	add	r3, r0
 8001bae:	3308      	adds	r3, #8
 8001bb0:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001bb2:	79fa      	ldrb	r2, [r7, #7]
 8001bb4:	4934      	ldr	r1, [pc, #208]	@ (8001c88 <linkTimer+0x14c>)
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	005b      	lsls	r3, r3, #1
 8001bba:	4413      	add	r3, r2
 8001bbc:	00db      	lsls	r3, r3, #3
 8001bbe:	440b      	add	r3, r1
 8001bc0:	3308      	adds	r3, #8
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001bc6:	4b2e      	ldr	r3, [pc, #184]	@ (8001c80 <linkTimer+0x144>)
 8001bc8:	781b      	ldrb	r3, [r3, #0]
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4a2e      	ldr	r2, [pc, #184]	@ (8001c88 <linkTimer+0x14c>)
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	440b      	add	r3, r1
 8001bd6:	00db      	lsls	r3, r3, #3
 8001bd8:	4413      	add	r3, r2
 8001bda:	3308      	adds	r3, #8
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	68ba      	ldr	r2, [r7, #8]
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d337      	bcc.n	8001c54 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001be4:	4b26      	ldr	r3, [pc, #152]	@ (8001c80 <linkTimer+0x144>)
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001bea:	7b7a      	ldrb	r2, [r7, #13]
 8001bec:	4926      	ldr	r1, [pc, #152]	@ (8001c88 <linkTimer+0x14c>)
 8001bee:	4613      	mov	r3, r2
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	4413      	add	r3, r2
 8001bf4:	00db      	lsls	r3, r3, #3
 8001bf6:	440b      	add	r3, r1
 8001bf8:	3315      	adds	r3, #21
 8001bfa:	781b      	ldrb	r3, [r3, #0]
 8001bfc:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001bfe:	e013      	b.n	8001c28 <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001c00:	7b7a      	ldrb	r2, [r7, #13]
 8001c02:	4921      	ldr	r1, [pc, #132]	@ (8001c88 <linkTimer+0x14c>)
 8001c04:	4613      	mov	r3, r2
 8001c06:	005b      	lsls	r3, r3, #1
 8001c08:	4413      	add	r3, r2
 8001c0a:	00db      	lsls	r3, r3, #3
 8001c0c:	440b      	add	r3, r1
 8001c0e:	3315      	adds	r3, #21
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001c14:	7b7a      	ldrb	r2, [r7, #13]
 8001c16:	491c      	ldr	r1, [pc, #112]	@ (8001c88 <linkTimer+0x14c>)
 8001c18:	4613      	mov	r3, r2
 8001c1a:	005b      	lsls	r3, r3, #1
 8001c1c:	4413      	add	r3, r2
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	440b      	add	r3, r1
 8001c22:	3315      	adds	r3, #21
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001c28:	7b3b      	ldrb	r3, [r7, #12]
 8001c2a:	2b06      	cmp	r3, #6
 8001c2c:	d00b      	beq.n	8001c46 <linkTimer+0x10a>
 8001c2e:	7b3a      	ldrb	r2, [r7, #12]
 8001c30:	4915      	ldr	r1, [pc, #84]	@ (8001c88 <linkTimer+0x14c>)
 8001c32:	4613      	mov	r3, r2
 8001c34:	005b      	lsls	r3, r3, #1
 8001c36:	4413      	add	r3, r2
 8001c38:	00db      	lsls	r3, r3, #3
 8001c3a:	440b      	add	r3, r1
 8001c3c:	3308      	adds	r3, #8
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	68ba      	ldr	r2, [r7, #8]
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d2dc      	bcs.n	8001c00 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001c46:	7b7a      	ldrb	r2, [r7, #13]
 8001c48:	79fb      	ldrb	r3, [r7, #7]
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff fecf 	bl	80019f0 <LinkTimerAfter>
 8001c52:	e00f      	b.n	8001c74 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001c54:	4b0a      	ldr	r3, [pc, #40]	@ (8001c80 <linkTimer+0x144>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	b2da      	uxtb	r2, r3
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	4611      	mov	r1, r2
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f7ff ff0c 	bl	8001a7c <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001c64:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <linkTimer+0x144>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	b2da      	uxtb	r2, r3
 8001c6a:	4b06      	ldr	r3, [pc, #24]	@ (8001c84 <linkTimer+0x148>)
 8001c6c:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001c6e:	4a04      	ldr	r2, [pc, #16]	@ (8001c80 <linkTimer+0x144>)
 8001c70:	79fb      	ldrb	r3, [r7, #7]
 8001c72:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001c74:	89fb      	ldrh	r3, [r7, #14]
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3710      	adds	r7, #16
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	200006fc 	.word	0x200006fc
 8001c84:	200006fd 	.word	0x200006fd
 8001c88:	2000066c 	.word	0x2000066c
 8001c8c:	20000700 	.word	0x20000700

08001c90 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b085      	sub	sp, #20
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	4603      	mov	r3, r0
 8001c98:	460a      	mov	r2, r1
 8001c9a:	71fb      	strb	r3, [r7, #7]
 8001c9c:	4613      	mov	r3, r2
 8001c9e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001ca0:	4b39      	ldr	r3, [pc, #228]	@ (8001d88 <UnlinkTimer+0xf8>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	b2db      	uxtb	r3, r3
 8001ca6:	79fa      	ldrb	r2, [r7, #7]
 8001ca8:	429a      	cmp	r2, r3
 8001caa:	d111      	bne.n	8001cd0 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001cac:	4b36      	ldr	r3, [pc, #216]	@ (8001d88 <UnlinkTimer+0xf8>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	b2da      	uxtb	r2, r3
 8001cb2:	4b36      	ldr	r3, [pc, #216]	@ (8001d8c <UnlinkTimer+0xfc>)
 8001cb4:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001cb6:	79fa      	ldrb	r2, [r7, #7]
 8001cb8:	4935      	ldr	r1, [pc, #212]	@ (8001d90 <UnlinkTimer+0x100>)
 8001cba:	4613      	mov	r3, r2
 8001cbc:	005b      	lsls	r3, r3, #1
 8001cbe:	4413      	add	r3, r2
 8001cc0:	00db      	lsls	r3, r3, #3
 8001cc2:	440b      	add	r3, r1
 8001cc4:	3315      	adds	r3, #21
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	b2da      	uxtb	r2, r3
 8001cca:	4b2f      	ldr	r3, [pc, #188]	@ (8001d88 <UnlinkTimer+0xf8>)
 8001ccc:	701a      	strb	r2, [r3, #0]
 8001cce:	e03e      	b.n	8001d4e <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001cd0:	79fa      	ldrb	r2, [r7, #7]
 8001cd2:	492f      	ldr	r1, [pc, #188]	@ (8001d90 <UnlinkTimer+0x100>)
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	440b      	add	r3, r1
 8001cde:	3314      	adds	r3, #20
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001ce4:	79fa      	ldrb	r2, [r7, #7]
 8001ce6:	492a      	ldr	r1, [pc, #168]	@ (8001d90 <UnlinkTimer+0x100>)
 8001ce8:	4613      	mov	r3, r2
 8001cea:	005b      	lsls	r3, r3, #1
 8001cec:	4413      	add	r3, r2
 8001cee:	00db      	lsls	r3, r3, #3
 8001cf0:	440b      	add	r3, r1
 8001cf2:	3315      	adds	r3, #21
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001cf8:	79f9      	ldrb	r1, [r7, #7]
 8001cfa:	7bfa      	ldrb	r2, [r7, #15]
 8001cfc:	4824      	ldr	r0, [pc, #144]	@ (8001d90 <UnlinkTimer+0x100>)
 8001cfe:	460b      	mov	r3, r1
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	440b      	add	r3, r1
 8001d04:	00db      	lsls	r3, r3, #3
 8001d06:	4403      	add	r3, r0
 8001d08:	3315      	adds	r3, #21
 8001d0a:	781b      	ldrb	r3, [r3, #0]
 8001d0c:	b2d8      	uxtb	r0, r3
 8001d0e:	4920      	ldr	r1, [pc, #128]	@ (8001d90 <UnlinkTimer+0x100>)
 8001d10:	4613      	mov	r3, r2
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	4413      	add	r3, r2
 8001d16:	00db      	lsls	r3, r3, #3
 8001d18:	440b      	add	r3, r1
 8001d1a:	3315      	adds	r3, #21
 8001d1c:	4602      	mov	r2, r0
 8001d1e:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001d20:	7bbb      	ldrb	r3, [r7, #14]
 8001d22:	2b06      	cmp	r3, #6
 8001d24:	d013      	beq.n	8001d4e <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001d26:	79f9      	ldrb	r1, [r7, #7]
 8001d28:	7bba      	ldrb	r2, [r7, #14]
 8001d2a:	4819      	ldr	r0, [pc, #100]	@ (8001d90 <UnlinkTimer+0x100>)
 8001d2c:	460b      	mov	r3, r1
 8001d2e:	005b      	lsls	r3, r3, #1
 8001d30:	440b      	add	r3, r1
 8001d32:	00db      	lsls	r3, r3, #3
 8001d34:	4403      	add	r3, r0
 8001d36:	3314      	adds	r3, #20
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	b2d8      	uxtb	r0, r3
 8001d3c:	4914      	ldr	r1, [pc, #80]	@ (8001d90 <UnlinkTimer+0x100>)
 8001d3e:	4613      	mov	r3, r2
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	4413      	add	r3, r2
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	440b      	add	r3, r1
 8001d48:	3314      	adds	r3, #20
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001d4e:	79fa      	ldrb	r2, [r7, #7]
 8001d50:	490f      	ldr	r1, [pc, #60]	@ (8001d90 <UnlinkTimer+0x100>)
 8001d52:	4613      	mov	r3, r2
 8001d54:	005b      	lsls	r3, r3, #1
 8001d56:	4413      	add	r3, r2
 8001d58:	00db      	lsls	r3, r3, #3
 8001d5a:	440b      	add	r3, r1
 8001d5c:	330c      	adds	r3, #12
 8001d5e:	2201      	movs	r2, #1
 8001d60:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001d62:	4b09      	ldr	r3, [pc, #36]	@ (8001d88 <UnlinkTimer+0xf8>)
 8001d64:	781b      	ldrb	r3, [r3, #0]
 8001d66:	b2db      	uxtb	r3, r3
 8001d68:	2b06      	cmp	r3, #6
 8001d6a:	d107      	bne.n	8001d7c <UnlinkTimer+0xec>
 8001d6c:	79bb      	ldrb	r3, [r7, #6]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d104      	bne.n	8001d7c <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001d72:	4b08      	ldr	r3, [pc, #32]	@ (8001d94 <UnlinkTimer+0x104>)
 8001d74:	f04f 32ff 	mov.w	r2, #4294967295
 8001d78:	601a      	str	r2, [r3, #0]
  }

  return;
 8001d7a:	bf00      	nop
 8001d7c:	bf00      	nop
}
 8001d7e:	3714      	adds	r7, #20
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr
 8001d88:	200006fc 	.word	0x200006fc
 8001d8c:	200006fd 	.word	0x200006fd
 8001d90:	2000066c 	.word	0x2000066c
 8001d94:	20000700 	.word	0x20000700

08001d98 <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001d9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001e08 <ReturnTimeElapsed+0x70>)
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001da6:	d026      	beq.n	8001df6 <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001da8:	f7ff fe02 	bl	80019b0 <ReadRtcSsrValue>
 8001dac:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001dae:	4b16      	ldr	r3, [pc, #88]	@ (8001e08 <ReturnTimeElapsed+0x70>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	429a      	cmp	r2, r3
 8001db6:	d805      	bhi.n	8001dc4 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001db8:	4b13      	ldr	r3, [pc, #76]	@ (8001e08 <ReturnTimeElapsed+0x70>)
 8001dba:	681a      	ldr	r2, [r3, #0]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	607b      	str	r3, [r7, #4]
 8001dc2:	e00a      	b.n	8001dda <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001dc4:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <ReturnTimeElapsed+0x74>)
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001dd0:	4b0d      	ldr	r3, [pc, #52]	@ (8001e08 <ReturnTimeElapsed+0x70>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	683a      	ldr	r2, [r7, #0]
 8001dd6:	4413      	add	r3, r2
 8001dd8:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001dda:	4b0d      	ldr	r3, [pc, #52]	@ (8001e10 <ReturnTimeElapsed+0x78>)
 8001ddc:	781b      	ldrb	r3, [r3, #0]
 8001dde:	461a      	mov	r2, r3
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	fb02 f303 	mul.w	r3, r2, r3
 8001de6:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001de8:	4b0a      	ldr	r3, [pc, #40]	@ (8001e14 <ReturnTimeElapsed+0x7c>)
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	461a      	mov	r2, r3
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	40d3      	lsrs	r3, r2
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	e001      	b.n	8001dfa <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001df6:	2300      	movs	r3, #0
 8001df8:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	b29b      	uxth	r3, r3
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3708      	adds	r7, #8
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	20000700 	.word	0x20000700
 8001e0c:	20000708 	.word	0x20000708
 8001e10:	20000706 	.word	0x20000706
 8001e14:	20000705 	.word	0x20000705

08001e18 <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	4603      	mov	r3, r0
 8001e20:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001e22:	88fb      	ldrh	r3, [r7, #6]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d108      	bne.n	8001e3a <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001e28:	f7ff fdc2 	bl	80019b0 <ReadRtcSsrValue>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	4a21      	ldr	r2, [pc, #132]	@ (8001eb4 <RestartWakeupCounter+0x9c>)
 8001e30:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001e32:	2003      	movs	r0, #3
 8001e34:	f008 fc81 	bl	800a73a <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001e38:	e039      	b.n	8001eae <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001e3a:	88fb      	ldrh	r3, [r7, #6]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d803      	bhi.n	8001e48 <RestartWakeupCounter+0x30>
 8001e40:	4b1d      	ldr	r3, [pc, #116]	@ (8001eb8 <RestartWakeupCounter+0xa0>)
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	2b01      	cmp	r3, #1
 8001e46:	d002      	beq.n	8001e4e <RestartWakeupCounter+0x36>
      Value -= 1;
 8001e48:	88fb      	ldrh	r3, [r7, #6]
 8001e4a:	3b01      	subs	r3, #1
 8001e4c:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001e4e:	bf00      	nop
 8001e50:	4b1a      	ldr	r3, [pc, #104]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	68db      	ldr	r3, [r3, #12]
 8001e56:	f003 0304 	and.w	r3, r3, #4
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d0f8      	beq.n	8001e50 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001e5e:	4b17      	ldr	r3, [pc, #92]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	68db      	ldr	r3, [r3, #12]
 8001e64:	b2da      	uxtb	r2, r3
 8001e66:	4b15      	ldr	r3, [pc, #84]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001e6e:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001e70:	4b13      	ldr	r3, [pc, #76]	@ (8001ec0 <RestartWakeupCounter+0xa8>)
 8001e72:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001e76:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001e78:	2003      	movs	r0, #3
 8001e7a:	f008 fc6c 	bl	800a756 <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001e7e:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <RestartWakeupCounter+0xac>)
 8001e80:	695b      	ldr	r3, [r3, #20]
 8001e82:	0c1b      	lsrs	r3, r3, #16
 8001e84:	041b      	lsls	r3, r3, #16
 8001e86:	88fa      	ldrh	r2, [r7, #6]
 8001e88:	490e      	ldr	r1, [pc, #56]	@ (8001ec4 <RestartWakeupCounter+0xac>)
 8001e8a:	4313      	orrs	r3, r2
 8001e8c:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001e8e:	f7ff fd8f 	bl	80019b0 <ReadRtcSsrValue>
 8001e92:	4603      	mov	r3, r0
 8001e94:	4a07      	ldr	r2, [pc, #28]	@ (8001eb4 <RestartWakeupCounter+0x9c>)
 8001e96:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001e98:	4b08      	ldr	r3, [pc, #32]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	689a      	ldr	r2, [r3, #8]
 8001e9e:	4b07      	ldr	r3, [pc, #28]	@ (8001ebc <RestartWakeupCounter+0xa4>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001ea6:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001ea8:	f3af 8000 	nop.w
  return ;
 8001eac:	bf00      	nop
}
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000700 	.word	0x20000700
 8001eb8:	20000705 	.word	0x20000705
 8001ebc:	2000074c 	.word	0x2000074c
 8001ec0:	58000800 	.word	0x58000800
 8001ec4:	40002800 	.word	0x40002800

08001ec8 <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001ece:	4b45      	ldr	r3, [pc, #276]	@ (8001fe4 <RescheduleTimerList+0x11c>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001ed6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eda:	d107      	bne.n	8001eec <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001edc:	bf00      	nop
 8001ede:	4b42      	ldr	r3, [pc, #264]	@ (8001fe8 <RescheduleTimerList+0x120>)
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	68db      	ldr	r3, [r3, #12]
 8001ee4:	f003 0304 	and.w	r3, r3, #4
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d1f8      	bne.n	8001ede <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001eec:	4b3e      	ldr	r3, [pc, #248]	@ (8001fe8 <RescheduleTimerList+0x120>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	689a      	ldr	r2, [r3, #8]
 8001ef2:	4b3d      	ldr	r3, [pc, #244]	@ (8001fe8 <RescheduleTimerList+0x120>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001efa:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001efc:	4b3b      	ldr	r3, [pc, #236]	@ (8001fec <RescheduleTimerList+0x124>)
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001f02:	7bfa      	ldrb	r2, [r7, #15]
 8001f04:	493a      	ldr	r1, [pc, #232]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001f06:	4613      	mov	r3, r2
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	4413      	add	r3, r2
 8001f0c:	00db      	lsls	r3, r3, #3
 8001f0e:	440b      	add	r3, r1
 8001f10:	3308      	adds	r3, #8
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001f16:	f7ff ff3f 	bl	8001d98 <ReturnTimeElapsed>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001f1e:	88fb      	ldrh	r3, [r7, #6]
 8001f20:	68ba      	ldr	r2, [r7, #8]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d205      	bcs.n	8001f32 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001f26:	2300      	movs	r3, #0
 8001f28:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001f2a:	4b32      	ldr	r3, [pc, #200]	@ (8001ff4 <RescheduleTimerList+0x12c>)
 8001f2c:	2201      	movs	r2, #1
 8001f2e:	701a      	strb	r2, [r3, #0]
 8001f30:	e04d      	b.n	8001fce <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001f32:	88fb      	ldrh	r3, [r7, #6]
 8001f34:	4a30      	ldr	r2, [pc, #192]	@ (8001ff8 <RescheduleTimerList+0x130>)
 8001f36:	8812      	ldrh	r2, [r2, #0]
 8001f38:	b292      	uxth	r2, r2
 8001f3a:	4413      	add	r3, r2
 8001f3c:	461a      	mov	r2, r3
 8001f3e:	68bb      	ldr	r3, [r7, #8]
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d906      	bls.n	8001f52 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001f44:	4b2c      	ldr	r3, [pc, #176]	@ (8001ff8 <RescheduleTimerList+0x130>)
 8001f46:	881b      	ldrh	r3, [r3, #0]
 8001f48:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001f4a:	4b2a      	ldr	r3, [pc, #168]	@ (8001ff4 <RescheduleTimerList+0x12c>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	701a      	strb	r2, [r3, #0]
 8001f50:	e03d      	b.n	8001fce <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	b29a      	uxth	r2, r3
 8001f56:	88fb      	ldrh	r3, [r7, #6]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001f5c:	4b25      	ldr	r3, [pc, #148]	@ (8001ff4 <RescheduleTimerList+0x12c>)
 8001f5e:	2201      	movs	r2, #1
 8001f60:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f62:	e034      	b.n	8001fce <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001f64:	7bfa      	ldrb	r2, [r7, #15]
 8001f66:	4922      	ldr	r1, [pc, #136]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001f68:	4613      	mov	r3, r2
 8001f6a:	005b      	lsls	r3, r3, #1
 8001f6c:	4413      	add	r3, r2
 8001f6e:	00db      	lsls	r3, r3, #3
 8001f70:	440b      	add	r3, r1
 8001f72:	3308      	adds	r3, #8
 8001f74:	681a      	ldr	r2, [r3, #0]
 8001f76:	88fb      	ldrh	r3, [r7, #6]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d20a      	bcs.n	8001f92 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001f7c:	7bfa      	ldrb	r2, [r7, #15]
 8001f7e:	491c      	ldr	r1, [pc, #112]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001f80:	4613      	mov	r3, r2
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	4413      	add	r3, r2
 8001f86:	00db      	lsls	r3, r3, #3
 8001f88:	440b      	add	r3, r1
 8001f8a:	3308      	adds	r3, #8
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	601a      	str	r2, [r3, #0]
 8001f90:	e013      	b.n	8001fba <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001f92:	7bfa      	ldrb	r2, [r7, #15]
 8001f94:	4916      	ldr	r1, [pc, #88]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001f96:	4613      	mov	r3, r2
 8001f98:	005b      	lsls	r3, r3, #1
 8001f9a:	4413      	add	r3, r2
 8001f9c:	00db      	lsls	r3, r3, #3
 8001f9e:	440b      	add	r3, r1
 8001fa0:	3308      	adds	r3, #8
 8001fa2:	6819      	ldr	r1, [r3, #0]
 8001fa4:	88fb      	ldrh	r3, [r7, #6]
 8001fa6:	7bfa      	ldrb	r2, [r7, #15]
 8001fa8:	1ac9      	subs	r1, r1, r3
 8001faa:	4811      	ldr	r0, [pc, #68]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001fac:	4613      	mov	r3, r2
 8001fae:	005b      	lsls	r3, r3, #1
 8001fb0:	4413      	add	r3, r2
 8001fb2:	00db      	lsls	r3, r3, #3
 8001fb4:	4403      	add	r3, r0
 8001fb6:	3308      	adds	r3, #8
 8001fb8:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001fba:	7bfa      	ldrb	r2, [r7, #15]
 8001fbc:	490c      	ldr	r1, [pc, #48]	@ (8001ff0 <RescheduleTimerList+0x128>)
 8001fbe:	4613      	mov	r3, r2
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	4413      	add	r3, r2
 8001fc4:	00db      	lsls	r3, r3, #3
 8001fc6:	440b      	add	r3, r1
 8001fc8:	3315      	adds	r3, #21
 8001fca:	781b      	ldrb	r3, [r3, #0]
 8001fcc:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001fce:	7bfb      	ldrb	r3, [r7, #15]
 8001fd0:	2b06      	cmp	r3, #6
 8001fd2:	d1c7      	bne.n	8001f64 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001fd4:	89bb      	ldrh	r3, [r7, #12]
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f7ff ff1e 	bl	8001e18 <RestartWakeupCounter>

  return ;
 8001fdc:	bf00      	nop
}
 8001fde:	3710      	adds	r7, #16
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	40002800 	.word	0x40002800
 8001fe8:	2000074c 	.word	0x2000074c
 8001fec:	200006fc 	.word	0x200006fc
 8001ff0:	2000066c 	.word	0x2000066c
 8001ff4:	20000704 	.word	0x20000704
 8001ff8:	2000070a 	.word	0x2000070a

08001ffc <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b08a      	sub	sp, #40	@ 0x28
 8002000:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002002:	f3ef 8310 	mrs	r3, PRIMASK
 8002006:	617b      	str	r3, [r7, #20]
  return(result);
 8002008:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800200a:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 800200c:	b672      	cpsid	i
}
 800200e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002010:	4b59      	ldr	r3, [pc, #356]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	22ca      	movs	r2, #202	@ 0xca
 8002016:	625a      	str	r2, [r3, #36]	@ 0x24
 8002018:	4b57      	ldr	r3, [pc, #348]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	2253      	movs	r2, #83	@ 0x53
 800201e:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8002020:	4b55      	ldr	r3, [pc, #340]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	689a      	ldr	r2, [r3, #8]
 8002026:	4b54      	ldr	r3, [pc, #336]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800202e:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8002030:	4b52      	ldr	r3, [pc, #328]	@ (800217c <HW_TS_RTC_Wakeup_Handler+0x180>)
 8002032:	781b      	ldrb	r3, [r3, #0]
 8002034:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8002038:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800203c:	4950      	ldr	r1, [pc, #320]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800203e:	4613      	mov	r3, r2
 8002040:	005b      	lsls	r3, r3, #1
 8002042:	4413      	add	r3, r2
 8002044:	00db      	lsls	r3, r3, #3
 8002046:	440b      	add	r3, r1
 8002048:	330c      	adds	r3, #12
 800204a:	781b      	ldrb	r3, [r3, #0]
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b02      	cmp	r3, #2
 8002050:	d16e      	bne.n	8002130 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002052:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002056:	494a      	ldr	r1, [pc, #296]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002058:	4613      	mov	r3, r2
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	4413      	add	r3, r2
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	440b      	add	r3, r1
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 8002066:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800206a:	4945      	ldr	r1, [pc, #276]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800206c:	4613      	mov	r3, r2
 800206e:	005b      	lsls	r3, r3, #1
 8002070:	4413      	add	r3, r2
 8002072:	00db      	lsls	r3, r3, #3
 8002074:	440b      	add	r3, r1
 8002076:	3310      	adds	r3, #16
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 800207c:	4b41      	ldr	r3, [pc, #260]	@ (8002184 <HW_TS_RTC_Wakeup_Handler+0x188>)
 800207e:	781b      	ldrb	r3, [r3, #0]
 8002080:	b2db      	uxtb	r3, r3
 8002082:	2b00      	cmp	r3, #0
 8002084:	d04c      	beq.n	8002120 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 8002086:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800208a:	493d      	ldr	r1, [pc, #244]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800208c:	4613      	mov	r3, r2
 800208e:	005b      	lsls	r3, r3, #1
 8002090:	4413      	add	r3, r2
 8002092:	00db      	lsls	r3, r3, #3
 8002094:	440b      	add	r3, r1
 8002096:	330d      	adds	r3, #13
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	b2db      	uxtb	r3, r3
 800209c:	2b01      	cmp	r3, #1
 800209e:	d124      	bne.n	80020ea <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 80020a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020a4:	2101      	movs	r1, #1
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff fdf2 	bl	8001c90 <UnlinkTimer>
 80020ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ae:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020b0:	693b      	ldr	r3, [r7, #16]
 80020b2:	f383 8810 	msr	PRIMASK, r3
}
 80020b6:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 80020b8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80020bc:	4930      	ldr	r1, [pc, #192]	@ (8002180 <HW_TS_RTC_Wakeup_Handler+0x184>)
 80020be:	4613      	mov	r3, r2
 80020c0:	005b      	lsls	r3, r3, #1
 80020c2:	4413      	add	r3, r2
 80020c4:	00db      	lsls	r3, r3, #3
 80020c6:	440b      	add	r3, r1
 80020c8:	3304      	adds	r3, #4
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020d0:	4611      	mov	r1, r2
 80020d2:	4618      	mov	r0, r3
 80020d4:	f000 fa32 	bl	800253c <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80020d8:	4b27      	ldr	r3, [pc, #156]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	22ca      	movs	r2, #202	@ 0xca
 80020de:	625a      	str	r2, [r3, #36]	@ 0x24
 80020e0:	4b25      	ldr	r3, [pc, #148]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	2253      	movs	r2, #83	@ 0x53
 80020e6:	625a      	str	r2, [r3, #36]	@ 0x24
 80020e8:	e012      	b.n	8002110 <HW_TS_RTC_Wakeup_Handler+0x114>
 80020ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ec:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f383 8810 	msr	PRIMASK, r3
}
 80020f4:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80020f6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020fa:	4618      	mov	r0, r3
 80020fc:	f000 f99a 	bl	8002434 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002100:	4b1d      	ldr	r3, [pc, #116]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	22ca      	movs	r2, #202	@ 0xca
 8002106:	625a      	str	r2, [r3, #36]	@ 0x24
 8002108:	4b1b      	ldr	r3, [pc, #108]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	2253      	movs	r2, #83	@ 0x53
 800210e:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 8002110:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002114:	69fa      	ldr	r2, [r7, #28]
 8002116:	4619      	mov	r1, r3
 8002118:	69b8      	ldr	r0, [r7, #24]
 800211a:	f000 fa95 	bl	8002648 <HW_TS_RTC_Int_AppNot>
 800211e:	e022      	b.n	8002166 <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 8002120:	f7ff fed2 	bl	8001ec8 <RescheduleTimerList>
 8002124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002126:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002128:	68bb      	ldr	r3, [r7, #8]
 800212a:	f383 8810 	msr	PRIMASK, r3
}
 800212e:	e01a      	b.n	8002166 <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002130:	bf00      	nop
 8002132:	4b11      	ldr	r3, [pc, #68]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	68db      	ldr	r3, [r3, #12]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0f8      	beq.n	8002132 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002140:	4b0d      	ldr	r3, [pc, #52]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	68db      	ldr	r3, [r3, #12]
 8002146:	b2da      	uxtb	r2, r3
 8002148:	4b0b      	ldr	r3, [pc, #44]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002150:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002152:	4b0d      	ldr	r3, [pc, #52]	@ (8002188 <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002154:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002158:	60da      	str	r2, [r3, #12]
 800215a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800215c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	f383 8810 	msr	PRIMASK, r3
}
 8002164:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002166:	4b04      	ldr	r3, [pc, #16]	@ (8002178 <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	22ff      	movs	r2, #255	@ 0xff
 800216c:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 800216e:	bf00      	nop
}
 8002170:	3728      	adds	r7, #40	@ 0x28
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	2000074c 	.word	0x2000074c
 800217c:	200006fc 	.word	0x200006fc
 8002180:	2000066c 	.word	0x2000066c
 8002184:	20000704 	.word	0x20000704
 8002188:	58000800 	.word	0x58000800

0800218c <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b088      	sub	sp, #32
 8002190:	af00      	add	r7, sp, #0
 8002192:	4603      	mov	r3, r0
 8002194:	6039      	str	r1, [r7, #0]
 8002196:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002198:	4b5e      	ldr	r3, [pc, #376]	@ (8002314 <HW_TS_Init+0x188>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	22ca      	movs	r2, #202	@ 0xca
 800219e:	625a      	str	r2, [r3, #36]	@ 0x24
 80021a0:	4b5c      	ldr	r3, [pc, #368]	@ (8002314 <HW_TS_Init+0x188>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	2253      	movs	r2, #83	@ 0x53
 80021a6:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80021a8:	4b5b      	ldr	r3, [pc, #364]	@ (8002318 <HW_TS_Init+0x18c>)
 80021aa:	689b      	ldr	r3, [r3, #8]
 80021ac:	4a5a      	ldr	r2, [pc, #360]	@ (8002318 <HW_TS_Init+0x18c>)
 80021ae:	f043 0320 	orr.w	r3, r3, #32
 80021b2:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 80021b4:	4b58      	ldr	r3, [pc, #352]	@ (8002318 <HW_TS_Init+0x18c>)
 80021b6:	689b      	ldr	r3, [r3, #8]
 80021b8:	b2db      	uxtb	r3, r3
 80021ba:	f003 0307 	and.w	r3, r3, #7
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	f1c3 0304 	rsb	r3, r3, #4
 80021c4:	b2da      	uxtb	r2, r3
 80021c6:	4b55      	ldr	r3, [pc, #340]	@ (800231c <HW_TS_Init+0x190>)
 80021c8:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 80021ca:	4b53      	ldr	r3, [pc, #332]	@ (8002318 <HW_TS_Init+0x18c>)
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80021d2:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 80021d6:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d8:	693a      	ldr	r2, [r7, #16]
 80021da:	fa92 f2a2 	rbit	r2, r2
 80021de:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021e0:	68fa      	ldr	r2, [r7, #12]
 80021e2:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80021e4:	697a      	ldr	r2, [r7, #20]
 80021e6:	2a00      	cmp	r2, #0
 80021e8:	d101      	bne.n	80021ee <HW_TS_Init+0x62>
  {
    return 32U;
 80021ea:	2220      	movs	r2, #32
 80021ec:	e003      	b.n	80021f6 <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80021ee:	697a      	ldr	r2, [r7, #20]
 80021f0:	fab2 f282 	clz	r2, r2
 80021f4:	b2d2      	uxtb	r2, r2
 80021f6:	40d3      	lsrs	r3, r2
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	3301      	adds	r3, #1
 80021fc:	b2da      	uxtb	r2, r3
 80021fe:	4b48      	ldr	r3, [pc, #288]	@ (8002320 <HW_TS_Init+0x194>)
 8002200:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 8002202:	4b45      	ldr	r3, [pc, #276]	@ (8002318 <HW_TS_Init+0x18c>)
 8002204:	691b      	ldr	r3, [r3, #16]
 8002206:	b29b      	uxth	r3, r3
 8002208:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800220c:	b29b      	uxth	r3, r3
 800220e:	3301      	adds	r3, #1
 8002210:	b29a      	uxth	r2, r3
 8002212:	4b44      	ldr	r3, [pc, #272]	@ (8002324 <HW_TS_Init+0x198>)
 8002214:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 8002216:	4b43      	ldr	r3, [pc, #268]	@ (8002324 <HW_TS_Init+0x198>)
 8002218:	881b      	ldrh	r3, [r3, #0]
 800221a:	3b01      	subs	r3, #1
 800221c:	4a40      	ldr	r2, [pc, #256]	@ (8002320 <HW_TS_Init+0x194>)
 800221e:	7812      	ldrb	r2, [r2, #0]
 8002220:	fb02 f303 	mul.w	r3, r2, r3
 8002224:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002228:	4a3c      	ldr	r2, [pc, #240]	@ (800231c <HW_TS_Init+0x190>)
 800222a:	7812      	ldrb	r2, [r2, #0]
 800222c:	40d3      	lsrs	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 8002230:	69bb      	ldr	r3, [r7, #24]
 8002232:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8002236:	4293      	cmp	r3, r2
 8002238:	d904      	bls.n	8002244 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 800223a:	4b3b      	ldr	r3, [pc, #236]	@ (8002328 <HW_TS_Init+0x19c>)
 800223c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002240:	801a      	strh	r2, [r3, #0]
 8002242:	e003      	b.n	800224c <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002244:	69bb      	ldr	r3, [r7, #24]
 8002246:	b29a      	uxth	r2, r3
 8002248:	4b37      	ldr	r3, [pc, #220]	@ (8002328 <HW_TS_Init+0x19c>)
 800224a:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 800224c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002250:	f7ff fb9c 	bl	800198c <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002254:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002258:	f7ff fb84 	bl	8001964 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 800225c:	79fb      	ldrb	r3, [r7, #7]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d13d      	bne.n	80022de <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002262:	4b32      	ldr	r3, [pc, #200]	@ (800232c <HW_TS_Init+0x1a0>)
 8002264:	2201      	movs	r2, #1
 8002266:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8002268:	4b31      	ldr	r3, [pc, #196]	@ (8002330 <HW_TS_Init+0x1a4>)
 800226a:	f04f 32ff 	mov.w	r2, #4294967295
 800226e:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002270:	2300      	movs	r3, #0
 8002272:	77fb      	strb	r3, [r7, #31]
 8002274:	e00c      	b.n	8002290 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 8002276:	7ffa      	ldrb	r2, [r7, #31]
 8002278:	492e      	ldr	r1, [pc, #184]	@ (8002334 <HW_TS_Init+0x1a8>)
 800227a:	4613      	mov	r3, r2
 800227c:	005b      	lsls	r3, r3, #1
 800227e:	4413      	add	r3, r2
 8002280:	00db      	lsls	r3, r3, #3
 8002282:	440b      	add	r3, r1
 8002284:	330c      	adds	r3, #12
 8002286:	2200      	movs	r2, #0
 8002288:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800228a:	7ffb      	ldrb	r3, [r7, #31]
 800228c:	3301      	adds	r3, #1
 800228e:	77fb      	strb	r3, [r7, #31]
 8002290:	7ffb      	ldrb	r3, [r7, #31]
 8002292:	2b05      	cmp	r3, #5
 8002294:	d9ef      	bls.n	8002276 <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 8002296:	4b28      	ldr	r3, [pc, #160]	@ (8002338 <HW_TS_Init+0x1ac>)
 8002298:	2206      	movs	r2, #6
 800229a:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 800229c:	4b1d      	ldr	r3, [pc, #116]	@ (8002314 <HW_TS_Init+0x188>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	689a      	ldr	r2, [r3, #8]
 80022a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002314 <HW_TS_Init+0x188>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80022aa:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 80022ac:	4b19      	ldr	r3, [pc, #100]	@ (8002314 <HW_TS_Init+0x188>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	68db      	ldr	r3, [r3, #12]
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	4b17      	ldr	r3, [pc, #92]	@ (8002314 <HW_TS_Init+0x188>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80022bc:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 80022be:	4b1f      	ldr	r3, [pc, #124]	@ (800233c <HW_TS_Init+0x1b0>)
 80022c0:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80022c4:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 80022c6:	2003      	movs	r0, #3
 80022c8:	f008 fa45 	bl	800a756 <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 80022cc:	4b11      	ldr	r3, [pc, #68]	@ (8002314 <HW_TS_Init+0x188>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	689a      	ldr	r2, [r3, #8]
 80022d2:	4b10      	ldr	r3, [pc, #64]	@ (8002314 <HW_TS_Init+0x188>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022da:	609a      	str	r2, [r3, #8]
 80022dc:	e009      	b.n	80022f2 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80022de:	4b0d      	ldr	r3, [pc, #52]	@ (8002314 <HW_TS_Init+0x188>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	68db      	ldr	r3, [r3, #12]
 80022e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d002      	beq.n	80022f2 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80022ec:	2003      	movs	r0, #3
 80022ee:	f008 fa24 	bl	800a73a <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80022f2:	4b08      	ldr	r3, [pc, #32]	@ (8002314 <HW_TS_Init+0x188>)
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	22ff      	movs	r2, #255	@ 0xff
 80022f8:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80022fa:	2200      	movs	r2, #0
 80022fc:	2103      	movs	r1, #3
 80022fe:	2003      	movs	r0, #3
 8002300:	f008 f9d9 	bl	800a6b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002304:	2003      	movs	r0, #3
 8002306:	f008 f9f0 	bl	800a6ea <HAL_NVIC_EnableIRQ>

  return;
 800230a:	bf00      	nop
}
 800230c:	3720      	adds	r7, #32
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	2000074c 	.word	0x2000074c
 8002318:	40002800 	.word	0x40002800
 800231c:	20000705 	.word	0x20000705
 8002320:	20000706 	.word	0x20000706
 8002324:	20000708 	.word	0x20000708
 8002328:	2000070a 	.word	0x2000070a
 800232c:	20000704 	.word	0x20000704
 8002330:	20000700 	.word	0x20000700
 8002334:	2000066c 	.word	0x2000066c
 8002338:	200006fc 	.word	0x200006fc
 800233c:	58000800 	.word	0x58000800

08002340 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002340:	b480      	push	{r7}
 8002342:	b08b      	sub	sp, #44	@ 0x2c
 8002344:	af00      	add	r7, sp, #0
 8002346:	60f8      	str	r0, [r7, #12]
 8002348:	60b9      	str	r1, [r7, #8]
 800234a:	603b      	str	r3, [r7, #0]
 800234c:	4613      	mov	r3, r2
 800234e:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002350:	2300      	movs	r3, #0
 8002352:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002356:	f3ef 8310 	mrs	r3, PRIMASK
 800235a:	61fb      	str	r3, [r7, #28]
  return(result);
 800235c:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800235e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002360:	b672      	cpsid	i
}
 8002362:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002364:	e004      	b.n	8002370 <HW_TS_Create+0x30>
  {
    loop++;
 8002366:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800236a:	3301      	adds	r3, #1
 800236c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002370:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002374:	2b05      	cmp	r3, #5
 8002376:	d80c      	bhi.n	8002392 <HW_TS_Create+0x52>
 8002378:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800237c:	492c      	ldr	r1, [pc, #176]	@ (8002430 <HW_TS_Create+0xf0>)
 800237e:	4613      	mov	r3, r2
 8002380:	005b      	lsls	r3, r3, #1
 8002382:	4413      	add	r3, r2
 8002384:	00db      	lsls	r3, r3, #3
 8002386:	440b      	add	r3, r1
 8002388:	330c      	adds	r3, #12
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	b2db      	uxtb	r3, r3
 800238e:	2b00      	cmp	r3, #0
 8002390:	d1e9      	bne.n	8002366 <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002392:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002396:	2b06      	cmp	r3, #6
 8002398:	d038      	beq.n	800240c <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 800239a:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800239e:	4924      	ldr	r1, [pc, #144]	@ (8002430 <HW_TS_Create+0xf0>)
 80023a0:	4613      	mov	r3, r2
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	4413      	add	r3, r2
 80023a6:	00db      	lsls	r3, r3, #3
 80023a8:	440b      	add	r3, r1
 80023aa:	330c      	adds	r3, #12
 80023ac:	2201      	movs	r2, #1
 80023ae:	701a      	strb	r2, [r3, #0]
 80023b0:	6a3b      	ldr	r3, [r7, #32]
 80023b2:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023b4:	69bb      	ldr	r3, [r7, #24]
 80023b6:	f383 8810 	msr	PRIMASK, r3
}
 80023ba:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 80023bc:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023c0:	491b      	ldr	r1, [pc, #108]	@ (8002430 <HW_TS_Create+0xf0>)
 80023c2:	4613      	mov	r3, r2
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	4413      	add	r3, r2
 80023c8:	00db      	lsls	r3, r3, #3
 80023ca:	440b      	add	r3, r1
 80023cc:	3310      	adds	r3, #16
 80023ce:	68fa      	ldr	r2, [r7, #12]
 80023d0:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 80023d2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023d6:	4916      	ldr	r1, [pc, #88]	@ (8002430 <HW_TS_Create+0xf0>)
 80023d8:	4613      	mov	r3, r2
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	4413      	add	r3, r2
 80023de:	00db      	lsls	r3, r3, #3
 80023e0:	440b      	add	r3, r1
 80023e2:	330d      	adds	r3, #13
 80023e4:	79fa      	ldrb	r2, [r7, #7]
 80023e6:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 80023e8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023ec:	4910      	ldr	r1, [pc, #64]	@ (8002430 <HW_TS_Create+0xf0>)
 80023ee:	4613      	mov	r3, r2
 80023f0:	005b      	lsls	r3, r3, #1
 80023f2:	4413      	add	r3, r2
 80023f4:	00db      	lsls	r3, r3, #3
 80023f6:	440b      	add	r3, r1
 80023f8:	683a      	ldr	r2, [r7, #0]
 80023fa:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 80023fc:	68bb      	ldr	r3, [r7, #8]
 80023fe:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002402:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 8002404:	2300      	movs	r3, #0
 8002406:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800240a:	e008      	b.n	800241e <HW_TS_Create+0xde>
 800240c:	6a3b      	ldr	r3, [r7, #32]
 800240e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	f383 8810 	msr	PRIMASK, r3
}
 8002416:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 8002418:	2301      	movs	r3, #1
 800241a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 800241e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002422:	4618      	mov	r0, r3
 8002424:	372c      	adds	r7, #44	@ 0x2c
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr
 800242e:	bf00      	nop
 8002430:	2000066c 	.word	0x2000066c

08002434 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b086      	sub	sp, #24
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800243e:	f3ef 8310 	mrs	r3, PRIMASK
 8002442:	60fb      	str	r3, [r7, #12]
  return(result);
 8002444:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002446:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002448:	b672      	cpsid	i
}
 800244a:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800244c:	2003      	movs	r0, #3
 800244e:	f008 f95a 	bl	800a706 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002452:	4b34      	ldr	r3, [pc, #208]	@ (8002524 <HW_TS_Stop+0xf0>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	22ca      	movs	r2, #202	@ 0xca
 8002458:	625a      	str	r2, [r3, #36]	@ 0x24
 800245a:	4b32      	ldr	r3, [pc, #200]	@ (8002524 <HW_TS_Stop+0xf0>)
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2253      	movs	r2, #83	@ 0x53
 8002460:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002462:	79fa      	ldrb	r2, [r7, #7]
 8002464:	4930      	ldr	r1, [pc, #192]	@ (8002528 <HW_TS_Stop+0xf4>)
 8002466:	4613      	mov	r3, r2
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	4413      	add	r3, r2
 800246c:	00db      	lsls	r3, r3, #3
 800246e:	440b      	add	r3, r1
 8002470:	330c      	adds	r3, #12
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	b2db      	uxtb	r3, r3
 8002476:	2b02      	cmp	r3, #2
 8002478:	d142      	bne.n	8002500 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800247a:	79fb      	ldrb	r3, [r7, #7]
 800247c:	2100      	movs	r1, #0
 800247e:	4618      	mov	r0, r3
 8002480:	f7ff fc06 	bl	8001c90 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002484:	4b29      	ldr	r3, [pc, #164]	@ (800252c <HW_TS_Stop+0xf8>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800248a:	7cfb      	ldrb	r3, [r7, #19]
 800248c:	2b06      	cmp	r3, #6
 800248e:	d12f      	bne.n	80024f0 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002490:	4b27      	ldr	r3, [pc, #156]	@ (8002530 <HW_TS_Stop+0xfc>)
 8002492:	689b      	ldr	r3, [r3, #8]
 8002494:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002498:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800249c:	d107      	bne.n	80024ae <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 800249e:	bf00      	nop
 80024a0:	4b20      	ldr	r3, [pc, #128]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68db      	ldr	r3, [r3, #12]
 80024a6:	f003 0304 	and.w	r3, r3, #4
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f8      	bne.n	80024a0 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 80024ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	689a      	ldr	r2, [r3, #8]
 80024b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80024bc:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80024be:	bf00      	nop
 80024c0:	4b18      	ldr	r3, [pc, #96]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	68db      	ldr	r3, [r3, #12]
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d0f8      	beq.n	80024c0 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 80024ce:	4b15      	ldr	r3, [pc, #84]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	b2da      	uxtb	r2, r3
 80024d6:	4b13      	ldr	r3, [pc, #76]	@ (8002524 <HW_TS_Stop+0xf0>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80024de:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80024e0:	4b14      	ldr	r3, [pc, #80]	@ (8002534 <HW_TS_Stop+0x100>)
 80024e2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80024e6:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80024e8:	2003      	movs	r0, #3
 80024ea:	f008 f934 	bl	800a756 <HAL_NVIC_ClearPendingIRQ>
 80024ee:	e007      	b.n	8002500 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80024f0:	4b11      	ldr	r3, [pc, #68]	@ (8002538 <HW_TS_Stop+0x104>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	7cfa      	ldrb	r2, [r7, #19]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d001      	beq.n	8002500 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 80024fc:	f7ff fce4 	bl	8001ec8 <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002500:	4b08      	ldr	r3, [pc, #32]	@ (8002524 <HW_TS_Stop+0xf0>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	22ff      	movs	r2, #255	@ 0xff
 8002506:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 8002508:	2003      	movs	r0, #3
 800250a:	f008 f8ee 	bl	800a6ea <HAL_NVIC_EnableIRQ>
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002512:	68bb      	ldr	r3, [r7, #8]
 8002514:	f383 8810 	msr	PRIMASK, r3
}
 8002518:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800251a:	bf00      	nop
}
 800251c:	3718      	adds	r7, #24
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
 8002522:	bf00      	nop
 8002524:	2000074c 	.word	0x2000074c
 8002528:	2000066c 	.word	0x2000066c
 800252c:	200006fc 	.word	0x200006fc
 8002530:	40002800 	.word	0x40002800
 8002534:	58000800 	.word	0x58000800
 8002538:	200006fd 	.word	0x200006fd

0800253c <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b086      	sub	sp, #24
 8002540:	af00      	add	r7, sp, #0
 8002542:	4603      	mov	r3, r0
 8002544:	6039      	str	r1, [r7, #0]
 8002546:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002548:	79fa      	ldrb	r2, [r7, #7]
 800254a:	493b      	ldr	r1, [pc, #236]	@ (8002638 <HW_TS_Start+0xfc>)
 800254c:	4613      	mov	r3, r2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	4413      	add	r3, r2
 8002552:	00db      	lsls	r3, r3, #3
 8002554:	440b      	add	r3, r1
 8002556:	330c      	adds	r3, #12
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	b2db      	uxtb	r3, r3
 800255c:	2b02      	cmp	r3, #2
 800255e:	d103      	bne.n	8002568 <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	4618      	mov	r0, r3
 8002564:	f7ff ff66 	bl	8002434 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002568:	f3ef 8310 	mrs	r3, PRIMASK
 800256c:	60fb      	str	r3, [r7, #12]
  return(result);
 800256e:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002570:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002572:	b672      	cpsid	i
}
 8002574:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002576:	2003      	movs	r0, #3
 8002578:	f008 f8c5 	bl	800a706 <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800257c:	4b2f      	ldr	r3, [pc, #188]	@ (800263c <HW_TS_Start+0x100>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	22ca      	movs	r2, #202	@ 0xca
 8002582:	625a      	str	r2, [r3, #36]	@ 0x24
 8002584:	4b2d      	ldr	r3, [pc, #180]	@ (800263c <HW_TS_Start+0x100>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2253      	movs	r2, #83	@ 0x53
 800258a:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 800258c:	79fa      	ldrb	r2, [r7, #7]
 800258e:	492a      	ldr	r1, [pc, #168]	@ (8002638 <HW_TS_Start+0xfc>)
 8002590:	4613      	mov	r3, r2
 8002592:	005b      	lsls	r3, r3, #1
 8002594:	4413      	add	r3, r2
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	440b      	add	r3, r1
 800259a:	330c      	adds	r3, #12
 800259c:	2202      	movs	r2, #2
 800259e:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 80025a0:	79fa      	ldrb	r2, [r7, #7]
 80025a2:	4925      	ldr	r1, [pc, #148]	@ (8002638 <HW_TS_Start+0xfc>)
 80025a4:	4613      	mov	r3, r2
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	4413      	add	r3, r2
 80025aa:	00db      	lsls	r3, r3, #3
 80025ac:	440b      	add	r3, r1
 80025ae:	3308      	adds	r3, #8
 80025b0:	683a      	ldr	r2, [r7, #0]
 80025b2:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 80025b4:	79fa      	ldrb	r2, [r7, #7]
 80025b6:	4920      	ldr	r1, [pc, #128]	@ (8002638 <HW_TS_Start+0xfc>)
 80025b8:	4613      	mov	r3, r2
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	4413      	add	r3, r2
 80025be:	00db      	lsls	r3, r3, #3
 80025c0:	440b      	add	r3, r1
 80025c2:	3304      	adds	r3, #4
 80025c4:	683a      	ldr	r2, [r7, #0]
 80025c6:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 80025c8:	79fb      	ldrb	r3, [r7, #7]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f7ff fab6 	bl	8001b3c <linkTimer>
 80025d0:	4603      	mov	r3, r0
 80025d2:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 80025d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002640 <HW_TS_Start+0x104>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80025da:	4b1a      	ldr	r3, [pc, #104]	@ (8002644 <HW_TS_Start+0x108>)
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	7c7a      	ldrb	r2, [r7, #17]
 80025e2:	429a      	cmp	r2, r3
 80025e4:	d002      	beq.n	80025ec <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80025e6:	f7ff fc6f 	bl	8001ec8 <RescheduleTimerList>
 80025ea:	e013      	b.n	8002614 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80025ec:	79fa      	ldrb	r2, [r7, #7]
 80025ee:	4912      	ldr	r1, [pc, #72]	@ (8002638 <HW_TS_Start+0xfc>)
 80025f0:	4613      	mov	r3, r2
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	4413      	add	r3, r2
 80025f6:	00db      	lsls	r3, r3, #3
 80025f8:	440b      	add	r3, r1
 80025fa:	3308      	adds	r3, #8
 80025fc:	6819      	ldr	r1, [r3, #0]
 80025fe:	8a7b      	ldrh	r3, [r7, #18]
 8002600:	79fa      	ldrb	r2, [r7, #7]
 8002602:	1ac9      	subs	r1, r1, r3
 8002604:	480c      	ldr	r0, [pc, #48]	@ (8002638 <HW_TS_Start+0xfc>)
 8002606:	4613      	mov	r3, r2
 8002608:	005b      	lsls	r3, r3, #1
 800260a:	4413      	add	r3, r2
 800260c:	00db      	lsls	r3, r3, #3
 800260e:	4403      	add	r3, r0
 8002610:	3308      	adds	r3, #8
 8002612:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 8002614:	4b09      	ldr	r3, [pc, #36]	@ (800263c <HW_TS_Start+0x100>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	22ff      	movs	r2, #255	@ 0xff
 800261a:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 800261c:	2003      	movs	r0, #3
 800261e:	f008 f864 	bl	800a6ea <HAL_NVIC_EnableIRQ>
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002626:	68bb      	ldr	r3, [r7, #8]
 8002628:	f383 8810 	msr	PRIMASK, r3
}
 800262c:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 800262e:	bf00      	nop
}
 8002630:	3718      	adds	r7, #24
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	2000066c 	.word	0x2000066c
 800263c:	2000074c 	.word	0x2000074c
 8002640:	200006fc 	.word	0x200006fc
 8002644:	200006fd 	.word	0x200006fd

08002648 <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	460b      	mov	r3, r1
 8002652:	607a      	str	r2, [r7, #4]
 8002654:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4798      	blx	r3

  return;
 800265a:	bf00      	nop
}
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
	...

08002664 <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002664:	b580      	push	{r7, lr}
 8002666:	b082      	sub	sp, #8
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	461a      	mov	r2, r3
 8002672:	4b09      	ldr	r3, [pc, #36]	@ (8002698 <HAL_UART_TxCpltCallback+0x34>)
 8002674:	429a      	cmp	r2, r3
 8002676:	d107      	bne.n	8002688 <HAL_UART_TxCpltCallback+0x24>
            break;
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1TxCb)
 8002678:	4b08      	ldr	r3, [pc, #32]	@ (800269c <HAL_UART_TxCpltCallback+0x38>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	2b00      	cmp	r3, #0
 800267e:	d005      	beq.n	800268c <HAL_UART_TxCpltCallback+0x28>
            {
                HW_hlpuart1TxCb();
 8002680:	4b06      	ldr	r3, [pc, #24]	@ (800269c <HAL_UART_TxCpltCallback+0x38>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4798      	blx	r3
            }
            break;
 8002686:	e001      	b.n	800268c <HAL_UART_TxCpltCallback+0x28>
#endif

        default:
            break;
 8002688:	bf00      	nop
 800268a:	e000      	b.n	800268e <HAL_UART_TxCpltCallback+0x2a>
            break;
 800268c:	bf00      	nop
    }

    return;
 800268e:	bf00      	nop
}
 8002690:	3708      	adds	r7, #8
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	40008000 	.word	0x40008000
 800269c:	2000070c 	.word	0x2000070c

080026a0 <LL_RCC_LSE_SetDriveCapability>:
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 80026a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026b0:	f023 0218 	bic.w	r2, r3, #24
 80026b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4313      	orrs	r3, r2
 80026bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80026c0:	bf00      	nop
 80026c2:	370c      	adds	r7, #12
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <LL_AHB1_GRP1_EnableClock>:
{
 80026cc:	b480      	push	{r7}
 80026ce:	b085      	sub	sp, #20
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80026d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80026da:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	4313      	orrs	r3, r2
 80026e2:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80026e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026e8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4013      	ands	r3, r2
 80026ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026f0:	68fb      	ldr	r3, [r7, #12]
}
 80026f2:	bf00      	nop
 80026f4:	3714      	adds	r7, #20
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr

080026fe <LL_AHB2_GRP1_EnableClock>:
{
 80026fe:	b480      	push	{r7}
 8002700:	b085      	sub	sp, #20
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002706:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800270a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800270c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4313      	orrs	r3, r2
 8002714:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002716:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800271a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	4013      	ands	r3, r2
 8002720:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002722:	68fb      	ldr	r3, [r7, #12]
}
 8002724:	bf00      	nop
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr

08002730 <LL_RTC_EnableWriteProtection>:
{
 8002730:	b480      	push	{r7}
 8002732:	b083      	sub	sp, #12
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	22ff      	movs	r2, #255	@ 0xff
 800273c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800273e:	bf00      	nop
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr

0800274a <LL_RTC_DisableWriteProtection>:
{
 800274a:	b480      	push	{r7}
 800274c:	b083      	sub	sp, #12
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	22ca      	movs	r2, #202	@ 0xca
 8002756:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2253      	movs	r2, #83	@ 0x53
 800275c:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr

0800276a <LL_RTC_WAKEUP_SetClock>:
{
 800276a:	b480      	push	{r7}
 800276c:	b083      	sub	sp, #12
 800276e:	af00      	add	r7, sp, #0
 8002770:	6078      	str	r0, [r7, #4]
 8002772:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f023 0207 	bic.w	r2, r3, #7
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	431a      	orrs	r2, r3
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	609a      	str	r2, [r3, #8]
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPUART1_UART_Init(void)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	af00      	add	r7, sp, #0
	/* USER CODE END LPUART1_Init 0 */

	/* USER CODE BEGIN LPUART1_Init 1 */

	/* USER CODE END LPUART1_Init 1 */
	hlpuart1.Instance = LPUART1;
 8002794:	4b22      	ldr	r3, [pc, #136]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 8002796:	4a23      	ldr	r2, [pc, #140]	@ (8002824 <MX_LPUART1_UART_Init+0x94>)
 8002798:	601a      	str	r2, [r3, #0]
	hlpuart1.Init.BaudRate = 115200;
 800279a:	4b21      	ldr	r3, [pc, #132]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 800279c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80027a0:	605a      	str	r2, [r3, #4]
	hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 80027a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027a4:	2200      	movs	r2, #0
 80027a6:	609a      	str	r2, [r3, #8]
	hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80027a8:	4b1d      	ldr	r3, [pc, #116]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	60da      	str	r2, [r3, #12]
	hlpuart1.Init.Parity = UART_PARITY_NONE;
 80027ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	611a      	str	r2, [r3, #16]
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80027b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027b6:	220c      	movs	r2, #12
 80027b8:	615a      	str	r2, [r3, #20]
	hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027ba:	4b19      	ldr	r3, [pc, #100]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027bc:	2200      	movs	r2, #0
 80027be:	619a      	str	r2, [r3, #24]
	hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027c0:	4b17      	ldr	r3, [pc, #92]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	621a      	str	r2, [r3, #32]
	hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027c6:	4b16      	ldr	r3, [pc, #88]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027c8:	2200      	movs	r2, #0
 80027ca:	625a      	str	r2, [r3, #36]	@ 0x24
	hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027cc:	4b14      	ldr	r3, [pc, #80]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027ce:	2200      	movs	r2, #0
 80027d0:	629a      	str	r2, [r3, #40]	@ 0x28
	hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80027d2:	4b13      	ldr	r3, [pc, #76]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	665a      	str	r2, [r3, #100]	@ 0x64
	if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80027d8:	4811      	ldr	r0, [pc, #68]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027da:	f00b ffd5 	bl	800e788 <HAL_UART_Init>
 80027de:	4603      	mov	r3, r0
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d001      	beq.n	80027e8 <MX_LPUART1_UART_Init+0x58>
	{
		Error_Handler();
 80027e4:	f000 fcdd 	bl	80031a2 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027e8:	2100      	movs	r1, #0
 80027ea:	480d      	ldr	r0, [pc, #52]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027ec:	f00d f8dd 	bl	800f9aa <HAL_UARTEx_SetTxFifoThreshold>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d001      	beq.n	80027fa <MX_LPUART1_UART_Init+0x6a>
	{
		Error_Handler();
 80027f6:	f000 fcd4 	bl	80031a2 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027fa:	2100      	movs	r1, #0
 80027fc:	4808      	ldr	r0, [pc, #32]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 80027fe:	f00d f912 	bl	800fa26 <HAL_UARTEx_SetRxFifoThreshold>
 8002802:	4603      	mov	r3, r0
 8002804:	2b00      	cmp	r3, #0
 8002806:	d001      	beq.n	800280c <MX_LPUART1_UART_Init+0x7c>
	{
		Error_Handler();
 8002808:	f000 fccb 	bl	80031a2 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800280c:	4804      	ldr	r0, [pc, #16]	@ (8002820 <MX_LPUART1_UART_Init+0x90>)
 800280e:	f00d f893 	bl	800f938 <HAL_UARTEx_DisableFifoMode>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d001      	beq.n	800281c <MX_LPUART1_UART_Init+0x8c>
	{
		Error_Handler();
 8002818:	f000 fcc3 	bl	80031a2 <Error_Handler>
	}
	/* USER CODE BEGIN LPUART1_Init 2 */

	/* USER CODE END LPUART1_Init 2 */

}
 800281c:	bf00      	nop
 800281e:	bd80      	pop	{r7, pc}
 8002820:	20000864 	.word	0x20000864
 8002824:	40008000 	.word	0x40008000

08002828 <test_flash>:



void test_flash(void){
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af02      	add	r7, sp, #8
	int readsize;
	uint32_t size = 336;
 800282e:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002832:	60fb      	str	r3, [r7, #12]

	uint32_t offset = 0;
 8002834:	2300      	movs	r3, #0
 8002836:	60bb      	str	r3, [r7, #8]
	uint16_t len = 0;
 8002838:	2300      	movs	r3, #0
 800283a:	80fb      	strh	r3, [r7, #6]
	FDS_Ret ret = FDS_OK;
 800283c:	2300      	movs	r3, #0
 800283e:	717b      	strb	r3, [r7, #5]

	W25Q_Init();		 // init the chip
 8002840:	f005 f940 	bl	8007ac4 <W25Q_Init>

//	W25Q_WakeUP();
	FDS_Write((uint8_t *)("flash/test"), testbuf, sizeof(testbuf), FDS_PLAIN, NULL);
 8002844:	2300      	movs	r3, #0
 8002846:	9300      	str	r3, [sp, #0]
 8002848:	2300      	movs	r3, #0
 800284a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800284e:	4928      	ldr	r1, [pc, #160]	@ (80028f0 <test_flash+0xc8>)
 8002850:	4828      	ldr	r0, [pc, #160]	@ (80028f4 <test_flash+0xcc>)
 8002852:	f004 ff17 	bl	8007684 <FDS_Write>

	FDS_Write((uint8_t *)("flash/test2"), testbuf, sizeof(testbuf), FDS_PLAIN, NULL);
 8002856:	2300      	movs	r3, #0
 8002858:	9300      	str	r3, [sp, #0]
 800285a:	2300      	movs	r3, #0
 800285c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002860:	4923      	ldr	r1, [pc, #140]	@ (80028f0 <test_flash+0xc8>)
 8002862:	4825      	ldr	r0, [pc, #148]	@ (80028f8 <test_flash+0xd0>)
 8002864:	f004 ff0e 	bl	8007684 <FDS_Write>
	FDS_Write((uint8_t *)("flash/test3"), testbuf, sizeof(testbuf), FDS_PLAIN, NULL);
 8002868:	2300      	movs	r3, #0
 800286a:	9300      	str	r3, [sp, #0]
 800286c:	2300      	movs	r3, #0
 800286e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002872:	491f      	ldr	r1, [pc, #124]	@ (80028f0 <test_flash+0xc8>)
 8002874:	4821      	ldr	r0, [pc, #132]	@ (80028fc <test_flash+0xd4>)
 8002876:	f004 ff05 	bl	8007684 <FDS_Write>

	ret = FDS_Read((uint8_t *)("flash/test2"), read_testbuf, &readsize);
 800287a:	463b      	mov	r3, r7
 800287c:	461a      	mov	r2, r3
 800287e:	4920      	ldr	r1, [pc, #128]	@ (8002900 <test_flash+0xd8>)
 8002880:	481d      	ldr	r0, [pc, #116]	@ (80028f8 <test_flash+0xd0>)
 8002882:	f004 fff3 	bl	800786c <FDS_Read>
 8002886:	4603      	mov	r3, r0
 8002888:	717b      	strb	r3, [r7, #5]
	if(ret == FDS_OK){
 800288a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d105      	bne.n	800289e <test_flash+0x76>
		DbgTrace_mem_print_bin("-- Flash test ---", read_testbuf, readsize);
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	461a      	mov	r2, r3
 8002896:	491a      	ldr	r1, [pc, #104]	@ (8002900 <test_flash+0xd8>)
 8002898:	481a      	ldr	r0, [pc, #104]	@ (8002904 <test_flash+0xdc>)
 800289a:	f00e fc21 	bl	80110e0 <DbgTrace_mem_print_bin>
	}

	ret = FDS_Read((uint8_t *)("flash/test"), read_testbuf, &readsize);
 800289e:	463b      	mov	r3, r7
 80028a0:	461a      	mov	r2, r3
 80028a2:	4917      	ldr	r1, [pc, #92]	@ (8002900 <test_flash+0xd8>)
 80028a4:	4813      	ldr	r0, [pc, #76]	@ (80028f4 <test_flash+0xcc>)
 80028a6:	f004 ffe1 	bl	800786c <FDS_Read>
 80028aa:	4603      	mov	r3, r0
 80028ac:	717b      	strb	r3, [r7, #5]
	if(ret == FDS_OK){
 80028ae:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d105      	bne.n	80028c2 <test_flash+0x9a>
		DbgTrace_mem_print_bin("-- Flash test ---", read_testbuf, readsize);
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	461a      	mov	r2, r3
 80028ba:	4911      	ldr	r1, [pc, #68]	@ (8002900 <test_flash+0xd8>)
 80028bc:	4811      	ldr	r0, [pc, #68]	@ (8002904 <test_flash+0xdc>)
 80028be:	f00e fc0f 	bl	80110e0 <DbgTrace_mem_print_bin>
	}

	ret = FDS_Read((uint8_t *)("flash/test3"), read_testbuf, &readsize);
 80028c2:	463b      	mov	r3, r7
 80028c4:	461a      	mov	r2, r3
 80028c6:	490e      	ldr	r1, [pc, #56]	@ (8002900 <test_flash+0xd8>)
 80028c8:	480c      	ldr	r0, [pc, #48]	@ (80028fc <test_flash+0xd4>)
 80028ca:	f004 ffcf 	bl	800786c <FDS_Read>
 80028ce:	4603      	mov	r3, r0
 80028d0:	717b      	strb	r3, [r7, #5]
	if(ret == FDS_OK){
 80028d2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d105      	bne.n	80028e6 <test_flash+0xbe>
		DbgTrace_mem_print_bin("-- Flash test ---", read_testbuf, readsize);
 80028da:	683b      	ldr	r3, [r7, #0]
 80028dc:	461a      	mov	r2, r3
 80028de:	4908      	ldr	r1, [pc, #32]	@ (8002900 <test_flash+0xd8>)
 80028e0:	4808      	ldr	r0, [pc, #32]	@ (8002904 <test_flash+0xdc>)
 80028e2:	f00e fbfd 	bl	80110e0 <DbgTrace_mem_print_bin>
	}
}
 80028e6:	bf00      	nop
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20000008 	.word	0x20000008
 80028f4:	08016b90 	.word	0x08016b90
 80028f8:	08016b9c 	.word	0x08016b9c
 80028fc:	08016ba8 	.word	0x08016ba8
 8002900:	20000a64 	.word	0x20000a64
 8002904:	08016bb4 	.word	0x08016bb4

08002908 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800290c:	f007 fcfa 	bl	800a304 <HAL_Init>
	/* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
	MX_APPE_Config();
 8002910:	f7fe fcb2 	bl	8001278 <MX_APPE_Config>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002914:	f000 f81e 	bl	8002954 <SystemClock_Config>

	/* Configure the peripherals common clocks */
	PeriphCommonClock_Config();
 8002918:	f000 f878 	bl	8002a0c <PeriphCommonClock_Config>

	/* IPCC initialisation */
	MX_IPCC_Init();
 800291c:	f000 f896 	bl	8002a4c <MX_IPCC_Init>

	/* USER CODE BEGIN SysInit */

	PeriphClock_Config();
 8002920:	f000 fc38 	bl	8003194 <PeriphClock_Config>


	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8002924:	f000 f8f4 	bl	8002b10 <MX_GPIO_Init>
	MX_DMA_Init();
 8002928:	f000 f8e0 	bl	8002aec <MX_DMA_Init>
	MX_RTC_Init();
 800292c:	f000 f8aa 	bl	8002a84 <MX_RTC_Init>
	MX_LPUART1_UART_Init();
 8002930:	f7ff ff2e 	bl	8002790 <MX_LPUART1_UART_Init>
	MX_RF_Init();
 8002934:	f000 f89e 	bl	8002a74 <MX_RF_Init>
	MX_SPI2_Init();
 8002938:	f000 fbc8 	bl	80030cc <MX_SPI2_Init>
	/* USER CODE BEGIN 2 */

	MX_QUADSPI_Init();
 800293c:	f000 fc04 	bl	8003148 <MX_QUADSPI_Init>

	/* USER CODE END 2 */

	/* Init code for STM32_WPAN */
	MX_APPE_Init();
 8002940:	f7fe fca8 	bl	8001294 <MX_APPE_Init>
//	radioModuleInit();

	test_flash();
 8002944:	f7ff ff70 	bl	8002828 <test_flash>
		
//	  example_spimem();
	EPD_test_2IN9_V2();
 8002948:	f003 f824 	bl	8005994 <EPD_test_2IN9_V2>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while(1)
	{
		/* USER CODE END WHILE */
		MX_APPE_Process();
 800294c:	f7fe ff97 	bl	800187e <MX_APPE_Process>
 8002950:	e7fc      	b.n	800294c <main+0x44>
	...

08002954 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b09a      	sub	sp, #104	@ 0x68
 8002958:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800295a:	f107 0320 	add.w	r3, r7, #32
 800295e:	2248      	movs	r2, #72	@ 0x48
 8002960:	2100      	movs	r1, #0
 8002962:	4618      	mov	r0, r3
 8002964:	f011 fef2 	bl	801474c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002968:	1d3b      	adds	r3, r7, #4
 800296a:	2200      	movs	r2, #0
 800296c:	601a      	str	r2, [r3, #0]
 800296e:	605a      	str	r2, [r3, #4]
 8002970:	609a      	str	r2, [r3, #8]
 8002972:	60da      	str	r2, [r3, #12]
 8002974:	611a      	str	r2, [r3, #16]
 8002976:	615a      	str	r2, [r3, #20]
 8002978:	619a      	str	r2, [r3, #24]

	/** Configure LSE Drive Capability
	*/
	HAL_PWR_EnableBkUpAccess();
 800297a:	f008 fce3 	bl	800b344 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 800297e:	2010      	movs	r0, #16
 8002980:	f7ff fe8e 	bl	80026a0 <LL_RCC_LSE_SetDriveCapability>

	/** Configure the main internal regulator output voltage
	*/
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002984:	4b20      	ldr	r3, [pc, #128]	@ (8002a08 <SystemClock_Config+0xb4>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800298c:	4a1e      	ldr	r2, [pc, #120]	@ (8002a08 <SystemClock_Config+0xb4>)
 800298e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002992:	6013      	str	r3, [r2, #0]
 8002994:	4b1c      	ldr	r3, [pc, #112]	@ (8002a08 <SystemClock_Config+0xb4>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800299c:	603b      	str	r3, [r7, #0]
 800299e:	683b      	ldr	r3, [r7, #0]

	/** Initializes the RCC Oscillators according to the specified parameters
	* in the RCC_OscInitTypeDef structure.
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 80029a0:	2307      	movs	r3, #7
 80029a2:	623b      	str	r3, [r7, #32]
	                          |RCC_OSCILLATORTYPE_LSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80029a4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029a8:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80029aa:	2301      	movs	r3, #1
 80029ac:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80029ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80029b4:	2340      	movs	r3, #64	@ 0x40
 80029b6:	633b      	str	r3, [r7, #48]	@ 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80029b8:	2300      	movs	r3, #0
 80029ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80029bc:	f107 0320 	add.w	r3, r7, #32
 80029c0:	4618      	mov	r0, r3
 80029c2:	f009 fc19 	bl	800c1f8 <HAL_RCC_OscConfig>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d001      	beq.n	80029d0 <SystemClock_Config+0x7c>
	{
		Error_Handler();
 80029cc:	f000 fbe9 	bl	80031a2 <Error_Handler>
	}

	/** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80029d0:	236f      	movs	r3, #111	@ 0x6f
 80029d2:	607b      	str	r3, [r7, #4]
	                          |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
	                          |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80029d4:	2302      	movs	r3, #2
 80029d6:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80029d8:	2300      	movs	r3, #0
 80029da:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029dc:	2300      	movs	r3, #0
 80029de:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80029e4:	2300      	movs	r3, #0
 80029e6:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80029e8:	2300      	movs	r3, #0
 80029ea:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80029ec:	1d3b      	adds	r3, r7, #4
 80029ee:	2101      	movs	r1, #1
 80029f0:	4618      	mov	r0, r3
 80029f2:	f009 ff75 	bl	800c8e0 <HAL_RCC_ClockConfig>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <SystemClock_Config+0xac>
	{
		Error_Handler();
 80029fc:	f000 fbd1 	bl	80031a2 <Error_Handler>
	}
}
 8002a00:	bf00      	nop
 8002a02:	3768      	adds	r7, #104	@ 0x68
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	58000400 	.word	0x58000400

08002a0c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b094      	sub	sp, #80	@ 0x50
 8002a10:	af00      	add	r7, sp, #0
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a12:	463b      	mov	r3, r7
 8002a14:	2250      	movs	r2, #80	@ 0x50
 8002a16:	2100      	movs	r1, #0
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f011 fe97 	bl	801474c <memset>

	/** Initializes the peripherals clock
	*/
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 8002a1e:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002a22:	603b      	str	r3, [r7, #0]
	PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 8002a24:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002a28:	647b      	str	r3, [r7, #68]	@ 0x44
	PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	64bb      	str	r3, [r7, #72]	@ 0x48
	PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	64fb      	str	r3, [r7, #76]	@ 0x4c

	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a32:	463b      	mov	r3, r7
 8002a34:	4618      	mov	r0, r3
 8002a36:	f00a fb90 	bl	800d15a <HAL_RCCEx_PeriphCLKConfig>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d001      	beq.n	8002a44 <PeriphCommonClock_Config+0x38>
	{
		Error_Handler();
 8002a40:	f000 fbaf 	bl	80031a2 <Error_Handler>
	LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
	LL_PWR_SMPS_Enable();
#endif

	/* USER CODE END Smps */
}
 8002a44:	bf00      	nop
 8002a46:	3750      	adds	r7, #80	@ 0x50
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}

08002a4c <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	af00      	add	r7, sp, #0
	/* USER CODE END IPCC_Init 0 */

	/* USER CODE BEGIN IPCC_Init 1 */

	/* USER CODE END IPCC_Init 1 */
	hipcc.Instance = IPCC;
 8002a50:	4b06      	ldr	r3, [pc, #24]	@ (8002a6c <MX_IPCC_Init+0x20>)
 8002a52:	4a07      	ldr	r2, [pc, #28]	@ (8002a70 <MX_IPCC_Init+0x24>)
 8002a54:	601a      	str	r2, [r3, #0]
	if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8002a56:	4805      	ldr	r0, [pc, #20]	@ (8002a6c <MX_IPCC_Init+0x20>)
 8002a58:	f008 fbee 	bl	800b238 <HAL_IPCC_Init>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d001      	beq.n	8002a66 <MX_IPCC_Init+0x1a>
	{
		Error_Handler();
 8002a62:	f000 fb9e 	bl	80031a2 <Error_Handler>
	}
	/* USER CODE BEGIN IPCC_Init 2 */

	/* USER CODE END IPCC_Init 2 */

}
 8002a66:	bf00      	nop
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	20000710 	.word	0x20000710
 8002a70:	58000c00 	.word	0x58000c00

08002a74 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002a74:	b480      	push	{r7}
 8002a76:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002a78:	bf00      	nop
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a80:	4770      	bx	lr
	...

08002a84 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	af00      	add	r7, sp, #0

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	*/
	hrtc.Instance = RTC;
 8002a88:	4b16      	ldr	r3, [pc, #88]	@ (8002ae4 <MX_RTC_Init+0x60>)
 8002a8a:	4a17      	ldr	r2, [pc, #92]	@ (8002ae8 <MX_RTC_Init+0x64>)
 8002a8c:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a8e:	4b15      	ldr	r3, [pc, #84]	@ (8002ae4 <MX_RTC_Init+0x60>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002a94:	4b13      	ldr	r3, [pc, #76]	@ (8002ae4 <MX_RTC_Init+0x60>)
 8002a96:	220f      	movs	r2, #15
 8002a98:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002a9a:	4b12      	ldr	r3, [pc, #72]	@ (8002ae4 <MX_RTC_Init+0x60>)
 8002a9c:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002aa0:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002aa2:	4b10      	ldr	r3, [pc, #64]	@ (8002ae4 <MX_RTC_Init+0x60>)
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8002ae4 <MX_RTC_Init+0x60>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	619a      	str	r2, [r3, #24]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002aae:	4b0d      	ldr	r3, [pc, #52]	@ (8002ae4 <MX_RTC_Init+0x60>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	61da      	str	r2, [r3, #28]
	hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002ab4:	4b0b      	ldr	r3, [pc, #44]	@ (8002ae4 <MX_RTC_Init+0x60>)
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	615a      	str	r2, [r3, #20]
	if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002aba:	480a      	ldr	r0, [pc, #40]	@ (8002ae4 <MX_RTC_Init+0x60>)
 8002abc:	f00a fdd4 	bl	800d668 <HAL_RTC_Init>
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d001      	beq.n	8002aca <MX_RTC_Init+0x46>
	{
		Error_Handler();
 8002ac6:	f000 fb6c 	bl	80031a2 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */
	/* Disable RTC registers write protection */
	LL_RTC_DisableWriteProtection(RTC);
 8002aca:	4807      	ldr	r0, [pc, #28]	@ (8002ae8 <MX_RTC_Init+0x64>)
 8002acc:	f7ff fe3d 	bl	800274a <LL_RTC_DisableWriteProtection>

	LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8002ad0:	2100      	movs	r1, #0
 8002ad2:	4805      	ldr	r0, [pc, #20]	@ (8002ae8 <MX_RTC_Init+0x64>)
 8002ad4:	f7ff fe49 	bl	800276a <LL_RTC_WAKEUP_SetClock>

	/* Enable RTC registers write protection */
	LL_RTC_EnableWriteProtection(RTC);
 8002ad8:	4803      	ldr	r0, [pc, #12]	@ (8002ae8 <MX_RTC_Init+0x64>)
 8002ada:	f7ff fe29 	bl	8002730 <LL_RTC_EnableWriteProtection>
	/* USER CODE END RTC_Init 2 */

}
 8002ade:	bf00      	nop
 8002ae0:	bd80      	pop	{r7, pc}
 8002ae2:	bf00      	nop
 8002ae4:	2000074c 	.word	0x2000074c
 8002ae8:	40002800 	.word	0x40002800

08002aec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002af0:	2004      	movs	r0, #4
 8002af2:	f7ff fdeb 	bl	80026cc <LL_AHB1_GRP1_EnableClock>
	__HAL_RCC_DMA2_CLK_ENABLE();
 8002af6:	2002      	movs	r0, #2
 8002af8:	f7ff fde8 	bl	80026cc <LL_AHB1_GRP1_EnableClock>

	/* DMA interrupt init */
	/* DMA2_Channel4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8002afc:	2200      	movs	r2, #0
 8002afe:	210f      	movs	r1, #15
 8002b00:	203a      	movs	r0, #58	@ 0x3a
 8002b02:	f007 fdd8 	bl	800a6b6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002b06:	203a      	movs	r0, #58	@ 0x3a
 8002b08:	f007 fdef 	bl	800a6ea <HAL_NVIC_EnableIRQ>

}
 8002b0c:	bf00      	nop
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b16:	1d3b      	adds	r3, r7, #4
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	605a      	str	r2, [r3, #4]
 8002b1e:	609a      	str	r2, [r3, #8]
 8002b20:	60da      	str	r2, [r3, #12]
 8002b22:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002b24:	2001      	movs	r0, #1
 8002b26:	f7ff fdea 	bl	80026fe <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002b2a:	2004      	movs	r0, #4
 8002b2c:	f7ff fde7 	bl	80026fe <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002b30:	2002      	movs	r0, #2
 8002b32:	f7ff fde4 	bl	80026fe <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002b36:	2008      	movs	r0, #8
 8002b38:	f7ff fde1 	bl	80026fe <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002b3c:	2010      	movs	r0, #16
 8002b3e:	f7ff fdde 	bl	80026fe <LL_AHB2_GRP1_EnableClock>
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002b42:	2080      	movs	r0, #128	@ 0x80
 8002b44:	f7ff fddb 	bl	80026fe <LL_AHB2_GRP1_EnableClock>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOH, CS_DISP_Pin|GPIO_SELECT2_Pin, GPIO_PIN_RESET);
 8002b48:	2200      	movs	r2, #0
 8002b4a:	2103      	movs	r1, #3
 8002b4c:	48bf      	ldr	r0, [pc, #764]	@ (8002e4c <MX_GPIO_Init+0x33c>)
 8002b4e:	f008 fb1f 	bl	800b190 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, D_C_DISP_Pin|RST_DISP_Pin, GPIO_PIN_RESET);
 8002b52:	2200      	movs	r2, #0
 8002b54:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002b58:	48bd      	ldr	r0, [pc, #756]	@ (8002e50 <MX_GPIO_Init+0x340>)
 8002b5a:	f008 fb19 	bl	800b190 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8002b5e:	2200      	movs	r2, #0
 8002b60:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002b64:	48bb      	ldr	r0, [pc, #748]	@ (8002e54 <MX_GPIO_Init+0x344>)
 8002b66:	f008 fb13 	bl	800b190 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIO_SELECT1_GPIO_Port, GPIO_SELECT1_Pin, GPIO_PIN_RESET);
 8002b6a:	2200      	movs	r2, #0
 8002b6c:	2104      	movs	r1, #4
 8002b6e:	48ba      	ldr	r0, [pc, #744]	@ (8002e58 <MX_GPIO_Init+0x348>)
 8002b70:	f008 fb0e 	bl	800b190 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_RESET);
 8002b74:	2200      	movs	r2, #0
 8002b76:	2101      	movs	r1, #1
 8002b78:	48b6      	ldr	r0, [pc, #728]	@ (8002e54 <MX_GPIO_Init+0x344>)
 8002b7a:	f008 fb09 	bl	800b190 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(EPD_DC_GPIO_Port, EPD_DC_Pin, GPIO_PIN_RESET);
 8002b7e:	2200      	movs	r2, #0
 8002b80:	2140      	movs	r1, #64	@ 0x40
 8002b82:	48b3      	ldr	r0, [pc, #716]	@ (8002e50 <MX_GPIO_Init+0x340>)
 8002b84:	f008 fb04 	bl	800b190 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, GPIO_PIN_SET);
 8002b88:	2201      	movs	r2, #1
 8002b8a:	2140      	movs	r1, #64	@ 0x40
 8002b8c:	48b3      	ldr	r0, [pc, #716]	@ (8002e5c <MX_GPIO_Init+0x34c>)
 8002b8e:	f008 faff 	bl	800b190 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(LCD_BL_LED_GPIO_Port, LCD_BL_LED_Pin, GPIO_PIN_SET);
 8002b92:	2201      	movs	r2, #1
 8002b94:	2120      	movs	r1, #32
 8002b96:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b9a:	f008 faf9 	bl	800b190 <HAL_GPIO_WritePin>
	GPIO_InitStruct.Pull = GPIO_NOPULL;
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
#endif

	/*Configure GPIO pins : PC3 PC1 PC5 PC4 */
	GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_4;
 8002b9e:	233a      	movs	r3, #58	@ 0x3a
 8002ba0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002baa:	1d3b      	adds	r3, r7, #4
 8002bac:	4619      	mov	r1, r3
 8002bae:	48a8      	ldr	r0, [pc, #672]	@ (8002e50 <MX_GPIO_Init+0x340>)
 8002bb0:	f008 f888 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PC2 PC10 PC11 */
	GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11;
 8002bb4:	f640 4304 	movw	r3, #3076	@ 0xc04
 8002bb8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bc2:	1d3b      	adds	r3, r7, #4
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	48a2      	ldr	r0, [pc, #648]	@ (8002e50 <MX_GPIO_Init+0x340>)
 8002bc8:	f008 f87c 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_BK_IO0_Pin */
	GPIO_InitStruct.Pin = QSPI_BK_IO0_Pin;
 8002bcc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002bd0:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002bde:	230a      	movs	r3, #10
 8002be0:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(QSPI_BK_IO0_GPIO_Port, &GPIO_InitStruct);
 8002be2:	1d3b      	adds	r3, r7, #4
 8002be4:	4619      	mov	r1, r3
 8002be6:	489d      	ldr	r0, [pc, #628]	@ (8002e5c <MX_GPIO_Init+0x34c>)
 8002be8:	f008 f86c 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : LPUART1_RX_MCU_Pin */
	GPIO_InitStruct.Pin = LPUART1_RX_MCU_Pin;
 8002bec:	2301      	movs	r3, #1
 8002bee:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002bfc:	2308      	movs	r3, #8
 8002bfe:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(LPUART1_RX_MCU_GPIO_Port, &GPIO_InitStruct);
 8002c00:	1d3b      	adds	r3, r7, #4
 8002c02:	4619      	mov	r1, r3
 8002c04:	4892      	ldr	r0, [pc, #584]	@ (8002e50 <MX_GPIO_Init+0x340>)
 8002c06:	f008 f85d 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002c0a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002c0e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c10:	2312      	movs	r3, #18
 8002c12:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c14:	2300      	movs	r3, #0
 8002c16:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c1c:	2304      	movs	r3, #4
 8002c1e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c20:	1d3b      	adds	r3, r7, #4
 8002c22:	4619      	mov	r1, r3
 8002c24:	488d      	ldr	r0, [pc, #564]	@ (8002e5c <MX_GPIO_Init+0x34c>)
 8002c26:	f008 f84d 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pins : LPUART1_TX_MCU_Pin PB12 */
	GPIO_InitStruct.Pin = LPUART1_TX_MCU_Pin|GPIO_PIN_12;
 8002c2a:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 8002c2e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c30:	2302      	movs	r3, #2
 8002c32:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c34:	2300      	movs	r3, #0
 8002c36:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002c3c:	2308      	movs	r3, #8
 8002c3e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c40:	1d3b      	adds	r3, r7, #4
 8002c42:	4619      	mov	r1, r3
 8002c44:	4885      	ldr	r0, [pc, #532]	@ (8002e5c <MX_GPIO_Init+0x34c>)
 8002c46:	f008 f83d 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA15 */
	GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c4e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c50:	2302      	movs	r3, #2
 8002c52:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c54:	2300      	movs	r3, #0
 8002c56:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c58:	2300      	movs	r3, #0
 8002c5a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c5c:	2301      	movs	r3, #1
 8002c5e:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c60:	1d3b      	adds	r3, r7, #4
 8002c62:	4619      	mov	r1, r3
 8002c64:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c68:	f008 f82c 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA10 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002c6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c70:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c72:	2312      	movs	r3, #18
 8002c74:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c76:	2300      	movs	r3, #0
 8002c78:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c7e:	2304      	movs	r3, #4
 8002c80:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c82:	1d3b      	adds	r3, r7, #4
 8002c84:	4619      	mov	r1, r3
 8002c86:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c8a:	f008 f81b 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pins : USB_P_Pin USB_N_Pin */
	GPIO_InitStruct.Pin = USB_P_Pin|USB_N_Pin;
 8002c8e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002c92:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c94:	2302      	movs	r3, #2
 8002c96:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002ca0:	230a      	movs	r3, #10
 8002ca2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ca4:	1d3b      	adds	r3, r7, #4
 8002ca6:	4619      	mov	r1, r3
 8002ca8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cac:	f008 f80a 	bl	800acc4 <HAL_GPIO_Init>
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
#endif

	/*Configure GPIO pins : PE4 DRDY_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_4|DRDY_Pin;
 8002cb0:	2312      	movs	r3, #18
 8002cb2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cbc:	1d3b      	adds	r3, r7, #4
 8002cbe:	4619      	mov	r1, r3
 8002cc0:	4865      	ldr	r0, [pc, #404]	@ (8002e58 <MX_GPIO_Init+0x348>)
 8002cc2:	f007 ffff 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB10 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002cc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002cca:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ccc:	2302      	movs	r3, #2
 8002cce:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002cd8:	2301      	movs	r3, #1
 8002cda:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cdc:	1d3b      	adds	r3, r7, #4
 8002cde:	4619      	mov	r1, r3
 8002ce0:	485e      	ldr	r0, [pc, #376]	@ (8002e5c <MX_GPIO_Init+0x34c>)
 8002ce2:	f007 ffef 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002ce6:	2304      	movs	r3, #4
 8002ce8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cea:	2300      	movs	r3, #0
 8002cec:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cf2:	1d3b      	adds	r3, r7, #4
 8002cf4:	4619      	mov	r1, r3
 8002cf6:	4859      	ldr	r0, [pc, #356]	@ (8002e5c <MX_GPIO_Init+0x34c>)
 8002cf8:	f007 ffe4 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pins : SAI1_CK2_Pin SAI1_D2_Pin */
	GPIO_InitStruct.Pin = SAI1_CK2_Pin|SAI1_D2_Pin;
 8002cfc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002d00:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d02:	2302      	movs	r3, #2
 8002d04:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d06:	2300      	movs	r3, #0
 8002d08:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d12:	1d3b      	adds	r3, r7, #4
 8002d14:	4619      	mov	r1, r3
 8002d16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d1a:	f007 ffd3 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA6 */
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002d1e:	2340      	movs	r3, #64	@ 0x40
 8002d20:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d22:	2302      	movs	r3, #2
 8002d24:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d26:	2300      	movs	r3, #0
 8002d28:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002d2e:	2308      	movs	r3, #8
 8002d30:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d32:	1d3b      	adds	r3, r7, #4
 8002d34:	4619      	mov	r1, r3
 8002d36:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d3a:	f007 ffc3 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : QSPI_BK_SCK_Pin */
	GPIO_InitStruct.Pin = QSPI_BK_SCK_Pin;
 8002d3e:	2308      	movs	r3, #8
 8002d40:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d42:	2302      	movs	r3, #2
 8002d44:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002d4e:	230a      	movs	r3, #10
 8002d50:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(QSPI_BK_SCK_GPIO_Port, &GPIO_InitStruct);
 8002d52:	1d3b      	adds	r3, r7, #4
 8002d54:	4619      	mov	r1, r3
 8002d56:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d5a:	f007 ffb3 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pins : CS_DISP_Pin GPIO_SELECT2_Pin */
	GPIO_InitStruct.Pin = CS_DISP_Pin|GPIO_SELECT2_Pin;
 8002d5e:	2303      	movs	r3, #3
 8002d60:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d62:	2301      	movs	r3, #1
 8002d64:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002d6e:	1d3b      	adds	r3, r7, #4
 8002d70:	4619      	mov	r1, r3
 8002d72:	4836      	ldr	r0, [pc, #216]	@ (8002e4c <MX_GPIO_Init+0x33c>)
 8002d74:	f007 ffa6 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD14 PD15 */
	GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002d78:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002d7c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d7e:	2302      	movs	r3, #2
 8002d80:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d82:	2300      	movs	r3, #0
 8002d84:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d86:	2300      	movs	r3, #0
 8002d88:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d8e:	1d3b      	adds	r3, r7, #4
 8002d90:	4619      	mov	r1, r3
 8002d92:	4830      	ldr	r0, [pc, #192]	@ (8002e54 <MX_GPIO_Init+0x344>)
 8002d94:	f007 ff96 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PD13 PD12 PD4 */
	GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_4;
 8002d98:	f243 0310 	movw	r3, #12304	@ 0x3010
 8002d9c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d9e:	2300      	movs	r3, #0
 8002da0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da2:	2300      	movs	r3, #0
 8002da4:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002da6:	1d3b      	adds	r3, r7, #4
 8002da8:	4619      	mov	r1, r3
 8002daa:	482a      	ldr	r0, [pc, #168]	@ (8002e54 <MX_GPIO_Init+0x344>)
 8002dac:	f007 ff8a 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pins : INT1_Pin INT2_Pin */
	GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin;
 8002db0:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8002db4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002db6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002dba:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dc0:	1d3b      	adds	r3, r7, #4
 8002dc2:	4619      	mov	r1, r3
 8002dc4:	4823      	ldr	r0, [pc, #140]	@ (8002e54 <MX_GPIO_Init+0x344>)
 8002dc6:	f007 ff7d 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pins : D_C_DISP_Pin RST_DISP_Pin */
	GPIO_InitStruct.Pin = D_C_DISP_Pin|RST_DISP_Pin;
 8002dca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002dce:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dd0:	2301      	movs	r3, #1
 8002dd2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd4:	2300      	movs	r3, #0
 8002dd6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd8:	2300      	movs	r3, #0
 8002dda:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ddc:	1d3b      	adds	r3, r7, #4
 8002dde:	4619      	mov	r1, r3
 8002de0:	481b      	ldr	r0, [pc, #108]	@ (8002e50 <MX_GPIO_Init+0x340>)
 8002de2:	f007 ff6f 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pins : QSPI_BK_NCS_Pin QSPI_BK_IO1_Pin QSPI_BK_IO2_Pin */
	GPIO_InitStruct.Pin = QSPI_BK_NCS_Pin|QSPI_BK_IO1_Pin|QSPI_BK_IO2_Pin;
 8002de6:	2368      	movs	r3, #104	@ 0x68
 8002de8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dea:	2302      	movs	r3, #2
 8002dec:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dee:	2300      	movs	r3, #0
 8002df0:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df2:	2300      	movs	r3, #0
 8002df4:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002df6:	230a      	movs	r3, #10
 8002df8:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dfa:	1d3b      	adds	r3, r7, #4
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4815      	ldr	r0, [pc, #84]	@ (8002e54 <MX_GPIO_Init+0x344>)
 8002e00:	f007 ff60 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE3 */
	GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002e04:	2308      	movs	r3, #8
 8002e06:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002e08:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002e0c:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e12:	1d3b      	adds	r3, r7, #4
 8002e14:	4619      	mov	r1, r3
 8002e16:	4810      	ldr	r0, [pc, #64]	@ (8002e58 <MX_GPIO_Init+0x348>)
 8002e18:	f007 ff54 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PD8 */
	GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002e1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e20:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e22:	2301      	movs	r3, #1
 8002e24:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e26:	2300      	movs	r3, #0
 8002e28:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e2e:	1d3b      	adds	r3, r7, #4
 8002e30:	4619      	mov	r1, r3
 8002e32:	4808      	ldr	r0, [pc, #32]	@ (8002e54 <MX_GPIO_Init+0x344>)
 8002e34:	f007 ff46 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pins : TSC_G6_IO1_Pin TSC_G6_IO2_Pin */
	GPIO_InitStruct.Pin = TSC_G6_IO1_Pin|TSC_G6_IO2_Pin;
 8002e38:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002e3c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e3e:	2302      	movs	r3, #2
 8002e40:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e42:	2300      	movs	r3, #0
 8002e44:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e46:	2300      	movs	r3, #0
 8002e48:	e00a      	b.n	8002e60 <MX_GPIO_Init+0x350>
 8002e4a:	bf00      	nop
 8002e4c:	48001c00 	.word	0x48001c00
 8002e50:	48000800 	.word	0x48000800
 8002e54:	48000c00 	.word	0x48000c00
 8002e58:	48001000 	.word	0x48001000
 8002e5c:	48000400 	.word	0x48000400
 8002e60:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8002e62:	2309      	movs	r3, #9
 8002e64:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e66:	1d3b      	adds	r3, r7, #4
 8002e68:	4619      	mov	r1, r3
 8002e6a:	4872      	ldr	r0, [pc, #456]	@ (8003034 <MX_GPIO_Init+0x524>)
 8002e6c:	f007 ff2a 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : GPIO_SELECT1_Pin */
	GPIO_InitStruct.Pin = GPIO_SELECT1_Pin;
 8002e70:	2304      	movs	r3, #4
 8002e72:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e74:	2301      	movs	r3, #1
 8002e76:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIO_SELECT1_GPIO_Port, &GPIO_InitStruct);
 8002e80:	1d3b      	adds	r3, r7, #4
 8002e82:	4619      	mov	r1, r3
 8002e84:	486c      	ldr	r0, [pc, #432]	@ (8003038 <MX_GPIO_Init+0x528>)
 8002e86:	f007 ff1d 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PE0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e8e:	2302      	movs	r3, #2
 8002e90:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e92:	2300      	movs	r3, #0
 8002e94:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e96:	2300      	movs	r3, #0
 8002e98:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8002e9a:	230e      	movs	r3, #14
 8002e9c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e9e:	1d3b      	adds	r3, r7, #4
 8002ea0:	4619      	mov	r1, r3
 8002ea2:	4865      	ldr	r0, [pc, #404]	@ (8003038 <MX_GPIO_Init+0x528>)
 8002ea4:	f007 ff0e 	bl	800acc4 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	  
	/*Configure GPIO pin : EPD_CS_Pin */
	GPIO_InitStruct.Pin = EPD_CS_Pin;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eac:	2301      	movs	r3, #1
 8002eae:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(EPD_CS_GPIO_Port, &GPIO_InitStruct);
 8002eb8:	1d3b      	adds	r3, r7, #4
 8002eba:	4619      	mov	r1, r3
 8002ebc:	485d      	ldr	r0, [pc, #372]	@ (8003034 <MX_GPIO_Init+0x524>)
 8002ebe:	f007 ff01 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : EPD_BUSY_Pin */
	GPIO_InitStruct.Pin = EPD_BUSY_Pin;
 8002ec2:	2302      	movs	r3, #2
 8002ec4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002eca:	2302      	movs	r3, #2
 8002ecc:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(EPD_BUSY_GPIO_Port, &GPIO_InitStruct);
 8002ece:	1d3b      	adds	r3, r7, #4
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	4858      	ldr	r0, [pc, #352]	@ (8003034 <MX_GPIO_Init+0x524>)
 8002ed4:	f007 fef6 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : EPD_DC_Pin */
	GPIO_InitStruct.Pin = EPD_DC_Pin;
 8002ed8:	2340      	movs	r3, #64	@ 0x40
 8002eda:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002edc:	2301      	movs	r3, #1
 8002ede:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee0:	2300      	movs	r3, #0
 8002ee2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(EPD_DC_GPIO_Port, &GPIO_InitStruct);
 8002ee8:	1d3b      	adds	r3, r7, #4
 8002eea:	4619      	mov	r1, r3
 8002eec:	4853      	ldr	r0, [pc, #332]	@ (800303c <MX_GPIO_Init+0x52c>)
 8002eee:	f007 fee9 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : EPD_RST_Pin */
	GPIO_InitStruct.Pin = EPD_RST_Pin;
 8002ef2:	2340      	movs	r3, #64	@ 0x40
 8002ef4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002efa:	2301      	movs	r3, #1
 8002efc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002efe:	2301      	movs	r3, #1
 8002f00:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(EPD_RST_GPIO_Port, &GPIO_InitStruct);
 8002f02:	1d3b      	adds	r3, r7, #4
 8002f04:	4619      	mov	r1, r3
 8002f06:	484e      	ldr	r0, [pc, #312]	@ (8003040 <MX_GPIO_Init+0x530>)
 8002f08:	f007 fedc 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : LCD_BL_LED_Pin */
	GPIO_InitStruct.Pin = LCD_BL_LED_Pin;
 8002f0c:	2320      	movs	r3, #32
 8002f0e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f10:	2301      	movs	r3, #1
 8002f12:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f14:	2301      	movs	r3, #1
 8002f16:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002f18:	2302      	movs	r3, #2
 8002f1a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(LCD_BL_LED_GPIO_Port, &GPIO_InitStruct);
 8002f1c:	1d3b      	adds	r3, r7, #4
 8002f1e:	4619      	mov	r1, r3
 8002f20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f24:	f007 fece 	bl	800acc4 <HAL_GPIO_Init>


	/* RF*/

	HAL_GPIO_WritePin(TRANS_NSS_GPIO_Port, TRANS_NSS_Pin, GPIO_PIN_RESET);
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002f2e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f32:	f008 f92d 	bl	800b190 <HAL_GPIO_WritePin>
	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(TRANS_nRST_GPIO_Port, TRANS_nRST_Pin, GPIO_PIN_SET);
 8002f36:	2201      	movs	r2, #1
 8002f38:	2110      	movs	r1, #16
 8002f3a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f3e:	f008 f927 	bl	800b190 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RF_PWR_EN_GPIO_Port, RF_PWR_EN_Pin, GPIO_PIN_RESET);
 8002f42:	2200      	movs	r2, #0
 8002f44:	2102      	movs	r1, #2
 8002f46:	483c      	ldr	r0, [pc, #240]	@ (8003038 <MX_GPIO_Init+0x528>)
 8002f48:	f008 f922 	bl	800b190 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PAPin PAPin */
	GPIO_InitStruct.Pin = TRANS_IO0_INT1_Pin|TRANS_IO1_INT2_Pin;
 8002f4c:	2306      	movs	r3, #6
 8002f4e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f50:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002f54:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f56:	2300      	movs	r3, #0
 8002f58:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f5a:	1d3b      	adds	r3, r7, #4
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f62:	f007 feaf 	bl	800acc4 <HAL_GPIO_Init>


	/*Configure GPIO pins : PCPin PCPin PCPin PCPin */
	GPIO_InitStruct.Pin = TRANS_IO2_INT3_Pin|TRANS_DCK_Pin;
 8002f66:	2318      	movs	r3, #24
 8002f68:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002f6a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002f6e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f70:	2300      	movs	r3, #0
 8002f72:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f74:	1d3b      	adds	r3, r7, #4
 8002f76:	4619      	mov	r1, r3
 8002f78:	4830      	ldr	r0, [pc, #192]	@ (800303c <MX_GPIO_Init+0x52c>)
 8002f7a:	f007 fea3 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PAPin PAPin */
	GPIO_InitStruct.Pin = TRANS_LOCK_Pin;
 8002f7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f82:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f84:	2301      	movs	r3, #1
 8002f86:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f90:	1d3b      	adds	r3, r7, #4
 8002f92:	4619      	mov	r1, r3
 8002f94:	4829      	ldr	r0, [pc, #164]	@ (800303c <MX_GPIO_Init+0x52c>)
 8002f96:	f007 fe95 	bl	800acc4 <HAL_GPIO_Init>


	/*Configure GPIO pins : PAPin PAPin */
	GPIO_InitStruct.Pin = TRANS_NSS_Pin|TRANS_nRST_Pin;
 8002f9a:	f248 0310 	movw	r3, #32784	@ 0x8010
 8002f9e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002fac:	1d3b      	adds	r3, r7, #4
 8002fae:	4619      	mov	r1, r3
 8002fb0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002fb4:	f007 fe86 	bl	800acc4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PtPin */
	 GPIO_InitStruct.Pin = TRANS_DIO_Pin;
 8002fb8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002fbc:	607b      	str	r3, [r7, #4]
	 GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60bb      	str	r3, [r7, #8]
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	60fb      	str	r3, [r7, #12]
	 HAL_GPIO_Init(TRANS_DIO_GPIO_Port, &GPIO_InitStruct);
 8002fc6:	1d3b      	adds	r3, r7, #4
 8002fc8:	4619      	mov	r1, r3
 8002fca:	481a      	ldr	r0, [pc, #104]	@ (8003034 <MX_GPIO_Init+0x524>)
 8002fcc:	f007 fe7a 	bl	800acc4 <HAL_GPIO_Init>

	 /*Configure GPIO pin : PtPin */
	 GPIO_InitStruct.Pin = RF_PWR_EN_Pin;
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	607b      	str	r3, [r7, #4]
	 GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	60bb      	str	r3, [r7, #8]
	 GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	60fb      	str	r3, [r7, #12]
	 GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	613b      	str	r3, [r7, #16]
	 HAL_GPIO_Init(RF_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8002fe0:	1d3b      	adds	r3, r7, #4
 8002fe2:	4619      	mov	r1, r3
 8002fe4:	4814      	ldr	r0, [pc, #80]	@ (8003038 <MX_GPIO_Init+0x528>)
 8002fe6:	f007 fe6d 	bl	800acc4 <HAL_GPIO_Init>


	/* EXTI 1~4 RF interrupt init*/
	HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8002fea:	2200      	movs	r2, #0
 8002fec:	2105      	movs	r1, #5
 8002fee:	2007      	movs	r0, #7
 8002ff0:	f007 fb61 	bl	800a6b6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002ff4:	2007      	movs	r0, #7
 8002ff6:	f007 fb78 	bl	800a6ea <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	2105      	movs	r1, #5
 8002ffe:	2008      	movs	r0, #8
 8003000:	f007 fb59 	bl	800a6b6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003004:	2008      	movs	r0, #8
 8003006:	f007 fb70 	bl	800a6ea <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI3_IRQn, 5, 0);
 800300a:	2200      	movs	r2, #0
 800300c:	2105      	movs	r1, #5
 800300e:	2009      	movs	r0, #9
 8003010:	f007 fb51 	bl	800a6b6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8003014:	2009      	movs	r0, #9
 8003016:	f007 fb68 	bl	800a6ea <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI4_IRQn, 5, 0);
 800301a:	2200      	movs	r2, #0
 800301c:	2105      	movs	r1, #5
 800301e:	200a      	movs	r0, #10
 8003020:	f007 fb49 	bl	800a6b6 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8003024:	200a      	movs	r0, #10
 8003026:	f007 fb60 	bl	800a6ea <HAL_NVIC_EnableIRQ>


  
/* USER CODE END MX_GPIO_Init_2 */
}
 800302a:	bf00      	nop
 800302c:	3718      	adds	r7, #24
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	48000c00 	.word	0x48000c00
 8003038:	48001000 	.word	0x48001000
 800303c:	48000800 	.word	0x48000800
 8003040:	48000400 	.word	0x48000400

08003044 <MX_SPI1_Init>:


//RF interface SPI1
/* SPI1 init function */
HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* phspi, uint32_t BaudratePrescaler)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800304e:	4b1d      	ldr	r3, [pc, #116]	@ (80030c4 <MX_SPI1_Init+0x80>)
 8003050:	4a1d      	ldr	r2, [pc, #116]	@ (80030c8 <MX_SPI1_Init+0x84>)
 8003052:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003054:	4b1b      	ldr	r3, [pc, #108]	@ (80030c4 <MX_SPI1_Init+0x80>)
 8003056:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800305a:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800305c:	4b19      	ldr	r3, [pc, #100]	@ (80030c4 <MX_SPI1_Init+0x80>)
 800305e:	2200      	movs	r2, #0
 8003060:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003062:	4b18      	ldr	r3, [pc, #96]	@ (80030c4 <MX_SPI1_Init+0x80>)
 8003064:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003068:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800306a:	4b16      	ldr	r3, [pc, #88]	@ (80030c4 <MX_SPI1_Init+0x80>)
 800306c:	2200      	movs	r2, #0
 800306e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003070:	4b14      	ldr	r3, [pc, #80]	@ (80030c4 <MX_SPI1_Init+0x80>)
 8003072:	2200      	movs	r2, #0
 8003074:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003076:	4b13      	ldr	r3, [pc, #76]	@ (80030c4 <MX_SPI1_Init+0x80>)
 8003078:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800307c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800307e:	4b11      	ldr	r3, [pc, #68]	@ (80030c4 <MX_SPI1_Init+0x80>)
 8003080:	2200      	movs	r2, #0
 8003082:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003084:	4b0f      	ldr	r3, [pc, #60]	@ (80030c4 <MX_SPI1_Init+0x80>)
 8003086:	2200      	movs	r2, #0
 8003088:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800308a:	4b0e      	ldr	r3, [pc, #56]	@ (80030c4 <MX_SPI1_Init+0x80>)
 800308c:	2200      	movs	r2, #0
 800308e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003090:	4b0c      	ldr	r3, [pc, #48]	@ (80030c4 <MX_SPI1_Init+0x80>)
 8003092:	2200      	movs	r2, #0
 8003094:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003096:	4b0b      	ldr	r3, [pc, #44]	@ (80030c4 <MX_SPI1_Init+0x80>)
 8003098:	2207      	movs	r2, #7
 800309a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800309c:	4b09      	ldr	r3, [pc, #36]	@ (80030c4 <MX_SPI1_Init+0x80>)
 800309e:	2200      	movs	r2, #0
 80030a0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80030a2:	4b08      	ldr	r3, [pc, #32]	@ (80030c4 <MX_SPI1_Init+0x80>)
 80030a4:	2208      	movs	r2, #8
 80030a6:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80030a8:	4806      	ldr	r0, [pc, #24]	@ (80030c4 <MX_SPI1_Init+0x80>)
 80030aa:	f00a fc13 	bl	800d8d4 <HAL_SPI_Init>
 80030ae:	4603      	mov	r3, r0
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d001      	beq.n	80030b8 <MX_SPI1_Init+0x74>
  {
    Error_Handler();
 80030b4:	f000 f875 	bl	80031a2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80030b8:	bf00      	nop
 80030ba:	4618      	mov	r0, r3
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	20000958 	.word	0x20000958
 80030c8:	40013000 	.word	0x40013000

080030cc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80030d0:	4b1b      	ldr	r3, [pc, #108]	@ (8003140 <MX_SPI2_Init+0x74>)
 80030d2:	4a1c      	ldr	r2, [pc, #112]	@ (8003144 <MX_SPI2_Init+0x78>)
 80030d4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80030d6:	4b1a      	ldr	r3, [pc, #104]	@ (8003140 <MX_SPI2_Init+0x74>)
 80030d8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80030dc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80030de:	4b18      	ldr	r3, [pc, #96]	@ (8003140 <MX_SPI2_Init+0x74>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80030e4:	4b16      	ldr	r3, [pc, #88]	@ (8003140 <MX_SPI2_Init+0x74>)
 80030e6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80030ea:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80030ec:	4b14      	ldr	r3, [pc, #80]	@ (8003140 <MX_SPI2_Init+0x74>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80030f2:	4b13      	ldr	r3, [pc, #76]	@ (8003140 <MX_SPI2_Init+0x74>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80030f8:	4b11      	ldr	r3, [pc, #68]	@ (8003140 <MX_SPI2_Init+0x74>)
 80030fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030fe:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003100:	4b0f      	ldr	r3, [pc, #60]	@ (8003140 <MX_SPI2_Init+0x74>)
 8003102:	2220      	movs	r2, #32
 8003104:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003106:	4b0e      	ldr	r3, [pc, #56]	@ (8003140 <MX_SPI2_Init+0x74>)
 8003108:	2200      	movs	r2, #0
 800310a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800310c:	4b0c      	ldr	r3, [pc, #48]	@ (8003140 <MX_SPI2_Init+0x74>)
 800310e:	2200      	movs	r2, #0
 8003110:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003112:	4b0b      	ldr	r3, [pc, #44]	@ (8003140 <MX_SPI2_Init+0x74>)
 8003114:	2200      	movs	r2, #0
 8003116:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8003118:	4b09      	ldr	r3, [pc, #36]	@ (8003140 <MX_SPI2_Init+0x74>)
 800311a:	2207      	movs	r2, #7
 800311c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800311e:	4b08      	ldr	r3, [pc, #32]	@ (8003140 <MX_SPI2_Init+0x74>)
 8003120:	2200      	movs	r2, #0
 8003122:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8003124:	4b06      	ldr	r3, [pc, #24]	@ (8003140 <MX_SPI2_Init+0x74>)
 8003126:	2208      	movs	r2, #8
 8003128:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800312a:	4805      	ldr	r0, [pc, #20]	@ (8003140 <MX_SPI2_Init+0x74>)
 800312c:	f00a fbd2 	bl	800d8d4 <HAL_SPI_Init>
 8003130:	4603      	mov	r3, r0
 8003132:	2b00      	cmp	r3, #0
 8003134:	d001      	beq.n	800313a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8003136:	f000 f834 	bl	80031a2 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	200009bc 	.word	0x200009bc
 8003144:	40003800 	.word	0x40003800

08003148 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800314c:	4b0f      	ldr	r3, [pc, #60]	@ (800318c <MX_QUADSPI_Init+0x44>)
 800314e:	4a10      	ldr	r2, [pc, #64]	@ (8003190 <MX_QUADSPI_Init+0x48>)
 8003150:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8003152:	4b0e      	ldr	r3, [pc, #56]	@ (800318c <MX_QUADSPI_Init+0x44>)
 8003154:	2202      	movs	r2, #2
 8003156:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8003158:	4b0c      	ldr	r3, [pc, #48]	@ (800318c <MX_QUADSPI_Init+0x44>)
 800315a:	2201      	movs	r2, #1
 800315c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800315e:	4b0b      	ldr	r3, [pc, #44]	@ (800318c <MX_QUADSPI_Init+0x44>)
 8003160:	2200      	movs	r2, #0
 8003162:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8003164:	4b09      	ldr	r3, [pc, #36]	@ (800318c <MX_QUADSPI_Init+0x44>)
 8003166:	2217      	movs	r2, #23
 8003168:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800316a:	4b08      	ldr	r3, [pc, #32]	@ (800318c <MX_QUADSPI_Init+0x44>)
 800316c:	2200      	movs	r2, #0
 800316e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8003170:	4b06      	ldr	r3, [pc, #24]	@ (800318c <MX_QUADSPI_Init+0x44>)
 8003172:	2200      	movs	r2, #0
 8003174:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8003176:	4805      	ldr	r0, [pc, #20]	@ (800318c <MX_QUADSPI_Init+0x44>)
 8003178:	f008 f902 	bl	800b380 <HAL_QSPI_Init>
 800317c:	4603      	mov	r3, r0
 800317e:	2b00      	cmp	r3, #0
 8003180:	d001      	beq.n	8003186 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8003182:	f000 f80e 	bl	80031a2 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8003186:	bf00      	nop
 8003188:	bd80      	pop	{r7, pc}
 800318a:	bf00      	nop
 800318c:	20000a20 	.word	0x20000a20
 8003190:	a0001000 	.word	0xa0001000

08003194 <PeriphClock_Config>:


void PeriphClock_Config(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 8003198:	bf00      	nop
}
 800319a:	46bd      	mov	sp, r7
 800319c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a0:	4770      	bx	lr

080031a2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80031a2:	b480      	push	{r7}
 80031a4:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80031a6:	b672      	cpsid	i
}
 80031a8:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80031aa:	bf00      	nop
 80031ac:	e7fd      	b.n	80031aa <Error_Handler+0x8>

080031ae <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 80031ae:	b480      	push	{r7}
 80031b0:	b083      	sub	sp, #12
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80031b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031be:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80031ce:	bf00      	nop
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr

080031da <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 80031da:	b480      	push	{r7}
 80031dc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 80031de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031e6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031ea:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80031ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80031f2:	bf00      	nop
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr

080031fc <LL_AHB2_GRP1_EnableClock>:
{
 80031fc:	b480      	push	{r7}
 80031fe:	b085      	sub	sp, #20
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8003204:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003208:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800320a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4313      	orrs	r3, r2
 8003212:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003214:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003218:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	4013      	ands	r3, r2
 800321e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003220:	68fb      	ldr	r3, [r7, #12]
}
 8003222:	bf00      	nop
 8003224:	3714      	adds	r7, #20
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr

0800322e <LL_AHB3_GRP1_EnableClock>:
{
 800322e:	b480      	push	{r7}
 8003230:	b085      	sub	sp, #20
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8003236:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800323a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800323c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4313      	orrs	r3, r2
 8003244:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8003246:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800324a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	4013      	ands	r3, r2
 8003250:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003252:	68fb      	ldr	r3, [r7, #12]
}
 8003254:	bf00      	nop
 8003256:	3714      	adds	r7, #20
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr

08003260 <LL_APB1_GRP1_EnableClock>:
{
 8003260:	b480      	push	{r7}
 8003262:	b085      	sub	sp, #20
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8003268:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800326c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800326e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4313      	orrs	r3, r2
 8003276:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003278:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800327c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	4013      	ands	r3, r2
 8003282:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003284:	68fb      	ldr	r3, [r7, #12]
}
 8003286:	bf00      	nop
 8003288:	3714      	adds	r7, #20
 800328a:	46bd      	mov	sp, r7
 800328c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003290:	4770      	bx	lr

08003292 <LL_APB1_GRP2_EnableClock>:
{
 8003292:	b480      	push	{r7}
 8003294:	b085      	sub	sp, #20
 8003296:	af00      	add	r7, sp, #0
 8003298:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 800329a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800329e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	4313      	orrs	r3, r2
 80032a8:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80032aa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032ae:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4013      	ands	r3, r2
 80032b4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80032b6:	68fb      	ldr	r3, [r7, #12]
}
 80032b8:	bf00      	nop
 80032ba:	3714      	adds	r7, #20
 80032bc:	46bd      	mov	sp, r7
 80032be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c2:	4770      	bx	lr

080032c4 <LL_APB2_GRP1_EnableClock>:
{
 80032c4:	b480      	push	{r7}
 80032c6:	b085      	sub	sp, #20
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80032cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032d0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80032d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	4313      	orrs	r3, r2
 80032da:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80032dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80032e0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4013      	ands	r3, r2
 80032e6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80032e8:	68fb      	ldr	r3, [r7, #12]
}
 80032ea:	bf00      	nop
 80032ec:	3714      	adds	r7, #20
 80032ee:	46bd      	mov	sp, r7
 80032f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f4:	4770      	bx	lr

080032f6 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032f6:	b580      	push	{r7, lr}
 80032f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 80032fa:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 80032fe:	f7ff ff96 	bl	800322e <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 8003302:	2200      	movs	r2, #0
 8003304:	2100      	movs	r1, #0
 8003306:	202e      	movs	r0, #46	@ 0x2e
 8003308:	f007 f9d5 	bl	800a6b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 800330c:	202e      	movs	r0, #46	@ 0x2e
 800330e:	f007 f9ec 	bl	800a6ea <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003312:	bf00      	nop
 8003314:	bd80      	pop	{r7, pc}
	...

08003318 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	4a05      	ldr	r2, [pc, #20]	@ (800333c <HAL_IPCC_MspInit+0x24>)
 8003326:	4293      	cmp	r3, r2
 8003328:	d103      	bne.n	8003332 <HAL_IPCC_MspInit+0x1a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 800332a:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800332e:	f7ff ff7e 	bl	800322e <LL_AHB3_GRP1_EnableClock>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 8003332:	bf00      	nop
 8003334:	3708      	adds	r7, #8
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	58000c00 	.word	0x58000c00

08003340 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b096      	sub	sp, #88	@ 0x58
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003348:	f107 0308 	add.w	r3, r7, #8
 800334c:	2250      	movs	r2, #80	@ 0x50
 800334e:	2100      	movs	r1, #0
 8003350:	4618      	mov	r0, r3
 8003352:	f011 f9fb 	bl	801474c <memset>
  if(hrtc->Instance==RTC)
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	4a14      	ldr	r2, [pc, #80]	@ (80033ac <HAL_RTC_MspInit+0x6c>)
 800335c:	4293      	cmp	r3, r2
 800335e:	d120      	bne.n	80033a2 <HAL_RTC_MspInit+0x62>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8003360:	f007 fff0 	bl	800b344 <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 8003364:	f007 ffee 	bl	800b344 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 8003368:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800336c:	f7ff ff1f 	bl	80031ae <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003370:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003374:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8003376:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800337a:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800337c:	f107 0308 	add.w	r3, r7, #8
 8003380:	4618      	mov	r0, r3
 8003382:	f009 feea 	bl	800d15a <HAL_RCCEx_PeriphCLKConfig>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 800338c:	f7ff ff09 	bl	80031a2 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003390:	f7ff ff23 	bl	80031da <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8003394:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8003398:	f7ff ff62 	bl	8003260 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f00a fa63 	bl	800d868 <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 80033a2:	bf00      	nop
 80033a4:	3758      	adds	r7, #88	@ 0x58
 80033a6:	46bd      	mov	sp, r7
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	40002800 	.word	0x40002800

080033b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	b09c      	sub	sp, #112	@ 0x70
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033b8:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80033bc:	2200      	movs	r2, #0
 80033be:	601a      	str	r2, [r3, #0]
 80033c0:	605a      	str	r2, [r3, #4]
 80033c2:	609a      	str	r2, [r3, #8]
 80033c4:	60da      	str	r2, [r3, #12]
 80033c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80033c8:	f107 030c 	add.w	r3, r7, #12
 80033cc:	2250      	movs	r2, #80	@ 0x50
 80033ce:	2100      	movs	r1, #0
 80033d0:	4618      	mov	r0, r3
 80033d2:	f011 f9bb 	bl	801474c <memset>
  if(huart->Instance==USART1)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a5c      	ldr	r2, [pc, #368]	@ (800354c <HAL_UART_MspInit+0x19c>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d156      	bne.n	800348e <HAL_UART_MspInit+0xde>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80033e0:	2301      	movs	r3, #1
 80033e2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80033e4:	2300      	movs	r3, #0
 80033e6:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80033e8:	f107 030c 	add.w	r3, r7, #12
 80033ec:	4618      	mov	r0, r3
 80033ee:	f009 feb4 	bl	800d15a <HAL_RCCEx_PeriphCLKConfig>
 80033f2:	4603      	mov	r3, r0
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d001      	beq.n	80033fc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80033f8:	f7ff fed3 	bl	80031a2 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80033fc:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003400:	f7ff ff60 	bl	80032c4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003404:	2002      	movs	r0, #2
 8003406:	f7ff fef9 	bl	80031fc <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 800340a:	23c0      	movs	r3, #192	@ 0xc0
 800340c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800340e:	2302      	movs	r3, #2
 8003410:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003412:	2301      	movs	r3, #1
 8003414:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003416:	2303      	movs	r3, #3
 8003418:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800341a:	2307      	movs	r3, #7
 800341c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800341e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003422:	4619      	mov	r1, r3
 8003424:	484a      	ldr	r0, [pc, #296]	@ (8003550 <HAL_UART_MspInit+0x1a0>)
 8003426:	f007 fc4d 	bl	800acc4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel4;
 800342a:	4b4a      	ldr	r3, [pc, #296]	@ (8003554 <HAL_UART_MspInit+0x1a4>)
 800342c:	4a4a      	ldr	r2, [pc, #296]	@ (8003558 <HAL_UART_MspInit+0x1a8>)
 800342e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003430:	4b48      	ldr	r3, [pc, #288]	@ (8003554 <HAL_UART_MspInit+0x1a4>)
 8003432:	220f      	movs	r2, #15
 8003434:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003436:	4b47      	ldr	r3, [pc, #284]	@ (8003554 <HAL_UART_MspInit+0x1a4>)
 8003438:	2210      	movs	r2, #16
 800343a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800343c:	4b45      	ldr	r3, [pc, #276]	@ (8003554 <HAL_UART_MspInit+0x1a4>)
 800343e:	2200      	movs	r2, #0
 8003440:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003442:	4b44      	ldr	r3, [pc, #272]	@ (8003554 <HAL_UART_MspInit+0x1a4>)
 8003444:	2280      	movs	r2, #128	@ 0x80
 8003446:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003448:	4b42      	ldr	r3, [pc, #264]	@ (8003554 <HAL_UART_MspInit+0x1a4>)
 800344a:	2200      	movs	r2, #0
 800344c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800344e:	4b41      	ldr	r3, [pc, #260]	@ (8003554 <HAL_UART_MspInit+0x1a4>)
 8003450:	2200      	movs	r2, #0
 8003452:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003454:	4b3f      	ldr	r3, [pc, #252]	@ (8003554 <HAL_UART_MspInit+0x1a4>)
 8003456:	2200      	movs	r2, #0
 8003458:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800345a:	4b3e      	ldr	r3, [pc, #248]	@ (8003554 <HAL_UART_MspInit+0x1a4>)
 800345c:	2200      	movs	r2, #0
 800345e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003460:	483c      	ldr	r0, [pc, #240]	@ (8003554 <HAL_UART_MspInit+0x1a4>)
 8003462:	f007 f987 	bl	800a774 <HAL_DMA_Init>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d001      	beq.n	8003470 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 800346c:	f7ff fe99 	bl	80031a2 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4a38      	ldr	r2, [pc, #224]	@ (8003554 <HAL_UART_MspInit+0x1a4>)
 8003474:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003476:	4a37      	ldr	r2, [pc, #220]	@ (8003554 <HAL_UART_MspInit+0x1a4>)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800347c:	2200      	movs	r2, #0
 800347e:	2100      	movs	r1, #0
 8003480:	2024      	movs	r0, #36	@ 0x24
 8003482:	f007 f918 	bl	800a6b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003486:	2024      	movs	r0, #36	@ 0x24
 8003488:	f007 f92f 	bl	800a6ea <HAL_NVIC_EnableIRQ>

  /* USER CODE END LPUART1_MspInit 1 */
  /* USER CODE END USART1_MspInit 1 */
  }

}
 800348c:	e059      	b.n	8003542 <HAL_UART_MspInit+0x192>
  else  if(huart->Instance==LPUART1)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	4a32      	ldr	r2, [pc, #200]	@ (800355c <HAL_UART_MspInit+0x1ac>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d154      	bne.n	8003542 <HAL_UART_MspInit+0x192>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8003498:	2302      	movs	r3, #2
 800349a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800349c:	2300      	movs	r3, #0
 800349e:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80034a0:	f107 030c 	add.w	r3, r7, #12
 80034a4:	4618      	mov	r0, r3
 80034a6:	f009 fe58 	bl	800d15a <HAL_RCCEx_PeriphCLKConfig>
 80034aa:	4603      	mov	r3, r0
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d001      	beq.n	80034b4 <HAL_UART_MspInit+0x104>
      Error_Handler();
 80034b0:	f7ff fe77 	bl	80031a2 <Error_Handler>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80034b4:	2001      	movs	r0, #1
 80034b6:	f7ff feec 	bl	8003292 <LL_APB1_GRP2_EnableClock>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034ba:	2004      	movs	r0, #4
 80034bc:	f7ff fe9e 	bl	80031fc <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80034c0:	2303      	movs	r3, #3
 80034c2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034c4:	2302      	movs	r3, #2
 80034c6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c8:	2300      	movs	r3, #0
 80034ca:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034cc:	2300      	movs	r3, #0
 80034ce:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80034d0:	2308      	movs	r3, #8
 80034d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034d4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80034d8:	4619      	mov	r1, r3
 80034da:	4821      	ldr	r0, [pc, #132]	@ (8003560 <HAL_UART_MspInit+0x1b0>)
 80034dc:	f007 fbf2 	bl	800acc4 <HAL_GPIO_Init>
    hdma_lpuart1_tx.Instance = DMA1_Channel4;
 80034e0:	4b20      	ldr	r3, [pc, #128]	@ (8003564 <HAL_UART_MspInit+0x1b4>)
 80034e2:	4a21      	ldr	r2, [pc, #132]	@ (8003568 <HAL_UART_MspInit+0x1b8>)
 80034e4:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 80034e6:	4b1f      	ldr	r3, [pc, #124]	@ (8003564 <HAL_UART_MspInit+0x1b4>)
 80034e8:	2211      	movs	r2, #17
 80034ea:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80034ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003564 <HAL_UART_MspInit+0x1b4>)
 80034ee:	2210      	movs	r2, #16
 80034f0:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80034f2:	4b1c      	ldr	r3, [pc, #112]	@ (8003564 <HAL_UART_MspInit+0x1b4>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80034f8:	4b1a      	ldr	r3, [pc, #104]	@ (8003564 <HAL_UART_MspInit+0x1b4>)
 80034fa:	2280      	movs	r2, #128	@ 0x80
 80034fc:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80034fe:	4b19      	ldr	r3, [pc, #100]	@ (8003564 <HAL_UART_MspInit+0x1b4>)
 8003500:	2200      	movs	r2, #0
 8003502:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003504:	4b17      	ldr	r3, [pc, #92]	@ (8003564 <HAL_UART_MspInit+0x1b4>)
 8003506:	2200      	movs	r2, #0
 8003508:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 800350a:	4b16      	ldr	r3, [pc, #88]	@ (8003564 <HAL_UART_MspInit+0x1b4>)
 800350c:	2200      	movs	r2, #0
 800350e:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003510:	4b14      	ldr	r3, [pc, #80]	@ (8003564 <HAL_UART_MspInit+0x1b4>)
 8003512:	2200      	movs	r2, #0
 8003514:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 8003516:	4813      	ldr	r0, [pc, #76]	@ (8003564 <HAL_UART_MspInit+0x1b4>)
 8003518:	f007 f92c 	bl	800a774 <HAL_DMA_Init>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <HAL_UART_MspInit+0x176>
      Error_Handler();
 8003522:	f7ff fe3e 	bl	80031a2 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	4a0e      	ldr	r2, [pc, #56]	@ (8003564 <HAL_UART_MspInit+0x1b4>)
 800352a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800352c:	4a0d      	ldr	r2, [pc, #52]	@ (8003564 <HAL_UART_MspInit+0x1b4>)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8003532:	2200      	movs	r2, #0
 8003534:	2100      	movs	r1, #0
 8003536:	2025      	movs	r0, #37	@ 0x25
 8003538:	f007 f8bd 	bl	800a6b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800353c:	2025      	movs	r0, #37	@ 0x25
 800353e:	f007 f8d4 	bl	800a6ea <HAL_NVIC_EnableIRQ>
}
 8003542:	bf00      	nop
 8003544:	3770      	adds	r7, #112	@ 0x70
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	40013800 	.word	0x40013800
 8003550:	48000400 	.word	0x48000400
 8003554:	20000804 	.word	0x20000804
 8003558:	40020444 	.word	0x40020444
 800355c:	40008000 	.word	0x40008000
 8003560:	48000800 	.word	0x48000800
 8003564:	200008f8 	.word	0x200008f8
 8003568:	40020044 	.word	0x40020044

0800356c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b088      	sub	sp, #32
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003574:	f107 030c 	add.w	r3, r7, #12
 8003578:	2200      	movs	r2, #0
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	605a      	str	r2, [r3, #4]
 800357e:	609a      	str	r2, [r3, #8]
 8003580:	60da      	str	r2, [r3, #12]
 8003582:	611a      	str	r2, [r3, #16]
  
  if(hspi->Instance==SPI1)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a1d      	ldr	r2, [pc, #116]	@ (8003600 <HAL_SPI_MspInit+0x94>)
 800358a:	4293      	cmp	r3, r2
 800358c:	d117      	bne.n	80035be <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800358e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003592:	f7ff fe97 	bl	80032c4 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003596:	2002      	movs	r0, #2
 8003598:	f7ff fe30 	bl	80031fc <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PB5     ------> SPI1_MOSI
    PB4     ------> SPI1_MISO
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = TRANS_MOSI_Pin|TRANS_MISO_Pin|TRANS_SCK_Pin;
 800359c:	2338      	movs	r3, #56	@ 0x38
 800359e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035a0:	2302      	movs	r3, #2
 80035a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035a4:	2300      	movs	r3, #0
 80035a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80035a8:	2302      	movs	r3, #2
 80035aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80035ac:	2305      	movs	r3, #5
 80035ae:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035b0:	f107 030c 	add.w	r3, r7, #12
 80035b4:	4619      	mov	r1, r3
 80035b6:	4813      	ldr	r0, [pc, #76]	@ (8003604 <HAL_SPI_MspInit+0x98>)
 80035b8:	f007 fb84 	bl	800acc4 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80035bc:	e01c      	b.n	80035f8 <HAL_SPI_MspInit+0x8c>
  else if(hspi->Instance==SPI2)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4a11      	ldr	r2, [pc, #68]	@ (8003608 <HAL_SPI_MspInit+0x9c>)
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d117      	bne.n	80035f8 <HAL_SPI_MspInit+0x8c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80035c8:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80035cc:	f7ff fe48 	bl	8003260 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80035d0:	2002      	movs	r0, #2
 80035d2:	f7ff fe13 	bl	80031fc <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80035d6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80035da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035dc:	2302      	movs	r3, #2
 80035de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e0:	2300      	movs	r3, #0
 80035e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80035e4:	2300      	movs	r3, #0
 80035e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80035e8:	2305      	movs	r3, #5
 80035ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80035ec:	f107 030c 	add.w	r3, r7, #12
 80035f0:	4619      	mov	r1, r3
 80035f2:	4804      	ldr	r0, [pc, #16]	@ (8003604 <HAL_SPI_MspInit+0x98>)
 80035f4:	f007 fb66 	bl	800acc4 <HAL_GPIO_Init>
}
 80035f8:	bf00      	nop
 80035fa:	3720      	adds	r7, #32
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	40013000 	.word	0x40013000
 8003604:	48000400 	.word	0x48000400
 8003608:	40003800 	.word	0x40003800

0800360c <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b088      	sub	sp, #32
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003614:	f107 030c 	add.w	r3, r7, #12
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]
 800361c:	605a      	str	r2, [r3, #4]
 800361e:	609a      	str	r2, [r3, #8]
 8003620:	60da      	str	r2, [r3, #12]
 8003622:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a22      	ldr	r2, [pc, #136]	@ (80036b4 <HAL_QSPI_MspInit+0xa8>)
 800362a:	4293      	cmp	r3, r2
 800362c:	d13e      	bne.n	80036ac <HAL_QSPI_MspInit+0xa0>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800362e:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003632:	f7ff fdfc 	bl	800322e <LL_AHB3_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003636:	2002      	movs	r0, #2
 8003638:	f7ff fde0 	bl	80031fc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800363c:	2001      	movs	r0, #1
 800363e:	f7ff fddd 	bl	80031fc <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003642:	2008      	movs	r0, #8
 8003644:	f7ff fdda 	bl	80031fc <LL_AHB2_GRP1_EnableClock>
    PD7     ------> QUADSPI_BK1_IO3
    PD3     ------> QUADSPI_BK1_NCS
    PD5     ------> QUADSPI_BK1_IO1
    PD6     ------> QUADSPI_BK1_IO2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003648:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800364c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800364e:	2302      	movs	r3, #2
 8003650:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003652:	2300      	movs	r3, #0
 8003654:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003656:	2300      	movs	r3, #0
 8003658:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800365a:	230a      	movs	r3, #10
 800365c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800365e:	f107 030c 	add.w	r3, r7, #12
 8003662:	4619      	mov	r1, r3
 8003664:	4814      	ldr	r0, [pc, #80]	@ (80036b8 <HAL_QSPI_MspInit+0xac>)
 8003666:	f007 fb2d 	bl	800acc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800366a:	2308      	movs	r3, #8
 800366c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800366e:	2302      	movs	r3, #2
 8003670:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003672:	2300      	movs	r3, #0
 8003674:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003676:	2300      	movs	r3, #0
 8003678:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800367a:	230a      	movs	r3, #10
 800367c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800367e:	f107 030c 	add.w	r3, r7, #12
 8003682:	4619      	mov	r1, r3
 8003684:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003688:	f007 fb1c 	bl	800acc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 800368c:	23e8      	movs	r3, #232	@ 0xe8
 800368e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003690:	2302      	movs	r3, #2
 8003692:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003694:	2300      	movs	r3, #0
 8003696:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003698:	2300      	movs	r3, #0
 800369a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800369c:	230a      	movs	r3, #10
 800369e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80036a0:	f107 030c 	add.w	r3, r7, #12
 80036a4:	4619      	mov	r1, r3
 80036a6:	4805      	ldr	r0, [pc, #20]	@ (80036bc <HAL_QSPI_MspInit+0xb0>)
 80036a8:	f007 fb0c 	bl	800acc4 <HAL_GPIO_Init>

  /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80036ac:	bf00      	nop
 80036ae:	3720      	adds	r7, #32
 80036b0:	46bd      	mov	sp, r7
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	a0001000 	.word	0xa0001000
 80036b8:	48000400 	.word	0x48000400
 80036bc:	48000c00 	.word	0x48000c00

080036c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80036c0:	b480      	push	{r7}
 80036c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80036c4:	bf00      	nop
 80036c6:	e7fd      	b.n	80036c4 <NMI_Handler+0x4>

080036c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80036cc:	bf00      	nop
 80036ce:	e7fd      	b.n	80036cc <HardFault_Handler+0x4>

080036d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80036d4:	bf00      	nop
 80036d6:	e7fd      	b.n	80036d4 <MemManage_Handler+0x4>

080036d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80036d8:	b480      	push	{r7}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80036dc:	bf00      	nop
 80036de:	e7fd      	b.n	80036dc <BusFault_Handler+0x4>

080036e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80036e4:	bf00      	nop
 80036e6:	e7fd      	b.n	80036e4 <UsageFault_Handler+0x4>

080036e8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80036e8:	b480      	push	{r7}
 80036ea:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80036ec:	bf00      	nop
 80036ee:	46bd      	mov	sp, r7
 80036f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f4:	4770      	bx	lr

080036f6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80036f6:	b480      	push	{r7}
 80036f8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80036fa:	bf00      	nop
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr

08003704 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003704:	b480      	push	{r7}
 8003706:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003708:	bf00      	nop
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr

08003712 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003712:	b580      	push	{r7, lr}
 8003714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003716:	f006 fe4f 	bl	800a3b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800371a:	bf00      	nop
 800371c:	bd80      	pop	{r7, pc}
	...

08003720 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003724:	4802      	ldr	r0, [pc, #8]	@ (8003730 <USART1_IRQHandler+0x10>)
 8003726:	f00b f90d 	bl	800e944 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800372a:	bf00      	nop
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	20000770 	.word	0x20000770

08003734 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003738:	f007 fd5a 	bl	800b1f0 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 800373c:	bf00      	nop
 800373e:	bd80      	pop	{r7, pc}

08003740 <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003744:	4802      	ldr	r0, [pc, #8]	@ (8003750 <DMA2_Channel4_IRQHandler+0x10>)
 8003746:	f007 f97b 	bl	800aa40 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 800374a:	bf00      	nop
 800374c:	bd80      	pop	{r7, pc}
 800374e:	bf00      	nop
 8003750:	20000804 	.word	0x20000804

08003754 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003758:	f001 fd1a 	bl	8005190 <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 800375c:	bf00      	nop
 800375e:	bd80      	pop	{r7, pc}

08003760 <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8003764:	f001 fd4a 	bl	80051fc <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003768:	bf00      	nop
 800376a:	bd80      	pop	{r7, pc}

0800376c <EXTI15_10_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW_EXTI_IRQHandler(void)
{
 800376c:	b580      	push	{r7, lr}
 800376e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8003770:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003774:	f007 fd24 	bl	800b1c0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003778:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800377c:	f007 fd20 	bl	800b1c0 <HAL_GPIO_EXTI_IRQHandler>
}
 8003780:	bf00      	nop
 8003782:	bd80      	pop	{r7, pc}

08003784 <RTC_WKUP_IRQHandler>:



void RTC_WKUP_IRQHandler(void)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	af00      	add	r7, sp, #0
  HAL_RTCEx_WakeUpTimerIRQHandler();
 8003788:	f7fe fc38 	bl	8001ffc <HW_TS_RTC_Wakeup_Handler>
}
 800378c:	bf00      	nop
 800378e:	bd80      	pop	{r7, pc}

08003790 <TIM1_TRG_COM_TIM17_IRQHandler>:
  * @brief  This function handles TIM17 IRQ Handler.
  * @param  None
  * @retval None
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	af00      	add	r7, sp, #0
  BSP_PWM_LED_IRQHandler();
 8003794:	f005 ff92 	bl	80096bc <BSP_PWM_LED_IRQHandler>
}
 8003798:	bf00      	nop
 800379a:	bd80      	pop	{r7, pc}

0800379c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800379c:	b480      	push	{r7}
 800379e:	af00      	add	r7, sp, #0
  return 1;
 80037a0:	2301      	movs	r3, #1
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <_kill>:

int _kill(int pid, int sig)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80037b6:	f011 f841 	bl	801483c <__errno>
 80037ba:	4603      	mov	r3, r0
 80037bc:	2216      	movs	r2, #22
 80037be:	601a      	str	r2, [r3, #0]
  return -1;
 80037c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3708      	adds	r7, #8
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <_exit>:

void _exit (int status)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b082      	sub	sp, #8
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80037d4:	f04f 31ff 	mov.w	r1, #4294967295
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	f7ff ffe7 	bl	80037ac <_kill>
  while (1) {}    /* Make sure we hang here */
 80037de:	bf00      	nop
 80037e0:	e7fd      	b.n	80037de <_exit+0x12>

080037e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037e2:	b580      	push	{r7, lr}
 80037e4:	b086      	sub	sp, #24
 80037e6:	af00      	add	r7, sp, #0
 80037e8:	60f8      	str	r0, [r7, #12]
 80037ea:	60b9      	str	r1, [r7, #8]
 80037ec:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037ee:	2300      	movs	r3, #0
 80037f0:	617b      	str	r3, [r7, #20]
 80037f2:	e00a      	b.n	800380a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80037f4:	f3af 8000 	nop.w
 80037f8:	4601      	mov	r1, r0
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	1c5a      	adds	r2, r3, #1
 80037fe:	60ba      	str	r2, [r7, #8]
 8003800:	b2ca      	uxtb	r2, r1
 8003802:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	3301      	adds	r3, #1
 8003808:	617b      	str	r3, [r7, #20]
 800380a:	697a      	ldr	r2, [r7, #20]
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	429a      	cmp	r2, r3
 8003810:	dbf0      	blt.n	80037f4 <_read+0x12>
  }

  return len;
 8003812:	687b      	ldr	r3, [r7, #4]
}
 8003814:	4618      	mov	r0, r3
 8003816:	3718      	adds	r7, #24
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <_close>:
  }
  return len;
}

int _close(int file)
{
 800381c:	b480      	push	{r7}
 800381e:	b083      	sub	sp, #12
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003824:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003828:	4618      	mov	r0, r3
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003844:	605a      	str	r2, [r3, #4]
  return 0;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	370c      	adds	r7, #12
 800384c:	46bd      	mov	sp, r7
 800384e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003852:	4770      	bx	lr

08003854 <_isatty>:

int _isatty(int file)
{
 8003854:	b480      	push	{r7}
 8003856:	b083      	sub	sp, #12
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800385c:	2301      	movs	r3, #1
}
 800385e:	4618      	mov	r0, r3
 8003860:	370c      	adds	r7, #12
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr

0800386a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800386a:	b480      	push	{r7}
 800386c:	b085      	sub	sp, #20
 800386e:	af00      	add	r7, sp, #0
 8003870:	60f8      	str	r0, [r7, #12]
 8003872:	60b9      	str	r1, [r7, #8]
 8003874:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003876:	2300      	movs	r3, #0
}
 8003878:	4618      	mov	r0, r3
 800387a:	3714      	adds	r7, #20
 800387c:	46bd      	mov	sp, r7
 800387e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003882:	4770      	bx	lr

08003884 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b086      	sub	sp, #24
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800388c:	4a14      	ldr	r2, [pc, #80]	@ (80038e0 <_sbrk+0x5c>)
 800388e:	4b15      	ldr	r3, [pc, #84]	@ (80038e4 <_sbrk+0x60>)
 8003890:	1ad3      	subs	r3, r2, r3
 8003892:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003894:	697b      	ldr	r3, [r7, #20]
 8003896:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003898:	4b13      	ldr	r3, [pc, #76]	@ (80038e8 <_sbrk+0x64>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d102      	bne.n	80038a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038a0:	4b11      	ldr	r3, [pc, #68]	@ (80038e8 <_sbrk+0x64>)
 80038a2:	4a12      	ldr	r2, [pc, #72]	@ (80038ec <_sbrk+0x68>)
 80038a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038a6:	4b10      	ldr	r3, [pc, #64]	@ (80038e8 <_sbrk+0x64>)
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4413      	add	r3, r2
 80038ae:	693a      	ldr	r2, [r7, #16]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d207      	bcs.n	80038c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038b4:	f010 ffc2 	bl	801483c <__errno>
 80038b8:	4603      	mov	r3, r0
 80038ba:	220c      	movs	r2, #12
 80038bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038be:	f04f 33ff 	mov.w	r3, #4294967295
 80038c2:	e009      	b.n	80038d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038c4:	4b08      	ldr	r3, [pc, #32]	@ (80038e8 <_sbrk+0x64>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038ca:	4b07      	ldr	r3, [pc, #28]	@ (80038e8 <_sbrk+0x64>)
 80038cc:	681a      	ldr	r2, [r3, #0]
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4413      	add	r3, r2
 80038d2:	4a05      	ldr	r2, [pc, #20]	@ (80038e8 <_sbrk+0x64>)
 80038d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80038d6:	68fb      	ldr	r3, [r7, #12]
}
 80038d8:	4618      	mov	r0, r3
 80038da:	3718      	adds	r7, #24
 80038dc:	46bd      	mov	sp, r7
 80038de:	bd80      	pop	{r7, pc}
 80038e0:	20030000 	.word	0x20030000
 80038e4:	00001000 	.word	0x00001000
 80038e8:	20000e64 	.word	0x20000e64
 80038ec:	20003d00 	.word	0x20003d00

080038f0 <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 80038f4:	4b03      	ldr	r3, [pc, #12]	@ (8003904 <LL_FLASH_GetUDN+0x14>)
 80038f6:	681b      	ldr	r3, [r3, #0]
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	1fff7580 	.word	0x1fff7580

08003908 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 800390c:	4b03      	ldr	r3, [pc, #12]	@ (800391c <LL_FLASH_GetDeviceID+0x14>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	b2db      	uxtb	r3, r3
}
 8003912:	4618      	mov	r0, r3
 8003914:	46bd      	mov	sp, r7
 8003916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800391a:	4770      	bx	lr
 800391c:	1fff7584 	.word	0x1fff7584

08003920 <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8003924:	4b03      	ldr	r3, [pc, #12]	@ (8003934 <LL_FLASH_GetSTCompanyID+0x14>)
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	0a1b      	lsrs	r3, r3, #8
}
 800392a:	4618      	mov	r0, r3
 800392c:	46bd      	mov	sp, r7
 800392e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003932:	4770      	bx	lr
 8003934:	1fff7584 	.word	0x1fff7584

08003938 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8003938:	b5f0      	push	{r4, r5, r6, r7, lr}
 800393a:	b0b1      	sub	sp, #196	@ 0xc4
 800393c:	af04      	add	r7, sp, #16
  SHCI_CmdStatus_t status;
  /* USER CODE BEGIN APP_BLE_Init_1 */
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;  
 800393e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003942:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  char StackVersion[23];
  char StackBranch[20];
  char FusVersion[20];
  const uint8_t *bdaddr;  
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8003946:	4b9e      	ldr	r3, [pc, #632]	@ (8003bc0 <APP_BLE_Init+0x288>)
 8003948:	1d3c      	adds	r4, r7, #4
 800394a:	461d      	mov	r5, r3
 800394c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800394e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003950:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003952:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003954:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003956:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003958:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800395c:	c403      	stmia	r4!, {r0, r1}
 800395e:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 8003960:	f000 fe24 	bl	80045ac <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8003964:	2101      	movs	r1, #1
 8003966:	2002      	movs	r0, #2
 8003968:	f00f fd4e 	bl	8013408 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 800396c:	4a95      	ldr	r2, [pc, #596]	@ (8003bc4 <APP_BLE_Init+0x28c>)
 800396e:	2100      	movs	r1, #0
 8003970:	2004      	movs	r0, #4
 8003972:	f00f fe75 	bl	8013660 <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8003976:	1d3b      	adds	r3, r7, #4
 8003978:	4618      	mov	r0, r3
 800397a:	f00e f979 	bl	8011c70 <SHCI_C2_BLE_Init>
 800397e:	4603      	mov	r3, r0
 8003980:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
  if (status != SHCI_Success)
 8003984:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8003988:	2b00      	cmp	r3, #0
 800398a:	d012      	beq.n	80039b2 <APP_BLE_Init+0x7a>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 800398c:	488e      	ldr	r0, [pc, #568]	@ (8003bc8 <APP_BLE_Init+0x290>)
 800398e:	f00d fbfb 	bl	8011188 <DbgTraceGetFileName>
 8003992:	4601      	mov	r1, r0
 8003994:	f240 134f 	movw	r3, #335	@ 0x14f
 8003998:	4a8c      	ldr	r2, [pc, #560]	@ (8003bcc <APP_BLE_Init+0x294>)
 800399a:	488d      	ldr	r0, [pc, #564]	@ (8003bd0 <APP_BLE_Init+0x298>)
 800399c:	f010 fd56 	bl	801444c <iprintf>
 80039a0:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 80039a4:	4619      	mov	r1, r3
 80039a6:	488b      	ldr	r0, [pc, #556]	@ (8003bd4 <APP_BLE_Init+0x29c>)
 80039a8:	f010 fd50 	bl	801444c <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 80039ac:	f7ff fbf9 	bl	80031a2 <Error_Handler>
 80039b0:	e00c      	b.n	80039cc <APP_BLE_Init+0x94>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 80039b2:	4885      	ldr	r0, [pc, #532]	@ (8003bc8 <APP_BLE_Init+0x290>)
 80039b4:	f00d fbe8 	bl	8011188 <DbgTraceGetFileName>
 80039b8:	4601      	mov	r1, r0
 80039ba:	f240 1355 	movw	r3, #341	@ 0x155
 80039be:	4a83      	ldr	r2, [pc, #524]	@ (8003bcc <APP_BLE_Init+0x294>)
 80039c0:	4883      	ldr	r0, [pc, #524]	@ (8003bd0 <APP_BLE_Init+0x298>)
 80039c2:	f010 fd43 	bl	801444c <iprintf>
 80039c6:	4884      	ldr	r0, [pc, #528]	@ (8003bd8 <APP_BLE_Init+0x2a0>)
 80039c8:	f010 fdb0 	bl	801452c <puts>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 80039cc:	f000 fe04 	bl	80045d8 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 80039d0:	f00e fefe 	bl	80127d0 <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80039d4:	4b81      	ldr	r3, [pc, #516]	@ (8003bdc <APP_BLE_Init+0x2a4>)
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 80039dc:	4b7f      	ldr	r3, [pc, #508]	@ (8003bdc <APP_BLE_Init+0x2a4>)
 80039de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80039e2:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_UPDATE_ID, UTIL_SEQ_RFU, Adv_Update);
 80039e4:	4a7e      	ldr	r2, [pc, #504]	@ (8003be0 <APP_BLE_Init+0x2a8>)
 80039e6:	2100      	movs	r1, #0
 80039e8:	2001      	movs	r0, #1
 80039ea:	f00f fe39 	bl	8013660 <UTIL_SEQ_RegTask>
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

  /**
   * Initialize DIS Application
   */
  DISAPP_Init();
 80039ee:	f001 fa81 	bl	8004ef4 <DISAPP_Init>
   * Initialize HRS Application
   */
//  HRSAPP_Init();

  /* USER CODE BEGIN APP_BLE_Init_3 */
  a_ManufData[sizeof(a_ManufData)-11] = CFG_DEV_ID_HEARTRATE;
 80039f2:	4b7c      	ldr	r3, [pc, #496]	@ (8003be4 <APP_BLE_Init+0x2ac>)
 80039f4:	2289      	movs	r2, #137	@ 0x89
 80039f6:	70da      	strb	r2, [r3, #3]
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Create timer to handle the connection state machine
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Mgr);
 80039f8:	4b7b      	ldr	r3, [pc, #492]	@ (8003be8 <APP_BLE_Init+0x2b0>)
 80039fa:	2200      	movs	r2, #0
 80039fc:	497b      	ldr	r1, [pc, #492]	@ (8003bec <APP_BLE_Init+0x2b4>)
 80039fe:	2000      	movs	r0, #0
 8003a00:	f7fe fc9e 	bl	8002340 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = AD_TYPE_16_BIT_SERV_UUID;
 8003a04:	4b75      	ldr	r3, [pc, #468]	@ (8003bdc <APP_BLE_Init+0x2a4>)
 8003a06:	2202      	movs	r2, #2
 8003a08:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 1;
 8003a0a:	4b74      	ldr	r3, [pc, #464]	@ (8003bdc <APP_BLE_Init+0x2a4>)
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	761a      	strb	r2, [r3, #24]
  Add_Advertisment_Service_UUID(HEART_RATE_SERVICE_UUID);
 8003a10:	f641 000d 	movw	r0, #6157	@ 0x180d
 8003a14:	f001 f9da 	bl	8004dcc <Add_Advertisment_Service_UUID>
//  Add_Advertisment_Service_UUID(0x181C);

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 8003a18:	4b75      	ldr	r3, [pc, #468]	@ (8003bf0 <APP_BLE_Init+0x2b8>)
 8003a1a:	2280      	movs	r2, #128	@ 0x80
 8003a1c:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 8003a1e:	4b75      	ldr	r3, [pc, #468]	@ (8003bf4 <APP_BLE_Init+0x2bc>)
 8003a20:	22a0      	movs	r2, #160	@ 0xa0
 8003a22:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by Collector
   */
  Adv_Request(APP_BLE_FAST_ADV);
 8003a24:	2001      	movs	r0, #1
 8003a26:	f001 f88b 	bl	8004b40 <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

   /* Displays the board information: MAC Address, Stack version, FUS version*/ 
   if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 8003a2a:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 8003a2e:	f00e f963 	bl	8011cf8 <SHCI_GetWirelessFwInfo>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	f040 8092 	bne.w	8003b5e <APP_BLE_Init+0x226>
   {
     // Error
   }
   else
   {
     bdaddr= BleGetBdAddress();
 8003a3a:	f001 f983 	bl	8004d44 <BleGetBdAddress>
 8003a3e:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
     sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 8003a42:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a46:	3305      	adds	r3, #5
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	461d      	mov	r5, r3
 8003a4c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a50:	3304      	adds	r3, #4
 8003a52:	781b      	ldrb	r3, [r3, #0]
 8003a54:	461e      	mov	r6, r3
 8003a56:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a5a:	3303      	adds	r3, #3
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	461a      	mov	r2, r3
 8003a60:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a64:	3302      	adds	r3, #2
 8003a66:	781b      	ldrb	r3, [r3, #0]
 8003a68:	4619      	mov	r1, r3
 8003a6a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a6e:	3301      	adds	r3, #1
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	461c      	mov	r4, r3
 8003a74:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 8003a7e:	9303      	str	r3, [sp, #12]
 8003a80:	9402      	str	r4, [sp, #8]
 8003a82:	9101      	str	r1, [sp, #4]
 8003a84:	9200      	str	r2, [sp, #0]
 8003a86:	4633      	mov	r3, r6
 8003a88:	462a      	mov	r2, r5
 8003a8a:	495b      	ldr	r1, [pc, #364]	@ (8003bf8 <APP_BLE_Init+0x2c0>)
 8003a8c:	f010 fd56 	bl	801453c <siprintf>
     sprintf(StackVersion, "BLE Stack=v%d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 8003a90:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	461a      	mov	r2, r3
 8003a98:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a9c:	785b      	ldrb	r3, [r3, #1]
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003aa4:	789b      	ldrb	r3, [r3, #2]
 8003aa6:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	460b      	mov	r3, r1
 8003aae:	4953      	ldr	r1, [pc, #332]	@ (8003bfc <APP_BLE_Init+0x2c4>)
 8003ab0:	f010 fd44 	bl	801453c <siprintf>
     sprintf(StackBranch, "Branch=%d Type=%d", p_wireless_info->VersionBranch, p_wireless_info->VersionReleaseType);
 8003ab4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ab8:	78db      	ldrb	r3, [r3, #3]
 8003aba:	461a      	mov	r2, r3
 8003abc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ac0:	791b      	ldrb	r3, [r3, #4]
 8003ac2:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8003ac6:	494e      	ldr	r1, [pc, #312]	@ (8003c00 <APP_BLE_Init+0x2c8>)
 8003ac8:	f010 fd38 	bl	801453c <siprintf>
     sprintf(FusVersion, "FUS v%d.%d.%d", p_wireless_info->FusVersionMajor, p_wireless_info->FusVersionMinor, p_wireless_info->FusVersionSub);
 8003acc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ad0:	7a9b      	ldrb	r3, [r3, #10]
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ad8:	7adb      	ldrb	r3, [r3, #11]
 8003ada:	4619      	mov	r1, r3
 8003adc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003ae0:	7b1b      	ldrb	r3, [r3, #12]
 8003ae2:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 8003ae6:	9300      	str	r3, [sp, #0]
 8003ae8:	460b      	mov	r3, r1
 8003aea:	4946      	ldr	r1, [pc, #280]	@ (8003c04 <APP_BLE_Init+0x2cc>)
 8003aec:	f010 fd26 	bl	801453c <siprintf>
        
     BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8003af0:	2100      	movs	r1, #0
 8003af2:	2000      	movs	r0, #0
 8003af4:	f006 f9d0 	bl	8009e98 <BSP_LCD_Clear>
     BSP_LCD_Refresh(0);
 8003af8:	2000      	movs	r0, #0
 8003afa:	f006 f8a5 	bl	8009c48 <BSP_LCD_Refresh>
     UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)BdAddress, LEFT_MODE);
 8003afe:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8003b02:	2303      	movs	r3, #3
 8003b04:	2100      	movs	r1, #0
 8003b06:	2000      	movs	r0, #0
 8003b08:	f00f fa64 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)StackVersion, LEFT_MODE);
 8003b0c:	f00f fa00 	bl	8012f10 <UTIL_LCD_GetFont>
 8003b10:	4603      	mov	r3, r0
 8003b12:	88db      	ldrh	r3, [r3, #6]
 8003b14:	4619      	mov	r1, r3
 8003b16:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	2000      	movs	r0, #0
 8003b1e:	f00f fa59 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(2), (uint8_t *)StackBranch, LEFT_MODE);
 8003b22:	f00f f9f5 	bl	8012f10 <UTIL_LCD_GetFont>
 8003b26:	4603      	mov	r3, r0
 8003b28:	88db      	ldrh	r3, [r3, #6]
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 8003b32:	2303      	movs	r3, #3
 8003b34:	2000      	movs	r0, #0
 8003b36:	f00f fa4d 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)FusVersion, LEFT_MODE);
 8003b3a:	f00f f9e9 	bl	8012f10 <UTIL_LCD_GetFont>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	88db      	ldrh	r3, [r3, #6]
 8003b42:	461a      	mov	r2, r3
 8003b44:	4613      	mov	r3, r2
 8003b46:	005b      	lsls	r3, r3, #1
 8003b48:	4413      	add	r3, r2
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 8003b50:	2303      	movs	r3, #3
 8003b52:	2000      	movs	r0, #0
 8003b54:	f00f fa3e 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
     BSP_LCD_Refresh(0);
 8003b58:	2000      	movs	r0, #0
 8003b5a:	f006 f875 	bl	8009c48 <BSP_LCD_Refresh>
   }
   HAL_Delay(4000);
 8003b5e:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8003b62:	f7fd fe67 	bl	8001834 <HAL_Delay>
   /* Displays Application */
   BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8003b66:	2100      	movs	r1, #0
 8003b68:	2000      	movs	r0, #0
 8003b6a:	f006 f995 	bl	8009e98 <BSP_LCD_Clear>
   BSP_LCD_Refresh(0);
 8003b6e:	2000      	movs	r0, #0
 8003b70:	f006 f86a 	bl	8009c48 <BSP_LCD_Refresh>
   UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 8003b74:	2301      	movs	r3, #1
 8003b76:	4a24      	ldr	r2, [pc, #144]	@ (8003c08 <APP_BLE_Init+0x2d0>)
 8003b78:	2100      	movs	r1, #0
 8003b7a:	2000      	movs	r0, #0
 8003b7c:	f00f fa2a 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
   UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003b80:	f00f f9c6 	bl	8012f10 <UTIL_LCD_GetFont>
 8003b84:	4603      	mov	r3, r0
 8003b86:	88db      	ldrh	r3, [r3, #6]
 8003b88:	4619      	mov	r1, r3
 8003b8a:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 8003b8e:	2303      	movs	r3, #3
 8003b90:	2000      	movs	r0, #0
 8003b92:	f00f fa1f 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
   UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"ADVERTISING", LEFT_MODE);
 8003b96:	f00f f9bb 	bl	8012f10 <UTIL_LCD_GetFont>
 8003b9a:	4603      	mov	r3, r0
 8003b9c:	88db      	ldrh	r3, [r3, #6]
 8003b9e:	461a      	mov	r2, r3
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	005b      	lsls	r3, r3, #1
 8003ba4:	4413      	add	r3, r2
 8003ba6:	4619      	mov	r1, r3
 8003ba8:	2303      	movs	r3, #3
 8003baa:	4a18      	ldr	r2, [pc, #96]	@ (8003c0c <APP_BLE_Init+0x2d4>)
 8003bac:	2000      	movs	r0, #0
 8003bae:	f00f fa11 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
   BSP_LCD_Refresh(0);
 8003bb2:	2000      	movs	r0, #0
 8003bb4:	f006 f848 	bl	8009c48 <BSP_LCD_Refresh>
  /* USER CODE END APP_BLE_Init_2 */

  return;
 8003bb8:	bf00      	nop
}
 8003bba:	37b4      	adds	r7, #180	@ 0xb4
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bc0:	08016d44 	.word	0x08016d44
 8003bc4:	08011321 	.word	0x08011321
 8003bc8:	08016bc8 	.word	0x08016bc8
 8003bcc:	080188a0 	.word	0x080188a0
 8003bd0:	08016c54 	.word	0x08016c54
 8003bd4:	08016c6c 	.word	0x08016c6c
 8003bd8:	08016ca4 	.word	0x08016ca4
 8003bdc:	20000e70 	.word	0x20000e70
 8003be0:	08004e35 	.word	0x08004e35
 8003be4:	20000208 	.word	0x20000208
 8003be8:	08004e25 	.word	0x08004e25
 8003bec:	20000ef1 	.word	0x20000ef1
 8003bf0:	20000ef4 	.word	0x20000ef4
 8003bf4:	20000ef6 	.word	0x20000ef6
 8003bf8:	08016ccc 	.word	0x08016ccc
 8003bfc:	08016cec 	.word	0x08016cec
 8003c00:	08016d00 	.word	0x08016d00
 8003c04:	08016d14 	.word	0x08016d14
 8003c08:	08016d24 	.word	0x08016d24
 8003c0c:	08016d38 	.word	0x08016d38

08003c10 <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8003c10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c12:	b097      	sub	sp, #92	@ 0x5c
 8003c14:	af04      	add	r7, sp, #16
 8003c16:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8003c18:	2392      	movs	r3, #146	@ 0x92
 8003c1a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  /* USER CODE BEGIN SVCCTL_App_Notification */
  char BdAddress[20];
  const uint8_t *bdaddr;  
  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	3301      	adds	r3, #1
 8003c22:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (p_event_pckt->evt)
 8003c24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c26:	781b      	ldrb	r3, [r3, #0]
 8003c28:	2bff      	cmp	r3, #255	@ 0xff
 8003c2a:	f000 824c 	beq.w	80040c6 <SVCCTL_App_Notification+0x4b6>
 8003c2e:	2bff      	cmp	r3, #255	@ 0xff
 8003c30:	f300 8418 	bgt.w	8004464 <SVCCTL_App_Notification+0x854>
 8003c34:	2b05      	cmp	r3, #5
 8003c36:	d004      	beq.n	8003c42 <SVCCTL_App_Notification+0x32>
 8003c38:	2b3e      	cmp	r3, #62	@ 0x3e
 8003c3a:	f000 8087 	beq.w	8003d4c <SVCCTL_App_Notification+0x13c>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8003c3e:	f000 bc11 	b.w	8004464 <SVCCTL_App_Notification+0x854>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8003c42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c44:	3302      	adds	r3, #2
 8003c46:	623b      	str	r3, [r7, #32]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8003c48:	6a3b      	ldr	r3, [r7, #32]
 8003c4a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003c4e:	b29a      	uxth	r2, r3
 8003c50:	4ba8      	ldr	r3, [pc, #672]	@ (8003ef4 <SVCCTL_App_Notification+0x2e4>)
 8003c52:	8adb      	ldrh	r3, [r3, #22]
 8003c54:	429a      	cmp	r2, r3
 8003c56:	d128      	bne.n	8003caa <SVCCTL_App_Notification+0x9a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8003c58:	4ba6      	ldr	r3, [pc, #664]	@ (8003ef4 <SVCCTL_App_Notification+0x2e4>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8003c5e:	4ba5      	ldr	r3, [pc, #660]	@ (8003ef4 <SVCCTL_App_Notification+0x2e4>)
 8003c60:	2200      	movs	r2, #0
 8003c62:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 8003c66:	48a4      	ldr	r0, [pc, #656]	@ (8003ef8 <SVCCTL_App_Notification+0x2e8>)
 8003c68:	f00d fa8e 	bl	8011188 <DbgTraceGetFileName>
 8003c6c:	4601      	mov	r1, r0
 8003c6e:	f240 13db 	movw	r3, #475	@ 0x1db
 8003c72:	4aa2      	ldr	r2, [pc, #648]	@ (8003efc <SVCCTL_App_Notification+0x2ec>)
 8003c74:	48a2      	ldr	r0, [pc, #648]	@ (8003f00 <SVCCTL_App_Notification+0x2f0>)
 8003c76:	f010 fbe9 	bl	801444c <iprintf>
 8003c7a:	48a2      	ldr	r0, [pc, #648]	@ (8003f04 <SVCCTL_App_Notification+0x2f4>)
 8003c7c:	f010 fc56 	bl	801452c <puts>
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 8003c80:	489d      	ldr	r0, [pc, #628]	@ (8003ef8 <SVCCTL_App_Notification+0x2e8>)
 8003c82:	f00d fa81 	bl	8011188 <DbgTraceGetFileName>
 8003c86:	4601      	mov	r1, r0
 8003c88:	f44f 73ee 	mov.w	r3, #476	@ 0x1dc
 8003c8c:	4a9b      	ldr	r2, [pc, #620]	@ (8003efc <SVCCTL_App_Notification+0x2ec>)
 8003c8e:	489c      	ldr	r0, [pc, #624]	@ (8003f00 <SVCCTL_App_Notification+0x2f0>)
 8003c90:	f010 fbdc 	bl	801444c <iprintf>
 8003c94:	6a3b      	ldr	r3, [r7, #32]
 8003c96:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	6a3b      	ldr	r3, [r7, #32]
 8003ca0:	78db      	ldrb	r3, [r3, #3]
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	4898      	ldr	r0, [pc, #608]	@ (8003f08 <SVCCTL_App_Notification+0x2f8>)
 8003ca6:	f010 fbd1 	bl	801444c <iprintf>
      bdaddr= BleGetBdAddress();
 8003caa:	f001 f84b 	bl	8004d44 <BleGetBdAddress>
 8003cae:	6278      	str	r0, [r7, #36]	@ 0x24
      sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5], bdaddr[4], bdaddr[3], bdaddr[2], bdaddr[1], bdaddr[0]);
 8003cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb2:	3305      	adds	r3, #5
 8003cb4:	781b      	ldrb	r3, [r3, #0]
 8003cb6:	461d      	mov	r5, r3
 8003cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cba:	3304      	adds	r3, #4
 8003cbc:	781b      	ldrb	r3, [r3, #0]
 8003cbe:	461e      	mov	r6, r3
 8003cc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc2:	3303      	adds	r3, #3
 8003cc4:	781b      	ldrb	r3, [r3, #0]
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cca:	3302      	adds	r3, #2
 8003ccc:	781b      	ldrb	r3, [r3, #0]
 8003cce:	4619      	mov	r1, r3
 8003cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cd2:	3301      	adds	r3, #1
 8003cd4:	781b      	ldrb	r3, [r3, #0]
 8003cd6:	461c      	mov	r4, r3
 8003cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cda:	781b      	ldrb	r3, [r3, #0]
 8003cdc:	f107 0008 	add.w	r0, r7, #8
 8003ce0:	9303      	str	r3, [sp, #12]
 8003ce2:	9402      	str	r4, [sp, #8]
 8003ce4:	9101      	str	r1, [sp, #4]
 8003ce6:	9200      	str	r2, [sp, #0]
 8003ce8:	4633      	mov	r3, r6
 8003cea:	462a      	mov	r2, r5
 8003cec:	4987      	ldr	r1, [pc, #540]	@ (8003f0c <SVCCTL_App_Notification+0x2fc>)
 8003cee:	f010 fc25 	bl	801453c <siprintf>
      BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	f006 f8cf 	bl	8009e98 <BSP_LCD_Clear>
      BSP_LCD_Refresh(0);
 8003cfa:	2000      	movs	r0, #0
 8003cfc:	f005 ffa4 	bl	8009c48 <BSP_LCD_Refresh>
      UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 8003d00:	2301      	movs	r3, #1
 8003d02:	4a83      	ldr	r2, [pc, #524]	@ (8003f10 <SVCCTL_App_Notification+0x300>)
 8003d04:	2100      	movs	r1, #0
 8003d06:	2000      	movs	r0, #0
 8003d08:	f00f f964 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
      UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003d0c:	f00f f900 	bl	8012f10 <UTIL_LCD_GetFont>
 8003d10:	4603      	mov	r3, r0
 8003d12:	88db      	ldrh	r3, [r3, #6]
 8003d14:	4619      	mov	r1, r3
 8003d16:	f107 0208 	add.w	r2, r7, #8
 8003d1a:	2303      	movs	r3, #3
 8003d1c:	2000      	movs	r0, #0
 8003d1e:	f00f f959 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
      UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"ADVERTISING", LEFT_MODE);
 8003d22:	f00f f8f5 	bl	8012f10 <UTIL_LCD_GetFont>
 8003d26:	4603      	mov	r3, r0
 8003d28:	88db      	ldrh	r3, [r3, #6]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	005b      	lsls	r3, r3, #1
 8003d30:	4413      	add	r3, r2
 8003d32:	4619      	mov	r1, r3
 8003d34:	2303      	movs	r3, #3
 8003d36:	4a77      	ldr	r2, [pc, #476]	@ (8003f14 <SVCCTL_App_Notification+0x304>)
 8003d38:	2000      	movs	r0, #0
 8003d3a:	f00f f94b 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
      BSP_LCD_Refresh(0);
 8003d3e:	2000      	movs	r0, #0
 8003d40:	f005 ff82 	bl	8009c48 <BSP_LCD_Refresh>
      Adv_Request(APP_BLE_FAST_ADV);
 8003d44:	2001      	movs	r0, #1
 8003d46:	f000 fefb 	bl	8004b40 <Adv_Request>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8003d4a:	e38e      	b.n	800446a <SVCCTL_App_Notification+0x85a>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8003d4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003d4e:	3302      	adds	r3, #2
 8003d50:	637b      	str	r3, [r7, #52]	@ 0x34
      switch (p_meta_evt->subevent)
 8003d52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d54:	781b      	ldrb	r3, [r3, #0]
 8003d56:	2b0c      	cmp	r3, #12
 8003d58:	d048      	beq.n	8003dec <SVCCTL_App_Notification+0x1dc>
 8003d5a:	2b0c      	cmp	r3, #12
 8003d5c:	f300 81b1 	bgt.w	80040c2 <SVCCTL_App_Notification+0x4b2>
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	f000 80eb 	beq.w	8003f3c <SVCCTL_App_Notification+0x32c>
 8003d66:	2b03      	cmp	r3, #3
 8003d68:	f040 81ab 	bne.w	80040c2 <SVCCTL_App_Notification+0x4b2>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 8003d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d6e:	3301      	adds	r3, #1
 8003d70:	62fb      	str	r3, [r7, #44]	@ 0x2c
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\r\n");
 8003d72:	4861      	ldr	r0, [pc, #388]	@ (8003ef8 <SVCCTL_App_Notification+0x2e8>)
 8003d74:	f00d fa08 	bl	8011188 <DbgTraceGetFileName>
 8003d78:	4601      	mov	r1, r0
 8003d7a:	f240 2305 	movw	r3, #517	@ 0x205
 8003d7e:	4a5f      	ldr	r2, [pc, #380]	@ (8003efc <SVCCTL_App_Notification+0x2ec>)
 8003d80:	485f      	ldr	r0, [pc, #380]	@ (8003f00 <SVCCTL_App_Notification+0x2f0>)
 8003d82:	f010 fb63 	bl	801444c <iprintf>
 8003d86:	4864      	ldr	r0, [pc, #400]	@ (8003f18 <SVCCTL_App_Notification+0x308>)
 8003d88:	f010 fbd0 	bl	801452c <puts>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\r\n     - Connection latency:    %d\r\n     - Supervision Timeout: %d ms\n\r",
 8003d8c:	485a      	ldr	r0, [pc, #360]	@ (8003ef8 <SVCCTL_App_Notification+0x2e8>)
 8003d8e:	f00d f9fb 	bl	8011188 <DbgTraceGetFileName>
 8003d92:	4601      	mov	r1, r0
 8003d94:	f240 2306 	movw	r3, #518	@ 0x206
 8003d98:	4a58      	ldr	r2, [pc, #352]	@ (8003efc <SVCCTL_App_Notification+0x2ec>)
 8003d9a:	4859      	ldr	r0, [pc, #356]	@ (8003f00 <SVCCTL_App_Notification+0x2f0>)
 8003d9c:	f010 fb56 	bl	801444c <iprintf>
 8003da0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003da2:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8003da6:	b29b      	uxth	r3, r3
 8003da8:	4618      	mov	r0, r3
 8003daa:	f7fc fb93 	bl	80004d4 <__aeabi_i2d>
 8003dae:	f04f 0200 	mov.w	r2, #0
 8003db2:	4b5a      	ldr	r3, [pc, #360]	@ (8003f1c <SVCCTL_App_Notification+0x30c>)
 8003db4:	f7fc fbf8 	bl	80005a8 <__aeabi_dmul>
 8003db8:	4602      	mov	r2, r0
 8003dba:	460b      	mov	r3, r1
 8003dbc:	4610      	mov	r0, r2
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dc2:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8003dc6:	b29b      	uxth	r3, r3
 8003dc8:	461c      	mov	r4, r3
 8003dca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003dcc:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	4613      	mov	r3, r2
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	4413      	add	r3, r2
 8003dda:	005b      	lsls	r3, r3, #1
 8003ddc:	9301      	str	r3, [sp, #4]
 8003dde:	9400      	str	r4, [sp, #0]
 8003de0:	4602      	mov	r2, r0
 8003de2:	460b      	mov	r3, r1
 8003de4:	484e      	ldr	r0, [pc, #312]	@ (8003f20 <SVCCTL_App_Notification+0x310>)
 8003de6:	f010 fb31 	bl	801444c <iprintf>
          break;
 8003dea:	e16b      	b.n	80040c4 <SVCCTL_App_Notification+0x4b4>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 8003dec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dee:	3301      	adds	r3, #1
 8003df0:	633b      	str	r3, [r7, #48]	@ 0x30
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 8003df2:	4841      	ldr	r0, [pc, #260]	@ (8003ef8 <SVCCTL_App_Notification+0x2e8>)
 8003df4:	f00d f9c8 	bl	8011188 <DbgTraceGetFileName>
 8003df8:	4601      	mov	r1, r0
 8003dfa:	f240 2313 	movw	r3, #531	@ 0x213
 8003dfe:	4a3f      	ldr	r2, [pc, #252]	@ (8003efc <SVCCTL_App_Notification+0x2ec>)
 8003e00:	483f      	ldr	r0, [pc, #252]	@ (8003f00 <SVCCTL_App_Notification+0x2f0>)
 8003e02:	f010 fb23 	bl	801444c <iprintf>
 8003e06:	4847      	ldr	r0, [pc, #284]	@ (8003f24 <SVCCTL_App_Notification+0x314>)
 8003e08:	f010 fb90 	bl	801452c <puts>
          if (p_evt_le_phy_update_complete->Status == 0)
 8003e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e0e:	781b      	ldrb	r3, [r3, #0]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10d      	bne.n	8003e30 <SVCCTL_App_Notification+0x220>
            APP_DBG_MSG("status ok \r\n");
 8003e14:	4838      	ldr	r0, [pc, #224]	@ (8003ef8 <SVCCTL_App_Notification+0x2e8>)
 8003e16:	f00d f9b7 	bl	8011188 <DbgTraceGetFileName>
 8003e1a:	4601      	mov	r1, r0
 8003e1c:	f240 2316 	movw	r3, #534	@ 0x216
 8003e20:	4a36      	ldr	r2, [pc, #216]	@ (8003efc <SVCCTL_App_Notification+0x2ec>)
 8003e22:	4837      	ldr	r0, [pc, #220]	@ (8003f00 <SVCCTL_App_Notification+0x2f0>)
 8003e24:	f010 fb12 	bl	801444c <iprintf>
 8003e28:	483f      	ldr	r0, [pc, #252]	@ (8003f28 <SVCCTL_App_Notification+0x318>)
 8003e2a:	f010 fb7f 	bl	801452c <puts>
 8003e2e:	e00c      	b.n	8003e4a <SVCCTL_App_Notification+0x23a>
            APP_DBG_MSG("status nok \r\n");
 8003e30:	4831      	ldr	r0, [pc, #196]	@ (8003ef8 <SVCCTL_App_Notification+0x2e8>)
 8003e32:	f00d f9a9 	bl	8011188 <DbgTraceGetFileName>
 8003e36:	4601      	mov	r1, r0
 8003e38:	f240 231a 	movw	r3, #538	@ 0x21a
 8003e3c:	4a2f      	ldr	r2, [pc, #188]	@ (8003efc <SVCCTL_App_Notification+0x2ec>)
 8003e3e:	4830      	ldr	r0, [pc, #192]	@ (8003f00 <SVCCTL_App_Notification+0x2f0>)
 8003e40:	f010 fb04 	bl	801444c <iprintf>
 8003e44:	4839      	ldr	r0, [pc, #228]	@ (8003f2c <SVCCTL_App_Notification+0x31c>)
 8003e46:	f010 fb71 	bl	801452c <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 8003e4a:	4b2a      	ldr	r3, [pc, #168]	@ (8003ef4 <SVCCTL_App_Notification+0x2e4>)
 8003e4c:	8adb      	ldrh	r3, [r3, #22]
 8003e4e:	f107 021e 	add.w	r2, r7, #30
 8003e52:	f107 011f 	add.w	r1, r7, #31
 8003e56:	4618      	mov	r0, r3
 8003e58:	f00d f846 	bl	8010ee8 <hci_le_read_phy>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8003e62:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d00d      	beq.n	8003e86 <SVCCTL_App_Notification+0x276>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 8003e6a:	4823      	ldr	r0, [pc, #140]	@ (8003ef8 <SVCCTL_App_Notification+0x2e8>)
 8003e6c:	f00d f98c 	bl	8011188 <DbgTraceGetFileName>
 8003e70:	4601      	mov	r1, r0
 8003e72:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8003e76:	4a21      	ldr	r2, [pc, #132]	@ (8003efc <SVCCTL_App_Notification+0x2ec>)
 8003e78:	4821      	ldr	r0, [pc, #132]	@ (8003f00 <SVCCTL_App_Notification+0x2f0>)
 8003e7a:	f010 fae7 	bl	801444c <iprintf>
 8003e7e:	482c      	ldr	r0, [pc, #176]	@ (8003f30 <SVCCTL_App_Notification+0x320>)
 8003e80:	f010 fb54 	bl	801452c <puts>
          break;
 8003e84:	e11e      	b.n	80040c4 <SVCCTL_App_Notification+0x4b4>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \r\n");
 8003e86:	481c      	ldr	r0, [pc, #112]	@ (8003ef8 <SVCCTL_App_Notification+0x2e8>)
 8003e88:	f00d f97e 	bl	8011188 <DbgTraceGetFileName>
 8003e8c:	4601      	mov	r1, r0
 8003e8e:	f44f 7309 	mov.w	r3, #548	@ 0x224
 8003e92:	4a1a      	ldr	r2, [pc, #104]	@ (8003efc <SVCCTL_App_Notification+0x2ec>)
 8003e94:	481a      	ldr	r0, [pc, #104]	@ (8003f00 <SVCCTL_App_Notification+0x2f0>)
 8003e96:	f010 fad9 	bl	801444c <iprintf>
 8003e9a:	4826      	ldr	r0, [pc, #152]	@ (8003f34 <SVCCTL_App_Notification+0x324>)
 8003e9c:	f010 fb46 	bl	801452c <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 8003ea0:	7ffb      	ldrb	r3, [r7, #31]
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d114      	bne.n	8003ed0 <SVCCTL_App_Notification+0x2c0>
 8003ea6:	7fbb      	ldrb	r3, [r7, #30]
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d111      	bne.n	8003ed0 <SVCCTL_App_Notification+0x2c0>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003eac:	4812      	ldr	r0, [pc, #72]	@ (8003ef8 <SVCCTL_App_Notification+0x2e8>)
 8003eae:	f00d f96b 	bl	8011188 <DbgTraceGetFileName>
 8003eb2:	4601      	mov	r1, r0
 8003eb4:	f44f 730a 	mov.w	r3, #552	@ 0x228
 8003eb8:	4a10      	ldr	r2, [pc, #64]	@ (8003efc <SVCCTL_App_Notification+0x2ec>)
 8003eba:	4811      	ldr	r0, [pc, #68]	@ (8003f00 <SVCCTL_App_Notification+0x2f0>)
 8003ebc:	f010 fac6 	bl	801444c <iprintf>
 8003ec0:	7ffb      	ldrb	r3, [r7, #31]
 8003ec2:	4619      	mov	r1, r3
 8003ec4:	7fbb      	ldrb	r3, [r7, #30]
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	481b      	ldr	r0, [pc, #108]	@ (8003f38 <SVCCTL_App_Notification+0x328>)
 8003eca:	f010 fabf 	bl	801444c <iprintf>
          break;
 8003ece:	e0f9      	b.n	80040c4 <SVCCTL_App_Notification+0x4b4>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003ed0:	4809      	ldr	r0, [pc, #36]	@ (8003ef8 <SVCCTL_App_Notification+0x2e8>)
 8003ed2:	f00d f959 	bl	8011188 <DbgTraceGetFileName>
 8003ed6:	4601      	mov	r1, r0
 8003ed8:	f44f 730b 	mov.w	r3, #556	@ 0x22c
 8003edc:	4a07      	ldr	r2, [pc, #28]	@ (8003efc <SVCCTL_App_Notification+0x2ec>)
 8003ede:	4808      	ldr	r0, [pc, #32]	@ (8003f00 <SVCCTL_App_Notification+0x2f0>)
 8003ee0:	f010 fab4 	bl	801444c <iprintf>
 8003ee4:	7ffb      	ldrb	r3, [r7, #31]
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	7fbb      	ldrb	r3, [r7, #30]
 8003eea:	461a      	mov	r2, r3
 8003eec:	4812      	ldr	r0, [pc, #72]	@ (8003f38 <SVCCTL_App_Notification+0x328>)
 8003eee:	f010 faad 	bl	801444c <iprintf>
          break;
 8003ef2:	e0e7      	b.n	80040c4 <SVCCTL_App_Notification+0x4b4>
 8003ef4:	20000e70 	.word	0x20000e70
 8003ef8:	08016bc8 	.word	0x08016bc8
 8003efc:	080188b0 	.word	0x080188b0
 8003f00:	08016c54 	.word	0x08016c54
 8003f04:	08016d80 	.word	0x08016d80
 8003f08:	08016dac 	.word	0x08016dac
 8003f0c:	08016ccc 	.word	0x08016ccc
 8003f10:	08016d24 	.word	0x08016d24
 8003f14:	08016d38 	.word	0x08016d38
 8003f18:	08016de8 	.word	0x08016de8
 8003f1c:	3ff40000 	.word	0x3ff40000
 8003f20:	08016e20 	.word	0x08016e20
 8003f24:	08016e90 	.word	0x08016e90
 8003f28:	08016ec0 	.word	0x08016ec0
 8003f2c:	08016ed0 	.word	0x08016ed0
 8003f30:	08016ee0 	.word	0x08016ee0
 8003f34:	08016f00 	.word	0x08016f00
 8003f38:	08016f24 	.word	0x08016f24
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8003f3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f3e:	3301      	adds	r3, #1
 8003f40:	62bb      	str	r3, [r7, #40]	@ 0x28
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8003f42:	4bac      	ldr	r3, [pc, #688]	@ (80041f4 <SVCCTL_App_Notification+0x5e4>)
 8003f44:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f7fe fa73 	bl	8002434 <HW_TS_Stop>
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 8003f4e:	48aa      	ldr	r0, [pc, #680]	@ (80041f8 <SVCCTL_App_Notification+0x5e8>)
 8003f50:	f00d f91a 	bl	8011188 <DbgTraceGetFileName>
 8003f54:	4601      	mov	r1, r0
 8003f56:	f240 233d 	movw	r3, #573	@ 0x23d
 8003f5a:	4aa8      	ldr	r2, [pc, #672]	@ (80041fc <SVCCTL_App_Notification+0x5ec>)
 8003f5c:	48a8      	ldr	r0, [pc, #672]	@ (8004200 <SVCCTL_App_Notification+0x5f0>)
 8003f5e:	f010 fa75 	bl	801444c <iprintf>
 8003f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f64:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	48a5      	ldr	r0, [pc, #660]	@ (8004204 <SVCCTL_App_Notification+0x5f4>)
 8003f6e:	f010 fa6d 	bl	801444c <iprintf>
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003f72:	48a1      	ldr	r0, [pc, #644]	@ (80041f8 <SVCCTL_App_Notification+0x5e8>)
 8003f74:	f00d f908 	bl	8011188 <DbgTraceGetFileName>
 8003f78:	4601      	mov	r1, r0
 8003f7a:	f240 233e 	movw	r3, #574	@ 0x23e
 8003f7e:	4a9f      	ldr	r2, [pc, #636]	@ (80041fc <SVCCTL_App_Notification+0x5ec>)
 8003f80:	489f      	ldr	r0, [pc, #636]	@ (8004200 <SVCCTL_App_Notification+0x5f0>)
 8003f82:	f010 fa63 	bl	801444c <iprintf>
 8003f86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f88:	7a9b      	ldrb	r3, [r3, #10]
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f8e:	7a5b      	ldrb	r3, [r3, #9]
 8003f90:	461c      	mov	r4, r3
 8003f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f94:	7a1b      	ldrb	r3, [r3, #8]
 8003f96:	461d      	mov	r5, r3
 8003f98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f9a:	79db      	ldrb	r3, [r3, #7]
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa0:	799b      	ldrb	r3, [r3, #6]
 8003fa2:	4619      	mov	r1, r3
 8003fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa6:	795b      	ldrb	r3, [r3, #5]
 8003fa8:	9302      	str	r3, [sp, #8]
 8003faa:	9101      	str	r1, [sp, #4]
 8003fac:	9200      	str	r2, [sp, #0]
 8003fae:	462b      	mov	r3, r5
 8003fb0:	4622      	mov	r2, r4
 8003fb2:	4601      	mov	r1, r0
 8003fb4:	4894      	ldr	r0, [pc, #592]	@ (8004208 <SVCCTL_App_Notification+0x5f8>)
 8003fb6:	f010 fa49 	bl	801444c <iprintf>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\r\n     - Connection latency:    %d\r\n     - Supervision Timeout: %d ms\n\r",
 8003fba:	488f      	ldr	r0, [pc, #572]	@ (80041f8 <SVCCTL_App_Notification+0x5e8>)
 8003fbc:	f00d f8e4 	bl	8011188 <DbgTraceGetFileName>
 8003fc0:	4601      	mov	r1, r0
 8003fc2:	f240 2345 	movw	r3, #581	@ 0x245
 8003fc6:	4a8d      	ldr	r2, [pc, #564]	@ (80041fc <SVCCTL_App_Notification+0x5ec>)
 8003fc8:	488d      	ldr	r0, [pc, #564]	@ (8004200 <SVCCTL_App_Notification+0x5f0>)
 8003fca:	f010 fa3f 	bl	801444c <iprintf>
 8003fce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fd0:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f7fc fa7c 	bl	80004d4 <__aeabi_i2d>
 8003fdc:	f04f 0200 	mov.w	r2, #0
 8003fe0:	4b8a      	ldr	r3, [pc, #552]	@ (800420c <SVCCTL_App_Notification+0x5fc>)
 8003fe2:	f7fc fae1 	bl	80005a8 <__aeabi_dmul>
 8003fe6:	4602      	mov	r2, r0
 8003fe8:	460b      	mov	r3, r1
 8003fea:	4610      	mov	r0, r2
 8003fec:	4619      	mov	r1, r3
 8003fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ff0:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	461c      	mov	r4, r3
 8003ff8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ffa:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	461a      	mov	r2, r3
 8004002:	4613      	mov	r3, r2
 8004004:	009b      	lsls	r3, r3, #2
 8004006:	4413      	add	r3, r2
 8004008:	005b      	lsls	r3, r3, #1
 800400a:	9301      	str	r3, [sp, #4]
 800400c:	9400      	str	r4, [sp, #0]
 800400e:	4602      	mov	r2, r0
 8004010:	460b      	mov	r3, r1
 8004012:	487f      	ldr	r0, [pc, #508]	@ (8004210 <SVCCTL_App_Notification+0x600>)
 8004014:	f010 fa1a 	bl	801444c <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8004018:	4b76      	ldr	r3, [pc, #472]	@ (80041f4 <SVCCTL_App_Notification+0x5e4>)
 800401a:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800401e:	2b04      	cmp	r3, #4
 8004020:	d104      	bne.n	800402c <SVCCTL_App_Notification+0x41c>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8004022:	4b74      	ldr	r3, [pc, #464]	@ (80041f4 <SVCCTL_App_Notification+0x5e4>)
 8004024:	2206      	movs	r2, #6
 8004026:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 800402a:	e003      	b.n	8004034 <SVCCTL_App_Notification+0x424>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 800402c:	4b71      	ldr	r3, [pc, #452]	@ (80041f4 <SVCCTL_App_Notification+0x5e4>)
 800402e:	2205      	movs	r2, #5
 8004030:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8004034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004036:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800403a:	b29a      	uxth	r2, r3
 800403c:	4b6d      	ldr	r3, [pc, #436]	@ (80041f4 <SVCCTL_App_Notification+0x5e4>)
 800403e:	82da      	strh	r2, [r3, #22]
          bdaddr= BleGetBdAddress();
 8004040:	f000 fe80 	bl	8004d44 <BleGetBdAddress>
 8004044:	6278      	str	r0, [r7, #36]	@ 0x24
          sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 8004046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004048:	3305      	adds	r3, #5
 800404a:	781b      	ldrb	r3, [r3, #0]
 800404c:	461d      	mov	r5, r3
 800404e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004050:	3304      	adds	r3, #4
 8004052:	781b      	ldrb	r3, [r3, #0]
 8004054:	461e      	mov	r6, r3
 8004056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004058:	3303      	adds	r3, #3
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	461a      	mov	r2, r3
 800405e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004060:	3302      	adds	r3, #2
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	4619      	mov	r1, r3
 8004066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004068:	3301      	adds	r3, #1
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	461c      	mov	r4, r3
 800406e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	f107 0008 	add.w	r0, r7, #8
 8004076:	9303      	str	r3, [sp, #12]
 8004078:	9402      	str	r4, [sp, #8]
 800407a:	9101      	str	r1, [sp, #4]
 800407c:	9200      	str	r2, [sp, #0]
 800407e:	4633      	mov	r3, r6
 8004080:	462a      	mov	r2, r5
 8004082:	4964      	ldr	r1, [pc, #400]	@ (8004214 <SVCCTL_App_Notification+0x604>)
 8004084:	f010 fa5a 	bl	801453c <siprintf>
          UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8004088:	f00e ff42 	bl	8012f10 <UTIL_LCD_GetFont>
 800408c:	4603      	mov	r3, r0
 800408e:	88db      	ldrh	r3, [r3, #6]
 8004090:	4619      	mov	r1, r3
 8004092:	f107 0208 	add.w	r2, r7, #8
 8004096:	2303      	movs	r3, #3
 8004098:	2000      	movs	r0, #0
 800409a:	f00e ff9b 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
          UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"CONNECTED  ", LEFT_MODE);
 800409e:	f00e ff37 	bl	8012f10 <UTIL_LCD_GetFont>
 80040a2:	4603      	mov	r3, r0
 80040a4:	88db      	ldrh	r3, [r3, #6]
 80040a6:	461a      	mov	r2, r3
 80040a8:	4613      	mov	r3, r2
 80040aa:	005b      	lsls	r3, r3, #1
 80040ac:	4413      	add	r3, r2
 80040ae:	4619      	mov	r1, r3
 80040b0:	2303      	movs	r3, #3
 80040b2:	4a59      	ldr	r2, [pc, #356]	@ (8004218 <SVCCTL_App_Notification+0x608>)
 80040b4:	2000      	movs	r0, #0
 80040b6:	f00e ff8d 	bl	8012fd4 <UTIL_LCD_DisplayStringAt>
          BSP_LCD_Refresh(0);
 80040ba:	2000      	movs	r0, #0
 80040bc:	f005 fdc4 	bl	8009c48 <BSP_LCD_Refresh>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 80040c0:	e000      	b.n	80040c4 <SVCCTL_App_Notification+0x4b4>
          break;
 80040c2:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 80040c4:	e1d1      	b.n	800446a <SVCCTL_App_Notification+0x85a>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 80040c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040c8:	3302      	adds	r3, #2
 80040ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
      switch (p_blecore_evt->ecode)
 80040cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040ce:	881b      	ldrh	r3, [r3, #0]
 80040d0:	b29b      	uxth	r3, r3
 80040d2:	f240 420a 	movw	r2, #1034	@ 0x40a
 80040d6:	4293      	cmp	r3, r2
 80040d8:	dc22      	bgt.n	8004120 <SVCCTL_App_Notification+0x510>
 80040da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040de:	f2c0 81c3 	blt.w	8004468 <SVCCTL_App_Notification+0x858>
 80040e2:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 80040e6:	2b0a      	cmp	r3, #10
 80040e8:	f200 81be 	bhi.w	8004468 <SVCCTL_App_Notification+0x858>
 80040ec:	a201      	add	r2, pc, #4	@ (adr r2, 80040f4 <SVCCTL_App_Notification+0x4e4>)
 80040ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040f2:	bf00      	nop
 80040f4:	0800412d 	.word	0x0800412d
 80040f8:	0800439b 	.word	0x0800439b
 80040fc:	08004149 	.word	0x08004149
 8004100:	080041bb 	.word	0x080041bb
 8004104:	080041d7 	.word	0x080041d7
 8004108:	08004239 	.word	0x08004239
 800410c:	08004469 	.word	0x08004469
 8004110:	08004421 	.word	0x08004421
 8004114:	080042a9 	.word	0x080042a9
 8004118:	080042e1 	.word	0x080042e1
 800411c:	080042c5 	.word	0x080042c5
 8004120:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8004124:	4293      	cmp	r3, r2
 8004126:	f000 8189 	beq.w	800443c <SVCCTL_App_Notification+0x82c>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800412a:	e19d      	b.n	8004468 <SVCCTL_App_Notification+0x858>
          APP_DBG_MSG(">>== ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 800412c:	4832      	ldr	r0, [pc, #200]	@ (80041f8 <SVCCTL_App_Notification+0x5e8>)
 800412e:	f00d f82b 	bl	8011188 <DbgTraceGetFileName>
 8004132:	4601      	mov	r1, r0
 8004134:	f44f 731e 	mov.w	r3, #632	@ 0x278
 8004138:	4a30      	ldr	r2, [pc, #192]	@ (80041fc <SVCCTL_App_Notification+0x5ec>)
 800413a:	4831      	ldr	r0, [pc, #196]	@ (8004200 <SVCCTL_App_Notification+0x5f0>)
 800413c:	f010 f986 	bl	801444c <iprintf>
 8004140:	4836      	ldr	r0, [pc, #216]	@ (800421c <SVCCTL_App_Notification+0x60c>)
 8004142:	f010 f9f3 	bl	801452c <puts>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 8004146:	e18c      	b.n	8004462 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 8004148:	482b      	ldr	r0, [pc, #172]	@ (80041f8 <SVCCTL_App_Notification+0x5e8>)
 800414a:	f00d f81d 	bl	8011188 <DbgTraceGetFileName>
 800414e:	4601      	mov	r1, r0
 8004150:	f44f 731f 	mov.w	r3, #636	@ 0x27c
 8004154:	4a29      	ldr	r2, [pc, #164]	@ (80041fc <SVCCTL_App_Notification+0x5ec>)
 8004156:	482a      	ldr	r0, [pc, #168]	@ (8004200 <SVCCTL_App_Notification+0x5f0>)
 8004158:	f010 f978 	bl	801444c <iprintf>
 800415c:	4830      	ldr	r0, [pc, #192]	@ (8004220 <SVCCTL_App_Notification+0x610>)
 800415e:	f010 f9e5 	bl	801452c <puts>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,123456);
 8004162:	4b24      	ldr	r3, [pc, #144]	@ (80041f4 <SVCCTL_App_Notification+0x5e4>)
 8004164:	8adb      	ldrh	r3, [r3, #22]
 8004166:	492f      	ldr	r1, [pc, #188]	@ (8004224 <SVCCTL_App_Notification+0x614>)
 8004168:	4618      	mov	r0, r3
 800416a:	f00b ff1f 	bl	800ffac <aci_gap_pass_key_resp>
 800416e:	4603      	mov	r3, r0
 8004170:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8004174:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004178:	2b00      	cmp	r3, #0
 800417a:	d010      	beq.n	800419e <SVCCTL_App_Notification+0x58e>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 800417c:	481e      	ldr	r0, [pc, #120]	@ (80041f8 <SVCCTL_App_Notification+0x5e8>)
 800417e:	f00d f803 	bl	8011188 <DbgTraceGetFileName>
 8004182:	4601      	mov	r1, r0
 8004184:	f240 2381 	movw	r3, #641	@ 0x281
 8004188:	4a1c      	ldr	r2, [pc, #112]	@ (80041fc <SVCCTL_App_Notification+0x5ec>)
 800418a:	481d      	ldr	r0, [pc, #116]	@ (8004200 <SVCCTL_App_Notification+0x5f0>)
 800418c:	f010 f95e 	bl	801444c <iprintf>
 8004190:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004194:	4619      	mov	r1, r3
 8004196:	4824      	ldr	r0, [pc, #144]	@ (8004228 <SVCCTL_App_Notification+0x618>)
 8004198:	f010 f958 	bl	801444c <iprintf>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 800419c:	e161      	b.n	8004462 <SVCCTL_App_Notification+0x852>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 800419e:	4816      	ldr	r0, [pc, #88]	@ (80041f8 <SVCCTL_App_Notification+0x5e8>)
 80041a0:	f00c fff2 	bl	8011188 <DbgTraceGetFileName>
 80041a4:	4601      	mov	r1, r0
 80041a6:	f240 2385 	movw	r3, #645	@ 0x285
 80041aa:	4a14      	ldr	r2, [pc, #80]	@ (80041fc <SVCCTL_App_Notification+0x5ec>)
 80041ac:	4814      	ldr	r0, [pc, #80]	@ (8004200 <SVCCTL_App_Notification+0x5f0>)
 80041ae:	f010 f94d 	bl	801444c <iprintf>
 80041b2:	481e      	ldr	r0, [pc, #120]	@ (800422c <SVCCTL_App_Notification+0x61c>)
 80041b4:	f010 f9ba 	bl	801452c <puts>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 80041b8:	e153      	b.n	8004462 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE\n");
 80041ba:	480f      	ldr	r0, [pc, #60]	@ (80041f8 <SVCCTL_App_Notification+0x5e8>)
 80041bc:	f00c ffe4 	bl	8011188 <DbgTraceGetFileName>
 80041c0:	4601      	mov	r1, r0
 80041c2:	f240 238a 	movw	r3, #650	@ 0x28a
 80041c6:	4a0d      	ldr	r2, [pc, #52]	@ (80041fc <SVCCTL_App_Notification+0x5ec>)
 80041c8:	480d      	ldr	r0, [pc, #52]	@ (8004200 <SVCCTL_App_Notification+0x5f0>)
 80041ca:	f010 f93f 	bl	801444c <iprintf>
 80041ce:	4818      	ldr	r0, [pc, #96]	@ (8004230 <SVCCTL_App_Notification+0x620>)
 80041d0:	f010 f9ac 	bl	801452c <puts>
          break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 80041d4:	e145      	b.n	8004462 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG("==>> ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE \n");
 80041d6:	4808      	ldr	r0, [pc, #32]	@ (80041f8 <SVCCTL_App_Notification+0x5e8>)
 80041d8:	f00c ffd6 	bl	8011188 <DbgTraceGetFileName>
 80041dc:	4601      	mov	r1, r0
 80041de:	f240 238e 	movw	r3, #654	@ 0x28e
 80041e2:	4a06      	ldr	r2, [pc, #24]	@ (80041fc <SVCCTL_App_Notification+0x5ec>)
 80041e4:	4806      	ldr	r0, [pc, #24]	@ (8004200 <SVCCTL_App_Notification+0x5f0>)
 80041e6:	f010 f931 	bl	801444c <iprintf>
 80041ea:	4812      	ldr	r0, [pc, #72]	@ (8004234 <SVCCTL_App_Notification+0x624>)
 80041ec:	f010 f99e 	bl	801452c <puts>
          break; /* ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE */
 80041f0:	e137      	b.n	8004462 <SVCCTL_App_Notification+0x852>
 80041f2:	bf00      	nop
 80041f4:	20000e70 	.word	0x20000e70
 80041f8:	08016bc8 	.word	0x08016bc8
 80041fc:	080188b0 	.word	0x080188b0
 8004200:	08016c54 	.word	0x08016c54
 8004204:	08016f48 	.word	0x08016f48
 8004208:	08016f94 	.word	0x08016f94
 800420c:	3ff40000 	.word	0x3ff40000
 8004210:	08016e20 	.word	0x08016e20
 8004214:	08016ccc 	.word	0x08016ccc
 8004218:	08016fe4 	.word	0x08016fe4
 800421c:	08016ff0 	.word	0x08016ff0
 8004220:	08017020 	.word	0x08017020
 8004224:	0001e240 	.word	0x0001e240
 8004228:	08017048 	.word	0x08017048
 800422c:	0801707c 	.word	0x0801707c
 8004230:	080170a4 	.word	0x080170a4
 8004234:	080170d0 	.word	0x080170d0
          APP_DBG_MSG("==>> ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 8004238:	488e      	ldr	r0, [pc, #568]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 800423a:	f00c ffa5 	bl	8011188 <DbgTraceGetFileName>
 800423e:	4601      	mov	r1, r0
 8004240:	f240 2392 	movw	r3, #658	@ 0x292
 8004244:	4a8c      	ldr	r2, [pc, #560]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 8004246:	488d      	ldr	r0, [pc, #564]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 8004248:	f010 f900 	bl	801444c <iprintf>
 800424c:	488c      	ldr	r0, [pc, #560]	@ (8004480 <SVCCTL_App_Notification+0x870>)
 800424e:	f010 f96d 	bl	801452c <puts>
          ret = aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8004252:	4b8c      	ldr	r3, [pc, #560]	@ (8004484 <SVCCTL_App_Notification+0x874>)
 8004254:	8adb      	ldrh	r3, [r3, #22]
 8004256:	4618      	mov	r0, r3
 8004258:	f00c f8cd 	bl	80103f6 <aci_gap_allow_rebond>
 800425c:	4603      	mov	r3, r0
 800425e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8004262:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004266:	2b00      	cmp	r3, #0
 8004268:	d010      	beq.n	800428c <SVCCTL_App_Notification+0x67c>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Fail, reason: 0x%x\n", ret);
 800426a:	4882      	ldr	r0, [pc, #520]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 800426c:	f00c ff8c 	bl	8011188 <DbgTraceGetFileName>
 8004270:	4601      	mov	r1, r0
 8004272:	f240 2396 	movw	r3, #662	@ 0x296
 8004276:	4a80      	ldr	r2, [pc, #512]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 8004278:	4880      	ldr	r0, [pc, #512]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 800427a:	f010 f8e7 	bl	801444c <iprintf>
 800427e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004282:	4619      	mov	r1, r3
 8004284:	4880      	ldr	r0, [pc, #512]	@ (8004488 <SVCCTL_App_Notification+0x878>)
 8004286:	f010 f8e1 	bl	801444c <iprintf>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 800428a:	e0ea      	b.n	8004462 <SVCCTL_App_Notification+0x852>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Success \n");
 800428c:	4879      	ldr	r0, [pc, #484]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 800428e:	f00c ff7b 	bl	8011188 <DbgTraceGetFileName>
 8004292:	4601      	mov	r1, r0
 8004294:	f240 239a 	movw	r3, #666	@ 0x29a
 8004298:	4a77      	ldr	r2, [pc, #476]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 800429a:	4878      	ldr	r0, [pc, #480]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 800429c:	f010 f8d6 	bl	801444c <iprintf>
 80042a0:	487a      	ldr	r0, [pc, #488]	@ (800448c <SVCCTL_App_Notification+0x87c>)
 80042a2:	f010 f943 	bl	801452c <puts>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 80042a6:	e0dc      	b.n	8004462 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 80042a8:	4872      	ldr	r0, [pc, #456]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 80042aa:	f00c ff6d 	bl	8011188 <DbgTraceGetFileName>
 80042ae:	4601      	mov	r1, r0
 80042b0:	f240 239f 	movw	r3, #671	@ 0x29f
 80042b4:	4a70      	ldr	r2, [pc, #448]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 80042b6:	4871      	ldr	r0, [pc, #452]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 80042b8:	f010 f8c8 	bl	801444c <iprintf>
 80042bc:	4874      	ldr	r0, [pc, #464]	@ (8004490 <SVCCTL_App_Notification+0x880>)
 80042be:	f010 f935 	bl	801452c <puts>
          break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 80042c2:	e0ce      	b.n	8004462 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 80042c4:	486b      	ldr	r0, [pc, #428]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 80042c6:	f00c ff5f 	bl	8011188 <DbgTraceGetFileName>
 80042ca:	4601      	mov	r1, r0
 80042cc:	f240 23a3 	movw	r3, #675	@ 0x2a3
 80042d0:	4a69      	ldr	r2, [pc, #420]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 80042d2:	486a      	ldr	r0, [pc, #424]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 80042d4:	f010 f8ba 	bl	801444c <iprintf>
 80042d8:	486e      	ldr	r0, [pc, #440]	@ (8004494 <SVCCTL_App_Notification+0x884>)
 80042da:	f010 f927 	bl	801452c <puts>
          break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 80042de:	e0c0      	b.n	8004462 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 80042e0:	4864      	ldr	r0, [pc, #400]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 80042e2:	f00c ff51 	bl	8011188 <DbgTraceGetFileName>
 80042e6:	4601      	mov	r1, r0
 80042e8:	f240 23a7 	movw	r3, #679	@ 0x2a7
 80042ec:	4a62      	ldr	r2, [pc, #392]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 80042ee:	4863      	ldr	r0, [pc, #396]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 80042f0:	f010 f8ac 	bl	801444c <iprintf>
 80042f4:	4868      	ldr	r0, [pc, #416]	@ (8004498 <SVCCTL_App_Notification+0x888>)
 80042f6:	f010 f919 	bl	801452c <puts>
          APP_DBG_MSG("     - numeric_value = %ld\n",
 80042fa:	485e      	ldr	r0, [pc, #376]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 80042fc:	f00c ff44 	bl	8011188 <DbgTraceGetFileName>
 8004300:	4601      	mov	r1, r0
 8004302:	f44f 732a 	mov.w	r3, #680	@ 0x2a8
 8004306:	4a5c      	ldr	r2, [pc, #368]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 8004308:	485c      	ldr	r0, [pc, #368]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 800430a:	f010 f89f 	bl	801444c <iprintf>
 800430e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004310:	3302      	adds	r3, #2
 8004312:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8004316:	4619      	mov	r1, r3
 8004318:	4860      	ldr	r0, [pc, #384]	@ (800449c <SVCCTL_App_Notification+0x88c>)
 800431a:	f010 f897 	bl	801444c <iprintf>
          APP_DBG_MSG("     - Hex_value = %lx\n",
 800431e:	4855      	ldr	r0, [pc, #340]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 8004320:	f00c ff32 	bl	8011188 <DbgTraceGetFileName>
 8004324:	4601      	mov	r1, r0
 8004326:	f240 23aa 	movw	r3, #682	@ 0x2aa
 800432a:	4a53      	ldr	r2, [pc, #332]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 800432c:	4853      	ldr	r0, [pc, #332]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 800432e:	f010 f88d 	bl	801444c <iprintf>
 8004332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004334:	3302      	adds	r3, #2
 8004336:	f8d3 3002 	ldr.w	r3, [r3, #2]
 800433a:	4619      	mov	r1, r3
 800433c:	4858      	ldr	r0, [pc, #352]	@ (80044a0 <SVCCTL_App_Notification+0x890>)
 800433e:	f010 f885 	bl	801444c <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES); /* CONFIRM_YES = 1 */
 8004342:	4b50      	ldr	r3, [pc, #320]	@ (8004484 <SVCCTL_App_Notification+0x874>)
 8004344:	8adb      	ldrh	r3, [r3, #22]
 8004346:	2101      	movs	r1, #1
 8004348:	4618      	mov	r0, r3
 800434a:	f00c f8a8 	bl	801049e <aci_gap_numeric_comparison_value_confirm_yesno>
 800434e:	4603      	mov	r3, r0
 8004350:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8004354:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004358:	2b00      	cmp	r3, #0
 800435a:	d010      	beq.n	800437e <SVCCTL_App_Notification+0x76e>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 800435c:	4845      	ldr	r0, [pc, #276]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 800435e:	f00c ff13 	bl	8011188 <DbgTraceGetFileName>
 8004362:	4601      	mov	r1, r0
 8004364:	f240 23af 	movw	r3, #687	@ 0x2af
 8004368:	4a43      	ldr	r2, [pc, #268]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 800436a:	4844      	ldr	r0, [pc, #272]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 800436c:	f010 f86e 	bl	801444c <iprintf>
 8004370:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004374:	4619      	mov	r1, r3
 8004376:	484b      	ldr	r0, [pc, #300]	@ (80044a4 <SVCCTL_App_Notification+0x894>)
 8004378:	f010 f868 	bl	801444c <iprintf>
          break;
 800437c:	e071      	b.n	8004462 <SVCCTL_App_Notification+0x852>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 800437e:	483d      	ldr	r0, [pc, #244]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 8004380:	f00c ff02 	bl	8011188 <DbgTraceGetFileName>
 8004384:	4601      	mov	r1, r0
 8004386:	f240 23b3 	movw	r3, #691	@ 0x2b3
 800438a:	4a3b      	ldr	r2, [pc, #236]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 800438c:	483b      	ldr	r0, [pc, #236]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 800438e:	f010 f85d 	bl	801444c <iprintf>
 8004392:	4845      	ldr	r0, [pc, #276]	@ (80044a8 <SVCCTL_App_Notification+0x898>)
 8004394:	f010 f8ca 	bl	801452c <puts>
          break;
 8004398:	e063      	b.n	8004462 <SVCCTL_App_Notification+0x852>
          pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 800439a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800439c:	3302      	adds	r3, #2
 800439e:	63bb      	str	r3, [r7, #56]	@ 0x38
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 80043a0:	4834      	ldr	r0, [pc, #208]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 80043a2:	f00c fef1 	bl	8011188 <DbgTraceGetFileName>
 80043a6:	4601      	mov	r1, r0
 80043a8:	f240 23bb 	movw	r3, #699	@ 0x2bb
 80043ac:	4a32      	ldr	r2, [pc, #200]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 80043ae:	4833      	ldr	r0, [pc, #204]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 80043b0:	f010 f84c 	bl	801444c <iprintf>
 80043b4:	483d      	ldr	r0, [pc, #244]	@ (80044ac <SVCCTL_App_Notification+0x89c>)
 80043b6:	f010 f8b9 	bl	801452c <puts>
          if (pairing_complete->Status == 0)
 80043ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043bc:	789b      	ldrb	r3, [r3, #2]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d10d      	bne.n	80043de <SVCCTL_App_Notification+0x7ce>
            APP_DBG_MSG("     - Pairing Success\n");
 80043c2:	482c      	ldr	r0, [pc, #176]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 80043c4:	f00c fee0 	bl	8011188 <DbgTraceGetFileName>
 80043c8:	4601      	mov	r1, r0
 80043ca:	f240 23be 	movw	r3, #702	@ 0x2be
 80043ce:	4a2a      	ldr	r2, [pc, #168]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 80043d0:	482a      	ldr	r0, [pc, #168]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 80043d2:	f010 f83b 	bl	801444c <iprintf>
 80043d6:	4836      	ldr	r0, [pc, #216]	@ (80044b0 <SVCCTL_App_Notification+0x8a0>)
 80043d8:	f010 f8a8 	bl	801452c <puts>
 80043dc:	e012      	b.n	8004404 <SVCCTL_App_Notification+0x7f4>
            APP_DBG_MSG("     - Pairing KO \r\n     - Status: 0x%x\r\n     - Reason: 0x%x\n",pairing_complete->Status, pairing_complete->Reason);
 80043de:	4825      	ldr	r0, [pc, #148]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 80043e0:	f00c fed2 	bl	8011188 <DbgTraceGetFileName>
 80043e4:	4601      	mov	r1, r0
 80043e6:	f240 23c2 	movw	r3, #706	@ 0x2c2
 80043ea:	4a23      	ldr	r2, [pc, #140]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 80043ec:	4823      	ldr	r0, [pc, #140]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 80043ee:	f010 f82d 	bl	801444c <iprintf>
 80043f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043f4:	789b      	ldrb	r3, [r3, #2]
 80043f6:	4619      	mov	r1, r3
 80043f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80043fa:	78db      	ldrb	r3, [r3, #3]
 80043fc:	461a      	mov	r2, r3
 80043fe:	482d      	ldr	r0, [pc, #180]	@ (80044b4 <SVCCTL_App_Notification+0x8a4>)
 8004400:	f010 f824 	bl	801444c <iprintf>
          APP_DBG_MSG("\n");
 8004404:	481b      	ldr	r0, [pc, #108]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 8004406:	f00c febf 	bl	8011188 <DbgTraceGetFileName>
 800440a:	4601      	mov	r1, r0
 800440c:	f44f 7331 	mov.w	r3, #708	@ 0x2c4
 8004410:	4a19      	ldr	r2, [pc, #100]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 8004412:	481a      	ldr	r0, [pc, #104]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 8004414:	f010 f81a 	bl	801444c <iprintf>
 8004418:	4827      	ldr	r0, [pc, #156]	@ (80044b8 <SVCCTL_App_Notification+0x8a8>)
 800441a:	f010 f887 	bl	801452c <puts>
          break;    
 800441e:	e020      	b.n	8004462 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 8004420:	4814      	ldr	r0, [pc, #80]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 8004422:	f00c feb1 	bl	8011188 <DbgTraceGetFileName>
 8004426:	4601      	mov	r1, r0
 8004428:	f240 23ca 	movw	r3, #714	@ 0x2ca
 800442c:	4a12      	ldr	r2, [pc, #72]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 800442e:	4813      	ldr	r0, [pc, #76]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 8004430:	f010 f80c 	bl	801444c <iprintf>
 8004434:	4821      	ldr	r0, [pc, #132]	@ (80044bc <SVCCTL_App_Notification+0x8ac>)
 8004436:	f010 f879 	bl	801452c <puts>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 800443a:	e012      	b.n	8004462 <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 800443c:	480d      	ldr	r0, [pc, #52]	@ (8004474 <SVCCTL_App_Notification+0x864>)
 800443e:	f00c fea3 	bl	8011188 <DbgTraceGetFileName>
 8004442:	4601      	mov	r1, r0
 8004444:	f240 23d2 	movw	r3, #722	@ 0x2d2
 8004448:	4a0b      	ldr	r2, [pc, #44]	@ (8004478 <SVCCTL_App_Notification+0x868>)
 800444a:	480c      	ldr	r0, [pc, #48]	@ (800447c <SVCCTL_App_Notification+0x86c>)
 800444c:	f00f fffe 	bl	801444c <iprintf>
 8004450:	481b      	ldr	r0, [pc, #108]	@ (80044c0 <SVCCTL_App_Notification+0x8b0>)
 8004452:	f010 f86b 	bl	801452c <puts>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8004456:	4b0b      	ldr	r3, [pc, #44]	@ (8004484 <SVCCTL_App_Notification+0x874>)
 8004458:	8adb      	ldrh	r3, [r3, #22]
 800445a:	4618      	mov	r0, r3
 800445c:	f00c fb32 	bl	8010ac4 <aci_gatt_confirm_indication>
        break;
 8004460:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8004462:	e001      	b.n	8004468 <SVCCTL_App_Notification+0x858>
      break;
 8004464:	bf00      	nop
 8004466:	e000      	b.n	800446a <SVCCTL_App_Notification+0x85a>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8004468:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 800446a:	2301      	movs	r3, #1
}
 800446c:	4618      	mov	r0, r3
 800446e:	374c      	adds	r7, #76	@ 0x4c
 8004470:	46bd      	mov	sp, r7
 8004472:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004474:	08016bc8 	.word	0x08016bc8
 8004478:	080188b0 	.word	0x080188b0
 800447c:	08016c54 	.word	0x08016c54
 8004480:	0801710c 	.word	0x0801710c
 8004484:	20000e70 	.word	0x20000e70
 8004488:	08017134 	.word	0x08017134
 800448c:	08017168 	.word	0x08017168
 8004490:	08017190 	.word	0x08017190
 8004494:	080171c0 	.word	0x080171c0
 8004498:	080171f0 	.word	0x080171f0
 800449c:	08017224 	.word	0x08017224
 80044a0:	08017244 	.word	0x08017244
 80044a4:	08017260 	.word	0x08017260
 80044a8:	080172b4 	.word	0x080172b4
 80044ac:	080172fc 	.word	0x080172fc
 80044b0:	08017328 	.word	0x08017328
 80044b4:	08017344 	.word	0x08017344
 80044b8:	08017384 	.word	0x08017384
 80044bc:	08017388 	.word	0x08017388
 80044c0:	080173b4 	.word	0x080173b4

080044c4 <APP_BLE_Key_Button1_Action>:
  return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void APP_BLE_Key_Button1_Action(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80044ca:	2392      	movs	r3, #146	@ 0x92
 80044cc:	71fb      	strb	r3, [r7, #7]

  ret = aci_gap_clear_security_db();
 80044ce:	f00b ff6e 	bl	80103ae <aci_gap_clear_security_db>
 80044d2:	4603      	mov	r3, r0
 80044d4:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS)
 80044d6:	79fb      	ldrb	r3, [r7, #7]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d00f      	beq.n	80044fc <APP_BLE_Key_Button1_Action+0x38>
  {
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Fail, result: %d \n", ret);
 80044dc:	4810      	ldr	r0, [pc, #64]	@ (8004520 <APP_BLE_Key_Button1_Action+0x5c>)
 80044de:	f00c fe53 	bl	8011188 <DbgTraceGetFileName>
 80044e2:	4601      	mov	r1, r0
 80044e4:	f44f 733e 	mov.w	r3, #760	@ 0x2f8
 80044e8:	4a0e      	ldr	r2, [pc, #56]	@ (8004524 <APP_BLE_Key_Button1_Action+0x60>)
 80044ea:	480f      	ldr	r0, [pc, #60]	@ (8004528 <APP_BLE_Key_Button1_Action+0x64>)
 80044ec:	f00f ffae 	bl	801444c <iprintf>
 80044f0:	79fb      	ldrb	r3, [r7, #7]
 80044f2:	4619      	mov	r1, r3
 80044f4:	480d      	ldr	r0, [pc, #52]	@ (800452c <APP_BLE_Key_Button1_Action+0x68>)
 80044f6:	f00f ffa9 	bl	801444c <iprintf>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Success\n");
  }
}
 80044fa:	e00c      	b.n	8004516 <APP_BLE_Key_Button1_Action+0x52>
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Success\n");
 80044fc:	4808      	ldr	r0, [pc, #32]	@ (8004520 <APP_BLE_Key_Button1_Action+0x5c>)
 80044fe:	f00c fe43 	bl	8011188 <DbgTraceGetFileName>
 8004502:	4601      	mov	r1, r0
 8004504:	f44f 733f 	mov.w	r3, #764	@ 0x2fc
 8004508:	4a06      	ldr	r2, [pc, #24]	@ (8004524 <APP_BLE_Key_Button1_Action+0x60>)
 800450a:	4807      	ldr	r0, [pc, #28]	@ (8004528 <APP_BLE_Key_Button1_Action+0x64>)
 800450c:	f00f ff9e 	bl	801444c <iprintf>
 8004510:	4807      	ldr	r0, [pc, #28]	@ (8004530 <APP_BLE_Key_Button1_Action+0x6c>)
 8004512:	f010 f80b 	bl	801452c <puts>
}
 8004516:	bf00      	nop
 8004518:	3708      	adds	r7, #8
 800451a:	46bd      	mov	sp, r7
 800451c:	bd80      	pop	{r7, pc}
 800451e:	bf00      	nop
 8004520:	08016bc8 	.word	0x08016bc8
 8004524:	080188c8 	.word	0x080188c8
 8004528:	08016c54 	.word	0x08016c54
 800452c:	080173dc 	.word	0x080173dc
 8004530:	08017414 	.word	0x08017414

08004534 <APP_BLE_Key_Button2_Action>:

void APP_BLE_Key_Button2_Action(void)
{
 8004534:	b580      	push	{r7, lr}
 8004536:	b082      	sub	sp, #8
 8004538:	af00      	add	r7, sp, #0
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 800453a:	2392      	movs	r3, #146	@ 0x92
 800453c:	71fb      	strb	r3, [r7, #7]
  
  ret = aci_gap_slave_security_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle); 
 800453e:	4b15      	ldr	r3, [pc, #84]	@ (8004594 <APP_BLE_Key_Button2_Action+0x60>)
 8004540:	8adb      	ldrh	r3, [r3, #22]
 8004542:	4618      	mov	r0, r3
 8004544:	f00b fe46 	bl	80101d4 <aci_gap_peripheral_security_req>
 8004548:	4603      	mov	r3, r0
 800454a:	71fb      	strb	r3, [r7, #7]

  if (ret != BLE_STATUS_SUCCESS)
 800454c:	79fb      	ldrb	r3, [r7, #7]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d00f      	beq.n	8004572 <APP_BLE_Key_Button2_Action+0x3e>
  {
    APP_DBG_MSG("==>> aci_gap_slave_security_req() Fail , result: %d \n", ret);
 8004552:	4811      	ldr	r0, [pc, #68]	@ (8004598 <APP_BLE_Key_Button2_Action+0x64>)
 8004554:	f00c fe18 	bl	8011188 <DbgTraceGetFileName>
 8004558:	4601      	mov	r1, r0
 800455a:	f44f 7342 	mov.w	r3, #776	@ 0x308
 800455e:	4a0f      	ldr	r2, [pc, #60]	@ (800459c <APP_BLE_Key_Button2_Action+0x68>)
 8004560:	480f      	ldr	r0, [pc, #60]	@ (80045a0 <APP_BLE_Key_Button2_Action+0x6c>)
 8004562:	f00f ff73 	bl	801444c <iprintf>
 8004566:	79fb      	ldrb	r3, [r7, #7]
 8004568:	4619      	mov	r1, r3
 800456a:	480e      	ldr	r0, [pc, #56]	@ (80045a4 <APP_BLE_Key_Button2_Action+0x70>)
 800456c:	f00f ff6e 	bl	801444c <iprintf>
  }
  else
  {
    APP_DBG_MSG("===>> aci_gap_slave_security_req - Success\n");
  }
}
 8004570:	e00c      	b.n	800458c <APP_BLE_Key_Button2_Action+0x58>
    APP_DBG_MSG("===>> aci_gap_slave_security_req - Success\n");
 8004572:	4809      	ldr	r0, [pc, #36]	@ (8004598 <APP_BLE_Key_Button2_Action+0x64>)
 8004574:	f00c fe08 	bl	8011188 <DbgTraceGetFileName>
 8004578:	4601      	mov	r1, r0
 800457a:	f44f 7343 	mov.w	r3, #780	@ 0x30c
 800457e:	4a07      	ldr	r2, [pc, #28]	@ (800459c <APP_BLE_Key_Button2_Action+0x68>)
 8004580:	4807      	ldr	r0, [pc, #28]	@ (80045a0 <APP_BLE_Key_Button2_Action+0x6c>)
 8004582:	f00f ff63 	bl	801444c <iprintf>
 8004586:	4808      	ldr	r0, [pc, #32]	@ (80045a8 <APP_BLE_Key_Button2_Action+0x74>)
 8004588:	f00f ffd0 	bl	801452c <puts>
}
 800458c:	bf00      	nop
 800458e:	3708      	adds	r7, #8
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}
 8004594:	20000e70 	.word	0x20000e70
 8004598:	08016bc8 	.word	0x08016bc8
 800459c:	080188e4 	.word	0x080188e4
 80045a0:	08016c54 	.word	0x08016c54
 80045a4:	08017440 	.word	0x08017440
 80045a8:	08017478 	.word	0x08017478

080045ac <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b082      	sub	sp, #8
 80045b0:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 80045b2:	4b06      	ldr	r3, [pc, #24]	@ (80045cc <Ble_Tl_Init+0x20>)
 80045b4:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 80045b6:	4b06      	ldr	r3, [pc, #24]	@ (80045d0 <Ble_Tl_Init+0x24>)
 80045b8:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 80045ba:	463b      	mov	r3, r7
 80045bc:	4619      	mov	r1, r3
 80045be:	4805      	ldr	r0, [pc, #20]	@ (80045d4 <Ble_Tl_Init+0x28>)
 80045c0:	f00c fe92 	bl	80112e8 <hci_init>

  return;
 80045c4:	bf00      	nop
}
 80045c6:	3708      	adds	r7, #8
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}
 80045cc:	20030028 	.word	0x20030028
 80045d0:	08004ebf 	.word	0x08004ebf
 80045d4:	08004e87 	.word	0x08004e87

080045d8 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 80045d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045da:	b08d      	sub	sp, #52	@ 0x34
 80045dc:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 80045de:	f44f 7350 	mov.w	r3, #832	@ 0x340
 80045e2:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80045e4:	2392      	movs	r3, #146	@ 0x92
 80045e6:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 80045e8:	48b1      	ldr	r0, [pc, #708]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80045ea:	f00c fdcd 	bl	8011188 <DbgTraceGetFileName>
 80045ee:	4601      	mov	r1, r0
 80045f0:	f240 332d 	movw	r3, #813	@ 0x32d
 80045f4:	4aaf      	ldr	r2, [pc, #700]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80045f6:	48b0      	ldr	r0, [pc, #704]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80045f8:	f00f ff28 	bl	801444c <iprintf>
 80045fc:	48af      	ldr	r0, [pc, #700]	@ (80048bc <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 80045fe:	f00f ff95 	bl	801452c <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 8004602:	f00c fc4d 	bl	8010ea0 <hci_reset>
 8004606:	4603      	mov	r3, r0
 8004608:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800460a:	7dfb      	ldrb	r3, [r7, #23]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d00f      	beq.n	8004630 <Ble_Hci_Gap_Gatt_Init+0x58>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 8004610:	48a7      	ldr	r0, [pc, #668]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004612:	f00c fdb9 	bl	8011188 <DbgTraceGetFileName>
 8004616:	4601      	mov	r1, r0
 8004618:	f240 3336 	movw	r3, #822	@ 0x336
 800461c:	4aa5      	ldr	r2, [pc, #660]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800461e:	48a6      	ldr	r0, [pc, #664]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004620:	f00f ff14 	bl	801444c <iprintf>
 8004624:	7dfb      	ldrb	r3, [r7, #23]
 8004626:	4619      	mov	r1, r3
 8004628:	48a5      	ldr	r0, [pc, #660]	@ (80048c0 <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 800462a:	f00f ff0f 	bl	801444c <iprintf>
 800462e:	e00c      	b.n	800464a <Ble_Hci_Gap_Gatt_Init+0x72>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 8004630:	489f      	ldr	r0, [pc, #636]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004632:	f00c fda9 	bl	8011188 <DbgTraceGetFileName>
 8004636:	4601      	mov	r1, r0
 8004638:	f240 333a 	movw	r3, #826	@ 0x33a
 800463c:	4a9d      	ldr	r2, [pc, #628]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800463e:	489e      	ldr	r0, [pc, #632]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004640:	f00f ff04 	bl	801444c <iprintf>
 8004644:	489f      	ldr	r0, [pc, #636]	@ (80048c4 <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 8004646:	f00f ff71 	bl	801452c <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 800464a:	f000 fb7b 	bl	8004d44 <BleGetBdAddress>
 800464e:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 8004650:	693a      	ldr	r2, [r7, #16]
 8004652:	2106      	movs	r1, #6
 8004654:	2000      	movs	r0, #0
 8004656:	f00c fb37 	bl	8010cc8 <aci_hal_write_config_data>
 800465a:	4603      	mov	r3, r0
 800465c:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800465e:	7dfb      	ldrb	r3, [r7, #23]
 8004660:	2b00      	cmp	r3, #0
 8004662:	d00f      	beq.n	8004684 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET, result: 0x%x \n", ret);
 8004664:	4892      	ldr	r0, [pc, #584]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004666:	f00c fd8f 	bl	8011188 <DbgTraceGetFileName>
 800466a:	4601      	mov	r1, r0
 800466c:	f44f 7351 	mov.w	r3, #836	@ 0x344
 8004670:	4a90      	ldr	r2, [pc, #576]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004672:	4891      	ldr	r0, [pc, #580]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004674:	f00f feea 	bl	801444c <iprintf>
 8004678:	7dfb      	ldrb	r3, [r7, #23]
 800467a:	4619      	mov	r1, r3
 800467c:	4892      	ldr	r0, [pc, #584]	@ (80048c8 <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 800467e:	f00f fee5 	bl	801444c <iprintf>
 8004682:	e035      	b.n	80046f0 <Ble_Hci_Gap_Gatt_Init+0x118>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET\n");
 8004684:	488a      	ldr	r0, [pc, #552]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004686:	f00c fd7f 	bl	8011188 <DbgTraceGetFileName>
 800468a:	4601      	mov	r1, r0
 800468c:	f44f 7352 	mov.w	r3, #840	@ 0x348
 8004690:	4a88      	ldr	r2, [pc, #544]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004692:	4889      	ldr	r0, [pc, #548]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004694:	f00f feda 	bl	801444c <iprintf>
 8004698:	488c      	ldr	r0, [pc, #560]	@ (80048cc <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 800469a:	f00f ff47 	bl	801452c <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 800469e:	4884      	ldr	r0, [pc, #528]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80046a0:	f00c fd72 	bl	8011188 <DbgTraceGetFileName>
 80046a4:	4601      	mov	r1, r0
 80046a6:	f240 3349 	movw	r3, #841	@ 0x349
 80046aa:	4a82      	ldr	r2, [pc, #520]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80046ac:	4882      	ldr	r0, [pc, #520]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80046ae:	f00f fecd 	bl	801444c <iprintf>
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	3305      	adds	r3, #5
 80046b6:	781b      	ldrb	r3, [r3, #0]
 80046b8:	4618      	mov	r0, r3
 80046ba:	693b      	ldr	r3, [r7, #16]
 80046bc:	3304      	adds	r3, #4
 80046be:	781b      	ldrb	r3, [r3, #0]
 80046c0:	461c      	mov	r4, r3
 80046c2:	693b      	ldr	r3, [r7, #16]
 80046c4:	3303      	adds	r3, #3
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	461d      	mov	r5, r3
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	3302      	adds	r3, #2
 80046ce:	781b      	ldrb	r3, [r3, #0]
 80046d0:	461a      	mov	r2, r3
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	3301      	adds	r3, #1
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	4619      	mov	r1, r3
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	781b      	ldrb	r3, [r3, #0]
 80046de:	9302      	str	r3, [sp, #8]
 80046e0:	9101      	str	r1, [sp, #4]
 80046e2:	9200      	str	r2, [sp, #0]
 80046e4:	462b      	mov	r3, r5
 80046e6:	4622      	mov	r2, r4
 80046e8:	4601      	mov	r1, r0
 80046ea:	4879      	ldr	r0, [pc, #484]	@ (80048d0 <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 80046ec:	f00f feae 	bl	801444c <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	3305      	adds	r3, #5
 80046f4:	781a      	ldrb	r2, [r3, #0]
 80046f6:	4b77      	ldr	r3, [pc, #476]	@ (80048d4 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 80046f8:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 80046fa:	693b      	ldr	r3, [r7, #16]
 80046fc:	3304      	adds	r3, #4
 80046fe:	781a      	ldrb	r2, [r3, #0]
 8004700:	4b74      	ldr	r3, [pc, #464]	@ (80048d4 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004702:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	3303      	adds	r3, #3
 8004708:	781a      	ldrb	r2, [r3, #0]
 800470a:	4b72      	ldr	r3, [pc, #456]	@ (80048d4 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800470c:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 800470e:	693b      	ldr	r3, [r7, #16]
 8004710:	3302      	adds	r3, #2
 8004712:	781a      	ldrb	r2, [r3, #0]
 8004714:	4b6f      	ldr	r3, [pc, #444]	@ (80048d4 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004716:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	3301      	adds	r3, #1
 800471c:	781a      	ldrb	r2, [r3, #0]
 800471e:	4b6d      	ldr	r3, [pc, #436]	@ (80048d4 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004720:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	781a      	ldrb	r2, [r3, #0]
 8004726:	4b6b      	ldr	r3, [pc, #428]	@ (80048d4 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004728:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 800472a:	4a6b      	ldr	r2, [pc, #428]	@ (80048d8 <Ble_Hci_Gap_Gatt_Init+0x300>)
 800472c:	2110      	movs	r1, #16
 800472e:	2018      	movs	r0, #24
 8004730:	f00c faca 	bl	8010cc8 <aci_hal_write_config_data>
 8004734:	4603      	mov	r3, r0
 8004736:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004738:	7dfb      	ldrb	r3, [r7, #23]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00f      	beq.n	800475e <Ble_Hci_Gap_Gatt_Init+0x186>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 800473e:	485c      	ldr	r0, [pc, #368]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004740:	f00c fd22 	bl	8011188 <DbgTraceGetFileName>
 8004744:	4601      	mov	r1, r0
 8004746:	f240 337d 	movw	r3, #893	@ 0x37d
 800474a:	4a5a      	ldr	r2, [pc, #360]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800474c:	485a      	ldr	r0, [pc, #360]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800474e:	f00f fe7d 	bl	801444c <iprintf>
 8004752:	7dfb      	ldrb	r3, [r7, #23]
 8004754:	4619      	mov	r1, r3
 8004756:	4861      	ldr	r0, [pc, #388]	@ (80048dc <Ble_Hci_Gap_Gatt_Init+0x304>)
 8004758:	f00f fe78 	bl	801444c <iprintf>
 800475c:	e00c      	b.n	8004778 <Ble_Hci_Gap_Gatt_Init+0x1a0>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 800475e:	4854      	ldr	r0, [pc, #336]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004760:	f00c fd12 	bl	8011188 <DbgTraceGetFileName>
 8004764:	4601      	mov	r1, r0
 8004766:	f240 3381 	movw	r3, #897	@ 0x381
 800476a:	4a52      	ldr	r2, [pc, #328]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800476c:	4852      	ldr	r0, [pc, #328]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800476e:	f00f fe6d 	bl	801444c <iprintf>
 8004772:	485b      	ldr	r0, [pc, #364]	@ (80048e0 <Ble_Hci_Gap_Gatt_Init+0x308>)
 8004774:	f00f feda 	bl	801452c <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8004778:	4a5a      	ldr	r2, [pc, #360]	@ (80048e4 <Ble_Hci_Gap_Gatt_Init+0x30c>)
 800477a:	2110      	movs	r1, #16
 800477c:	2008      	movs	r0, #8
 800477e:	f00c faa3 	bl	8010cc8 <aci_hal_write_config_data>
 8004782:	4603      	mov	r3, r0
 8004784:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004786:	7dfb      	ldrb	r3, [r7, #23]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d00f      	beq.n	80047ac <Ble_Hci_Gap_Gatt_Init+0x1d4>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 800478c:	4848      	ldr	r0, [pc, #288]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800478e:	f00c fcfb 	bl	8011188 <DbgTraceGetFileName>
 8004792:	4601      	mov	r1, r0
 8004794:	f240 338a 	movw	r3, #906	@ 0x38a
 8004798:	4a46      	ldr	r2, [pc, #280]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800479a:	4847      	ldr	r0, [pc, #284]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800479c:	f00f fe56 	bl	801444c <iprintf>
 80047a0:	7dfb      	ldrb	r3, [r7, #23]
 80047a2:	4619      	mov	r1, r3
 80047a4:	4850      	ldr	r0, [pc, #320]	@ (80048e8 <Ble_Hci_Gap_Gatt_Init+0x310>)
 80047a6:	f00f fe51 	bl	801444c <iprintf>
 80047aa:	e00c      	b.n	80047c6 <Ble_Hci_Gap_Gatt_Init+0x1ee>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 80047ac:	4840      	ldr	r0, [pc, #256]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80047ae:	f00c fceb 	bl	8011188 <DbgTraceGetFileName>
 80047b2:	4601      	mov	r1, r0
 80047b4:	f240 338e 	movw	r3, #910	@ 0x38e
 80047b8:	4a3e      	ldr	r2, [pc, #248]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80047ba:	483f      	ldr	r0, [pc, #252]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80047bc:	f00f fe46 	bl	801444c <iprintf>
 80047c0:	484a      	ldr	r0, [pc, #296]	@ (80048ec <Ble_Hci_Gap_Gatt_Init+0x314>)
 80047c2:	f00f feb3 	bl	801452c <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 80047c6:	2118      	movs	r1, #24
 80047c8:	2001      	movs	r0, #1
 80047ca:	f00c fb02 	bl	8010dd2 <aci_hal_set_tx_power_level>
 80047ce:	4603      	mov	r3, r0
 80047d0:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80047d2:	7dfb      	ldrb	r3, [r7, #23]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00f      	beq.n	80047f8 <Ble_Hci_Gap_Gatt_Init+0x220>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 80047d8:	4835      	ldr	r0, [pc, #212]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80047da:	f00c fcd5 	bl	8011188 <DbgTraceGetFileName>
 80047de:	4601      	mov	r1, r0
 80047e0:	f240 3397 	movw	r3, #919	@ 0x397
 80047e4:	4a33      	ldr	r2, [pc, #204]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80047e6:	4834      	ldr	r0, [pc, #208]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80047e8:	f00f fe30 	bl	801444c <iprintf>
 80047ec:	7dfb      	ldrb	r3, [r7, #23]
 80047ee:	4619      	mov	r1, r3
 80047f0:	483f      	ldr	r0, [pc, #252]	@ (80048f0 <Ble_Hci_Gap_Gatt_Init+0x318>)
 80047f2:	f00f fe2b 	bl	801444c <iprintf>
 80047f6:	e00c      	b.n	8004812 <Ble_Hci_Gap_Gatt_Init+0x23a>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 80047f8:	482d      	ldr	r0, [pc, #180]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80047fa:	f00c fcc5 	bl	8011188 <DbgTraceGetFileName>
 80047fe:	4601      	mov	r1, r0
 8004800:	f240 339b 	movw	r3, #923	@ 0x39b
 8004804:	4a2b      	ldr	r2, [pc, #172]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004806:	482c      	ldr	r0, [pc, #176]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004808:	f00f fe20 	bl	801444c <iprintf>
 800480c:	4839      	ldr	r0, [pc, #228]	@ (80048f4 <Ble_Hci_Gap_Gatt_Init+0x31c>)
 800480e:	f00f fe8d 	bl	801452c <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 8004812:	f00b feab 	bl	801056c <aci_gatt_init>
 8004816:	4603      	mov	r3, r0
 8004818:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800481a:	7dfb      	ldrb	r3, [r7, #23]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d00f      	beq.n	8004840 <Ble_Hci_Gap_Gatt_Init+0x268>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 8004820:	4823      	ldr	r0, [pc, #140]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004822:	f00c fcb1 	bl	8011188 <DbgTraceGetFileName>
 8004826:	4601      	mov	r1, r0
 8004828:	f44f 7369 	mov.w	r3, #932	@ 0x3a4
 800482c:	4a21      	ldr	r2, [pc, #132]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800482e:	4822      	ldr	r0, [pc, #136]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004830:	f00f fe0c 	bl	801444c <iprintf>
 8004834:	7dfb      	ldrb	r3, [r7, #23]
 8004836:	4619      	mov	r1, r3
 8004838:	482f      	ldr	r0, [pc, #188]	@ (80048f8 <Ble_Hci_Gap_Gatt_Init+0x320>)
 800483a:	f00f fe07 	bl	801444c <iprintf>
 800483e:	e00c      	b.n	800485a <Ble_Hci_Gap_Gatt_Init+0x282>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 8004840:	481b      	ldr	r0, [pc, #108]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004842:	f00c fca1 	bl	8011188 <DbgTraceGetFileName>
 8004846:	4601      	mov	r1, r0
 8004848:	f44f 736a 	mov.w	r3, #936	@ 0x3a8
 800484c:	4a19      	ldr	r2, [pc, #100]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800484e:	481a      	ldr	r0, [pc, #104]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004850:	f00f fdfc 	bl	801444c <iprintf>
 8004854:	4829      	ldr	r0, [pc, #164]	@ (80048fc <Ble_Hci_Gap_Gatt_Init+0x324>)
 8004856:	f00f fe69 	bl	801452c <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 800485a:	2300      	movs	r3, #0
 800485c:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800485e:	7bfb      	ldrb	r3, [r7, #15]
 8004860:	f043 0301 	orr.w	r3, r3, #1
 8004864:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8004866:	7bfb      	ldrb	r3, [r7, #15]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d06b      	beq.n	8004944 <Ble_Hci_Gap_Gatt_Init+0x36c>
  {
    const char *name = "HRSTM";
 800486c:	4b24      	ldr	r3, [pc, #144]	@ (8004900 <Ble_Hci_Gap_Gatt_Init+0x328>)
 800486e:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 8004870:	1dba      	adds	r2, r7, #6
 8004872:	7bf8      	ldrb	r0, [r7, #15]
 8004874:	1cbb      	adds	r3, r7, #2
 8004876:	9301      	str	r3, [sp, #4]
 8004878:	1d3b      	adds	r3, r7, #4
 800487a:	9300      	str	r3, [sp, #0]
 800487c:	4613      	mov	r3, r2
 800487e:	2207      	movs	r2, #7
 8004880:	2100      	movs	r1, #0
 8004882:	f00b fbfa 	bl	801007a <aci_gap_init>
 8004886:	4603      	mov	r3, r0
 8004888:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 800488a:	7dfb      	ldrb	r3, [r7, #23]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d03b      	beq.n	8004908 <Ble_Hci_Gap_Gatt_Init+0x330>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 8004890:	4807      	ldr	r0, [pc, #28]	@ (80048b0 <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004892:	f00c fc79 	bl	8011188 <DbgTraceGetFileName>
 8004896:	4601      	mov	r1, r0
 8004898:	f44f 7372 	mov.w	r3, #968	@ 0x3c8
 800489c:	4a05      	ldr	r2, [pc, #20]	@ (80048b4 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800489e:	4806      	ldr	r0, [pc, #24]	@ (80048b8 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80048a0:	f00f fdd4 	bl	801444c <iprintf>
 80048a4:	7dfb      	ldrb	r3, [r7, #23]
 80048a6:	4619      	mov	r1, r3
 80048a8:	4816      	ldr	r0, [pc, #88]	@ (8004904 <Ble_Hci_Gap_Gatt_Init+0x32c>)
 80048aa:	f00f fdcf 	bl	801444c <iprintf>
 80048ae:	e038      	b.n	8004922 <Ble_Hci_Gap_Gatt_Init+0x34a>
 80048b0:	08016bc8 	.word	0x08016bc8
 80048b4:	08018900 	.word	0x08018900
 80048b8:	08016c54 	.word	0x08016c54
 80048bc:	080174a8 	.word	0x080174a8
 80048c0:	080174d4 	.word	0x080174d4
 80048c4:	08017504 	.word	0x08017504
 80048c8:	08017524 	.word	0x08017524
 80048cc:	08017580 	.word	0x08017580
 80048d0:	080175cc 	.word	0x080175cc
 80048d4:	20000208 	.word	0x20000208
 80048d8:	08018878 	.word	0x08018878
 80048dc:	0801760c 	.word	0x0801760c
 80048e0:	08017664 	.word	0x08017664
 80048e4:	08018888 	.word	0x08018888
 80048e8:	080176ac 	.word	0x080176ac
 80048ec:	08017704 	.word	0x08017704
 80048f0:	0801774c 	.word	0x0801774c
 80048f4:	0801778c 	.word	0x0801778c
 80048f8:	080177bc 	.word	0x080177bc
 80048fc:	080177f0 	.word	0x080177f0
 8004900:	08017814 	.word	0x08017814
 8004904:	0801781c 	.word	0x0801781c
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 8004908:	487e      	ldr	r0, [pc, #504]	@ (8004b04 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800490a:	f00c fc3d 	bl	8011188 <DbgTraceGetFileName>
 800490e:	4601      	mov	r1, r0
 8004910:	f44f 7373 	mov.w	r3, #972	@ 0x3cc
 8004914:	4a7c      	ldr	r2, [pc, #496]	@ (8004b08 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004916:	487d      	ldr	r0, [pc, #500]	@ (8004b0c <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004918:	f00f fd98 	bl	801444c <iprintf>
 800491c:	487c      	ldr	r0, [pc, #496]	@ (8004b10 <Ble_Hci_Gap_Gatt_Init+0x538>)
 800491e:	f00f fe05 	bl	801452c <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 8004922:	88fc      	ldrh	r4, [r7, #6]
 8004924:	88bd      	ldrh	r5, [r7, #4]
 8004926:	68b8      	ldr	r0, [r7, #8]
 8004928:	f7fb fc7a 	bl	8000220 <strlen>
 800492c:	4603      	mov	r3, r0
 800492e:	b2da      	uxtb	r2, r3
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	9300      	str	r3, [sp, #0]
 8004934:	4613      	mov	r3, r2
 8004936:	2200      	movs	r2, #0
 8004938:	4629      	mov	r1, r5
 800493a:	4620      	mov	r0, r4
 800493c:	f00c f819 	bl	8010972 <aci_gatt_update_char_value>
 8004940:	4603      	mov	r3, r0
 8004942:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8004944:	88f8      	ldrh	r0, [r7, #6]
 8004946:	8879      	ldrh	r1, [r7, #2]
 8004948:	463b      	mov	r3, r7
 800494a:	9300      	str	r3, [sp, #0]
 800494c:	2302      	movs	r3, #2
 800494e:	2200      	movs	r2, #0
 8004950:	f00c f80f 	bl	8010972 <aci_gatt_update_char_value>
 8004954:	4603      	mov	r3, r0
 8004956:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8004958:	2202      	movs	r2, #2
 800495a:	2102      	movs	r1, #2
 800495c:	2000      	movs	r0, #0
 800495e:	f00c fb41 	bl	8010fe4 <hci_le_set_default_phy>
 8004962:	4603      	mov	r3, r0
 8004964:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004966:	7dfb      	ldrb	r3, [r7, #23]
 8004968:	2b00      	cmp	r3, #0
 800496a:	d00f      	beq.n	800498c <Ble_Hci_Gap_Gatt_Init+0x3b4>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 800496c:	4865      	ldr	r0, [pc, #404]	@ (8004b04 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800496e:	f00c fc0b 	bl	8011188 <DbgTraceGetFileName>
 8004972:	4601      	mov	r1, r0
 8004974:	f240 33ee 	movw	r3, #1006	@ 0x3ee
 8004978:	4a63      	ldr	r2, [pc, #396]	@ (8004b08 <Ble_Hci_Gap_Gatt_Init+0x530>)
 800497a:	4864      	ldr	r0, [pc, #400]	@ (8004b0c <Ble_Hci_Gap_Gatt_Init+0x534>)
 800497c:	f00f fd66 	bl	801444c <iprintf>
 8004980:	7dfb      	ldrb	r3, [r7, #23]
 8004982:	4619      	mov	r1, r3
 8004984:	4863      	ldr	r0, [pc, #396]	@ (8004b14 <Ble_Hci_Gap_Gatt_Init+0x53c>)
 8004986:	f00f fd61 	bl	801444c <iprintf>
 800498a:	e00c      	b.n	80049a6 <Ble_Hci_Gap_Gatt_Init+0x3ce>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 800498c:	485d      	ldr	r0, [pc, #372]	@ (8004b04 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800498e:	f00c fbfb 	bl	8011188 <DbgTraceGetFileName>
 8004992:	4601      	mov	r1, r0
 8004994:	f240 33f2 	movw	r3, #1010	@ 0x3f2
 8004998:	4a5b      	ldr	r2, [pc, #364]	@ (8004b08 <Ble_Hci_Gap_Gatt_Init+0x530>)
 800499a:	485c      	ldr	r0, [pc, #368]	@ (8004b0c <Ble_Hci_Gap_Gatt_Init+0x534>)
 800499c:	f00f fd56 	bl	801444c <iprintf>
 80049a0:	485d      	ldr	r0, [pc, #372]	@ (8004b18 <Ble_Hci_Gap_Gatt_Init+0x540>)
 80049a2:	f00f fdc3 	bl	801452c <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 80049a6:	4b5d      	ldr	r3, [pc, #372]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 80049a8:	2201      	movs	r2, #1
 80049aa:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 80049ac:	4b5b      	ldr	r3, [pc, #364]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 80049ae:	781b      	ldrb	r3, [r3, #0]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f00b f9e3 	bl	800fd7c <aci_gap_set_io_capability>
 80049b6:	4603      	mov	r3, r0
 80049b8:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80049ba:	7dfb      	ldrb	r3, [r7, #23]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00f      	beq.n	80049e0 <Ble_Hci_Gap_Gatt_Init+0x408>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 80049c0:	4850      	ldr	r0, [pc, #320]	@ (8004b04 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80049c2:	f00c fbe1 	bl	8011188 <DbgTraceGetFileName>
 80049c6:	4601      	mov	r1, r0
 80049c8:	f44f 737f 	mov.w	r3, #1020	@ 0x3fc
 80049cc:	4a4e      	ldr	r2, [pc, #312]	@ (8004b08 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80049ce:	484f      	ldr	r0, [pc, #316]	@ (8004b0c <Ble_Hci_Gap_Gatt_Init+0x534>)
 80049d0:	f00f fd3c 	bl	801444c <iprintf>
 80049d4:	7dfb      	ldrb	r3, [r7, #23]
 80049d6:	4619      	mov	r1, r3
 80049d8:	4851      	ldr	r0, [pc, #324]	@ (8004b20 <Ble_Hci_Gap_Gatt_Init+0x548>)
 80049da:	f00f fd37 	bl	801444c <iprintf>
 80049de:	e00c      	b.n	80049fa <Ble_Hci_Gap_Gatt_Init+0x422>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 80049e0:	4848      	ldr	r0, [pc, #288]	@ (8004b04 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80049e2:	f00c fbd1 	bl	8011188 <DbgTraceGetFileName>
 80049e6:	4601      	mov	r1, r0
 80049e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80049ec:	4a46      	ldr	r2, [pc, #280]	@ (8004b08 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80049ee:	4847      	ldr	r0, [pc, #284]	@ (8004b0c <Ble_Hci_Gap_Gatt_Init+0x534>)
 80049f0:	f00f fd2c 	bl	801444c <iprintf>
 80049f4:	484b      	ldr	r0, [pc, #300]	@ (8004b24 <Ble_Hci_Gap_Gatt_Init+0x54c>)
 80049f6:	f00f fd99 	bl	801452c <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 80049fa:	4b48      	ldr	r3, [pc, #288]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 80049fc:	2201      	movs	r2, #1
 80049fe:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 8004a00:	4b46      	ldr	r3, [pc, #280]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004a02:	2208      	movs	r2, #8
 8004a04:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8004a06:	4b45      	ldr	r3, [pc, #276]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004a08:	2210      	movs	r2, #16
 8004a0a:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8004a0c:	4b43      	ldr	r3, [pc, #268]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004a0e:	2200      	movs	r2, #0
 8004a10:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 8004a12:	4b42      	ldr	r3, [pc, #264]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004a14:	4a44      	ldr	r2, [pc, #272]	@ (8004b28 <Ble_Hci_Gap_Gatt_Init+0x550>)
 8004a16:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8004a18:	4b40      	ldr	r3, [pc, #256]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 8004a1e:	4b3f      	ldr	r3, [pc, #252]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004a20:	789c      	ldrb	r4, [r3, #2]
 8004a22:	4b3e      	ldr	r3, [pc, #248]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004a24:	785d      	ldrb	r5, [r3, #1]
 8004a26:	4b3d      	ldr	r3, [pc, #244]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004a28:	791b      	ldrb	r3, [r3, #4]
 8004a2a:	4a3c      	ldr	r2, [pc, #240]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004a2c:	7952      	ldrb	r2, [r2, #5]
 8004a2e:	493b      	ldr	r1, [pc, #236]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004a30:	78c9      	ldrb	r1, [r1, #3]
 8004a32:	483a      	ldr	r0, [pc, #232]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004a34:	6880      	ldr	r0, [r0, #8]
 8004a36:	2600      	movs	r6, #0
 8004a38:	9604      	str	r6, [sp, #16]
 8004a3a:	9003      	str	r0, [sp, #12]
 8004a3c:	9102      	str	r1, [sp, #8]
 8004a3e:	9201      	str	r2, [sp, #4]
 8004a40:	9300      	str	r3, [sp, #0]
 8004a42:	2300      	movs	r3, #0
 8004a44:	2201      	movs	r2, #1
 8004a46:	4629      	mov	r1, r5
 8004a48:	4620      	mov	r0, r4
 8004a4a:	f00b f9eb 	bl	800fe24 <aci_gap_set_authentication_requirement>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin,
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 8004a52:	7dfb      	ldrb	r3, [r7, #23]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00f      	beq.n	8004a78 <Ble_Hci_Gap_Gatt_Init+0x4a0>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 8004a58:	482a      	ldr	r0, [pc, #168]	@ (8004b04 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004a5a:	f00c fb95 	bl	8011188 <DbgTraceGetFileName>
 8004a5e:	4601      	mov	r1, r0
 8004a60:	f240 431b 	movw	r3, #1051	@ 0x41b
 8004a64:	4a28      	ldr	r2, [pc, #160]	@ (8004b08 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004a66:	4829      	ldr	r0, [pc, #164]	@ (8004b0c <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004a68:	f00f fcf0 	bl	801444c <iprintf>
 8004a6c:	7dfb      	ldrb	r3, [r7, #23]
 8004a6e:	4619      	mov	r1, r3
 8004a70:	482e      	ldr	r0, [pc, #184]	@ (8004b2c <Ble_Hci_Gap_Gatt_Init+0x554>)
 8004a72:	f00f fceb 	bl	801444c <iprintf>
 8004a76:	e00c      	b.n	8004a92 <Ble_Hci_Gap_Gatt_Init+0x4ba>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 8004a78:	4822      	ldr	r0, [pc, #136]	@ (8004b04 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004a7a:	f00c fb85 	bl	8011188 <DbgTraceGetFileName>
 8004a7e:	4601      	mov	r1, r0
 8004a80:	f240 431f 	movw	r3, #1055	@ 0x41f
 8004a84:	4a20      	ldr	r2, [pc, #128]	@ (8004b08 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004a86:	4821      	ldr	r0, [pc, #132]	@ (8004b0c <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004a88:	f00f fce0 	bl	801444c <iprintf>
 8004a8c:	4828      	ldr	r0, [pc, #160]	@ (8004b30 <Ble_Hci_Gap_Gatt_Init+0x558>)
 8004a8e:	f00f fd4d 	bl	801452c <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 8004a92:	4b22      	ldr	r3, [pc, #136]	@ (8004b1c <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004a94:	789b      	ldrb	r3, [r3, #2]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d023      	beq.n	8004ae2 <Ble_Hci_Gap_Gatt_Init+0x50a>
  {
    ret = aci_gap_configure_whitelist();
 8004a9a:	f00b fc64 	bl	8010366 <aci_gap_configure_filter_accept_list>
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 8004aa2:	7dfb      	ldrb	r3, [r7, #23]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d00f      	beq.n	8004ac8 <Ble_Hci_Gap_Gatt_Init+0x4f0>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 8004aa8:	4816      	ldr	r0, [pc, #88]	@ (8004b04 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004aaa:	f00c fb6d 	bl	8011188 <DbgTraceGetFileName>
 8004aae:	4601      	mov	r1, r0
 8004ab0:	f240 432a 	movw	r3, #1066	@ 0x42a
 8004ab4:	4a14      	ldr	r2, [pc, #80]	@ (8004b08 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004ab6:	4815      	ldr	r0, [pc, #84]	@ (8004b0c <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004ab8:	f00f fcc8 	bl	801444c <iprintf>
 8004abc:	7dfb      	ldrb	r3, [r7, #23]
 8004abe:	4619      	mov	r1, r3
 8004ac0:	481c      	ldr	r0, [pc, #112]	@ (8004b34 <Ble_Hci_Gap_Gatt_Init+0x55c>)
 8004ac2:	f00f fcc3 	bl	801444c <iprintf>
 8004ac6:	e00c      	b.n	8004ae2 <Ble_Hci_Gap_Gatt_Init+0x50a>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 8004ac8:	480e      	ldr	r0, [pc, #56]	@ (8004b04 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004aca:	f00c fb5d 	bl	8011188 <DbgTraceGetFileName>
 8004ace:	4601      	mov	r1, r0
 8004ad0:	f240 432e 	movw	r3, #1070	@ 0x42e
 8004ad4:	4a0c      	ldr	r2, [pc, #48]	@ (8004b08 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004ad6:	480d      	ldr	r0, [pc, #52]	@ (8004b0c <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004ad8:	f00f fcb8 	bl	801444c <iprintf>
 8004adc:	4816      	ldr	r0, [pc, #88]	@ (8004b38 <Ble_Hci_Gap_Gatt_Init+0x560>)
 8004ade:	f00f fd25 	bl	801452c <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 8004ae2:	4808      	ldr	r0, [pc, #32]	@ (8004b04 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004ae4:	f00c fb50 	bl	8011188 <DbgTraceGetFileName>
 8004ae8:	4601      	mov	r1, r0
 8004aea:	f240 4331 	movw	r3, #1073	@ 0x431
 8004aee:	4a06      	ldr	r2, [pc, #24]	@ (8004b08 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004af0:	4806      	ldr	r0, [pc, #24]	@ (8004b0c <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004af2:	f00f fcab 	bl	801444c <iprintf>
 8004af6:	4811      	ldr	r0, [pc, #68]	@ (8004b3c <Ble_Hci_Gap_Gatt_Init+0x564>)
 8004af8:	f00f fd18 	bl	801452c <puts>
}
 8004afc:	bf00      	nop
 8004afe:	371c      	adds	r7, #28
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b04:	08016bc8 	.word	0x08016bc8
 8004b08:	08018900 	.word	0x08018900
 8004b0c:	08016c54 	.word	0x08016c54
 8004b10:	08017850 	.word	0x08017850
 8004b14:	08017874 	.word	0x08017874
 8004b18:	080178b0 	.word	0x080178b0
 8004b1c:	20000e70 	.word	0x20000e70
 8004b20:	080178dc 	.word	0x080178dc
 8004b24:	0801791c 	.word	0x0801791c
 8004b28:	0001b207 	.word	0x0001b207
 8004b2c:	0801794c 	.word	0x0801794c
 8004b30:	08017998 	.word	0x08017998
 8004b34:	080179d4 	.word	0x080179d4
 8004b38:	08017a18 	.word	0x08017a18
 8004b3c:	08017a4c 	.word	0x08017a4c

08004b40 <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b08c      	sub	sp, #48	@ 0x30
 8004b44:	af08      	add	r7, sp, #32
 8004b46:	4603      	mov	r3, r0
 8004b48:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8004b4a:	2392      	movs	r3, #146	@ 0x92
 8004b4c:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 8004b4e:	79fb      	ldrb	r3, [r7, #7]
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	d106      	bne.n	8004b62 <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 8004b54:	4b69      	ldr	r3, [pc, #420]	@ (8004cfc <Adv_Request+0x1bc>)
 8004b56:	881b      	ldrh	r3, [r3, #0]
 8004b58:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 8004b5a:	4b69      	ldr	r3, [pc, #420]	@ (8004d00 <Adv_Request+0x1c0>)
 8004b5c:	881b      	ldrh	r3, [r3, #0]
 8004b5e:	81bb      	strh	r3, [r7, #12]
 8004b60:	e005      	b.n	8004b6e <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 8004b62:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8004b66:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 8004b68:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8004b6c:	81bb      	strh	r3, [r7, #12]

  /**
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8004b6e:	4b65      	ldr	r3, [pc, #404]	@ (8004d04 <Adv_Request+0x1c4>)
 8004b70:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7fd fc5d 	bl	8002434 <HW_TS_Stop>

  if ((NewStatus == APP_BLE_LP_ADV)
 8004b7a:	79fb      	ldrb	r3, [r7, #7]
 8004b7c:	2b02      	cmp	r3, #2
 8004b7e:	d12d      	bne.n	8004bdc <Adv_Request+0x9c>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 8004b80:	4b60      	ldr	r3, [pc, #384]	@ (8004d04 <Adv_Request+0x1c4>)
 8004b82:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d004      	beq.n	8004b94 <Adv_Request+0x54>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 8004b8a:	4b5e      	ldr	r3, [pc, #376]	@ (8004d04 <Adv_Request+0x1c4>)
 8004b8c:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004b90:	2b02      	cmp	r3, #2
 8004b92:	d123      	bne.n	8004bdc <Adv_Request+0x9c>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 8004b94:	f00a ffd4 	bl	800fb40 <aci_gap_set_non_discoverable>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 8004b9c:	7afb      	ldrb	r3, [r7, #11]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00f      	beq.n	8004bc2 <Adv_Request+0x82>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 8004ba2:	4859      	ldr	r0, [pc, #356]	@ (8004d08 <Adv_Request+0x1c8>)
 8004ba4:	f00c faf0 	bl	8011188 <DbgTraceGetFileName>
 8004ba8:	4601      	mov	r1, r0
 8004baa:	f240 4352 	movw	r3, #1106	@ 0x452
 8004bae:	4a57      	ldr	r2, [pc, #348]	@ (8004d0c <Adv_Request+0x1cc>)
 8004bb0:	4857      	ldr	r0, [pc, #348]	@ (8004d10 <Adv_Request+0x1d0>)
 8004bb2:	f00f fc4b 	bl	801444c <iprintf>
 8004bb6:	7afb      	ldrb	r3, [r7, #11]
 8004bb8:	4619      	mov	r1, r3
 8004bba:	4856      	ldr	r0, [pc, #344]	@ (8004d14 <Adv_Request+0x1d4>)
 8004bbc:	f00f fc46 	bl	801444c <iprintf>
 8004bc0:	e00c      	b.n	8004bdc <Adv_Request+0x9c>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 8004bc2:	4851      	ldr	r0, [pc, #324]	@ (8004d08 <Adv_Request+0x1c8>)
 8004bc4:	f00c fae0 	bl	8011188 <DbgTraceGetFileName>
 8004bc8:	4601      	mov	r1, r0
 8004bca:	f240 4356 	movw	r3, #1110	@ 0x456
 8004bce:	4a4f      	ldr	r2, [pc, #316]	@ (8004d0c <Adv_Request+0x1cc>)
 8004bd0:	484f      	ldr	r0, [pc, #316]	@ (8004d10 <Adv_Request+0x1d0>)
 8004bd2:	f00f fc3b 	bl	801444c <iprintf>
 8004bd6:	4850      	ldr	r0, [pc, #320]	@ (8004d18 <Adv_Request+0x1d8>)
 8004bd8:	f00f fca8 	bl	801452c <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 8004bdc:	4a49      	ldr	r2, [pc, #292]	@ (8004d04 <Adv_Request+0x1c4>)
 8004bde:	79fb      	ldrb	r3, [r7, #7]
 8004be0:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 8004be4:	4b47      	ldr	r3, [pc, #284]	@ (8004d04 <Adv_Request+0x1c4>)
 8004be6:	7e1b      	ldrb	r3, [r3, #24]
 8004be8:	89ba      	ldrh	r2, [r7, #12]
 8004bea:	89f9      	ldrh	r1, [r7, #14]
 8004bec:	2000      	movs	r0, #0
 8004bee:	9006      	str	r0, [sp, #24]
 8004bf0:	2000      	movs	r0, #0
 8004bf2:	9005      	str	r0, [sp, #20]
 8004bf4:	4849      	ldr	r0, [pc, #292]	@ (8004d1c <Adv_Request+0x1dc>)
 8004bf6:	9004      	str	r0, [sp, #16]
 8004bf8:	9303      	str	r3, [sp, #12]
 8004bfa:	4b49      	ldr	r3, [pc, #292]	@ (8004d20 <Adv_Request+0x1e0>)
 8004bfc:	9302      	str	r3, [sp, #8]
 8004bfe:	2307      	movs	r3, #7
 8004c00:	9301      	str	r3, [sp, #4]
 8004c02:	2300      	movs	r3, #0
 8004c04:	9300      	str	r3, [sp, #0]
 8004c06:	2300      	movs	r3, #0
 8004c08:	2000      	movs	r0, #0
 8004c0a:	f00a ffbd 	bl	800fb88 <aci_gap_set_discoverable>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 8004c12:	7afb      	ldrb	r3, [r7, #11]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d00f      	beq.n	8004c38 <Adv_Request+0xf8>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 8004c18:	483b      	ldr	r0, [pc, #236]	@ (8004d08 <Adv_Request+0x1c8>)
 8004c1a:	f00c fab5 	bl	8011188 <DbgTraceGetFileName>
 8004c1e:	4601      	mov	r1, r0
 8004c20:	f240 4369 	movw	r3, #1129	@ 0x469
 8004c24:	4a39      	ldr	r2, [pc, #228]	@ (8004d0c <Adv_Request+0x1cc>)
 8004c26:	483a      	ldr	r0, [pc, #232]	@ (8004d10 <Adv_Request+0x1d0>)
 8004c28:	f00f fc10 	bl	801444c <iprintf>
 8004c2c:	7afb      	ldrb	r3, [r7, #11]
 8004c2e:	4619      	mov	r1, r3
 8004c30:	483c      	ldr	r0, [pc, #240]	@ (8004d24 <Adv_Request+0x1e4>)
 8004c32:	f00f fc0b 	bl	801444c <iprintf>
 8004c36:	e00c      	b.n	8004c52 <Adv_Request+0x112>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 8004c38:	4833      	ldr	r0, [pc, #204]	@ (8004d08 <Adv_Request+0x1c8>)
 8004c3a:	f00c faa5 	bl	8011188 <DbgTraceGetFileName>
 8004c3e:	4601      	mov	r1, r0
 8004c40:	f240 436d 	movw	r3, #1133	@ 0x46d
 8004c44:	4a31      	ldr	r2, [pc, #196]	@ (8004d0c <Adv_Request+0x1cc>)
 8004c46:	4832      	ldr	r0, [pc, #200]	@ (8004d10 <Adv_Request+0x1d0>)
 8004c48:	f00f fc00 	bl	801444c <iprintf>
 8004c4c:	4836      	ldr	r0, [pc, #216]	@ (8004d28 <Adv_Request+0x1e8>)
 8004c4e:	f00f fc6d 	bl	801452c <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 8004c52:	4936      	ldr	r1, [pc, #216]	@ (8004d2c <Adv_Request+0x1ec>)
 8004c54:	200e      	movs	r0, #14
 8004c56:	f00b fb14 	bl	8010282 <aci_gap_update_adv_data>
 8004c5a:	4603      	mov	r3, r0
 8004c5c:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 8004c5e:	7afb      	ldrb	r3, [r7, #11]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d022      	beq.n	8004caa <Adv_Request+0x16a>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 8004c64:	79fb      	ldrb	r3, [r7, #7]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d10f      	bne.n	8004c8a <Adv_Request+0x14a>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 8004c6a:	4827      	ldr	r0, [pc, #156]	@ (8004d08 <Adv_Request+0x1c8>)
 8004c6c:	f00c fa8c 	bl	8011188 <DbgTraceGetFileName>
 8004c70:	4601      	mov	r1, r0
 8004c72:	f240 4376 	movw	r3, #1142	@ 0x476
 8004c76:	4a25      	ldr	r2, [pc, #148]	@ (8004d0c <Adv_Request+0x1cc>)
 8004c78:	4825      	ldr	r0, [pc, #148]	@ (8004d10 <Adv_Request+0x1d0>)
 8004c7a:	f00f fbe7 	bl	801444c <iprintf>
 8004c7e:	7afb      	ldrb	r3, [r7, #11]
 8004c80:	4619      	mov	r1, r3
 8004c82:	482b      	ldr	r0, [pc, #172]	@ (8004d30 <Adv_Request+0x1f0>)
 8004c84:	f00f fbe2 	bl	801444c <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 8004c88:	e035      	b.n	8004cf6 <Adv_Request+0x1b6>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 8004c8a:	481f      	ldr	r0, [pc, #124]	@ (8004d08 <Adv_Request+0x1c8>)
 8004c8c:	f00c fa7c 	bl	8011188 <DbgTraceGetFileName>
 8004c90:	4601      	mov	r1, r0
 8004c92:	f240 437a 	movw	r3, #1146	@ 0x47a
 8004c96:	4a1d      	ldr	r2, [pc, #116]	@ (8004d0c <Adv_Request+0x1cc>)
 8004c98:	481d      	ldr	r0, [pc, #116]	@ (8004d10 <Adv_Request+0x1d0>)
 8004c9a:	f00f fbd7 	bl	801444c <iprintf>
 8004c9e:	7afb      	ldrb	r3, [r7, #11]
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	4824      	ldr	r0, [pc, #144]	@ (8004d34 <Adv_Request+0x1f4>)
 8004ca4:	f00f fbd2 	bl	801444c <iprintf>
  return;
 8004ca8:	e025      	b.n	8004cf6 <Adv_Request+0x1b6>
    if (NewStatus == APP_BLE_FAST_ADV)
 8004caa:	79fb      	ldrb	r3, [r7, #7]
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d114      	bne.n	8004cda <Adv_Request+0x19a>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 8004cb0:	4815      	ldr	r0, [pc, #84]	@ (8004d08 <Adv_Request+0x1c8>)
 8004cb2:	f00c fa69 	bl	8011188 <DbgTraceGetFileName>
 8004cb6:	4601      	mov	r1, r0
 8004cb8:	f240 4381 	movw	r3, #1153	@ 0x481
 8004cbc:	4a13      	ldr	r2, [pc, #76]	@ (8004d0c <Adv_Request+0x1cc>)
 8004cbe:	4814      	ldr	r0, [pc, #80]	@ (8004d10 <Adv_Request+0x1d0>)
 8004cc0:	f00f fbc4 	bl	801444c <iprintf>
 8004cc4:	481c      	ldr	r0, [pc, #112]	@ (8004d38 <Adv_Request+0x1f8>)
 8004cc6:	f00f fc31 	bl	801452c <puts>
      HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 8004cca:	4b0e      	ldr	r3, [pc, #56]	@ (8004d04 <Adv_Request+0x1c4>)
 8004ccc:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004cd0:	491a      	ldr	r1, [pc, #104]	@ (8004d3c <Adv_Request+0x1fc>)
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	f7fd fc32 	bl	800253c <HW_TS_Start>
  return;
 8004cd8:	e00d      	b.n	8004cf6 <Adv_Request+0x1b6>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 8004cda:	480b      	ldr	r0, [pc, #44]	@ (8004d08 <Adv_Request+0x1c8>)
 8004cdc:	f00c fa54 	bl	8011188 <DbgTraceGetFileName>
 8004ce0:	4601      	mov	r1, r0
 8004ce2:	f240 4387 	movw	r3, #1159	@ 0x487
 8004ce6:	4a09      	ldr	r2, [pc, #36]	@ (8004d0c <Adv_Request+0x1cc>)
 8004ce8:	4809      	ldr	r0, [pc, #36]	@ (8004d10 <Adv_Request+0x1d0>)
 8004cea:	f00f fbaf 	bl	801444c <iprintf>
 8004cee:	4814      	ldr	r0, [pc, #80]	@ (8004d40 <Adv_Request+0x200>)
 8004cf0:	f00f fc1c 	bl	801452c <puts>
  return;
 8004cf4:	bf00      	nop
}
 8004cf6:	3710      	adds	r7, #16
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	20000ef4 	.word	0x20000ef4
 8004d00:	20000ef6 	.word	0x20000ef6
 8004d04:	20000e70 	.word	0x20000e70
 8004d08:	08016bc8 	.word	0x08016bc8
 8004d0c:	08018918 	.word	0x08018918
 8004d10:	08016c54 	.word	0x08016c54
 8004d14:	08017a78 	.word	0x08017a78
 8004d18:	08017ac8 	.word	0x08017ac8
 8004d1c:	20000e89 	.word	0x20000e89
 8004d20:	08018898 	.word	0x08018898
 8004d24:	08017b10 	.word	0x08017b10
 8004d28:	08017b48 	.word	0x08017b48
 8004d2c:	20000208 	.word	0x20000208
 8004d30:	08017b74 	.word	0x08017b74
 8004d34:	08017bac 	.word	0x08017bac
 8004d38:	08017be8 	.word	0x08017be8
 8004d3c:	0001e046 	.word	0x0001e046
 8004d40:	08017c14 	.word	0x08017c14

08004d44 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b086      	sub	sp, #24
 8004d48:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8004d4a:	f7fe fdd1 	bl	80038f0 <LL_FLASH_GetUDN>
 8004d4e:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8004d50:	693b      	ldr	r3, [r7, #16]
 8004d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d56:	d023      	beq.n	8004da0 <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8004d58:	f7fe fde2 	bl	8003920 <LL_FLASH_GetSTCompanyID>
 8004d5c:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8004d5e:	f7fe fdd3 	bl	8003908 <LL_FLASH_GetDeviceID>
 8004d62:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8004d64:	693b      	ldr	r3, [r7, #16]
 8004d66:	b2da      	uxtb	r2, r3
 8004d68:	4b16      	ldr	r3, [pc, #88]	@ (8004dc4 <BleGetBdAddress+0x80>)
 8004d6a:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	0a1b      	lsrs	r3, r3, #8
 8004d70:	b2da      	uxtb	r2, r3
 8004d72:	4b14      	ldr	r3, [pc, #80]	@ (8004dc4 <BleGetBdAddress+0x80>)
 8004d74:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	b2da      	uxtb	r2, r3
 8004d7a:	4b12      	ldr	r3, [pc, #72]	@ (8004dc4 <BleGetBdAddress+0x80>)
 8004d7c:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8004d7e:	68bb      	ldr	r3, [r7, #8]
 8004d80:	b2da      	uxtb	r2, r3
 8004d82:	4b10      	ldr	r3, [pc, #64]	@ (8004dc4 <BleGetBdAddress+0x80>)
 8004d84:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	0a1b      	lsrs	r3, r3, #8
 8004d8a:	b2da      	uxtb	r2, r3
 8004d8c:	4b0d      	ldr	r3, [pc, #52]	@ (8004dc4 <BleGetBdAddress+0x80>)
 8004d8e:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8004d90:	68bb      	ldr	r3, [r7, #8]
 8004d92:	0c1b      	lsrs	r3, r3, #16
 8004d94:	b2da      	uxtb	r2, r3
 8004d96:	4b0b      	ldr	r3, [pc, #44]	@ (8004dc4 <BleGetBdAddress+0x80>)
 8004d98:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8004d9a:	4b0a      	ldr	r3, [pc, #40]	@ (8004dc4 <BleGetBdAddress+0x80>)
 8004d9c:	617b      	str	r3, [r7, #20]
 8004d9e:	e00b      	b.n	8004db8 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8004da0:	2000      	movs	r0, #0
 8004da2:	f00c ff3d 	bl	8011c20 <OTP_Read>
 8004da6:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d002      	beq.n	8004db4 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	617b      	str	r3, [r7, #20]
 8004db2:	e001      	b.n	8004db8 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8004db4:	4b04      	ldr	r3, [pc, #16]	@ (8004dc8 <BleGetBdAddress+0x84>)
 8004db6:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8004db8:	697b      	ldr	r3, [r7, #20]
}
 8004dba:	4618      	mov	r0, r3
 8004dbc:	3718      	adds	r7, #24
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	20000e68 	.word	0x20000e68
 8004dc8:	08018870 	.word	0x08018870

08004dcc <Add_Advertisment_Service_UUID>:
 *
 *SPECIFIC FUNCTIONS
 *
 *************************************************************/
static void Add_Advertisment_Service_UUID(uint16_t servUUID)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b083      	sub	sp, #12
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	80fb      	strh	r3, [r7, #6]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004dd6:	4b12      	ldr	r3, [pc, #72]	@ (8004e20 <Add_Advertisment_Service_UUID+0x54>)
 8004dd8:	7e1b      	ldrb	r3, [r3, #24]
 8004dda:	4619      	mov	r1, r3
      (uint8_t) (servUUID & 0xFF);
 8004ddc:	88fb      	ldrh	r3, [r7, #6]
 8004dde:	b2da      	uxtb	r2, r3
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004de0:	4b0f      	ldr	r3, [pc, #60]	@ (8004e20 <Add_Advertisment_Service_UUID+0x54>)
 8004de2:	440b      	add	r3, r1
 8004de4:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen++;
 8004de6:	4b0e      	ldr	r3, [pc, #56]	@ (8004e20 <Add_Advertisment_Service_UUID+0x54>)
 8004de8:	7e1b      	ldrb	r3, [r3, #24]
 8004dea:	3301      	adds	r3, #1
 8004dec:	b2da      	uxtb	r2, r3
 8004dee:	4b0c      	ldr	r3, [pc, #48]	@ (8004e20 <Add_Advertisment_Service_UUID+0x54>)
 8004df0:	761a      	strb	r2, [r3, #24]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
      (uint8_t) (servUUID >> 8) & 0xFF;
 8004df2:	88fb      	ldrh	r3, [r7, #6]
 8004df4:	0a1b      	lsrs	r3, r3, #8
 8004df6:	b29a      	uxth	r2, r3
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004df8:	4b09      	ldr	r3, [pc, #36]	@ (8004e20 <Add_Advertisment_Service_UUID+0x54>)
 8004dfa:	7e1b      	ldrb	r3, [r3, #24]
 8004dfc:	4619      	mov	r1, r3
      (uint8_t) (servUUID >> 8) & 0xFF;
 8004dfe:	b2d2      	uxtb	r2, r2
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004e00:	4b07      	ldr	r3, [pc, #28]	@ (8004e20 <Add_Advertisment_Service_UUID+0x54>)
 8004e02:	440b      	add	r3, r1
 8004e04:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen++;
 8004e06:	4b06      	ldr	r3, [pc, #24]	@ (8004e20 <Add_Advertisment_Service_UUID+0x54>)
 8004e08:	7e1b      	ldrb	r3, [r3, #24]
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	b2da      	uxtb	r2, r3
 8004e0e:	4b04      	ldr	r3, [pc, #16]	@ (8004e20 <Add_Advertisment_Service_UUID+0x54>)
 8004e10:	761a      	strb	r2, [r3, #24]

  return;
 8004e12:	bf00      	nop
}
 8004e14:	370c      	adds	r7, #12
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr
 8004e1e:	bf00      	nop
 8004e20:	20000e70 	.word	0x20000e70

08004e24 <Adv_Mgr>:

static void Adv_Mgr(void)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	af00      	add	r7, sp, #0
  /**
   * The code shall be executed in the background as an aci command may be sent
   * The background is the only place where the application can make sure a new aci command
   * is not sent if there is a pending one
   */
  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_UPDATE_ID, CFG_SCH_PRIO_0);
 8004e28:	2100      	movs	r1, #0
 8004e2a:	2001      	movs	r0, #1
 8004e2c:	f00e fc3a 	bl	80136a4 <UTIL_SEQ_SetTask>

  return;
 8004e30:	bf00      	nop
}
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <Adv_Update>:

static void Adv_Update(void)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	af00      	add	r7, sp, #0
  Adv_Request(APP_BLE_LP_ADV);
 8004e38:	2002      	movs	r0, #2
 8004e3a:	f7ff fe81 	bl	8004b40 <Adv_Request>

  return;
 8004e3e:	bf00      	nop
}
 8004e40:	bd80      	pop	{r7, pc}

08004e42 <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8004e42:	b580      	push	{r7, lr}
 8004e44:	b082      	sub	sp, #8
 8004e46:	af00      	add	r7, sp, #0
 8004e48:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8004e4a:	2100      	movs	r1, #0
 8004e4c:	2004      	movs	r0, #4
 8004e4e:	f00e fc29 	bl	80136a4 <UTIL_SEQ_SetTask>

  return;
 8004e52:	bf00      	nop
}
 8004e54:	3708      	adds	r7, #8
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}

08004e5a <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8004e5a:	b580      	push	{r7, lr}
 8004e5c:	b082      	sub	sp, #8
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004e62:	2001      	movs	r0, #1
 8004e64:	f00e fc8a 	bl	801377c <UTIL_SEQ_SetEvt>

  return;
 8004e68:	bf00      	nop
}
 8004e6a:	3708      	adds	r7, #8
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b082      	sub	sp, #8
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004e78:	2001      	movs	r0, #1
 8004e7a:	f00e fc9f 	bl	80137bc <UTIL_SEQ_WaitEvt>

  return;
 8004e7e:	bf00      	nop
}
 8004e80:	3708      	adds	r7, #8
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}

08004e86 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 8004e86:	b580      	push	{r7, lr}
 8004e88:	b084      	sub	sp, #16
 8004e8a:	af00      	add	r7, sp, #0
 8004e8c:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	3308      	adds	r3, #8
 8004e98:	4618      	mov	r0, r3
 8004e9a:	f00d fceb 	bl	8012874 <SVCCTL_UserEvtRx>
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8004ea2:	7afb      	ldrb	r3, [r7, #11]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d003      	beq.n	8004eb0 <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8004eae:	e003      	b.n	8004eb8 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	701a      	strb	r2, [r3, #0]
  return;
 8004eb6:	bf00      	nop
}
 8004eb8:	3710      	adds	r7, #16
 8004eba:	46bd      	mov	sp, r7
 8004ebc:	bd80      	pop	{r7, pc}

08004ebe <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8004ebe:	b580      	push	{r7, lr}
 8004ec0:	b084      	sub	sp, #16
 8004ec2:	af00      	add	r7, sp, #0
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 8004ec8:	79fb      	ldrb	r3, [r7, #7]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d002      	beq.n	8004ed4 <BLE_StatusNot+0x16>
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d006      	beq.n	8004ee0 <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8004ed2:	e00b      	b.n	8004eec <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004ed4:	231f      	movs	r3, #31
 8004ed6:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8004ed8:	68f8      	ldr	r0, [r7, #12]
 8004eda:	f00e fc0f 	bl	80136fc <UTIL_SEQ_PauseTask>
      break;
 8004ede:	e005      	b.n	8004eec <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004ee0:	231f      	movs	r3, #31
 8004ee2:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8004ee4:	68f8      	ldr	r0, [r7, #12]
 8004ee6:	f00e fc29 	bl	801373c <UTIL_SEQ_ResumeTask>
      break;
 8004eea:	bf00      	nop
  }

  return;
 8004eec:	bf00      	nop
}
 8004eee:	3710      	adds	r7, #16
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	bd80      	pop	{r7, pc}

08004ef4 <DISAPP_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void DISAPP_Init(void)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b082      	sub	sp, #8
 8004ef8:	af00      	add	r7, sp, #0
   *
   * @param UUID
   * @param pPData
   * @return
   */
  dis_information_data.pPayload = (uint8_t*)DISAPP_MANUFACTURER_NAME;
 8004efa:	4b07      	ldr	r3, [pc, #28]	@ (8004f18 <DISAPP_Init+0x24>)
 8004efc:	603b      	str	r3, [r7, #0]
  dis_information_data.Length = sizeof(DISAPP_MANUFACTURER_NAME);
 8004efe:	2304      	movs	r3, #4
 8004f00:	713b      	strb	r3, [r7, #4]
  DIS_UpdateChar(MANUFACTURER_NAME_UUID, &dis_information_data);
 8004f02:	463b      	mov	r3, r7
 8004f04:	4619      	mov	r1, r3
 8004f06:	f642 2029 	movw	r0, #10793	@ 0x2a29
 8004f0a:	f00c f9c7 	bl	801129c <DIS_UpdateChar>
  dis_information_data.pPayload = (uint8_t *)pnp_id;
  dis_information_data.Length = BLE_CFG_DIS_PNP_ID_LEN_MAX;
  DIS_UpdateChar(PNP_ID_UUID, &dis_information_data);
#endif
/* USER CODE END DISAPP_Init */
}
 8004f0e:	bf00      	nop
 8004f10:	3708      	adds	r7, #8
 8004f12:	46bd      	mov	sp, r7
 8004f14:	bd80      	pop	{r7, pc}
 8004f16:	bf00      	nop
 8004f18:	08017c44 	.word	0x08017c44

08004f1c <HRS_Notification>:
void LCD_DrawIcon(uint16_t Xpos, uint16_t Ypos, uint16_t width, uint16_t height, const uint8_t *pIcon);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void HRS_Notification(HRS_App_Notification_evt_t *pNotification)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b082      	sub	sp, #8
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HRS_Notification_1 */

/* USER CODE END HRS_Notification_1 */
  switch(pNotification->HRS_Evt_Opcode)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	781b      	ldrb	r3, [r3, #0]
 8004f28:	2b02      	cmp	r3, #2
 8004f2a:	d01a      	beq.n	8004f62 <HRS_Notification+0x46>
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	dc1e      	bgt.n	8004f6e <HRS_Notification+0x52>
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d002      	beq.n	8004f3a <HRS_Notification+0x1e>
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d007      	beq.n	8004f48 <HRS_Notification+0x2c>

   default:
/* USER CODE BEGIN HRS_Notification_Default */

/* USER CODE END HRS_Notification_Default */
      break;
 8004f38:	e019      	b.n	8004f6e <HRS_Notification+0x52>
      HRSAPP_Context.MeasurementvalueChar.EnergyExpended = 0;
 8004f3a:	4b0f      	ldr	r3, [pc, #60]	@ (8004f78 <HRS_Notification+0x5c>)
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	809a      	strh	r2, [r3, #4]
      HRSAPP_Context.ResetEnergyExpended = 1;
 8004f40:	4b0d      	ldr	r3, [pc, #52]	@ (8004f78 <HRS_Notification+0x5c>)
 8004f42:	2201      	movs	r2, #1
 8004f44:	731a      	strb	r2, [r3, #12]
      break;
 8004f46:	e013      	b.n	8004f70 <HRS_Notification+0x54>
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 8004f48:	4b0b      	ldr	r3, [pc, #44]	@ (8004f78 <HRS_Notification+0x5c>)
 8004f4a:	7b5b      	ldrb	r3, [r3, #13]
 8004f4c:	4618      	mov	r0, r3
 8004f4e:	f7fd fa71 	bl	8002434 <HW_TS_Stop>
      HW_TS_Start(HRSAPP_Context.TimerMeasurement_Id, HRSAPP_MEASUREMENT_INTERVAL);
 8004f52:	4b09      	ldr	r3, [pc, #36]	@ (8004f78 <HRS_Notification+0x5c>)
 8004f54:	7b5b      	ldrb	r3, [r3, #13]
 8004f56:	f640 0101 	movw	r1, #2049	@ 0x801
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	f7fd faee 	bl	800253c <HW_TS_Start>
      break;
 8004f60:	e006      	b.n	8004f70 <HRS_Notification+0x54>
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 8004f62:	4b05      	ldr	r3, [pc, #20]	@ (8004f78 <HRS_Notification+0x5c>)
 8004f64:	7b5b      	ldrb	r3, [r3, #13]
 8004f66:	4618      	mov	r0, r3
 8004f68:	f7fd fa64 	bl	8002434 <HW_TS_Stop>
      break;
 8004f6c:	e000      	b.n	8004f70 <HRS_Notification+0x54>
      break;
 8004f6e:	bf00      	nop
  }
/* USER CODE BEGIN HRS_Notification_2 */

/* USER CODE END HRS_Notification_2 */
  return;
 8004f70:	bf00      	nop
}
 8004f72:	3708      	adds	r7, #8
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	20000ef8 	.word	0x20000ef8

08004f7c <LL_PWR_EnableBootC2>:
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8004f80:	4b05      	ldr	r3, [pc, #20]	@ (8004f98 <LL_PWR_EnableBootC2+0x1c>)
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	4a04      	ldr	r2, [pc, #16]	@ (8004f98 <LL_PWR_EnableBootC2+0x1c>)
 8004f86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f8a:	60d3      	str	r3, [r2, #12]
}
 8004f8c:	bf00      	nop
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	58000400 	.word	0x58000400

08004f9c <LL_C2_EXTI_EnableEvent_32_63>:
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b083      	sub	sp, #12
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8004fa4:	4b06      	ldr	r3, [pc, #24]	@ (8004fc0 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8004fa6:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8004faa:	4905      	ldr	r1, [pc, #20]	@ (8004fc0 <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8004fb4:	bf00      	nop
 8004fb6:	370c      	adds	r7, #12
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr
 8004fc0:	58000800 	.word	0x58000800

08004fc4 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8004fcc:	4b05      	ldr	r3, [pc, #20]	@ (8004fe4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8004fce:	6a1a      	ldr	r2, [r3, #32]
 8004fd0:	4904      	ldr	r1, [pc, #16]	@ (8004fe4 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	620b      	str	r3, [r1, #32]
}
 8004fd8:	bf00      	nop
 8004fda:	370c      	adds	r7, #12
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr
 8004fe4:	58000800 	.word	0x58000800

08004fe8 <LL_AHB3_GRP1_EnableClock>:
{
 8004fe8:	b480      	push	{r7}
 8004fea:	b085      	sub	sp, #20
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8004ff0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ff4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ff6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	4313      	orrs	r3, r2
 8004ffe:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8005000:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005004:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4013      	ands	r3, r2
 800500a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800500c:	68fb      	ldr	r3, [r7, #12]
}
 800500e:	bf00      	nop
 8005010:	3714      	adds	r7, #20
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr

0800501a <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 800501a:	b480      	push	{r7}
 800501c:	b085      	sub	sp, #20
 800501e:	af00      	add	r7, sp, #0
 8005020:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8005022:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005026:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800502a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	4313      	orrs	r3, r2
 8005032:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8005036:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800503a:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	4013      	ands	r3, r2
 8005042:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8005044:	68fb      	ldr	r3, [r7, #12]
}
 8005046:	bf00      	nop
 8005048:	3714      	adds	r7, #20
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8005052:	b480      	push	{r7}
 8005054:	b083      	sub	sp, #12
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	601a      	str	r2, [r3, #0]
}
 8005066:	bf00      	nop
 8005068:	370c      	adds	r7, #12
 800506a:	46bd      	mov	sp, r7
 800506c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005070:	4770      	bx	lr

08005072 <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8005072:	b480      	push	{r7}
 8005074:	b083      	sub	sp, #12
 8005076:	af00      	add	r7, sp, #0
 8005078:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f043 0201 	orr.w	r2, r3, #1
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	601a      	str	r2, [r3, #0]
}
 8005086:	bf00      	nop
 8005088:	370c      	adds	r7, #12
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr

08005092 <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8005092:	b480      	push	{r7}
 8005094:	b083      	sub	sp, #12
 8005096:	af00      	add	r7, sp, #0
 8005098:	6078      	str	r0, [r7, #4]
 800509a:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	685a      	ldr	r2, [r3, #4]
 80050a0:	683b      	ldr	r3, [r7, #0]
 80050a2:	041b      	lsls	r3, r3, #16
 80050a4:	43db      	mvns	r3, r3
 80050a6:	401a      	ands	r2, r3
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	605a      	str	r2, [r3, #4]
}
 80050ac:	bf00      	nop
 80050ae:	370c      	adds	r7, #12
 80050b0:	46bd      	mov	sp, r7
 80050b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050b6:	4770      	bx	lr

080050b8 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80050b8:	b480      	push	{r7}
 80050ba:	b083      	sub	sp, #12
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	685a      	ldr	r2, [r3, #4]
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	041b      	lsls	r3, r3, #16
 80050ca:	431a      	orrs	r2, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	605a      	str	r2, [r3, #4]
}
 80050d0:	bf00      	nop
 80050d2:	370c      	adds	r7, #12
 80050d4:	46bd      	mov	sp, r7
 80050d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050da:	4770      	bx	lr

080050dc <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 80050dc:	b480      	push	{r7}
 80050de:	b083      	sub	sp, #12
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
 80050e4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	685a      	ldr	r2, [r3, #4]
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	43db      	mvns	r3, r3
 80050ee:	401a      	ands	r2, r3
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	605a      	str	r2, [r3, #4]
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
 8005108:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	683a      	ldr	r2, [r7, #0]
 800510e:	609a      	str	r2, [r3, #8]
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511a:	4770      	bx	lr

0800511c <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 800511c:	b480      	push	{r7}
 800511e:	b083      	sub	sp, #12
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
 8005124:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	041a      	lsls	r2, r3, #16
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	609a      	str	r2, [r3, #8]
}
 800512e:	bf00      	nop
 8005130:	370c      	adds	r7, #12
 8005132:	46bd      	mov	sp, r7
 8005134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005138:	4770      	bx	lr

0800513a <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 800513a:	b480      	push	{r7}
 800513c:	b083      	sub	sp, #12
 800513e:	af00      	add	r7, sp, #0
 8005140:	6078      	str	r0, [r7, #4]
 8005142:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	68da      	ldr	r2, [r3, #12]
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	4013      	ands	r3, r2
 800514c:	683a      	ldr	r2, [r7, #0]
 800514e:	429a      	cmp	r2, r3
 8005150:	d101      	bne.n	8005156 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8005152:	2301      	movs	r3, #1
 8005154:	e000      	b.n	8005158 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8005156:	2300      	movs	r3, #0
}
 8005158:	4618      	mov	r0, r3
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8005164:	b480      	push	{r7}
 8005166:	b083      	sub	sp, #12
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
 800516c:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	69da      	ldr	r2, [r3, #28]
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	4013      	ands	r3, r2
 8005176:	683a      	ldr	r2, [r7, #0]
 8005178:	429a      	cmp	r2, r3
 800517a:	d101      	bne.n	8005180 <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 800517c:	2301      	movs	r3, #1
 800517e:	e000      	b.n	8005182 <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	370c      	adds	r7, #12
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
	...

08005190 <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8005190:	b580      	push	{r7, lr}
 8005192:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8005194:	2102      	movs	r1, #2
 8005196:	4818      	ldr	r0, [pc, #96]	@ (80051f8 <HW_IPCC_Rx_Handler+0x68>)
 8005198:	f7ff ffe4 	bl	8005164 <LL_C2_IPCC_IsActiveFlag_CHx>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d008      	beq.n	80051b4 <HW_IPCC_Rx_Handler+0x24>
 80051a2:	4b15      	ldr	r3, [pc, #84]	@ (80051f8 <HW_IPCC_Rx_Handler+0x68>)
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	f003 0302 	and.w	r3, r3, #2
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d102      	bne.n	80051b4 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 80051ae:	f000 f8d5 	bl	800535c <HW_IPCC_SYS_EvtHandler>
 80051b2:	e01e      	b.n	80051f2 <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 80051b4:	2101      	movs	r1, #1
 80051b6:	4810      	ldr	r0, [pc, #64]	@ (80051f8 <HW_IPCC_Rx_Handler+0x68>)
 80051b8:	f7ff ffd4 	bl	8005164 <LL_C2_IPCC_IsActiveFlag_CHx>
 80051bc:	4603      	mov	r3, r0
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d008      	beq.n	80051d4 <HW_IPCC_Rx_Handler+0x44>
 80051c2:	4b0d      	ldr	r3, [pc, #52]	@ (80051f8 <HW_IPCC_Rx_Handler+0x68>)
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	f003 0301 	and.w	r3, r3, #1
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d102      	bne.n	80051d4 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 80051ce:	f000 f889 	bl	80052e4 <HW_IPCC_BLE_EvtHandler>
 80051d2:	e00e      	b.n	80051f2 <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 80051d4:	2108      	movs	r1, #8
 80051d6:	4808      	ldr	r0, [pc, #32]	@ (80051f8 <HW_IPCC_Rx_Handler+0x68>)
 80051d8:	f7ff ffc4 	bl	8005164 <LL_C2_IPCC_IsActiveFlag_CHx>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d008      	beq.n	80051f4 <HW_IPCC_Rx_Handler+0x64>
 80051e2:	4b05      	ldr	r3, [pc, #20]	@ (80051f8 <HW_IPCC_Rx_Handler+0x68>)
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	f003 0308 	and.w	r3, r3, #8
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d102      	bne.n	80051f4 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 80051ee:	f000 f901 	bl	80053f4 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 80051f2:	bf00      	nop
 80051f4:	bf00      	nop
}
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	58000c00 	.word	0x58000c00

080051fc <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 80051fc:	b580      	push	{r7, lr}
 80051fe:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8005200:	2102      	movs	r1, #2
 8005202:	4818      	ldr	r0, [pc, #96]	@ (8005264 <HW_IPCC_Tx_Handler+0x68>)
 8005204:	f7ff ff99 	bl	800513a <LL_C1_IPCC_IsActiveFlag_CHx>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d108      	bne.n	8005220 <HW_IPCC_Tx_Handler+0x24>
 800520e:	4b15      	ldr	r3, [pc, #84]	@ (8005264 <HW_IPCC_Tx_Handler+0x68>)
 8005210:	685b      	ldr	r3, [r3, #4]
 8005212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005216:	2b00      	cmp	r3, #0
 8005218:	d102      	bne.n	8005220 <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 800521a:	f000 f893 	bl	8005344 <HW_IPCC_SYS_CmdEvtHandler>
 800521e:	e01e      	b.n	800525e <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 8005220:	2108      	movs	r1, #8
 8005222:	4810      	ldr	r0, [pc, #64]	@ (8005264 <HW_IPCC_Tx_Handler+0x68>)
 8005224:	f7ff ff89 	bl	800513a <LL_C1_IPCC_IsActiveFlag_CHx>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d108      	bne.n	8005240 <HW_IPCC_Tx_Handler+0x44>
 800522e:	4b0d      	ldr	r3, [pc, #52]	@ (8005264 <HW_IPCC_Tx_Handler+0x68>)
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d102      	bne.n	8005240 <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 800523a:	f000 f8bd 	bl	80053b8 <HW_IPCC_MM_FreeBufHandler>
 800523e:	e00e      	b.n	800525e <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 8005240:	2120      	movs	r1, #32
 8005242:	4808      	ldr	r0, [pc, #32]	@ (8005264 <HW_IPCC_Tx_Handler+0x68>)
 8005244:	f7ff ff79 	bl	800513a <LL_C1_IPCC_IsActiveFlag_CHx>
 8005248:	4603      	mov	r3, r0
 800524a:	2b00      	cmp	r3, #0
 800524c:	d108      	bne.n	8005260 <HW_IPCC_Tx_Handler+0x64>
 800524e:	4b05      	ldr	r3, [pc, #20]	@ (8005264 <HW_IPCC_Tx_Handler+0x68>)
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d102      	bne.n	8005260 <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 800525a:	f000 f84f 	bl	80052fc <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800525e:	bf00      	nop
 8005260:	bf00      	nop
}
 8005262:	bd80      	pop	{r7, pc}
 8005264:	58000c00 	.word	0x58000c00

08005268 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8005268:	b580      	push	{r7, lr}
 800526a:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 800526c:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8005270:	f7ff fed3 	bl	800501a <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8005274:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005278:	f7ff fea4 	bl	8004fc4 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 800527c:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005280:	f7ff fe8c 	bl	8004f9c <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8005284:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8005286:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8005288:	f7ff fe78 	bl	8004f7c <LL_PWR_EnableBootC2>

  return;
 800528c:	bf00      	nop
}
 800528e:	bd80      	pop	{r7, pc}

08005290 <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 8005290:	b580      	push	{r7, lr}
 8005292:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8005294:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8005298:	f7ff fea6 	bl	8004fe8 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 800529c:	4806      	ldr	r0, [pc, #24]	@ (80052b8 <HW_IPCC_Init+0x28>)
 800529e:	f7ff fee8 	bl	8005072 <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 80052a2:	4805      	ldr	r0, [pc, #20]	@ (80052b8 <HW_IPCC_Init+0x28>)
 80052a4:	f7ff fed5 	bl	8005052 <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80052a8:	202c      	movs	r0, #44	@ 0x2c
 80052aa:	f005 fa1e 	bl	800a6ea <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80052ae:	202d      	movs	r0, #45	@ 0x2d
 80052b0:	f005 fa1b 	bl	800a6ea <HAL_NVIC_EnableIRQ>

  return;
 80052b4:	bf00      	nop
}
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	58000c00 	.word	0x58000c00

080052bc <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80052c0:	2101      	movs	r1, #1
 80052c2:	4802      	ldr	r0, [pc, #8]	@ (80052cc <HW_IPCC_BLE_Init+0x10>)
 80052c4:	f7ff ff0a 	bl	80050dc <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80052c8:	bf00      	nop
}
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	58000c00 	.word	0x58000c00

080052d0 <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 80052d4:	2101      	movs	r1, #1
 80052d6:	4802      	ldr	r0, [pc, #8]	@ (80052e0 <HW_IPCC_BLE_SendCmd+0x10>)
 80052d8:	f7ff ff20 	bl	800511c <LL_C1_IPCC_SetFlag_CHx>

  return;
 80052dc:	bf00      	nop
}
 80052de:	bd80      	pop	{r7, pc}
 80052e0:	58000c00 	.word	0x58000c00

080052e4 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 80052e4:	b580      	push	{r7, lr}
 80052e6:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80052e8:	f00d fba8 	bl	8012a3c <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80052ec:	2101      	movs	r1, #1
 80052ee:	4802      	ldr	r0, [pc, #8]	@ (80052f8 <HW_IPCC_BLE_EvtHandler+0x14>)
 80052f0:	f7ff ff06 	bl	8005100 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80052f4:	bf00      	nop
}
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	58000c00 	.word	0x58000c00

080052fc <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 8005300:	2120      	movs	r1, #32
 8005302:	4803      	ldr	r0, [pc, #12]	@ (8005310 <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 8005304:	f7ff fed8 	bl	80050b8 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 8005308:	f00d fbc8 	bl	8012a9c <HW_IPCC_BLE_AclDataAckNot>

  return;
 800530c:	bf00      	nop
}
 800530e:	bd80      	pop	{r7, pc}
 8005310:	58000c00 	.word	0x58000c00

08005314 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8005314:	b580      	push	{r7, lr}
 8005316:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8005318:	2102      	movs	r1, #2
 800531a:	4802      	ldr	r0, [pc, #8]	@ (8005324 <HW_IPCC_SYS_Init+0x10>)
 800531c:	f7ff fede 	bl	80050dc <LL_C1_IPCC_EnableReceiveChannel>

  return;
 8005320:	bf00      	nop
}
 8005322:	bd80      	pop	{r7, pc}
 8005324:	58000c00 	.word	0x58000c00

08005328 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8005328:	b580      	push	{r7, lr}
 800532a:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 800532c:	2102      	movs	r1, #2
 800532e:	4804      	ldr	r0, [pc, #16]	@ (8005340 <HW_IPCC_SYS_SendCmd+0x18>)
 8005330:	f7ff fef4 	bl	800511c <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8005334:	2102      	movs	r1, #2
 8005336:	4802      	ldr	r0, [pc, #8]	@ (8005340 <HW_IPCC_SYS_SendCmd+0x18>)
 8005338:	f7ff feab 	bl	8005092 <LL_C1_IPCC_EnableTransmitChannel>

  return;
 800533c:	bf00      	nop
}
 800533e:	bd80      	pop	{r7, pc}
 8005340:	58000c00 	.word	0x58000c00

08005344 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8005344:	b580      	push	{r7, lr}
 8005346:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8005348:	2102      	movs	r1, #2
 800534a:	4803      	ldr	r0, [pc, #12]	@ (8005358 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 800534c:	f7ff feb4 	bl	80050b8 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 8005350:	f00d fbf4 	bl	8012b3c <HW_IPCC_SYS_CmdEvtNot>

  return;
 8005354:	bf00      	nop
}
 8005356:	bd80      	pop	{r7, pc}
 8005358:	58000c00 	.word	0x58000c00

0800535c <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 800535c:	b580      	push	{r7, lr}
 800535e:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 8005360:	f00d fc02 	bl	8012b68 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8005364:	2102      	movs	r1, #2
 8005366:	4802      	ldr	r0, [pc, #8]	@ (8005370 <HW_IPCC_SYS_EvtHandler+0x14>)
 8005368:	f7ff feca 	bl	8005100 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 800536c:	bf00      	nop
}
 800536e:	bd80      	pop	{r7, pc}
 8005370:	58000c00 	.word	0x58000c00

08005374 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b082      	sub	sp, #8
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 800537c:	2108      	movs	r1, #8
 800537e:	480c      	ldr	r0, [pc, #48]	@ (80053b0 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8005380:	f7ff fedb 	bl	800513a <LL_C1_IPCC_IsActiveFlag_CHx>
 8005384:	4603      	mov	r3, r0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d007      	beq.n	800539a <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 800538a:	4a0a      	ldr	r2, [pc, #40]	@ (80053b4 <HW_IPCC_MM_SendFreeBuf+0x40>)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 8005390:	2108      	movs	r1, #8
 8005392:	4807      	ldr	r0, [pc, #28]	@ (80053b0 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8005394:	f7ff fe7d 	bl	8005092 <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8005398:	e006      	b.n	80053a8 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800539e:	2108      	movs	r1, #8
 80053a0:	4803      	ldr	r0, [pc, #12]	@ (80053b0 <HW_IPCC_MM_SendFreeBuf+0x3c>)
 80053a2:	f7ff febb 	bl	800511c <LL_C1_IPCC_SetFlag_CHx>
  return;
 80053a6:	bf00      	nop
}
 80053a8:	3708      	adds	r7, #8
 80053aa:	46bd      	mov	sp, r7
 80053ac:	bd80      	pop	{r7, pc}
 80053ae:	bf00      	nop
 80053b0:	58000c00 	.word	0x58000c00
 80053b4:	20000f08 	.word	0x20000f08

080053b8 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80053bc:	2108      	movs	r1, #8
 80053be:	4806      	ldr	r0, [pc, #24]	@ (80053d8 <HW_IPCC_MM_FreeBufHandler+0x20>)
 80053c0:	f7ff fe7a 	bl	80050b8 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 80053c4:	4b05      	ldr	r3, [pc, #20]	@ (80053dc <HW_IPCC_MM_FreeBufHandler+0x24>)
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80053ca:	2108      	movs	r1, #8
 80053cc:	4802      	ldr	r0, [pc, #8]	@ (80053d8 <HW_IPCC_MM_FreeBufHandler+0x20>)
 80053ce:	f7ff fea5 	bl	800511c <LL_C1_IPCC_SetFlag_CHx>

  return;
 80053d2:	bf00      	nop
}
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	58000c00 	.word	0x58000c00
 80053dc:	20000f08 	.word	0x20000f08

080053e0 <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 80053e4:	2108      	movs	r1, #8
 80053e6:	4802      	ldr	r0, [pc, #8]	@ (80053f0 <HW_IPCC_TRACES_Init+0x10>)
 80053e8:	f7ff fe78 	bl	80050dc <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80053ec:	bf00      	nop
}
 80053ee:	bd80      	pop	{r7, pc}
 80053f0:	58000c00 	.word	0x58000c00

080053f4 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 80053f4:	b580      	push	{r7, lr}
 80053f6:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 80053f8:	f00d fc5e 	bl	8012cb8 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 80053fc:	2108      	movs	r1, #8
 80053fe:	4802      	ldr	r0, [pc, #8]	@ (8005408 <HW_IPCC_TRACES_EvtHandler+0x14>)
 8005400:	f7ff fe7e 	bl	8005100 <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8005404:	bf00      	nop
}
 8005406:	bd80      	pop	{r7, pc}
 8005408:	58000c00 	.word	0x58000c00

0800540c <DEV_SPI_WriteByte>:
#include "DEV_Config.h"
//#include "stm32f1xx_hal_spi.h"

extern SPI_HandleTypeDef hspi1;
void DEV_SPI_WriteByte(UBYTE value)
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b082      	sub	sp, #8
 8005410:	af00      	add	r7, sp, #0
 8005412:	4603      	mov	r3, r0
 8005414:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi2, &value, 1, 1000);
 8005416:	1df9      	adds	r1, r7, #7
 8005418:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800541c:	2201      	movs	r2, #1
 800541e:	4803      	ldr	r0, [pc, #12]	@ (800542c <DEV_SPI_WriteByte+0x20>)
 8005420:	f008 fafb 	bl	800da1a <HAL_SPI_Transmit>
}
 8005424:	bf00      	nop
 8005426:	3708      	adds	r7, #8
 8005428:	46bd      	mov	sp, r7
 800542a:	bd80      	pop	{r7, pc}
 800542c:	200009bc 	.word	0x200009bc

08005430 <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 8005430:	b580      	push	{r7, lr}
 8005432:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_DC_PIN, 0);
 8005434:	2200      	movs	r2, #0
 8005436:	2140      	movs	r1, #64	@ 0x40
 8005438:	4807      	ldr	r0, [pc, #28]	@ (8005458 <DEV_Module_Init+0x28>)
 800543a:	f005 fea9 	bl	800b190 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 800543e:	2200      	movs	r2, #0
 8005440:	2101      	movs	r1, #1
 8005442:	4806      	ldr	r0, [pc, #24]	@ (800545c <DEV_Module_Init+0x2c>)
 8005444:	f005 fea4 	bl	800b190 <HAL_GPIO_WritePin>
//		DEV_Digital_Write(EPD_PWR_PIN, 1);
    DEV_Digital_Write(EPD_RST_PIN, 1);
 8005448:	2201      	movs	r2, #1
 800544a:	2140      	movs	r1, #64	@ 0x40
 800544c:	4804      	ldr	r0, [pc, #16]	@ (8005460 <DEV_Module_Init+0x30>)
 800544e:	f005 fe9f 	bl	800b190 <HAL_GPIO_WritePin>
		return 0;
 8005452:	2300      	movs	r3, #0
}
 8005454:	4618      	mov	r0, r3
 8005456:	bd80      	pop	{r7, pc}
 8005458:	48000800 	.word	0x48000800
 800545c:	48000c00 	.word	0x48000c00
 8005460:	48000400 	.word	0x48000400

08005464 <DEV_Module_Exit>:

void DEV_Module_Exit(void)
{
 8005464:	b580      	push	{r7, lr}
 8005466:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_DC_PIN, 0);
 8005468:	2200      	movs	r2, #0
 800546a:	2140      	movs	r1, #64	@ 0x40
 800546c:	4807      	ldr	r0, [pc, #28]	@ (800548c <DEV_Module_Exit+0x28>)
 800546e:	f005 fe8f 	bl	800b190 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 8005472:	2200      	movs	r2, #0
 8005474:	2101      	movs	r1, #1
 8005476:	4806      	ldr	r0, [pc, #24]	@ (8005490 <DEV_Module_Exit+0x2c>)
 8005478:	f005 fe8a 	bl	800b190 <HAL_GPIO_WritePin>

    //close 5V
//		DEV_Digital_Write(EPD_PWR_PIN, 0);
    DEV_Digital_Write(EPD_RST_PIN, 0);
 800547c:	2200      	movs	r2, #0
 800547e:	2140      	movs	r1, #64	@ 0x40
 8005480:	4804      	ldr	r0, [pc, #16]	@ (8005494 <DEV_Module_Exit+0x30>)
 8005482:	f005 fe85 	bl	800b190 <HAL_GPIO_WritePin>
}
 8005486:	bf00      	nop
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	48000800 	.word	0x48000800
 8005490:	48000c00 	.word	0x48000c00
 8005494:	48000400 	.word	0x48000400

08005498 <EPD_2IN9_V2_Reset>:
/******************************************************************************
function :	Software reset
parameter:
******************************************************************************/
static void EPD_2IN9_V2_Reset(void)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_RST_PIN, 1);
 800549c:	2201      	movs	r2, #1
 800549e:	2140      	movs	r1, #64	@ 0x40
 80054a0:	480b      	ldr	r0, [pc, #44]	@ (80054d0 <EPD_2IN9_V2_Reset+0x38>)
 80054a2:	f005 fe75 	bl	800b190 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 80054a6:	2064      	movs	r0, #100	@ 0x64
 80054a8:	f7fc f9c4 	bl	8001834 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 0);
 80054ac:	2200      	movs	r2, #0
 80054ae:	2140      	movs	r1, #64	@ 0x40
 80054b0:	4807      	ldr	r0, [pc, #28]	@ (80054d0 <EPD_2IN9_V2_Reset+0x38>)
 80054b2:	f005 fe6d 	bl	800b190 <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 80054b6:	2002      	movs	r0, #2
 80054b8:	f7fc f9bc 	bl	8001834 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 1);
 80054bc:	2201      	movs	r2, #1
 80054be:	2140      	movs	r1, #64	@ 0x40
 80054c0:	4803      	ldr	r0, [pc, #12]	@ (80054d0 <EPD_2IN9_V2_Reset+0x38>)
 80054c2:	f005 fe65 	bl	800b190 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 80054c6:	2064      	movs	r0, #100	@ 0x64
 80054c8:	f7fc f9b4 	bl	8001834 <HAL_Delay>
}
 80054cc:	bf00      	nop
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	48000400 	.word	0x48000400

080054d4 <EPD_2IN9_V2_SendCommand>:
function :	send command
parameter:
     Reg : Command register
******************************************************************************/
static void EPD_2IN9_V2_SendCommand(UBYTE Reg)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	4603      	mov	r3, r0
 80054dc:	71fb      	strb	r3, [r7, #7]
    DEV_Digital_Write(EPD_DC_PIN, 0);
 80054de:	2200      	movs	r2, #0
 80054e0:	2140      	movs	r1, #64	@ 0x40
 80054e2:	480a      	ldr	r0, [pc, #40]	@ (800550c <EPD_2IN9_V2_SendCommand+0x38>)
 80054e4:	f005 fe54 	bl	800b190 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 80054e8:	2200      	movs	r2, #0
 80054ea:	2101      	movs	r1, #1
 80054ec:	4808      	ldr	r0, [pc, #32]	@ (8005510 <EPD_2IN9_V2_SendCommand+0x3c>)
 80054ee:	f005 fe4f 	bl	800b190 <HAL_GPIO_WritePin>
    DEV_SPI_WriteByte(Reg);
 80054f2:	79fb      	ldrb	r3, [r7, #7]
 80054f4:	4618      	mov	r0, r3
 80054f6:	f7ff ff89 	bl	800540c <DEV_SPI_WriteByte>
    DEV_Digital_Write(EPD_CS_PIN, 1);
 80054fa:	2201      	movs	r2, #1
 80054fc:	2101      	movs	r1, #1
 80054fe:	4804      	ldr	r0, [pc, #16]	@ (8005510 <EPD_2IN9_V2_SendCommand+0x3c>)
 8005500:	f005 fe46 	bl	800b190 <HAL_GPIO_WritePin>
}
 8005504:	bf00      	nop
 8005506:	3708      	adds	r7, #8
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}
 800550c:	48000800 	.word	0x48000800
 8005510:	48000c00 	.word	0x48000c00

08005514 <EPD_2IN9_V2_SendData>:
function :	send data
parameter:
    Data : Write data
******************************************************************************/
static void EPD_2IN9_V2_SendData(UBYTE Data)
{
 8005514:	b580      	push	{r7, lr}
 8005516:	b082      	sub	sp, #8
 8005518:	af00      	add	r7, sp, #0
 800551a:	4603      	mov	r3, r0
 800551c:	71fb      	strb	r3, [r7, #7]
    DEV_Digital_Write(EPD_DC_PIN, 1);
 800551e:	2201      	movs	r2, #1
 8005520:	2140      	movs	r1, #64	@ 0x40
 8005522:	480a      	ldr	r0, [pc, #40]	@ (800554c <EPD_2IN9_V2_SendData+0x38>)
 8005524:	f005 fe34 	bl	800b190 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 8005528:	2200      	movs	r2, #0
 800552a:	2101      	movs	r1, #1
 800552c:	4808      	ldr	r0, [pc, #32]	@ (8005550 <EPD_2IN9_V2_SendData+0x3c>)
 800552e:	f005 fe2f 	bl	800b190 <HAL_GPIO_WritePin>
    DEV_SPI_WriteByte(Data);
 8005532:	79fb      	ldrb	r3, [r7, #7]
 8005534:	4618      	mov	r0, r3
 8005536:	f7ff ff69 	bl	800540c <DEV_SPI_WriteByte>
    DEV_Digital_Write(EPD_CS_PIN, 1);
 800553a:	2201      	movs	r2, #1
 800553c:	2101      	movs	r1, #1
 800553e:	4804      	ldr	r0, [pc, #16]	@ (8005550 <EPD_2IN9_V2_SendData+0x3c>)
 8005540:	f005 fe26 	bl	800b190 <HAL_GPIO_WritePin>
}
 8005544:	bf00      	nop
 8005546:	3708      	adds	r7, #8
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	48000800 	.word	0x48000800
 8005550:	48000c00 	.word	0x48000c00

08005554 <EPD_2IN9_V2_ReadBusy>:
/******************************************************************************
function :	Wait until the busy_pin goes LOW
parameter:
******************************************************************************/
void EPD_2IN9_V2_ReadBusy(void)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	af00      	add	r7, sp, #0
    Debug("e-Paper busy\r\n");
 8005558:	480b      	ldr	r0, [pc, #44]	@ (8005588 <EPD_2IN9_V2_ReadBusy+0x34>)
 800555a:	f00e ffe7 	bl	801452c <puts>
	while(1)
	{	 //=1 BUSY
		if(DEV_Digital_Read(EPD_BUSY_PIN)==0) 
 800555e:	2102      	movs	r1, #2
 8005560:	480a      	ldr	r0, [pc, #40]	@ (800558c <EPD_2IN9_V2_ReadBusy+0x38>)
 8005562:	f005 fdfd 	bl	800b160 <HAL_GPIO_ReadPin>
 8005566:	4603      	mov	r3, r0
 8005568:	2b00      	cmp	r3, #0
 800556a:	d003      	beq.n	8005574 <EPD_2IN9_V2_ReadBusy+0x20>
			break;
		DEV_Delay_ms(50);
 800556c:	2032      	movs	r0, #50	@ 0x32
 800556e:	f7fc f961 	bl	8001834 <HAL_Delay>
		if(DEV_Digital_Read(EPD_BUSY_PIN)==0) 
 8005572:	e7f4      	b.n	800555e <EPD_2IN9_V2_ReadBusy+0xa>
			break;
 8005574:	bf00      	nop
	}
	DEV_Delay_ms(50);
 8005576:	2032      	movs	r0, #50	@ 0x32
 8005578:	f7fc f95c 	bl	8001834 <HAL_Delay>
    Debug("e-Paper busy release\r\n");
 800557c:	4804      	ldr	r0, [pc, #16]	@ (8005590 <EPD_2IN9_V2_ReadBusy+0x3c>)
 800557e:	f00e ffd5 	bl	801452c <puts>
}
 8005582:	bf00      	nop
 8005584:	bd80      	pop	{r7, pc}
 8005586:	bf00      	nop
 8005588:	08017c48 	.word	0x08017c48
 800558c:	48000c00 	.word	0x48000c00
 8005590:	08017c60 	.word	0x08017c60

08005594 <EPD_2IN9_V2_LUT>:

static void EPD_2IN9_V2_LUT(UBYTE *lut)
{       
 8005594:	b580      	push	{r7, lr}
 8005596:	b084      	sub	sp, #16
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
	UBYTE count;
	EPD_2IN9_V2_SendCommand(0x32);
 800559c:	2032      	movs	r0, #50	@ 0x32
 800559e:	f7ff ff99 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	for(count=0; count<153; count++) 
 80055a2:	2300      	movs	r3, #0
 80055a4:	73fb      	strb	r3, [r7, #15]
 80055a6:	e009      	b.n	80055bc <EPD_2IN9_V2_LUT+0x28>
		EPD_2IN9_V2_SendData(lut[count]); 
 80055a8:	7bfb      	ldrb	r3, [r7, #15]
 80055aa:	687a      	ldr	r2, [r7, #4]
 80055ac:	4413      	add	r3, r2
 80055ae:	781b      	ldrb	r3, [r3, #0]
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7ff ffaf 	bl	8005514 <EPD_2IN9_V2_SendData>
	for(count=0; count<153; count++) 
 80055b6:	7bfb      	ldrb	r3, [r7, #15]
 80055b8:	3301      	adds	r3, #1
 80055ba:	73fb      	strb	r3, [r7, #15]
 80055bc:	7bfb      	ldrb	r3, [r7, #15]
 80055be:	2b98      	cmp	r3, #152	@ 0x98
 80055c0:	d9f2      	bls.n	80055a8 <EPD_2IN9_V2_LUT+0x14>
	EPD_2IN9_V2_ReadBusy();
 80055c2:	f7ff ffc7 	bl	8005554 <EPD_2IN9_V2_ReadBusy>
}
 80055c6:	bf00      	nop
 80055c8:	3710      	adds	r7, #16
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}

080055ce <EPD_2IN9_V2_LUT_by_host>:

static void EPD_2IN9_V2_LUT_by_host(UBYTE *lut)
{
 80055ce:	b580      	push	{r7, lr}
 80055d0:	b082      	sub	sp, #8
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
	EPD_2IN9_V2_LUT((UBYTE *)lut);			//lut
 80055d6:	6878      	ldr	r0, [r7, #4]
 80055d8:	f7ff ffdc 	bl	8005594 <EPD_2IN9_V2_LUT>
	EPD_2IN9_V2_SendCommand(0x3f);
 80055dc:	203f      	movs	r0, #63	@ 0x3f
 80055de:	f7ff ff79 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+153));
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	3399      	adds	r3, #153	@ 0x99
 80055e6:	781b      	ldrb	r3, [r3, #0]
 80055e8:	4618      	mov	r0, r3
 80055ea:	f7ff ff93 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x03);	// gate voltage
 80055ee:	2003      	movs	r0, #3
 80055f0:	f7ff ff70 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+154));
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	339a      	adds	r3, #154	@ 0x9a
 80055f8:	781b      	ldrb	r3, [r3, #0]
 80055fa:	4618      	mov	r0, r3
 80055fc:	f7ff ff8a 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x04);	// source voltage
 8005600:	2004      	movs	r0, #4
 8005602:	f7ff ff67 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+155));	// VSH
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	339b      	adds	r3, #155	@ 0x9b
 800560a:	781b      	ldrb	r3, [r3, #0]
 800560c:	4618      	mov	r0, r3
 800560e:	f7ff ff81 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(*(lut+156));	// VSH2
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	339c      	adds	r3, #156	@ 0x9c
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	4618      	mov	r0, r3
 800561a:	f7ff ff7b 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(*(lut+157));	// VSL
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	339d      	adds	r3, #157	@ 0x9d
 8005622:	781b      	ldrb	r3, [r3, #0]
 8005624:	4618      	mov	r0, r3
 8005626:	f7ff ff75 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x2c);		// VCOM
 800562a:	202c      	movs	r0, #44	@ 0x2c
 800562c:	f7ff ff52 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+158));
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	339e      	adds	r3, #158	@ 0x9e
 8005634:	781b      	ldrb	r3, [r3, #0]
 8005636:	4618      	mov	r0, r3
 8005638:	f7ff ff6c 	bl	8005514 <EPD_2IN9_V2_SendData>
	
}
 800563c:	bf00      	nop
 800563e:	3708      	adds	r7, #8
 8005640:	46bd      	mov	sp, r7
 8005642:	bd80      	pop	{r7, pc}

08005644 <EPD_2IN9_V2_TurnOnDisplay>:
/******************************************************************************
function :	Turn On Display
parameter:
******************************************************************************/
static void EPD_2IN9_V2_TurnOnDisplay(void)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x22); //Display Update Control
 8005648:	2022      	movs	r0, #34	@ 0x22
 800564a:	f7ff ff43 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0xc7);
 800564e:	20c7      	movs	r0, #199	@ 0xc7
 8005650:	f7ff ff60 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); //Activate Display Update Sequence
 8005654:	2020      	movs	r0, #32
 8005656:	f7ff ff3d 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();
 800565a:	f7ff ff7b 	bl	8005554 <EPD_2IN9_V2_ReadBusy>
}
 800565e:	bf00      	nop
 8005660:	bd80      	pop	{r7, pc}

08005662 <EPD_2IN9_V2_TurnOnDisplay_Partial>:

static void EPD_2IN9_V2_TurnOnDisplay_Partial(void)
{
 8005662:	b580      	push	{r7, lr}
 8005664:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x22); //Display Update Control
 8005666:	2022      	movs	r0, #34	@ 0x22
 8005668:	f7ff ff34 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x0F);   
 800566c:	200f      	movs	r0, #15
 800566e:	f7ff ff51 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); //Activate Display Update Sequence
 8005672:	2020      	movs	r0, #32
 8005674:	f7ff ff2e 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();
 8005678:	f7ff ff6c 	bl	8005554 <EPD_2IN9_V2_ReadBusy>
}
 800567c:	bf00      	nop
 800567e:	bd80      	pop	{r7, pc}

08005680 <EPD_2IN9_V2_SetWindows>:
/******************************************************************************
function :	Setting the display window
parameter:
******************************************************************************/
static void EPD_2IN9_V2_SetWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend)
{
 8005680:	b590      	push	{r4, r7, lr}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	4604      	mov	r4, r0
 8005688:	4608      	mov	r0, r1
 800568a:	4611      	mov	r1, r2
 800568c:	461a      	mov	r2, r3
 800568e:	4623      	mov	r3, r4
 8005690:	80fb      	strh	r3, [r7, #6]
 8005692:	4603      	mov	r3, r0
 8005694:	80bb      	strh	r3, [r7, #4]
 8005696:	460b      	mov	r3, r1
 8005698:	807b      	strh	r3, [r7, #2]
 800569a:	4613      	mov	r3, r2
 800569c:	803b      	strh	r3, [r7, #0]
    EPD_2IN9_V2_SendCommand(0x44); // SET_RAM_X_ADDRESS_START_END_POSITION
 800569e:	2044      	movs	r0, #68	@ 0x44
 80056a0:	f7ff ff18 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData((Xstart>>3) & 0xFF);
 80056a4:	88fb      	ldrh	r3, [r7, #6]
 80056a6:	08db      	lsrs	r3, r3, #3
 80056a8:	b29b      	uxth	r3, r3
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	4618      	mov	r0, r3
 80056ae:	f7ff ff31 	bl	8005514 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Xend>>3) & 0xFF);
 80056b2:	887b      	ldrh	r3, [r7, #2]
 80056b4:	08db      	lsrs	r3, r3, #3
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	b2db      	uxtb	r3, r3
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7ff ff2a 	bl	8005514 <EPD_2IN9_V2_SendData>
	
    EPD_2IN9_V2_SendCommand(0x45); // SET_RAM_Y_ADDRESS_START_END_POSITION
 80056c0:	2045      	movs	r0, #69	@ 0x45
 80056c2:	f7ff ff07 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Ystart & 0xFF);
 80056c6:	88bb      	ldrh	r3, [r7, #4]
 80056c8:	b2db      	uxtb	r3, r3
 80056ca:	4618      	mov	r0, r3
 80056cc:	f7ff ff22 	bl	8005514 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Ystart >> 8) & 0xFF);
 80056d0:	88bb      	ldrh	r3, [r7, #4]
 80056d2:	0a1b      	lsrs	r3, r3, #8
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	b2db      	uxtb	r3, r3
 80056d8:	4618      	mov	r0, r3
 80056da:	f7ff ff1b 	bl	8005514 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData(Yend & 0xFF);
 80056de:	883b      	ldrh	r3, [r7, #0]
 80056e0:	b2db      	uxtb	r3, r3
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7ff ff16 	bl	8005514 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Yend >> 8) & 0xFF);
 80056e8:	883b      	ldrh	r3, [r7, #0]
 80056ea:	0a1b      	lsrs	r3, r3, #8
 80056ec:	b29b      	uxth	r3, r3
 80056ee:	b2db      	uxtb	r3, r3
 80056f0:	4618      	mov	r0, r3
 80056f2:	f7ff ff0f 	bl	8005514 <EPD_2IN9_V2_SendData>
}
 80056f6:	bf00      	nop
 80056f8:	370c      	adds	r7, #12
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bd90      	pop	{r4, r7, pc}

080056fe <EPD_2IN9_V2_SetCursor>:
/******************************************************************************
function :	Set Cursor
parameter:
******************************************************************************/
static void EPD_2IN9_V2_SetCursor(UWORD Xstart, UWORD Ystart)
{
 80056fe:	b580      	push	{r7, lr}
 8005700:	b082      	sub	sp, #8
 8005702:	af00      	add	r7, sp, #0
 8005704:	4603      	mov	r3, r0
 8005706:	460a      	mov	r2, r1
 8005708:	80fb      	strh	r3, [r7, #6]
 800570a:	4613      	mov	r3, r2
 800570c:	80bb      	strh	r3, [r7, #4]
    EPD_2IN9_V2_SendCommand(0x4E); // SET_RAM_X_ADDRESS_COUNTER
 800570e:	204e      	movs	r0, #78	@ 0x4e
 8005710:	f7ff fee0 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Xstart & 0xFF);
 8005714:	88fb      	ldrh	r3, [r7, #6]
 8005716:	b2db      	uxtb	r3, r3
 8005718:	4618      	mov	r0, r3
 800571a:	f7ff fefb 	bl	8005514 <EPD_2IN9_V2_SendData>

    EPD_2IN9_V2_SendCommand(0x4F); // SET_RAM_Y_ADDRESS_COUNTER
 800571e:	204f      	movs	r0, #79	@ 0x4f
 8005720:	f7ff fed8 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Ystart & 0xFF);
 8005724:	88bb      	ldrh	r3, [r7, #4]
 8005726:	b2db      	uxtb	r3, r3
 8005728:	4618      	mov	r0, r3
 800572a:	f7ff fef3 	bl	8005514 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Ystart >> 8) & 0xFF);
 800572e:	88bb      	ldrh	r3, [r7, #4]
 8005730:	0a1b      	lsrs	r3, r3, #8
 8005732:	b29b      	uxth	r3, r3
 8005734:	b2db      	uxtb	r3, r3
 8005736:	4618      	mov	r0, r3
 8005738:	f7ff feec 	bl	8005514 <EPD_2IN9_V2_SendData>
}
 800573c:	bf00      	nop
 800573e:	3708      	adds	r7, #8
 8005740:	46bd      	mov	sp, r7
 8005742:	bd80      	pop	{r7, pc}

08005744 <EPD_2IN9_V2_Init>:
/******************************************************************************
function :	Initialize the e-Paper register
parameter:
******************************************************************************/
void EPD_2IN9_V2_Init(void)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_Reset();
 8005748:	f7ff fea6 	bl	8005498 <EPD_2IN9_V2_Reset>
	DEV_Delay_ms(100);
 800574c:	2064      	movs	r0, #100	@ 0x64
 800574e:	f7fc f871 	bl	8001834 <HAL_Delay>

	EPD_2IN9_V2_ReadBusy();   
 8005752:	f7ff feff 	bl	8005554 <EPD_2IN9_V2_ReadBusy>
	EPD_2IN9_V2_SendCommand(0x12);  //SWRESET
 8005756:	2012      	movs	r0, #18
 8005758:	f7ff febc 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();   
 800575c:	f7ff fefa 	bl	8005554 <EPD_2IN9_V2_ReadBusy>

	EPD_2IN9_V2_SendCommand(0x01); //Driver output control      
 8005760:	2001      	movs	r0, #1
 8005762:	f7ff feb7 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x27);
 8005766:	2027      	movs	r0, #39	@ 0x27
 8005768:	f7ff fed4 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x01);
 800576c:	2001      	movs	r0, #1
 800576e:	f7ff fed1 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);
 8005772:	2000      	movs	r0, #0
 8005774:	f7ff fece 	bl	8005514 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x11); //data entry mode       
 8005778:	2011      	movs	r0, #17
 800577a:	f7ff feab 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x03);
 800577e:	2003      	movs	r0, #3
 8005780:	f7ff fec8 	bl	8005514 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SetWindows(0, 0, EPD_2IN9_V2_WIDTH-1, EPD_2IN9_V2_HEIGHT-1);
 8005784:	f240 1327 	movw	r3, #295	@ 0x127
 8005788:	227f      	movs	r2, #127	@ 0x7f
 800578a:	2100      	movs	r1, #0
 800578c:	2000      	movs	r0, #0
 800578e:	f7ff ff77 	bl	8005680 <EPD_2IN9_V2_SetWindows>

	// EPD_2IN9_V2_SendCommand(0x3C); //BorderWavefrom
	// EPD_2IN9_V2_SendData(0x05);	

	EPD_2IN9_V2_SendCommand(0x21); //  Display update control
 8005792:	2021      	movs	r0, #33	@ 0x21
 8005794:	f7ff fe9e 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x00);
 8005798:	2000      	movs	r0, #0
 800579a:	f7ff febb 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x80);	
 800579e:	2080      	movs	r0, #128	@ 0x80
 80057a0:	f7ff feb8 	bl	8005514 <EPD_2IN9_V2_SendData>

	// EPD_2IN9_V2_SendCommand(0x18); //Read built-in temperature sensor
	// EPD_2IN9_V2_SendData(0x80);	

	EPD_2IN9_V2_SetCursor(0, 0);
 80057a4:	2100      	movs	r1, #0
 80057a6:	2000      	movs	r0, #0
 80057a8:	f7ff ffa9 	bl	80056fe <EPD_2IN9_V2_SetCursor>
	EPD_2IN9_V2_ReadBusy();
 80057ac:	f7ff fed2 	bl	8005554 <EPD_2IN9_V2_ReadBusy>

	EPD_2IN9_V2_LUT_by_host(WS_20_30);
 80057b0:	4802      	ldr	r0, [pc, #8]	@ (80057bc <EPD_2IN9_V2_Init+0x78>)
 80057b2:	f7ff ff0c 	bl	80055ce <EPD_2IN9_V2_LUT_by_host>
}
 80057b6:	bf00      	nop
 80057b8:	bd80      	pop	{r7, pc}
 80057ba:	bf00      	nop
 80057bc:	200002b8 	.word	0x200002b8

080057c0 <EPD_2IN9_V2_Clear>:
/******************************************************************************
function :	Clear screen
parameter:
******************************************************************************/
void EPD_2IN9_V2_Clear(void)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b082      	sub	sp, #8
 80057c4:	af00      	add	r7, sp, #0
	UWORD i;
	EPD_2IN9_V2_SendCommand(0x24);   //write RAM for black(0)/white (1)
 80057c6:	2024      	movs	r0, #36	@ 0x24
 80057c8:	f7ff fe84 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 80057cc:	2300      	movs	r3, #0
 80057ce:	80fb      	strh	r3, [r7, #6]
 80057d0:	e005      	b.n	80057de <EPD_2IN9_V2_Clear+0x1e>
	{
		EPD_2IN9_V2_SendData(0xff);
 80057d2:	20ff      	movs	r0, #255	@ 0xff
 80057d4:	f7ff fe9e 	bl	8005514 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 80057d8:	88fb      	ldrh	r3, [r7, #6]
 80057da:	3301      	adds	r3, #1
 80057dc:	80fb      	strh	r3, [r7, #6]
 80057de:	88fb      	ldrh	r3, [r7, #6]
 80057e0:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 80057e4:	d3f5      	bcc.n	80057d2 <EPD_2IN9_V2_Clear+0x12>
	}
	EPD_2IN9_V2_TurnOnDisplay();
 80057e6:	f7ff ff2d 	bl	8005644 <EPD_2IN9_V2_TurnOnDisplay>
}
 80057ea:	bf00      	nop
 80057ec:	3708      	adds	r7, #8
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}

080057f2 <EPD_2IN9_V2_Display>:
/******************************************************************************
function :	Sends the image buffer in RAM to e-Paper and displays
parameter:
******************************************************************************/
void EPD_2IN9_V2_Display(UBYTE *Image)
{
 80057f2:	b580      	push	{r7, lr}
 80057f4:	b084      	sub	sp, #16
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
	UWORD i;	
	EPD_2IN9_V2_SendCommand(0x24);   //write RAM for black(0)/white (1)
 80057fa:	2024      	movs	r0, #36	@ 0x24
 80057fc:	f7ff fe6a 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 8005800:	2300      	movs	r3, #0
 8005802:	81fb      	strh	r3, [r7, #14]
 8005804:	e009      	b.n	800581a <EPD_2IN9_V2_Display+0x28>
	{
		EPD_2IN9_V2_SendData(Image[i]);
 8005806:	89fb      	ldrh	r3, [r7, #14]
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	4413      	add	r3, r2
 800580c:	781b      	ldrb	r3, [r3, #0]
 800580e:	4618      	mov	r0, r3
 8005810:	f7ff fe80 	bl	8005514 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005814:	89fb      	ldrh	r3, [r7, #14]
 8005816:	3301      	adds	r3, #1
 8005818:	81fb      	strh	r3, [r7, #14]
 800581a:	89fb      	ldrh	r3, [r7, #14]
 800581c:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8005820:	d3f1      	bcc.n	8005806 <EPD_2IN9_V2_Display+0x14>
	}
	EPD_2IN9_V2_TurnOnDisplay();	
 8005822:	f7ff ff0f 	bl	8005644 <EPD_2IN9_V2_TurnOnDisplay>
}
 8005826:	bf00      	nop
 8005828:	3710      	adds	r7, #16
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}

0800582e <EPD_2IN9_V2_Display_Base>:

void EPD_2IN9_V2_Display_Base(UBYTE *Image)
{
 800582e:	b580      	push	{r7, lr}
 8005830:	b084      	sub	sp, #16
 8005832:	af00      	add	r7, sp, #0
 8005834:	6078      	str	r0, [r7, #4]
	UWORD i;   

	EPD_2IN9_V2_SendCommand(0x24);   //Write Black and White image to RAM
 8005836:	2024      	movs	r0, #36	@ 0x24
 8005838:	f7ff fe4c 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 800583c:	2300      	movs	r3, #0
 800583e:	81fb      	strh	r3, [r7, #14]
 8005840:	e009      	b.n	8005856 <EPD_2IN9_V2_Display_Base+0x28>
	{               
		EPD_2IN9_V2_SendData(Image[i]);
 8005842:	89fb      	ldrh	r3, [r7, #14]
 8005844:	687a      	ldr	r2, [r7, #4]
 8005846:	4413      	add	r3, r2
 8005848:	781b      	ldrb	r3, [r3, #0]
 800584a:	4618      	mov	r0, r3
 800584c:	f7ff fe62 	bl	8005514 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005850:	89fb      	ldrh	r3, [r7, #14]
 8005852:	3301      	adds	r3, #1
 8005854:	81fb      	strh	r3, [r7, #14]
 8005856:	89fb      	ldrh	r3, [r7, #14]
 8005858:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 800585c:	d3f1      	bcc.n	8005842 <EPD_2IN9_V2_Display_Base+0x14>
	}
	EPD_2IN9_V2_SendCommand(0x26);   //Write Black and White image to RAM
 800585e:	2026      	movs	r0, #38	@ 0x26
 8005860:	f7ff fe38 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 8005864:	2300      	movs	r3, #0
 8005866:	81fb      	strh	r3, [r7, #14]
 8005868:	e009      	b.n	800587e <EPD_2IN9_V2_Display_Base+0x50>
	{               
		EPD_2IN9_V2_SendData(Image[i]);
 800586a:	89fb      	ldrh	r3, [r7, #14]
 800586c:	687a      	ldr	r2, [r7, #4]
 800586e:	4413      	add	r3, r2
 8005870:	781b      	ldrb	r3, [r3, #0]
 8005872:	4618      	mov	r0, r3
 8005874:	f7ff fe4e 	bl	8005514 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005878:	89fb      	ldrh	r3, [r7, #14]
 800587a:	3301      	adds	r3, #1
 800587c:	81fb      	strh	r3, [r7, #14]
 800587e:	89fb      	ldrh	r3, [r7, #14]
 8005880:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8005884:	d3f1      	bcc.n	800586a <EPD_2IN9_V2_Display_Base+0x3c>
	}
	EPD_2IN9_V2_TurnOnDisplay();	
 8005886:	f7ff fedd 	bl	8005644 <EPD_2IN9_V2_TurnOnDisplay>
}
 800588a:	bf00      	nop
 800588c:	3710      	adds	r7, #16
 800588e:	46bd      	mov	sp, r7
 8005890:	bd80      	pop	{r7, pc}
	...

08005894 <EPD_2IN9_V2_Display_Partial>:

void EPD_2IN9_V2_Display_Partial(UBYTE *Image)
{
 8005894:	b580      	push	{r7, lr}
 8005896:	b084      	sub	sp, #16
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
	UWORD i;

//Reset
    DEV_Digital_Write(EPD_RST_PIN, 0);
 800589c:	2200      	movs	r2, #0
 800589e:	2140      	movs	r1, #64	@ 0x40
 80058a0:	4833      	ldr	r0, [pc, #204]	@ (8005970 <EPD_2IN9_V2_Display_Partial+0xdc>)
 80058a2:	f005 fc75 	bl	800b190 <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 80058a6:	2002      	movs	r0, #2
 80058a8:	f7fb ffc4 	bl	8001834 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 1);
 80058ac:	2201      	movs	r2, #1
 80058ae:	2140      	movs	r1, #64	@ 0x40
 80058b0:	482f      	ldr	r0, [pc, #188]	@ (8005970 <EPD_2IN9_V2_Display_Partial+0xdc>)
 80058b2:	f005 fc6d 	bl	800b190 <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 80058b6:	2002      	movs	r0, #2
 80058b8:	f7fb ffbc 	bl	8001834 <HAL_Delay>

	EPD_2IN9_V2_LUT(_WF_PARTIAL_2IN9);
 80058bc:	482d      	ldr	r0, [pc, #180]	@ (8005974 <EPD_2IN9_V2_Display_Partial+0xe0>)
 80058be:	f7ff fe69 	bl	8005594 <EPD_2IN9_V2_LUT>
	EPD_2IN9_V2_SendCommand(0x37); 
 80058c2:	2037      	movs	r0, #55	@ 0x37
 80058c4:	f7ff fe06 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x00);  
 80058c8:	2000      	movs	r0, #0
 80058ca:	f7ff fe23 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 80058ce:	2000      	movs	r0, #0
 80058d0:	f7ff fe20 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 80058d4:	2000      	movs	r0, #0
 80058d6:	f7ff fe1d 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00); 
 80058da:	2000      	movs	r0, #0
 80058dc:	f7ff fe1a 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  	
 80058e0:	2000      	movs	r0, #0
 80058e2:	f7ff fe17 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x40);  
 80058e6:	2040      	movs	r0, #64	@ 0x40
 80058e8:	f7ff fe14 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 80058ec:	2000      	movs	r0, #0
 80058ee:	f7ff fe11 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);   
 80058f2:	2000      	movs	r0, #0
 80058f4:	f7ff fe0e 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 80058f8:	2000      	movs	r0, #0
 80058fa:	f7ff fe0b 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);
 80058fe:	2000      	movs	r0, #0
 8005900:	f7ff fe08 	bl	8005514 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x3C); //BorderWavefrom
 8005904:	203c      	movs	r0, #60	@ 0x3c
 8005906:	f7ff fde5 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x80);	
 800590a:	2080      	movs	r0, #128	@ 0x80
 800590c:	f7ff fe02 	bl	8005514 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x22); 
 8005910:	2022      	movs	r0, #34	@ 0x22
 8005912:	f7ff fddf 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0xC0);   
 8005916:	20c0      	movs	r0, #192	@ 0xc0
 8005918:	f7ff fdfc 	bl	8005514 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); 
 800591c:	2020      	movs	r0, #32
 800591e:	f7ff fdd9 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();  
 8005922:	f7ff fe17 	bl	8005554 <EPD_2IN9_V2_ReadBusy>
	
	EPD_2IN9_V2_SetWindows(0, 0, EPD_2IN9_V2_WIDTH-1, EPD_2IN9_V2_HEIGHT-1);
 8005926:	f240 1327 	movw	r3, #295	@ 0x127
 800592a:	227f      	movs	r2, #127	@ 0x7f
 800592c:	2100      	movs	r1, #0
 800592e:	2000      	movs	r0, #0
 8005930:	f7ff fea6 	bl	8005680 <EPD_2IN9_V2_SetWindows>
	EPD_2IN9_V2_SetCursor(0, 0);
 8005934:	2100      	movs	r1, #0
 8005936:	2000      	movs	r0, #0
 8005938:	f7ff fee1 	bl	80056fe <EPD_2IN9_V2_SetCursor>

	EPD_2IN9_V2_SendCommand(0x24);   //Write Black and White image to RAM
 800593c:	2024      	movs	r0, #36	@ 0x24
 800593e:	f7ff fdc9 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 8005942:	2300      	movs	r3, #0
 8005944:	81fb      	strh	r3, [r7, #14]
 8005946:	e009      	b.n	800595c <EPD_2IN9_V2_Display_Partial+0xc8>
	{
		EPD_2IN9_V2_SendData(Image[i]);
 8005948:	89fb      	ldrh	r3, [r7, #14]
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	4413      	add	r3, r2
 800594e:	781b      	ldrb	r3, [r3, #0]
 8005950:	4618      	mov	r0, r3
 8005952:	f7ff fddf 	bl	8005514 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005956:	89fb      	ldrh	r3, [r7, #14]
 8005958:	3301      	adds	r3, #1
 800595a:	81fb      	strh	r3, [r7, #14]
 800595c:	89fb      	ldrh	r3, [r7, #14]
 800595e:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8005962:	d3f1      	bcc.n	8005948 <EPD_2IN9_V2_Display_Partial+0xb4>
	} 
	EPD_2IN9_V2_TurnOnDisplay_Partial();
 8005964:	f7ff fe7d 	bl	8005662 <EPD_2IN9_V2_TurnOnDisplay_Partial>
}
 8005968:	bf00      	nop
 800596a:	3710      	adds	r7, #16
 800596c:	46bd      	mov	sp, r7
 800596e:	bd80      	pop	{r7, pc}
 8005970:	48000400 	.word	0x48000400
 8005974:	20000218 	.word	0x20000218

08005978 <EPD_2IN9_V2_Sleep>:
/******************************************************************************
function :	Enter sleep mode
parameter:
******************************************************************************/
void EPD_2IN9_V2_Sleep(void)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x10); //enter deep sleep
 800597c:	2010      	movs	r0, #16
 800597e:	f7ff fda9 	bl	80054d4 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x01); 
 8005982:	2001      	movs	r0, #1
 8005984:	f7ff fdc6 	bl	8005514 <EPD_2IN9_V2_SendData>
	DEV_Delay_ms(100);
 8005988:	2064      	movs	r0, #100	@ 0x64
 800598a:	f7fb ff53 	bl	8001834 <HAL_Delay>
}
 800598e:	bf00      	nop
 8005990:	bd80      	pop	{r7, pc}
	...

08005994 <EPD_test_2IN9_V2>:
******************************************************************************/
#include "EPD_Test.h"
#include "EPD_2in9_V2.h"

int EPD_test_2IN9_V2(void)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b088      	sub	sp, #32
 8005998:	af04      	add	r7, sp, #16
    printf("EPD_2IN9_V2_test Demo\r\n");
 800599a:	4812      	ldr	r0, [pc, #72]	@ (80059e4 <EPD_test_2IN9_V2+0x50>)
 800599c:	f00e fdc6 	bl	801452c <puts>
    if(DEV_Module_Init()!=0){
 80059a0:	f7ff fd46 	bl	8005430 <DEV_Module_Init>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d002      	beq.n	80059b0 <EPD_test_2IN9_V2+0x1c>
        return -1;
 80059aa:	f04f 33ff 	mov.w	r3, #4294967295
 80059ae:	e188      	b.n	8005cc2 <EPD_test_2IN9_V2+0x32e>
    }

    printf("e-Paper Init and Clear...\r\n");
 80059b0:	480d      	ldr	r0, [pc, #52]	@ (80059e8 <EPD_test_2IN9_V2+0x54>)
 80059b2:	f00e fdbb 	bl	801452c <puts>
	EPD_2IN9_V2_Init();
 80059b6:	f7ff fec5 	bl	8005744 <EPD_2IN9_V2_Init>
    EPD_2IN9_V2_Clear();
 80059ba:	f7ff ff01 	bl	80057c0 <EPD_2IN9_V2_Clear>

    //Create a new image cache
    UBYTE *BlackImage;
    UWORD Imagesize = ((EPD_2IN9_V2_WIDTH % 8 == 0)? (EPD_2IN9_V2_WIDTH / 8 ): (EPD_2IN9_V2_WIDTH / 8 + 1)) * EPD_2IN9_V2_HEIGHT;
 80059be:	f44f 5394 	mov.w	r3, #4736	@ 0x1280
 80059c2:	81fb      	strh	r3, [r7, #14]
    if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 80059c4:	89fb      	ldrh	r3, [r7, #14]
 80059c6:	4618      	mov	r0, r3
 80059c8:	f00d ff68 	bl	801389c <malloc>
 80059cc:	4603      	mov	r3, r0
 80059ce:	60bb      	str	r3, [r7, #8]
 80059d0:	68bb      	ldr	r3, [r7, #8]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d10c      	bne.n	80059f0 <EPD_test_2IN9_V2+0x5c>
        printf("Failed to apply for black memory...\r\n");
 80059d6:	4805      	ldr	r0, [pc, #20]	@ (80059ec <EPD_test_2IN9_V2+0x58>)
 80059d8:	f00e fda8 	bl	801452c <puts>
        return -1;
 80059dc:	f04f 33ff 	mov.w	r3, #4294967295
 80059e0:	e16f      	b.n	8005cc2 <EPD_test_2IN9_V2+0x32e>
 80059e2:	bf00      	nop
 80059e4:	08017c80 	.word	0x08017c80
 80059e8:	08017c98 	.word	0x08017c98
 80059ec:	08017cb4 	.word	0x08017cb4
    }
    printf("Paint_NewImage\r\n");
 80059f0:	48b6      	ldr	r0, [pc, #728]	@ (8005ccc <EPD_test_2IN9_V2+0x338>)
 80059f2:	f00e fd9b 	bl	801452c <puts>
    Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);
 80059f6:	23ff      	movs	r3, #255	@ 0xff
 80059f8:	9300      	str	r3, [sp, #0]
 80059fa:	235a      	movs	r3, #90	@ 0x5a
 80059fc:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8005a00:	2180      	movs	r1, #128	@ 0x80
 8005a02:	68b8      	ldr	r0, [r7, #8]
 8005a04:	f000 f98a 	bl	8005d1c <Paint_NewImage>
	Paint_Clear(WHITE);
 8005a08:	20ff      	movs	r0, #255	@ 0xff
 8005a0a:	f000 fb39 	bl	8006080 <Paint_Clear>

#if 1  //show image for array  
    Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);  
 8005a0e:	23ff      	movs	r3, #255	@ 0xff
 8005a10:	9300      	str	r3, [sp, #0]
 8005a12:	235a      	movs	r3, #90	@ 0x5a
 8005a14:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8005a18:	2180      	movs	r1, #128	@ 0x80
 8005a1a:	68b8      	ldr	r0, [r7, #8]
 8005a1c:	f000 f97e 	bl	8005d1c <Paint_NewImage>
    printf("show image for array\r\n");
 8005a20:	48ab      	ldr	r0, [pc, #684]	@ (8005cd0 <EPD_test_2IN9_V2+0x33c>)
 8005a22:	f00e fd83 	bl	801452c <puts>
    Paint_SelectImage(BlackImage);
 8005a26:	68b8      	ldr	r0, [r7, #8]
 8005a28:	f000 f9ce 	bl	8005dc8 <Paint_SelectImage>
    Paint_Clear(WHITE);
 8005a2c:	20ff      	movs	r0, #255	@ 0xff
 8005a2e:	f000 fb27 	bl	8006080 <Paint_Clear>
    Paint_DrawBitMap(gImage_2in9);
 8005a32:	48a8      	ldr	r0, [pc, #672]	@ (8005cd4 <EPD_test_2IN9_V2+0x340>)
 8005a34:	f001 fba4 	bl	8007180 <Paint_DrawBitMap>

    EPD_2IN9_V2_Display(BlackImage);
 8005a38:	68b8      	ldr	r0, [r7, #8]
 8005a3a:	f7ff feda 	bl	80057f2 <EPD_2IN9_V2_Display>
    DEV_Delay_ms(3000);
 8005a3e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8005a42:	f7fb fef7 	bl	8001834 <HAL_Delay>
#endif

#if 1  // Drawing on the image
	Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);  	
 8005a46:	23ff      	movs	r3, #255	@ 0xff
 8005a48:	9300      	str	r3, [sp, #0]
 8005a4a:	235a      	movs	r3, #90	@ 0x5a
 8005a4c:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8005a50:	2180      	movs	r1, #128	@ 0x80
 8005a52:	68b8      	ldr	r0, [r7, #8]
 8005a54:	f000 f962 	bl	8005d1c <Paint_NewImage>
    printf("Drawing\r\n");
 8005a58:	489f      	ldr	r0, [pc, #636]	@ (8005cd8 <EPD_test_2IN9_V2+0x344>)
 8005a5a:	f00e fd67 	bl	801452c <puts>
    //1.Select Image
    Paint_SelectImage(BlackImage);
 8005a5e:	68b8      	ldr	r0, [r7, #8]
 8005a60:	f000 f9b2 	bl	8005dc8 <Paint_SelectImage>
    Paint_Clear(WHITE);
 8005a64:	20ff      	movs	r0, #255	@ 0xff
 8005a66:	f000 fb0b 	bl	8006080 <Paint_Clear>
	
    // 2.Drawing on the image
    printf("Drawing:BlackImage\r\n");
 8005a6a:	489c      	ldr	r0, [pc, #624]	@ (8005cdc <EPD_test_2IN9_V2+0x348>)
 8005a6c:	f00e fd5e 	bl	801452c <puts>
    Paint_DrawPoint(10, 80, BLACK, DOT_PIXEL_1X1, DOT_STYLE_DFT);
 8005a70:	2301      	movs	r3, #1
 8005a72:	9300      	str	r3, [sp, #0]
 8005a74:	2301      	movs	r3, #1
 8005a76:	2200      	movs	r2, #0
 8005a78:	2150      	movs	r1, #80	@ 0x50
 8005a7a:	200a      	movs	r0, #10
 8005a7c:	f000 fbce 	bl	800621c <Paint_DrawPoint>
    Paint_DrawPoint(10, 90, BLACK, DOT_PIXEL_2X2, DOT_STYLE_DFT);
 8005a80:	2301      	movs	r3, #1
 8005a82:	9300      	str	r3, [sp, #0]
 8005a84:	2302      	movs	r3, #2
 8005a86:	2200      	movs	r2, #0
 8005a88:	215a      	movs	r1, #90	@ 0x5a
 8005a8a:	200a      	movs	r0, #10
 8005a8c:	f000 fbc6 	bl	800621c <Paint_DrawPoint>
    Paint_DrawPoint(10, 100, BLACK, DOT_PIXEL_3X3, DOT_STYLE_DFT);
 8005a90:	2301      	movs	r3, #1
 8005a92:	9300      	str	r3, [sp, #0]
 8005a94:	2303      	movs	r3, #3
 8005a96:	2200      	movs	r2, #0
 8005a98:	2164      	movs	r1, #100	@ 0x64
 8005a9a:	200a      	movs	r0, #10
 8005a9c:	f000 fbbe 	bl	800621c <Paint_DrawPoint>

    Paint_DrawLine(20, 70, 70, 120, BLACK, DOT_PIXEL_1X1, LINE_STYLE_SOLID);
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	9302      	str	r3, [sp, #8]
 8005aa4:	2301      	movs	r3, #1
 8005aa6:	9301      	str	r3, [sp, #4]
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	9300      	str	r3, [sp, #0]
 8005aac:	2378      	movs	r3, #120	@ 0x78
 8005aae:	2246      	movs	r2, #70	@ 0x46
 8005ab0:	2146      	movs	r1, #70	@ 0x46
 8005ab2:	2014      	movs	r0, #20
 8005ab4:	f000 fc5e 	bl	8006374 <Paint_DrawLine>
    Paint_DrawLine(70, 70, 20, 120, BLACK, DOT_PIXEL_1X1, LINE_STYLE_SOLID);
 8005ab8:	2300      	movs	r3, #0
 8005aba:	9302      	str	r3, [sp, #8]
 8005abc:	2301      	movs	r3, #1
 8005abe:	9301      	str	r3, [sp, #4]
 8005ac0:	2300      	movs	r3, #0
 8005ac2:	9300      	str	r3, [sp, #0]
 8005ac4:	2378      	movs	r3, #120	@ 0x78
 8005ac6:	2214      	movs	r2, #20
 8005ac8:	2146      	movs	r1, #70	@ 0x46
 8005aca:	2046      	movs	r0, #70	@ 0x46
 8005acc:	f000 fc52 	bl	8006374 <Paint_DrawLine>

    Paint_DrawRectangle(20, 70, 70, 120, BLACK, DOT_PIXEL_1X1, DRAW_FILL_EMPTY);
 8005ad0:	2300      	movs	r3, #0
 8005ad2:	9302      	str	r3, [sp, #8]
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	9301      	str	r3, [sp, #4]
 8005ad8:	2300      	movs	r3, #0
 8005ada:	9300      	str	r3, [sp, #0]
 8005adc:	2378      	movs	r3, #120	@ 0x78
 8005ade:	2246      	movs	r2, #70	@ 0x46
 8005ae0:	2146      	movs	r1, #70	@ 0x46
 8005ae2:	2014      	movs	r0, #20
 8005ae4:	f000 fcf2 	bl	80064cc <Paint_DrawRectangle>
    Paint_DrawRectangle(80, 70, 130, 120, BLACK, DOT_PIXEL_1X1, DRAW_FILL_FULL);
 8005ae8:	2301      	movs	r3, #1
 8005aea:	9302      	str	r3, [sp, #8]
 8005aec:	2301      	movs	r3, #1
 8005aee:	9301      	str	r3, [sp, #4]
 8005af0:	2300      	movs	r3, #0
 8005af2:	9300      	str	r3, [sp, #0]
 8005af4:	2378      	movs	r3, #120	@ 0x78
 8005af6:	2282      	movs	r2, #130	@ 0x82
 8005af8:	2146      	movs	r1, #70	@ 0x46
 8005afa:	2050      	movs	r0, #80	@ 0x50
 8005afc:	f000 fce6 	bl	80064cc <Paint_DrawRectangle>

    Paint_DrawCircle(45, 95, 20, BLACK, DOT_PIXEL_1X1, DRAW_FILL_EMPTY);
 8005b00:	2300      	movs	r3, #0
 8005b02:	9301      	str	r3, [sp, #4]
 8005b04:	2301      	movs	r3, #1
 8005b06:	9300      	str	r3, [sp, #0]
 8005b08:	2300      	movs	r3, #0
 8005b0a:	2214      	movs	r2, #20
 8005b0c:	215f      	movs	r1, #95	@ 0x5f
 8005b0e:	202d      	movs	r0, #45	@ 0x2d
 8005b10:	f000 fd60 	bl	80065d4 <Paint_DrawCircle>
    Paint_DrawCircle(105, 95, 20, WHITE, DOT_PIXEL_1X1, DRAW_FILL_FULL);
 8005b14:	2301      	movs	r3, #1
 8005b16:	9301      	str	r3, [sp, #4]
 8005b18:	2301      	movs	r3, #1
 8005b1a:	9300      	str	r3, [sp, #0]
 8005b1c:	23ff      	movs	r3, #255	@ 0xff
 8005b1e:	2214      	movs	r2, #20
 8005b20:	215f      	movs	r1, #95	@ 0x5f
 8005b22:	2069      	movs	r0, #105	@ 0x69
 8005b24:	f000 fd56 	bl	80065d4 <Paint_DrawCircle>

    Paint_DrawLine(85, 95, 125, 95, BLACK, DOT_PIXEL_1X1, LINE_STYLE_DOTTED);
 8005b28:	2301      	movs	r3, #1
 8005b2a:	9302      	str	r3, [sp, #8]
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	9301      	str	r3, [sp, #4]
 8005b30:	2300      	movs	r3, #0
 8005b32:	9300      	str	r3, [sp, #0]
 8005b34:	235f      	movs	r3, #95	@ 0x5f
 8005b36:	227d      	movs	r2, #125	@ 0x7d
 8005b38:	215f      	movs	r1, #95	@ 0x5f
 8005b3a:	2055      	movs	r0, #85	@ 0x55
 8005b3c:	f000 fc1a 	bl	8006374 <Paint_DrawLine>
    Paint_DrawLine(105, 75, 105, 115, BLACK, DOT_PIXEL_1X1, LINE_STYLE_DOTTED);
 8005b40:	2301      	movs	r3, #1
 8005b42:	9302      	str	r3, [sp, #8]
 8005b44:	2301      	movs	r3, #1
 8005b46:	9301      	str	r3, [sp, #4]
 8005b48:	2300      	movs	r3, #0
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	2373      	movs	r3, #115	@ 0x73
 8005b4e:	2269      	movs	r2, #105	@ 0x69
 8005b50:	214b      	movs	r1, #75	@ 0x4b
 8005b52:	2069      	movs	r0, #105	@ 0x69
 8005b54:	f000 fc0e 	bl	8006374 <Paint_DrawLine>

    Paint_DrawString_EN(10, 0, "waveshare", &EpdFont16, BLACK, WHITE);
 8005b58:	23ff      	movs	r3, #255	@ 0xff
 8005b5a:	9301      	str	r3, [sp, #4]
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	9300      	str	r3, [sp, #0]
 8005b60:	4b5f      	ldr	r3, [pc, #380]	@ (8005ce0 <EPD_test_2IN9_V2+0x34c>)
 8005b62:	4a60      	ldr	r2, [pc, #384]	@ (8005ce4 <EPD_test_2IN9_V2+0x350>)
 8005b64:	2100      	movs	r1, #0
 8005b66:	200a      	movs	r0, #10
 8005b68:	f000 ff68 	bl	8006a3c <Paint_DrawString_EN>
    Paint_DrawString_EN(10, 20, "hello world", &EpdFont12, WHITE, BLACK);
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	9301      	str	r3, [sp, #4]
 8005b70:	23ff      	movs	r3, #255	@ 0xff
 8005b72:	9300      	str	r3, [sp, #0]
 8005b74:	4b5c      	ldr	r3, [pc, #368]	@ (8005ce8 <EPD_test_2IN9_V2+0x354>)
 8005b76:	4a5d      	ldr	r2, [pc, #372]	@ (8005cec <EPD_test_2IN9_V2+0x358>)
 8005b78:	2114      	movs	r1, #20
 8005b7a:	200a      	movs	r0, #10
 8005b7c:	f000 ff5e 	bl	8006a3c <Paint_DrawString_EN>

    Paint_DrawNum(10, 33, 123456789, &EpdFont12, BLACK, WHITE);
 8005b80:	23ff      	movs	r3, #255	@ 0xff
 8005b82:	9301      	str	r3, [sp, #4]
 8005b84:	2300      	movs	r3, #0
 8005b86:	9300      	str	r3, [sp, #0]
 8005b88:	4b57      	ldr	r3, [pc, #348]	@ (8005ce8 <EPD_test_2IN9_V2+0x354>)
 8005b8a:	4a59      	ldr	r2, [pc, #356]	@ (8005cf0 <EPD_test_2IN9_V2+0x35c>)
 8005b8c:	2121      	movs	r1, #33	@ 0x21
 8005b8e:	200a      	movs	r0, #10
 8005b90:	f001 f92a 	bl	8006de8 <Paint_DrawNum>
    Paint_DrawNum(10, 50, 987654321, &EpdFont16, WHITE, BLACK);
 8005b94:	2300      	movs	r3, #0
 8005b96:	9301      	str	r3, [sp, #4]
 8005b98:	23ff      	movs	r3, #255	@ 0xff
 8005b9a:	9300      	str	r3, [sp, #0]
 8005b9c:	4b50      	ldr	r3, [pc, #320]	@ (8005ce0 <EPD_test_2IN9_V2+0x34c>)
 8005b9e:	4a55      	ldr	r2, [pc, #340]	@ (8005cf4 <EPD_test_2IN9_V2+0x360>)
 8005ba0:	2132      	movs	r1, #50	@ 0x32
 8005ba2:	200a      	movs	r0, #10
 8005ba4:	f001 f920 	bl	8006de8 <Paint_DrawNum>

    Paint_DrawString_CN(130, 0, "abc", &Epd_Font12CN, BLACK, WHITE);
 8005ba8:	23ff      	movs	r3, #255	@ 0xff
 8005baa:	9301      	str	r3, [sp, #4]
 8005bac:	2300      	movs	r3, #0
 8005bae:	9300      	str	r3, [sp, #0]
 8005bb0:	4b51      	ldr	r3, [pc, #324]	@ (8005cf8 <EPD_test_2IN9_V2+0x364>)
 8005bb2:	4a52      	ldr	r2, [pc, #328]	@ (8005cfc <EPD_test_2IN9_V2+0x368>)
 8005bb4:	2100      	movs	r1, #0
 8005bb6:	2082      	movs	r0, #130	@ 0x82
 8005bb8:	f000 ff94 	bl	8006ae4 <Paint_DrawString_CN>
    Paint_DrawString_CN(130, 20, "", &Epd_Font24CN, WHITE, BLACK);
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	9301      	str	r3, [sp, #4]
 8005bc0:	23ff      	movs	r3, #255	@ 0xff
 8005bc2:	9300      	str	r3, [sp, #0]
 8005bc4:	4b4e      	ldr	r3, [pc, #312]	@ (8005d00 <EPD_test_2IN9_V2+0x36c>)
 8005bc6:	4a4f      	ldr	r2, [pc, #316]	@ (8005d04 <EPD_test_2IN9_V2+0x370>)
 8005bc8:	2114      	movs	r1, #20
 8005bca:	2082      	movs	r0, #130	@ 0x82
 8005bcc:	f000 ff8a 	bl	8006ae4 <Paint_DrawString_CN>

    EPD_2IN9_V2_Display_Base(BlackImage);
 8005bd0:	68b8      	ldr	r0, [r7, #8]
 8005bd2:	f7ff fe2c 	bl	800582e <EPD_2IN9_V2_Display_Base>
    DEV_Delay_ms(3000);
 8005bd6:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8005bda:	f7fb fe2b 	bl	8001834 <HAL_Delay>
#endif

#if 1   //Partial refresh, example shows time    		
	Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);  
 8005bde:	23ff      	movs	r3, #255	@ 0xff
 8005be0:	9300      	str	r3, [sp, #0]
 8005be2:	235a      	movs	r3, #90	@ 0x5a
 8005be4:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8005be8:	2180      	movs	r1, #128	@ 0x80
 8005bea:	68b8      	ldr	r0, [r7, #8]
 8005bec:	f000 f896 	bl	8005d1c <Paint_NewImage>
    printf("Partial refresh\r\n");
 8005bf0:	4845      	ldr	r0, [pc, #276]	@ (8005d08 <EPD_test_2IN9_V2+0x374>)
 8005bf2:	f00e fc9b 	bl	801452c <puts>
    Paint_SelectImage(BlackImage);
 8005bf6:	68b8      	ldr	r0, [r7, #8]
 8005bf8:	f000 f8e6 	bl	8005dc8 <Paint_SelectImage>
	
    PAINT_TIME sPaint_time;
    sPaint_time.Hour = 12;
 8005bfc:	230c      	movs	r3, #12
 8005bfe:	713b      	strb	r3, [r7, #4]
    sPaint_time.Min = 34;
 8005c00:	2322      	movs	r3, #34	@ 0x22
 8005c02:	717b      	strb	r3, [r7, #5]
    sPaint_time.Sec = 56;
 8005c04:	2338      	movs	r3, #56	@ 0x38
 8005c06:	71bb      	strb	r3, [r7, #6]
 //   UBYTE num = 10;
 //   for (;;) {
        sPaint_time.Sec = sPaint_time.Sec + 1;
 8005c08:	79bb      	ldrb	r3, [r7, #6]
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	b2db      	uxtb	r3, r3
 8005c0e:	71bb      	strb	r3, [r7, #6]
        if (sPaint_time.Sec == 60) {
 8005c10:	79bb      	ldrb	r3, [r7, #6]
 8005c12:	2b3c      	cmp	r3, #60	@ 0x3c
 8005c14:	d117      	bne.n	8005c46 <EPD_test_2IN9_V2+0x2b2>
            sPaint_time.Min = sPaint_time.Min + 1;
 8005c16:	797b      	ldrb	r3, [r7, #5]
 8005c18:	3301      	adds	r3, #1
 8005c1a:	b2db      	uxtb	r3, r3
 8005c1c:	717b      	strb	r3, [r7, #5]
            sPaint_time.Sec = 0;
 8005c1e:	2300      	movs	r3, #0
 8005c20:	71bb      	strb	r3, [r7, #6]
            if (sPaint_time.Min == 60) {
 8005c22:	797b      	ldrb	r3, [r7, #5]
 8005c24:	2b3c      	cmp	r3, #60	@ 0x3c
 8005c26:	d10e      	bne.n	8005c46 <EPD_test_2IN9_V2+0x2b2>
                sPaint_time.Hour =  sPaint_time.Hour + 1;
 8005c28:	793b      	ldrb	r3, [r7, #4]
 8005c2a:	3301      	adds	r3, #1
 8005c2c:	b2db      	uxtb	r3, r3
 8005c2e:	713b      	strb	r3, [r7, #4]
                sPaint_time.Min = 0;
 8005c30:	2300      	movs	r3, #0
 8005c32:	717b      	strb	r3, [r7, #5]
                if (sPaint_time.Hour == 24) {
 8005c34:	793b      	ldrb	r3, [r7, #4]
 8005c36:	2b18      	cmp	r3, #24
 8005c38:	d105      	bne.n	8005c46 <EPD_test_2IN9_V2+0x2b2>
                    sPaint_time.Hour = 0;
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	713b      	strb	r3, [r7, #4]
                    sPaint_time.Min = 0;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	717b      	strb	r3, [r7, #5]
                    sPaint_time.Sec = 0;
 8005c42:	2300      	movs	r3, #0
 8005c44:	71bb      	strb	r3, [r7, #6]
                }
            }
        }
        Paint_ClearWindows(150, 80, 150 + EpdFont20.Width * 7, 80 + EpdFont20.Height, WHITE);
 8005c46:	4b31      	ldr	r3, [pc, #196]	@ (8005d0c <EPD_test_2IN9_V2+0x378>)
 8005c48:	889b      	ldrh	r3, [r3, #4]
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	00d2      	lsls	r2, r2, #3
 8005c4e:	1ad3      	subs	r3, r2, r3
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	3396      	adds	r3, #150	@ 0x96
 8005c54:	b29a      	uxth	r2, r3
 8005c56:	4b2d      	ldr	r3, [pc, #180]	@ (8005d0c <EPD_test_2IN9_V2+0x378>)
 8005c58:	88db      	ldrh	r3, [r3, #6]
 8005c5a:	3350      	adds	r3, #80	@ 0x50
 8005c5c:	b29b      	uxth	r3, r3
 8005c5e:	21ff      	movs	r1, #255	@ 0xff
 8005c60:	9100      	str	r1, [sp, #0]
 8005c62:	2150      	movs	r1, #80	@ 0x50
 8005c64:	2096      	movs	r0, #150	@ 0x96
 8005c66:	f000 faab 	bl	80061c0 <Paint_ClearWindows>
        Paint_DrawTime(150, 80, &sPaint_time, &EpdFont20, WHITE, BLACK);
 8005c6a:	463a      	mov	r2, r7
 8005c6c:	2300      	movs	r3, #0
 8005c6e:	9301      	str	r3, [sp, #4]
 8005c70:	23ff      	movs	r3, #255	@ 0xff
 8005c72:	9300      	str	r3, [sp, #0]
 8005c74:	4b25      	ldr	r3, [pc, #148]	@ (8005d0c <EPD_test_2IN9_V2+0x378>)
 8005c76:	2150      	movs	r1, #80	@ 0x50
 8005c78:	2096      	movs	r0, #150	@ 0x96
 8005c7a:	f001 f987 	bl	8006f8c <Paint_DrawTime>

//        num = num - 1;
//        if(num == 0) {
//            break;
//        }
		EPD_2IN9_V2_Display_Partial(BlackImage);
 8005c7e:	68b8      	ldr	r0, [r7, #8]
 8005c80:	f7ff fe08 	bl	8005894 <EPD_2IN9_V2_Display_Partial>
        DEV_Delay_ms(500);//Analog clock 1s
 8005c84:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005c88:	f7fb fdd4 	bl	8001834 <HAL_Delay>
//    }
#endif

	printf("Clear...\r\n");
 8005c8c:	4820      	ldr	r0, [pc, #128]	@ (8005d10 <EPD_test_2IN9_V2+0x37c>)
 8005c8e:	f00e fc4d 	bl	801452c <puts>
	EPD_2IN9_V2_Init();
 8005c92:	f7ff fd57 	bl	8005744 <EPD_2IN9_V2_Init>
    EPD_2IN9_V2_Clear();
 8005c96:	f7ff fd93 	bl	80057c0 <EPD_2IN9_V2_Clear>
	
    printf("Goto Sleep...\r\n");
 8005c9a:	481e      	ldr	r0, [pc, #120]	@ (8005d14 <EPD_test_2IN9_V2+0x380>)
 8005c9c:	f00e fc46 	bl	801452c <puts>
    EPD_2IN9_V2_Sleep();
 8005ca0:	f7ff fe6a 	bl	8005978 <EPD_2IN9_V2_Sleep>
    free(BlackImage);
 8005ca4:	68b8      	ldr	r0, [r7, #8]
 8005ca6:	f00d fe01 	bl	80138ac <free>
    BlackImage = NULL;
 8005caa:	2300      	movs	r3, #0
 8005cac:	60bb      	str	r3, [r7, #8]
    DEV_Delay_ms(2000);//important, at least 2s
 8005cae:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005cb2:	f7fb fdbf 	bl	8001834 <HAL_Delay>
    // close 5V
    printf("close 5V, Module enters 0 power consumption ...\r\n");
 8005cb6:	4818      	ldr	r0, [pc, #96]	@ (8005d18 <EPD_test_2IN9_V2+0x384>)
 8005cb8:	f00e fc38 	bl	801452c <puts>
    DEV_Module_Exit();
 8005cbc:	f7ff fbd2 	bl	8005464 <DEV_Module_Exit>
    return 0;
 8005cc0:	2300      	movs	r3, #0
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3710      	adds	r7, #16
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}
 8005cca:	bf00      	nop
 8005ccc:	08017cdc 	.word	0x08017cdc
 8005cd0:	08017cec 	.word	0x08017cec
 8005cd4:	08018924 	.word	0x08018924
 8005cd8:	08017d04 	.word	0x08017d04
 8005cdc:	08017d10 	.word	0x08017d10
 8005ce0:	2000036c 	.word	0x2000036c
 8005ce4:	08017d24 	.word	0x08017d24
 8005ce8:	20000358 	.word	0x20000358
 8005cec:	08017d30 	.word	0x08017d30
 8005cf0:	075bcd15 	.word	0x075bcd15
 8005cf4:	3ade68b1 	.word	0x3ade68b1
 8005cf8:	20000360 	.word	0x20000360
 8005cfc:	08017d3c 	.word	0x08017d3c
 8005d00:	2000037c 	.word	0x2000037c
 8005d04:	08017d44 	.word	0x08017d44
 8005d08:	08017d50 	.word	0x08017d50
 8005d0c:	20000374 	.word	0x20000374
 8005d10:	08017d64 	.word	0x08017d64
 8005d14:	08017d70 	.word	0x08017d70
 8005d18:	08017d80 	.word	0x08017d80

08005d1c <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UBYTE *image, UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b085      	sub	sp, #20
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	4608      	mov	r0, r1
 8005d26:	4611      	mov	r1, r2
 8005d28:	461a      	mov	r2, r3
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	817b      	strh	r3, [r7, #10]
 8005d2e:	460b      	mov	r3, r1
 8005d30:	813b      	strh	r3, [r7, #8]
 8005d32:	4613      	mov	r3, r2
 8005d34:	80fb      	strh	r3, [r7, #6]
    Paint.Image = NULL;
 8005d36:	4b23      	ldr	r3, [pc, #140]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005d38:	2200      	movs	r2, #0
 8005d3a:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 8005d3c:	4a21      	ldr	r2, [pc, #132]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6013      	str	r3, [r2, #0]

    Paint.WidthMemory = Width;
 8005d42:	4a20      	ldr	r2, [pc, #128]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005d44:	897b      	ldrh	r3, [r7, #10]
 8005d46:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8005d48:	4a1e      	ldr	r2, [pc, #120]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005d4a:	893b      	ldrh	r3, [r7, #8]
 8005d4c:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 8005d4e:	4a1d      	ldr	r2, [pc, #116]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005d50:	8b3b      	ldrh	r3, [r7, #24]
 8005d52:	8193      	strh	r3, [r2, #12]
	Paint.Scale = 2;
 8005d54:	4b1b      	ldr	r3, [pc, #108]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005d56:	2202      	movs	r2, #2
 8005d58:	82da      	strh	r2, [r3, #22]
		
    Paint.WidthByte = (Width % 8 == 0)? (Width / 8 ): (Width / 8 + 1);
 8005d5a:	897b      	ldrh	r3, [r7, #10]
 8005d5c:	f003 0307 	and.w	r3, r3, #7
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d103      	bne.n	8005d6e <Paint_NewImage+0x52>
 8005d66:	897b      	ldrh	r3, [r7, #10]
 8005d68:	08db      	lsrs	r3, r3, #3
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	e004      	b.n	8005d78 <Paint_NewImage+0x5c>
 8005d6e:	897b      	ldrh	r3, [r7, #10]
 8005d70:	08db      	lsrs	r3, r3, #3
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	3301      	adds	r3, #1
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	4a12      	ldr	r2, [pc, #72]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005d7a:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 8005d7c:	4a11      	ldr	r2, [pc, #68]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005d7e:	893b      	ldrh	r3, [r7, #8]
 8005d80:	8293      	strh	r3, [r2, #20]
//    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
//    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);
   
    Paint.Rotate = Rotate;
 8005d82:	4a10      	ldr	r2, [pc, #64]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005d84:	88fb      	ldrh	r3, [r7, #6]
 8005d86:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8005d88:	4b0e      	ldr	r3, [pc, #56]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 8005d8e:	88fb      	ldrh	r3, [r7, #6]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d002      	beq.n	8005d9a <Paint_NewImage+0x7e>
 8005d94:	88fb      	ldrh	r3, [r7, #6]
 8005d96:	2bb4      	cmp	r3, #180	@ 0xb4
 8005d98:	d106      	bne.n	8005da8 <Paint_NewImage+0x8c>
        Paint.Width = Width;
 8005d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005d9c:	897b      	ldrh	r3, [r7, #10]
 8005d9e:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8005da0:	4a08      	ldr	r2, [pc, #32]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005da2:	893b      	ldrh	r3, [r7, #8]
 8005da4:	80d3      	strh	r3, [r2, #6]
 8005da6:	e006      	b.n	8005db6 <Paint_NewImage+0x9a>
    } else {
        Paint.Width = Height;
 8005da8:	4a06      	ldr	r2, [pc, #24]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005daa:	893b      	ldrh	r3, [r7, #8]
 8005dac:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 8005dae:	4a05      	ldr	r2, [pc, #20]	@ (8005dc4 <Paint_NewImage+0xa8>)
 8005db0:	897b      	ldrh	r3, [r7, #10]
 8005db2:	80d3      	strh	r3, [r2, #6]
    }
}
 8005db4:	bf00      	nop
 8005db6:	bf00      	nop
 8005db8:	3714      	adds	r7, #20
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc0:	4770      	bx	lr
 8005dc2:	bf00      	nop
 8005dc4:	20000f0c 	.word	0x20000f0c

08005dc8 <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(UBYTE *image)
{
 8005dc8:	b480      	push	{r7}
 8005dca:	b083      	sub	sp, #12
 8005dcc:	af00      	add	r7, sp, #0
 8005dce:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 8005dd0:	4a04      	ldr	r2, [pc, #16]	@ (8005de4 <Paint_SelectImage+0x1c>)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6013      	str	r3, [r2, #0]
}
 8005dd6:	bf00      	nop
 8005dd8:	370c      	adds	r7, #12
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr
 8005de2:	bf00      	nop
 8005de4:	20000f0c 	.word	0x20000f0c

08005de8 <Paint_SetPixel>:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	b08a      	sub	sp, #40	@ 0x28
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	4603      	mov	r3, r0
 8005df0:	80fb      	strh	r3, [r7, #6]
 8005df2:	460b      	mov	r3, r1
 8005df4:	80bb      	strh	r3, [r7, #4]
 8005df6:	4613      	mov	r3, r2
 8005df8:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8005dfa:	4b9f      	ldr	r3, [pc, #636]	@ (8006078 <Paint_SetPixel+0x290>)
 8005dfc:	889b      	ldrh	r3, [r3, #4]
 8005dfe:	88fa      	ldrh	r2, [r7, #6]
 8005e00:	429a      	cmp	r2, r3
 8005e02:	d804      	bhi.n	8005e0e <Paint_SetPixel+0x26>
 8005e04:	4b9c      	ldr	r3, [pc, #624]	@ (8006078 <Paint_SetPixel+0x290>)
 8005e06:	88db      	ldrh	r3, [r3, #6]
 8005e08:	88ba      	ldrh	r2, [r7, #4]
 8005e0a:	429a      	cmp	r2, r3
 8005e0c:	d903      	bls.n	8005e16 <Paint_SetPixel+0x2e>
        Debug("Exceeding display boundaries\r\n");
 8005e0e:	489b      	ldr	r0, [pc, #620]	@ (800607c <Paint_SetPixel+0x294>)
 8005e10:	f00e fb8c 	bl	801452c <puts>
        return;
 8005e14:	e12d      	b.n	8006072 <Paint_SetPixel+0x28a>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 8005e16:	4b98      	ldr	r3, [pc, #608]	@ (8006078 <Paint_SetPixel+0x290>)
 8005e18:	89db      	ldrh	r3, [r3, #14]
 8005e1a:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8005e1e:	d02b      	beq.n	8005e78 <Paint_SetPixel+0x90>
 8005e20:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8005e24:	f300 8122 	bgt.w	800606c <Paint_SetPixel+0x284>
 8005e28:	2bb4      	cmp	r3, #180	@ 0xb4
 8005e2a:	d016      	beq.n	8005e5a <Paint_SetPixel+0x72>
 8005e2c:	2bb4      	cmp	r3, #180	@ 0xb4
 8005e2e:	f300 811d 	bgt.w	800606c <Paint_SetPixel+0x284>
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d002      	beq.n	8005e3c <Paint_SetPixel+0x54>
 8005e36:	2b5a      	cmp	r3, #90	@ 0x5a
 8005e38:	d005      	beq.n	8005e46 <Paint_SetPixel+0x5e>
    case 270:
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;
    default:
        return;
 8005e3a:	e117      	b.n	800606c <Paint_SetPixel+0x284>
        X = Xpoint;
 8005e3c:	88fb      	ldrh	r3, [r7, #6]
 8005e3e:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Ypoint;  
 8005e40:	88bb      	ldrh	r3, [r7, #4]
 8005e42:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005e44:	e022      	b.n	8005e8c <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Ypoint - 1;
 8005e46:	4b8c      	ldr	r3, [pc, #560]	@ (8006078 <Paint_SetPixel+0x290>)
 8005e48:	891a      	ldrh	r2, [r3, #8]
 8005e4a:	88bb      	ldrh	r3, [r7, #4]
 8005e4c:	1ad3      	subs	r3, r2, r3
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	3b01      	subs	r3, #1
 8005e52:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Xpoint;
 8005e54:	88fb      	ldrh	r3, [r7, #6]
 8005e56:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005e58:	e018      	b.n	8005e8c <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Xpoint - 1;
 8005e5a:	4b87      	ldr	r3, [pc, #540]	@ (8006078 <Paint_SetPixel+0x290>)
 8005e5c:	891a      	ldrh	r2, [r3, #8]
 8005e5e:	88fb      	ldrh	r3, [r7, #6]
 8005e60:	1ad3      	subs	r3, r2, r3
 8005e62:	b29b      	uxth	r3, r3
 8005e64:	3b01      	subs	r3, #1
 8005e66:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Ypoint - 1;
 8005e68:	4b83      	ldr	r3, [pc, #524]	@ (8006078 <Paint_SetPixel+0x290>)
 8005e6a:	895a      	ldrh	r2, [r3, #10]
 8005e6c:	88bb      	ldrh	r3, [r7, #4]
 8005e6e:	1ad3      	subs	r3, r2, r3
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	3b01      	subs	r3, #1
 8005e74:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005e76:	e009      	b.n	8005e8c <Paint_SetPixel+0xa4>
        X = Ypoint;
 8005e78:	88bb      	ldrh	r3, [r7, #4]
 8005e7a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Xpoint - 1;
 8005e7c:	4b7e      	ldr	r3, [pc, #504]	@ (8006078 <Paint_SetPixel+0x290>)
 8005e7e:	895a      	ldrh	r2, [r3, #10]
 8005e80:	88fb      	ldrh	r3, [r7, #6]
 8005e82:	1ad3      	subs	r3, r2, r3
 8005e84:	b29b      	uxth	r3, r3
 8005e86:	3b01      	subs	r3, #1
 8005e88:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005e8a:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 8005e8c:	4b7a      	ldr	r3, [pc, #488]	@ (8006078 <Paint_SetPixel+0x290>)
 8005e8e:	8a1b      	ldrh	r3, [r3, #16]
 8005e90:	2b03      	cmp	r3, #3
 8005e92:	f200 80ed 	bhi.w	8006070 <Paint_SetPixel+0x288>
 8005e96:	a201      	add	r2, pc, #4	@ (adr r2, 8005e9c <Paint_SetPixel+0xb4>)
 8005e98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e9c:	08005eeb 	.word	0x08005eeb
 8005ea0:	08005ead 	.word	0x08005ead
 8005ea4:	08005ebd 	.word	0x08005ebd
 8005ea8:	08005ecd 	.word	0x08005ecd
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 8005eac:	4b72      	ldr	r3, [pc, #456]	@ (8006078 <Paint_SetPixel+0x290>)
 8005eae:	891a      	ldrh	r2, [r3, #8]
 8005eb0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005eb2:	1ad3      	subs	r3, r2, r3
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	3b01      	subs	r3, #1
 8005eb8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        break;
 8005eba:	e017      	b.n	8005eec <Paint_SetPixel+0x104>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 8005ebc:	4b6e      	ldr	r3, [pc, #440]	@ (8006078 <Paint_SetPixel+0x290>)
 8005ebe:	895a      	ldrh	r2, [r3, #10]
 8005ec0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005ec2:	1ad3      	subs	r3, r2, r3
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	3b01      	subs	r3, #1
 8005ec8:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005eca:	e00f      	b.n	8005eec <Paint_SetPixel+0x104>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8005ecc:	4b6a      	ldr	r3, [pc, #424]	@ (8006078 <Paint_SetPixel+0x290>)
 8005ece:	891a      	ldrh	r2, [r3, #8]
 8005ed0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005ed2:	1ad3      	subs	r3, r2, r3
 8005ed4:	b29b      	uxth	r3, r3
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Y - 1;
 8005eda:	4b67      	ldr	r3, [pc, #412]	@ (8006078 <Paint_SetPixel+0x290>)
 8005edc:	895a      	ldrh	r2, [r3, #10]
 8005ede:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	b29b      	uxth	r3, r3
 8005ee4:	3b01      	subs	r3, #1
 8005ee6:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005ee8:	e000      	b.n	8005eec <Paint_SetPixel+0x104>
        break;
 8005eea:	bf00      	nop
    default:
        return;
    }

    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8005eec:	4b62      	ldr	r3, [pc, #392]	@ (8006078 <Paint_SetPixel+0x290>)
 8005eee:	891b      	ldrh	r3, [r3, #8]
 8005ef0:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005ef2:	429a      	cmp	r2, r3
 8005ef4:	d804      	bhi.n	8005f00 <Paint_SetPixel+0x118>
 8005ef6:	4b60      	ldr	r3, [pc, #384]	@ (8006078 <Paint_SetPixel+0x290>)
 8005ef8:	895b      	ldrh	r3, [r3, #10]
 8005efa:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d903      	bls.n	8005f08 <Paint_SetPixel+0x120>
        Debug("Exceeding display boundaries\r\n");
 8005f00:	485e      	ldr	r0, [pc, #376]	@ (800607c <Paint_SetPixel+0x294>)
 8005f02:	f00e fb13 	bl	801452c <puts>
        return;
 8005f06:	e0b4      	b.n	8006072 <Paint_SetPixel+0x28a>
    }
    
    if(Paint.Scale == 2){
 8005f08:	4b5b      	ldr	r3, [pc, #364]	@ (8006078 <Paint_SetPixel+0x290>)
 8005f0a:	8adb      	ldrh	r3, [r3, #22]
 8005f0c:	2b02      	cmp	r3, #2
 8005f0e:	d139      	bne.n	8005f84 <Paint_SetPixel+0x19c>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 8005f10:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005f12:	08db      	lsrs	r3, r3, #3
 8005f14:	b29b      	uxth	r3, r3
 8005f16:	4619      	mov	r1, r3
 8005f18:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005f1a:	4a57      	ldr	r2, [pc, #348]	@ (8006078 <Paint_SetPixel+0x290>)
 8005f1c:	8a52      	ldrh	r2, [r2, #18]
 8005f1e:	fb02 f303 	mul.w	r3, r2, r3
 8005f22:	440b      	add	r3, r1
 8005f24:	613b      	str	r3, [r7, #16]
        UBYTE Rdata = Paint.Image[Addr];
 8005f26:	4b54      	ldr	r3, [pc, #336]	@ (8006078 <Paint_SetPixel+0x290>)
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	781b      	ldrb	r3, [r3, #0]
 8005f30:	73fb      	strb	r3, [r7, #15]
        if(Color == BLACK)
 8005f32:	887b      	ldrh	r3, [r7, #2]
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d113      	bne.n	8005f60 <Paint_SetPixel+0x178>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 8005f38:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005f3a:	f003 0307 	and.w	r3, r3, #7
 8005f3e:	2280      	movs	r2, #128	@ 0x80
 8005f40:	fa42 f303 	asr.w	r3, r2, r3
 8005f44:	b25b      	sxtb	r3, r3
 8005f46:	43db      	mvns	r3, r3
 8005f48:	b25a      	sxtb	r2, r3
 8005f4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f4e:	4013      	ands	r3, r2
 8005f50:	b259      	sxtb	r1, r3
 8005f52:	4b49      	ldr	r3, [pc, #292]	@ (8006078 <Paint_SetPixel+0x290>)
 8005f54:	681a      	ldr	r2, [r3, #0]
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	4413      	add	r3, r2
 8005f5a:	b2ca      	uxtb	r2, r1
 8005f5c:	701a      	strb	r2, [r3, #0]
 8005f5e:	e088      	b.n	8006072 <Paint_SetPixel+0x28a>
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 8005f60:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005f62:	f003 0307 	and.w	r3, r3, #7
 8005f66:	2280      	movs	r2, #128	@ 0x80
 8005f68:	fa42 f303 	asr.w	r3, r2, r3
 8005f6c:	b25a      	sxtb	r2, r3
 8005f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005f72:	4313      	orrs	r3, r2
 8005f74:	b259      	sxtb	r1, r3
 8005f76:	4b40      	ldr	r3, [pc, #256]	@ (8006078 <Paint_SetPixel+0x290>)
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	4413      	add	r3, r2
 8005f7e:	b2ca      	uxtb	r2, r1
 8005f80:	701a      	strb	r2, [r3, #0]
 8005f82:	e076      	b.n	8006072 <Paint_SetPixel+0x28a>
    }else if(Paint.Scale == 4){
 8005f84:	4b3c      	ldr	r3, [pc, #240]	@ (8006078 <Paint_SetPixel+0x290>)
 8005f86:	8adb      	ldrh	r3, [r3, #22]
 8005f88:	2b04      	cmp	r3, #4
 8005f8a:	d137      	bne.n	8005ffc <Paint_SetPixel+0x214>
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 8005f8c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005f8e:	089b      	lsrs	r3, r3, #2
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	4619      	mov	r1, r3
 8005f94:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005f96:	4a38      	ldr	r2, [pc, #224]	@ (8006078 <Paint_SetPixel+0x290>)
 8005f98:	8a52      	ldrh	r2, [r2, #18]
 8005f9a:	fb02 f303 	mul.w	r3, r2, r3
 8005f9e:	440b      	add	r3, r1
 8005fa0:	61bb      	str	r3, [r7, #24]
        Color = Color % 4;//Guaranteed color scale is 4  --- 0~3
 8005fa2:	887b      	ldrh	r3, [r7, #2]
 8005fa4:	f003 0303 	and.w	r3, r3, #3
 8005fa8:	807b      	strh	r3, [r7, #2]
        UBYTE Rdata = Paint.Image[Addr];
 8005faa:	4b33      	ldr	r3, [pc, #204]	@ (8006078 <Paint_SetPixel+0x290>)
 8005fac:	681a      	ldr	r2, [r3, #0]
 8005fae:	69bb      	ldr	r3, [r7, #24]
 8005fb0:	4413      	add	r3, r2
 8005fb2:	781b      	ldrb	r3, [r3, #0]
 8005fb4:	75fb      	strb	r3, [r7, #23]
        
        Rdata = Rdata & (~(0xC0 >> ((X % 4)*2)));
 8005fb6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005fb8:	f003 0303 	and.w	r3, r3, #3
 8005fbc:	005b      	lsls	r3, r3, #1
 8005fbe:	22c0      	movs	r2, #192	@ 0xc0
 8005fc0:	fa42 f303 	asr.w	r3, r2, r3
 8005fc4:	b25b      	sxtb	r3, r3
 8005fc6:	43db      	mvns	r3, r3
 8005fc8:	b25a      	sxtb	r2, r3
 8005fca:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005fce:	4013      	ands	r3, r2
 8005fd0:	b25b      	sxtb	r3, r3
 8005fd2:	75fb      	strb	r3, [r7, #23]
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4)*2));
 8005fd4:	887b      	ldrh	r3, [r7, #2]
 8005fd6:	019a      	lsls	r2, r3, #6
 8005fd8:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005fda:	f003 0303 	and.w	r3, r3, #3
 8005fde:	005b      	lsls	r3, r3, #1
 8005fe0:	fa42 f303 	asr.w	r3, r2, r3
 8005fe4:	b25a      	sxtb	r2, r3
 8005fe6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	b259      	sxtb	r1, r3
 8005fee:	4b22      	ldr	r3, [pc, #136]	@ (8006078 <Paint_SetPixel+0x290>)
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	4413      	add	r3, r2
 8005ff6:	b2ca      	uxtb	r2, r1
 8005ff8:	701a      	strb	r2, [r3, #0]
 8005ffa:	e03a      	b.n	8006072 <Paint_SetPixel+0x28a>
    }else if(Paint.Scale == 7){
 8005ffc:	4b1e      	ldr	r3, [pc, #120]	@ (8006078 <Paint_SetPixel+0x290>)
 8005ffe:	8adb      	ldrh	r3, [r3, #22]
 8006000:	2b07      	cmp	r3, #7
 8006002:	d136      	bne.n	8006072 <Paint_SetPixel+0x28a>
		UDOUBLE Addr = X / 2  + Y * Paint.WidthByte;
 8006004:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006006:	085b      	lsrs	r3, r3, #1
 8006008:	b29b      	uxth	r3, r3
 800600a:	4619      	mov	r1, r3
 800600c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800600e:	4a1a      	ldr	r2, [pc, #104]	@ (8006078 <Paint_SetPixel+0x290>)
 8006010:	8a52      	ldrh	r2, [r2, #18]
 8006012:	fb02 f303 	mul.w	r3, r2, r3
 8006016:	440b      	add	r3, r1
 8006018:	623b      	str	r3, [r7, #32]
		UBYTE Rdata = Paint.Image[Addr];
 800601a:	4b17      	ldr	r3, [pc, #92]	@ (8006078 <Paint_SetPixel+0x290>)
 800601c:	681a      	ldr	r2, [r3, #0]
 800601e:	6a3b      	ldr	r3, [r7, #32]
 8006020:	4413      	add	r3, r2
 8006022:	781b      	ldrb	r3, [r3, #0]
 8006024:	77fb      	strb	r3, [r7, #31]
		Rdata = Rdata & (~(0xF0 >> ((X % 2)*4)));//Clear first, then set value
 8006026:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	009b      	lsls	r3, r3, #2
 800602e:	22f0      	movs	r2, #240	@ 0xf0
 8006030:	fa42 f303 	asr.w	r3, r2, r3
 8006034:	b25b      	sxtb	r3, r3
 8006036:	43db      	mvns	r3, r3
 8006038:	b25a      	sxtb	r2, r3
 800603a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800603e:	4013      	ands	r3, r2
 8006040:	b25b      	sxtb	r3, r3
 8006042:	77fb      	strb	r3, [r7, #31]
		Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2)*4));
 8006044:	887b      	ldrh	r3, [r7, #2]
 8006046:	011a      	lsls	r2, r3, #4
 8006048:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	fa42 f303 	asr.w	r3, r2, r3
 8006054:	b25a      	sxtb	r2, r3
 8006056:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800605a:	4313      	orrs	r3, r2
 800605c:	b259      	sxtb	r1, r3
 800605e:	4b06      	ldr	r3, [pc, #24]	@ (8006078 <Paint_SetPixel+0x290>)
 8006060:	681a      	ldr	r2, [r3, #0]
 8006062:	6a3b      	ldr	r3, [r7, #32]
 8006064:	4413      	add	r3, r2
 8006066:	b2ca      	uxtb	r2, r1
 8006068:	701a      	strb	r2, [r3, #0]
 800606a:	e002      	b.n	8006072 <Paint_SetPixel+0x28a>
        return;
 800606c:	bf00      	nop
 800606e:	e000      	b.n	8006072 <Paint_SetPixel+0x28a>
        return;
 8006070:	bf00      	nop
		//printf("Add =  %d ,data = %d\r\n",Addr,Rdata);
		}
}
 8006072:	3728      	adds	r7, #40	@ 0x28
 8006074:	46bd      	mov	sp, r7
 8006076:	bd80      	pop	{r7, pc}
 8006078:	20000f0c 	.word	0x20000f0c
 800607c:	08017edc 	.word	0x08017edc

08006080 <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{
 8006080:	b480      	push	{r7}
 8006082:	b089      	sub	sp, #36	@ 0x24
 8006084:	af00      	add	r7, sp, #0
 8006086:	4603      	mov	r3, r0
 8006088:	80fb      	strh	r3, [r7, #6]
	if(Paint.Scale == 2) {
 800608a:	4b4c      	ldr	r3, [pc, #304]	@ (80061bc <Paint_Clear+0x13c>)
 800608c:	8adb      	ldrh	r3, [r3, #22]
 800608e:	2b02      	cmp	r3, #2
 8006090:	d125      	bne.n	80060de <Paint_Clear+0x5e>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8006092:	2300      	movs	r3, #0
 8006094:	83fb      	strh	r3, [r7, #30]
 8006096:	e01c      	b.n	80060d2 <Paint_Clear+0x52>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8006098:	2300      	movs	r3, #0
 800609a:	83bb      	strh	r3, [r7, #28]
 800609c:	e011      	b.n	80060c2 <Paint_Clear+0x42>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 800609e:	8bba      	ldrh	r2, [r7, #28]
 80060a0:	8bfb      	ldrh	r3, [r7, #30]
 80060a2:	4946      	ldr	r1, [pc, #280]	@ (80061bc <Paint_Clear+0x13c>)
 80060a4:	8a49      	ldrh	r1, [r1, #18]
 80060a6:	fb01 f303 	mul.w	r3, r1, r3
 80060aa:	4413      	add	r3, r2
 80060ac:	60bb      	str	r3, [r7, #8]
				Paint.Image[Addr] = Color;
 80060ae:	4b43      	ldr	r3, [pc, #268]	@ (80061bc <Paint_Clear+0x13c>)
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	68bb      	ldr	r3, [r7, #8]
 80060b4:	4413      	add	r3, r2
 80060b6:	88fa      	ldrh	r2, [r7, #6]
 80060b8:	b2d2      	uxtb	r2, r2
 80060ba:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 80060bc:	8bbb      	ldrh	r3, [r7, #28]
 80060be:	3301      	adds	r3, #1
 80060c0:	83bb      	strh	r3, [r7, #28]
 80060c2:	4b3e      	ldr	r3, [pc, #248]	@ (80061bc <Paint_Clear+0x13c>)
 80060c4:	8a5b      	ldrh	r3, [r3, #18]
 80060c6:	8bba      	ldrh	r2, [r7, #28]
 80060c8:	429a      	cmp	r2, r3
 80060ca:	d3e8      	bcc.n	800609e <Paint_Clear+0x1e>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 80060cc:	8bfb      	ldrh	r3, [r7, #30]
 80060ce:	3301      	adds	r3, #1
 80060d0:	83fb      	strh	r3, [r7, #30]
 80060d2:	4b3a      	ldr	r3, [pc, #232]	@ (80061bc <Paint_Clear+0x13c>)
 80060d4:	8a9b      	ldrh	r3, [r3, #20]
 80060d6:	8bfa      	ldrh	r2, [r7, #30]
 80060d8:	429a      	cmp	r2, r3
 80060da:	d3dd      	bcc.n	8006098 <Paint_Clear+0x18>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
				Paint.Image[Addr] = (Color<<4)|Color;
			}
		}		
	}
}
 80060dc:	e068      	b.n	80061b0 <Paint_Clear+0x130>
    }else if(Paint.Scale == 4) {
 80060de:	4b37      	ldr	r3, [pc, #220]	@ (80061bc <Paint_Clear+0x13c>)
 80060e0:	8adb      	ldrh	r3, [r3, #22]
 80060e2:	2b04      	cmp	r3, #4
 80060e4:	d135      	bne.n	8006152 <Paint_Clear+0xd2>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 80060e6:	2300      	movs	r3, #0
 80060e8:	837b      	strh	r3, [r7, #26]
 80060ea:	e02c      	b.n	8006146 <Paint_Clear+0xc6>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 80060ec:	2300      	movs	r3, #0
 80060ee:	833b      	strh	r3, [r7, #24]
 80060f0:	e021      	b.n	8006136 <Paint_Clear+0xb6>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 80060f2:	8b3a      	ldrh	r2, [r7, #24]
 80060f4:	8b7b      	ldrh	r3, [r7, #26]
 80060f6:	4931      	ldr	r1, [pc, #196]	@ (80061bc <Paint_Clear+0x13c>)
 80060f8:	8a49      	ldrh	r1, [r1, #18]
 80060fa:	fb01 f303 	mul.w	r3, r1, r3
 80060fe:	4413      	add	r3, r2
 8006100:	60fb      	str	r3, [r7, #12]
				Paint.Image[Addr] = (Color<<6)|(Color<<4)|(Color<<2)|Color;
 8006102:	88fb      	ldrh	r3, [r7, #6]
 8006104:	019b      	lsls	r3, r3, #6
 8006106:	b25a      	sxtb	r2, r3
 8006108:	88fb      	ldrh	r3, [r7, #6]
 800610a:	011b      	lsls	r3, r3, #4
 800610c:	b25b      	sxtb	r3, r3
 800610e:	4313      	orrs	r3, r2
 8006110:	b25a      	sxtb	r2, r3
 8006112:	88fb      	ldrh	r3, [r7, #6]
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	b25b      	sxtb	r3, r3
 8006118:	4313      	orrs	r3, r2
 800611a:	b25a      	sxtb	r2, r3
 800611c:	88fb      	ldrh	r3, [r7, #6]
 800611e:	b25b      	sxtb	r3, r3
 8006120:	4313      	orrs	r3, r2
 8006122:	b259      	sxtb	r1, r3
 8006124:	4b25      	ldr	r3, [pc, #148]	@ (80061bc <Paint_Clear+0x13c>)
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	4413      	add	r3, r2
 800612c:	b2ca      	uxtb	r2, r1
 800612e:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8006130:	8b3b      	ldrh	r3, [r7, #24]
 8006132:	3301      	adds	r3, #1
 8006134:	833b      	strh	r3, [r7, #24]
 8006136:	4b21      	ldr	r3, [pc, #132]	@ (80061bc <Paint_Clear+0x13c>)
 8006138:	8a5b      	ldrh	r3, [r3, #18]
 800613a:	8b3a      	ldrh	r2, [r7, #24]
 800613c:	429a      	cmp	r2, r3
 800613e:	d3d8      	bcc.n	80060f2 <Paint_Clear+0x72>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8006140:	8b7b      	ldrh	r3, [r7, #26]
 8006142:	3301      	adds	r3, #1
 8006144:	837b      	strh	r3, [r7, #26]
 8006146:	4b1d      	ldr	r3, [pc, #116]	@ (80061bc <Paint_Clear+0x13c>)
 8006148:	8a9b      	ldrh	r3, [r3, #20]
 800614a:	8b7a      	ldrh	r2, [r7, #26]
 800614c:	429a      	cmp	r2, r3
 800614e:	d3cd      	bcc.n	80060ec <Paint_Clear+0x6c>
}
 8006150:	e02e      	b.n	80061b0 <Paint_Clear+0x130>
	}else if(Paint.Scale == 7) {
 8006152:	4b1a      	ldr	r3, [pc, #104]	@ (80061bc <Paint_Clear+0x13c>)
 8006154:	8adb      	ldrh	r3, [r3, #22]
 8006156:	2b07      	cmp	r3, #7
 8006158:	d12a      	bne.n	80061b0 <Paint_Clear+0x130>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 800615a:	2300      	movs	r3, #0
 800615c:	82fb      	strh	r3, [r7, #22]
 800615e:	e022      	b.n	80061a6 <Paint_Clear+0x126>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8006160:	2300      	movs	r3, #0
 8006162:	82bb      	strh	r3, [r7, #20]
 8006164:	e017      	b.n	8006196 <Paint_Clear+0x116>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 8006166:	8aba      	ldrh	r2, [r7, #20]
 8006168:	8afb      	ldrh	r3, [r7, #22]
 800616a:	4914      	ldr	r1, [pc, #80]	@ (80061bc <Paint_Clear+0x13c>)
 800616c:	8a49      	ldrh	r1, [r1, #18]
 800616e:	fb01 f303 	mul.w	r3, r1, r3
 8006172:	4413      	add	r3, r2
 8006174:	613b      	str	r3, [r7, #16]
				Paint.Image[Addr] = (Color<<4)|Color;
 8006176:	88fb      	ldrh	r3, [r7, #6]
 8006178:	011b      	lsls	r3, r3, #4
 800617a:	b25a      	sxtb	r2, r3
 800617c:	88fb      	ldrh	r3, [r7, #6]
 800617e:	b25b      	sxtb	r3, r3
 8006180:	4313      	orrs	r3, r2
 8006182:	b259      	sxtb	r1, r3
 8006184:	4b0d      	ldr	r3, [pc, #52]	@ (80061bc <Paint_Clear+0x13c>)
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	693b      	ldr	r3, [r7, #16]
 800618a:	4413      	add	r3, r2
 800618c:	b2ca      	uxtb	r2, r1
 800618e:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8006190:	8abb      	ldrh	r3, [r7, #20]
 8006192:	3301      	adds	r3, #1
 8006194:	82bb      	strh	r3, [r7, #20]
 8006196:	4b09      	ldr	r3, [pc, #36]	@ (80061bc <Paint_Clear+0x13c>)
 8006198:	8a5b      	ldrh	r3, [r3, #18]
 800619a:	8aba      	ldrh	r2, [r7, #20]
 800619c:	429a      	cmp	r2, r3
 800619e:	d3e2      	bcc.n	8006166 <Paint_Clear+0xe6>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 80061a0:	8afb      	ldrh	r3, [r7, #22]
 80061a2:	3301      	adds	r3, #1
 80061a4:	82fb      	strh	r3, [r7, #22]
 80061a6:	4b05      	ldr	r3, [pc, #20]	@ (80061bc <Paint_Clear+0x13c>)
 80061a8:	8a9b      	ldrh	r3, [r3, #20]
 80061aa:	8afa      	ldrh	r2, [r7, #22]
 80061ac:	429a      	cmp	r2, r3
 80061ae:	d3d7      	bcc.n	8006160 <Paint_Clear+0xe0>
}
 80061b0:	bf00      	nop
 80061b2:	3724      	adds	r7, #36	@ 0x24
 80061b4:	46bd      	mov	sp, r7
 80061b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ba:	4770      	bx	lr
 80061bc:	20000f0c 	.word	0x20000f0c

080061c0 <Paint_ClearWindows>:
    Xend   : x end point
    Yend   : y end point
    Color  : Painted colors
******************************************************************************/
void Paint_ClearWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend, UWORD Color)
{
 80061c0:	b590      	push	{r4, r7, lr}
 80061c2:	b085      	sub	sp, #20
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	4604      	mov	r4, r0
 80061c8:	4608      	mov	r0, r1
 80061ca:	4611      	mov	r1, r2
 80061cc:	461a      	mov	r2, r3
 80061ce:	4623      	mov	r3, r4
 80061d0:	80fb      	strh	r3, [r7, #6]
 80061d2:	4603      	mov	r3, r0
 80061d4:	80bb      	strh	r3, [r7, #4]
 80061d6:	460b      	mov	r3, r1
 80061d8:	807b      	strh	r3, [r7, #2]
 80061da:	4613      	mov	r3, r2
 80061dc:	803b      	strh	r3, [r7, #0]
    UWORD X, Y;
    for (Y = Ystart; Y < Yend; Y++) {
 80061de:	88bb      	ldrh	r3, [r7, #4]
 80061e0:	81bb      	strh	r3, [r7, #12]
 80061e2:	e012      	b.n	800620a <Paint_ClearWindows+0x4a>
        for (X = Xstart; X < Xend; X++) {//8 pixel =  1 byte
 80061e4:	88fb      	ldrh	r3, [r7, #6]
 80061e6:	81fb      	strh	r3, [r7, #14]
 80061e8:	e008      	b.n	80061fc <Paint_ClearWindows+0x3c>
            Paint_SetPixel(X, Y, Color);
 80061ea:	8c3a      	ldrh	r2, [r7, #32]
 80061ec:	89b9      	ldrh	r1, [r7, #12]
 80061ee:	89fb      	ldrh	r3, [r7, #14]
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7ff fdf9 	bl	8005de8 <Paint_SetPixel>
        for (X = Xstart; X < Xend; X++) {//8 pixel =  1 byte
 80061f6:	89fb      	ldrh	r3, [r7, #14]
 80061f8:	3301      	adds	r3, #1
 80061fa:	81fb      	strh	r3, [r7, #14]
 80061fc:	89fa      	ldrh	r2, [r7, #14]
 80061fe:	887b      	ldrh	r3, [r7, #2]
 8006200:	429a      	cmp	r2, r3
 8006202:	d3f2      	bcc.n	80061ea <Paint_ClearWindows+0x2a>
    for (Y = Ystart; Y < Yend; Y++) {
 8006204:	89bb      	ldrh	r3, [r7, #12]
 8006206:	3301      	adds	r3, #1
 8006208:	81bb      	strh	r3, [r7, #12]
 800620a:	89ba      	ldrh	r2, [r7, #12]
 800620c:	883b      	ldrh	r3, [r7, #0]
 800620e:	429a      	cmp	r2, r3
 8006210:	d3e8      	bcc.n	80061e4 <Paint_ClearWindows+0x24>
        }
    }
}
 8006212:	bf00      	nop
 8006214:	bf00      	nop
 8006216:	3714      	adds	r7, #20
 8006218:	46bd      	mov	sp, r7
 800621a:	bd90      	pop	{r4, r7, pc}

0800621c <Paint_DrawPoint>:
    Dot_Pixel	: point size
    Dot_Style	: point Style
******************************************************************************/
void Paint_DrawPoint(UWORD Xpoint, UWORD Ypoint, UWORD Color,
                     DOT_PIXEL Dot_Pixel, DOT_STYLE Dot_Style)
{
 800621c:	b590      	push	{r4, r7, lr}
 800621e:	b085      	sub	sp, #20
 8006220:	af00      	add	r7, sp, #0
 8006222:	4604      	mov	r4, r0
 8006224:	4608      	mov	r0, r1
 8006226:	4611      	mov	r1, r2
 8006228:	461a      	mov	r2, r3
 800622a:	4623      	mov	r3, r4
 800622c:	80fb      	strh	r3, [r7, #6]
 800622e:	4603      	mov	r3, r0
 8006230:	80bb      	strh	r3, [r7, #4]
 8006232:	460b      	mov	r3, r1
 8006234:	807b      	strh	r3, [r7, #2]
 8006236:	4613      	mov	r3, r2
 8006238:	707b      	strb	r3, [r7, #1]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 800623a:	4b4a      	ldr	r3, [pc, #296]	@ (8006364 <Paint_DrawPoint+0x148>)
 800623c:	889b      	ldrh	r3, [r3, #4]
 800623e:	88fa      	ldrh	r2, [r7, #6]
 8006240:	429a      	cmp	r2, r3
 8006242:	d804      	bhi.n	800624e <Paint_DrawPoint+0x32>
 8006244:	4b47      	ldr	r3, [pc, #284]	@ (8006364 <Paint_DrawPoint+0x148>)
 8006246:	88db      	ldrh	r3, [r3, #6]
 8006248:	88ba      	ldrh	r2, [r7, #4]
 800624a:	429a      	cmp	r2, r3
 800624c:	d911      	bls.n	8006272 <Paint_DrawPoint+0x56>
        Debug("Paint_DrawPoint Input exceeds the normal display range\r\n");
 800624e:	4846      	ldr	r0, [pc, #280]	@ (8006368 <Paint_DrawPoint+0x14c>)
 8006250:	f00e f96c 	bl	801452c <puts>
				printf("Xpoint = %d , Paint.Width = %d  \r\n ",Xpoint,Paint.Width);
 8006254:	88fb      	ldrh	r3, [r7, #6]
 8006256:	4a43      	ldr	r2, [pc, #268]	@ (8006364 <Paint_DrawPoint+0x148>)
 8006258:	8892      	ldrh	r2, [r2, #4]
 800625a:	4619      	mov	r1, r3
 800625c:	4843      	ldr	r0, [pc, #268]	@ (800636c <Paint_DrawPoint+0x150>)
 800625e:	f00e f8f5 	bl	801444c <iprintf>
				printf("Ypoint = %d , Paint.Height = %d  \r\n ",Ypoint,Paint.Height);
 8006262:	88bb      	ldrh	r3, [r7, #4]
 8006264:	4a3f      	ldr	r2, [pc, #252]	@ (8006364 <Paint_DrawPoint+0x148>)
 8006266:	88d2      	ldrh	r2, [r2, #6]
 8006268:	4619      	mov	r1, r3
 800626a:	4841      	ldr	r0, [pc, #260]	@ (8006370 <Paint_DrawPoint+0x154>)
 800626c:	f00e f8ee 	bl	801444c <iprintf>
        return;
 8006270:	e074      	b.n	800635c <Paint_DrawPoint+0x140>
    }

    int16_t XDir_Num , YDir_Num;
    if (Dot_Style == DOT_FILL_AROUND) {
 8006272:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006276:	2b01      	cmp	r3, #1
 8006278:	d144      	bne.n	8006304 <Paint_DrawPoint+0xe8>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++) {
 800627a:	2300      	movs	r3, #0
 800627c:	81fb      	strh	r3, [r7, #14]
 800627e:	e039      	b.n	80062f4 <Paint_DrawPoint+0xd8>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 8006280:	2300      	movs	r3, #0
 8006282:	81bb      	strh	r3, [r7, #12]
 8006284:	e029      	b.n	80062da <Paint_DrawPoint+0xbe>
                if(Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 8006286:	88fa      	ldrh	r2, [r7, #6]
 8006288:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800628c:	441a      	add	r2, r3
 800628e:	787b      	ldrb	r3, [r7, #1]
 8006290:	1ad3      	subs	r3, r2, r3
 8006292:	2b00      	cmp	r3, #0
 8006294:	db28      	blt.n	80062e8 <Paint_DrawPoint+0xcc>
 8006296:	88ba      	ldrh	r2, [r7, #4]
 8006298:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800629c:	441a      	add	r2, r3
 800629e:	787b      	ldrb	r3, [r7, #1]
 80062a0:	1ad3      	subs	r3, r2, r3
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	db20      	blt.n	80062e8 <Paint_DrawPoint+0xcc>
                    break;
                // printf("x = %d, y = %d\r\n", Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel);
                Paint_SetPixel(Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel, Color);
 80062a6:	89fa      	ldrh	r2, [r7, #14]
 80062a8:	88fb      	ldrh	r3, [r7, #6]
 80062aa:	4413      	add	r3, r2
 80062ac:	b29a      	uxth	r2, r3
 80062ae:	787b      	ldrb	r3, [r7, #1]
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	b298      	uxth	r0, r3
 80062b6:	89ba      	ldrh	r2, [r7, #12]
 80062b8:	88bb      	ldrh	r3, [r7, #4]
 80062ba:	4413      	add	r3, r2
 80062bc:	b29a      	uxth	r2, r3
 80062be:	787b      	ldrb	r3, [r7, #1]
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	1ad3      	subs	r3, r2, r3
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	887a      	ldrh	r2, [r7, #2]
 80062c8:	4619      	mov	r1, r3
 80062ca:	f7ff fd8d 	bl	8005de8 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 80062ce:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80062d2:	b29b      	uxth	r3, r3
 80062d4:	3301      	adds	r3, #1
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	81bb      	strh	r3, [r7, #12]
 80062da:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80062de:	787b      	ldrb	r3, [r7, #1]
 80062e0:	005b      	lsls	r3, r3, #1
 80062e2:	3b01      	subs	r3, #1
 80062e4:	429a      	cmp	r2, r3
 80062e6:	dbce      	blt.n	8006286 <Paint_DrawPoint+0x6a>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++) {
 80062e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80062ec:	b29b      	uxth	r3, r3
 80062ee:	3301      	adds	r3, #1
 80062f0:	b29b      	uxth	r3, r3
 80062f2:	81fb      	strh	r3, [r7, #14]
 80062f4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80062f8:	787b      	ldrb	r3, [r7, #1]
 80062fa:	005b      	lsls	r3, r3, #1
 80062fc:	3b01      	subs	r3, #1
 80062fe:	429a      	cmp	r2, r3
 8006300:	dbbe      	blt.n	8006280 <Paint_DrawPoint+0x64>
 8006302:	e02b      	b.n	800635c <Paint_DrawPoint+0x140>
            }
        }
    } else {
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 8006304:	2300      	movs	r3, #0
 8006306:	81fb      	strh	r3, [r7, #14]
 8006308:	e023      	b.n	8006352 <Paint_DrawPoint+0x136>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 800630a:	2300      	movs	r3, #0
 800630c:	81bb      	strh	r3, [r7, #12]
 800630e:	e015      	b.n	800633c <Paint_DrawPoint+0x120>
                Paint_SetPixel(Xpoint + XDir_Num - 1, Ypoint + YDir_Num - 1, Color);
 8006310:	89fa      	ldrh	r2, [r7, #14]
 8006312:	88fb      	ldrh	r3, [r7, #6]
 8006314:	4413      	add	r3, r2
 8006316:	b29b      	uxth	r3, r3
 8006318:	3b01      	subs	r3, #1
 800631a:	b298      	uxth	r0, r3
 800631c:	89ba      	ldrh	r2, [r7, #12]
 800631e:	88bb      	ldrh	r3, [r7, #4]
 8006320:	4413      	add	r3, r2
 8006322:	b29b      	uxth	r3, r3
 8006324:	3b01      	subs	r3, #1
 8006326:	b29b      	uxth	r3, r3
 8006328:	887a      	ldrh	r2, [r7, #2]
 800632a:	4619      	mov	r1, r3
 800632c:	f7ff fd5c 	bl	8005de8 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 8006330:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006334:	b29b      	uxth	r3, r3
 8006336:	3301      	adds	r3, #1
 8006338:	b29b      	uxth	r3, r3
 800633a:	81bb      	strh	r3, [r7, #12]
 800633c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8006340:	787b      	ldrb	r3, [r7, #1]
 8006342:	429a      	cmp	r2, r3
 8006344:	dbe4      	blt.n	8006310 <Paint_DrawPoint+0xf4>
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 8006346:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800634a:	b29b      	uxth	r3, r3
 800634c:	3301      	adds	r3, #1
 800634e:	b29b      	uxth	r3, r3
 8006350:	81fb      	strh	r3, [r7, #14]
 8006352:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006356:	787b      	ldrb	r3, [r7, #1]
 8006358:	429a      	cmp	r2, r3
 800635a:	dbd6      	blt.n	800630a <Paint_DrawPoint+0xee>
            }
        }
    }
}
 800635c:	3714      	adds	r7, #20
 800635e:	46bd      	mov	sp, r7
 8006360:	bd90      	pop	{r4, r7, pc}
 8006362:	bf00      	nop
 8006364:	20000f0c 	.word	0x20000f0c
 8006368:	08017f04 	.word	0x08017f04
 800636c:	08017f44 	.word	0x08017f44
 8006370:	08017f68 	.word	0x08017f68

08006374 <Paint_DrawLine>:
    Line_width : Line width
    Line_Style: Solid and dotted lines
******************************************************************************/
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                    UWORD Color, DOT_PIXEL Line_width, LINE_STYLE Line_Style)
{
 8006374:	b590      	push	{r4, r7, lr}
 8006376:	b08d      	sub	sp, #52	@ 0x34
 8006378:	af02      	add	r7, sp, #8
 800637a:	4604      	mov	r4, r0
 800637c:	4608      	mov	r0, r1
 800637e:	4611      	mov	r1, r2
 8006380:	461a      	mov	r2, r3
 8006382:	4623      	mov	r3, r4
 8006384:	80fb      	strh	r3, [r7, #6]
 8006386:	4603      	mov	r3, r0
 8006388:	80bb      	strh	r3, [r7, #4]
 800638a:	460b      	mov	r3, r1
 800638c:	807b      	strh	r3, [r7, #2]
 800638e:	4613      	mov	r3, r2
 8006390:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 8006392:	4b4b      	ldr	r3, [pc, #300]	@ (80064c0 <Paint_DrawLine+0x14c>)
 8006394:	889b      	ldrh	r3, [r3, #4]
 8006396:	88fa      	ldrh	r2, [r7, #6]
 8006398:	429a      	cmp	r2, r3
 800639a:	d80e      	bhi.n	80063ba <Paint_DrawLine+0x46>
 800639c:	4b48      	ldr	r3, [pc, #288]	@ (80064c0 <Paint_DrawLine+0x14c>)
 800639e:	88db      	ldrh	r3, [r3, #6]
 80063a0:	88ba      	ldrh	r2, [r7, #4]
 80063a2:	429a      	cmp	r2, r3
 80063a4:	d809      	bhi.n	80063ba <Paint_DrawLine+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 80063a6:	4b46      	ldr	r3, [pc, #280]	@ (80064c0 <Paint_DrawLine+0x14c>)
 80063a8:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80063aa:	887a      	ldrh	r2, [r7, #2]
 80063ac:	429a      	cmp	r2, r3
 80063ae:	d804      	bhi.n	80063ba <Paint_DrawLine+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 80063b0:	4b43      	ldr	r3, [pc, #268]	@ (80064c0 <Paint_DrawLine+0x14c>)
 80063b2:	88db      	ldrh	r3, [r3, #6]
 80063b4:	883a      	ldrh	r2, [r7, #0]
 80063b6:	429a      	cmp	r2, r3
 80063b8:	d903      	bls.n	80063c2 <Paint_DrawLine+0x4e>
        Debug("Paint_DrawLine Input exceeds the normal display range\r\n");
 80063ba:	4842      	ldr	r0, [pc, #264]	@ (80064c4 <Paint_DrawLine+0x150>)
 80063bc:	f00e f8b6 	bl	801452c <puts>
        return;
 80063c0:	e07a      	b.n	80064b8 <Paint_DrawLine+0x144>
    }

    UWORD Xpoint = Xstart;
 80063c2:	88fb      	ldrh	r3, [r7, #6]
 80063c4:	84fb      	strh	r3, [r7, #38]	@ 0x26
    UWORD Ypoint = Ystart;
 80063c6:	88bb      	ldrh	r3, [r7, #4]
 80063c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 80063ca:	887a      	ldrh	r2, [r7, #2]
 80063cc:	88fb      	ldrh	r3, [r7, #6]
 80063ce:	1ad3      	subs	r3, r2, r3
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	bfb8      	it	lt
 80063d4:	425b      	neglt	r3, r3
 80063d6:	61bb      	str	r3, [r7, #24]
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 80063d8:	883a      	ldrh	r2, [r7, #0]
 80063da:	88bb      	ldrh	r3, [r7, #4]
 80063dc:	1ad3      	subs	r3, r2, r3
 80063de:	2b00      	cmp	r3, #0
 80063e0:	bfb8      	it	lt
 80063e2:	425b      	neglt	r3, r3
 80063e4:	425b      	negs	r3, r3
 80063e6:	617b      	str	r3, [r7, #20]

    // Increment direction, 1 is positive, -1 is counter;
    int XAddway = Xstart < Xend ? 1 : -1;
 80063e8:	88fa      	ldrh	r2, [r7, #6]
 80063ea:	887b      	ldrh	r3, [r7, #2]
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d201      	bcs.n	80063f4 <Paint_DrawLine+0x80>
 80063f0:	2301      	movs	r3, #1
 80063f2:	e001      	b.n	80063f8 <Paint_DrawLine+0x84>
 80063f4:	f04f 33ff 	mov.w	r3, #4294967295
 80063f8:	613b      	str	r3, [r7, #16]
    int YAddway = Ystart < Yend ? 1 : -1;
 80063fa:	88ba      	ldrh	r2, [r7, #4]
 80063fc:	883b      	ldrh	r3, [r7, #0]
 80063fe:	429a      	cmp	r2, r3
 8006400:	d201      	bcs.n	8006406 <Paint_DrawLine+0x92>
 8006402:	2301      	movs	r3, #1
 8006404:	e001      	b.n	800640a <Paint_DrawLine+0x96>
 8006406:	f04f 33ff 	mov.w	r3, #4294967295
 800640a:	60fb      	str	r3, [r7, #12]

    //Cumulative error
    int Esp = dx + dy;
 800640c:	69ba      	ldr	r2, [r7, #24]
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	4413      	add	r3, r2
 8006412:	623b      	str	r3, [r7, #32]
    char Dotted_Len = 0;
 8006414:	2300      	movs	r3, #0
 8006416:	77fb      	strb	r3, [r7, #31]

    for (;;) {
        Dotted_Len++;
 8006418:	7ffb      	ldrb	r3, [r7, #31]
 800641a:	3301      	adds	r3, #1
 800641c:	77fb      	strb	r3, [r7, #31]
        //Painted dotted line, 2 point is really virtual
        if (Line_Style == LINE_STYLE_DOTTED && Dotted_Len % 3 == 0) {
 800641e:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8006422:	2b01      	cmp	r3, #1
 8006424:	d117      	bne.n	8006456 <Paint_DrawLine+0xe2>
 8006426:	7ffa      	ldrb	r2, [r7, #31]
 8006428:	4b27      	ldr	r3, [pc, #156]	@ (80064c8 <Paint_DrawLine+0x154>)
 800642a:	fba3 1302 	umull	r1, r3, r3, r2
 800642e:	0859      	lsrs	r1, r3, #1
 8006430:	460b      	mov	r3, r1
 8006432:	005b      	lsls	r3, r3, #1
 8006434:	440b      	add	r3, r1
 8006436:	1ad3      	subs	r3, r2, r3
 8006438:	b2db      	uxtb	r3, r3
 800643a:	2b00      	cmp	r3, #0
 800643c:	d10b      	bne.n	8006456 <Paint_DrawLine+0xe2>
            //Debug("LINE_DOTTED\r\n");
            Paint_DrawPoint(Xpoint, Ypoint, IMAGE_BACKGROUND, Line_width, DOT_STYLE_DFT);
 800643e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8006442:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8006444:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8006446:	2201      	movs	r2, #1
 8006448:	9200      	str	r2, [sp, #0]
 800644a:	22ff      	movs	r2, #255	@ 0xff
 800644c:	f7ff fee6 	bl	800621c <Paint_DrawPoint>
            Dotted_Len = 0;
 8006450:	2300      	movs	r3, #0
 8006452:	77fb      	strb	r3, [r7, #31]
 8006454:	e008      	b.n	8006468 <Paint_DrawLine+0xf4>
        } else {
            Paint_DrawPoint(Xpoint, Ypoint, Color, Line_width, DOT_STYLE_DFT);
 8006456:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800645a:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 800645c:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800645e:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8006460:	2401      	movs	r4, #1
 8006462:	9400      	str	r4, [sp, #0]
 8006464:	f7ff feda 	bl	800621c <Paint_DrawPoint>
        }
        if (2 * Esp >= dy) {
 8006468:	6a3b      	ldr	r3, [r7, #32]
 800646a:	005b      	lsls	r3, r3, #1
 800646c:	697a      	ldr	r2, [r7, #20]
 800646e:	429a      	cmp	r2, r3
 8006470:	dc0c      	bgt.n	800648c <Paint_DrawLine+0x118>
            if (Xpoint == Xend)
 8006472:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006474:	887b      	ldrh	r3, [r7, #2]
 8006476:	429a      	cmp	r2, r3
 8006478:	d01b      	beq.n	80064b2 <Paint_DrawLine+0x13e>
                break;
            Esp += dy;
 800647a:	6a3a      	ldr	r2, [r7, #32]
 800647c:	697b      	ldr	r3, [r7, #20]
 800647e:	4413      	add	r3, r2
 8006480:	623b      	str	r3, [r7, #32]
            Xpoint += XAddway;
 8006482:	693b      	ldr	r3, [r7, #16]
 8006484:	b29a      	uxth	r2, r3
 8006486:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006488:	4413      	add	r3, r2
 800648a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }
        if (2 * Esp <= dx) {
 800648c:	6a3b      	ldr	r3, [r7, #32]
 800648e:	005b      	lsls	r3, r3, #1
 8006490:	69ba      	ldr	r2, [r7, #24]
 8006492:	429a      	cmp	r2, r3
 8006494:	dbc0      	blt.n	8006418 <Paint_DrawLine+0xa4>
            if (Ypoint == Yend)
 8006496:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8006498:	883b      	ldrh	r3, [r7, #0]
 800649a:	429a      	cmp	r2, r3
 800649c:	d00b      	beq.n	80064b6 <Paint_DrawLine+0x142>
                break;
            Esp += dx;
 800649e:	6a3a      	ldr	r2, [r7, #32]
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	4413      	add	r3, r2
 80064a4:	623b      	str	r3, [r7, #32]
            Ypoint += YAddway;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	b29a      	uxth	r2, r3
 80064aa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80064ac:	4413      	add	r3, r2
 80064ae:	84bb      	strh	r3, [r7, #36]	@ 0x24
        Dotted_Len++;
 80064b0:	e7b2      	b.n	8006418 <Paint_DrawLine+0xa4>
                break;
 80064b2:	bf00      	nop
 80064b4:	e000      	b.n	80064b8 <Paint_DrawLine+0x144>
                break;
 80064b6:	bf00      	nop
        }
    }
}
 80064b8:	372c      	adds	r7, #44	@ 0x2c
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd90      	pop	{r4, r7, pc}
 80064be:	bf00      	nop
 80064c0:	20000f0c 	.word	0x20000f0c
 80064c4:	08017f90 	.word	0x08017f90
 80064c8:	aaaaaaab 	.word	0xaaaaaaab

080064cc <Paint_DrawRectangle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the rectangle
******************************************************************************/
void Paint_DrawRectangle(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                         UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 80064cc:	b590      	push	{r4, r7, lr}
 80064ce:	b089      	sub	sp, #36	@ 0x24
 80064d0:	af04      	add	r7, sp, #16
 80064d2:	4604      	mov	r4, r0
 80064d4:	4608      	mov	r0, r1
 80064d6:	4611      	mov	r1, r2
 80064d8:	461a      	mov	r2, r3
 80064da:	4623      	mov	r3, r4
 80064dc:	80fb      	strh	r3, [r7, #6]
 80064de:	4603      	mov	r3, r0
 80064e0:	80bb      	strh	r3, [r7, #4]
 80064e2:	460b      	mov	r3, r1
 80064e4:	807b      	strh	r3, [r7, #2]
 80064e6:	4613      	mov	r3, r2
 80064e8:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80064ea:	4b38      	ldr	r3, [pc, #224]	@ (80065cc <Paint_DrawRectangle+0x100>)
 80064ec:	889b      	ldrh	r3, [r3, #4]
 80064ee:	88fa      	ldrh	r2, [r7, #6]
 80064f0:	429a      	cmp	r2, r3
 80064f2:	d80e      	bhi.n	8006512 <Paint_DrawRectangle+0x46>
 80064f4:	4b35      	ldr	r3, [pc, #212]	@ (80065cc <Paint_DrawRectangle+0x100>)
 80064f6:	88db      	ldrh	r3, [r3, #6]
 80064f8:	88ba      	ldrh	r2, [r7, #4]
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d809      	bhi.n	8006512 <Paint_DrawRectangle+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 80064fe:	4b33      	ldr	r3, [pc, #204]	@ (80065cc <Paint_DrawRectangle+0x100>)
 8006500:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 8006502:	887a      	ldrh	r2, [r7, #2]
 8006504:	429a      	cmp	r2, r3
 8006506:	d804      	bhi.n	8006512 <Paint_DrawRectangle+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 8006508:	4b30      	ldr	r3, [pc, #192]	@ (80065cc <Paint_DrawRectangle+0x100>)
 800650a:	88db      	ldrh	r3, [r3, #6]
 800650c:	883a      	ldrh	r2, [r7, #0]
 800650e:	429a      	cmp	r2, r3
 8006510:	d903      	bls.n	800651a <Paint_DrawRectangle+0x4e>
        Debug("Input exceeds the normal display range\r\n");
 8006512:	482f      	ldr	r0, [pc, #188]	@ (80065d0 <Paint_DrawRectangle+0x104>)
 8006514:	f00e f80a 	bl	801452c <puts>
        return;
 8006518:	e054      	b.n	80065c4 <Paint_DrawRectangle+0xf8>
    }

    if (Draw_Fill) {
 800651a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800651e:	2b00      	cmp	r3, #0
 8006520:	d018      	beq.n	8006554 <Paint_DrawRectangle+0x88>
        UWORD Ypoint;
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 8006522:	88bb      	ldrh	r3, [r7, #4]
 8006524:	81fb      	strh	r3, [r7, #14]
 8006526:	e010      	b.n	800654a <Paint_DrawRectangle+0x7e>
            Paint_DrawLine(Xstart, Ypoint, Xend, Ypoint, Color , Line_width, LINE_STYLE_SOLID);
 8006528:	89fc      	ldrh	r4, [r7, #14]
 800652a:	887a      	ldrh	r2, [r7, #2]
 800652c:	89f9      	ldrh	r1, [r7, #14]
 800652e:	88f8      	ldrh	r0, [r7, #6]
 8006530:	2300      	movs	r3, #0
 8006532:	9302      	str	r3, [sp, #8]
 8006534:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006538:	9301      	str	r3, [sp, #4]
 800653a:	8c3b      	ldrh	r3, [r7, #32]
 800653c:	9300      	str	r3, [sp, #0]
 800653e:	4623      	mov	r3, r4
 8006540:	f7ff ff18 	bl	8006374 <Paint_DrawLine>
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 8006544:	89fb      	ldrh	r3, [r7, #14]
 8006546:	3301      	adds	r3, #1
 8006548:	81fb      	strh	r3, [r7, #14]
 800654a:	89fa      	ldrh	r2, [r7, #14]
 800654c:	883b      	ldrh	r3, [r7, #0]
 800654e:	429a      	cmp	r2, r3
 8006550:	d3ea      	bcc.n	8006528 <Paint_DrawRectangle+0x5c>
 8006552:	e037      	b.n	80065c4 <Paint_DrawRectangle+0xf8>
        }
    } else {
        Paint_DrawLine(Xstart, Ystart, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 8006554:	88bc      	ldrh	r4, [r7, #4]
 8006556:	887a      	ldrh	r2, [r7, #2]
 8006558:	88b9      	ldrh	r1, [r7, #4]
 800655a:	88f8      	ldrh	r0, [r7, #6]
 800655c:	2300      	movs	r3, #0
 800655e:	9302      	str	r3, [sp, #8]
 8006560:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006564:	9301      	str	r3, [sp, #4]
 8006566:	8c3b      	ldrh	r3, [r7, #32]
 8006568:	9300      	str	r3, [sp, #0]
 800656a:	4623      	mov	r3, r4
 800656c:	f7ff ff02 	bl	8006374 <Paint_DrawLine>
        Paint_DrawLine(Xstart, Ystart, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 8006570:	883c      	ldrh	r4, [r7, #0]
 8006572:	88fa      	ldrh	r2, [r7, #6]
 8006574:	88b9      	ldrh	r1, [r7, #4]
 8006576:	88f8      	ldrh	r0, [r7, #6]
 8006578:	2300      	movs	r3, #0
 800657a:	9302      	str	r3, [sp, #8]
 800657c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006580:	9301      	str	r3, [sp, #4]
 8006582:	8c3b      	ldrh	r3, [r7, #32]
 8006584:	9300      	str	r3, [sp, #0]
 8006586:	4623      	mov	r3, r4
 8006588:	f7ff fef4 	bl	8006374 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 800658c:	88bc      	ldrh	r4, [r7, #4]
 800658e:	887a      	ldrh	r2, [r7, #2]
 8006590:	8839      	ldrh	r1, [r7, #0]
 8006592:	8878      	ldrh	r0, [r7, #2]
 8006594:	2300      	movs	r3, #0
 8006596:	9302      	str	r3, [sp, #8]
 8006598:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800659c:	9301      	str	r3, [sp, #4]
 800659e:	8c3b      	ldrh	r3, [r7, #32]
 80065a0:	9300      	str	r3, [sp, #0]
 80065a2:	4623      	mov	r3, r4
 80065a4:	f7ff fee6 	bl	8006374 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 80065a8:	883c      	ldrh	r4, [r7, #0]
 80065aa:	88fa      	ldrh	r2, [r7, #6]
 80065ac:	8839      	ldrh	r1, [r7, #0]
 80065ae:	8878      	ldrh	r0, [r7, #2]
 80065b0:	2300      	movs	r3, #0
 80065b2:	9302      	str	r3, [sp, #8]
 80065b4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80065b8:	9301      	str	r3, [sp, #4]
 80065ba:	8c3b      	ldrh	r3, [r7, #32]
 80065bc:	9300      	str	r3, [sp, #0]
 80065be:	4623      	mov	r3, r4
 80065c0:	f7ff fed8 	bl	8006374 <Paint_DrawLine>
    }
}
 80065c4:	3714      	adds	r7, #20
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd90      	pop	{r4, r7, pc}
 80065ca:	bf00      	nop
 80065cc:	20000f0c 	.word	0x20000f0c
 80065d0:	08017fd0 	.word	0x08017fd0

080065d4 <Paint_DrawCircle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the Circle
******************************************************************************/
void Paint_DrawCircle(UWORD X_Center, UWORD Y_Center, UWORD Radius,
                      UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 80065d4:	b590      	push	{r4, r7, lr}
 80065d6:	b087      	sub	sp, #28
 80065d8:	af02      	add	r7, sp, #8
 80065da:	4604      	mov	r4, r0
 80065dc:	4608      	mov	r0, r1
 80065de:	4611      	mov	r1, r2
 80065e0:	461a      	mov	r2, r3
 80065e2:	4623      	mov	r3, r4
 80065e4:	80fb      	strh	r3, [r7, #6]
 80065e6:	4603      	mov	r3, r0
 80065e8:	80bb      	strh	r3, [r7, #4]
 80065ea:	460b      	mov	r3, r1
 80065ec:	807b      	strh	r3, [r7, #2]
 80065ee:	4613      	mov	r3, r2
 80065f0:	803b      	strh	r3, [r7, #0]
    if (X_Center > Paint.Width || Y_Center >= Paint.Height) {
 80065f2:	4b67      	ldr	r3, [pc, #412]	@ (8006790 <Paint_DrawCircle+0x1bc>)
 80065f4:	889b      	ldrh	r3, [r3, #4]
 80065f6:	88fa      	ldrh	r2, [r7, #6]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d804      	bhi.n	8006606 <Paint_DrawCircle+0x32>
 80065fc:	4b64      	ldr	r3, [pc, #400]	@ (8006790 <Paint_DrawCircle+0x1bc>)
 80065fe:	88db      	ldrh	r3, [r3, #6]
 8006600:	88ba      	ldrh	r2, [r7, #4]
 8006602:	429a      	cmp	r2, r3
 8006604:	d303      	bcc.n	800660e <Paint_DrawCircle+0x3a>
        Debug("Paint_DrawCircle Input exceeds the normal display range\r\n");
 8006606:	4863      	ldr	r0, [pc, #396]	@ (8006794 <Paint_DrawCircle+0x1c0>)
 8006608:	f00d ff90 	bl	801452c <puts>
        return;
 800660c:	e16b      	b.n	80068e6 <Paint_DrawCircle+0x312>
    }

    //Draw a circle from(0, R) as a starting point
    int16_t XCurrent, YCurrent;
    XCurrent = 0;
 800660e:	2300      	movs	r3, #0
 8006610:	81fb      	strh	r3, [r7, #14]
    YCurrent = Radius;
 8006612:	887b      	ldrh	r3, [r7, #2]
 8006614:	81bb      	strh	r3, [r7, #12]

    //Cumulative error,judge the next point of the logo
    int16_t Esp = 3 - (Radius << 1 );
 8006616:	887b      	ldrh	r3, [r7, #2]
 8006618:	005b      	lsls	r3, r3, #1
 800661a:	b29b      	uxth	r3, r3
 800661c:	f1c3 0303 	rsb	r3, r3, #3
 8006620:	b29b      	uxth	r3, r3
 8006622:	817b      	strh	r3, [r7, #10]

    int16_t sCountY;
    if (Draw_Fill == DRAW_FILL_FULL) {
 8006624:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006628:	2b01      	cmp	r3, #1
 800662a:	f040 8155 	bne.w	80068d8 <Paint_DrawCircle+0x304>
        while (XCurrent <= YCurrent ) { //Realistic circles
 800662e:	e0a6      	b.n	800677e <Paint_DrawCircle+0x1aa>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 8006630:	89fb      	ldrh	r3, [r7, #14]
 8006632:	813b      	strh	r3, [r7, #8]
 8006634:	e075      	b.n	8006722 <Paint_DrawCircle+0x14e>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//1
 8006636:	89fa      	ldrh	r2, [r7, #14]
 8006638:	88fb      	ldrh	r3, [r7, #6]
 800663a:	4413      	add	r3, r2
 800663c:	b298      	uxth	r0, r3
 800663e:	893a      	ldrh	r2, [r7, #8]
 8006640:	88bb      	ldrh	r3, [r7, #4]
 8006642:	4413      	add	r3, r2
 8006644:	b299      	uxth	r1, r3
 8006646:	883a      	ldrh	r2, [r7, #0]
 8006648:	2301      	movs	r3, #1
 800664a:	9300      	str	r3, [sp, #0]
 800664c:	2301      	movs	r3, #1
 800664e:	f7ff fde5 	bl	800621c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//2
 8006652:	89fb      	ldrh	r3, [r7, #14]
 8006654:	88fa      	ldrh	r2, [r7, #6]
 8006656:	1ad3      	subs	r3, r2, r3
 8006658:	b298      	uxth	r0, r3
 800665a:	893a      	ldrh	r2, [r7, #8]
 800665c:	88bb      	ldrh	r3, [r7, #4]
 800665e:	4413      	add	r3, r2
 8006660:	b299      	uxth	r1, r3
 8006662:	883a      	ldrh	r2, [r7, #0]
 8006664:	2301      	movs	r3, #1
 8006666:	9300      	str	r3, [sp, #0]
 8006668:	2301      	movs	r3, #1
 800666a:	f7ff fdd7 	bl	800621c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//3
 800666e:	893b      	ldrh	r3, [r7, #8]
 8006670:	88fa      	ldrh	r2, [r7, #6]
 8006672:	1ad3      	subs	r3, r2, r3
 8006674:	b298      	uxth	r0, r3
 8006676:	89fa      	ldrh	r2, [r7, #14]
 8006678:	88bb      	ldrh	r3, [r7, #4]
 800667a:	4413      	add	r3, r2
 800667c:	b299      	uxth	r1, r3
 800667e:	883a      	ldrh	r2, [r7, #0]
 8006680:	2301      	movs	r3, #1
 8006682:	9300      	str	r3, [sp, #0]
 8006684:	2301      	movs	r3, #1
 8006686:	f7ff fdc9 	bl	800621c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//4
 800668a:	893b      	ldrh	r3, [r7, #8]
 800668c:	88fa      	ldrh	r2, [r7, #6]
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	b298      	uxth	r0, r3
 8006692:	89fb      	ldrh	r3, [r7, #14]
 8006694:	88ba      	ldrh	r2, [r7, #4]
 8006696:	1ad3      	subs	r3, r2, r3
 8006698:	b299      	uxth	r1, r3
 800669a:	883a      	ldrh	r2, [r7, #0]
 800669c:	2301      	movs	r3, #1
 800669e:	9300      	str	r3, [sp, #0]
 80066a0:	2301      	movs	r3, #1
 80066a2:	f7ff fdbb 	bl	800621c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//5
 80066a6:	89fb      	ldrh	r3, [r7, #14]
 80066a8:	88fa      	ldrh	r2, [r7, #6]
 80066aa:	1ad3      	subs	r3, r2, r3
 80066ac:	b298      	uxth	r0, r3
 80066ae:	893b      	ldrh	r3, [r7, #8]
 80066b0:	88ba      	ldrh	r2, [r7, #4]
 80066b2:	1ad3      	subs	r3, r2, r3
 80066b4:	b299      	uxth	r1, r3
 80066b6:	883a      	ldrh	r2, [r7, #0]
 80066b8:	2301      	movs	r3, #1
 80066ba:	9300      	str	r3, [sp, #0]
 80066bc:	2301      	movs	r3, #1
 80066be:	f7ff fdad 	bl	800621c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//6
 80066c2:	89fa      	ldrh	r2, [r7, #14]
 80066c4:	88fb      	ldrh	r3, [r7, #6]
 80066c6:	4413      	add	r3, r2
 80066c8:	b298      	uxth	r0, r3
 80066ca:	893b      	ldrh	r3, [r7, #8]
 80066cc:	88ba      	ldrh	r2, [r7, #4]
 80066ce:	1ad3      	subs	r3, r2, r3
 80066d0:	b299      	uxth	r1, r3
 80066d2:	883a      	ldrh	r2, [r7, #0]
 80066d4:	2301      	movs	r3, #1
 80066d6:	9300      	str	r3, [sp, #0]
 80066d8:	2301      	movs	r3, #1
 80066da:	f7ff fd9f 	bl	800621c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//7
 80066de:	893a      	ldrh	r2, [r7, #8]
 80066e0:	88fb      	ldrh	r3, [r7, #6]
 80066e2:	4413      	add	r3, r2
 80066e4:	b298      	uxth	r0, r3
 80066e6:	89fb      	ldrh	r3, [r7, #14]
 80066e8:	88ba      	ldrh	r2, [r7, #4]
 80066ea:	1ad3      	subs	r3, r2, r3
 80066ec:	b299      	uxth	r1, r3
 80066ee:	883a      	ldrh	r2, [r7, #0]
 80066f0:	2301      	movs	r3, #1
 80066f2:	9300      	str	r3, [sp, #0]
 80066f4:	2301      	movs	r3, #1
 80066f6:	f7ff fd91 	bl	800621c <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);
 80066fa:	893a      	ldrh	r2, [r7, #8]
 80066fc:	88fb      	ldrh	r3, [r7, #6]
 80066fe:	4413      	add	r3, r2
 8006700:	b298      	uxth	r0, r3
 8006702:	89fa      	ldrh	r2, [r7, #14]
 8006704:	88bb      	ldrh	r3, [r7, #4]
 8006706:	4413      	add	r3, r2
 8006708:	b299      	uxth	r1, r3
 800670a:	883a      	ldrh	r2, [r7, #0]
 800670c:	2301      	movs	r3, #1
 800670e:	9300      	str	r3, [sp, #0]
 8006710:	2301      	movs	r3, #1
 8006712:	f7ff fd83 	bl	800621c <Paint_DrawPoint>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 8006716:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800671a:	b29b      	uxth	r3, r3
 800671c:	3301      	adds	r3, #1
 800671e:	b29b      	uxth	r3, r3
 8006720:	813b      	strh	r3, [r7, #8]
 8006722:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8006726:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800672a:	429a      	cmp	r2, r3
 800672c:	dd83      	ble.n	8006636 <Paint_DrawCircle+0x62>
            }
            if (Esp < 0 )
 800672e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006732:	2b00      	cmp	r3, #0
 8006734:	da09      	bge.n	800674a <Paint_DrawCircle+0x176>
                Esp += 4 * XCurrent + 6;
 8006736:	89fb      	ldrh	r3, [r7, #14]
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	b29a      	uxth	r2, r3
 800673c:	897b      	ldrh	r3, [r7, #10]
 800673e:	4413      	add	r3, r2
 8006740:	b29b      	uxth	r3, r3
 8006742:	3306      	adds	r3, #6
 8006744:	b29b      	uxth	r3, r3
 8006746:	817b      	strh	r3, [r7, #10]
 8006748:	e013      	b.n	8006772 <Paint_DrawCircle+0x19e>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 800674a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800674e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006752:	1ad3      	subs	r3, r2, r3
 8006754:	b29b      	uxth	r3, r3
 8006756:	009b      	lsls	r3, r3, #2
 8006758:	b29a      	uxth	r2, r3
 800675a:	897b      	ldrh	r3, [r7, #10]
 800675c:	4413      	add	r3, r2
 800675e:	b29b      	uxth	r3, r3
 8006760:	330a      	adds	r3, #10
 8006762:	b29b      	uxth	r3, r3
 8006764:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 8006766:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800676a:	b29b      	uxth	r3, r3
 800676c:	3b01      	subs	r3, #1
 800676e:	b29b      	uxth	r3, r3
 8006770:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 8006772:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006776:	b29b      	uxth	r3, r3
 8006778:	3301      	adds	r3, #1
 800677a:	b29b      	uxth	r3, r3
 800677c:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) { //Realistic circles
 800677e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006782:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006786:	429a      	cmp	r2, r3
 8006788:	f77f af52 	ble.w	8006630 <Paint_DrawCircle+0x5c>
 800678c:	e0ab      	b.n	80068e6 <Paint_DrawCircle+0x312>
 800678e:	bf00      	nop
 8006790:	20000f0c 	.word	0x20000f0c
 8006794:	08018000 	.word	0x08018000
        }
    } else { //Draw a hollow circle
        while (XCurrent <= YCurrent ) {
            Paint_DrawPoint(X_Center + XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//1
 8006798:	89fa      	ldrh	r2, [r7, #14]
 800679a:	88fb      	ldrh	r3, [r7, #6]
 800679c:	4413      	add	r3, r2
 800679e:	b298      	uxth	r0, r3
 80067a0:	89ba      	ldrh	r2, [r7, #12]
 80067a2:	88bb      	ldrh	r3, [r7, #4]
 80067a4:	4413      	add	r3, r2
 80067a6:	b299      	uxth	r1, r3
 80067a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80067ac:	883a      	ldrh	r2, [r7, #0]
 80067ae:	2401      	movs	r4, #1
 80067b0:	9400      	str	r4, [sp, #0]
 80067b2:	f7ff fd33 	bl	800621c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//2
 80067b6:	89fb      	ldrh	r3, [r7, #14]
 80067b8:	88fa      	ldrh	r2, [r7, #6]
 80067ba:	1ad3      	subs	r3, r2, r3
 80067bc:	b298      	uxth	r0, r3
 80067be:	89ba      	ldrh	r2, [r7, #12]
 80067c0:	88bb      	ldrh	r3, [r7, #4]
 80067c2:	4413      	add	r3, r2
 80067c4:	b299      	uxth	r1, r3
 80067c6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80067ca:	883a      	ldrh	r2, [r7, #0]
 80067cc:	2401      	movs	r4, #1
 80067ce:	9400      	str	r4, [sp, #0]
 80067d0:	f7ff fd24 	bl	800621c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//3
 80067d4:	89bb      	ldrh	r3, [r7, #12]
 80067d6:	88fa      	ldrh	r2, [r7, #6]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	b298      	uxth	r0, r3
 80067dc:	89fa      	ldrh	r2, [r7, #14]
 80067de:	88bb      	ldrh	r3, [r7, #4]
 80067e0:	4413      	add	r3, r2
 80067e2:	b299      	uxth	r1, r3
 80067e4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80067e8:	883a      	ldrh	r2, [r7, #0]
 80067ea:	2401      	movs	r4, #1
 80067ec:	9400      	str	r4, [sp, #0]
 80067ee:	f7ff fd15 	bl	800621c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//4
 80067f2:	89bb      	ldrh	r3, [r7, #12]
 80067f4:	88fa      	ldrh	r2, [r7, #6]
 80067f6:	1ad3      	subs	r3, r2, r3
 80067f8:	b298      	uxth	r0, r3
 80067fa:	89fb      	ldrh	r3, [r7, #14]
 80067fc:	88ba      	ldrh	r2, [r7, #4]
 80067fe:	1ad3      	subs	r3, r2, r3
 8006800:	b299      	uxth	r1, r3
 8006802:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006806:	883a      	ldrh	r2, [r7, #0]
 8006808:	2401      	movs	r4, #1
 800680a:	9400      	str	r4, [sp, #0]
 800680c:	f7ff fd06 	bl	800621c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//5
 8006810:	89fb      	ldrh	r3, [r7, #14]
 8006812:	88fa      	ldrh	r2, [r7, #6]
 8006814:	1ad3      	subs	r3, r2, r3
 8006816:	b298      	uxth	r0, r3
 8006818:	89bb      	ldrh	r3, [r7, #12]
 800681a:	88ba      	ldrh	r2, [r7, #4]
 800681c:	1ad3      	subs	r3, r2, r3
 800681e:	b299      	uxth	r1, r3
 8006820:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006824:	883a      	ldrh	r2, [r7, #0]
 8006826:	2401      	movs	r4, #1
 8006828:	9400      	str	r4, [sp, #0]
 800682a:	f7ff fcf7 	bl	800621c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//6
 800682e:	89fa      	ldrh	r2, [r7, #14]
 8006830:	88fb      	ldrh	r3, [r7, #6]
 8006832:	4413      	add	r3, r2
 8006834:	b298      	uxth	r0, r3
 8006836:	89bb      	ldrh	r3, [r7, #12]
 8006838:	88ba      	ldrh	r2, [r7, #4]
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	b299      	uxth	r1, r3
 800683e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006842:	883a      	ldrh	r2, [r7, #0]
 8006844:	2401      	movs	r4, #1
 8006846:	9400      	str	r4, [sp, #0]
 8006848:	f7ff fce8 	bl	800621c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//7
 800684c:	89ba      	ldrh	r2, [r7, #12]
 800684e:	88fb      	ldrh	r3, [r7, #6]
 8006850:	4413      	add	r3, r2
 8006852:	b298      	uxth	r0, r3
 8006854:	89fb      	ldrh	r3, [r7, #14]
 8006856:	88ba      	ldrh	r2, [r7, #4]
 8006858:	1ad3      	subs	r3, r2, r3
 800685a:	b299      	uxth	r1, r3
 800685c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006860:	883a      	ldrh	r2, [r7, #0]
 8006862:	2401      	movs	r4, #1
 8006864:	9400      	str	r4, [sp, #0]
 8006866:	f7ff fcd9 	bl	800621c <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//0
 800686a:	89ba      	ldrh	r2, [r7, #12]
 800686c:	88fb      	ldrh	r3, [r7, #6]
 800686e:	4413      	add	r3, r2
 8006870:	b298      	uxth	r0, r3
 8006872:	89fa      	ldrh	r2, [r7, #14]
 8006874:	88bb      	ldrh	r3, [r7, #4]
 8006876:	4413      	add	r3, r2
 8006878:	b299      	uxth	r1, r3
 800687a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800687e:	883a      	ldrh	r2, [r7, #0]
 8006880:	2401      	movs	r4, #1
 8006882:	9400      	str	r4, [sp, #0]
 8006884:	f7ff fcca 	bl	800621c <Paint_DrawPoint>

            if (Esp < 0 )
 8006888:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800688c:	2b00      	cmp	r3, #0
 800688e:	da09      	bge.n	80068a4 <Paint_DrawCircle+0x2d0>
                Esp += 4 * XCurrent + 6;
 8006890:	89fb      	ldrh	r3, [r7, #14]
 8006892:	009b      	lsls	r3, r3, #2
 8006894:	b29a      	uxth	r2, r3
 8006896:	897b      	ldrh	r3, [r7, #10]
 8006898:	4413      	add	r3, r2
 800689a:	b29b      	uxth	r3, r3
 800689c:	3306      	adds	r3, #6
 800689e:	b29b      	uxth	r3, r3
 80068a0:	817b      	strh	r3, [r7, #10]
 80068a2:	e013      	b.n	80068cc <Paint_DrawCircle+0x2f8>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 80068a4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80068a8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80068ac:	1ad3      	subs	r3, r2, r3
 80068ae:	b29b      	uxth	r3, r3
 80068b0:	009b      	lsls	r3, r3, #2
 80068b2:	b29a      	uxth	r2, r3
 80068b4:	897b      	ldrh	r3, [r7, #10]
 80068b6:	4413      	add	r3, r2
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	330a      	adds	r3, #10
 80068bc:	b29b      	uxth	r3, r3
 80068be:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 80068c0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80068c4:	b29b      	uxth	r3, r3
 80068c6:	3b01      	subs	r3, #1
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 80068cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80068d0:	b29b      	uxth	r3, r3
 80068d2:	3301      	adds	r3, #1
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) {
 80068d8:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80068dc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80068e0:	429a      	cmp	r2, r3
 80068e2:	f77f af59 	ble.w	8006798 <Paint_DrawCircle+0x1c4>
        }
    }
}
 80068e6:	3714      	adds	r7, #20
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd90      	pop	{r4, r7, pc}

080068ec <Paint_DrawChar>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sEpdFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b088      	sub	sp, #32
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	607b      	str	r3, [r7, #4]
 80068f4:	4603      	mov	r3, r0
 80068f6:	81fb      	strh	r3, [r7, #14]
 80068f8:	460b      	mov	r3, r1
 80068fa:	81bb      	strh	r3, [r7, #12]
 80068fc:	4613      	mov	r3, r2
 80068fe:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8006900:	4b4c      	ldr	r3, [pc, #304]	@ (8006a34 <Paint_DrawChar+0x148>)
 8006902:	889b      	ldrh	r3, [r3, #4]
 8006904:	89fa      	ldrh	r2, [r7, #14]
 8006906:	429a      	cmp	r2, r3
 8006908:	d804      	bhi.n	8006914 <Paint_DrawChar+0x28>
 800690a:	4b4a      	ldr	r3, [pc, #296]	@ (8006a34 <Paint_DrawChar+0x148>)
 800690c:	88db      	ldrh	r3, [r3, #6]
 800690e:	89ba      	ldrh	r2, [r7, #12]
 8006910:	429a      	cmp	r2, r3
 8006912:	d903      	bls.n	800691c <Paint_DrawChar+0x30>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 8006914:	4848      	ldr	r0, [pc, #288]	@ (8006a38 <Paint_DrawChar+0x14c>)
 8006916:	f00d fe09 	bl	801452c <puts>
        return;
 800691a:	e087      	b.n	8006a2c <Paint_DrawChar+0x140>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 800691c:	7afb      	ldrb	r3, [r7, #11]
 800691e:	3b20      	subs	r3, #32
 8006920:	687a      	ldr	r2, [r7, #4]
 8006922:	88d2      	ldrh	r2, [r2, #6]
 8006924:	fb02 f303 	mul.w	r3, r2, r3
 8006928:	687a      	ldr	r2, [r7, #4]
 800692a:	8892      	ldrh	r2, [r2, #4]
 800692c:	08d2      	lsrs	r2, r2, #3
 800692e:	b292      	uxth	r2, r2
 8006930:	4611      	mov	r1, r2
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	8892      	ldrh	r2, [r2, #4]
 8006936:	f002 0207 	and.w	r2, r2, #7
 800693a:	b292      	uxth	r2, r2
 800693c:	2a00      	cmp	r2, #0
 800693e:	bf14      	ite	ne
 8006940:	2201      	movne	r2, #1
 8006942:	2200      	moveq	r2, #0
 8006944:	b2d2      	uxtb	r2, r2
 8006946:	440a      	add	r2, r1
 8006948:	fb02 f303 	mul.w	r3, r2, r3
 800694c:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681a      	ldr	r2, [r3, #0]
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	4413      	add	r3, r2
 8006956:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 8006958:	2300      	movs	r3, #0
 800695a:	83fb      	strh	r3, [r7, #30]
 800695c:	e061      	b.n	8006a22 <Paint_DrawChar+0x136>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 800695e:	2300      	movs	r3, #0
 8006960:	83bb      	strh	r3, [r7, #28]
 8006962:	e04c      	b.n	80069fe <Paint_DrawChar+0x112>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8006964:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006966:	2bff      	cmp	r3, #255	@ 0xff
 8006968:	d118      	bne.n	800699c <Paint_DrawChar+0xb0>
                if (*ptr & (0x80 >> (Column % 8)))
 800696a:	69bb      	ldr	r3, [r7, #24]
 800696c:	781b      	ldrb	r3, [r3, #0]
 800696e:	4619      	mov	r1, r3
 8006970:	8bbb      	ldrh	r3, [r7, #28]
 8006972:	f003 0307 	and.w	r3, r3, #7
 8006976:	2280      	movs	r2, #128	@ 0x80
 8006978:	fa42 f303 	asr.w	r3, r2, r3
 800697c:	400b      	ands	r3, r1
 800697e:	2b00      	cmp	r3, #0
 8006980:	d031      	beq.n	80069e6 <Paint_DrawChar+0xfa>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 8006982:	89fa      	ldrh	r2, [r7, #14]
 8006984:	8bbb      	ldrh	r3, [r7, #28]
 8006986:	4413      	add	r3, r2
 8006988:	b298      	uxth	r0, r3
 800698a:	89ba      	ldrh	r2, [r7, #12]
 800698c:	8bfb      	ldrh	r3, [r7, #30]
 800698e:	4413      	add	r3, r2
 8006990:	b29b      	uxth	r3, r3
 8006992:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006994:	4619      	mov	r1, r3
 8006996:	f7ff fa27 	bl	8005de8 <Paint_SetPixel>
 800699a:	e024      	b.n	80069e6 <Paint_DrawChar+0xfa>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 800699c:	69bb      	ldr	r3, [r7, #24]
 800699e:	781b      	ldrb	r3, [r3, #0]
 80069a0:	4619      	mov	r1, r3
 80069a2:	8bbb      	ldrh	r3, [r7, #28]
 80069a4:	f003 0307 	and.w	r3, r3, #7
 80069a8:	2280      	movs	r2, #128	@ 0x80
 80069aa:	fa42 f303 	asr.w	r3, r2, r3
 80069ae:	400b      	ands	r3, r1
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d00c      	beq.n	80069ce <Paint_DrawChar+0xe2>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 80069b4:	89fa      	ldrh	r2, [r7, #14]
 80069b6:	8bbb      	ldrh	r3, [r7, #28]
 80069b8:	4413      	add	r3, r2
 80069ba:	b298      	uxth	r0, r3
 80069bc:	89ba      	ldrh	r2, [r7, #12]
 80069be:	8bfb      	ldrh	r3, [r7, #30]
 80069c0:	4413      	add	r3, r2
 80069c2:	b29b      	uxth	r3, r3
 80069c4:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80069c6:	4619      	mov	r1, r3
 80069c8:	f7ff fa0e 	bl	8005de8 <Paint_SetPixel>
 80069cc:	e00b      	b.n	80069e6 <Paint_DrawChar+0xfa>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 80069ce:	89fa      	ldrh	r2, [r7, #14]
 80069d0:	8bbb      	ldrh	r3, [r7, #28]
 80069d2:	4413      	add	r3, r2
 80069d4:	b298      	uxth	r0, r3
 80069d6:	89ba      	ldrh	r2, [r7, #12]
 80069d8:	8bfb      	ldrh	r3, [r7, #30]
 80069da:	4413      	add	r3, r2
 80069dc:	b29b      	uxth	r3, r3
 80069de:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80069e0:	4619      	mov	r1, r3
 80069e2:	f7ff fa01 	bl	8005de8 <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 80069e6:	8bbb      	ldrh	r3, [r7, #28]
 80069e8:	f003 0307 	and.w	r3, r3, #7
 80069ec:	b29b      	uxth	r3, r3
 80069ee:	2b07      	cmp	r3, #7
 80069f0:	d102      	bne.n	80069f8 <Paint_DrawChar+0x10c>
                ptr++;
 80069f2:	69bb      	ldr	r3, [r7, #24]
 80069f4:	3301      	adds	r3, #1
 80069f6:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 80069f8:	8bbb      	ldrh	r3, [r7, #28]
 80069fa:	3301      	adds	r3, #1
 80069fc:	83bb      	strh	r3, [r7, #28]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	889b      	ldrh	r3, [r3, #4]
 8006a02:	8bba      	ldrh	r2, [r7, #28]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d3ad      	bcc.n	8006964 <Paint_DrawChar+0x78>
        }// Write a line
        if (Font->Width % 8 != 0)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	889b      	ldrh	r3, [r3, #4]
 8006a0c:	f003 0307 	and.w	r3, r3, #7
 8006a10:	b29b      	uxth	r3, r3
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d002      	beq.n	8006a1c <Paint_DrawChar+0x130>
            ptr++;
 8006a16:	69bb      	ldr	r3, [r7, #24]
 8006a18:	3301      	adds	r3, #1
 8006a1a:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 8006a1c:	8bfb      	ldrh	r3, [r7, #30]
 8006a1e:	3301      	adds	r3, #1
 8006a20:	83fb      	strh	r3, [r7, #30]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	88db      	ldrh	r3, [r3, #6]
 8006a26:	8bfa      	ldrh	r2, [r7, #30]
 8006a28:	429a      	cmp	r2, r3
 8006a2a:	d398      	bcc.n	800695e <Paint_DrawChar+0x72>
    }// Write all
}
 8006a2c:	3720      	adds	r7, #32
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	bd80      	pop	{r7, pc}
 8006a32:	bf00      	nop
 8006a34:	20000f0c 	.word	0x20000f0c
 8006a38:	08018040 	.word	0x08018040

08006a3c <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sEpdFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 8006a3c:	b580      	push	{r7, lr}
 8006a3e:	b088      	sub	sp, #32
 8006a40:	af02      	add	r7, sp, #8
 8006a42:	60ba      	str	r2, [r7, #8]
 8006a44:	607b      	str	r3, [r7, #4]
 8006a46:	4603      	mov	r3, r0
 8006a48:	81fb      	strh	r3, [r7, #14]
 8006a4a:	460b      	mov	r3, r1
 8006a4c:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 8006a4e:	89fb      	ldrh	r3, [r7, #14]
 8006a50:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 8006a52:	89bb      	ldrh	r3, [r7, #12]
 8006a54:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 8006a56:	4b21      	ldr	r3, [pc, #132]	@ (8006adc <Paint_DrawString_EN+0xa0>)
 8006a58:	889b      	ldrh	r3, [r3, #4]
 8006a5a:	89fa      	ldrh	r2, [r7, #14]
 8006a5c:	429a      	cmp	r2, r3
 8006a5e:	d804      	bhi.n	8006a6a <Paint_DrawString_EN+0x2e>
 8006a60:	4b1e      	ldr	r3, [pc, #120]	@ (8006adc <Paint_DrawString_EN+0xa0>)
 8006a62:	88db      	ldrh	r3, [r3, #6]
 8006a64:	89ba      	ldrh	r2, [r7, #12]
 8006a66:	429a      	cmp	r2, r3
 8006a68:	d931      	bls.n	8006ace <Paint_DrawString_EN+0x92>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 8006a6a:	481d      	ldr	r0, [pc, #116]	@ (8006ae0 <Paint_DrawString_EN+0xa4>)
 8006a6c:	f00d fd5e 	bl	801452c <puts>
        return;
 8006a70:	e031      	b.n	8006ad6 <Paint_DrawString_EN+0x9a>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 8006a72:	8afb      	ldrh	r3, [r7, #22]
 8006a74:	687a      	ldr	r2, [r7, #4]
 8006a76:	8892      	ldrh	r2, [r2, #4]
 8006a78:	4413      	add	r3, r2
 8006a7a:	4a18      	ldr	r2, [pc, #96]	@ (8006adc <Paint_DrawString_EN+0xa0>)
 8006a7c:	8892      	ldrh	r2, [r2, #4]
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	dd06      	ble.n	8006a90 <Paint_DrawString_EN+0x54>
            Xpoint = Xstart;
 8006a82:	89fb      	ldrh	r3, [r7, #14]
 8006a84:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	88da      	ldrh	r2, [r3, #6]
 8006a8a:	8abb      	ldrh	r3, [r7, #20]
 8006a8c:	4413      	add	r3, r2
 8006a8e:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 8006a90:	8abb      	ldrh	r3, [r7, #20]
 8006a92:	687a      	ldr	r2, [r7, #4]
 8006a94:	88d2      	ldrh	r2, [r2, #6]
 8006a96:	4413      	add	r3, r2
 8006a98:	4a10      	ldr	r2, [pc, #64]	@ (8006adc <Paint_DrawString_EN+0xa0>)
 8006a9a:	88d2      	ldrh	r2, [r2, #6]
 8006a9c:	4293      	cmp	r3, r2
 8006a9e:	dd03      	ble.n	8006aa8 <Paint_DrawString_EN+0x6c>
            Xpoint = Xstart;
 8006aa0:	89fb      	ldrh	r3, [r7, #14]
 8006aa2:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 8006aa4:	89bb      	ldrh	r3, [r7, #12]
 8006aa6:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	781a      	ldrb	r2, [r3, #0]
 8006aac:	8ab9      	ldrh	r1, [r7, #20]
 8006aae:	8af8      	ldrh	r0, [r7, #22]
 8006ab0:	8c3b      	ldrh	r3, [r7, #32]
 8006ab2:	9301      	str	r3, [sp, #4]
 8006ab4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006ab6:	9300      	str	r3, [sp, #0]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f7ff ff17 	bl	80068ec <Paint_DrawChar>

        //The next character of the address
        pString ++;
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	889a      	ldrh	r2, [r3, #4]
 8006ac8:	8afb      	ldrh	r3, [r7, #22]
 8006aca:	4413      	add	r3, r2
 8006acc:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	781b      	ldrb	r3, [r3, #0]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d1cd      	bne.n	8006a72 <Paint_DrawString_EN+0x36>
    }
}
 8006ad6:	3718      	adds	r7, #24
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd80      	pop	{r7, pc}
 8006adc:	20000f0c 	.word	0x20000f0c
 8006ae0:	08018080 	.word	0x08018080

08006ae4 <Paint_DrawString_CN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_CN(UWORD Xstart, UWORD Ystart, const char * pString, cFONT* font,
                        UWORD Color_Foreground, UWORD Color_Background)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b08c      	sub	sp, #48	@ 0x30
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	60ba      	str	r2, [r7, #8]
 8006aec:	607b      	str	r3, [r7, #4]
 8006aee:	4603      	mov	r3, r0
 8006af0:	81fb      	strh	r3, [r7, #14]
 8006af2:	460b      	mov	r3, r1
 8006af4:	81bb      	strh	r3, [r7, #12]
    const char* p_text = pString;
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int x = Xstart, y = Ystart;
 8006afa:	89fb      	ldrh	r3, [r7, #14]
 8006afc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006afe:	89bb      	ldrh	r3, [r7, #12]
 8006b00:	613b      	str	r3, [r7, #16]
    int i, j,Num;

    /* Send the string character by character on EPD */
    while (*p_text != 0) {
 8006b02:	e166      	b.n	8006dd2 <Paint_DrawString_CN+0x2ee>
        if(*p_text <= 0x7F) {  //ASCII < 126
 8006b04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b06:	781b      	ldrb	r3, [r3, #0]
 8006b08:	b25b      	sxtb	r3, r3
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	f2c0 80aa 	blt.w	8006c64 <Paint_DrawString_CN+0x180>
            for(Num = 0; Num < font->size; Num++) {
 8006b10:	2300      	movs	r3, #0
 8006b12:	61fb      	str	r3, [r7, #28]
 8006b14:	e095      	b.n	8006c42 <Paint_DrawString_CN+0x15e>
                if(*p_text== font->table[Num].index[0]) {
 8006b16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b18:	781a      	ldrb	r2, [r3, #0]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6819      	ldr	r1, [r3, #0]
 8006b1e:	69fb      	ldr	r3, [r7, #28]
 8006b20:	20a6      	movs	r0, #166	@ 0xa6
 8006b22:	fb00 f303 	mul.w	r3, r0, r3
 8006b26:	440b      	add	r3, r1
 8006b28:	781b      	ldrb	r3, [r3, #0]
 8006b2a:	429a      	cmp	r2, r3
 8006b2c:	f040 8086 	bne.w	8006c3c <Paint_DrawString_CN+0x158>
                    const char* ptr = &font->table[Num].matrix[0];
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	69fb      	ldr	r3, [r7, #28]
 8006b36:	21a6      	movs	r1, #166	@ 0xa6
 8006b38:	fb01 f303 	mul.w	r3, r1, r3
 8006b3c:	4413      	add	r3, r2
 8006b3e:	3302      	adds	r3, #2
 8006b40:	61bb      	str	r3, [r7, #24]

                    for (j = 0; j < font->Height; j++) {
 8006b42:	2300      	movs	r3, #0
 8006b44:	623b      	str	r3, [r7, #32]
 8006b46:	e072      	b.n	8006c2e <Paint_DrawString_CN+0x14a>
                        for (i = 0; i < font->Width; i++) {
 8006b48:	2300      	movs	r3, #0
 8006b4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b4c:	e05c      	b.n	8006c08 <Paint_DrawString_CN+0x124>
                            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8006b4e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006b50:	2bff      	cmp	r3, #255	@ 0xff
 8006b52:	d11c      	bne.n	8006b8e <Paint_DrawString_CN+0xaa>
                                if (*ptr & (0x80 >> (i % 8))) {
 8006b54:	69bb      	ldr	r3, [r7, #24]
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	4619      	mov	r1, r3
 8006b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b5c:	f003 0307 	and.w	r3, r3, #7
 8006b60:	2280      	movs	r2, #128	@ 0x80
 8006b62:	fa42 f303 	asr.w	r3, r2, r3
 8006b66:	400b      	ands	r3, r1
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d03d      	beq.n	8006be8 <Paint_DrawString_CN+0x104>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b6e:	b29a      	uxth	r2, r3
 8006b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	4413      	add	r3, r2
 8006b76:	b298      	uxth	r0, r3
 8006b78:	693b      	ldr	r3, [r7, #16]
 8006b7a:	b29a      	uxth	r2, r3
 8006b7c:	6a3b      	ldr	r3, [r7, #32]
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	4413      	add	r3, r2
 8006b82:	b29b      	uxth	r3, r3
 8006b84:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006b86:	4619      	mov	r1, r3
 8006b88:	f7ff f92e 	bl	8005de8 <Paint_SetPixel>
 8006b8c:	e02c      	b.n	8006be8 <Paint_DrawString_CN+0x104>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            } else {
                                if (*ptr & (0x80 >> (i % 8))) {
 8006b8e:	69bb      	ldr	r3, [r7, #24]
 8006b90:	781b      	ldrb	r3, [r3, #0]
 8006b92:	4619      	mov	r1, r3
 8006b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b96:	f003 0307 	and.w	r3, r3, #7
 8006b9a:	2280      	movs	r2, #128	@ 0x80
 8006b9c:	fa42 f303 	asr.w	r3, r2, r3
 8006ba0:	400b      	ands	r3, r1
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	d010      	beq.n	8006bc8 <Paint_DrawString_CN+0xe4>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ba8:	b29a      	uxth	r2, r3
 8006baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bac:	b29b      	uxth	r3, r3
 8006bae:	4413      	add	r3, r2
 8006bb0:	b298      	uxth	r0, r3
 8006bb2:	693b      	ldr	r3, [r7, #16]
 8006bb4:	b29a      	uxth	r2, r3
 8006bb6:	6a3b      	ldr	r3, [r7, #32]
 8006bb8:	b29b      	uxth	r3, r3
 8006bba:	4413      	add	r3, r2
 8006bbc:	b29b      	uxth	r3, r3
 8006bbe:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006bc0:	4619      	mov	r1, r3
 8006bc2:	f7ff f911 	bl	8005de8 <Paint_SetPixel>
 8006bc6:	e00f      	b.n	8006be8 <Paint_DrawString_CN+0x104>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                } else {
                                    Paint_SetPixel(x + i, y + j, Color_Background);
 8006bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bca:	b29a      	uxth	r2, r3
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bce:	b29b      	uxth	r3, r3
 8006bd0:	4413      	add	r3, r2
 8006bd2:	b298      	uxth	r0, r3
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	b29a      	uxth	r2, r3
 8006bd8:	6a3b      	ldr	r3, [r7, #32]
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	4413      	add	r3, r2
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8006be2:	4619      	mov	r1, r3
 8006be4:	f7ff f900 	bl	8005de8 <Paint_SetPixel>
                                    // Paint_DrawPoint(x + i, y + j, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            }
                            if (i % 8 == 7) {
 8006be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006bea:	425a      	negs	r2, r3
 8006bec:	f003 0307 	and.w	r3, r3, #7
 8006bf0:	f002 0207 	and.w	r2, r2, #7
 8006bf4:	bf58      	it	pl
 8006bf6:	4253      	negpl	r3, r2
 8006bf8:	2b07      	cmp	r3, #7
 8006bfa:	d102      	bne.n	8006c02 <Paint_DrawString_CN+0x11e>
                                ptr++;
 8006bfc:	69bb      	ldr	r3, [r7, #24]
 8006bfe:	3301      	adds	r3, #1
 8006c00:	61bb      	str	r3, [r7, #24]
                        for (i = 0; i < font->Width; i++) {
 8006c02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c04:	3301      	adds	r3, #1
 8006c06:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	891b      	ldrh	r3, [r3, #8]
 8006c0c:	461a      	mov	r2, r3
 8006c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c10:	4293      	cmp	r3, r2
 8006c12:	db9c      	blt.n	8006b4e <Paint_DrawString_CN+0x6a>
                            }
                        }
                        if (font->Width % 8 != 0) {
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	891b      	ldrh	r3, [r3, #8]
 8006c18:	f003 0307 	and.w	r3, r3, #7
 8006c1c:	b29b      	uxth	r3, r3
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d002      	beq.n	8006c28 <Paint_DrawString_CN+0x144>
                            ptr++;
 8006c22:	69bb      	ldr	r3, [r7, #24]
 8006c24:	3301      	adds	r3, #1
 8006c26:	61bb      	str	r3, [r7, #24]
                    for (j = 0; j < font->Height; j++) {
 8006c28:	6a3b      	ldr	r3, [r7, #32]
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	623b      	str	r3, [r7, #32]
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	895b      	ldrh	r3, [r3, #10]
 8006c32:	461a      	mov	r2, r3
 8006c34:	6a3b      	ldr	r3, [r7, #32]
 8006c36:	4293      	cmp	r3, r2
 8006c38:	db86      	blt.n	8006b48 <Paint_DrawString_CN+0x64>
                        }
                    }
                    break;
 8006c3a:	e009      	b.n	8006c50 <Paint_DrawString_CN+0x16c>
            for(Num = 0; Num < font->size; Num++) {
 8006c3c:	69fb      	ldr	r3, [r7, #28]
 8006c3e:	3301      	adds	r3, #1
 8006c40:	61fb      	str	r3, [r7, #28]
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	889b      	ldrh	r3, [r3, #4]
 8006c46:	461a      	mov	r2, r3
 8006c48:	69fb      	ldr	r3, [r7, #28]
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	f6ff af63 	blt.w	8006b16 <Paint_DrawString_CN+0x32>
                }
            }
            /* Point on the next character */
            p_text += 1;
 8006c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c52:	3301      	adds	r3, #1
 8006c54:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Decrement the column position by 16 */
            x += font->ASCII_Width;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	88db      	ldrh	r3, [r3, #6]
 8006c5a:	461a      	mov	r2, r3
 8006c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c5e:	4413      	add	r3, r2
 8006c60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c62:	e0b6      	b.n	8006dd2 <Paint_DrawString_CN+0x2ee>
        } else {        //Chinese
            for(Num = 0; Num < font->size; Num++) {
 8006c64:	2300      	movs	r3, #0
 8006c66:	61fb      	str	r3, [r7, #28]
 8006c68:	e0a3      	b.n	8006db2 <Paint_DrawString_CN+0x2ce>
                if((*p_text== font->table[Num].index[0]) && (*(p_text+1) == font->table[Num].index[1])) {
 8006c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c6c:	781a      	ldrb	r2, [r3, #0]
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6819      	ldr	r1, [r3, #0]
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	20a6      	movs	r0, #166	@ 0xa6
 8006c76:	fb00 f303 	mul.w	r3, r0, r3
 8006c7a:	440b      	add	r3, r1
 8006c7c:	781b      	ldrb	r3, [r3, #0]
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	f040 8094 	bne.w	8006dac <Paint_DrawString_CN+0x2c8>
 8006c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c86:	3301      	adds	r3, #1
 8006c88:	781a      	ldrb	r2, [r3, #0]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6819      	ldr	r1, [r3, #0]
 8006c8e:	69fb      	ldr	r3, [r7, #28]
 8006c90:	20a6      	movs	r0, #166	@ 0xa6
 8006c92:	fb00 f303 	mul.w	r3, r0, r3
 8006c96:	440b      	add	r3, r1
 8006c98:	785b      	ldrb	r3, [r3, #1]
 8006c9a:	429a      	cmp	r2, r3
 8006c9c:	f040 8086 	bne.w	8006dac <Paint_DrawString_CN+0x2c8>
                    const char* ptr = &font->table[Num].matrix[0];
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681a      	ldr	r2, [r3, #0]
 8006ca4:	69fb      	ldr	r3, [r7, #28]
 8006ca6:	21a6      	movs	r1, #166	@ 0xa6
 8006ca8:	fb01 f303 	mul.w	r3, r1, r3
 8006cac:	4413      	add	r3, r2
 8006cae:	3302      	adds	r3, #2
 8006cb0:	617b      	str	r3, [r7, #20]

                    for (j = 0; j < font->Height; j++) {
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	623b      	str	r3, [r7, #32]
 8006cb6:	e072      	b.n	8006d9e <Paint_DrawString_CN+0x2ba>
                        for (i = 0; i < font->Width; i++) {
 8006cb8:	2300      	movs	r3, #0
 8006cba:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cbc:	e05c      	b.n	8006d78 <Paint_DrawString_CN+0x294>
                            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8006cbe:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006cc0:	2bff      	cmp	r3, #255	@ 0xff
 8006cc2:	d11c      	bne.n	8006cfe <Paint_DrawString_CN+0x21a>
                                if (*ptr & (0x80 >> (i % 8))) {
 8006cc4:	697b      	ldr	r3, [r7, #20]
 8006cc6:	781b      	ldrb	r3, [r3, #0]
 8006cc8:	4619      	mov	r1, r3
 8006cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ccc:	f003 0307 	and.w	r3, r3, #7
 8006cd0:	2280      	movs	r2, #128	@ 0x80
 8006cd2:	fa42 f303 	asr.w	r3, r2, r3
 8006cd6:	400b      	ands	r3, r1
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d03d      	beq.n	8006d58 <Paint_DrawString_CN+0x274>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cde:	b29a      	uxth	r2, r3
 8006ce0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ce2:	b29b      	uxth	r3, r3
 8006ce4:	4413      	add	r3, r2
 8006ce6:	b298      	uxth	r0, r3
 8006ce8:	693b      	ldr	r3, [r7, #16]
 8006cea:	b29a      	uxth	r2, r3
 8006cec:	6a3b      	ldr	r3, [r7, #32]
 8006cee:	b29b      	uxth	r3, r3
 8006cf0:	4413      	add	r3, r2
 8006cf2:	b29b      	uxth	r3, r3
 8006cf4:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006cf6:	4619      	mov	r1, r3
 8006cf8:	f7ff f876 	bl	8005de8 <Paint_SetPixel>
 8006cfc:	e02c      	b.n	8006d58 <Paint_DrawString_CN+0x274>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            } else {
                                if (*ptr & (0x80 >> (i % 8))) {
 8006cfe:	697b      	ldr	r3, [r7, #20]
 8006d00:	781b      	ldrb	r3, [r3, #0]
 8006d02:	4619      	mov	r1, r3
 8006d04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d06:	f003 0307 	and.w	r3, r3, #7
 8006d0a:	2280      	movs	r2, #128	@ 0x80
 8006d0c:	fa42 f303 	asr.w	r3, r2, r3
 8006d10:	400b      	ands	r3, r1
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d010      	beq.n	8006d38 <Paint_DrawString_CN+0x254>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d18:	b29a      	uxth	r2, r3
 8006d1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d1c:	b29b      	uxth	r3, r3
 8006d1e:	4413      	add	r3, r2
 8006d20:	b298      	uxth	r0, r3
 8006d22:	693b      	ldr	r3, [r7, #16]
 8006d24:	b29a      	uxth	r2, r3
 8006d26:	6a3b      	ldr	r3, [r7, #32]
 8006d28:	b29b      	uxth	r3, r3
 8006d2a:	4413      	add	r3, r2
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006d30:	4619      	mov	r1, r3
 8006d32:	f7ff f859 	bl	8005de8 <Paint_SetPixel>
 8006d36:	e00f      	b.n	8006d58 <Paint_DrawString_CN+0x274>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                } else {
                                    Paint_SetPixel(x + i, y + j, Color_Background);
 8006d38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d3a:	b29a      	uxth	r2, r3
 8006d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	4413      	add	r3, r2
 8006d42:	b298      	uxth	r0, r3
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	b29a      	uxth	r2, r3
 8006d48:	6a3b      	ldr	r3, [r7, #32]
 8006d4a:	b29b      	uxth	r3, r3
 8006d4c:	4413      	add	r3, r2
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8006d52:	4619      	mov	r1, r3
 8006d54:	f7ff f848 	bl	8005de8 <Paint_SetPixel>
                                    // Paint_DrawPoint(x + i, y + j, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            }
                            if (i % 8 == 7) {
 8006d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d5a:	425a      	negs	r2, r3
 8006d5c:	f003 0307 	and.w	r3, r3, #7
 8006d60:	f002 0207 	and.w	r2, r2, #7
 8006d64:	bf58      	it	pl
 8006d66:	4253      	negpl	r3, r2
 8006d68:	2b07      	cmp	r3, #7
 8006d6a:	d102      	bne.n	8006d72 <Paint_DrawString_CN+0x28e>
                                ptr++;
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	3301      	adds	r3, #1
 8006d70:	617b      	str	r3, [r7, #20]
                        for (i = 0; i < font->Width; i++) {
 8006d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d74:	3301      	adds	r3, #1
 8006d76:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	891b      	ldrh	r3, [r3, #8]
 8006d7c:	461a      	mov	r2, r3
 8006d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d80:	4293      	cmp	r3, r2
 8006d82:	db9c      	blt.n	8006cbe <Paint_DrawString_CN+0x1da>
                            }
                        }
                        if (font->Width % 8 != 0) {
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	891b      	ldrh	r3, [r3, #8]
 8006d88:	f003 0307 	and.w	r3, r3, #7
 8006d8c:	b29b      	uxth	r3, r3
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d002      	beq.n	8006d98 <Paint_DrawString_CN+0x2b4>
                            ptr++;
 8006d92:	697b      	ldr	r3, [r7, #20]
 8006d94:	3301      	adds	r3, #1
 8006d96:	617b      	str	r3, [r7, #20]
                    for (j = 0; j < font->Height; j++) {
 8006d98:	6a3b      	ldr	r3, [r7, #32]
 8006d9a:	3301      	adds	r3, #1
 8006d9c:	623b      	str	r3, [r7, #32]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	895b      	ldrh	r3, [r3, #10]
 8006da2:	461a      	mov	r2, r3
 8006da4:	6a3b      	ldr	r3, [r7, #32]
 8006da6:	4293      	cmp	r3, r2
 8006da8:	db86      	blt.n	8006cb8 <Paint_DrawString_CN+0x1d4>
                        }
                    }
                    break;
 8006daa:	e009      	b.n	8006dc0 <Paint_DrawString_CN+0x2dc>
            for(Num = 0; Num < font->size; Num++) {
 8006dac:	69fb      	ldr	r3, [r7, #28]
 8006dae:	3301      	adds	r3, #1
 8006db0:	61fb      	str	r3, [r7, #28]
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	889b      	ldrh	r3, [r3, #4]
 8006db6:	461a      	mov	r2, r3
 8006db8:	69fb      	ldr	r3, [r7, #28]
 8006dba:	4293      	cmp	r3, r2
 8006dbc:	f6ff af55 	blt.w	8006c6a <Paint_DrawString_CN+0x186>
                }
            }
            /* Point on the next character */
            p_text += 2;
 8006dc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dc2:	3302      	adds	r3, #2
 8006dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Decrement the column position by 16 */
            x += font->Width;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	891b      	ldrh	r3, [r3, #8]
 8006dca:	461a      	mov	r2, r3
 8006dcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dce:	4413      	add	r3, r2
 8006dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (*p_text != 0) {
 8006dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dd4:	781b      	ldrb	r3, [r3, #0]
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	f47f ae94 	bne.w	8006b04 <Paint_DrawString_CN+0x20>
        }
    }
}
 8006ddc:	bf00      	nop
 8006dde:	bf00      	nop
 8006de0:	3730      	adds	r7, #48	@ 0x30
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
	...

08006de8 <Paint_DrawNum>:
    Color_Background : Select the background color
******************************************************************************/
#define  ARRAY_LEN 255
void Paint_DrawNum(UWORD Xpoint, UWORD Ypoint, int32_t Nummber,
                   sEpdFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 8006de8:	b590      	push	{r4, r7, lr}
 8006dea:	f5ad 7d09 	sub.w	sp, sp, #548	@ 0x224
 8006dee:	af02      	add	r7, sp, #8
 8006df0:	4604      	mov	r4, r0
 8006df2:	4608      	mov	r0, r1
 8006df4:	f507 7106 	add.w	r1, r7, #536	@ 0x218
 8006df8:	f5a1 7104 	sub.w	r1, r1, #528	@ 0x210
 8006dfc:	600a      	str	r2, [r1, #0]
 8006dfe:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006e02:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8006e06:	6013      	str	r3, [r2, #0]
 8006e08:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006e0c:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 8006e10:	4622      	mov	r2, r4
 8006e12:	801a      	strh	r2, [r3, #0]
 8006e14:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006e18:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8006e1c:	4602      	mov	r2, r0
 8006e1e:	801a      	strh	r2, [r3, #0]

    int16_t Num_Bit = 0, Str_Bit = 0;
 8006e20:	2300      	movs	r3, #0
 8006e22:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
 8006e26:	2300      	movs	r3, #0
 8006e28:	f8a7 3214 	strh.w	r3, [r7, #532]	@ 0x214
    uint8_t Str_Array[ARRAY_LEN] = {0}, Num_Array[ARRAY_LEN] = {0};
 8006e2c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006e30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e34:	2200      	movs	r2, #0
 8006e36:	601a      	str	r2, [r3, #0]
 8006e38:	3304      	adds	r3, #4
 8006e3a:	22fb      	movs	r2, #251	@ 0xfb
 8006e3c:	2100      	movs	r1, #0
 8006e3e:	4618      	mov	r0, r3
 8006e40:	f00d fc84 	bl	801474c <memset>
 8006e44:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006e48:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	601a      	str	r2, [r3, #0]
 8006e50:	3304      	adds	r3, #4
 8006e52:	22fb      	movs	r2, #251	@ 0xfb
 8006e54:	2100      	movs	r1, #0
 8006e56:	4618      	mov	r0, r3
 8006e58:	f00d fc78 	bl	801474c <memset>
    uint8_t *pStr = Str_Array;
 8006e5c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006e60:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8006e64:	4b46      	ldr	r3, [pc, #280]	@ (8006f80 <Paint_DrawNum+0x198>)
 8006e66:	889b      	ldrh	r3, [r3, #4]
 8006e68:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006e6c:	f2a2 220a 	subw	r2, r2, #522	@ 0x20a
 8006e70:	8812      	ldrh	r2, [r2, #0]
 8006e72:	429a      	cmp	r2, r3
 8006e74:	d808      	bhi.n	8006e88 <Paint_DrawNum+0xa0>
 8006e76:	4b42      	ldr	r3, [pc, #264]	@ (8006f80 <Paint_DrawNum+0x198>)
 8006e78:	88db      	ldrh	r3, [r3, #6]
 8006e7a:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006e7e:	f5a2 7203 	sub.w	r2, r2, #524	@ 0x20c
 8006e82:	8812      	ldrh	r2, [r2, #0]
 8006e84:	429a      	cmp	r2, r3
 8006e86:	d903      	bls.n	8006e90 <Paint_DrawNum+0xa8>
        Debug("Paint_DisNum Input exceeds the normal display range\r\n");
 8006e88:	483e      	ldr	r0, [pc, #248]	@ (8006f84 <Paint_DrawNum+0x19c>)
 8006e8a:	f00d fb4f 	bl	801452c <puts>
 8006e8e:	e072      	b.n	8006f76 <Paint_DrawNum+0x18e>
        return;
    }

    //Converts a number to a string
    do {
        Num_Array[Num_Bit] = Nummber % 10 + '0';
 8006e90:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006e94:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	4b3b      	ldr	r3, [pc, #236]	@ (8006f88 <Paint_DrawNum+0x1a0>)
 8006e9c:	fb83 1302 	smull	r1, r3, r3, r2
 8006ea0:	1099      	asrs	r1, r3, #2
 8006ea2:	17d3      	asrs	r3, r2, #31
 8006ea4:	1ac9      	subs	r1, r1, r3
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	440b      	add	r3, r1
 8006eac:	005b      	lsls	r3, r3, #1
 8006eae:	1ad1      	subs	r1, r2, r3
 8006eb0:	b2ca      	uxtb	r2, r1
 8006eb2:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006eb6:	3230      	adds	r2, #48	@ 0x30
 8006eb8:	b2d1      	uxtb	r1, r2
 8006eba:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006ebe:	f5a2 7202 	sub.w	r2, r2, #520	@ 0x208
 8006ec2:	54d1      	strb	r1, [r2, r3]
        Num_Bit++;
 8006ec4:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	3301      	adds	r3, #1
 8006ecc:	b29b      	uxth	r3, r3
 8006ece:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
        Nummber /= 10;
 8006ed2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006ed6:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 8006eda:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006ede:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	4928      	ldr	r1, [pc, #160]	@ (8006f88 <Paint_DrawNum+0x1a0>)
 8006ee6:	fb81 0103 	smull	r0, r1, r1, r3
 8006eea:	1089      	asrs	r1, r1, #2
 8006eec:	17db      	asrs	r3, r3, #31
 8006eee:	1acb      	subs	r3, r1, r3
 8006ef0:	6013      	str	r3, [r2, #0]
    } while(Nummber);
 8006ef2:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006ef6:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d1c7      	bne.n	8006e90 <Paint_DrawNum+0xa8>
    

    //The string is inverted
    while (Num_Bit > 0) {
 8006f00:	e01c      	b.n	8006f3c <Paint_DrawNum+0x154>
        Str_Array[Str_Bit] = Num_Array[Num_Bit - 1];
 8006f02:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006f06:	1e5a      	subs	r2, r3, #1
 8006f08:	f9b7 3214 	ldrsh.w	r3, [r7, #532]	@ 0x214
 8006f0c:	f507 7106 	add.w	r1, r7, #536	@ 0x218
 8006f10:	f5a1 7102 	sub.w	r1, r1, #520	@ 0x208
 8006f14:	5c89      	ldrb	r1, [r1, r2]
 8006f16:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006f1a:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8006f1e:	54d1      	strb	r1, [r2, r3]
        Str_Bit ++;
 8006f20:	f9b7 3214 	ldrsh.w	r3, [r7, #532]	@ 0x214
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	3301      	adds	r3, #1
 8006f28:	b29b      	uxth	r3, r3
 8006f2a:	f8a7 3214 	strh.w	r3, [r7, #532]	@ 0x214
        Num_Bit --;
 8006f2e:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006f32:	b29b      	uxth	r3, r3
 8006f34:	3b01      	subs	r3, #1
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
    while (Num_Bit > 0) {
 8006f3c:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	dcde      	bgt.n	8006f02 <Paint_DrawNum+0x11a>
    }

    //show
    Paint_DrawString_EN(Xpoint, Ypoint, (const char*)pStr, Font, Color_Background, Color_Foreground);
 8006f44:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006f48:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8006f4c:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006f50:	f5a2 7203 	sub.w	r2, r2, #524	@ 0x20c
 8006f54:	8811      	ldrh	r1, [r2, #0]
 8006f56:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006f5a:	f2a2 220a 	subw	r2, r2, #522	@ 0x20a
 8006f5e:	8810      	ldrh	r0, [r2, #0]
 8006f60:	f8b7 2228 	ldrh.w	r2, [r7, #552]	@ 0x228
 8006f64:	9201      	str	r2, [sp, #4]
 8006f66:	f8b7 222c 	ldrh.w	r2, [r7, #556]	@ 0x22c
 8006f6a:	9200      	str	r2, [sp, #0]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 8006f72:	f7ff fd63 	bl	8006a3c <Paint_DrawString_EN>
}
 8006f76:	f507 7707 	add.w	r7, r7, #540	@ 0x21c
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	bd90      	pop	{r4, r7, pc}
 8006f7e:	bf00      	nop
 8006f80:	20000f0c 	.word	0x20000f0c
 8006f84:	080180c4 	.word	0x080180c4
 8006f88:	66666667 	.word	0x66666667

08006f8c <Paint_DrawTime>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawTime(UWORD Xstart, UWORD Ystart, PAINT_TIME *pTime, sEpdFONT* Font,
                    UWORD Color_Foreground, UWORD Color_Background)
{
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b08a      	sub	sp, #40	@ 0x28
 8006f90:	af02      	add	r7, sp, #8
 8006f92:	60ba      	str	r2, [r7, #8]
 8006f94:	607b      	str	r3, [r7, #4]
 8006f96:	4603      	mov	r3, r0
 8006f98:	81fb      	strh	r3, [r7, #14]
 8006f9a:	460b      	mov	r3, r1
 8006f9c:	81bb      	strh	r3, [r7, #12]
    uint8_t value[10] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9'};
 8006f9e:	4a76      	ldr	r2, [pc, #472]	@ (8007178 <Paint_DrawTime+0x1ec>)
 8006fa0:	f107 0314 	add.w	r3, r7, #20
 8006fa4:	ca07      	ldmia	r2, {r0, r1, r2}
 8006fa6:	c303      	stmia	r3!, {r0, r1}
 8006fa8:	801a      	strh	r2, [r3, #0]

    UWORD Dx = Font->Width;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	889b      	ldrh	r3, [r3, #4]
 8006fae:	83fb      	strh	r3, [r7, #30]

    //Write data into the cache
    Paint_DrawChar(Xstart                           , Ystart, value[pTime->Hour / 10], Font, Color_Background, Color_Foreground);
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	791b      	ldrb	r3, [r3, #4]
 8006fb4:	4a71      	ldr	r2, [pc, #452]	@ (800717c <Paint_DrawTime+0x1f0>)
 8006fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8006fba:	08db      	lsrs	r3, r3, #3
 8006fbc:	b2db      	uxtb	r3, r3
 8006fbe:	3320      	adds	r3, #32
 8006fc0:	443b      	add	r3, r7
 8006fc2:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006fc6:	89b9      	ldrh	r1, [r7, #12]
 8006fc8:	89f8      	ldrh	r0, [r7, #14]
 8006fca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006fcc:	9301      	str	r3, [sp, #4]
 8006fce:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006fd0:	9300      	str	r3, [sp, #0]
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	f7ff fc8a 	bl	80068ec <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx                      , Ystart, value[pTime->Hour % 10], Font, Color_Background, Color_Foreground);
 8006fd8:	89fa      	ldrh	r2, [r7, #14]
 8006fda:	8bfb      	ldrh	r3, [r7, #30]
 8006fdc:	4413      	add	r3, r2
 8006fde:	b298      	uxth	r0, r3
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	791a      	ldrb	r2, [r3, #4]
 8006fe4:	4b65      	ldr	r3, [pc, #404]	@ (800717c <Paint_DrawTime+0x1f0>)
 8006fe6:	fba3 1302 	umull	r1, r3, r3, r2
 8006fea:	08d9      	lsrs	r1, r3, #3
 8006fec:	460b      	mov	r3, r1
 8006fee:	009b      	lsls	r3, r3, #2
 8006ff0:	440b      	add	r3, r1
 8006ff2:	005b      	lsls	r3, r3, #1
 8006ff4:	1ad3      	subs	r3, r2, r3
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	3320      	adds	r3, #32
 8006ffa:	443b      	add	r3, r7
 8006ffc:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8007000:	89b9      	ldrh	r1, [r7, #12]
 8007002:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007004:	9301      	str	r3, [sp, #4]
 8007006:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007008:	9300      	str	r3, [sp, #0]
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	f7ff fc6e 	bl	80068ec <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx  + Dx / 4 + Dx / 2   , Ystart, ':'                    , Font, Color_Background, Color_Foreground);
 8007010:	89fa      	ldrh	r2, [r7, #14]
 8007012:	8bfb      	ldrh	r3, [r7, #30]
 8007014:	4413      	add	r3, r2
 8007016:	b29a      	uxth	r2, r3
 8007018:	8bfb      	ldrh	r3, [r7, #30]
 800701a:	089b      	lsrs	r3, r3, #2
 800701c:	b29b      	uxth	r3, r3
 800701e:	4413      	add	r3, r2
 8007020:	b29a      	uxth	r2, r3
 8007022:	8bfb      	ldrh	r3, [r7, #30]
 8007024:	085b      	lsrs	r3, r3, #1
 8007026:	b29b      	uxth	r3, r3
 8007028:	4413      	add	r3, r2
 800702a:	b298      	uxth	r0, r3
 800702c:	89b9      	ldrh	r1, [r7, #12]
 800702e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007030:	9301      	str	r3, [sp, #4]
 8007032:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007034:	9300      	str	r3, [sp, #0]
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	223a      	movs	r2, #58	@ 0x3a
 800703a:	f7ff fc57 	bl	80068ec <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 2 + Dx / 2         , Ystart, value[pTime->Min / 10] , Font, Color_Background, Color_Foreground);
 800703e:	8bfb      	ldrh	r3, [r7, #30]
 8007040:	005b      	lsls	r3, r3, #1
 8007042:	b29a      	uxth	r2, r3
 8007044:	89fb      	ldrh	r3, [r7, #14]
 8007046:	4413      	add	r3, r2
 8007048:	b29a      	uxth	r2, r3
 800704a:	8bfb      	ldrh	r3, [r7, #30]
 800704c:	085b      	lsrs	r3, r3, #1
 800704e:	b29b      	uxth	r3, r3
 8007050:	4413      	add	r3, r2
 8007052:	b298      	uxth	r0, r3
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	795b      	ldrb	r3, [r3, #5]
 8007058:	4a48      	ldr	r2, [pc, #288]	@ (800717c <Paint_DrawTime+0x1f0>)
 800705a:	fba2 2303 	umull	r2, r3, r2, r3
 800705e:	08db      	lsrs	r3, r3, #3
 8007060:	b2db      	uxtb	r3, r3
 8007062:	3320      	adds	r3, #32
 8007064:	443b      	add	r3, r7
 8007066:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800706a:	89b9      	ldrh	r1, [r7, #12]
 800706c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800706e:	9301      	str	r3, [sp, #4]
 8007070:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007072:	9300      	str	r3, [sp, #0]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f7ff fc39 	bl	80068ec <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 3 + Dx / 2         , Ystart, value[pTime->Min % 10] , Font, Color_Background, Color_Foreground);
 800707a:	8bfb      	ldrh	r3, [r7, #30]
 800707c:	461a      	mov	r2, r3
 800707e:	0052      	lsls	r2, r2, #1
 8007080:	4413      	add	r3, r2
 8007082:	b29a      	uxth	r2, r3
 8007084:	89fb      	ldrh	r3, [r7, #14]
 8007086:	4413      	add	r3, r2
 8007088:	b29a      	uxth	r2, r3
 800708a:	8bfb      	ldrh	r3, [r7, #30]
 800708c:	085b      	lsrs	r3, r3, #1
 800708e:	b29b      	uxth	r3, r3
 8007090:	4413      	add	r3, r2
 8007092:	b298      	uxth	r0, r3
 8007094:	68bb      	ldr	r3, [r7, #8]
 8007096:	795a      	ldrb	r2, [r3, #5]
 8007098:	4b38      	ldr	r3, [pc, #224]	@ (800717c <Paint_DrawTime+0x1f0>)
 800709a:	fba3 1302 	umull	r1, r3, r3, r2
 800709e:	08d9      	lsrs	r1, r3, #3
 80070a0:	460b      	mov	r3, r1
 80070a2:	009b      	lsls	r3, r3, #2
 80070a4:	440b      	add	r3, r1
 80070a6:	005b      	lsls	r3, r3, #1
 80070a8:	1ad3      	subs	r3, r2, r3
 80070aa:	b2db      	uxtb	r3, r3
 80070ac:	3320      	adds	r3, #32
 80070ae:	443b      	add	r3, r7
 80070b0:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80070b4:	89b9      	ldrh	r1, [r7, #12]
 80070b6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80070b8:	9301      	str	r3, [sp, #4]
 80070ba:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80070bc:	9300      	str	r3, [sp, #0]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f7ff fc14 	bl	80068ec <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 4 + Dx / 2 - Dx / 4, Ystart, ':'                    , Font, Color_Background, Color_Foreground);
 80070c4:	8bfb      	ldrh	r3, [r7, #30]
 80070c6:	009b      	lsls	r3, r3, #2
 80070c8:	b29a      	uxth	r2, r3
 80070ca:	89fb      	ldrh	r3, [r7, #14]
 80070cc:	4413      	add	r3, r2
 80070ce:	b29a      	uxth	r2, r3
 80070d0:	8bfb      	ldrh	r3, [r7, #30]
 80070d2:	085b      	lsrs	r3, r3, #1
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	4413      	add	r3, r2
 80070d8:	b29a      	uxth	r2, r3
 80070da:	8bfb      	ldrh	r3, [r7, #30]
 80070dc:	089b      	lsrs	r3, r3, #2
 80070de:	b29b      	uxth	r3, r3
 80070e0:	1ad3      	subs	r3, r2, r3
 80070e2:	b298      	uxth	r0, r3
 80070e4:	89b9      	ldrh	r1, [r7, #12]
 80070e6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80070e8:	9301      	str	r3, [sp, #4]
 80070ea:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80070ec:	9300      	str	r3, [sp, #0]
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	223a      	movs	r2, #58	@ 0x3a
 80070f2:	f7ff fbfb 	bl	80068ec <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 5                  , Ystart, value[pTime->Sec / 10] , Font, Color_Background, Color_Foreground);
 80070f6:	8bfb      	ldrh	r3, [r7, #30]
 80070f8:	461a      	mov	r2, r3
 80070fa:	0092      	lsls	r2, r2, #2
 80070fc:	4413      	add	r3, r2
 80070fe:	b29a      	uxth	r2, r3
 8007100:	89fb      	ldrh	r3, [r7, #14]
 8007102:	4413      	add	r3, r2
 8007104:	b298      	uxth	r0, r3
 8007106:	68bb      	ldr	r3, [r7, #8]
 8007108:	799b      	ldrb	r3, [r3, #6]
 800710a:	4a1c      	ldr	r2, [pc, #112]	@ (800717c <Paint_DrawTime+0x1f0>)
 800710c:	fba2 2303 	umull	r2, r3, r2, r3
 8007110:	08db      	lsrs	r3, r3, #3
 8007112:	b2db      	uxtb	r3, r3
 8007114:	3320      	adds	r3, #32
 8007116:	443b      	add	r3, r7
 8007118:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800711c:	89b9      	ldrh	r1, [r7, #12]
 800711e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007120:	9301      	str	r3, [sp, #4]
 8007122:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007124:	9300      	str	r3, [sp, #0]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	f7ff fbe0 	bl	80068ec <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 6                  , Ystart, value[pTime->Sec % 10] , Font, Color_Background, Color_Foreground);
 800712c:	8bfb      	ldrh	r3, [r7, #30]
 800712e:	461a      	mov	r2, r3
 8007130:	0052      	lsls	r2, r2, #1
 8007132:	4413      	add	r3, r2
 8007134:	005b      	lsls	r3, r3, #1
 8007136:	b29a      	uxth	r2, r3
 8007138:	89fb      	ldrh	r3, [r7, #14]
 800713a:	4413      	add	r3, r2
 800713c:	b298      	uxth	r0, r3
 800713e:	68bb      	ldr	r3, [r7, #8]
 8007140:	799a      	ldrb	r2, [r3, #6]
 8007142:	4b0e      	ldr	r3, [pc, #56]	@ (800717c <Paint_DrawTime+0x1f0>)
 8007144:	fba3 1302 	umull	r1, r3, r3, r2
 8007148:	08d9      	lsrs	r1, r3, #3
 800714a:	460b      	mov	r3, r1
 800714c:	009b      	lsls	r3, r3, #2
 800714e:	440b      	add	r3, r1
 8007150:	005b      	lsls	r3, r3, #1
 8007152:	1ad3      	subs	r3, r2, r3
 8007154:	b2db      	uxtb	r3, r3
 8007156:	3320      	adds	r3, #32
 8007158:	443b      	add	r3, r7
 800715a:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 800715e:	89b9      	ldrh	r1, [r7, #12]
 8007160:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007162:	9301      	str	r3, [sp, #4]
 8007164:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8007166:	9300      	str	r3, [sp, #0]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	f7ff fbbf 	bl	80068ec <Paint_DrawChar>
}
 800716e:	bf00      	nop
 8007170:	3720      	adds	r7, #32
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}
 8007176:	bf00      	nop
 8007178:	08018100 	.word	0x08018100
 800717c:	cccccccd 	.word	0xcccccccd

08007180 <Paint_DrawBitMap>:
info:
    Use a computer to convert the image into a corresponding array,
    and then embed the array directly into Imagedata.cpp as a .c file.
******************************************************************************/
void Paint_DrawBitMap(const unsigned char* image_buffer)
{
 8007180:	b480      	push	{r7}
 8007182:	b085      	sub	sp, #20
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
    UWORD x, y;
    UDOUBLE Addr = 0;
 8007188:	2300      	movs	r3, #0
 800718a:	60bb      	str	r3, [r7, #8]

    for (y = 0; y < Paint.HeightByte; y++) {
 800718c:	2300      	movs	r3, #0
 800718e:	81bb      	strh	r3, [r7, #12]
 8007190:	e01e      	b.n	80071d0 <Paint_DrawBitMap+0x50>
        for (x = 0; x < Paint.WidthByte; x++) {//8 pixel =  1 byte
 8007192:	2300      	movs	r3, #0
 8007194:	81fb      	strh	r3, [r7, #14]
 8007196:	e013      	b.n	80071c0 <Paint_DrawBitMap+0x40>
            Addr = x + y * Paint.WidthByte;
 8007198:	89fa      	ldrh	r2, [r7, #14]
 800719a:	89bb      	ldrh	r3, [r7, #12]
 800719c:	4912      	ldr	r1, [pc, #72]	@ (80071e8 <Paint_DrawBitMap+0x68>)
 800719e:	8a49      	ldrh	r1, [r1, #18]
 80071a0:	fb01 f303 	mul.w	r3, r1, r3
 80071a4:	4413      	add	r3, r2
 80071a6:	60bb      	str	r3, [r7, #8]
            Paint.Image[Addr] = (unsigned char)image_buffer[Addr];
 80071a8:	687a      	ldr	r2, [r7, #4]
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	441a      	add	r2, r3
 80071ae:	4b0e      	ldr	r3, [pc, #56]	@ (80071e8 <Paint_DrawBitMap+0x68>)
 80071b0:	6819      	ldr	r1, [r3, #0]
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	440b      	add	r3, r1
 80071b6:	7812      	ldrb	r2, [r2, #0]
 80071b8:	701a      	strb	r2, [r3, #0]
        for (x = 0; x < Paint.WidthByte; x++) {//8 pixel =  1 byte
 80071ba:	89fb      	ldrh	r3, [r7, #14]
 80071bc:	3301      	adds	r3, #1
 80071be:	81fb      	strh	r3, [r7, #14]
 80071c0:	4b09      	ldr	r3, [pc, #36]	@ (80071e8 <Paint_DrawBitMap+0x68>)
 80071c2:	8a5b      	ldrh	r3, [r3, #18]
 80071c4:	89fa      	ldrh	r2, [r7, #14]
 80071c6:	429a      	cmp	r2, r3
 80071c8:	d3e6      	bcc.n	8007198 <Paint_DrawBitMap+0x18>
    for (y = 0; y < Paint.HeightByte; y++) {
 80071ca:	89bb      	ldrh	r3, [r7, #12]
 80071cc:	3301      	adds	r3, #1
 80071ce:	81bb      	strh	r3, [r7, #12]
 80071d0:	4b05      	ldr	r3, [pc, #20]	@ (80071e8 <Paint_DrawBitMap+0x68>)
 80071d2:	8a9b      	ldrh	r3, [r3, #20]
 80071d4:	89ba      	ldrh	r2, [r7, #12]
 80071d6:	429a      	cmp	r2, r3
 80071d8:	d3db      	bcc.n	8007192 <Paint_DrawBitMap+0x12>
        }
    }
}
 80071da:	bf00      	nop
 80071dc:	bf00      	nop
 80071de:	3714      	adds	r7, #20
 80071e0:	46bd      	mov	sp, r7
 80071e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e6:	4770      	bx	lr
 80071e8:	20000f0c 	.word	0x20000f0c

080071ec <ErasePageFlash>:
    uint16_t   secure;
    uint32_t   blkCnt;
    uint32_t   size;
} FDS_Header_t;

void ErasePageFlash(uint32_t addr){
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b084      	sub	sp, #16
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
	
	uint32_t SectAddr;

	if(addr < FDS_BLOCK_SIZE)
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80071fa:	d202      	bcs.n	8007202 <ErasePageFlash+0x16>
	{
		SectAddr = 0;
 80071fc:	2300      	movs	r3, #0
 80071fe:	60fb      	str	r3, [r7, #12]
 8007200:	e002      	b.n	8007208 <ErasePageFlash+0x1c>
	}
	else{
		SectAddr = addr / FDS_BLOCK_SIZE;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	0b1b      	lsrs	r3, r3, #12
 8007206:	60fb      	str	r3, [r7, #12]
	}
	
	W25Q_EraseSector(SectAddr);
 8007208:	68f8      	ldr	r0, [r7, #12]
 800720a:	f000 fee9 	bl	8007fe0 <W25Q_EraseSector>

}
 800720e:	bf00      	nop
 8007210:	3710      	adds	r7, #16
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}

08007216 <ReadFlash>:

void ReadFlash(uint8_t *buf, uint32_t addr, uint32_t size){
 8007216:	b580      	push	{r7, lr}
 8007218:	b086      	sub	sp, #24
 800721a:	af00      	add	r7, sp, #0
 800721c:	60f8      	str	r0, [r7, #12]
 800721e:	60b9      	str	r1, [r7, #8]
 8007220:	607a      	str	r2, [r7, #4]
	uint32_t offset = 0;
 8007222:	2300      	movs	r3, #0
 8007224:	617b      	str	r3, [r7, #20]
	uint16_t len = 0;
 8007226:	2300      	movs	r3, #0
 8007228:	827b      	strh	r3, [r7, #18]

	while(offset < size){
 800722a:	e01c      	b.n	8007266 <ReadFlash+0x50>
		if(size - offset > (FDS_PAGE_SIZE-1)){
 800722c:	687a      	ldr	r2, [r7, #4]
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	1ad3      	subs	r3, r2, r3
 8007232:	2bff      	cmp	r3, #255	@ 0xff
 8007234:	d903      	bls.n	800723e <ReadFlash+0x28>
			len = 256;
 8007236:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800723a:	827b      	strh	r3, [r7, #18]
 800723c:	e005      	b.n	800724a <ReadFlash+0x34>
		}
		else {
			len = size - offset;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	b29a      	uxth	r2, r3
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	b29b      	uxth	r3, r3
 8007246:	1ad3      	subs	r3, r2, r3
 8007248:	827b      	strh	r3, [r7, #18]
		}
		
		W25Q_ReadRaw((uint8_t*)&buf[offset], len, addr + offset);
 800724a:	68fa      	ldr	r2, [r7, #12]
 800724c:	697b      	ldr	r3, [r7, #20]
 800724e:	18d0      	adds	r0, r2, r3
 8007250:	68ba      	ldr	r2, [r7, #8]
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	441a      	add	r2, r3
 8007256:	8a7b      	ldrh	r3, [r7, #18]
 8007258:	4619      	mov	r1, r3
 800725a:	f000 fe01 	bl	8007e60 <W25Q_ReadRaw>
//		W25Q_ReadRaw((uint8_t*)&read_buf[offset], len, addr + offset);
		offset += len;
 800725e:	8a7b      	ldrh	r3, [r7, #18]
 8007260:	697a      	ldr	r2, [r7, #20]
 8007262:	4413      	add	r3, r2
 8007264:	617b      	str	r3, [r7, #20]
	while(offset < size){
 8007266:	697a      	ldr	r2, [r7, #20]
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	429a      	cmp	r2, r3
 800726c:	d3de      	bcc.n	800722c <ReadFlash+0x16>
	};
}
 800726e:	bf00      	nop
 8007270:	bf00      	nop
 8007272:	3718      	adds	r7, #24
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <WriteFlash>:

uint8_t w25qRead_buf[400];

void WriteFlash(uint8_t *buf, uint32_t addr, uint32_t size){
 8007278:	b580      	push	{r7, lr}
 800727a:	b086      	sub	sp, #24
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	60b9      	str	r1, [r7, #8]
 8007282:	607a      	str	r2, [r7, #4]
	uint32_t offset = 0;
 8007284:	2300      	movs	r3, #0
 8007286:	617b      	str	r3, [r7, #20]
	uint16_t len = 0;
 8007288:	2300      	movs	r3, #0
 800728a:	827b      	strh	r3, [r7, #18]

	
	W25Q_WakeUP();
 800728c:	f000 ff04 	bl	8008098 <W25Q_WakeUP>

	while(offset < size){
 8007290:	e01c      	b.n	80072cc <WriteFlash+0x54>
		if(size - offset > (FDS_PAGE_SIZE-1)){
 8007292:	687a      	ldr	r2, [r7, #4]
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	2bff      	cmp	r3, #255	@ 0xff
 800729a:	d903      	bls.n	80072a4 <WriteFlash+0x2c>
			len = 256;
 800729c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80072a0:	827b      	strh	r3, [r7, #18]
 80072a2:	e005      	b.n	80072b0 <WriteFlash+0x38>
		}
		else {
			len = size - offset;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	b29a      	uxth	r2, r3
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	b29b      	uxth	r3, r3
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	827b      	strh	r3, [r7, #18]
		}
		W25Q_ProgramRaw((uint8_t*)&buf[offset], len, addr + offset);
 80072b0:	68fa      	ldr	r2, [r7, #12]
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	18d0      	adds	r0, r2, r3
 80072b6:	68ba      	ldr	r2, [r7, #8]
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	441a      	add	r2, r3
 80072bc:	8a7b      	ldrh	r3, [r7, #18]
 80072be:	4619      	mov	r1, r3
 80072c0:	f000 fe24 	bl	8007f0c <W25Q_ProgramRaw>
//		W25Q_ProgramRaw((uint8_t*)testbuf, 160, 0);
//		W25Q_ReadRaw((uint8_t*)w25qRead_buf, 160, 0);
		
//		DbgTrace_mem_print_bin("-- write W25Q ---", w25qRead_buf, 400);

		offset += len;
 80072c4:	8a7b      	ldrh	r3, [r7, #18]
 80072c6:	697a      	ldr	r2, [r7, #20]
 80072c8:	4413      	add	r3, r2
 80072ca:	617b      	str	r3, [r7, #20]
	while(offset < size){
 80072cc:	697a      	ldr	r2, [r7, #20]
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	429a      	cmp	r2, r3
 80072d2:	d3de      	bcc.n	8007292 <WriteFlash+0x1a>
	};
}
 80072d4:	bf00      	nop
 80072d6:	bf00      	nop
 80072d8:	3718      	adds	r7, #24
 80072da:	46bd      	mov	sp, r7
 80072dc:	bd80      	pop	{r7, pc}
	...

080072e0 <findEmptyBlockAddr>:
static int FDS_makeFilePathInfo(uint8_t* filepath, FDS_Path_t* path){

}

static int findEmptyBlockAddr(uint32_t* addr, int size)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b0da      	sub	sp, #360	@ 0x168
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80072ea:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80072ee:	6018      	str	r0, [r3, #0]
 80072f0:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80072f4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80072f8:	6019      	str	r1, [r3, #0]
    int      found    = 0;
 80072fa:	2300      	movs	r3, #0
 80072fc:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
    int      blkCnt   = 0;
 8007300:	2300      	movs	r3, #0
 8007302:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
    uint32_t nodeAddr = (*addr != 0 ? *addr : FDS_START_ADDR);
 8007306:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800730a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
	FDS_Header_t nodeHeader;
    FDS_Header_t* header = NULL;
 8007316:	2300      	movs	r3, #0
 8007318:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158

    blkCnt  = size / FDS_BLOCK_SIZE;
 800731c:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007320:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	2b00      	cmp	r3, #0
 8007328:	da01      	bge.n	800732e <findEmptyBlockAddr+0x4e>
 800732a:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800732e:	131b      	asrs	r3, r3, #12
 8007330:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
    blkCnt += ((size & FDS_BLOCK_SIZE_MASK) != 0 ? 1 : 0);
 8007334:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007338:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007342:	2b00      	cmp	r3, #0
 8007344:	bf14      	ite	ne
 8007346:	2301      	movne	r3, #1
 8007348:	2300      	moveq	r3, #0
 800734a:	b2db      	uxtb	r3, r3
 800734c:	461a      	mov	r2, r3
 800734e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007352:	4413      	add	r3, r2
 8007354:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

    while ( nodeAddr < FDS_END_ADDR )
 8007358:	e063      	b.n	8007422 <findEmptyBlockAddr+0x142>
    {
		ReadFlash((uint8_t *)&nodeHeader, nodeAddr, sizeof(FDS_Header_t));
 800735a:	f107 030c 	add.w	r3, r7, #12
 800735e:	f44f 72a6 	mov.w	r2, #332	@ 0x14c
 8007362:	f8d7 1160 	ldr.w	r1, [r7, #352]	@ 0x160
 8007366:	4618      	mov	r0, r3
 8007368:	f7ff ff55 	bl	8007216 <ReadFlash>
        header = &nodeHeader;
 800736c:	f107 030c 	add.w	r3, r7, #12
 8007370:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158

        if ( header->status == FDS_STATUS_FULL )
 8007374:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8007378:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 800737c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8007380:	4293      	cmp	r3, r2
 8007382:	d120      	bne.n	80073c6 <findEmptyBlockAddr+0xe6>
        {
            found = 0;
 8007384:	2300      	movs	r3, #0
 8007386:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
            if (( header->blkCnt == 0 ) || ( header->blkCnt >= FDS_BLOCK_MAX_COUNT ))
 800738a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800738e:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8007392:	2b00      	cmp	r3, #0
 8007394:	d005      	beq.n	80073a2 <findEmptyBlockAddr+0xc2>
 8007396:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800739a:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 800739e:	2b07      	cmp	r3, #7
 80073a0:	d906      	bls.n	80073b0 <findEmptyBlockAddr+0xd0>
                nodeAddr += FDS_BLOCK_SIZE;
 80073a2:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80073a6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073aa:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80073ae:	e038      	b.n	8007422 <findEmptyBlockAddr+0x142>
            else
                nodeAddr += (FDS_BLOCK_SIZE * header->blkCnt);
 80073b0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80073b4:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 80073b8:	031b      	lsls	r3, r3, #12
 80073ba:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80073be:	4413      	add	r3, r2
 80073c0:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80073c4:	e02d      	b.n	8007422 <findEmptyBlockAddr+0x142>
        }
        else
        {
            ErasePageFlash(nodeAddr);
 80073c6:	f8d7 0160 	ldr.w	r0, [r7, #352]	@ 0x160
 80073ca:	f7ff ff0f 	bl	80071ec <ErasePageFlash>

            if ( header->status == FDS_STATUS_EMPTY )
 80073ce:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80073d2:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 80073d6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80073da:	4293      	cmp	r3, r2
 80073dc:	d11b      	bne.n	8007416 <findEmptyBlockAddr+0x136>
            {
                found++;
 80073de:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80073e2:	3301      	adds	r3, #1
 80073e4:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
                if ( found == blkCnt )
 80073e8:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80073ec:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d110      	bne.n	8007416 <findEmptyBlockAddr+0x136>
                {
                    *addr = nodeAddr - (FDS_BLOCK_SIZE * (found-1));
 80073f4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80073f8:	3b01      	subs	r3, #1
 80073fa:	031b      	lsls	r3, r3, #12
 80073fc:	461a      	mov	r2, r3
 80073fe:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8007402:	1a9a      	subs	r2, r3, r2
 8007404:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007408:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	601a      	str	r2, [r3, #0]
                    return blkCnt;
 8007410:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007414:	e012      	b.n	800743c <findEmptyBlockAddr+0x15c>
                }
            }

            nodeAddr += FDS_BLOCK_SIZE;
 8007416:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800741a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800741e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
    while ( nodeAddr < FDS_END_ADDR )
 8007422:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8007426:	4a08      	ldr	r2, [pc, #32]	@ (8007448 <findEmptyBlockAddr+0x168>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d996      	bls.n	800735a <findEmptyBlockAddr+0x7a>
        }
    }

    *addr = 0;
 800742c:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007430:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	2200      	movs	r2, #0
 8007438:	601a      	str	r2, [r3, #0]
    return 0;
 800743a:	2300      	movs	r3, #0
}
 800743c:	4618      	mov	r0, r3
 800743e:	f507 77b4 	add.w	r7, r7, #360	@ 0x168
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
 8007446:	bf00      	nop
 8007448:	0080fffe 	.word	0x0080fffe

0800744c <findBlockAddr>:

static FDS_Ret findBlockAddr(FDS_Path_t* path, uint32_t* addr)
{
 800744c:	b590      	push	{r4, r7, lr}
 800744e:	b0db      	sub	sp, #364	@ 0x16c
 8007450:	af00      	add	r7, sp, #0
 8007452:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007456:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800745a:	6018      	str	r0, [r3, #0]
 800745c:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007460:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8007464:	6019      	str	r1, [r3, #0]
    int i =0;
 8007466:	2300      	movs	r3, #0
 8007468:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
    uint32_t nodeAddr = FDS_START_ADDR;
 800746c:	2300      	movs	r3, #0
 800746e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
	FDS_Header_t nodeHeader;
    FDS_Header_t* header = NULL;
 8007472:	2300      	movs	r3, #0
 8007474:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158

    while ( nodeAddr < FDS_END_ADDR )
 8007478:	e085      	b.n	8007586 <findBlockAddr+0x13a>
    {
		ReadFlash((uint8_t *)&nodeHeader, nodeAddr, sizeof(FDS_Header_t));
 800747a:	f107 030c 	add.w	r3, r7, #12
 800747e:	f44f 72a6 	mov.w	r2, #332	@ 0x14c
 8007482:	f8d7 1160 	ldr.w	r1, [r7, #352]	@ 0x160
 8007486:	4618      	mov	r0, r3
 8007488:	f7ff fec5 	bl	8007216 <ReadFlash>
        header = &nodeHeader;
 800748c:	f107 030c 	add.w	r3, r7, #12
 8007490:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158

        if ( header->status == FDS_STATUS_FULL )
 8007494:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8007498:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 800749c:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d16a      	bne.n	800757a <findBlockAddr+0x12e>
        {
            int compare = 0;
 80074a4:	2300      	movs	r3, #0
 80074a6:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

            for ( i=0; i<FDS_MAX_PATH_NUM; i++ )
 80074aa:	2300      	movs	r3, #0
 80074ac:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 80074b0:	e041      	b.n	8007536 <findBlockAddr+0xea>
            {
                if ( path->info[i].used == 1 )
 80074b2:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80074b6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80074ba:	6819      	ldr	r1, [r3, #0]
 80074bc:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80074c0:	4613      	mov	r3, r2
 80074c2:	009b      	lsls	r3, r3, #2
 80074c4:	4413      	add	r3, r2
 80074c6:	00db      	lsls	r3, r3, #3
 80074c8:	440b      	add	r3, r1
 80074ca:	3324      	adds	r3, #36	@ 0x24
 80074cc:	781b      	ldrb	r3, [r3, #0]
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d12c      	bne.n	800752c <findBlockAddr+0xe0>
                {
                    compare |= memcmp(header->path.info[i].data, path->info[i].data, path->info[i].size);
 80074d2:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80074d6:	4613      	mov	r3, r2
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	4413      	add	r3, r2
 80074dc:	00db      	lsls	r3, r3, #3
 80074de:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80074e2:	18d0      	adds	r0, r2, r3
 80074e4:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80074e8:	f5a3 71b2 	sub.w	r1, r3, #356	@ 0x164
 80074ec:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80074f0:	4613      	mov	r3, r2
 80074f2:	009b      	lsls	r3, r3, #2
 80074f4:	4413      	add	r3, r2
 80074f6:	00db      	lsls	r3, r3, #3
 80074f8:	680a      	ldr	r2, [r1, #0]
 80074fa:	18d4      	adds	r4, r2, r3
 80074fc:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007500:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8007504:	6819      	ldr	r1, [r3, #0]
 8007506:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 800750a:	4613      	mov	r3, r2
 800750c:	009b      	lsls	r3, r3, #2
 800750e:	4413      	add	r3, r2
 8007510:	00db      	lsls	r3, r3, #3
 8007512:	440b      	add	r3, r1
 8007514:	3320      	adds	r3, #32
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	461a      	mov	r2, r3
 800751a:	4621      	mov	r1, r4
 800751c:	f00d f906 	bl	801472c <memcmp>
 8007520:	4602      	mov	r2, r0
 8007522:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007526:	4313      	orrs	r3, r2
 8007528:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
            for ( i=0; i<FDS_MAX_PATH_NUM; i++ )
 800752c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8007530:	3301      	adds	r3, #1
 8007532:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8007536:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800753a:	2b07      	cmp	r3, #7
 800753c:	ddb9      	ble.n	80074b2 <findBlockAddr+0x66>
                }
            }

            if ( compare == 0 )
 800753e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007542:	2b00      	cmp	r3, #0
 8007544:	d10e      	bne.n	8007564 <findBlockAddr+0x118>
            {
				printf("file find: success, address : 0x%x\r\n", nodeAddr);
 8007546:	f8d7 1160 	ldr.w	r1, [r7, #352]	@ 0x160
 800754a:	481e      	ldr	r0, [pc, #120]	@ (80075c4 <findBlockAddr+0x178>)
 800754c:	f00c ff7e 	bl	801444c <iprintf>
                *addr = nodeAddr;
 8007550:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007554:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 800755e:	601a      	str	r2, [r3, #0]
                return FDS_OK;
 8007560:	2300      	movs	r3, #0
 8007562:	e029      	b.n	80075b8 <findBlockAddr+0x16c>
            }

            nodeAddr += (FDS_BLOCK_SIZE * header->blkCnt);
 8007564:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8007568:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 800756c:	031b      	lsls	r3, r3, #12
 800756e:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 8007572:	4413      	add	r3, r2
 8007574:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8007578:	e005      	b.n	8007586 <findBlockAddr+0x13a>
        }
        else
        {
            nodeAddr += FDS_BLOCK_SIZE;
 800757a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800757e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007582:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
    while ( nodeAddr < FDS_END_ADDR )
 8007586:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800758a:	4a0f      	ldr	r2, [pc, #60]	@ (80075c8 <findBlockAddr+0x17c>)
 800758c:	4293      	cmp	r3, r2
 800758e:	f67f af74 	bls.w	800747a <findBlockAddr+0x2e>
        }
    }

    *addr = FDS_START_ADDR;
 8007592:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007596:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	2200      	movs	r2, #0
 800759e:	601a      	str	r2, [r3, #0]

	printf("file not found. start addr : 0x%0x\r\n", *addr);
 80075a0:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80075a4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4619      	mov	r1, r3
 80075ae:	4807      	ldr	r0, [pc, #28]	@ (80075cc <findBlockAddr+0x180>)
 80075b0:	f00c ff4c 	bl	801444c <iprintf>
	return FDS_FAIL;
 80075b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80075b8:	4618      	mov	r0, r3
 80075ba:	f507 77b6 	add.w	r7, r7, #364	@ 0x16c
 80075be:	46bd      	mov	sp, r7
 80075c0:	bd90      	pop	{r4, r7, pc}
 80075c2:	bf00      	nop
 80075c4:	0801810c 	.word	0x0801810c
 80075c8:	0080fffe 	.word	0x0080fffe
 80075cc:	08018134 	.word	0x08018134

080075d0 <FDS_MakePath>:
  * @param[in]  data    Path data to add
  * @param[in]  size    Path size to add
  * @return     Secure database result value
  */
int FDS_MakePath(FDS_Path_t* path, int index, const void* data, int size)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b084      	sub	sp, #16
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	60b9      	str	r1, [r7, #8]
 80075da:	607a      	str	r2, [r7, #4]
 80075dc:	603b      	str	r3, [r7, #0]
    if ( index > FDS_MAX_PATH_NUM )
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	2b08      	cmp	r3, #8
 80075e2:	dd02      	ble.n	80075ea <FDS_MakePath+0x1a>
        return FDS_PATH_INDEX;
 80075e4:	f06f 0301 	mvn.w	r3, #1
 80075e8:	e026      	b.n	8007638 <FDS_MakePath+0x68>

    if ( size > FDS_MAX_PATH_SIZE )
 80075ea:	683b      	ldr	r3, [r7, #0]
 80075ec:	2b20      	cmp	r3, #32
 80075ee:	dd02      	ble.n	80075f6 <FDS_MakePath+0x26>
        return FDS_MEMORY;
 80075f0:	f06f 0303 	mvn.w	r3, #3
 80075f4:	e020      	b.n	8007638 <FDS_MakePath+0x68>

    memcpy(path->info[index].data, data, size);
 80075f6:	68ba      	ldr	r2, [r7, #8]
 80075f8:	4613      	mov	r3, r2
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	4413      	add	r3, r2
 80075fe:	00db      	lsls	r3, r3, #3
 8007600:	68fa      	ldr	r2, [r7, #12]
 8007602:	4413      	add	r3, r2
 8007604:	683a      	ldr	r2, [r7, #0]
 8007606:	6879      	ldr	r1, [r7, #4]
 8007608:	4618      	mov	r0, r3
 800760a:	f00d f944 	bl	8014896 <memcpy>
    path->info[index].size = size;
 800760e:	6839      	ldr	r1, [r7, #0]
 8007610:	68f8      	ldr	r0, [r7, #12]
 8007612:	68ba      	ldr	r2, [r7, #8]
 8007614:	4613      	mov	r3, r2
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	4413      	add	r3, r2
 800761a:	00db      	lsls	r3, r3, #3
 800761c:	4403      	add	r3, r0
 800761e:	3320      	adds	r3, #32
 8007620:	6019      	str	r1, [r3, #0]
    path->info[index].used = 1;
 8007622:	68f9      	ldr	r1, [r7, #12]
 8007624:	68ba      	ldr	r2, [r7, #8]
 8007626:	4613      	mov	r3, r2
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	4413      	add	r3, r2
 800762c:	00db      	lsls	r3, r3, #3
 800762e:	440b      	add	r3, r1
 8007630:	3324      	adds	r3, #36	@ 0x24
 8007632:	2201      	movs	r2, #1
 8007634:	701a      	strb	r2, [r3, #0]

    return FDS_OK;
 8007636:	2300      	movs	r3, #0
}
 8007638:	4618      	mov	r0, r3
 800763a:	3710      	adds	r7, #16
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <FDS_GetFileAddress>:
  * @param[in]  filePaht    Path + filename
  * @param[out] addr    Data address
  * @return     Secure database result value
  */

FDS_Ret FDS_GetFileAddress(uint8_t* filepath, FDS_Path_t* path,  uint32_t* addr){
 8007640:	b580      	push	{r7, lr}
 8007642:	b086      	sub	sp, #24
 8007644:	af00      	add	r7, sp, #0
 8007646:	60f8      	str	r0, [r7, #12]
 8007648:	60b9      	str	r1, [r7, #8]
 800764a:	607a      	str	r2, [r7, #4]
	FDS_Ret ret;

	FDS_MakePath(path, 0, filepath, strlen(filepath));
 800764c:	68f8      	ldr	r0, [r7, #12]
 800764e:	f7f8 fde7 	bl	8000220 <strlen>
 8007652:	4603      	mov	r3, r0
 8007654:	68fa      	ldr	r2, [r7, #12]
 8007656:	2100      	movs	r1, #0
 8007658:	68b8      	ldr	r0, [r7, #8]
 800765a:	f7ff ffb9 	bl	80075d0 <FDS_MakePath>

	printf("get file path : %s\r\n", path->info[0].data);
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	4619      	mov	r1, r3
 8007662:	4807      	ldr	r0, [pc, #28]	@ (8007680 <FDS_GetFileAddress+0x40>)
 8007664:	f00c fef2 	bl	801444c <iprintf>
	ret = findBlockAddr(path, addr);
 8007668:	6879      	ldr	r1, [r7, #4]
 800766a:	68b8      	ldr	r0, [r7, #8]
 800766c:	f7ff feee 	bl	800744c <findBlockAddr>
 8007670:	4603      	mov	r3, r0
 8007672:	75fb      	strb	r3, [r7, #23]
	return ret;
 8007674:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007678:	4618      	mov	r0, r3
 800767a:	3718      	adds	r7, #24
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}
 8007680:	0801815c 	.word	0x0801815c

08007684 <FDS_Write>:
  * @param[in]  mode    Secure database mode
  * @param[out] addr    Data stored address
  * @return     Secure database result value
  */
FDS_Ret FDS_Write(uint8_t* filepath, uint8_t* data, int size, FDS_Mode mode, uint32_t* addr)
{
 8007684:	b590      	push	{r4, r7, lr}
 8007686:	f5ad 7d2d 	sub.w	sp, sp, #692	@ 0x2b4
 800768a:	af00      	add	r7, sp, #0
 800768c:	f507 742c 	add.w	r4, r7, #688	@ 0x2b0
 8007690:	f5a4 7429 	sub.w	r4, r4, #676	@ 0x2a4
 8007694:	6020      	str	r0, [r4, #0]
 8007696:	f507 702c 	add.w	r0, r7, #688	@ 0x2b0
 800769a:	f5a0 702a 	sub.w	r0, r0, #680	@ 0x2a8
 800769e:	6001      	str	r1, [r0, #0]
 80076a0:	f507 712c 	add.w	r1, r7, #688	@ 0x2b0
 80076a4:	f5a1 712b 	sub.w	r1, r1, #684	@ 0x2ac
 80076a8:	600a      	str	r2, [r1, #0]
 80076aa:	461a      	mov	r2, r3
 80076ac:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80076b0:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 80076b4:	701a      	strb	r2, [r3, #0]
    int      blkCnt   = 0;
 80076b6:	2300      	movs	r3, #0
 80076b8:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
    int      reqSize  = 0;
 80076bc:	2300      	movs	r3, #0
 80076be:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8
    uint32_t nodeAddr = 0;
 80076c2:	2300      	movs	r3, #0
 80076c4:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
    FDS_Header_t header;
	FDS_Path_t path = {0,};
 80076c8:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80076cc:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 80076d0:	4618      	mov	r0, r3
 80076d2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80076d6:	461a      	mov	r2, r3
 80076d8:	2100      	movs	r1, #0
 80076da:	f00d f837 	bl	801474c <memset>
	FDS_Ret ret;
	uint16_t	dataStart;

	ret = FDS_GetFileAddress(filepath, &path, &nodeAddr);
 80076de:	f507 7228 	add.w	r2, r7, #672	@ 0x2a0
 80076e2:	f107 0114 	add.w	r1, r7, #20
 80076e6:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80076ea:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 80076ee:	6818      	ldr	r0, [r3, #0]
 80076f0:	f7ff ffa6 	bl	8007640 <FDS_GetFileAddress>
 80076f4:	4603      	mov	r3, r0
 80076f6:	f887 32a7 	strb.w	r3, [r7, #679]	@ 0x2a7
	
//	printf("Write address : 0x%x\r\n", nodeAddr);
	if(ret == FDS_OK){
 80076fa:	f997 32a7 	ldrsb.w	r3, [r7, #679]	@ 0x2a7
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d104      	bne.n	800770c <FDS_Write+0x88>
		FDS_Delete(&path);
 8007702:	f107 0314 	add.w	r3, r7, #20
 8007706:	4618      	mov	r0, r3
 8007708:	f000 f974 	bl	80079f4 <FDS_Delete>
    if ( nodeAddr != 0 )
    {
        return FDS_DUPLICATE;
    }
*/
	dataStart = 256*2;
 800770c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007710:	f8a7 32a4 	strh.w	r3, [r7, #676]	@ 0x2a4
//	reqSize = sizeof(FDS_Header_t) + size;
	reqSize = dataStart + size;
 8007714:	f8b7 32a4 	ldrh.w	r3, [r7, #676]	@ 0x2a4
 8007718:	f507 722c 	add.w	r2, r7, #688	@ 0x2b0
 800771c:	f5a2 722b 	sub.w	r2, r2, #684	@ 0x2ac
 8007720:	6812      	ldr	r2, [r2, #0]
 8007722:	4413      	add	r3, r2
 8007724:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8

    blkCnt = findEmptyBlockAddr(&nodeAddr, reqSize);
 8007728:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 800772c:	f8d7 12a8 	ldr.w	r1, [r7, #680]	@ 0x2a8
 8007730:	4618      	mov	r0, r3
 8007732:	f7ff fdd5 	bl	80072e0 <findEmptyBlockAddr>
 8007736:	f8c7 02ac 	str.w	r0, [r7, #684]	@ 0x2ac
//    if (( nodeAddr == 0 ) || ( blkCnt == 0 )){
	
	if (blkCnt == 0){
 800773a:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 800773e:	2b00      	cmp	r3, #0
 8007740:	d105      	bne.n	800774e <FDS_Write+0xca>
		printf("File write failed. Not found Empty Block\r\n");
 8007742:	4847      	ldr	r0, [pc, #284]	@ (8007860 <FDS_Write+0x1dc>)
 8007744:	f00c fef2 	bl	801452c <puts>
		return FDS_FAIL;
 8007748:	f04f 33ff 	mov.w	r3, #4294967295
 800774c:	e082      	b.n	8007854 <FDS_Write+0x1d0>
    }

	printf("Write address : 0x%x\r\n", nodeAddr);
 800774e:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8007752:	4619      	mov	r1, r3
 8007754:	4843      	ldr	r0, [pc, #268]	@ (8007864 <FDS_Write+0x1e0>)
 8007756:	f00c fe79 	bl	801444c <iprintf>

	header.status = FDS_STATUS_FULL;
 800775a:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800775e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8007762:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8007766:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    header.secure = mode;
 800776a:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800776e:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 8007772:	781b      	ldrb	r3, [r3, #0]
 8007774:	b29a      	uxth	r2, r3
 8007776:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800777a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800777e:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142
    header.blkCnt = blkCnt;
 8007782:	f8d7 22ac 	ldr.w	r2, [r7, #684]	@ 0x2ac
 8007786:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800778a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800778e:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
    header.size   = size;
 8007792:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8007796:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80077a0:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80077a4:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
	
    memcpy(&header.path, &path, sizeof(FDS_Path_t));
 80077a8:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80077ac:	f5a3 72ae 	sub.w	r2, r3, #348	@ 0x15c
 80077b0:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80077b4:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 80077b8:	4610      	mov	r0, r2
 80077ba:	4619      	mov	r1, r3
 80077bc:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80077c0:	461a      	mov	r2, r3
 80077c2:	f00d f868 	bl	8014896 <memcpy>

    if ( addr != NULL )
 80077c6:	f8d7 32c0 	ldr.w	r3, [r7, #704]	@ 0x2c0
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d004      	beq.n	80077d8 <FDS_Write+0x154>
        memcpy(addr, &nodeAddr, 4);
 80077ce:	f8d7 22a0 	ldr.w	r2, [r7, #672]	@ 0x2a0
 80077d2:	f8d7 32c0 	ldr.w	r3, [r7, #704]	@ 0x2c0
 80077d6:	601a      	str	r2, [r3, #0]

    WriteFlash((uint8_t*)&header, nodeAddr,  sizeof(FDS_Header_t));
 80077d8:	f8d7 12a0 	ldr.w	r1, [r7, #672]	@ 0x2a0
 80077dc:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 80077e0:	f44f 72a6 	mov.w	r2, #332	@ 0x14c
 80077e4:	4618      	mov	r0, r3
 80077e6:	f7ff fd47 	bl	8007278 <WriteFlash>
 //   nodeAddr += sizeof(FDS_Header_t);
    nodeAddr += dataStart;
 80077ea:	f8b7 22a4 	ldrh.w	r2, [r7, #676]	@ 0x2a4
 80077ee:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 80077f2:	4413      	add	r3, r2
 80077f4:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0

	
	if(dataStart % 8){
 80077f8:	f8b7 32a4 	ldrh.w	r3, [r7, #676]	@ 0x2a4
 80077fc:	f003 0307 	and.w	r3, r3, #7
 8007800:	b29b      	uxth	r3, r3
 8007802:	2b00      	cmp	r3, #0
 8007804:	d009      	beq.n	800781a <FDS_Write+0x196>
		nodeAddr  += 8 - (dataStart % 8);
 8007806:	f8d7 22a0 	ldr.w	r2, [r7, #672]	@ 0x2a0
 800780a:	f8b7 32a4 	ldrh.w	r3, [r7, #676]	@ 0x2a4
 800780e:	f003 0307 	and.w	r3, r3, #7
 8007812:	1ad3      	subs	r3, r2, r3
 8007814:	3308      	adds	r3, #8
 8007816:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
	}

    if ( header.secure == FDS_ENCRYPT )
 800781a:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800781e:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8007822:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 8007826:	2b01      	cmp	r3, #1
 8007828:	d00d      	beq.n	8007846 <FDS_Write+0x1c2>
//        writeEncryptData(nodeAddr, data, size);
    }
    else
    {
		
       	WriteFlash(data, nodeAddr, size);
 800782a:	f8d7 12a0 	ldr.w	r1, [r7, #672]	@ 0x2a0
 800782e:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8007832:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800783c:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 8007840:	6818      	ldr	r0, [r3, #0]
 8007842:	f7ff fd19 	bl	8007278 <WriteFlash>
    }
	printf("Write success, address: 0x%x. \r\n\n", nodeAddr);
 8007846:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 800784a:	4619      	mov	r1, r3
 800784c:	4806      	ldr	r0, [pc, #24]	@ (8007868 <FDS_Write+0x1e4>)
 800784e:	f00c fdfd 	bl	801444c <iprintf>

    return FDS_OK;
 8007852:	2300      	movs	r3, #0
}
 8007854:	4618      	mov	r0, r3
 8007856:	f507 772d 	add.w	r7, r7, #692	@ 0x2b4
 800785a:	46bd      	mov	sp, r7
 800785c:	bd90      	pop	{r4, r7, pc}
 800785e:	bf00      	nop
 8007860:	08018174 	.word	0x08018174
 8007864:	080181a0 	.word	0x080181a0
 8007868:	080181b8 	.word	0x080181b8

0800786c <FDS_Read>:
  * @param[out] data    Data buffer to read
  * @param[in]  size    Data buffer size to read
  * @return     Secure database result value
  */
FDS_Ret FDS_Read(uint8_t* filepath, void* data, int* size)
{
 800786c:	b580      	push	{r7, lr}
 800786e:	f5ad 7d2a 	sub.w	sp, sp, #680	@ 0x2a8
 8007872:	af00      	add	r7, sp, #0
 8007874:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8007878:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 800787c:	6018      	str	r0, [r3, #0]
 800787e:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8007882:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8007886:	6019      	str	r1, [r3, #0]
 8007888:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 800788c:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 8007890:	601a      	str	r2, [r3, #0]
    uint32_t nodeAddr = 0;
 8007892:	2300      	movs	r3, #0
 8007894:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
	uint16_t	dataStart;

	FDS_Header_t nodeHeader;
    FDS_Header_t* header = NULL;
 8007898:	2300      	movs	r3, #0
 800789a:	f8c7 32a4 	str.w	r3, [r7, #676]	@ 0x2a4
	FDS_Path_t path = {0,};
 800789e:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 80078a2:	f5a3 7326 	sub.w	r3, r3, #664	@ 0x298
 80078a6:	4618      	mov	r0, r3
 80078a8:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80078ac:	461a      	mov	r2, r3
 80078ae:	2100      	movs	r1, #0
 80078b0:	f00c ff4c 	bl	801474c <memset>
	FDS_Ret ret;

	memset(read_buf, 0, 400);
 80078b4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80078b8:	2100      	movs	r1, #0
 80078ba:	4847      	ldr	r0, [pc, #284]	@ (80079d8 <FDS_Read+0x16c>)
 80078bc:	f00c ff46 	bl	801474c <memset>


	printf("FDS Read!\r\n");
 80078c0:	4846      	ldr	r0, [pc, #280]	@ (80079dc <FDS_Read+0x170>)
 80078c2:	f00c fe33 	bl	801452c <puts>

	ret = FDS_GetFileAddress(filepath, &path, &nodeAddr);
 80078c6:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 80078ca:	f107 0110 	add.w	r1, r7, #16
 80078ce:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 80078d2:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 80078d6:	6818      	ldr	r0, [r3, #0]
 80078d8:	f7ff feb2 	bl	8007640 <FDS_GetFileAddress>
 80078dc:	4603      	mov	r3, r0
 80078de:	f887 32a3 	strb.w	r3, [r7, #675]	@ 0x2a3
	
	if(ret != FDS_OK){
 80078e2:	f997 32a3 	ldrsb.w	r3, [r7, #675]	@ 0x2a3
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d005      	beq.n	80078f6 <FDS_Read+0x8a>
		printf("file not found!\r\n");
 80078ea:	483d      	ldr	r0, [pc, #244]	@ (80079e0 <FDS_Read+0x174>)
 80078ec:	f00c fe1e 	bl	801452c <puts>
		return FDS_FAIL;
 80078f0:	f04f 33ff 	mov.w	r3, #4294967295
 80078f4:	e06a      	b.n	80079cc <FDS_Read+0x160>
	}
	
	dataStart = 256*2;
 80078f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80078fa:	f8a7 32a0 	strh.w	r3, [r7, #672]	@ 0x2a0
/*
    findBlockAddr(path, &nodeAddr);
    if ( nodeAddr == 0 )
        return FDS_FAIL;
*/
    if ( data == NULL )
 80078fe:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8007902:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d101      	bne.n	8007910 <FDS_Read+0xa4>
        return FDS_OK;
 800790c:	2300      	movs	r3, #0
 800790e:	e05d      	b.n	80079cc <FDS_Read+0x160>

	printf("File read address : 0x%x\r\n", nodeAddr);
 8007910:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 8007914:	4619      	mov	r1, r3
 8007916:	4833      	ldr	r0, [pc, #204]	@ (80079e4 <FDS_Read+0x178>)
 8007918:	f00c fd98 	bl	801444c <iprintf>

	ReadFlash((uint8_t *)&nodeHeader, nodeAddr, sizeof(FDS_Header_t));
 800791c:	f8d7 129c 	ldr.w	r1, [r7, #668]	@ 0x29c
 8007920:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8007924:	f44f 72a6 	mov.w	r2, #332	@ 0x14c
 8007928:	4618      	mov	r0, r3
 800792a:	f7ff fc74 	bl	8007216 <ReadFlash>
	header = &nodeHeader;
 800792e:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8007932:	f8c7 32a4 	str.w	r3, [r7, #676]	@ 0x2a4
//    header = (FDS_Header_t*)nodeAddr;		//del timothy
    nodeAddr += dataStart;
 8007936:	f8b7 22a0 	ldrh.w	r2, [r7, #672]	@ 0x2a0
 800793a:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 800793e:	4413      	add	r3, r2
 8007940:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
	
	if(dataStart % 8){
 8007944:	f8b7 32a0 	ldrh.w	r3, [r7, #672]	@ 0x2a0
 8007948:	f003 0307 	and.w	r3, r3, #7
 800794c:	b29b      	uxth	r3, r3
 800794e:	2b00      	cmp	r3, #0
 8007950:	d009      	beq.n	8007966 <FDS_Read+0xfa>
		nodeAddr  += 8 - (dataStart % 8);
 8007952:	f8d7 229c 	ldr.w	r2, [r7, #668]	@ 0x29c
 8007956:	f8b7 32a0 	ldrh.w	r3, [r7, #672]	@ 0x2a0
 800795a:	f003 0307 	and.w	r3, r3, #7
 800795e:	1ad3      	subs	r3, r2, r3
 8007960:	3308      	adds	r3, #8
 8007962:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
	}

	printf("file size : 0x%x\r\n", header->size);
 8007966:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 800796a:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800796e:	4619      	mov	r1, r3
 8007970:	481d      	ldr	r0, [pc, #116]	@ (80079e8 <FDS_Read+0x17c>)
 8007972:	f00c fd6b 	bl	801444c <iprintf>
/*
    if ( header->size > size )
        return FDS_MEMORY;
*/
    if ( header->secure == FDS_ENCRYPT )
 8007976:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 800797a:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 800797e:	2b01      	cmp	r3, #1
 8007980:	d012      	beq.n	80079a8 <FDS_Read+0x13c>
//        readEncryptData(nodeAddr, data, header->size);
    }
    else
    {
		
		printf("File read data address : 0x%x\r\n", nodeAddr);
 8007982:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 8007986:	4619      	mov	r1, r3
 8007988:	4818      	ldr	r0, [pc, #96]	@ (80079ec <FDS_Read+0x180>)
 800798a:	f00c fd5f 	bl	801444c <iprintf>

		ReadFlash((uint8_t *)data, nodeAddr, header->size);
 800798e:	f8d7 129c 	ldr.w	r1, [r7, #668]	@ 0x29c
 8007992:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 8007996:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
 800799a:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 800799e:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 80079a2:	6818      	ldr	r0, [r3, #0]
 80079a4:	f7ff fc37 	bl	8007216 <ReadFlash>
//        memcpy(data, (uint8_t*)nodeAddr, header->size);		//del timothy
    }

	*size = header->size;
 80079a8:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 80079ac:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80079b0:	461a      	mov	r2, r3
 80079b2:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 80079b6:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	601a      	str	r2, [r3, #0]

	printf("Read success, address: 0x%x. \r\n\n", nodeAddr);
 80079be:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 80079c2:	4619      	mov	r1, r3
 80079c4:	480a      	ldr	r0, [pc, #40]	@ (80079f0 <FDS_Read+0x184>)
 80079c6:	f00c fd41 	bl	801444c <iprintf>

    return FDS_OK;
 80079ca:	2300      	movs	r3, #0
}
 80079cc:	4618      	mov	r0, r3
 80079ce:	f507 772a 	add.w	r7, r7, #680	@ 0x2a8
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	20000f24 	.word	0x20000f24
 80079dc:	080181dc 	.word	0x080181dc
 80079e0:	080181e8 	.word	0x080181e8
 80079e4:	080181fc 	.word	0x080181fc
 80079e8:	08018218 	.word	0x08018218
 80079ec:	0801822c 	.word	0x0801822c
 80079f0:	0801824c 	.word	0x0801824c

080079f4 <FDS_Delete>:
  * @brief      The function deletes the data of path.
  * @param[in]  path    Path structure
  * @return     Secure database result value
  */
FDS_Ret FDS_Delete(FDS_Path_t* path)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b0da      	sub	sp, #360	@ 0x168
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80079fe:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8007a02:	6018      	str	r0, [r3, #0]
    int i = 0;
 8007a04:	2300      	movs	r3, #0
 8007a06:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
    int      blkCnt   = 0;
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
    uint32_t nodeAddr = 0;
 8007a10:	2300      	movs	r3, #0
 8007a12:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
	FDS_Header_t nodeHeader;
    FDS_Header_t* header = NULL;
 8007a16:	2300      	movs	r3, #0
 8007a18:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

	FDS_Ret ret = 0;
 8007a1c:	2300      	movs	r3, #0
 8007a1e:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

    ret = findBlockAddr(path, &nodeAddr);
 8007a22:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 8007a26:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007a2a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8007a2e:	4611      	mov	r1, r2
 8007a30:	6818      	ldr	r0, [r3, #0]
 8007a32:	f7ff fd0b 	bl	800744c <findBlockAddr>
 8007a36:	4603      	mov	r3, r0
 8007a38:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
    if ( (nodeAddr == 0) && (ret != FDS_OK)){
 8007a3c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d109      	bne.n	8007a58 <FDS_Delete+0x64>
 8007a44:	f997 315b 	ldrsb.w	r3, [r7, #347]	@ 0x15b
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d005      	beq.n	8007a58 <FDS_Delete+0x64>
		printf("Flash Delete fail.\r\n");
 8007a4c:	481c      	ldr	r0, [pc, #112]	@ (8007ac0 <FDS_Delete+0xcc>)
 8007a4e:	f00c fd6d 	bl	801452c <puts>
		return FDS_FAIL;
 8007a52:	f04f 33ff 	mov.w	r3, #4294967295
 8007a56:	e02d      	b.n	8007ab4 <FDS_Delete+0xc0>
    }

	ReadFlash((uint8_t *)&nodeHeader, nodeAddr, sizeof(FDS_Header_t));
 8007a58:	f8d7 1154 	ldr.w	r1, [r7, #340]	@ 0x154
 8007a5c:	f107 0308 	add.w	r3, r7, #8
 8007a60:	f44f 72a6 	mov.w	r2, #332	@ 0x14c
 8007a64:	4618      	mov	r0, r3
 8007a66:	f7ff fbd6 	bl	8007216 <ReadFlash>
	header = &nodeHeader;	
 8007a6a:	f107 0308 	add.w	r3, r7, #8
 8007a6e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
//    header = (FDS_Header_t*)nodeAddr;		//del timothy
    blkCnt = header->blkCnt;
 8007a72:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007a76:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8007a7a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

    for ( i=0; i<blkCnt; i++ )
 8007a7e:	2300      	movs	r3, #0
 8007a80:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8007a84:	e00f      	b.n	8007aa6 <FDS_Delete+0xb2>
    {
        ErasePageFlash(nodeAddr);
 8007a86:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f7ff fbae 	bl	80071ec <ErasePageFlash>
        nodeAddr += FDS_BLOCK_SIZE;
 8007a90:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8007a94:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007a98:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
    for ( i=0; i<blkCnt; i++ )
 8007a9c:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8007aa0:	3301      	adds	r3, #1
 8007aa2:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8007aa6:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8007aaa:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	dbe9      	blt.n	8007a86 <FDS_Delete+0x92>
    }

    return FDS_OK;
 8007ab2:	2300      	movs	r3, #0
}
 8007ab4:	4618      	mov	r0, r3
 8007ab6:	f507 77b4 	add.w	r7, r7, #360	@ 0x168
 8007aba:	46bd      	mov	sp, r7
 8007abc:	bd80      	pop	{r7, pc}
 8007abe:	bf00      	nop
 8007ac0:	08018270 	.word	0x08018270

08007ac4 <W25Q_Init>:
 * @brief W25Q Init function
 *
 * @param none
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_Init(void) {
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b082      	sub	sp, #8
 8007ac8:	af00      	add	r7, sp, #0
	W25Q_STATE state;		// temp status variable

	// read id
	u8_t id = 0;
 8007aca:	2300      	movs	r3, #0
 8007acc:	71bb      	strb	r3, [r7, #6]
	state = W25Q_ReadID(&id);
 8007ace:	1dbb      	adds	r3, r7, #6
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f000 fb15 	bl	8008100 <W25Q_ReadID>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	71fb      	strb	r3, [r7, #7]
	if (state != W25Q_OK)
 8007ada:	79fb      	ldrb	r3, [r7, #7]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d001      	beq.n	8007ae4 <W25Q_Init+0x20>
		return state;
 8007ae0:	79fb      	ldrb	r3, [r7, #7]
 8007ae2:	e035      	b.n	8007b50 <W25Q_Init+0x8c>
	// u can check id here

	// read chip's state to private lib's struct
	state = W25Q_ReadStatusStruct(NULL);
 8007ae4:	2000      	movs	r0, #0
 8007ae6:	f000 f8f9 	bl	8007cdc <W25Q_ReadStatusStruct>
 8007aea:	4603      	mov	r3, r0
 8007aec:	71fb      	strb	r3, [r7, #7]
	if (state != W25Q_OK)
 8007aee:	79fb      	ldrb	r3, [r7, #7]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d001      	beq.n	8007af8 <W25Q_Init+0x34>
		return state;
 8007af4:	79fb      	ldrb	r3, [r7, #7]
 8007af6:	e02b      	b.n	8007b50 <W25Q_Init+0x8c>
			return state;
	}
#endif

	/* If Quad-SPI mode disabled */
	if (!w25q_status.QE) {
 8007af8:	4b17      	ldr	r3, [pc, #92]	@ (8007b58 <W25Q_Init+0x94>)
 8007afa:	789b      	ldrb	r3, [r3, #2]
 8007afc:	f083 0301 	eor.w	r3, r3, #1
 8007b00:	b2db      	uxtb	r3, r3
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d01e      	beq.n	8007b44 <W25Q_Init+0x80>
		u8_t buf_reg = 0;
 8007b06:	2300      	movs	r3, #0
 8007b08:	717b      	strb	r3, [r7, #5]
		state = W25Q_ReadStatusReg(&buf_reg, 2);
 8007b0a:	1d7b      	adds	r3, r7, #5
 8007b0c:	2102      	movs	r1, #2
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f000 f824 	bl	8007b5c <W25Q_ReadStatusReg>
 8007b14:	4603      	mov	r3, r0
 8007b16:	71fb      	strb	r3, [r7, #7]
		if (state != W25Q_OK)
 8007b18:	79fb      	ldrb	r3, [r7, #7]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d001      	beq.n	8007b22 <W25Q_Init+0x5e>
			return state;
 8007b1e:	79fb      	ldrb	r3, [r7, #7]
 8007b20:	e016      	b.n	8007b50 <W25Q_Init+0x8c>
		buf_reg |= 0b10;
 8007b22:	797b      	ldrb	r3, [r7, #5]
 8007b24:	f043 0302 	orr.w	r3, r3, #2
 8007b28:	b2db      	uxtb	r3, r3
 8007b2a:	717b      	strb	r3, [r7, #5]
		state = W25Q_WriteStatusReg(buf_reg, 2);
 8007b2c:	797b      	ldrb	r3, [r7, #5]
 8007b2e:	2102      	movs	r1, #2
 8007b30:	4618      	mov	r0, r3
 8007b32:	f000 f867 	bl	8007c04 <W25Q_WriteStatusReg>
 8007b36:	4603      	mov	r3, r0
 8007b38:	71fb      	strb	r3, [r7, #7]
		if (state != W25Q_OK)
 8007b3a:	79fb      	ldrb	r3, [r7, #7]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d001      	beq.n	8007b44 <W25Q_Init+0x80>
			return state;
 8007b40:	79fb      	ldrb	r3, [r7, #7]
 8007b42:	e005      	b.n	8007b50 <W25Q_Init+0x8c>
	}

	// make another read
	state = W25Q_ReadStatusStruct(NULL);
 8007b44:	2000      	movs	r0, #0
 8007b46:	f000 f8c9 	bl	8007cdc <W25Q_ReadStatusStruct>
 8007b4a:	4603      	mov	r3, r0
 8007b4c:	71fb      	strb	r3, [r7, #7]
	// return communication status
	return state;
 8007b4e:	79fb      	ldrb	r3, [r7, #7]
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3708      	adds	r7, #8
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}
 8007b58:	200010b4 	.word	0x200010b4

08007b5c <W25Q_ReadStatusReg>:
 *
 * @param[out] reg_data 1 byte
 * @param[in] reg_num Desired register 1..3
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_ReadStatusReg(u8_t *reg_data, u8_t reg_num) {
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b090      	sub	sp, #64	@ 0x40
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	460b      	mov	r3, r1
 8007b66:	70fb      	strb	r3, [r7, #3]
	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8007b68:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007b6c:	627b      	str	r3, [r7, #36]	@ 0x24

	if (reg_num == 1)
 8007b6e:	78fb      	ldrb	r3, [r7, #3]
 8007b70:	2b01      	cmp	r3, #1
 8007b72:	d102      	bne.n	8007b7a <W25Q_ReadStatusReg+0x1e>
		com.Instruction = W25Q_READ_SR1;
 8007b74:	2305      	movs	r3, #5
 8007b76:	60fb      	str	r3, [r7, #12]
 8007b78:	e00d      	b.n	8007b96 <W25Q_ReadStatusReg+0x3a>
	else if (reg_num == 2)
 8007b7a:	78fb      	ldrb	r3, [r7, #3]
 8007b7c:	2b02      	cmp	r3, #2
 8007b7e:	d102      	bne.n	8007b86 <W25Q_ReadStatusReg+0x2a>
		com.Instruction = W25Q_READ_SR2;
 8007b80:	2335      	movs	r3, #53	@ 0x35
 8007b82:	60fb      	str	r3, [r7, #12]
 8007b84:	e007      	b.n	8007b96 <W25Q_ReadStatusReg+0x3a>
	else if (reg_num == 3)
 8007b86:	78fb      	ldrb	r3, [r7, #3]
 8007b88:	2b03      	cmp	r3, #3
 8007b8a:	d102      	bne.n	8007b92 <W25Q_ReadStatusReg+0x36>
		com.Instruction = W25Q_READ_SR3;
 8007b8c:	2315      	movs	r3, #21
 8007b8e:	60fb      	str	r3, [r7, #12]
 8007b90:	e001      	b.n	8007b96 <W25Q_ReadStatusReg+0x3a>
	else
		return W25Q_PARAM_ERR;
 8007b92:	2302      	movs	r3, #2
 8007b94:	e02f      	b.n	8007bf6 <W25Q_ReadStatusReg+0x9a>

	com.AddressMode = QSPI_ADDRESS_NONE;
 8007b96:	2300      	movs	r3, #0
 8007b98:	62bb      	str	r3, [r7, #40]	@ 0x28
	com.AddressSize = QSPI_ADDRESS_NONE;
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	61bb      	str	r3, [r7, #24]
	com.Address = 0x0U;
 8007b9e:	2300      	movs	r3, #0
 8007ba0:	613b      	str	r3, [r7, #16]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8007ba6:	2300      	movs	r3, #0
 8007ba8:	617b      	str	r3, [r7, #20]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 8007baa:	2300      	movs	r3, #0
 8007bac:	61fb      	str	r3, [r7, #28]

	com.DummyCycles = 0;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	623b      	str	r3, [r7, #32]
	com.DataMode = QSPI_DATA_1_LINE;
 8007bb2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007bb6:	633b      	str	r3, [r7, #48]	@ 0x30
	com.NbData = 1;
 8007bb8:	2301      	movs	r3, #1
 8007bba:	637b      	str	r3, [r7, #52]	@ 0x34

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	63bb      	str	r3, [r7, #56]	@ 0x38
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8007bc0:	2300      	movs	r3, #0
 8007bc2:	63fb      	str	r3, [r7, #60]	@ 0x3c

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007bc4:	f107 030c 	add.w	r3, r7, #12
 8007bc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bcc:	4619      	mov	r1, r3
 8007bce:	480c      	ldr	r0, [pc, #48]	@ (8007c00 <W25Q_ReadStatusReg+0xa4>)
 8007bd0:	f003 fc4c 	bl	800b46c <HAL_QSPI_Command>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d001      	beq.n	8007bde <W25Q_ReadStatusReg+0x82>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 8007bda:	2304      	movs	r3, #4
 8007bdc:	e00b      	b.n	8007bf6 <W25Q_ReadStatusReg+0x9a>
	}
	if (HAL_QSPI_Receive(&hqspi, reg_data, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007bde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007be2:	6879      	ldr	r1, [r7, #4]
 8007be4:	4806      	ldr	r0, [pc, #24]	@ (8007c00 <W25Q_ReadStatusReg+0xa4>)
 8007be6:	f003 fd31 	bl	800b64c <HAL_QSPI_Receive>
 8007bea:	4603      	mov	r3, r0
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d001      	beq.n	8007bf4 <W25Q_ReadStatusReg+0x98>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 8007bf0:	2304      	movs	r3, #4
 8007bf2:	e000      	b.n	8007bf6 <W25Q_ReadStatusReg+0x9a>
	}

	return W25Q_OK;
 8007bf4:	2300      	movs	r3, #0
}
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	3740      	adds	r7, #64	@ 0x40
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}
 8007bfe:	bf00      	nop
 8007c00:	20000a20 	.word	0x20000a20

08007c04 <W25Q_WriteStatusReg>:
 *
 * @param[in] reg_data 1 byte
 * @param[in] reg_num Desired register 1..3
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_WriteStatusReg(u8_t reg_data, u8_t reg_num) {
 8007c04:	b580      	push	{r7, lr}
 8007c06:	b090      	sub	sp, #64	@ 0x40
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	460a      	mov	r2, r1
 8007c0e:	71fb      	strb	r3, [r7, #7]
 8007c10:	4613      	mov	r3, r2
 8007c12:	71bb      	strb	r3, [r7, #6]
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007c14:	e002      	b.n	8007c1c <W25Q_WriteStatusReg+0x18>
		w25q_delay(1);
 8007c16:	2001      	movs	r0, #1
 8007c18:	f7f9 fe0c 	bl	8001834 <HAL_Delay>
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007c1c:	f000 f8fc 	bl	8007e18 <W25Q_IsBusy>
 8007c20:	4603      	mov	r3, r0
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d0f7      	beq.n	8007c16 <W25Q_WriteStatusReg+0x12>

	W25Q_STATE state = W25Q_WriteEnable(1);
 8007c26:	2001      	movs	r0, #1
 8007c28:	f000 faac 	bl	8008184 <W25Q_WriteEnable>
 8007c2c:	4603      	mov	r3, r0
 8007c2e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (state != W25Q_OK)
 8007c32:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d002      	beq.n	8007c40 <W25Q_WriteStatusReg+0x3c>
		return state;
 8007c3a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007c3e:	e047      	b.n	8007cd0 <W25Q_WriteStatusReg+0xcc>

	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8007c40:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007c44:	623b      	str	r3, [r7, #32]

	if (reg_num == 1)
 8007c46:	79bb      	ldrb	r3, [r7, #6]
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d102      	bne.n	8007c52 <W25Q_WriteStatusReg+0x4e>
		com.Instruction = W25Q_WRITE_SR1;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	60bb      	str	r3, [r7, #8]
 8007c50:	e00d      	b.n	8007c6e <W25Q_WriteStatusReg+0x6a>
	else if (reg_num == 2)
 8007c52:	79bb      	ldrb	r3, [r7, #6]
 8007c54:	2b02      	cmp	r3, #2
 8007c56:	d102      	bne.n	8007c5e <W25Q_WriteStatusReg+0x5a>
		com.Instruction = W25Q_WRITE_SR2;
 8007c58:	2331      	movs	r3, #49	@ 0x31
 8007c5a:	60bb      	str	r3, [r7, #8]
 8007c5c:	e007      	b.n	8007c6e <W25Q_WriteStatusReg+0x6a>
	else if (reg_num == 3)
 8007c5e:	79bb      	ldrb	r3, [r7, #6]
 8007c60:	2b03      	cmp	r3, #3
 8007c62:	d102      	bne.n	8007c6a <W25Q_WriteStatusReg+0x66>
		com.Instruction = W25Q_WRITE_SR3;
 8007c64:	2311      	movs	r3, #17
 8007c66:	60bb      	str	r3, [r7, #8]
 8007c68:	e001      	b.n	8007c6e <W25Q_WriteStatusReg+0x6a>
	else
		return W25Q_PARAM_ERR;
 8007c6a:	2302      	movs	r3, #2
 8007c6c:	e030      	b.n	8007cd0 <W25Q_WriteStatusReg+0xcc>

	com.AddressMode = QSPI_ADDRESS_NONE;
 8007c6e:	2300      	movs	r3, #0
 8007c70:	627b      	str	r3, [r7, #36]	@ 0x24
	com.AddressSize = QSPI_ADDRESS_NONE;
 8007c72:	2300      	movs	r3, #0
 8007c74:	617b      	str	r3, [r7, #20]
	com.Address = 0x0U;
 8007c76:	2300      	movs	r3, #0
 8007c78:	60fb      	str	r3, [r7, #12]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007c7a:	2300      	movs	r3, #0
 8007c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8007c7e:	2300      	movs	r3, #0
 8007c80:	613b      	str	r3, [r7, #16]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 8007c82:	2300      	movs	r3, #0
 8007c84:	61bb      	str	r3, [r7, #24]

	com.DummyCycles = 0;
 8007c86:	2300      	movs	r3, #0
 8007c88:	61fb      	str	r3, [r7, #28]
	com.DataMode = QSPI_DATA_1_LINE;
 8007c8a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007c8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
	com.NbData = 1;
 8007c90:	2301      	movs	r3, #1
 8007c92:	633b      	str	r3, [r7, #48]	@ 0x30

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 8007c94:	2300      	movs	r3, #0
 8007c96:	637b      	str	r3, [r7, #52]	@ 0x34
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	63bb      	str	r3, [r7, #56]	@ 0x38

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007c9c:	f107 0308 	add.w	r3, r7, #8
 8007ca0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ca4:	4619      	mov	r1, r3
 8007ca6:	480c      	ldr	r0, [pc, #48]	@ (8007cd8 <W25Q_WriteStatusReg+0xd4>)
 8007ca8:	f003 fbe0 	bl	800b46c <HAL_QSPI_Command>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d001      	beq.n	8007cb6 <W25Q_WriteStatusReg+0xb2>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 8007cb2:	2304      	movs	r3, #4
 8007cb4:	e00c      	b.n	8007cd0 <W25Q_WriteStatusReg+0xcc>
	}
	if (HAL_QSPI_Transmit(&hqspi, &reg_data, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007cb6:	1dfb      	adds	r3, r7, #7
 8007cb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cbc:	4619      	mov	r1, r3
 8007cbe:	4806      	ldr	r0, [pc, #24]	@ (8007cd8 <W25Q_WriteStatusReg+0xd4>)
 8007cc0:	f003 fc32 	bl	800b528 <HAL_QSPI_Transmit>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d001      	beq.n	8007cce <W25Q_WriteStatusReg+0xca>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 8007cca:	2304      	movs	r3, #4
 8007ccc:	e000      	b.n	8007cd0 <W25Q_WriteStatusReg+0xcc>
	}

	return W25Q_OK;
 8007cce:	2300      	movs	r3, #0
}
 8007cd0:	4618      	mov	r0, r3
 8007cd2:	3740      	adds	r7, #64	@ 0x40
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}
 8007cd8:	20000a20 	.word	0x20000a20

08007cdc <W25Q_ReadStatusStruct>:
 * Read all status registers to struct
 *
 * @param[out] status W25Q_STATUS_REG Pointer
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_ReadStatusStruct(W25Q_STATUS_REG *status) {
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b084      	sub	sp, #16
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
	// buffer enum-variable
	W25Q_STATE state;

	// buffer register variables
	u8_t SRs[3] = { 0, };
 8007ce4:	4b4a      	ldr	r3, [pc, #296]	@ (8007e10 <W25Q_ReadStatusStruct+0x134>)
 8007ce6:	881b      	ldrh	r3, [r3, #0]
 8007ce8:	81bb      	strh	r3, [r7, #12]
 8007cea:	2300      	movs	r3, #0
 8007cec:	73bb      	strb	r3, [r7, #14]

	// first portion
	state = W25Q_ReadStatusReg(&SRs[0], 1);
 8007cee:	f107 030c 	add.w	r3, r7, #12
 8007cf2:	2101      	movs	r1, #1
 8007cf4:	4618      	mov	r0, r3
 8007cf6:	f7ff ff31 	bl	8007b5c <W25Q_ReadStatusReg>
 8007cfa:	4603      	mov	r3, r0
 8007cfc:	73fb      	strb	r3, [r7, #15]
	if (state != W25Q_OK)
 8007cfe:	7bfb      	ldrb	r3, [r7, #15]
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d001      	beq.n	8007d08 <W25Q_ReadStatusStruct+0x2c>
		return state;
 8007d04:	7bfb      	ldrb	r3, [r7, #15]
 8007d06:	e07f      	b.n	8007e08 <W25Q_ReadStatusStruct+0x12c>

	// second portion
	state = W25Q_ReadStatusReg(&SRs[1], 2);
 8007d08:	f107 030c 	add.w	r3, r7, #12
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	2102      	movs	r1, #2
 8007d10:	4618      	mov	r0, r3
 8007d12:	f7ff ff23 	bl	8007b5c <W25Q_ReadStatusReg>
 8007d16:	4603      	mov	r3, r0
 8007d18:	73fb      	strb	r3, [r7, #15]
	if (state != W25Q_OK)
 8007d1a:	7bfb      	ldrb	r3, [r7, #15]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d001      	beq.n	8007d24 <W25Q_ReadStatusStruct+0x48>
		return state;
 8007d20:	7bfb      	ldrb	r3, [r7, #15]
 8007d22:	e071      	b.n	8007e08 <W25Q_ReadStatusStruct+0x12c>

	// third portion
	state = W25Q_ReadStatusReg(&SRs[2], 3);
 8007d24:	f107 030c 	add.w	r3, r7, #12
 8007d28:	3302      	adds	r3, #2
 8007d2a:	2103      	movs	r1, #3
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	f7ff ff15 	bl	8007b5c <W25Q_ReadStatusReg>
 8007d32:	4603      	mov	r3, r0
 8007d34:	73fb      	strb	r3, [r7, #15]
	if (state != W25Q_OK)
 8007d36:	7bfb      	ldrb	r3, [r7, #15]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d001      	beq.n	8007d40 <W25Q_ReadStatusStruct+0x64>
		return state;
 8007d3c:	7bfb      	ldrb	r3, [r7, #15]
 8007d3e:	e063      	b.n	8007e08 <W25Q_ReadStatusStruct+0x12c>
	if(status){
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d05f      	beq.n	8007e06 <W25Q_ReadStatusStruct+0x12a>
		status->BUSY = w25q_status.BUSY = SRs[0] & 0b1;
 8007d46:	7b3b      	ldrb	r3, [r7, #12]
 8007d48:	f003 0301 	and.w	r3, r3, #1
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	bf14      	ite	ne
 8007d50:	2301      	movne	r3, #1
 8007d52:	2300      	moveq	r3, #0
 8007d54:	b2da      	uxtb	r2, r3
 8007d56:	4b2f      	ldr	r3, [pc, #188]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007d58:	701a      	strb	r2, [r3, #0]
 8007d5a:	4b2e      	ldr	r3, [pc, #184]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007d5c:	781a      	ldrb	r2, [r3, #0]
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	701a      	strb	r2, [r3, #0]
		status->WEL = w25q_status.WEL = (SRs[0] >> 1) & 0b1;
 8007d62:	7b3b      	ldrb	r3, [r7, #12]
 8007d64:	085b      	lsrs	r3, r3, #1
 8007d66:	b2db      	uxtb	r3, r3
 8007d68:	f003 0301 	and.w	r3, r3, #1
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	bf14      	ite	ne
 8007d70:	2301      	movne	r3, #1
 8007d72:	2300      	moveq	r3, #0
 8007d74:	b2da      	uxtb	r2, r3
 8007d76:	4b27      	ldr	r3, [pc, #156]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007d78:	705a      	strb	r2, [r3, #1]
 8007d7a:	4b26      	ldr	r3, [pc, #152]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007d7c:	785a      	ldrb	r2, [r3, #1]
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	705a      	strb	r2, [r3, #1]
		status->QE = w25q_status.QE = (SRs[1] >> 1) & 0b1;
 8007d82:	7b7b      	ldrb	r3, [r7, #13]
 8007d84:	085b      	lsrs	r3, r3, #1
 8007d86:	b2db      	uxtb	r3, r3
 8007d88:	f003 0301 	and.w	r3, r3, #1
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	bf14      	ite	ne
 8007d90:	2301      	movne	r3, #1
 8007d92:	2300      	moveq	r3, #0
 8007d94:	b2da      	uxtb	r2, r3
 8007d96:	4b1f      	ldr	r3, [pc, #124]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007d98:	709a      	strb	r2, [r3, #2]
 8007d9a:	4b1e      	ldr	r3, [pc, #120]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007d9c:	789a      	ldrb	r2, [r3, #2]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	709a      	strb	r2, [r3, #2]
		status->SUS = w25q_status.SUS = (SRs[1] >> 7) & 0b1;
 8007da2:	7b7b      	ldrb	r3, [r7, #13]
 8007da4:	09db      	lsrs	r3, r3, #7
 8007da6:	b2db      	uxtb	r3, r3
 8007da8:	f003 0301 	and.w	r3, r3, #1
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	bf14      	ite	ne
 8007db0:	2301      	movne	r3, #1
 8007db2:	2300      	moveq	r3, #0
 8007db4:	b2da      	uxtb	r2, r3
 8007db6:	4b17      	ldr	r3, [pc, #92]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007db8:	70da      	strb	r2, [r3, #3]
 8007dba:	4b16      	ldr	r3, [pc, #88]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007dbc:	78da      	ldrb	r2, [r3, #3]
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	70da      	strb	r2, [r3, #3]
		status->ADS = w25q_status.ADS = SRs[2] & 0b1;
 8007dc2:	7bbb      	ldrb	r3, [r7, #14]
 8007dc4:	f003 0301 	and.w	r3, r3, #1
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	bf14      	ite	ne
 8007dcc:	2301      	movne	r3, #1
 8007dce:	2300      	moveq	r3, #0
 8007dd0:	b2da      	uxtb	r2, r3
 8007dd2:	4b10      	ldr	r3, [pc, #64]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007dd4:	711a      	strb	r2, [r3, #4]
 8007dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007dd8:	791a      	ldrb	r2, [r3, #4]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	711a      	strb	r2, [r3, #4]
		status->ADP = w25q_status.ADP = (SRs[2] >> 1) & 0b1;
 8007dde:	7bbb      	ldrb	r3, [r7, #14]
 8007de0:	085b      	lsrs	r3, r3, #1
 8007de2:	b2db      	uxtb	r3, r3
 8007de4:	f003 0301 	and.w	r3, r3, #1
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	bf14      	ite	ne
 8007dec:	2301      	movne	r3, #1
 8007dee:	2300      	moveq	r3, #0
 8007df0:	b2da      	uxtb	r2, r3
 8007df2:	4b08      	ldr	r3, [pc, #32]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007df4:	715a      	strb	r2, [r3, #5]
 8007df6:	4b07      	ldr	r3, [pc, #28]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007df8:	795a      	ldrb	r2, [r3, #5]
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	715a      	strb	r2, [r3, #5]
		status->SLEEP = w25q_status.SLEEP; //      ()
 8007dfe:	4b05      	ldr	r3, [pc, #20]	@ (8007e14 <W25Q_ReadStatusStruct+0x138>)
 8007e00:	799a      	ldrb	r2, [r3, #6]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	719a      	strb	r2, [r3, #6]
	}

	return state;
 8007e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3710      	adds	r7, #16
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}
 8007e10:	08018284 	.word	0x08018284
 8007e14:	200010b4 	.word	0x200010b4

08007e18 <W25Q_IsBusy>:
 * Fast checking Busy flag
 *
 * @param none
 * @return W25Q_STATE enum (W25Q_OK / W25Q_BUSY)
 */
W25Q_STATE W25Q_IsBusy(void) {
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b082      	sub	sp, #8
 8007e1c:	af00      	add	r7, sp, #0
	W25Q_STATE state;
	u8_t sr = 0;
 8007e1e:	2300      	movs	r3, #0
 8007e20:	71bb      	strb	r3, [r7, #6]

	state = W25Q_ReadStatusReg(&sr, 1);
 8007e22:	1dbb      	adds	r3, r7, #6
 8007e24:	2101      	movs	r1, #1
 8007e26:	4618      	mov	r0, r3
 8007e28:	f7ff fe98 	bl	8007b5c <W25Q_ReadStatusReg>
 8007e2c:	4603      	mov	r3, r0
 8007e2e:	71fb      	strb	r3, [r7, #7]
	if (state != W25Q_OK)
 8007e30:	79fb      	ldrb	r3, [r7, #7]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d001      	beq.n	8007e3a <W25Q_IsBusy+0x22>
		return state;
 8007e36:	79fb      	ldrb	r3, [r7, #7]
 8007e38:	e00b      	b.n	8007e52 <W25Q_IsBusy+0x3a>

	w25q_status.BUSY = sr & 0b1;
 8007e3a:	79bb      	ldrb	r3, [r7, #6]
 8007e3c:	f003 0301 	and.w	r3, r3, #1
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	bf14      	ite	ne
 8007e44:	2301      	movne	r3, #1
 8007e46:	2300      	moveq	r3, #0
 8007e48:	b2da      	uxtb	r2, r3
 8007e4a:	4b04      	ldr	r3, [pc, #16]	@ (8007e5c <W25Q_IsBusy+0x44>)
 8007e4c:	701a      	strb	r2, [r3, #0]

	return w25q_status.BUSY ? W25Q_BUSY : W25Q_OK;
 8007e4e:	4b03      	ldr	r3, [pc, #12]	@ (8007e5c <W25Q_IsBusy+0x44>)
 8007e50:	781b      	ldrb	r3, [r3, #0]
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3708      	adds	r7, #8
 8007e56:	46bd      	mov	sp, r7
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	200010b4 	.word	0x200010b4

08007e60 <W25Q_ReadRaw>:
 * @param[out] buf Pointer to data to be written (single or array)
 * @param[in] data_len Length of data (1..256)
 * @param[in] rawAddr Start address of chip's cell
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_ReadRaw(u8_t *buf, u16_t data_len, u32_t rawAddr) {
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b092      	sub	sp, #72	@ 0x48
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	60f8      	str	r0, [r7, #12]
 8007e68:	460b      	mov	r3, r1
 8007e6a:	607a      	str	r2, [r7, #4]
 8007e6c:	817b      	strh	r3, [r7, #10]
	if (data_len > 256 || data_len == 0)
 8007e6e:	897b      	ldrh	r3, [r7, #10]
 8007e70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007e74:	d802      	bhi.n	8007e7c <W25Q_ReadRaw+0x1c>
 8007e76:	897b      	ldrh	r3, [r7, #10]
 8007e78:	2b00      	cmp	r3, #0
 8007e7a:	d104      	bne.n	8007e86 <W25Q_ReadRaw+0x26>
		return W25Q_PARAM_ERR;
 8007e7c:	2302      	movs	r3, #2
 8007e7e:	e03e      	b.n	8007efe <W25Q_ReadRaw+0x9e>

	while (W25Q_IsBusy() == W25Q_BUSY)
		w25q_delay(1);
 8007e80:	2001      	movs	r0, #1
 8007e82:	f7f9 fcd7 	bl	8001834 <HAL_Delay>
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007e86:	f7ff ffc7 	bl	8007e18 <W25Q_IsBusy>
 8007e8a:	4603      	mov	r3, r0
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d0f7      	beq.n	8007e80 <W25Q_ReadRaw+0x20>

	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8007e90:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if MEM_FLASH_SIZE > 128U
	com.Instruction = W25Q_FAST_READ_QUAD_IO_4B;	 // Command
	com.AddressSize = QSPI_ADDRESS_32_BITS;
#else
		com.Instruction = W25Q_FAST_READ_QUAD_IO;	 // Command
 8007e96:	23eb      	movs	r3, #235	@ 0xeb
 8007e98:	617b      	str	r3, [r7, #20]
		com.AddressSize = QSPI_ADDRESS_24_BITS;
 8007e9a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007e9e:	623b      	str	r3, [r7, #32]
	#endif
	com.AddressMode = QSPI_ADDRESS_4_LINES;
 8007ea0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007ea4:	633b      	str	r3, [r7, #48]	@ 0x30

	com.Address = rawAddr;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	61bb      	str	r3, [r7, #24]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	637b      	str	r3, [r7, #52]	@ 0x34
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8007eae:	2300      	movs	r3, #0
 8007eb0:	61fb      	str	r3, [r7, #28]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 8007eb2:	2300      	movs	r3, #0
 8007eb4:	627b      	str	r3, [r7, #36]	@ 0x24

	com.DummyCycles = 6;
 8007eb6:	2306      	movs	r3, #6
 8007eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
	com.DataMode = QSPI_DATA_4_LINES;
 8007eba:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8007ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
	com.NbData = data_len;
 8007ec0:	897b      	ldrh	r3, [r7, #10]
 8007ec2:	63fb      	str	r3, [r7, #60]	@ 0x3c

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	643b      	str	r3, [r7, #64]	@ 0x40
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	647b      	str	r3, [r7, #68]	@ 0x44

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007ecc:	f107 0314 	add.w	r3, r7, #20
 8007ed0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ed4:	4619      	mov	r1, r3
 8007ed6:	480c      	ldr	r0, [pc, #48]	@ (8007f08 <W25Q_ReadRaw+0xa8>)
 8007ed8:	f003 fac8 	bl	800b46c <HAL_QSPI_Command>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d001      	beq.n	8007ee6 <W25Q_ReadRaw+0x86>
			!= HAL_OK)
		return W25Q_SPI_ERR;
 8007ee2:	2304      	movs	r3, #4
 8007ee4:	e00b      	b.n	8007efe <W25Q_ReadRaw+0x9e>

	if (HAL_QSPI_Receive(&hqspi, buf, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007ee6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007eea:	68f9      	ldr	r1, [r7, #12]
 8007eec:	4806      	ldr	r0, [pc, #24]	@ (8007f08 <W25Q_ReadRaw+0xa8>)
 8007eee:	f003 fbad 	bl	800b64c <HAL_QSPI_Receive>
 8007ef2:	4603      	mov	r3, r0
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d001      	beq.n	8007efc <W25Q_ReadRaw+0x9c>
		return W25Q_SPI_ERR;
 8007ef8:	2304      	movs	r3, #4
 8007efa:	e000      	b.n	8007efe <W25Q_ReadRaw+0x9e>

	return W25Q_OK;
 8007efc:	2300      	movs	r3, #0
}
 8007efe:	4618      	mov	r0, r3
 8007f00:	3748      	adds	r7, #72	@ 0x48
 8007f02:	46bd      	mov	sp, r7
 8007f04:	bd80      	pop	{r7, pc}
 8007f06:	bf00      	nop
 8007f08:	20000a20 	.word	0x20000a20

08007f0c <W25Q_ProgramRaw>:
 * @param[in] buf Pointer to data to be written (single or array)
 * @param[in] data_len Length of data (1..256)
 * @param[in] rawAddr Start address of chip's cell
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_ProgramRaw(u8_t *buf, u16_t data_len, u32_t rawAddr) {
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b092      	sub	sp, #72	@ 0x48
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	60f8      	str	r0, [r7, #12]
 8007f14:	460b      	mov	r3, r1
 8007f16:	607a      	str	r2, [r7, #4]
 8007f18:	817b      	strh	r3, [r7, #10]
	if (data_len > 256 || data_len == 0)
 8007f1a:	897b      	ldrh	r3, [r7, #10]
 8007f1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007f20:	d802      	bhi.n	8007f28 <W25Q_ProgramRaw+0x1c>
 8007f22:	897b      	ldrh	r3, [r7, #10]
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d104      	bne.n	8007f32 <W25Q_ProgramRaw+0x26>
		return W25Q_PARAM_ERR;
 8007f28:	2302      	movs	r3, #2
 8007f2a:	e053      	b.n	8007fd4 <W25Q_ProgramRaw+0xc8>

	while (W25Q_IsBusy() == W25Q_BUSY)
		w25q_delay(1);
 8007f2c:	2001      	movs	r0, #1
 8007f2e:	f7f9 fc81 	bl	8001834 <HAL_Delay>
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007f32:	f7ff ff71 	bl	8007e18 <W25Q_IsBusy>
 8007f36:	4603      	mov	r3, r0
 8007f38:	2b01      	cmp	r3, #1
 8007f3a:	d0f7      	beq.n	8007f2c <W25Q_ProgramRaw+0x20>

	W25Q_STATE state = W25Q_WriteEnable(1);
 8007f3c:	2001      	movs	r0, #1
 8007f3e:	f000 f921 	bl	8008184 <W25Q_WriteEnable>
 8007f42:	4603      	mov	r3, r0
 8007f44:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (state != W25Q_OK)
 8007f48:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d002      	beq.n	8007f56 <W25Q_ProgramRaw+0x4a>
		return state;
 8007f50:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007f54:	e03e      	b.n	8007fd4 <W25Q_ProgramRaw+0xc8>

	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8007f56:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
#if MEM_FLASH_SIZE > 128U
	com.Instruction = W25Q_PAGE_PROGRAM_QUAD_INP_4B;	 // Command
	com.AddressSize = QSPI_ADDRESS_32_BITS;
#else
		com.Instruction = W25Q_PAGE_PROGRAM_QUAD_INP;	 // Command
 8007f5c:	2332      	movs	r3, #50	@ 0x32
 8007f5e:	613b      	str	r3, [r7, #16]
		com.AddressSize = QSPI_ADDRESS_24_BITS;
 8007f60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007f64:	61fb      	str	r3, [r7, #28]
	#endif
	com.AddressMode = QSPI_ADDRESS_1_LINE;
 8007f66:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c

	com.Address = rawAddr;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	617b      	str	r3, [r7, #20]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007f70:	2300      	movs	r3, #0
 8007f72:	633b      	str	r3, [r7, #48]	@ 0x30
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8007f74:	2300      	movs	r3, #0
 8007f76:	61bb      	str	r3, [r7, #24]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 8007f78:	2300      	movs	r3, #0
 8007f7a:	623b      	str	r3, [r7, #32]

	com.DummyCycles = 0;
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	627b      	str	r3, [r7, #36]	@ 0x24
	com.DataMode = QSPI_DATA_4_LINES;
 8007f80:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8007f84:	637b      	str	r3, [r7, #52]	@ 0x34
	com.NbData = data_len;
 8007f86:	897b      	ldrh	r3, [r7, #10]
 8007f88:	63bb      	str	r3, [r7, #56]	@ 0x38

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8007f8e:	2300      	movs	r3, #0
 8007f90:	643b      	str	r3, [r7, #64]	@ 0x40

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007f92:	f107 0310 	add.w	r3, r7, #16
 8007f96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f9a:	4619      	mov	r1, r3
 8007f9c:	480f      	ldr	r0, [pc, #60]	@ (8007fdc <W25Q_ProgramRaw+0xd0>)
 8007f9e:	f003 fa65 	bl	800b46c <HAL_QSPI_Command>
 8007fa2:	4603      	mov	r3, r0
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	d001      	beq.n	8007fac <W25Q_ProgramRaw+0xa0>
			!= HAL_OK)
		return W25Q_SPI_ERR;
 8007fa8:	2304      	movs	r3, #4
 8007faa:	e013      	b.n	8007fd4 <W25Q_ProgramRaw+0xc8>

	if (HAL_QSPI_Transmit(&hqspi, buf, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007fac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fb0:	68f9      	ldr	r1, [r7, #12]
 8007fb2:	480a      	ldr	r0, [pc, #40]	@ (8007fdc <W25Q_ProgramRaw+0xd0>)
 8007fb4:	f003 fab8 	bl	800b528 <HAL_QSPI_Transmit>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d004      	beq.n	8007fc8 <W25Q_ProgramRaw+0xbc>
			!= HAL_OK)
		return W25Q_SPI_ERR;
 8007fbe:	2304      	movs	r3, #4
 8007fc0:	e008      	b.n	8007fd4 <W25Q_ProgramRaw+0xc8>

	while (W25Q_IsBusy() == W25Q_BUSY)
		w25q_delay(1);
 8007fc2:	2001      	movs	r0, #1
 8007fc4:	f7f9 fc36 	bl	8001834 <HAL_Delay>
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007fc8:	f7ff ff26 	bl	8007e18 <W25Q_IsBusy>
 8007fcc:	4603      	mov	r3, r0
 8007fce:	2b01      	cmp	r3, #1
 8007fd0:	d0f7      	beq.n	8007fc2 <W25Q_ProgramRaw+0xb6>

	return W25Q_OK;
 8007fd2:	2300      	movs	r3, #0
}
 8007fd4:	4618      	mov	r0, r3
 8007fd6:	3748      	adds	r7, #72	@ 0x48
 8007fd8:	46bd      	mov	sp, r7
 8007fda:	bd80      	pop	{r7, pc}
 8007fdc:	20000a20 	.word	0x20000a20

08007fe0 <W25Q_EraseSector>:
 *
 * @note Should be executed before writing
 * @param[in] SectAddr Sector start address
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_EraseSector(u32_t SectAddr) {
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b092      	sub	sp, #72	@ 0x48
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
	if (SectAddr >= SECTOR_COUNT)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007fee:	d304      	bcc.n	8007ffa <W25Q_EraseSector+0x1a>
		return W25Q_PARAM_ERR;
 8007ff0:	2302      	movs	r3, #2
 8007ff2:	e04a      	b.n	800808a <W25Q_EraseSector+0xaa>

	while (W25Q_IsBusy() == W25Q_BUSY)
		w25q_delay(1);
 8007ff4:	2001      	movs	r0, #1
 8007ff6:	f7f9 fc1d 	bl	8001834 <HAL_Delay>
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007ffa:	f7ff ff0d 	bl	8007e18 <W25Q_IsBusy>
 8007ffe:	4603      	mov	r3, r0
 8008000:	2b01      	cmp	r3, #1
 8008002:	d0f7      	beq.n	8007ff4 <W25Q_EraseSector+0x14>

	u32_t rawAddr = SectAddr * MEM_SECTOR_SIZE * 1024U;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	031b      	lsls	r3, r3, #12
 8008008:	647b      	str	r3, [r7, #68]	@ 0x44

	W25Q_STATE state = W25Q_WriteEnable(1);
 800800a:	2001      	movs	r0, #1
 800800c:	f000 f8ba 	bl	8008184 <W25Q_WriteEnable>
 8008010:	4603      	mov	r3, r0
 8008012:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (state != W25Q_OK)
 8008016:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800801a:	2b00      	cmp	r3, #0
 800801c:	d002      	beq.n	8008024 <W25Q_EraseSector+0x44>
		return state;
 800801e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008022:	e032      	b.n	800808a <W25Q_EraseSector+0xaa>

	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8008024:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008028:	627b      	str	r3, [r7, #36]	@ 0x24
#if MEM_FLASH_SIZE > 128U
	com.Instruction = W25Q_SECTOR_ERASE_4B;	 // Command
	com.AddressSize = QSPI_ADDRESS_32_BITS;
#else
	com.Instruction = W25Q_SECTOR_ERASE;	 // Command
 800802a:	2320      	movs	r3, #32
 800802c:	60fb      	str	r3, [r7, #12]
	com.AddressSize = QSPI_ADDRESS_24_BITS;
 800802e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008032:	61bb      	str	r3, [r7, #24]
#endif
	com.AddressMode = QSPI_ADDRESS_1_LINE;
 8008034:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008038:	62bb      	str	r3, [r7, #40]	@ 0x28

	com.Address = rawAddr;
 800803a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800803c:	613b      	str	r3, [r7, #16]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800803e:	2300      	movs	r3, #0
 8008040:	62fb      	str	r3, [r7, #44]	@ 0x2c
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8008042:	2300      	movs	r3, #0
 8008044:	617b      	str	r3, [r7, #20]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 8008046:	2300      	movs	r3, #0
 8008048:	61fb      	str	r3, [r7, #28]

	com.DummyCycles = 0;
 800804a:	2300      	movs	r3, #0
 800804c:	623b      	str	r3, [r7, #32]
	com.DataMode = QSPI_DATA_NONE;
 800804e:	2300      	movs	r3, #0
 8008050:	633b      	str	r3, [r7, #48]	@ 0x30
	com.NbData = 0;
 8008052:	2300      	movs	r3, #0
 8008054:	637b      	str	r3, [r7, #52]	@ 0x34

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 8008056:	2300      	movs	r3, #0
 8008058:	63bb      	str	r3, [r7, #56]	@ 0x38
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 800805a:	2300      	movs	r3, #0
 800805c:	63fb      	str	r3, [r7, #60]	@ 0x3c

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 800805e:	f107 030c 	add.w	r3, r7, #12
 8008062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008066:	4619      	mov	r1, r3
 8008068:	480a      	ldr	r0, [pc, #40]	@ (8008094 <W25Q_EraseSector+0xb4>)
 800806a:	f003 f9ff 	bl	800b46c <HAL_QSPI_Command>
 800806e:	4603      	mov	r3, r0
 8008070:	2b00      	cmp	r3, #0
 8008072:	d004      	beq.n	800807e <W25Q_EraseSector+0x9e>
			!= HAL_OK)
		return W25Q_SPI_ERR;
 8008074:	2304      	movs	r3, #4
 8008076:	e008      	b.n	800808a <W25Q_EraseSector+0xaa>

	while (W25Q_IsBusy() == W25Q_BUSY)
		w25q_delay(1);
 8008078:	2001      	movs	r0, #1
 800807a:	f7f9 fbdb 	bl	8001834 <HAL_Delay>
	while (W25Q_IsBusy() == W25Q_BUSY)
 800807e:	f7ff fecb 	bl	8007e18 <W25Q_IsBusy>
 8008082:	4603      	mov	r3, r0
 8008084:	2b01      	cmp	r3, #1
 8008086:	d0f7      	beq.n	8008078 <W25Q_EraseSector+0x98>

	return W25Q_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3748      	adds	r7, #72	@ 0x48
 800808e:	46bd      	mov	sp, r7
 8008090:	bd80      	pop	{r7, pc}
 8008092:	bf00      	nop
 8008094:	20000a20 	.word	0x20000a20

08008098 <W25Q_WakeUP>:
 * Wake UP function
 *
 * @param none
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_WakeUP(void) {
 8008098:	b580      	push	{r7, lr}
 800809a:	b08e      	sub	sp, #56	@ 0x38
 800809c:	af00      	add	r7, sp, #0
	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 800809e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80080a2:	61fb      	str	r3, [r7, #28]
	com.Instruction = W25Q_POWERUP;	 // Command
 80080a4:	23ab      	movs	r3, #171	@ 0xab
 80080a6:	607b      	str	r3, [r7, #4]

	com.AddressMode = QSPI_ADDRESS_NONE;
 80080a8:	2300      	movs	r3, #0
 80080aa:	623b      	str	r3, [r7, #32]
	com.AddressSize = QSPI_ADDRESS_NONE;
 80080ac:	2300      	movs	r3, #0
 80080ae:	613b      	str	r3, [r7, #16]
	com.Address = 0x0U;
 80080b0:	2300      	movs	r3, #0
 80080b2:	60bb      	str	r3, [r7, #8]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80080b4:	2300      	movs	r3, #0
 80080b6:	627b      	str	r3, [r7, #36]	@ 0x24
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 80080b8:	2300      	movs	r3, #0
 80080ba:	60fb      	str	r3, [r7, #12]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 80080bc:	2300      	movs	r3, #0
 80080be:	617b      	str	r3, [r7, #20]

	com.DummyCycles = 0;
 80080c0:	2300      	movs	r3, #0
 80080c2:	61bb      	str	r3, [r7, #24]
	com.DataMode = QSPI_DATA_NONE;
 80080c4:	2300      	movs	r3, #0
 80080c6:	62bb      	str	r3, [r7, #40]	@ 0x28
	com.NbData = 0;
 80080c8:	2300      	movs	r3, #0
 80080ca:	62fb      	str	r3, [r7, #44]	@ 0x2c

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 80080cc:	2300      	movs	r3, #0
 80080ce:	633b      	str	r3, [r7, #48]	@ 0x30
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 80080d0:	2300      	movs	r3, #0
 80080d2:	637b      	str	r3, [r7, #52]	@ 0x34

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 80080d4:	1d3b      	adds	r3, r7, #4
 80080d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080da:	4619      	mov	r1, r3
 80080dc:	4807      	ldr	r0, [pc, #28]	@ (80080fc <W25Q_WakeUP+0x64>)
 80080de:	f003 f9c5 	bl	800b46c <HAL_QSPI_Command>
 80080e2:	4603      	mov	r3, r0
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d001      	beq.n	80080ec <W25Q_WakeUP+0x54>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 80080e8:	2304      	movs	r3, #4
 80080ea:	e003      	b.n	80080f4 <W25Q_WakeUP+0x5c>
	}
	w25q_delay(1); // Give a little time to wake
 80080ec:	2001      	movs	r0, #1
 80080ee:	f7f9 fba1 	bl	8001834 <HAL_Delay>

	return W25Q_OK;
 80080f2:	2300      	movs	r3, #0
}
 80080f4:	4618      	mov	r0, r3
 80080f6:	3738      	adds	r7, #56	@ 0x38
 80080f8:	46bd      	mov	sp, r7
 80080fa:	bd80      	pop	{r7, pc}
 80080fc:	20000a20 	.word	0x20000a20

08008100 <W25Q_ReadID>:
 * Function for reading chip ID
 *
 * @param[out] buf Pointer to output data (1 byte)
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_ReadID(u8_t *buf) {
 8008100:	b580      	push	{r7, lr}
 8008102:	b090      	sub	sp, #64	@ 0x40
 8008104:	af00      	add	r7, sp, #0
 8008106:	6078      	str	r0, [r7, #4]
	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8008108:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800810c:	627b      	str	r3, [r7, #36]	@ 0x24
	com.Instruction = W25Q_DEVID;	 // Command
 800810e:	23ab      	movs	r3, #171	@ 0xab
 8008110:	60fb      	str	r3, [r7, #12]

	com.AddressMode = QSPI_ADDRESS_1_LINE;
 8008112:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008116:	62bb      	str	r3, [r7, #40]	@ 0x28
	com.AddressSize = QSPI_ADDRESS_24_BITS;
 8008118:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800811c:	61bb      	str	r3, [r7, #24]
	com.Address = 0x0U;
 800811e:	2300      	movs	r3, #0
 8008120:	613b      	str	r3, [r7, #16]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8008122:	2300      	movs	r3, #0
 8008124:	62fb      	str	r3, [r7, #44]	@ 0x2c
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8008126:	2300      	movs	r3, #0
 8008128:	617b      	str	r3, [r7, #20]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 800812a:	2300      	movs	r3, #0
 800812c:	61fb      	str	r3, [r7, #28]

	com.DummyCycles = 0;
 800812e:	2300      	movs	r3, #0
 8008130:	623b      	str	r3, [r7, #32]
	com.DataMode = QSPI_DATA_1_LINE;
 8008132:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8008136:	633b      	str	r3, [r7, #48]	@ 0x30
	com.NbData = 1;
 8008138:	2301      	movs	r3, #1
 800813a:	637b      	str	r3, [r7, #52]	@ 0x34

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 800813c:	2300      	movs	r3, #0
 800813e:	63bb      	str	r3, [r7, #56]	@ 0x38
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8008140:	2300      	movs	r3, #0
 8008142:	63fb      	str	r3, [r7, #60]	@ 0x3c

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8008144:	f107 030c 	add.w	r3, r7, #12
 8008148:	f241 3288 	movw	r2, #5000	@ 0x1388
 800814c:	4619      	mov	r1, r3
 800814e:	480c      	ldr	r0, [pc, #48]	@ (8008180 <W25Q_ReadID+0x80>)
 8008150:	f003 f98c 	bl	800b46c <HAL_QSPI_Command>
 8008154:	4603      	mov	r3, r0
 8008156:	2b00      	cmp	r3, #0
 8008158:	d001      	beq.n	800815e <W25Q_ReadID+0x5e>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 800815a:	2304      	movs	r3, #4
 800815c:	e00b      	b.n	8008176 <W25Q_ReadID+0x76>
	}
	if (HAL_QSPI_Receive(&hqspi, buf, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 800815e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008162:	6879      	ldr	r1, [r7, #4]
 8008164:	4806      	ldr	r0, [pc, #24]	@ (8008180 <W25Q_ReadID+0x80>)
 8008166:	f003 fa71 	bl	800b64c <HAL_QSPI_Receive>
 800816a:	4603      	mov	r3, r0
 800816c:	2b00      	cmp	r3, #0
 800816e:	d001      	beq.n	8008174 <W25Q_ReadID+0x74>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 8008170:	2304      	movs	r3, #4
 8008172:	e000      	b.n	8008176 <W25Q_ReadID+0x76>
	}
	return W25Q_OK;
 8008174:	2300      	movs	r3, #0
}
 8008176:	4618      	mov	r0, r3
 8008178:	3740      	adds	r7, #64	@ 0x40
 800817a:	46bd      	mov	sp, r7
 800817c:	bd80      	pop	{r7, pc}
 800817e:	bf00      	nop
 8008180:	20000a20 	.word	0x20000a20

08008184 <W25Q_WriteEnable>:
 * Toggle write enable latch
 *
 * @param[in] enable 1-enable write/0-disable write
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_WriteEnable(bool enable) {
 8008184:	b580      	push	{r7, lr}
 8008186:	b090      	sub	sp, #64	@ 0x40
 8008188:	af00      	add	r7, sp, #0
 800818a:	4603      	mov	r3, r0
 800818c:	71fb      	strb	r3, [r7, #7]
	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 800818e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8008192:	627b      	str	r3, [r7, #36]	@ 0x24
	com.Instruction = enable ? W25Q_WRITE_ENABLE : W25Q_WRITE_DISABLE;
 8008194:	79fb      	ldrb	r3, [r7, #7]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d001      	beq.n	800819e <W25Q_WriteEnable+0x1a>
 800819a:	2306      	movs	r3, #6
 800819c:	e000      	b.n	80081a0 <W25Q_WriteEnable+0x1c>
 800819e:	2304      	movs	r3, #4
 80081a0:	60fb      	str	r3, [r7, #12]

	com.AddressMode = QSPI_ADDRESS_NONE;
 80081a2:	2300      	movs	r3, #0
 80081a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	com.AddressSize = QSPI_ADDRESS_NONE;
 80081a6:	2300      	movs	r3, #0
 80081a8:	61bb      	str	r3, [r7, #24]
	com.Address = 0x0U;
 80081aa:	2300      	movs	r3, #0
 80081ac:	613b      	str	r3, [r7, #16]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80081ae:	2300      	movs	r3, #0
 80081b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 80081b2:	2300      	movs	r3, #0
 80081b4:	617b      	str	r3, [r7, #20]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 80081b6:	2300      	movs	r3, #0
 80081b8:	61fb      	str	r3, [r7, #28]

	com.DummyCycles = 0;
 80081ba:	2300      	movs	r3, #0
 80081bc:	623b      	str	r3, [r7, #32]
	com.DataMode = QSPI_DATA_NONE;
 80081be:	2300      	movs	r3, #0
 80081c0:	633b      	str	r3, [r7, #48]	@ 0x30
	com.NbData = 0;
 80081c2:	2300      	movs	r3, #0
 80081c4:	637b      	str	r3, [r7, #52]	@ 0x34

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 80081c6:	2300      	movs	r3, #0
 80081c8:	63bb      	str	r3, [r7, #56]	@ 0x38
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 80081ca:	2300      	movs	r3, #0
 80081cc:	63fb      	str	r3, [r7, #60]	@ 0x3c

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 80081ce:	f107 030c 	add.w	r3, r7, #12
 80081d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80081d6:	4619      	mov	r1, r3
 80081d8:	4809      	ldr	r0, [pc, #36]	@ (8008200 <W25Q_WriteEnable+0x7c>)
 80081da:	f003 f947 	bl	800b46c <HAL_QSPI_Command>
 80081de:	4603      	mov	r3, r0
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	d001      	beq.n	80081e8 <W25Q_WriteEnable+0x64>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 80081e4:	2304      	movs	r3, #4
 80081e6:	e006      	b.n	80081f6 <W25Q_WriteEnable+0x72>
	}
	w25q_delay(1); // Give a little time to sleep
 80081e8:	2001      	movs	r0, #1
 80081ea:	f7f9 fb23 	bl	8001834 <HAL_Delay>

	w25q_status.WEL = 1;
 80081ee:	4b05      	ldr	r3, [pc, #20]	@ (8008204 <W25Q_WriteEnable+0x80>)
 80081f0:	2201      	movs	r2, #1
 80081f2:	705a      	strb	r2, [r3, #1]

	return W25Q_OK;
 80081f4:	2300      	movs	r3, #0
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	3740      	adds	r7, #64	@ 0x40
 80081fa:	46bd      	mov	sp, r7
 80081fc:	bd80      	pop	{r7, pc}
 80081fe:	bf00      	nop
 8008200:	20000a20 	.word	0x20000a20
 8008204:	200010b4 	.word	0x200010b4

08008208 <vRadioReadReg>:
 * 
 * @param
 * 
 */
void vRadioReadReg( uint8_t addr, uint8_t * reg_data )
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b082      	sub	sp, #8
 800820c:	af00      	add	r7, sp, #0
 800820e:	4603      	mov	r3, r0
 8008210:	6039      	str	r1, [r7, #0]
 8008212:	71fb      	strb	r3, [r7, #7]
	vRfSpiReadByte( addr, reg_data );
 8008214:	79fb      	ldrb	r3, [r7, #7]
 8008216:	6839      	ldr	r1, [r7, #0]
 8008218:	4618      	mov	r0, r3
 800821a:	f000 f885 	bl	8008328 <vRfSpiReadByte>
}
 800821e:	bf00      	nop
 8008220:	3708      	adds	r7, #8
 8008222:	46bd      	mov	sp, r7
 8008224:	bd80      	pop	{r7, pc}
	...

08008228 <vRfEnableGpioInt>:
 * @brief 
 * 
 * @param pin 
 */
void vRfEnableGpioInt( uint16_t pin )
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b082      	sub	sp, #8
 800822c:	af00      	add	r7, sp, #0
 800822e:	4603      	mov	r3, r0
 8008230:	80fb      	strh	r3, [r7, #6]
	switch ( pin )
 8008232:	88fb      	ldrh	r3, [r7, #6]
 8008234:	3b02      	subs	r3, #2
 8008236:	2b0e      	cmp	r3, #14
 8008238:	d830      	bhi.n	800829c <vRfEnableGpioInt+0x74>
 800823a:	a201      	add	r2, pc, #4	@ (adr r2, 8008240 <vRfEnableGpioInt+0x18>)
 800823c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008240:	08008285 	.word	0x08008285
 8008244:	0800829d 	.word	0x0800829d
 8008248:	0800827d 	.word	0x0800827d
 800824c:	0800829d 	.word	0x0800829d
 8008250:	0800829d 	.word	0x0800829d
 8008254:	0800829d 	.word	0x0800829d
 8008258:	0800828d 	.word	0x0800828d
 800825c:	0800829d 	.word	0x0800829d
 8008260:	0800829d 	.word	0x0800829d
 8008264:	0800829d 	.word	0x0800829d
 8008268:	0800829d 	.word	0x0800829d
 800826c:	0800829d 	.word	0x0800829d
 8008270:	0800829d 	.word	0x0800829d
 8008274:	0800829d 	.word	0x0800829d
 8008278:	08008295 	.word	0x08008295
	{
	case TRANS_IO0_INT1_Pin:
		HAL_NVIC_EnableIRQ( TRANS_IO0_INT1_EXTI_IRQn );
 800827c:	2008      	movs	r0, #8
 800827e:	f002 fa34 	bl	800a6ea <HAL_NVIC_EnableIRQ>
		break;
 8008282:	e00c      	b.n	800829e <vRfEnableGpioInt+0x76>
	case TRANS_IO1_INT2_Pin:
		HAL_NVIC_EnableIRQ( TRANS_IO1_INT2_EXTI_IRQn );
 8008284:	2007      	movs	r0, #7
 8008286:	f002 fa30 	bl	800a6ea <HAL_NVIC_EnableIRQ>
		break;
 800828a:	e008      	b.n	800829e <vRfEnableGpioInt+0x76>
	case TRANS_IO2_INT3_Pin:
		HAL_NVIC_EnableIRQ( TRANS_IO2_INT3_EXTI_IRQn );
 800828c:	2009      	movs	r0, #9
 800828e:	f002 fa2c 	bl	800a6ea <HAL_NVIC_EnableIRQ>
		break;
 8008292:	e004      	b.n	800829e <vRfEnableGpioInt+0x76>
	case TRANS_DCK_Pin:
		HAL_NVIC_EnableIRQ( TRANS_DCK_EXTI_IRQn );
 8008294:	200a      	movs	r0, #10
 8008296:	f002 fa28 	bl	800a6ea <HAL_NVIC_EnableIRQ>
		break;
 800829a:	e000      	b.n	800829e <vRfEnableGpioInt+0x76>
	default:
		break;
 800829c:	bf00      	nop
	}	
}
 800829e:	bf00      	nop
 80082a0:	3708      	adds	r7, #8
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd80      	pop	{r7, pc}
 80082a6:	bf00      	nop

080082a8 <vRfDisableGpioInt>:
 * @brief 
 * 
 * @param pin 
 */
void vRfDisableGpioInt( uint16_t pin )
{
 80082a8:	b580      	push	{r7, lr}
 80082aa:	b082      	sub	sp, #8
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	4603      	mov	r3, r0
 80082b0:	80fb      	strh	r3, [r7, #6]
	switch ( pin )
 80082b2:	88fb      	ldrh	r3, [r7, #6]
 80082b4:	3b02      	subs	r3, #2
 80082b6:	2b0e      	cmp	r3, #14
 80082b8:	d830      	bhi.n	800831c <vRfDisableGpioInt+0x74>
 80082ba:	a201      	add	r2, pc, #4	@ (adr r2, 80082c0 <vRfDisableGpioInt+0x18>)
 80082bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082c0:	08008305 	.word	0x08008305
 80082c4:	0800831d 	.word	0x0800831d
 80082c8:	080082fd 	.word	0x080082fd
 80082cc:	0800831d 	.word	0x0800831d
 80082d0:	0800831d 	.word	0x0800831d
 80082d4:	0800831d 	.word	0x0800831d
 80082d8:	0800830d 	.word	0x0800830d
 80082dc:	0800831d 	.word	0x0800831d
 80082e0:	0800831d 	.word	0x0800831d
 80082e4:	0800831d 	.word	0x0800831d
 80082e8:	0800831d 	.word	0x0800831d
 80082ec:	0800831d 	.word	0x0800831d
 80082f0:	0800831d 	.word	0x0800831d
 80082f4:	0800831d 	.word	0x0800831d
 80082f8:	08008315 	.word	0x08008315
	{
	case TRANS_IO0_INT1_Pin:
		HAL_NVIC_DisableIRQ( TRANS_IO0_INT1_EXTI_IRQn );
 80082fc:	2008      	movs	r0, #8
 80082fe:	f002 fa02 	bl	800a706 <HAL_NVIC_DisableIRQ>
		break;
 8008302:	e00c      	b.n	800831e <vRfDisableGpioInt+0x76>
	case TRANS_IO1_INT2_Pin:
		HAL_NVIC_DisableIRQ( TRANS_IO1_INT2_EXTI_IRQn );
 8008304:	2007      	movs	r0, #7
 8008306:	f002 f9fe 	bl	800a706 <HAL_NVIC_DisableIRQ>
		break;
 800830a:	e008      	b.n	800831e <vRfDisableGpioInt+0x76>
	case TRANS_IO2_INT3_Pin:
		HAL_NVIC_DisableIRQ( TRANS_IO2_INT3_EXTI_IRQn );
 800830c:	2009      	movs	r0, #9
 800830e:	f002 f9fa 	bl	800a706 <HAL_NVIC_DisableIRQ>
		break;
 8008312:	e004      	b.n	800831e <vRfDisableGpioInt+0x76>
	case TRANS_DCK_Pin:
		HAL_NVIC_DisableIRQ( TRANS_DCK_EXTI_IRQn );
 8008314:	200a      	movs	r0, #10
 8008316:	f002 f9f6 	bl	800a706 <HAL_NVIC_DisableIRQ>
		break;
 800831a:	e000      	b.n	800831e <vRfDisableGpioInt+0x76>
	default:
		break;
 800831c:	bf00      	nop
	}	
}
 800831e:	bf00      	nop
 8008320:	3708      	adds	r7, #8
 8008322:	46bd      	mov	sp, r7
 8008324:	bd80      	pop	{r7, pc}
 8008326:	bf00      	nop

08008328 <vRfSpiReadByte>:
 * 
 * @param addr 
 * @param rd_data 
 */
void vRfSpiReadByte( uint8_t addr, uint8_t * rd_data )
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b082      	sub	sp, #8
 800832c:	af00      	add	r7, sp, #0
 800832e:	4603      	mov	r3, r0
 8008330:	6039      	str	r1, [r7, #0]
 8008332:	71fb      	strb	r3, [r7, #7]
	// uint8_t dly = 10;
	addr |= 0x80;
 8008334:	79fb      	ldrb	r3, [r7, #7]
 8008336:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800833a:	b2db      	uxtb	r3, r3
 800833c:	71fb      	strb	r3, [r7, #7]
	vSpiDelayus(10);
	RF_GPIO_Write( RF_SPI_NSS, 1 );
	RF_GPIO_Write( RF_SPI_MOSI, 1 );
#else

	GPIO_LOW( RF_SPI_NSS );
 800833e:	2200      	movs	r2, #0
 8008340:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008344:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8008348:	f002 ff22 	bl	800b190 <HAL_GPIO_WritePin>
#if 1
	HAL_SPI_Transmit( &hspi1, &addr, 1, RADIO_SPI_TIMEOUT );
 800834c:	1df9      	adds	r1, r7, #7
 800834e:	230a      	movs	r3, #10
 8008350:	2201      	movs	r2, #1
 8008352:	480a      	ldr	r0, [pc, #40]	@ (800837c <vRfSpiReadByte+0x54>)
 8008354:	f005 fb61 	bl	800da1a <HAL_SPI_Transmit>
	HAL_SPI_Receive( &hspi1, rd_data, 1, RADIO_SPI_TIMEOUT );
 8008358:	230a      	movs	r3, #10
 800835a:	2201      	movs	r2, #1
 800835c:	6839      	ldr	r1, [r7, #0]
 800835e:	4807      	ldr	r0, [pc, #28]	@ (800837c <vRfSpiReadByte+0x54>)
 8008360:	f005 fcd1 	bl	800dd06 <HAL_SPI_Receive>
#else
	HAL_SPI_TransmitReceive( &hspi1, &addr, rd_data, 1, RADIO_SPI_TIMEOUT );
#endif
	GPIO_HIGH( RF_SPI_NSS );
 8008364:	2201      	movs	r2, #1
 8008366:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800836a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800836e:	f002 ff0f 	bl	800b190 <HAL_GPIO_WritePin>
#endif
}
 8008372:	bf00      	nop
 8008374:	3708      	adds	r7, #8
 8008376:	46bd      	mov	sp, r7
 8008378:	bd80      	pop	{r7, pc}
 800837a:	bf00      	nop
 800837c:	20000958 	.word	0x20000958

08008380 <bRadioGetRssi>:
 * 
 * @param
 * 
 */
uint8_t bRadioGetRssi( void )
{
 8008380:	b580      	push	{r7, lr}
 8008382:	b082      	sub	sp, #8
 8008384:	af00      	add	r7, sp, #0
	uint8_t rssi = 0;
 8008386:	2300      	movs	r3, #0
 8008388:	71fb      	strb	r3, [r7, #7]
	vRadioReadReg( CMT2310A_CTL_REG_34, &rssi );
 800838a:	1dfb      	adds	r3, r7, #7
 800838c:	4619      	mov	r1, r3
 800838e:	2022      	movs	r0, #34	@ 0x22
 8008390:	f7ff ff3a 	bl	8008208 <vRadioReadReg>
	return rssi;
 8008394:	79fb      	ldrb	r3, [r7, #7]
}
 8008396:	4618      	mov	r0, r3
 8008398:	3708      	adds	r7, #8
 800839a:	46bd      	mov	sp, r7
 800839c:	bd80      	pop	{r7, pc}
	...

080083a0 <radioMessageQueuePut>:
uint8_t bufcnt = 0;




void radioMessageQueuePut(rf_msgQ_t *msg, uint32_t size){	
 80083a0:	b580      	push	{r7, lr}
 80083a2:	b0c2      	sub	sp, #264	@ 0x108
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083ae:	6018      	str	r0, [r3, #0]
 80083b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083b8:	6019      	str	r1, [r3, #0]
	uint8_t msgBuf[256];

	memcpy(msgBuf, msg, size);
 80083ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083be:	f5a3 7284 	sub.w	r2, r3, #264	@ 0x108
 80083c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083c6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083ca:	f107 0008 	add.w	r0, r7, #8
 80083ce:	6812      	ldr	r2, [r2, #0]
 80083d0:	6819      	ldr	r1, [r3, #0]
 80083d2:	f00c fa60 	bl	8014896 <memcpy>
	
	CircularQueue_Add( &rfQueue, msgBuf, size, 1 );
 80083d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	b29a      	uxth	r2, r3
 80083e2:	f107 0108 	add.w	r1, r7, #8
 80083e6:	2301      	movs	r3, #1
 80083e8:	4803      	ldr	r0, [pc, #12]	@ (80083f8 <radioMessageQueuePut+0x58>)
 80083ea:	f009 ff5b 	bl	80122a4 <CircularQueue_Add>
}
 80083ee:	bf00      	nop
 80083f0:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}
 80083f8:	200010bc 	.word	0x200010bc

080083fc <vDirectParamInit>:
/**
 * @brief 
 * 
 */
static void vDirectParamInit( void )
{
 80083fc:	b480      	push	{r7}
 80083fe:	af00      	add	r7, sp, #0
	rxproc_state = RxProc_CheckSyncWord;
 8008400:	4b08      	ldr	r3, [pc, #32]	@ (8008424 <vDirectParamInit+0x28>)
 8008402:	2200      	movs	r2, #0
 8008404:	701a      	strb	r2, [r3, #0]
	rxproc_bit_cnt = 0;
 8008406:	4b08      	ldr	r3, [pc, #32]	@ (8008428 <vDirectParamInit+0x2c>)
 8008408:	2200      	movs	r2, #0
 800840a:	801a      	strh	r2, [r3, #0]
	rxdata_tmp_l = 0;
 800840c:	4b07      	ldr	r3, [pc, #28]	@ (800842c <vDirectParamInit+0x30>)
 800840e:	2200      	movs	r2, #0
 8008410:	601a      	str	r2, [r3, #0]
	rxdata_tmp_h = 0;
 8008412:	4b07      	ldr	r3, [pc, #28]	@ (8008430 <vDirectParamInit+0x34>)
 8008414:	2200      	movs	r2, #0
 8008416:	601a      	str	r2, [r3, #0]
}
 8008418:	bf00      	nop
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr
 8008422:	bf00      	nop
 8008424:	200010dc 	.word	0x200010dc
 8008428:	200010de 	.word	0x200010de
 800842c:	200010e0 	.word	0x200010e0
 8008430:	200010e4 	.word	0x200010e4

08008434 <vRfDirectRxProc>:
/**
 * @brief 
 * 
 */
static void vRfDirectRxProc( void )
{
 8008434:	b580      	push	{r7, lr}
 8008436:	b082      	sub	sp, #8
 8008438:	af00      	add	r7, sp, #0
	switch ( rxproc_state )
 800843a:	4b5d      	ldr	r3, [pc, #372]	@ (80085b0 <vRfDirectRxProc+0x17c>)
 800843c:	781b      	ldrb	r3, [r3, #0]
 800843e:	2b02      	cmp	r3, #2
 8008440:	f000 80aa 	beq.w	8008598 <vRfDirectRxProc+0x164>
 8008444:	2b02      	cmp	r3, #2
 8008446:	f300 80a9 	bgt.w	800859c <vRfDirectRxProc+0x168>
 800844a:	2b00      	cmp	r3, #0
 800844c:	d002      	beq.n	8008454 <vRfDirectRxProc+0x20>
 800844e:	2b01      	cmp	r3, #1
 8008450:	d027      	beq.n	80084a2 <vRfDirectRxProc+0x6e>
		case RxProc_RxDataDone:
			/* code */
			break;
		
		default:
			break;
 8008452:	e0a3      	b.n	800859c <vRfDirectRxProc+0x168>
			++rxproc_bit_cnt;
 8008454:	4b57      	ldr	r3, [pc, #348]	@ (80085b4 <vRfDirectRxProc+0x180>)
 8008456:	881b      	ldrh	r3, [r3, #0]
 8008458:	3301      	adds	r3, #1
 800845a:	b29a      	uxth	r2, r3
 800845c:	4b55      	ldr	r3, [pc, #340]	@ (80085b4 <vRfDirectRxProc+0x180>)
 800845e:	801a      	strh	r2, [r3, #0]
			rxdata_tmp_l <<= 1;
 8008460:	4b55      	ldr	r3, [pc, #340]	@ (80085b8 <vRfDirectRxProc+0x184>)
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	005b      	lsls	r3, r3, #1
 8008466:	4a54      	ldr	r2, [pc, #336]	@ (80085b8 <vRfDirectRxProc+0x184>)
 8008468:	6013      	str	r3, [r2, #0]
			if ( GPIO_STATUS( RF_DIO ) )
 800846a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800846e:	4853      	ldr	r0, [pc, #332]	@ (80085bc <vRfDirectRxProc+0x188>)
 8008470:	f002 fe76 	bl	800b160 <HAL_GPIO_ReadPin>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d005      	beq.n	8008486 <vRfDirectRxProc+0x52>
				rxdata_tmp_l |= 1;
 800847a:	4b4f      	ldr	r3, [pc, #316]	@ (80085b8 <vRfDirectRxProc+0x184>)
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f043 0301 	orr.w	r3, r3, #1
 8008482:	4a4d      	ldr	r2, [pc, #308]	@ (80085b8 <vRfDirectRxProc+0x184>)
 8008484:	6013      	str	r3, [r2, #0]
			if ( ( rxdata_tmp_l & RF_PREAMBLE_SYNC_MSK ) == RF_PREAMBLE_SYNC_WORD )
 8008486:	4b4c      	ldr	r3, [pc, #304]	@ (80085b8 <vRfDirectRxProc+0x184>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	b29b      	uxth	r3, r3
 800848c:	f64a 22a9 	movw	r2, #43689	@ 0xaaa9
 8008490:	4293      	cmp	r3, r2
 8008492:	f040 8085 	bne.w	80085a0 <vRfDirectRxProc+0x16c>
				vDirectParamInit();
 8008496:	f7ff ffb1 	bl	80083fc <vDirectParamInit>
				rxproc_state = RxProc_CheckData;
 800849a:	4b45      	ldr	r3, [pc, #276]	@ (80085b0 <vRfDirectRxProc+0x17c>)
 800849c:	2201      	movs	r2, #1
 800849e:	701a      	strb	r2, [r3, #0]
			break;
 80084a0:	e07e      	b.n	80085a0 <vRfDirectRxProc+0x16c>
			rxdata_tmp_l >>= 1;
 80084a2:	4b45      	ldr	r3, [pc, #276]	@ (80085b8 <vRfDirectRxProc+0x184>)
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	085b      	lsrs	r3, r3, #1
 80084a8:	4a43      	ldr	r2, [pc, #268]	@ (80085b8 <vRfDirectRxProc+0x184>)
 80084aa:	6013      	str	r3, [r2, #0]
			if ( rxdata_tmp_h & 0x1 ) rxdata_tmp_l |= 0x80000000;
 80084ac:	4b44      	ldr	r3, [pc, #272]	@ (80085c0 <vRfDirectRxProc+0x18c>)
 80084ae:	681b      	ldr	r3, [r3, #0]
 80084b0:	f003 0301 	and.w	r3, r3, #1
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d005      	beq.n	80084c4 <vRfDirectRxProc+0x90>
 80084b8:	4b3f      	ldr	r3, [pc, #252]	@ (80085b8 <vRfDirectRxProc+0x184>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80084c0:	4a3d      	ldr	r2, [pc, #244]	@ (80085b8 <vRfDirectRxProc+0x184>)
 80084c2:	6013      	str	r3, [r2, #0]
			rxdata_tmp_h >>= 1;
 80084c4:	4b3e      	ldr	r3, [pc, #248]	@ (80085c0 <vRfDirectRxProc+0x18c>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	085b      	lsrs	r3, r3, #1
 80084ca:	4a3d      	ldr	r2, [pc, #244]	@ (80085c0 <vRfDirectRxProc+0x18c>)
 80084cc:	6013      	str	r3, [r2, #0]
			if ( GPIO_STATUS( RF_DIO ) ) rxdata_tmp_h |= 0x80000000;
 80084ce:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80084d2:	483a      	ldr	r0, [pc, #232]	@ (80085bc <vRfDirectRxProc+0x188>)
 80084d4:	f002 fe44 	bl	800b160 <HAL_GPIO_ReadPin>
 80084d8:	4603      	mov	r3, r0
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d005      	beq.n	80084ea <vRfDirectRxProc+0xb6>
 80084de:	4b38      	ldr	r3, [pc, #224]	@ (80085c0 <vRfDirectRxProc+0x18c>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80084e6:	4a36      	ldr	r2, [pc, #216]	@ (80085c0 <vRfDirectRxProc+0x18c>)
 80084e8:	6013      	str	r3, [r2, #0]
			if ( ++rxproc_bit_cnt >= RX_BIT_TOTAL_COUNT )
 80084ea:	4b32      	ldr	r3, [pc, #200]	@ (80085b4 <vRfDirectRxProc+0x180>)
 80084ec:	881b      	ldrh	r3, [r3, #0]
 80084ee:	3301      	adds	r3, #1
 80084f0:	b29a      	uxth	r2, r3
 80084f2:	4b30      	ldr	r3, [pc, #192]	@ (80085b4 <vRfDirectRxProc+0x180>)
 80084f4:	801a      	strh	r2, [r3, #0]
 80084f6:	4b2f      	ldr	r3, [pc, #188]	@ (80085b4 <vRfDirectRxProc+0x180>)
 80084f8:	881b      	ldrh	r3, [r3, #0]
 80084fa:	2b3f      	cmp	r3, #63	@ 0x3f
 80084fc:	d952      	bls.n	80085a4 <vRfDirectRxProc+0x170>
				rxdata_decoded = 0;
 80084fe:	4b31      	ldr	r3, [pc, #196]	@ (80085c4 <vRfDirectRxProc+0x190>)
 8008500:	2200      	movs	r2, #0
 8008502:	601a      	str	r2, [r3, #0]
				rxdata_tmp_l_bk = rxdata_tmp_l;
 8008504:	4b2c      	ldr	r3, [pc, #176]	@ (80085b8 <vRfDirectRxProc+0x184>)
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	4a2f      	ldr	r2, [pc, #188]	@ (80085c8 <vRfDirectRxProc+0x194>)
 800850a:	6013      	str	r3, [r2, #0]
				rxdata_tmp_h_bk = rxdata_tmp_h;
 800850c:	4b2c      	ldr	r3, [pc, #176]	@ (80085c0 <vRfDirectRxProc+0x18c>)
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	4a2e      	ldr	r2, [pc, #184]	@ (80085cc <vRfDirectRxProc+0x198>)
 8008512:	6013      	str	r3, [r2, #0]
				for (  uint16_t index = 0; index < 16; index++ )
 8008514:	2300      	movs	r3, #0
 8008516:	80fb      	strh	r3, [r7, #6]
 8008518:	e018      	b.n	800854c <vRfDirectRxProc+0x118>
					rxdata_decoded >>= 1;
 800851a:	4b2a      	ldr	r3, [pc, #168]	@ (80085c4 <vRfDirectRxProc+0x190>)
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	085b      	lsrs	r3, r3, #1
 8008520:	4a28      	ldr	r2, [pc, #160]	@ (80085c4 <vRfDirectRxProc+0x190>)
 8008522:	6013      	str	r3, [r2, #0]
					if ( rxdata_tmp_l & 0x1 ) rxdata_decoded |= 0x80000000;
 8008524:	4b24      	ldr	r3, [pc, #144]	@ (80085b8 <vRfDirectRxProc+0x184>)
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	f003 0301 	and.w	r3, r3, #1
 800852c:	2b00      	cmp	r3, #0
 800852e:	d005      	beq.n	800853c <vRfDirectRxProc+0x108>
 8008530:	4b24      	ldr	r3, [pc, #144]	@ (80085c4 <vRfDirectRxProc+0x190>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008538:	4a22      	ldr	r2, [pc, #136]	@ (80085c4 <vRfDirectRxProc+0x190>)
 800853a:	6013      	str	r3, [r2, #0]
					rxdata_tmp_l >>= 2;
 800853c:	4b1e      	ldr	r3, [pc, #120]	@ (80085b8 <vRfDirectRxProc+0x184>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	089b      	lsrs	r3, r3, #2
 8008542:	4a1d      	ldr	r2, [pc, #116]	@ (80085b8 <vRfDirectRxProc+0x184>)
 8008544:	6013      	str	r3, [r2, #0]
				for (  uint16_t index = 0; index < 16; index++ )
 8008546:	88fb      	ldrh	r3, [r7, #6]
 8008548:	3301      	adds	r3, #1
 800854a:	80fb      	strh	r3, [r7, #6]
 800854c:	88fb      	ldrh	r3, [r7, #6]
 800854e:	2b0f      	cmp	r3, #15
 8008550:	d9e3      	bls.n	800851a <vRfDirectRxProc+0xe6>
				for (  uint16_t index = 0; index < 16; index++ )
 8008552:	2300      	movs	r3, #0
 8008554:	80bb      	strh	r3, [r7, #4]
 8008556:	e018      	b.n	800858a <vRfDirectRxProc+0x156>
					rxdata_decoded >>= 1;
 8008558:	4b1a      	ldr	r3, [pc, #104]	@ (80085c4 <vRfDirectRxProc+0x190>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	085b      	lsrs	r3, r3, #1
 800855e:	4a19      	ldr	r2, [pc, #100]	@ (80085c4 <vRfDirectRxProc+0x190>)
 8008560:	6013      	str	r3, [r2, #0]
					if ( rxdata_tmp_h & 0x1 ) rxdata_decoded |= 0x80000000;
 8008562:	4b17      	ldr	r3, [pc, #92]	@ (80085c0 <vRfDirectRxProc+0x18c>)
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f003 0301 	and.w	r3, r3, #1
 800856a:	2b00      	cmp	r3, #0
 800856c:	d005      	beq.n	800857a <vRfDirectRxProc+0x146>
 800856e:	4b15      	ldr	r3, [pc, #84]	@ (80085c4 <vRfDirectRxProc+0x190>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008576:	4a13      	ldr	r2, [pc, #76]	@ (80085c4 <vRfDirectRxProc+0x190>)
 8008578:	6013      	str	r3, [r2, #0]
					rxdata_tmp_h >>= 2;
 800857a:	4b11      	ldr	r3, [pc, #68]	@ (80085c0 <vRfDirectRxProc+0x18c>)
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	089b      	lsrs	r3, r3, #2
 8008580:	4a0f      	ldr	r2, [pc, #60]	@ (80085c0 <vRfDirectRxProc+0x18c>)
 8008582:	6013      	str	r3, [r2, #0]
				for (  uint16_t index = 0; index < 16; index++ )
 8008584:	88bb      	ldrh	r3, [r7, #4]
 8008586:	3301      	adds	r3, #1
 8008588:	80bb      	strh	r3, [r7, #4]
 800858a:	88bb      	ldrh	r3, [r7, #4]
 800858c:	2b0f      	cmp	r3, #15
 800858e:	d9e3      	bls.n	8008558 <vRfDirectRxProc+0x124>
				rxproc_state = RxProc_RxDataDone;
 8008590:	4b07      	ldr	r3, [pc, #28]	@ (80085b0 <vRfDirectRxProc+0x17c>)
 8008592:	2202      	movs	r2, #2
 8008594:	701a      	strb	r2, [r3, #0]
			break;
 8008596:	e005      	b.n	80085a4 <vRfDirectRxProc+0x170>
			break;
 8008598:	bf00      	nop
 800859a:	e004      	b.n	80085a6 <vRfDirectRxProc+0x172>
			break;
 800859c:	bf00      	nop
 800859e:	e002      	b.n	80085a6 <vRfDirectRxProc+0x172>
			break;
 80085a0:	bf00      	nop
 80085a2:	e000      	b.n	80085a6 <vRfDirectRxProc+0x172>
			break;
 80085a4:	bf00      	nop
	}
}
 80085a6:	bf00      	nop
 80085a8:	3708      	adds	r7, #8
 80085aa:	46bd      	mov	sp, r7
 80085ac:	bd80      	pop	{r7, pc}
 80085ae:	bf00      	nop
 80085b0:	200010dc 	.word	0x200010dc
 80085b4:	200010de 	.word	0x200010de
 80085b8:	200010e0 	.word	0x200010e0
 80085bc:	48000c00 	.word	0x48000c00
 80085c0:	200010e4 	.word	0x200010e4
 80085c4:	200010f0 	.word	0x200010f0
 80085c8:	200010e8 	.word	0x200010e8
 80085cc:	200010ec 	.word	0x200010ec

080085d0 <vDirectPreambleIrqCb>:
/**
 * @brief 
 * 
 */
static void vDirectPreambleIrqCb( void )
{
 80085d0:	b580      	push	{r7, lr}
 80085d2:	af00      	add	r7, sp, #0
	//vRfDisableGpioInt( TRANS_IO0_INT1_Pin );
	vRfEnableGpioInt( TRANS_DCK_Pin );
 80085d4:	2010      	movs	r0, #16
 80085d6:	f7ff fe27 	bl	8008228 <vRfEnableGpioInt>
	vRfEnableGpioInt( TRANS_IO1_INT2_Pin );
 80085da:	2002      	movs	r0, #2
 80085dc:	f7ff fe24 	bl	8008228 <vRfEnableGpioInt>
}
 80085e0:	bf00      	nop
 80085e2:	bd80      	pop	{r7, pc}

080085e4 <vDirectRxTimeOutIrqCb>:
/**
 * @brief 
 * 
 */
static void vDirectRxTimeOutIrqCb( void )
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	af00      	add	r7, sp, #0
	vRfDisableGpioInt( TRANS_DCK_Pin );
 80085e8:	2010      	movs	r0, #16
 80085ea:	f7ff fe5d 	bl	80082a8 <vRfDisableGpioInt>
	//vRfDisableGpioInt( TRANS_IO1_INT2_Pin );
	vRfEnableGpioInt( TRANS_IO0_INT1_Pin );
 80085ee:	2004      	movs	r0, #4
 80085f0:	f7ff fe1a 	bl	8008228 <vRfEnableGpioInt>

	vDirectParamInit();
 80085f4:	f7ff ff02 	bl	80083fc <vDirectParamInit>
}
 80085f8:	bf00      	nop
 80085fa:	bd80      	pop	{r7, pc}

080085fc <vDirectDClockIrqCb>:
/**
 * @brief 
 * 
 */
static void vDirectDClockIrqCb( void )
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b094      	sub	sp, #80	@ 0x50
 8008600:	af00      	add	r7, sp, #0
	vRfDirectRxProc();
 8008602:	f7ff ff17 	bl	8008434 <vRfDirectRxProc>
	
	if ( rxproc_state == RxProc_RxDataDone )
 8008606:	4b10      	ldr	r3, [pc, #64]	@ (8008648 <vDirectDClockIrqCb+0x4c>)
 8008608:	781b      	ldrb	r3, [r3, #0]
 800860a:	2b02      	cmp	r3, #2
 800860c:	d118      	bne.n	8008640 <vDirectDClockIrqCb+0x44>
	{
		vRfDisableGpioInt( TRANS_DCK_Pin );
 800860e:	2010      	movs	r0, #16
 8008610:	f7ff fe4a 	bl	80082a8 <vRfDisableGpioInt>
		rf_msgQ_t put = {0};
 8008614:	1d3b      	adds	r3, r7, #4
 8008616:	224c      	movs	r2, #76	@ 0x4c
 8008618:	2100      	movs	r1, #0
 800861a:	4618      	mov	r0, r3
 800861c:	f00c f896 	bl	801474c <memset>
		put.cmd = rfMsg_ValidData;
 8008620:	2306      	movs	r3, #6
 8008622:	813b      	strh	r3, [r7, #8]
		put.data = rxdata_decoded;
 8008624:	4b09      	ldr	r3, [pc, #36]	@ (800864c <vDirectDClockIrqCb+0x50>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	607b      	str	r3, [r7, #4]
		put.rssi = bRadioGetRssi();
 800862a:	f7ff fea9 	bl	8008380 <bRadioGetRssi>
 800862e:	4603      	mov	r3, r0
 8008630:	733b      	strb	r3, [r7, #12]
//		CircularQueue_Add( rfMsgQId, &put, 0, 0 );
		radioMessageQueuePut(&put, sizeof(rf_msgQ_t));
 8008632:	1d3b      	adds	r3, r7, #4
 8008634:	214c      	movs	r1, #76	@ 0x4c
 8008636:	4618      	mov	r0, r3
 8008638:	f7ff feb2 	bl	80083a0 <radioMessageQueuePut>

		vDirectParamInit();
 800863c:	f7ff fede 	bl	80083fc <vDirectParamInit>
	}
	
}
 8008640:	bf00      	nop
 8008642:	3750      	adds	r7, #80	@ 0x50
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}
 8008648:	200010dc 	.word	0x200010dc
 800864c:	200010f0 	.word	0x200010f0

08008650 <radioSignalCb>:
 * @brief 
 * 
 * @param gpio_pin 
 */
void radioSignalCb( uint16_t gpio_pin )
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b082      	sub	sp, #8
 8008654:	af00      	add	r7, sp, #0
 8008656:	4603      	mov	r3, r0
 8008658:	80fb      	strh	r3, [r7, #6]
#if ( DATA_MODE_CURR == DATA_MODE_DIRECT )
	if ( gpio_pin == TRANS_DCK_Pin )
 800865a:	88fb      	ldrh	r3, [r7, #6]
 800865c:	2b10      	cmp	r3, #16
 800865e:	d102      	bne.n	8008666 <radioSignalCb+0x16>
	{
		vDirectDClockIrqCb();
 8008660:	f7ff ffcc 	bl	80085fc <vDirectDClockIrqCb>

#else

#endif
	
}
 8008664:	e00f      	b.n	8008686 <radioSignalCb+0x36>
	else if ( gpio_pin == TRANS_IO0_INT1_Pin )
 8008666:	88fb      	ldrh	r3, [r7, #6]
 8008668:	2b04      	cmp	r3, #4
 800866a:	d102      	bne.n	8008672 <radioSignalCb+0x22>
		vDirectPreambleIrqCb();
 800866c:	f7ff ffb0 	bl	80085d0 <vDirectPreambleIrqCb>
}
 8008670:	e009      	b.n	8008686 <radioSignalCb+0x36>
	else if ( gpio_pin == TRANS_IO1_INT2_Pin )
 8008672:	88fb      	ldrh	r3, [r7, #6]
 8008674:	2b02      	cmp	r3, #2
 8008676:	d102      	bne.n	800867e <radioSignalCb+0x2e>
		vDirectRxTimeOutIrqCb();
 8008678:	f7ff ffb4 	bl	80085e4 <vDirectRxTimeOutIrqCb>
}
 800867c:	e003      	b.n	8008686 <radioSignalCb+0x36>
	else if ( gpio_pin == TRANS_IO2_INT3_Pin )
 800867e:	88fb      	ldrh	r3, [r7, #6]
 8008680:	2b08      	cmp	r3, #8
 8008682:	d100      	bne.n	8008686 <radioSignalCb+0x36>
		__NOP();
 8008684:	bf00      	nop
}
 8008686:	bf00      	nop
 8008688:	3708      	adds	r7, #8
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
	...

08008690 <SSD1315_RegisterBusIO>:
  * @param  pObj Component object pointer.
  * @param  pIO  Component IO structure pointer.
  * @retval Component status.
  */
int32_t SSD1315_RegisterBusIO(SSD1315_Object_t *pObj, SSD1315_IO_t *pIO)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	2b00      	cmp	r3, #0
 800869e:	d103      	bne.n	80086a8 <SSD1315_RegisterBusIO+0x18>
  {
    ret = SSD1315_ERROR;
 80086a0:	f04f 33ff 	mov.w	r3, #4294967295
 80086a4:	60fb      	str	r3, [r7, #12]
 80086a6:	e01c      	b.n	80086e2 <SSD1315_RegisterBusIO+0x52>
  }
  else
  {
    pObj->IO.Init           = pIO->Init;
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	681a      	ldr	r2, [r3, #0]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit         = pIO->DeInit;
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	685a      	ldr	r2, [r3, #4]
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	605a      	str	r2, [r3, #4]
    pObj->IO.WriteReg       = pIO->WriteReg;
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	689a      	ldr	r2, [r3, #8]
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	609a      	str	r2, [r3, #8]
    pObj->IO.ReadReg        = pIO->ReadReg;
 80086c0:	683b      	ldr	r3, [r7, #0]
 80086c2:	68da      	ldr	r2, [r3, #12]
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	60da      	str	r2, [r3, #12]
    pObj->IO.GetTick        = pIO->GetTick;
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	691a      	ldr	r2, [r3, #16]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	611a      	str	r2, [r3, #16]

    pObj->Ctx.ReadReg       = SSD1315_ReadRegWrap;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	4a0c      	ldr	r2, [pc, #48]	@ (8008704 <SSD1315_RegisterBusIO+0x74>)
 80086d4:	619a      	str	r2, [r3, #24]
    pObj->Ctx.WriteReg      = SSD1315_WriteRegWrap;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	4a0b      	ldr	r2, [pc, #44]	@ (8008708 <SSD1315_RegisterBusIO+0x78>)
 80086da:	615a      	str	r2, [r3, #20]
    pObj->Ctx.handle    = pObj;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	687a      	ldr	r2, [r7, #4]
 80086e0:	61da      	str	r2, [r3, #28]
  }

  if (pObj->IO.Init != NULL)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d004      	beq.n	80086f4 <SSD1315_RegisterBusIO+0x64>
  {
      ret = pObj->IO.Init();
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	4798      	blx	r3
 80086f0:	60f8      	str	r0, [r7, #12]
 80086f2:	e002      	b.n	80086fa <SSD1315_RegisterBusIO+0x6a>
  }
  else
  {
     ret = SSD1315_ERROR;
 80086f4:	f04f 33ff 	mov.w	r3, #4294967295
 80086f8:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80086fa:	68fb      	ldr	r3, [r7, #12]
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3710      	adds	r7, #16
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}
 8008704:	08009595 	.word	0x08009595
 8008708:	080095c3 	.word	0x080095c3

0800870c <SSD1315_Init>:
  * @param  ColorCoding RGB mode.
  * @param  Orientation Display orientation.
  * @retval Component status.
  */
int32_t SSD1315_Init(SSD1315_Object_t *pObj, uint32_t ColorCoding, uint32_t Orientation)
{
 800870c:	b580      	push	{r7, lr}
 800870e:	b086      	sub	sp, #24
 8008710:	af00      	add	r7, sp, #0
 8008712:	60f8      	str	r0, [r7, #12]
 8008714:	60b9      	str	r1, [r7, #8]
 8008716:	607a      	str	r2, [r7, #4]
  int32_t ret = SSD1315_OK;
 8008718:	2300      	movs	r3, #0
 800871a:	617b      	str	r3, [r7, #20]
  uint8_t data;

  if((pObj == NULL) || (Orientation > SSD1315_ORIENTATION_LANDSCAPE))
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d002      	beq.n	8008728 <SSD1315_Init+0x1c>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d003      	beq.n	8008730 <SSD1315_Init+0x24>
  {
    ret = SSD1315_ERROR;
 8008728:	f04f 33ff 	mov.w	r3, #4294967295
 800872c:	617b      	str	r3, [r7, #20]
 800872e:	e0ab      	b.n	8008888 <SSD1315_Init+0x17c>
  }
  else
  {
    if (pObj->IsInitialized == 0)
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008736:	2b00      	cmp	r3, #0
 8008738:	f040 80a3 	bne.w	8008882 <SSD1315_Init+0x176>
    {
      pObj->IsInitialized = 1;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2201      	movs	r2, #1
 8008740:	f883 2020 	strb.w	r2, [r3, #32]
	  pObj->Orientation = Orientation;
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	687a      	ldr	r2, [r7, #4]
 8008748:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)SSD1315_IO_Delay(pObj, 100);
 800874a:	2164      	movs	r1, #100	@ 0x64
 800874c:	68f8      	ldr	r0, [r7, #12]
 800874e:	f000 ff6b 	bl	8009628 <SSD1315_IO_Delay>
      /* Driving ability setting */
      data = SSD1315_READWRITE_CMD;
 8008752:	2380      	movs	r3, #128	@ 0x80
 8008754:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	f103 0014 	add.w	r0, r3, #20
 800875c:	f107 0213 	add.w	r2, r7, #19
 8008760:	2301      	movs	r3, #1
 8008762:	2101      	movs	r1, #1
 8008764:	f000 ff7a 	bl	800965c <ssd1315_write_reg>
 8008768:	4602      	mov	r2, r0
 800876a:	697b      	ldr	r3, [r7, #20]
 800876c:	4413      	add	r3, r2
 800876e:	617b      	str	r3, [r7, #20]
      data = SSD1315_CHARGE_PUMP_SETTING;
 8008770:	238d      	movs	r3, #141	@ 0x8d
 8008772:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f103 0014 	add.w	r0, r3, #20
 800877a:	f107 0213 	add.w	r2, r7, #19
 800877e:	2301      	movs	r3, #1
 8008780:	2101      	movs	r1, #1
 8008782:	f000 ff6b 	bl	800965c <ssd1315_write_reg>
 8008786:	4602      	mov	r2, r0
 8008788:	697b      	ldr	r3, [r7, #20]
 800878a:	4413      	add	r3, r2
 800878c:	617b      	str	r3, [r7, #20]
      data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 800878e:	2314      	movs	r3, #20
 8008790:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f103 0014 	add.w	r0, r3, #20
 8008798:	f107 0213 	add.w	r2, r7, #19
 800879c:	2301      	movs	r3, #1
 800879e:	2101      	movs	r1, #1
 80087a0:	f000 ff5c 	bl	800965c <ssd1315_write_reg>
 80087a4:	4602      	mov	r2, r0
 80087a6:	697b      	ldr	r3, [r7, #20]
 80087a8:	4413      	add	r3, r2
 80087aa:	617b      	str	r3, [r7, #20]
      data = SSD1315_MEMORY_ADRESS_MODE;
 80087ac:	2320      	movs	r3, #32
 80087ae:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	f103 0014 	add.w	r0, r3, #20
 80087b6:	f107 0213 	add.w	r2, r7, #19
 80087ba:	2301      	movs	r3, #1
 80087bc:	2101      	movs	r1, #1
 80087be:	f000 ff4d 	bl	800965c <ssd1315_write_reg>
 80087c2:	4602      	mov	r2, r0
 80087c4:	697b      	ldr	r3, [r7, #20]
 80087c6:	4413      	add	r3, r2
 80087c8:	617b      	str	r3, [r7, #20]
      data = SSD1315_LOWER_COLUMN_START_ADRESS;
 80087ca:	2300      	movs	r3, #0
 80087cc:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80087ce:	68fb      	ldr	r3, [r7, #12]
 80087d0:	f103 0014 	add.w	r0, r3, #20
 80087d4:	f107 0213 	add.w	r2, r7, #19
 80087d8:	2301      	movs	r3, #1
 80087da:	2101      	movs	r1, #1
 80087dc:	f000 ff3e 	bl	800965c <ssd1315_write_reg>
 80087e0:	4602      	mov	r2, r0
 80087e2:	697b      	ldr	r3, [r7, #20]
 80087e4:	4413      	add	r3, r2
 80087e6:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_START_LINE_1;
 80087e8:	2340      	movs	r3, #64	@ 0x40
 80087ea:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f103 0014 	add.w	r0, r3, #20
 80087f2:	f107 0213 	add.w	r2, r7, #19
 80087f6:	2301      	movs	r3, #1
 80087f8:	2101      	movs	r1, #1
 80087fa:	f000 ff2f 	bl	800965c <ssd1315_write_reg>
 80087fe:	4602      	mov	r2, r0
 8008800:	697b      	ldr	r3, [r7, #20]
 8008802:	4413      	add	r3, r2
 8008804:	617b      	str	r3, [r7, #20]
      data = SSD1315_REMAPPED_MODE;
 8008806:	23c8      	movs	r3, #200	@ 0xc8
 8008808:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	f103 0014 	add.w	r0, r3, #20
 8008810:	f107 0213 	add.w	r2, r7, #19
 8008814:	2301      	movs	r3, #1
 8008816:	2101      	movs	r1, #1
 8008818:	f000 ff20 	bl	800965c <ssd1315_write_reg>
 800881c:	4602      	mov	r2, r0
 800881e:	697b      	ldr	r3, [r7, #20]
 8008820:	4413      	add	r3, r2
 8008822:	617b      	str	r3, [r7, #20]
      data = SSD1315_CONTRAST_CONTROL;
 8008824:	23a1      	movs	r3, #161	@ 0xa1
 8008826:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f103 0014 	add.w	r0, r3, #20
 800882e:	f107 0213 	add.w	r2, r7, #19
 8008832:	2301      	movs	r3, #1
 8008834:	2101      	movs	r1, #1
 8008836:	f000 ff11 	bl	800965c <ssd1315_write_reg>
 800883a:	4602      	mov	r2, r0
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	4413      	add	r3, r2
 8008840:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_ON;
 8008842:	23af      	movs	r3, #175	@ 0xaf
 8008844:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	f103 0014 	add.w	r0, r3, #20
 800884c:	f107 0213 	add.w	r2, r7, #19
 8008850:	2301      	movs	r3, #1
 8008852:	2101      	movs	r1, #1
 8008854:	f000 ff02 	bl	800965c <ssd1315_write_reg>
 8008858:	4602      	mov	r2, r0
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	4413      	add	r3, r2
 800885e:	617b      	str	r3, [r7, #20]
      ssd1315_Clear(SSD1315_COLOR_BLACK); 
 8008860:	2000      	movs	r0, #0
 8008862:	f000 fec5 	bl	80095f0 <ssd1315_Clear>
      ret += ssd1315_write_reg(&pObj->Ctx, 1, PhysFrameBuffer,  SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8008866:	68fb      	ldr	r3, [r7, #12]
 8008868:	f103 0014 	add.w	r0, r3, #20
 800886c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008870:	4a0b      	ldr	r2, [pc, #44]	@ (80088a0 <SSD1315_Init+0x194>)
 8008872:	2101      	movs	r1, #1
 8008874:	f000 fef2 	bl	800965c <ssd1315_write_reg>
 8008878:	4602      	mov	r2, r0
 800887a:	697b      	ldr	r3, [r7, #20]
 800887c:	4413      	add	r3, r2
 800887e:	617b      	str	r3, [r7, #20]
 8008880:	e002      	b.n	8008888 <SSD1315_Init+0x17c>
    }
    else
    {
      ret = SSD1315_ERROR;
 8008882:	f04f 33ff 	mov.w	r3, #4294967295
 8008886:	617b      	str	r3, [r7, #20]
    }
  }
  if(ret != SSD1315_OK)
 8008888:	697b      	ldr	r3, [r7, #20]
 800888a:	2b00      	cmp	r3, #0
 800888c:	d002      	beq.n	8008894 <SSD1315_Init+0x188>
  {
    ret = SSD1315_ERROR;
 800888e:	f04f 33ff 	mov.w	r3, #4294967295
 8008892:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8008894:	697b      	ldr	r3, [r7, #20]
}
 8008896:	4618      	mov	r0, r3
 8008898:	3718      	adds	r7, #24
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop
 80088a0:	20001100 	.word	0x20001100

080088a4 <SSD1315_DeInit>:
  * @brief  De-Initialize the ssd1315 LCD Component.
  * @param  pObj Component object.
  * @retval Component status.
  */
int32_t SSD1315_DeInit(SSD1315_Object_t *pObj)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b084      	sub	sp, #16
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 80088ac:	2300      	movs	r3, #0
 80088ae:	60fb      	str	r3, [r7, #12]

  if(pObj->IsInitialized != 0U)
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d00a      	beq.n	80088d0 <SSD1315_DeInit+0x2c>
  {
    ret += SSD1315_DisplayOff(pObj);
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f000 f85e 	bl	800897c <SSD1315_DisplayOff>
 80088c0:	4602      	mov	r2, r0
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	4413      	add	r3, r2
 80088c6:	60fb      	str	r3, [r7, #12]

    pObj->IsInitialized = 0;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	2200      	movs	r2, #0
 80088cc:	f883 2020 	strb.w	r2, [r3, #32]
  }

  if(ret != SSD1315_OK)
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d002      	beq.n	80088dc <SSD1315_DeInit+0x38>
  {
    ret = SSD1315_ERROR;
 80088d6:	f04f 33ff 	mov.w	r3, #4294967295
 80088da:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80088dc:	68fb      	ldr	r3, [r7, #12]
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3710      	adds	r7, #16
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bd80      	pop	{r7, pc}

080088e6 <SSD1315_ReadID>:
  * @param  pObj Component object.
  * @param  Id Component ID.
  * @retval The component status.
  */
int32_t SSD1315_ReadID(SSD1315_Object_t *pObj, uint32_t *Id)
{
 80088e6:	b480      	push	{r7}
 80088e8:	b083      	sub	sp, #12
 80088ea:	af00      	add	r7, sp, #0
 80088ec:	6078      	str	r0, [r7, #4]
 80088ee:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Id;
  return SSD1315_ERROR;
 80088f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80088f4:	4618      	mov	r0, r3
 80088f6:	370c      	adds	r7, #12
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <SSD1315_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOn(SSD1315_Object_t *pObj)
{
 8008900:	b580      	push	{r7, lr}
 8008902:	b084      	sub	sp, #16
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8008908:	2300      	movs	r3, #0
 800890a:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  data = SSD1315_CHARGE_PUMP_SETTING;
 800890c:	238d      	movs	r3, #141	@ 0x8d
 800890e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	f103 0014 	add.w	r0, r3, #20
 8008916:	f107 020b 	add.w	r2, r7, #11
 800891a:	2301      	movs	r3, #1
 800891c:	2101      	movs	r1, #1
 800891e:	f000 fe9d 	bl	800965c <ssd1315_write_reg>
 8008922:	4602      	mov	r2, r0
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	4413      	add	r3, r2
 8008928:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 800892a:	2314      	movs	r3, #20
 800892c:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f103 0014 	add.w	r0, r3, #20
 8008934:	f107 020b 	add.w	r2, r7, #11
 8008938:	2301      	movs	r3, #1
 800893a:	2101      	movs	r1, #1
 800893c:	f000 fe8e 	bl	800965c <ssd1315_write_reg>
 8008940:	4602      	mov	r2, r0
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	4413      	add	r3, r2
 8008946:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_ON;
 8008948:	23af      	movs	r3, #175	@ 0xaf
 800894a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f103 0014 	add.w	r0, r3, #20
 8008952:	f107 020b 	add.w	r2, r7, #11
 8008956:	2301      	movs	r3, #1
 8008958:	2101      	movs	r1, #1
 800895a:	f000 fe7f 	bl	800965c <ssd1315_write_reg>
 800895e:	4602      	mov	r2, r0
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	4413      	add	r3, r2
 8008964:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d002      	beq.n	8008972 <SSD1315_DisplayOn+0x72>
  {
    ret = SSD1315_ERROR;
 800896c:	f04f 33ff 	mov.w	r3, #4294967295
 8008970:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008972:	68fb      	ldr	r3, [r7, #12]
}
 8008974:	4618      	mov	r0, r3
 8008976:	3710      	adds	r7, #16
 8008978:	46bd      	mov	sp, r7
 800897a:	bd80      	pop	{r7, pc}

0800897c <SSD1315_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOff(SSD1315_Object_t *pObj)
{
 800897c:	b580      	push	{r7, lr}
 800897e:	b084      	sub	sp, #16
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8008984:	2300      	movs	r3, #0
 8008986:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  
  data = SSD1315_CHARGE_PUMP_SETTING;
 8008988:	238d      	movs	r3, #141	@ 0x8d
 800898a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	f103 0014 	add.w	r0, r3, #20
 8008992:	f107 020b 	add.w	r2, r7, #11
 8008996:	2301      	movs	r3, #1
 8008998:	2101      	movs	r1, #1
 800899a:	f000 fe5f 	bl	800965c <ssd1315_write_reg>
 800899e:	4602      	mov	r2, r0
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	4413      	add	r3, r2
 80089a4:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_1;
 80089a6:	2310      	movs	r3, #16
 80089a8:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f103 0014 	add.w	r0, r3, #20
 80089b0:	f107 020b 	add.w	r2, r7, #11
 80089b4:	2301      	movs	r3, #1
 80089b6:	2101      	movs	r1, #1
 80089b8:	f000 fe50 	bl	800965c <ssd1315_write_reg>
 80089bc:	4602      	mov	r2, r0
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	4413      	add	r3, r2
 80089c2:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_OFF;
 80089c4:	23ae      	movs	r3, #174	@ 0xae
 80089c6:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	f103 0014 	add.w	r0, r3, #20
 80089ce:	f107 020b 	add.w	r2, r7, #11
 80089d2:	2301      	movs	r3, #1
 80089d4:	2101      	movs	r1, #1
 80089d6:	f000 fe41 	bl	800965c <ssd1315_write_reg>
 80089da:	4602      	mov	r2, r0
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	4413      	add	r3, r2
 80089e0:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d002      	beq.n	80089ee <SSD1315_DisplayOff+0x72>
  {
    ret = SSD1315_ERROR;
 80089e8:	f04f 33ff 	mov.w	r3, #4294967295
 80089ec:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80089ee:	68fb      	ldr	r3, [r7, #12]
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	3710      	adds	r7, #16
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}

080089f8 <SSD1315_SetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be set.
  * @retval Component status.
  */
int32_t SSD1315_SetBrightness(SSD1315_Object_t *pObj, uint32_t Brightness)
{
 80089f8:	b480      	push	{r7}
 80089fa:	b083      	sub	sp, #12
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	6078      	str	r0, [r7, #4]
 8008a00:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 8008a02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008a06:	4618      	mov	r0, r3
 8008a08:	370c      	adds	r7, #12
 8008a0a:	46bd      	mov	sp, r7
 8008a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a10:	4770      	bx	lr

08008a12 <SSD1315_GetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be returned.
  * @retval Component status.
  */
int32_t SSD1315_GetBrightness(SSD1315_Object_t *pObj, uint32_t *Brightness)
{
 8008a12:	b480      	push	{r7}
 8008a14:	b083      	sub	sp, #12
 8008a16:	af00      	add	r7, sp, #0
 8008a18:	6078      	str	r0, [r7, #4]
 8008a1a:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 8008a1c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr

08008a2c <SSD1315_SetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_SetOrientation(SSD1315_Object_t *pObj, uint32_t Orientation)
{
 8008a2c:	b480      	push	{r7}
 8008a2e:	b083      	sub	sp, #12
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	6078      	str	r0, [r7, #4]
 8008a34:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 8008a36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	370c      	adds	r7, #12
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr

08008a46 <SSD1315_GetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_GetOrientation(SSD1315_Object_t *pObj, uint32_t *Orientation)
{
 8008a46:	b480      	push	{r7}
 8008a48:	b083      	sub	sp, #12
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	6078      	str	r0, [r7, #4]
 8008a4e:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 8008a50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008a54:	4618      	mov	r0, r3
 8008a56:	370c      	adds	r7, #12
 8008a58:	46bd      	mov	sp, r7
 8008a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a5e:	4770      	bx	lr

08008a60 <SSD1315_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status.
  */
int32_t SSD1315_SetCursor(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b085      	sub	sp, #20
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	60f8      	str	r0, [r7, #12]
 8008a68:	60b9      	str	r1, [r7, #8]
 8008a6a:	607a      	str	r2, [r7, #4]
 /* Feature not supported */
 (void)pObj;
 (void)Xpos;
 (void)Ypos;
 return SSD1315_ERROR;
 8008a6c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	3714      	adds	r7, #20
 8008a74:	46bd      	mov	sp, r7
 8008a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a7a:	4770      	bx	lr

08008a7c <SSD1315_Refresh>:
  * @param  pObj Component object.
  * @retval The component status.
  */

int32_t SSD1315_Refresh(SSD1315_Object_t *pObj)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	b084      	sub	sp, #16
 8008a80:	af00      	add	r7, sp, #0
 8008a82:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK; 
 8008a84:	2300      	movs	r3, #0
 8008a86:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  data = SSD1315_DISPLAY_START_LINE_1;
 8008a88:	2340      	movs	r3, #64	@ 0x40
 8008a8a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f103 0014 	add.w	r0, r3, #20
 8008a92:	f107 020b 	add.w	r2, r7, #11
 8008a96:	2301      	movs	r3, #1
 8008a98:	2101      	movs	r1, #1
 8008a9a:	f000 fddf 	bl	800965c <ssd1315_write_reg>
 8008a9e:	4602      	mov	r2, r0
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	4413      	add	r3, r2
 8008aa4:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_COLUMN_ADRESS;
 8008aa6:	2321      	movs	r3, #33	@ 0x21
 8008aa8:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	f103 0014 	add.w	r0, r3, #20
 8008ab0:	f107 020b 	add.w	r2, r7, #11
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	2101      	movs	r1, #1
 8008ab8:	f000 fdd0 	bl	800965c <ssd1315_write_reg>
 8008abc:	4602      	mov	r2, r0
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	4413      	add	r3, r2
 8008ac2:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	f103 0014 	add.w	r0, r3, #20
 8008ace:	f107 020b 	add.w	r2, r7, #11
 8008ad2:	2301      	movs	r3, #1
 8008ad4:	2101      	movs	r1, #1
 8008ad6:	f000 fdc1 	bl	800965c <ssd1315_write_reg>
 8008ada:	4602      	mov	r2, r0
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	4413      	add	r3, r2
 8008ae0:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_64;
 8008ae2:	237f      	movs	r3, #127	@ 0x7f
 8008ae4:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f103 0014 	add.w	r0, r3, #20
 8008aec:	f107 020b 	add.w	r2, r7, #11
 8008af0:	2301      	movs	r3, #1
 8008af2:	2101      	movs	r1, #1
 8008af4:	f000 fdb2 	bl	800965c <ssd1315_write_reg>
 8008af8:	4602      	mov	r2, r0
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	4413      	add	r3, r2
 8008afe:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_PAGE_ADRESS;
 8008b00:	2322      	movs	r3, #34	@ 0x22
 8008b02:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	f103 0014 	add.w	r0, r3, #20
 8008b0a:	f107 020b 	add.w	r2, r7, #11
 8008b0e:	2301      	movs	r3, #1
 8008b10:	2101      	movs	r1, #1
 8008b12:	f000 fda3 	bl	800965c <ssd1315_write_reg>
 8008b16:	4602      	mov	r2, r0
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	4413      	add	r3, r2
 8008b1c:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8008b1e:	2300      	movs	r3, #0
 8008b20:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	f103 0014 	add.w	r0, r3, #20
 8008b28:	f107 020b 	add.w	r2, r7, #11
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	2101      	movs	r1, #1
 8008b30:	f000 fd94 	bl	800965c <ssd1315_write_reg>
 8008b34:	4602      	mov	r2, r0
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	4413      	add	r3, r2
 8008b3a:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS_15;
 8008b3c:	230f      	movs	r3, #15
 8008b3e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	f103 0014 	add.w	r0, r3, #20
 8008b46:	f107 020b 	add.w	r2, r7, #11
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	2101      	movs	r1, #1
 8008b4e:	f000 fd85 	bl	800965c <ssd1315_write_reg>
 8008b52:	4602      	mov	r2, r0
 8008b54:	68fb      	ldr	r3, [r7, #12]
 8008b56:	4413      	add	r3, r2
 8008b58:	60fb      	str	r3, [r7, #12]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,PhysFrameBuffer, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f103 0014 	add.w	r0, r3, #20
 8008b60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b64:	4a09      	ldr	r2, [pc, #36]	@ (8008b8c <SSD1315_Refresh+0x110>)
 8008b66:	2101      	movs	r1, #1
 8008b68:	f000 fd78 	bl	800965c <ssd1315_write_reg>
 8008b6c:	4602      	mov	r2, r0
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	4413      	add	r3, r2
 8008b72:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d002      	beq.n	8008b80 <SSD1315_Refresh+0x104>
  {
    ret = SSD1315_ERROR;
 8008b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b7e:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008b80:	68fb      	ldr	r3, [r7, #12]
}
 8008b82:	4618      	mov	r0, r3
 8008b84:	3710      	adds	r7, #16
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bd80      	pop	{r7, pc}
 8008b8a:	bf00      	nop
 8008b8c:	20001100 	.word	0x20001100

08008b90 <SSD1315_DrawBitmap>:
  * @param  pBmp Bmp picture address.
  * @retval The component status.
  */

int32_t SSD1315_DrawBitmap(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b08e      	sub	sp, #56	@ 0x38
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	60f8      	str	r0, [r7, #12]
 8008b98:	60b9      	str	r1, [r7, #8]
 8008b9a:	607a      	str	r2, [r7, #4]
 8008b9c:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index = 0, size = 0;
 8008ba2:	2300      	movs	r3, #0
 8008ba4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0;
 8008baa:	2300      	movs	r3, #0
 8008bac:	623b      	str	r3, [r7, #32]
 8008bae:	2300      	movs	r3, #0
 8008bb0:	61fb      	str	r3, [r7, #28]
  uint32_t x = 0, y  = 0, y0 = 0;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	61bb      	str	r3, [r7, #24]
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	617b      	str	r3, [r7, #20]
 8008bba:	2300      	movs	r3, #0
 8008bbc:	613b      	str	r3, [r7, #16]
  uint32_t XposBMP = 0, YposBMP  = 0;
 8008bbe:	2300      	movs	r3, #0
 8008bc0:	633b      	str	r3, [r7, #48]	@ 0x30
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Read bitmap size */
  size = pBmp[2] + (pBmp[3] << 8) + (pBmp[4] << 16)  + (pBmp[5] << 24);
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	3302      	adds	r3, #2
 8008bca:	781b      	ldrb	r3, [r3, #0]
 8008bcc:	461a      	mov	r2, r3
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	3303      	adds	r3, #3
 8008bd2:	781b      	ldrb	r3, [r3, #0]
 8008bd4:	021b      	lsls	r3, r3, #8
 8008bd6:	441a      	add	r2, r3
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	3304      	adds	r3, #4
 8008bdc:	781b      	ldrb	r3, [r3, #0]
 8008bde:	041b      	lsls	r3, r3, #16
 8008be0:	441a      	add	r2, r3
 8008be2:	683b      	ldr	r3, [r7, #0]
 8008be4:	3305      	adds	r3, #5
 8008be6:	781b      	ldrb	r3, [r3, #0]
 8008be8:	061b      	lsls	r3, r3, #24
 8008bea:	4413      	add	r3, r2
 8008bec:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Get bitmap data address offset */
  index = pBmp[10] + (pBmp[11] << 8) + (pBmp[12] << 16)  + (pBmp[13] << 24);
 8008bee:	683b      	ldr	r3, [r7, #0]
 8008bf0:	330a      	adds	r3, #10
 8008bf2:	781b      	ldrb	r3, [r3, #0]
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	330b      	adds	r3, #11
 8008bfa:	781b      	ldrb	r3, [r3, #0]
 8008bfc:	021b      	lsls	r3, r3, #8
 8008bfe:	441a      	add	r2, r3
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	330c      	adds	r3, #12
 8008c04:	781b      	ldrb	r3, [r3, #0]
 8008c06:	041b      	lsls	r3, r3, #16
 8008c08:	441a      	add	r2, r3
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	330d      	adds	r3, #13
 8008c0e:	781b      	ldrb	r3, [r3, #0]
 8008c10:	061b      	lsls	r3, r3, #24
 8008c12:	4413      	add	r3, r2
 8008c14:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	3312      	adds	r3, #18
 8008c1a:	781b      	ldrb	r3, [r3, #0]
 8008c1c:	461a      	mov	r2, r3
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	3313      	adds	r3, #19
 8008c22:	781b      	ldrb	r3, [r3, #0]
 8008c24:	021b      	lsls	r3, r3, #8
 8008c26:	441a      	add	r2, r3
 8008c28:	683b      	ldr	r3, [r7, #0]
 8008c2a:	3314      	adds	r3, #20
 8008c2c:	781b      	ldrb	r3, [r3, #0]
 8008c2e:	041b      	lsls	r3, r3, #16
 8008c30:	441a      	add	r2, r3
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	3315      	adds	r3, #21
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	061b      	lsls	r3, r3, #24
 8008c3a:	4413      	add	r3, r2
 8008c3c:	61fb      	str	r3, [r7, #28]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	3316      	adds	r3, #22
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	461a      	mov	r2, r3
 8008c46:	683b      	ldr	r3, [r7, #0]
 8008c48:	3317      	adds	r3, #23
 8008c4a:	781b      	ldrb	r3, [r3, #0]
 8008c4c:	021b      	lsls	r3, r3, #8
 8008c4e:	441a      	add	r2, r3
 8008c50:	683b      	ldr	r3, [r7, #0]
 8008c52:	3318      	adds	r3, #24
 8008c54:	781b      	ldrb	r3, [r3, #0]
 8008c56:	041b      	lsls	r3, r3, #16
 8008c58:	441a      	add	r2, r3
 8008c5a:	683b      	ldr	r3, [r7, #0]
 8008c5c:	3319      	adds	r3, #25
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	061b      	lsls	r3, r3, #24
 8008c62:	4413      	add	r3, r2
 8008c64:	623b      	str	r3, [r7, #32]

  /* Size conversion */
  size = (size - index)/2;
 8008c66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008c68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c6a:	1ad3      	subs	r3, r2, r3
 8008c6c:	085b      	lsrs	r3, r3, #1
 8008c6e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Apply offset to bypass header */
  pBmp += index;
 8008c70:	683a      	ldr	r2, [r7, #0]
 8008c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c74:	4413      	add	r3, r2
 8008c76:	603b      	str	r3, [r7, #0]

  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d116      	bne.n	8008cac <SSD1315_DrawBitmap+0x11c>
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	bf0c      	ite	eq
 8008c84:	2301      	moveq	r3, #1
 8008c86:	2300      	movne	r3, #0
 8008c88:	b2da      	uxtb	r2, r3
 8008c8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c90:	bf0c      	ite	eq
 8008c92:	2301      	moveq	r3, #1
 8008c94:	2300      	movne	r3, #0
 8008c96:	b2db      	uxtb	r3, r3
 8008c98:	4013      	ands	r3, r2
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d005      	beq.n	8008cac <SSD1315_DrawBitmap+0x11c>
  {
    memcpy(PhysFrameBuffer, pBmp, size);
 8008ca0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ca2:	6839      	ldr	r1, [r7, #0]
 8008ca4:	4843      	ldr	r0, [pc, #268]	@ (8008db4 <SSD1315_DrawBitmap+0x224>)
 8008ca6:	f00b fdf6 	bl	8014896 <memcpy>
 8008caa:	e078      	b.n	8008d9e <SSD1315_DrawBitmap+0x20e>
  }
  else
  {
    x=Xpos+width;
 8008cac:	68ba      	ldr	r2, [r7, #8]
 8008cae:	69fb      	ldr	r3, [r7, #28]
 8008cb0:	4413      	add	r3, r2
 8008cb2:	61bb      	str	r3, [r7, #24]
    y=Ypos+height;
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	6a3b      	ldr	r3, [r7, #32]
 8008cb8:	4413      	add	r3, r2
 8008cba:	617b      	str	r3, [r7, #20]
    y0 = Ypos;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	613b      	str	r3, [r7, #16]

    for(; Xpos < x; Xpos++, XposBMP++)
 8008cc0:	e069      	b.n	8008d96 <SSD1315_DrawBitmap+0x206>
    {
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 8008cc2:	693b      	ldr	r3, [r7, #16]
 8008cc4:	607b      	str	r3, [r7, #4]
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008cca:	e05a      	b.n	8008d82 <SSD1315_DrawBitmap+0x1f2>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	f003 0307 	and.w	r3, r3, #7
 8008cd2:	2b00      	cmp	r3, #0
 8008cd4:	d121      	bne.n	8008d1a <SSD1315_DrawBitmap+0x18a>
 8008cd6:	697a      	ldr	r2, [r7, #20]
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	1ad3      	subs	r3, r2, r3
 8008cdc:	2b07      	cmp	r3, #7
 8008cde:	d91c      	bls.n	8008d1a <SSD1315_DrawBitmap+0x18a>
 8008ce0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ce2:	f003 0307 	and.w	r3, r3, #7
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d117      	bne.n	8008d1a <SSD1315_DrawBitmap+0x18a>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pBmp[XposBMP+((YposBMP/8)*width)];
 8008cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cec:	08db      	lsrs	r3, r3, #3
 8008cee:	69fa      	ldr	r2, [r7, #28]
 8008cf0:	fb03 f202 	mul.w	r2, r3, r2
 8008cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008cf6:	4413      	add	r3, r2
 8008cf8:	683a      	ldr	r2, [r7, #0]
 8008cfa:	441a      	add	r2, r3
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	08db      	lsrs	r3, r3, #3
 8008d00:	01d9      	lsls	r1, r3, #7
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	440b      	add	r3, r1
 8008d06:	7811      	ldrb	r1, [r2, #0]
 8008d08:	4a2a      	ldr	r2, [pc, #168]	@ (8008db4 <SSD1315_DrawBitmap+0x224>)
 8008d0a:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	3307      	adds	r3, #7
 8008d10:	607b      	str	r3, [r7, #4]
          YposBMP+=7;
 8008d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d14:	3307      	adds	r3, #7
 8008d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d18:	e02d      	b.n	8008d76 <SSD1315_DrawBitmap+0x1e6>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pBmp[XposBMP+((YposBMP/8)*width)]&(1<<(YposBMP%8))) != 0)
 8008d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d1c:	08db      	lsrs	r3, r3, #3
 8008d1e:	69fa      	ldr	r2, [r7, #28]
 8008d20:	fb03 f202 	mul.w	r2, r3, r2
 8008d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d26:	4413      	add	r3, r2
 8008d28:	683a      	ldr	r2, [r7, #0]
 8008d2a:	4413      	add	r3, r2
 8008d2c:	781b      	ldrb	r3, [r3, #0]
 8008d2e:	461a      	mov	r2, r3
 8008d30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d32:	f003 0307 	and.w	r3, r3, #7
 8008d36:	fa42 f303 	asr.w	r3, r2, r3
 8008d3a:	f003 0301 	and.w	r3, r3, #1
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d00c      	beq.n	8008d5c <SSD1315_DrawBitmap+0x1cc>
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 8008d42:	23ff      	movs	r3, #255	@ 0xff
 8008d44:	687a      	ldr	r2, [r7, #4]
 8008d46:	68b9      	ldr	r1, [r7, #8]
 8008d48:	68f8      	ldr	r0, [r7, #12]
 8008d4a:	f000 fa3d 	bl	80091c8 <SSD1315_SetPixel>
 8008d4e:	4603      	mov	r3, r0
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d010      	beq.n	8008d76 <SSD1315_DrawBitmap+0x1e6>
              {
                ret = SSD1315_ERROR;
 8008d54:	f04f 33ff 	mov.w	r3, #4294967295
 8008d58:	637b      	str	r3, [r7, #52]	@ 0x34
                break;
 8008d5a:	e016      	b.n	8008d8a <SSD1315_DrawBitmap+0x1fa>
              }
            }
            else
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	687a      	ldr	r2, [r7, #4]
 8008d60:	68b9      	ldr	r1, [r7, #8]
 8008d62:	68f8      	ldr	r0, [r7, #12]
 8008d64:	f000 fa30 	bl	80091c8 <SSD1315_SetPixel>
 8008d68:	4603      	mov	r3, r0
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d003      	beq.n	8008d76 <SSD1315_DrawBitmap+0x1e6>
                {
                  ret = SSD1315_ERROR;
 8008d6e:	f04f 33ff 	mov.w	r3, #4294967295
 8008d72:	637b      	str	r3, [r7, #52]	@ 0x34
                  break;
 8008d74:	e009      	b.n	8008d8a <SSD1315_DrawBitmap+0x1fa>
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	3301      	adds	r3, #1
 8008d7a:	607b      	str	r3, [r7, #4]
 8008d7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d7e:	3301      	adds	r3, #1
 8008d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008d82:	687a      	ldr	r2, [r7, #4]
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	429a      	cmp	r2, r3
 8008d88:	d3a0      	bcc.n	8008ccc <SSD1315_DrawBitmap+0x13c>
    for(; Xpos < x; Xpos++, XposBMP++)
 8008d8a:	68bb      	ldr	r3, [r7, #8]
 8008d8c:	3301      	adds	r3, #1
 8008d8e:	60bb      	str	r3, [r7, #8]
 8008d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d92:	3301      	adds	r3, #1
 8008d94:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d96:	68ba      	ldr	r2, [r7, #8]
 8008d98:	69bb      	ldr	r3, [r7, #24]
 8008d9a:	429a      	cmp	r2, r3
 8008d9c:	d391      	bcc.n	8008cc2 <SSD1315_DrawBitmap+0x132>
            }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 8008d9e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d002      	beq.n	8008daa <SSD1315_DrawBitmap+0x21a>
   {
     ret = SSD1315_ERROR;
 8008da4:	f04f 33ff 	mov.w	r3, #4294967295
 8008da8:	637b      	str	r3, [r7, #52]	@ 0x34
   }
  return ret;
 8008daa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3738      	adds	r7, #56	@ 0x38
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}
 8008db4:	20001100 	.word	0x20001100

08008db8 <SSD1315_ShiftBitmap>:
  * @param  Yshift specifies number of pixel to shift on Y position.
  * @param  pbmp Bmp picture address in the internal Flash.
  * @retval The component status.
  */
int32_t SSD1315_ShiftBitmap(SSD1315_Object_t *pObj,uint16_t Xpos, uint16_t Ypos, int16_t Xshift, int16_t Yshift, uint8_t *pbmp)
{
 8008db8:	b580      	push	{r7, lr}
 8008dba:	b090      	sub	sp, #64	@ 0x40
 8008dbc:	af00      	add	r7, sp, #0
 8008dbe:	60f8      	str	r0, [r7, #12]
 8008dc0:	4608      	mov	r0, r1
 8008dc2:	4611      	mov	r1, r2
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	817b      	strh	r3, [r7, #10]
 8008dca:	460b      	mov	r3, r1
 8008dcc:	813b      	strh	r3, [r7, #8]
 8008dce:	4613      	mov	r3, r2
 8008dd0:	80fb      	strh	r3, [r7, #6]
  int32_t  ret = SSD1315_OK;
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t index = 0, size = 0;
 8008dd6:	2300      	movs	r3, #0
 8008dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008dda:	2300      	movs	r3, #0
 8008ddc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0, original_width  = 0;
 8008dde:	2300      	movs	r3, #0
 8008de0:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008de2:	2300      	movs	r3, #0
 8008de4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008de6:	2300      	movs	r3, #0
 8008de8:	623b      	str	r3, [r7, #32]
  uint32_t x = 0, y  = 0, y0 = 0;
 8008dea:	2300      	movs	r3, #0
 8008dec:	61fb      	str	r3, [r7, #28]
 8008dee:	2300      	movs	r3, #0
 8008df0:	61bb      	str	r3, [r7, #24]
 8008df2:	2300      	movs	r3, #0
 8008df4:	617b      	str	r3, [r7, #20]
  uint32_t XposBMP = 0, YposBMP  = 0, original_YposBMP = 0;
 8008df6:	2300      	movs	r3, #0
 8008df8:	633b      	str	r3, [r7, #48]	@ 0x30
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008dfe:	2300      	movs	r3, #0
 8008e00:	613b      	str	r3, [r7, #16]
  
  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 8008e02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e04:	3302      	adds	r3, #2
 8008e06:	881b      	ldrh	r3, [r3, #0]
 8008e08:	b29b      	uxth	r3, r3
 8008e0a:	627b      	str	r3, [r7, #36]	@ 0x24
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 8008e0c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e0e:	3304      	adds	r3, #4
 8008e10:	881b      	ldrh	r3, [r3, #0]
 8008e12:	b29b      	uxth	r3, r3
 8008e14:	041b      	lsls	r3, r3, #16
 8008e16:	461a      	mov	r2, r3
 8008e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e1a:	4313      	orrs	r3, r2
 8008e1c:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 8008e1e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e20:	330a      	adds	r3, #10
 8008e22:	881b      	ldrh	r3, [r3, #0]
 8008e24:	b29b      	uxth	r3, r3
 8008e26:	62bb      	str	r3, [r7, #40]	@ 0x28
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 8008e28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e2a:	330c      	adds	r3, #12
 8008e2c:	881b      	ldrh	r3, [r3, #0]
 8008e2e:	b29b      	uxth	r3, r3
 8008e30:	041b      	lsls	r3, r3, #16
 8008e32:	461a      	mov	r2, r3
 8008e34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e36:	4313      	orrs	r3, r2
 8008e38:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  /* Read bitmap width */
  width = *(uint16_t *) (pbmp + 18);
 8008e3a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e3c:	3312      	adds	r3, #18
 8008e3e:	881b      	ldrh	r3, [r3, #0]
 8008e40:	637b      	str	r3, [r7, #52]	@ 0x34
  width |= (*(uint16_t *) (pbmp + 20)) << 16;
 8008e42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e44:	3314      	adds	r3, #20
 8008e46:	881b      	ldrh	r3, [r3, #0]
 8008e48:	041b      	lsls	r3, r3, #16
 8008e4a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	637b      	str	r3, [r7, #52]	@ 0x34
  original_width = width;
 8008e50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e52:	623b      	str	r3, [r7, #32]
  if( Xshift>=0)
 8008e54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	db09      	blt.n	8008e70 <SSD1315_ShiftBitmap+0xb8>
  {
    Xpos = Xpos + Xshift;
 8008e5c:	88fa      	ldrh	r2, [r7, #6]
 8008e5e:	897b      	ldrh	r3, [r7, #10]
 8008e60:	4413      	add	r3, r2
 8008e62:	817b      	strh	r3, [r7, #10]
    width = width - Xshift;
 8008e64:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008e68:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008e6a:	1ad3      	subs	r3, r2, r3
 8008e6c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008e6e:	e008      	b.n	8008e82 <SSD1315_ShiftBitmap+0xca>
  }
  else
  {
    width = width + Xshift;
 8008e70:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008e74:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008e76:	4413      	add	r3, r2
 8008e78:	637b      	str	r3, [r7, #52]	@ 0x34
    XposBMP = -Xshift;
 8008e7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008e7e:	425b      	negs	r3, r3
 8008e80:	633b      	str	r3, [r7, #48]	@ 0x30
  }
  
  /* Read bitmap height */
  height = *(uint16_t *) (pbmp + 22);
 8008e82:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e84:	3316      	adds	r3, #22
 8008e86:	881b      	ldrh	r3, [r3, #0]
 8008e88:	63bb      	str	r3, [r7, #56]	@ 0x38
  height |= (*(uint16_t *) (pbmp + 24)) << 16;
 8008e8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008e8c:	3318      	adds	r3, #24
 8008e8e:	881b      	ldrh	r3, [r3, #0]
 8008e90:	041b      	lsls	r3, r3, #16
 8008e92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008e94:	4313      	orrs	r3, r2
 8008e96:	63bb      	str	r3, [r7, #56]	@ 0x38
  if( Yshift>=0)
 8008e98:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	db0a      	blt.n	8008eb6 <SSD1315_ShiftBitmap+0xfe>
  {
    height = height - Yshift;
 8008ea0:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008ea4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ea6:	1ad3      	subs	r3, r2, r3
 8008ea8:	63bb      	str	r3, [r7, #56]	@ 0x38
    Ypos = Ypos + Yshift;
 8008eaa:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8008eae:	893b      	ldrh	r3, [r7, #8]
 8008eb0:	4413      	add	r3, r2
 8008eb2:	813b      	strh	r3, [r7, #8]
 8008eb4:	e008      	b.n	8008ec8 <SSD1315_ShiftBitmap+0x110>
  }
  else
  {
    height = height + Yshift;
 8008eb6:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008eba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008ebc:	4413      	add	r3, r2
 8008ebe:	63bb      	str	r3, [r7, #56]	@ 0x38
    YposBMP = -Yshift;
 8008ec0:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008ec4:	425b      	negs	r3, r3
 8008ec6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  original_YposBMP = YposBMP;
 8008ec8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eca:	613b      	str	r3, [r7, #16]
  
  /* Size conversion */
  size = (size - index)/2;
 8008ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ed0:	1ad3      	subs	r3, r2, r3
 8008ed2:	085b      	lsrs	r3, r3, #1
 8008ed4:	627b      	str	r3, [r7, #36]	@ 0x24
  size = size - ((Xshift*height/8)+(Yshift*width/8 ));
 8008ed6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008eda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008edc:	fb02 f303 	mul.w	r3, r2, r3
 8008ee0:	08da      	lsrs	r2, r3, #3
 8008ee2:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008ee6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008ee8:	fb01 f303 	mul.w	r3, r1, r3
 8008eec:	08db      	lsrs	r3, r3, #3
 8008eee:	4413      	add	r3, r2
 8008ef0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ef2:	1ad3      	subs	r3, r2, r3
 8008ef4:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Apply offset to bypass header */
  pbmp += index;
 8008ef6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008efa:	4413      	add	r3, r2
 8008efc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  
  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 8008efe:	897b      	ldrh	r3, [r7, #10]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d116      	bne.n	8008f32 <SSD1315_ShiftBitmap+0x17a>
 8008f04:	897b      	ldrh	r3, [r7, #10]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	bf0c      	ite	eq
 8008f0a:	2301      	moveq	r3, #1
 8008f0c:	2300      	movne	r3, #0
 8008f0e:	b2da      	uxtb	r2, r3
 8008f10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f16:	bf0c      	ite	eq
 8008f18:	2301      	moveq	r3, #1
 8008f1a:	2300      	movne	r3, #0
 8008f1c:	b2db      	uxtb	r3, r3
 8008f1e:	4013      	ands	r3, r2
 8008f20:	b2db      	uxtb	r3, r3
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d005      	beq.n	8008f32 <SSD1315_ShiftBitmap+0x17a>
  {
    memcpy(PhysFrameBuffer, pbmp, size);
 8008f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008f28:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8008f2a:	4845      	ldr	r0, [pc, #276]	@ (8009040 <SSD1315_ShiftBitmap+0x288>)
 8008f2c:	f00b fcb3 	bl	8014896 <memcpy>
 8008f30:	e07a      	b.n	8009028 <SSD1315_ShiftBitmap+0x270>
  }
  else
  {
    x=Xpos+width;
 8008f32:	897b      	ldrh	r3, [r7, #10]
 8008f34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f36:	4413      	add	r3, r2
 8008f38:	61fb      	str	r3, [r7, #28]
    y=Ypos+height;
 8008f3a:	893b      	ldrh	r3, [r7, #8]
 8008f3c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008f3e:	4413      	add	r3, r2
 8008f40:	61bb      	str	r3, [r7, #24]
    y0 = Ypos;
 8008f42:	893b      	ldrh	r3, [r7, #8]
 8008f44:	617b      	str	r3, [r7, #20]
    
    for(; Xpos < x; Xpos++, XposBMP++)
 8008f46:	e06b      	b.n	8009020 <SSD1315_ShiftBitmap+0x268>
    {
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	813b      	strh	r3, [r7, #8]
 8008f4c:	693b      	ldr	r3, [r7, #16]
 8008f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008f50:	e05c      	b.n	800900c <SSD1315_ShiftBitmap+0x254>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 8008f52:	893b      	ldrh	r3, [r7, #8]
 8008f54:	f003 0307 	and.w	r3, r3, #7
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d122      	bne.n	8008fa4 <SSD1315_ShiftBitmap+0x1ec>
 8008f5e:	893b      	ldrh	r3, [r7, #8]
 8008f60:	69ba      	ldr	r2, [r7, #24]
 8008f62:	1ad3      	subs	r3, r2, r3
 8008f64:	2b07      	cmp	r3, #7
 8008f66:	d91d      	bls.n	8008fa4 <SSD1315_ShiftBitmap+0x1ec>
 8008f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f6a:	f003 0307 	and.w	r3, r3, #7
 8008f6e:	2b00      	cmp	r3, #0
 8008f70:	d118      	bne.n	8008fa4 <SSD1315_ShiftBitmap+0x1ec>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pbmp[XposBMP+((YposBMP/8)*original_width)];
 8008f72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f74:	08db      	lsrs	r3, r3, #3
 8008f76:	6a3a      	ldr	r2, [r7, #32]
 8008f78:	fb03 f202 	mul.w	r2, r3, r2
 8008f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f7e:	4413      	add	r3, r2
 8008f80:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008f82:	441a      	add	r2, r3
 8008f84:	8979      	ldrh	r1, [r7, #10]
 8008f86:	893b      	ldrh	r3, [r7, #8]
 8008f88:	08db      	lsrs	r3, r3, #3
 8008f8a:	b29b      	uxth	r3, r3
 8008f8c:	01db      	lsls	r3, r3, #7
 8008f8e:	440b      	add	r3, r1
 8008f90:	7811      	ldrb	r1, [r2, #0]
 8008f92:	4a2b      	ldr	r2, [pc, #172]	@ (8009040 <SSD1315_ShiftBitmap+0x288>)
 8008f94:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 8008f96:	893b      	ldrh	r3, [r7, #8]
 8008f98:	3307      	adds	r3, #7
 8008f9a:	813b      	strh	r3, [r7, #8]
          YposBMP+=7;
 8008f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f9e:	3307      	adds	r3, #7
 8008fa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008fa2:	e02d      	b.n	8009000 <SSD1315_ShiftBitmap+0x248>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pbmp[XposBMP+((YposBMP/8)*original_width)]&(1<<(YposBMP%8))) != 0)
 8008fa4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fa6:	08db      	lsrs	r3, r3, #3
 8008fa8:	6a3a      	ldr	r2, [r7, #32]
 8008faa:	fb03 f202 	mul.w	r2, r3, r2
 8008fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fb0:	4413      	add	r3, r2
 8008fb2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008fb4:	4413      	add	r3, r2
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	461a      	mov	r2, r3
 8008fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fbc:	f003 0307 	and.w	r3, r3, #7
 8008fc0:	fa42 f303 	asr.w	r3, r2, r3
 8008fc4:	f003 0301 	and.w	r3, r3, #1
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d00c      	beq.n	8008fe6 <SSD1315_ShiftBitmap+0x22e>
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 8008fcc:	8979      	ldrh	r1, [r7, #10]
 8008fce:	893a      	ldrh	r2, [r7, #8]
 8008fd0:	23ff      	movs	r3, #255	@ 0xff
 8008fd2:	68f8      	ldr	r0, [r7, #12]
 8008fd4:	f000 f8f8 	bl	80091c8 <SSD1315_SetPixel>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d010      	beq.n	8009000 <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 8008fde:	f04f 33ff 	mov.w	r3, #4294967295
 8008fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 8008fe4:	e016      	b.n	8009014 <SSD1315_ShiftBitmap+0x25c>
            }
          }
          else
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 8008fe6:	8979      	ldrh	r1, [r7, #10]
 8008fe8:	893a      	ldrh	r2, [r7, #8]
 8008fea:	2300      	movs	r3, #0
 8008fec:	68f8      	ldr	r0, [r7, #12]
 8008fee:	f000 f8eb 	bl	80091c8 <SSD1315_SetPixel>
 8008ff2:	4603      	mov	r3, r0
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d003      	beq.n	8009000 <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 8008ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8008ffc:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 8008ffe:	e009      	b.n	8009014 <SSD1315_ShiftBitmap+0x25c>
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 8009000:	893b      	ldrh	r3, [r7, #8]
 8009002:	3301      	adds	r3, #1
 8009004:	813b      	strh	r3, [r7, #8]
 8009006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009008:	3301      	adds	r3, #1
 800900a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800900c:	893b      	ldrh	r3, [r7, #8]
 800900e:	69ba      	ldr	r2, [r7, #24]
 8009010:	429a      	cmp	r2, r3
 8009012:	d89e      	bhi.n	8008f52 <SSD1315_ShiftBitmap+0x19a>
    for(; Xpos < x; Xpos++, XposBMP++)
 8009014:	897b      	ldrh	r3, [r7, #10]
 8009016:	3301      	adds	r3, #1
 8009018:	817b      	strh	r3, [r7, #10]
 800901a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800901c:	3301      	adds	r3, #1
 800901e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009020:	897b      	ldrh	r3, [r7, #10]
 8009022:	69fa      	ldr	r2, [r7, #28]
 8009024:	429a      	cmp	r2, r3
 8009026:	d88f      	bhi.n	8008f48 <SSD1315_ShiftBitmap+0x190>
          }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 8009028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800902a:	2b00      	cmp	r3, #0
 800902c:	d002      	beq.n	8009034 <SSD1315_ShiftBitmap+0x27c>
  {
    ret = SSD1315_ERROR;
 800902e:	f04f 33ff 	mov.w	r3, #4294967295
 8009032:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  return ret;
 8009034:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009036:	4618      	mov	r0, r3
 8009038:	3740      	adds	r7, #64	@ 0x40
 800903a:	46bd      	mov	sp, r7
 800903c:	bd80      	pop	{r7, pc}
 800903e:	bf00      	nop
 8009040:	20001100 	.word	0x20001100

08009044 <SSD1315_FillRGBRect>:
  * @param  Width Rectangle width.
  * @param  Height Rectangle height.
  * @retval The component status.
  */
int32_t SSD1315_FillRGBRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b088      	sub	sp, #32
 8009048:	af00      	add	r7, sp, #0
 800904a:	60f8      	str	r0, [r7, #12]
 800904c:	60b9      	str	r1, [r7, #8]
 800904e:	607a      	str	r2, [r7, #4]
 8009050:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8009052:	2300      	movs	r3, #0
 8009054:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t color, j;
  for(i = 0; i < Height; i++)
 8009056:	2300      	movs	r3, #0
 8009058:	61bb      	str	r3, [r7, #24]
 800905a:	e032      	b.n	80090c2 <SSD1315_FillRGBRect+0x7e>
  {
    for(j = 0; j < Width; j++)
 800905c:	2300      	movs	r3, #0
 800905e:	617b      	str	r3, [r7, #20]
 8009060:	e028      	b.n	80090b4 <SSD1315_FillRGBRect+0x70>
    {
      color = *pData | (*(pData + 1) << 8) | (*(pData + 2) << 16) | (*(pData + 3) << 24);
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	781b      	ldrb	r3, [r3, #0]
 8009066:	461a      	mov	r2, r3
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	3301      	adds	r3, #1
 800906c:	781b      	ldrb	r3, [r3, #0]
 800906e:	021b      	lsls	r3, r3, #8
 8009070:	431a      	orrs	r2, r3
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	3302      	adds	r3, #2
 8009076:	781b      	ldrb	r3, [r3, #0]
 8009078:	041b      	lsls	r3, r3, #16
 800907a:	431a      	orrs	r2, r3
 800907c:	683b      	ldr	r3, [r7, #0]
 800907e:	3303      	adds	r3, #3
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	061b      	lsls	r3, r3, #24
 8009084:	4313      	orrs	r3, r2
 8009086:	613b      	str	r3, [r7, #16]
      if(SSD1315_SetPixel (pObj, Xpos + j, Ypos + i, color)!= SSD1315_OK)
 8009088:	68ba      	ldr	r2, [r7, #8]
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	18d1      	adds	r1, r2, r3
 800908e:	687a      	ldr	r2, [r7, #4]
 8009090:	69bb      	ldr	r3, [r7, #24]
 8009092:	441a      	add	r2, r3
 8009094:	693b      	ldr	r3, [r7, #16]
 8009096:	68f8      	ldr	r0, [r7, #12]
 8009098:	f000 f896 	bl	80091c8 <SSD1315_SetPixel>
 800909c:	4603      	mov	r3, r0
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d002      	beq.n	80090a8 <SSD1315_FillRGBRect+0x64>
      {
        ret = SSD1315_ERROR;
 80090a2:	f04f 33ff 	mov.w	r3, #4294967295
 80090a6:	61fb      	str	r3, [r7, #28]
      }
      pData += 4;
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	3304      	adds	r3, #4
 80090ac:	603b      	str	r3, [r7, #0]
    for(j = 0; j < Width; j++)
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	3301      	adds	r3, #1
 80090b2:	617b      	str	r3, [r7, #20]
 80090b4:	697a      	ldr	r2, [r7, #20]
 80090b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090b8:	429a      	cmp	r2, r3
 80090ba:	d3d2      	bcc.n	8009062 <SSD1315_FillRGBRect+0x1e>
  for(i = 0; i < Height; i++)
 80090bc:	69bb      	ldr	r3, [r7, #24]
 80090be:	3301      	adds	r3, #1
 80090c0:	61bb      	str	r3, [r7, #24]
 80090c2:	69ba      	ldr	r2, [r7, #24]
 80090c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090c6:	429a      	cmp	r2, r3
 80090c8:	d3c8      	bcc.n	800905c <SSD1315_FillRGBRect+0x18>
    }
  }

  return ret;
 80090ca:	69fb      	ldr	r3, [r7, #28]
}
 80090cc:	4618      	mov	r0, r3
 80090ce:	3720      	adds	r7, #32
 80090d0:	46bd      	mov	sp, r7
 80090d2:	bd80      	pop	{r7, pc}

080090d4 <SSD1315_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawHLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b086      	sub	sp, #24
 80090d8:	af00      	add	r7, sp, #0
 80090da:	60f8      	str	r0, [r7, #12]
 80090dc:	60b9      	str	r1, [r7, #8]
 80090de:	607a      	str	r2, [r7, #4]
 80090e0:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80090e2:	2300      	movs	r3, #0
 80090e4:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 80090e6:	2300      	movs	r3, #0
 80090e8:	613b      	str	r3, [r7, #16]

  /* Sent a complete horizontal line */
  for (i = Xpos; i < (Xpos+Length); i++)
 80090ea:	68bb      	ldr	r3, [r7, #8]
 80090ec:	613b      	str	r3, [r7, #16]
 80090ee:	e008      	b.n	8009102 <SSD1315_DrawHLine+0x2e>
  {
    SSD1315_SetPixel(pObj,i, Ypos, Color);
 80090f0:	6a3b      	ldr	r3, [r7, #32]
 80090f2:	687a      	ldr	r2, [r7, #4]
 80090f4:	6939      	ldr	r1, [r7, #16]
 80090f6:	68f8      	ldr	r0, [r7, #12]
 80090f8:	f000 f866 	bl	80091c8 <SSD1315_SetPixel>
  for (i = Xpos; i < (Xpos+Length); i++)
 80090fc:	693b      	ldr	r3, [r7, #16]
 80090fe:	3301      	adds	r3, #1
 8009100:	613b      	str	r3, [r7, #16]
 8009102:	68ba      	ldr	r2, [r7, #8]
 8009104:	683b      	ldr	r3, [r7, #0]
 8009106:	4413      	add	r3, r2
 8009108:	693a      	ldr	r2, [r7, #16]
 800910a:	429a      	cmp	r2, r3
 800910c:	d3f0      	bcc.n	80090f0 <SSD1315_DrawHLine+0x1c>
  }
  if(ret != SSD1315_OK)
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	2b00      	cmp	r3, #0
 8009112:	d002      	beq.n	800911a <SSD1315_DrawHLine+0x46>
  {
    ret = SSD1315_ERROR;
 8009114:	f04f 33ff 	mov.w	r3, #4294967295
 8009118:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800911a:	697b      	ldr	r3, [r7, #20]
}
 800911c:	4618      	mov	r0, r3
 800911e:	3718      	adds	r7, #24
 8009120:	46bd      	mov	sp, r7
 8009122:	bd80      	pop	{r7, pc}

08009124 <SSD1315_DrawVLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawVLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8009124:	b580      	push	{r7, lr}
 8009126:	b086      	sub	sp, #24
 8009128:	af00      	add	r7, sp, #0
 800912a:	60f8      	str	r0, [r7, #12]
 800912c:	60b9      	str	r1, [r7, #8]
 800912e:	607a      	str	r2, [r7, #4]
 8009130:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8009132:	2300      	movs	r3, #0
 8009134:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 8009136:	2300      	movs	r3, #0
 8009138:	613b      	str	r3, [r7, #16]
  
  for (i = Ypos; i < (Ypos+Length); i++)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	613b      	str	r3, [r7, #16]
 800913e:	e008      	b.n	8009152 <SSD1315_DrawVLine+0x2e>
  {
    SSD1315_SetPixel(pObj,Xpos, i, Color);
 8009140:	6a3b      	ldr	r3, [r7, #32]
 8009142:	693a      	ldr	r2, [r7, #16]
 8009144:	68b9      	ldr	r1, [r7, #8]
 8009146:	68f8      	ldr	r0, [r7, #12]
 8009148:	f000 f83e 	bl	80091c8 <SSD1315_SetPixel>
  for (i = Ypos; i < (Ypos+Length); i++)
 800914c:	693b      	ldr	r3, [r7, #16]
 800914e:	3301      	adds	r3, #1
 8009150:	613b      	str	r3, [r7, #16]
 8009152:	687a      	ldr	r2, [r7, #4]
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	4413      	add	r3, r2
 8009158:	693a      	ldr	r2, [r7, #16]
 800915a:	429a      	cmp	r2, r3
 800915c:	d3f0      	bcc.n	8009140 <SSD1315_DrawVLine+0x1c>
  }
  if(ret != SSD1315_OK)
 800915e:	697b      	ldr	r3, [r7, #20]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d002      	beq.n	800916a <SSD1315_DrawVLine+0x46>
  {
    ret = SSD1315_ERROR;
 8009164:	f04f 33ff 	mov.w	r3, #4294967295
 8009168:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800916a:	697b      	ldr	r3, [r7, #20]
}
 800916c:	4618      	mov	r0, r3
 800916e:	3718      	adds	r7, #24
 8009170:	46bd      	mov	sp, r7
 8009172:	bd80      	pop	{r7, pc}

08009174 <SSD1315_FillRect>:
  * @param  Height Rectangle height.
  * @param  Color Draw color.
  * @retval Component status.
  */
int32_t SSD1315_FillRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b088      	sub	sp, #32
 8009178:	af02      	add	r7, sp, #8
 800917a:	60f8      	str	r0, [r7, #12]
 800917c:	60b9      	str	r1, [r7, #8]
 800917e:	607a      	str	r2, [r7, #4]
 8009180:	603b      	str	r3, [r7, #0]
  int32_t ret = SSD1315_OK;
 8009182:	2300      	movs	r3, #0
 8009184:	617b      	str	r3, [r7, #20]
  uint32_t i;

  for(i = 0U; i < Height; i++)
 8009186:	2300      	movs	r3, #0
 8009188:	613b      	str	r3, [r7, #16]
 800918a:	e013      	b.n	80091b4 <SSD1315_FillRect+0x40>
  {
    if (SSD1315_DrawHLine(pObj, Xpos, (i + Ypos), Width, Color) != SSD1315_OK)
 800918c:	693a      	ldr	r2, [r7, #16]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	441a      	add	r2, r3
 8009192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009194:	9300      	str	r3, [sp, #0]
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	68b9      	ldr	r1, [r7, #8]
 800919a:	68f8      	ldr	r0, [r7, #12]
 800919c:	f7ff ff9a 	bl	80090d4 <SSD1315_DrawHLine>
 80091a0:	4603      	mov	r3, r0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d003      	beq.n	80091ae <SSD1315_FillRect+0x3a>
    {
      ret = SSD1315_ERROR;
 80091a6:	f04f 33ff 	mov.w	r3, #4294967295
 80091aa:	617b      	str	r3, [r7, #20]
      break;
 80091ac:	e006      	b.n	80091bc <SSD1315_FillRect+0x48>
  for(i = 0U; i < Height; i++)
 80091ae:	693b      	ldr	r3, [r7, #16]
 80091b0:	3301      	adds	r3, #1
 80091b2:	613b      	str	r3, [r7, #16]
 80091b4:	693a      	ldr	r2, [r7, #16]
 80091b6:	6a3b      	ldr	r3, [r7, #32]
 80091b8:	429a      	cmp	r2, r3
 80091ba:	d3e7      	bcc.n	800918c <SSD1315_FillRect+0x18>
    }
  }

  return ret;
 80091bc:	697b      	ldr	r3, [r7, #20]
}
 80091be:	4618      	mov	r0, r3
 80091c0:	3718      	adds	r7, #24
 80091c2:	46bd      	mov	sp, r7
 80091c4:	bd80      	pop	{r7, pc}
	...

080091c8 <SSD1315_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color.
  * @retval The component status.
  */
int32_t SSD1315_SetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b087      	sub	sp, #28
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	60f8      	str	r0, [r7, #12]
 80091d0:	60b9      	str	r1, [r7, #8]
 80091d2:	607a      	str	r2, [r7, #4]
 80091d4:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80091d6:	2300      	movs	r3, #0
 80091d8:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  /* Set color */
  if (Color == SSD1315_COLOR_WHITE)
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	2bff      	cmp	r3, #255	@ 0xff
 80091de:	d117      	bne.n	8009210 <SSD1315_SetPixel+0x48>
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] |= 1 << (Ypos % 8);
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	08db      	lsrs	r3, r3, #3
 80091e4:	01d9      	lsls	r1, r3, #7
 80091e6:	68ba      	ldr	r2, [r7, #8]
 80091e8:	440a      	add	r2, r1
 80091ea:	491c      	ldr	r1, [pc, #112]	@ (800925c <SSD1315_SetPixel+0x94>)
 80091ec:	5c8a      	ldrb	r2, [r1, r2]
 80091ee:	b251      	sxtb	r1, r2
 80091f0:	687a      	ldr	r2, [r7, #4]
 80091f2:	f002 0207 	and.w	r2, r2, #7
 80091f6:	2001      	movs	r0, #1
 80091f8:	fa00 f202 	lsl.w	r2, r0, r2
 80091fc:	b252      	sxtb	r2, r2
 80091fe:	430a      	orrs	r2, r1
 8009200:	b251      	sxtb	r1, r2
 8009202:	01da      	lsls	r2, r3, #7
 8009204:	68bb      	ldr	r3, [r7, #8]
 8009206:	4413      	add	r3, r2
 8009208:	b2c9      	uxtb	r1, r1
 800920a:	4a14      	ldr	r2, [pc, #80]	@ (800925c <SSD1315_SetPixel+0x94>)
 800920c:	54d1      	strb	r1, [r2, r3]
 800920e:	e018      	b.n	8009242 <SSD1315_SetPixel+0x7a>
  }
  else
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] &= ~(1 << (Ypos % 8));
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	08db      	lsrs	r3, r3, #3
 8009214:	01d9      	lsls	r1, r3, #7
 8009216:	68ba      	ldr	r2, [r7, #8]
 8009218:	440a      	add	r2, r1
 800921a:	4910      	ldr	r1, [pc, #64]	@ (800925c <SSD1315_SetPixel+0x94>)
 800921c:	5c8a      	ldrb	r2, [r1, r2]
 800921e:	b251      	sxtb	r1, r2
 8009220:	687a      	ldr	r2, [r7, #4]
 8009222:	f002 0207 	and.w	r2, r2, #7
 8009226:	2001      	movs	r0, #1
 8009228:	fa00 f202 	lsl.w	r2, r0, r2
 800922c:	b252      	sxtb	r2, r2
 800922e:	43d2      	mvns	r2, r2
 8009230:	b252      	sxtb	r2, r2
 8009232:	400a      	ands	r2, r1
 8009234:	b251      	sxtb	r1, r2
 8009236:	01da      	lsls	r2, r3, #7
 8009238:	68bb      	ldr	r3, [r7, #8]
 800923a:	4413      	add	r3, r2
 800923c:	b2c9      	uxtb	r1, r1
 800923e:	4a07      	ldr	r2, [pc, #28]	@ (800925c <SSD1315_SetPixel+0x94>)
 8009240:	54d1      	strb	r1, [r2, r3]
  }
  if(ret != SSD1315_OK)
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d002      	beq.n	800924e <SSD1315_SetPixel+0x86>
  {
    ret = SSD1315_ERROR;
 8009248:	f04f 33ff 	mov.w	r3, #4294967295
 800924c:	617b      	str	r3, [r7, #20]
  }

  return ret;
 800924e:	697b      	ldr	r3, [r7, #20]
}
 8009250:	4618      	mov	r0, r3
 8009252:	371c      	adds	r7, #28
 8009254:	46bd      	mov	sp, r7
 8009256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925a:	4770      	bx	lr
 800925c:	20001100 	.word	0x20001100

08009260 <SSD1315_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the LCD pixel color.
  * @retval The component status.
  */
int32_t SSD1315_GetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8009260:	b480      	push	{r7}
 8009262:	b087      	sub	sp, #28
 8009264:	af00      	add	r7, sp, #0
 8009266:	60f8      	str	r0, [r7, #12]
 8009268:	60b9      	str	r1, [r7, #8]
 800926a:	607a      	str	r2, [r7, #4]
 800926c:	603b      	str	r3, [r7, #0]
   int32_t  ret = SSD1315_OK;
 800926e:	2300      	movs	r3, #0
 8009270:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  if ((Xpos >= SSD1315_LCD_PIXEL_WIDTH) || (Ypos >= SSD1315_LCD_PIXEL_HEIGHT)) 
 8009272:	68bb      	ldr	r3, [r7, #8]
 8009274:	2b7f      	cmp	r3, #127	@ 0x7f
 8009276:	d802      	bhi.n	800927e <SSD1315_GetPixel+0x1e>
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2b3f      	cmp	r3, #63	@ 0x3f
 800927c:	d903      	bls.n	8009286 <SSD1315_GetPixel+0x26>
  {
    *Color = 0;
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	2200      	movs	r2, #0
 8009282:	601a      	str	r2, [r3, #0]
 8009284:	e01c      	b.n	80092c0 <SSD1315_GetPixel+0x60>
  }
  else
  {
    *Color = PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] & (1 << Ypos%8);
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	08db      	lsrs	r3, r3, #3
 800928a:	01da      	lsls	r2, r3, #7
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	4413      	add	r3, r2
 8009290:	4a0f      	ldr	r2, [pc, #60]	@ (80092d0 <SSD1315_GetPixel+0x70>)
 8009292:	5cd3      	ldrb	r3, [r2, r3]
 8009294:	4619      	mov	r1, r3
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	f003 0307 	and.w	r3, r3, #7
 800929c:	2201      	movs	r2, #1
 800929e:	fa02 f303 	lsl.w	r3, r2, r3
 80092a2:	400b      	ands	r3, r1
 80092a4:	461a      	mov	r2, r3
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	601a      	str	r2, [r3, #0]
    if (*Color != 0)
 80092aa:	683b      	ldr	r3, [r7, #0]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d003      	beq.n	80092ba <SSD1315_GetPixel+0x5a>
    {
      *Color = 1;
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	2201      	movs	r2, #1
 80092b6:	601a      	str	r2, [r3, #0]
 80092b8:	e002      	b.n	80092c0 <SSD1315_GetPixel+0x60>
    }
    else
    {
      *Color = 0;
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	2200      	movs	r2, #0
 80092be:	601a      	str	r2, [r3, #0]
    }
  }
  
  return ret;
 80092c0:	697b      	ldr	r3, [r7, #20]
}
 80092c2:	4618      	mov	r0, r3
 80092c4:	371c      	adds	r7, #28
 80092c6:	46bd      	mov	sp, r7
 80092c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092cc:	4770      	bx	lr
 80092ce:	bf00      	nop
 80092d0:	20001100 	.word	0x20001100

080092d4 <SSD1315_GetXSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Width.
  * @retval The component status.
  */
int32_t SSD1315_GetXSize(SSD1315_Object_t *pObj, uint32_t *XSize)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b085      	sub	sp, #20
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
 80092dc:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80092de:	2300      	movs	r3, #0
 80092e0:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d103      	bne.n	80092f2 <SSD1315_GetXSize+0x1e>
  {
    *XSize = 128;
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	2280      	movs	r2, #128	@ 0x80
 80092ee:	601a      	str	r2, [r3, #0]
 80092f0:	e002      	b.n	80092f8 <SSD1315_GetXSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 80092f2:	f04f 33ff 	mov.w	r3, #4294967295
 80092f6:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80092f8:	68fb      	ldr	r3, [r7, #12]
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3714      	adds	r7, #20
 80092fe:	46bd      	mov	sp, r7
 8009300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009304:	4770      	bx	lr

08009306 <SSD1315_GetYSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Height.
  * @retval The component status.
  */
int32_t SSD1315_GetYSize(SSD1315_Object_t *pObj, uint32_t *YSize)
{
 8009306:	b480      	push	{r7}
 8009308:	b085      	sub	sp, #20
 800930a:	af00      	add	r7, sp, #0
 800930c:	6078      	str	r0, [r7, #4]
 800930e:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8009310:	2300      	movs	r3, #0
 8009312:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009318:	2b00      	cmp	r3, #0
 800931a:	d103      	bne.n	8009324 <SSD1315_GetYSize+0x1e>
  {
    *YSize = 64;
 800931c:	683b      	ldr	r3, [r7, #0]
 800931e:	2240      	movs	r2, #64	@ 0x40
 8009320:	601a      	str	r2, [r3, #0]
 8009322:	e002      	b.n	800932a <SSD1315_GetYSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 8009324:	f04f 33ff 	mov.w	r3, #4294967295
 8009328:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800932a:	68fb      	ldr	r3, [r7, #12]
}
 800932c:	4618      	mov	r0, r3
 800932e:	3714      	adds	r7, #20
 8009330:	46bd      	mov	sp, r7
 8009332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009336:	4770      	bx	lr

08009338 <SSD1315_SetPage>:
  * @param  pObj Component object.
  * @param  Page specifies the Page position (0-7).
  * @retval The component status.
  */
int32_t SSD1315_SetPage(SSD1315_Object_t *pObj, uint16_t Page)
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b084      	sub	sp, #16
 800933c:	af00      	add	r7, sp, #0
 800933e:	6078      	str	r0, [r7, #4]
 8009340:	460b      	mov	r3, r1
 8009342:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 8009344:	2300      	movs	r3, #0
 8009346:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Set Page position  */
  data = (SSD1315_SET_PAGE_START_ADRESS | Page);
 8009348:	887b      	ldrh	r3, [r7, #2]
 800934a:	b2db      	uxtb	r3, r3
 800934c:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8009350:	b2db      	uxtb	r3, r3
 8009352:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	f103 0014 	add.w	r0, r3, #20
 800935a:	f107 020b 	add.w	r2, r7, #11
 800935e:	2301      	movs	r3, #1
 8009360:	2101      	movs	r1, #1
 8009362:	f000 f97b 	bl	800965c <ssd1315_write_reg>
 8009366:	4602      	mov	r2, r0
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	4413      	add	r3, r2
 800936c:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d002      	beq.n	800937a <SSD1315_SetPage+0x42>
  {
    ret = SSD1315_ERROR;
 8009374:	f04f 33ff 	mov.w	r3, #4294967295
 8009378:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800937a:	68fb      	ldr	r3, [r7, #12]
}
 800937c:	4618      	mov	r0, r3
 800937e:	3710      	adds	r7, #16
 8009380:	46bd      	mov	sp, r7
 8009382:	bd80      	pop	{r7, pc}

08009384 <SSD1315_SetColumn>:
  * @param  pObj Component object.
  * @param  Column specifies the Column position (0-127).
  * @retval The component status.
  */
int32_t SSD1315_SetColumn(SSD1315_Object_t *pObj, uint16_t Column)
{
 8009384:	b580      	push	{r7, lr}
 8009386:	b084      	sub	sp, #16
 8009388:	af00      	add	r7, sp, #0
 800938a:	6078      	str	r0, [r7, #4]
 800938c:	460b      	mov	r3, r1
 800938e:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 8009390:	2300      	movs	r3, #0
 8009392:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  /* Set Column position  */

  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8009394:	2300      	movs	r3, #0
 8009396:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	f103 0014 	add.w	r0, r3, #20
 800939e:	f107 020b 	add.w	r2, r7, #11
 80093a2:	2301      	movs	r3, #1
 80093a4:	2101      	movs	r1, #1
 80093a6:	f000 f959 	bl	800965c <ssd1315_write_reg>
 80093aa:	4602      	mov	r2, r0
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	4413      	add	r3, r2
 80093b0:	60fb      	str	r3, [r7, #12]
  data = (SSD1315_LOWER_COLUMN_START_ADRESS | Column);
 80093b2:	887b      	ldrh	r3, [r7, #2]
 80093b4:	b2db      	uxtb	r3, r3
 80093b6:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f103 0014 	add.w	r0, r3, #20
 80093be:	f107 020b 	add.w	r2, r7, #11
 80093c2:	2301      	movs	r3, #1
 80093c4:	2101      	movs	r1, #1
 80093c6:	f000 f949 	bl	800965c <ssd1315_write_reg>
 80093ca:	4602      	mov	r2, r0
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	4413      	add	r3, r2
 80093d0:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_32;
 80093d2:	231f      	movs	r3, #31
 80093d4:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	f103 0014 	add.w	r0, r3, #20
 80093dc:	f107 020b 	add.w	r2, r7, #11
 80093e0:	2301      	movs	r3, #1
 80093e2:	2101      	movs	r1, #1
 80093e4:	f000 f93a 	bl	800965c <ssd1315_write_reg>
 80093e8:	4602      	mov	r2, r0
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	4413      	add	r3, r2
 80093ee:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d002      	beq.n	80093fc <SSD1315_SetColumn+0x78>
  {
    ret = SSD1315_ERROR;
 80093f6:	f04f 33ff 	mov.w	r3, #4294967295
 80093fa:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80093fc:	68fb      	ldr	r3, [r7, #12]
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3710      	adds	r7, #16
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}

08009406 <SSD1315_ScrollingSetup>:
            @arg  0..7
  * @param  Frequency SSD1315_SCROLL_FREQ_2FRAMES to SSD1315_SCROLL_FREQ_256FRAMES
  * @retval The component status.
  */
int32_t SSD1315_ScrollingSetup(SSD1315_Object_t *pObj, uint16_t ScrollMode, uint16_t StartPage, uint16_t EndPage, uint16_t Frequency)
{
 8009406:	b580      	push	{r7, lr}
 8009408:	b086      	sub	sp, #24
 800940a:	af00      	add	r7, sp, #0
 800940c:	60f8      	str	r0, [r7, #12]
 800940e:	4608      	mov	r0, r1
 8009410:	4611      	mov	r1, r2
 8009412:	461a      	mov	r2, r3
 8009414:	4603      	mov	r3, r0
 8009416:	817b      	strh	r3, [r7, #10]
 8009418:	460b      	mov	r3, r1
 800941a:	813b      	strh	r3, [r7, #8]
 800941c:	4613      	mov	r3, r2
 800941e:	80fb      	strh	r3, [r7, #6]
  int32_t ret = SSD1315_OK;
 8009420:	2300      	movs	r3, #0
 8009422:	617b      	str	r3, [r7, #20]
  uint8_t data;

  /* Scrolling setup sequence */
  data = ScrollMode;                                     /* Right/Left Horizontal Scroll */
 8009424:	897b      	ldrh	r3, [r7, #10]
 8009426:	b2db      	uxtb	r3, r3
 8009428:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	f103 0014 	add.w	r0, r3, #20
 8009430:	f107 0213 	add.w	r2, r7, #19
 8009434:	2301      	movs	r3, #1
 8009436:	2101      	movs	r1, #1
 8009438:	f000 f910 	bl	800965c <ssd1315_write_reg>
 800943c:	4602      	mov	r2, r0
 800943e:	697b      	ldr	r3, [r7, #20]
 8009440:	4413      	add	r3, r2
 8009442:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8009444:	2300      	movs	r3, #0
 8009446:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f103 0014 	add.w	r0, r3, #20
 800944e:	f107 0213 	add.w	r2, r7, #19
 8009452:	2301      	movs	r3, #1
 8009454:	2101      	movs	r1, #1
 8009456:	f000 f901 	bl	800965c <ssd1315_write_reg>
 800945a:	4602      	mov	r2, r0
 800945c:	697b      	ldr	r3, [r7, #20]
 800945e:	4413      	add	r3, r2
 8009460:	617b      	str	r3, [r7, #20]
  data = StartPage;                                      /* start page address*/
 8009462:	893b      	ldrh	r3, [r7, #8]
 8009464:	b2db      	uxtb	r3, r3
 8009466:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	f103 0014 	add.w	r0, r3, #20
 800946e:	f107 0213 	add.w	r2, r7, #19
 8009472:	2301      	movs	r3, #1
 8009474:	2101      	movs	r1, #1
 8009476:	f000 f8f1 	bl	800965c <ssd1315_write_reg>
 800947a:	4602      	mov	r2, r0
 800947c:	697b      	ldr	r3, [r7, #20]
 800947e:	4413      	add	r3, r2
 8009480:	617b      	str	r3, [r7, #20]
  data = Frequency;                                      /* Frequency*/
 8009482:	8c3b      	ldrh	r3, [r7, #32]
 8009484:	b2db      	uxtb	r3, r3
 8009486:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	f103 0014 	add.w	r0, r3, #20
 800948e:	f107 0213 	add.w	r2, r7, #19
 8009492:	2301      	movs	r3, #1
 8009494:	2101      	movs	r1, #1
 8009496:	f000 f8e1 	bl	800965c <ssd1315_write_reg>
 800949a:	4602      	mov	r2, r0
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	4413      	add	r3, r2
 80094a0:	617b      	str	r3, [r7, #20]
  data = EndPage;                                        /* End page address*/
 80094a2:	88fb      	ldrh	r3, [r7, #6]
 80094a4:	b2db      	uxtb	r3, r3
 80094a6:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	f103 0014 	add.w	r0, r3, #20
 80094ae:	f107 0213 	add.w	r2, r7, #19
 80094b2:	2301      	movs	r3, #1
 80094b4:	2101      	movs	r1, #1
 80094b6:	f000 f8d1 	bl	800965c <ssd1315_write_reg>
 80094ba:	4602      	mov	r2, r0
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	4413      	add	r3, r2
 80094c0:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;           
 80094c2:	2300      	movs	r3, #0
 80094c4:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	f103 0014 	add.w	r0, r3, #20
 80094cc:	f107 0213 	add.w	r2, r7, #19
 80094d0:	2301      	movs	r3, #1
 80094d2:	2101      	movs	r1, #1
 80094d4:	f000 f8c2 	bl	800965c <ssd1315_write_reg>
 80094d8:	4602      	mov	r2, r0
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	4413      	add	r3, r2
 80094de:	617b      	str	r3, [r7, #20]
  data = SSD1315_CONTRAST_CONTROL_2;
 80094e0:	23ff      	movs	r3, #255	@ 0xff
 80094e2:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	f103 0014 	add.w	r0, r3, #20
 80094ea:	f107 0213 	add.w	r2, r7, #19
 80094ee:	2301      	movs	r3, #1
 80094f0:	2101      	movs	r1, #1
 80094f2:	f000 f8b3 	bl	800965c <ssd1315_write_reg>
 80094f6:	4602      	mov	r2, r0
 80094f8:	697b      	ldr	r3, [r7, #20]
 80094fa:	4413      	add	r3, r2
 80094fc:	617b      	str	r3, [r7, #20]

  if (ret != SSD1315_OK)
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	2b00      	cmp	r3, #0
 8009502:	d002      	beq.n	800950a <SSD1315_ScrollingSetup+0x104>
  {
    ret = SSD1315_ERROR;
 8009504:	f04f 33ff 	mov.w	r3, #4294967295
 8009508:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800950a:	697b      	ldr	r3, [r7, #20]
}
 800950c:	4618      	mov	r0, r3
 800950e:	3718      	adds	r7, #24
 8009510:	46bd      	mov	sp, r7
 8009512:	bd80      	pop	{r7, pc}

08009514 <SSD1315_ScrollingStart>:
  * @brief  Start Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStart(SSD1315_Object_t *pObj)
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b084      	sub	sp, #16
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 800951c:	2300      	movs	r3, #0
 800951e:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Start scrolling sequence */
  data = SSD1315_ACTIVATE_SCROLL;
 8009520:	232f      	movs	r3, #47	@ 0x2f
 8009522:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f103 0014 	add.w	r0, r3, #20
 800952a:	f107 020b 	add.w	r2, r7, #11
 800952e:	2301      	movs	r3, #1
 8009530:	2101      	movs	r1, #1
 8009532:	f000 f893 	bl	800965c <ssd1315_write_reg>
 8009536:	4602      	mov	r2, r0
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	4413      	add	r3, r2
 800953c:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d002      	beq.n	800954a <SSD1315_ScrollingStart+0x36>
  {
    ret = SSD1315_ERROR;
 8009544:	f04f 33ff 	mov.w	r3, #4294967295
 8009548:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800954a:	68fb      	ldr	r3, [r7, #12]
}
 800954c:	4618      	mov	r0, r3
 800954e:	3710      	adds	r7, #16
 8009550:	46bd      	mov	sp, r7
 8009552:	bd80      	pop	{r7, pc}

08009554 <SSD1315_ScrollingStop>:
  * @brief  Stop Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStop(SSD1315_Object_t *pObj)
{
 8009554:	b580      	push	{r7, lr}
 8009556:	b084      	sub	sp, #16
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 800955c:	2300      	movs	r3, #0
 800955e:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Stop scrolling  sequence */
  data = SSD1315_DESACTIVATE_SCROLL;
 8009560:	232e      	movs	r3, #46	@ 0x2e
 8009562:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	f103 0014 	add.w	r0, r3, #20
 800956a:	f107 020b 	add.w	r2, r7, #11
 800956e:	2301      	movs	r3, #1
 8009570:	2101      	movs	r1, #1
 8009572:	f000 f873 	bl	800965c <ssd1315_write_reg>
 8009576:	4602      	mov	r2, r0
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	4413      	add	r3, r2
 800957c:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d002      	beq.n	800958a <SSD1315_ScrollingStop+0x36>
  {
    ret = SSD1315_ERROR;
 8009584:	f04f 33ff 	mov.w	r3, #4294967295
 8009588:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800958a:	68fb      	ldr	r3, [r7, #12]
}
 800958c:	4618      	mov	r0, r3
 800958e:	3710      	adds	r7, #16
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}

08009594 <SSD1315_ReadRegWrap>:
  * @param  pData The target register value to be red.
  * @param  Length Buffer size to be red.
  * @retval error status.
  */
static int32_t SSD1315_ReadRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b086      	sub	sp, #24
 8009598:	af00      	add	r7, sp, #0
 800959a:	60f8      	str	r0, [r7, #12]
 800959c:	607a      	str	r2, [r7, #4]
 800959e:	461a      	mov	r2, r3
 80095a0:	460b      	mov	r3, r1
 80095a2:	817b      	strh	r3, [r7, #10]
 80095a4:	4613      	mov	r3, r2
 80095a6:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData, Length);
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	68db      	ldr	r3, [r3, #12]
 80095b0:	893a      	ldrh	r2, [r7, #8]
 80095b2:	8978      	ldrh	r0, [r7, #10]
 80095b4:	6879      	ldr	r1, [r7, #4]
 80095b6:	4798      	blx	r3
 80095b8:	4603      	mov	r3, r0
}
 80095ba:	4618      	mov	r0, r3
 80095bc:	3718      	adds	r7, #24
 80095be:	46bd      	mov	sp, r7
 80095c0:	bd80      	pop	{r7, pc}

080095c2 <SSD1315_WriteRegWrap>:
  * @param  pData The target register value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t SSD1315_WriteRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 80095c2:	b580      	push	{r7, lr}
 80095c4:	b086      	sub	sp, #24
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	60f8      	str	r0, [r7, #12]
 80095ca:	607a      	str	r2, [r7, #4]
 80095cc:	461a      	mov	r2, r3
 80095ce:	460b      	mov	r3, r1
 80095d0:	817b      	strh	r3, [r7, #10]
 80095d2:	4613      	mov	r3, r2
 80095d4:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 80095da:	697b      	ldr	r3, [r7, #20]
 80095dc:	689b      	ldr	r3, [r3, #8]
 80095de:	893a      	ldrh	r2, [r7, #8]
 80095e0:	8978      	ldrh	r0, [r7, #10]
 80095e2:	6879      	ldr	r1, [r7, #4]
 80095e4:	4798      	blx	r3
 80095e6:	4603      	mov	r3, r0
}
 80095e8:	4618      	mov	r0, r3
 80095ea:	3718      	adds	r7, #24
 80095ec:	46bd      	mov	sp, r7
 80095ee:	bd80      	pop	{r7, pc}

080095f0 <ssd1315_Clear>:
  * @brief  Clear Display screen.
  * @param  ColorCode the color use to clear the screen (SSD1315_COLOR_WHITE or SSD1315_COLOR_BLACK).
  * @retval None
  */
static void ssd1315_Clear(uint16_t ColorCode)
{
 80095f0:	b580      	push	{r7, lr}
 80095f2:	b082      	sub	sp, #8
 80095f4:	af00      	add	r7, sp, #0
 80095f6:	4603      	mov	r3, r0
 80095f8:	80fb      	strh	r3, [r7, #6]
  /* Check color */
  if (ColorCode == SSD1315_COLOR_WHITE) 
 80095fa:	88fb      	ldrh	r3, [r7, #6]
 80095fc:	2bff      	cmp	r3, #255	@ 0xff
 80095fe:	d106      	bne.n	800960e <ssd1315_Clear+0x1e>
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_WHITE, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8009600:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009604:	21ff      	movs	r1, #255	@ 0xff
 8009606:	4807      	ldr	r0, [pc, #28]	@ (8009624 <ssd1315_Clear+0x34>)
 8009608:	f00b f8a0 	bl	801474c <memset>
  }
  else
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
  }
}
 800960c:	e005      	b.n	800961a <ssd1315_Clear+0x2a>
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 800960e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8009612:	2100      	movs	r1, #0
 8009614:	4803      	ldr	r0, [pc, #12]	@ (8009624 <ssd1315_Clear+0x34>)
 8009616:	f00b f899 	bl	801474c <memset>
}
 800961a:	bf00      	nop
 800961c:	3708      	adds	r7, #8
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}
 8009622:	bf00      	nop
 8009624:	20001100 	.word	0x20001100

08009628 <SSD1315_IO_Delay>:
  * @brief  SSD1315 delay.
  * @param  Delay Delay in ms.
  * @retval Component error status.
  */
static int32_t SSD1315_IO_Delay(SSD1315_Object_t *pObj, uint32_t Delay)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b084      	sub	sp, #16
 800962c:	af00      	add	r7, sp, #0
 800962e:	6078      	str	r0, [r7, #4]
 8009630:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	691b      	ldr	r3, [r3, #16]
 8009636:	4798      	blx	r3
 8009638:	4603      	mov	r3, r0
 800963a:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 800963c:	bf00      	nop
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	691b      	ldr	r3, [r3, #16]
 8009642:	4798      	blx	r3
 8009644:	4603      	mov	r3, r0
 8009646:	461a      	mov	r2, r3
 8009648:	68fb      	ldr	r3, [r7, #12]
 800964a:	1ad3      	subs	r3, r2, r3
 800964c:	683a      	ldr	r2, [r7, #0]
 800964e:	429a      	cmp	r2, r3
 8009650:	d8f5      	bhi.n	800963e <SSD1315_IO_Delay+0x16>
  {
  }
  return SSD1315_OK;
 8009652:	2300      	movs	r3, #0
}
 8009654:	4618      	mov	r0, r3
 8009656:	3710      	adds	r7, #16
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}

0800965c <ssd1315_write_reg>:
  * @param  uint8_t reg: register to write
  * @param  uint8_t* data: pointer to data to write in register reg
  *
*/
int32_t ssd1315_write_reg(ssd1315_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 800965c:	b590      	push	{r4, r7, lr}
 800965e:	b085      	sub	sp, #20
 8009660:	af00      	add	r7, sp, #0
 8009662:	60f8      	str	r0, [r7, #12]
 8009664:	607a      	str	r2, [r7, #4]
 8009666:	461a      	mov	r2, r3
 8009668:	460b      	mov	r3, r1
 800966a:	817b      	strh	r3, [r7, #10]
 800966c:	4613      	mov	r3, r2
 800966e:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	681c      	ldr	r4, [r3, #0]
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	6898      	ldr	r0, [r3, #8]
 8009678:	893b      	ldrh	r3, [r7, #8]
 800967a:	8979      	ldrh	r1, [r7, #10]
 800967c:	687a      	ldr	r2, [r7, #4]
 800967e:	47a0      	blx	r4
 8009680:	4603      	mov	r3, r0
}
 8009682:	4618      	mov	r0, r3
 8009684:	3714      	adds	r7, #20
 8009686:	46bd      	mov	sp, r7
 8009688:	bd90      	pop	{r4, r7, pc}

0800968a <LL_AHB2_GRP1_EnableClock>:
{
 800968a:	b480      	push	{r7}
 800968c:	b085      	sub	sp, #20
 800968e:	af00      	add	r7, sp, #0
 8009690:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009692:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009696:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009698:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	4313      	orrs	r3, r2
 80096a0:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80096a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80096a6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	4013      	ands	r3, r2
 80096ac:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80096ae:	68fb      	ldr	r3, [r7, #12]
}
 80096b0:	bf00      	nop
 80096b2:	3714      	adds	r7, #20
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr

080096bc <BSP_PWM_LED_IRQHandler>:
/**
  * @brief  BSP PWM LED interrupt handler.
  * @retval None
  */
void BSP_PWM_LED_IRQHandler(void)
{
 80096bc:	b480      	push	{r7}
 80096be:	af00      	add	r7, sp, #0
  __HAL_TIM_CLEAR_FLAG(&PwmLed_TimerHandle, TIM_IT_UPDATE);
 80096c0:	4b07      	ldr	r3, [pc, #28]	@ (80096e0 <BSP_PWM_LED_IRQHandler+0x24>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	f06f 0201 	mvn.w	r2, #1
 80096c8:	611a      	str	r2, [r3, #16]
  CycleCount++;
 80096ca:	4b06      	ldr	r3, [pc, #24]	@ (80096e4 <BSP_PWM_LED_IRQHandler+0x28>)
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	3301      	adds	r3, #1
 80096d0:	4a04      	ldr	r2, [pc, #16]	@ (80096e4 <BSP_PWM_LED_IRQHandler+0x28>)
 80096d2:	6013      	str	r3, [r2, #0]
}
 80096d4:	bf00      	nop
 80096d6:	46bd      	mov	sp, r7
 80096d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096dc:	4770      	bx	lr
 80096de:	bf00      	nop
 80096e0:	20001510 	.word	0x20001510
 80096e4:	2000155c 	.word	0x2000155c

080096e8 <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 80096e8:	b580      	push	{r7, lr}
 80096ea:	b088      	sub	sp, #32
 80096ec:	af00      	add	r7, sp, #0
 80096ee:	4603      	mov	r3, r0
 80096f0:	460a      	mov	r2, r1
 80096f2:	71fb      	strb	r3, [r7, #7]
 80096f4:	4613      	mov	r3, r2
 80096f6:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 80096f8:	f107 030c 	add.w	r3, r7, #12
 80096fc:	2200      	movs	r2, #0
 80096fe:	601a      	str	r2, [r3, #0]
 8009700:	605a      	str	r2, [r3, #4]
 8009702:	609a      	str	r2, [r3, #8]
 8009704:	60da      	str	r2, [r3, #12]
 8009706:	611a      	str	r2, [r3, #16]
  static BSP_EXTI_LineCallback button_callback[BUTTONn] = {BUTTON_USER1_EXTI_Callback, BUTTON_USER2_EXTI_Callback};
  static uint32_t button_interrupt_priority[BUTTONn] = {BSP_BUTTON_USERx_IT_PRIORITY, BSP_BUTTON_USERx_IT_PRIORITY};
  static const uint32_t button_exti_line[BUTTONn] = {BUTTON_USER1_EXTI_LINE, BUTTON_USER2_EXTI_LINE};

  /* Enable the BUTTON Clock */
  BUTTON_USERx_GPIO_CLK_ENABLE(Button);
 8009708:	79fb      	ldrb	r3, [r7, #7]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d103      	bne.n	8009716 <BSP_PB_Init+0x2e>
 800970e:	2004      	movs	r0, #4
 8009710:	f7ff ffbb 	bl	800968a <LL_AHB2_GRP1_EnableClock>
 8009714:	e005      	b.n	8009722 <BSP_PB_Init+0x3a>
 8009716:	79fb      	ldrb	r3, [r7, #7]
 8009718:	2b01      	cmp	r3, #1
 800971a:	d102      	bne.n	8009722 <BSP_PB_Init+0x3a>
 800971c:	2004      	movs	r0, #4
 800971e:	f7ff ffb4 	bl	800968a <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8009722:	79fb      	ldrb	r3, [r7, #7]
 8009724:	4a29      	ldr	r2, [pc, #164]	@ (80097cc <BSP_PB_Init+0xe4>)
 8009726:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800972a:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 800972c:	2301      	movs	r3, #1
 800972e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8009730:	2302      	movs	r3, #2
 8009732:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 8009734:	79bb      	ldrb	r3, [r7, #6]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d10c      	bne.n	8009754 <BSP_PB_Init+0x6c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 800973a:	2300      	movs	r3, #0
 800973c:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800973e:	79fb      	ldrb	r3, [r7, #7]
 8009740:	4a23      	ldr	r2, [pc, #140]	@ (80097d0 <BSP_PB_Init+0xe8>)
 8009742:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009746:	f107 020c 	add.w	r2, r7, #12
 800974a:	4611      	mov	r1, r2
 800974c:	4618      	mov	r0, r3
 800974e:	f001 fab9 	bl	800acc4 <HAL_GPIO_Init>
 8009752:	e035      	b.n	80097c0 <BSP_PB_Init+0xd8>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8009754:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8009758:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 800975a:	79fb      	ldrb	r3, [r7, #7]
 800975c:	4a1c      	ldr	r2, [pc, #112]	@ (80097d0 <BSP_PB_Init+0xe8>)
 800975e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009762:	f107 020c 	add.w	r2, r7, #12
 8009766:	4611      	mov	r1, r2
 8009768:	4618      	mov	r0, r3
 800976a:	f001 faab 	bl	800acc4 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], button_exti_line[Button]);
 800976e:	79fb      	ldrb	r3, [r7, #7]
 8009770:	00db      	lsls	r3, r3, #3
 8009772:	4a18      	ldr	r2, [pc, #96]	@ (80097d4 <BSP_PB_Init+0xec>)
 8009774:	441a      	add	r2, r3
 8009776:	79fb      	ldrb	r3, [r7, #7]
 8009778:	4917      	ldr	r1, [pc, #92]	@ (80097d8 <BSP_PB_Init+0xf0>)
 800977a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800977e:	4619      	mov	r1, r3
 8009780:	4610      	mov	r0, r2
 8009782:	f001 fa8b 	bl	800ac9c <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8009786:	79fb      	ldrb	r3, [r7, #7]
 8009788:	00db      	lsls	r3, r3, #3
 800978a:	4a12      	ldr	r2, [pc, #72]	@ (80097d4 <BSP_PB_Init+0xec>)
 800978c:	1898      	adds	r0, r3, r2
 800978e:	79fb      	ldrb	r3, [r7, #7]
 8009790:	4a12      	ldr	r2, [pc, #72]	@ (80097dc <BSP_PB_Init+0xf4>)
 8009792:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009796:	461a      	mov	r2, r3
 8009798:	2100      	movs	r1, #0
 800979a:	f001 fa65 	bl	800ac68 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 800979e:	79fb      	ldrb	r3, [r7, #7]
 80097a0:	4a0f      	ldr	r2, [pc, #60]	@ (80097e0 <BSP_PB_Init+0xf8>)
 80097a2:	56d0      	ldrsb	r0, [r2, r3]
 80097a4:	79fb      	ldrb	r3, [r7, #7]
 80097a6:	4a0f      	ldr	r2, [pc, #60]	@ (80097e4 <BSP_PB_Init+0xfc>)
 80097a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80097ac:	2200      	movs	r2, #0
 80097ae:	4619      	mov	r1, r3
 80097b0:	f000 ff81 	bl	800a6b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80097b4:	79fb      	ldrb	r3, [r7, #7]
 80097b6:	4a0a      	ldr	r2, [pc, #40]	@ (80097e0 <BSP_PB_Init+0xf8>)
 80097b8:	56d3      	ldrsb	r3, [r2, r3]
 80097ba:	4618      	mov	r0, r3
 80097bc:	f000 ff95 	bl	800a6ea <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 80097c0:	2300      	movs	r3, #0
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	3720      	adds	r7, #32
 80097c6:	46bd      	mov	sp, r7
 80097c8:	bd80      	pop	{r7, pc}
 80097ca:	bf00      	nop
 80097cc:	0801d22c 	.word	0x0801d22c
 80097d0:	200003f0 	.word	0x200003f0
 80097d4:	20001500 	.word	0x20001500
 80097d8:	0801d234 	.word	0x0801d234
 80097dc:	200003f8 	.word	0x200003f8
 80097e0:	0801d230 	.word	0x0801d230
 80097e4:	20000400 	.word	0x20000400

080097e8 <BSP_PB_Callback>:
  *           @arg BUTTON_SW1
  *           @arg BUTTON_SW2
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 80097e8:	b480      	push	{r7}
 80097ea:	b083      	sub	sp, #12
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	4603      	mov	r3, r0
 80097f0:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 80097f2:	bf00      	nop
 80097f4:	370c      	adds	r7, #12
 80097f6:	46bd      	mov	sp, r7
 80097f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097fc:	4770      	bx	lr

080097fe <BUTTON_USER1_EXTI_Callback>:
/**
  * @brief  BUTTON1 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER1_EXTI_Callback(void)
{
 80097fe:	b580      	push	{r7, lr}
 8009800:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER1);
 8009802:	2000      	movs	r0, #0
 8009804:	f7ff fff0 	bl	80097e8 <BSP_PB_Callback>
}
 8009808:	bf00      	nop
 800980a:	bd80      	pop	{r7, pc}

0800980c <BUTTON_USER2_EXTI_Callback>:
/**
  * @brief  BUTTON2 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER2_EXTI_Callback(void)
{
 800980c:	b580      	push	{r7, lr}
 800980e:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER2);
 8009810:	2001      	movs	r0, #1
 8009812:	f7ff ffe9 	bl	80097e8 <BSP_PB_Callback>
}
 8009816:	bf00      	nop
 8009818:	bd80      	pop	{r7, pc}

0800981a <LL_AHB2_GRP1_EnableClock>:
{
 800981a:	b480      	push	{r7}
 800981c:	b085      	sub	sp, #20
 800981e:	af00      	add	r7, sp, #0
 8009820:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009822:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009826:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009828:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	4313      	orrs	r3, r2
 8009830:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8009832:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009836:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4013      	ands	r3, r2
 800983c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800983e:	68fb      	ldr	r3, [r7, #12]
}
 8009840:	bf00      	nop
 8009842:	3714      	adds	r7, #20
 8009844:	46bd      	mov	sp, r7
 8009846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800984a:	4770      	bx	lr

0800984c <LL_APB2_GRP1_EnableClock>:
{
 800984c:	b480      	push	{r7}
 800984e:	b085      	sub	sp, #20
 8009850:	af00      	add	r7, sp, #0
 8009852:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8009854:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009858:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800985a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	4313      	orrs	r3, r2
 8009862:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8009864:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009868:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	4013      	ands	r3, r2
 800986e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009870:	68fb      	ldr	r3, [r7, #12]
}
 8009872:	bf00      	nop
 8009874:	3714      	adds	r7, #20
 8009876:	46bd      	mov	sp, r7
 8009878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987c:	4770      	bx	lr
	...

08009880 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8009880:	b580      	push	{r7, lr}
 8009882:	b082      	sub	sp, #8
 8009884:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8009886:	2300      	movs	r3, #0
 8009888:	607b      	str	r3, [r7, #4]

  hbus_spi1.Instance  = BUS_SPI1_INSTANCE;
 800988a:	4b11      	ldr	r3, [pc, #68]	@ (80098d0 <BSP_SPI1_Init+0x50>)
 800988c:	4a11      	ldr	r2, [pc, #68]	@ (80098d4 <BSP_SPI1_Init+0x54>)
 800988e:	601a      	str	r2, [r3, #0]

  if (HAL_SPI_GetState(&hbus_spi1) == HAL_SPI_STATE_RESET)
 8009890:	480f      	ldr	r0, [pc, #60]	@ (80098d0 <BSP_SPI1_Init+0x50>)
 8009892:	f004 fd8f 	bl	800e3b4 <HAL_SPI_GetState>
 8009896:	4603      	mov	r3, r0
 8009898:	2b00      	cmp	r3, #0
 800989a:	d114      	bne.n	80098c6 <BSP_SPI1_Init+0x46>
  {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0)
    /* Init the SPI Msp */
    SPI1_MspInit(&hbus_spi1);
 800989c:	480c      	ldr	r0, [pc, #48]	@ (80098d0 <BSP_SPI1_Init+0x50>)
 800989e:	f000 f862 	bl	8009966 <SPI1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    /* Init the SPI */
    if (MX_SPI1_Init(&hbus_spi1, SPI_GetPrescaler( HAL_RCC_GetPCLK1Freq(), BUS_SPI1_BAUDRATE)) != HAL_OK)
 80098a2:	f003 f9dd 	bl	800cc60 <HAL_RCC_GetPCLK1Freq>
 80098a6:	4603      	mov	r3, r0
 80098a8:	490b      	ldr	r1, [pc, #44]	@ (80098d8 <BSP_SPI1_Init+0x58>)
 80098aa:	4618      	mov	r0, r3
 80098ac:	f000 f88c 	bl	80099c8 <SPI_GetPrescaler>
 80098b0:	4603      	mov	r3, r0
 80098b2:	4619      	mov	r1, r3
 80098b4:	4806      	ldr	r0, [pc, #24]	@ (80098d0 <BSP_SPI1_Init+0x50>)
 80098b6:	f7f9 fbc5 	bl	8003044 <MX_SPI1_Init>
 80098ba:	4603      	mov	r3, r0
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d002      	beq.n	80098c6 <BSP_SPI1_Init+0x46>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 80098c0:	f06f 0307 	mvn.w	r3, #7
 80098c4:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 80098c6:	687b      	ldr	r3, [r7, #4]
}
 80098c8:	4618      	mov	r0, r3
 80098ca:	3708      	adds	r7, #8
 80098cc:	46bd      	mov	sp, r7
 80098ce:	bd80      	pop	{r7, pc}
 80098d0:	20001560 	.word	0x20001560
 80098d4:	40013000 	.word	0x40013000
 80098d8:	00bebc20 	.word	0x00bebc20

080098dc <BSP_SPI1_Send>:
  * @param  pData  Pointer to data buffer to send
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_Send(uint8_t *pData, uint16_t Length)
{  
 80098dc:	b580      	push	{r7, lr}
 80098de:	b084      	sub	sp, #16
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	460b      	mov	r3, r1
 80098e6:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 80098e8:	2300      	movs	r3, #0
 80098ea:	60fb      	str	r3, [r7, #12]
  
  if(HAL_SPI_Transmit(&hbus_spi1, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 80098ec:	887a      	ldrh	r2, [r7, #2]
 80098ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80098f2:	6879      	ldr	r1, [r7, #4]
 80098f4:	4806      	ldr	r0, [pc, #24]	@ (8009910 <BSP_SPI1_Send+0x34>)
 80098f6:	f004 f890 	bl	800da1a <HAL_SPI_Transmit>
 80098fa:	4603      	mov	r3, r0
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d101      	bne.n	8009904 <BSP_SPI1_Send+0x28>
  {
    ret = BSP_ERROR_NONE;
 8009900:	2300      	movs	r3, #0
 8009902:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8009904:	68fb      	ldr	r3, [r7, #12]
}
 8009906:	4618      	mov	r0, r3
 8009908:	3710      	adds	r7, #16
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}
 800990e:	bf00      	nop
 8009910:	20001560 	.word	0x20001560

08009914 <BSP_SPI1_Recv>:
  * @param  pData  Pointer to data buffer to receive
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t  BSP_SPI1_Recv(uint8_t *pData, uint16_t Length)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b086      	sub	sp, #24
 8009918:	af02      	add	r7, sp, #8
 800991a:	6078      	str	r0, [r7, #4]
 800991c:	460b      	mov	r3, r1
 800991e:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 8009920:	f06f 0305 	mvn.w	r3, #5
 8009924:	60fb      	str	r3, [r7, #12]
  uint32_t tx_data = 0xFFFFFFFFU;
 8009926:	f04f 33ff 	mov.w	r3, #4294967295
 800992a:	60bb      	str	r3, [r7, #8]

  if(HAL_SPI_TransmitReceive(&hbus_spi1, (uint8_t*)&tx_data, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 800992c:	887b      	ldrh	r3, [r7, #2]
 800992e:	f107 0108 	add.w	r1, r7, #8
 8009932:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8009936:	9200      	str	r2, [sp, #0]
 8009938:	687a      	ldr	r2, [r7, #4]
 800993a:	4806      	ldr	r0, [pc, #24]	@ (8009954 <BSP_SPI1_Recv+0x40>)
 800993c:	f004 fb1b 	bl	800df76 <HAL_SPI_TransmitReceive>
 8009940:	4603      	mov	r3, r0
 8009942:	2b00      	cmp	r3, #0
 8009944:	d101      	bne.n	800994a <BSP_SPI1_Recv+0x36>
  {
    ret = BSP_ERROR_NONE;
 8009946:	2300      	movs	r3, #0
 8009948:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800994a:	68fb      	ldr	r3, [r7, #12]
}
 800994c:	4618      	mov	r0, r3
 800994e:	3710      	adds	r7, #16
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}
 8009954:	20001560 	.word	0x20001560

08009958 <BSP_GetTick>:
/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void)
{
 8009958:	b580      	push	{r7, lr}
 800995a:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800995c:	f000 fd40 	bl	800a3e0 <HAL_GetTick>
 8009960:	4603      	mov	r3, r0
}
 8009962:	4618      	mov	r0, r3
 8009964:	bd80      	pop	{r7, pc}

08009966 <SPI1_MspInit>:
  * @brief  Initializes SPI MSP.
  * @param  hspi  SPI handler
  * @retval None
  */
static void SPI1_MspInit(SPI_HandleTypeDef* hspi)
{
 8009966:	b580      	push	{r7, lr}
 8009968:	b088      	sub	sp, #32
 800996a:	af00      	add	r7, sp, #0
 800996c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock  */
  BUS_SPI1_CLOCK_ENABLE();
 800996e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8009972:	f7ff ff6b 	bl	800984c <LL_APB2_GRP1_EnableClock>

  /* enable SPIx gpio clock */
  BUS_SPI1_GPIO_CLKA_ENABLE();
 8009976:	2001      	movs	r0, #1
 8009978:	f7ff ff4f 	bl	800981a <LL_AHB2_GRP1_EnableClock>

  /* configure SPIx SCK, MOSI */
  GPIO_InitStructure.Pin       = BUS_SPI1_MOSI_PIN;
 800997c:	2380      	movs	r3, #128	@ 0x80
 800997e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 8009980:	2302      	movs	r3, #2
 8009982:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 8009984:	2302      	movs	r3, #2
 8009986:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 8009988:	2300      	movs	r3, #0
 800998a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 800998c:	2305      	movs	r3, #5
 800998e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 8009990:	f107 030c 	add.w	r3, r7, #12
 8009994:	4619      	mov	r1, r3
 8009996:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800999a:	f001 f993 	bl	800acc4 <HAL_GPIO_Init>
  
  GPIO_InitStructure.Pin       = BUS_SPI1_SCK_PIN;
 800999e:	2302      	movs	r3, #2
 80099a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 80099a2:	2302      	movs	r3, #2
 80099a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 80099a6:	2302      	movs	r3, #2
 80099a8:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 80099aa:	2300      	movs	r3, #0
 80099ac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 80099ae:	2305      	movs	r3, #5
 80099b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 80099b2:	f107 030c 	add.w	r3, r7, #12
 80099b6:	4619      	mov	r1, r3
 80099b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80099bc:	f001 f982 	bl	800acc4 <HAL_GPIO_Init>

}
 80099c0:	bf00      	nop
 80099c2:	3720      	adds	r7, #32
 80099c4:	46bd      	mov	sp, r7
 80099c6:	bd80      	pop	{r7, pc}

080099c8 <SPI_GetPrescaler>:
  * @param  clock_src_freq : SPI source clock in HZ.
  * @param  baudfreq_mbps : SPI baud freq in mbps.
  * @retval Prescaler divisor
  */
static uint32_t SPI_GetPrescaler( uint32_t clock_src_freq, uint32_t baudfreq_mbps )
{
 80099c8:	b480      	push	{r7}
 80099ca:	b087      	sub	sp, #28
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	6078      	str	r0, [r7, #4]
 80099d0:	6039      	str	r1, [r7, #0]
  uint32_t divisor = 0;
 80099d2:	2300      	movs	r3, #0
 80099d4:	617b      	str	r3, [r7, #20]
  uint32_t spi_clk = clock_src_freq;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	613b      	str	r3, [r7, #16]
  uint32_t presc = 0;
 80099da:	2300      	movs	r3, #0
 80099dc:	60fb      	str	r3, [r7, #12]
    SPI_BAUDRATEPRESCALER_64,
    SPI_BAUDRATEPRESCALER_128,
    SPI_BAUDRATEPRESCALER_256,
  };

  while( spi_clk > baudfreq_mbps)
 80099de:	e00d      	b.n	80099fc <SPI_GetPrescaler+0x34>
  {
    presc = baudfreq[divisor];
 80099e0:	4a0d      	ldr	r2, [pc, #52]	@ (8009a18 <SPI_GetPrescaler+0x50>)
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80099e8:	60fb      	str	r3, [r7, #12]
    if (++divisor > 7U)
 80099ea:	697b      	ldr	r3, [r7, #20]
 80099ec:	3301      	adds	r3, #1
 80099ee:	617b      	str	r3, [r7, #20]
 80099f0:	697b      	ldr	r3, [r7, #20]
 80099f2:	2b07      	cmp	r3, #7
 80099f4:	d807      	bhi.n	8009a06 <SPI_GetPrescaler+0x3e>
      break;

    spi_clk= ( spi_clk >> 1);
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	085b      	lsrs	r3, r3, #1
 80099fa:	613b      	str	r3, [r7, #16]
  while( spi_clk > baudfreq_mbps)
 80099fc:	693a      	ldr	r2, [r7, #16]
 80099fe:	683b      	ldr	r3, [r7, #0]
 8009a00:	429a      	cmp	r2, r3
 8009a02:	d8ed      	bhi.n	80099e0 <SPI_GetPrescaler+0x18>
 8009a04:	e000      	b.n	8009a08 <SPI_GetPrescaler+0x40>
      break;
 8009a06:	bf00      	nop
  }

  return presc;
 8009a08:	68fb      	ldr	r3, [r7, #12]
}
 8009a0a:	4618      	mov	r0, r3
 8009a0c:	371c      	adds	r7, #28
 8009a0e:	46bd      	mov	sp, r7
 8009a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a14:	4770      	bx	lr
 8009a16:	bf00      	nop
 8009a18:	0801d23c 	.word	0x0801d23c

08009a1c <LL_AHB2_GRP1_EnableClock>:
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b085      	sub	sp, #20
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009a24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a28:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a2a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	4313      	orrs	r3, r2
 8009a32:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8009a34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a38:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	4013      	ands	r3, r2
 8009a3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009a40:	68fb      	ldr	r3, [r7, #12]
}
 8009a42:	bf00      	nop
 8009a44:	3714      	adds	r7, #20
 8009a46:	46bd      	mov	sp, r7
 8009a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4c:	4770      	bx	lr
	...

08009a50 <BSP_LCD_Init>:
  * @param  Instance LCD Instance
  * @param  Orientation LCD_ORIENTATION_LANDSCAPE
  * @retval BSP status
  */
int32_t BSP_LCD_Init(uint32_t Instance, uint32_t Orientation)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b084      	sub	sp, #16
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	6078      	str	r0, [r7, #4]
 8009a58:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR )
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	2b00      	cmp	r3, #0
 8009a62:	d003      	beq.n	8009a6c <BSP_LCD_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009a64:	f06f 0301 	mvn.w	r3, #1
 8009a68:	60fb      	str	r3, [r7, #12]
 8009a6a:	e032      	b.n	8009ad2 <BSP_LCD_Init+0x82>
  }
  else
  {
    if(Orientation == LCD_ORIENTATION_LANDSCAPE)
 8009a6c:	683b      	ldr	r3, [r7, #0]
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d113      	bne.n	8009a9a <BSP_LCD_Init+0x4a>
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_WIDTH;
 8009a72:	491a      	ldr	r1, [pc, #104]	@ (8009adc <BSP_LCD_Init+0x8c>)
 8009a74:	687a      	ldr	r2, [r7, #4]
 8009a76:	4613      	mov	r3, r2
 8009a78:	005b      	lsls	r3, r3, #1
 8009a7a:	4413      	add	r3, r2
 8009a7c:	009b      	lsls	r3, r3, #2
 8009a7e:	440b      	add	r3, r1
 8009a80:	2280      	movs	r2, #128	@ 0x80
 8009a82:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_HEIGHT;
 8009a84:	4915      	ldr	r1, [pc, #84]	@ (8009adc <BSP_LCD_Init+0x8c>)
 8009a86:	687a      	ldr	r2, [r7, #4]
 8009a88:	4613      	mov	r3, r2
 8009a8a:	005b      	lsls	r3, r3, #1
 8009a8c:	4413      	add	r3, r2
 8009a8e:	009b      	lsls	r3, r3, #2
 8009a90:	440b      	add	r3, r1
 8009a92:	3304      	adds	r3, #4
 8009a94:	2240      	movs	r2, #64	@ 0x40
 8009a96:	601a      	str	r2, [r3, #0]
 8009a98:	e012      	b.n	8009ac0 <BSP_LCD_Init+0x70>
    }
    else
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_HEIGHT;
 8009a9a:	4910      	ldr	r1, [pc, #64]	@ (8009adc <BSP_LCD_Init+0x8c>)
 8009a9c:	687a      	ldr	r2, [r7, #4]
 8009a9e:	4613      	mov	r3, r2
 8009aa0:	005b      	lsls	r3, r3, #1
 8009aa2:	4413      	add	r3, r2
 8009aa4:	009b      	lsls	r3, r3, #2
 8009aa6:	440b      	add	r3, r1
 8009aa8:	2240      	movs	r2, #64	@ 0x40
 8009aaa:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_WIDTH;
 8009aac:	490b      	ldr	r1, [pc, #44]	@ (8009adc <BSP_LCD_Init+0x8c>)
 8009aae:	687a      	ldr	r2, [r7, #4]
 8009ab0:	4613      	mov	r3, r2
 8009ab2:	005b      	lsls	r3, r3, #1
 8009ab4:	4413      	add	r3, r2
 8009ab6:	009b      	lsls	r3, r3, #2
 8009ab8:	440b      	add	r3, r1
 8009aba:	3304      	adds	r3, #4
 8009abc:	2280      	movs	r2, #128	@ 0x80
 8009abe:	601a      	str	r2, [r3, #0]
    }
    
    /* registers the function and initialize the controller */
    if(SSD1315_Probe(Orientation) != BSP_ERROR_NONE)
 8009ac0:	6838      	ldr	r0, [r7, #0]
 8009ac2:	f000 fb27 	bl	800a114 <SSD1315_Probe>
 8009ac6:	4603      	mov	r3, r0
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d002      	beq.n	8009ad2 <BSP_LCD_Init+0x82>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8009acc:	f06f 0306 	mvn.w	r3, #6
 8009ad0:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8009ad2:	68fb      	ldr	r3, [r7, #12]
}
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	3710      	adds	r7, #16
 8009ad8:	46bd      	mov	sp, r7
 8009ada:	bd80      	pop	{r7, pc}
 8009adc:	200015c8 	.word	0x200015c8

08009ae0 <BSP_LCD_GetPixelFormat>:
  * @param  Instance LCD Instance
  * @param  PixelFormat Active LCD Pixel Format
  * @retval BSP status
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
 8009ae0:	b480      	push	{r7}
 8009ae2:	b085      	sub	sp, #20
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
 8009ae8:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009aea:	2300      	movs	r3, #0
 8009aec:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d003      	beq.n	8009afc <BSP_LCD_GetPixelFormat+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009af4:	f06f 0301 	mvn.w	r3, #1
 8009af8:	60fb      	str	r3, [r7, #12]
 8009afa:	e002      	b.n	8009b02 <BSP_LCD_GetPixelFormat+0x22>
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009afc:	f06f 030a 	mvn.w	r3, #10
 8009b00:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8009b02:	68fb      	ldr	r3, [r7, #12]
}
 8009b04:	4618      	mov	r0, r3
 8009b06:	3714      	adds	r7, #20
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <BSP_LCD_GetXSize>:
  * @param  Instance LCD Instance
  * @param  pXSize pointer to Used LCD X size
  * @retval BSP status
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *pXSize)
{
 8009b10:	b580      	push	{r7, lr}
 8009b12:	b084      	sub	sp, #16
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
 8009b18:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d003      	beq.n	8009b2c <BSP_LCD_GetXSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009b24:	f06f 0301 	mvn.w	r3, #1
 8009b28:	60fb      	str	r3, [r7, #12]
 8009b2a:	e01d      	b.n	8009b68 <BSP_LCD_GetXSize+0x58>
  }
  else if(LcdDrv->GetXSize != NULL)
 8009b2c:	4b11      	ldr	r3, [pc, #68]	@ (8009b74 <BSP_LCD_GetXSize+0x64>)
 8009b2e:	681b      	ldr	r3, [r3, #0]
 8009b30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d00e      	beq.n	8009b54 <BSP_LCD_GetXSize+0x44>
  {
    if(LcdDrv->GetXSize(LcdCompObj, pXSize) < 0)
 8009b36:	4b0f      	ldr	r3, [pc, #60]	@ (8009b74 <BSP_LCD_GetXSize+0x64>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009b3c:	4a0e      	ldr	r2, [pc, #56]	@ (8009b78 <BSP_LCD_GetXSize+0x68>)
 8009b3e:	6812      	ldr	r2, [r2, #0]
 8009b40:	6839      	ldr	r1, [r7, #0]
 8009b42:	4610      	mov	r0, r2
 8009b44:	4798      	blx	r3
 8009b46:	4603      	mov	r3, r0
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	da0d      	bge.n	8009b68 <BSP_LCD_GetXSize+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009b4c:	f06f 0304 	mvn.w	r3, #4
 8009b50:	60fb      	str	r3, [r7, #12]
 8009b52:	e009      	b.n	8009b68 <BSP_LCD_GetXSize+0x58>
    }
  }
  else
  {
    *pXSize = LcdCtx[Instance].Width;
 8009b54:	4909      	ldr	r1, [pc, #36]	@ (8009b7c <BSP_LCD_GetXSize+0x6c>)
 8009b56:	687a      	ldr	r2, [r7, #4]
 8009b58:	4613      	mov	r3, r2
 8009b5a:	005b      	lsls	r3, r3, #1
 8009b5c:	4413      	add	r3, r2
 8009b5e:	009b      	lsls	r3, r3, #2
 8009b60:	440b      	add	r3, r1
 8009b62:	681a      	ldr	r2, [r3, #0]
 8009b64:	683b      	ldr	r3, [r7, #0]
 8009b66:	601a      	str	r2, [r3, #0]
  }
  
  return ret;
 8009b68:	68fb      	ldr	r3, [r7, #12]
}
 8009b6a:	4618      	mov	r0, r3
 8009b6c:	3710      	adds	r7, #16
 8009b6e:	46bd      	mov	sp, r7
 8009b70:	bd80      	pop	{r7, pc}
 8009b72:	bf00      	nop
 8009b74:	200015d4 	.word	0x200015d4
 8009b78:	200015c4 	.word	0x200015c4
 8009b7c:	200015c8 	.word	0x200015c8

08009b80 <BSP_LCD_GetYSize>:
  * @param  Instance LCD Instance
  * @param  pYSize pointer to Used LCD Y size
  * @retval BSP status
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *pYSize)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b084      	sub	sp, #16
 8009b84:	af00      	add	r7, sp, #0
 8009b86:	6078      	str	r0, [r7, #4]
 8009b88:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d003      	beq.n	8009b9c <BSP_LCD_GetYSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009b94:	f06f 0301 	mvn.w	r3, #1
 8009b98:	60fb      	str	r3, [r7, #12]
 8009b9a:	e01e      	b.n	8009bda <BSP_LCD_GetYSize+0x5a>
  }
  else if(LcdDrv->GetYSize != NULL)
 8009b9c:	4b11      	ldr	r3, [pc, #68]	@ (8009be4 <BSP_LCD_GetYSize+0x64>)
 8009b9e:	681b      	ldr	r3, [r3, #0]
 8009ba0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d00e      	beq.n	8009bc4 <BSP_LCD_GetYSize+0x44>
  {
    if(LcdDrv->GetYSize(LcdCompObj, pYSize) < 0)
 8009ba6:	4b0f      	ldr	r3, [pc, #60]	@ (8009be4 <BSP_LCD_GetYSize+0x64>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009bac:	4a0e      	ldr	r2, [pc, #56]	@ (8009be8 <BSP_LCD_GetYSize+0x68>)
 8009bae:	6812      	ldr	r2, [r2, #0]
 8009bb0:	6839      	ldr	r1, [r7, #0]
 8009bb2:	4610      	mov	r0, r2
 8009bb4:	4798      	blx	r3
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	2b00      	cmp	r3, #0
 8009bba:	da0e      	bge.n	8009bda <BSP_LCD_GetYSize+0x5a>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009bbc:	f06f 0304 	mvn.w	r3, #4
 8009bc0:	60fb      	str	r3, [r7, #12]
 8009bc2:	e00a      	b.n	8009bda <BSP_LCD_GetYSize+0x5a>
    }
  }
  else
  {
    *pYSize = LcdCtx[Instance].Height;
 8009bc4:	4909      	ldr	r1, [pc, #36]	@ (8009bec <BSP_LCD_GetYSize+0x6c>)
 8009bc6:	687a      	ldr	r2, [r7, #4]
 8009bc8:	4613      	mov	r3, r2
 8009bca:	005b      	lsls	r3, r3, #1
 8009bcc:	4413      	add	r3, r2
 8009bce:	009b      	lsls	r3, r3, #2
 8009bd0:	440b      	add	r3, r1
 8009bd2:	3304      	adds	r3, #4
 8009bd4:	681a      	ldr	r2, [r3, #0]
 8009bd6:	683b      	ldr	r3, [r7, #0]
 8009bd8:	601a      	str	r2, [r3, #0]
  }

  return ret;
 8009bda:	68fb      	ldr	r3, [r7, #12]
}
 8009bdc:	4618      	mov	r0, r3
 8009bde:	3710      	adds	r7, #16
 8009be0:	46bd      	mov	sp, r7
 8009be2:	bd80      	pop	{r7, pc}
 8009be4:	200015d4 	.word	0x200015d4
 8009be8:	200015c4 	.word	0x200015c4
 8009bec:	200015c8 	.word	0x200015c8

08009bf0 <BSP_LCD_DisplayOn>:
  * @brief  Switch On the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_DisplayOn(uint32_t Instance)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b084      	sub	sp, #16
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d003      	beq.n	8009c0a <BSP_LCD_DisplayOn+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009c02:	f06f 0301 	mvn.w	r3, #1
 8009c06:	60fb      	str	r3, [r7, #12]
 8009c08:	e015      	b.n	8009c36 <BSP_LCD_DisplayOn+0x46>
  }
  else if(LcdDrv->DisplayOn != NULL)
 8009c0a:	4b0d      	ldr	r3, [pc, #52]	@ (8009c40 <BSP_LCD_DisplayOn+0x50>)
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	68db      	ldr	r3, [r3, #12]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d00d      	beq.n	8009c30 <BSP_LCD_DisplayOn+0x40>
  {
    if(LcdDrv->DisplayOn(LcdCompObj) < 0)
 8009c14:	4b0a      	ldr	r3, [pc, #40]	@ (8009c40 <BSP_LCD_DisplayOn+0x50>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	68db      	ldr	r3, [r3, #12]
 8009c1a:	4a0a      	ldr	r2, [pc, #40]	@ (8009c44 <BSP_LCD_DisplayOn+0x54>)
 8009c1c:	6812      	ldr	r2, [r2, #0]
 8009c1e:	4610      	mov	r0, r2
 8009c20:	4798      	blx	r3
 8009c22:	4603      	mov	r3, r0
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	da06      	bge.n	8009c36 <BSP_LCD_DisplayOn+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009c28:	f06f 0304 	mvn.w	r3, #4
 8009c2c:	60fb      	str	r3, [r7, #12]
 8009c2e:	e002      	b.n	8009c36 <BSP_LCD_DisplayOn+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009c30:	f06f 030a 	mvn.w	r3, #10
 8009c34:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8009c36:	68fb      	ldr	r3, [r7, #12]
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3710      	adds	r7, #16
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}
 8009c40:	200015d4 	.word	0x200015d4
 8009c44:	200015c4 	.word	0x200015c4

08009c48 <BSP_LCD_Refresh>:
  * @brief  Refresh the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_Refresh(uint32_t Instance)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b084      	sub	sp, #16
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8009c50:	2300      	movs	r3, #0
 8009c52:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d003      	beq.n	8009c62 <BSP_LCD_Refresh+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009c5a:	f06f 0301 	mvn.w	r3, #1
 8009c5e:	60fb      	str	r3, [r7, #12]
 8009c60:	e015      	b.n	8009c8e <BSP_LCD_Refresh+0x46>
  }
  else if(LcdDrv->Refresh != NULL)
 8009c62:	4b0d      	ldr	r3, [pc, #52]	@ (8009c98 <BSP_LCD_Refresh+0x50>)
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d00d      	beq.n	8009c88 <BSP_LCD_Refresh+0x40>
  {
    if(LcdDrv->Refresh(LcdCompObj) < 0)
 8009c6c:	4b0a      	ldr	r3, [pc, #40]	@ (8009c98 <BSP_LCD_Refresh+0x50>)
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009c72:	4a0a      	ldr	r2, [pc, #40]	@ (8009c9c <BSP_LCD_Refresh+0x54>)
 8009c74:	6812      	ldr	r2, [r2, #0]
 8009c76:	4610      	mov	r0, r2
 8009c78:	4798      	blx	r3
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	da06      	bge.n	8009c8e <BSP_LCD_Refresh+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009c80:	f06f 0304 	mvn.w	r3, #4
 8009c84:	60fb      	str	r3, [r7, #12]
 8009c86:	e002      	b.n	8009c8e <BSP_LCD_Refresh+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009c88:	f06f 030a 	mvn.w	r3, #10
 8009c8c:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
}
 8009c90:	4618      	mov	r0, r3
 8009c92:	3710      	adds	r7, #16
 8009c94:	46bd      	mov	sp, r7
 8009c96:	bd80      	pop	{r7, pc}
 8009c98:	200015d4 	.word	0x200015d4
 8009c9c:	200015c4 	.word	0x200015c4

08009ca0 <BSP_LCD_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Pointer to Bmp picture address in the internal Flash
  * @retval BSP status
  */
int32_t BSP_LCD_DrawBitmap(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8009ca0:	b590      	push	{r4, r7, lr}
 8009ca2:	b087      	sub	sp, #28
 8009ca4:	af00      	add	r7, sp, #0
 8009ca6:	60f8      	str	r0, [r7, #12]
 8009ca8:	60b9      	str	r1, [r7, #8]
 8009caa:	607a      	str	r2, [r7, #4]
 8009cac:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009cb2:	68fb      	ldr	r3, [r7, #12]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d003      	beq.n	8009cc0 <BSP_LCD_DrawBitmap+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009cb8:	f06f 0301 	mvn.w	r3, #1
 8009cbc:	617b      	str	r3, [r7, #20]
 8009cbe:	e017      	b.n	8009cf0 <BSP_LCD_DrawBitmap+0x50>
  }
  else if(LcdDrv->DrawBitmap != NULL)
 8009cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8009cfc <BSP_LCD_DrawBitmap+0x5c>)
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d00f      	beq.n	8009cea <BSP_LCD_DrawBitmap+0x4a>
  {
    /* Draw the bitmap on LCD */
    if (LcdDrv->DrawBitmap(LcdCompObj, Xpos, Ypos, pBmp) < 0)
 8009cca:	4b0c      	ldr	r3, [pc, #48]	@ (8009cfc <BSP_LCD_DrawBitmap+0x5c>)
 8009ccc:	681b      	ldr	r3, [r3, #0]
 8009cce:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 8009cd0:	4b0b      	ldr	r3, [pc, #44]	@ (8009d00 <BSP_LCD_DrawBitmap+0x60>)
 8009cd2:	6818      	ldr	r0, [r3, #0]
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	687a      	ldr	r2, [r7, #4]
 8009cd8:	68b9      	ldr	r1, [r7, #8]
 8009cda:	47a0      	blx	r4
 8009cdc:	4603      	mov	r3, r0
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	da06      	bge.n	8009cf0 <BSP_LCD_DrawBitmap+0x50>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009ce2:	f06f 0304 	mvn.w	r3, #4
 8009ce6:	617b      	str	r3, [r7, #20]
 8009ce8:	e002      	b.n	8009cf0 <BSP_LCD_DrawBitmap+0x50>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009cea:	f06f 030a 	mvn.w	r3, #10
 8009cee:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8009cf0:	697b      	ldr	r3, [r7, #20]
}
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	371c      	adds	r7, #28
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	bd90      	pop	{r4, r7, pc}
 8009cfa:	bf00      	nop
 8009cfc:	200015d4 	.word	0x200015d4
 8009d00:	200015c4 	.word	0x200015c4

08009d04 <BSP_LCD_FillRGBRect>:
  * @param  Width width of the rectangle to fill.
  * @param  Height height of the rectangle to fill.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8009d04:	b590      	push	{r4, r7, lr}
 8009d06:	b089      	sub	sp, #36	@ 0x24
 8009d08:	af02      	add	r7, sp, #8
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	60b9      	str	r1, [r7, #8]
 8009d0e:	607a      	str	r2, [r7, #4]
 8009d10:	603b      	str	r3, [r7, #0]
   int32_t ret = BSP_ERROR_NONE;
 8009d12:	2300      	movs	r3, #0
 8009d14:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009d16:	68fb      	ldr	r3, [r7, #12]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d003      	beq.n	8009d24 <BSP_LCD_FillRGBRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009d1c:	f06f 0301 	mvn.w	r3, #1
 8009d20:	617b      	str	r3, [r7, #20]
 8009d22:	e01b      	b.n	8009d5c <BSP_LCD_FillRGBRect+0x58>
  }
  else if(LcdDrv->FillRGBRect != NULL)
 8009d24:	4b10      	ldr	r3, [pc, #64]	@ (8009d68 <BSP_LCD_FillRGBRect+0x64>)
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d013      	beq.n	8009d56 <BSP_LCD_FillRGBRect+0x52>
  {
    /* shift bitmap on LCD */
    if (LcdDrv->FillRGBRect(LcdCompObj, Xpos, Ypos, pData, Width, Height) < 0)
 8009d2e:	4b0e      	ldr	r3, [pc, #56]	@ (8009d68 <BSP_LCD_FillRGBRect+0x64>)
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 8009d34:	4b0d      	ldr	r3, [pc, #52]	@ (8009d6c <BSP_LCD_FillRGBRect+0x68>)
 8009d36:	6818      	ldr	r0, [r3, #0]
 8009d38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d3a:	9301      	str	r3, [sp, #4]
 8009d3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d3e:	9300      	str	r3, [sp, #0]
 8009d40:	683b      	ldr	r3, [r7, #0]
 8009d42:	687a      	ldr	r2, [r7, #4]
 8009d44:	68b9      	ldr	r1, [r7, #8]
 8009d46:	47a0      	blx	r4
 8009d48:	4603      	mov	r3, r0
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	da06      	bge.n	8009d5c <BSP_LCD_FillRGBRect+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009d4e:	f06f 0304 	mvn.w	r3, #4
 8009d52:	617b      	str	r3, [r7, #20]
 8009d54:	e002      	b.n	8009d5c <BSP_LCD_FillRGBRect+0x58>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009d56:	f06f 030a 	mvn.w	r3, #10
 8009d5a:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8009d5c:	697b      	ldr	r3, [r7, #20]
}
 8009d5e:	4618      	mov	r0, r3
 8009d60:	371c      	adds	r7, #28
 8009d62:	46bd      	mov	sp, r7
 8009d64:	bd90      	pop	{r4, r7, pc}
 8009d66:	bf00      	nop
 8009d68:	200015d4 	.word	0x200015d4
 8009d6c:	200015c4 	.word	0x200015c4

08009d70 <BSP_LCD_DrawHLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawHLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8009d70:	b590      	push	{r4, r7, lr}
 8009d72:	b089      	sub	sp, #36	@ 0x24
 8009d74:	af02      	add	r7, sp, #8
 8009d76:	60f8      	str	r0, [r7, #12]
 8009d78:	60b9      	str	r1, [r7, #8]
 8009d7a:	607a      	str	r2, [r7, #4]
 8009d7c:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d003      	beq.n	8009d90 <BSP_LCD_DrawHLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009d88:	f06f 0301 	mvn.w	r3, #1
 8009d8c:	617b      	str	r3, [r7, #20]
 8009d8e:	e019      	b.n	8009dc4 <BSP_LCD_DrawHLine+0x54>
  }

  else if(LcdDrv->DrawHLine != NULL)
 8009d90:	4b0f      	ldr	r3, [pc, #60]	@ (8009dd0 <BSP_LCD_DrawHLine+0x60>)
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d011      	beq.n	8009dbe <BSP_LCD_DrawHLine+0x4e>
  {
    /* Draw the horizontal line on LCD */
    if (LcdDrv->DrawHLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 8009d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8009dd0 <BSP_LCD_DrawHLine+0x60>)
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8009da0:	4b0c      	ldr	r3, [pc, #48]	@ (8009dd4 <BSP_LCD_DrawHLine+0x64>)
 8009da2:	6818      	ldr	r0, [r3, #0]
 8009da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009da6:	9300      	str	r3, [sp, #0]
 8009da8:	683b      	ldr	r3, [r7, #0]
 8009daa:	687a      	ldr	r2, [r7, #4]
 8009dac:	68b9      	ldr	r1, [r7, #8]
 8009dae:	47a0      	blx	r4
 8009db0:	4603      	mov	r3, r0
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	da06      	bge.n	8009dc4 <BSP_LCD_DrawHLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009db6:	f06f 0304 	mvn.w	r3, #4
 8009dba:	617b      	str	r3, [r7, #20]
 8009dbc:	e002      	b.n	8009dc4 <BSP_LCD_DrawHLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009dbe:	f06f 030a 	mvn.w	r3, #10
 8009dc2:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8009dc4:	697b      	ldr	r3, [r7, #20]
}
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	371c      	adds	r7, #28
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	bd90      	pop	{r4, r7, pc}
 8009dce:	bf00      	nop
 8009dd0:	200015d4 	.word	0x200015d4
 8009dd4:	200015c4 	.word	0x200015c4

08009dd8 <BSP_LCD_DrawVLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawVLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8009dd8:	b590      	push	{r4, r7, lr}
 8009dda:	b089      	sub	sp, #36	@ 0x24
 8009ddc:	af02      	add	r7, sp, #8
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	607a      	str	r2, [r7, #4]
 8009de4:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009de6:	2300      	movs	r3, #0
 8009de8:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d003      	beq.n	8009df8 <BSP_LCD_DrawVLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009df0:	f06f 0301 	mvn.w	r3, #1
 8009df4:	617b      	str	r3, [r7, #20]
 8009df6:	e019      	b.n	8009e2c <BSP_LCD_DrawVLine+0x54>
  }
  else if(LcdDrv->DrawVLine != NULL)
 8009df8:	4b0f      	ldr	r3, [pc, #60]	@ (8009e38 <BSP_LCD_DrawVLine+0x60>)
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d011      	beq.n	8009e26 <BSP_LCD_DrawVLine+0x4e>
  {
    /* Draw the vertical line on LCD */
    if (LcdDrv->DrawVLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 8009e02:	4b0d      	ldr	r3, [pc, #52]	@ (8009e38 <BSP_LCD_DrawVLine+0x60>)
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	6d1c      	ldr	r4, [r3, #80]	@ 0x50
 8009e08:	4b0c      	ldr	r3, [pc, #48]	@ (8009e3c <BSP_LCD_DrawVLine+0x64>)
 8009e0a:	6818      	ldr	r0, [r3, #0]
 8009e0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e0e:	9300      	str	r3, [sp, #0]
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	687a      	ldr	r2, [r7, #4]
 8009e14:	68b9      	ldr	r1, [r7, #8]
 8009e16:	47a0      	blx	r4
 8009e18:	4603      	mov	r3, r0
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	da06      	bge.n	8009e2c <BSP_LCD_DrawVLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009e1e:	f06f 0304 	mvn.w	r3, #4
 8009e22:	617b      	str	r3, [r7, #20]
 8009e24:	e002      	b.n	8009e2c <BSP_LCD_DrawVLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009e26:	f06f 030a 	mvn.w	r3, #10
 8009e2a:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8009e2c:	697b      	ldr	r3, [r7, #20]
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	371c      	adds	r7, #28
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd90      	pop	{r4, r7, pc}
 8009e36:	bf00      	nop
 8009e38:	200015d4 	.word	0x200015d4
 8009e3c:	200015c4 	.word	0x200015c4

08009e40 <BSP_LCD_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Color of rectangle
  * @retval BSP status
  */
int32_t BSP_LCD_FillRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8009e40:	b590      	push	{r4, r7, lr}
 8009e42:	b089      	sub	sp, #36	@ 0x24
 8009e44:	af02      	add	r7, sp, #8
 8009e46:	60f8      	str	r0, [r7, #12]
 8009e48:	60b9      	str	r1, [r7, #8]
 8009e4a:	607a      	str	r2, [r7, #4]
 8009e4c:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d003      	beq.n	8009e60 <BSP_LCD_FillRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009e58:	f06f 0301 	mvn.w	r3, #1
 8009e5c:	617b      	str	r3, [r7, #20]
 8009e5e:	e012      	b.n	8009e86 <BSP_LCD_FillRect+0x46>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, Xpos, Ypos, Width, Height, Color) < 0)
 8009e60:	4b0b      	ldr	r3, [pc, #44]	@ (8009e90 <BSP_LCD_FillRect+0x50>)
 8009e62:	681b      	ldr	r3, [r3, #0]
 8009e64:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 8009e66:	4b0b      	ldr	r3, [pc, #44]	@ (8009e94 <BSP_LCD_FillRect+0x54>)
 8009e68:	6818      	ldr	r0, [r3, #0]
 8009e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e6c:	9301      	str	r3, [sp, #4]
 8009e6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e70:	9300      	str	r3, [sp, #0]
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	687a      	ldr	r2, [r7, #4]
 8009e76:	68b9      	ldr	r1, [r7, #8]
 8009e78:	47a0      	blx	r4
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	da02      	bge.n	8009e86 <BSP_LCD_FillRect+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009e80:	f06f 0304 	mvn.w	r3, #4
 8009e84:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8009e86:	697b      	ldr	r3, [r7, #20]
}
 8009e88:	4618      	mov	r0, r3
 8009e8a:	371c      	adds	r7, #28
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bd90      	pop	{r4, r7, pc}
 8009e90:	200015d4 	.word	0x200015d4
 8009e94:	200015c4 	.word	0x200015c4

08009e98 <BSP_LCD_Clear>:
  * @param  Instance LCD Instance
  * @param  Color to set
  * @retval BSP status
  */
int32_t BSP_LCD_Clear(uint32_t Instance, uint32_t Color)
{
 8009e98:	b5b0      	push	{r4, r5, r7, lr}
 8009e9a:	b086      	sub	sp, #24
 8009e9c:	af02      	add	r7, sp, #8
 8009e9e:	6078      	str	r0, [r7, #4]
 8009ea0:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d003      	beq.n	8009eb4 <BSP_LCD_Clear+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009eac:	f06f 0301 	mvn.w	r3, #1
 8009eb0:	60fb      	str	r3, [r7, #12]
 8009eb2:	e022      	b.n	8009efa <BSP_LCD_Clear+0x62>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, 0, 0, LcdCtx[Instance].Width, LcdCtx[Instance].Height, Color) < 0)
 8009eb4:	4b13      	ldr	r3, [pc, #76]	@ (8009f04 <BSP_LCD_Clear+0x6c>)
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 8009eba:	4b13      	ldr	r3, [pc, #76]	@ (8009f08 <BSP_LCD_Clear+0x70>)
 8009ebc:	6818      	ldr	r0, [r3, #0]
 8009ebe:	4913      	ldr	r1, [pc, #76]	@ (8009f0c <BSP_LCD_Clear+0x74>)
 8009ec0:	687a      	ldr	r2, [r7, #4]
 8009ec2:	4613      	mov	r3, r2
 8009ec4:	005b      	lsls	r3, r3, #1
 8009ec6:	4413      	add	r3, r2
 8009ec8:	009b      	lsls	r3, r3, #2
 8009eca:	440b      	add	r3, r1
 8009ecc:	6819      	ldr	r1, [r3, #0]
 8009ece:	4d0f      	ldr	r5, [pc, #60]	@ (8009f0c <BSP_LCD_Clear+0x74>)
 8009ed0:	687a      	ldr	r2, [r7, #4]
 8009ed2:	4613      	mov	r3, r2
 8009ed4:	005b      	lsls	r3, r3, #1
 8009ed6:	4413      	add	r3, r2
 8009ed8:	009b      	lsls	r3, r3, #2
 8009eda:	442b      	add	r3, r5
 8009edc:	3304      	adds	r3, #4
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	683a      	ldr	r2, [r7, #0]
 8009ee2:	9201      	str	r2, [sp, #4]
 8009ee4:	9300      	str	r3, [sp, #0]
 8009ee6:	460b      	mov	r3, r1
 8009ee8:	2200      	movs	r2, #0
 8009eea:	2100      	movs	r1, #0
 8009eec:	47a0      	blx	r4
 8009eee:	4603      	mov	r3, r0
 8009ef0:	2b00      	cmp	r3, #0
 8009ef2:	da02      	bge.n	8009efa <BSP_LCD_Clear+0x62>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009ef4:	f06f 0304 	mvn.w	r3, #4
 8009ef8:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8009efa:	68fb      	ldr	r3, [r7, #12]
}
 8009efc:	4618      	mov	r0, r3
 8009efe:	3710      	adds	r7, #16
 8009f00:	46bd      	mov	sp, r7
 8009f02:	bdb0      	pop	{r4, r5, r7, pc}
 8009f04:	200015d4 	.word	0x200015d4
 8009f08:	200015c4 	.word	0x200015c4
 8009f0c:	200015c8 	.word	0x200015c8

08009f10 <BSP_LCD_ReadPixel>:
  * @param  Ypos Y position
  * @param  Color pointer to RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_ReadPixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8009f10:	b590      	push	{r4, r7, lr}
 8009f12:	b087      	sub	sp, #28
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	60f8      	str	r0, [r7, #12]
 8009f18:	60b9      	str	r1, [r7, #8]
 8009f1a:	607a      	str	r2, [r7, #4]
 8009f1c:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009f1e:	2300      	movs	r3, #0
 8009f20:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d003      	beq.n	8009f30 <BSP_LCD_ReadPixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009f28:	f06f 0301 	mvn.w	r3, #1
 8009f2c:	617b      	str	r3, [r7, #20]
 8009f2e:	e00e      	b.n	8009f4e <BSP_LCD_ReadPixel+0x3e>
  }
  else
  {
    if(LcdDrv->GetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 8009f30:	4b09      	ldr	r3, [pc, #36]	@ (8009f58 <BSP_LCD_ReadPixel+0x48>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
 8009f36:	4b09      	ldr	r3, [pc, #36]	@ (8009f5c <BSP_LCD_ReadPixel+0x4c>)
 8009f38:	6818      	ldr	r0, [r3, #0]
 8009f3a:	683b      	ldr	r3, [r7, #0]
 8009f3c:	687a      	ldr	r2, [r7, #4]
 8009f3e:	68b9      	ldr	r1, [r7, #8]
 8009f40:	47a0      	blx	r4
 8009f42:	4603      	mov	r3, r0
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	da02      	bge.n	8009f4e <BSP_LCD_ReadPixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009f48:	f06f 0304 	mvn.w	r3, #4
 8009f4c:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8009f4e:	697b      	ldr	r3, [r7, #20]
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	371c      	adds	r7, #28
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd90      	pop	{r4, r7, pc}
 8009f58:	200015d4 	.word	0x200015d4
 8009f5c:	200015c4 	.word	0x200015c4

08009f60 <BSP_LCD_WritePixel>:
  * @param  Ypos Y position
  * @param  Color RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8009f60:	b590      	push	{r4, r7, lr}
 8009f62:	b087      	sub	sp, #28
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	60f8      	str	r0, [r7, #12]
 8009f68:	60b9      	str	r1, [r7, #8]
 8009f6a:	607a      	str	r2, [r7, #4]
 8009f6c:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d003      	beq.n	8009f80 <BSP_LCD_WritePixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009f78:	f06f 0301 	mvn.w	r3, #1
 8009f7c:	617b      	str	r3, [r7, #20]
 8009f7e:	e00e      	b.n	8009f9e <BSP_LCD_WritePixel+0x3e>
  }
  else
  {
    if(LcdDrv->SetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 8009f80:	4b09      	ldr	r3, [pc, #36]	@ (8009fa8 <BSP_LCD_WritePixel+0x48>)
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	6ddc      	ldr	r4, [r3, #92]	@ 0x5c
 8009f86:	4b09      	ldr	r3, [pc, #36]	@ (8009fac <BSP_LCD_WritePixel+0x4c>)
 8009f88:	6818      	ldr	r0, [r3, #0]
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	687a      	ldr	r2, [r7, #4]
 8009f8e:	68b9      	ldr	r1, [r7, #8]
 8009f90:	47a0      	blx	r4
 8009f92:	4603      	mov	r3, r0
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	da02      	bge.n	8009f9e <BSP_LCD_WritePixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009f98:	f06f 0304 	mvn.w	r3, #4
 8009f9c:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8009f9e:	697b      	ldr	r3, [r7, #20]
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	371c      	adds	r7, #28
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bd90      	pop	{r4, r7, pc}
 8009fa8:	200015d4 	.word	0x200015d4
 8009fac:	200015c4 	.word	0x200015c4

08009fb0 <BSP_LCD_WriteReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_WriteReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8009fb0:	b580      	push	{r7, lr}
 8009fb2:	b084      	sub	sp, #16
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	6039      	str	r1, [r7, #0]
 8009fba:	80fb      	strh	r3, [r7, #6]
 8009fbc:	4613      	mov	r3, r2
 8009fbe:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8009fc0:	2300      	movs	r3, #0
 8009fc2:	60fb      	str	r3, [r7, #12]

  /* Send Data */
  if((ret == BSP_ERROR_NONE) && (Length > 0U))
 8009fc4:	68fb      	ldr	r3, [r7, #12]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d10d      	bne.n	8009fe6 <BSP_LCD_WriteReg+0x36>
 8009fca:	88bb      	ldrh	r3, [r7, #4]
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d00a      	beq.n	8009fe6 <BSP_LCD_WriteReg+0x36>
  {
    if(BSP_LCD_SendData(pData, Length) != BSP_ERROR_NONE)
 8009fd0:	88bb      	ldrh	r3, [r7, #4]
 8009fd2:	4619      	mov	r1, r3
 8009fd4:	6838      	ldr	r0, [r7, #0]
 8009fd6:	f000 f80b 	bl	8009ff0 <BSP_LCD_SendData>
 8009fda:	4603      	mov	r3, r0
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d002      	beq.n	8009fe6 <BSP_LCD_WriteReg+0x36>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8009fe0:	f06f 0307 	mvn.w	r3, #7
 8009fe4:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8009fe6:	68fb      	ldr	r3, [r7, #12]
}
 8009fe8:	4618      	mov	r0, r3
 8009fea:	3710      	adds	r7, #16
 8009fec:	46bd      	mov	sp, r7
 8009fee:	bd80      	pop	{r7, pc}

08009ff0 <BSP_LCD_SendData>:
  * @param  pData pointer to data to write to LCD SRAM.
  * @param  Length length of data to write to LCD SRAM
  * @retval Error status
  */
int32_t BSP_LCD_SendData(uint8_t *pData, uint16_t Length)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b084      	sub	sp, #16
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	6078      	str	r0, [r7, #4]
 8009ff8:	460b      	mov	r3, r1
 8009ffa:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	60fb      	str	r3, [r7, #12]
  if(Length==1)
 800a000:	887b      	ldrh	r3, [r7, #2]
 800a002:	2b01      	cmp	r3, #1
 800a004:	d11b      	bne.n	800a03e <BSP_LCD_SendData+0x4e>
  {
    /* Reset LCD control line CS */
    LCD_CS_LOW();
 800a006:	2200      	movs	r2, #0
 800a008:	2101      	movs	r1, #1
 800a00a:	4820      	ldr	r0, [pc, #128]	@ (800a08c <BSP_LCD_SendData+0x9c>)
 800a00c:	f001 f8c0 	bl	800b190 <HAL_GPIO_WritePin>
    LCD_DC_LOW();
 800a010:	2200      	movs	r2, #0
 800a012:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a016:	481e      	ldr	r0, [pc, #120]	@ (800a090 <BSP_LCD_SendData+0xa0>)
 800a018:	f001 f8ba 	bl	800b190 <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 800a01c:	887b      	ldrh	r3, [r7, #2]
 800a01e:	4619      	mov	r1, r3
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	f7ff fc5b 	bl	80098dc <BSP_SPI1_Send>
 800a026:	4603      	mov	r3, r0
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d002      	beq.n	800a032 <BSP_LCD_SendData+0x42>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 800a02c:	f06f 0307 	mvn.w	r3, #7
 800a030:	60fb      	str	r3, [r7, #12]
    }
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 800a032:	2201      	movs	r2, #1
 800a034:	2101      	movs	r1, #1
 800a036:	4815      	ldr	r0, [pc, #84]	@ (800a08c <BSP_LCD_SendData+0x9c>)
 800a038:	f001 f8aa 	bl	800b190 <HAL_GPIO_WritePin>
 800a03c:	e020      	b.n	800a080 <BSP_LCD_SendData+0x90>
  }
  else
  { 
    LCD_CS_LOW();
 800a03e:	2200      	movs	r2, #0
 800a040:	2101      	movs	r1, #1
 800a042:	4812      	ldr	r0, [pc, #72]	@ (800a08c <BSP_LCD_SendData+0x9c>)
 800a044:	f001 f8a4 	bl	800b190 <HAL_GPIO_WritePin>
    LCD_DC_HIGH();
 800a048:	2201      	movs	r2, #1
 800a04a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a04e:	4810      	ldr	r0, [pc, #64]	@ (800a090 <BSP_LCD_SendData+0xa0>)
 800a050:	f001 f89e 	bl	800b190 <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 800a054:	887b      	ldrh	r3, [r7, #2]
 800a056:	4619      	mov	r1, r3
 800a058:	6878      	ldr	r0, [r7, #4]
 800a05a:	f7ff fc3f 	bl	80098dc <BSP_SPI1_Send>
 800a05e:	4603      	mov	r3, r0
 800a060:	2b00      	cmp	r3, #0
 800a062:	d002      	beq.n	800a06a <BSP_LCD_SendData+0x7a>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 800a064:	f06f 0307 	mvn.w	r3, #7
 800a068:	60fb      	str	r3, [r7, #12]
    }
    LCD_DC_LOW() ;
 800a06a:	2200      	movs	r2, #0
 800a06c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a070:	4807      	ldr	r0, [pc, #28]	@ (800a090 <BSP_LCD_SendData+0xa0>)
 800a072:	f001 f88d 	bl	800b190 <HAL_GPIO_WritePin>
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 800a076:	2201      	movs	r2, #1
 800a078:	2101      	movs	r1, #1
 800a07a:	4804      	ldr	r0, [pc, #16]	@ (800a08c <BSP_LCD_SendData+0x9c>)
 800a07c:	f001 f888 	bl	800b190 <HAL_GPIO_WritePin>
  }
  
  return ret;
 800a080:	68fb      	ldr	r3, [r7, #12]
}
 800a082:	4618      	mov	r0, r3
 800a084:	3710      	adds	r7, #16
 800a086:	46bd      	mov	sp, r7
 800a088:	bd80      	pop	{r7, pc}
 800a08a:	bf00      	nop
 800a08c:	48001c00 	.word	0x48001c00
 800a090:	48000800 	.word	0x48000800

0800a094 <BSP_LCD_ReadReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_ReadReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b084      	sub	sp, #16
 800a098:	af00      	add	r7, sp, #0
 800a09a:	4603      	mov	r3, r0
 800a09c:	6039      	str	r1, [r7, #0]
 800a09e:	80fb      	strh	r3, [r7, #6]
 800a0a0:	4613      	mov	r3, r2
 800a0a2:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	60fb      	str	r3, [r7, #12]
  UNUSED(Length);
  
  /* Send Reg value to Read */
  if(BSP_LCD_WriteReg(Reg, pData, 0) != BSP_ERROR_NONE)
 800a0a8:	88fb      	ldrh	r3, [r7, #6]
 800a0aa:	2200      	movs	r2, #0
 800a0ac:	6839      	ldr	r1, [r7, #0]
 800a0ae:	4618      	mov	r0, r3
 800a0b0:	f7ff ff7e 	bl	8009fb0 <BSP_LCD_WriteReg>
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	2b00      	cmp	r3, #0
 800a0b8:	d002      	beq.n	800a0c0 <BSP_LCD_ReadReg+0x2c>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 800a0ba:	f06f 0307 	mvn.w	r3, #7
 800a0be:	60fb      	str	r3, [r7, #12]
  }
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	2101      	movs	r1, #1
 800a0c4:	480c      	ldr	r0, [pc, #48]	@ (800a0f8 <BSP_LCD_ReadReg+0x64>)
 800a0c6:	f001 f863 	bl	800b190 <HAL_GPIO_WritePin>
  
  if (ret == BSP_ERROR_NONE)
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	2b00      	cmp	r3, #0
 800a0ce:	d109      	bne.n	800a0e4 <BSP_LCD_ReadReg+0x50>
  { 
    if(BSP_SPI1_Recv(pData, 2) != BSP_ERROR_NONE)
 800a0d0:	2102      	movs	r1, #2
 800a0d2:	6838      	ldr	r0, [r7, #0]
 800a0d4:	f7ff fc1e 	bl	8009914 <BSP_SPI1_Recv>
 800a0d8:	4603      	mov	r3, r0
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d002      	beq.n	800a0e4 <BSP_LCD_ReadReg+0x50>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 800a0de:	f06f 0307 	mvn.w	r3, #7
 800a0e2:	60fb      	str	r3, [r7, #12]
    }
  }
  /* Deselect : Chip Select high */
  LCD_CS_HIGH();
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	2101      	movs	r1, #1
 800a0e8:	4803      	ldr	r0, [pc, #12]	@ (800a0f8 <BSP_LCD_ReadReg+0x64>)
 800a0ea:	f001 f851 	bl	800b190 <HAL_GPIO_WritePin>
  
  return ret;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3710      	adds	r7, #16
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}
 800a0f8:	48001c00 	.word	0x48001c00

0800a0fc <LCD_MspInit>:
/**
  * @brief  Initialize the BSP LTDC Msp.
  * @retval None
  */
static void LCD_MspInit(void)
{
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	af00      	add	r7, sp, #0
  /* turn LCD on = drive pin low (active low) */
  LCD_CS_LOW();
 800a100:	2200      	movs	r2, #0
 800a102:	2101      	movs	r1, #1
 800a104:	4802      	ldr	r0, [pc, #8]	@ (800a110 <LCD_MspInit+0x14>)
 800a106:	f001 f843 	bl	800b190 <HAL_GPIO_WritePin>
}
 800a10a:	bf00      	nop
 800a10c:	bd80      	pop	{r7, pc}
 800a10e:	bf00      	nop
 800a110:	48001c00 	.word	0x48001c00

0800a114 <SSD1315_Probe>:
  * @brief  Register Bus IOs for instance 0 if SSD1315 ID is OK
  * @param  Orientation
  * @retval BSP status
  */
static int32_t SSD1315_Probe(uint32_t Orientation)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b088      	sub	sp, #32
 800a118:	af00      	add	r7, sp, #0
 800a11a:	6078      	str	r0, [r7, #4]
  int32_t                 ret = BSP_ERROR_NONE;
 800a11c:	2300      	movs	r3, #0
 800a11e:	61fb      	str	r3, [r7, #28]
  SSD1315_IO_t            IOCtx;
  static SSD1315_Object_t SSD1315Obj;
  
  /* Configure the lcd driver : map to LCD_IO function*/
  IOCtx.Init             = LCD_IO_Init;
 800a120:	4b18      	ldr	r3, [pc, #96]	@ (800a184 <SSD1315_Probe+0x70>)
 800a122:	60bb      	str	r3, [r7, #8]
  IOCtx.DeInit           = LCD_IO_DeInit;
 800a124:	4b18      	ldr	r3, [pc, #96]	@ (800a188 <SSD1315_Probe+0x74>)
 800a126:	60fb      	str	r3, [r7, #12]
  IOCtx.ReadReg          = BSP_LCD_ReadReg;
 800a128:	4b18      	ldr	r3, [pc, #96]	@ (800a18c <SSD1315_Probe+0x78>)
 800a12a:	617b      	str	r3, [r7, #20]
  IOCtx.WriteReg         = BSP_LCD_WriteReg;
 800a12c:	4b18      	ldr	r3, [pc, #96]	@ (800a190 <SSD1315_Probe+0x7c>)
 800a12e:	613b      	str	r3, [r7, #16]
  IOCtx.GetTick          = BSP_GetTick;
 800a130:	4b18      	ldr	r3, [pc, #96]	@ (800a194 <SSD1315_Probe+0x80>)
 800a132:	61bb      	str	r3, [r7, #24]
  
  if(SSD1315_RegisterBusIO(&SSD1315Obj, &IOCtx) != SSD1315_OK)
 800a134:	f107 0308 	add.w	r3, r7, #8
 800a138:	4619      	mov	r1, r3
 800a13a:	4817      	ldr	r0, [pc, #92]	@ (800a198 <SSD1315_Probe+0x84>)
 800a13c:	f7fe faa8 	bl	8008690 <SSD1315_RegisterBusIO>
 800a140:	4603      	mov	r3, r0
 800a142:	2b00      	cmp	r3, #0
 800a144:	d003      	beq.n	800a14e <SSD1315_Probe+0x3a>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800a146:	f06f 0306 	mvn.w	r3, #6
 800a14a:	61fb      	str	r3, [r7, #28]
 800a14c:	e015      	b.n	800a17a <SSD1315_Probe+0x66>
  }
  else
  {
    LcdCompObj = &SSD1315Obj;
 800a14e:	4b13      	ldr	r3, [pc, #76]	@ (800a19c <SSD1315_Probe+0x88>)
 800a150:	4a11      	ldr	r2, [pc, #68]	@ (800a198 <SSD1315_Probe+0x84>)
 800a152:	601a      	str	r2, [r3, #0]
    
    LCD_MspInit();
 800a154:	f7ff ffd2 	bl	800a0fc <LCD_MspInit>
    
    /* LCD Initialization */
    LcdDrv = (SSD1315_Drv_t *)&SSD1315_Driver;
 800a158:	4b11      	ldr	r3, [pc, #68]	@ (800a1a0 <SSD1315_Probe+0x8c>)
 800a15a:	4a12      	ldr	r2, [pc, #72]	@ (800a1a4 <SSD1315_Probe+0x90>)
 800a15c:	601a      	str	r2, [r3, #0]
    if(LcdDrv->Init(LcdCompObj, SSD1315_FORMAT_DEFAULT, Orientation) != SSD1315_OK)
 800a15e:	4b10      	ldr	r3, [pc, #64]	@ (800a1a0 <SSD1315_Probe+0x8c>)
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	4a0d      	ldr	r2, [pc, #52]	@ (800a19c <SSD1315_Probe+0x88>)
 800a166:	6810      	ldr	r0, [r2, #0]
 800a168:	687a      	ldr	r2, [r7, #4]
 800a16a:	2100      	movs	r1, #0
 800a16c:	4798      	blx	r3
 800a16e:	4603      	mov	r3, r0
 800a170:	2b00      	cmp	r3, #0
 800a172:	d002      	beq.n	800a17a <SSD1315_Probe+0x66>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800a174:	f06f 0304 	mvn.w	r3, #4
 800a178:	61fb      	str	r3, [r7, #28]
    }
  }
  
  return ret;
 800a17a:	69fb      	ldr	r3, [r7, #28]
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	3720      	adds	r7, #32
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}
 800a184:	0800a1a9 	.word	0x0800a1a9
 800a188:	0800a26d 	.word	0x0800a26d
 800a18c:	0800a095 	.word	0x0800a095
 800a190:	08009fb1 	.word	0x08009fb1
 800a194:	08009959 	.word	0x08009959
 800a198:	200015d8 	.word	0x200015d8
 800a19c:	200015c4 	.word	0x200015c4
 800a1a0:	200015d4 	.word	0x200015d4
 800a1a4:	20000388 	.word	0x20000388

0800a1a8 <LCD_IO_Init>:
/**
  * @brief  Initializes LCD low level.
  * @retval BSP status
  */
static int32_t LCD_IO_Init(void)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b086      	sub	sp, #24
 800a1ac:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800a1ae:	2300      	movs	r3, #0
 800a1b0:	617b      	str	r3, [r7, #20]
  
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Configure the LCD Chip Select pin --------------------------------------*/
  LCD_CS_GPIO_CLK_ENABLE();
 800a1b2:	2080      	movs	r0, #128	@ 0x80
 800a1b4:	f7ff fc32 	bl	8009a1c <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_CS_PIN;
 800a1b8:	2301      	movs	r3, #1
 800a1ba:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 800a1bc:	2301      	movs	r3, #1
 800a1be:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 800a1c4:	2300      	movs	r3, #0
 800a1c6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_CS_GPIO_PORT, &GPIO_InitStruct);
 800a1c8:	463b      	mov	r3, r7
 800a1ca:	4619      	mov	r1, r3
 800a1cc:	4825      	ldr	r0, [pc, #148]	@ (800a264 <LCD_IO_Init+0xbc>)
 800a1ce:	f000 fd79 	bl	800acc4 <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_CS_LOW();
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	2101      	movs	r1, #1
 800a1d6:	4823      	ldr	r0, [pc, #140]	@ (800a264 <LCD_IO_Init+0xbc>)
 800a1d8:	f000 ffda 	bl	800b190 <HAL_GPIO_WritePin>
  
  /* Configure the LCD Data/Control pin -------------------------------------*/
  LCD_DC_GPIO_CLK_ENABLE();
 800a1dc:	2004      	movs	r0, #4
 800a1de:	f7ff fc1d 	bl	8009a1c <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_DC_PIN;
 800a1e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a1e6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 800a1e8:	2301      	movs	r3, #1
 800a1ea:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_DC_GPIO_PORT, &GPIO_InitStruct);
 800a1f4:	463b      	mov	r3, r7
 800a1f6:	4619      	mov	r1, r3
 800a1f8:	481b      	ldr	r0, [pc, #108]	@ (800a268 <LCD_IO_Init+0xc0>)
 800a1fa:	f000 fd63 	bl	800acc4 <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_DC_LOW();
 800a1fe:	2200      	movs	r2, #0
 800a200:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a204:	4818      	ldr	r0, [pc, #96]	@ (800a268 <LCD_IO_Init+0xc0>)
 800a206:	f000 ffc3 	bl	800b190 <HAL_GPIO_WritePin>
  
  /* Configure the LCD Reset pin --------------------------------------------*/
  LCD_RST_GPIO_CLK_ENABLE();
 800a20a:	2004      	movs	r0, #4
 800a20c:	f7ff fc06 	bl	8009a1c <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_RST_PIN;
 800a210:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a214:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 800a216:	2301      	movs	r3, #1
 800a218:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 800a21a:	2300      	movs	r3, #0
 800a21c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 800a21e:	2300      	movs	r3, #0
 800a220:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_RST_GPIO_PORT, &GPIO_InitStruct);
 800a222:	463b      	mov	r3, r7
 800a224:	4619      	mov	r1, r3
 800a226:	4810      	ldr	r0, [pc, #64]	@ (800a268 <LCD_IO_Init+0xc0>)
 800a228:	f000 fd4c 	bl	800acc4 <HAL_GPIO_Init>
  
  if (BSP_SPI1_Init() != BSP_ERROR_NONE)
 800a22c:	f7ff fb28 	bl	8009880 <BSP_SPI1_Init>
 800a230:	4603      	mov	r3, r0
 800a232:	2b00      	cmp	r3, #0
 800a234:	d002      	beq.n	800a23c <LCD_IO_Init+0x94>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 800a236:	f06f 0307 	mvn.w	r3, #7
 800a23a:	617b      	str	r3, [r7, #20]
  }
  LCD_RST_LOW();
 800a23c:	2200      	movs	r2, #0
 800a23e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800a242:	4809      	ldr	r0, [pc, #36]	@ (800a268 <LCD_IO_Init+0xc0>)
 800a244:	f000 ffa4 	bl	800b190 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 800a248:	2001      	movs	r0, #1
 800a24a:	f7f7 faf3 	bl	8001834 <HAL_Delay>
  LCD_RST_HIGH();
 800a24e:	2201      	movs	r2, #1
 800a250:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800a254:	4804      	ldr	r0, [pc, #16]	@ (800a268 <LCD_IO_Init+0xc0>)
 800a256:	f000 ff9b 	bl	800b190 <HAL_GPIO_WritePin>
  return ret;
 800a25a:	697b      	ldr	r3, [r7, #20]
}
 800a25c:	4618      	mov	r0, r3
 800a25e:	3718      	adds	r7, #24
 800a260:	46bd      	mov	sp, r7
 800a262:	bd80      	pop	{r7, pc}
 800a264:	48001c00 	.word	0x48001c00
 800a268:	48000800 	.word	0x48000800

0800a26c <LCD_IO_DeInit>:
/**
  * @brief  DeInitializes LCD low level
  * @retval BSP status
  */
static int32_t LCD_IO_DeInit(void)
{
 800a26c:	b580      	push	{r7, lr}
 800a26e:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(LCD_CS_GPIO_PORT, LCD_CS_PIN);
 800a270:	2101      	movs	r1, #1
 800a272:	4808      	ldr	r0, [pc, #32]	@ (800a294 <LCD_IO_DeInit+0x28>)
 800a274:	f000 fe96 	bl	800afa4 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(LCD_DC_GPIO_PORT, LCD_DC_PIN);
 800a278:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a27c:	4806      	ldr	r0, [pc, #24]	@ (800a298 <LCD_IO_DeInit+0x2c>)
 800a27e:	f000 fe91 	bl	800afa4 <HAL_GPIO_DeInit>
  /* Uninitialize LCD Reset Pin */  
  HAL_GPIO_DeInit(LCD_RST_GPIO_PORT, LCD_RST_PIN);
 800a282:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800a286:	4804      	ldr	r0, [pc, #16]	@ (800a298 <LCD_IO_DeInit+0x2c>)
 800a288:	f000 fe8c 	bl	800afa4 <HAL_GPIO_DeInit>

  return BSP_ERROR_NONE;
 800a28c:	2300      	movs	r3, #0
}
 800a28e:	4618      	mov	r0, r3
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	48001c00 	.word	0x48001c00
 800a298:	48000800 	.word	0x48000800

0800a29c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800a29c:	b480      	push	{r7}
 800a29e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 800a2a0:	4b07      	ldr	r3, [pc, #28]	@ (800a2c0 <SystemInit+0x24>)
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 800a2a6:	4b06      	ldr	r3, [pc, #24]	@ (800a2c0 <SystemInit+0x24>)
 800a2a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ac:	4a04      	ldr	r2, [pc, #16]	@ (800a2c0 <SystemInit+0x24>)
 800a2ae:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a2b2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  RCC->CR &= 0xFFFBFFFFU;

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
#endif
}
 800a2b6:	bf00      	nop
 800a2b8:	46bd      	mov	sp, r7
 800a2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2be:	4770      	bx	lr
 800a2c0:	e000ed00 	.word	0xe000ed00

0800a2c4 <LL_DBGMCU_EnableDBGSleepMode>:
{
 800a2c4:	b480      	push	{r7}
 800a2c6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 800a2c8:	4b05      	ldr	r3, [pc, #20]	@ (800a2e0 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800a2ca:	685b      	ldr	r3, [r3, #4]
 800a2cc:	4a04      	ldr	r2, [pc, #16]	@ (800a2e0 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 800a2ce:	f043 0301 	orr.w	r3, r3, #1
 800a2d2:	6053      	str	r3, [r2, #4]
}
 800a2d4:	bf00      	nop
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2dc:	4770      	bx	lr
 800a2de:	bf00      	nop
 800a2e0:	e0042000 	.word	0xe0042000

0800a2e4 <LL_DBGMCU_EnableDBGStopMode>:
{
 800a2e4:	b480      	push	{r7}
 800a2e6:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 800a2e8:	4b05      	ldr	r3, [pc, #20]	@ (800a300 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	4a04      	ldr	r2, [pc, #16]	@ (800a300 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 800a2ee:	f043 0302 	orr.w	r3, r3, #2
 800a2f2:	6053      	str	r3, [r2, #4]
}
 800a2f4:	bf00      	nop
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fc:	4770      	bx	lr
 800a2fe:	bf00      	nop
 800a300:	e0042000 	.word	0xe0042000

0800a304 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b082      	sub	sp, #8
 800a308:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a30a:	2300      	movs	r3, #0
 800a30c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800a30e:	4b0c      	ldr	r3, [pc, #48]	@ (800a340 <HAL_Init+0x3c>)
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	4a0b      	ldr	r2, [pc, #44]	@ (800a340 <HAL_Init+0x3c>)
 800a314:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a318:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a31a:	2003      	movs	r0, #3
 800a31c:	f000 f9c0 	bl	800a6a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a320:	2000      	movs	r0, #0
 800a322:	f000 f80f 	bl	800a344 <HAL_InitTick>
 800a326:	4603      	mov	r3, r0
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d002      	beq.n	800a332 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800a32c:	2301      	movs	r3, #1
 800a32e:	71fb      	strb	r3, [r7, #7]
 800a330:	e001      	b.n	800a336 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a332:	f7f8 ffe0 	bl	80032f6 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a336:	79fb      	ldrb	r3, [r7, #7]
}
 800a338:	4618      	mov	r0, r3
 800a33a:	3708      	adds	r7, #8
 800a33c:	46bd      	mov	sp, r7
 800a33e:	bd80      	pop	{r7, pc}
 800a340:	58004000 	.word	0x58004000

0800a344 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a344:	b580      	push	{r7, lr}
 800a346:	b084      	sub	sp, #16
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800a34c:	2300      	movs	r3, #0
 800a34e:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 800a350:	4b17      	ldr	r3, [pc, #92]	@ (800a3b0 <HAL_InitTick+0x6c>)
 800a352:	781b      	ldrb	r3, [r3, #0]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d024      	beq.n	800a3a2 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800a358:	f002 fc6e 	bl	800cc38 <HAL_RCC_GetHCLKFreq>
 800a35c:	4602      	mov	r2, r0
 800a35e:	4b14      	ldr	r3, [pc, #80]	@ (800a3b0 <HAL_InitTick+0x6c>)
 800a360:	781b      	ldrb	r3, [r3, #0]
 800a362:	4619      	mov	r1, r3
 800a364:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800a368:	fbb3 f3f1 	udiv	r3, r3, r1
 800a36c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a370:	4618      	mov	r0, r3
 800a372:	f000 f9d6 	bl	800a722 <HAL_SYSTICK_Config>
 800a376:	4603      	mov	r3, r0
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d10f      	bne.n	800a39c <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	2b0f      	cmp	r3, #15
 800a380:	d809      	bhi.n	800a396 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a382:	2200      	movs	r2, #0
 800a384:	6879      	ldr	r1, [r7, #4]
 800a386:	f04f 30ff 	mov.w	r0, #4294967295
 800a38a:	f000 f994 	bl	800a6b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800a38e:	4a09      	ldr	r2, [pc, #36]	@ (800a3b4 <HAL_InitTick+0x70>)
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	6013      	str	r3, [r2, #0]
 800a394:	e007      	b.n	800a3a6 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 800a396:	2301      	movs	r3, #1
 800a398:	73fb      	strb	r3, [r7, #15]
 800a39a:	e004      	b.n	800a3a6 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 800a39c:	2301      	movs	r3, #1
 800a39e:	73fb      	strb	r3, [r7, #15]
 800a3a0:	e001      	b.n	800a3a6 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800a3a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3710      	adds	r7, #16
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}
 800a3b0:	20000410 	.word	0x20000410
 800a3b4:	2000040c 	.word	0x2000040c

0800a3b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800a3bc:	4b06      	ldr	r3, [pc, #24]	@ (800a3d8 <HAL_IncTick+0x20>)
 800a3be:	781b      	ldrb	r3, [r3, #0]
 800a3c0:	461a      	mov	r2, r3
 800a3c2:	4b06      	ldr	r3, [pc, #24]	@ (800a3dc <HAL_IncTick+0x24>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4413      	add	r3, r2
 800a3c8:	4a04      	ldr	r2, [pc, #16]	@ (800a3dc <HAL_IncTick+0x24>)
 800a3ca:	6013      	str	r3, [r2, #0]
}
 800a3cc:	bf00      	nop
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d4:	4770      	bx	lr
 800a3d6:	bf00      	nop
 800a3d8:	20000410 	.word	0x20000410
 800a3dc:	20001600 	.word	0x20001600

0800a3e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	af00      	add	r7, sp, #0
  return uwTick;
 800a3e4:	4b03      	ldr	r3, [pc, #12]	@ (800a3f4 <HAL_GetTick+0x14>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
}
 800a3e8:	4618      	mov	r0, r3
 800a3ea:	46bd      	mov	sp, r7
 800a3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f0:	4770      	bx	lr
 800a3f2:	bf00      	nop
 800a3f4:	20001600 	.word	0x20001600

0800a3f8 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 800a3f8:	b480      	push	{r7}
 800a3fa:	af00      	add	r7, sp, #0
  return uwTickPrio;
 800a3fc:	4b03      	ldr	r3, [pc, #12]	@ (800a40c <HAL_GetTickPrio+0x14>)
 800a3fe:	681b      	ldr	r3, [r3, #0]
}
 800a400:	4618      	mov	r0, r3
 800a402:	46bd      	mov	sp, r7
 800a404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a408:	4770      	bx	lr
 800a40a:	bf00      	nop
 800a40c:	2000040c 	.word	0x2000040c

0800a410 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 800a410:	b480      	push	{r7}
 800a412:	af00      	add	r7, sp, #0
  return uwTickFreq;
 800a414:	4b03      	ldr	r3, [pc, #12]	@ (800a424 <HAL_GetTickFreq+0x14>)
 800a416:	781b      	ldrb	r3, [r3, #0]
}
 800a418:	4618      	mov	r0, r3
 800a41a:	46bd      	mov	sp, r7
 800a41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a420:	4770      	bx	lr
 800a422:	bf00      	nop
 800a424:	20000410 	.word	0x20000410

0800a428 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 800a428:	b580      	push	{r7, lr}
 800a42a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 800a42c:	f7ff ff4a 	bl	800a2c4 <LL_DBGMCU_EnableDBGSleepMode>
}
 800a430:	bf00      	nop
 800a432:	bd80      	pop	{r7, pc}

0800a434 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 800a438:	f7ff ff54 	bl	800a2e4 <LL_DBGMCU_EnableDBGStopMode>
}
 800a43c:	bf00      	nop
 800a43e:	bd80      	pop	{r7, pc}

0800a440 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a440:	b480      	push	{r7}
 800a442:	b085      	sub	sp, #20
 800a444:	af00      	add	r7, sp, #0
 800a446:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	f003 0307 	and.w	r3, r3, #7
 800a44e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a450:	4b0c      	ldr	r3, [pc, #48]	@ (800a484 <__NVIC_SetPriorityGrouping+0x44>)
 800a452:	68db      	ldr	r3, [r3, #12]
 800a454:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a456:	68ba      	ldr	r2, [r7, #8]
 800a458:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800a45c:	4013      	ands	r3, r2
 800a45e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a468:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800a46c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a470:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a472:	4a04      	ldr	r2, [pc, #16]	@ (800a484 <__NVIC_SetPriorityGrouping+0x44>)
 800a474:	68bb      	ldr	r3, [r7, #8]
 800a476:	60d3      	str	r3, [r2, #12]
}
 800a478:	bf00      	nop
 800a47a:	3714      	adds	r7, #20
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr
 800a484:	e000ed00 	.word	0xe000ed00

0800a488 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a488:	b480      	push	{r7}
 800a48a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a48c:	4b04      	ldr	r3, [pc, #16]	@ (800a4a0 <__NVIC_GetPriorityGrouping+0x18>)
 800a48e:	68db      	ldr	r3, [r3, #12]
 800a490:	0a1b      	lsrs	r3, r3, #8
 800a492:	f003 0307 	and.w	r3, r3, #7
}
 800a496:	4618      	mov	r0, r3
 800a498:	46bd      	mov	sp, r7
 800a49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a49e:	4770      	bx	lr
 800a4a0:	e000ed00 	.word	0xe000ed00

0800a4a4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a4a4:	b480      	push	{r7}
 800a4a6:	b083      	sub	sp, #12
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a4ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4b2:	2b00      	cmp	r3, #0
 800a4b4:	db0b      	blt.n	800a4ce <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a4b6:	79fb      	ldrb	r3, [r7, #7]
 800a4b8:	f003 021f 	and.w	r2, r3, #31
 800a4bc:	4907      	ldr	r1, [pc, #28]	@ (800a4dc <__NVIC_EnableIRQ+0x38>)
 800a4be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4c2:	095b      	lsrs	r3, r3, #5
 800a4c4:	2001      	movs	r0, #1
 800a4c6:	fa00 f202 	lsl.w	r2, r0, r2
 800a4ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800a4ce:	bf00      	nop
 800a4d0:	370c      	adds	r7, #12
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d8:	4770      	bx	lr
 800a4da:	bf00      	nop
 800a4dc:	e000e100 	.word	0xe000e100

0800a4e0 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a4e0:	b480      	push	{r7}
 800a4e2:	b083      	sub	sp, #12
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	4603      	mov	r3, r0
 800a4e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a4ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	db12      	blt.n	800a518 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a4f2:	79fb      	ldrb	r3, [r7, #7]
 800a4f4:	f003 021f 	and.w	r2, r3, #31
 800a4f8:	490a      	ldr	r1, [pc, #40]	@ (800a524 <__NVIC_DisableIRQ+0x44>)
 800a4fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a4fe:	095b      	lsrs	r3, r3, #5
 800a500:	2001      	movs	r0, #1
 800a502:	fa00 f202 	lsl.w	r2, r0, r2
 800a506:	3320      	adds	r3, #32
 800a508:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 800a50c:	f3bf 8f4f 	dsb	sy
}
 800a510:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a512:	f3bf 8f6f 	isb	sy
}
 800a516:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800a518:	bf00      	nop
 800a51a:	370c      	adds	r7, #12
 800a51c:	46bd      	mov	sp, r7
 800a51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a522:	4770      	bx	lr
 800a524:	e000e100 	.word	0xe000e100

0800a528 <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800a528:	b480      	push	{r7}
 800a52a:	b083      	sub	sp, #12
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	4603      	mov	r3, r0
 800a530:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a536:	2b00      	cmp	r3, #0
 800a538:	db0c      	blt.n	800a554 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a53a:	79fb      	ldrb	r3, [r7, #7]
 800a53c:	f003 021f 	and.w	r2, r3, #31
 800a540:	4907      	ldr	r1, [pc, #28]	@ (800a560 <__NVIC_SetPendingIRQ+0x38>)
 800a542:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a546:	095b      	lsrs	r3, r3, #5
 800a548:	2001      	movs	r0, #1
 800a54a:	fa00 f202 	lsl.w	r2, r0, r2
 800a54e:	3340      	adds	r3, #64	@ 0x40
 800a550:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a554:	bf00      	nop
 800a556:	370c      	adds	r7, #12
 800a558:	46bd      	mov	sp, r7
 800a55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55e:	4770      	bx	lr
 800a560:	e000e100 	.word	0xe000e100

0800a564 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800a564:	b480      	push	{r7}
 800a566:	b083      	sub	sp, #12
 800a568:	af00      	add	r7, sp, #0
 800a56a:	4603      	mov	r3, r0
 800a56c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a56e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a572:	2b00      	cmp	r3, #0
 800a574:	db0c      	blt.n	800a590 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a576:	79fb      	ldrb	r3, [r7, #7]
 800a578:	f003 021f 	and.w	r2, r3, #31
 800a57c:	4907      	ldr	r1, [pc, #28]	@ (800a59c <__NVIC_ClearPendingIRQ+0x38>)
 800a57e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a582:	095b      	lsrs	r3, r3, #5
 800a584:	2001      	movs	r0, #1
 800a586:	fa00 f202 	lsl.w	r2, r0, r2
 800a58a:	3360      	adds	r3, #96	@ 0x60
 800a58c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a590:	bf00      	nop
 800a592:	370c      	adds	r7, #12
 800a594:	46bd      	mov	sp, r7
 800a596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59a:	4770      	bx	lr
 800a59c:	e000e100 	.word	0xe000e100

0800a5a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a5a0:	b480      	push	{r7}
 800a5a2:	b083      	sub	sp, #12
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	4603      	mov	r3, r0
 800a5a8:	6039      	str	r1, [r7, #0]
 800a5aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a5ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	db0a      	blt.n	800a5ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a5b4:	683b      	ldr	r3, [r7, #0]
 800a5b6:	b2da      	uxtb	r2, r3
 800a5b8:	490c      	ldr	r1, [pc, #48]	@ (800a5ec <__NVIC_SetPriority+0x4c>)
 800a5ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a5be:	0112      	lsls	r2, r2, #4
 800a5c0:	b2d2      	uxtb	r2, r2
 800a5c2:	440b      	add	r3, r1
 800a5c4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a5c8:	e00a      	b.n	800a5e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a5ca:	683b      	ldr	r3, [r7, #0]
 800a5cc:	b2da      	uxtb	r2, r3
 800a5ce:	4908      	ldr	r1, [pc, #32]	@ (800a5f0 <__NVIC_SetPriority+0x50>)
 800a5d0:	79fb      	ldrb	r3, [r7, #7]
 800a5d2:	f003 030f 	and.w	r3, r3, #15
 800a5d6:	3b04      	subs	r3, #4
 800a5d8:	0112      	lsls	r2, r2, #4
 800a5da:	b2d2      	uxtb	r2, r2
 800a5dc:	440b      	add	r3, r1
 800a5de:	761a      	strb	r2, [r3, #24]
}
 800a5e0:	bf00      	nop
 800a5e2:	370c      	adds	r7, #12
 800a5e4:	46bd      	mov	sp, r7
 800a5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ea:	4770      	bx	lr
 800a5ec:	e000e100 	.word	0xe000e100
 800a5f0:	e000ed00 	.word	0xe000ed00

0800a5f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a5f4:	b480      	push	{r7}
 800a5f6:	b089      	sub	sp, #36	@ 0x24
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	60f8      	str	r0, [r7, #12]
 800a5fc:	60b9      	str	r1, [r7, #8]
 800a5fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	f003 0307 	and.w	r3, r3, #7
 800a606:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a608:	69fb      	ldr	r3, [r7, #28]
 800a60a:	f1c3 0307 	rsb	r3, r3, #7
 800a60e:	2b04      	cmp	r3, #4
 800a610:	bf28      	it	cs
 800a612:	2304      	movcs	r3, #4
 800a614:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a616:	69fb      	ldr	r3, [r7, #28]
 800a618:	3304      	adds	r3, #4
 800a61a:	2b06      	cmp	r3, #6
 800a61c:	d902      	bls.n	800a624 <NVIC_EncodePriority+0x30>
 800a61e:	69fb      	ldr	r3, [r7, #28]
 800a620:	3b03      	subs	r3, #3
 800a622:	e000      	b.n	800a626 <NVIC_EncodePriority+0x32>
 800a624:	2300      	movs	r3, #0
 800a626:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a628:	f04f 32ff 	mov.w	r2, #4294967295
 800a62c:	69bb      	ldr	r3, [r7, #24]
 800a62e:	fa02 f303 	lsl.w	r3, r2, r3
 800a632:	43da      	mvns	r2, r3
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	401a      	ands	r2, r3
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a63c:	f04f 31ff 	mov.w	r1, #4294967295
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	fa01 f303 	lsl.w	r3, r1, r3
 800a646:	43d9      	mvns	r1, r3
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a64c:	4313      	orrs	r3, r2
         );
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3724      	adds	r7, #36	@ 0x24
 800a652:	46bd      	mov	sp, r7
 800a654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a658:	4770      	bx	lr
	...

0800a65c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b082      	sub	sp, #8
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	3b01      	subs	r3, #1
 800a668:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a66c:	d301      	bcc.n	800a672 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a66e:	2301      	movs	r3, #1
 800a670:	e00f      	b.n	800a692 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a672:	4a0a      	ldr	r2, [pc, #40]	@ (800a69c <SysTick_Config+0x40>)
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	3b01      	subs	r3, #1
 800a678:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a67a:	210f      	movs	r1, #15
 800a67c:	f04f 30ff 	mov.w	r0, #4294967295
 800a680:	f7ff ff8e 	bl	800a5a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a684:	4b05      	ldr	r3, [pc, #20]	@ (800a69c <SysTick_Config+0x40>)
 800a686:	2200      	movs	r2, #0
 800a688:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a68a:	4b04      	ldr	r3, [pc, #16]	@ (800a69c <SysTick_Config+0x40>)
 800a68c:	2207      	movs	r2, #7
 800a68e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a690:	2300      	movs	r3, #0
}
 800a692:	4618      	mov	r0, r3
 800a694:	3708      	adds	r7, #8
 800a696:	46bd      	mov	sp, r7
 800a698:	bd80      	pop	{r7, pc}
 800a69a:	bf00      	nop
 800a69c:	e000e010 	.word	0xe000e010

0800a6a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a6a0:	b580      	push	{r7, lr}
 800a6a2:	b082      	sub	sp, #8
 800a6a4:	af00      	add	r7, sp, #0
 800a6a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a6a8:	6878      	ldr	r0, [r7, #4]
 800a6aa:	f7ff fec9 	bl	800a440 <__NVIC_SetPriorityGrouping>
}
 800a6ae:	bf00      	nop
 800a6b0:	3708      	adds	r7, #8
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}

0800a6b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b086      	sub	sp, #24
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	4603      	mov	r3, r0
 800a6be:	60b9      	str	r1, [r7, #8]
 800a6c0:	607a      	str	r2, [r7, #4]
 800a6c2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a6c4:	f7ff fee0 	bl	800a488 <__NVIC_GetPriorityGrouping>
 800a6c8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a6ca:	687a      	ldr	r2, [r7, #4]
 800a6cc:	68b9      	ldr	r1, [r7, #8]
 800a6ce:	6978      	ldr	r0, [r7, #20]
 800a6d0:	f7ff ff90 	bl	800a5f4 <NVIC_EncodePriority>
 800a6d4:	4602      	mov	r2, r0
 800a6d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6da:	4611      	mov	r1, r2
 800a6dc:	4618      	mov	r0, r3
 800a6de:	f7ff ff5f 	bl	800a5a0 <__NVIC_SetPriority>
}
 800a6e2:	bf00      	nop
 800a6e4:	3718      	adds	r7, #24
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	bd80      	pop	{r7, pc}

0800a6ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a6ea:	b580      	push	{r7, lr}
 800a6ec:	b082      	sub	sp, #8
 800a6ee:	af00      	add	r7, sp, #0
 800a6f0:	4603      	mov	r3, r0
 800a6f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a6f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	f7ff fed3 	bl	800a4a4 <__NVIC_EnableIRQ>
}
 800a6fe:	bf00      	nop
 800a700:	3708      	adds	r7, #8
 800a702:	46bd      	mov	sp, r7
 800a704:	bd80      	pop	{r7, pc}

0800a706 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a706:	b580      	push	{r7, lr}
 800a708:	b082      	sub	sp, #8
 800a70a:	af00      	add	r7, sp, #0
 800a70c:	4603      	mov	r3, r0
 800a70e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800a710:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a714:	4618      	mov	r0, r3
 800a716:	f7ff fee3 	bl	800a4e0 <__NVIC_DisableIRQ>
}
 800a71a:	bf00      	nop
 800a71c:	3708      	adds	r7, #8
 800a71e:	46bd      	mov	sp, r7
 800a720:	bd80      	pop	{r7, pc}

0800a722 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a722:	b580      	push	{r7, lr}
 800a724:	b082      	sub	sp, #8
 800a726:	af00      	add	r7, sp, #0
 800a728:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800a72a:	6878      	ldr	r0, [r7, #4]
 800a72c:	f7ff ff96 	bl	800a65c <SysTick_Config>
 800a730:	4603      	mov	r3, r0
}
 800a732:	4618      	mov	r0, r3
 800a734:	3708      	adds	r7, #8
 800a736:	46bd      	mov	sp, r7
 800a738:	bd80      	pop	{r7, pc}

0800a73a <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800a73a:	b580      	push	{r7, lr}
 800a73c:	b082      	sub	sp, #8
 800a73e:	af00      	add	r7, sp, #0
 800a740:	4603      	mov	r3, r0
 800a742:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 800a744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a748:	4618      	mov	r0, r3
 800a74a:	f7ff feed 	bl	800a528 <__NVIC_SetPendingIRQ>
}
 800a74e:	bf00      	nop
 800a750:	3708      	adds	r7, #8
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}

0800a756 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800a756:	b580      	push	{r7, lr}
 800a758:	b082      	sub	sp, #8
 800a75a:	af00      	add	r7, sp, #0
 800a75c:	4603      	mov	r3, r0
 800a75e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 800a760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a764:	4618      	mov	r0, r3
 800a766:	f7ff fefd 	bl	800a564 <__NVIC_ClearPendingIRQ>
}
 800a76a:	bf00      	nop
 800a76c:	3708      	adds	r7, #8
 800a76e:	46bd      	mov	sp, r7
 800a770:	bd80      	pop	{r7, pc}
	...

0800a774 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d101      	bne.n	800a786 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a782:	2301      	movs	r3, #1
 800a784:	e08e      	b.n	800a8a4 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	461a      	mov	r2, r3
 800a78c:	4b47      	ldr	r3, [pc, #284]	@ (800a8ac <HAL_DMA_Init+0x138>)
 800a78e:	429a      	cmp	r2, r3
 800a790:	d80f      	bhi.n	800a7b2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	461a      	mov	r2, r3
 800a798:	4b45      	ldr	r3, [pc, #276]	@ (800a8b0 <HAL_DMA_Init+0x13c>)
 800a79a:	4413      	add	r3, r2
 800a79c:	4a45      	ldr	r2, [pc, #276]	@ (800a8b4 <HAL_DMA_Init+0x140>)
 800a79e:	fba2 2303 	umull	r2, r3, r2, r3
 800a7a2:	091b      	lsrs	r3, r3, #4
 800a7a4:	009a      	lsls	r2, r3, #2
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	4a42      	ldr	r2, [pc, #264]	@ (800a8b8 <HAL_DMA_Init+0x144>)
 800a7ae:	641a      	str	r2, [r3, #64]	@ 0x40
 800a7b0:	e00e      	b.n	800a7d0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	681b      	ldr	r3, [r3, #0]
 800a7b6:	461a      	mov	r2, r3
 800a7b8:	4b40      	ldr	r3, [pc, #256]	@ (800a8bc <HAL_DMA_Init+0x148>)
 800a7ba:	4413      	add	r3, r2
 800a7bc:	4a3d      	ldr	r2, [pc, #244]	@ (800a8b4 <HAL_DMA_Init+0x140>)
 800a7be:	fba2 2303 	umull	r2, r3, r2, r3
 800a7c2:	091b      	lsrs	r3, r3, #4
 800a7c4:	009a      	lsls	r2, r3, #2
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	4a3c      	ldr	r2, [pc, #240]	@ (800a8c0 <HAL_DMA_Init+0x14c>)
 800a7ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a7d0:	687b      	ldr	r3, [r7, #4]
 800a7d2:	2202      	movs	r2, #2
 800a7d4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a7e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7ea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a7f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	691b      	ldr	r3, [r3, #16]
 800a7fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a800:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	699b      	ldr	r3, [r3, #24]
 800a806:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a80c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	6a1b      	ldr	r3, [r3, #32]
 800a812:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a814:	68fa      	ldr	r2, [r7, #12]
 800a816:	4313      	orrs	r3, r2
 800a818:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	68fa      	ldr	r2, [r7, #12]
 800a820:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f000 f9bc 	bl	800aba0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	689b      	ldr	r3, [r3, #8]
 800a82c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a830:	d102      	bne.n	800a838 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2200      	movs	r2, #0
 800a836:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	685a      	ldr	r2, [r3, #4]
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a840:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800a844:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a84a:	687a      	ldr	r2, [r7, #4]
 800a84c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a84e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	685b      	ldr	r3, [r3, #4]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d010      	beq.n	800a87a <HAL_DMA_Init+0x106>
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	2b04      	cmp	r3, #4
 800a85e:	d80c      	bhi.n	800a87a <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f000 f9db 	bl	800ac1c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a86a:	2200      	movs	r2, #0
 800a86c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a876:	605a      	str	r2, [r3, #4]
 800a878:	e008      	b.n	800a88c <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	2200      	movs	r2, #0
 800a87e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	2200      	movs	r2, #0
 800a884:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	2200      	movs	r2, #0
 800a88a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2200      	movs	r2, #0
 800a890:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	2201      	movs	r2, #1
 800a896:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2200      	movs	r2, #0
 800a89e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a8a2:	2300      	movs	r3, #0
}
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	3710      	adds	r7, #16
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bd80      	pop	{r7, pc}
 800a8ac:	40020407 	.word	0x40020407
 800a8b0:	bffdfff8 	.word	0xbffdfff8
 800a8b4:	cccccccd 	.word	0xcccccccd
 800a8b8:	40020000 	.word	0x40020000
 800a8bc:	bffdfbf8 	.word	0xbffdfbf8
 800a8c0:	40020400 	.word	0x40020400

0800a8c4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b083      	sub	sp, #12
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d101      	bne.n	800a8d6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800a8d2:	2301      	movs	r3, #1
 800a8d4:	e04f      	b.n	800a976 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a8dc:	b2db      	uxtb	r3, r3
 800a8de:	2b02      	cmp	r3, #2
 800a8e0:	d008      	beq.n	800a8f4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2204      	movs	r2, #4
 800a8e6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800a8f0:	2301      	movs	r3, #1
 800a8f2:	e040      	b.n	800a976 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	681a      	ldr	r2, [r3, #0]
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	f022 020e 	bic.w	r2, r2, #14
 800a902:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a908:	681a      	ldr	r2, [r3, #0]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a90e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a912:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	681a      	ldr	r2, [r3, #0]
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f022 0201 	bic.w	r2, r2, #1
 800a922:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800a924:	687b      	ldr	r3, [r7, #4]
 800a926:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a928:	f003 021c 	and.w	r2, r3, #28
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a930:	2101      	movs	r1, #1
 800a932:	fa01 f202 	lsl.w	r2, r1, r2
 800a936:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a940:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a946:	2b00      	cmp	r3, #0
 800a948:	d00c      	beq.n	800a964 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a94e:	681a      	ldr	r2, [r3, #0]
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a954:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a958:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a95e:	687a      	ldr	r2, [r7, #4]
 800a960:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a962:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a964:	687b      	ldr	r3, [r7, #4]
 800a966:	2201      	movs	r2, #1
 800a968:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	2200      	movs	r2, #0
 800a970:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800a974:	2300      	movs	r3, #0
}
 800a976:	4618      	mov	r0, r3
 800a978:	370c      	adds	r7, #12
 800a97a:	46bd      	mov	sp, r7
 800a97c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a980:	4770      	bx	lr

0800a982 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a982:	b580      	push	{r7, lr}
 800a984:	b084      	sub	sp, #16
 800a986:	af00      	add	r7, sp, #0
 800a988:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a98a:	2300      	movs	r3, #0
 800a98c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a994:	b2db      	uxtb	r3, r3
 800a996:	2b02      	cmp	r3, #2
 800a998:	d005      	beq.n	800a9a6 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2204      	movs	r2, #4
 800a99e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800a9a0:	2301      	movs	r3, #1
 800a9a2:	73fb      	strb	r3, [r7, #15]
 800a9a4:	e047      	b.n	800aa36 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	681a      	ldr	r2, [r3, #0]
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	f022 020e 	bic.w	r2, r2, #14
 800a9b4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	681a      	ldr	r2, [r3, #0]
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	f022 0201 	bic.w	r2, r2, #1
 800a9c4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9ca:	681a      	ldr	r2, [r3, #0]
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a9d0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a9d4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9da:	f003 021c 	and.w	r2, r3, #28
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a9e2:	2101      	movs	r1, #1
 800a9e4:	fa01 f202 	lsl.w	r2, r1, r2
 800a9e8:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a9ee:	687a      	ldr	r2, [r7, #4]
 800a9f0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a9f2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d00c      	beq.n	800aa16 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa00:	681a      	ldr	r2, [r3, #0]
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800aa06:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800aa0a:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aa10:	687a      	ldr	r2, [r7, #4]
 800aa12:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800aa14:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	2201      	movs	r2, #1
 800aa1a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	2200      	movs	r2, #0
 800aa22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d003      	beq.n	800aa36 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa32:	6878      	ldr	r0, [r7, #4]
 800aa34:	4798      	blx	r3
    }
  }
  return status;
 800aa36:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa38:	4618      	mov	r0, r3
 800aa3a:	3710      	adds	r7, #16
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bd80      	pop	{r7, pc}

0800aa40 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800aa40:	b580      	push	{r7, lr}
 800aa42:	b084      	sub	sp, #16
 800aa44:	af00      	add	r7, sp, #0
 800aa46:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa5c:	f003 031c 	and.w	r3, r3, #28
 800aa60:	2204      	movs	r2, #4
 800aa62:	409a      	lsls	r2, r3
 800aa64:	68fb      	ldr	r3, [r7, #12]
 800aa66:	4013      	ands	r3, r2
 800aa68:	2b00      	cmp	r3, #0
 800aa6a:	d026      	beq.n	800aaba <HAL_DMA_IRQHandler+0x7a>
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	f003 0304 	and.w	r3, r3, #4
 800aa72:	2b00      	cmp	r3, #0
 800aa74:	d021      	beq.n	800aaba <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f003 0320 	and.w	r3, r3, #32
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d107      	bne.n	800aa94 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	681a      	ldr	r2, [r3, #0]
 800aa8a:	687b      	ldr	r3, [r7, #4]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	f022 0204 	bic.w	r2, r2, #4
 800aa92:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa98:	f003 021c 	and.w	r2, r3, #28
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800aaa0:	2104      	movs	r1, #4
 800aaa2:	fa01 f202 	lsl.w	r2, r1, r2
 800aaa6:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d071      	beq.n	800ab94 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800aab8:	e06c      	b.n	800ab94 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aabe:	f003 031c 	and.w	r3, r3, #28
 800aac2:	2202      	movs	r2, #2
 800aac4:	409a      	lsls	r2, r3
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	4013      	ands	r3, r2
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d02e      	beq.n	800ab2c <HAL_DMA_IRQHandler+0xec>
 800aace:	68bb      	ldr	r3, [r7, #8]
 800aad0:	f003 0302 	and.w	r3, r3, #2
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d029      	beq.n	800ab2c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800aad8:	687b      	ldr	r3, [r7, #4]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f003 0320 	and.w	r3, r3, #32
 800aae2:	2b00      	cmp	r3, #0
 800aae4:	d10b      	bne.n	800aafe <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	681a      	ldr	r2, [r3, #0]
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	f022 020a 	bic.w	r2, r2, #10
 800aaf4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	2201      	movs	r2, #1
 800aafa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab02:	f003 021c 	and.w	r2, r3, #28
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab0a:	2102      	movs	r1, #2
 800ab0c:	fa01 f202 	lsl.w	r2, r1, r2
 800ab10:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	2200      	movs	r2, #0
 800ab16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d038      	beq.n	800ab94 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab26:	6878      	ldr	r0, [r7, #4]
 800ab28:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800ab2a:	e033      	b.n	800ab94 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab30:	f003 031c 	and.w	r3, r3, #28
 800ab34:	2208      	movs	r2, #8
 800ab36:	409a      	lsls	r2, r3
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	4013      	ands	r3, r2
 800ab3c:	2b00      	cmp	r3, #0
 800ab3e:	d02a      	beq.n	800ab96 <HAL_DMA_IRQHandler+0x156>
 800ab40:	68bb      	ldr	r3, [r7, #8]
 800ab42:	f003 0308 	and.w	r3, r3, #8
 800ab46:	2b00      	cmp	r3, #0
 800ab48:	d025      	beq.n	800ab96 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	681a      	ldr	r2, [r3, #0]
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	f022 020e 	bic.w	r2, r2, #14
 800ab58:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab5e:	f003 021c 	and.w	r2, r3, #28
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ab66:	2101      	movs	r1, #1
 800ab68:	fa01 f202 	lsl.w	r2, r1, r2
 800ab6c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2201      	movs	r2, #1
 800ab72:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	2201      	movs	r2, #1
 800ab78:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	2200      	movs	r2, #0
 800ab80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab88:	2b00      	cmp	r3, #0
 800ab8a:	d004      	beq.n	800ab96 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab90:	6878      	ldr	r0, [r7, #4]
 800ab92:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800ab94:	bf00      	nop
 800ab96:	bf00      	nop
}
 800ab98:	3710      	adds	r7, #16
 800ab9a:	46bd      	mov	sp, r7
 800ab9c:	bd80      	pop	{r7, pc}
	...

0800aba0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800aba0:	b480      	push	{r7}
 800aba2:	b085      	sub	sp, #20
 800aba4:	af00      	add	r7, sp, #0
 800aba6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	461a      	mov	r2, r3
 800abae:	4b17      	ldr	r3, [pc, #92]	@ (800ac0c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800abb0:	429a      	cmp	r2, r3
 800abb2:	d80a      	bhi.n	800abca <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abb8:	089b      	lsrs	r3, r3, #2
 800abba:	009b      	lsls	r3, r3, #2
 800abbc:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800abc0:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800abc4:	687a      	ldr	r2, [r7, #4]
 800abc6:	6493      	str	r3, [r2, #72]	@ 0x48
 800abc8:	e007      	b.n	800abda <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abce:	089b      	lsrs	r3, r3, #2
 800abd0:	009a      	lsls	r2, r3, #2
 800abd2:	4b0f      	ldr	r3, [pc, #60]	@ (800ac10 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800abd4:	4413      	add	r3, r2
 800abd6:	687a      	ldr	r2, [r7, #4]
 800abd8:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	b2db      	uxtb	r3, r3
 800abe0:	3b08      	subs	r3, #8
 800abe2:	4a0c      	ldr	r2, [pc, #48]	@ (800ac14 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800abe4:	fba2 2303 	umull	r2, r3, r2, r3
 800abe8:	091b      	lsrs	r3, r3, #4
 800abea:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	4a0a      	ldr	r2, [pc, #40]	@ (800ac18 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800abf0:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	f003 031f 	and.w	r3, r3, #31
 800abf8:	2201      	movs	r2, #1
 800abfa:	409a      	lsls	r2, r3
 800abfc:	687b      	ldr	r3, [r7, #4]
 800abfe:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800ac00:	bf00      	nop
 800ac02:	3714      	adds	r7, #20
 800ac04:	46bd      	mov	sp, r7
 800ac06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac0a:	4770      	bx	lr
 800ac0c:	40020407 	.word	0x40020407
 800ac10:	4002081c 	.word	0x4002081c
 800ac14:	cccccccd 	.word	0xcccccccd
 800ac18:	40020880 	.word	0x40020880

0800ac1c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b085      	sub	sp, #20
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	685b      	ldr	r3, [r3, #4]
 800ac28:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800ac2c:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800ac2e:	68fa      	ldr	r2, [r7, #12]
 800ac30:	4b0b      	ldr	r3, [pc, #44]	@ (800ac60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800ac32:	4413      	add	r3, r2
 800ac34:	009b      	lsls	r3, r3, #2
 800ac36:	461a      	mov	r2, r3
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	4a09      	ldr	r2, [pc, #36]	@ (800ac64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 800ac40:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	3b01      	subs	r3, #1
 800ac46:	f003 0303 	and.w	r3, r3, #3
 800ac4a:	2201      	movs	r2, #1
 800ac4c:	409a      	lsls	r2, r3
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800ac52:	bf00      	nop
 800ac54:	3714      	adds	r7, #20
 800ac56:	46bd      	mov	sp, r7
 800ac58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac5c:	4770      	bx	lr
 800ac5e:	bf00      	nop
 800ac60:	1000823f 	.word	0x1000823f
 800ac64:	40020940 	.word	0x40020940

0800ac68 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 800ac68:	b480      	push	{r7}
 800ac6a:	b087      	sub	sp, #28
 800ac6c:	af00      	add	r7, sp, #0
 800ac6e:	60f8      	str	r0, [r7, #12]
 800ac70:	460b      	mov	r3, r1
 800ac72:	607a      	str	r2, [r7, #4]
 800ac74:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800ac76:	2300      	movs	r3, #0
 800ac78:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800ac7a:	7afb      	ldrb	r3, [r7, #11]
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d103      	bne.n	800ac88 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	687a      	ldr	r2, [r7, #4]
 800ac84:	605a      	str	r2, [r3, #4]
      break;
 800ac86:	e002      	b.n	800ac8e <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800ac88:	2301      	movs	r3, #1
 800ac8a:	75fb      	strb	r3, [r7, #23]
      break;
 800ac8c:	bf00      	nop
  }

  return status;
 800ac8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ac90:	4618      	mov	r0, r3
 800ac92:	371c      	adds	r7, #28
 800ac94:	46bd      	mov	sp, r7
 800ac96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9a:	4770      	bx	lr

0800ac9c <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800ac9c:	b480      	push	{r7}
 800ac9e:	b083      	sub	sp, #12
 800aca0:	af00      	add	r7, sp, #0
 800aca2:	6078      	str	r0, [r7, #4]
 800aca4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d101      	bne.n	800acb0 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800acac:	2301      	movs	r3, #1
 800acae:	e003      	b.n	800acb8 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	683a      	ldr	r2, [r7, #0]
 800acb4:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800acb6:	2300      	movs	r3, #0
  }
}
 800acb8:	4618      	mov	r0, r3
 800acba:	370c      	adds	r7, #12
 800acbc:	46bd      	mov	sp, r7
 800acbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc2:	4770      	bx	lr

0800acc4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800acc4:	b480      	push	{r7}
 800acc6:	b087      	sub	sp, #28
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
 800accc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800acce:	2300      	movs	r3, #0
 800acd0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800acd2:	e14c      	b.n	800af6e <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	681a      	ldr	r2, [r3, #0]
 800acd8:	2101      	movs	r1, #1
 800acda:	697b      	ldr	r3, [r7, #20]
 800acdc:	fa01 f303 	lsl.w	r3, r1, r3
 800ace0:	4013      	ands	r3, r2
 800ace2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	f000 813e 	beq.w	800af68 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800acec:	683b      	ldr	r3, [r7, #0]
 800acee:	685b      	ldr	r3, [r3, #4]
 800acf0:	f003 0303 	and.w	r3, r3, #3
 800acf4:	2b01      	cmp	r3, #1
 800acf6:	d005      	beq.n	800ad04 <HAL_GPIO_Init+0x40>
 800acf8:	683b      	ldr	r3, [r7, #0]
 800acfa:	685b      	ldr	r3, [r3, #4]
 800acfc:	f003 0303 	and.w	r3, r3, #3
 800ad00:	2b02      	cmp	r3, #2
 800ad02:	d130      	bne.n	800ad66 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	689b      	ldr	r3, [r3, #8]
 800ad08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ad0a:	697b      	ldr	r3, [r7, #20]
 800ad0c:	005b      	lsls	r3, r3, #1
 800ad0e:	2203      	movs	r2, #3
 800ad10:	fa02 f303 	lsl.w	r3, r2, r3
 800ad14:	43db      	mvns	r3, r3
 800ad16:	693a      	ldr	r2, [r7, #16]
 800ad18:	4013      	ands	r3, r2
 800ad1a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	68da      	ldr	r2, [r3, #12]
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	005b      	lsls	r3, r3, #1
 800ad24:	fa02 f303 	lsl.w	r3, r2, r3
 800ad28:	693a      	ldr	r2, [r7, #16]
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	693a      	ldr	r2, [r7, #16]
 800ad32:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	685b      	ldr	r3, [r3, #4]
 800ad38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800ad3a:	2201      	movs	r2, #1
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	fa02 f303 	lsl.w	r3, r2, r3
 800ad42:	43db      	mvns	r3, r3
 800ad44:	693a      	ldr	r2, [r7, #16]
 800ad46:	4013      	ands	r3, r2
 800ad48:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800ad4a:	683b      	ldr	r3, [r7, #0]
 800ad4c:	685b      	ldr	r3, [r3, #4]
 800ad4e:	091b      	lsrs	r3, r3, #4
 800ad50:	f003 0201 	and.w	r2, r3, #1
 800ad54:	697b      	ldr	r3, [r7, #20]
 800ad56:	fa02 f303 	lsl.w	r3, r2, r3
 800ad5a:	693a      	ldr	r2, [r7, #16]
 800ad5c:	4313      	orrs	r3, r2
 800ad5e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	693a      	ldr	r2, [r7, #16]
 800ad64:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800ad66:	683b      	ldr	r3, [r7, #0]
 800ad68:	685b      	ldr	r3, [r3, #4]
 800ad6a:	f003 0303 	and.w	r3, r3, #3
 800ad6e:	2b03      	cmp	r3, #3
 800ad70:	d017      	beq.n	800ada2 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	68db      	ldr	r3, [r3, #12]
 800ad76:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	005b      	lsls	r3, r3, #1
 800ad7c:	2203      	movs	r2, #3
 800ad7e:	fa02 f303 	lsl.w	r3, r2, r3
 800ad82:	43db      	mvns	r3, r3
 800ad84:	693a      	ldr	r2, [r7, #16]
 800ad86:	4013      	ands	r3, r2
 800ad88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800ad8a:	683b      	ldr	r3, [r7, #0]
 800ad8c:	689a      	ldr	r2, [r3, #8]
 800ad8e:	697b      	ldr	r3, [r7, #20]
 800ad90:	005b      	lsls	r3, r3, #1
 800ad92:	fa02 f303 	lsl.w	r3, r2, r3
 800ad96:	693a      	ldr	r2, [r7, #16]
 800ad98:	4313      	orrs	r3, r2
 800ad9a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	693a      	ldr	r2, [r7, #16]
 800ada0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ada2:	683b      	ldr	r3, [r7, #0]
 800ada4:	685b      	ldr	r3, [r3, #4]
 800ada6:	f003 0303 	and.w	r3, r3, #3
 800adaa:	2b02      	cmp	r3, #2
 800adac:	d123      	bne.n	800adf6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	08da      	lsrs	r2, r3, #3
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	3208      	adds	r2, #8
 800adb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800adba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800adbc:	697b      	ldr	r3, [r7, #20]
 800adbe:	f003 0307 	and.w	r3, r3, #7
 800adc2:	009b      	lsls	r3, r3, #2
 800adc4:	220f      	movs	r2, #15
 800adc6:	fa02 f303 	lsl.w	r3, r2, r3
 800adca:	43db      	mvns	r3, r3
 800adcc:	693a      	ldr	r2, [r7, #16]
 800adce:	4013      	ands	r3, r2
 800add0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800add2:	683b      	ldr	r3, [r7, #0]
 800add4:	691a      	ldr	r2, [r3, #16]
 800add6:	697b      	ldr	r3, [r7, #20]
 800add8:	f003 0307 	and.w	r3, r3, #7
 800addc:	009b      	lsls	r3, r3, #2
 800adde:	fa02 f303 	lsl.w	r3, r2, r3
 800ade2:	693a      	ldr	r2, [r7, #16]
 800ade4:	4313      	orrs	r3, r2
 800ade6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800ade8:	697b      	ldr	r3, [r7, #20]
 800adea:	08da      	lsrs	r2, r3, #3
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	3208      	adds	r2, #8
 800adf0:	6939      	ldr	r1, [r7, #16]
 800adf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800adfc:	697b      	ldr	r3, [r7, #20]
 800adfe:	005b      	lsls	r3, r3, #1
 800ae00:	2203      	movs	r2, #3
 800ae02:	fa02 f303 	lsl.w	r3, r2, r3
 800ae06:	43db      	mvns	r3, r3
 800ae08:	693a      	ldr	r2, [r7, #16]
 800ae0a:	4013      	ands	r3, r2
 800ae0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800ae0e:	683b      	ldr	r3, [r7, #0]
 800ae10:	685b      	ldr	r3, [r3, #4]
 800ae12:	f003 0203 	and.w	r2, r3, #3
 800ae16:	697b      	ldr	r3, [r7, #20]
 800ae18:	005b      	lsls	r3, r3, #1
 800ae1a:	fa02 f303 	lsl.w	r3, r2, r3
 800ae1e:	693a      	ldr	r2, [r7, #16]
 800ae20:	4313      	orrs	r3, r2
 800ae22:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	693a      	ldr	r2, [r7, #16]
 800ae28:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	685b      	ldr	r3, [r3, #4]
 800ae2e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	f000 8098 	beq.w	800af68 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800ae38:	4a54      	ldr	r2, [pc, #336]	@ (800af8c <HAL_GPIO_Init+0x2c8>)
 800ae3a:	697b      	ldr	r3, [r7, #20]
 800ae3c:	089b      	lsrs	r3, r3, #2
 800ae3e:	3302      	adds	r3, #2
 800ae40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ae44:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800ae46:	697b      	ldr	r3, [r7, #20]
 800ae48:	f003 0303 	and.w	r3, r3, #3
 800ae4c:	009b      	lsls	r3, r3, #2
 800ae4e:	220f      	movs	r2, #15
 800ae50:	fa02 f303 	lsl.w	r3, r2, r3
 800ae54:	43db      	mvns	r3, r3
 800ae56:	693a      	ldr	r2, [r7, #16]
 800ae58:	4013      	ands	r3, r2
 800ae5a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800ae62:	d019      	beq.n	800ae98 <HAL_GPIO_Init+0x1d4>
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	4a4a      	ldr	r2, [pc, #296]	@ (800af90 <HAL_GPIO_Init+0x2cc>)
 800ae68:	4293      	cmp	r3, r2
 800ae6a:	d013      	beq.n	800ae94 <HAL_GPIO_Init+0x1d0>
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	4a49      	ldr	r2, [pc, #292]	@ (800af94 <HAL_GPIO_Init+0x2d0>)
 800ae70:	4293      	cmp	r3, r2
 800ae72:	d00d      	beq.n	800ae90 <HAL_GPIO_Init+0x1cc>
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	4a48      	ldr	r2, [pc, #288]	@ (800af98 <HAL_GPIO_Init+0x2d4>)
 800ae78:	4293      	cmp	r3, r2
 800ae7a:	d007      	beq.n	800ae8c <HAL_GPIO_Init+0x1c8>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	4a47      	ldr	r2, [pc, #284]	@ (800af9c <HAL_GPIO_Init+0x2d8>)
 800ae80:	4293      	cmp	r3, r2
 800ae82:	d101      	bne.n	800ae88 <HAL_GPIO_Init+0x1c4>
 800ae84:	2304      	movs	r3, #4
 800ae86:	e008      	b.n	800ae9a <HAL_GPIO_Init+0x1d6>
 800ae88:	2307      	movs	r3, #7
 800ae8a:	e006      	b.n	800ae9a <HAL_GPIO_Init+0x1d6>
 800ae8c:	2303      	movs	r3, #3
 800ae8e:	e004      	b.n	800ae9a <HAL_GPIO_Init+0x1d6>
 800ae90:	2302      	movs	r3, #2
 800ae92:	e002      	b.n	800ae9a <HAL_GPIO_Init+0x1d6>
 800ae94:	2301      	movs	r3, #1
 800ae96:	e000      	b.n	800ae9a <HAL_GPIO_Init+0x1d6>
 800ae98:	2300      	movs	r3, #0
 800ae9a:	697a      	ldr	r2, [r7, #20]
 800ae9c:	f002 0203 	and.w	r2, r2, #3
 800aea0:	0092      	lsls	r2, r2, #2
 800aea2:	4093      	lsls	r3, r2
 800aea4:	693a      	ldr	r2, [r7, #16]
 800aea6:	4313      	orrs	r3, r2
 800aea8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800aeaa:	4938      	ldr	r1, [pc, #224]	@ (800af8c <HAL_GPIO_Init+0x2c8>)
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	089b      	lsrs	r3, r3, #2
 800aeb0:	3302      	adds	r3, #2
 800aeb2:	693a      	ldr	r2, [r7, #16]
 800aeb4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800aeb8:	4b39      	ldr	r3, [pc, #228]	@ (800afa0 <HAL_GPIO_Init+0x2dc>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aebe:	68fb      	ldr	r3, [r7, #12]
 800aec0:	43db      	mvns	r3, r3
 800aec2:	693a      	ldr	r2, [r7, #16]
 800aec4:	4013      	ands	r3, r2
 800aec6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800aec8:	683b      	ldr	r3, [r7, #0]
 800aeca:	685b      	ldr	r3, [r3, #4]
 800aecc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d003      	beq.n	800aedc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800aed4:	693a      	ldr	r2, [r7, #16]
 800aed6:	68fb      	ldr	r3, [r7, #12]
 800aed8:	4313      	orrs	r3, r2
 800aeda:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800aedc:	4a30      	ldr	r2, [pc, #192]	@ (800afa0 <HAL_GPIO_Init+0x2dc>)
 800aede:	693b      	ldr	r3, [r7, #16]
 800aee0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800aee2:	4b2f      	ldr	r3, [pc, #188]	@ (800afa0 <HAL_GPIO_Init+0x2dc>)
 800aee4:	685b      	ldr	r3, [r3, #4]
 800aee6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aee8:	68fb      	ldr	r3, [r7, #12]
 800aeea:	43db      	mvns	r3, r3
 800aeec:	693a      	ldr	r2, [r7, #16]
 800aeee:	4013      	ands	r3, r2
 800aef0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800aef2:	683b      	ldr	r3, [r7, #0]
 800aef4:	685b      	ldr	r3, [r3, #4]
 800aef6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d003      	beq.n	800af06 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800aefe:	693a      	ldr	r2, [r7, #16]
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	4313      	orrs	r3, r2
 800af04:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800af06:	4a26      	ldr	r2, [pc, #152]	@ (800afa0 <HAL_GPIO_Init+0x2dc>)
 800af08:	693b      	ldr	r3, [r7, #16]
 800af0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800af0c:	4b24      	ldr	r3, [pc, #144]	@ (800afa0 <HAL_GPIO_Init+0x2dc>)
 800af0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800af12:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	43db      	mvns	r3, r3
 800af18:	693a      	ldr	r2, [r7, #16]
 800af1a:	4013      	ands	r3, r2
 800af1c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800af1e:	683b      	ldr	r3, [r7, #0]
 800af20:	685b      	ldr	r3, [r3, #4]
 800af22:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800af26:	2b00      	cmp	r3, #0
 800af28:	d003      	beq.n	800af32 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800af2a:	693a      	ldr	r2, [r7, #16]
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	4313      	orrs	r3, r2
 800af30:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800af32:	4a1b      	ldr	r2, [pc, #108]	@ (800afa0 <HAL_GPIO_Init+0x2dc>)
 800af34:	693b      	ldr	r3, [r7, #16]
 800af36:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800af3a:	4b19      	ldr	r3, [pc, #100]	@ (800afa0 <HAL_GPIO_Init+0x2dc>)
 800af3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800af40:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	43db      	mvns	r3, r3
 800af46:	693a      	ldr	r2, [r7, #16]
 800af48:	4013      	ands	r3, r2
 800af4a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	685b      	ldr	r3, [r3, #4]
 800af50:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800af54:	2b00      	cmp	r3, #0
 800af56:	d003      	beq.n	800af60 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800af58:	693a      	ldr	r2, [r7, #16]
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	4313      	orrs	r3, r2
 800af5e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800af60:	4a0f      	ldr	r2, [pc, #60]	@ (800afa0 <HAL_GPIO_Init+0x2dc>)
 800af62:	693b      	ldr	r3, [r7, #16]
 800af64:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800af68:	697b      	ldr	r3, [r7, #20]
 800af6a:	3301      	adds	r3, #1
 800af6c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800af6e:	683b      	ldr	r3, [r7, #0]
 800af70:	681a      	ldr	r2, [r3, #0]
 800af72:	697b      	ldr	r3, [r7, #20]
 800af74:	fa22 f303 	lsr.w	r3, r2, r3
 800af78:	2b00      	cmp	r3, #0
 800af7a:	f47f aeab 	bne.w	800acd4 <HAL_GPIO_Init+0x10>
  }
}
 800af7e:	bf00      	nop
 800af80:	bf00      	nop
 800af82:	371c      	adds	r7, #28
 800af84:	46bd      	mov	sp, r7
 800af86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8a:	4770      	bx	lr
 800af8c:	40010000 	.word	0x40010000
 800af90:	48000400 	.word	0x48000400
 800af94:	48000800 	.word	0x48000800
 800af98:	48000c00 	.word	0x48000c00
 800af9c:	48001000 	.word	0x48001000
 800afa0:	58000800 	.word	0x58000800

0800afa4 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800afa4:	b480      	push	{r7}
 800afa6:	b087      	sub	sp, #28
 800afa8:	af00      	add	r7, sp, #0
 800afaa:	6078      	str	r0, [r7, #4]
 800afac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800afae:	2300      	movs	r3, #0
 800afb0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800afb2:	e0bb      	b.n	800b12c <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800afb4:	2201      	movs	r2, #1
 800afb6:	697b      	ldr	r3, [r7, #20]
 800afb8:	fa02 f303 	lsl.w	r3, r2, r3
 800afbc:	683a      	ldr	r2, [r7, #0]
 800afbe:	4013      	ands	r3, r2
 800afc0:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800afc2:	693b      	ldr	r3, [r7, #16]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	f000 80ae 	beq.w	800b126 <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800afca:	4a5f      	ldr	r2, [pc, #380]	@ (800b148 <HAL_GPIO_DeInit+0x1a4>)
 800afcc:	697b      	ldr	r3, [r7, #20]
 800afce:	089b      	lsrs	r3, r3, #2
 800afd0:	3302      	adds	r3, #2
 800afd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800afd6:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 800afd8:	697b      	ldr	r3, [r7, #20]
 800afda:	f003 0303 	and.w	r3, r3, #3
 800afde:	009b      	lsls	r3, r3, #2
 800afe0:	220f      	movs	r2, #15
 800afe2:	fa02 f303 	lsl.w	r3, r2, r3
 800afe6:	68fa      	ldr	r2, [r7, #12]
 800afe8:	4013      	ands	r3, r2
 800afea:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800aff2:	d019      	beq.n	800b028 <HAL_GPIO_DeInit+0x84>
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	4a55      	ldr	r2, [pc, #340]	@ (800b14c <HAL_GPIO_DeInit+0x1a8>)
 800aff8:	4293      	cmp	r3, r2
 800affa:	d013      	beq.n	800b024 <HAL_GPIO_DeInit+0x80>
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	4a54      	ldr	r2, [pc, #336]	@ (800b150 <HAL_GPIO_DeInit+0x1ac>)
 800b000:	4293      	cmp	r3, r2
 800b002:	d00d      	beq.n	800b020 <HAL_GPIO_DeInit+0x7c>
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	4a53      	ldr	r2, [pc, #332]	@ (800b154 <HAL_GPIO_DeInit+0x1b0>)
 800b008:	4293      	cmp	r3, r2
 800b00a:	d007      	beq.n	800b01c <HAL_GPIO_DeInit+0x78>
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	4a52      	ldr	r2, [pc, #328]	@ (800b158 <HAL_GPIO_DeInit+0x1b4>)
 800b010:	4293      	cmp	r3, r2
 800b012:	d101      	bne.n	800b018 <HAL_GPIO_DeInit+0x74>
 800b014:	2304      	movs	r3, #4
 800b016:	e008      	b.n	800b02a <HAL_GPIO_DeInit+0x86>
 800b018:	2307      	movs	r3, #7
 800b01a:	e006      	b.n	800b02a <HAL_GPIO_DeInit+0x86>
 800b01c:	2303      	movs	r3, #3
 800b01e:	e004      	b.n	800b02a <HAL_GPIO_DeInit+0x86>
 800b020:	2302      	movs	r3, #2
 800b022:	e002      	b.n	800b02a <HAL_GPIO_DeInit+0x86>
 800b024:	2301      	movs	r3, #1
 800b026:	e000      	b.n	800b02a <HAL_GPIO_DeInit+0x86>
 800b028:	2300      	movs	r3, #0
 800b02a:	697a      	ldr	r2, [r7, #20]
 800b02c:	f002 0203 	and.w	r2, r2, #3
 800b030:	0092      	lsls	r2, r2, #2
 800b032:	4093      	lsls	r3, r2
 800b034:	68fa      	ldr	r2, [r7, #12]
 800b036:	429a      	cmp	r2, r3
 800b038:	d136      	bne.n	800b0a8 <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800b03a:	4b48      	ldr	r3, [pc, #288]	@ (800b15c <HAL_GPIO_DeInit+0x1b8>)
 800b03c:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800b040:	693b      	ldr	r3, [r7, #16]
 800b042:	43db      	mvns	r3, r3
 800b044:	4945      	ldr	r1, [pc, #276]	@ (800b15c <HAL_GPIO_DeInit+0x1b8>)
 800b046:	4013      	ands	r3, r2
 800b048:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800b04c:	4b43      	ldr	r3, [pc, #268]	@ (800b15c <HAL_GPIO_DeInit+0x1b8>)
 800b04e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800b052:	693b      	ldr	r3, [r7, #16]
 800b054:	43db      	mvns	r3, r3
 800b056:	4941      	ldr	r1, [pc, #260]	@ (800b15c <HAL_GPIO_DeInit+0x1b8>)
 800b058:	4013      	ands	r3, r2
 800b05a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800b05e:	4b3f      	ldr	r3, [pc, #252]	@ (800b15c <HAL_GPIO_DeInit+0x1b8>)
 800b060:	681a      	ldr	r2, [r3, #0]
 800b062:	693b      	ldr	r3, [r7, #16]
 800b064:	43db      	mvns	r3, r3
 800b066:	493d      	ldr	r1, [pc, #244]	@ (800b15c <HAL_GPIO_DeInit+0x1b8>)
 800b068:	4013      	ands	r3, r2
 800b06a:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800b06c:	4b3b      	ldr	r3, [pc, #236]	@ (800b15c <HAL_GPIO_DeInit+0x1b8>)
 800b06e:	685a      	ldr	r2, [r3, #4]
 800b070:	693b      	ldr	r3, [r7, #16]
 800b072:	43db      	mvns	r3, r3
 800b074:	4939      	ldr	r1, [pc, #228]	@ (800b15c <HAL_GPIO_DeInit+0x1b8>)
 800b076:	4013      	ands	r3, r2
 800b078:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800b07a:	697b      	ldr	r3, [r7, #20]
 800b07c:	f003 0303 	and.w	r3, r3, #3
 800b080:	009b      	lsls	r3, r3, #2
 800b082:	220f      	movs	r2, #15
 800b084:	fa02 f303 	lsl.w	r3, r2, r3
 800b088:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800b08a:	4a2f      	ldr	r2, [pc, #188]	@ (800b148 <HAL_GPIO_DeInit+0x1a4>)
 800b08c:	697b      	ldr	r3, [r7, #20]
 800b08e:	089b      	lsrs	r3, r3, #2
 800b090:	3302      	adds	r3, #2
 800b092:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	43da      	mvns	r2, r3
 800b09a:	482b      	ldr	r0, [pc, #172]	@ (800b148 <HAL_GPIO_DeInit+0x1a4>)
 800b09c:	697b      	ldr	r3, [r7, #20]
 800b09e:	089b      	lsrs	r3, r3, #2
 800b0a0:	400a      	ands	r2, r1
 800b0a2:	3302      	adds	r3, #2
 800b0a4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	681a      	ldr	r2, [r3, #0]
 800b0ac:	697b      	ldr	r3, [r7, #20]
 800b0ae:	005b      	lsls	r3, r3, #1
 800b0b0:	2103      	movs	r1, #3
 800b0b2:	fa01 f303 	lsl.w	r3, r1, r3
 800b0b6:	431a      	orrs	r2, r3
 800b0b8:	687b      	ldr	r3, [r7, #4]
 800b0ba:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800b0bc:	697b      	ldr	r3, [r7, #20]
 800b0be:	08da      	lsrs	r2, r3, #3
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	3208      	adds	r2, #8
 800b0c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b0c8:	697b      	ldr	r3, [r7, #20]
 800b0ca:	f003 0307 	and.w	r3, r3, #7
 800b0ce:	009b      	lsls	r3, r3, #2
 800b0d0:	220f      	movs	r2, #15
 800b0d2:	fa02 f303 	lsl.w	r3, r2, r3
 800b0d6:	43db      	mvns	r3, r3
 800b0d8:	697a      	ldr	r2, [r7, #20]
 800b0da:	08d2      	lsrs	r2, r2, #3
 800b0dc:	4019      	ands	r1, r3
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	3208      	adds	r2, #8
 800b0e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	68da      	ldr	r2, [r3, #12]
 800b0ea:	697b      	ldr	r3, [r7, #20]
 800b0ec:	005b      	lsls	r3, r3, #1
 800b0ee:	2103      	movs	r1, #3
 800b0f0:	fa01 f303 	lsl.w	r3, r1, r3
 800b0f4:	43db      	mvns	r3, r3
 800b0f6:	401a      	ands	r2, r3
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	685a      	ldr	r2, [r3, #4]
 800b100:	2101      	movs	r1, #1
 800b102:	697b      	ldr	r3, [r7, #20]
 800b104:	fa01 f303 	lsl.w	r3, r1, r3
 800b108:	43db      	mvns	r3, r3
 800b10a:	401a      	ands	r2, r3
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	689a      	ldr	r2, [r3, #8]
 800b114:	697b      	ldr	r3, [r7, #20]
 800b116:	005b      	lsls	r3, r3, #1
 800b118:	2103      	movs	r1, #3
 800b11a:	fa01 f303 	lsl.w	r3, r1, r3
 800b11e:	43db      	mvns	r3, r3
 800b120:	401a      	ands	r2, r3
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	609a      	str	r2, [r3, #8]
    }

    position++;
 800b126:	697b      	ldr	r3, [r7, #20]
 800b128:	3301      	adds	r3, #1
 800b12a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800b12c:	683a      	ldr	r2, [r7, #0]
 800b12e:	697b      	ldr	r3, [r7, #20]
 800b130:	fa22 f303 	lsr.w	r3, r2, r3
 800b134:	2b00      	cmp	r3, #0
 800b136:	f47f af3d 	bne.w	800afb4 <HAL_GPIO_DeInit+0x10>
  }
}
 800b13a:	bf00      	nop
 800b13c:	bf00      	nop
 800b13e:	371c      	adds	r7, #28
 800b140:	46bd      	mov	sp, r7
 800b142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b146:	4770      	bx	lr
 800b148:	40010000 	.word	0x40010000
 800b14c:	48000400 	.word	0x48000400
 800b150:	48000800 	.word	0x48000800
 800b154:	48000c00 	.word	0x48000c00
 800b158:	48001000 	.word	0x48001000
 800b15c:	58000800 	.word	0x58000800

0800b160 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800b160:	b480      	push	{r7}
 800b162:	b085      	sub	sp, #20
 800b164:	af00      	add	r7, sp, #0
 800b166:	6078      	str	r0, [r7, #4]
 800b168:	460b      	mov	r3, r1
 800b16a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	691a      	ldr	r2, [r3, #16]
 800b170:	887b      	ldrh	r3, [r7, #2]
 800b172:	4013      	ands	r3, r2
 800b174:	2b00      	cmp	r3, #0
 800b176:	d002      	beq.n	800b17e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b178:	2301      	movs	r3, #1
 800b17a:	73fb      	strb	r3, [r7, #15]
 800b17c:	e001      	b.n	800b182 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b17e:	2300      	movs	r3, #0
 800b180:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b182:	7bfb      	ldrb	r3, [r7, #15]
}
 800b184:	4618      	mov	r0, r3
 800b186:	3714      	adds	r7, #20
 800b188:	46bd      	mov	sp, r7
 800b18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b18e:	4770      	bx	lr

0800b190 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b190:	b480      	push	{r7}
 800b192:	b083      	sub	sp, #12
 800b194:	af00      	add	r7, sp, #0
 800b196:	6078      	str	r0, [r7, #4]
 800b198:	460b      	mov	r3, r1
 800b19a:	807b      	strh	r3, [r7, #2]
 800b19c:	4613      	mov	r3, r2
 800b19e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800b1a0:	787b      	ldrb	r3, [r7, #1]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d003      	beq.n	800b1ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b1a6:	887a      	ldrh	r2, [r7, #2]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800b1ac:	e002      	b.n	800b1b4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800b1ae:	887a      	ldrh	r2, [r7, #2]
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800b1b4:	bf00      	nop
 800b1b6:	370c      	adds	r7, #12
 800b1b8:	46bd      	mov	sp, r7
 800b1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1be:	4770      	bx	lr

0800b1c0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b082      	sub	sp, #8
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	4603      	mov	r3, r0
 800b1c8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800b1ca:	4b08      	ldr	r3, [pc, #32]	@ (800b1ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b1cc:	68da      	ldr	r2, [r3, #12]
 800b1ce:	88fb      	ldrh	r3, [r7, #6]
 800b1d0:	4013      	ands	r3, r2
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d006      	beq.n	800b1e4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800b1d6:	4a05      	ldr	r2, [pc, #20]	@ (800b1ec <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800b1d8:	88fb      	ldrh	r3, [r7, #6]
 800b1da:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800b1dc:	88fb      	ldrh	r3, [r7, #6]
 800b1de:	4618      	mov	r0, r3
 800b1e0:	f7f6 fb8c 	bl	80018fc <HAL_GPIO_EXTI_Callback>
  }
}
 800b1e4:	bf00      	nop
 800b1e6:	3708      	adds	r7, #8
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}
 800b1ec:	58000800 	.word	0x58000800

0800b1f0 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 800b1f0:	b580      	push	{r7, lr}
 800b1f2:	b082      	sub	sp, #8
 800b1f4:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800b1f6:	4b0a      	ldr	r3, [pc, #40]	@ (800b220 <HAL_HSEM_IRQHandler+0x30>)
 800b1f8:	68db      	ldr	r3, [r3, #12]
 800b1fa:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 800b1fc:	4b08      	ldr	r3, [pc, #32]	@ (800b220 <HAL_HSEM_IRQHandler+0x30>)
 800b1fe:	681a      	ldr	r2, [r3, #0]
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	43db      	mvns	r3, r3
 800b204:	4906      	ldr	r1, [pc, #24]	@ (800b220 <HAL_HSEM_IRQHandler+0x30>)
 800b206:	4013      	ands	r3, r2
 800b208:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800b20a:	4a05      	ldr	r2, [pc, #20]	@ (800b220 <HAL_HSEM_IRQHandler+0x30>)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 800b210:	6878      	ldr	r0, [r7, #4]
 800b212:	f000 f807 	bl	800b224 <HAL_HSEM_FreeCallback>
}
 800b216:	bf00      	nop
 800b218:	3708      	adds	r7, #8
 800b21a:	46bd      	mov	sp, r7
 800b21c:	bd80      	pop	{r7, pc}
 800b21e:	bf00      	nop
 800b220:	58001500 	.word	0x58001500

0800b224 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 800b224:	b480      	push	{r7}
 800b226:	b083      	sub	sp, #12
 800b228:	af00      	add	r7, sp, #0
 800b22a:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 800b22c:	bf00      	nop
 800b22e:	370c      	adds	r7, #12
 800b230:	46bd      	mov	sp, r7
 800b232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b236:	4770      	bx	lr

0800b238 <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 800b238:	b580      	push	{r7, lr}
 800b23a:	b084      	sub	sp, #16
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 800b240:	2300      	movs	r3, #0
 800b242:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d01e      	beq.n	800b288 <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800b24a:	4b13      	ldr	r3, [pc, #76]	@ (800b298 <HAL_IPCC_Init+0x60>)
 800b24c:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b254:	b2db      	uxtb	r3, r3
 800b256:	2b00      	cmp	r3, #0
 800b258:	d102      	bne.n	800b260 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800b25a:	6878      	ldr	r0, [r7, #4]
 800b25c:	f7f8 f85c 	bl	8003318 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 800b260:	68b8      	ldr	r0, [r7, #8]
 800b262:	f000 f85b 	bl	800b31c <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800b266:	68bb      	ldr	r3, [r7, #8]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800b272:	6878      	ldr	r0, [r7, #4]
 800b274:	f000 f82c 	bl	800b2d0 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2200      	movs	r2, #0
 800b27c:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	2201      	movs	r2, #1
 800b282:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800b286:	e001      	b.n	800b28c <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 800b288:	2301      	movs	r3, #1
 800b28a:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 800b28c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b28e:	4618      	mov	r0, r3
 800b290:	3710      	adds	r7, #16
 800b292:	46bd      	mov	sp, r7
 800b294:	bd80      	pop	{r7, pc}
 800b296:	bf00      	nop
 800b298:	58000c00 	.word	0x58000c00

0800b29c <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b085      	sub	sp, #20
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	60f8      	str	r0, [r7, #12]
 800b2a4:	60b9      	str	r1, [r7, #8]
 800b2a6:	4613      	mov	r3, r2
 800b2a8:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800b2aa:	bf00      	nop
 800b2ac:	3714      	adds	r7, #20
 800b2ae:	46bd      	mov	sp, r7
 800b2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b4:	4770      	bx	lr

0800b2b6 <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800b2b6:	b480      	push	{r7}
 800b2b8:	b085      	sub	sp, #20
 800b2ba:	af00      	add	r7, sp, #0
 800b2bc:	60f8      	str	r0, [r7, #12]
 800b2be:	60b9      	str	r1, [r7, #8]
 800b2c0:	4613      	mov	r3, r2
 800b2c2:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800b2c4:	bf00      	nop
 800b2c6:	3714      	adds	r7, #20
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ce:	4770      	bx	lr

0800b2d0 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 800b2d0:	b480      	push	{r7}
 800b2d2:	b085      	sub	sp, #20
 800b2d4:	af00      	add	r7, sp, #0
 800b2d6:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800b2d8:	2300      	movs	r3, #0
 800b2da:	60fb      	str	r3, [r7, #12]
 800b2dc:	e00f      	b.n	800b2fe <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800b2de:	687a      	ldr	r2, [r7, #4]
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	009b      	lsls	r3, r3, #2
 800b2e4:	4413      	add	r3, r2
 800b2e6:	4a0b      	ldr	r2, [pc, #44]	@ (800b314 <IPCC_SetDefaultCallbacks+0x44>)
 800b2e8:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800b2ea:	687a      	ldr	r2, [r7, #4]
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	3306      	adds	r3, #6
 800b2f0:	009b      	lsls	r3, r3, #2
 800b2f2:	4413      	add	r3, r2
 800b2f4:	4a08      	ldr	r2, [pc, #32]	@ (800b318 <IPCC_SetDefaultCallbacks+0x48>)
 800b2f6:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	3301      	adds	r3, #1
 800b2fc:	60fb      	str	r3, [r7, #12]
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	2b05      	cmp	r3, #5
 800b302:	d9ec      	bls.n	800b2de <IPCC_SetDefaultCallbacks+0xe>
  }
}
 800b304:	bf00      	nop
 800b306:	bf00      	nop
 800b308:	3714      	adds	r7, #20
 800b30a:	46bd      	mov	sp, r7
 800b30c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b310:	4770      	bx	lr
 800b312:	bf00      	nop
 800b314:	0800b29d 	.word	0x0800b29d
 800b318:	0800b2b7 	.word	0x0800b2b7

0800b31c <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b083      	sub	sp, #12
 800b320:	af00      	add	r7, sp, #0
 800b322:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 800b324:	687b      	ldr	r3, [r7, #4]
 800b326:	2200      	movs	r2, #0
 800b328:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 800b330:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	223f      	movs	r2, #63	@ 0x3f
 800b336:	609a      	str	r2, [r3, #8]
}
 800b338:	bf00      	nop
 800b33a:	370c      	adds	r7, #12
 800b33c:	46bd      	mov	sp, r7
 800b33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b342:	4770      	bx	lr

0800b344 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800b344:	b480      	push	{r7}
 800b346:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b348:	4b05      	ldr	r3, [pc, #20]	@ (800b360 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	4a04      	ldr	r2, [pc, #16]	@ (800b360 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800b34e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b352:	6013      	str	r3, [r2, #0]
}
 800b354:	bf00      	nop
 800b356:	46bd      	mov	sp, r7
 800b358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b35c:	4770      	bx	lr
 800b35e:	bf00      	nop
 800b360:	58000400 	.word	0x58000400

0800b364 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800b364:	b480      	push	{r7}
 800b366:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800b368:	4b04      	ldr	r3, [pc, #16]	@ (800b37c <HAL_PWREx_GetVoltageRange+0x18>)
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800b370:	4618      	mov	r0, r3
 800b372:	46bd      	mov	sp, r7
 800b374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b378:	4770      	bx	lr
 800b37a:	bf00      	nop
 800b37c:	58000400 	.word	0x58000400

0800b380 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800b380:	b580      	push	{r7, lr}
 800b382:	b086      	sub	sp, #24
 800b384:	af02      	add	r7, sp, #8
 800b386:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800b388:	f7ff f82a 	bl	800a3e0 <HAL_GetTick>
 800b38c:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d101      	bne.n	800b398 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800b394:	2301      	movs	r3, #1
 800b396:	e063      	b.n	800b460 <HAL_QSPI_Init+0xe0>
  assert_param(IS_QSPI_SSHIFT(hqspi->Init.SampleShifting));
  assert_param(IS_QSPI_FLASH_SIZE(hqspi->Init.FlashSize));
  assert_param(IS_QSPI_CS_HIGH_TIME(hqspi->Init.ChipSelectHighTime));
  assert_param(IS_QSPI_CLOCK_MODE(hqspi->Init.ClockMode));

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b39e:	b2db      	uxtb	r3, r3
 800b3a0:	2b00      	cmp	r3, #0
 800b3a2:	d10b      	bne.n	800b3bc <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	2200      	movs	r2, #0
 800b3a8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800b3ac:	6878      	ldr	r0, [r7, #4]
 800b3ae:	f7f8 f92d 	bl	800360c <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800b3b2:	f241 3188 	movw	r1, #5000	@ 0x1388
 800b3b6:	6878      	ldr	r0, [r7, #4]
 800b3b8:	f000 f9e5 	bl	800b786 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	689b      	ldr	r3, [r3, #8]
 800b3ca:	3b01      	subs	r3, #1
 800b3cc:	021a      	lsls	r2, r3, #8
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	430a      	orrs	r2, r1
 800b3d4:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3da:	9300      	str	r3, [sp, #0]
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	2120      	movs	r1, #32
 800b3e2:	6878      	ldr	r0, [r7, #4]
 800b3e4:	f000 f9dd 	bl	800b7a2 <QSPI_WaitFlagStateUntilTimeout>
 800b3e8:	4603      	mov	r3, r0
 800b3ea:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800b3ec:	7afb      	ldrb	r3, [r7, #11]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d131      	bne.n	800b456 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	681b      	ldr	r3, [r3, #0]
 800b3f8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b3fc:	f023 0310 	bic.w	r3, r3, #16
 800b400:	687a      	ldr	r2, [r7, #4]
 800b402:	6852      	ldr	r2, [r2, #4]
 800b404:	0611      	lsls	r1, r2, #24
 800b406:	687a      	ldr	r2, [r7, #4]
 800b408:	68d2      	ldr	r2, [r2, #12]
 800b40a:	4311      	orrs	r1, r2
 800b40c:	687a      	ldr	r2, [r7, #4]
 800b40e:	6812      	ldr	r2, [r2, #0]
 800b410:	430b      	orrs	r3, r1
 800b412:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	685a      	ldr	r2, [r3, #4]
 800b41a:	4b13      	ldr	r3, [pc, #76]	@ (800b468 <HAL_QSPI_Init+0xe8>)
 800b41c:	4013      	ands	r3, r2
 800b41e:	687a      	ldr	r2, [r7, #4]
 800b420:	6912      	ldr	r2, [r2, #16]
 800b422:	0411      	lsls	r1, r2, #16
 800b424:	687a      	ldr	r2, [r7, #4]
 800b426:	6952      	ldr	r2, [r2, #20]
 800b428:	4311      	orrs	r1, r2
 800b42a:	687a      	ldr	r2, [r7, #4]
 800b42c:	6992      	ldr	r2, [r2, #24]
 800b42e:	4311      	orrs	r1, r2
 800b430:	687a      	ldr	r2, [r7, #4]
 800b432:	6812      	ldr	r2, [r2, #0]
 800b434:	430b      	orrs	r3, r1
 800b436:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	681a      	ldr	r2, [r3, #0]
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	f042 0201 	orr.w	r2, r2, #1
 800b446:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2200      	movs	r2, #0
 800b44c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2201      	movs	r2, #1
 800b452:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2200      	movs	r2, #0
 800b45a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800b45e:	7afb      	ldrb	r3, [r7, #11]
}
 800b460:	4618      	mov	r0, r3
 800b462:	3710      	adds	r7, #16
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}
 800b468:	ffe0f8fe 	.word	0xffe0f8fe

0800b46c <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b088      	sub	sp, #32
 800b470:	af02      	add	r7, sp, #8
 800b472:	60f8      	str	r0, [r7, #12]
 800b474:	60b9      	str	r1, [r7, #8]
 800b476:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800b478:	f7fe ffb2 	bl	800a3e0 <HAL_GetTick>
 800b47c:	6138      	str	r0, [r7, #16]

  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800b47e:	68fb      	ldr	r3, [r7, #12]
 800b480:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b484:	b2db      	uxtb	r3, r3
 800b486:	2b01      	cmp	r3, #1
 800b488:	d101      	bne.n	800b48e <HAL_QSPI_Command+0x22>
 800b48a:	2302      	movs	r3, #2
 800b48c:	e048      	b.n	800b520 <HAL_QSPI_Command+0xb4>
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	2201      	movs	r2, #1
 800b492:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800b496:	68fb      	ldr	r3, [r7, #12]
 800b498:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b49c:	b2db      	uxtb	r3, r3
 800b49e:	2b01      	cmp	r3, #1
 800b4a0:	d137      	bne.n	800b512 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	2202      	movs	r2, #2
 800b4ac:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	9300      	str	r3, [sp, #0]
 800b4b4:	693b      	ldr	r3, [r7, #16]
 800b4b6:	2200      	movs	r2, #0
 800b4b8:	2120      	movs	r1, #32
 800b4ba:	68f8      	ldr	r0, [r7, #12]
 800b4bc:	f000 f971 	bl	800b7a2 <QSPI_WaitFlagStateUntilTimeout>
 800b4c0:	4603      	mov	r3, r0
 800b4c2:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800b4c4:	7dfb      	ldrb	r3, [r7, #23]
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d125      	bne.n	800b516 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800b4ca:	2200      	movs	r2, #0
 800b4cc:	68b9      	ldr	r1, [r7, #8]
 800b4ce:	68f8      	ldr	r0, [r7, #12]
 800b4d0:	f000 f99e 	bl	800b810 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d115      	bne.n	800b508 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	9300      	str	r3, [sp, #0]
 800b4e0:	693b      	ldr	r3, [r7, #16]
 800b4e2:	2201      	movs	r2, #1
 800b4e4:	2102      	movs	r1, #2
 800b4e6:	68f8      	ldr	r0, [r7, #12]
 800b4e8:	f000 f95b 	bl	800b7a2 <QSPI_WaitFlagStateUntilTimeout>
 800b4ec:	4603      	mov	r3, r0
 800b4ee:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 800b4f0:	7dfb      	ldrb	r3, [r7, #23]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d10f      	bne.n	800b516 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800b4f6:	68fb      	ldr	r3, [r7, #12]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	2202      	movs	r2, #2
 800b4fc:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	2201      	movs	r2, #1
 800b502:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800b506:	e006      	b.n	800b516 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	2201      	movs	r2, #1
 800b50c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800b510:	e001      	b.n	800b516 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800b512:	2302      	movs	r3, #2
 800b514:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	2200      	movs	r2, #0
 800b51a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800b51e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b520:	4618      	mov	r0, r3
 800b522:	3718      	adds	r7, #24
 800b524:	46bd      	mov	sp, r7
 800b526:	bd80      	pop	{r7, pc}

0800b528 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800b528:	b580      	push	{r7, lr}
 800b52a:	b08a      	sub	sp, #40	@ 0x28
 800b52c:	af02      	add	r7, sp, #8
 800b52e:	60f8      	str	r0, [r7, #12]
 800b530:	60b9      	str	r1, [r7, #8]
 800b532:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b534:	2300      	movs	r3, #0
 800b536:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800b538:	f7fe ff52 	bl	800a3e0 <HAL_GetTick>
 800b53c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	3320      	adds	r3, #32
 800b544:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b54c:	b2db      	uxtb	r3, r3
 800b54e:	2b01      	cmp	r3, #1
 800b550:	d101      	bne.n	800b556 <HAL_QSPI_Transmit+0x2e>
 800b552:	2302      	movs	r3, #2
 800b554:	e076      	b.n	800b644 <HAL_QSPI_Transmit+0x11c>
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	2201      	movs	r2, #1
 800b55a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b564:	b2db      	uxtb	r3, r3
 800b566:	2b01      	cmp	r3, #1
 800b568:	d165      	bne.n	800b636 <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	2200      	movs	r2, #0
 800b56e:	63da      	str	r2, [r3, #60]	@ 0x3c

    if(pData != NULL )
 800b570:	68bb      	ldr	r3, [r7, #8]
 800b572:	2b00      	cmp	r3, #0
 800b574:	d056      	beq.n	800b624 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	2212      	movs	r2, #18
 800b57a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	691b      	ldr	r3, [r3, #16]
 800b584:	1c5a      	adds	r2, r3, #1
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	625a      	str	r2, [r3, #36]	@ 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	691b      	ldr	r3, [r3, #16]
 800b590:	1c5a      	adds	r2, r3, #1
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	68ba      	ldr	r2, [r7, #8]
 800b59a:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	695a      	ldr	r2, [r3, #20]
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800b5aa:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 800b5ac:	e01b      	b.n	800b5e6 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	9300      	str	r3, [sp, #0]
 800b5b2:	69bb      	ldr	r3, [r7, #24]
 800b5b4:	2201      	movs	r2, #1
 800b5b6:	2104      	movs	r1, #4
 800b5b8:	68f8      	ldr	r0, [r7, #12]
 800b5ba:	f000 f8f2 	bl	800b7a2 <QSPI_WaitFlagStateUntilTimeout>
 800b5be:	4603      	mov	r3, r0
 800b5c0:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800b5c2:	7ffb      	ldrb	r3, [r7, #31]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d113      	bne.n	800b5f0 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	69db      	ldr	r3, [r3, #28]
 800b5cc:	781a      	ldrb	r2, [r3, #0]
 800b5ce:	697b      	ldr	r3, [r7, #20]
 800b5d0:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	69db      	ldr	r3, [r3, #28]
 800b5d6:	1c5a      	adds	r2, r3, #1
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 800b5dc:	68fb      	ldr	r3, [r7, #12]
 800b5de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5e0:	1e5a      	subs	r2, r3, #1
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	625a      	str	r2, [r3, #36]	@ 0x24
      while(hqspi->TxXferCount > 0U)
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d1df      	bne.n	800b5ae <HAL_QSPI_Transmit+0x86>
 800b5ee:	e000      	b.n	800b5f2 <HAL_QSPI_Transmit+0xca>
          break;
 800b5f0:	bf00      	nop
      }

      if (status == HAL_OK)
 800b5f2:	7ffb      	ldrb	r3, [r7, #31]
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d110      	bne.n	800b61a <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	9300      	str	r3, [sp, #0]
 800b5fc:	69bb      	ldr	r3, [r7, #24]
 800b5fe:	2201      	movs	r2, #1
 800b600:	2102      	movs	r1, #2
 800b602:	68f8      	ldr	r0, [r7, #12]
 800b604:	f000 f8cd 	bl	800b7a2 <QSPI_WaitFlagStateUntilTimeout>
 800b608:	4603      	mov	r3, r0
 800b60a:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800b60c:	7ffb      	ldrb	r3, [r7, #31]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d103      	bne.n	800b61a <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800b612:	68fb      	ldr	r3, [r7, #12]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	2202      	movs	r2, #2
 800b618:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800b61a:	68fb      	ldr	r3, [r7, #12]
 800b61c:	2201      	movs	r2, #1
 800b61e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800b622:	e00a      	b.n	800b63a <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b628:	f043 0208 	orr.w	r2, r3, #8
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	63da      	str	r2, [r3, #60]	@ 0x3c
      status = HAL_ERROR;
 800b630:	2301      	movs	r3, #1
 800b632:	77fb      	strb	r3, [r7, #31]
 800b634:	e001      	b.n	800b63a <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 800b636:	2302      	movs	r3, #2
 800b638:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	2200      	movs	r2, #0
 800b63e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 800b642:	7ffb      	ldrb	r3, [r7, #31]
}
 800b644:	4618      	mov	r0, r3
 800b646:	3720      	adds	r7, #32
 800b648:	46bd      	mov	sp, r7
 800b64a:	bd80      	pop	{r7, pc}

0800b64c <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b08a      	sub	sp, #40	@ 0x28
 800b650:	af02      	add	r7, sp, #8
 800b652:	60f8      	str	r0, [r7, #12]
 800b654:	60b9      	str	r1, [r7, #8]
 800b656:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b658:	2300      	movs	r3, #0
 800b65a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800b65c:	f7fe fec0 	bl	800a3e0 <HAL_GetTick>
 800b660:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 800b662:	68fb      	ldr	r3, [r7, #12]
 800b664:	681b      	ldr	r3, [r3, #0]
 800b666:	699b      	ldr	r3, [r3, #24]
 800b668:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	3320      	adds	r3, #32
 800b670:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b678:	b2db      	uxtb	r3, r3
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	d101      	bne.n	800b682 <HAL_QSPI_Receive+0x36>
 800b67e:	2302      	movs	r3, #2
 800b680:	e07d      	b.n	800b77e <HAL_QSPI_Receive+0x132>
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	2201      	movs	r2, #1
 800b686:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800b68a:	68fb      	ldr	r3, [r7, #12]
 800b68c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b690:	b2db      	uxtb	r3, r3
 800b692:	2b01      	cmp	r3, #1
 800b694:	d16c      	bne.n	800b770 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	2200      	movs	r2, #0
 800b69a:	63da      	str	r2, [r3, #60]	@ 0x3c

    if(pData != NULL )
 800b69c:	68bb      	ldr	r3, [r7, #8]
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d05d      	beq.n	800b75e <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	2222      	movs	r2, #34	@ 0x22
 800b6a6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	681b      	ldr	r3, [r3, #0]
 800b6ae:	691b      	ldr	r3, [r3, #16]
 800b6b0:	1c5a      	adds	r2, r3, #1
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	691b      	ldr	r3, [r3, #16]
 800b6bc:	1c5a      	adds	r2, r3, #1
 800b6be:	68fb      	ldr	r3, [r7, #12]
 800b6c0:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->pRxBuffPtr = pData;
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	68ba      	ldr	r2, [r7, #8]
 800b6c6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	695b      	ldr	r3, [r3, #20]
 800b6ce:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800b6da:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	697a      	ldr	r2, [r7, #20]
 800b6e2:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 800b6e4:	e01c      	b.n	800b720 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	9300      	str	r3, [sp, #0]
 800b6ea:	69bb      	ldr	r3, [r7, #24]
 800b6ec:	2201      	movs	r2, #1
 800b6ee:	2106      	movs	r1, #6
 800b6f0:	68f8      	ldr	r0, [r7, #12]
 800b6f2:	f000 f856 	bl	800b7a2 <QSPI_WaitFlagStateUntilTimeout>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800b6fa:	7ffb      	ldrb	r3, [r7, #31]
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d114      	bne.n	800b72a <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b704:	693a      	ldr	r2, [r7, #16]
 800b706:	7812      	ldrb	r2, [r2, #0]
 800b708:	b2d2      	uxtb	r2, r2
 800b70a:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b710:	1c5a      	adds	r2, r3, #1
 800b712:	68fb      	ldr	r3, [r7, #12]
 800b714:	629a      	str	r2, [r3, #40]	@ 0x28
        hqspi->RxXferCount--;
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b71a:	1e5a      	subs	r2, r3, #1
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	631a      	str	r2, [r3, #48]	@ 0x30
      while(hqspi->RxXferCount > 0U)
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b724:	2b00      	cmp	r3, #0
 800b726:	d1de      	bne.n	800b6e6 <HAL_QSPI_Receive+0x9a>
 800b728:	e000      	b.n	800b72c <HAL_QSPI_Receive+0xe0>
          break;
 800b72a:	bf00      	nop
      }

      if (status == HAL_OK)
 800b72c:	7ffb      	ldrb	r3, [r7, #31]
 800b72e:	2b00      	cmp	r3, #0
 800b730:	d110      	bne.n	800b754 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	9300      	str	r3, [sp, #0]
 800b736:	69bb      	ldr	r3, [r7, #24]
 800b738:	2201      	movs	r2, #1
 800b73a:	2102      	movs	r1, #2
 800b73c:	68f8      	ldr	r0, [r7, #12]
 800b73e:	f000 f830 	bl	800b7a2 <QSPI_WaitFlagStateUntilTimeout>
 800b742:	4603      	mov	r3, r0
 800b744:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800b746:	7ffb      	ldrb	r3, [r7, #31]
 800b748:	2b00      	cmp	r3, #0
 800b74a:	d103      	bne.n	800b754 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800b74c:	68fb      	ldr	r3, [r7, #12]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	2202      	movs	r2, #2
 800b752:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800b754:	68fb      	ldr	r3, [r7, #12]
 800b756:	2201      	movs	r2, #1
 800b758:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800b75c:	e00a      	b.n	800b774 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b762:	f043 0208 	orr.w	r2, r3, #8
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	63da      	str	r2, [r3, #60]	@ 0x3c
      status = HAL_ERROR;
 800b76a:	2301      	movs	r3, #1
 800b76c:	77fb      	strb	r3, [r7, #31]
 800b76e:	e001      	b.n	800b774 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 800b770:	2302      	movs	r3, #2
 800b772:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800b774:	68fb      	ldr	r3, [r7, #12]
 800b776:	2200      	movs	r2, #0
 800b778:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 800b77c:	7ffb      	ldrb	r3, [r7, #31]
}
 800b77e:	4618      	mov	r0, r3
 800b780:	3720      	adds	r7, #32
 800b782:	46bd      	mov	sp, r7
 800b784:	bd80      	pop	{r7, pc}

0800b786 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800b786:	b480      	push	{r7}
 800b788:	b083      	sub	sp, #12
 800b78a:	af00      	add	r7, sp, #0
 800b78c:	6078      	str	r0, [r7, #4]
 800b78e:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	683a      	ldr	r2, [r7, #0]
 800b794:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800b796:	bf00      	nop
 800b798:	370c      	adds	r7, #12
 800b79a:	46bd      	mov	sp, r7
 800b79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a0:	4770      	bx	lr

0800b7a2 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800b7a2:	b580      	push	{r7, lr}
 800b7a4:	b084      	sub	sp, #16
 800b7a6:	af00      	add	r7, sp, #0
 800b7a8:	60f8      	str	r0, [r7, #12]
 800b7aa:	60b9      	str	r1, [r7, #8]
 800b7ac:	603b      	str	r3, [r7, #0]
 800b7ae:	4613      	mov	r3, r2
 800b7b0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b7b2:	e01a      	b.n	800b7ea <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b7b4:	69bb      	ldr	r3, [r7, #24]
 800b7b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7ba:	d016      	beq.n	800b7ea <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b7bc:	f7fe fe10 	bl	800a3e0 <HAL_GetTick>
 800b7c0:	4602      	mov	r2, r0
 800b7c2:	683b      	ldr	r3, [r7, #0]
 800b7c4:	1ad3      	subs	r3, r2, r3
 800b7c6:	69ba      	ldr	r2, [r7, #24]
 800b7c8:	429a      	cmp	r2, r3
 800b7ca:	d302      	bcc.n	800b7d2 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800b7cc:	69bb      	ldr	r3, [r7, #24]
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d10b      	bne.n	800b7ea <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	2204      	movs	r2, #4
 800b7d6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7de:	f043 0201 	orr.w	r2, r3, #1
 800b7e2:	68fb      	ldr	r3, [r7, #12]
 800b7e4:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800b7e6:	2301      	movs	r3, #1
 800b7e8:	e00e      	b.n	800b808 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	681b      	ldr	r3, [r3, #0]
 800b7ee:	689a      	ldr	r2, [r3, #8]
 800b7f0:	68bb      	ldr	r3, [r7, #8]
 800b7f2:	4013      	ands	r3, r2
 800b7f4:	2b00      	cmp	r3, #0
 800b7f6:	bf14      	ite	ne
 800b7f8:	2301      	movne	r3, #1
 800b7fa:	2300      	moveq	r3, #0
 800b7fc:	b2db      	uxtb	r3, r3
 800b7fe:	461a      	mov	r2, r3
 800b800:	79fb      	ldrb	r3, [r7, #7]
 800b802:	429a      	cmp	r2, r3
 800b804:	d1d6      	bne.n	800b7b4 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b806:	2300      	movs	r3, #0
}
 800b808:	4618      	mov	r0, r3
 800b80a:	3710      	adds	r7, #16
 800b80c:	46bd      	mov	sp, r7
 800b80e:	bd80      	pop	{r7, pc}

0800b810 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 800b810:	b480      	push	{r7}
 800b812:	b085      	sub	sp, #20
 800b814:	af00      	add	r7, sp, #0
 800b816:	60f8      	str	r0, [r7, #12]
 800b818:	60b9      	str	r1, [r7, #8]
 800b81a:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b820:	2b00      	cmp	r3, #0
 800b822:	d009      	beq.n	800b838 <QSPI_Config+0x28>
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b82a:	d005      	beq.n	800b838 <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800b82c:	68bb      	ldr	r3, [r7, #8]
 800b82e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	3a01      	subs	r2, #1
 800b836:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800b838:	68bb      	ldr	r3, [r7, #8]
 800b83a:	699b      	ldr	r3, [r3, #24]
 800b83c:	2b00      	cmp	r3, #0
 800b83e:	f000 80b5 	beq.w	800b9ac <QSPI_Config+0x19c>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	6a1b      	ldr	r3, [r3, #32]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d05d      	beq.n	800b906 <QSPI_Config+0xf6>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	68ba      	ldr	r2, [r7, #8]
 800b850:	6892      	ldr	r2, [r2, #8]
 800b852:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800b854:	68bb      	ldr	r3, [r7, #8]
 800b856:	69db      	ldr	r3, [r3, #28]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	d02e      	beq.n	800b8ba <QSPI_Config+0xaa>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b85c:	68bb      	ldr	r3, [r7, #8]
 800b85e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b860:	68bb      	ldr	r3, [r7, #8]
 800b862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b864:	431a      	orrs	r2, r3
 800b866:	68bb      	ldr	r3, [r7, #8]
 800b868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b86a:	431a      	orrs	r2, r3
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	695b      	ldr	r3, [r3, #20]
 800b870:	049b      	lsls	r3, r3, #18
 800b872:	431a      	orrs	r2, r3
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	691b      	ldr	r3, [r3, #16]
 800b878:	431a      	orrs	r2, r3
 800b87a:	68bb      	ldr	r3, [r7, #8]
 800b87c:	6a1b      	ldr	r3, [r3, #32]
 800b87e:	431a      	orrs	r2, r3
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	68db      	ldr	r3, [r3, #12]
 800b884:	431a      	orrs	r2, r3
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	69db      	ldr	r3, [r3, #28]
 800b88a:	431a      	orrs	r2, r3
 800b88c:	68bb      	ldr	r3, [r7, #8]
 800b88e:	699b      	ldr	r3, [r3, #24]
 800b890:	431a      	orrs	r2, r3
 800b892:	68bb      	ldr	r3, [r7, #8]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	ea42 0103 	orr.w	r1, r2, r3
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	687a      	ldr	r2, [r7, #4]
 800b8a0:	430a      	orrs	r2, r1
 800b8a2:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b8aa:	f000 8129 	beq.w	800bb00 <QSPI_Config+0x2f0>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800b8ae:	68fb      	ldr	r3, [r7, #12]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	68ba      	ldr	r2, [r7, #8]
 800b8b4:	6852      	ldr	r2, [r2, #4]
 800b8b6:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 800b8b8:	e122      	b.n	800bb00 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b8ba:	68bb      	ldr	r3, [r7, #8]
 800b8bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b8c2:	431a      	orrs	r2, r3
 800b8c4:	68bb      	ldr	r3, [r7, #8]
 800b8c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b8c8:	431a      	orrs	r2, r3
 800b8ca:	68bb      	ldr	r3, [r7, #8]
 800b8cc:	695b      	ldr	r3, [r3, #20]
 800b8ce:	049b      	lsls	r3, r3, #18
 800b8d0:	431a      	orrs	r2, r3
 800b8d2:	68bb      	ldr	r3, [r7, #8]
 800b8d4:	691b      	ldr	r3, [r3, #16]
 800b8d6:	431a      	orrs	r2, r3
 800b8d8:	68bb      	ldr	r3, [r7, #8]
 800b8da:	6a1b      	ldr	r3, [r3, #32]
 800b8dc:	431a      	orrs	r2, r3
 800b8de:	68bb      	ldr	r3, [r7, #8]
 800b8e0:	69db      	ldr	r3, [r3, #28]
 800b8e2:	431a      	orrs	r2, r3
 800b8e4:	68bb      	ldr	r3, [r7, #8]
 800b8e6:	699b      	ldr	r3, [r3, #24]
 800b8e8:	431a      	orrs	r2, r3
 800b8ea:	68bb      	ldr	r3, [r7, #8]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	ea42 0103 	orr.w	r1, r2, r3
 800b8f2:	68fb      	ldr	r3, [r7, #12]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	687a      	ldr	r2, [r7, #4]
 800b8f8:	430a      	orrs	r2, r1
 800b8fa:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800b8fc:	68fb      	ldr	r3, [r7, #12]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	2200      	movs	r2, #0
 800b902:	619a      	str	r2, [r3, #24]
}
 800b904:	e0fc      	b.n	800bb00 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800b906:	68bb      	ldr	r3, [r7, #8]
 800b908:	69db      	ldr	r3, [r3, #28]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d02b      	beq.n	800b966 <QSPI_Config+0x156>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b90e:	68bb      	ldr	r3, [r7, #8]
 800b910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b912:	68bb      	ldr	r3, [r7, #8]
 800b914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b916:	431a      	orrs	r2, r3
 800b918:	68bb      	ldr	r3, [r7, #8]
 800b91a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b91c:	431a      	orrs	r2, r3
 800b91e:	68bb      	ldr	r3, [r7, #8]
 800b920:	695b      	ldr	r3, [r3, #20]
 800b922:	049b      	lsls	r3, r3, #18
 800b924:	431a      	orrs	r2, r3
 800b926:	68bb      	ldr	r3, [r7, #8]
 800b928:	6a1b      	ldr	r3, [r3, #32]
 800b92a:	431a      	orrs	r2, r3
 800b92c:	68bb      	ldr	r3, [r7, #8]
 800b92e:	68db      	ldr	r3, [r3, #12]
 800b930:	431a      	orrs	r2, r3
 800b932:	68bb      	ldr	r3, [r7, #8]
 800b934:	69db      	ldr	r3, [r3, #28]
 800b936:	431a      	orrs	r2, r3
 800b938:	68bb      	ldr	r3, [r7, #8]
 800b93a:	699b      	ldr	r3, [r3, #24]
 800b93c:	431a      	orrs	r2, r3
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	ea42 0103 	orr.w	r1, r2, r3
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	687a      	ldr	r2, [r7, #4]
 800b94c:	430a      	orrs	r2, r1
 800b94e:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b956:	f000 80d3 	beq.w	800bb00 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	68ba      	ldr	r2, [r7, #8]
 800b960:	6852      	ldr	r2, [r2, #4]
 800b962:	619a      	str	r2, [r3, #24]
}
 800b964:	e0cc      	b.n	800bb00 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b966:	68bb      	ldr	r3, [r7, #8]
 800b968:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b96a:	68bb      	ldr	r3, [r7, #8]
 800b96c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b96e:	431a      	orrs	r2, r3
 800b970:	68bb      	ldr	r3, [r7, #8]
 800b972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b974:	431a      	orrs	r2, r3
 800b976:	68bb      	ldr	r3, [r7, #8]
 800b978:	695b      	ldr	r3, [r3, #20]
 800b97a:	049b      	lsls	r3, r3, #18
 800b97c:	431a      	orrs	r2, r3
 800b97e:	68bb      	ldr	r3, [r7, #8]
 800b980:	6a1b      	ldr	r3, [r3, #32]
 800b982:	431a      	orrs	r2, r3
 800b984:	68bb      	ldr	r3, [r7, #8]
 800b986:	69db      	ldr	r3, [r3, #28]
 800b988:	431a      	orrs	r2, r3
 800b98a:	68bb      	ldr	r3, [r7, #8]
 800b98c:	699b      	ldr	r3, [r3, #24]
 800b98e:	431a      	orrs	r2, r3
 800b990:	68bb      	ldr	r3, [r7, #8]
 800b992:	681b      	ldr	r3, [r3, #0]
 800b994:	ea42 0103 	orr.w	r1, r2, r3
 800b998:	68fb      	ldr	r3, [r7, #12]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	687a      	ldr	r2, [r7, #4]
 800b99e:	430a      	orrs	r2, r1
 800b9a0:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	2200      	movs	r2, #0
 800b9a8:	619a      	str	r2, [r3, #24]
}
 800b9aa:	e0a9      	b.n	800bb00 <QSPI_Config+0x2f0>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	6a1b      	ldr	r3, [r3, #32]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	d056      	beq.n	800ba62 <QSPI_Config+0x252>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	68ba      	ldr	r2, [r7, #8]
 800b9ba:	6892      	ldr	r2, [r2, #8]
 800b9bc:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800b9be:	68bb      	ldr	r3, [r7, #8]
 800b9c0:	69db      	ldr	r3, [r3, #28]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d02a      	beq.n	800ba1c <QSPI_Config+0x20c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b9c6:	68bb      	ldr	r3, [r7, #8]
 800b9c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9ca:	68bb      	ldr	r3, [r7, #8]
 800b9cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b9ce:	431a      	orrs	r2, r3
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b9d4:	431a      	orrs	r2, r3
 800b9d6:	68bb      	ldr	r3, [r7, #8]
 800b9d8:	695b      	ldr	r3, [r3, #20]
 800b9da:	049b      	lsls	r3, r3, #18
 800b9dc:	431a      	orrs	r2, r3
 800b9de:	68bb      	ldr	r3, [r7, #8]
 800b9e0:	691b      	ldr	r3, [r3, #16]
 800b9e2:	431a      	orrs	r2, r3
 800b9e4:	68bb      	ldr	r3, [r7, #8]
 800b9e6:	6a1b      	ldr	r3, [r3, #32]
 800b9e8:	431a      	orrs	r2, r3
 800b9ea:	68bb      	ldr	r3, [r7, #8]
 800b9ec:	68db      	ldr	r3, [r3, #12]
 800b9ee:	431a      	orrs	r2, r3
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	69db      	ldr	r3, [r3, #28]
 800b9f4:	431a      	orrs	r2, r3
 800b9f6:	68bb      	ldr	r3, [r7, #8]
 800b9f8:	699b      	ldr	r3, [r3, #24]
 800b9fa:	ea42 0103 	orr.w	r1, r2, r3
 800b9fe:	68fb      	ldr	r3, [r7, #12]
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	687a      	ldr	r2, [r7, #4]
 800ba04:	430a      	orrs	r2, r1
 800ba06:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800ba0e:	d077      	beq.n	800bb00 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	68ba      	ldr	r2, [r7, #8]
 800ba16:	6852      	ldr	r2, [r2, #4]
 800ba18:	619a      	str	r2, [r3, #24]
}
 800ba1a:	e071      	b.n	800bb00 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800ba1c:	68bb      	ldr	r3, [r7, #8]
 800ba1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba20:	68bb      	ldr	r3, [r7, #8]
 800ba22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba24:	431a      	orrs	r2, r3
 800ba26:	68bb      	ldr	r3, [r7, #8]
 800ba28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba2a:	431a      	orrs	r2, r3
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	695b      	ldr	r3, [r3, #20]
 800ba30:	049b      	lsls	r3, r3, #18
 800ba32:	431a      	orrs	r2, r3
 800ba34:	68bb      	ldr	r3, [r7, #8]
 800ba36:	691b      	ldr	r3, [r3, #16]
 800ba38:	431a      	orrs	r2, r3
 800ba3a:	68bb      	ldr	r3, [r7, #8]
 800ba3c:	6a1b      	ldr	r3, [r3, #32]
 800ba3e:	431a      	orrs	r2, r3
 800ba40:	68bb      	ldr	r3, [r7, #8]
 800ba42:	69db      	ldr	r3, [r3, #28]
 800ba44:	431a      	orrs	r2, r3
 800ba46:	68bb      	ldr	r3, [r7, #8]
 800ba48:	699b      	ldr	r3, [r3, #24]
 800ba4a:	ea42 0103 	orr.w	r1, r2, r3
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	687a      	ldr	r2, [r7, #4]
 800ba54:	430a      	orrs	r2, r1
 800ba56:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	2200      	movs	r2, #0
 800ba5e:	619a      	str	r2, [r3, #24]
}
 800ba60:	e04e      	b.n	800bb00 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800ba62:	68bb      	ldr	r3, [r7, #8]
 800ba64:	69db      	ldr	r3, [r3, #28]
 800ba66:	2b00      	cmp	r3, #0
 800ba68:	d027      	beq.n	800baba <QSPI_Config+0x2aa>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800ba6a:	68bb      	ldr	r3, [r7, #8]
 800ba6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba6e:	68bb      	ldr	r3, [r7, #8]
 800ba70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ba72:	431a      	orrs	r2, r3
 800ba74:	68bb      	ldr	r3, [r7, #8]
 800ba76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ba78:	431a      	orrs	r2, r3
 800ba7a:	68bb      	ldr	r3, [r7, #8]
 800ba7c:	695b      	ldr	r3, [r3, #20]
 800ba7e:	049b      	lsls	r3, r3, #18
 800ba80:	431a      	orrs	r2, r3
 800ba82:	68bb      	ldr	r3, [r7, #8]
 800ba84:	6a1b      	ldr	r3, [r3, #32]
 800ba86:	431a      	orrs	r2, r3
 800ba88:	68bb      	ldr	r3, [r7, #8]
 800ba8a:	68db      	ldr	r3, [r3, #12]
 800ba8c:	431a      	orrs	r2, r3
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	69db      	ldr	r3, [r3, #28]
 800ba92:	431a      	orrs	r2, r3
 800ba94:	68bb      	ldr	r3, [r7, #8]
 800ba96:	699b      	ldr	r3, [r3, #24]
 800ba98:	ea42 0103 	orr.w	r1, r2, r3
 800ba9c:	68fb      	ldr	r3, [r7, #12]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	687a      	ldr	r2, [r7, #4]
 800baa2:	430a      	orrs	r2, r1
 800baa4:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800baa6:	687b      	ldr	r3, [r7, #4]
 800baa8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800baac:	d028      	beq.n	800bb00 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	68ba      	ldr	r2, [r7, #8]
 800bab4:	6852      	ldr	r2, [r2, #4]
 800bab6:	619a      	str	r2, [r3, #24]
}
 800bab8:	e022      	b.n	800bb00 <QSPI_Config+0x2f0>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800baba:	68bb      	ldr	r3, [r7, #8]
 800babc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d01e      	beq.n	800bb00 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800bac2:	68bb      	ldr	r3, [r7, #8]
 800bac4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bac6:	68bb      	ldr	r3, [r7, #8]
 800bac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800baca:	431a      	orrs	r2, r3
 800bacc:	68bb      	ldr	r3, [r7, #8]
 800bace:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bad0:	431a      	orrs	r2, r3
 800bad2:	68bb      	ldr	r3, [r7, #8]
 800bad4:	695b      	ldr	r3, [r3, #20]
 800bad6:	049b      	lsls	r3, r3, #18
 800bad8:	431a      	orrs	r2, r3
 800bada:	68bb      	ldr	r3, [r7, #8]
 800badc:	6a1b      	ldr	r3, [r3, #32]
 800bade:	431a      	orrs	r2, r3
 800bae0:	68bb      	ldr	r3, [r7, #8]
 800bae2:	69db      	ldr	r3, [r3, #28]
 800bae4:	431a      	orrs	r2, r3
 800bae6:	68bb      	ldr	r3, [r7, #8]
 800bae8:	699b      	ldr	r3, [r3, #24]
 800baea:	ea42 0103 	orr.w	r1, r2, r3
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	687a      	ldr	r2, [r7, #4]
 800baf4:	430a      	orrs	r2, r1
 800baf6:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 800baf8:	68fb      	ldr	r3, [r7, #12]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	2200      	movs	r2, #0
 800bafe:	619a      	str	r2, [r3, #24]
}
 800bb00:	bf00      	nop
 800bb02:	3714      	adds	r7, #20
 800bb04:	46bd      	mov	sp, r7
 800bb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb0a:	4770      	bx	lr

0800bb0c <LL_RCC_HSE_IsEnabledDiv2>:
{
 800bb0c:	b480      	push	{r7}
 800bb0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800bb10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb14:	681b      	ldr	r3, [r3, #0]
 800bb16:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800bb1a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bb1e:	d101      	bne.n	800bb24 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800bb20:	2301      	movs	r3, #1
 800bb22:	e000      	b.n	800bb26 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800bb24:	2300      	movs	r3, #0
}
 800bb26:	4618      	mov	r0, r3
 800bb28:	46bd      	mov	sp, r7
 800bb2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2e:	4770      	bx	lr

0800bb30 <LL_RCC_HSE_Enable>:
{
 800bb30:	b480      	push	{r7}
 800bb32:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800bb34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bb3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bb42:	6013      	str	r3, [r2, #0]
}
 800bb44:	bf00      	nop
 800bb46:	46bd      	mov	sp, r7
 800bb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4c:	4770      	bx	lr

0800bb4e <LL_RCC_HSE_Disable>:
{
 800bb4e:	b480      	push	{r7}
 800bb50:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800bb52:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bb5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800bb60:	6013      	str	r3, [r2, #0]
}
 800bb62:	bf00      	nop
 800bb64:	46bd      	mov	sp, r7
 800bb66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6a:	4770      	bx	lr

0800bb6c <LL_RCC_HSE_IsReady>:
{
 800bb6c:	b480      	push	{r7}
 800bb6e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800bb70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb7a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb7e:	d101      	bne.n	800bb84 <LL_RCC_HSE_IsReady+0x18>
 800bb80:	2301      	movs	r3, #1
 800bb82:	e000      	b.n	800bb86 <LL_RCC_HSE_IsReady+0x1a>
 800bb84:	2300      	movs	r3, #0
}
 800bb86:	4618      	mov	r0, r3
 800bb88:	46bd      	mov	sp, r7
 800bb8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8e:	4770      	bx	lr

0800bb90 <LL_RCC_HSI_Enable>:
{
 800bb90:	b480      	push	{r7}
 800bb92:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800bb94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bb9e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800bba2:	6013      	str	r3, [r2, #0]
}
 800bba4:	bf00      	nop
 800bba6:	46bd      	mov	sp, r7
 800bba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbac:	4770      	bx	lr

0800bbae <LL_RCC_HSI_Disable>:
{
 800bbae:	b480      	push	{r7}
 800bbb0:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800bbb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bbbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bbc0:	6013      	str	r3, [r2, #0]
}
 800bbc2:	bf00      	nop
 800bbc4:	46bd      	mov	sp, r7
 800bbc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbca:	4770      	bx	lr

0800bbcc <LL_RCC_HSI_IsReady>:
{
 800bbcc:	b480      	push	{r7}
 800bbce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800bbd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bbda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bbde:	d101      	bne.n	800bbe4 <LL_RCC_HSI_IsReady+0x18>
 800bbe0:	2301      	movs	r3, #1
 800bbe2:	e000      	b.n	800bbe6 <LL_RCC_HSI_IsReady+0x1a>
 800bbe4:	2300      	movs	r3, #0
}
 800bbe6:	4618      	mov	r0, r3
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbee:	4770      	bx	lr

0800bbf0 <LL_RCC_HSI_SetCalibTrimming>:
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	b083      	sub	sp, #12
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800bbf8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bbfc:	685b      	ldr	r3, [r3, #4]
 800bbfe:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	061b      	lsls	r3, r3, #24
 800bc06:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bc0a:	4313      	orrs	r3, r2
 800bc0c:	604b      	str	r3, [r1, #4]
}
 800bc0e:	bf00      	nop
 800bc10:	370c      	adds	r7, #12
 800bc12:	46bd      	mov	sp, r7
 800bc14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc18:	4770      	bx	lr

0800bc1a <LL_RCC_HSI48_Enable>:
{
 800bc1a:	b480      	push	{r7}
 800bc1c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800bc1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc22:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bc26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bc2a:	f043 0301 	orr.w	r3, r3, #1
 800bc2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800bc32:	bf00      	nop
 800bc34:	46bd      	mov	sp, r7
 800bc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3a:	4770      	bx	lr

0800bc3c <LL_RCC_HSI48_Disable>:
{
 800bc3c:	b480      	push	{r7}
 800bc3e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800bc40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc44:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bc48:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bc4c:	f023 0301 	bic.w	r3, r3, #1
 800bc50:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800bc54:	bf00      	nop
 800bc56:	46bd      	mov	sp, r7
 800bc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5c:	4770      	bx	lr

0800bc5e <LL_RCC_HSI48_IsReady>:
{
 800bc5e:	b480      	push	{r7}
 800bc60:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800bc62:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800bc6a:	f003 0302 	and.w	r3, r3, #2
 800bc6e:	2b02      	cmp	r3, #2
 800bc70:	d101      	bne.n	800bc76 <LL_RCC_HSI48_IsReady+0x18>
 800bc72:	2301      	movs	r3, #1
 800bc74:	e000      	b.n	800bc78 <LL_RCC_HSI48_IsReady+0x1a>
 800bc76:	2300      	movs	r3, #0
}
 800bc78:	4618      	mov	r0, r3
 800bc7a:	46bd      	mov	sp, r7
 800bc7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc80:	4770      	bx	lr

0800bc82 <LL_RCC_LSE_Enable>:
{
 800bc82:	b480      	push	{r7}
 800bc84:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800bc86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bc8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bc92:	f043 0301 	orr.w	r3, r3, #1
 800bc96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800bc9a:	bf00      	nop
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca2:	4770      	bx	lr

0800bca4 <LL_RCC_LSE_Disable>:
{
 800bca4:	b480      	push	{r7}
 800bca6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800bca8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bcac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcb0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bcb4:	f023 0301 	bic.w	r3, r3, #1
 800bcb8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800bcbc:	bf00      	nop
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc4:	4770      	bx	lr

0800bcc6 <LL_RCC_LSE_EnableBypass>:
{
 800bcc6:	b480      	push	{r7}
 800bcc8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800bcca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bcce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcd2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bcd6:	f043 0304 	orr.w	r3, r3, #4
 800bcda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800bcde:	bf00      	nop
 800bce0:	46bd      	mov	sp, r7
 800bce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce6:	4770      	bx	lr

0800bce8 <LL_RCC_LSE_DisableBypass>:
{
 800bce8:	b480      	push	{r7}
 800bcea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800bcec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bcf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcf4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bcf8:	f023 0304 	bic.w	r3, r3, #4
 800bcfc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800bd00:	bf00      	nop
 800bd02:	46bd      	mov	sp, r7
 800bd04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd08:	4770      	bx	lr

0800bd0a <LL_RCC_LSE_IsReady>:
{
 800bd0a:	b480      	push	{r7}
 800bd0c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800bd0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd16:	f003 0302 	and.w	r3, r3, #2
 800bd1a:	2b02      	cmp	r3, #2
 800bd1c:	d101      	bne.n	800bd22 <LL_RCC_LSE_IsReady+0x18>
 800bd1e:	2301      	movs	r3, #1
 800bd20:	e000      	b.n	800bd24 <LL_RCC_LSE_IsReady+0x1a>
 800bd22:	2300      	movs	r3, #0
}
 800bd24:	4618      	mov	r0, r3
 800bd26:	46bd      	mov	sp, r7
 800bd28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd2c:	4770      	bx	lr

0800bd2e <LL_RCC_LSI1_Enable>:
{
 800bd2e:	b480      	push	{r7}
 800bd30:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800bd32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd3a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bd3e:	f043 0301 	orr.w	r3, r3, #1
 800bd42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800bd46:	bf00      	nop
 800bd48:	46bd      	mov	sp, r7
 800bd4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4e:	4770      	bx	lr

0800bd50 <LL_RCC_LSI1_Disable>:
{
 800bd50:	b480      	push	{r7}
 800bd52:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800bd54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd58:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd5c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bd60:	f023 0301 	bic.w	r3, r3, #1
 800bd64:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800bd68:	bf00      	nop
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd70:	4770      	bx	lr

0800bd72 <LL_RCC_LSI1_IsReady>:
{
 800bd72:	b480      	push	{r7}
 800bd74:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800bd76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bd7e:	f003 0302 	and.w	r3, r3, #2
 800bd82:	2b02      	cmp	r3, #2
 800bd84:	d101      	bne.n	800bd8a <LL_RCC_LSI1_IsReady+0x18>
 800bd86:	2301      	movs	r3, #1
 800bd88:	e000      	b.n	800bd8c <LL_RCC_LSI1_IsReady+0x1a>
 800bd8a:	2300      	movs	r3, #0
}
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	46bd      	mov	sp, r7
 800bd90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd94:	4770      	bx	lr

0800bd96 <LL_RCC_LSI2_Enable>:
{
 800bd96:	b480      	push	{r7}
 800bd98:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800bd9a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bd9e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bda2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bda6:	f043 0304 	orr.w	r3, r3, #4
 800bdaa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800bdae:	bf00      	nop
 800bdb0:	46bd      	mov	sp, r7
 800bdb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdb6:	4770      	bx	lr

0800bdb8 <LL_RCC_LSI2_Disable>:
{
 800bdb8:	b480      	push	{r7}
 800bdba:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800bdbc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bdc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bdc4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800bdc8:	f023 0304 	bic.w	r3, r3, #4
 800bdcc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800bdd0:	bf00      	nop
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdd8:	4770      	bx	lr

0800bdda <LL_RCC_LSI2_IsReady>:
{
 800bdda:	b480      	push	{r7}
 800bddc:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800bdde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bde2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800bde6:	f003 0308 	and.w	r3, r3, #8
 800bdea:	2b08      	cmp	r3, #8
 800bdec:	d101      	bne.n	800bdf2 <LL_RCC_LSI2_IsReady+0x18>
 800bdee:	2301      	movs	r3, #1
 800bdf0:	e000      	b.n	800bdf4 <LL_RCC_LSI2_IsReady+0x1a>
 800bdf2:	2300      	movs	r3, #0
}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	46bd      	mov	sp, r7
 800bdf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdfc:	4770      	bx	lr

0800bdfe <LL_RCC_LSI2_SetTrimming>:
{
 800bdfe:	b480      	push	{r7}
 800be00:	b083      	sub	sp, #12
 800be02:	af00      	add	r7, sp, #0
 800be04:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800be06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800be0e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	021b      	lsls	r3, r3, #8
 800be16:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800be1a:	4313      	orrs	r3, r2
 800be1c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800be20:	bf00      	nop
 800be22:	370c      	adds	r7, #12
 800be24:	46bd      	mov	sp, r7
 800be26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2a:	4770      	bx	lr

0800be2c <LL_RCC_MSI_Enable>:
{
 800be2c:	b480      	push	{r7}
 800be2e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800be30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800be3a:	f043 0301 	orr.w	r3, r3, #1
 800be3e:	6013      	str	r3, [r2, #0]
}
 800be40:	bf00      	nop
 800be42:	46bd      	mov	sp, r7
 800be44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be48:	4770      	bx	lr

0800be4a <LL_RCC_MSI_Disable>:
{
 800be4a:	b480      	push	{r7}
 800be4c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800be4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be52:	681b      	ldr	r3, [r3, #0]
 800be54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800be58:	f023 0301 	bic.w	r3, r3, #1
 800be5c:	6013      	str	r3, [r2, #0]
}
 800be5e:	bf00      	nop
 800be60:	46bd      	mov	sp, r7
 800be62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be66:	4770      	bx	lr

0800be68 <LL_RCC_MSI_IsReady>:
{
 800be68:	b480      	push	{r7}
 800be6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800be6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be70:	681b      	ldr	r3, [r3, #0]
 800be72:	f003 0302 	and.w	r3, r3, #2
 800be76:	2b02      	cmp	r3, #2
 800be78:	d101      	bne.n	800be7e <LL_RCC_MSI_IsReady+0x16>
 800be7a:	2301      	movs	r3, #1
 800be7c:	e000      	b.n	800be80 <LL_RCC_MSI_IsReady+0x18>
 800be7e:	2300      	movs	r3, #0
}
 800be80:	4618      	mov	r0, r3
 800be82:	46bd      	mov	sp, r7
 800be84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be88:	4770      	bx	lr

0800be8a <LL_RCC_MSI_SetRange>:
{
 800be8a:	b480      	push	{r7}
 800be8c:	b083      	sub	sp, #12
 800be8e:	af00      	add	r7, sp, #0
 800be90:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800be92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800be9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	4313      	orrs	r3, r2
 800bea4:	600b      	str	r3, [r1, #0]
}
 800bea6:	bf00      	nop
 800bea8:	370c      	adds	r7, #12
 800beaa:	46bd      	mov	sp, r7
 800beac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beb0:	4770      	bx	lr

0800beb2 <LL_RCC_MSI_GetRange>:
{
 800beb2:	b480      	push	{r7}
 800beb4:	b083      	sub	sp, #12
 800beb6:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800beb8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bebc:	681b      	ldr	r3, [r3, #0]
 800bebe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800bec2:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	2bb0      	cmp	r3, #176	@ 0xb0
 800bec8:	d901      	bls.n	800bece <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800beca:	23b0      	movs	r3, #176	@ 0xb0
 800becc:	607b      	str	r3, [r7, #4]
  return msiRange;
 800bece:	687b      	ldr	r3, [r7, #4]
}
 800bed0:	4618      	mov	r0, r3
 800bed2:	370c      	adds	r7, #12
 800bed4:	46bd      	mov	sp, r7
 800bed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800beda:	4770      	bx	lr

0800bedc <LL_RCC_MSI_SetCalibTrimming>:
{
 800bedc:	b480      	push	{r7}
 800bede:	b083      	sub	sp, #12
 800bee0:	af00      	add	r7, sp, #0
 800bee2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800bee4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bee8:	685b      	ldr	r3, [r3, #4]
 800beea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	021b      	lsls	r3, r3, #8
 800bef2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bef6:	4313      	orrs	r3, r2
 800bef8:	604b      	str	r3, [r1, #4]
}
 800befa:	bf00      	nop
 800befc:	370c      	adds	r7, #12
 800befe:	46bd      	mov	sp, r7
 800bf00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf04:	4770      	bx	lr

0800bf06 <LL_RCC_SetSysClkSource>:
{
 800bf06:	b480      	push	{r7}
 800bf08:	b083      	sub	sp, #12
 800bf0a:	af00      	add	r7, sp, #0
 800bf0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800bf0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf12:	689b      	ldr	r3, [r3, #8]
 800bf14:	f023 0203 	bic.w	r2, r3, #3
 800bf18:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	4313      	orrs	r3, r2
 800bf20:	608b      	str	r3, [r1, #8]
}
 800bf22:	bf00      	nop
 800bf24:	370c      	adds	r7, #12
 800bf26:	46bd      	mov	sp, r7
 800bf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2c:	4770      	bx	lr

0800bf2e <LL_RCC_GetSysClkSource>:
{
 800bf2e:	b480      	push	{r7}
 800bf30:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800bf32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf36:	689b      	ldr	r3, [r3, #8]
 800bf38:	f003 030c 	and.w	r3, r3, #12
}
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	46bd      	mov	sp, r7
 800bf40:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf44:	4770      	bx	lr

0800bf46 <LL_RCC_SetAHBPrescaler>:
{
 800bf46:	b480      	push	{r7}
 800bf48:	b083      	sub	sp, #12
 800bf4a:	af00      	add	r7, sp, #0
 800bf4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800bf4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf52:	689b      	ldr	r3, [r3, #8]
 800bf54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bf58:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	4313      	orrs	r3, r2
 800bf60:	608b      	str	r3, [r1, #8]
}
 800bf62:	bf00      	nop
 800bf64:	370c      	adds	r7, #12
 800bf66:	46bd      	mov	sp, r7
 800bf68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf6c:	4770      	bx	lr

0800bf6e <LL_C2_RCC_SetAHBPrescaler>:
{
 800bf6e:	b480      	push	{r7}
 800bf70:	b083      	sub	sp, #12
 800bf72:	af00      	add	r7, sp, #0
 800bf74:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800bf76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bf7a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800bf7e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800bf82:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	4313      	orrs	r3, r2
 800bf8a:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800bf8e:	bf00      	nop
 800bf90:	370c      	adds	r7, #12
 800bf92:	46bd      	mov	sp, r7
 800bf94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf98:	4770      	bx	lr

0800bf9a <LL_RCC_SetAHB4Prescaler>:
{
 800bf9a:	b480      	push	{r7}
 800bf9c:	b083      	sub	sp, #12
 800bf9e:	af00      	add	r7, sp, #0
 800bfa0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800bfa2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bfa6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800bfaa:	f023 020f 	bic.w	r2, r3, #15
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	091b      	lsrs	r3, r3, #4
 800bfb2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bfb6:	4313      	orrs	r3, r2
 800bfb8:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800bfbc:	bf00      	nop
 800bfbe:	370c      	adds	r7, #12
 800bfc0:	46bd      	mov	sp, r7
 800bfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc6:	4770      	bx	lr

0800bfc8 <LL_RCC_SetAPB1Prescaler>:
{
 800bfc8:	b480      	push	{r7}
 800bfca:	b083      	sub	sp, #12
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800bfd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bfd4:	689b      	ldr	r3, [r3, #8]
 800bfd6:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800bfda:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	4313      	orrs	r3, r2
 800bfe2:	608b      	str	r3, [r1, #8]
}
 800bfe4:	bf00      	nop
 800bfe6:	370c      	adds	r7, #12
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfee:	4770      	bx	lr

0800bff0 <LL_RCC_SetAPB2Prescaler>:
{
 800bff0:	b480      	push	{r7}
 800bff2:	b083      	sub	sp, #12
 800bff4:	af00      	add	r7, sp, #0
 800bff6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800bff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bffc:	689b      	ldr	r3, [r3, #8]
 800bffe:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800c002:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	4313      	orrs	r3, r2
 800c00a:	608b      	str	r3, [r1, #8]
}
 800c00c:	bf00      	nop
 800c00e:	370c      	adds	r7, #12
 800c010:	46bd      	mov	sp, r7
 800c012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c016:	4770      	bx	lr

0800c018 <LL_RCC_GetAHBPrescaler>:
{
 800c018:	b480      	push	{r7}
 800c01a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800c01c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c020:	689b      	ldr	r3, [r3, #8]
 800c022:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800c026:	4618      	mov	r0, r3
 800c028:	46bd      	mov	sp, r7
 800c02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c02e:	4770      	bx	lr

0800c030 <LL_RCC_GetAHB4Prescaler>:
{
 800c030:	b480      	push	{r7}
 800c032:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800c034:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c038:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800c03c:	011b      	lsls	r3, r3, #4
 800c03e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800c042:	4618      	mov	r0, r3
 800c044:	46bd      	mov	sp, r7
 800c046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c04a:	4770      	bx	lr

0800c04c <LL_RCC_GetAPB1Prescaler>:
{
 800c04c:	b480      	push	{r7}
 800c04e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800c050:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c054:	689b      	ldr	r3, [r3, #8]
 800c056:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800c05a:	4618      	mov	r0, r3
 800c05c:	46bd      	mov	sp, r7
 800c05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c062:	4770      	bx	lr

0800c064 <LL_RCC_GetAPB2Prescaler>:
{
 800c064:	b480      	push	{r7}
 800c066:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800c068:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c06c:	689b      	ldr	r3, [r3, #8]
 800c06e:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800c072:	4618      	mov	r0, r3
 800c074:	46bd      	mov	sp, r7
 800c076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07a:	4770      	bx	lr

0800c07c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800c07c:	b480      	push	{r7}
 800c07e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800c080:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c08a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800c08e:	6013      	str	r3, [r2, #0]
}
 800c090:	bf00      	nop
 800c092:	46bd      	mov	sp, r7
 800c094:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c098:	4770      	bx	lr

0800c09a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800c09a:	b480      	push	{r7}
 800c09c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800c09e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c0a8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800c0ac:	6013      	str	r3, [r2, #0]
}
 800c0ae:	bf00      	nop
 800c0b0:	46bd      	mov	sp, r7
 800c0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0b6:	4770      	bx	lr

0800c0b8 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800c0b8:	b480      	push	{r7}
 800c0ba:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800c0bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c0c0:	681b      	ldr	r3, [r3, #0]
 800c0c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c0c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800c0ca:	d101      	bne.n	800c0d0 <LL_RCC_PLL_IsReady+0x18>
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	e000      	b.n	800c0d2 <LL_RCC_PLL_IsReady+0x1a>
 800c0d0:	2300      	movs	r3, #0
}
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	46bd      	mov	sp, r7
 800c0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0da:	4770      	bx	lr

0800c0dc <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800c0dc:	b480      	push	{r7}
 800c0de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800c0e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c0e4:	68db      	ldr	r3, [r3, #12]
 800c0e6:	0a1b      	lsrs	r3, r3, #8
 800c0e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800c0ec:	4618      	mov	r0, r3
 800c0ee:	46bd      	mov	sp, r7
 800c0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f4:	4770      	bx	lr

0800c0f6 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800c0f6:	b480      	push	{r7}
 800c0f8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800c0fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c0fe:	68db      	ldr	r3, [r3, #12]
 800c100:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800c104:	4618      	mov	r0, r3
 800c106:	46bd      	mov	sp, r7
 800c108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10c:	4770      	bx	lr

0800c10e <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800c10e:	b480      	push	{r7}
 800c110:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800c112:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c116:	68db      	ldr	r3, [r3, #12]
 800c118:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800c11c:	4618      	mov	r0, r3
 800c11e:	46bd      	mov	sp, r7
 800c120:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c124:	4770      	bx	lr

0800c126 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800c126:	b480      	push	{r7}
 800c128:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800c12a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c12e:	68db      	ldr	r3, [r3, #12]
 800c130:	f003 0303 	and.w	r3, r3, #3
}
 800c134:	4618      	mov	r0, r3
 800c136:	46bd      	mov	sp, r7
 800c138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c13c:	4770      	bx	lr

0800c13e <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800c13e:	b480      	push	{r7}
 800c140:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800c142:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c146:	689b      	ldr	r3, [r3, #8]
 800c148:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c14c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c150:	d101      	bne.n	800c156 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800c152:	2301      	movs	r3, #1
 800c154:	e000      	b.n	800c158 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800c156:	2300      	movs	r3, #0
}
 800c158:	4618      	mov	r0, r3
 800c15a:	46bd      	mov	sp, r7
 800c15c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c160:	4770      	bx	lr

0800c162 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800c162:	b480      	push	{r7}
 800c164:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800c166:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c16a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800c16e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c172:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c176:	d101      	bne.n	800c17c <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800c178:	2301      	movs	r3, #1
 800c17a:	e000      	b.n	800c17e <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800c17c:	2300      	movs	r3, #0
}
 800c17e:	4618      	mov	r0, r3
 800c180:	46bd      	mov	sp, r7
 800c182:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c186:	4770      	bx	lr

0800c188 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800c188:	b480      	push	{r7}
 800c18a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800c18c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c190:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800c194:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c198:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c19c:	d101      	bne.n	800c1a2 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800c19e:	2301      	movs	r3, #1
 800c1a0:	e000      	b.n	800c1a4 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800c1a2:	2300      	movs	r3, #0
}
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1ac:	4770      	bx	lr

0800c1ae <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800c1ae:	b480      	push	{r7}
 800c1b0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800c1b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c1b6:	689b      	ldr	r3, [r3, #8]
 800c1b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c1bc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800c1c0:	d101      	bne.n	800c1c6 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800c1c2:	2301      	movs	r3, #1
 800c1c4:	e000      	b.n	800c1c8 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800c1c6:	2300      	movs	r3, #0
}
 800c1c8:	4618      	mov	r0, r3
 800c1ca:	46bd      	mov	sp, r7
 800c1cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1d0:	4770      	bx	lr

0800c1d2 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800c1d2:	b480      	push	{r7}
 800c1d4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800c1d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c1da:	689b      	ldr	r3, [r3, #8]
 800c1dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c1e0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800c1e4:	d101      	bne.n	800c1ea <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	e000      	b.n	800c1ec <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800c1ea:	2300      	movs	r3, #0
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	46bd      	mov	sp, r7
 800c1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f4:	4770      	bx	lr
	...

0800c1f8 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800c1f8:	b590      	push	{r4, r7, lr}
 800c1fa:	b08d      	sub	sp, #52	@ 0x34
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	2b00      	cmp	r3, #0
 800c204:	d101      	bne.n	800c20a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800c206:	2301      	movs	r3, #1
 800c208:	e363      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f003 0320 	and.w	r3, r3, #32
 800c212:	2b00      	cmp	r3, #0
 800c214:	f000 808d 	beq.w	800c332 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c218:	f7ff fe89 	bl	800bf2e <LL_RCC_GetSysClkSource>
 800c21c:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c21e:	f7ff ff82 	bl	800c126 <LL_RCC_PLL_GetMainSource>
 800c222:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800c224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c226:	2b00      	cmp	r3, #0
 800c228:	d005      	beq.n	800c236 <HAL_RCC_OscConfig+0x3e>
 800c22a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c22c:	2b0c      	cmp	r3, #12
 800c22e:	d147      	bne.n	800c2c0 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800c230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c232:	2b01      	cmp	r3, #1
 800c234:	d144      	bne.n	800c2c0 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	69db      	ldr	r3, [r3, #28]
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d101      	bne.n	800c242 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800c23e:	2301      	movs	r3, #1
 800c240:	e347      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800c246:	f7ff fe34 	bl	800beb2 <LL_RCC_MSI_GetRange>
 800c24a:	4603      	mov	r3, r0
 800c24c:	429c      	cmp	r4, r3
 800c24e:	d914      	bls.n	800c27a <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c254:	4618      	mov	r0, r3
 800c256:	f000 fd2f 	bl	800ccb8 <RCC_SetFlashLatencyFromMSIRange>
 800c25a:	4603      	mov	r3, r0
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d001      	beq.n	800c264 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800c260:	2301      	movs	r3, #1
 800c262:	e336      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c268:	4618      	mov	r0, r3
 800c26a:	f7ff fe0e 	bl	800be8a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	6a1b      	ldr	r3, [r3, #32]
 800c272:	4618      	mov	r0, r3
 800c274:	f7ff fe32 	bl	800bedc <LL_RCC_MSI_SetCalibTrimming>
 800c278:	e013      	b.n	800c2a2 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c27e:	4618      	mov	r0, r3
 800c280:	f7ff fe03 	bl	800be8a <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	6a1b      	ldr	r3, [r3, #32]
 800c288:	4618      	mov	r0, r3
 800c28a:	f7ff fe27 	bl	800bedc <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c292:	4618      	mov	r0, r3
 800c294:	f000 fd10 	bl	800ccb8 <RCC_SetFlashLatencyFromMSIRange>
 800c298:	4603      	mov	r3, r0
 800c29a:	2b00      	cmp	r3, #0
 800c29c:	d001      	beq.n	800c2a2 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800c29e:	2301      	movs	r3, #1
 800c2a0:	e317      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800c2a2:	f000 fcc9 	bl	800cc38 <HAL_RCC_GetHCLKFreq>
 800c2a6:	4603      	mov	r3, r0
 800c2a8:	4aa4      	ldr	r2, [pc, #656]	@ (800c53c <HAL_RCC_OscConfig+0x344>)
 800c2aa:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800c2ac:	4ba4      	ldr	r3, [pc, #656]	@ (800c540 <HAL_RCC_OscConfig+0x348>)
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	4618      	mov	r0, r3
 800c2b2:	f7fe f847 	bl	800a344 <HAL_InitTick>
 800c2b6:	4603      	mov	r3, r0
 800c2b8:	2b00      	cmp	r3, #0
 800c2ba:	d039      	beq.n	800c330 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800c2bc:	2301      	movs	r3, #1
 800c2be:	e308      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	69db      	ldr	r3, [r3, #28]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d01e      	beq.n	800c306 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800c2c8:	f7ff fdb0 	bl	800be2c <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c2cc:	f7fe f888 	bl	800a3e0 <HAL_GetTick>
 800c2d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800c2d2:	e008      	b.n	800c2e6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c2d4:	f7fe f884 	bl	800a3e0 <HAL_GetTick>
 800c2d8:	4602      	mov	r2, r0
 800c2da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2dc:	1ad3      	subs	r3, r2, r3
 800c2de:	2b02      	cmp	r3, #2
 800c2e0:	d901      	bls.n	800c2e6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800c2e2:	2303      	movs	r3, #3
 800c2e4:	e2f5      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800c2e6:	f7ff fdbf 	bl	800be68 <LL_RCC_MSI_IsReady>
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d0f1      	beq.n	800c2d4 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	f7ff fdc8 	bl	800be8a <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	6a1b      	ldr	r3, [r3, #32]
 800c2fe:	4618      	mov	r0, r3
 800c300:	f7ff fdec 	bl	800bedc <LL_RCC_MSI_SetCalibTrimming>
 800c304:	e015      	b.n	800c332 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800c306:	f7ff fda0 	bl	800be4a <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800c30a:	f7fe f869 	bl	800a3e0 <HAL_GetTick>
 800c30e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800c310:	e008      	b.n	800c324 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800c312:	f7fe f865 	bl	800a3e0 <HAL_GetTick>
 800c316:	4602      	mov	r2, r0
 800c318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c31a:	1ad3      	subs	r3, r2, r3
 800c31c:	2b02      	cmp	r3, #2
 800c31e:	d901      	bls.n	800c324 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800c320:	2303      	movs	r3, #3
 800c322:	e2d6      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800c324:	f7ff fda0 	bl	800be68 <LL_RCC_MSI_IsReady>
 800c328:	4603      	mov	r3, r0
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d1f1      	bne.n	800c312 <HAL_RCC_OscConfig+0x11a>
 800c32e:	e000      	b.n	800c332 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800c330:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	681b      	ldr	r3, [r3, #0]
 800c336:	f003 0301 	and.w	r3, r3, #1
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d047      	beq.n	800c3ce <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c33e:	f7ff fdf6 	bl	800bf2e <LL_RCC_GetSysClkSource>
 800c342:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c344:	f7ff feef 	bl	800c126 <LL_RCC_PLL_GetMainSource>
 800c348:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800c34a:	6a3b      	ldr	r3, [r7, #32]
 800c34c:	2b08      	cmp	r3, #8
 800c34e:	d005      	beq.n	800c35c <HAL_RCC_OscConfig+0x164>
 800c350:	6a3b      	ldr	r3, [r7, #32]
 800c352:	2b0c      	cmp	r3, #12
 800c354:	d108      	bne.n	800c368 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800c356:	69fb      	ldr	r3, [r7, #28]
 800c358:	2b03      	cmp	r3, #3
 800c35a:	d105      	bne.n	800c368 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	685b      	ldr	r3, [r3, #4]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d134      	bne.n	800c3ce <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800c364:	2301      	movs	r3, #1
 800c366:	e2b4      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	685b      	ldr	r3, [r3, #4]
 800c36c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c370:	d102      	bne.n	800c378 <HAL_RCC_OscConfig+0x180>
 800c372:	f7ff fbdd 	bl	800bb30 <LL_RCC_HSE_Enable>
 800c376:	e001      	b.n	800c37c <HAL_RCC_OscConfig+0x184>
 800c378:	f7ff fbe9 	bl	800bb4e <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800c37c:	687b      	ldr	r3, [r7, #4]
 800c37e:	685b      	ldr	r3, [r3, #4]
 800c380:	2b00      	cmp	r3, #0
 800c382:	d012      	beq.n	800c3aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c384:	f7fe f82c 	bl	800a3e0 <HAL_GetTick>
 800c388:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800c38a:	e008      	b.n	800c39e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c38c:	f7fe f828 	bl	800a3e0 <HAL_GetTick>
 800c390:	4602      	mov	r2, r0
 800c392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c394:	1ad3      	subs	r3, r2, r3
 800c396:	2b64      	cmp	r3, #100	@ 0x64
 800c398:	d901      	bls.n	800c39e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800c39a:	2303      	movs	r3, #3
 800c39c:	e299      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800c39e:	f7ff fbe5 	bl	800bb6c <LL_RCC_HSE_IsReady>
 800c3a2:	4603      	mov	r3, r0
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d0f1      	beq.n	800c38c <HAL_RCC_OscConfig+0x194>
 800c3a8:	e011      	b.n	800c3ce <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c3aa:	f7fe f819 	bl	800a3e0 <HAL_GetTick>
 800c3ae:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800c3b0:	e008      	b.n	800c3c4 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800c3b2:	f7fe f815 	bl	800a3e0 <HAL_GetTick>
 800c3b6:	4602      	mov	r2, r0
 800c3b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ba:	1ad3      	subs	r3, r2, r3
 800c3bc:	2b64      	cmp	r3, #100	@ 0x64
 800c3be:	d901      	bls.n	800c3c4 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800c3c0:	2303      	movs	r3, #3
 800c3c2:	e286      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800c3c4:	f7ff fbd2 	bl	800bb6c <LL_RCC_HSE_IsReady>
 800c3c8:	4603      	mov	r3, r0
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	d1f1      	bne.n	800c3b2 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	f003 0302 	and.w	r3, r3, #2
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d04c      	beq.n	800c474 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c3da:	f7ff fda8 	bl	800bf2e <LL_RCC_GetSysClkSource>
 800c3de:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800c3e0:	f7ff fea1 	bl	800c126 <LL_RCC_PLL_GetMainSource>
 800c3e4:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800c3e6:	69bb      	ldr	r3, [r7, #24]
 800c3e8:	2b04      	cmp	r3, #4
 800c3ea:	d005      	beq.n	800c3f8 <HAL_RCC_OscConfig+0x200>
 800c3ec:	69bb      	ldr	r3, [r7, #24]
 800c3ee:	2b0c      	cmp	r3, #12
 800c3f0:	d10e      	bne.n	800c410 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800c3f2:	697b      	ldr	r3, [r7, #20]
 800c3f4:	2b02      	cmp	r3, #2
 800c3f6:	d10b      	bne.n	800c410 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	68db      	ldr	r3, [r3, #12]
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d101      	bne.n	800c404 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800c400:	2301      	movs	r3, #1
 800c402:	e266      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	691b      	ldr	r3, [r3, #16]
 800c408:	4618      	mov	r0, r3
 800c40a:	f7ff fbf1 	bl	800bbf0 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800c40e:	e031      	b.n	800c474 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800c410:	687b      	ldr	r3, [r7, #4]
 800c412:	68db      	ldr	r3, [r3, #12]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d019      	beq.n	800c44c <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800c418:	f7ff fbba 	bl	800bb90 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c41c:	f7fd ffe0 	bl	800a3e0 <HAL_GetTick>
 800c420:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800c422:	e008      	b.n	800c436 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c424:	f7fd ffdc 	bl	800a3e0 <HAL_GetTick>
 800c428:	4602      	mov	r2, r0
 800c42a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c42c:	1ad3      	subs	r3, r2, r3
 800c42e:	2b02      	cmp	r3, #2
 800c430:	d901      	bls.n	800c436 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800c432:	2303      	movs	r3, #3
 800c434:	e24d      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800c436:	f7ff fbc9 	bl	800bbcc <LL_RCC_HSI_IsReady>
 800c43a:	4603      	mov	r3, r0
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d0f1      	beq.n	800c424 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	691b      	ldr	r3, [r3, #16]
 800c444:	4618      	mov	r0, r3
 800c446:	f7ff fbd3 	bl	800bbf0 <LL_RCC_HSI_SetCalibTrimming>
 800c44a:	e013      	b.n	800c474 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800c44c:	f7ff fbaf 	bl	800bbae <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c450:	f7fd ffc6 	bl	800a3e0 <HAL_GetTick>
 800c454:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800c456:	e008      	b.n	800c46a <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800c458:	f7fd ffc2 	bl	800a3e0 <HAL_GetTick>
 800c45c:	4602      	mov	r2, r0
 800c45e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c460:	1ad3      	subs	r3, r2, r3
 800c462:	2b02      	cmp	r3, #2
 800c464:	d901      	bls.n	800c46a <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800c466:	2303      	movs	r3, #3
 800c468:	e233      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800c46a:	f7ff fbaf 	bl	800bbcc <LL_RCC_HSI_IsReady>
 800c46e:	4603      	mov	r3, r0
 800c470:	2b00      	cmp	r3, #0
 800c472:	d1f1      	bne.n	800c458 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	f003 0308 	and.w	r3, r3, #8
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	d106      	bne.n	800c48e <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800c488:	2b00      	cmp	r3, #0
 800c48a:	f000 80a3 	beq.w	800c5d4 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800c48e:	687b      	ldr	r3, [r7, #4]
 800c490:	695b      	ldr	r3, [r3, #20]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d076      	beq.n	800c584 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800c496:	687b      	ldr	r3, [r7, #4]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	f003 0310 	and.w	r3, r3, #16
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d046      	beq.n	800c530 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800c4a2:	f7ff fc66 	bl	800bd72 <LL_RCC_LSI1_IsReady>
 800c4a6:	4603      	mov	r3, r0
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d113      	bne.n	800c4d4 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800c4ac:	f7ff fc3f 	bl	800bd2e <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c4b0:	f7fd ff96 	bl	800a3e0 <HAL_GetTick>
 800c4b4:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800c4b6:	e008      	b.n	800c4ca <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c4b8:	f7fd ff92 	bl	800a3e0 <HAL_GetTick>
 800c4bc:	4602      	mov	r2, r0
 800c4be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4c0:	1ad3      	subs	r3, r2, r3
 800c4c2:	2b02      	cmp	r3, #2
 800c4c4:	d901      	bls.n	800c4ca <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800c4c6:	2303      	movs	r3, #3
 800c4c8:	e203      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800c4ca:	f7ff fc52 	bl	800bd72 <LL_RCC_LSI1_IsReady>
 800c4ce:	4603      	mov	r3, r0
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d0f1      	beq.n	800c4b8 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800c4d4:	f7ff fc5f 	bl	800bd96 <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c4d8:	f7fd ff82 	bl	800a3e0 <HAL_GetTick>
 800c4dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800c4de:	e008      	b.n	800c4f2 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800c4e0:	f7fd ff7e 	bl	800a3e0 <HAL_GetTick>
 800c4e4:	4602      	mov	r2, r0
 800c4e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4e8:	1ad3      	subs	r3, r2, r3
 800c4ea:	2b03      	cmp	r3, #3
 800c4ec:	d901      	bls.n	800c4f2 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800c4ee:	2303      	movs	r3, #3
 800c4f0:	e1ef      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800c4f2:	f7ff fc72 	bl	800bdda <LL_RCC_LSI2_IsReady>
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d0f1      	beq.n	800c4e0 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	699b      	ldr	r3, [r3, #24]
 800c500:	4618      	mov	r0, r3
 800c502:	f7ff fc7c 	bl	800bdfe <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800c506:	f7ff fc23 	bl	800bd50 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c50a:	f7fd ff69 	bl	800a3e0 <HAL_GetTick>
 800c50e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800c510:	e008      	b.n	800c524 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c512:	f7fd ff65 	bl	800a3e0 <HAL_GetTick>
 800c516:	4602      	mov	r2, r0
 800c518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c51a:	1ad3      	subs	r3, r2, r3
 800c51c:	2b02      	cmp	r3, #2
 800c51e:	d901      	bls.n	800c524 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800c520:	2303      	movs	r3, #3
 800c522:	e1d6      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800c524:	f7ff fc25 	bl	800bd72 <LL_RCC_LSI1_IsReady>
 800c528:	4603      	mov	r3, r0
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d1f1      	bne.n	800c512 <HAL_RCC_OscConfig+0x31a>
 800c52e:	e051      	b.n	800c5d4 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800c530:	f7ff fbfd 	bl	800bd2e <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c534:	f7fd ff54 	bl	800a3e0 <HAL_GetTick>
 800c538:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800c53a:	e00c      	b.n	800c556 <HAL_RCC_OscConfig+0x35e>
 800c53c:	20000408 	.word	0x20000408
 800c540:	2000040c 	.word	0x2000040c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c544:	f7fd ff4c 	bl	800a3e0 <HAL_GetTick>
 800c548:	4602      	mov	r2, r0
 800c54a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c54c:	1ad3      	subs	r3, r2, r3
 800c54e:	2b02      	cmp	r3, #2
 800c550:	d901      	bls.n	800c556 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800c552:	2303      	movs	r3, #3
 800c554:	e1bd      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800c556:	f7ff fc0c 	bl	800bd72 <LL_RCC_LSI1_IsReady>
 800c55a:	4603      	mov	r3, r0
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d0f1      	beq.n	800c544 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800c560:	f7ff fc2a 	bl	800bdb8 <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800c564:	e008      	b.n	800c578 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800c566:	f7fd ff3b 	bl	800a3e0 <HAL_GetTick>
 800c56a:	4602      	mov	r2, r0
 800c56c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c56e:	1ad3      	subs	r3, r2, r3
 800c570:	2b03      	cmp	r3, #3
 800c572:	d901      	bls.n	800c578 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800c574:	2303      	movs	r3, #3
 800c576:	e1ac      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800c578:	f7ff fc2f 	bl	800bdda <LL_RCC_LSI2_IsReady>
 800c57c:	4603      	mov	r3, r0
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d1f1      	bne.n	800c566 <HAL_RCC_OscConfig+0x36e>
 800c582:	e027      	b.n	800c5d4 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800c584:	f7ff fc18 	bl	800bdb8 <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c588:	f7fd ff2a 	bl	800a3e0 <HAL_GetTick>
 800c58c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800c58e:	e008      	b.n	800c5a2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800c590:	f7fd ff26 	bl	800a3e0 <HAL_GetTick>
 800c594:	4602      	mov	r2, r0
 800c596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c598:	1ad3      	subs	r3, r2, r3
 800c59a:	2b03      	cmp	r3, #3
 800c59c:	d901      	bls.n	800c5a2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800c59e:	2303      	movs	r3, #3
 800c5a0:	e197      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800c5a2:	f7ff fc1a 	bl	800bdda <LL_RCC_LSI2_IsReady>
 800c5a6:	4603      	mov	r3, r0
 800c5a8:	2b00      	cmp	r3, #0
 800c5aa:	d1f1      	bne.n	800c590 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800c5ac:	f7ff fbd0 	bl	800bd50 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c5b0:	f7fd ff16 	bl	800a3e0 <HAL_GetTick>
 800c5b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800c5b6:	e008      	b.n	800c5ca <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800c5b8:	f7fd ff12 	bl	800a3e0 <HAL_GetTick>
 800c5bc:	4602      	mov	r2, r0
 800c5be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5c0:	1ad3      	subs	r3, r2, r3
 800c5c2:	2b02      	cmp	r3, #2
 800c5c4:	d901      	bls.n	800c5ca <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800c5c6:	2303      	movs	r3, #3
 800c5c8:	e183      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800c5ca:	f7ff fbd2 	bl	800bd72 <LL_RCC_LSI1_IsReady>
 800c5ce:	4603      	mov	r3, r0
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d1f1      	bne.n	800c5b8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	f003 0304 	and.w	r3, r3, #4
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d05b      	beq.n	800c698 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c5e0:	4ba7      	ldr	r3, [pc, #668]	@ (800c880 <HAL_RCC_OscConfig+0x688>)
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	d114      	bne.n	800c616 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800c5ec:	f7fe feaa 	bl	800b344 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800c5f0:	f7fd fef6 	bl	800a3e0 <HAL_GetTick>
 800c5f4:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c5f6:	e008      	b.n	800c60a <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c5f8:	f7fd fef2 	bl	800a3e0 <HAL_GetTick>
 800c5fc:	4602      	mov	r2, r0
 800c5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c600:	1ad3      	subs	r3, r2, r3
 800c602:	2b02      	cmp	r3, #2
 800c604:	d901      	bls.n	800c60a <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800c606:	2303      	movs	r3, #3
 800c608:	e163      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800c60a:	4b9d      	ldr	r3, [pc, #628]	@ (800c880 <HAL_RCC_OscConfig+0x688>)
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c612:	2b00      	cmp	r3, #0
 800c614:	d0f0      	beq.n	800c5f8 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	689b      	ldr	r3, [r3, #8]
 800c61a:	2b01      	cmp	r3, #1
 800c61c:	d102      	bne.n	800c624 <HAL_RCC_OscConfig+0x42c>
 800c61e:	f7ff fb30 	bl	800bc82 <LL_RCC_LSE_Enable>
 800c622:	e00c      	b.n	800c63e <HAL_RCC_OscConfig+0x446>
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	689b      	ldr	r3, [r3, #8]
 800c628:	2b05      	cmp	r3, #5
 800c62a:	d104      	bne.n	800c636 <HAL_RCC_OscConfig+0x43e>
 800c62c:	f7ff fb4b 	bl	800bcc6 <LL_RCC_LSE_EnableBypass>
 800c630:	f7ff fb27 	bl	800bc82 <LL_RCC_LSE_Enable>
 800c634:	e003      	b.n	800c63e <HAL_RCC_OscConfig+0x446>
 800c636:	f7ff fb35 	bl	800bca4 <LL_RCC_LSE_Disable>
 800c63a:	f7ff fb55 	bl	800bce8 <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c63e:	687b      	ldr	r3, [r7, #4]
 800c640:	689b      	ldr	r3, [r3, #8]
 800c642:	2b00      	cmp	r3, #0
 800c644:	d014      	beq.n	800c670 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c646:	f7fd fecb 	bl	800a3e0 <HAL_GetTick>
 800c64a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800c64c:	e00a      	b.n	800c664 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c64e:	f7fd fec7 	bl	800a3e0 <HAL_GetTick>
 800c652:	4602      	mov	r2, r0
 800c654:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c656:	1ad3      	subs	r3, r2, r3
 800c658:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c65c:	4293      	cmp	r3, r2
 800c65e:	d901      	bls.n	800c664 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800c660:	2303      	movs	r3, #3
 800c662:	e136      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800c664:	f7ff fb51 	bl	800bd0a <LL_RCC_LSE_IsReady>
 800c668:	4603      	mov	r3, r0
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d0ef      	beq.n	800c64e <HAL_RCC_OscConfig+0x456>
 800c66e:	e013      	b.n	800c698 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c670:	f7fd feb6 	bl	800a3e0 <HAL_GetTick>
 800c674:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800c676:	e00a      	b.n	800c68e <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c678:	f7fd feb2 	bl	800a3e0 <HAL_GetTick>
 800c67c:	4602      	mov	r2, r0
 800c67e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c680:	1ad3      	subs	r3, r2, r3
 800c682:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c686:	4293      	cmp	r3, r2
 800c688:	d901      	bls.n	800c68e <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800c68a:	2303      	movs	r3, #3
 800c68c:	e121      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800c68e:	f7ff fb3c 	bl	800bd0a <LL_RCC_LSE_IsReady>
 800c692:	4603      	mov	r3, r0
 800c694:	2b00      	cmp	r3, #0
 800c696:	d1ef      	bne.n	800c678 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d02c      	beq.n	800c6fe <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d014      	beq.n	800c6d6 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c6ac:	f7ff fab5 	bl	800bc1a <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c6b0:	f7fd fe96 	bl	800a3e0 <HAL_GetTick>
 800c6b4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800c6b6:	e008      	b.n	800c6ca <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c6b8:	f7fd fe92 	bl	800a3e0 <HAL_GetTick>
 800c6bc:	4602      	mov	r2, r0
 800c6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c0:	1ad3      	subs	r3, r2, r3
 800c6c2:	2b02      	cmp	r3, #2
 800c6c4:	d901      	bls.n	800c6ca <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800c6c6:	2303      	movs	r3, #3
 800c6c8:	e103      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800c6ca:	f7ff fac8 	bl	800bc5e <LL_RCC_HSI48_IsReady>
 800c6ce:	4603      	mov	r3, r0
 800c6d0:	2b00      	cmp	r3, #0
 800c6d2:	d0f1      	beq.n	800c6b8 <HAL_RCC_OscConfig+0x4c0>
 800c6d4:	e013      	b.n	800c6fe <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c6d6:	f7ff fab1 	bl	800bc3c <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c6da:	f7fd fe81 	bl	800a3e0 <HAL_GetTick>
 800c6de:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800c6e0:	e008      	b.n	800c6f4 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c6e2:	f7fd fe7d 	bl	800a3e0 <HAL_GetTick>
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ea:	1ad3      	subs	r3, r2, r3
 800c6ec:	2b02      	cmp	r3, #2
 800c6ee:	d901      	bls.n	800c6f4 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800c6f0:	2303      	movs	r3, #3
 800c6f2:	e0ee      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800c6f4:	f7ff fab3 	bl	800bc5e <LL_RCC_HSI48_IsReady>
 800c6f8:	4603      	mov	r3, r0
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d1f1      	bne.n	800c6e2 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c702:	2b00      	cmp	r3, #0
 800c704:	f000 80e4 	beq.w	800c8d0 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c708:	f7ff fc11 	bl	800bf2e <LL_RCC_GetSysClkSource>
 800c70c:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800c70e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c712:	68db      	ldr	r3, [r3, #12]
 800c714:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c71a:	2b02      	cmp	r3, #2
 800c71c:	f040 80b4 	bne.w	800c888 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c720:	68fb      	ldr	r3, [r7, #12]
 800c722:	f003 0203 	and.w	r2, r3, #3
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c72a:	429a      	cmp	r2, r3
 800c72c:	d123      	bne.n	800c776 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c738:	429a      	cmp	r2, r3
 800c73a:	d11c      	bne.n	800c776 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800c73c:	68fb      	ldr	r3, [r7, #12]
 800c73e:	0a1b      	lsrs	r3, r3, #8
 800c740:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c748:	429a      	cmp	r2, r3
 800c74a:	d114      	bne.n	800c776 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800c752:	687b      	ldr	r3, [r7, #4]
 800c754:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800c756:	429a      	cmp	r2, r3
 800c758:	d10d      	bne.n	800c776 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c764:	429a      	cmp	r2, r3
 800c766:	d106      	bne.n	800c776 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800c76e:	687b      	ldr	r3, [r7, #4]
 800c770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c772:	429a      	cmp	r2, r3
 800c774:	d05d      	beq.n	800c832 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c776:	693b      	ldr	r3, [r7, #16]
 800c778:	2b0c      	cmp	r3, #12
 800c77a:	d058      	beq.n	800c82e <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800c77c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c786:	2b00      	cmp	r3, #0
 800c788:	d001      	beq.n	800c78e <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800c78a:	2301      	movs	r3, #1
 800c78c:	e0a1      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800c78e:	f7ff fc84 	bl	800c09a <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c792:	f7fd fe25 	bl	800a3e0 <HAL_GetTick>
 800c796:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c798:	e008      	b.n	800c7ac <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c79a:	f7fd fe21 	bl	800a3e0 <HAL_GetTick>
 800c79e:	4602      	mov	r2, r0
 800c7a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a2:	1ad3      	subs	r3, r2, r3
 800c7a4:	2b02      	cmp	r3, #2
 800c7a6:	d901      	bls.n	800c7ac <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800c7a8:	2303      	movs	r3, #3
 800c7aa:	e092      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c7ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	d1ef      	bne.n	800c79a <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c7ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c7be:	68da      	ldr	r2, [r3, #12]
 800c7c0:	4b30      	ldr	r3, [pc, #192]	@ (800c884 <HAL_RCC_OscConfig+0x68c>)
 800c7c2:	4013      	ands	r3, r2
 800c7c4:	687a      	ldr	r2, [r7, #4]
 800c7c6:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800c7c8:	687a      	ldr	r2, [r7, #4]
 800c7ca:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c7cc:	4311      	orrs	r1, r2
 800c7ce:	687a      	ldr	r2, [r7, #4]
 800c7d0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800c7d2:	0212      	lsls	r2, r2, #8
 800c7d4:	4311      	orrs	r1, r2
 800c7d6:	687a      	ldr	r2, [r7, #4]
 800c7d8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c7da:	4311      	orrs	r1, r2
 800c7dc:	687a      	ldr	r2, [r7, #4]
 800c7de:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800c7e0:	4311      	orrs	r1, r2
 800c7e2:	687a      	ldr	r2, [r7, #4]
 800c7e4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800c7e6:	430a      	orrs	r2, r1
 800c7e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c7ec:	4313      	orrs	r3, r2
 800c7ee:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800c7f0:	f7ff fc44 	bl	800c07c <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c7f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c7f8:	68db      	ldr	r3, [r3, #12]
 800c7fa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c7fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c802:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c804:	f7fd fdec 	bl	800a3e0 <HAL_GetTick>
 800c808:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c80a:	e008      	b.n	800c81e <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c80c:	f7fd fde8 	bl	800a3e0 <HAL_GetTick>
 800c810:	4602      	mov	r2, r0
 800c812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c814:	1ad3      	subs	r3, r2, r3
 800c816:	2b02      	cmp	r3, #2
 800c818:	d901      	bls.n	800c81e <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800c81a:	2303      	movs	r3, #3
 800c81c:	e059      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c81e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d0ef      	beq.n	800c80c <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c82c:	e050      	b.n	800c8d0 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800c82e:	2301      	movs	r3, #1
 800c830:	e04f      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c832:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d147      	bne.n	800c8d0 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800c840:	f7ff fc1c 	bl	800c07c <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c844:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c848:	68db      	ldr	r3, [r3, #12]
 800c84a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c84e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c852:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c854:	f7fd fdc4 	bl	800a3e0 <HAL_GetTick>
 800c858:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c85a:	e008      	b.n	800c86e <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c85c:	f7fd fdc0 	bl	800a3e0 <HAL_GetTick>
 800c860:	4602      	mov	r2, r0
 800c862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c864:	1ad3      	subs	r3, r2, r3
 800c866:	2b02      	cmp	r3, #2
 800c868:	d901      	bls.n	800c86e <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800c86a:	2303      	movs	r3, #3
 800c86c:	e031      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c86e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c878:	2b00      	cmp	r3, #0
 800c87a:	d0ef      	beq.n	800c85c <HAL_RCC_OscConfig+0x664>
 800c87c:	e028      	b.n	800c8d0 <HAL_RCC_OscConfig+0x6d8>
 800c87e:	bf00      	nop
 800c880:	58000400 	.word	0x58000400
 800c884:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c888:	693b      	ldr	r3, [r7, #16]
 800c88a:	2b0c      	cmp	r3, #12
 800c88c:	d01e      	beq.n	800c8cc <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c88e:	f7ff fc04 	bl	800c09a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c892:	f7fd fda5 	bl	800a3e0 <HAL_GetTick>
 800c896:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c898:	e008      	b.n	800c8ac <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c89a:	f7fd fda1 	bl	800a3e0 <HAL_GetTick>
 800c89e:	4602      	mov	r2, r0
 800c8a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8a2:	1ad3      	subs	r3, r2, r3
 800c8a4:	2b02      	cmp	r3, #2
 800c8a6:	d901      	bls.n	800c8ac <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800c8a8:	2303      	movs	r3, #3
 800c8aa:	e012      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c8ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d1ef      	bne.n	800c89a <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800c8ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c8be:	68da      	ldr	r2, [r3, #12]
 800c8c0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c8c4:	4b05      	ldr	r3, [pc, #20]	@ (800c8dc <HAL_RCC_OscConfig+0x6e4>)
 800c8c6:	4013      	ands	r3, r2
 800c8c8:	60cb      	str	r3, [r1, #12]
 800c8ca:	e001      	b.n	800c8d0 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800c8cc:	2301      	movs	r3, #1
 800c8ce:	e000      	b.n	800c8d2 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800c8d0:	2300      	movs	r3, #0
}
 800c8d2:	4618      	mov	r0, r3
 800c8d4:	3734      	adds	r7, #52	@ 0x34
 800c8d6:	46bd      	mov	sp, r7
 800c8d8:	bd90      	pop	{r4, r7, pc}
 800c8da:	bf00      	nop
 800c8dc:	eefefffc 	.word	0xeefefffc

0800c8e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c8e0:	b580      	push	{r7, lr}
 800c8e2:	b084      	sub	sp, #16
 800c8e4:	af00      	add	r7, sp, #0
 800c8e6:	6078      	str	r0, [r7, #4]
 800c8e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2b00      	cmp	r3, #0
 800c8ee:	d101      	bne.n	800c8f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c8f0:	2301      	movs	r3, #1
 800c8f2:	e12d      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c8f4:	4b98      	ldr	r3, [pc, #608]	@ (800cb58 <HAL_RCC_ClockConfig+0x278>)
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	f003 0307 	and.w	r3, r3, #7
 800c8fc:	683a      	ldr	r2, [r7, #0]
 800c8fe:	429a      	cmp	r2, r3
 800c900:	d91b      	bls.n	800c93a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c902:	4b95      	ldr	r3, [pc, #596]	@ (800cb58 <HAL_RCC_ClockConfig+0x278>)
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	f023 0207 	bic.w	r2, r3, #7
 800c90a:	4993      	ldr	r1, [pc, #588]	@ (800cb58 <HAL_RCC_ClockConfig+0x278>)
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	4313      	orrs	r3, r2
 800c910:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c912:	f7fd fd65 	bl	800a3e0 <HAL_GetTick>
 800c916:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c918:	e008      	b.n	800c92c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c91a:	f7fd fd61 	bl	800a3e0 <HAL_GetTick>
 800c91e:	4602      	mov	r2, r0
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	1ad3      	subs	r3, r2, r3
 800c924:	2b02      	cmp	r3, #2
 800c926:	d901      	bls.n	800c92c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800c928:	2303      	movs	r3, #3
 800c92a:	e111      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c92c:	4b8a      	ldr	r3, [pc, #552]	@ (800cb58 <HAL_RCC_ClockConfig+0x278>)
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	f003 0307 	and.w	r3, r3, #7
 800c934:	683a      	ldr	r2, [r7, #0]
 800c936:	429a      	cmp	r2, r3
 800c938:	d1ef      	bne.n	800c91a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	f003 0302 	and.w	r3, r3, #2
 800c942:	2b00      	cmp	r3, #0
 800c944:	d016      	beq.n	800c974 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	689b      	ldr	r3, [r3, #8]
 800c94a:	4618      	mov	r0, r3
 800c94c:	f7ff fafb 	bl	800bf46 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c950:	f7fd fd46 	bl	800a3e0 <HAL_GetTick>
 800c954:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800c956:	e008      	b.n	800c96a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c958:	f7fd fd42 	bl	800a3e0 <HAL_GetTick>
 800c95c:	4602      	mov	r2, r0
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	1ad3      	subs	r3, r2, r3
 800c962:	2b02      	cmp	r3, #2
 800c964:	d901      	bls.n	800c96a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800c966:	2303      	movs	r3, #3
 800c968:	e0f2      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800c96a:	f7ff fbe8 	bl	800c13e <LL_RCC_IsActiveFlag_HPRE>
 800c96e:	4603      	mov	r3, r0
 800c970:	2b00      	cmp	r3, #0
 800c972:	d0f1      	beq.n	800c958 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	f003 0320 	and.w	r3, r3, #32
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d016      	beq.n	800c9ae <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	695b      	ldr	r3, [r3, #20]
 800c984:	4618      	mov	r0, r3
 800c986:	f7ff faf2 	bl	800bf6e <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c98a:	f7fd fd29 	bl	800a3e0 <HAL_GetTick>
 800c98e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800c990:	e008      	b.n	800c9a4 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c992:	f7fd fd25 	bl	800a3e0 <HAL_GetTick>
 800c996:	4602      	mov	r2, r0
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	1ad3      	subs	r3, r2, r3
 800c99c:	2b02      	cmp	r3, #2
 800c99e:	d901      	bls.n	800c9a4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800c9a0:	2303      	movs	r3, #3
 800c9a2:	e0d5      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800c9a4:	f7ff fbdd 	bl	800c162 <LL_RCC_IsActiveFlag_C2HPRE>
 800c9a8:	4603      	mov	r3, r0
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d0f1      	beq.n	800c992 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800c9ae:	687b      	ldr	r3, [r7, #4]
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d016      	beq.n	800c9e8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	699b      	ldr	r3, [r3, #24]
 800c9be:	4618      	mov	r0, r3
 800c9c0:	f7ff faeb 	bl	800bf9a <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c9c4:	f7fd fd0c 	bl	800a3e0 <HAL_GetTick>
 800c9c8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800c9ca:	e008      	b.n	800c9de <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c9cc:	f7fd fd08 	bl	800a3e0 <HAL_GetTick>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	1ad3      	subs	r3, r2, r3
 800c9d6:	2b02      	cmp	r3, #2
 800c9d8:	d901      	bls.n	800c9de <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800c9da:	2303      	movs	r3, #3
 800c9dc:	e0b8      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800c9de:	f7ff fbd3 	bl	800c188 <LL_RCC_IsActiveFlag_SHDHPRE>
 800c9e2:	4603      	mov	r3, r0
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d0f1      	beq.n	800c9cc <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	f003 0304 	and.w	r3, r3, #4
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d016      	beq.n	800ca22 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	68db      	ldr	r3, [r3, #12]
 800c9f8:	4618      	mov	r0, r3
 800c9fa:	f7ff fae5 	bl	800bfc8 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c9fe:	f7fd fcef 	bl	800a3e0 <HAL_GetTick>
 800ca02:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800ca04:	e008      	b.n	800ca18 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ca06:	f7fd fceb 	bl	800a3e0 <HAL_GetTick>
 800ca0a:	4602      	mov	r2, r0
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	1ad3      	subs	r3, r2, r3
 800ca10:	2b02      	cmp	r3, #2
 800ca12:	d901      	bls.n	800ca18 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800ca14:	2303      	movs	r3, #3
 800ca16:	e09b      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800ca18:	f7ff fbc9 	bl	800c1ae <LL_RCC_IsActiveFlag_PPRE1>
 800ca1c:	4603      	mov	r3, r0
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d0f1      	beq.n	800ca06 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800ca22:	687b      	ldr	r3, [r7, #4]
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	f003 0308 	and.w	r3, r3, #8
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d017      	beq.n	800ca5e <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	691b      	ldr	r3, [r3, #16]
 800ca32:	00db      	lsls	r3, r3, #3
 800ca34:	4618      	mov	r0, r3
 800ca36:	f7ff fadb 	bl	800bff0 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800ca3a:	f7fd fcd1 	bl	800a3e0 <HAL_GetTick>
 800ca3e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800ca40:	e008      	b.n	800ca54 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800ca42:	f7fd fccd 	bl	800a3e0 <HAL_GetTick>
 800ca46:	4602      	mov	r2, r0
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	1ad3      	subs	r3, r2, r3
 800ca4c:	2b02      	cmp	r3, #2
 800ca4e:	d901      	bls.n	800ca54 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800ca50:	2303      	movs	r3, #3
 800ca52:	e07d      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800ca54:	f7ff fbbd 	bl	800c1d2 <LL_RCC_IsActiveFlag_PPRE2>
 800ca58:	4603      	mov	r3, r0
 800ca5a:	2b00      	cmp	r3, #0
 800ca5c:	d0f1      	beq.n	800ca42 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	f003 0301 	and.w	r3, r3, #1
 800ca66:	2b00      	cmp	r3, #0
 800ca68:	d043      	beq.n	800caf2 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	685b      	ldr	r3, [r3, #4]
 800ca6e:	2b02      	cmp	r3, #2
 800ca70:	d106      	bne.n	800ca80 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800ca72:	f7ff f87b 	bl	800bb6c <LL_RCC_HSE_IsReady>
 800ca76:	4603      	mov	r3, r0
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d11e      	bne.n	800caba <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ca7c:	2301      	movs	r3, #1
 800ca7e:	e067      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	685b      	ldr	r3, [r3, #4]
 800ca84:	2b03      	cmp	r3, #3
 800ca86:	d106      	bne.n	800ca96 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800ca88:	f7ff fb16 	bl	800c0b8 <LL_RCC_PLL_IsReady>
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d113      	bne.n	800caba <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800ca92:	2301      	movs	r3, #1
 800ca94:	e05c      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	685b      	ldr	r3, [r3, #4]
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d106      	bne.n	800caac <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800ca9e:	f7ff f9e3 	bl	800be68 <LL_RCC_MSI_IsReady>
 800caa2:	4603      	mov	r3, r0
 800caa4:	2b00      	cmp	r3, #0
 800caa6:	d108      	bne.n	800caba <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800caa8:	2301      	movs	r3, #1
 800caaa:	e051      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800caac:	f7ff f88e 	bl	800bbcc <LL_RCC_HSI_IsReady>
 800cab0:	4603      	mov	r3, r0
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d101      	bne.n	800caba <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800cab6:	2301      	movs	r3, #1
 800cab8:	e04a      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800caba:	687b      	ldr	r3, [r7, #4]
 800cabc:	685b      	ldr	r3, [r3, #4]
 800cabe:	4618      	mov	r0, r3
 800cac0:	f7ff fa21 	bl	800bf06 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cac4:	f7fd fc8c 	bl	800a3e0 <HAL_GetTick>
 800cac8:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800caca:	e00a      	b.n	800cae2 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800cacc:	f7fd fc88 	bl	800a3e0 <HAL_GetTick>
 800cad0:	4602      	mov	r2, r0
 800cad2:	68fb      	ldr	r3, [r7, #12]
 800cad4:	1ad3      	subs	r3, r2, r3
 800cad6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cada:	4293      	cmp	r3, r2
 800cadc:	d901      	bls.n	800cae2 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800cade:	2303      	movs	r3, #3
 800cae0:	e036      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800cae2:	f7ff fa24 	bl	800bf2e <LL_RCC_GetSysClkSource>
 800cae6:	4602      	mov	r2, r0
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	685b      	ldr	r3, [r3, #4]
 800caec:	009b      	lsls	r3, r3, #2
 800caee:	429a      	cmp	r2, r3
 800caf0:	d1ec      	bne.n	800cacc <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800caf2:	4b19      	ldr	r3, [pc, #100]	@ (800cb58 <HAL_RCC_ClockConfig+0x278>)
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	f003 0307 	and.w	r3, r3, #7
 800cafa:	683a      	ldr	r2, [r7, #0]
 800cafc:	429a      	cmp	r2, r3
 800cafe:	d21b      	bcs.n	800cb38 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800cb00:	4b15      	ldr	r3, [pc, #84]	@ (800cb58 <HAL_RCC_ClockConfig+0x278>)
 800cb02:	681b      	ldr	r3, [r3, #0]
 800cb04:	f023 0207 	bic.w	r2, r3, #7
 800cb08:	4913      	ldr	r1, [pc, #76]	@ (800cb58 <HAL_RCC_ClockConfig+0x278>)
 800cb0a:	683b      	ldr	r3, [r7, #0]
 800cb0c:	4313      	orrs	r3, r2
 800cb0e:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cb10:	f7fd fc66 	bl	800a3e0 <HAL_GetTick>
 800cb14:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cb16:	e008      	b.n	800cb2a <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800cb18:	f7fd fc62 	bl	800a3e0 <HAL_GetTick>
 800cb1c:	4602      	mov	r2, r0
 800cb1e:	68fb      	ldr	r3, [r7, #12]
 800cb20:	1ad3      	subs	r3, r2, r3
 800cb22:	2b02      	cmp	r3, #2
 800cb24:	d901      	bls.n	800cb2a <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800cb26:	2303      	movs	r3, #3
 800cb28:	e012      	b.n	800cb50 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800cb2a:	4b0b      	ldr	r3, [pc, #44]	@ (800cb58 <HAL_RCC_ClockConfig+0x278>)
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	f003 0307 	and.w	r3, r3, #7
 800cb32:	683a      	ldr	r2, [r7, #0]
 800cb34:	429a      	cmp	r2, r3
 800cb36:	d1ef      	bne.n	800cb18 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800cb38:	f000 f87e 	bl	800cc38 <HAL_RCC_GetHCLKFreq>
 800cb3c:	4603      	mov	r3, r0
 800cb3e:	4a07      	ldr	r2, [pc, #28]	@ (800cb5c <HAL_RCC_ClockConfig+0x27c>)
 800cb40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800cb42:	f7fd fc59 	bl	800a3f8 <HAL_GetTickPrio>
 800cb46:	4603      	mov	r3, r0
 800cb48:	4618      	mov	r0, r3
 800cb4a:	f7fd fbfb 	bl	800a344 <HAL_InitTick>
 800cb4e:	4603      	mov	r3, r0
}
 800cb50:	4618      	mov	r0, r3
 800cb52:	3710      	adds	r7, #16
 800cb54:	46bd      	mov	sp, r7
 800cb56:	bd80      	pop	{r7, pc}
 800cb58:	58004000 	.word	0x58004000
 800cb5c:	20000408 	.word	0x20000408

0800cb60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800cb60:	b590      	push	{r4, r7, lr}
 800cb62:	b085      	sub	sp, #20
 800cb64:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800cb66:	f7ff f9e2 	bl	800bf2e <LL_RCC_GetSysClkSource>
 800cb6a:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2b00      	cmp	r3, #0
 800cb70:	d10a      	bne.n	800cb88 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800cb72:	f7ff f99e 	bl	800beb2 <LL_RCC_MSI_GetRange>
 800cb76:	4603      	mov	r3, r0
 800cb78:	091b      	lsrs	r3, r3, #4
 800cb7a:	f003 030f 	and.w	r3, r3, #15
 800cb7e:	4a2b      	ldr	r2, [pc, #172]	@ (800cc2c <HAL_RCC_GetSysClockFreq+0xcc>)
 800cb80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb84:	60fb      	str	r3, [r7, #12]
 800cb86:	e04b      	b.n	800cc20 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	2b04      	cmp	r3, #4
 800cb8c:	d102      	bne.n	800cb94 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800cb8e:	4b28      	ldr	r3, [pc, #160]	@ (800cc30 <HAL_RCC_GetSysClockFreq+0xd0>)
 800cb90:	60fb      	str	r3, [r7, #12]
 800cb92:	e045      	b.n	800cc20 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	2b08      	cmp	r3, #8
 800cb98:	d10a      	bne.n	800cbb0 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800cb9a:	f7fe ffb7 	bl	800bb0c <LL_RCC_HSE_IsEnabledDiv2>
 800cb9e:	4603      	mov	r3, r0
 800cba0:	2b01      	cmp	r3, #1
 800cba2:	d102      	bne.n	800cbaa <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800cba4:	4b22      	ldr	r3, [pc, #136]	@ (800cc30 <HAL_RCC_GetSysClockFreq+0xd0>)
 800cba6:	60fb      	str	r3, [r7, #12]
 800cba8:	e03a      	b.n	800cc20 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800cbaa:	4b22      	ldr	r3, [pc, #136]	@ (800cc34 <HAL_RCC_GetSysClockFreq+0xd4>)
 800cbac:	60fb      	str	r3, [r7, #12]
 800cbae:	e037      	b.n	800cc20 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800cbb0:	f7ff fab9 	bl	800c126 <LL_RCC_PLL_GetMainSource>
 800cbb4:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800cbb6:	683b      	ldr	r3, [r7, #0]
 800cbb8:	2b02      	cmp	r3, #2
 800cbba:	d003      	beq.n	800cbc4 <HAL_RCC_GetSysClockFreq+0x64>
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	2b03      	cmp	r3, #3
 800cbc0:	d003      	beq.n	800cbca <HAL_RCC_GetSysClockFreq+0x6a>
 800cbc2:	e00d      	b.n	800cbe0 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800cbc4:	4b1a      	ldr	r3, [pc, #104]	@ (800cc30 <HAL_RCC_GetSysClockFreq+0xd0>)
 800cbc6:	60bb      	str	r3, [r7, #8]
        break;
 800cbc8:	e015      	b.n	800cbf6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800cbca:	f7fe ff9f 	bl	800bb0c <LL_RCC_HSE_IsEnabledDiv2>
 800cbce:	4603      	mov	r3, r0
 800cbd0:	2b01      	cmp	r3, #1
 800cbd2:	d102      	bne.n	800cbda <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800cbd4:	4b16      	ldr	r3, [pc, #88]	@ (800cc30 <HAL_RCC_GetSysClockFreq+0xd0>)
 800cbd6:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800cbd8:	e00d      	b.n	800cbf6 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800cbda:	4b16      	ldr	r3, [pc, #88]	@ (800cc34 <HAL_RCC_GetSysClockFreq+0xd4>)
 800cbdc:	60bb      	str	r3, [r7, #8]
        break;
 800cbde:	e00a      	b.n	800cbf6 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800cbe0:	f7ff f967 	bl	800beb2 <LL_RCC_MSI_GetRange>
 800cbe4:	4603      	mov	r3, r0
 800cbe6:	091b      	lsrs	r3, r3, #4
 800cbe8:	f003 030f 	and.w	r3, r3, #15
 800cbec:	4a0f      	ldr	r2, [pc, #60]	@ (800cc2c <HAL_RCC_GetSysClockFreq+0xcc>)
 800cbee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cbf2:	60bb      	str	r3, [r7, #8]
        break;
 800cbf4:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800cbf6:	f7ff fa71 	bl	800c0dc <LL_RCC_PLL_GetN>
 800cbfa:	4602      	mov	r2, r0
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	fb03 f402 	mul.w	r4, r3, r2
 800cc02:	f7ff fa84 	bl	800c10e <LL_RCC_PLL_GetDivider>
 800cc06:	4603      	mov	r3, r0
 800cc08:	091b      	lsrs	r3, r3, #4
 800cc0a:	3301      	adds	r3, #1
 800cc0c:	fbb4 f4f3 	udiv	r4, r4, r3
 800cc10:	f7ff fa71 	bl	800c0f6 <LL_RCC_PLL_GetR>
 800cc14:	4603      	mov	r3, r0
 800cc16:	0f5b      	lsrs	r3, r3, #29
 800cc18:	3301      	adds	r3, #1
 800cc1a:	fbb4 f3f3 	udiv	r3, r4, r3
 800cc1e:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800cc20:	68fb      	ldr	r3, [r7, #12]
}
 800cc22:	4618      	mov	r0, r3
 800cc24:	3714      	adds	r7, #20
 800cc26:	46bd      	mov	sp, r7
 800cc28:	bd90      	pop	{r4, r7, pc}
 800cc2a:	bf00      	nop
 800cc2c:	0801d2e8 	.word	0x0801d2e8
 800cc30:	00f42400 	.word	0x00f42400
 800cc34:	01e84800 	.word	0x01e84800

0800cc38 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800cc38:	b598      	push	{r3, r4, r7, lr}
 800cc3a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800cc3c:	f7ff ff90 	bl	800cb60 <HAL_RCC_GetSysClockFreq>
 800cc40:	4604      	mov	r4, r0
 800cc42:	f7ff f9e9 	bl	800c018 <LL_RCC_GetAHBPrescaler>
 800cc46:	4603      	mov	r3, r0
 800cc48:	091b      	lsrs	r3, r3, #4
 800cc4a:	f003 030f 	and.w	r3, r3, #15
 800cc4e:	4a03      	ldr	r2, [pc, #12]	@ (800cc5c <HAL_RCC_GetHCLKFreq+0x24>)
 800cc50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc54:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800cc58:	4618      	mov	r0, r3
 800cc5a:	bd98      	pop	{r3, r4, r7, pc}
 800cc5c:	0801d288 	.word	0x0801d288

0800cc60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800cc60:	b598      	push	{r3, r4, r7, lr}
 800cc62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800cc64:	f7ff ffe8 	bl	800cc38 <HAL_RCC_GetHCLKFreq>
 800cc68:	4604      	mov	r4, r0
 800cc6a:	f7ff f9ef 	bl	800c04c <LL_RCC_GetAPB1Prescaler>
 800cc6e:	4603      	mov	r3, r0
 800cc70:	0a1b      	lsrs	r3, r3, #8
 800cc72:	f003 0307 	and.w	r3, r3, #7
 800cc76:	4a04      	ldr	r2, [pc, #16]	@ (800cc88 <HAL_RCC_GetPCLK1Freq+0x28>)
 800cc78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cc7c:	f003 031f 	and.w	r3, r3, #31
 800cc80:	fa24 f303 	lsr.w	r3, r4, r3
}
 800cc84:	4618      	mov	r0, r3
 800cc86:	bd98      	pop	{r3, r4, r7, pc}
 800cc88:	0801d2c8 	.word	0x0801d2c8

0800cc8c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800cc8c:	b598      	push	{r3, r4, r7, lr}
 800cc8e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800cc90:	f7ff ffd2 	bl	800cc38 <HAL_RCC_GetHCLKFreq>
 800cc94:	4604      	mov	r4, r0
 800cc96:	f7ff f9e5 	bl	800c064 <LL_RCC_GetAPB2Prescaler>
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	0adb      	lsrs	r3, r3, #11
 800cc9e:	f003 0307 	and.w	r3, r3, #7
 800cca2:	4a04      	ldr	r2, [pc, #16]	@ (800ccb4 <HAL_RCC_GetPCLK2Freq+0x28>)
 800cca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cca8:	f003 031f 	and.w	r3, r3, #31
 800ccac:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ccb0:	4618      	mov	r0, r3
 800ccb2:	bd98      	pop	{r3, r4, r7, pc}
 800ccb4:	0801d2c8 	.word	0x0801d2c8

0800ccb8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800ccb8:	b590      	push	{r4, r7, lr}
 800ccba:	b085      	sub	sp, #20
 800ccbc:	af00      	add	r7, sp, #0
 800ccbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	2bb0      	cmp	r3, #176	@ 0xb0
 800ccc4:	d903      	bls.n	800ccce <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800ccc6:	4b15      	ldr	r3, [pc, #84]	@ (800cd1c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800ccc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccca:	60fb      	str	r3, [r7, #12]
 800cccc:	e007      	b.n	800ccde <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	091b      	lsrs	r3, r3, #4
 800ccd2:	f003 030f 	and.w	r3, r3, #15
 800ccd6:	4a11      	ldr	r2, [pc, #68]	@ (800cd1c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800ccd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ccdc:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800ccde:	f7ff f9a7 	bl	800c030 <LL_RCC_GetAHB4Prescaler>
 800cce2:	4603      	mov	r3, r0
 800cce4:	091b      	lsrs	r3, r3, #4
 800cce6:	f003 030f 	and.w	r3, r3, #15
 800ccea:	4a0d      	ldr	r2, [pc, #52]	@ (800cd20 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800ccec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ccf0:	68fa      	ldr	r2, [r7, #12]
 800ccf2:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccf6:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800ccf8:	68bb      	ldr	r3, [r7, #8]
 800ccfa:	4a0a      	ldr	r2, [pc, #40]	@ (800cd24 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800ccfc:	fba2 2303 	umull	r2, r3, r2, r3
 800cd00:	0c9c      	lsrs	r4, r3, #18
 800cd02:	f7fe fb2f 	bl	800b364 <HAL_PWREx_GetVoltageRange>
 800cd06:	4603      	mov	r3, r0
 800cd08:	4619      	mov	r1, r3
 800cd0a:	4620      	mov	r0, r4
 800cd0c:	f000 f80c 	bl	800cd28 <RCC_SetFlashLatency>
 800cd10:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800cd12:	4618      	mov	r0, r3
 800cd14:	3714      	adds	r7, #20
 800cd16:	46bd      	mov	sp, r7
 800cd18:	bd90      	pop	{r4, r7, pc}
 800cd1a:	bf00      	nop
 800cd1c:	0801d2e8 	.word	0x0801d2e8
 800cd20:	0801d288 	.word	0x0801d288
 800cd24:	431bde83 	.word	0x431bde83

0800cd28 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800cd28:	b590      	push	{r4, r7, lr}
 800cd2a:	b093      	sub	sp, #76	@ 0x4c
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
 800cd30:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800cd32:	4b37      	ldr	r3, [pc, #220]	@ (800ce10 <RCC_SetFlashLatency+0xe8>)
 800cd34:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800cd38:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cd3a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800cd3e:	4a35      	ldr	r2, [pc, #212]	@ (800ce14 <RCC_SetFlashLatency+0xec>)
 800cd40:	f107 031c 	add.w	r3, r7, #28
 800cd44:	ca07      	ldmia	r2, {r0, r1, r2}
 800cd46:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800cd4a:	4b33      	ldr	r3, [pc, #204]	@ (800ce18 <RCC_SetFlashLatency+0xf0>)
 800cd4c:	f107 040c 	add.w	r4, r7, #12
 800cd50:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800cd52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800cd56:	2300      	movs	r3, #0
 800cd58:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cd5a:	683b      	ldr	r3, [r7, #0]
 800cd5c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd60:	d11a      	bne.n	800cd98 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800cd62:	2300      	movs	r3, #0
 800cd64:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd66:	e013      	b.n	800cd90 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800cd68:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd6a:	009b      	lsls	r3, r3, #2
 800cd6c:	3348      	adds	r3, #72	@ 0x48
 800cd6e:	443b      	add	r3, r7
 800cd70:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800cd74:	687a      	ldr	r2, [r7, #4]
 800cd76:	429a      	cmp	r2, r3
 800cd78:	d807      	bhi.n	800cd8a <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800cd7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd7c:	009b      	lsls	r3, r3, #2
 800cd7e:	3348      	adds	r3, #72	@ 0x48
 800cd80:	443b      	add	r3, r7
 800cd82:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800cd86:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800cd88:	e020      	b.n	800cdcc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800cd8a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd8c:	3301      	adds	r3, #1
 800cd8e:	643b      	str	r3, [r7, #64]	@ 0x40
 800cd90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cd92:	2b03      	cmp	r3, #3
 800cd94:	d9e8      	bls.n	800cd68 <RCC_SetFlashLatency+0x40>
 800cd96:	e019      	b.n	800cdcc <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800cd98:	2300      	movs	r3, #0
 800cd9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cd9c:	e013      	b.n	800cdc6 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800cd9e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cda0:	009b      	lsls	r3, r3, #2
 800cda2:	3348      	adds	r3, #72	@ 0x48
 800cda4:	443b      	add	r3, r7
 800cda6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800cdaa:	687a      	ldr	r2, [r7, #4]
 800cdac:	429a      	cmp	r2, r3
 800cdae:	d807      	bhi.n	800cdc0 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800cdb0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdb2:	009b      	lsls	r3, r3, #2
 800cdb4:	3348      	adds	r3, #72	@ 0x48
 800cdb6:	443b      	add	r3, r7
 800cdb8:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800cdbc:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800cdbe:	e005      	b.n	800cdcc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800cdc0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdc2:	3301      	adds	r3, #1
 800cdc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cdc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdc8:	2b02      	cmp	r3, #2
 800cdca:	d9e8      	bls.n	800cd9e <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800cdcc:	4b13      	ldr	r3, [pc, #76]	@ (800ce1c <RCC_SetFlashLatency+0xf4>)
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	f023 0207 	bic.w	r2, r3, #7
 800cdd4:	4911      	ldr	r1, [pc, #68]	@ (800ce1c <RCC_SetFlashLatency+0xf4>)
 800cdd6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdd8:	4313      	orrs	r3, r2
 800cdda:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800cddc:	f7fd fb00 	bl	800a3e0 <HAL_GetTick>
 800cde0:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800cde2:	e008      	b.n	800cdf6 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800cde4:	f7fd fafc 	bl	800a3e0 <HAL_GetTick>
 800cde8:	4602      	mov	r2, r0
 800cdea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cdec:	1ad3      	subs	r3, r2, r3
 800cdee:	2b02      	cmp	r3, #2
 800cdf0:	d901      	bls.n	800cdf6 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800cdf2:	2303      	movs	r3, #3
 800cdf4:	e007      	b.n	800ce06 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800cdf6:	4b09      	ldr	r3, [pc, #36]	@ (800ce1c <RCC_SetFlashLatency+0xf4>)
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	f003 0307 	and.w	r3, r3, #7
 800cdfe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ce00:	429a      	cmp	r2, r3
 800ce02:	d1ef      	bne.n	800cde4 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800ce04:	2300      	movs	r3, #0
}
 800ce06:	4618      	mov	r0, r3
 800ce08:	374c      	adds	r7, #76	@ 0x4c
 800ce0a:	46bd      	mov	sp, r7
 800ce0c:	bd90      	pop	{r4, r7, pc}
 800ce0e:	bf00      	nop
 800ce10:	08018288 	.word	0x08018288
 800ce14:	08018298 	.word	0x08018298
 800ce18:	080182a4 	.word	0x080182a4
 800ce1c:	58004000 	.word	0x58004000

0800ce20 <LL_RCC_LSE_IsEnabled>:
{
 800ce20:	b480      	push	{r7}
 800ce22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800ce24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ce28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce2c:	f003 0301 	and.w	r3, r3, #1
 800ce30:	2b01      	cmp	r3, #1
 800ce32:	d101      	bne.n	800ce38 <LL_RCC_LSE_IsEnabled+0x18>
 800ce34:	2301      	movs	r3, #1
 800ce36:	e000      	b.n	800ce3a <LL_RCC_LSE_IsEnabled+0x1a>
 800ce38:	2300      	movs	r3, #0
}
 800ce3a:	4618      	mov	r0, r3
 800ce3c:	46bd      	mov	sp, r7
 800ce3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce42:	4770      	bx	lr

0800ce44 <LL_RCC_LSE_IsReady>:
{
 800ce44:	b480      	push	{r7}
 800ce46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800ce48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ce4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ce50:	f003 0302 	and.w	r3, r3, #2
 800ce54:	2b02      	cmp	r3, #2
 800ce56:	d101      	bne.n	800ce5c <LL_RCC_LSE_IsReady+0x18>
 800ce58:	2301      	movs	r3, #1
 800ce5a:	e000      	b.n	800ce5e <LL_RCC_LSE_IsReady+0x1a>
 800ce5c:	2300      	movs	r3, #0
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	46bd      	mov	sp, r7
 800ce62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce66:	4770      	bx	lr

0800ce68 <LL_RCC_SetRFWKPClockSource>:
{
 800ce68:	b480      	push	{r7}
 800ce6a:	b083      	sub	sp, #12
 800ce6c:	af00      	add	r7, sp, #0
 800ce6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800ce70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ce74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ce78:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800ce7c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	4313      	orrs	r3, r2
 800ce84:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800ce88:	bf00      	nop
 800ce8a:	370c      	adds	r7, #12
 800ce8c:	46bd      	mov	sp, r7
 800ce8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce92:	4770      	bx	lr

0800ce94 <LL_RCC_SetSMPSClockSource>:
{
 800ce94:	b480      	push	{r7}
 800ce96:	b083      	sub	sp, #12
 800ce98:	af00      	add	r7, sp, #0
 800ce9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800ce9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cea0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cea2:	f023 0203 	bic.w	r2, r3, #3
 800cea6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	4313      	orrs	r3, r2
 800ceae:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800ceb0:	bf00      	nop
 800ceb2:	370c      	adds	r7, #12
 800ceb4:	46bd      	mov	sp, r7
 800ceb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ceba:	4770      	bx	lr

0800cebc <LL_RCC_SetSMPSPrescaler>:
{
 800cebc:	b480      	push	{r7}
 800cebe:	b083      	sub	sp, #12
 800cec0:	af00      	add	r7, sp, #0
 800cec2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800cec4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ceca:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800cece:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	4313      	orrs	r3, r2
 800ced6:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800ced8:	bf00      	nop
 800ceda:	370c      	adds	r7, #12
 800cedc:	46bd      	mov	sp, r7
 800cede:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cee2:	4770      	bx	lr

0800cee4 <LL_RCC_SetUSARTClockSource>:
{
 800cee4:	b480      	push	{r7}
 800cee6:	b083      	sub	sp, #12
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800ceec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cef0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cef4:	f023 0203 	bic.w	r2, r3, #3
 800cef8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	4313      	orrs	r3, r2
 800cf00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cf04:	bf00      	nop
 800cf06:	370c      	adds	r7, #12
 800cf08:	46bd      	mov	sp, r7
 800cf0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf0e:	4770      	bx	lr

0800cf10 <LL_RCC_SetLPUARTClockSource>:
{
 800cf10:	b480      	push	{r7}
 800cf12:	b083      	sub	sp, #12
 800cf14:	af00      	add	r7, sp, #0
 800cf16:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800cf18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cf1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cf20:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800cf24:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	4313      	orrs	r3, r2
 800cf2c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cf30:	bf00      	nop
 800cf32:	370c      	adds	r7, #12
 800cf34:	46bd      	mov	sp, r7
 800cf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf3a:	4770      	bx	lr

0800cf3c <LL_RCC_SetI2CClockSource>:
{
 800cf3c:	b480      	push	{r7}
 800cf3e:	b083      	sub	sp, #12
 800cf40:	af00      	add	r7, sp, #0
 800cf42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800cf44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cf48:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	091b      	lsrs	r3, r3, #4
 800cf50:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800cf54:	43db      	mvns	r3, r3
 800cf56:	401a      	ands	r2, r3
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	011b      	lsls	r3, r3, #4
 800cf5c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800cf60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cf64:	4313      	orrs	r3, r2
 800cf66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cf6a:	bf00      	nop
 800cf6c:	370c      	adds	r7, #12
 800cf6e:	46bd      	mov	sp, r7
 800cf70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf74:	4770      	bx	lr

0800cf76 <LL_RCC_SetLPTIMClockSource>:
{
 800cf76:	b480      	push	{r7}
 800cf78:	b083      	sub	sp, #12
 800cf7a:	af00      	add	r7, sp, #0
 800cf7c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800cf7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cf82:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	0c1b      	lsrs	r3, r3, #16
 800cf8a:	041b      	lsls	r3, r3, #16
 800cf8c:	43db      	mvns	r3, r3
 800cf8e:	401a      	ands	r2, r3
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	041b      	lsls	r3, r3, #16
 800cf94:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cf98:	4313      	orrs	r3, r2
 800cf9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cf9e:	bf00      	nop
 800cfa0:	370c      	adds	r7, #12
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa8:	4770      	bx	lr

0800cfaa <LL_RCC_SetSAIClockSource>:
{
 800cfaa:	b480      	push	{r7}
 800cfac:	b083      	sub	sp, #12
 800cfae:	af00      	add	r7, sp, #0
 800cfb0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800cfb2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cfb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cfba:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800cfbe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cfc2:	687b      	ldr	r3, [r7, #4]
 800cfc4:	4313      	orrs	r3, r2
 800cfc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cfca:	bf00      	nop
 800cfcc:	370c      	adds	r7, #12
 800cfce:	46bd      	mov	sp, r7
 800cfd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfd4:	4770      	bx	lr

0800cfd6 <LL_RCC_SetRNGClockSource>:
{
 800cfd6:	b480      	push	{r7}
 800cfd8:	b083      	sub	sp, #12
 800cfda:	af00      	add	r7, sp, #0
 800cfdc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800cfde:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cfe2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800cfe6:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800cfea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	4313      	orrs	r3, r2
 800cff2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800cff6:	bf00      	nop
 800cff8:	370c      	adds	r7, #12
 800cffa:	46bd      	mov	sp, r7
 800cffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d000:	4770      	bx	lr

0800d002 <LL_RCC_SetCLK48ClockSource>:
{
 800d002:	b480      	push	{r7}
 800d004:	b083      	sub	sp, #12
 800d006:	af00      	add	r7, sp, #0
 800d008:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800d00a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d00e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d012:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800d016:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d01a:	687b      	ldr	r3, [r7, #4]
 800d01c:	4313      	orrs	r3, r2
 800d01e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800d022:	bf00      	nop
 800d024:	370c      	adds	r7, #12
 800d026:	46bd      	mov	sp, r7
 800d028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d02c:	4770      	bx	lr

0800d02e <LL_RCC_SetUSBClockSource>:
{
 800d02e:	b580      	push	{r7, lr}
 800d030:	b082      	sub	sp, #8
 800d032:	af00      	add	r7, sp, #0
 800d034:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800d036:	6878      	ldr	r0, [r7, #4]
 800d038:	f7ff ffe3 	bl	800d002 <LL_RCC_SetCLK48ClockSource>
}
 800d03c:	bf00      	nop
 800d03e:	3708      	adds	r7, #8
 800d040:	46bd      	mov	sp, r7
 800d042:	bd80      	pop	{r7, pc}

0800d044 <LL_RCC_SetADCClockSource>:
{
 800d044:	b480      	push	{r7}
 800d046:	b083      	sub	sp, #12
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800d04c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d050:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d054:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800d058:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	4313      	orrs	r3, r2
 800d060:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800d064:	bf00      	nop
 800d066:	370c      	adds	r7, #12
 800d068:	46bd      	mov	sp, r7
 800d06a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06e:	4770      	bx	lr

0800d070 <LL_RCC_SetRTCClockSource>:
{
 800d070:	b480      	push	{r7}
 800d072:	b083      	sub	sp, #12
 800d074:	af00      	add	r7, sp, #0
 800d076:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800d078:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d07c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d080:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d084:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	4313      	orrs	r3, r2
 800d08c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800d090:	bf00      	nop
 800d092:	370c      	adds	r7, #12
 800d094:	46bd      	mov	sp, r7
 800d096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d09a:	4770      	bx	lr

0800d09c <LL_RCC_GetRTCClockSource>:
{
 800d09c:	b480      	push	{r7}
 800d09e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800d0a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d0a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800d0ac:	4618      	mov	r0, r3
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b4:	4770      	bx	lr

0800d0b6 <LL_RCC_ForceBackupDomainReset>:
{
 800d0b6:	b480      	push	{r7}
 800d0b8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800d0ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d0be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0c2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d0c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d0ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800d0ce:	bf00      	nop
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d6:	4770      	bx	lr

0800d0d8 <LL_RCC_ReleaseBackupDomainReset>:
{
 800d0d8:	b480      	push	{r7}
 800d0da:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800d0dc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d0e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d0e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d0e8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d0ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800d0f0:	bf00      	nop
 800d0f2:	46bd      	mov	sp, r7
 800d0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f8:	4770      	bx	lr

0800d0fa <LL_RCC_PLLSAI1_Enable>:
{
 800d0fa:	b480      	push	{r7}
 800d0fc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800d0fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d108:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d10c:	6013      	str	r3, [r2, #0]
}
 800d10e:	bf00      	nop
 800d110:	46bd      	mov	sp, r7
 800d112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d116:	4770      	bx	lr

0800d118 <LL_RCC_PLLSAI1_Disable>:
{
 800d118:	b480      	push	{r7}
 800d11a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800d11c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d126:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d12a:	6013      	str	r3, [r2, #0]
}
 800d12c:	bf00      	nop
 800d12e:	46bd      	mov	sp, r7
 800d130:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d134:	4770      	bx	lr

0800d136 <LL_RCC_PLLSAI1_IsReady>:
{
 800d136:	b480      	push	{r7}
 800d138:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800d13a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800d144:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d148:	d101      	bne.n	800d14e <LL_RCC_PLLSAI1_IsReady+0x18>
 800d14a:	2301      	movs	r3, #1
 800d14c:	e000      	b.n	800d150 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800d14e:	2300      	movs	r3, #0
}
 800d150:	4618      	mov	r0, r3
 800d152:	46bd      	mov	sp, r7
 800d154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d158:	4770      	bx	lr

0800d15a <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800d15a:	b580      	push	{r7, lr}
 800d15c:	b088      	sub	sp, #32
 800d15e:	af00      	add	r7, sp, #0
 800d160:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800d162:	2300      	movs	r3, #0
 800d164:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800d166:	2300      	movs	r3, #0
 800d168:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681b      	ldr	r3, [r3, #0]
 800d16e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d172:	2b00      	cmp	r3, #0
 800d174:	d034      	beq.n	800d1e0 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d17a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800d17e:	d021      	beq.n	800d1c4 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800d180:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800d184:	d81b      	bhi.n	800d1be <HAL_RCCEx_PeriphCLKConfig+0x64>
 800d186:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d18a:	d01d      	beq.n	800d1c8 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800d18c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800d190:	d815      	bhi.n	800d1be <HAL_RCCEx_PeriphCLKConfig+0x64>
 800d192:	2b00      	cmp	r3, #0
 800d194:	d00b      	beq.n	800d1ae <HAL_RCCEx_PeriphCLKConfig+0x54>
 800d196:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800d19a:	d110      	bne.n	800d1be <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800d19c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d1a0:	68db      	ldr	r3, [r3, #12]
 800d1a2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d1a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d1aa:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800d1ac:	e00d      	b.n	800d1ca <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	3304      	adds	r3, #4
 800d1b2:	4618      	mov	r0, r3
 800d1b4:	f000 f947 	bl	800d446 <RCCEx_PLLSAI1_ConfigNP>
 800d1b8:	4603      	mov	r3, r0
 800d1ba:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800d1bc:	e005      	b.n	800d1ca <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800d1be:	2301      	movs	r3, #1
 800d1c0:	77fb      	strb	r3, [r7, #31]
        break;
 800d1c2:	e002      	b.n	800d1ca <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800d1c4:	bf00      	nop
 800d1c6:	e000      	b.n	800d1ca <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800d1c8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800d1ca:	7ffb      	ldrb	r3, [r7, #31]
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d105      	bne.n	800d1dc <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1d4:	4618      	mov	r0, r3
 800d1d6:	f7ff fee8 	bl	800cfaa <LL_RCC_SetSAIClockSource>
 800d1da:	e001      	b.n	800d1e0 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d1dc:	7ffb      	ldrb	r3, [r7, #31]
 800d1de:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	681b      	ldr	r3, [r3, #0]
 800d1e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	d046      	beq.n	800d27a <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800d1ec:	f7ff ff56 	bl	800d09c <LL_RCC_GetRTCClockSource>
 800d1f0:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1f6:	69ba      	ldr	r2, [r7, #24]
 800d1f8:	429a      	cmp	r2, r3
 800d1fa:	d03c      	beq.n	800d276 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800d1fc:	f7fe f8a2 	bl	800b344 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800d200:	69bb      	ldr	r3, [r7, #24]
 800d202:	2b00      	cmp	r3, #0
 800d204:	d105      	bne.n	800d212 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d20a:	4618      	mov	r0, r3
 800d20c:	f7ff ff30 	bl	800d070 <LL_RCC_SetRTCClockSource>
 800d210:	e02e      	b.n	800d270 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800d212:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d21a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800d21c:	f7ff ff4b 	bl	800d0b6 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800d220:	f7ff ff5a 	bl	800d0d8 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800d224:	697b      	ldr	r3, [r7, #20]
 800d226:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d22e:	4313      	orrs	r3, r2
 800d230:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800d232:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d236:	697b      	ldr	r3, [r7, #20]
 800d238:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800d23c:	f7ff fdf0 	bl	800ce20 <LL_RCC_LSE_IsEnabled>
 800d240:	4603      	mov	r3, r0
 800d242:	2b01      	cmp	r3, #1
 800d244:	d114      	bne.n	800d270 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800d246:	f7fd f8cb 	bl	800a3e0 <HAL_GetTick>
 800d24a:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800d24c:	e00b      	b.n	800d266 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d24e:	f7fd f8c7 	bl	800a3e0 <HAL_GetTick>
 800d252:	4602      	mov	r2, r0
 800d254:	693b      	ldr	r3, [r7, #16]
 800d256:	1ad3      	subs	r3, r2, r3
 800d258:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d25c:	4293      	cmp	r3, r2
 800d25e:	d902      	bls.n	800d266 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800d260:	2303      	movs	r3, #3
 800d262:	77fb      	strb	r3, [r7, #31]
              break;
 800d264:	e004      	b.n	800d270 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800d266:	f7ff fded 	bl	800ce44 <LL_RCC_LSE_IsReady>
 800d26a:	4603      	mov	r3, r0
 800d26c:	2b01      	cmp	r3, #1
 800d26e:	d1ee      	bne.n	800d24e <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800d270:	7ffb      	ldrb	r3, [r7, #31]
 800d272:	77bb      	strb	r3, [r7, #30]
 800d274:	e001      	b.n	800d27a <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800d276:	7ffb      	ldrb	r3, [r7, #31]
 800d278:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	681b      	ldr	r3, [r3, #0]
 800d27e:	f003 0301 	and.w	r3, r3, #1
 800d282:	2b00      	cmp	r3, #0
 800d284:	d004      	beq.n	800d290 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	699b      	ldr	r3, [r3, #24]
 800d28a:	4618      	mov	r0, r3
 800d28c:	f7ff fe2a 	bl	800cee4 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	f003 0302 	and.w	r3, r3, #2
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d004      	beq.n	800d2a6 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	69db      	ldr	r3, [r3, #28]
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	f7ff fe35 	bl	800cf10 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	681b      	ldr	r3, [r3, #0]
 800d2aa:	f003 0310 	and.w	r3, r3, #16
 800d2ae:	2b00      	cmp	r3, #0
 800d2b0:	d004      	beq.n	800d2bc <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f7ff fe5d 	bl	800cf76 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	681b      	ldr	r3, [r3, #0]
 800d2c0:	f003 0320 	and.w	r3, r3, #32
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d004      	beq.n	800d2d2 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2cc:	4618      	mov	r0, r3
 800d2ce:	f7ff fe52 	bl	800cf76 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800d2d2:	687b      	ldr	r3, [r7, #4]
 800d2d4:	681b      	ldr	r3, [r3, #0]
 800d2d6:	f003 0304 	and.w	r3, r3, #4
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	d004      	beq.n	800d2e8 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	6a1b      	ldr	r3, [r3, #32]
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	f7ff fe2a 	bl	800cf3c <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	f003 0308 	and.w	r3, r3, #8
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d004      	beq.n	800d2fe <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	f7ff fe1f 	bl	800cf3c <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d306:	2b00      	cmp	r3, #0
 800d308:	d022      	beq.n	800d350 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d30e:	4618      	mov	r0, r3
 800d310:	f7ff fe8d 	bl	800d02e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800d314:	687b      	ldr	r3, [r7, #4]
 800d316:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d318:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800d31c:	d107      	bne.n	800d32e <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800d31e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d322:	68db      	ldr	r3, [r3, #12]
 800d324:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d328:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d32c:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d332:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800d336:	d10b      	bne.n	800d350 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	3304      	adds	r3, #4
 800d33c:	4618      	mov	r0, r3
 800d33e:	f000 f8dd 	bl	800d4fc <RCCEx_PLLSAI1_ConfigNQ>
 800d342:	4603      	mov	r3, r0
 800d344:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800d346:	7ffb      	ldrb	r3, [r7, #31]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d001      	beq.n	800d350 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800d34c:	7ffb      	ldrb	r3, [r7, #31]
 800d34e:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	681b      	ldr	r3, [r3, #0]
 800d354:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d02b      	beq.n	800d3b4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d364:	d008      	beq.n	800d378 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d36a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800d36e:	d003      	beq.n	800d378 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d374:	2b00      	cmp	r3, #0
 800d376:	d105      	bne.n	800d384 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d37c:	4618      	mov	r0, r3
 800d37e:	f7ff fe2a 	bl	800cfd6 <LL_RCC_SetRNGClockSource>
 800d382:	e00a      	b.n	800d39a <HAL_RCCEx_PeriphCLKConfig+0x240>
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d388:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d38c:	60fb      	str	r3, [r7, #12]
 800d38e:	2000      	movs	r0, #0
 800d390:	f7ff fe21 	bl	800cfd6 <LL_RCC_SetRNGClockSource>
 800d394:	68f8      	ldr	r0, [r7, #12]
 800d396:	f7ff fe34 	bl	800d002 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d39e:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800d3a2:	d107      	bne.n	800d3b4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800d3a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d3a8:	68db      	ldr	r3, [r3, #12]
 800d3aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d3ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d3b2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800d3b4:	687b      	ldr	r3, [r7, #4]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d022      	beq.n	800d406 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	f7ff fe3d 	bl	800d044 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3ce:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d3d2:	d107      	bne.n	800d3e4 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800d3d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d3d8:	68db      	ldr	r3, [r3, #12]
 800d3da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800d3de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d3e2:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800d3e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d3ec:	d10b      	bne.n	800d406 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	3304      	adds	r3, #4
 800d3f2:	4618      	mov	r0, r3
 800d3f4:	f000 f8dd 	bl	800d5b2 <RCCEx_PLLSAI1_ConfigNR>
 800d3f8:	4603      	mov	r3, r0
 800d3fa:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800d3fc:	7ffb      	ldrb	r3, [r7, #31]
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d001      	beq.n	800d406 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800d402:	7ffb      	ldrb	r3, [r7, #31]
 800d404:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d004      	beq.n	800d41c <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d416:	4618      	mov	r0, r3
 800d418:	f7ff fd26 	bl	800ce68 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	681b      	ldr	r3, [r3, #0]
 800d420:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d424:	2b00      	cmp	r3, #0
 800d426:	d009      	beq.n	800d43c <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800d42c:	4618      	mov	r0, r3
 800d42e:	f7ff fd45 	bl	800cebc <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800d436:	4618      	mov	r0, r3
 800d438:	f7ff fd2c 	bl	800ce94 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800d43c:	7fbb      	ldrb	r3, [r7, #30]
}
 800d43e:	4618      	mov	r0, r3
 800d440:	3720      	adds	r7, #32
 800d442:	46bd      	mov	sp, r7
 800d444:	bd80      	pop	{r7, pc}

0800d446 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800d446:	b580      	push	{r7, lr}
 800d448:	b084      	sub	sp, #16
 800d44a:	af00      	add	r7, sp, #0
 800d44c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d44e:	2300      	movs	r3, #0
 800d450:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800d452:	f7ff fe61 	bl	800d118 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d456:	f7fc ffc3 	bl	800a3e0 <HAL_GetTick>
 800d45a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d45c:	e009      	b.n	800d472 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d45e:	f7fc ffbf 	bl	800a3e0 <HAL_GetTick>
 800d462:	4602      	mov	r2, r0
 800d464:	68bb      	ldr	r3, [r7, #8]
 800d466:	1ad3      	subs	r3, r2, r3
 800d468:	2b02      	cmp	r3, #2
 800d46a:	d902      	bls.n	800d472 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800d46c:	2303      	movs	r3, #3
 800d46e:	73fb      	strb	r3, [r7, #15]
      break;
 800d470:	e004      	b.n	800d47c <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d472:	f7ff fe60 	bl	800d136 <LL_RCC_PLLSAI1_IsReady>
 800d476:	4603      	mov	r3, r0
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d1f0      	bne.n	800d45e <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800d47c:	7bfb      	ldrb	r3, [r7, #15]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d137      	bne.n	800d4f2 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800d482:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d486:	691b      	ldr	r3, [r3, #16]
 800d488:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	021b      	lsls	r3, r3, #8
 800d492:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d496:	4313      	orrs	r3, r2
 800d498:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800d49a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d49e:	691b      	ldr	r3, [r3, #16]
 800d4a0:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	685b      	ldr	r3, [r3, #4]
 800d4a8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d4ac:	4313      	orrs	r3, r2
 800d4ae:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800d4b0:	f7ff fe23 	bl	800d0fa <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d4b4:	f7fc ff94 	bl	800a3e0 <HAL_GetTick>
 800d4b8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d4ba:	e009      	b.n	800d4d0 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d4bc:	f7fc ff90 	bl	800a3e0 <HAL_GetTick>
 800d4c0:	4602      	mov	r2, r0
 800d4c2:	68bb      	ldr	r3, [r7, #8]
 800d4c4:	1ad3      	subs	r3, r2, r3
 800d4c6:	2b02      	cmp	r3, #2
 800d4c8:	d902      	bls.n	800d4d0 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800d4ca:	2303      	movs	r3, #3
 800d4cc:	73fb      	strb	r3, [r7, #15]
        break;
 800d4ce:	e004      	b.n	800d4da <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d4d0:	f7ff fe31 	bl	800d136 <LL_RCC_PLLSAI1_IsReady>
 800d4d4:	4603      	mov	r3, r0
 800d4d6:	2b01      	cmp	r3, #1
 800d4d8:	d1f0      	bne.n	800d4bc <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800d4da:	7bfb      	ldrb	r3, [r7, #15]
 800d4dc:	2b00      	cmp	r3, #0
 800d4de:	d108      	bne.n	800d4f2 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800d4e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d4e4:	691a      	ldr	r2, [r3, #16]
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	691b      	ldr	r3, [r3, #16]
 800d4ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d4ee:	4313      	orrs	r3, r2
 800d4f0:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800d4f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4f4:	4618      	mov	r0, r3
 800d4f6:	3710      	adds	r7, #16
 800d4f8:	46bd      	mov	sp, r7
 800d4fa:	bd80      	pop	{r7, pc}

0800d4fc <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800d4fc:	b580      	push	{r7, lr}
 800d4fe:	b084      	sub	sp, #16
 800d500:	af00      	add	r7, sp, #0
 800d502:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d504:	2300      	movs	r3, #0
 800d506:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800d508:	f7ff fe06 	bl	800d118 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d50c:	f7fc ff68 	bl	800a3e0 <HAL_GetTick>
 800d510:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d512:	e009      	b.n	800d528 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d514:	f7fc ff64 	bl	800a3e0 <HAL_GetTick>
 800d518:	4602      	mov	r2, r0
 800d51a:	68bb      	ldr	r3, [r7, #8]
 800d51c:	1ad3      	subs	r3, r2, r3
 800d51e:	2b02      	cmp	r3, #2
 800d520:	d902      	bls.n	800d528 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800d522:	2303      	movs	r3, #3
 800d524:	73fb      	strb	r3, [r7, #15]
      break;
 800d526:	e004      	b.n	800d532 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d528:	f7ff fe05 	bl	800d136 <LL_RCC_PLLSAI1_IsReady>
 800d52c:	4603      	mov	r3, r0
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d1f0      	bne.n	800d514 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800d532:	7bfb      	ldrb	r3, [r7, #15]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d137      	bne.n	800d5a8 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800d538:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d53c:	691b      	ldr	r3, [r3, #16]
 800d53e:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800d542:	687b      	ldr	r3, [r7, #4]
 800d544:	681b      	ldr	r3, [r3, #0]
 800d546:	021b      	lsls	r3, r3, #8
 800d548:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d54c:	4313      	orrs	r3, r2
 800d54e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800d550:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d554:	691b      	ldr	r3, [r3, #16]
 800d556:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800d55a:	687b      	ldr	r3, [r7, #4]
 800d55c:	689b      	ldr	r3, [r3, #8]
 800d55e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d562:	4313      	orrs	r3, r2
 800d564:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800d566:	f7ff fdc8 	bl	800d0fa <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d56a:	f7fc ff39 	bl	800a3e0 <HAL_GetTick>
 800d56e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d570:	e009      	b.n	800d586 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d572:	f7fc ff35 	bl	800a3e0 <HAL_GetTick>
 800d576:	4602      	mov	r2, r0
 800d578:	68bb      	ldr	r3, [r7, #8]
 800d57a:	1ad3      	subs	r3, r2, r3
 800d57c:	2b02      	cmp	r3, #2
 800d57e:	d902      	bls.n	800d586 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800d580:	2303      	movs	r3, #3
 800d582:	73fb      	strb	r3, [r7, #15]
        break;
 800d584:	e004      	b.n	800d590 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d586:	f7ff fdd6 	bl	800d136 <LL_RCC_PLLSAI1_IsReady>
 800d58a:	4603      	mov	r3, r0
 800d58c:	2b01      	cmp	r3, #1
 800d58e:	d1f0      	bne.n	800d572 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800d590:	7bfb      	ldrb	r3, [r7, #15]
 800d592:	2b00      	cmp	r3, #0
 800d594:	d108      	bne.n	800d5a8 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800d596:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d59a:	691a      	ldr	r2, [r3, #16]
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	691b      	ldr	r3, [r3, #16]
 800d5a0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d5a4:	4313      	orrs	r3, r2
 800d5a6:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800d5a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d5aa:	4618      	mov	r0, r3
 800d5ac:	3710      	adds	r7, #16
 800d5ae:	46bd      	mov	sp, r7
 800d5b0:	bd80      	pop	{r7, pc}

0800d5b2 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800d5b2:	b580      	push	{r7, lr}
 800d5b4:	b084      	sub	sp, #16
 800d5b6:	af00      	add	r7, sp, #0
 800d5b8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800d5ba:	2300      	movs	r3, #0
 800d5bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800d5be:	f7ff fdab 	bl	800d118 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800d5c2:	f7fc ff0d 	bl	800a3e0 <HAL_GetTick>
 800d5c6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d5c8:	e009      	b.n	800d5de <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d5ca:	f7fc ff09 	bl	800a3e0 <HAL_GetTick>
 800d5ce:	4602      	mov	r2, r0
 800d5d0:	68bb      	ldr	r3, [r7, #8]
 800d5d2:	1ad3      	subs	r3, r2, r3
 800d5d4:	2b02      	cmp	r3, #2
 800d5d6:	d902      	bls.n	800d5de <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800d5d8:	2303      	movs	r3, #3
 800d5da:	73fb      	strb	r3, [r7, #15]
      break;
 800d5dc:	e004      	b.n	800d5e8 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800d5de:	f7ff fdaa 	bl	800d136 <LL_RCC_PLLSAI1_IsReady>
 800d5e2:	4603      	mov	r3, r0
 800d5e4:	2b00      	cmp	r3, #0
 800d5e6:	d1f0      	bne.n	800d5ca <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800d5e8:	7bfb      	ldrb	r3, [r7, #15]
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	d137      	bne.n	800d65e <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800d5ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d5f2:	691b      	ldr	r3, [r3, #16]
 800d5f4:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	021b      	lsls	r3, r3, #8
 800d5fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d602:	4313      	orrs	r3, r2
 800d604:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800d606:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d60a:	691b      	ldr	r3, [r3, #16]
 800d60c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	68db      	ldr	r3, [r3, #12]
 800d614:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d618:	4313      	orrs	r3, r2
 800d61a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800d61c:	f7ff fd6d 	bl	800d0fa <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d620:	f7fc fede 	bl	800a3e0 <HAL_GetTick>
 800d624:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d626:	e009      	b.n	800d63c <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d628:	f7fc feda 	bl	800a3e0 <HAL_GetTick>
 800d62c:	4602      	mov	r2, r0
 800d62e:	68bb      	ldr	r3, [r7, #8]
 800d630:	1ad3      	subs	r3, r2, r3
 800d632:	2b02      	cmp	r3, #2
 800d634:	d902      	bls.n	800d63c <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800d636:	2303      	movs	r3, #3
 800d638:	73fb      	strb	r3, [r7, #15]
        break;
 800d63a:	e004      	b.n	800d646 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d63c:	f7ff fd7b 	bl	800d136 <LL_RCC_PLLSAI1_IsReady>
 800d640:	4603      	mov	r3, r0
 800d642:	2b01      	cmp	r3, #1
 800d644:	d1f0      	bne.n	800d628 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800d646:	7bfb      	ldrb	r3, [r7, #15]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d108      	bne.n	800d65e <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800d64c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d650:	691a      	ldr	r2, [r3, #16]
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	691b      	ldr	r3, [r3, #16]
 800d656:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d65a:	4313      	orrs	r3, r2
 800d65c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800d65e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d660:	4618      	mov	r0, r3
 800d662:	3710      	adds	r7, #16
 800d664:	46bd      	mov	sp, r7
 800d666:	bd80      	pop	{r7, pc}

0800d668 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	b084      	sub	sp, #16
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	2b00      	cmp	r3, #0
 800d674:	d101      	bne.n	800d67a <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800d676:	2301      	movs	r3, #1
 800d678:	e09f      	b.n	800d7ba <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d680:	b2db      	uxtb	r3, r3
 800d682:	2b00      	cmp	r3, #0
 800d684:	d106      	bne.n	800d694 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	2200      	movs	r2, #0
 800d68a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f7f5 fe56 	bl	8003340 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	2202      	movs	r2, #2
 800d698:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800d69c:	4b49      	ldr	r3, [pc, #292]	@ (800d7c4 <HAL_RTC_Init+0x15c>)
 800d69e:	68db      	ldr	r3, [r3, #12]
 800d6a0:	f003 0310 	and.w	r3, r3, #16
 800d6a4:	2b10      	cmp	r3, #16
 800d6a6:	d07e      	beq.n	800d7a6 <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	681b      	ldr	r3, [r3, #0]
 800d6ac:	22ca      	movs	r2, #202	@ 0xca
 800d6ae:	625a      	str	r2, [r3, #36]	@ 0x24
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681b      	ldr	r3, [r3, #0]
 800d6b4:	2253      	movs	r2, #83	@ 0x53
 800d6b6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800d6b8:	6878      	ldr	r0, [r7, #4]
 800d6ba:	f000 f8ab 	bl	800d814 <RTC_EnterInitMode>
 800d6be:	4603      	mov	r3, r0
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d00a      	beq.n	800d6da <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	22ff      	movs	r2, #255	@ 0xff
 800d6ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	2204      	movs	r2, #4
 800d6d0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	73fb      	strb	r3, [r7, #15]
 800d6d8:	e067      	b.n	800d7aa <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	681b      	ldr	r3, [r3, #0]
 800d6de:	689b      	ldr	r3, [r3, #8]
 800d6e0:	687a      	ldr	r2, [r7, #4]
 800d6e2:	6812      	ldr	r2, [r2, #0]
 800d6e4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d6e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d6ec:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	6899      	ldr	r1, [r3, #8]
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	685a      	ldr	r2, [r3, #4]
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	691b      	ldr	r3, [r3, #16]
 800d6fc:	431a      	orrs	r2, r3
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	699b      	ldr	r3, [r3, #24]
 800d702:	431a      	orrs	r2, r3
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	681b      	ldr	r3, [r3, #0]
 800d708:	430a      	orrs	r2, r1
 800d70a:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	687a      	ldr	r2, [r7, #4]
 800d712:	68d2      	ldr	r2, [r2, #12]
 800d714:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	681b      	ldr	r3, [r3, #0]
 800d71a:	6919      	ldr	r1, [r3, #16]
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	689b      	ldr	r3, [r3, #8]
 800d720:	041a      	lsls	r2, r3, #16
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	430a      	orrs	r2, r1
 800d728:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	68da      	ldr	r2, [r3, #12]
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	681b      	ldr	r3, [r3, #0]
 800d734:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d738:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	681b      	ldr	r3, [r3, #0]
 800d744:	f022 0203 	bic.w	r2, r2, #3
 800d748:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800d74a:	687b      	ldr	r3, [r7, #4]
 800d74c:	681b      	ldr	r3, [r3, #0]
 800d74e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	69da      	ldr	r2, [r3, #28]
 800d754:	687b      	ldr	r3, [r7, #4]
 800d756:	695b      	ldr	r3, [r3, #20]
 800d758:	431a      	orrs	r2, r3
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	430a      	orrs	r2, r1
 800d760:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	689b      	ldr	r3, [r3, #8]
 800d768:	f003 0320 	and.w	r3, r3, #32
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d113      	bne.n	800d798 <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d770:	6878      	ldr	r0, [r7, #4]
 800d772:	f000 f829 	bl	800d7c8 <HAL_RTC_WaitForSynchro>
 800d776:	4603      	mov	r3, r0
 800d778:	2b00      	cmp	r3, #0
 800d77a:	d00d      	beq.n	800d798 <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	22ff      	movs	r2, #255	@ 0xff
 800d782:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2204      	movs	r2, #4
 800d788:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	2200      	movs	r2, #0
 800d790:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 800d794:	2301      	movs	r3, #1
 800d796:	e010      	b.n	800d7ba <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	22ff      	movs	r2, #255	@ 0xff
 800d79e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 800d7a0:	2300      	movs	r3, #0
 800d7a2:	73fb      	strb	r3, [r7, #15]
 800d7a4:	e001      	b.n	800d7aa <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 800d7a6:	2300      	movs	r3, #0
 800d7a8:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800d7aa:	7bfb      	ldrb	r3, [r7, #15]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d103      	bne.n	800d7b8 <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	2201      	movs	r2, #1
 800d7b4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800d7b8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7ba:	4618      	mov	r0, r3
 800d7bc:	3710      	adds	r7, #16
 800d7be:	46bd      	mov	sp, r7
 800d7c0:	bd80      	pop	{r7, pc}
 800d7c2:	bf00      	nop
 800d7c4:	40002800 	.word	0x40002800

0800d7c8 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800d7c8:	b580      	push	{r7, lr}
 800d7ca:	b084      	sub	sp, #16
 800d7cc:	af00      	add	r7, sp, #0
 800d7ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	68da      	ldr	r2, [r3, #12]
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800d7de:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800d7e0:	f7fc fdfe 	bl	800a3e0 <HAL_GetTick>
 800d7e4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d7e6:	e009      	b.n	800d7fc <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d7e8:	f7fc fdfa 	bl	800a3e0 <HAL_GetTick>
 800d7ec:	4602      	mov	r2, r0
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	1ad3      	subs	r3, r2, r3
 800d7f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d7f6:	d901      	bls.n	800d7fc <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800d7f8:	2303      	movs	r3, #3
 800d7fa:	e007      	b.n	800d80c <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	68db      	ldr	r3, [r3, #12]
 800d802:	f003 0320 	and.w	r3, r3, #32
 800d806:	2b00      	cmp	r3, #0
 800d808:	d0ee      	beq.n	800d7e8 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800d80a:	2300      	movs	r3, #0
}
 800d80c:	4618      	mov	r0, r3
 800d80e:	3710      	adds	r7, #16
 800d810:	46bd      	mov	sp, r7
 800d812:	bd80      	pop	{r7, pc}

0800d814 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b084      	sub	sp, #16
 800d818:	af00      	add	r7, sp, #0
 800d81a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	681b      	ldr	r3, [r3, #0]
 800d820:	68db      	ldr	r3, [r3, #12]
 800d822:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d826:	2b00      	cmp	r3, #0
 800d828:	d119      	bne.n	800d85e <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	681b      	ldr	r3, [r3, #0]
 800d82e:	f04f 32ff 	mov.w	r2, #4294967295
 800d832:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800d834:	f7fc fdd4 	bl	800a3e0 <HAL_GetTick>
 800d838:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d83a:	e009      	b.n	800d850 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800d83c:	f7fc fdd0 	bl	800a3e0 <HAL_GetTick>
 800d840:	4602      	mov	r2, r0
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	1ad3      	subs	r3, r2, r3
 800d846:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d84a:	d901      	bls.n	800d850 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800d84c:	2303      	movs	r3, #3
 800d84e:	e007      	b.n	800d860 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	68db      	ldr	r3, [r3, #12]
 800d856:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d85a:	2b00      	cmp	r3, #0
 800d85c:	d0ee      	beq.n	800d83c <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800d85e:	2300      	movs	r3, #0
}
 800d860:	4618      	mov	r0, r3
 800d862:	3710      	adds	r7, #16
 800d864:	46bd      	mov	sp, r7
 800d866:	bd80      	pop	{r7, pc}

0800d868 <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800d868:	b480      	push	{r7}
 800d86a:	b083      	sub	sp, #12
 800d86c:	af00      	add	r7, sp, #0
 800d86e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d876:	2b01      	cmp	r3, #1
 800d878:	d101      	bne.n	800d87e <HAL_RTCEx_EnableBypassShadow+0x16>
 800d87a:	2302      	movs	r3, #2
 800d87c:	e024      	b.n	800d8c8 <HAL_RTCEx_EnableBypassShadow+0x60>
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	2201      	movs	r2, #1
 800d882:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	2202      	movs	r2, #2
 800d88a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	681b      	ldr	r3, [r3, #0]
 800d892:	22ca      	movs	r2, #202	@ 0xca
 800d894:	625a      	str	r2, [r3, #36]	@ 0x24
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	2253      	movs	r2, #83	@ 0x53
 800d89c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	689a      	ldr	r2, [r3, #8]
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	f042 0220 	orr.w	r2, r2, #32
 800d8ac:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	22ff      	movs	r2, #255	@ 0xff
 800d8b4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	2201      	movs	r2, #1
 800d8ba:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800d8c6:	2300      	movs	r3, #0
}
 800d8c8:	4618      	mov	r0, r3
 800d8ca:	370c      	adds	r7, #12
 800d8cc:	46bd      	mov	sp, r7
 800d8ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d2:	4770      	bx	lr

0800d8d4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b084      	sub	sp, #16
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d101      	bne.n	800d8e6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d8e2:	2301      	movs	r3, #1
 800d8e4:	e095      	b.n	800da12 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d108      	bne.n	800d900 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	685b      	ldr	r3, [r3, #4]
 800d8f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d8f6:	d009      	beq.n	800d90c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	2200      	movs	r2, #0
 800d8fc:	61da      	str	r2, [r3, #28]
 800d8fe:	e005      	b.n	800d90c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	2200      	movs	r2, #0
 800d904:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	2200      	movs	r2, #0
 800d90a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	2200      	movs	r2, #0
 800d910:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d918:	b2db      	uxtb	r3, r3
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	d106      	bne.n	800d92c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	2200      	movs	r2, #0
 800d922:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d926:	6878      	ldr	r0, [r7, #4]
 800d928:	f7f5 fe20 	bl	800356c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d92c:	687b      	ldr	r3, [r7, #4]
 800d92e:	2202      	movs	r2, #2
 800d930:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	681b      	ldr	r3, [r3, #0]
 800d938:	681a      	ldr	r2, [r3, #0]
 800d93a:	687b      	ldr	r3, [r7, #4]
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d942:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	68db      	ldr	r3, [r3, #12]
 800d948:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d94c:	d902      	bls.n	800d954 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800d94e:	2300      	movs	r3, #0
 800d950:	60fb      	str	r3, [r7, #12]
 800d952:	e002      	b.n	800d95a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d954:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d958:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	68db      	ldr	r3, [r3, #12]
 800d95e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800d962:	d007      	beq.n	800d974 <HAL_SPI_Init+0xa0>
 800d964:	687b      	ldr	r3, [r7, #4]
 800d966:	68db      	ldr	r3, [r3, #12]
 800d968:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d96c:	d002      	beq.n	800d974 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	2200      	movs	r2, #0
 800d972:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	685b      	ldr	r3, [r3, #4]
 800d978:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	689b      	ldr	r3, [r3, #8]
 800d980:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800d984:	431a      	orrs	r2, r3
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	691b      	ldr	r3, [r3, #16]
 800d98a:	f003 0302 	and.w	r3, r3, #2
 800d98e:	431a      	orrs	r2, r3
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	695b      	ldr	r3, [r3, #20]
 800d994:	f003 0301 	and.w	r3, r3, #1
 800d998:	431a      	orrs	r2, r3
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	699b      	ldr	r3, [r3, #24]
 800d99e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d9a2:	431a      	orrs	r2, r3
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	69db      	ldr	r3, [r3, #28]
 800d9a8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d9ac:	431a      	orrs	r2, r3
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	6a1b      	ldr	r3, [r3, #32]
 800d9b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d9b6:	ea42 0103 	orr.w	r1, r2, r3
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d9be:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	681b      	ldr	r3, [r3, #0]
 800d9c6:	430a      	orrs	r2, r1
 800d9c8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	699b      	ldr	r3, [r3, #24]
 800d9ce:	0c1b      	lsrs	r3, r3, #16
 800d9d0:	f003 0204 	and.w	r2, r3, #4
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d9d8:	f003 0310 	and.w	r3, r3, #16
 800d9dc:	431a      	orrs	r2, r3
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d9e2:	f003 0308 	and.w	r3, r3, #8
 800d9e6:	431a      	orrs	r2, r3
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	68db      	ldr	r3, [r3, #12]
 800d9ec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800d9f0:	ea42 0103 	orr.w	r1, r2, r3
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	681b      	ldr	r3, [r3, #0]
 800d9fe:	430a      	orrs	r2, r1
 800da00:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	2200      	movs	r2, #0
 800da06:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2201      	movs	r2, #1
 800da0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800da10:	2300      	movs	r3, #0
}
 800da12:	4618      	mov	r0, r3
 800da14:	3710      	adds	r7, #16
 800da16:	46bd      	mov	sp, r7
 800da18:	bd80      	pop	{r7, pc}

0800da1a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800da1a:	b580      	push	{r7, lr}
 800da1c:	b088      	sub	sp, #32
 800da1e:	af00      	add	r7, sp, #0
 800da20:	60f8      	str	r0, [r7, #12]
 800da22:	60b9      	str	r1, [r7, #8]
 800da24:	603b      	str	r3, [r7, #0]
 800da26:	4613      	mov	r3, r2
 800da28:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800da2a:	f7fc fcd9 	bl	800a3e0 <HAL_GetTick>
 800da2e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800da30:	88fb      	ldrh	r3, [r7, #6]
 800da32:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800da34:	68fb      	ldr	r3, [r7, #12]
 800da36:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800da3a:	b2db      	uxtb	r3, r3
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	d001      	beq.n	800da44 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800da40:	2302      	movs	r3, #2
 800da42:	e15c      	b.n	800dcfe <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800da44:	68bb      	ldr	r3, [r7, #8]
 800da46:	2b00      	cmp	r3, #0
 800da48:	d002      	beq.n	800da50 <HAL_SPI_Transmit+0x36>
 800da4a:	88fb      	ldrh	r3, [r7, #6]
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d101      	bne.n	800da54 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800da50:	2301      	movs	r3, #1
 800da52:	e154      	b.n	800dcfe <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800da5a:	2b01      	cmp	r3, #1
 800da5c:	d101      	bne.n	800da62 <HAL_SPI_Transmit+0x48>
 800da5e:	2302      	movs	r3, #2
 800da60:	e14d      	b.n	800dcfe <HAL_SPI_Transmit+0x2e4>
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	2201      	movs	r2, #1
 800da66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	2203      	movs	r2, #3
 800da6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	2200      	movs	r2, #0
 800da76:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	68ba      	ldr	r2, [r7, #8]
 800da7c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	88fa      	ldrh	r2, [r7, #6]
 800da82:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	88fa      	ldrh	r2, [r7, #6]
 800da88:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	2200      	movs	r2, #0
 800da8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	2200      	movs	r2, #0
 800da94:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	2200      	movs	r2, #0
 800da9c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800daa0:	68fb      	ldr	r3, [r7, #12]
 800daa2:	2200      	movs	r2, #0
 800daa4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	2200      	movs	r2, #0
 800daaa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	689b      	ldr	r3, [r3, #8]
 800dab0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dab4:	d10f      	bne.n	800dad6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	681b      	ldr	r3, [r3, #0]
 800daba:	681a      	ldr	r2, [r3, #0]
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dac4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800dac6:	68fb      	ldr	r3, [r7, #12]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	681a      	ldr	r2, [r3, #0]
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	681b      	ldr	r3, [r3, #0]
 800dad0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800dad4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	681b      	ldr	r3, [r3, #0]
 800dada:	681b      	ldr	r3, [r3, #0]
 800dadc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dae0:	2b40      	cmp	r3, #64	@ 0x40
 800dae2:	d007      	beq.n	800daf4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	681a      	ldr	r2, [r3, #0]
 800daea:	68fb      	ldr	r3, [r7, #12]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800daf2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	68db      	ldr	r3, [r3, #12]
 800daf8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800dafc:	d952      	bls.n	800dba4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dafe:	68fb      	ldr	r3, [r7, #12]
 800db00:	685b      	ldr	r3, [r3, #4]
 800db02:	2b00      	cmp	r3, #0
 800db04:	d002      	beq.n	800db0c <HAL_SPI_Transmit+0xf2>
 800db06:	8b7b      	ldrh	r3, [r7, #26]
 800db08:	2b01      	cmp	r3, #1
 800db0a:	d145      	bne.n	800db98 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db10:	881a      	ldrh	r2, [r3, #0]
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800db18:	68fb      	ldr	r3, [r7, #12]
 800db1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db1c:	1c9a      	adds	r2, r3, #2
 800db1e:	68fb      	ldr	r3, [r7, #12]
 800db20:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800db26:	b29b      	uxth	r3, r3
 800db28:	3b01      	subs	r3, #1
 800db2a:	b29a      	uxth	r2, r3
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800db30:	e032      	b.n	800db98 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800db32:	68fb      	ldr	r3, [r7, #12]
 800db34:	681b      	ldr	r3, [r3, #0]
 800db36:	689b      	ldr	r3, [r3, #8]
 800db38:	f003 0302 	and.w	r3, r3, #2
 800db3c:	2b02      	cmp	r3, #2
 800db3e:	d112      	bne.n	800db66 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db44:	881a      	ldrh	r2, [r3, #0]
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	681b      	ldr	r3, [r3, #0]
 800db4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800db50:	1c9a      	adds	r2, r3, #2
 800db52:	68fb      	ldr	r3, [r7, #12]
 800db54:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800db5a:	b29b      	uxth	r3, r3
 800db5c:	3b01      	subs	r3, #1
 800db5e:	b29a      	uxth	r2, r3
 800db60:	68fb      	ldr	r3, [r7, #12]
 800db62:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800db64:	e018      	b.n	800db98 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800db66:	f7fc fc3b 	bl	800a3e0 <HAL_GetTick>
 800db6a:	4602      	mov	r2, r0
 800db6c:	69fb      	ldr	r3, [r7, #28]
 800db6e:	1ad3      	subs	r3, r2, r3
 800db70:	683a      	ldr	r2, [r7, #0]
 800db72:	429a      	cmp	r2, r3
 800db74:	d803      	bhi.n	800db7e <HAL_SPI_Transmit+0x164>
 800db76:	683b      	ldr	r3, [r7, #0]
 800db78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db7c:	d102      	bne.n	800db84 <HAL_SPI_Transmit+0x16a>
 800db7e:	683b      	ldr	r3, [r7, #0]
 800db80:	2b00      	cmp	r3, #0
 800db82:	d109      	bne.n	800db98 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	2201      	movs	r2, #1
 800db88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	2200      	movs	r2, #0
 800db90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800db94:	2303      	movs	r3, #3
 800db96:	e0b2      	b.n	800dcfe <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800db9c:	b29b      	uxth	r3, r3
 800db9e:	2b00      	cmp	r3, #0
 800dba0:	d1c7      	bne.n	800db32 <HAL_SPI_Transmit+0x118>
 800dba2:	e083      	b.n	800dcac <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800dba4:	68fb      	ldr	r3, [r7, #12]
 800dba6:	685b      	ldr	r3, [r3, #4]
 800dba8:	2b00      	cmp	r3, #0
 800dbaa:	d002      	beq.n	800dbb2 <HAL_SPI_Transmit+0x198>
 800dbac:	8b7b      	ldrh	r3, [r7, #26]
 800dbae:	2b01      	cmp	r3, #1
 800dbb0:	d177      	bne.n	800dca2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800dbb2:	68fb      	ldr	r3, [r7, #12]
 800dbb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dbb6:	b29b      	uxth	r3, r3
 800dbb8:	2b01      	cmp	r3, #1
 800dbba:	d912      	bls.n	800dbe2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800dbbc:	68fb      	ldr	r3, [r7, #12]
 800dbbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbc0:	881a      	ldrh	r2, [r3, #0]
 800dbc2:	68fb      	ldr	r3, [r7, #12]
 800dbc4:	681b      	ldr	r3, [r3, #0]
 800dbc6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbcc:	1c9a      	adds	r2, r3, #2
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dbd6:	b29b      	uxth	r3, r3
 800dbd8:	3b02      	subs	r3, #2
 800dbda:	b29a      	uxth	r2, r3
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dbe0:	e05f      	b.n	800dca2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dbe6:	68fb      	ldr	r3, [r7, #12]
 800dbe8:	681b      	ldr	r3, [r3, #0]
 800dbea:	330c      	adds	r3, #12
 800dbec:	7812      	ldrb	r2, [r2, #0]
 800dbee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbf4:	1c5a      	adds	r2, r3, #1
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dbfe:	b29b      	uxth	r3, r3
 800dc00:	3b01      	subs	r3, #1
 800dc02:	b29a      	uxth	r2, r3
 800dc04:	68fb      	ldr	r3, [r7, #12]
 800dc06:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800dc08:	e04b      	b.n	800dca2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	681b      	ldr	r3, [r3, #0]
 800dc0e:	689b      	ldr	r3, [r3, #8]
 800dc10:	f003 0302 	and.w	r3, r3, #2
 800dc14:	2b02      	cmp	r3, #2
 800dc16:	d12b      	bne.n	800dc70 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800dc18:	68fb      	ldr	r3, [r7, #12]
 800dc1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dc1c:	b29b      	uxth	r3, r3
 800dc1e:	2b01      	cmp	r3, #1
 800dc20:	d912      	bls.n	800dc48 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc26:	881a      	ldrh	r2, [r3, #0]
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	681b      	ldr	r3, [r3, #0]
 800dc2c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc32:	1c9a      	adds	r2, r3, #2
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dc3c:	b29b      	uxth	r3, r3
 800dc3e:	3b02      	subs	r3, #2
 800dc40:	b29a      	uxth	r2, r3
 800dc42:	68fb      	ldr	r3, [r7, #12]
 800dc44:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dc46:	e02c      	b.n	800dca2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800dc48:	68fb      	ldr	r3, [r7, #12]
 800dc4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dc4c:	68fb      	ldr	r3, [r7, #12]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	330c      	adds	r3, #12
 800dc52:	7812      	ldrb	r2, [r2, #0]
 800dc54:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc5a:	1c5a      	adds	r2, r3, #1
 800dc5c:	68fb      	ldr	r3, [r7, #12]
 800dc5e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800dc60:	68fb      	ldr	r3, [r7, #12]
 800dc62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dc64:	b29b      	uxth	r3, r3
 800dc66:	3b01      	subs	r3, #1
 800dc68:	b29a      	uxth	r2, r3
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dc6e:	e018      	b.n	800dca2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dc70:	f7fc fbb6 	bl	800a3e0 <HAL_GetTick>
 800dc74:	4602      	mov	r2, r0
 800dc76:	69fb      	ldr	r3, [r7, #28]
 800dc78:	1ad3      	subs	r3, r2, r3
 800dc7a:	683a      	ldr	r2, [r7, #0]
 800dc7c:	429a      	cmp	r2, r3
 800dc7e:	d803      	bhi.n	800dc88 <HAL_SPI_Transmit+0x26e>
 800dc80:	683b      	ldr	r3, [r7, #0]
 800dc82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc86:	d102      	bne.n	800dc8e <HAL_SPI_Transmit+0x274>
 800dc88:	683b      	ldr	r3, [r7, #0]
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d109      	bne.n	800dca2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	2201      	movs	r2, #1
 800dc92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800dc96:	68fb      	ldr	r3, [r7, #12]
 800dc98:	2200      	movs	r2, #0
 800dc9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800dc9e:	2303      	movs	r3, #3
 800dca0:	e02d      	b.n	800dcfe <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dca6:	b29b      	uxth	r3, r3
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d1ae      	bne.n	800dc0a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dcac:	69fa      	ldr	r2, [r7, #28]
 800dcae:	6839      	ldr	r1, [r7, #0]
 800dcb0:	68f8      	ldr	r0, [r7, #12]
 800dcb2:	f000 fd03 	bl	800e6bc <SPI_EndRxTxTransaction>
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d002      	beq.n	800dcc2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	2220      	movs	r2, #32
 800dcc0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	689b      	ldr	r3, [r3, #8]
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d10a      	bne.n	800dce0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dcca:	2300      	movs	r3, #0
 800dccc:	617b      	str	r3, [r7, #20]
 800dcce:	68fb      	ldr	r3, [r7, #12]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	68db      	ldr	r3, [r3, #12]
 800dcd4:	617b      	str	r3, [r7, #20]
 800dcd6:	68fb      	ldr	r3, [r7, #12]
 800dcd8:	681b      	ldr	r3, [r3, #0]
 800dcda:	689b      	ldr	r3, [r3, #8]
 800dcdc:	617b      	str	r3, [r7, #20]
 800dcde:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	2201      	movs	r2, #1
 800dce4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	2200      	movs	r2, #0
 800dcec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800dcf4:	2b00      	cmp	r3, #0
 800dcf6:	d001      	beq.n	800dcfc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800dcf8:	2301      	movs	r3, #1
 800dcfa:	e000      	b.n	800dcfe <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800dcfc:	2300      	movs	r3, #0
  }
}
 800dcfe:	4618      	mov	r0, r3
 800dd00:	3720      	adds	r7, #32
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd80      	pop	{r7, pc}

0800dd06 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800dd06:	b580      	push	{r7, lr}
 800dd08:	b088      	sub	sp, #32
 800dd0a:	af02      	add	r7, sp, #8
 800dd0c:	60f8      	str	r0, [r7, #12]
 800dd0e:	60b9      	str	r1, [r7, #8]
 800dd10:	603b      	str	r3, [r7, #0]
 800dd12:	4613      	mov	r3, r2
 800dd14:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800dd1c:	b2db      	uxtb	r3, r3
 800dd1e:	2b01      	cmp	r3, #1
 800dd20:	d001      	beq.n	800dd26 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800dd22:	2302      	movs	r3, #2
 800dd24:	e123      	b.n	800df6e <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800dd26:	68bb      	ldr	r3, [r7, #8]
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d002      	beq.n	800dd32 <HAL_SPI_Receive+0x2c>
 800dd2c:	88fb      	ldrh	r3, [r7, #6]
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	d101      	bne.n	800dd36 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800dd32:	2301      	movs	r3, #1
 800dd34:	e11b      	b.n	800df6e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	685b      	ldr	r3, [r3, #4]
 800dd3a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dd3e:	d112      	bne.n	800dd66 <HAL_SPI_Receive+0x60>
 800dd40:	68fb      	ldr	r3, [r7, #12]
 800dd42:	689b      	ldr	r3, [r3, #8]
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	d10e      	bne.n	800dd66 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	2204      	movs	r2, #4
 800dd4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800dd50:	88fa      	ldrh	r2, [r7, #6]
 800dd52:	683b      	ldr	r3, [r7, #0]
 800dd54:	9300      	str	r3, [sp, #0]
 800dd56:	4613      	mov	r3, r2
 800dd58:	68ba      	ldr	r2, [r7, #8]
 800dd5a:	68b9      	ldr	r1, [r7, #8]
 800dd5c:	68f8      	ldr	r0, [r7, #12]
 800dd5e:	f000 f90a 	bl	800df76 <HAL_SPI_TransmitReceive>
 800dd62:	4603      	mov	r3, r0
 800dd64:	e103      	b.n	800df6e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dd66:	f7fc fb3b 	bl	800a3e0 <HAL_GetTick>
 800dd6a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800dd72:	2b01      	cmp	r3, #1
 800dd74:	d101      	bne.n	800dd7a <HAL_SPI_Receive+0x74>
 800dd76:	2302      	movs	r3, #2
 800dd78:	e0f9      	b.n	800df6e <HAL_SPI_Receive+0x268>
 800dd7a:	68fb      	ldr	r3, [r7, #12]
 800dd7c:	2201      	movs	r2, #1
 800dd7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800dd82:	68fb      	ldr	r3, [r7, #12]
 800dd84:	2204      	movs	r2, #4
 800dd86:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	2200      	movs	r2, #0
 800dd8e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800dd90:	68fb      	ldr	r3, [r7, #12]
 800dd92:	68ba      	ldr	r2, [r7, #8]
 800dd94:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	88fa      	ldrh	r2, [r7, #6]
 800dd9a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800dd9e:	68fb      	ldr	r3, [r7, #12]
 800dda0:	88fa      	ldrh	r2, [r7, #6]
 800dda2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	2200      	movs	r2, #0
 800ddaa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	2200      	movs	r2, #0
 800ddb0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800ddb2:	68fb      	ldr	r3, [r7, #12]
 800ddb4:	2200      	movs	r2, #0
 800ddb6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	2200      	movs	r2, #0
 800ddbc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800ddbe:	68fb      	ldr	r3, [r7, #12]
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	68db      	ldr	r3, [r3, #12]
 800ddc8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ddcc:	d908      	bls.n	800dde0 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ddce:	68fb      	ldr	r3, [r7, #12]
 800ddd0:	681b      	ldr	r3, [r3, #0]
 800ddd2:	685a      	ldr	r2, [r3, #4]
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	681b      	ldr	r3, [r3, #0]
 800ddd8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800dddc:	605a      	str	r2, [r3, #4]
 800ddde:	e007      	b.n	800ddf0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	685a      	ldr	r2, [r3, #4]
 800dde6:	68fb      	ldr	r3, [r7, #12]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800ddee:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ddf0:	68fb      	ldr	r3, [r7, #12]
 800ddf2:	689b      	ldr	r3, [r3, #8]
 800ddf4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ddf8:	d10f      	bne.n	800de1a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	681b      	ldr	r3, [r3, #0]
 800ddfe:	681a      	ldr	r2, [r3, #0]
 800de00:	68fb      	ldr	r3, [r7, #12]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800de08:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	681a      	ldr	r2, [r3, #0]
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	681b      	ldr	r3, [r3, #0]
 800de14:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800de18:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800de1a:	68fb      	ldr	r3, [r7, #12]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800de24:	2b40      	cmp	r3, #64	@ 0x40
 800de26:	d007      	beq.n	800de38 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	681b      	ldr	r3, [r3, #0]
 800de2c:	681a      	ldr	r2, [r3, #0]
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	681b      	ldr	r3, [r3, #0]
 800de32:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800de36:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800de38:	68fb      	ldr	r3, [r7, #12]
 800de3a:	68db      	ldr	r3, [r3, #12]
 800de3c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800de40:	d875      	bhi.n	800df2e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800de42:	e037      	b.n	800deb4 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	681b      	ldr	r3, [r3, #0]
 800de48:	689b      	ldr	r3, [r3, #8]
 800de4a:	f003 0301 	and.w	r3, r3, #1
 800de4e:	2b01      	cmp	r3, #1
 800de50:	d117      	bne.n	800de82 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	f103 020c 	add.w	r2, r3, #12
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de5e:	7812      	ldrb	r2, [r2, #0]
 800de60:	b2d2      	uxtb	r2, r2
 800de62:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800de64:	68fb      	ldr	r3, [r7, #12]
 800de66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800de68:	1c5a      	adds	r2, r3, #1
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800de6e:	68fb      	ldr	r3, [r7, #12]
 800de70:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800de74:	b29b      	uxth	r3, r3
 800de76:	3b01      	subs	r3, #1
 800de78:	b29a      	uxth	r2, r3
 800de7a:	68fb      	ldr	r3, [r7, #12]
 800de7c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800de80:	e018      	b.n	800deb4 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800de82:	f7fc faad 	bl	800a3e0 <HAL_GetTick>
 800de86:	4602      	mov	r2, r0
 800de88:	697b      	ldr	r3, [r7, #20]
 800de8a:	1ad3      	subs	r3, r2, r3
 800de8c:	683a      	ldr	r2, [r7, #0]
 800de8e:	429a      	cmp	r2, r3
 800de90:	d803      	bhi.n	800de9a <HAL_SPI_Receive+0x194>
 800de92:	683b      	ldr	r3, [r7, #0]
 800de94:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de98:	d102      	bne.n	800dea0 <HAL_SPI_Receive+0x19a>
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d109      	bne.n	800deb4 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	2201      	movs	r2, #1
 800dea4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	2200      	movs	r2, #0
 800deac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800deb0:	2303      	movs	r3, #3
 800deb2:	e05c      	b.n	800df6e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800deb4:	68fb      	ldr	r3, [r7, #12]
 800deb6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800deba:	b29b      	uxth	r3, r3
 800debc:	2b00      	cmp	r3, #0
 800debe:	d1c1      	bne.n	800de44 <HAL_SPI_Receive+0x13e>
 800dec0:	e03b      	b.n	800df3a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	689b      	ldr	r3, [r3, #8]
 800dec8:	f003 0301 	and.w	r3, r3, #1
 800decc:	2b01      	cmp	r3, #1
 800dece:	d115      	bne.n	800defc <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	68da      	ldr	r2, [r3, #12]
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800deda:	b292      	uxth	r2, r2
 800dedc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dede:	68fb      	ldr	r3, [r7, #12]
 800dee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dee2:	1c9a      	adds	r2, r3, #2
 800dee4:	68fb      	ldr	r3, [r7, #12]
 800dee6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800dee8:	68fb      	ldr	r3, [r7, #12]
 800deea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800deee:	b29b      	uxth	r3, r3
 800def0:	3b01      	subs	r3, #1
 800def2:	b29a      	uxth	r2, r3
 800def4:	68fb      	ldr	r3, [r7, #12]
 800def6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800defa:	e018      	b.n	800df2e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800defc:	f7fc fa70 	bl	800a3e0 <HAL_GetTick>
 800df00:	4602      	mov	r2, r0
 800df02:	697b      	ldr	r3, [r7, #20]
 800df04:	1ad3      	subs	r3, r2, r3
 800df06:	683a      	ldr	r2, [r7, #0]
 800df08:	429a      	cmp	r2, r3
 800df0a:	d803      	bhi.n	800df14 <HAL_SPI_Receive+0x20e>
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df12:	d102      	bne.n	800df1a <HAL_SPI_Receive+0x214>
 800df14:	683b      	ldr	r3, [r7, #0]
 800df16:	2b00      	cmp	r3, #0
 800df18:	d109      	bne.n	800df2e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800df1a:	68fb      	ldr	r3, [r7, #12]
 800df1c:	2201      	movs	r2, #1
 800df1e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800df22:	68fb      	ldr	r3, [r7, #12]
 800df24:	2200      	movs	r2, #0
 800df26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800df2a:	2303      	movs	r3, #3
 800df2c:	e01f      	b.n	800df6e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800df34:	b29b      	uxth	r3, r3
 800df36:	2b00      	cmp	r3, #0
 800df38:	d1c3      	bne.n	800dec2 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800df3a:	697a      	ldr	r2, [r7, #20]
 800df3c:	6839      	ldr	r1, [r7, #0]
 800df3e:	68f8      	ldr	r0, [r7, #12]
 800df40:	f000 fb64 	bl	800e60c <SPI_EndRxTransaction>
 800df44:	4603      	mov	r3, r0
 800df46:	2b00      	cmp	r3, #0
 800df48:	d002      	beq.n	800df50 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800df4a:	68fb      	ldr	r3, [r7, #12]
 800df4c:	2220      	movs	r2, #32
 800df4e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	2201      	movs	r2, #1
 800df54:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	2200      	movs	r2, #0
 800df5c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800df64:	2b00      	cmp	r3, #0
 800df66:	d001      	beq.n	800df6c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800df68:	2301      	movs	r3, #1
 800df6a:	e000      	b.n	800df6e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800df6c:	2300      	movs	r3, #0
  }
}
 800df6e:	4618      	mov	r0, r3
 800df70:	3718      	adds	r7, #24
 800df72:	46bd      	mov	sp, r7
 800df74:	bd80      	pop	{r7, pc}

0800df76 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800df76:	b580      	push	{r7, lr}
 800df78:	b08a      	sub	sp, #40	@ 0x28
 800df7a:	af00      	add	r7, sp, #0
 800df7c:	60f8      	str	r0, [r7, #12]
 800df7e:	60b9      	str	r1, [r7, #8]
 800df80:	607a      	str	r2, [r7, #4]
 800df82:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800df84:	2301      	movs	r3, #1
 800df86:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800df88:	f7fc fa2a 	bl	800a3e0 <HAL_GetTick>
 800df8c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800df8e:	68fb      	ldr	r3, [r7, #12]
 800df90:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800df94:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800df96:	68fb      	ldr	r3, [r7, #12]
 800df98:	685b      	ldr	r3, [r3, #4]
 800df9a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800df9c:	887b      	ldrh	r3, [r7, #2]
 800df9e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800dfa0:	887b      	ldrh	r3, [r7, #2]
 800dfa2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800dfa4:	7ffb      	ldrb	r3, [r7, #31]
 800dfa6:	2b01      	cmp	r3, #1
 800dfa8:	d00c      	beq.n	800dfc4 <HAL_SPI_TransmitReceive+0x4e>
 800dfaa:	69bb      	ldr	r3, [r7, #24]
 800dfac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dfb0:	d106      	bne.n	800dfc0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	689b      	ldr	r3, [r3, #8]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d102      	bne.n	800dfc0 <HAL_SPI_TransmitReceive+0x4a>
 800dfba:	7ffb      	ldrb	r3, [r7, #31]
 800dfbc:	2b04      	cmp	r3, #4
 800dfbe:	d001      	beq.n	800dfc4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800dfc0:	2302      	movs	r3, #2
 800dfc2:	e1f3      	b.n	800e3ac <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800dfc4:	68bb      	ldr	r3, [r7, #8]
 800dfc6:	2b00      	cmp	r3, #0
 800dfc8:	d005      	beq.n	800dfd6 <HAL_SPI_TransmitReceive+0x60>
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	2b00      	cmp	r3, #0
 800dfce:	d002      	beq.n	800dfd6 <HAL_SPI_TransmitReceive+0x60>
 800dfd0:	887b      	ldrh	r3, [r7, #2]
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d101      	bne.n	800dfda <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800dfd6:	2301      	movs	r3, #1
 800dfd8:	e1e8      	b.n	800e3ac <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800dfda:	68fb      	ldr	r3, [r7, #12]
 800dfdc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800dfe0:	2b01      	cmp	r3, #1
 800dfe2:	d101      	bne.n	800dfe8 <HAL_SPI_TransmitReceive+0x72>
 800dfe4:	2302      	movs	r3, #2
 800dfe6:	e1e1      	b.n	800e3ac <HAL_SPI_TransmitReceive+0x436>
 800dfe8:	68fb      	ldr	r3, [r7, #12]
 800dfea:	2201      	movs	r2, #1
 800dfec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800dff6:	b2db      	uxtb	r3, r3
 800dff8:	2b04      	cmp	r3, #4
 800dffa:	d003      	beq.n	800e004 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800dffc:	68fb      	ldr	r3, [r7, #12]
 800dffe:	2205      	movs	r2, #5
 800e000:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	2200      	movs	r2, #0
 800e008:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e00a:	68fb      	ldr	r3, [r7, #12]
 800e00c:	687a      	ldr	r2, [r7, #4]
 800e00e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	887a      	ldrh	r2, [r7, #2]
 800e014:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800e018:	68fb      	ldr	r3, [r7, #12]
 800e01a:	887a      	ldrh	r2, [r7, #2]
 800e01c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	68ba      	ldr	r2, [r7, #8]
 800e024:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800e026:	68fb      	ldr	r3, [r7, #12]
 800e028:	887a      	ldrh	r2, [r7, #2]
 800e02a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	887a      	ldrh	r2, [r7, #2]
 800e030:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e032:	68fb      	ldr	r3, [r7, #12]
 800e034:	2200      	movs	r2, #0
 800e036:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	2200      	movs	r2, #0
 800e03c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e03e:	68fb      	ldr	r3, [r7, #12]
 800e040:	68db      	ldr	r3, [r3, #12]
 800e042:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e046:	d802      	bhi.n	800e04e <HAL_SPI_TransmitReceive+0xd8>
 800e048:	8abb      	ldrh	r3, [r7, #20]
 800e04a:	2b01      	cmp	r3, #1
 800e04c:	d908      	bls.n	800e060 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e04e:	68fb      	ldr	r3, [r7, #12]
 800e050:	681b      	ldr	r3, [r3, #0]
 800e052:	685a      	ldr	r2, [r3, #4]
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	681b      	ldr	r3, [r3, #0]
 800e058:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e05c:	605a      	str	r2, [r3, #4]
 800e05e:	e007      	b.n	800e070 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	681b      	ldr	r3, [r3, #0]
 800e064:	685a      	ldr	r2, [r3, #4]
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e06e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	681b      	ldr	r3, [r3, #0]
 800e076:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e07a:	2b40      	cmp	r3, #64	@ 0x40
 800e07c:	d007      	beq.n	800e08e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	681b      	ldr	r3, [r3, #0]
 800e082:	681a      	ldr	r2, [r3, #0]
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e08c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e08e:	68fb      	ldr	r3, [r7, #12]
 800e090:	68db      	ldr	r3, [r3, #12]
 800e092:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e096:	f240 8083 	bls.w	800e1a0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e09a:	68fb      	ldr	r3, [r7, #12]
 800e09c:	685b      	ldr	r3, [r3, #4]
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d002      	beq.n	800e0a8 <HAL_SPI_TransmitReceive+0x132>
 800e0a2:	8afb      	ldrh	r3, [r7, #22]
 800e0a4:	2b01      	cmp	r3, #1
 800e0a6:	d16f      	bne.n	800e188 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e0a8:	68fb      	ldr	r3, [r7, #12]
 800e0aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0ac:	881a      	ldrh	r2, [r3, #0]
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	681b      	ldr	r3, [r3, #0]
 800e0b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e0b4:	68fb      	ldr	r3, [r7, #12]
 800e0b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0b8:	1c9a      	adds	r2, r3, #2
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e0be:	68fb      	ldr	r3, [r7, #12]
 800e0c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e0c2:	b29b      	uxth	r3, r3
 800e0c4:	3b01      	subs	r3, #1
 800e0c6:	b29a      	uxth	r2, r3
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e0cc:	e05c      	b.n	800e188 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e0ce:	68fb      	ldr	r3, [r7, #12]
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	689b      	ldr	r3, [r3, #8]
 800e0d4:	f003 0302 	and.w	r3, r3, #2
 800e0d8:	2b02      	cmp	r3, #2
 800e0da:	d11b      	bne.n	800e114 <HAL_SPI_TransmitReceive+0x19e>
 800e0dc:	68fb      	ldr	r3, [r7, #12]
 800e0de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e0e0:	b29b      	uxth	r3, r3
 800e0e2:	2b00      	cmp	r3, #0
 800e0e4:	d016      	beq.n	800e114 <HAL_SPI_TransmitReceive+0x19e>
 800e0e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0e8:	2b01      	cmp	r3, #1
 800e0ea:	d113      	bne.n	800e114 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e0ec:	68fb      	ldr	r3, [r7, #12]
 800e0ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0f0:	881a      	ldrh	r2, [r3, #0]
 800e0f2:	68fb      	ldr	r3, [r7, #12]
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e0f8:	68fb      	ldr	r3, [r7, #12]
 800e0fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e0fc:	1c9a      	adds	r2, r3, #2
 800e0fe:	68fb      	ldr	r3, [r7, #12]
 800e100:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e102:	68fb      	ldr	r3, [r7, #12]
 800e104:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e106:	b29b      	uxth	r3, r3
 800e108:	3b01      	subs	r3, #1
 800e10a:	b29a      	uxth	r2, r3
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e110:	2300      	movs	r3, #0
 800e112:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	681b      	ldr	r3, [r3, #0]
 800e118:	689b      	ldr	r3, [r3, #8]
 800e11a:	f003 0301 	and.w	r3, r3, #1
 800e11e:	2b01      	cmp	r3, #1
 800e120:	d11c      	bne.n	800e15c <HAL_SPI_TransmitReceive+0x1e6>
 800e122:	68fb      	ldr	r3, [r7, #12]
 800e124:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e128:	b29b      	uxth	r3, r3
 800e12a:	2b00      	cmp	r3, #0
 800e12c:	d016      	beq.n	800e15c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	681b      	ldr	r3, [r3, #0]
 800e132:	68da      	ldr	r2, [r3, #12]
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e138:	b292      	uxth	r2, r2
 800e13a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e140:	1c9a      	adds	r2, r3, #2
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e146:	68fb      	ldr	r3, [r7, #12]
 800e148:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e14c:	b29b      	uxth	r3, r3
 800e14e:	3b01      	subs	r3, #1
 800e150:	b29a      	uxth	r2, r3
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e158:	2301      	movs	r3, #1
 800e15a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e15c:	f7fc f940 	bl	800a3e0 <HAL_GetTick>
 800e160:	4602      	mov	r2, r0
 800e162:	6a3b      	ldr	r3, [r7, #32]
 800e164:	1ad3      	subs	r3, r2, r3
 800e166:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e168:	429a      	cmp	r2, r3
 800e16a:	d80d      	bhi.n	800e188 <HAL_SPI_TransmitReceive+0x212>
 800e16c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e16e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e172:	d009      	beq.n	800e188 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	2201      	movs	r2, #1
 800e178:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e17c:	68fb      	ldr	r3, [r7, #12]
 800e17e:	2200      	movs	r2, #0
 800e180:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e184:	2303      	movs	r3, #3
 800e186:	e111      	b.n	800e3ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e188:	68fb      	ldr	r3, [r7, #12]
 800e18a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e18c:	b29b      	uxth	r3, r3
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d19d      	bne.n	800e0ce <HAL_SPI_TransmitReceive+0x158>
 800e192:	68fb      	ldr	r3, [r7, #12]
 800e194:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e198:	b29b      	uxth	r3, r3
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d197      	bne.n	800e0ce <HAL_SPI_TransmitReceive+0x158>
 800e19e:	e0e5      	b.n	800e36c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e1a0:	68fb      	ldr	r3, [r7, #12]
 800e1a2:	685b      	ldr	r3, [r3, #4]
 800e1a4:	2b00      	cmp	r3, #0
 800e1a6:	d003      	beq.n	800e1b0 <HAL_SPI_TransmitReceive+0x23a>
 800e1a8:	8afb      	ldrh	r3, [r7, #22]
 800e1aa:	2b01      	cmp	r3, #1
 800e1ac:	f040 80d1 	bne.w	800e352 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e1b4:	b29b      	uxth	r3, r3
 800e1b6:	2b01      	cmp	r3, #1
 800e1b8:	d912      	bls.n	800e1e0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1be:	881a      	ldrh	r2, [r3, #0]
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1ca:	1c9a      	adds	r2, r3, #2
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e1d4:	b29b      	uxth	r3, r3
 800e1d6:	3b02      	subs	r3, #2
 800e1d8:	b29a      	uxth	r2, r3
 800e1da:	68fb      	ldr	r3, [r7, #12]
 800e1dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e1de:	e0b8      	b.n	800e352 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e1e4:	68fb      	ldr	r3, [r7, #12]
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	330c      	adds	r3, #12
 800e1ea:	7812      	ldrb	r2, [r2, #0]
 800e1ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1f2:	1c5a      	adds	r2, r3, #1
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e1fc:	b29b      	uxth	r3, r3
 800e1fe:	3b01      	subs	r3, #1
 800e200:	b29a      	uxth	r2, r3
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e206:	e0a4      	b.n	800e352 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	681b      	ldr	r3, [r3, #0]
 800e20c:	689b      	ldr	r3, [r3, #8]
 800e20e:	f003 0302 	and.w	r3, r3, #2
 800e212:	2b02      	cmp	r3, #2
 800e214:	d134      	bne.n	800e280 <HAL_SPI_TransmitReceive+0x30a>
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e21a:	b29b      	uxth	r3, r3
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d02f      	beq.n	800e280 <HAL_SPI_TransmitReceive+0x30a>
 800e220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e222:	2b01      	cmp	r3, #1
 800e224:	d12c      	bne.n	800e280 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e22a:	b29b      	uxth	r3, r3
 800e22c:	2b01      	cmp	r3, #1
 800e22e:	d912      	bls.n	800e256 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e230:	68fb      	ldr	r3, [r7, #12]
 800e232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e234:	881a      	ldrh	r2, [r3, #0]
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	681b      	ldr	r3, [r3, #0]
 800e23a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e240:	1c9a      	adds	r2, r3, #2
 800e242:	68fb      	ldr	r3, [r7, #12]
 800e244:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e246:	68fb      	ldr	r3, [r7, #12]
 800e248:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e24a:	b29b      	uxth	r3, r3
 800e24c:	3b02      	subs	r3, #2
 800e24e:	b29a      	uxth	r2, r3
 800e250:	68fb      	ldr	r3, [r7, #12]
 800e252:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e254:	e012      	b.n	800e27c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	330c      	adds	r3, #12
 800e260:	7812      	ldrb	r2, [r2, #0]
 800e262:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e268:	1c5a      	adds	r2, r3, #1
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e26e:	68fb      	ldr	r3, [r7, #12]
 800e270:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e272:	b29b      	uxth	r3, r3
 800e274:	3b01      	subs	r3, #1
 800e276:	b29a      	uxth	r2, r3
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e27c:	2300      	movs	r3, #0
 800e27e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e280:	68fb      	ldr	r3, [r7, #12]
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	689b      	ldr	r3, [r3, #8]
 800e286:	f003 0301 	and.w	r3, r3, #1
 800e28a:	2b01      	cmp	r3, #1
 800e28c:	d148      	bne.n	800e320 <HAL_SPI_TransmitReceive+0x3aa>
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e294:	b29b      	uxth	r3, r3
 800e296:	2b00      	cmp	r3, #0
 800e298:	d042      	beq.n	800e320 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e2a0:	b29b      	uxth	r3, r3
 800e2a2:	2b01      	cmp	r3, #1
 800e2a4:	d923      	bls.n	800e2ee <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	681b      	ldr	r3, [r3, #0]
 800e2aa:	68da      	ldr	r2, [r3, #12]
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2b0:	b292      	uxth	r2, r2
 800e2b2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2b8:	1c9a      	adds	r2, r3, #2
 800e2ba:	68fb      	ldr	r3, [r7, #12]
 800e2bc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800e2be:	68fb      	ldr	r3, [r7, #12]
 800e2c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e2c4:	b29b      	uxth	r3, r3
 800e2c6:	3b02      	subs	r3, #2
 800e2c8:	b29a      	uxth	r2, r3
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e2d6:	b29b      	uxth	r3, r3
 800e2d8:	2b01      	cmp	r3, #1
 800e2da:	d81f      	bhi.n	800e31c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e2dc:	68fb      	ldr	r3, [r7, #12]
 800e2de:	681b      	ldr	r3, [r3, #0]
 800e2e0:	685a      	ldr	r2, [r3, #4]
 800e2e2:	68fb      	ldr	r3, [r7, #12]
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e2ea:	605a      	str	r2, [r3, #4]
 800e2ec:	e016      	b.n	800e31c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	681b      	ldr	r3, [r3, #0]
 800e2f2:	f103 020c 	add.w	r2, r3, #12
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e2fa:	7812      	ldrb	r2, [r2, #0]
 800e2fc:	b2d2      	uxtb	r2, r2
 800e2fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800e300:	68fb      	ldr	r3, [r7, #12]
 800e302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e304:	1c5a      	adds	r2, r3, #1
 800e306:	68fb      	ldr	r3, [r7, #12]
 800e308:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e310:	b29b      	uxth	r3, r3
 800e312:	3b01      	subs	r3, #1
 800e314:	b29a      	uxth	r2, r3
 800e316:	68fb      	ldr	r3, [r7, #12]
 800e318:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e31c:	2301      	movs	r3, #1
 800e31e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800e320:	f7fc f85e 	bl	800a3e0 <HAL_GetTick>
 800e324:	4602      	mov	r2, r0
 800e326:	6a3b      	ldr	r3, [r7, #32]
 800e328:	1ad3      	subs	r3, r2, r3
 800e32a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e32c:	429a      	cmp	r2, r3
 800e32e:	d803      	bhi.n	800e338 <HAL_SPI_TransmitReceive+0x3c2>
 800e330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e332:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e336:	d102      	bne.n	800e33e <HAL_SPI_TransmitReceive+0x3c8>
 800e338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d109      	bne.n	800e352 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	2201      	movs	r2, #1
 800e342:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e346:	68fb      	ldr	r3, [r7, #12]
 800e348:	2200      	movs	r2, #0
 800e34a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e34e:	2303      	movs	r3, #3
 800e350:	e02c      	b.n	800e3ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e356:	b29b      	uxth	r3, r3
 800e358:	2b00      	cmp	r3, #0
 800e35a:	f47f af55 	bne.w	800e208 <HAL_SPI_TransmitReceive+0x292>
 800e35e:	68fb      	ldr	r3, [r7, #12]
 800e360:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e364:	b29b      	uxth	r3, r3
 800e366:	2b00      	cmp	r3, #0
 800e368:	f47f af4e 	bne.w	800e208 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e36c:	6a3a      	ldr	r2, [r7, #32]
 800e36e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e370:	68f8      	ldr	r0, [r7, #12]
 800e372:	f000 f9a3 	bl	800e6bc <SPI_EndRxTxTransaction>
 800e376:	4603      	mov	r3, r0
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d008      	beq.n	800e38e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e37c:	68fb      	ldr	r3, [r7, #12]
 800e37e:	2220      	movs	r2, #32
 800e380:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	2200      	movs	r2, #0
 800e386:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800e38a:	2301      	movs	r3, #1
 800e38c:	e00e      	b.n	800e3ac <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800e38e:	68fb      	ldr	r3, [r7, #12]
 800e390:	2201      	movs	r2, #1
 800e392:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e396:	68fb      	ldr	r3, [r7, #12]
 800e398:	2200      	movs	r2, #0
 800e39a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e39e:	68fb      	ldr	r3, [r7, #12]
 800e3a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	d001      	beq.n	800e3aa <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800e3a6:	2301      	movs	r3, #1
 800e3a8:	e000      	b.n	800e3ac <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800e3aa:	2300      	movs	r3, #0
  }
}
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	3728      	adds	r7, #40	@ 0x28
 800e3b0:	46bd      	mov	sp, r7
 800e3b2:	bd80      	pop	{r7, pc}

0800e3b4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800e3b4:	b480      	push	{r7}
 800e3b6:	b083      	sub	sp, #12
 800e3b8:	af00      	add	r7, sp, #0
 800e3ba:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e3c2:	b2db      	uxtb	r3, r3
}
 800e3c4:	4618      	mov	r0, r3
 800e3c6:	370c      	adds	r7, #12
 800e3c8:	46bd      	mov	sp, r7
 800e3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ce:	4770      	bx	lr

0800e3d0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e3d0:	b580      	push	{r7, lr}
 800e3d2:	b088      	sub	sp, #32
 800e3d4:	af00      	add	r7, sp, #0
 800e3d6:	60f8      	str	r0, [r7, #12]
 800e3d8:	60b9      	str	r1, [r7, #8]
 800e3da:	603b      	str	r3, [r7, #0]
 800e3dc:	4613      	mov	r3, r2
 800e3de:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800e3e0:	f7fb fffe 	bl	800a3e0 <HAL_GetTick>
 800e3e4:	4602      	mov	r2, r0
 800e3e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e3e8:	1a9b      	subs	r3, r3, r2
 800e3ea:	683a      	ldr	r2, [r7, #0]
 800e3ec:	4413      	add	r3, r2
 800e3ee:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800e3f0:	f7fb fff6 	bl	800a3e0 <HAL_GetTick>
 800e3f4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e3f6:	4b39      	ldr	r3, [pc, #228]	@ (800e4dc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e3f8:	681b      	ldr	r3, [r3, #0]
 800e3fa:	015b      	lsls	r3, r3, #5
 800e3fc:	0d1b      	lsrs	r3, r3, #20
 800e3fe:	69fa      	ldr	r2, [r7, #28]
 800e400:	fb02 f303 	mul.w	r3, r2, r3
 800e404:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e406:	e054      	b.n	800e4b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e408:	683b      	ldr	r3, [r7, #0]
 800e40a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e40e:	d050      	beq.n	800e4b2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e410:	f7fb ffe6 	bl	800a3e0 <HAL_GetTick>
 800e414:	4602      	mov	r2, r0
 800e416:	69bb      	ldr	r3, [r7, #24]
 800e418:	1ad3      	subs	r3, r2, r3
 800e41a:	69fa      	ldr	r2, [r7, #28]
 800e41c:	429a      	cmp	r2, r3
 800e41e:	d902      	bls.n	800e426 <SPI_WaitFlagStateUntilTimeout+0x56>
 800e420:	69fb      	ldr	r3, [r7, #28]
 800e422:	2b00      	cmp	r3, #0
 800e424:	d13d      	bne.n	800e4a2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e426:	68fb      	ldr	r3, [r7, #12]
 800e428:	681b      	ldr	r3, [r3, #0]
 800e42a:	685a      	ldr	r2, [r3, #4]
 800e42c:	68fb      	ldr	r3, [r7, #12]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e434:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e436:	68fb      	ldr	r3, [r7, #12]
 800e438:	685b      	ldr	r3, [r3, #4]
 800e43a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e43e:	d111      	bne.n	800e464 <SPI_WaitFlagStateUntilTimeout+0x94>
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	689b      	ldr	r3, [r3, #8]
 800e444:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e448:	d004      	beq.n	800e454 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	689b      	ldr	r3, [r3, #8]
 800e44e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e452:	d107      	bne.n	800e464 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e454:	68fb      	ldr	r3, [r7, #12]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	681a      	ldr	r2, [r3, #0]
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	681b      	ldr	r3, [r3, #0]
 800e45e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e462:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e468:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e46c:	d10f      	bne.n	800e48e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	681a      	ldr	r2, [r3, #0]
 800e474:	68fb      	ldr	r3, [r7, #12]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e47c:	601a      	str	r2, [r3, #0]
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	681a      	ldr	r2, [r3, #0]
 800e484:	68fb      	ldr	r3, [r7, #12]
 800e486:	681b      	ldr	r3, [r3, #0]
 800e488:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e48c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	2201      	movs	r2, #1
 800e492:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e496:	68fb      	ldr	r3, [r7, #12]
 800e498:	2200      	movs	r2, #0
 800e49a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e49e:	2303      	movs	r3, #3
 800e4a0:	e017      	b.n	800e4d2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e4a2:	697b      	ldr	r3, [r7, #20]
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d101      	bne.n	800e4ac <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800e4a8:	2300      	movs	r3, #0
 800e4aa:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800e4ac:	697b      	ldr	r3, [r7, #20]
 800e4ae:	3b01      	subs	r3, #1
 800e4b0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e4b2:	68fb      	ldr	r3, [r7, #12]
 800e4b4:	681b      	ldr	r3, [r3, #0]
 800e4b6:	689a      	ldr	r2, [r3, #8]
 800e4b8:	68bb      	ldr	r3, [r7, #8]
 800e4ba:	4013      	ands	r3, r2
 800e4bc:	68ba      	ldr	r2, [r7, #8]
 800e4be:	429a      	cmp	r2, r3
 800e4c0:	bf0c      	ite	eq
 800e4c2:	2301      	moveq	r3, #1
 800e4c4:	2300      	movne	r3, #0
 800e4c6:	b2db      	uxtb	r3, r3
 800e4c8:	461a      	mov	r2, r3
 800e4ca:	79fb      	ldrb	r3, [r7, #7]
 800e4cc:	429a      	cmp	r2, r3
 800e4ce:	d19b      	bne.n	800e408 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800e4d0:	2300      	movs	r3, #0
}
 800e4d2:	4618      	mov	r0, r3
 800e4d4:	3720      	adds	r7, #32
 800e4d6:	46bd      	mov	sp, r7
 800e4d8:	bd80      	pop	{r7, pc}
 800e4da:	bf00      	nop
 800e4dc:	20000408 	.word	0x20000408

0800e4e0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e4e0:	b580      	push	{r7, lr}
 800e4e2:	b08a      	sub	sp, #40	@ 0x28
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	60f8      	str	r0, [r7, #12]
 800e4e8:	60b9      	str	r1, [r7, #8]
 800e4ea:	607a      	str	r2, [r7, #4]
 800e4ec:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800e4ee:	2300      	movs	r3, #0
 800e4f0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800e4f2:	f7fb ff75 	bl	800a3e0 <HAL_GetTick>
 800e4f6:	4602      	mov	r2, r0
 800e4f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e4fa:	1a9b      	subs	r3, r3, r2
 800e4fc:	683a      	ldr	r2, [r7, #0]
 800e4fe:	4413      	add	r3, r2
 800e500:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800e502:	f7fb ff6d 	bl	800a3e0 <HAL_GetTick>
 800e506:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	330c      	adds	r3, #12
 800e50e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800e510:	4b3d      	ldr	r3, [pc, #244]	@ (800e608 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800e512:	681a      	ldr	r2, [r3, #0]
 800e514:	4613      	mov	r3, r2
 800e516:	009b      	lsls	r3, r3, #2
 800e518:	4413      	add	r3, r2
 800e51a:	00da      	lsls	r2, r3, #3
 800e51c:	1ad3      	subs	r3, r2, r3
 800e51e:	0d1b      	lsrs	r3, r3, #20
 800e520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e522:	fb02 f303 	mul.w	r3, r2, r3
 800e526:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800e528:	e060      	b.n	800e5ec <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800e52a:	68bb      	ldr	r3, [r7, #8]
 800e52c:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800e530:	d107      	bne.n	800e542 <SPI_WaitFifoStateUntilTimeout+0x62>
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2b00      	cmp	r3, #0
 800e536:	d104      	bne.n	800e542 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800e538:	69fb      	ldr	r3, [r7, #28]
 800e53a:	781b      	ldrb	r3, [r3, #0]
 800e53c:	b2db      	uxtb	r3, r3
 800e53e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800e540:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800e542:	683b      	ldr	r3, [r7, #0]
 800e544:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e548:	d050      	beq.n	800e5ec <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e54a:	f7fb ff49 	bl	800a3e0 <HAL_GetTick>
 800e54e:	4602      	mov	r2, r0
 800e550:	6a3b      	ldr	r3, [r7, #32]
 800e552:	1ad3      	subs	r3, r2, r3
 800e554:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800e556:	429a      	cmp	r2, r3
 800e558:	d902      	bls.n	800e560 <SPI_WaitFifoStateUntilTimeout+0x80>
 800e55a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d13d      	bne.n	800e5dc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	685a      	ldr	r2, [r3, #4]
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e56e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	685b      	ldr	r3, [r3, #4]
 800e574:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e578:	d111      	bne.n	800e59e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	689b      	ldr	r3, [r3, #8]
 800e57e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e582:	d004      	beq.n	800e58e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e584:	68fb      	ldr	r3, [r7, #12]
 800e586:	689b      	ldr	r3, [r3, #8]
 800e588:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e58c:	d107      	bne.n	800e59e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e58e:	68fb      	ldr	r3, [r7, #12]
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	681a      	ldr	r2, [r3, #0]
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e59c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e5a2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e5a6:	d10f      	bne.n	800e5c8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	681a      	ldr	r2, [r3, #0]
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e5b6:	601a      	str	r2, [r3, #0]
 800e5b8:	68fb      	ldr	r3, [r7, #12]
 800e5ba:	681b      	ldr	r3, [r3, #0]
 800e5bc:	681a      	ldr	r2, [r3, #0]
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e5c6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	2201      	movs	r2, #1
 800e5cc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800e5d8:	2303      	movs	r3, #3
 800e5da:	e010      	b.n	800e5fe <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e5dc:	69bb      	ldr	r3, [r7, #24]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d101      	bne.n	800e5e6 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800e5e2:	2300      	movs	r3, #0
 800e5e4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800e5e6:	69bb      	ldr	r3, [r7, #24]
 800e5e8:	3b01      	subs	r3, #1
 800e5ea:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	689a      	ldr	r2, [r3, #8]
 800e5f2:	68bb      	ldr	r3, [r7, #8]
 800e5f4:	4013      	ands	r3, r2
 800e5f6:	687a      	ldr	r2, [r7, #4]
 800e5f8:	429a      	cmp	r2, r3
 800e5fa:	d196      	bne.n	800e52a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800e5fc:	2300      	movs	r3, #0
}
 800e5fe:	4618      	mov	r0, r3
 800e600:	3728      	adds	r7, #40	@ 0x28
 800e602:	46bd      	mov	sp, r7
 800e604:	bd80      	pop	{r7, pc}
 800e606:	bf00      	nop
 800e608:	20000408 	.word	0x20000408

0800e60c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800e60c:	b580      	push	{r7, lr}
 800e60e:	b086      	sub	sp, #24
 800e610:	af02      	add	r7, sp, #8
 800e612:	60f8      	str	r0, [r7, #12]
 800e614:	60b9      	str	r1, [r7, #8]
 800e616:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e618:	68fb      	ldr	r3, [r7, #12]
 800e61a:	685b      	ldr	r3, [r3, #4]
 800e61c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e620:	d111      	bne.n	800e646 <SPI_EndRxTransaction+0x3a>
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	689b      	ldr	r3, [r3, #8]
 800e626:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e62a:	d004      	beq.n	800e636 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	689b      	ldr	r3, [r3, #8]
 800e630:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e634:	d107      	bne.n	800e646 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	681a      	ldr	r2, [r3, #0]
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	681b      	ldr	r3, [r3, #0]
 800e640:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e644:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	9300      	str	r3, [sp, #0]
 800e64a:	68bb      	ldr	r3, [r7, #8]
 800e64c:	2200      	movs	r2, #0
 800e64e:	2180      	movs	r1, #128	@ 0x80
 800e650:	68f8      	ldr	r0, [r7, #12]
 800e652:	f7ff febd 	bl	800e3d0 <SPI_WaitFlagStateUntilTimeout>
 800e656:	4603      	mov	r3, r0
 800e658:	2b00      	cmp	r3, #0
 800e65a:	d007      	beq.n	800e66c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e65c:	68fb      	ldr	r3, [r7, #12]
 800e65e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e660:	f043 0220 	orr.w	r2, r3, #32
 800e664:	68fb      	ldr	r3, [r7, #12]
 800e666:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e668:	2303      	movs	r3, #3
 800e66a:	e023      	b.n	800e6b4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	685b      	ldr	r3, [r3, #4]
 800e670:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e674:	d11d      	bne.n	800e6b2 <SPI_EndRxTransaction+0xa6>
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	689b      	ldr	r3, [r3, #8]
 800e67a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e67e:	d004      	beq.n	800e68a <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e680:	68fb      	ldr	r3, [r7, #12]
 800e682:	689b      	ldr	r3, [r3, #8]
 800e684:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e688:	d113      	bne.n	800e6b2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	9300      	str	r3, [sp, #0]
 800e68e:	68bb      	ldr	r3, [r7, #8]
 800e690:	2200      	movs	r2, #0
 800e692:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800e696:	68f8      	ldr	r0, [r7, #12]
 800e698:	f7ff ff22 	bl	800e4e0 <SPI_WaitFifoStateUntilTimeout>
 800e69c:	4603      	mov	r3, r0
 800e69e:	2b00      	cmp	r3, #0
 800e6a0:	d007      	beq.n	800e6b2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e6a2:	68fb      	ldr	r3, [r7, #12]
 800e6a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e6a6:	f043 0220 	orr.w	r2, r3, #32
 800e6aa:	68fb      	ldr	r3, [r7, #12]
 800e6ac:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800e6ae:	2303      	movs	r3, #3
 800e6b0:	e000      	b.n	800e6b4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800e6b2:	2300      	movs	r3, #0
}
 800e6b4:	4618      	mov	r0, r3
 800e6b6:	3710      	adds	r7, #16
 800e6b8:	46bd      	mov	sp, r7
 800e6ba:	bd80      	pop	{r7, pc}

0800e6bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e6bc:	b580      	push	{r7, lr}
 800e6be:	b086      	sub	sp, #24
 800e6c0:	af02      	add	r7, sp, #8
 800e6c2:	60f8      	str	r0, [r7, #12]
 800e6c4:	60b9      	str	r1, [r7, #8]
 800e6c6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	9300      	str	r3, [sp, #0]
 800e6cc:	68bb      	ldr	r3, [r7, #8]
 800e6ce:	2200      	movs	r2, #0
 800e6d0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800e6d4:	68f8      	ldr	r0, [r7, #12]
 800e6d6:	f7ff ff03 	bl	800e4e0 <SPI_WaitFifoStateUntilTimeout>
 800e6da:	4603      	mov	r3, r0
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d007      	beq.n	800e6f0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e6e4:	f043 0220 	orr.w	r2, r3, #32
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e6ec:	2303      	movs	r3, #3
 800e6ee:	e027      	b.n	800e740 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	9300      	str	r3, [sp, #0]
 800e6f4:	68bb      	ldr	r3, [r7, #8]
 800e6f6:	2200      	movs	r2, #0
 800e6f8:	2180      	movs	r1, #128	@ 0x80
 800e6fa:	68f8      	ldr	r0, [r7, #12]
 800e6fc:	f7ff fe68 	bl	800e3d0 <SPI_WaitFlagStateUntilTimeout>
 800e700:	4603      	mov	r3, r0
 800e702:	2b00      	cmp	r3, #0
 800e704:	d007      	beq.n	800e716 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e70a:	f043 0220 	orr.w	r2, r3, #32
 800e70e:	68fb      	ldr	r3, [r7, #12]
 800e710:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e712:	2303      	movs	r3, #3
 800e714:	e014      	b.n	800e740 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	9300      	str	r3, [sp, #0]
 800e71a:	68bb      	ldr	r3, [r7, #8]
 800e71c:	2200      	movs	r2, #0
 800e71e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800e722:	68f8      	ldr	r0, [r7, #12]
 800e724:	f7ff fedc 	bl	800e4e0 <SPI_WaitFifoStateUntilTimeout>
 800e728:	4603      	mov	r3, r0
 800e72a:	2b00      	cmp	r3, #0
 800e72c:	d007      	beq.n	800e73e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e732:	f043 0220 	orr.w	r2, r3, #32
 800e736:	68fb      	ldr	r3, [r7, #12]
 800e738:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800e73a:	2303      	movs	r3, #3
 800e73c:	e000      	b.n	800e740 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800e73e:	2300      	movs	r3, #0
}
 800e740:	4618      	mov	r0, r3
 800e742:	3710      	adds	r7, #16
 800e744:	46bd      	mov	sp, r7
 800e746:	bd80      	pop	{r7, pc}

0800e748 <LL_RCC_GetUSARTClockSource>:
{
 800e748:	b480      	push	{r7}
 800e74a:	b083      	sub	sp, #12
 800e74c:	af00      	add	r7, sp, #0
 800e74e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800e750:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e754:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	4013      	ands	r3, r2
}
 800e75c:	4618      	mov	r0, r3
 800e75e:	370c      	adds	r7, #12
 800e760:	46bd      	mov	sp, r7
 800e762:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e766:	4770      	bx	lr

0800e768 <LL_RCC_GetLPUARTClockSource>:
{
 800e768:	b480      	push	{r7}
 800e76a:	b083      	sub	sp, #12
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800e770:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800e774:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800e778:	687b      	ldr	r3, [r7, #4]
 800e77a:	4013      	ands	r3, r2
}
 800e77c:	4618      	mov	r0, r3
 800e77e:	370c      	adds	r7, #12
 800e780:	46bd      	mov	sp, r7
 800e782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e786:	4770      	bx	lr

0800e788 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800e788:	b580      	push	{r7, lr}
 800e78a:	b082      	sub	sp, #8
 800e78c:	af00      	add	r7, sp, #0
 800e78e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	2b00      	cmp	r3, #0
 800e794:	d101      	bne.n	800e79a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800e796:	2301      	movs	r3, #1
 800e798:	e042      	b.n	800e820 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d106      	bne.n	800e7b2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	2200      	movs	r2, #0
 800e7a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800e7ac:	6878      	ldr	r0, [r7, #4]
 800e7ae:	f7f4 fdff 	bl	80033b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	2224      	movs	r2, #36	@ 0x24
 800e7b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	681b      	ldr	r3, [r3, #0]
 800e7be:	681a      	ldr	r2, [r3, #0]
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	681b      	ldr	r3, [r3, #0]
 800e7c4:	f022 0201 	bic.w	r2, r2, #1
 800e7c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800e7ca:	687b      	ldr	r3, [r7, #4]
 800e7cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d002      	beq.n	800e7d8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800e7d2:	6878      	ldr	r0, [r7, #4]
 800e7d4:	f000 fe36 	bl	800f444 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800e7d8:	6878      	ldr	r0, [r7, #4]
 800e7da:	f000 fc0b 	bl	800eff4 <UART_SetConfig>
 800e7de:	4603      	mov	r3, r0
 800e7e0:	2b01      	cmp	r3, #1
 800e7e2:	d101      	bne.n	800e7e8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800e7e4:	2301      	movs	r3, #1
 800e7e6:	e01b      	b.n	800e820 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800e7e8:	687b      	ldr	r3, [r7, #4]
 800e7ea:	681b      	ldr	r3, [r3, #0]
 800e7ec:	685a      	ldr	r2, [r3, #4]
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	681b      	ldr	r3, [r3, #0]
 800e7f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800e7f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800e7f8:	687b      	ldr	r3, [r7, #4]
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	689a      	ldr	r2, [r3, #8]
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	681b      	ldr	r3, [r3, #0]
 800e802:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800e806:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	681a      	ldr	r2, [r3, #0]
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	f042 0201 	orr.w	r2, r2, #1
 800e816:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800e818:	6878      	ldr	r0, [r7, #4]
 800e81a:	f000 feb5 	bl	800f588 <UART_CheckIdleState>
 800e81e:	4603      	mov	r3, r0
}
 800e820:	4618      	mov	r0, r3
 800e822:	3708      	adds	r7, #8
 800e824:	46bd      	mov	sp, r7
 800e826:	bd80      	pop	{r7, pc}

0800e828 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e828:	b580      	push	{r7, lr}
 800e82a:	b08a      	sub	sp, #40	@ 0x28
 800e82c:	af02      	add	r7, sp, #8
 800e82e:	60f8      	str	r0, [r7, #12]
 800e830:	60b9      	str	r1, [r7, #8]
 800e832:	603b      	str	r3, [r7, #0]
 800e834:	4613      	mov	r3, r2
 800e836:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800e838:	68fb      	ldr	r3, [r7, #12]
 800e83a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e83e:	2b20      	cmp	r3, #32
 800e840:	d17b      	bne.n	800e93a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800e842:	68bb      	ldr	r3, [r7, #8]
 800e844:	2b00      	cmp	r3, #0
 800e846:	d002      	beq.n	800e84e <HAL_UART_Transmit+0x26>
 800e848:	88fb      	ldrh	r3, [r7, #6]
 800e84a:	2b00      	cmp	r3, #0
 800e84c:	d101      	bne.n	800e852 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800e84e:	2301      	movs	r3, #1
 800e850:	e074      	b.n	800e93c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e852:	68fb      	ldr	r3, [r7, #12]
 800e854:	2200      	movs	r2, #0
 800e856:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	2221      	movs	r2, #33	@ 0x21
 800e85e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800e862:	f7fb fdbd 	bl	800a3e0 <HAL_GetTick>
 800e866:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	88fa      	ldrh	r2, [r7, #6]
 800e86c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	88fa      	ldrh	r2, [r7, #6]
 800e874:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800e878:	68fb      	ldr	r3, [r7, #12]
 800e87a:	689b      	ldr	r3, [r3, #8]
 800e87c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e880:	d108      	bne.n	800e894 <HAL_UART_Transmit+0x6c>
 800e882:	68fb      	ldr	r3, [r7, #12]
 800e884:	691b      	ldr	r3, [r3, #16]
 800e886:	2b00      	cmp	r3, #0
 800e888:	d104      	bne.n	800e894 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800e88a:	2300      	movs	r3, #0
 800e88c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800e88e:	68bb      	ldr	r3, [r7, #8]
 800e890:	61bb      	str	r3, [r7, #24]
 800e892:	e003      	b.n	800e89c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800e894:	68bb      	ldr	r3, [r7, #8]
 800e896:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800e898:	2300      	movs	r3, #0
 800e89a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800e89c:	e030      	b.n	800e900 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800e89e:	683b      	ldr	r3, [r7, #0]
 800e8a0:	9300      	str	r3, [sp, #0]
 800e8a2:	697b      	ldr	r3, [r7, #20]
 800e8a4:	2200      	movs	r2, #0
 800e8a6:	2180      	movs	r1, #128	@ 0x80
 800e8a8:	68f8      	ldr	r0, [r7, #12]
 800e8aa:	f000 ff17 	bl	800f6dc <UART_WaitOnFlagUntilTimeout>
 800e8ae:	4603      	mov	r3, r0
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d005      	beq.n	800e8c0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800e8b4:	68fb      	ldr	r3, [r7, #12]
 800e8b6:	2220      	movs	r2, #32
 800e8b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800e8bc:	2303      	movs	r3, #3
 800e8be:	e03d      	b.n	800e93c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800e8c0:	69fb      	ldr	r3, [r7, #28]
 800e8c2:	2b00      	cmp	r3, #0
 800e8c4:	d10b      	bne.n	800e8de <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800e8c6:	69bb      	ldr	r3, [r7, #24]
 800e8c8:	881b      	ldrh	r3, [r3, #0]
 800e8ca:	461a      	mov	r2, r3
 800e8cc:	68fb      	ldr	r3, [r7, #12]
 800e8ce:	681b      	ldr	r3, [r3, #0]
 800e8d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800e8d4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800e8d6:	69bb      	ldr	r3, [r7, #24]
 800e8d8:	3302      	adds	r3, #2
 800e8da:	61bb      	str	r3, [r7, #24]
 800e8dc:	e007      	b.n	800e8ee <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800e8de:	69fb      	ldr	r3, [r7, #28]
 800e8e0:	781a      	ldrb	r2, [r3, #0]
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	681b      	ldr	r3, [r3, #0]
 800e8e6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800e8e8:	69fb      	ldr	r3, [r7, #28]
 800e8ea:	3301      	adds	r3, #1
 800e8ec:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800e8ee:	68fb      	ldr	r3, [r7, #12]
 800e8f0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e8f4:	b29b      	uxth	r3, r3
 800e8f6:	3b01      	subs	r3, #1
 800e8f8:	b29a      	uxth	r2, r3
 800e8fa:	68fb      	ldr	r3, [r7, #12]
 800e8fc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800e906:	b29b      	uxth	r3, r3
 800e908:	2b00      	cmp	r3, #0
 800e90a:	d1c8      	bne.n	800e89e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800e90c:	683b      	ldr	r3, [r7, #0]
 800e90e:	9300      	str	r3, [sp, #0]
 800e910:	697b      	ldr	r3, [r7, #20]
 800e912:	2200      	movs	r2, #0
 800e914:	2140      	movs	r1, #64	@ 0x40
 800e916:	68f8      	ldr	r0, [r7, #12]
 800e918:	f000 fee0 	bl	800f6dc <UART_WaitOnFlagUntilTimeout>
 800e91c:	4603      	mov	r3, r0
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d005      	beq.n	800e92e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	2220      	movs	r2, #32
 800e926:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800e92a:	2303      	movs	r3, #3
 800e92c:	e006      	b.n	800e93c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e92e:	68fb      	ldr	r3, [r7, #12]
 800e930:	2220      	movs	r2, #32
 800e932:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800e936:	2300      	movs	r3, #0
 800e938:	e000      	b.n	800e93c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800e93a:	2302      	movs	r3, #2
  }
}
 800e93c:	4618      	mov	r0, r3
 800e93e:	3720      	adds	r7, #32
 800e940:	46bd      	mov	sp, r7
 800e942:	bd80      	pop	{r7, pc}

0800e944 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e944:	b580      	push	{r7, lr}
 800e946:	b0ba      	sub	sp, #232	@ 0xe8
 800e948:	af00      	add	r7, sp, #0
 800e94a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	69db      	ldr	r3, [r3, #28]
 800e952:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	689b      	ldr	r3, [r3, #8]
 800e966:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e96a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e96e:	f640 030f 	movw	r3, #2063	@ 0x80f
 800e972:	4013      	ands	r3, r2
 800e974:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800e978:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d11b      	bne.n	800e9b8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e980:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e984:	f003 0320 	and.w	r3, r3, #32
 800e988:	2b00      	cmp	r3, #0
 800e98a:	d015      	beq.n	800e9b8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e98c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e990:	f003 0320 	and.w	r3, r3, #32
 800e994:	2b00      	cmp	r3, #0
 800e996:	d105      	bne.n	800e9a4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e998:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e99c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d009      	beq.n	800e9b8 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e9a8:	2b00      	cmp	r3, #0
 800e9aa:	f000 8300 	beq.w	800efae <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e9b2:	6878      	ldr	r0, [r7, #4]
 800e9b4:	4798      	blx	r3
      }
      return;
 800e9b6:	e2fa      	b.n	800efae <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e9b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e9bc:	2b00      	cmp	r3, #0
 800e9be:	f000 8123 	beq.w	800ec08 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e9c2:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e9c6:	4b8d      	ldr	r3, [pc, #564]	@ (800ebfc <HAL_UART_IRQHandler+0x2b8>)
 800e9c8:	4013      	ands	r3, r2
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	d106      	bne.n	800e9dc <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e9ce:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800e9d2:	4b8b      	ldr	r3, [pc, #556]	@ (800ec00 <HAL_UART_IRQHandler+0x2bc>)
 800e9d4:	4013      	ands	r3, r2
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	f000 8116 	beq.w	800ec08 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e9dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e9e0:	f003 0301 	and.w	r3, r3, #1
 800e9e4:	2b00      	cmp	r3, #0
 800e9e6:	d011      	beq.n	800ea0c <HAL_UART_IRQHandler+0xc8>
 800e9e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e9ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e9f0:	2b00      	cmp	r3, #0
 800e9f2:	d00b      	beq.n	800ea0c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	681b      	ldr	r3, [r3, #0]
 800e9f8:	2201      	movs	r2, #1
 800e9fa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea02:	f043 0201 	orr.w	r2, r3, #1
 800ea06:	687b      	ldr	r3, [r7, #4]
 800ea08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ea0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ea10:	f003 0302 	and.w	r3, r3, #2
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d011      	beq.n	800ea3c <HAL_UART_IRQHandler+0xf8>
 800ea18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ea1c:	f003 0301 	and.w	r3, r3, #1
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d00b      	beq.n	800ea3c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ea24:	687b      	ldr	r3, [r7, #4]
 800ea26:	681b      	ldr	r3, [r3, #0]
 800ea28:	2202      	movs	r2, #2
 800ea2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea32:	f043 0204 	orr.w	r2, r3, #4
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ea3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ea40:	f003 0304 	and.w	r3, r3, #4
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d011      	beq.n	800ea6c <HAL_UART_IRQHandler+0x128>
 800ea48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ea4c:	f003 0301 	and.w	r3, r3, #1
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d00b      	beq.n	800ea6c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	2204      	movs	r2, #4
 800ea5a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea62:	f043 0202 	orr.w	r2, r3, #2
 800ea66:	687b      	ldr	r3, [r7, #4]
 800ea68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800ea6c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ea70:	f003 0308 	and.w	r3, r3, #8
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d017      	beq.n	800eaa8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ea78:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ea7c:	f003 0320 	and.w	r3, r3, #32
 800ea80:	2b00      	cmp	r3, #0
 800ea82:	d105      	bne.n	800ea90 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800ea84:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800ea88:	4b5c      	ldr	r3, [pc, #368]	@ (800ebfc <HAL_UART_IRQHandler+0x2b8>)
 800ea8a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d00b      	beq.n	800eaa8 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	681b      	ldr	r3, [r3, #0]
 800ea94:	2208      	movs	r2, #8
 800ea96:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ea9e:	f043 0208 	orr.w	r2, r3, #8
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800eaa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eaac:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800eab0:	2b00      	cmp	r3, #0
 800eab2:	d012      	beq.n	800eada <HAL_UART_IRQHandler+0x196>
 800eab4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eab8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800eabc:	2b00      	cmp	r3, #0
 800eabe:	d00c      	beq.n	800eada <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800eac8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ead0:	f043 0220 	orr.w	r2, r3, #32
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eae0:	2b00      	cmp	r3, #0
 800eae2:	f000 8266 	beq.w	800efb2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800eae6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eaea:	f003 0320 	and.w	r3, r3, #32
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	d013      	beq.n	800eb1a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800eaf2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800eaf6:	f003 0320 	and.w	r3, r3, #32
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	d105      	bne.n	800eb0a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800eafe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800eb02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d007      	beq.n	800eb1a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb0e:	2b00      	cmp	r3, #0
 800eb10:	d003      	beq.n	800eb1a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800eb12:	687b      	ldr	r3, [r7, #4]
 800eb14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800eb16:	6878      	ldr	r0, [r7, #4]
 800eb18:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800eb1a:	687b      	ldr	r3, [r7, #4]
 800eb1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb20:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	681b      	ldr	r3, [r3, #0]
 800eb28:	689b      	ldr	r3, [r3, #8]
 800eb2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb2e:	2b40      	cmp	r3, #64	@ 0x40
 800eb30:	d005      	beq.n	800eb3e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800eb32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800eb36:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d054      	beq.n	800ebe8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800eb3e:	6878      	ldr	r0, [r7, #4]
 800eb40:	f000 fe39 	bl	800f7b6 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	681b      	ldr	r3, [r3, #0]
 800eb48:	689b      	ldr	r3, [r3, #8]
 800eb4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800eb4e:	2b40      	cmp	r3, #64	@ 0x40
 800eb50:	d146      	bne.n	800ebe0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800eb52:	687b      	ldr	r3, [r7, #4]
 800eb54:	681b      	ldr	r3, [r3, #0]
 800eb56:	3308      	adds	r3, #8
 800eb58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eb5c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800eb60:	e853 3f00 	ldrex	r3, [r3]
 800eb64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800eb68:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800eb6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eb70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	681b      	ldr	r3, [r3, #0]
 800eb78:	3308      	adds	r3, #8
 800eb7a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800eb7e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800eb82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eb86:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800eb8a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800eb8e:	e841 2300 	strex	r3, r2, [r1]
 800eb92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800eb96:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	d1d9      	bne.n	800eb52 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800eb9e:	687b      	ldr	r3, [r7, #4]
 800eba0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800eba4:	2b00      	cmp	r3, #0
 800eba6:	d017      	beq.n	800ebd8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ebae:	4a15      	ldr	r2, [pc, #84]	@ (800ec04 <HAL_UART_IRQHandler+0x2c0>)
 800ebb0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ebb2:	687b      	ldr	r3, [r7, #4]
 800ebb4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ebb8:	4618      	mov	r0, r3
 800ebba:	f7fb fee2 	bl	800a982 <HAL_DMA_Abort_IT>
 800ebbe:	4603      	mov	r3, r0
 800ebc0:	2b00      	cmp	r3, #0
 800ebc2:	d019      	beq.n	800ebf8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ebca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ebcc:	687a      	ldr	r2, [r7, #4]
 800ebce:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800ebd2:	4610      	mov	r0, r2
 800ebd4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ebd6:	e00f      	b.n	800ebf8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ebd8:	6878      	ldr	r0, [r7, #4]
 800ebda:	f000 f9f5 	bl	800efc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ebde:	e00b      	b.n	800ebf8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ebe0:	6878      	ldr	r0, [r7, #4]
 800ebe2:	f000 f9f1 	bl	800efc8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ebe6:	e007      	b.n	800ebf8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ebe8:	6878      	ldr	r0, [r7, #4]
 800ebea:	f000 f9ed 	bl	800efc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ebee:	687b      	ldr	r3, [r7, #4]
 800ebf0:	2200      	movs	r2, #0
 800ebf2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800ebf6:	e1dc      	b.n	800efb2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ebf8:	bf00      	nop
    return;
 800ebfa:	e1da      	b.n	800efb2 <HAL_UART_IRQHandler+0x66e>
 800ebfc:	10000001 	.word	0x10000001
 800ec00:	04000120 	.word	0x04000120
 800ec04:	0800f883 	.word	0x0800f883

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ec0c:	2b01      	cmp	r3, #1
 800ec0e:	f040 8170 	bne.w	800eef2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800ec12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ec16:	f003 0310 	and.w	r3, r3, #16
 800ec1a:	2b00      	cmp	r3, #0
 800ec1c:	f000 8169 	beq.w	800eef2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800ec20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ec24:	f003 0310 	and.w	r3, r3, #16
 800ec28:	2b00      	cmp	r3, #0
 800ec2a:	f000 8162 	beq.w	800eef2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	681b      	ldr	r3, [r3, #0]
 800ec32:	2210      	movs	r2, #16
 800ec34:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ec36:	687b      	ldr	r3, [r7, #4]
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	689b      	ldr	r3, [r3, #8]
 800ec3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ec40:	2b40      	cmp	r3, #64	@ 0x40
 800ec42:	f040 80d8 	bne.w	800edf6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ec46:	687b      	ldr	r3, [r7, #4]
 800ec48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	685b      	ldr	r3, [r3, #4]
 800ec50:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ec54:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ec58:	2b00      	cmp	r3, #0
 800ec5a:	f000 80af 	beq.w	800edbc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ec5e:	687b      	ldr	r3, [r7, #4]
 800ec60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ec64:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ec68:	429a      	cmp	r2, r3
 800ec6a:	f080 80a7 	bcs.w	800edbc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ec74:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	681b      	ldr	r3, [r3, #0]
 800ec82:	f003 0320 	and.w	r3, r3, #32
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	f040 8087 	bne.w	800ed9a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ec8c:	687b      	ldr	r3, [r7, #4]
 800ec8e:	681b      	ldr	r3, [r3, #0]
 800ec90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ec94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ec98:	e853 3f00 	ldrex	r3, [r3]
 800ec9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800eca0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800eca4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800eca8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	461a      	mov	r2, r3
 800ecb2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800ecb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ecba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800ecc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800ecc6:	e841 2300 	strex	r3, r2, [r1]
 800ecca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800ecce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ecd2:	2b00      	cmp	r3, #0
 800ecd4:	d1da      	bne.n	800ec8c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	3308      	adds	r3, #8
 800ecdc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ecde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ece0:	e853 3f00 	ldrex	r3, [r3]
 800ece4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800ece6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ece8:	f023 0301 	bic.w	r3, r3, #1
 800ecec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	3308      	adds	r3, #8
 800ecf6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ecfa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ecfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed00:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ed02:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ed06:	e841 2300 	strex	r3, r2, [r1]
 800ed0a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ed0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d1e1      	bne.n	800ecd6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	681b      	ldr	r3, [r3, #0]
 800ed16:	3308      	adds	r3, #8
 800ed18:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ed1c:	e853 3f00 	ldrex	r3, [r3]
 800ed20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ed22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ed24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ed28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	681b      	ldr	r3, [r3, #0]
 800ed30:	3308      	adds	r3, #8
 800ed32:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ed36:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ed38:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed3a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ed3c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ed3e:	e841 2300 	strex	r3, r2, [r1]
 800ed42:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ed44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ed46:	2b00      	cmp	r3, #0
 800ed48:	d1e3      	bne.n	800ed12 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ed4a:	687b      	ldr	r3, [r7, #4]
 800ed4c:	2220      	movs	r2, #32
 800ed4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	2200      	movs	r2, #0
 800ed56:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ed60:	e853 3f00 	ldrex	r3, [r3]
 800ed64:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ed66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ed68:	f023 0310 	bic.w	r3, r3, #16
 800ed6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ed70:	687b      	ldr	r3, [r7, #4]
 800ed72:	681b      	ldr	r3, [r3, #0]
 800ed74:	461a      	mov	r2, r3
 800ed76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ed7a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ed7c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed7e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ed80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ed82:	e841 2300 	strex	r3, r2, [r1]
 800ed86:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ed88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d1e4      	bne.n	800ed58 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ed94:	4618      	mov	r0, r3
 800ed96:	f7fb fd95 	bl	800a8c4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	2202      	movs	r2, #2
 800ed9e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800edac:	b29b      	uxth	r3, r3
 800edae:	1ad3      	subs	r3, r2, r3
 800edb0:	b29b      	uxth	r3, r3
 800edb2:	4619      	mov	r1, r3
 800edb4:	6878      	ldr	r0, [r7, #4]
 800edb6:	f000 f911 	bl	800efdc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800edba:	e0fc      	b.n	800efb6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800edc2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800edc6:	429a      	cmp	r2, r3
 800edc8:	f040 80f5 	bne.w	800efb6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800edcc:	687b      	ldr	r3, [r7, #4]
 800edce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800edd2:	681b      	ldr	r3, [r3, #0]
 800edd4:	681b      	ldr	r3, [r3, #0]
 800edd6:	f003 0320 	and.w	r3, r3, #32
 800edda:	2b20      	cmp	r3, #32
 800eddc:	f040 80eb 	bne.w	800efb6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ede0:	687b      	ldr	r3, [r7, #4]
 800ede2:	2202      	movs	r2, #2
 800ede4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800edec:	4619      	mov	r1, r3
 800edee:	6878      	ldr	r0, [r7, #4]
 800edf0:	f000 f8f4 	bl	800efdc <HAL_UARTEx_RxEventCallback>
      return;
 800edf4:	e0df      	b.n	800efb6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ee02:	b29b      	uxth	r3, r3
 800ee04:	1ad3      	subs	r3, r2, r3
 800ee06:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ee10:	b29b      	uxth	r3, r3
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	f000 80d1 	beq.w	800efba <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800ee18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ee1c:	2b00      	cmp	r3, #0
 800ee1e:	f000 80cc 	beq.w	800efba <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ee2a:	e853 3f00 	ldrex	r3, [r3]
 800ee2e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ee30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee32:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ee36:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	461a      	mov	r2, r3
 800ee40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800ee44:	647b      	str	r3, [r7, #68]	@ 0x44
 800ee46:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ee4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ee4c:	e841 2300 	strex	r3, r2, [r1]
 800ee50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ee52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d1e4      	bne.n	800ee22 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	681b      	ldr	r3, [r3, #0]
 800ee5c:	3308      	adds	r3, #8
 800ee5e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee62:	e853 3f00 	ldrex	r3, [r3]
 800ee66:	623b      	str	r3, [r7, #32]
   return(result);
 800ee68:	6a3b      	ldr	r3, [r7, #32]
 800ee6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ee6e:	f023 0301 	bic.w	r3, r3, #1
 800ee72:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	681b      	ldr	r3, [r3, #0]
 800ee7a:	3308      	adds	r3, #8
 800ee7c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ee80:	633a      	str	r2, [r7, #48]	@ 0x30
 800ee82:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ee84:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ee86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ee88:	e841 2300 	strex	r3, r2, [r1]
 800ee8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ee8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d1e1      	bne.n	800ee58 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	2220      	movs	r2, #32
 800ee98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	2200      	movs	r2, #0
 800eea0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	2200      	movs	r2, #0
 800eea6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eeae:	693b      	ldr	r3, [r7, #16]
 800eeb0:	e853 3f00 	ldrex	r3, [r3]
 800eeb4:	60fb      	str	r3, [r7, #12]
   return(result);
 800eeb6:	68fb      	ldr	r3, [r7, #12]
 800eeb8:	f023 0310 	bic.w	r3, r3, #16
 800eebc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800eec0:	687b      	ldr	r3, [r7, #4]
 800eec2:	681b      	ldr	r3, [r3, #0]
 800eec4:	461a      	mov	r2, r3
 800eec6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800eeca:	61fb      	str	r3, [r7, #28]
 800eecc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eece:	69b9      	ldr	r1, [r7, #24]
 800eed0:	69fa      	ldr	r2, [r7, #28]
 800eed2:	e841 2300 	strex	r3, r2, [r1]
 800eed6:	617b      	str	r3, [r7, #20]
   return(result);
 800eed8:	697b      	ldr	r3, [r7, #20]
 800eeda:	2b00      	cmp	r3, #0
 800eedc:	d1e4      	bne.n	800eea8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	2202      	movs	r2, #2
 800eee2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800eee4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800eee8:	4619      	mov	r1, r3
 800eeea:	6878      	ldr	r0, [r7, #4]
 800eeec:	f000 f876 	bl	800efdc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800eef0:	e063      	b.n	800efba <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800eef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800eef6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d00e      	beq.n	800ef1c <HAL_UART_IRQHandler+0x5d8>
 800eefe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ef02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d008      	beq.n	800ef1c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ef12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ef14:	6878      	ldr	r0, [r7, #4]
 800ef16:	f000 fcf1 	bl	800f8fc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ef1a:	e051      	b.n	800efc0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ef1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ef20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d014      	beq.n	800ef52 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800ef28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ef2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ef30:	2b00      	cmp	r3, #0
 800ef32:	d105      	bne.n	800ef40 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800ef34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ef38:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d008      	beq.n	800ef52 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ef44:	2b00      	cmp	r3, #0
 800ef46:	d03a      	beq.n	800efbe <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ef4c:	6878      	ldr	r0, [r7, #4]
 800ef4e:	4798      	blx	r3
    }
    return;
 800ef50:	e035      	b.n	800efbe <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800ef52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ef56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d009      	beq.n	800ef72 <HAL_UART_IRQHandler+0x62e>
 800ef5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ef62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d003      	beq.n	800ef72 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800ef6a:	6878      	ldr	r0, [r7, #4]
 800ef6c:	f000 fc9b 	bl	800f8a6 <UART_EndTransmit_IT>
    return;
 800ef70:	e026      	b.n	800efc0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800ef72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ef76:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ef7a:	2b00      	cmp	r3, #0
 800ef7c:	d009      	beq.n	800ef92 <HAL_UART_IRQHandler+0x64e>
 800ef7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ef82:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d003      	beq.n	800ef92 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800ef8a:	6878      	ldr	r0, [r7, #4]
 800ef8c:	f000 fcca 	bl	800f924 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ef90:	e016      	b.n	800efc0 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800ef92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ef96:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d010      	beq.n	800efc0 <HAL_UART_IRQHandler+0x67c>
 800ef9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	da0c      	bge.n	800efc0 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800efa6:	6878      	ldr	r0, [r7, #4]
 800efa8:	f000 fcb2 	bl	800f910 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800efac:	e008      	b.n	800efc0 <HAL_UART_IRQHandler+0x67c>
      return;
 800efae:	bf00      	nop
 800efb0:	e006      	b.n	800efc0 <HAL_UART_IRQHandler+0x67c>
    return;
 800efb2:	bf00      	nop
 800efb4:	e004      	b.n	800efc0 <HAL_UART_IRQHandler+0x67c>
      return;
 800efb6:	bf00      	nop
 800efb8:	e002      	b.n	800efc0 <HAL_UART_IRQHandler+0x67c>
      return;
 800efba:	bf00      	nop
 800efbc:	e000      	b.n	800efc0 <HAL_UART_IRQHandler+0x67c>
    return;
 800efbe:	bf00      	nop
  }
}
 800efc0:	37e8      	adds	r7, #232	@ 0xe8
 800efc2:	46bd      	mov	sp, r7
 800efc4:	bd80      	pop	{r7, pc}
 800efc6:	bf00      	nop

0800efc8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800efc8:	b480      	push	{r7}
 800efca:	b083      	sub	sp, #12
 800efcc:	af00      	add	r7, sp, #0
 800efce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800efd0:	bf00      	nop
 800efd2:	370c      	adds	r7, #12
 800efd4:	46bd      	mov	sp, r7
 800efd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efda:	4770      	bx	lr

0800efdc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800efdc:	b480      	push	{r7}
 800efde:	b083      	sub	sp, #12
 800efe0:	af00      	add	r7, sp, #0
 800efe2:	6078      	str	r0, [r7, #4]
 800efe4:	460b      	mov	r3, r1
 800efe6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800efe8:	bf00      	nop
 800efea:	370c      	adds	r7, #12
 800efec:	46bd      	mov	sp, r7
 800efee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff2:	4770      	bx	lr

0800eff4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800eff4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800eff8:	b08c      	sub	sp, #48	@ 0x30
 800effa:	af00      	add	r7, sp, #0
 800effc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800effe:	2300      	movs	r3, #0
 800f000:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f004:	697b      	ldr	r3, [r7, #20]
 800f006:	689a      	ldr	r2, [r3, #8]
 800f008:	697b      	ldr	r3, [r7, #20]
 800f00a:	691b      	ldr	r3, [r3, #16]
 800f00c:	431a      	orrs	r2, r3
 800f00e:	697b      	ldr	r3, [r7, #20]
 800f010:	695b      	ldr	r3, [r3, #20]
 800f012:	431a      	orrs	r2, r3
 800f014:	697b      	ldr	r3, [r7, #20]
 800f016:	69db      	ldr	r3, [r3, #28]
 800f018:	4313      	orrs	r3, r2
 800f01a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f01c:	697b      	ldr	r3, [r7, #20]
 800f01e:	681b      	ldr	r3, [r3, #0]
 800f020:	681a      	ldr	r2, [r3, #0]
 800f022:	4baf      	ldr	r3, [pc, #700]	@ (800f2e0 <UART_SetConfig+0x2ec>)
 800f024:	4013      	ands	r3, r2
 800f026:	697a      	ldr	r2, [r7, #20]
 800f028:	6812      	ldr	r2, [r2, #0]
 800f02a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f02c:	430b      	orrs	r3, r1
 800f02e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f030:	697b      	ldr	r3, [r7, #20]
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	685b      	ldr	r3, [r3, #4]
 800f036:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f03a:	697b      	ldr	r3, [r7, #20]
 800f03c:	68da      	ldr	r2, [r3, #12]
 800f03e:	697b      	ldr	r3, [r7, #20]
 800f040:	681b      	ldr	r3, [r3, #0]
 800f042:	430a      	orrs	r2, r1
 800f044:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f046:	697b      	ldr	r3, [r7, #20]
 800f048:	699b      	ldr	r3, [r3, #24]
 800f04a:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f04c:	697b      	ldr	r3, [r7, #20]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	4aa4      	ldr	r2, [pc, #656]	@ (800f2e4 <UART_SetConfig+0x2f0>)
 800f052:	4293      	cmp	r3, r2
 800f054:	d004      	beq.n	800f060 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f056:	697b      	ldr	r3, [r7, #20]
 800f058:	6a1b      	ldr	r3, [r3, #32]
 800f05a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f05c:	4313      	orrs	r3, r2
 800f05e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f060:	697b      	ldr	r3, [r7, #20]
 800f062:	681b      	ldr	r3, [r3, #0]
 800f064:	689b      	ldr	r3, [r3, #8]
 800f066:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800f06a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800f06e:	697a      	ldr	r2, [r7, #20]
 800f070:	6812      	ldr	r2, [r2, #0]
 800f072:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f074:	430b      	orrs	r3, r1
 800f076:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f078:	697b      	ldr	r3, [r7, #20]
 800f07a:	681b      	ldr	r3, [r3, #0]
 800f07c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f07e:	f023 010f 	bic.w	r1, r3, #15
 800f082:	697b      	ldr	r3, [r7, #20]
 800f084:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f086:	697b      	ldr	r3, [r7, #20]
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	430a      	orrs	r2, r1
 800f08c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f08e:	697b      	ldr	r3, [r7, #20]
 800f090:	681b      	ldr	r3, [r3, #0]
 800f092:	4a95      	ldr	r2, [pc, #596]	@ (800f2e8 <UART_SetConfig+0x2f4>)
 800f094:	4293      	cmp	r3, r2
 800f096:	d125      	bne.n	800f0e4 <UART_SetConfig+0xf0>
 800f098:	2003      	movs	r0, #3
 800f09a:	f7ff fb55 	bl	800e748 <LL_RCC_GetUSARTClockSource>
 800f09e:	4603      	mov	r3, r0
 800f0a0:	2b03      	cmp	r3, #3
 800f0a2:	d81b      	bhi.n	800f0dc <UART_SetConfig+0xe8>
 800f0a4:	a201      	add	r2, pc, #4	@ (adr r2, 800f0ac <UART_SetConfig+0xb8>)
 800f0a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0aa:	bf00      	nop
 800f0ac:	0800f0bd 	.word	0x0800f0bd
 800f0b0:	0800f0cd 	.word	0x0800f0cd
 800f0b4:	0800f0c5 	.word	0x0800f0c5
 800f0b8:	0800f0d5 	.word	0x0800f0d5
 800f0bc:	2301      	movs	r3, #1
 800f0be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f0c2:	e042      	b.n	800f14a <UART_SetConfig+0x156>
 800f0c4:	2302      	movs	r3, #2
 800f0c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f0ca:	e03e      	b.n	800f14a <UART_SetConfig+0x156>
 800f0cc:	2304      	movs	r3, #4
 800f0ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f0d2:	e03a      	b.n	800f14a <UART_SetConfig+0x156>
 800f0d4:	2308      	movs	r3, #8
 800f0d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f0da:	e036      	b.n	800f14a <UART_SetConfig+0x156>
 800f0dc:	2310      	movs	r3, #16
 800f0de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f0e2:	e032      	b.n	800f14a <UART_SetConfig+0x156>
 800f0e4:	697b      	ldr	r3, [r7, #20]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	4a7e      	ldr	r2, [pc, #504]	@ (800f2e4 <UART_SetConfig+0x2f0>)
 800f0ea:	4293      	cmp	r3, r2
 800f0ec:	d12a      	bne.n	800f144 <UART_SetConfig+0x150>
 800f0ee:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800f0f2:	f7ff fb39 	bl	800e768 <LL_RCC_GetLPUARTClockSource>
 800f0f6:	4603      	mov	r3, r0
 800f0f8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f0fc:	d01a      	beq.n	800f134 <UART_SetConfig+0x140>
 800f0fe:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800f102:	d81b      	bhi.n	800f13c <UART_SetConfig+0x148>
 800f104:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f108:	d00c      	beq.n	800f124 <UART_SetConfig+0x130>
 800f10a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f10e:	d815      	bhi.n	800f13c <UART_SetConfig+0x148>
 800f110:	2b00      	cmp	r3, #0
 800f112:	d003      	beq.n	800f11c <UART_SetConfig+0x128>
 800f114:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f118:	d008      	beq.n	800f12c <UART_SetConfig+0x138>
 800f11a:	e00f      	b.n	800f13c <UART_SetConfig+0x148>
 800f11c:	2300      	movs	r3, #0
 800f11e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f122:	e012      	b.n	800f14a <UART_SetConfig+0x156>
 800f124:	2302      	movs	r3, #2
 800f126:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f12a:	e00e      	b.n	800f14a <UART_SetConfig+0x156>
 800f12c:	2304      	movs	r3, #4
 800f12e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f132:	e00a      	b.n	800f14a <UART_SetConfig+0x156>
 800f134:	2308      	movs	r3, #8
 800f136:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f13a:	e006      	b.n	800f14a <UART_SetConfig+0x156>
 800f13c:	2310      	movs	r3, #16
 800f13e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f142:	e002      	b.n	800f14a <UART_SetConfig+0x156>
 800f144:	2310      	movs	r3, #16
 800f146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800f14a:	697b      	ldr	r3, [r7, #20]
 800f14c:	681b      	ldr	r3, [r3, #0]
 800f14e:	4a65      	ldr	r2, [pc, #404]	@ (800f2e4 <UART_SetConfig+0x2f0>)
 800f150:	4293      	cmp	r3, r2
 800f152:	f040 8097 	bne.w	800f284 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800f156:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f15a:	2b08      	cmp	r3, #8
 800f15c:	d823      	bhi.n	800f1a6 <UART_SetConfig+0x1b2>
 800f15e:	a201      	add	r2, pc, #4	@ (adr r2, 800f164 <UART_SetConfig+0x170>)
 800f160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f164:	0800f189 	.word	0x0800f189
 800f168:	0800f1a7 	.word	0x0800f1a7
 800f16c:	0800f191 	.word	0x0800f191
 800f170:	0800f1a7 	.word	0x0800f1a7
 800f174:	0800f197 	.word	0x0800f197
 800f178:	0800f1a7 	.word	0x0800f1a7
 800f17c:	0800f1a7 	.word	0x0800f1a7
 800f180:	0800f1a7 	.word	0x0800f1a7
 800f184:	0800f19f 	.word	0x0800f19f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800f188:	f7fd fd6a 	bl	800cc60 <HAL_RCC_GetPCLK1Freq>
 800f18c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f18e:	e010      	b.n	800f1b2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f190:	4b56      	ldr	r3, [pc, #344]	@ (800f2ec <UART_SetConfig+0x2f8>)
 800f192:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f194:	e00d      	b.n	800f1b2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f196:	f7fd fce3 	bl	800cb60 <HAL_RCC_GetSysClockFreq>
 800f19a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f19c:	e009      	b.n	800f1b2 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f19e:	f248 0306 	movw	r3, #32774	@ 0x8006
 800f1a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f1a4:	e005      	b.n	800f1b2 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f1aa:	2301      	movs	r3, #1
 800f1ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f1b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800f1b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	f000 812b 	beq.w	800f410 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800f1ba:	697b      	ldr	r3, [r7, #20]
 800f1bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1be:	4a4c      	ldr	r2, [pc, #304]	@ (800f2f0 <UART_SetConfig+0x2fc>)
 800f1c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f1c4:	461a      	mov	r2, r3
 800f1c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1c8:	fbb3 f3f2 	udiv	r3, r3, r2
 800f1cc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f1ce:	697b      	ldr	r3, [r7, #20]
 800f1d0:	685a      	ldr	r2, [r3, #4]
 800f1d2:	4613      	mov	r3, r2
 800f1d4:	005b      	lsls	r3, r3, #1
 800f1d6:	4413      	add	r3, r2
 800f1d8:	69ba      	ldr	r2, [r7, #24]
 800f1da:	429a      	cmp	r2, r3
 800f1dc:	d305      	bcc.n	800f1ea <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800f1de:	697b      	ldr	r3, [r7, #20]
 800f1e0:	685b      	ldr	r3, [r3, #4]
 800f1e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800f1e4:	69ba      	ldr	r2, [r7, #24]
 800f1e6:	429a      	cmp	r2, r3
 800f1e8:	d903      	bls.n	800f1f2 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800f1ea:	2301      	movs	r3, #1
 800f1ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f1f0:	e10e      	b.n	800f410 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f1f4:	2200      	movs	r2, #0
 800f1f6:	60bb      	str	r3, [r7, #8]
 800f1f8:	60fa      	str	r2, [r7, #12]
 800f1fa:	697b      	ldr	r3, [r7, #20]
 800f1fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1fe:	4a3c      	ldr	r2, [pc, #240]	@ (800f2f0 <UART_SetConfig+0x2fc>)
 800f200:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f204:	b29b      	uxth	r3, r3
 800f206:	2200      	movs	r2, #0
 800f208:	603b      	str	r3, [r7, #0]
 800f20a:	607a      	str	r2, [r7, #4]
 800f20c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f210:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800f214:	f7f1 fca0 	bl	8000b58 <__aeabi_uldivmod>
 800f218:	4602      	mov	r2, r0
 800f21a:	460b      	mov	r3, r1
 800f21c:	4610      	mov	r0, r2
 800f21e:	4619      	mov	r1, r3
 800f220:	f04f 0200 	mov.w	r2, #0
 800f224:	f04f 0300 	mov.w	r3, #0
 800f228:	020b      	lsls	r3, r1, #8
 800f22a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800f22e:	0202      	lsls	r2, r0, #8
 800f230:	6979      	ldr	r1, [r7, #20]
 800f232:	6849      	ldr	r1, [r1, #4]
 800f234:	0849      	lsrs	r1, r1, #1
 800f236:	2000      	movs	r0, #0
 800f238:	460c      	mov	r4, r1
 800f23a:	4605      	mov	r5, r0
 800f23c:	eb12 0804 	adds.w	r8, r2, r4
 800f240:	eb43 0905 	adc.w	r9, r3, r5
 800f244:	697b      	ldr	r3, [r7, #20]
 800f246:	685b      	ldr	r3, [r3, #4]
 800f248:	2200      	movs	r2, #0
 800f24a:	469a      	mov	sl, r3
 800f24c:	4693      	mov	fp, r2
 800f24e:	4652      	mov	r2, sl
 800f250:	465b      	mov	r3, fp
 800f252:	4640      	mov	r0, r8
 800f254:	4649      	mov	r1, r9
 800f256:	f7f1 fc7f 	bl	8000b58 <__aeabi_uldivmod>
 800f25a:	4602      	mov	r2, r0
 800f25c:	460b      	mov	r3, r1
 800f25e:	4613      	mov	r3, r2
 800f260:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800f262:	6a3b      	ldr	r3, [r7, #32]
 800f264:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800f268:	d308      	bcc.n	800f27c <UART_SetConfig+0x288>
 800f26a:	6a3b      	ldr	r3, [r7, #32]
 800f26c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f270:	d204      	bcs.n	800f27c <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800f272:	697b      	ldr	r3, [r7, #20]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	6a3a      	ldr	r2, [r7, #32]
 800f278:	60da      	str	r2, [r3, #12]
 800f27a:	e0c9      	b.n	800f410 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800f27c:	2301      	movs	r3, #1
 800f27e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f282:	e0c5      	b.n	800f410 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800f284:	697b      	ldr	r3, [r7, #20]
 800f286:	69db      	ldr	r3, [r3, #28]
 800f288:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800f28c:	d16d      	bne.n	800f36a <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800f28e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f292:	3b01      	subs	r3, #1
 800f294:	2b07      	cmp	r3, #7
 800f296:	d82d      	bhi.n	800f2f4 <UART_SetConfig+0x300>
 800f298:	a201      	add	r2, pc, #4	@ (adr r2, 800f2a0 <UART_SetConfig+0x2ac>)
 800f29a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f29e:	bf00      	nop
 800f2a0:	0800f2c1 	.word	0x0800f2c1
 800f2a4:	0800f2c9 	.word	0x0800f2c9
 800f2a8:	0800f2f5 	.word	0x0800f2f5
 800f2ac:	0800f2cf 	.word	0x0800f2cf
 800f2b0:	0800f2f5 	.word	0x0800f2f5
 800f2b4:	0800f2f5 	.word	0x0800f2f5
 800f2b8:	0800f2f5 	.word	0x0800f2f5
 800f2bc:	0800f2d7 	.word	0x0800f2d7
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f2c0:	f7fd fce4 	bl	800cc8c <HAL_RCC_GetPCLK2Freq>
 800f2c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f2c6:	e01b      	b.n	800f300 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f2c8:	4b08      	ldr	r3, [pc, #32]	@ (800f2ec <UART_SetConfig+0x2f8>)
 800f2ca:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f2cc:	e018      	b.n	800f300 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f2ce:	f7fd fc47 	bl	800cb60 <HAL_RCC_GetSysClockFreq>
 800f2d2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f2d4:	e014      	b.n	800f300 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f2d6:	f248 0306 	movw	r3, #32774	@ 0x8006
 800f2da:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f2dc:	e010      	b.n	800f300 <UART_SetConfig+0x30c>
 800f2de:	bf00      	nop
 800f2e0:	cfff69f3 	.word	0xcfff69f3
 800f2e4:	40008000 	.word	0x40008000
 800f2e8:	40013800 	.word	0x40013800
 800f2ec:	00f42400 	.word	0x00f42400
 800f2f0:	0801d328 	.word	0x0801d328
      default:
        pclk = 0U;
 800f2f4:	2300      	movs	r3, #0
 800f2f6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f2f8:	2301      	movs	r3, #1
 800f2fa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f2fe:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800f300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f302:	2b00      	cmp	r3, #0
 800f304:	f000 8084 	beq.w	800f410 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f308:	697b      	ldr	r3, [r7, #20]
 800f30a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f30c:	4a4b      	ldr	r2, [pc, #300]	@ (800f43c <UART_SetConfig+0x448>)
 800f30e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f312:	461a      	mov	r2, r3
 800f314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f316:	fbb3 f3f2 	udiv	r3, r3, r2
 800f31a:	005a      	lsls	r2, r3, #1
 800f31c:	697b      	ldr	r3, [r7, #20]
 800f31e:	685b      	ldr	r3, [r3, #4]
 800f320:	085b      	lsrs	r3, r3, #1
 800f322:	441a      	add	r2, r3
 800f324:	697b      	ldr	r3, [r7, #20]
 800f326:	685b      	ldr	r3, [r3, #4]
 800f328:	fbb2 f3f3 	udiv	r3, r2, r3
 800f32c:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f32e:	6a3b      	ldr	r3, [r7, #32]
 800f330:	2b0f      	cmp	r3, #15
 800f332:	d916      	bls.n	800f362 <UART_SetConfig+0x36e>
 800f334:	6a3b      	ldr	r3, [r7, #32]
 800f336:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f33a:	d212      	bcs.n	800f362 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800f33c:	6a3b      	ldr	r3, [r7, #32]
 800f33e:	b29b      	uxth	r3, r3
 800f340:	f023 030f 	bic.w	r3, r3, #15
 800f344:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800f346:	6a3b      	ldr	r3, [r7, #32]
 800f348:	085b      	lsrs	r3, r3, #1
 800f34a:	b29b      	uxth	r3, r3
 800f34c:	f003 0307 	and.w	r3, r3, #7
 800f350:	b29a      	uxth	r2, r3
 800f352:	8bfb      	ldrh	r3, [r7, #30]
 800f354:	4313      	orrs	r3, r2
 800f356:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800f358:	697b      	ldr	r3, [r7, #20]
 800f35a:	681b      	ldr	r3, [r3, #0]
 800f35c:	8bfa      	ldrh	r2, [r7, #30]
 800f35e:	60da      	str	r2, [r3, #12]
 800f360:	e056      	b.n	800f410 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800f362:	2301      	movs	r3, #1
 800f364:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800f368:	e052      	b.n	800f410 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800f36a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800f36e:	3b01      	subs	r3, #1
 800f370:	2b07      	cmp	r3, #7
 800f372:	d822      	bhi.n	800f3ba <UART_SetConfig+0x3c6>
 800f374:	a201      	add	r2, pc, #4	@ (adr r2, 800f37c <UART_SetConfig+0x388>)
 800f376:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f37a:	bf00      	nop
 800f37c:	0800f39d 	.word	0x0800f39d
 800f380:	0800f3a5 	.word	0x0800f3a5
 800f384:	0800f3bb 	.word	0x0800f3bb
 800f388:	0800f3ab 	.word	0x0800f3ab
 800f38c:	0800f3bb 	.word	0x0800f3bb
 800f390:	0800f3bb 	.word	0x0800f3bb
 800f394:	0800f3bb 	.word	0x0800f3bb
 800f398:	0800f3b3 	.word	0x0800f3b3
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800f39c:	f7fd fc76 	bl	800cc8c <HAL_RCC_GetPCLK2Freq>
 800f3a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f3a2:	e010      	b.n	800f3c6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800f3a4:	4b26      	ldr	r3, [pc, #152]	@ (800f440 <UART_SetConfig+0x44c>)
 800f3a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f3a8:	e00d      	b.n	800f3c6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800f3aa:	f7fd fbd9 	bl	800cb60 <HAL_RCC_GetSysClockFreq>
 800f3ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800f3b0:	e009      	b.n	800f3c6 <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800f3b2:	f248 0306 	movw	r3, #32774	@ 0x8006
 800f3b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800f3b8:	e005      	b.n	800f3c6 <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800f3ba:	2300      	movs	r3, #0
 800f3bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800f3be:	2301      	movs	r3, #1
 800f3c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800f3c4:	bf00      	nop
    }

    if (pclk != 0U)
 800f3c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3c8:	2b00      	cmp	r3, #0
 800f3ca:	d021      	beq.n	800f410 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800f3cc:	697b      	ldr	r3, [r7, #20]
 800f3ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f3d0:	4a1a      	ldr	r2, [pc, #104]	@ (800f43c <UART_SetConfig+0x448>)
 800f3d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f3d6:	461a      	mov	r2, r3
 800f3d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3da:	fbb3 f2f2 	udiv	r2, r3, r2
 800f3de:	697b      	ldr	r3, [r7, #20]
 800f3e0:	685b      	ldr	r3, [r3, #4]
 800f3e2:	085b      	lsrs	r3, r3, #1
 800f3e4:	441a      	add	r2, r3
 800f3e6:	697b      	ldr	r3, [r7, #20]
 800f3e8:	685b      	ldr	r3, [r3, #4]
 800f3ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800f3ee:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800f3f0:	6a3b      	ldr	r3, [r7, #32]
 800f3f2:	2b0f      	cmp	r3, #15
 800f3f4:	d909      	bls.n	800f40a <UART_SetConfig+0x416>
 800f3f6:	6a3b      	ldr	r3, [r7, #32]
 800f3f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800f3fc:	d205      	bcs.n	800f40a <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800f3fe:	6a3b      	ldr	r3, [r7, #32]
 800f400:	b29a      	uxth	r2, r3
 800f402:	697b      	ldr	r3, [r7, #20]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	60da      	str	r2, [r3, #12]
 800f408:	e002      	b.n	800f410 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800f40a:	2301      	movs	r3, #1
 800f40c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800f410:	697b      	ldr	r3, [r7, #20]
 800f412:	2201      	movs	r2, #1
 800f414:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800f418:	697b      	ldr	r3, [r7, #20]
 800f41a:	2201      	movs	r2, #1
 800f41c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800f420:	697b      	ldr	r3, [r7, #20]
 800f422:	2200      	movs	r2, #0
 800f424:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800f426:	697b      	ldr	r3, [r7, #20]
 800f428:	2200      	movs	r2, #0
 800f42a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800f42c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800f430:	4618      	mov	r0, r3
 800f432:	3730      	adds	r7, #48	@ 0x30
 800f434:	46bd      	mov	sp, r7
 800f436:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800f43a:	bf00      	nop
 800f43c:	0801d328 	.word	0x0801d328
 800f440:	00f42400 	.word	0x00f42400

0800f444 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800f444:	b480      	push	{r7}
 800f446:	b083      	sub	sp, #12
 800f448:	af00      	add	r7, sp, #0
 800f44a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f450:	f003 0308 	and.w	r3, r3, #8
 800f454:	2b00      	cmp	r3, #0
 800f456:	d00a      	beq.n	800f46e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800f458:	687b      	ldr	r3, [r7, #4]
 800f45a:	681b      	ldr	r3, [r3, #0]
 800f45c:	685b      	ldr	r3, [r3, #4]
 800f45e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	681b      	ldr	r3, [r3, #0]
 800f46a:	430a      	orrs	r2, r1
 800f46c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f472:	f003 0301 	and.w	r3, r3, #1
 800f476:	2b00      	cmp	r3, #0
 800f478:	d00a      	beq.n	800f490 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	681b      	ldr	r3, [r3, #0]
 800f47e:	685b      	ldr	r3, [r3, #4]
 800f480:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	681b      	ldr	r3, [r3, #0]
 800f48c:	430a      	orrs	r2, r1
 800f48e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800f490:	687b      	ldr	r3, [r7, #4]
 800f492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f494:	f003 0302 	and.w	r3, r3, #2
 800f498:	2b00      	cmp	r3, #0
 800f49a:	d00a      	beq.n	800f4b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	681b      	ldr	r3, [r3, #0]
 800f4a0:	685b      	ldr	r3, [r3, #4]
 800f4a2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800f4aa:	687b      	ldr	r3, [r7, #4]
 800f4ac:	681b      	ldr	r3, [r3, #0]
 800f4ae:	430a      	orrs	r2, r1
 800f4b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4b6:	f003 0304 	and.w	r3, r3, #4
 800f4ba:	2b00      	cmp	r3, #0
 800f4bc:	d00a      	beq.n	800f4d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	681b      	ldr	r3, [r3, #0]
 800f4c2:	685b      	ldr	r3, [r3, #4]
 800f4c4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800f4cc:	687b      	ldr	r3, [r7, #4]
 800f4ce:	681b      	ldr	r3, [r3, #0]
 800f4d0:	430a      	orrs	r2, r1
 800f4d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800f4d4:	687b      	ldr	r3, [r7, #4]
 800f4d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4d8:	f003 0310 	and.w	r3, r3, #16
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d00a      	beq.n	800f4f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	681b      	ldr	r3, [r3, #0]
 800f4e4:	689b      	ldr	r3, [r3, #8]
 800f4e6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	681b      	ldr	r3, [r3, #0]
 800f4f2:	430a      	orrs	r2, r1
 800f4f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4fa:	f003 0320 	and.w	r3, r3, #32
 800f4fe:	2b00      	cmp	r3, #0
 800f500:	d00a      	beq.n	800f518 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	681b      	ldr	r3, [r3, #0]
 800f506:	689b      	ldr	r3, [r3, #8]
 800f508:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	681b      	ldr	r3, [r3, #0]
 800f514:	430a      	orrs	r2, r1
 800f516:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800f518:	687b      	ldr	r3, [r7, #4]
 800f51a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f51c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f520:	2b00      	cmp	r3, #0
 800f522:	d01a      	beq.n	800f55a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	685b      	ldr	r3, [r3, #4]
 800f52a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	681b      	ldr	r3, [r3, #0]
 800f536:	430a      	orrs	r2, r1
 800f538:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f53e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800f542:	d10a      	bne.n	800f55a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800f544:	687b      	ldr	r3, [r7, #4]
 800f546:	681b      	ldr	r3, [r3, #0]
 800f548:	685b      	ldr	r3, [r3, #4]
 800f54a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	681b      	ldr	r3, [r3, #0]
 800f556:	430a      	orrs	r2, r1
 800f558:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f55e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f562:	2b00      	cmp	r3, #0
 800f564:	d00a      	beq.n	800f57c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	685b      	ldr	r3, [r3, #4]
 800f56c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	681b      	ldr	r3, [r3, #0]
 800f578:	430a      	orrs	r2, r1
 800f57a:	605a      	str	r2, [r3, #4]
  }
}
 800f57c:	bf00      	nop
 800f57e:	370c      	adds	r7, #12
 800f580:	46bd      	mov	sp, r7
 800f582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f586:	4770      	bx	lr

0800f588 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800f588:	b580      	push	{r7, lr}
 800f58a:	b098      	sub	sp, #96	@ 0x60
 800f58c:	af02      	add	r7, sp, #8
 800f58e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f590:	687b      	ldr	r3, [r7, #4]
 800f592:	2200      	movs	r2, #0
 800f594:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800f598:	f7fa ff22 	bl	800a3e0 <HAL_GetTick>
 800f59c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	681b      	ldr	r3, [r3, #0]
 800f5a2:	681b      	ldr	r3, [r3, #0]
 800f5a4:	f003 0308 	and.w	r3, r3, #8
 800f5a8:	2b08      	cmp	r3, #8
 800f5aa:	d12f      	bne.n	800f60c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f5ac:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f5b0:	9300      	str	r3, [sp, #0]
 800f5b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f5b4:	2200      	movs	r2, #0
 800f5b6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800f5ba:	6878      	ldr	r0, [r7, #4]
 800f5bc:	f000 f88e 	bl	800f6dc <UART_WaitOnFlagUntilTimeout>
 800f5c0:	4603      	mov	r3, r0
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d022      	beq.n	800f60c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800f5c6:	687b      	ldr	r3, [r7, #4]
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5ce:	e853 3f00 	ldrex	r3, [r3]
 800f5d2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800f5d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5d6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f5da:	653b      	str	r3, [r7, #80]	@ 0x50
 800f5dc:	687b      	ldr	r3, [r7, #4]
 800f5de:	681b      	ldr	r3, [r3, #0]
 800f5e0:	461a      	mov	r2, r3
 800f5e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f5e4:	647b      	str	r3, [r7, #68]	@ 0x44
 800f5e6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5e8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800f5ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800f5ec:	e841 2300 	strex	r3, r2, [r1]
 800f5f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800f5f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5f4:	2b00      	cmp	r3, #0
 800f5f6:	d1e6      	bne.n	800f5c6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	2220      	movs	r2, #32
 800f5fc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	2200      	movs	r2, #0
 800f604:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f608:	2303      	movs	r3, #3
 800f60a:	e063      	b.n	800f6d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	f003 0304 	and.w	r3, r3, #4
 800f616:	2b04      	cmp	r3, #4
 800f618:	d149      	bne.n	800f6ae <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800f61a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800f61e:	9300      	str	r3, [sp, #0]
 800f620:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800f622:	2200      	movs	r2, #0
 800f624:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800f628:	6878      	ldr	r0, [r7, #4]
 800f62a:	f000 f857 	bl	800f6dc <UART_WaitOnFlagUntilTimeout>
 800f62e:	4603      	mov	r3, r0
 800f630:	2b00      	cmp	r3, #0
 800f632:	d03c      	beq.n	800f6ae <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f63a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f63c:	e853 3f00 	ldrex	r3, [r3]
 800f640:	623b      	str	r3, [r7, #32]
   return(result);
 800f642:	6a3b      	ldr	r3, [r7, #32]
 800f644:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f648:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f64a:	687b      	ldr	r3, [r7, #4]
 800f64c:	681b      	ldr	r3, [r3, #0]
 800f64e:	461a      	mov	r2, r3
 800f650:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f652:	633b      	str	r3, [r7, #48]	@ 0x30
 800f654:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f656:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f658:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f65a:	e841 2300 	strex	r3, r2, [r1]
 800f65e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800f660:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f662:	2b00      	cmp	r3, #0
 800f664:	d1e6      	bne.n	800f634 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	681b      	ldr	r3, [r3, #0]
 800f66a:	3308      	adds	r3, #8
 800f66c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f66e:	693b      	ldr	r3, [r7, #16]
 800f670:	e853 3f00 	ldrex	r3, [r3]
 800f674:	60fb      	str	r3, [r7, #12]
   return(result);
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	f023 0301 	bic.w	r3, r3, #1
 800f67c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f67e:	687b      	ldr	r3, [r7, #4]
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	3308      	adds	r3, #8
 800f684:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f686:	61fa      	str	r2, [r7, #28]
 800f688:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f68a:	69b9      	ldr	r1, [r7, #24]
 800f68c:	69fa      	ldr	r2, [r7, #28]
 800f68e:	e841 2300 	strex	r3, r2, [r1]
 800f692:	617b      	str	r3, [r7, #20]
   return(result);
 800f694:	697b      	ldr	r3, [r7, #20]
 800f696:	2b00      	cmp	r3, #0
 800f698:	d1e5      	bne.n	800f666 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800f69a:	687b      	ldr	r3, [r7, #4]
 800f69c:	2220      	movs	r2, #32
 800f69e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800f6a2:	687b      	ldr	r3, [r7, #4]
 800f6a4:	2200      	movs	r2, #0
 800f6a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800f6aa:	2303      	movs	r3, #3
 800f6ac:	e012      	b.n	800f6d4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	2220      	movs	r2, #32
 800f6b2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	2220      	movs	r2, #32
 800f6ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	2200      	movs	r2, #0
 800f6c2:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f6c4:	687b      	ldr	r3, [r7, #4]
 800f6c6:	2200      	movs	r2, #0
 800f6c8:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	2200      	movs	r2, #0
 800f6ce:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f6d2:	2300      	movs	r3, #0
}
 800f6d4:	4618      	mov	r0, r3
 800f6d6:	3758      	adds	r7, #88	@ 0x58
 800f6d8:	46bd      	mov	sp, r7
 800f6da:	bd80      	pop	{r7, pc}

0800f6dc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800f6dc:	b580      	push	{r7, lr}
 800f6de:	b084      	sub	sp, #16
 800f6e0:	af00      	add	r7, sp, #0
 800f6e2:	60f8      	str	r0, [r7, #12]
 800f6e4:	60b9      	str	r1, [r7, #8]
 800f6e6:	603b      	str	r3, [r7, #0]
 800f6e8:	4613      	mov	r3, r2
 800f6ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f6ec:	e04f      	b.n	800f78e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800f6ee:	69bb      	ldr	r3, [r7, #24]
 800f6f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f6f4:	d04b      	beq.n	800f78e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800f6f6:	f7fa fe73 	bl	800a3e0 <HAL_GetTick>
 800f6fa:	4602      	mov	r2, r0
 800f6fc:	683b      	ldr	r3, [r7, #0]
 800f6fe:	1ad3      	subs	r3, r2, r3
 800f700:	69ba      	ldr	r2, [r7, #24]
 800f702:	429a      	cmp	r2, r3
 800f704:	d302      	bcc.n	800f70c <UART_WaitOnFlagUntilTimeout+0x30>
 800f706:	69bb      	ldr	r3, [r7, #24]
 800f708:	2b00      	cmp	r3, #0
 800f70a:	d101      	bne.n	800f710 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800f70c:	2303      	movs	r3, #3
 800f70e:	e04e      	b.n	800f7ae <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	f003 0304 	and.w	r3, r3, #4
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d037      	beq.n	800f78e <UART_WaitOnFlagUntilTimeout+0xb2>
 800f71e:	68bb      	ldr	r3, [r7, #8]
 800f720:	2b80      	cmp	r3, #128	@ 0x80
 800f722:	d034      	beq.n	800f78e <UART_WaitOnFlagUntilTimeout+0xb2>
 800f724:	68bb      	ldr	r3, [r7, #8]
 800f726:	2b40      	cmp	r3, #64	@ 0x40
 800f728:	d031      	beq.n	800f78e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800f72a:	68fb      	ldr	r3, [r7, #12]
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	69db      	ldr	r3, [r3, #28]
 800f730:	f003 0308 	and.w	r3, r3, #8
 800f734:	2b08      	cmp	r3, #8
 800f736:	d110      	bne.n	800f75a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800f738:	68fb      	ldr	r3, [r7, #12]
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	2208      	movs	r2, #8
 800f73e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f740:	68f8      	ldr	r0, [r7, #12]
 800f742:	f000 f838 	bl	800f7b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800f746:	68fb      	ldr	r3, [r7, #12]
 800f748:	2208      	movs	r2, #8
 800f74a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f74e:	68fb      	ldr	r3, [r7, #12]
 800f750:	2200      	movs	r2, #0
 800f752:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800f756:	2301      	movs	r3, #1
 800f758:	e029      	b.n	800f7ae <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800f75a:	68fb      	ldr	r3, [r7, #12]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	69db      	ldr	r3, [r3, #28]
 800f760:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800f764:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800f768:	d111      	bne.n	800f78e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	681b      	ldr	r3, [r3, #0]
 800f76e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800f772:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800f774:	68f8      	ldr	r0, [r7, #12]
 800f776:	f000 f81e 	bl	800f7b6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	2220      	movs	r2, #32
 800f77e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800f782:	68fb      	ldr	r3, [r7, #12]
 800f784:	2200      	movs	r2, #0
 800f786:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800f78a:	2303      	movs	r3, #3
 800f78c:	e00f      	b.n	800f7ae <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	681b      	ldr	r3, [r3, #0]
 800f792:	69da      	ldr	r2, [r3, #28]
 800f794:	68bb      	ldr	r3, [r7, #8]
 800f796:	4013      	ands	r3, r2
 800f798:	68ba      	ldr	r2, [r7, #8]
 800f79a:	429a      	cmp	r2, r3
 800f79c:	bf0c      	ite	eq
 800f79e:	2301      	moveq	r3, #1
 800f7a0:	2300      	movne	r3, #0
 800f7a2:	b2db      	uxtb	r3, r3
 800f7a4:	461a      	mov	r2, r3
 800f7a6:	79fb      	ldrb	r3, [r7, #7]
 800f7a8:	429a      	cmp	r2, r3
 800f7aa:	d0a0      	beq.n	800f6ee <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800f7ac:	2300      	movs	r3, #0
}
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	3710      	adds	r7, #16
 800f7b2:	46bd      	mov	sp, r7
 800f7b4:	bd80      	pop	{r7, pc}

0800f7b6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800f7b6:	b480      	push	{r7}
 800f7b8:	b095      	sub	sp, #84	@ 0x54
 800f7ba:	af00      	add	r7, sp, #0
 800f7bc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	681b      	ldr	r3, [r3, #0]
 800f7c2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f7c6:	e853 3f00 	ldrex	r3, [r3]
 800f7ca:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f7cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f7ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800f7d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	681b      	ldr	r3, [r3, #0]
 800f7d8:	461a      	mov	r2, r3
 800f7da:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f7dc:	643b      	str	r3, [r7, #64]	@ 0x40
 800f7de:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f7e0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f7e2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f7e4:	e841 2300 	strex	r3, r2, [r1]
 800f7e8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f7ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d1e6      	bne.n	800f7be <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	681b      	ldr	r3, [r3, #0]
 800f7f4:	3308      	adds	r3, #8
 800f7f6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f7f8:	6a3b      	ldr	r3, [r7, #32]
 800f7fa:	e853 3f00 	ldrex	r3, [r3]
 800f7fe:	61fb      	str	r3, [r7, #28]
   return(result);
 800f800:	69fb      	ldr	r3, [r7, #28]
 800f802:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800f806:	f023 0301 	bic.w	r3, r3, #1
 800f80a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	3308      	adds	r3, #8
 800f812:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f814:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f816:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f818:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f81a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f81c:	e841 2300 	strex	r3, r2, [r1]
 800f820:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f824:	2b00      	cmp	r3, #0
 800f826:	d1e3      	bne.n	800f7f0 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f82c:	2b01      	cmp	r3, #1
 800f82e:	d118      	bne.n	800f862 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	681b      	ldr	r3, [r3, #0]
 800f834:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f836:	68fb      	ldr	r3, [r7, #12]
 800f838:	e853 3f00 	ldrex	r3, [r3]
 800f83c:	60bb      	str	r3, [r7, #8]
   return(result);
 800f83e:	68bb      	ldr	r3, [r7, #8]
 800f840:	f023 0310 	bic.w	r3, r3, #16
 800f844:	647b      	str	r3, [r7, #68]	@ 0x44
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	681b      	ldr	r3, [r3, #0]
 800f84a:	461a      	mov	r2, r3
 800f84c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f84e:	61bb      	str	r3, [r7, #24]
 800f850:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f852:	6979      	ldr	r1, [r7, #20]
 800f854:	69ba      	ldr	r2, [r7, #24]
 800f856:	e841 2300 	strex	r3, r2, [r1]
 800f85a:	613b      	str	r3, [r7, #16]
   return(result);
 800f85c:	693b      	ldr	r3, [r7, #16]
 800f85e:	2b00      	cmp	r3, #0
 800f860:	d1e6      	bne.n	800f830 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f862:	687b      	ldr	r3, [r7, #4]
 800f864:	2220      	movs	r2, #32
 800f866:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	2200      	movs	r2, #0
 800f86e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	2200      	movs	r2, #0
 800f874:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800f876:	bf00      	nop
 800f878:	3754      	adds	r7, #84	@ 0x54
 800f87a:	46bd      	mov	sp, r7
 800f87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f880:	4770      	bx	lr

0800f882 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800f882:	b580      	push	{r7, lr}
 800f884:	b084      	sub	sp, #16
 800f886:	af00      	add	r7, sp, #0
 800f888:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f88e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	2200      	movs	r2, #0
 800f894:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800f898:	68f8      	ldr	r0, [r7, #12]
 800f89a:	f7ff fb95 	bl	800efc8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f89e:	bf00      	nop
 800f8a0:	3710      	adds	r7, #16
 800f8a2:	46bd      	mov	sp, r7
 800f8a4:	bd80      	pop	{r7, pc}

0800f8a6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800f8a6:	b580      	push	{r7, lr}
 800f8a8:	b088      	sub	sp, #32
 800f8aa:	af00      	add	r7, sp, #0
 800f8ac:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	e853 3f00 	ldrex	r3, [r3]
 800f8ba:	60bb      	str	r3, [r7, #8]
   return(result);
 800f8bc:	68bb      	ldr	r3, [r7, #8]
 800f8be:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f8c2:	61fb      	str	r3, [r7, #28]
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	461a      	mov	r2, r3
 800f8ca:	69fb      	ldr	r3, [r7, #28]
 800f8cc:	61bb      	str	r3, [r7, #24]
 800f8ce:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8d0:	6979      	ldr	r1, [r7, #20]
 800f8d2:	69ba      	ldr	r2, [r7, #24]
 800f8d4:	e841 2300 	strex	r3, r2, [r1]
 800f8d8:	613b      	str	r3, [r7, #16]
   return(result);
 800f8da:	693b      	ldr	r3, [r7, #16]
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d1e6      	bne.n	800f8ae <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	2220      	movs	r2, #32
 800f8e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800f8e8:	687b      	ldr	r3, [r7, #4]
 800f8ea:	2200      	movs	r2, #0
 800f8ec:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800f8ee:	6878      	ldr	r0, [r7, #4]
 800f8f0:	f7f2 feb8 	bl	8002664 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800f8f4:	bf00      	nop
 800f8f6:	3720      	adds	r7, #32
 800f8f8:	46bd      	mov	sp, r7
 800f8fa:	bd80      	pop	{r7, pc}

0800f8fc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800f8fc:	b480      	push	{r7}
 800f8fe:	b083      	sub	sp, #12
 800f900:	af00      	add	r7, sp, #0
 800f902:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800f904:	bf00      	nop
 800f906:	370c      	adds	r7, #12
 800f908:	46bd      	mov	sp, r7
 800f90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90e:	4770      	bx	lr

0800f910 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800f910:	b480      	push	{r7}
 800f912:	b083      	sub	sp, #12
 800f914:	af00      	add	r7, sp, #0
 800f916:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800f918:	bf00      	nop
 800f91a:	370c      	adds	r7, #12
 800f91c:	46bd      	mov	sp, r7
 800f91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f922:	4770      	bx	lr

0800f924 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800f924:	b480      	push	{r7}
 800f926:	b083      	sub	sp, #12
 800f928:	af00      	add	r7, sp, #0
 800f92a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f92c:	bf00      	nop
 800f92e:	370c      	adds	r7, #12
 800f930:	46bd      	mov	sp, r7
 800f932:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f936:	4770      	bx	lr

0800f938 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f938:	b480      	push	{r7}
 800f93a:	b085      	sub	sp, #20
 800f93c:	af00      	add	r7, sp, #0
 800f93e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f946:	2b01      	cmp	r3, #1
 800f948:	d101      	bne.n	800f94e <HAL_UARTEx_DisableFifoMode+0x16>
 800f94a:	2302      	movs	r3, #2
 800f94c:	e027      	b.n	800f99e <HAL_UARTEx_DisableFifoMode+0x66>
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	2201      	movs	r2, #1
 800f952:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	2224      	movs	r2, #36	@ 0x24
 800f95a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	681b      	ldr	r3, [r3, #0]
 800f962:	681b      	ldr	r3, [r3, #0]
 800f964:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	681b      	ldr	r3, [r3, #0]
 800f96a:	681a      	ldr	r2, [r3, #0]
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	f022 0201 	bic.w	r2, r2, #1
 800f974:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f976:	68fb      	ldr	r3, [r7, #12]
 800f978:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f97c:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	2200      	movs	r2, #0
 800f982:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	68fa      	ldr	r2, [r7, #12]
 800f98a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	2220      	movs	r2, #32
 800f990:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	2200      	movs	r2, #0
 800f998:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f99c:	2300      	movs	r3, #0
}
 800f99e:	4618      	mov	r0, r3
 800f9a0:	3714      	adds	r7, #20
 800f9a2:	46bd      	mov	sp, r7
 800f9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9a8:	4770      	bx	lr

0800f9aa <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f9aa:	b580      	push	{r7, lr}
 800f9ac:	b084      	sub	sp, #16
 800f9ae:	af00      	add	r7, sp, #0
 800f9b0:	6078      	str	r0, [r7, #4]
 800f9b2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f9ba:	2b01      	cmp	r3, #1
 800f9bc:	d101      	bne.n	800f9c2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f9be:	2302      	movs	r3, #2
 800f9c0:	e02d      	b.n	800fa1e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	2201      	movs	r2, #1
 800f9c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	2224      	movs	r2, #36	@ 0x24
 800f9ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	681b      	ldr	r3, [r3, #0]
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	681b      	ldr	r3, [r3, #0]
 800f9de:	681a      	ldr	r2, [r3, #0]
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	681b      	ldr	r3, [r3, #0]
 800f9e4:	f022 0201 	bic.w	r2, r2, #1
 800f9e8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	689b      	ldr	r3, [r3, #8]
 800f9f0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	683a      	ldr	r2, [r7, #0]
 800f9fa:	430a      	orrs	r2, r1
 800f9fc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f9fe:	6878      	ldr	r0, [r7, #4]
 800fa00:	f000 f850 	bl	800faa4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	681b      	ldr	r3, [r3, #0]
 800fa08:	68fa      	ldr	r2, [r7, #12]
 800fa0a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	2220      	movs	r2, #32
 800fa10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	2200      	movs	r2, #0
 800fa18:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fa1c:	2300      	movs	r3, #0
}
 800fa1e:	4618      	mov	r0, r3
 800fa20:	3710      	adds	r7, #16
 800fa22:	46bd      	mov	sp, r7
 800fa24:	bd80      	pop	{r7, pc}

0800fa26 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800fa26:	b580      	push	{r7, lr}
 800fa28:	b084      	sub	sp, #16
 800fa2a:	af00      	add	r7, sp, #0
 800fa2c:	6078      	str	r0, [r7, #4]
 800fa2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800fa30:	687b      	ldr	r3, [r7, #4]
 800fa32:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800fa36:	2b01      	cmp	r3, #1
 800fa38:	d101      	bne.n	800fa3e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800fa3a:	2302      	movs	r3, #2
 800fa3c:	e02d      	b.n	800fa9a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	2201      	movs	r2, #1
 800fa42:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	2224      	movs	r2, #36	@ 0x24
 800fa4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	681b      	ldr	r3, [r3, #0]
 800fa52:	681b      	ldr	r3, [r3, #0]
 800fa54:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	681a      	ldr	r2, [r3, #0]
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	681b      	ldr	r3, [r3, #0]
 800fa60:	f022 0201 	bic.w	r2, r2, #1
 800fa64:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	689b      	ldr	r3, [r3, #8]
 800fa6c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	683a      	ldr	r2, [r7, #0]
 800fa76:	430a      	orrs	r2, r1
 800fa78:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800fa7a:	6878      	ldr	r0, [r7, #4]
 800fa7c:	f000 f812 	bl	800faa4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	681b      	ldr	r3, [r3, #0]
 800fa84:	68fa      	ldr	r2, [r7, #12]
 800fa86:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	2220      	movs	r2, #32
 800fa8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	2200      	movs	r2, #0
 800fa94:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800fa98:	2300      	movs	r3, #0
}
 800fa9a:	4618      	mov	r0, r3
 800fa9c:	3710      	adds	r7, #16
 800fa9e:	46bd      	mov	sp, r7
 800faa0:	bd80      	pop	{r7, pc}
	...

0800faa4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800faa4:	b480      	push	{r7}
 800faa6:	b085      	sub	sp, #20
 800faa8:	af00      	add	r7, sp, #0
 800faaa:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d108      	bne.n	800fac6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	2201      	movs	r2, #1
 800fab8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800fabc:	687b      	ldr	r3, [r7, #4]
 800fabe:	2201      	movs	r2, #1
 800fac0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800fac4:	e031      	b.n	800fb2a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800fac6:	2308      	movs	r3, #8
 800fac8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800faca:	2308      	movs	r3, #8
 800facc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800face:	687b      	ldr	r3, [r7, #4]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	689b      	ldr	r3, [r3, #8]
 800fad4:	0e5b      	lsrs	r3, r3, #25
 800fad6:	b2db      	uxtb	r3, r3
 800fad8:	f003 0307 	and.w	r3, r3, #7
 800fadc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	681b      	ldr	r3, [r3, #0]
 800fae2:	689b      	ldr	r3, [r3, #8]
 800fae4:	0f5b      	lsrs	r3, r3, #29
 800fae6:	b2db      	uxtb	r3, r3
 800fae8:	f003 0307 	and.w	r3, r3, #7
 800faec:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800faee:	7bbb      	ldrb	r3, [r7, #14]
 800faf0:	7b3a      	ldrb	r2, [r7, #12]
 800faf2:	4911      	ldr	r1, [pc, #68]	@ (800fb38 <UARTEx_SetNbDataToProcess+0x94>)
 800faf4:	5c8a      	ldrb	r2, [r1, r2]
 800faf6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800fafa:	7b3a      	ldrb	r2, [r7, #12]
 800fafc:	490f      	ldr	r1, [pc, #60]	@ (800fb3c <UARTEx_SetNbDataToProcess+0x98>)
 800fafe:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800fb00:	fb93 f3f2 	sdiv	r3, r3, r2
 800fb04:	b29a      	uxth	r2, r3
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fb0c:	7bfb      	ldrb	r3, [r7, #15]
 800fb0e:	7b7a      	ldrb	r2, [r7, #13]
 800fb10:	4909      	ldr	r1, [pc, #36]	@ (800fb38 <UARTEx_SetNbDataToProcess+0x94>)
 800fb12:	5c8a      	ldrb	r2, [r1, r2]
 800fb14:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800fb18:	7b7a      	ldrb	r2, [r7, #13]
 800fb1a:	4908      	ldr	r1, [pc, #32]	@ (800fb3c <UARTEx_SetNbDataToProcess+0x98>)
 800fb1c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800fb1e:	fb93 f3f2 	sdiv	r3, r3, r2
 800fb22:	b29a      	uxth	r2, r3
 800fb24:	687b      	ldr	r3, [r7, #4]
 800fb26:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800fb2a:	bf00      	nop
 800fb2c:	3714      	adds	r7, #20
 800fb2e:	46bd      	mov	sp, r7
 800fb30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb34:	4770      	bx	lr
 800fb36:	bf00      	nop
 800fb38:	0801d340 	.word	0x0801d340
 800fb3c:	0801d348 	.word	0x0801d348

0800fb40 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b088      	sub	sp, #32
 800fb44:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800fb46:	2300      	movs	r3, #0
 800fb48:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fb4a:	f107 0308 	add.w	r3, r7, #8
 800fb4e:	2218      	movs	r2, #24
 800fb50:	2100      	movs	r1, #0
 800fb52:	4618      	mov	r0, r3
 800fb54:	f002 f854 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fb58:	233f      	movs	r3, #63	@ 0x3f
 800fb5a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800fb5c:	2381      	movs	r3, #129	@ 0x81
 800fb5e:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800fb60:	1dfb      	adds	r3, r7, #7
 800fb62:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800fb64:	2301      	movs	r3, #1
 800fb66:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fb68:	f107 0308 	add.w	r3, r7, #8
 800fb6c:	2100      	movs	r1, #0
 800fb6e:	4618      	mov	r0, r3
 800fb70:	f001 fc24 	bl	80113bc <hci_send_req>
 800fb74:	4603      	mov	r3, r0
 800fb76:	2b00      	cmp	r3, #0
 800fb78:	da01      	bge.n	800fb7e <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800fb7a:	23ff      	movs	r3, #255	@ 0xff
 800fb7c:	e000      	b.n	800fb80 <aci_gap_set_non_discoverable+0x40>
  return status;
 800fb7e:	79fb      	ldrb	r3, [r7, #7]
}
 800fb80:	4618      	mov	r0, r3
 800fb82:	3720      	adds	r7, #32
 800fb84:	46bd      	mov	sp, r7
 800fb86:	bd80      	pop	{r7, pc}

0800fb88 <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800fb88:	b5b0      	push	{r4, r5, r7, lr}
 800fb8a:	b0ce      	sub	sp, #312	@ 0x138
 800fb8c:	af00      	add	r7, sp, #0
 800fb8e:	4605      	mov	r5, r0
 800fb90:	460c      	mov	r4, r1
 800fb92:	4610      	mov	r0, r2
 800fb94:	4619      	mov	r1, r3
 800fb96:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fb9a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800fb9e:	462a      	mov	r2, r5
 800fba0:	701a      	strb	r2, [r3, #0]
 800fba2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fba6:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800fbaa:	4622      	mov	r2, r4
 800fbac:	801a      	strh	r2, [r3, #0]
 800fbae:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fbb2:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800fbb6:	4602      	mov	r2, r0
 800fbb8:	801a      	strh	r2, [r3, #0]
 800fbba:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fbbe:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800fbc2:	460a      	mov	r2, r1
 800fbc4:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800fbc6:	f107 0310 	add.w	r3, r7, #16
 800fbca:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800fbce:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800fbd2:	3308      	adds	r3, #8
 800fbd4:	f107 0210 	add.w	r2, r7, #16
 800fbd8:	4413      	add	r3, r2
 800fbda:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800fbde:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800fbe2:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800fbe6:	4413      	add	r3, r2
 800fbe8:	3309      	adds	r3, #9
 800fbea:	f107 0210 	add.w	r2, r7, #16
 800fbee:	4413      	add	r3, r2
 800fbf0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800fbf4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fbf8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800fc00:	2300      	movs	r3, #0
 800fc02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800fc06:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800fc0a:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800fc0e:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800fc12:	7812      	ldrb	r2, [r2, #0]
 800fc14:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800fc16:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fc1a:	3301      	adds	r3, #1
 800fc1c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800fc20:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800fc24:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800fc28:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800fc2c:	8812      	ldrh	r2, [r2, #0]
 800fc2e:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800fc32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fc36:	3302      	adds	r3, #2
 800fc38:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800fc3c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800fc40:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800fc44:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800fc48:	8812      	ldrh	r2, [r2, #0]
 800fc4a:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800fc4e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fc52:	3302      	adds	r3, #2
 800fc54:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800fc58:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800fc5c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800fc60:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800fc64:	7812      	ldrb	r2, [r2, #0]
 800fc66:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800fc68:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fc6c:	3301      	adds	r3, #1
 800fc6e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800fc72:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800fc76:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800fc7a:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800fc7c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fc80:	3301      	adds	r3, #1
 800fc82:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800fc86:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800fc8a:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800fc8e:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800fc90:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fc94:	3301      	adds	r3, #1
 800fc96:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800fc9a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800fc9e:	3308      	adds	r3, #8
 800fca0:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800fca4:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800fca8:	4618      	mov	r0, r3
 800fcaa:	f001 ff99 	bl	8011be0 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800fcae:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800fcb2:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800fcb6:	4413      	add	r3, r2
 800fcb8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800fcbc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800fcc0:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800fcc4:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800fcc6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fcca:	3301      	adds	r3, #1
 800fccc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800fcd0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800fcd4:	3301      	adds	r3, #1
 800fcd6:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800fcda:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800fcde:	4618      	mov	r0, r3
 800fce0:	f001 ff7e 	bl	8011be0 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800fce4:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800fce8:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800fcec:	4413      	add	r3, r2
 800fcee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800fcf2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fcf6:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800fcfa:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800fcfc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fd00:	3302      	adds	r3, #2
 800fd02:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800fd06:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fd0a:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800fd0e:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800fd10:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fd14:	3302      	adds	r3, #2
 800fd16:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fd1a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fd1e:	2218      	movs	r2, #24
 800fd20:	2100      	movs	r1, #0
 800fd22:	4618      	mov	r0, r3
 800fd24:	f001 ff6c 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fd28:	233f      	movs	r3, #63	@ 0x3f
 800fd2a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800fd2e:	2383      	movs	r3, #131	@ 0x83
 800fd30:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fd34:	f107 0310 	add.w	r3, r7, #16
 800fd38:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fd3c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fd40:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800fd44:	f107 030f 	add.w	r3, r7, #15
 800fd48:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800fd4c:	2301      	movs	r3, #1
 800fd4e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fd52:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fd56:	2100      	movs	r1, #0
 800fd58:	4618      	mov	r0, r3
 800fd5a:	f001 fb2f 	bl	80113bc <hci_send_req>
 800fd5e:	4603      	mov	r3, r0
 800fd60:	2b00      	cmp	r3, #0
 800fd62:	da01      	bge.n	800fd68 <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800fd64:	23ff      	movs	r3, #255	@ 0xff
 800fd66:	e004      	b.n	800fd72 <aci_gap_set_discoverable+0x1ea>
  return status;
 800fd68:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fd6c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800fd70:	781b      	ldrb	r3, [r3, #0]
}
 800fd72:	4618      	mov	r0, r3
 800fd74:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800fd78:	46bd      	mov	sp, r7
 800fd7a:	bdb0      	pop	{r4, r5, r7, pc}

0800fd7c <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800fd7c:	b580      	push	{r7, lr}
 800fd7e:	b0cc      	sub	sp, #304	@ 0x130
 800fd80:	af00      	add	r7, sp, #0
 800fd82:	4602      	mov	r2, r0
 800fd84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd88:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800fd8c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800fd8e:	f107 0310 	add.w	r3, r7, #16
 800fd92:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800fd96:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fd9a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fd9e:	2200      	movs	r2, #0
 800fda0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800fda2:	2300      	movs	r3, #0
 800fda4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800fda8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fdac:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fdb0:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800fdb4:	7812      	ldrb	r2, [r2, #0]
 800fdb6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800fdb8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fdbc:	3301      	adds	r3, #1
 800fdbe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fdc2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fdc6:	2218      	movs	r2, #24
 800fdc8:	2100      	movs	r1, #0
 800fdca:	4618      	mov	r0, r3
 800fdcc:	f001 ff18 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fdd0:	233f      	movs	r3, #63	@ 0x3f
 800fdd2:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800fdd6:	2385      	movs	r3, #133	@ 0x85
 800fdd8:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fddc:	f107 0310 	add.w	r3, r7, #16
 800fde0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fde4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fde8:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800fdec:	f107 030f 	add.w	r3, r7, #15
 800fdf0:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800fdf4:	2301      	movs	r3, #1
 800fdf6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fdfa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fdfe:	2100      	movs	r1, #0
 800fe00:	4618      	mov	r0, r3
 800fe02:	f001 fadb 	bl	80113bc <hci_send_req>
 800fe06:	4603      	mov	r3, r0
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	da01      	bge.n	800fe10 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800fe0c:	23ff      	movs	r3, #255	@ 0xff
 800fe0e:	e004      	b.n	800fe1a <aci_gap_set_io_capability+0x9e>
  return status;
 800fe10:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fe14:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fe18:	781b      	ldrb	r3, [r3, #0]
}
 800fe1a:	4618      	mov	r0, r3
 800fe1c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800fe20:	46bd      	mov	sp, r7
 800fe22:	bd80      	pop	{r7, pc}

0800fe24 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800fe24:	b5b0      	push	{r4, r5, r7, lr}
 800fe26:	b0cc      	sub	sp, #304	@ 0x130
 800fe28:	af00      	add	r7, sp, #0
 800fe2a:	4605      	mov	r5, r0
 800fe2c:	460c      	mov	r4, r1
 800fe2e:	4610      	mov	r0, r2
 800fe30:	4619      	mov	r1, r3
 800fe32:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fe36:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800fe3a:	462a      	mov	r2, r5
 800fe3c:	701a      	strb	r2, [r3, #0]
 800fe3e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fe42:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800fe46:	4622      	mov	r2, r4
 800fe48:	701a      	strb	r2, [r3, #0]
 800fe4a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fe4e:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800fe52:	4602      	mov	r2, r0
 800fe54:	701a      	strb	r2, [r3, #0]
 800fe56:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fe5a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800fe5e:	460a      	mov	r2, r1
 800fe60:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800fe62:	f107 0310 	add.w	r3, r7, #16
 800fe66:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800fe6a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fe6e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fe72:	2200      	movs	r2, #0
 800fe74:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800fe76:	2300      	movs	r3, #0
 800fe78:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800fe7c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fe80:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fe84:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800fe88:	7812      	ldrb	r2, [r2, #0]
 800fe8a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800fe8c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fe90:	3301      	adds	r3, #1
 800fe92:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800fe96:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fe9a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fe9e:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800fea2:	7812      	ldrb	r2, [r2, #0]
 800fea4:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800fea6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800feaa:	3301      	adds	r3, #1
 800feac:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800feb0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800feb4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800feb8:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800febc:	7812      	ldrb	r2, [r2, #0]
 800febe:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800fec0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fec4:	3301      	adds	r3, #1
 800fec6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800feca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fece:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fed2:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800fed6:	7812      	ldrb	r2, [r2, #0]
 800fed8:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800feda:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fede:	3301      	adds	r3, #1
 800fee0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800fee4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fee8:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800feec:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800feee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fef2:	3301      	adds	r3, #1
 800fef4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800fef8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fefc:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800ff00:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800ff02:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ff06:	3301      	adds	r3, #1
 800ff08:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800ff0c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ff10:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800ff14:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800ff16:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ff1a:	3301      	adds	r3, #1
 800ff1c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800ff20:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ff24:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800ff28:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800ff2c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ff30:	3304      	adds	r3, #4
 800ff32:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800ff36:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ff3a:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800ff3e:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800ff40:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ff44:	3301      	adds	r3, #1
 800ff46:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ff4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ff4e:	2218      	movs	r2, #24
 800ff50:	2100      	movs	r1, #0
 800ff52:	4618      	mov	r0, r3
 800ff54:	f001 fe54 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ff58:	233f      	movs	r3, #63	@ 0x3f
 800ff5a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800ff5e:	2386      	movs	r3, #134	@ 0x86
 800ff60:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800ff64:	f107 0310 	add.w	r3, r7, #16
 800ff68:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800ff6c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800ff70:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800ff74:	f107 030f 	add.w	r3, r7, #15
 800ff78:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800ff7c:	2301      	movs	r3, #1
 800ff7e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800ff82:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800ff86:	2100      	movs	r1, #0
 800ff88:	4618      	mov	r0, r3
 800ff8a:	f001 fa17 	bl	80113bc <hci_send_req>
 800ff8e:	4603      	mov	r3, r0
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	da01      	bge.n	800ff98 <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800ff94:	23ff      	movs	r3, #255	@ 0xff
 800ff96:	e004      	b.n	800ffa2 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800ff98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ff9c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ffa0:	781b      	ldrb	r3, [r3, #0]
}
 800ffa2:	4618      	mov	r0, r3
 800ffa4:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800ffa8:	46bd      	mov	sp, r7
 800ffaa:	bdb0      	pop	{r4, r5, r7, pc}

0800ffac <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800ffac:	b580      	push	{r7, lr}
 800ffae:	b0cc      	sub	sp, #304	@ 0x130
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	4602      	mov	r2, r0
 800ffb4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ffb8:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800ffbc:	6019      	str	r1, [r3, #0]
 800ffbe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ffc2:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800ffc6:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800ffc8:	f107 0310 	add.w	r3, r7, #16
 800ffcc:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800ffd0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800ffd4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800ffd8:	2200      	movs	r2, #0
 800ffda:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800ffdc:	2300      	movs	r3, #0
 800ffde:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800ffe2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800ffe6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800ffea:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800ffee:	8812      	ldrh	r2, [r2, #0]
 800fff0:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800fff2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fff6:	3302      	adds	r3, #2
 800fff8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 800fffc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010000:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010004:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 8010008:	6812      	ldr	r2, [r2, #0]
 801000a:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 801000e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010012:	3304      	adds	r3, #4
 8010014:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010018:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801001c:	2218      	movs	r2, #24
 801001e:	2100      	movs	r1, #0
 8010020:	4618      	mov	r0, r3
 8010022:	f001 fded 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010026:	233f      	movs	r3, #63	@ 0x3f
 8010028:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 801002c:	2388      	movs	r3, #136	@ 0x88
 801002e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010032:	f107 0310 	add.w	r3, r7, #16
 8010036:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801003a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801003e:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010042:	f107 030f 	add.w	r3, r7, #15
 8010046:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801004a:	2301      	movs	r3, #1
 801004c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010050:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010054:	2100      	movs	r1, #0
 8010056:	4618      	mov	r0, r3
 8010058:	f001 f9b0 	bl	80113bc <hci_send_req>
 801005c:	4603      	mov	r3, r0
 801005e:	2b00      	cmp	r3, #0
 8010060:	da01      	bge.n	8010066 <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 8010062:	23ff      	movs	r3, #255	@ 0xff
 8010064:	e004      	b.n	8010070 <aci_gap_pass_key_resp+0xc4>
  return status;
 8010066:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801006a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801006e:	781b      	ldrb	r3, [r3, #0]
}
 8010070:	4618      	mov	r0, r3
 8010072:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010076:	46bd      	mov	sp, r7
 8010078:	bd80      	pop	{r7, pc}

0801007a <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 801007a:	b590      	push	{r4, r7, lr}
 801007c:	b0cd      	sub	sp, #308	@ 0x134
 801007e:	af00      	add	r7, sp, #0
 8010080:	4604      	mov	r4, r0
 8010082:	4608      	mov	r0, r1
 8010084:	4611      	mov	r1, r2
 8010086:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801008a:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 801008e:	6013      	str	r3, [r2, #0]
 8010090:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010094:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8010098:	4622      	mov	r2, r4
 801009a:	701a      	strb	r2, [r3, #0]
 801009c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80100a0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80100a4:	4602      	mov	r2, r0
 80100a6:	701a      	strb	r2, [r3, #0]
 80100a8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80100ac:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80100b0:	460a      	mov	r2, r1
 80100b2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 80100b4:	f107 0310 	add.w	r3, r7, #16
 80100b8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80100bc:	f107 0308 	add.w	r3, r7, #8
 80100c0:	2207      	movs	r2, #7
 80100c2:	2100      	movs	r1, #0
 80100c4:	4618      	mov	r0, r3
 80100c6:	f001 fd9b 	bl	8011c00 <Osal_MemSet>
  int index_input = 0;
 80100ca:	2300      	movs	r3, #0
 80100cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 80100d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80100d4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80100d8:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80100dc:	7812      	ldrb	r2, [r2, #0]
 80100de:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80100e0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80100e4:	3301      	adds	r3, #1
 80100e6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 80100ea:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80100ee:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80100f2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80100f6:	7812      	ldrb	r2, [r2, #0]
 80100f8:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 80100fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80100fe:	3301      	adds	r3, #1
 8010100:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 8010104:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010108:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801010c:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8010110:	7812      	ldrb	r2, [r2, #0]
 8010112:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8010114:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010118:	3301      	adds	r3, #1
 801011a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801011e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010122:	2218      	movs	r2, #24
 8010124:	2100      	movs	r1, #0
 8010126:	4618      	mov	r0, r3
 8010128:	f001 fd6a 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 801012c:	233f      	movs	r3, #63	@ 0x3f
 801012e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 8010132:	238a      	movs	r3, #138	@ 0x8a
 8010134:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010138:	f107 0310 	add.w	r3, r7, #16
 801013c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010140:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010144:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8010148:	f107 0308 	add.w	r3, r7, #8
 801014c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 8010150:	2307      	movs	r3, #7
 8010152:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010156:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801015a:	2100      	movs	r1, #0
 801015c:	4618      	mov	r0, r3
 801015e:	f001 f92d 	bl	80113bc <hci_send_req>
 8010162:	4603      	mov	r3, r0
 8010164:	2b00      	cmp	r3, #0
 8010166:	da01      	bge.n	801016c <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 8010168:	23ff      	movs	r3, #255	@ 0xff
 801016a:	e02e      	b.n	80101ca <aci_gap_init+0x150>
  if ( resp.Status )
 801016c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010170:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010174:	781b      	ldrb	r3, [r3, #0]
 8010176:	2b00      	cmp	r3, #0
 8010178:	d005      	beq.n	8010186 <aci_gap_init+0x10c>
    return resp.Status;
 801017a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801017e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010182:	781b      	ldrb	r3, [r3, #0]
 8010184:	e021      	b.n	80101ca <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 8010186:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801018a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801018e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8010192:	b29a      	uxth	r2, r3
 8010194:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010198:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 80101a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80101a4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80101a8:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 80101ac:	b29a      	uxth	r2, r3
 80101ae:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 80101b2:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 80101b4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80101b8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80101bc:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 80101c0:	b29a      	uxth	r2, r3
 80101c2:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80101c6:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80101c8:	2300      	movs	r3, #0
}
 80101ca:	4618      	mov	r0, r3
 80101cc:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80101d0:	46bd      	mov	sp, r7
 80101d2:	bd90      	pop	{r4, r7, pc}

080101d4 <aci_gap_peripheral_security_req>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_peripheral_security_req( uint16_t Connection_Handle )
{
 80101d4:	b580      	push	{r7, lr}
 80101d6:	b0cc      	sub	sp, #304	@ 0x130
 80101d8:	af00      	add	r7, sp, #0
 80101da:	4602      	mov	r2, r0
 80101dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80101e0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80101e4:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_peripheral_security_req_cp0 *cp0 = (aci_gap_peripheral_security_req_cp0*)(cmd_buffer);
 80101e6:	f107 0310 	add.w	r3, r7, #16
 80101ea:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80101ee:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80101f2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80101f6:	2200      	movs	r2, #0
 80101f8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80101fa:	2300      	movs	r3, #0
 80101fc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8010200:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010204:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010208:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 801020c:	8812      	ldrh	r2, [r2, #0]
 801020e:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8010210:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010214:	3302      	adds	r3, #2
 8010216:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801021a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801021e:	2218      	movs	r2, #24
 8010220:	2100      	movs	r1, #0
 8010222:	4618      	mov	r0, r3
 8010224:	f001 fcec 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010228:	233f      	movs	r3, #63	@ 0x3f
 801022a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08d;
 801022e:	238d      	movs	r3, #141	@ 0x8d
 8010230:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 8010234:	230f      	movs	r3, #15
 8010236:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 801023a:	f107 0310 	add.w	r3, r7, #16
 801023e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010242:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010246:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 801024a:	f107 030f 	add.w	r3, r7, #15
 801024e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010252:	2301      	movs	r3, #1
 8010254:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010258:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801025c:	2100      	movs	r1, #0
 801025e:	4618      	mov	r0, r3
 8010260:	f001 f8ac 	bl	80113bc <hci_send_req>
 8010264:	4603      	mov	r3, r0
 8010266:	2b00      	cmp	r3, #0
 8010268:	da01      	bge.n	801026e <aci_gap_peripheral_security_req+0x9a>
    return BLE_STATUS_TIMEOUT;
 801026a:	23ff      	movs	r3, #255	@ 0xff
 801026c:	e004      	b.n	8010278 <aci_gap_peripheral_security_req+0xa4>
  return status;
 801026e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010272:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010276:	781b      	ldrb	r3, [r3, #0]
}
 8010278:	4618      	mov	r0, r3
 801027a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801027e:	46bd      	mov	sp, r7
 8010280:	bd80      	pop	{r7, pc}

08010282 <aci_gap_update_adv_data>:

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 8010282:	b580      	push	{r7, lr}
 8010284:	b0cc      	sub	sp, #304	@ 0x130
 8010286:	af00      	add	r7, sp, #0
 8010288:	4602      	mov	r2, r0
 801028a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801028e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8010292:	6019      	str	r1, [r3, #0]
 8010294:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010298:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 801029c:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 801029e:	f107 0310 	add.w	r3, r7, #16
 80102a2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80102a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80102aa:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80102ae:	2200      	movs	r2, #0
 80102b0:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80102b2:	2300      	movs	r3, #0
 80102b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 80102b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80102bc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80102c0:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80102c4:	7812      	ldrb	r2, [r2, #0]
 80102c6:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80102c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80102cc:	3301      	adds	r3, #1
 80102ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 80102d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80102d6:	1c58      	adds	r0, r3, #1
 80102d8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80102dc:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80102e0:	781a      	ldrb	r2, [r3, #0]
 80102e2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80102e6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80102ea:	6819      	ldr	r1, [r3, #0]
 80102ec:	f001 fc78 	bl	8011be0 <Osal_MemCpy>
  index_input += AdvDataLen;
 80102f0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80102f4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80102f8:	781b      	ldrb	r3, [r3, #0]
 80102fa:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 80102fe:	4413      	add	r3, r2
 8010300:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010304:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010308:	2218      	movs	r2, #24
 801030a:	2100      	movs	r1, #0
 801030c:	4618      	mov	r0, r3
 801030e:	f001 fc77 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010312:	233f      	movs	r3, #63	@ 0x3f
 8010314:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 8010318:	238e      	movs	r3, #142	@ 0x8e
 801031a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 801031e:	f107 0310 	add.w	r3, r7, #16
 8010322:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010326:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801032a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 801032e:	f107 030f 	add.w	r3, r7, #15
 8010332:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010336:	2301      	movs	r3, #1
 8010338:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 801033c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010340:	2100      	movs	r1, #0
 8010342:	4618      	mov	r0, r3
 8010344:	f001 f83a 	bl	80113bc <hci_send_req>
 8010348:	4603      	mov	r3, r0
 801034a:	2b00      	cmp	r3, #0
 801034c:	da01      	bge.n	8010352 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 801034e:	23ff      	movs	r3, #255	@ 0xff
 8010350:	e004      	b.n	801035c <aci_gap_update_adv_data+0xda>
  return status;
 8010352:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010356:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801035a:	781b      	ldrb	r3, [r3, #0]
}
 801035c:	4618      	mov	r0, r3
 801035e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010362:	46bd      	mov	sp, r7
 8010364:	bd80      	pop	{r7, pc}

08010366 <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 8010366:	b580      	push	{r7, lr}
 8010368:	b088      	sub	sp, #32
 801036a:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 801036c:	2300      	movs	r3, #0
 801036e:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010370:	f107 0308 	add.w	r3, r7, #8
 8010374:	2218      	movs	r2, #24
 8010376:	2100      	movs	r1, #0
 8010378:	4618      	mov	r0, r3
 801037a:	f001 fc41 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 801037e:	233f      	movs	r3, #63	@ 0x3f
 8010380:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 8010382:	2392      	movs	r3, #146	@ 0x92
 8010384:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8010386:	1dfb      	adds	r3, r7, #7
 8010388:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 801038a:	2301      	movs	r3, #1
 801038c:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 801038e:	f107 0308 	add.w	r3, r7, #8
 8010392:	2100      	movs	r1, #0
 8010394:	4618      	mov	r0, r3
 8010396:	f001 f811 	bl	80113bc <hci_send_req>
 801039a:	4603      	mov	r3, r0
 801039c:	2b00      	cmp	r3, #0
 801039e:	da01      	bge.n	80103a4 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 80103a0:	23ff      	movs	r3, #255	@ 0xff
 80103a2:	e000      	b.n	80103a6 <aci_gap_configure_filter_accept_list+0x40>
  return status;
 80103a4:	79fb      	ldrb	r3, [r7, #7]
}
 80103a6:	4618      	mov	r0, r3
 80103a8:	3720      	adds	r7, #32
 80103aa:	46bd      	mov	sp, r7
 80103ac:	bd80      	pop	{r7, pc}

080103ae <aci_gap_clear_security_db>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_clear_security_db( void )
{
 80103ae:	b580      	push	{r7, lr}
 80103b0:	b088      	sub	sp, #32
 80103b2:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 80103b4:	2300      	movs	r3, #0
 80103b6:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80103b8:	f107 0308 	add.w	r3, r7, #8
 80103bc:	2218      	movs	r2, #24
 80103be:	2100      	movs	r1, #0
 80103c0:	4618      	mov	r0, r3
 80103c2:	f001 fc1d 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 80103c6:	233f      	movs	r3, #63	@ 0x3f
 80103c8:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x094;
 80103ca:	2394      	movs	r3, #148	@ 0x94
 80103cc:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80103ce:	1dfb      	adds	r3, r7, #7
 80103d0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80103d2:	2301      	movs	r3, #1
 80103d4:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 80103d6:	f107 0308 	add.w	r3, r7, #8
 80103da:	2100      	movs	r1, #0
 80103dc:	4618      	mov	r0, r3
 80103de:	f000 ffed 	bl	80113bc <hci_send_req>
 80103e2:	4603      	mov	r3, r0
 80103e4:	2b00      	cmp	r3, #0
 80103e6:	da01      	bge.n	80103ec <aci_gap_clear_security_db+0x3e>
    return BLE_STATUS_TIMEOUT;
 80103e8:	23ff      	movs	r3, #255	@ 0xff
 80103ea:	e000      	b.n	80103ee <aci_gap_clear_security_db+0x40>
  return status;
 80103ec:	79fb      	ldrb	r3, [r7, #7]
}
 80103ee:	4618      	mov	r0, r3
 80103f0:	3720      	adds	r7, #32
 80103f2:	46bd      	mov	sp, r7
 80103f4:	bd80      	pop	{r7, pc}

080103f6 <aci_gap_allow_rebond>:

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 80103f6:	b580      	push	{r7, lr}
 80103f8:	b0cc      	sub	sp, #304	@ 0x130
 80103fa:	af00      	add	r7, sp, #0
 80103fc:	4602      	mov	r2, r0
 80103fe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010402:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010406:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 8010408:	f107 0310 	add.w	r3, r7, #16
 801040c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010410:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010414:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010418:	2200      	movs	r2, #0
 801041a:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 801041c:	2300      	movs	r3, #0
 801041e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8010422:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010426:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801042a:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 801042e:	8812      	ldrh	r2, [r2, #0]
 8010430:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8010432:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010436:	3302      	adds	r3, #2
 8010438:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801043c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010440:	2218      	movs	r2, #24
 8010442:	2100      	movs	r1, #0
 8010444:	4618      	mov	r0, r3
 8010446:	f001 fbdb 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 801044a:	233f      	movs	r3, #63	@ 0x3f
 801044c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x095;
 8010450:	2395      	movs	r3, #149	@ 0x95
 8010452:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010456:	f107 0310 	add.w	r3, r7, #16
 801045a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801045e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010462:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010466:	f107 030f 	add.w	r3, r7, #15
 801046a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801046e:	2301      	movs	r3, #1
 8010470:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010474:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010478:	2100      	movs	r1, #0
 801047a:	4618      	mov	r0, r3
 801047c:	f000 ff9e 	bl	80113bc <hci_send_req>
 8010480:	4603      	mov	r3, r0
 8010482:	2b00      	cmp	r3, #0
 8010484:	da01      	bge.n	801048a <aci_gap_allow_rebond+0x94>
    return BLE_STATUS_TIMEOUT;
 8010486:	23ff      	movs	r3, #255	@ 0xff
 8010488:	e004      	b.n	8010494 <aci_gap_allow_rebond+0x9e>
  return status;
 801048a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801048e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010492:	781b      	ldrb	r3, [r3, #0]
}
 8010494:	4618      	mov	r0, r3
 8010496:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801049a:	46bd      	mov	sp, r7
 801049c:	bd80      	pop	{r7, pc}

0801049e <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 801049e:	b580      	push	{r7, lr}
 80104a0:	b0cc      	sub	sp, #304	@ 0x130
 80104a2:	af00      	add	r7, sp, #0
 80104a4:	4602      	mov	r2, r0
 80104a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80104aa:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80104ae:	801a      	strh	r2, [r3, #0]
 80104b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80104b4:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80104b8:	460a      	mov	r2, r1
 80104ba:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 80104bc:	f107 0310 	add.w	r3, r7, #16
 80104c0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80104c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80104c8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80104cc:	2200      	movs	r2, #0
 80104ce:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80104d0:	2300      	movs	r3, #0
 80104d2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80104d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80104da:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80104de:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80104e2:	8812      	ldrh	r2, [r2, #0]
 80104e4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80104e6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80104ea:	3302      	adds	r3, #2
 80104ec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 80104f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80104f4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80104f8:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 80104fc:	7812      	ldrb	r2, [r2, #0]
 80104fe:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8010500:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010504:	3301      	adds	r3, #1
 8010506:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801050a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801050e:	2218      	movs	r2, #24
 8010510:	2100      	movs	r1, #0
 8010512:	4618      	mov	r0, r3
 8010514:	f001 fb74 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010518:	233f      	movs	r3, #63	@ 0x3f
 801051a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 801051e:	23a5      	movs	r3, #165	@ 0xa5
 8010520:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010524:	f107 0310 	add.w	r3, r7, #16
 8010528:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801052c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010530:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010534:	f107 030f 	add.w	r3, r7, #15
 8010538:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801053c:	2301      	movs	r3, #1
 801053e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010542:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010546:	2100      	movs	r1, #0
 8010548:	4618      	mov	r0, r3
 801054a:	f000 ff37 	bl	80113bc <hci_send_req>
 801054e:	4603      	mov	r3, r0
 8010550:	2b00      	cmp	r3, #0
 8010552:	da01      	bge.n	8010558 <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 8010554:	23ff      	movs	r3, #255	@ 0xff
 8010556:	e004      	b.n	8010562 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 8010558:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801055c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010560:	781b      	ldrb	r3, [r3, #0]
}
 8010562:	4618      	mov	r0, r3
 8010564:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010568:	46bd      	mov	sp, r7
 801056a:	bd80      	pop	{r7, pc}

0801056c <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 801056c:	b580      	push	{r7, lr}
 801056e:	b088      	sub	sp, #32
 8010570:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8010572:	2300      	movs	r3, #0
 8010574:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010576:	f107 0308 	add.w	r3, r7, #8
 801057a:	2218      	movs	r2, #24
 801057c:	2100      	movs	r1, #0
 801057e:	4618      	mov	r0, r3
 8010580:	f001 fb3e 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010584:	233f      	movs	r3, #63	@ 0x3f
 8010586:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 8010588:	f240 1301 	movw	r3, #257	@ 0x101
 801058c:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 801058e:	1dfb      	adds	r3, r7, #7
 8010590:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8010592:	2301      	movs	r3, #1
 8010594:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010596:	f107 0308 	add.w	r3, r7, #8
 801059a:	2100      	movs	r1, #0
 801059c:	4618      	mov	r0, r3
 801059e:	f000 ff0d 	bl	80113bc <hci_send_req>
 80105a2:	4603      	mov	r3, r0
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	da01      	bge.n	80105ac <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 80105a8:	23ff      	movs	r3, #255	@ 0xff
 80105aa:	e000      	b.n	80105ae <aci_gatt_init+0x42>
  return status;
 80105ac:	79fb      	ldrb	r3, [r7, #7]
}
 80105ae:	4618      	mov	r0, r3
 80105b0:	3720      	adds	r7, #32
 80105b2:	46bd      	mov	sp, r7
 80105b4:	bd80      	pop	{r7, pc}

080105b6 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 80105b6:	b590      	push	{r4, r7, lr}
 80105b8:	b0cf      	sub	sp, #316	@ 0x13c
 80105ba:	af00      	add	r7, sp, #0
 80105bc:	4604      	mov	r4, r0
 80105be:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 80105c2:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 80105c6:	6001      	str	r1, [r0, #0]
 80105c8:	4610      	mov	r0, r2
 80105ca:	4619      	mov	r1, r3
 80105cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80105d0:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 80105d4:	4622      	mov	r2, r4
 80105d6:	701a      	strb	r2, [r3, #0]
 80105d8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80105dc:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 80105e0:	4602      	mov	r2, r0
 80105e2:	701a      	strb	r2, [r3, #0]
 80105e4:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80105e8:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80105ec:	460a      	mov	r2, r1
 80105ee:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 80105f0:	f107 0310 	add.w	r3, r7, #16
 80105f4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 80105f8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80105fc:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 8010600:	781b      	ldrb	r3, [r3, #0]
 8010602:	2b01      	cmp	r3, #1
 8010604:	d00a      	beq.n	801061c <aci_gatt_add_service+0x66>
 8010606:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801060a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 801060e:	781b      	ldrb	r3, [r3, #0]
 8010610:	2b02      	cmp	r3, #2
 8010612:	d101      	bne.n	8010618 <aci_gatt_add_service+0x62>
 8010614:	2311      	movs	r3, #17
 8010616:	e002      	b.n	801061e <aci_gatt_add_service+0x68>
 8010618:	2301      	movs	r3, #1
 801061a:	e000      	b.n	801061e <aci_gatt_add_service+0x68>
 801061c:	2303      	movs	r3, #3
 801061e:	f107 0210 	add.w	r2, r7, #16
 8010622:	4413      	add	r3, r2
 8010624:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8010628:	f107 030c 	add.w	r3, r7, #12
 801062c:	2203      	movs	r2, #3
 801062e:	2100      	movs	r1, #0
 8010630:	4618      	mov	r0, r3
 8010632:	f001 fae5 	bl	8011c00 <Osal_MemSet>
  int index_input = 0;
 8010636:	2300      	movs	r3, #0
 8010638:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 801063c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010640:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8010644:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 8010648:	7812      	ldrb	r2, [r2, #0]
 801064a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801064c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010650:	3301      	adds	r3, #1
 8010652:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 8010656:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801065a:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 801065e:	781b      	ldrb	r3, [r3, #0]
 8010660:	2b01      	cmp	r3, #1
 8010662:	d002      	beq.n	801066a <aci_gatt_add_service+0xb4>
 8010664:	2b02      	cmp	r3, #2
 8010666:	d004      	beq.n	8010672 <aci_gatt_add_service+0xbc>
 8010668:	e007      	b.n	801067a <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 801066a:	2302      	movs	r3, #2
 801066c:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8010670:	e005      	b.n	801067e <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 8010672:	2310      	movs	r3, #16
 8010674:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 8010678:	e001      	b.n	801067e <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 801067a:	2397      	movs	r3, #151	@ 0x97
 801067c:	e06c      	b.n	8010758 <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 801067e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010682:	1c58      	adds	r0, r3, #1
 8010684:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 8010688:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801068c:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8010690:	6819      	ldr	r1, [r3, #0]
 8010692:	f001 faa5 	bl	8011be0 <Osal_MemCpy>
    index_input += size;
 8010696:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 801069a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 801069e:	4413      	add	r3, r2
 80106a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 80106a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80106a8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80106ac:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80106b0:	7812      	ldrb	r2, [r2, #0]
 80106b2:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 80106b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80106b8:	3301      	adds	r3, #1
 80106ba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 80106be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80106c2:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 80106c6:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 80106ca:	7812      	ldrb	r2, [r2, #0]
 80106cc:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 80106ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80106d2:	3301      	adds	r3, #1
 80106d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80106d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80106dc:	2218      	movs	r2, #24
 80106de:	2100      	movs	r1, #0
 80106e0:	4618      	mov	r0, r3
 80106e2:	f001 fa8d 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 80106e6:	233f      	movs	r3, #63	@ 0x3f
 80106e8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 80106ec:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80106f0:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80106f4:	f107 0310 	add.w	r3, r7, #16
 80106f8:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 80106fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010700:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 8010704:	f107 030c 	add.w	r3, r7, #12
 8010708:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 801070c:	2303      	movs	r3, #3
 801070e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010712:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010716:	2100      	movs	r1, #0
 8010718:	4618      	mov	r0, r3
 801071a:	f000 fe4f 	bl	80113bc <hci_send_req>
 801071e:	4603      	mov	r3, r0
 8010720:	2b00      	cmp	r3, #0
 8010722:	da01      	bge.n	8010728 <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 8010724:	23ff      	movs	r3, #255	@ 0xff
 8010726:	e017      	b.n	8010758 <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 8010728:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801072c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8010730:	781b      	ldrb	r3, [r3, #0]
 8010732:	2b00      	cmp	r3, #0
 8010734:	d005      	beq.n	8010742 <aci_gatt_add_service+0x18c>
    return resp.Status;
 8010736:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801073a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 801073e:	781b      	ldrb	r3, [r3, #0]
 8010740:	e00a      	b.n	8010758 <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 8010742:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010746:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 801074a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 801074e:	b29a      	uxth	r2, r3
 8010750:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 8010754:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8010756:	2300      	movs	r3, #0
}
 8010758:	4618      	mov	r0, r3
 801075a:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 801075e:	46bd      	mov	sp, r7
 8010760:	bd90      	pop	{r4, r7, pc}

08010762 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 8010762:	b590      	push	{r4, r7, lr}
 8010764:	b0d1      	sub	sp, #324	@ 0x144
 8010766:	af00      	add	r7, sp, #0
 8010768:	4604      	mov	r4, r0
 801076a:	4608      	mov	r0, r1
 801076c:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 8010770:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 8010774:	600a      	str	r2, [r1, #0]
 8010776:	4619      	mov	r1, r3
 8010778:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801077c:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 8010780:	4622      	mov	r2, r4
 8010782:	801a      	strh	r2, [r3, #0]
 8010784:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010788:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 801078c:	4602      	mov	r2, r0
 801078e:	701a      	strb	r2, [r3, #0]
 8010790:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010794:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 8010798:	460a      	mov	r2, r1
 801079a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 801079c:	f107 0318 	add.w	r3, r7, #24
 80107a0:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 80107a4:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80107a8:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80107ac:	781b      	ldrb	r3, [r3, #0]
 80107ae:	2b01      	cmp	r3, #1
 80107b0:	d00a      	beq.n	80107c8 <aci_gatt_add_char+0x66>
 80107b2:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 80107b6:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 80107ba:	781b      	ldrb	r3, [r3, #0]
 80107bc:	2b02      	cmp	r3, #2
 80107be:	d101      	bne.n	80107c4 <aci_gatt_add_char+0x62>
 80107c0:	2313      	movs	r3, #19
 80107c2:	e002      	b.n	80107ca <aci_gatt_add_char+0x68>
 80107c4:	2303      	movs	r3, #3
 80107c6:	e000      	b.n	80107ca <aci_gatt_add_char+0x68>
 80107c8:	2305      	movs	r3, #5
 80107ca:	f107 0218 	add.w	r2, r7, #24
 80107ce:	4413      	add	r3, r2
 80107d0:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80107d4:	f107 0314 	add.w	r3, r7, #20
 80107d8:	2203      	movs	r2, #3
 80107da:	2100      	movs	r1, #0
 80107dc:	4618      	mov	r0, r3
 80107de:	f001 fa0f 	bl	8011c00 <Osal_MemSet>
  int index_input = 0;
 80107e2:	2300      	movs	r3, #0
 80107e4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 80107e8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 80107ec:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 80107f0:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 80107f4:	8812      	ldrh	r2, [r2, #0]
 80107f6:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80107f8:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80107fc:	3302      	adds	r3, #2
 80107fe:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 8010802:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8010806:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 801080a:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 801080e:	7812      	ldrb	r2, [r2, #0]
 8010810:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8010812:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010816:	3301      	adds	r3, #1
 8010818:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 801081c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010820:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 8010824:	781b      	ldrb	r3, [r3, #0]
 8010826:	2b01      	cmp	r3, #1
 8010828:	d002      	beq.n	8010830 <aci_gatt_add_char+0xce>
 801082a:	2b02      	cmp	r3, #2
 801082c:	d004      	beq.n	8010838 <aci_gatt_add_char+0xd6>
 801082e:	e007      	b.n	8010840 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 8010830:	2302      	movs	r3, #2
 8010832:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 8010836:	e005      	b.n	8010844 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 8010838:	2310      	movs	r3, #16
 801083a:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 801083e:	e001      	b.n	8010844 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 8010840:	2397      	movs	r3, #151	@ 0x97
 8010842:	e091      	b.n	8010968 <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 8010844:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8010848:	1cd8      	adds	r0, r3, #3
 801084a:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 801084e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010852:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 8010856:	6819      	ldr	r1, [r3, #0]
 8010858:	f001 f9c2 	bl	8011be0 <Osal_MemCpy>
    index_input += size;
 801085c:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 8010860:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 8010864:	4413      	add	r3, r2
 8010866:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 801086a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801086e:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 8010872:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 8010876:	8812      	ldrh	r2, [r2, #0]
 8010878:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 801087a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801087e:	3302      	adds	r3, #2
 8010880:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 8010884:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010888:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 801088c:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 801088e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010892:	3301      	adds	r3, #1
 8010894:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 8010898:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801089c:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 80108a0:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 80108a2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80108a6:	3301      	adds	r3, #1
 80108a8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 80108ac:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80108b0:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 80108b4:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 80108b6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80108ba:	3301      	adds	r3, #1
 80108bc:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 80108c0:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80108c4:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 80108c8:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 80108ca:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80108ce:	3301      	adds	r3, #1
 80108d0:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 80108d4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 80108d8:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 80108dc:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 80108de:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 80108e2:	3301      	adds	r3, #1
 80108e4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80108e8:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80108ec:	2218      	movs	r2, #24
 80108ee:	2100      	movs	r1, #0
 80108f0:	4618      	mov	r0, r3
 80108f2:	f001 f985 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 80108f6:	233f      	movs	r3, #63	@ 0x3f
 80108f8:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 80108fc:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8010900:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8010904:	f107 0318 	add.w	r3, r7, #24
 8010908:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 801090c:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010910:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8010914:	f107 0314 	add.w	r3, r7, #20
 8010918:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 801091c:	2303      	movs	r3, #3
 801091e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010922:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8010926:	2100      	movs	r1, #0
 8010928:	4618      	mov	r0, r3
 801092a:	f000 fd47 	bl	80113bc <hci_send_req>
 801092e:	4603      	mov	r3, r0
 8010930:	2b00      	cmp	r3, #0
 8010932:	da01      	bge.n	8010938 <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8010934:	23ff      	movs	r3, #255	@ 0xff
 8010936:	e017      	b.n	8010968 <aci_gatt_add_char+0x206>
  if ( resp.Status )
 8010938:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801093c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8010940:	781b      	ldrb	r3, [r3, #0]
 8010942:	2b00      	cmp	r3, #0
 8010944:	d005      	beq.n	8010952 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 8010946:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801094a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 801094e:	781b      	ldrb	r3, [r3, #0]
 8010950:	e00a      	b.n	8010968 <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8010952:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010956:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 801095a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 801095e:	b29a      	uxth	r2, r3
 8010960:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8010964:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8010966:	2300      	movs	r3, #0
}
 8010968:	4618      	mov	r0, r3
 801096a:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 801096e:	46bd      	mov	sp, r7
 8010970:	bd90      	pop	{r4, r7, pc}

08010972 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8010972:	b5b0      	push	{r4, r5, r7, lr}
 8010974:	b0cc      	sub	sp, #304	@ 0x130
 8010976:	af00      	add	r7, sp, #0
 8010978:	4605      	mov	r5, r0
 801097a:	460c      	mov	r4, r1
 801097c:	4610      	mov	r0, r2
 801097e:	4619      	mov	r1, r3
 8010980:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010984:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010988:	462a      	mov	r2, r5
 801098a:	801a      	strh	r2, [r3, #0]
 801098c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010990:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8010994:	4622      	mov	r2, r4
 8010996:	801a      	strh	r2, [r3, #0]
 8010998:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801099c:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 80109a0:	4602      	mov	r2, r0
 80109a2:	701a      	strb	r2, [r3, #0]
 80109a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80109a8:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 80109ac:	460a      	mov	r2, r1
 80109ae:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 80109b0:	f107 0310 	add.w	r3, r7, #16
 80109b4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80109b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80109bc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80109c0:	2200      	movs	r2, #0
 80109c2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80109c4:	2300      	movs	r3, #0
 80109c6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 80109ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80109ce:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80109d2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80109d6:	8812      	ldrh	r2, [r2, #0]
 80109d8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80109da:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80109de:	3302      	adds	r3, #2
 80109e0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 80109e4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80109e8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80109ec:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 80109f0:	8812      	ldrh	r2, [r2, #0]
 80109f2:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80109f4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80109f8:	3302      	adds	r3, #2
 80109fa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 80109fe:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010a02:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010a06:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8010a0a:	7812      	ldrb	r2, [r2, #0]
 8010a0c:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8010a0e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010a12:	3301      	adds	r3, #1
 8010a14:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 8010a18:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010a1c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010a20:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8010a24:	7812      	ldrb	r2, [r2, #0]
 8010a26:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8010a28:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010a2c:	3301      	adds	r3, #1
 8010a2e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8010a32:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010a36:	1d98      	adds	r0, r3, #6
 8010a38:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010a3c:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8010a40:	781b      	ldrb	r3, [r3, #0]
 8010a42:	461a      	mov	r2, r3
 8010a44:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8010a48:	f001 f8ca 	bl	8011be0 <Osal_MemCpy>
  index_input += Char_Value_Length;
 8010a4c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010a50:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8010a54:	781b      	ldrb	r3, [r3, #0]
 8010a56:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8010a5a:	4413      	add	r3, r2
 8010a5c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010a60:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010a64:	2218      	movs	r2, #24
 8010a66:	2100      	movs	r1, #0
 8010a68:	4618      	mov	r0, r3
 8010a6a:	f001 f8c9 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010a6e:	233f      	movs	r3, #63	@ 0x3f
 8010a70:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 8010a74:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8010a78:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010a7c:	f107 0310 	add.w	r3, r7, #16
 8010a80:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010a84:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010a88:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010a8c:	f107 030f 	add.w	r3, r7, #15
 8010a90:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010a94:	2301      	movs	r3, #1
 8010a96:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010a9a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010a9e:	2100      	movs	r1, #0
 8010aa0:	4618      	mov	r0, r3
 8010aa2:	f000 fc8b 	bl	80113bc <hci_send_req>
 8010aa6:	4603      	mov	r3, r0
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	da01      	bge.n	8010ab0 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8010aac:	23ff      	movs	r3, #255	@ 0xff
 8010aae:	e004      	b.n	8010aba <aci_gatt_update_char_value+0x148>
  return status;
 8010ab0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010ab4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010ab8:	781b      	ldrb	r3, [r3, #0]
}
 8010aba:	4618      	mov	r0, r3
 8010abc:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010ac0:	46bd      	mov	sp, r7
 8010ac2:	bdb0      	pop	{r4, r5, r7, pc}

08010ac4 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8010ac4:	b580      	push	{r7, lr}
 8010ac6:	b0cc      	sub	sp, #304	@ 0x130
 8010ac8:	af00      	add	r7, sp, #0
 8010aca:	4602      	mov	r2, r0
 8010acc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010ad0:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010ad4:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 8010ad6:	f107 0310 	add.w	r3, r7, #16
 8010ada:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010ade:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010ae2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010ae6:	2200      	movs	r2, #0
 8010ae8:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010aea:	2300      	movs	r3, #0
 8010aec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8010af0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010af4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010af8:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010afc:	8812      	ldrh	r2, [r2, #0]
 8010afe:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8010b00:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010b04:	3302      	adds	r3, #2
 8010b06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010b0a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010b0e:	2218      	movs	r2, #24
 8010b10:	2100      	movs	r1, #0
 8010b12:	4618      	mov	r0, r3
 8010b14:	f001 f874 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010b18:	233f      	movs	r3, #63	@ 0x3f
 8010b1a:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 8010b1e:	f240 1325 	movw	r3, #293	@ 0x125
 8010b22:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010b26:	f107 0310 	add.w	r3, r7, #16
 8010b2a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010b2e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010b32:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010b36:	f107 030f 	add.w	r3, r7, #15
 8010b3a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010b3e:	2301      	movs	r3, #1
 8010b40:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010b44:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010b48:	2100      	movs	r1, #0
 8010b4a:	4618      	mov	r0, r3
 8010b4c:	f000 fc36 	bl	80113bc <hci_send_req>
 8010b50:	4603      	mov	r3, r0
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	da01      	bge.n	8010b5a <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 8010b56:	23ff      	movs	r3, #255	@ 0xff
 8010b58:	e004      	b.n	8010b64 <aci_gatt_confirm_indication+0xa0>
  return status;
 8010b5a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010b5e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010b62:	781b      	ldrb	r3, [r3, #0]
}
 8010b64:	4618      	mov	r0, r3
 8010b66:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010b6a:	46bd      	mov	sp, r7
 8010b6c:	bd80      	pop	{r7, pc}

08010b6e <aci_gatt_write_resp>:
                                uint16_t Attr_Handle,
                                uint8_t Write_status,
                                uint8_t Error_Code,
                                uint8_t Attribute_Val_Length,
                                const uint8_t* Attribute_Val )
{
 8010b6e:	b5b0      	push	{r4, r5, r7, lr}
 8010b70:	b0cc      	sub	sp, #304	@ 0x130
 8010b72:	af00      	add	r7, sp, #0
 8010b74:	4605      	mov	r5, r0
 8010b76:	460c      	mov	r4, r1
 8010b78:	4610      	mov	r0, r2
 8010b7a:	4619      	mov	r1, r3
 8010b7c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010b80:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010b84:	462a      	mov	r2, r5
 8010b86:	801a      	strh	r2, [r3, #0]
 8010b88:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010b8c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8010b90:	4622      	mov	r2, r4
 8010b92:	801a      	strh	r2, [r3, #0]
 8010b94:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010b98:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8010b9c:	4602      	mov	r2, r0
 8010b9e:	701a      	strb	r2, [r3, #0]
 8010ba0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010ba4:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8010ba8:	460a      	mov	r2, r1
 8010baa:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_write_resp_cp0 *cp0 = (aci_gatt_write_resp_cp0*)(cmd_buffer);
 8010bac:	f107 0310 	add.w	r3, r7, #16
 8010bb0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010bb4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010bb8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010bbc:	2200      	movs	r2, #0
 8010bbe:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010bc0:	2300      	movs	r3, #0
 8010bc2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 8010bc6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010bca:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010bce:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010bd2:	8812      	ldrh	r2, [r2, #0]
 8010bd4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8010bd6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010bda:	3302      	adds	r3, #2
 8010bdc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attr_Handle = Attr_Handle;
 8010be0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010be4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010be8:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 8010bec:	8812      	ldrh	r2, [r2, #0]
 8010bee:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 8010bf0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010bf4:	3302      	adds	r3, #2
 8010bf6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Write_status = Write_status;
 8010bfa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010bfe:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010c02:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 8010c06:	7812      	ldrb	r2, [r2, #0]
 8010c08:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 8010c0a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010c0e:	3301      	adds	r3, #1
 8010c10:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Error_Code = Error_Code;
 8010c14:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010c18:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010c1c:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 8010c20:	7812      	ldrb	r2, [r2, #0]
 8010c22:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 8010c24:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010c28:	3301      	adds	r3, #1
 8010c2a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attribute_Val_Length = Attribute_Val_Length;
 8010c2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010c32:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8010c36:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 8010c38:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010c3c:	3301      	adds	r3, #1
 8010c3e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Attribute_Val, (const void*)Attribute_Val, Attribute_Val_Length );
 8010c42:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010c46:	3307      	adds	r3, #7
 8010c48:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8010c4c:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8010c50:	4618      	mov	r0, r3
 8010c52:	f000 ffc5 	bl	8011be0 <Osal_MemCpy>
  index_input += Attribute_Val_Length;
 8010c56:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
 8010c5a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8010c5e:	4413      	add	r3, r2
 8010c60:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010c64:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010c68:	2218      	movs	r2, #24
 8010c6a:	2100      	movs	r1, #0
 8010c6c:	4618      	mov	r0, r3
 8010c6e:	f000 ffc7 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010c72:	233f      	movs	r3, #63	@ 0x3f
 8010c74:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x126;
 8010c78:	f44f 7393 	mov.w	r3, #294	@ 0x126
 8010c7c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010c80:	f107 0310 	add.w	r3, r7, #16
 8010c84:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010c88:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010c8c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010c90:	f107 030f 	add.w	r3, r7, #15
 8010c94:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010c98:	2301      	movs	r3, #1
 8010c9a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010c9e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010ca2:	2100      	movs	r1, #0
 8010ca4:	4618      	mov	r0, r3
 8010ca6:	f000 fb89 	bl	80113bc <hci_send_req>
 8010caa:	4603      	mov	r3, r0
 8010cac:	2b00      	cmp	r3, #0
 8010cae:	da01      	bge.n	8010cb4 <aci_gatt_write_resp+0x146>
    return BLE_STATUS_TIMEOUT;
 8010cb0:	23ff      	movs	r3, #255	@ 0xff
 8010cb2:	e004      	b.n	8010cbe <aci_gatt_write_resp+0x150>
  return status;
 8010cb4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010cb8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010cbc:	781b      	ldrb	r3, [r3, #0]
}
 8010cbe:	4618      	mov	r0, r3
 8010cc0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010cc4:	46bd      	mov	sp, r7
 8010cc6:	bdb0      	pop	{r4, r5, r7, pc}

08010cc8 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 8010cc8:	b580      	push	{r7, lr}
 8010cca:	b0cc      	sub	sp, #304	@ 0x130
 8010ccc:	af00      	add	r7, sp, #0
 8010cce:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010cd2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8010cd6:	601a      	str	r2, [r3, #0]
 8010cd8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010cdc:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8010ce0:	4602      	mov	r2, r0
 8010ce2:	701a      	strb	r2, [r3, #0]
 8010ce4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010ce8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010cec:	460a      	mov	r2, r1
 8010cee:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 8010cf0:	f107 0310 	add.w	r3, r7, #16
 8010cf4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010cf8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010cfc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010d00:	2200      	movs	r2, #0
 8010d02:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010d04:	2300      	movs	r3, #0
 8010d06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 8010d0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010d0e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010d12:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8010d16:	7812      	ldrb	r2, [r2, #0]
 8010d18:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8010d1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010d1e:	3301      	adds	r3, #1
 8010d20:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 8010d24:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010d28:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010d2c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010d30:	7812      	ldrb	r2, [r2, #0]
 8010d32:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8010d34:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010d38:	3301      	adds	r3, #1
 8010d3a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8010d3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010d42:	1c98      	adds	r0, r3, #2
 8010d44:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010d48:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010d4c:	781a      	ldrb	r2, [r3, #0]
 8010d4e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010d52:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8010d56:	6819      	ldr	r1, [r3, #0]
 8010d58:	f000 ff42 	bl	8011be0 <Osal_MemCpy>
  index_input += Length;
 8010d5c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010d60:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010d64:	781b      	ldrb	r3, [r3, #0]
 8010d66:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8010d6a:	4413      	add	r3, r2
 8010d6c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010d70:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010d74:	2218      	movs	r2, #24
 8010d76:	2100      	movs	r1, #0
 8010d78:	4618      	mov	r0, r3
 8010d7a:	f000 ff41 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010d7e:	233f      	movs	r3, #63	@ 0x3f
 8010d80:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 8010d84:	230c      	movs	r3, #12
 8010d86:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010d8a:	f107 0310 	add.w	r3, r7, #16
 8010d8e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010d92:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010d96:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010d9a:	f107 030f 	add.w	r3, r7, #15
 8010d9e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010da2:	2301      	movs	r3, #1
 8010da4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010da8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010dac:	2100      	movs	r1, #0
 8010dae:	4618      	mov	r0, r3
 8010db0:	f000 fb04 	bl	80113bc <hci_send_req>
 8010db4:	4603      	mov	r3, r0
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	da01      	bge.n	8010dbe <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 8010dba:	23ff      	movs	r3, #255	@ 0xff
 8010dbc:	e004      	b.n	8010dc8 <aci_hal_write_config_data+0x100>
  return status;
 8010dbe:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010dc2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010dc6:	781b      	ldrb	r3, [r3, #0]
}
 8010dc8:	4618      	mov	r0, r3
 8010dca:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010dce:	46bd      	mov	sp, r7
 8010dd0:	bd80      	pop	{r7, pc}

08010dd2 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 8010dd2:	b580      	push	{r7, lr}
 8010dd4:	b0cc      	sub	sp, #304	@ 0x130
 8010dd6:	af00      	add	r7, sp, #0
 8010dd8:	4602      	mov	r2, r0
 8010dda:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010dde:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8010de2:	701a      	strb	r2, [r3, #0]
 8010de4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010de8:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010dec:	460a      	mov	r2, r1
 8010dee:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 8010df0:	f107 0310 	add.w	r3, r7, #16
 8010df4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010df8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010dfc:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010e00:	2200      	movs	r2, #0
 8010e02:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010e04:	2300      	movs	r3, #0
 8010e06:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 8010e0a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010e0e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010e12:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 8010e16:	7812      	ldrb	r2, [r2, #0]
 8010e18:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8010e1a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010e1e:	3301      	adds	r3, #1
 8010e20:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 8010e24:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010e28:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010e2c:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010e30:	7812      	ldrb	r2, [r2, #0]
 8010e32:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8010e34:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010e38:	3301      	adds	r3, #1
 8010e3a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010e3e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010e42:	2218      	movs	r2, #24
 8010e44:	2100      	movs	r1, #0
 8010e46:	4618      	mov	r0, r3
 8010e48:	f000 feda 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010e4c:	233f      	movs	r3, #63	@ 0x3f
 8010e4e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 8010e52:	230f      	movs	r3, #15
 8010e54:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010e58:	f107 0310 	add.w	r3, r7, #16
 8010e5c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010e60:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010e64:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010e68:	f107 030f 	add.w	r3, r7, #15
 8010e6c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010e70:	2301      	movs	r3, #1
 8010e72:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010e76:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010e7a:	2100      	movs	r1, #0
 8010e7c:	4618      	mov	r0, r3
 8010e7e:	f000 fa9d 	bl	80113bc <hci_send_req>
 8010e82:	4603      	mov	r3, r0
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	da01      	bge.n	8010e8c <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 8010e88:	23ff      	movs	r3, #255	@ 0xff
 8010e8a:	e004      	b.n	8010e96 <aci_hal_set_tx_power_level+0xc4>
  return status;
 8010e8c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010e90:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010e94:	781b      	ldrb	r3, [r3, #0]
}
 8010e96:	4618      	mov	r0, r3
 8010e98:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010e9c:	46bd      	mov	sp, r7
 8010e9e:	bd80      	pop	{r7, pc}

08010ea0 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8010ea0:	b580      	push	{r7, lr}
 8010ea2:	b088      	sub	sp, #32
 8010ea4:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 8010ea6:	2300      	movs	r3, #0
 8010ea8:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010eaa:	f107 0308 	add.w	r3, r7, #8
 8010eae:	2218      	movs	r2, #24
 8010eb0:	2100      	movs	r1, #0
 8010eb2:	4618      	mov	r0, r3
 8010eb4:	f000 fea4 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x03;
 8010eb8:	2303      	movs	r3, #3
 8010eba:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8010ebc:	2303      	movs	r3, #3
 8010ebe:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8010ec0:	1dfb      	adds	r3, r7, #7
 8010ec2:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8010ec4:	2301      	movs	r3, #1
 8010ec6:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010ec8:	f107 0308 	add.w	r3, r7, #8
 8010ecc:	2100      	movs	r1, #0
 8010ece:	4618      	mov	r0, r3
 8010ed0:	f000 fa74 	bl	80113bc <hci_send_req>
 8010ed4:	4603      	mov	r3, r0
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	da01      	bge.n	8010ede <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 8010eda:	23ff      	movs	r3, #255	@ 0xff
 8010edc:	e000      	b.n	8010ee0 <hci_reset+0x40>
  return status;
 8010ede:	79fb      	ldrb	r3, [r7, #7]
}
 8010ee0:	4618      	mov	r0, r3
 8010ee2:	3720      	adds	r7, #32
 8010ee4:	46bd      	mov	sp, r7
 8010ee6:	bd80      	pop	{r7, pc}

08010ee8 <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 8010ee8:	b580      	push	{r7, lr}
 8010eea:	b0ce      	sub	sp, #312	@ 0x138
 8010eec:	af00      	add	r7, sp, #0
 8010eee:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010ef2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8010ef6:	6019      	str	r1, [r3, #0]
 8010ef8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010efc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8010f00:	601a      	str	r2, [r3, #0]
 8010f02:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010f06:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010f0a:	4602      	mov	r2, r0
 8010f0c:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 8010f0e:	f107 0318 	add.w	r3, r7, #24
 8010f12:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 8010f16:	f107 0310 	add.w	r3, r7, #16
 8010f1a:	2205      	movs	r2, #5
 8010f1c:	2100      	movs	r1, #0
 8010f1e:	4618      	mov	r0, r3
 8010f20:	f000 fe6e 	bl	8011c00 <Osal_MemSet>
  int index_input = 0;
 8010f24:	2300      	movs	r3, #0
 8010f26:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Connection_Handle = Connection_Handle;
 8010f2a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010f2e:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8010f32:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010f36:	8812      	ldrh	r2, [r2, #0]
 8010f38:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 8010f3a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010f3e:	3302      	adds	r3, #2
 8010f40:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010f44:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8010f48:	2218      	movs	r2, #24
 8010f4a:	2100      	movs	r1, #0
 8010f4c:	4618      	mov	r0, r3
 8010f4e:	f000 fe57 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x08;
 8010f52:	2308      	movs	r3, #8
 8010f54:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x030;
 8010f58:	2330      	movs	r3, #48	@ 0x30
 8010f5a:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8010f5e:	f107 0318 	add.w	r3, r7, #24
 8010f62:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 8010f66:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010f6a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8010f6e:	f107 0310 	add.w	r3, r7, #16
 8010f72:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 8010f76:	2305      	movs	r3, #5
 8010f78:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010f7c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8010f80:	2100      	movs	r1, #0
 8010f82:	4618      	mov	r0, r3
 8010f84:	f000 fa1a 	bl	80113bc <hci_send_req>
 8010f88:	4603      	mov	r3, r0
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	da01      	bge.n	8010f92 <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 8010f8e:	23ff      	movs	r3, #255	@ 0xff
 8010f90:	e023      	b.n	8010fda <hci_le_read_phy+0xf2>
  if ( resp.Status )
 8010f92:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010f96:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010f9a:	781b      	ldrb	r3, [r3, #0]
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	d005      	beq.n	8010fac <hci_le_read_phy+0xc4>
    return resp.Status;
 8010fa0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010fa4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010fa8:	781b      	ldrb	r3, [r3, #0]
 8010faa:	e016      	b.n	8010fda <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 8010fac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010fb0:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010fb4:	78da      	ldrb	r2, [r3, #3]
 8010fb6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010fba:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 8010fc2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010fc6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010fca:	791a      	ldrb	r2, [r3, #4]
 8010fcc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010fd0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8010fd4:	681b      	ldr	r3, [r3, #0]
 8010fd6:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 8010fd8:	2300      	movs	r3, #0
}
 8010fda:	4618      	mov	r0, r3
 8010fdc:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8010fe0:	46bd      	mov	sp, r7
 8010fe2:	bd80      	pop	{r7, pc}

08010fe4 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 8010fe4:	b590      	push	{r4, r7, lr}
 8010fe6:	b0cd      	sub	sp, #308	@ 0x134
 8010fe8:	af00      	add	r7, sp, #0
 8010fea:	4604      	mov	r4, r0
 8010fec:	4608      	mov	r0, r1
 8010fee:	4611      	mov	r1, r2
 8010ff0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010ff4:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 8010ff8:	4622      	mov	r2, r4
 8010ffa:	701a      	strb	r2, [r3, #0]
 8010ffc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8011000:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8011004:	4602      	mov	r2, r0
 8011006:	701a      	strb	r2, [r3, #0]
 8011008:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801100c:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 8011010:	460a      	mov	r2, r1
 8011012:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 8011014:	f107 0310 	add.w	r3, r7, #16
 8011018:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 801101c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8011020:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8011024:	2200      	movs	r2, #0
 8011026:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8011028:	2300      	movs	r3, #0
 801102a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 801102e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8011032:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8011036:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 801103a:	7812      	ldrb	r2, [r2, #0]
 801103c:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 801103e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011042:	3301      	adds	r3, #1
 8011044:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 8011048:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801104c:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8011050:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8011054:	7812      	ldrb	r2, [r2, #0]
 8011056:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8011058:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801105c:	3301      	adds	r3, #1
 801105e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 8011062:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8011066:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801106a:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 801106e:	7812      	ldrb	r2, [r2, #0]
 8011070:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8011072:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8011076:	3301      	adds	r3, #1
 8011078:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801107c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8011080:	2218      	movs	r2, #24
 8011082:	2100      	movs	r1, #0
 8011084:	4618      	mov	r0, r3
 8011086:	f000 fdbb 	bl	8011c00 <Osal_MemSet>
  rq.ogf = 0x08;
 801108a:	2308      	movs	r3, #8
 801108c:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8011090:	2331      	movs	r3, #49	@ 0x31
 8011092:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8011096:	f107 0310 	add.w	r3, r7, #16
 801109a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801109e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80110a2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 80110a6:	f107 030f 	add.w	r3, r7, #15
 80110aa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 80110ae:	2301      	movs	r3, #1
 80110b0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 80110b4:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80110b8:	2100      	movs	r1, #0
 80110ba:	4618      	mov	r0, r3
 80110bc:	f000 f97e 	bl	80113bc <hci_send_req>
 80110c0:	4603      	mov	r3, r0
 80110c2:	2b00      	cmp	r3, #0
 80110c4:	da01      	bge.n	80110ca <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 80110c6:	23ff      	movs	r3, #255	@ 0xff
 80110c8:	e004      	b.n	80110d4 <hci_le_set_default_phy+0xf0>
  return status;
 80110ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80110ce:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80110d2:	781b      	ldrb	r3, [r3, #0]
}
 80110d4:	4618      	mov	r0, r3
 80110d6:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80110da:	46bd      	mov	sp, r7
 80110dc:	bd90      	pop	{r4, r7, pc}
	...

080110e0 <DbgTrace_mem_print_bin>:
void DbgTrace_mem_print_bin(
        const uint8_t *title /**< [in] display name strings */, 
        const uint8_t* buffer /**< [in] print buffer  */, 
        uint32_t length /**< [in] length of buffer */
        )
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b086      	sub	sp, #24
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	60f8      	str	r0, [r7, #12]
 80110e8:	60b9      	str	r1, [r7, #8]
 80110ea:	607a      	str	r2, [r7, #4]
    uint32_t i, sz;
    
    if(title) {
 80110ec:	68fb      	ldr	r3, [r7, #12]
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d004      	beq.n	80110fc <DbgTrace_mem_print_bin+0x1c>
        printf("\t%s, %d \r\r\n", title, length) ;
 80110f2:	687a      	ldr	r2, [r7, #4]
 80110f4:	68f9      	ldr	r1, [r7, #12]
 80110f6:	481f      	ldr	r0, [pc, #124]	@ (8011174 <DbgTrace_mem_print_bin+0x94>)
 80110f8:	f003 f9a8 	bl	801444c <iprintf>
    }

    if (!buffer) {
 80110fc:	68bb      	ldr	r3, [r7, #8]
 80110fe:	2b00      	cmp	r3, #0
 8011100:	d131      	bne.n	8011166 <DbgTrace_mem_print_bin+0x86>
        printf("\tNULL\r\n");
 8011102:	481d      	ldr	r0, [pc, #116]	@ (8011178 <DbgTrace_mem_print_bin+0x98>)
 8011104:	f003 fa12 	bl	801452c <puts>
        return;
 8011108:	e030      	b.n	801116c <DbgTrace_mem_print_bin+0x8c>
    }

    while (length > 0) {
        sz = length;
 801110a:	687b      	ldr	r3, [r7, #4]
 801110c:	613b      	str	r3, [r7, #16]
        if (sz > LINE_LEN)
 801110e:	693b      	ldr	r3, [r7, #16]
 8011110:	2b10      	cmp	r3, #16
 8011112:	d901      	bls.n	8011118 <DbgTrace_mem_print_bin+0x38>
            sz = LINE_LEN;
 8011114:	2310      	movs	r3, #16
 8011116:	613b      	str	r3, [r7, #16]

        printf("\t");
 8011118:	2009      	movs	r0, #9
 801111a:	f003 f9a9 	bl	8014470 <putchar>
        for (i = 0; i < LINE_LEN; i++) {
 801111e:	2300      	movs	r3, #0
 8011120:	617b      	str	r3, [r7, #20]
 8011122:	e012      	b.n	801114a <DbgTrace_mem_print_bin+0x6a>
            if (i < length)
 8011124:	697a      	ldr	r2, [r7, #20]
 8011126:	687b      	ldr	r3, [r7, #4]
 8011128:	429a      	cmp	r2, r3
 801112a:	d208      	bcs.n	801113e <DbgTrace_mem_print_bin+0x5e>
                printf("%02x ", buffer[i]);
 801112c:	68ba      	ldr	r2, [r7, #8]
 801112e:	697b      	ldr	r3, [r7, #20]
 8011130:	4413      	add	r3, r2
 8011132:	781b      	ldrb	r3, [r3, #0]
 8011134:	4619      	mov	r1, r3
 8011136:	4811      	ldr	r0, [pc, #68]	@ (801117c <DbgTrace_mem_print_bin+0x9c>)
 8011138:	f003 f988 	bl	801444c <iprintf>
 801113c:	e002      	b.n	8011144 <DbgTrace_mem_print_bin+0x64>
            else
                printf("   ");
 801113e:	4810      	ldr	r0, [pc, #64]	@ (8011180 <DbgTrace_mem_print_bin+0xa0>)
 8011140:	f003 f984 	bl	801444c <iprintf>
        for (i = 0; i < LINE_LEN; i++) {
 8011144:	697b      	ldr	r3, [r7, #20]
 8011146:	3301      	adds	r3, #1
 8011148:	617b      	str	r3, [r7, #20]
 801114a:	697b      	ldr	r3, [r7, #20]
 801114c:	2b0f      	cmp	r3, #15
 801114e:	d9e9      	bls.n	8011124 <DbgTrace_mem_print_bin+0x44>
            if (buffer[i] > 31 && buffer[i] < 127)
                printf("%c", buffer[i]);
            else
                printf(".");
        }*/
        printf("\r\r\n");
 8011150:	480c      	ldr	r0, [pc, #48]	@ (8011184 <DbgTrace_mem_print_bin+0xa4>)
 8011152:	f003 f9eb 	bl	801452c <puts>


        buffer += sz;
 8011156:	68ba      	ldr	r2, [r7, #8]
 8011158:	693b      	ldr	r3, [r7, #16]
 801115a:	4413      	add	r3, r2
 801115c:	60bb      	str	r3, [r7, #8]
        length -= sz;
 801115e:	687a      	ldr	r2, [r7, #4]
 8011160:	693b      	ldr	r3, [r7, #16]
 8011162:	1ad3      	subs	r3, r2, r3
 8011164:	607b      	str	r3, [r7, #4]
    while (length > 0) {
 8011166:	687b      	ldr	r3, [r7, #4]
 8011168:	2b00      	cmp	r3, #0
 801116a:	d1ce      	bne.n	801110a <DbgTrace_mem_print_bin+0x2a>
    }
}
 801116c:	3718      	adds	r7, #24
 801116e:	46bd      	mov	sp, r7
 8011170:	bd80      	pop	{r7, pc}
 8011172:	bf00      	nop
 8011174:	080182b4 	.word	0x080182b4
 8011178:	080182c0 	.word	0x080182c0
 801117c:	080182c8 	.word	0x080182c8
 8011180:	080182d0 	.word	0x080182d0
 8011184:	080182d4 	.word	0x080182d4

08011188 <DbgTraceGetFileName>:
 * @param  *fullPath Fullpath string (path + filename)
 * @retval char* Pointer on filename string
 */

const char *DbgTraceGetFileName(const char *fullpath)
{
 8011188:	b580      	push	{r7, lr}
 801118a:	b084      	sub	sp, #16
 801118c:	af00      	add	r7, sp, #0
 801118e:	6078      	str	r0, [r7, #4]
  const char *ret = fullpath;
 8011190:	687b      	ldr	r3, [r7, #4]
 8011192:	60fb      	str	r3, [r7, #12]

  if (strrchr(fullpath, '\\') != NULL)
 8011194:	215c      	movs	r1, #92	@ 0x5c
 8011196:	6878      	ldr	r0, [r7, #4]
 8011198:	f003 fae0 	bl	801475c <strrchr>
 801119c:	4603      	mov	r3, r0
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d007      	beq.n	80111b2 <DbgTraceGetFileName+0x2a>
  {
    ret = strrchr(fullpath, '\\') + 1;
 80111a2:	215c      	movs	r1, #92	@ 0x5c
 80111a4:	6878      	ldr	r0, [r7, #4]
 80111a6:	f003 fad9 	bl	801475c <strrchr>
 80111aa:	4603      	mov	r3, r0
 80111ac:	3301      	adds	r3, #1
 80111ae:	60fb      	str	r3, [r7, #12]
 80111b0:	e00d      	b.n	80111ce <DbgTraceGetFileName+0x46>
  }
  else if (strrchr(fullpath, '/') != NULL)
 80111b2:	212f      	movs	r1, #47	@ 0x2f
 80111b4:	6878      	ldr	r0, [r7, #4]
 80111b6:	f003 fad1 	bl	801475c <strrchr>
 80111ba:	4603      	mov	r3, r0
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d006      	beq.n	80111ce <DbgTraceGetFileName+0x46>
  {
    ret = strrchr(fullpath, '/') + 1;
 80111c0:	212f      	movs	r1, #47	@ 0x2f
 80111c2:	6878      	ldr	r0, [r7, #4]
 80111c4:	f003 faca 	bl	801475c <strrchr>
 80111c8:	4603      	mov	r3, r0
 80111ca:	3301      	adds	r3, #1
 80111cc:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80111ce:	68fb      	ldr	r3, [r7, #12]
}
 80111d0:	4618      	mov	r0, r3
 80111d2:	3710      	adds	r7, #16
 80111d4:	46bd      	mov	sp, r7
 80111d6:	bd80      	pop	{r7, pc}

080111d8 <DbgTraceInit>:
#endif
}
#endif

void DbgTraceInit( void )
{
 80111d8:	b580      	push	{r7, lr}
 80111da:	b082      	sub	sp, #8
 80111dc:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 80111de:	f7ef ff8c 	bl	80010fa <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 80111e2:	2302      	movs	r3, #2
 80111e4:	9300      	str	r3, [sp, #0]
 80111e6:	2300      	movs	r3, #0
 80111e8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80111ec:	4903      	ldr	r1, [pc, #12]	@ (80111fc <DbgTraceInit+0x24>)
 80111ee:	4804      	ldr	r0, [pc, #16]	@ (8011200 <DbgTraceInit+0x28>)
 80111f0:	f001 f826 	bl	8012240 <CircularQueue_Init>
#endif 
#endif
  return;
 80111f4:	bf00      	nop
}
 80111f6:	46bd      	mov	sp, r7
 80111f8:	bd80      	pop	{r7, pc}
 80111fa:	bf00      	nop
 80111fc:	20001624 	.word	0x20001624
 8011200:	20001604 	.word	0x20001604

08011204 <_write>:
{
  return ( DbgTraceWrite(handle, buf, bufSize) );
}
*/
int _write(int fd, char *ptr, int len)
{
 8011204:	b580      	push	{r7, lr}
 8011206:	b084      	sub	sp, #16
 8011208:	af00      	add	r7, sp, #0
 801120a:	60f8      	str	r0, [r7, #12]
 801120c:	60b9      	str	r1, [r7, #8]
 801120e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (unsigned char*)ptr, len, HAL_MAX_DELAY);
 8011210:	687b      	ldr	r3, [r7, #4]
 8011212:	b29a      	uxth	r2, r3
 8011214:	f04f 33ff 	mov.w	r3, #4294967295
 8011218:	68b9      	ldr	r1, [r7, #8]
 801121a:	4804      	ldr	r0, [pc, #16]	@ (801122c <_write+0x28>)
 801121c:	f7fd fb04 	bl	800e828 <HAL_UART_Transmit>
	return len;
 8011220:	687b      	ldr	r3, [r7, #4]
}
 8011222:	4618      	mov	r0, r3
 8011224:	3710      	adds	r7, #16
 8011226:	46bd      	mov	sp, r7
 8011228:	bd80      	pop	{r7, pc}
 801122a:	bf00      	nop
 801122c:	20000864 	.word	0x20000864

08011230 <DIS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void DIS_Init(void)
{
 8011230:	b580      	push	{r7, lr}
 8011232:	b088      	sub	sp, #32
 8011234:	af06      	add	r7, sp, #24
  uint16_t uuid;
  tBleStatus hciCmdResult;

  memset ( &DIS_Context, 0, sizeof(DIS_Context_t) );
 8011236:	2204      	movs	r2, #4
 8011238:	2100      	movs	r1, #0
 801123a:	4816      	ldr	r0, [pc, #88]	@ (8011294 <DIS_Init+0x64>)
 801123c:	f003 fa86 	bl	801474c <memset>
   */

  /**
   *  Add Device Information Service
   */
  uuid = DEVICE_INFORMATION_SERVICE_UUID;
 8011240:	f641 030a 	movw	r3, #6154	@ 0x180a
 8011244:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_service(UUID_TYPE_16,
 8011246:	1d39      	adds	r1, r7, #4
 8011248:	4b12      	ldr	r3, [pc, #72]	@ (8011294 <DIS_Init+0x64>)
 801124a:	9300      	str	r3, [sp, #0]
 801124c:	2303      	movs	r3, #3
 801124e:	2201      	movs	r2, #1
 8011250:	2001      	movs	r0, #1
 8011252:	f7ff f9b0 	bl	80105b6 <aci_gatt_add_service>
 8011256:	4603      	mov	r3, r0
 8011258:	71fb      	strb	r3, [r7, #7]

#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0)
  /**
   *  Add Manufacturer Name String Characteristic
   */
  uuid = MANUFACTURER_NAME_UUID;
 801125a:	f642 2329 	movw	r3, #10793	@ 0x2a29
 801125e:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle,
 8011260:	4b0c      	ldr	r3, [pc, #48]	@ (8011294 <DIS_Init+0x64>)
 8011262:	8818      	ldrh	r0, [r3, #0]
 8011264:	1d3a      	adds	r2, r7, #4
 8011266:	4b0c      	ldr	r3, [pc, #48]	@ (8011298 <DIS_Init+0x68>)
 8011268:	9305      	str	r3, [sp, #20]
 801126a:	2301      	movs	r3, #1
 801126c:	9304      	str	r3, [sp, #16]
 801126e:	230a      	movs	r3, #10
 8011270:	9303      	str	r3, [sp, #12]
 8011272:	2300      	movs	r3, #0
 8011274:	9302      	str	r3, [sp, #8]
 8011276:	2300      	movs	r3, #0
 8011278:	9301      	str	r3, [sp, #4]
 801127a:	2302      	movs	r3, #2
 801127c:	9300      	str	r3, [sp, #0]
 801127e:	2320      	movs	r3, #32
 8011280:	2101      	movs	r1, #1
 8011282:	f7ff fa6e 	bl	8010762 <aci_gatt_add_char>
 8011286:	4603      	mov	r3, r0
 8011288:	71fb      	strb	r3, [r7, #7]
    BLE_DBG_DIS_MSG ("FAILED to add PNP ID Characteristic, Error: %02X !!\n", 
                hciCmdResult);
  }
#endif
      
  return;
 801128a:	bf00      	nop
}
 801128c:	3708      	adds	r7, #8
 801128e:	46bd      	mov	sp, r7
 8011290:	bd80      	pop	{r7, pc}
 8011292:	bf00      	nop
 8011294:	200005ec 	.word	0x200005ec
 8011298:	200005ee 	.word	0x200005ee

0801129c <DIS_UpdateChar>:
 * @brief  Characteristic update
 * @param  UUID: UUID of the characteristic
 * @retval None
 */
tBleStatus DIS_UpdateChar(uint16_t UUID, DIS_Data_t *pPData)
{
 801129c:	b580      	push	{r7, lr}
 801129e:	b086      	sub	sp, #24
 80112a0:	af02      	add	r7, sp, #8
 80112a2:	4603      	mov	r3, r0
 80112a4:	6039      	str	r1, [r7, #0]
 80112a6:	80fb      	strh	r3, [r7, #6]
  tBleStatus return_value;

  switch(UUID)
 80112a8:	88fb      	ldrh	r3, [r7, #6]
 80112aa:	f642 2229 	movw	r2, #10793	@ 0x2a29
 80112ae:	4293      	cmp	r3, r2
 80112b0:	d10f      	bne.n	80112d2 <DIS_UpdateChar+0x36>
  {
#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0)
    case MANUFACTURER_NAME_UUID:
      return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle,
 80112b2:	4b0c      	ldr	r3, [pc, #48]	@ (80112e4 <DIS_UpdateChar+0x48>)
 80112b4:	8818      	ldrh	r0, [r3, #0]
 80112b6:	4b0b      	ldr	r3, [pc, #44]	@ (80112e4 <DIS_UpdateChar+0x48>)
 80112b8:	8859      	ldrh	r1, [r3, #2]
 80112ba:	683b      	ldr	r3, [r7, #0]
 80112bc:	791a      	ldrb	r2, [r3, #4]
                                                DIS_Context.ManufacturerNameStringCharHdle,
                                                0,
                                                pPData->Length,
                                                (uint8_t *)pPData->pPayload);
 80112be:	683b      	ldr	r3, [r7, #0]
 80112c0:	681b      	ldr	r3, [r3, #0]
      return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle,
 80112c2:	9300      	str	r3, [sp, #0]
 80112c4:	4613      	mov	r3, r2
 80112c6:	2200      	movs	r2, #0
 80112c8:	f7ff fb53 	bl	8010972 <aci_gatt_update_char_value>
 80112cc:	4603      	mov	r3, r0
 80112ce:	73fb      	strb	r3, [r7, #15]
      break;
 80112d0:	e002      	b.n	80112d8 <DIS_UpdateChar+0x3c>
                                                (uint8_t *)pPData->pPayload);
      break;
#endif

    default:
      return_value = BLE_STATUS_ERROR;
 80112d2:	2397      	movs	r3, #151	@ 0x97
 80112d4:	73fb      	strb	r3, [r7, #15]
      break;
 80112d6:	bf00      	nop
  }

  return return_value;
 80112d8:	7bfb      	ldrb	r3, [r7, #15]
}/* end DIS_UpdateChar() */
 80112da:	4618      	mov	r0, r3
 80112dc:	3710      	adds	r7, #16
 80112de:	46bd      	mov	sp, r7
 80112e0:	bd80      	pop	{r7, pc}
 80112e2:	bf00      	nop
 80112e4:	200005ec 	.word	0x200005ec

080112e8 <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80112e8:	b580      	push	{r7, lr}
 80112ea:	b082      	sub	sp, #8
 80112ec:	af00      	add	r7, sp, #0
 80112ee:	6078      	str	r0, [r7, #4]
 80112f0:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80112f2:	683b      	ldr	r3, [r7, #0]
 80112f4:	685b      	ldr	r3, [r3, #4]
 80112f6:	4a08      	ldr	r2, [pc, #32]	@ (8011318 <hci_init+0x30>)
 80112f8:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 80112fa:	4a08      	ldr	r2, [pc, #32]	@ (801131c <hci_init+0x34>)
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 8011300:	4806      	ldr	r0, [pc, #24]	@ (801131c <hci_init+0x34>)
 8011302:	f000 f979 	bl	80115f8 <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8011306:	683b      	ldr	r3, [r7, #0]
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	4618      	mov	r0, r3
 801130c:	f000 f8da 	bl	80114c4 <TlInit>

  return;
 8011310:	bf00      	nop
}
 8011312:	3708      	adds	r7, #8
 8011314:	46bd      	mov	sp, r7
 8011316:	bd80      	pop	{r7, pc}
 8011318:	2000264c 	.word	0x2000264c
 801131c:	20002624 	.word	0x20002624

08011320 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8011320:	b580      	push	{r7, lr}
 8011322:	b084      	sub	sp, #16
 8011324:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8011326:	4822      	ldr	r0, [pc, #136]	@ (80113b0 <hci_user_evt_proc+0x90>)
 8011328:	f000 fedc 	bl	80120e4 <LST_is_empty>
 801132c:	4603      	mov	r3, r0
 801132e:	2b00      	cmp	r3, #0
 8011330:	d12b      	bne.n	801138a <hci_user_evt_proc+0x6a>
 8011332:	4b20      	ldr	r3, [pc, #128]	@ (80113b4 <hci_user_evt_proc+0x94>)
 8011334:	781b      	ldrb	r3, [r3, #0]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d027      	beq.n	801138a <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 801133a:	f107 030c 	add.w	r3, r7, #12
 801133e:	4619      	mov	r1, r3
 8011340:	481b      	ldr	r0, [pc, #108]	@ (80113b0 <hci_user_evt_proc+0x90>)
 8011342:	f000 ff5e 	bl	8012202 <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8011346:	4b1c      	ldr	r3, [pc, #112]	@ (80113b8 <hci_user_evt_proc+0x98>)
 8011348:	69db      	ldr	r3, [r3, #28]
 801134a:	2b00      	cmp	r3, #0
 801134c:	d00c      	beq.n	8011368 <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 801134e:	68fb      	ldr	r3, [r7, #12]
 8011350:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 8011352:	2301      	movs	r3, #1
 8011354:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 8011356:	4b18      	ldr	r3, [pc, #96]	@ (80113b8 <hci_user_evt_proc+0x98>)
 8011358:	69db      	ldr	r3, [r3, #28]
 801135a:	1d3a      	adds	r2, r7, #4
 801135c:	4610      	mov	r0, r2
 801135e:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8011360:	793a      	ldrb	r2, [r7, #4]
 8011362:	4b14      	ldr	r3, [pc, #80]	@ (80113b4 <hci_user_evt_proc+0x94>)
 8011364:	701a      	strb	r2, [r3, #0]
 8011366:	e002      	b.n	801136e <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8011368:	4b12      	ldr	r3, [pc, #72]	@ (80113b4 <hci_user_evt_proc+0x94>)
 801136a:	2201      	movs	r2, #1
 801136c:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 801136e:	4b11      	ldr	r3, [pc, #68]	@ (80113b4 <hci_user_evt_proc+0x94>)
 8011370:	781b      	ldrb	r3, [r3, #0]
 8011372:	2b00      	cmp	r3, #0
 8011374:	d004      	beq.n	8011380 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8011376:	68fb      	ldr	r3, [r7, #12]
 8011378:	4618      	mov	r0, r3
 801137a:	f001 fc53 	bl	8012c24 <TL_MM_EvtDone>
 801137e:	e004      	b.n	801138a <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	4619      	mov	r1, r3
 8011384:	480a      	ldr	r0, [pc, #40]	@ (80113b0 <hci_user_evt_proc+0x90>)
 8011386:	f000 fecf 	bl	8012128 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 801138a:	4809      	ldr	r0, [pc, #36]	@ (80113b0 <hci_user_evt_proc+0x90>)
 801138c:	f000 feaa 	bl	80120e4 <LST_is_empty>
 8011390:	4603      	mov	r3, r0
 8011392:	2b00      	cmp	r3, #0
 8011394:	d107      	bne.n	80113a6 <hci_user_evt_proc+0x86>
 8011396:	4b07      	ldr	r3, [pc, #28]	@ (80113b4 <hci_user_evt_proc+0x94>)
 8011398:	781b      	ldrb	r3, [r3, #0]
 801139a:	2b00      	cmp	r3, #0
 801139c:	d003      	beq.n	80113a6 <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 801139e:	4804      	ldr	r0, [pc, #16]	@ (80113b0 <hci_user_evt_proc+0x90>)
 80113a0:	f7f3 fd4f 	bl	8004e42 <hci_notify_asynch_evt>
  }


  return;
 80113a4:	bf00      	nop
 80113a6:	bf00      	nop
}
 80113a8:	3710      	adds	r7, #16
 80113aa:	46bd      	mov	sp, r7
 80113ac:	bd80      	pop	{r7, pc}
 80113ae:	bf00      	nop
 80113b0:	200005f4 	.word	0x200005f4
 80113b4:	20000600 	.word	0x20000600
 80113b8:	20002624 	.word	0x20002624

080113bc <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 80113bc:	b580      	push	{r7, lr}
 80113be:	b088      	sub	sp, #32
 80113c0:	af00      	add	r7, sp, #0
 80113c2:	6078      	str	r0, [r7, #4]
 80113c4:	460b      	mov	r3, r1
 80113c6:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 80113c8:	2000      	movs	r0, #0
 80113ca:	f000 f8d1 	bl	8011570 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 80113ce:	2300      	movs	r3, #0
 80113d0:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 80113d2:	687b      	ldr	r3, [r7, #4]
 80113d4:	885b      	ldrh	r3, [r3, #2]
 80113d6:	b21b      	sxth	r3, r3
 80113d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80113dc:	b21a      	sxth	r2, r3
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	881b      	ldrh	r3, [r3, #0]
 80113e2:	029b      	lsls	r3, r3, #10
 80113e4:	b21b      	sxth	r3, r3
 80113e6:	4313      	orrs	r3, r2
 80113e8:	b21b      	sxth	r3, r3
 80113ea:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 80113ec:	4b33      	ldr	r3, [pc, #204]	@ (80114bc <hci_send_req+0x100>)
 80113ee:	2201      	movs	r2, #1
 80113f0:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	68db      	ldr	r3, [r3, #12]
 80113f6:	b2d9      	uxtb	r1, r3
 80113f8:	687b      	ldr	r3, [r7, #4]
 80113fa:	689a      	ldr	r2, [r3, #8]
 80113fc:	8bbb      	ldrh	r3, [r7, #28]
 80113fe:	4618      	mov	r0, r3
 8011400:	f000 f890 	bl	8011524 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 8011404:	e04e      	b.n	80114a4 <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8011406:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 801140a:	f7f3 fd31 	bl	8004e70 <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 801140e:	e043      	b.n	8011498 <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8011410:	f107 030c 	add.w	r3, r7, #12
 8011414:	4619      	mov	r1, r3
 8011416:	482a      	ldr	r0, [pc, #168]	@ (80114c0 <hci_send_req+0x104>)
 8011418:	f000 fef3 	bl	8012202 <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	7a5b      	ldrb	r3, [r3, #9]
 8011420:	2b0f      	cmp	r3, #15
 8011422:	d114      	bne.n	801144e <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	330b      	adds	r3, #11
 8011428:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 801142a:	693b      	ldr	r3, [r7, #16]
 801142c:	885b      	ldrh	r3, [r3, #2]
 801142e:	b29b      	uxth	r3, r3
 8011430:	8bba      	ldrh	r2, [r7, #28]
 8011432:	429a      	cmp	r2, r3
 8011434:	d104      	bne.n	8011440 <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	691b      	ldr	r3, [r3, #16]
 801143a:	693a      	ldr	r2, [r7, #16]
 801143c:	7812      	ldrb	r2, [r2, #0]
 801143e:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8011440:	693b      	ldr	r3, [r7, #16]
 8011442:	785b      	ldrb	r3, [r3, #1]
 8011444:	2b00      	cmp	r3, #0
 8011446:	d027      	beq.n	8011498 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8011448:	2301      	movs	r3, #1
 801144a:	77fb      	strb	r3, [r7, #31]
 801144c:	e024      	b.n	8011498 <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 801144e:	68fb      	ldr	r3, [r7, #12]
 8011450:	330b      	adds	r3, #11
 8011452:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 8011454:	69bb      	ldr	r3, [r7, #24]
 8011456:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 801145a:	b29b      	uxth	r3, r3
 801145c:	8bba      	ldrh	r2, [r7, #28]
 801145e:	429a      	cmp	r2, r3
 8011460:	d114      	bne.n	801148c <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	7a9b      	ldrb	r3, [r3, #10]
 8011466:	3b03      	subs	r3, #3
 8011468:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	695a      	ldr	r2, [r3, #20]
 801146e:	7dfb      	ldrb	r3, [r7, #23]
 8011470:	429a      	cmp	r2, r3
 8011472:	bfa8      	it	ge
 8011474:	461a      	movge	r2, r3
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 801147a:	687b      	ldr	r3, [r7, #4]
 801147c:	6918      	ldr	r0, [r3, #16]
 801147e:	69bb      	ldr	r3, [r7, #24]
 8011480:	1cd9      	adds	r1, r3, #3
 8011482:	687b      	ldr	r3, [r7, #4]
 8011484:	695b      	ldr	r3, [r3, #20]
 8011486:	461a      	mov	r2, r3
 8011488:	f003 fa05 	bl	8014896 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 801148c:	69bb      	ldr	r3, [r7, #24]
 801148e:	781b      	ldrb	r3, [r3, #0]
 8011490:	2b00      	cmp	r3, #0
 8011492:	d001      	beq.n	8011498 <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8011494:	2301      	movs	r3, #1
 8011496:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8011498:	4809      	ldr	r0, [pc, #36]	@ (80114c0 <hci_send_req+0x104>)
 801149a:	f000 fe23 	bl	80120e4 <LST_is_empty>
 801149e:	4603      	mov	r3, r0
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	d0b5      	beq.n	8011410 <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 80114a4:	7ffb      	ldrb	r3, [r7, #31]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d0ad      	beq.n	8011406 <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 80114aa:	2001      	movs	r0, #1
 80114ac:	f000 f860 	bl	8011570 <NotifyCmdStatus>

  return 0;
 80114b0:	2300      	movs	r3, #0
}
 80114b2:	4618      	mov	r0, r3
 80114b4:	3720      	adds	r7, #32
 80114b6:	46bd      	mov	sp, r7
 80114b8:	bd80      	pop	{r7, pc}
 80114ba:	bf00      	nop
 80114bc:	20002650 	.word	0x20002650
 80114c0:	20002644 	.word	0x20002644

080114c4 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80114c4:	b580      	push	{r7, lr}
 80114c6:	b086      	sub	sp, #24
 80114c8:	af00      	add	r7, sp, #0
 80114ca:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 80114cc:	480f      	ldr	r0, [pc, #60]	@ (801150c <TlInit+0x48>)
 80114ce:	f000 fdf9 	bl	80120c4 <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 80114d2:	4a0f      	ldr	r2, [pc, #60]	@ (8011510 <TlInit+0x4c>)
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 80114d8:	480e      	ldr	r0, [pc, #56]	@ (8011514 <TlInit+0x50>)
 80114da:	f000 fdf3 	bl	80120c4 <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 80114de:	4b0e      	ldr	r3, [pc, #56]	@ (8011518 <TlInit+0x54>)
 80114e0:	2201      	movs	r2, #1
 80114e2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 80114e4:	4b0d      	ldr	r3, [pc, #52]	@ (801151c <TlInit+0x58>)
 80114e6:	681b      	ldr	r3, [r3, #0]
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d00a      	beq.n	8011502 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 80114ec:	687b      	ldr	r3, [r7, #4]
 80114ee:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 80114f0:	4b0b      	ldr	r3, [pc, #44]	@ (8011520 <TlInit+0x5c>)
 80114f2:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 80114f4:	4b09      	ldr	r3, [pc, #36]	@ (801151c <TlInit+0x58>)
 80114f6:	681b      	ldr	r3, [r3, #0]
 80114f8:	f107 0208 	add.w	r2, r7, #8
 80114fc:	4610      	mov	r0, r2
 80114fe:	4798      	blx	r3
  }

  return;
 8011500:	bf00      	nop
 8011502:	bf00      	nop
}
 8011504:	3718      	adds	r7, #24
 8011506:	46bd      	mov	sp, r7
 8011508:	bd80      	pop	{r7, pc}
 801150a:	bf00      	nop
 801150c:	20002644 	.word	0x20002644
 8011510:	200005fc 	.word	0x200005fc
 8011514:	200005f4 	.word	0x200005f4
 8011518:	20000600 	.word	0x20000600
 801151c:	20002624 	.word	0x20002624
 8011520:	080115b1 	.word	0x080115b1

08011524 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8011524:	b580      	push	{r7, lr}
 8011526:	b082      	sub	sp, #8
 8011528:	af00      	add	r7, sp, #0
 801152a:	4603      	mov	r3, r0
 801152c:	603a      	str	r2, [r7, #0]
 801152e:	80fb      	strh	r3, [r7, #6]
 8011530:	460b      	mov	r3, r1
 8011532:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8011534:	4b0c      	ldr	r3, [pc, #48]	@ (8011568 <SendCmd+0x44>)
 8011536:	681b      	ldr	r3, [r3, #0]
 8011538:	88fa      	ldrh	r2, [r7, #6]
 801153a:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 801153e:	4b0a      	ldr	r3, [pc, #40]	@ (8011568 <SendCmd+0x44>)
 8011540:	681b      	ldr	r3, [r3, #0]
 8011542:	797a      	ldrb	r2, [r7, #5]
 8011544:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8011546:	4b08      	ldr	r3, [pc, #32]	@ (8011568 <SendCmd+0x44>)
 8011548:	681b      	ldr	r3, [r3, #0]
 801154a:	330c      	adds	r3, #12
 801154c:	797a      	ldrb	r2, [r7, #5]
 801154e:	6839      	ldr	r1, [r7, #0]
 8011550:	4618      	mov	r0, r3
 8011552:	f003 f9a0 	bl	8014896 <memcpy>

  hciContext.io.Send(0,0);
 8011556:	4b05      	ldr	r3, [pc, #20]	@ (801156c <SendCmd+0x48>)
 8011558:	691b      	ldr	r3, [r3, #16]
 801155a:	2100      	movs	r1, #0
 801155c:	2000      	movs	r0, #0
 801155e:	4798      	blx	r3

  return;
 8011560:	bf00      	nop
}
 8011562:	3708      	adds	r7, #8
 8011564:	46bd      	mov	sp, r7
 8011566:	bd80      	pop	{r7, pc}
 8011568:	200005fc 	.word	0x200005fc
 801156c:	20002624 	.word	0x20002624

08011570 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8011570:	b580      	push	{r7, lr}
 8011572:	b082      	sub	sp, #8
 8011574:	af00      	add	r7, sp, #0
 8011576:	4603      	mov	r3, r0
 8011578:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 801157a:	79fb      	ldrb	r3, [r7, #7]
 801157c:	2b00      	cmp	r3, #0
 801157e:	d108      	bne.n	8011592 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8011580:	4b0a      	ldr	r3, [pc, #40]	@ (80115ac <NotifyCmdStatus+0x3c>)
 8011582:	681b      	ldr	r3, [r3, #0]
 8011584:	2b00      	cmp	r3, #0
 8011586:	d00d      	beq.n	80115a4 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8011588:	4b08      	ldr	r3, [pc, #32]	@ (80115ac <NotifyCmdStatus+0x3c>)
 801158a:	681b      	ldr	r3, [r3, #0]
 801158c:	2000      	movs	r0, #0
 801158e:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8011590:	e008      	b.n	80115a4 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 8011592:	4b06      	ldr	r3, [pc, #24]	@ (80115ac <NotifyCmdStatus+0x3c>)
 8011594:	681b      	ldr	r3, [r3, #0]
 8011596:	2b00      	cmp	r3, #0
 8011598:	d004      	beq.n	80115a4 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 801159a:	4b04      	ldr	r3, [pc, #16]	@ (80115ac <NotifyCmdStatus+0x3c>)
 801159c:	681b      	ldr	r3, [r3, #0]
 801159e:	2001      	movs	r0, #1
 80115a0:	4798      	blx	r3
  return;
 80115a2:	bf00      	nop
 80115a4:	bf00      	nop
}
 80115a6:	3708      	adds	r7, #8
 80115a8:	46bd      	mov	sp, r7
 80115aa:	bd80      	pop	{r7, pc}
 80115ac:	2000264c 	.word	0x2000264c

080115b0 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 80115b0:	b580      	push	{r7, lr}
 80115b2:	b082      	sub	sp, #8
 80115b4:	af00      	add	r7, sp, #0
 80115b6:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	7a5b      	ldrb	r3, [r3, #9]
 80115bc:	2b0f      	cmp	r3, #15
 80115be:	d003      	beq.n	80115c8 <TlEvtReceived+0x18>
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	7a5b      	ldrb	r3, [r3, #9]
 80115c4:	2b0e      	cmp	r3, #14
 80115c6:	d107      	bne.n	80115d8 <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 80115c8:	6879      	ldr	r1, [r7, #4]
 80115ca:	4809      	ldr	r0, [pc, #36]	@ (80115f0 <TlEvtReceived+0x40>)
 80115cc:	f000 fdd2 	bl	8012174 <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 80115d0:	2000      	movs	r0, #0
 80115d2:	f7f3 fc42 	bl	8004e5a <hci_cmd_resp_release>
 80115d6:	e006      	b.n	80115e6 <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 80115d8:	6879      	ldr	r1, [r7, #4]
 80115da:	4806      	ldr	r0, [pc, #24]	@ (80115f4 <TlEvtReceived+0x44>)
 80115dc:	f000 fdca 	bl	8012174 <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 80115e0:	4804      	ldr	r0, [pc, #16]	@ (80115f4 <TlEvtReceived+0x44>)
 80115e2:	f7f3 fc2e 	bl	8004e42 <hci_notify_asynch_evt>
  }

  return;
 80115e6:	bf00      	nop
}
 80115e8:	3708      	adds	r7, #8
 80115ea:	46bd      	mov	sp, r7
 80115ec:	bd80      	pop	{r7, pc}
 80115ee:	bf00      	nop
 80115f0:	20002644 	.word	0x20002644
 80115f4:	200005f4 	.word	0x200005f4

080115f8 <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 80115f8:	b480      	push	{r7}
 80115fa:	b083      	sub	sp, #12
 80115fc:	af00      	add	r7, sp, #0
 80115fe:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	4a05      	ldr	r2, [pc, #20]	@ (8011618 <hci_register_io_bus+0x20>)
 8011604:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8011606:	687b      	ldr	r3, [r7, #4]
 8011608:	4a04      	ldr	r2, [pc, #16]	@ (801161c <hci_register_io_bus+0x24>)
 801160a:	611a      	str	r2, [r3, #16]

  return;
 801160c:	bf00      	nop
}
 801160e:	370c      	adds	r7, #12
 8011610:	46bd      	mov	sp, r7
 8011612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011616:	4770      	bx	lr
 8011618:	0801299d 	.word	0x0801299d
 801161c:	08012a05 	.word	0x08012a05

08011620 <printArrtoHex>:
#endif
static tBleStatus Update_Char_Measurement(HRS_MeasVal_t *pMeasurement );
static SVCCTL_EvtAckStatus_t HeartRate_Event_Handler(void *Event);


void printArrtoHex(uint8_t* txt, uint8_t* buf, uint16_t len){
 8011620:	b580      	push	{r7, lr}
 8011622:	b086      	sub	sp, #24
 8011624:	af00      	add	r7, sp, #0
 8011626:	60f8      	str	r0, [r7, #12]
 8011628:	60b9      	str	r1, [r7, #8]
 801162a:	4613      	mov	r3, r2
 801162c:	80fb      	strh	r3, [r7, #6]
	if(txt == NULL){
 801162e:	68fb      	ldr	r3, [r7, #12]
 8011630:	2b00      	cmp	r3, #0
 8011632:	d103      	bne.n	801163c <printArrtoHex+0x1c>
    	printf("Array contents in hex:\r\n");
 8011634:	4816      	ldr	r0, [pc, #88]	@ (8011690 <printArrtoHex+0x70>)
 8011636:	f002 ff79 	bl	801452c <puts>
 801163a:	e003      	b.n	8011644 <printArrtoHex+0x24>
	}
	else {
		printf("%s:\r\n", txt);
 801163c:	68f9      	ldr	r1, [r7, #12]
 801163e:	4815      	ldr	r0, [pc, #84]	@ (8011694 <printArrtoHex+0x74>)
 8011640:	f002 ff04 	bl	801444c <iprintf>
	}
	
    for (int i = 0; i < len; i++) {
 8011644:	2300      	movs	r3, #0
 8011646:	617b      	str	r3, [r7, #20]
 8011648:	e018      	b.n	801167c <printArrtoHex+0x5c>
        printf("0x%02X ", buf[i]);
 801164a:	697b      	ldr	r3, [r7, #20]
 801164c:	68ba      	ldr	r2, [r7, #8]
 801164e:	4413      	add	r3, r2
 8011650:	781b      	ldrb	r3, [r3, #0]
 8011652:	4619      	mov	r1, r3
 8011654:	4810      	ldr	r0, [pc, #64]	@ (8011698 <printArrtoHex+0x78>)
 8011656:	f002 fef9 	bl	801444c <iprintf>
        if ((i + 1) % 16 == 0 || i == len - 1) {
 801165a:	697b      	ldr	r3, [r7, #20]
 801165c:	3301      	adds	r3, #1
 801165e:	f003 030f 	and.w	r3, r3, #15
 8011662:	2b00      	cmp	r3, #0
 8011664:	d004      	beq.n	8011670 <printArrtoHex+0x50>
 8011666:	88fb      	ldrh	r3, [r7, #6]
 8011668:	3b01      	subs	r3, #1
 801166a:	697a      	ldr	r2, [r7, #20]
 801166c:	429a      	cmp	r2, r3
 801166e:	d102      	bne.n	8011676 <printArrtoHex+0x56>
            printf("\r\n");
 8011670:	480a      	ldr	r0, [pc, #40]	@ (801169c <printArrtoHex+0x7c>)
 8011672:	f002 ff5b 	bl	801452c <puts>
    for (int i = 0; i < len; i++) {
 8011676:	697b      	ldr	r3, [r7, #20]
 8011678:	3301      	adds	r3, #1
 801167a:	617b      	str	r3, [r7, #20]
 801167c:	88fb      	ldrh	r3, [r7, #6]
 801167e:	697a      	ldr	r2, [r7, #20]
 8011680:	429a      	cmp	r2, r3
 8011682:	dbe2      	blt.n	801164a <printArrtoHex+0x2a>
        }
    }

}
 8011684:	bf00      	nop
 8011686:	bf00      	nop
 8011688:	3718      	adds	r7, #24
 801168a:	46bd      	mov	sp, r7
 801168c:	bd80      	pop	{r7, pc}
 801168e:	bf00      	nop
 8011690:	080182e0 	.word	0x080182e0
 8011694:	080182f8 	.word	0x080182f8
 8011698:	08018300 	.word	0x08018300
 801169c:	08018308 	.word	0x08018308

080116a0 <BlRxData>:

static Bl_Rx_Status BlRxData(uint8_t * data, uint16_t len){
 80116a0:	b580      	push	{r7, lr}
 80116a2:	b086      	sub	sp, #24
 80116a4:	af02      	add	r7, sp, #8
 80116a6:	6078      	str	r0, [r7, #4]
 80116a8:	460b      	mov	r3, r1
 80116aa:	807b      	strh	r3, [r7, #2]
	Bl_Rx_Status ret = BL_RX_STAT_CONTINUE;
 80116ac:	2302      	movs	r3, #2
 80116ae:	73fb      	strb	r3, [r7, #15]
	
	if(blDataHeader.start == BLE_DATA_HEADER_START) {
 80116b0:	4b37      	ldr	r3, [pc, #220]	@ (8011790 <BlRxData+0xf0>)
 80116b2:	781b      	ldrb	r3, [r3, #0]
 80116b4:	2b55      	cmp	r3, #85	@ 0x55
 80116b6:	d113      	bne.n	80116e0 <BlRxData+0x40>
		Osal_MemCpy((uint8_t *)(blRxDataBuffer + blRxDataBufferIndex), (uint8_t *)(data + sizeof(Bl_PacketHeader_t)), len - sizeof(Bl_PacketHeader_t));
 80116b8:	4b36      	ldr	r3, [pc, #216]	@ (8011794 <BlRxData+0xf4>)
 80116ba:	881b      	ldrh	r3, [r3, #0]
 80116bc:	461a      	mov	r2, r3
 80116be:	4b36      	ldr	r3, [pc, #216]	@ (8011798 <BlRxData+0xf8>)
 80116c0:	18d0      	adds	r0, r2, r3
 80116c2:	687b      	ldr	r3, [r7, #4]
 80116c4:	1d59      	adds	r1, r3, #5
 80116c6:	887b      	ldrh	r3, [r7, #2]
 80116c8:	3b05      	subs	r3, #5
 80116ca:	461a      	mov	r2, r3
 80116cc:	f000 fa88 	bl	8011be0 <Osal_MemCpy>
		blRxDataBufferIndex += len;
 80116d0:	4b30      	ldr	r3, [pc, #192]	@ (8011794 <BlRxData+0xf4>)
 80116d2:	881a      	ldrh	r2, [r3, #0]
 80116d4:	887b      	ldrh	r3, [r7, #2]
 80116d6:	4413      	add	r3, r2
 80116d8:	b29a      	uxth	r2, r3
 80116da:	4b2e      	ldr	r3, [pc, #184]	@ (8011794 <BlRxData+0xf4>)
 80116dc:	801a      	strh	r2, [r3, #0]
 80116de:	e046      	b.n	801176e <BlRxData+0xce>
	}
	else {
		Osal_MemCpy((uint8_t *)&blDataHeader, data, sizeof(Bl_PacketHeader_t));
 80116e0:	2205      	movs	r2, #5
 80116e2:	6879      	ldr	r1, [r7, #4]
 80116e4:	482a      	ldr	r0, [pc, #168]	@ (8011790 <BlRxData+0xf0>)
 80116e6:	f000 fa7b 	bl	8011be0 <Osal_MemCpy>
		blRxDataLen = (blDataHeader.len_h << 8) + blDataHeader.len_l;
 80116ea:	4b29      	ldr	r3, [pc, #164]	@ (8011790 <BlRxData+0xf0>)
 80116ec:	78db      	ldrb	r3, [r3, #3]
 80116ee:	021b      	lsls	r3, r3, #8
 80116f0:	b29b      	uxth	r3, r3
 80116f2:	4a27      	ldr	r2, [pc, #156]	@ (8011790 <BlRxData+0xf0>)
 80116f4:	7912      	ldrb	r2, [r2, #4]
 80116f6:	4413      	add	r3, r2
 80116f8:	b29a      	uxth	r2, r3
 80116fa:	4b28      	ldr	r3, [pc, #160]	@ (801179c <BlRxData+0xfc>)
 80116fc:	801a      	strh	r2, [r3, #0]
		printf("Bl_PacketHeader_t size : %d\r\n", sizeof(Bl_PacketHeader_t));
 80116fe:	2105      	movs	r1, #5
 8011700:	4827      	ldr	r0, [pc, #156]	@ (80117a0 <BlRxData+0x100>)
 8011702:	f002 fea3 	bl	801444c <iprintf>
		printf("start : 0x%x\r\n obj : 0x%x\r\n type : 0x%x\r\n len : 0x%x \r\n", blDataHeader.start,blDataHeader.obj,blDataHeader.type, blRxDataLen);
 8011706:	4b22      	ldr	r3, [pc, #136]	@ (8011790 <BlRxData+0xf0>)
 8011708:	781b      	ldrb	r3, [r3, #0]
 801170a:	4619      	mov	r1, r3
 801170c:	4b20      	ldr	r3, [pc, #128]	@ (8011790 <BlRxData+0xf0>)
 801170e:	785b      	ldrb	r3, [r3, #1]
 8011710:	461a      	mov	r2, r3
 8011712:	4b1f      	ldr	r3, [pc, #124]	@ (8011790 <BlRxData+0xf0>)
 8011714:	789b      	ldrb	r3, [r3, #2]
 8011716:	4618      	mov	r0, r3
 8011718:	4b20      	ldr	r3, [pc, #128]	@ (801179c <BlRxData+0xfc>)
 801171a:	881b      	ldrh	r3, [r3, #0]
 801171c:	9300      	str	r3, [sp, #0]
 801171e:	4603      	mov	r3, r0
 8011720:	4820      	ldr	r0, [pc, #128]	@ (80117a4 <BlRxData+0x104>)
 8011722:	f002 fe93 	bl	801444c <iprintf>
		if((blDataHeader.start != BLE_DATA_HEADER_START) ||  (len < sizeof(Bl_PacketHeader_t))){
 8011726:	4b1a      	ldr	r3, [pc, #104]	@ (8011790 <BlRxData+0xf0>)
 8011728:	781b      	ldrb	r3, [r3, #0]
 801172a:	2b55      	cmp	r3, #85	@ 0x55
 801172c:	d102      	bne.n	8011734 <BlRxData+0x94>
 801172e:	887b      	ldrh	r3, [r7, #2]
 8011730:	2b04      	cmp	r3, #4
 8011732:	d807      	bhi.n	8011744 <BlRxData+0xa4>
			Osal_MemSet((uint8_t *)&blDataHeader, 0, sizeof(Bl_PacketHeader_t));
 8011734:	2205      	movs	r2, #5
 8011736:	2100      	movs	r1, #0
 8011738:	4815      	ldr	r0, [pc, #84]	@ (8011790 <BlRxData+0xf0>)
 801173a:	f000 fa61 	bl	8011c00 <Osal_MemSet>
			ret = BL_RX_STAT_EMPTY;
 801173e:	2303      	movs	r3, #3
 8011740:	73fb      	strb	r3, [r7, #15]
 8011742:	e014      	b.n	801176e <BlRxData+0xce>
		}
		else {
			Osal_MemSet(blRxDataBuffer, 0, BLE_RX_DATA_BUFFER_SIZE);
 8011744:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 8011748:	2100      	movs	r1, #0
 801174a:	4813      	ldr	r0, [pc, #76]	@ (8011798 <BlRxData+0xf8>)
 801174c:	f000 fa58 	bl	8011c00 <Osal_MemSet>
			Osal_MemCpy(blRxDataBuffer, (uint8_t *)(data + sizeof(Bl_PacketHeader_t)), len - sizeof(Bl_PacketHeader_t));
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	1d59      	adds	r1, r3, #5
 8011754:	887b      	ldrh	r3, [r7, #2]
 8011756:	3b05      	subs	r3, #5
 8011758:	461a      	mov	r2, r3
 801175a:	480f      	ldr	r0, [pc, #60]	@ (8011798 <BlRxData+0xf8>)
 801175c:	f000 fa40 	bl	8011be0 <Osal_MemCpy>
			blRxDataBufferIndex = len - sizeof(Bl_PacketHeader_t);
 8011760:	887b      	ldrh	r3, [r7, #2]
 8011762:	3b05      	subs	r3, #5
 8011764:	b29a      	uxth	r2, r3
 8011766:	4b0b      	ldr	r3, [pc, #44]	@ (8011794 <BlRxData+0xf4>)
 8011768:	801a      	strh	r2, [r3, #0]
			ret = BL_RX_STAT_START;
 801176a:	2301      	movs	r3, #1
 801176c:	73fb      	strb	r3, [r7, #15]
		}
	}

	if(blRxDataBufferIndex && (blRxDataBufferIndex >= blRxDataLen)) {
 801176e:	4b09      	ldr	r3, [pc, #36]	@ (8011794 <BlRxData+0xf4>)
 8011770:	881b      	ldrh	r3, [r3, #0]
 8011772:	2b00      	cmp	r3, #0
 8011774:	d007      	beq.n	8011786 <BlRxData+0xe6>
 8011776:	4b07      	ldr	r3, [pc, #28]	@ (8011794 <BlRxData+0xf4>)
 8011778:	881a      	ldrh	r2, [r3, #0]
 801177a:	4b08      	ldr	r3, [pc, #32]	@ (801179c <BlRxData+0xfc>)
 801177c:	881b      	ldrh	r3, [r3, #0]
 801177e:	429a      	cmp	r2, r3
 8011780:	d301      	bcc.n	8011786 <BlRxData+0xe6>
		ret = BL_RX_STAT_OK;
 8011782:	2300      	movs	r3, #0
 8011784:	73fb      	strb	r3, [r7, #15]
	}

	return ret;
 8011786:	7bfb      	ldrb	r3, [r7, #15]
}
 8011788:	4618      	mov	r0, r3
 801178a:	3710      	adds	r7, #16
 801178c:	46bd      	mov	sp, r7
 801178e:	bd80      	pop	{r7, pc}
 8011790:	20003a58 	.word	0x20003a58
 8011794:	20003a54 	.word	0x20003a54
 8011798:	20002654 	.word	0x20002654
 801179c:	20003a56 	.word	0x20003a56
 80117a0:	0801830c 	.word	0x0801830c
 80117a4:	0801832c 	.word	0x0801832c

080117a8 <HeartRate_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t HeartRate_Event_Handler(void *Event)
{
 80117a8:	b580      	push	{r7, lr}
 80117aa:	b08e      	sub	sp, #56	@ 0x38
 80117ac:	af02      	add	r7, sp, #8
 80117ae:	6078      	str	r0, [r7, #4]
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  HRS_App_Notification_evt_t Notification;

  Bl_Rx_Status ret;
  
  return_value = SVCCTL_EvtNotAck;
 80117b0:	2300      	movs	r3, #0
 80117b2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	3301      	adds	r3, #1
 80117ba:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch(event_pckt->evt)
 80117bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117be:	781b      	ldrb	r3, [r3, #0]
 80117c0:	2bff      	cmp	r3, #255	@ 0xff
 80117c2:	f040 80c6 	bne.w	8011952 <HeartRate_Event_Handler+0x1aa>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 80117c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80117c8:	3302      	adds	r3, #2
 80117ca:	627b      	str	r3, [r7, #36]	@ 0x24
      switch(blecore_evt->ecode)
 80117cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117ce:	881b      	ldrh	r3, [r3, #0]
 80117d0:	b29b      	uxth	r3, r3
 80117d2:	f640 4201 	movw	r2, #3073	@ 0xc01
 80117d6:	4293      	cmp	r3, r2
 80117d8:	d076      	beq.n	80118c8 <HeartRate_Event_Handler+0x120>
 80117da:	f640 4213 	movw	r2, #3091	@ 0xc13
 80117de:	4293      	cmp	r3, r2
 80117e0:	f040 80b1 	bne.w	8011946 <HeartRate_Event_Handler+0x19e>
#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
        case ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE:
        {
          aci_gatt_write_permit_req_event_rp0 * write_perm_req;

          BLE_DBG_HRS_MSG("ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE\r\n");
 80117e4:	485e      	ldr	r0, [pc, #376]	@ (8011960 <HeartRate_Event_Handler+0x1b8>)
 80117e6:	f7ff fccf 	bl	8011188 <DbgTraceGetFileName>
 80117ea:	4601      	mov	r1, r0
 80117ec:	23c4      	movs	r3, #196	@ 0xc4
 80117ee:	4a5d      	ldr	r2, [pc, #372]	@ (8011964 <HeartRate_Event_Handler+0x1bc>)
 80117f0:	485d      	ldr	r0, [pc, #372]	@ (8011968 <HeartRate_Event_Handler+0x1c0>)
 80117f2:	f002 fe2b 	bl	801444c <iprintf>
 80117f6:	485d      	ldr	r0, [pc, #372]	@ (801196c <HeartRate_Event_Handler+0x1c4>)
 80117f8:	f002 fe98 	bl	801452c <puts>
          write_perm_req = (aci_gatt_write_permit_req_event_rp0*)blecore_evt->data;
 80117fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117fe:	3302      	adds	r3, #2
 8011800:	623b      	str	r3, [r7, #32]

		  ret = BlRxData(write_perm_req->Data, write_perm_req->Data_Length);
 8011802:	6a3b      	ldr	r3, [r7, #32]
 8011804:	1d5a      	adds	r2, r3, #5
 8011806:	6a3b      	ldr	r3, [r7, #32]
 8011808:	791b      	ldrb	r3, [r3, #4]
 801180a:	4619      	mov	r1, r3
 801180c:	4610      	mov	r0, r2
 801180e:	f7ff ff47 	bl	80116a0 <BlRxData>
 8011812:	4603      	mov	r3, r0
 8011814:	77fb      	strb	r3, [r7, #31]
		  if(ret == BL_RX_STAT_START){
 8011816:	7ffb      	ldrb	r3, [r7, #31]
 8011818:	2b01      	cmp	r3, #1
 801181a:	d108      	bne.n	801182e <HeartRate_Event_Handler+0x86>
			  printArrtoHex("Rx started. Data header", write_perm_req->Data, write_perm_req->Data_Length);
 801181c:	6a3b      	ldr	r3, [r7, #32]
 801181e:	1d59      	adds	r1, r3, #5
 8011820:	6a3b      	ldr	r3, [r7, #32]
 8011822:	791b      	ldrb	r3, [r3, #4]
 8011824:	461a      	mov	r2, r3
 8011826:	4852      	ldr	r0, [pc, #328]	@ (8011970 <HeartRate_Event_Handler+0x1c8>)
 8011828:	f7ff fefa 	bl	8011620 <printArrtoHex>
 801182c:	e01b      	b.n	8011866 <HeartRate_Event_Handler+0xbe>
		  }
		  else if (ret == BL_RX_STAT_OK){
 801182e:	7ffb      	ldrb	r3, [r7, #31]
 8011830:	2b00      	cmp	r3, #0
 8011832:	d118      	bne.n	8011866 <HeartRate_Event_Handler+0xbe>
			  blDataHeader.start = 0;
 8011834:	4b4f      	ldr	r3, [pc, #316]	@ (8011974 <HeartRate_Event_Handler+0x1cc>)
 8011836:	2200      	movs	r2, #0
 8011838:	701a      	strb	r2, [r3, #0]
			  printf("Rx data size : %d of %d.\r\n", blRxDataBufferIndex, blRxDataLen);
 801183a:	4b4f      	ldr	r3, [pc, #316]	@ (8011978 <HeartRate_Event_Handler+0x1d0>)
 801183c:	881b      	ldrh	r3, [r3, #0]
 801183e:	4619      	mov	r1, r3
 8011840:	4b4e      	ldr	r3, [pc, #312]	@ (801197c <HeartRate_Event_Handler+0x1d4>)
 8011842:	881b      	ldrh	r3, [r3, #0]
 8011844:	461a      	mov	r2, r3
 8011846:	484e      	ldr	r0, [pc, #312]	@ (8011980 <HeartRate_Event_Handler+0x1d8>)
 8011848:	f002 fe00 	bl	801444c <iprintf>
		  
			  FDS_Write((uint8_t *)("flash/image1"), blRxDataBuffer, blRxDataLen, FDS_PLAIN, NULL);
 801184c:	4b4b      	ldr	r3, [pc, #300]	@ (801197c <HeartRate_Event_Handler+0x1d4>)
 801184e:	881b      	ldrh	r3, [r3, #0]
 8011850:	461a      	mov	r2, r3
 8011852:	2300      	movs	r3, #0
 8011854:	9300      	str	r3, [sp, #0]
 8011856:	2300      	movs	r3, #0
 8011858:	494a      	ldr	r1, [pc, #296]	@ (8011984 <HeartRate_Event_Handler+0x1dc>)
 801185a:	484b      	ldr	r0, [pc, #300]	@ (8011988 <HeartRate_Event_Handler+0x1e0>)
 801185c:	f7f5 ff12 	bl	8007684 <FDS_Write>
			  printf("Rx Data received completed!\r\n");
 8011860:	484a      	ldr	r0, [pc, #296]	@ (801198c <HeartRate_Event_Handler+0x1e4>)
 8011862:	f002 fe63 	bl	801452c <puts>
		  }

		  if(blDataHeader.start == BLE_DATA_HEADER_START){
 8011866:	4b43      	ldr	r3, [pc, #268]	@ (8011974 <HeartRate_Event_Handler+0x1cc>)
 8011868:	781b      	ldrb	r3, [r3, #0]
 801186a:	2b55      	cmp	r3, #85	@ 0x55
 801186c:	d108      	bne.n	8011880 <HeartRate_Event_Handler+0xd8>
		  	printf("Rx data size : %d of %d.\r\n", blRxDataBufferIndex, blRxDataLen);
 801186e:	4b42      	ldr	r3, [pc, #264]	@ (8011978 <HeartRate_Event_Handler+0x1d0>)
 8011870:	881b      	ldrh	r3, [r3, #0]
 8011872:	4619      	mov	r1, r3
 8011874:	4b41      	ldr	r3, [pc, #260]	@ (801197c <HeartRate_Event_Handler+0x1d4>)
 8011876:	881b      	ldrh	r3, [r3, #0]
 8011878:	461a      	mov	r2, r3
 801187a:	4841      	ldr	r0, [pc, #260]	@ (8011980 <HeartRate_Event_Handler+0x1d8>)
 801187c:	f002 fde6 	bl	801444c <iprintf>
//		  Osal_MemCpy((uint8_t *)(blRxDataBuffer + blRxDataBufferIndex), (uint8_t *)(write_perm_req->Data), write_perm_req->Data_Length);
//		  blRxDataBufferIndex += write_perm_req->Data_Length;

//		  printArrtoHex(NULL, write_perm_req->Data, write_perm_req->Data_Length);

          if(write_perm_req->Attribute_Handle == (HRS_Context.ControlPointCharHdle + 1))
 8011880:	6a3b      	ldr	r3, [r7, #32]
 8011882:	885b      	ldrh	r3, [r3, #2]
 8011884:	b29b      	uxth	r3, r3
 8011886:	461a      	mov	r2, r3
 8011888:	4b41      	ldr	r3, [pc, #260]	@ (8011990 <HeartRate_Event_Handler+0x1e8>)
 801188a:	88db      	ldrh	r3, [r3, #6]
 801188c:	3301      	adds	r3, #1
 801188e:	429a      	cmp	r2, r3
 8011890:	d15b      	bne.n	801194a <HeartRate_Event_Handler+0x1a2>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 8011892:	2301      	movs	r3, #1
 8011894:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

//            if (write_perm_req->Data[0] == HRS_CNTL_POINT_RESET_ENERGY_EXPENDED)
            {
              /* received a correct value for HRM control point char */
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 8011898:	6a3b      	ldr	r3, [r7, #32]
 801189a:	881b      	ldrh	r3, [r3, #0]
 801189c:	b298      	uxth	r0, r3
 801189e:	6a3b      	ldr	r3, [r7, #32]
 80118a0:	885b      	ldrh	r3, [r3, #2]
 80118a2:	b299      	uxth	r1, r3
 80118a4:	6a3b      	ldr	r3, [r7, #32]
 80118a6:	791b      	ldrb	r3, [r3, #4]
                                      write_perm_req->Attribute_Handle,
                                      0x00, /* write_status = 0 (no error))*/
                                      (uint8_t)HRS_CNTL_POINT_VALUE_IS_SUPPORTED, /* err_code */
                                      write_perm_req->Data_Length,
                                      (uint8_t *)&write_perm_req->Data[0]);
 80118a8:	6a3a      	ldr	r2, [r7, #32]
 80118aa:	3205      	adds	r2, #5
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 80118ac:	9201      	str	r2, [sp, #4]
 80118ae:	9300      	str	r3, [sp, #0]
 80118b0:	2300      	movs	r3, #0
 80118b2:	2200      	movs	r2, #0
 80118b4:	f7ff f95b 	bl	8010b6e <aci_gatt_write_resp>

              /**
               * Notify the application to Reset The Energy Expended Value
               */
              Notification.HRS_Evt_Opcode = HRS_RESET_ENERGY_EXPENDED_EVT;
 80118b8:	2300      	movs	r3, #0
 80118ba:	723b      	strb	r3, [r7, #8]
              HRS_Notification(&Notification);
 80118bc:	f107 0308 	add.w	r3, r7, #8
 80118c0:	4618      	mov	r0, r3
 80118c2:	f7f3 fb2b 	bl	8004f1c <HRS_Notification>
                                      (uint8_t *)&write_perm_req->Data[0]);
            }
#endif
          }
        }
        break;
 80118c6:	e040      	b.n	801194a <HeartRate_Event_Handler+0x1a2>
#endif

        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
        {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 80118c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80118ca:	3302      	adds	r3, #2
 80118cc:	61bb      	str	r3, [r7, #24]
          if(attribute_modified->Attr_Handle == (HRS_Context.HeartRatemeasurementCharHdle + 2))
 80118ce:	69bb      	ldr	r3, [r7, #24]
 80118d0:	885b      	ldrh	r3, [r3, #2]
 80118d2:	b29b      	uxth	r3, r3
 80118d4:	461a      	mov	r2, r3
 80118d6:	4b2e      	ldr	r3, [pc, #184]	@ (8011990 <HeartRate_Event_Handler+0x1e8>)
 80118d8:	885b      	ldrh	r3, [r3, #2]
 80118da:	3302      	adds	r3, #2
 80118dc:	429a      	cmp	r2, r3
 80118de:	d136      	bne.n	801194e <HeartRate_Event_Handler+0x1a6>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 80118e0:	2301      	movs	r3, #1
 80118e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            /**
             * Notify the application to start measurement
             */
            if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 80118e6:	69bb      	ldr	r3, [r7, #24]
 80118e8:	7a1b      	ldrb	r3, [r3, #8]
 80118ea:	f003 0301 	and.w	r3, r3, #1
 80118ee:	2b00      	cmp	r3, #0
 80118f0:	d014      	beq.n	801191c <HeartRate_Event_Handler+0x174>
            {
              BLE_DBG_HRS_MSG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE HRS_NOTIFICATION_ENABLED\r\n");
 80118f2:	481b      	ldr	r0, [pc, #108]	@ (8011960 <HeartRate_Event_Handler+0x1b8>)
 80118f4:	f7ff fc48 	bl	8011188 <DbgTraceGetFileName>
 80118f8:	4601      	mov	r1, r0
 80118fa:	f240 130d 	movw	r3, #269	@ 0x10d
 80118fe:	4a19      	ldr	r2, [pc, #100]	@ (8011964 <HeartRate_Event_Handler+0x1bc>)
 8011900:	4819      	ldr	r0, [pc, #100]	@ (8011968 <HeartRate_Event_Handler+0x1c0>)
 8011902:	f002 fda3 	bl	801444c <iprintf>
 8011906:	4823      	ldr	r0, [pc, #140]	@ (8011994 <HeartRate_Event_Handler+0x1ec>)
 8011908:	f002 fe10 	bl	801452c <puts>
              Notification.HRS_Evt_Opcode =HRS_NOTIFICATION_ENABLED;
 801190c:	2301      	movs	r3, #1
 801190e:	723b      	strb	r3, [r7, #8]
              HRS_Notification(&Notification);
 8011910:	f107 0308 	add.w	r3, r7, #8
 8011914:	4618      	mov	r0, r3
 8011916:	f7f3 fb01 	bl	8004f1c <HRS_Notification>
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
              HRS_Notification(&Notification);
            }
#endif         
        }
        break;
 801191a:	e018      	b.n	801194e <HeartRate_Event_Handler+0x1a6>
              BLE_DBG_HRS_MSG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE HRS_NOTIFICATION_DISABLED\r\n");
 801191c:	4810      	ldr	r0, [pc, #64]	@ (8011960 <HeartRate_Event_Handler+0x1b8>)
 801191e:	f7ff fc33 	bl	8011188 <DbgTraceGetFileName>
 8011922:	4601      	mov	r1, r0
 8011924:	f240 1313 	movw	r3, #275	@ 0x113
 8011928:	4a0e      	ldr	r2, [pc, #56]	@ (8011964 <HeartRate_Event_Handler+0x1bc>)
 801192a:	480f      	ldr	r0, [pc, #60]	@ (8011968 <HeartRate_Event_Handler+0x1c0>)
 801192c:	f002 fd8e 	bl	801444c <iprintf>
 8011930:	4819      	ldr	r0, [pc, #100]	@ (8011998 <HeartRate_Event_Handler+0x1f0>)
 8011932:	f002 fdfb 	bl	801452c <puts>
              Notification.HRS_Evt_Opcode =HRS_NOTIFICATION_DISABLED;
 8011936:	2302      	movs	r3, #2
 8011938:	723b      	strb	r3, [r7, #8]
              HRS_Notification(&Notification);
 801193a:	f107 0308 	add.w	r3, r7, #8
 801193e:	4618      	mov	r0, r3
 8011940:	f7f3 faec 	bl	8004f1c <HRS_Notification>
        break;
 8011944:	e003      	b.n	801194e <HeartRate_Event_Handler+0x1a6>

        default:
          break;
 8011946:	bf00      	nop
 8011948:	e004      	b.n	8011954 <HeartRate_Event_Handler+0x1ac>
        break;
 801194a:	bf00      	nop
 801194c:	e002      	b.n	8011954 <HeartRate_Event_Handler+0x1ac>
        break;
 801194e:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8011950:	e000      	b.n	8011954 <HeartRate_Event_Handler+0x1ac>

    default:
      break;
 8011952:	bf00      	nop
  }

  return(return_value);
 8011954:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end HeartRate_Event_Handler */
 8011958:	4618      	mov	r0, r3
 801195a:	3730      	adds	r7, #48	@ 0x30
 801195c:	46bd      	mov	sp, r7
 801195e:	bd80      	pop	{r7, pc}
 8011960:	08018364 	.word	0x08018364
 8011964:	0801d350 	.word	0x0801d350
 8011968:	080183cc 	.word	0x080183cc
 801196c:	080183e8 	.word	0x080183e8
 8011970:	08018410 	.word	0x08018410
 8011974:	20003a58 	.word	0x20003a58
 8011978:	20003a54 	.word	0x20003a54
 801197c:	20003a56 	.word	0x20003a56
 8011980:	08018428 	.word	0x08018428
 8011984:	20002654 	.word	0x20002654
 8011988:	08018444 	.word	0x08018444
 801198c:	08018454 	.word	0x08018454
 8011990:	20000604 	.word	0x20000604
 8011994:	08018474 	.word	0x08018474
 8011998:	080184b8 	.word	0x080184b8

0801199c <HRS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void HRS_Init(void)
{
 801199c:	b580      	push	{r7, lr}
 801199e:	b088      	sub	sp, #32
 80119a0:	af06      	add	r7, sp, #24
  uint16_t uuid;
  tBleStatus hciCmdResult = BLE_STATUS_SUCCESS;
 80119a2:	2300      	movs	r3, #0
 80119a4:	71fb      	strb	r3, [r7, #7]

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(HeartRate_Event_Handler);
 80119a6:	487b      	ldr	r0, [pc, #492]	@ (8011b94 <HRS_Init+0x1f8>)
 80119a8:	f000 ff4a 	bl	8012840 <SVCCTL_RegisterSvcHandler>

  Osal_MemSet(blRxDataBuffer, 0, BLE_RX_DATA_BUFFER_SIZE);
 80119ac:	f44f 52a0 	mov.w	r2, #5120	@ 0x1400
 80119b0:	2100      	movs	r1, #0
 80119b2:	4879      	ldr	r0, [pc, #484]	@ (8011b98 <HRS_Init+0x1fc>)
 80119b4:	f000 f924 	bl	8011c00 <Osal_MemSet>
  Osal_MemSet(&blDataHeader, 0, sizeof(Bl_PacketHeader_t));
 80119b8:	2205      	movs	r2, #5
 80119ba:	2100      	movs	r1, #0
 80119bc:	4877      	ldr	r0, [pc, #476]	@ (8011b9c <HRS_Init+0x200>)
 80119be:	f000 f91f 	bl	8011c00 <Osal_MemSet>
  blRxDataBufferIndex = 0;
 80119c2:	4b77      	ldr	r3, [pc, #476]	@ (8011ba0 <HRS_Init+0x204>)
 80119c4:	2200      	movs	r2, #0
 80119c6:	801a      	strh	r2, [r3, #0]
   *                                2 for hear rate measurement characteristic +
   *                                1 for client char configuration descriptor +
   *                                2 for body sensor location characteristic +
   *                                2 for control point characteristic
   */
  uuid = HEART_RATE_SERVICE_UUID;
 80119c8:	f641 030d 	movw	r3, #6157	@ 0x180d
 80119cc:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_service(UUID_TYPE_16,
 80119ce:	1d39      	adds	r1, r7, #4
 80119d0:	4b74      	ldr	r3, [pc, #464]	@ (8011ba4 <HRS_Init+0x208>)
 80119d2:	9300      	str	r3, [sp, #0]
 80119d4:	2308      	movs	r3, #8
 80119d6:	2201      	movs	r2, #1
 80119d8:	2001      	movs	r0, #1
 80119da:	f7fe fdec 	bl	80105b6 <aci_gatt_add_service>
 80119de:	4603      	mov	r3, r0
 80119e0:	71fb      	strb	r3, [r7, #7]
                                   2+
#endif
                                   4,
                                   &(HRS_Context.HeartRateSvcHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 80119e2:	79fb      	ldrb	r3, [r7, #7]
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d110      	bne.n	8011a0a <HRS_Init+0x6e>
  {
    BLE_DBG_HRS_MSG ("Heart Rate Service (HRS) is added Successfully %04X\r\n",
 80119e8:	486f      	ldr	r0, [pc, #444]	@ (8011ba8 <HRS_Init+0x20c>)
 80119ea:	f7ff fbcd 	bl	8011188 <DbgTraceGetFileName>
 80119ee:	4601      	mov	r1, r0
 80119f0:	f44f 7308 	mov.w	r3, #544	@ 0x220
 80119f4:	4a6d      	ldr	r2, [pc, #436]	@ (8011bac <HRS_Init+0x210>)
 80119f6:	486e      	ldr	r0, [pc, #440]	@ (8011bb0 <HRS_Init+0x214>)
 80119f8:	f002 fd28 	bl	801444c <iprintf>
 80119fc:	4b69      	ldr	r3, [pc, #420]	@ (8011ba4 <HRS_Init+0x208>)
 80119fe:	881b      	ldrh	r3, [r3, #0]
 8011a00:	4619      	mov	r1, r3
 8011a02:	486c      	ldr	r0, [pc, #432]	@ (8011bb4 <HRS_Init+0x218>)
 8011a04:	f002 fd22 	bl	801444c <iprintf>
 8011a08:	e00e      	b.n	8011a28 <HRS_Init+0x8c>
                        HRS_Context.HeartRateSvcHdle);
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Heart Rate Service (HRS), Error: %02X !!\r\n",
 8011a0a:	4867      	ldr	r0, [pc, #412]	@ (8011ba8 <HRS_Init+0x20c>)
 8011a0c:	f7ff fbbc 	bl	8011188 <DbgTraceGetFileName>
 8011a10:	4601      	mov	r1, r0
 8011a12:	f240 2325 	movw	r3, #549	@ 0x225
 8011a16:	4a65      	ldr	r2, [pc, #404]	@ (8011bac <HRS_Init+0x210>)
 8011a18:	4865      	ldr	r0, [pc, #404]	@ (8011bb0 <HRS_Init+0x214>)
 8011a1a:	f002 fd17 	bl	801444c <iprintf>
 8011a1e:	79fb      	ldrb	r3, [r7, #7]
 8011a20:	4619      	mov	r1, r3
 8011a22:	4865      	ldr	r0, [pc, #404]	@ (8011bb8 <HRS_Init+0x21c>)
 8011a24:	f002 fd12 	bl	801444c <iprintf>
  }

  /**
   *  Add Heart Rate Measurement Characteristic
   */
  uuid = HEART_RATE_MEASURMENT_UUID;
 8011a28:	f642 2337 	movw	r3, #10807	@ 0x2a37
 8011a2c:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 8011a2e:	4b5d      	ldr	r3, [pc, #372]	@ (8011ba4 <HRS_Init+0x208>)
 8011a30:	8818      	ldrh	r0, [r3, #0]
 8011a32:	1d3a      	adds	r2, r7, #4
 8011a34:	4b61      	ldr	r3, [pc, #388]	@ (8011bbc <HRS_Init+0x220>)
 8011a36:	9305      	str	r3, [sp, #20]
 8011a38:	2301      	movs	r3, #1
 8011a3a:	9304      	str	r3, [sp, #16]
 8011a3c:	230a      	movs	r3, #10
 8011a3e:	9303      	str	r3, [sp, #12]
 8011a40:	2300      	movs	r3, #0
 8011a42:	9302      	str	r3, [sp, #8]
 8011a44:	2300      	movs	r3, #0
 8011a46:	9301      	str	r3, [sp, #4]
 8011a48:	2310      	movs	r3, #16
 8011a4a:	9300      	str	r3, [sp, #0]
 8011a4c:	2307      	movs	r3, #7
 8011a4e:	2101      	movs	r1, #1
 8011a50:	f7fe fe87 	bl	8010762 <aci_gatt_add_char>
 8011a54:	4603      	mov	r3, r0
 8011a56:	71fb      	strb	r3, [r7, #7]
                                   GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   1, /* isVariable */
                                   &(HRS_Context.HeartRatemeasurementCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 8011a58:	79fb      	ldrb	r3, [r7, #7]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d110      	bne.n	8011a80 <HRS_Init+0xe4>
  {
    BLE_DBG_HRS_MSG ("Heart Rate Measurement Characteristic Added Successfully  %04X \r\n",
 8011a5e:	4852      	ldr	r0, [pc, #328]	@ (8011ba8 <HRS_Init+0x20c>)
 8011a60:	f7ff fb92 	bl	8011188 <DbgTraceGetFileName>
 8011a64:	4601      	mov	r1, r0
 8011a66:	f240 2341 	movw	r3, #577	@ 0x241
 8011a6a:	4a50      	ldr	r2, [pc, #320]	@ (8011bac <HRS_Init+0x210>)
 8011a6c:	4850      	ldr	r0, [pc, #320]	@ (8011bb0 <HRS_Init+0x214>)
 8011a6e:	f002 fced 	bl	801444c <iprintf>
 8011a72:	4b4c      	ldr	r3, [pc, #304]	@ (8011ba4 <HRS_Init+0x208>)
 8011a74:	885b      	ldrh	r3, [r3, #2]
 8011a76:	4619      	mov	r1, r3
 8011a78:	4851      	ldr	r0, [pc, #324]	@ (8011bc0 <HRS_Init+0x224>)
 8011a7a:	f002 fce7 	bl	801444c <iprintf>
 8011a7e:	e00e      	b.n	8011a9e <HRS_Init+0x102>
                        HRS_Context.HeartRatemeasurementCharHdle);
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Heart Rate Measurement Characteristic, Error: %02X !!\r\n",
 8011a80:	4849      	ldr	r0, [pc, #292]	@ (8011ba8 <HRS_Init+0x20c>)
 8011a82:	f7ff fb81 	bl	8011188 <DbgTraceGetFileName>
 8011a86:	4601      	mov	r1, r0
 8011a88:	f240 2346 	movw	r3, #582	@ 0x246
 8011a8c:	4a47      	ldr	r2, [pc, #284]	@ (8011bac <HRS_Init+0x210>)
 8011a8e:	4848      	ldr	r0, [pc, #288]	@ (8011bb0 <HRS_Init+0x214>)
 8011a90:	f002 fcdc 	bl	801444c <iprintf>
 8011a94:	79fb      	ldrb	r3, [r7, #7]
 8011a96:	4619      	mov	r1, r3
 8011a98:	484a      	ldr	r0, [pc, #296]	@ (8011bc4 <HRS_Init+0x228>)
 8011a9a:	f002 fcd7 	bl	801444c <iprintf>

#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0)
  /**
   *  Add Body Sensor Location Characteristic
   */
  uuid = SENSOR_LOCATION_UUID;
 8011a9e:	f642 2338 	movw	r3, #10808	@ 0x2a38
 8011aa2:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 8011aa4:	4b3f      	ldr	r3, [pc, #252]	@ (8011ba4 <HRS_Init+0x208>)
 8011aa6:	8818      	ldrh	r0, [r3, #0]
 8011aa8:	1d3a      	adds	r2, r7, #4
 8011aaa:	4b47      	ldr	r3, [pc, #284]	@ (8011bc8 <HRS_Init+0x22c>)
 8011aac:	9305      	str	r3, [sp, #20]
 8011aae:	2300      	movs	r3, #0
 8011ab0:	9304      	str	r3, [sp, #16]
 8011ab2:	230a      	movs	r3, #10
 8011ab4:	9303      	str	r3, [sp, #12]
 8011ab6:	2300      	movs	r3, #0
 8011ab8:	9302      	str	r3, [sp, #8]
 8011aba:	2300      	movs	r3, #0
 8011abc:	9301      	str	r3, [sp, #4]
 8011abe:	2302      	movs	r3, #2
 8011ac0:	9300      	str	r3, [sp, #0]
 8011ac2:	2301      	movs	r3, #1
 8011ac4:	2101      	movs	r1, #1
 8011ac6:	f7fe fe4c 	bl	8010762 <aci_gatt_add_char>
 8011aca:	4603      	mov	r3, r0
 8011acc:	71fb      	strb	r3, [r7, #7]
                                   GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   0, /* isVariable: 0 */
                                   &(HRS_Context.BodySensorLocationCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 8011ace:	79fb      	ldrb	r3, [r7, #7]
 8011ad0:	2b00      	cmp	r3, #0
 8011ad2:	d110      	bne.n	8011af6 <HRS_Init+0x15a>
  {
    BLE_DBG_HRS_MSG ("Sensor Location Characteristic Added Successfully  %04X \r\n",
 8011ad4:	4834      	ldr	r0, [pc, #208]	@ (8011ba8 <HRS_Init+0x20c>)
 8011ad6:	f7ff fb57 	bl	8011188 <DbgTraceGetFileName>
 8011ada:	4601      	mov	r1, r0
 8011adc:	f44f 7317 	mov.w	r3, #604	@ 0x25c
 8011ae0:	4a32      	ldr	r2, [pc, #200]	@ (8011bac <HRS_Init+0x210>)
 8011ae2:	4833      	ldr	r0, [pc, #204]	@ (8011bb0 <HRS_Init+0x214>)
 8011ae4:	f002 fcb2 	bl	801444c <iprintf>
 8011ae8:	4b2e      	ldr	r3, [pc, #184]	@ (8011ba4 <HRS_Init+0x208>)
 8011aea:	889b      	ldrh	r3, [r3, #4]
 8011aec:	4619      	mov	r1, r3
 8011aee:	4837      	ldr	r0, [pc, #220]	@ (8011bcc <HRS_Init+0x230>)
 8011af0:	f002 fcac 	bl	801444c <iprintf>
 8011af4:	e00e      	b.n	8011b14 <HRS_Init+0x178>
                        HRS_Context.BodySensorLocationCharHdle);
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Sensor Location Characteristic, Error: %02X !!\r\n",
 8011af6:	482c      	ldr	r0, [pc, #176]	@ (8011ba8 <HRS_Init+0x20c>)
 8011af8:	f7ff fb46 	bl	8011188 <DbgTraceGetFileName>
 8011afc:	4601      	mov	r1, r0
 8011afe:	f240 2361 	movw	r3, #609	@ 0x261
 8011b02:	4a2a      	ldr	r2, [pc, #168]	@ (8011bac <HRS_Init+0x210>)
 8011b04:	482a      	ldr	r0, [pc, #168]	@ (8011bb0 <HRS_Init+0x214>)
 8011b06:	f002 fca1 	bl	801444c <iprintf>
 8011b0a:	79fb      	ldrb	r3, [r7, #7]
 8011b0c:	4619      	mov	r1, r3
 8011b0e:	4830      	ldr	r0, [pc, #192]	@ (8011bd0 <HRS_Init+0x234>)
 8011b10:	f002 fc9c 	bl	801444c <iprintf>
  }

#endif

#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
  uuid = CONTROL_POINT_UUID;
 8011b14:	f642 2339 	movw	r3, #10809	@ 0x2a39
 8011b18:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 8011b1a:	4b22      	ldr	r3, [pc, #136]	@ (8011ba4 <HRS_Init+0x208>)
 8011b1c:	8818      	ldrh	r0, [r3, #0]
 8011b1e:	1d3a      	adds	r2, r7, #4
 8011b20:	4b2c      	ldr	r3, [pc, #176]	@ (8011bd4 <HRS_Init+0x238>)
 8011b22:	9305      	str	r3, [sp, #20]
 8011b24:	2300      	movs	r3, #0
 8011b26:	9304      	str	r3, [sp, #16]
 8011b28:	230a      	movs	r3, #10
 8011b2a:	9303      	str	r3, [sp, #12]
 8011b2c:	2302      	movs	r3, #2
 8011b2e:	9302      	str	r3, [sp, #8]
 8011b30:	2300      	movs	r3, #0
 8011b32:	9301      	str	r3, [sp, #4]
 8011b34:	2308      	movs	r3, #8
 8011b36:	9300      	str	r3, [sp, #0]
 8011b38:	23f0      	movs	r3, #240	@ 0xf0
 8011b3a:	2101      	movs	r1, #1
 8011b3c:	f7fe fe11 	bl	8010762 <aci_gatt_add_char>
 8011b40:	4603      	mov	r3, r0
 8011b42:	71fb      	strb	r3, [r7, #7]
                                   GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   0, /* isVariable: 0*/
                                   &(HRS_Context.ControlPointCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 8011b44:	79fb      	ldrb	r3, [r7, #7]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d110      	bne.n	8011b6c <HRS_Init+0x1d0>
  {
    BLE_DBG_HRS_MSG ("Control Point Characteristic Added Successfully  %04X \r\n",
 8011b4a:	4817      	ldr	r0, [pc, #92]	@ (8011ba8 <HRS_Init+0x20c>)
 8011b4c:	f7ff fb1c 	bl	8011188 <DbgTraceGetFileName>
 8011b50:	4601      	mov	r1, r0
 8011b52:	f240 2376 	movw	r3, #630	@ 0x276
 8011b56:	4a15      	ldr	r2, [pc, #84]	@ (8011bac <HRS_Init+0x210>)
 8011b58:	4815      	ldr	r0, [pc, #84]	@ (8011bb0 <HRS_Init+0x214>)
 8011b5a:	f002 fc77 	bl	801444c <iprintf>
 8011b5e:	4b11      	ldr	r3, [pc, #68]	@ (8011ba4 <HRS_Init+0x208>)
 8011b60:	88db      	ldrh	r3, [r3, #6]
 8011b62:	4619      	mov	r1, r3
 8011b64:	481c      	ldr	r0, [pc, #112]	@ (8011bd8 <HRS_Init+0x23c>)
 8011b66:	f002 fc71 	bl	801444c <iprintf>
  }
#endif
  
  
  
  return;
 8011b6a:	e00f      	b.n	8011b8c <HRS_Init+0x1f0>
    BLE_DBG_HRS_MSG ("FAILED to add Control Point Characteristic, Error: %02X !!\r\n",
 8011b6c:	480e      	ldr	r0, [pc, #56]	@ (8011ba8 <HRS_Init+0x20c>)
 8011b6e:	f7ff fb0b 	bl	8011188 <DbgTraceGetFileName>
 8011b72:	4601      	mov	r1, r0
 8011b74:	f240 237b 	movw	r3, #635	@ 0x27b
 8011b78:	4a0c      	ldr	r2, [pc, #48]	@ (8011bac <HRS_Init+0x210>)
 8011b7a:	480d      	ldr	r0, [pc, #52]	@ (8011bb0 <HRS_Init+0x214>)
 8011b7c:	f002 fc66 	bl	801444c <iprintf>
 8011b80:	79fb      	ldrb	r3, [r7, #7]
 8011b82:	4619      	mov	r1, r3
 8011b84:	4815      	ldr	r0, [pc, #84]	@ (8011bdc <HRS_Init+0x240>)
 8011b86:	f002 fc61 	bl	801444c <iprintf>
  return;
 8011b8a:	bf00      	nop
}
 8011b8c:	3708      	adds	r7, #8
 8011b8e:	46bd      	mov	sp, r7
 8011b90:	bd80      	pop	{r7, pc}
 8011b92:	bf00      	nop
 8011b94:	080117a9 	.word	0x080117a9
 8011b98:	20002654 	.word	0x20002654
 8011b9c:	20003a58 	.word	0x20003a58
 8011ba0:	20003a54 	.word	0x20003a54
 8011ba4:	20000604 	.word	0x20000604
 8011ba8:	08018364 	.word	0x08018364
 8011bac:	0801d368 	.word	0x0801d368
 8011bb0:	080183cc 	.word	0x080183cc
 8011bb4:	080184fc 	.word	0x080184fc
 8011bb8:	08018534 	.word	0x08018534
 8011bbc:	20000606 	.word	0x20000606
 8011bc0:	08018570 	.word	0x08018570
 8011bc4:	080185b4 	.word	0x080185b4
 8011bc8:	20000608 	.word	0x20000608
 8011bcc:	080185fc 	.word	0x080185fc
 8011bd0:	0801863c 	.word	0x0801863c
 8011bd4:	2000060a 	.word	0x2000060a
 8011bd8:	08018680 	.word	0x08018680
 8011bdc:	080186bc 	.word	0x080186bc

08011be0 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 8011be0:	b580      	push	{r7, lr}
 8011be2:	b084      	sub	sp, #16
 8011be4:	af00      	add	r7, sp, #0
 8011be6:	60f8      	str	r0, [r7, #12]
 8011be8:	60b9      	str	r1, [r7, #8]
 8011bea:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 8011bec:	687a      	ldr	r2, [r7, #4]
 8011bee:	68b9      	ldr	r1, [r7, #8]
 8011bf0:	68f8      	ldr	r0, [r7, #12]
 8011bf2:	f002 fe50 	bl	8014896 <memcpy>
 8011bf6:	4603      	mov	r3, r0
}
 8011bf8:	4618      	mov	r0, r3
 8011bfa:	3710      	adds	r7, #16
 8011bfc:	46bd      	mov	sp, r7
 8011bfe:	bd80      	pop	{r7, pc}

08011c00 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 8011c00:	b580      	push	{r7, lr}
 8011c02:	b084      	sub	sp, #16
 8011c04:	af00      	add	r7, sp, #0
 8011c06:	60f8      	str	r0, [r7, #12]
 8011c08:	60b9      	str	r1, [r7, #8]
 8011c0a:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8011c0c:	687a      	ldr	r2, [r7, #4]
 8011c0e:	68b9      	ldr	r1, [r7, #8]
 8011c10:	68f8      	ldr	r0, [r7, #12]
 8011c12:	f002 fd9b 	bl	801474c <memset>
 8011c16:	4603      	mov	r3, r0
}
 8011c18:	4618      	mov	r0, r3
 8011c1a:	3710      	adds	r7, #16
 8011c1c:	46bd      	mov	sp, r7
 8011c1e:	bd80      	pop	{r7, pc}

08011c20 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8011c20:	b480      	push	{r7}
 8011c22:	b085      	sub	sp, #20
 8011c24:	af00      	add	r7, sp, #0
 8011c26:	4603      	mov	r3, r0
 8011c28:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8011c2a:	4b0f      	ldr	r3, [pc, #60]	@ (8011c68 <OTP_Read+0x48>)
 8011c2c:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8011c2e:	e002      	b.n	8011c36 <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8011c30:	68fb      	ldr	r3, [r7, #12]
 8011c32:	3b08      	subs	r3, #8
 8011c34:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8011c36:	68fb      	ldr	r3, [r7, #12]
 8011c38:	3307      	adds	r3, #7
 8011c3a:	781b      	ldrb	r3, [r3, #0]
 8011c3c:	79fa      	ldrb	r2, [r7, #7]
 8011c3e:	429a      	cmp	r2, r3
 8011c40:	d003      	beq.n	8011c4a <OTP_Read+0x2a>
 8011c42:	68fb      	ldr	r3, [r7, #12]
 8011c44:	4a09      	ldr	r2, [pc, #36]	@ (8011c6c <OTP_Read+0x4c>)
 8011c46:	4293      	cmp	r3, r2
 8011c48:	d1f2      	bne.n	8011c30 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8011c4a:	68fb      	ldr	r3, [r7, #12]
 8011c4c:	3307      	adds	r3, #7
 8011c4e:	781b      	ldrb	r3, [r3, #0]
 8011c50:	79fa      	ldrb	r2, [r7, #7]
 8011c52:	429a      	cmp	r2, r3
 8011c54:	d001      	beq.n	8011c5a <OTP_Read+0x3a>
  {
    p_id = 0 ;
 8011c56:	2300      	movs	r3, #0
 8011c58:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8011c5a:	68fb      	ldr	r3, [r7, #12]
}
 8011c5c:	4618      	mov	r0, r3
 8011c5e:	3714      	adds	r7, #20
 8011c60:	46bd      	mov	sp, r7
 8011c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c66:	4770      	bx	lr
 8011c68:	1fff73f8 	.word	0x1fff73f8
 8011c6c:	1fff7000 	.word	0x1fff7000

08011c70 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8011c70:	b580      	push	{r7, lr}
 8011c72:	b088      	sub	sp, #32
 8011c74:	af00      	add	r7, sp, #0
 8011c76:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8011c78:	f107 030c 	add.w	r3, r7, #12
 8011c7c:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8011c7e:	687b      	ldr	r3, [r7, #4]
 8011c80:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 8011c84:	69fb      	ldr	r3, [r7, #28]
 8011c86:	212e      	movs	r1, #46	@ 0x2e
 8011c88:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 8011c8c:	f000 f94c 	bl	8011f28 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8011c90:	69fb      	ldr	r3, [r7, #28]
 8011c92:	330b      	adds	r3, #11
 8011c94:	78db      	ldrb	r3, [r3, #3]
}
 8011c96:	4618      	mov	r0, r3
 8011c98:	3720      	adds	r7, #32
 8011c9a:	46bd      	mov	sp, r7
 8011c9c:	bd80      	pop	{r7, pc}

08011c9e <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8011c9e:	b580      	push	{r7, lr}
 8011ca0:	b088      	sub	sp, #32
 8011ca2:	af00      	add	r7, sp, #0
 8011ca4:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8011ca6:	f107 030c 	add.w	r3, r7, #12
 8011caa:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 8011cb2:	69fb      	ldr	r3, [r7, #28]
 8011cb4:	210f      	movs	r1, #15
 8011cb6:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 8011cba:	f000 f935 	bl	8011f28 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8011cbe:	69fb      	ldr	r3, [r7, #28]
 8011cc0:	330b      	adds	r3, #11
 8011cc2:	78db      	ldrb	r3, [r3, #3]
}
 8011cc4:	4618      	mov	r0, r3
 8011cc6:	3720      	adds	r7, #32
 8011cc8:	46bd      	mov	sp, r7
 8011cca:	bd80      	pop	{r7, pc}

08011ccc <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 8011ccc:	b580      	push	{r7, lr}
 8011cce:	b088      	sub	sp, #32
 8011cd0:	af00      	add	r7, sp, #0
 8011cd2:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8011cd4:	f107 030c 	add.w	r3, r7, #12
 8011cd8:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 8011cda:	69fb      	ldr	r3, [r7, #28]
 8011cdc:	687a      	ldr	r2, [r7, #4]
 8011cde:	2110      	movs	r1, #16
 8011ce0:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 8011ce4:	f000 f920 	bl	8011f28 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8011ce8:	69fb      	ldr	r3, [r7, #28]
 8011cea:	330b      	adds	r3, #11
 8011cec:	78db      	ldrb	r3, [r3, #3]
}
 8011cee:	4618      	mov	r0, r3
 8011cf0:	3720      	adds	r7, #32
 8011cf2:	46bd      	mov	sp, r7
 8011cf4:	bd80      	pop	{r7, pc}
	...

08011cf8 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 8011cf8:	b480      	push	{r7}
 8011cfa:	b08b      	sub	sp, #44	@ 0x2c
 8011cfc:	af00      	add	r7, sp, #0
 8011cfe:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 8011d00:	2300      	movs	r3, #0
 8011d02:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 8011d04:	2300      	movs	r3, #0
 8011d06:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8011d08:	2300      	movs	r3, #0
 8011d0a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8011d0c:	2300      	movs	r3, #0
 8011d0e:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8011d10:	2300      	movs	r3, #0
 8011d12:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 8011d14:	2300      	movs	r3, #0
 8011d16:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8011d18:	2300      	movs	r3, #0
 8011d1a:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8011d1c:	2300      	movs	r3, #0
 8011d1e:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8011d20:	4b4a      	ldr	r3, [pc, #296]	@ (8011e4c <SHCI_GetWirelessFwInfo+0x154>)
 8011d22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011d24:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011d28:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8011d2a:	693b      	ldr	r3, [r7, #16]
 8011d2c:	009b      	lsls	r3, r3, #2
 8011d2e:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8011d32:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8011d3a:	68bb      	ldr	r3, [r7, #8]
 8011d3c:	681b      	ldr	r3, [r3, #0]
 8011d3e:	4a44      	ldr	r2, [pc, #272]	@ (8011e50 <SHCI_GetWirelessFwInfo+0x158>)
 8011d40:	4293      	cmp	r3, r2
 8011d42:	d10f      	bne.n	8011d64 <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 8011d44:	68bb      	ldr	r3, [r7, #8]
 8011d46:	695b      	ldr	r3, [r3, #20]
 8011d48:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8011d4a:	68bb      	ldr	r3, [r7, #8]
 8011d4c:	699b      	ldr	r3, [r3, #24]
 8011d4e:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8011d50:	68bb      	ldr	r3, [r7, #8]
 8011d52:	69db      	ldr	r3, [r3, #28]
 8011d54:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 8011d56:	68bb      	ldr	r3, [r7, #8]
 8011d58:	68db      	ldr	r3, [r3, #12]
 8011d5a:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8011d5c:	68bb      	ldr	r3, [r7, #8]
 8011d5e:	691b      	ldr	r3, [r3, #16]
 8011d60:	617b      	str	r3, [r7, #20]
 8011d62:	e01a      	b.n	8011d9a <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 8011d64:	693b      	ldr	r3, [r7, #16]
 8011d66:	009b      	lsls	r3, r3, #2
 8011d68:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8011d6c:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8011d70:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 8011d72:	68fb      	ldr	r3, [r7, #12]
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	691b      	ldr	r3, [r3, #16]
 8011d78:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8011d7a:	68fb      	ldr	r3, [r7, #12]
 8011d7c:	681b      	ldr	r3, [r3, #0]
 8011d7e:	695b      	ldr	r3, [r3, #20]
 8011d80:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	699b      	ldr	r3, [r3, #24]
 8011d88:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8011d8a:	68fb      	ldr	r3, [r7, #12]
 8011d8c:	681b      	ldr	r3, [r3, #0]
 8011d8e:	685b      	ldr	r3, [r3, #4]
 8011d90:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 8011d92:	68fb      	ldr	r3, [r7, #12]
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	689b      	ldr	r3, [r3, #8]
 8011d98:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8011d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011d9c:	0e1b      	lsrs	r3, r3, #24
 8011d9e:	b2da      	uxtb	r2, r3
 8011da0:	687b      	ldr	r3, [r7, #4]
 8011da2:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8011da4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011da6:	0c1b      	lsrs	r3, r3, #16
 8011da8:	b2da      	uxtb	r2, r3
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8011dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011db0:	0a1b      	lsrs	r3, r3, #8
 8011db2:	b2da      	uxtb	r2, r3
 8011db4:	687b      	ldr	r3, [r7, #4]
 8011db6:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 8011db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011dba:	091b      	lsrs	r3, r3, #4
 8011dbc:	b2db      	uxtb	r3, r3
 8011dbe:	f003 030f 	and.w	r3, r3, #15
 8011dc2:	b2da      	uxtb	r2, r3
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 8011dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011dca:	b2db      	uxtb	r3, r3
 8011dcc:	f003 030f 	and.w	r3, r3, #15
 8011dd0:	b2da      	uxtb	r2, r3
 8011dd2:	687b      	ldr	r3, [r7, #4]
 8011dd4:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8011dd6:	6a3b      	ldr	r3, [r7, #32]
 8011dd8:	0e1b      	lsrs	r3, r3, #24
 8011dda:	b2da      	uxtb	r2, r3
 8011ddc:	687b      	ldr	r3, [r7, #4]
 8011dde:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8011de0:	6a3b      	ldr	r3, [r7, #32]
 8011de2:	0c1b      	lsrs	r3, r3, #16
 8011de4:	b2da      	uxtb	r2, r3
 8011de6:	687b      	ldr	r3, [r7, #4]
 8011de8:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 8011dea:	6a3b      	ldr	r3, [r7, #32]
 8011dec:	0a1b      	lsrs	r3, r3, #8
 8011dee:	b2da      	uxtb	r2, r3
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8011df4:	6a3b      	ldr	r3, [r7, #32]
 8011df6:	b2da      	uxtb	r2, r3
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 8011dfc:	69fb      	ldr	r3, [r7, #28]
 8011dfe:	b2da      	uxtb	r2, r3
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8011e04:	69bb      	ldr	r3, [r7, #24]
 8011e06:	0e1b      	lsrs	r3, r3, #24
 8011e08:	b2da      	uxtb	r2, r3
 8011e0a:	687b      	ldr	r3, [r7, #4]
 8011e0c:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8011e0e:	69bb      	ldr	r3, [r7, #24]
 8011e10:	0c1b      	lsrs	r3, r3, #16
 8011e12:	b2da      	uxtb	r2, r3
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8011e18:	69bb      	ldr	r3, [r7, #24]
 8011e1a:	0a1b      	lsrs	r3, r3, #8
 8011e1c:	b2da      	uxtb	r2, r3
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 8011e22:	697b      	ldr	r3, [r7, #20]
 8011e24:	0e1b      	lsrs	r3, r3, #24
 8011e26:	b2da      	uxtb	r2, r3
 8011e28:	687b      	ldr	r3, [r7, #4]
 8011e2a:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8011e2c:	697b      	ldr	r3, [r7, #20]
 8011e2e:	0c1b      	lsrs	r3, r3, #16
 8011e30:	b2da      	uxtb	r2, r3
 8011e32:	687b      	ldr	r3, [r7, #4]
 8011e34:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 8011e36:	697b      	ldr	r3, [r7, #20]
 8011e38:	b2da      	uxtb	r2, r3
 8011e3a:	687b      	ldr	r3, [r7, #4]
 8011e3c:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8011e3e:	2300      	movs	r3, #0
}
 8011e40:	4618      	mov	r0, r3
 8011e42:	372c      	adds	r7, #44	@ 0x2c
 8011e44:	46bd      	mov	sp, r7
 8011e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e4a:	4770      	bx	lr
 8011e4c:	58004000 	.word	0x58004000
 8011e50:	a94656b9 	.word	0xa94656b9

08011e54 <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8011e54:	b580      	push	{r7, lr}
 8011e56:	b082      	sub	sp, #8
 8011e58:	af00      	add	r7, sp, #0
 8011e5a:	6078      	str	r0, [r7, #4]
 8011e5c:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8011e5e:	683b      	ldr	r3, [r7, #0]
 8011e60:	685b      	ldr	r3, [r3, #4]
 8011e62:	4a08      	ldr	r2, [pc, #32]	@ (8011e84 <shci_init+0x30>)
 8011e64:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 8011e66:	4a08      	ldr	r2, [pc, #32]	@ (8011e88 <shci_init+0x34>)
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8011e6c:	4806      	ldr	r0, [pc, #24]	@ (8011e88 <shci_init+0x34>)
 8011e6e:	f000 f915 	bl	801209c <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 8011e72:	683b      	ldr	r3, [r7, #0]
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	4618      	mov	r0, r3
 8011e78:	f000 f898 	bl	8011fac <TlInit>

  return;
 8011e7c:	bf00      	nop
}
 8011e7e:	3708      	adds	r7, #8
 8011e80:	46bd      	mov	sp, r7
 8011e82:	bd80      	pop	{r7, pc}
 8011e84:	20003a80 	.word	0x20003a80
 8011e88:	20003a60 	.word	0x20003a60

08011e8c <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8011e8c:	b580      	push	{r7, lr}
 8011e8e:	b084      	sub	sp, #16
 8011e90:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8011e92:	4822      	ldr	r0, [pc, #136]	@ (8011f1c <shci_user_evt_proc+0x90>)
 8011e94:	f000 f926 	bl	80120e4 <LST_is_empty>
 8011e98:	4603      	mov	r3, r0
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d12b      	bne.n	8011ef6 <shci_user_evt_proc+0x6a>
 8011e9e:	4b20      	ldr	r3, [pc, #128]	@ (8011f20 <shci_user_evt_proc+0x94>)
 8011ea0:	781b      	ldrb	r3, [r3, #0]
 8011ea2:	2b00      	cmp	r3, #0
 8011ea4:	d027      	beq.n	8011ef6 <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8011ea6:	f107 030c 	add.w	r3, r7, #12
 8011eaa:	4619      	mov	r1, r3
 8011eac:	481b      	ldr	r0, [pc, #108]	@ (8011f1c <shci_user_evt_proc+0x90>)
 8011eae:	f000 f9a8 	bl	8012202 <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 8011eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8011f24 <shci_user_evt_proc+0x98>)
 8011eb4:	69db      	ldr	r3, [r3, #28]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d00c      	beq.n	8011ed4 <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8011eba:	68fb      	ldr	r3, [r7, #12]
 8011ebc:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 8011ebe:	2301      	movs	r3, #1
 8011ec0:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 8011ec2:	4b18      	ldr	r3, [pc, #96]	@ (8011f24 <shci_user_evt_proc+0x98>)
 8011ec4:	69db      	ldr	r3, [r3, #28]
 8011ec6:	1d3a      	adds	r2, r7, #4
 8011ec8:	4610      	mov	r0, r2
 8011eca:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 8011ecc:	793a      	ldrb	r2, [r7, #4]
 8011ece:	4b14      	ldr	r3, [pc, #80]	@ (8011f20 <shci_user_evt_proc+0x94>)
 8011ed0:	701a      	strb	r2, [r3, #0]
 8011ed2:	e002      	b.n	8011eda <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8011ed4:	4b12      	ldr	r3, [pc, #72]	@ (8011f20 <shci_user_evt_proc+0x94>)
 8011ed6:	2201      	movs	r2, #1
 8011ed8:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 8011eda:	4b11      	ldr	r3, [pc, #68]	@ (8011f20 <shci_user_evt_proc+0x94>)
 8011edc:	781b      	ldrb	r3, [r3, #0]
 8011ede:	2b00      	cmp	r3, #0
 8011ee0:	d004      	beq.n	8011eec <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8011ee2:	68fb      	ldr	r3, [r7, #12]
 8011ee4:	4618      	mov	r0, r3
 8011ee6:	f000 fe9d 	bl	8012c24 <TL_MM_EvtDone>
 8011eea:	e004      	b.n	8011ef6 <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8011eec:	68fb      	ldr	r3, [r7, #12]
 8011eee:	4619      	mov	r1, r3
 8011ef0:	480a      	ldr	r0, [pc, #40]	@ (8011f1c <shci_user_evt_proc+0x90>)
 8011ef2:	f000 f919 	bl	8012128 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 8011ef6:	4809      	ldr	r0, [pc, #36]	@ (8011f1c <shci_user_evt_proc+0x90>)
 8011ef8:	f000 f8f4 	bl	80120e4 <LST_is_empty>
 8011efc:	4603      	mov	r3, r0
 8011efe:	2b00      	cmp	r3, #0
 8011f00:	d107      	bne.n	8011f12 <shci_user_evt_proc+0x86>
 8011f02:	4b07      	ldr	r3, [pc, #28]	@ (8011f20 <shci_user_evt_proc+0x94>)
 8011f04:	781b      	ldrb	r3, [r3, #0]
 8011f06:	2b00      	cmp	r3, #0
 8011f08:	d003      	beq.n	8011f12 <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8011f0a:	4804      	ldr	r0, [pc, #16]	@ (8011f1c <shci_user_evt_proc+0x90>)
 8011f0c:	f7ef fcd3 	bl	80018b6 <shci_notify_asynch_evt>
  }


  return;
 8011f10:	bf00      	nop
 8011f12:	bf00      	nop
}
 8011f14:	3710      	adds	r7, #16
 8011f16:	46bd      	mov	sp, r7
 8011f18:	bd80      	pop	{r7, pc}
 8011f1a:	bf00      	nop
 8011f1c:	20000630 	.word	0x20000630
 8011f20:	20000640 	.word	0x20000640
 8011f24:	20003a60 	.word	0x20003a60

08011f28 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8011f28:	b580      	push	{r7, lr}
 8011f2a:	b084      	sub	sp, #16
 8011f2c:	af00      	add	r7, sp, #0
 8011f2e:	60ba      	str	r2, [r7, #8]
 8011f30:	607b      	str	r3, [r7, #4]
 8011f32:	4603      	mov	r3, r0
 8011f34:	81fb      	strh	r3, [r7, #14]
 8011f36:	460b      	mov	r3, r1
 8011f38:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8011f3a:	2000      	movs	r0, #0
 8011f3c:	f000 f868 	bl	8012010 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8011f40:	4b17      	ldr	r3, [pc, #92]	@ (8011fa0 <shci_send+0x78>)
 8011f42:	681b      	ldr	r3, [r3, #0]
 8011f44:	89fa      	ldrh	r2, [r7, #14]
 8011f46:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8011f4a:	4b15      	ldr	r3, [pc, #84]	@ (8011fa0 <shci_send+0x78>)
 8011f4c:	681b      	ldr	r3, [r3, #0]
 8011f4e:	7b7a      	ldrb	r2, [r7, #13]
 8011f50:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 8011f52:	4b13      	ldr	r3, [pc, #76]	@ (8011fa0 <shci_send+0x78>)
 8011f54:	681b      	ldr	r3, [r3, #0]
 8011f56:	330c      	adds	r3, #12
 8011f58:	7b7a      	ldrb	r2, [r7, #13]
 8011f5a:	68b9      	ldr	r1, [r7, #8]
 8011f5c:	4618      	mov	r0, r3
 8011f5e:	f002 fc9a 	bl	8014896 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 8011f62:	4b10      	ldr	r3, [pc, #64]	@ (8011fa4 <shci_send+0x7c>)
 8011f64:	2201      	movs	r2, #1
 8011f66:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 8011f68:	4b0f      	ldr	r3, [pc, #60]	@ (8011fa8 <shci_send+0x80>)
 8011f6a:	691b      	ldr	r3, [r3, #16]
 8011f6c:	2100      	movs	r1, #0
 8011f6e:	2000      	movs	r0, #0
 8011f70:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 8011f72:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8011f76:	f7ef fcb5 	bl	80018e4 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	f103 0008 	add.w	r0, r3, #8
 8011f80:	4b07      	ldr	r3, [pc, #28]	@ (8011fa0 <shci_send+0x78>)
 8011f82:	6819      	ldr	r1, [r3, #0]
 8011f84:	4b06      	ldr	r3, [pc, #24]	@ (8011fa0 <shci_send+0x78>)
 8011f86:	681b      	ldr	r3, [r3, #0]
 8011f88:	789b      	ldrb	r3, [r3, #2]
 8011f8a:	3303      	adds	r3, #3
 8011f8c:	461a      	mov	r2, r3
 8011f8e:	f002 fc82 	bl	8014896 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8011f92:	2001      	movs	r0, #1
 8011f94:	f000 f83c 	bl	8012010 <Cmd_SetStatus>

  return;
 8011f98:	bf00      	nop
}
 8011f9a:	3710      	adds	r7, #16
 8011f9c:	46bd      	mov	sp, r7
 8011f9e:	bd80      	pop	{r7, pc}
 8011fa0:	2000063c 	.word	0x2000063c
 8011fa4:	20003a84 	.word	0x20003a84
 8011fa8:	20003a60 	.word	0x20003a60

08011fac <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8011fac:	b580      	push	{r7, lr}
 8011fae:	b086      	sub	sp, #24
 8011fb0:	af00      	add	r7, sp, #0
 8011fb2:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 8011fb4:	4a10      	ldr	r2, [pc, #64]	@ (8011ff8 <TlInit+0x4c>)
 8011fb6:	687b      	ldr	r3, [r7, #4]
 8011fb8:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 8011fba:	4810      	ldr	r0, [pc, #64]	@ (8011ffc <TlInit+0x50>)
 8011fbc:	f000 f882 	bl	80120c4 <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 8011fc0:	2001      	movs	r0, #1
 8011fc2:	f000 f825 	bl	8012010 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 8011fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8012000 <TlInit+0x54>)
 8011fc8:	2201      	movs	r2, #1
 8011fca:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 8011fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8012004 <TlInit+0x58>)
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d00c      	beq.n	8011fee <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 8011fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8012008 <TlInit+0x5c>)
 8011fda:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 8011fdc:	4b0b      	ldr	r3, [pc, #44]	@ (801200c <TlInit+0x60>)
 8011fde:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 8011fe0:	4b08      	ldr	r3, [pc, #32]	@ (8012004 <TlInit+0x58>)
 8011fe2:	681b      	ldr	r3, [r3, #0]
 8011fe4:	f107 020c 	add.w	r2, r7, #12
 8011fe8:	4610      	mov	r0, r2
 8011fea:	4798      	blx	r3
  }

  return;
 8011fec:	bf00      	nop
 8011fee:	bf00      	nop
}
 8011ff0:	3718      	adds	r7, #24
 8011ff2:	46bd      	mov	sp, r7
 8011ff4:	bd80      	pop	{r7, pc}
 8011ff6:	bf00      	nop
 8011ff8:	2000063c 	.word	0x2000063c
 8011ffc:	20000630 	.word	0x20000630
 8012000:	20000640 	.word	0x20000640
 8012004:	20003a60 	.word	0x20003a60
 8012008:	08012061 	.word	0x08012061
 801200c:	08012079 	.word	0x08012079

08012010 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8012010:	b580      	push	{r7, lr}
 8012012:	b082      	sub	sp, #8
 8012014:	af00      	add	r7, sp, #0
 8012016:	4603      	mov	r3, r0
 8012018:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 801201a:	79fb      	ldrb	r3, [r7, #7]
 801201c:	2b00      	cmp	r3, #0
 801201e:	d10b      	bne.n	8012038 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8012020:	4b0d      	ldr	r3, [pc, #52]	@ (8012058 <Cmd_SetStatus+0x48>)
 8012022:	681b      	ldr	r3, [r3, #0]
 8012024:	2b00      	cmp	r3, #0
 8012026:	d003      	beq.n	8012030 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8012028:	4b0b      	ldr	r3, [pc, #44]	@ (8012058 <Cmd_SetStatus+0x48>)
 801202a:	681b      	ldr	r3, [r3, #0]
 801202c:	2000      	movs	r0, #0
 801202e:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8012030:	4b0a      	ldr	r3, [pc, #40]	@ (801205c <Cmd_SetStatus+0x4c>)
 8012032:	2200      	movs	r2, #0
 8012034:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 8012036:	e00b      	b.n	8012050 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8012038:	4b08      	ldr	r3, [pc, #32]	@ (801205c <Cmd_SetStatus+0x4c>)
 801203a:	2201      	movs	r2, #1
 801203c:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 801203e:	4b06      	ldr	r3, [pc, #24]	@ (8012058 <Cmd_SetStatus+0x48>)
 8012040:	681b      	ldr	r3, [r3, #0]
 8012042:	2b00      	cmp	r3, #0
 8012044:	d004      	beq.n	8012050 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 8012046:	4b04      	ldr	r3, [pc, #16]	@ (8012058 <Cmd_SetStatus+0x48>)
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	2001      	movs	r0, #1
 801204c:	4798      	blx	r3
  return;
 801204e:	bf00      	nop
 8012050:	bf00      	nop
}
 8012052:	3708      	adds	r7, #8
 8012054:	46bd      	mov	sp, r7
 8012056:	bd80      	pop	{r7, pc}
 8012058:	20003a80 	.word	0x20003a80
 801205c:	20000638 	.word	0x20000638

08012060 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8012060:	b580      	push	{r7, lr}
 8012062:	b082      	sub	sp, #8
 8012064:	af00      	add	r7, sp, #0
 8012066:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8012068:	2000      	movs	r0, #0
 801206a:	f7ef fc30 	bl	80018ce <shci_cmd_resp_release>

  return;
 801206e:	bf00      	nop
}
 8012070:	3708      	adds	r7, #8
 8012072:	46bd      	mov	sp, r7
 8012074:	bd80      	pop	{r7, pc}
	...

08012078 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8012078:	b580      	push	{r7, lr}
 801207a:	b082      	sub	sp, #8
 801207c:	af00      	add	r7, sp, #0
 801207e:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8012080:	6879      	ldr	r1, [r7, #4]
 8012082:	4805      	ldr	r0, [pc, #20]	@ (8012098 <TlUserEvtReceived+0x20>)
 8012084:	f000 f876 	bl	8012174 <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8012088:	4803      	ldr	r0, [pc, #12]	@ (8012098 <TlUserEvtReceived+0x20>)
 801208a:	f7ef fc14 	bl	80018b6 <shci_notify_asynch_evt>

  return;
 801208e:	bf00      	nop
}
 8012090:	3708      	adds	r7, #8
 8012092:	46bd      	mov	sp, r7
 8012094:	bd80      	pop	{r7, pc}
 8012096:	bf00      	nop
 8012098:	20000630 	.word	0x20000630

0801209c <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 801209c:	b480      	push	{r7}
 801209e:	b083      	sub	sp, #12
 80120a0:	af00      	add	r7, sp, #0
 80120a2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	4a05      	ldr	r2, [pc, #20]	@ (80120bc <shci_register_io_bus+0x20>)
 80120a8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 80120aa:	687b      	ldr	r3, [r7, #4]
 80120ac:	4a04      	ldr	r2, [pc, #16]	@ (80120c0 <shci_register_io_bus+0x24>)
 80120ae:	611a      	str	r2, [r3, #16]

  return;
 80120b0:	bf00      	nop
}
 80120b2:	370c      	adds	r7, #12
 80120b4:	46bd      	mov	sp, r7
 80120b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120ba:	4770      	bx	lr
 80120bc:	08012ab1 	.word	0x08012ab1
 80120c0:	08012b05 	.word	0x08012b05

080120c4 <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 80120c4:	b480      	push	{r7}
 80120c6:	b083      	sub	sp, #12
 80120c8:	af00      	add	r7, sp, #0
 80120ca:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80120cc:	687b      	ldr	r3, [r7, #4]
 80120ce:	687a      	ldr	r2, [r7, #4]
 80120d0:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	687a      	ldr	r2, [r7, #4]
 80120d6:	605a      	str	r2, [r3, #4]
}
 80120d8:	bf00      	nop
 80120da:	370c      	adds	r7, #12
 80120dc:	46bd      	mov	sp, r7
 80120de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120e2:	4770      	bx	lr

080120e4 <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 80120e4:	b480      	push	{r7}
 80120e6:	b087      	sub	sp, #28
 80120e8:	af00      	add	r7, sp, #0
 80120ea:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80120ec:	f3ef 8310 	mrs	r3, PRIMASK
 80120f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80120f2:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80120f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80120f6:	b672      	cpsid	i
}
 80120f8:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	681b      	ldr	r3, [r3, #0]
 80120fe:	687a      	ldr	r2, [r7, #4]
 8012100:	429a      	cmp	r2, r3
 8012102:	d102      	bne.n	801210a <LST_is_empty+0x26>
  {
    return_value = TRUE;
 8012104:	2301      	movs	r3, #1
 8012106:	75fb      	strb	r3, [r7, #23]
 8012108:	e001      	b.n	801210e <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 801210a:	2300      	movs	r3, #0
 801210c:	75fb      	strb	r3, [r7, #23]
 801210e:	693b      	ldr	r3, [r7, #16]
 8012110:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012112:	68bb      	ldr	r3, [r7, #8]
 8012114:	f383 8810 	msr	PRIMASK, r3
}
 8012118:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 801211a:	7dfb      	ldrb	r3, [r7, #23]
}
 801211c:	4618      	mov	r0, r3
 801211e:	371c      	adds	r7, #28
 8012120:	46bd      	mov	sp, r7
 8012122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012126:	4770      	bx	lr

08012128 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8012128:	b480      	push	{r7}
 801212a:	b087      	sub	sp, #28
 801212c:	af00      	add	r7, sp, #0
 801212e:	6078      	str	r0, [r7, #4]
 8012130:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012132:	f3ef 8310 	mrs	r3, PRIMASK
 8012136:	60fb      	str	r3, [r7, #12]
  return(result);
 8012138:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801213a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801213c:	b672      	cpsid	i
}
 801213e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	681a      	ldr	r2, [r3, #0]
 8012144:	683b      	ldr	r3, [r7, #0]
 8012146:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8012148:	683b      	ldr	r3, [r7, #0]
 801214a:	687a      	ldr	r2, [r7, #4]
 801214c:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	683a      	ldr	r2, [r7, #0]
 8012152:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8012154:	683b      	ldr	r3, [r7, #0]
 8012156:	681b      	ldr	r3, [r3, #0]
 8012158:	683a      	ldr	r2, [r7, #0]
 801215a:	605a      	str	r2, [r3, #4]
 801215c:	697b      	ldr	r3, [r7, #20]
 801215e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012160:	693b      	ldr	r3, [r7, #16]
 8012162:	f383 8810 	msr	PRIMASK, r3
}
 8012166:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8012168:	bf00      	nop
 801216a:	371c      	adds	r7, #28
 801216c:	46bd      	mov	sp, r7
 801216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012172:	4770      	bx	lr

08012174 <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 8012174:	b480      	push	{r7}
 8012176:	b087      	sub	sp, #28
 8012178:	af00      	add	r7, sp, #0
 801217a:	6078      	str	r0, [r7, #4]
 801217c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801217e:	f3ef 8310 	mrs	r3, PRIMASK
 8012182:	60fb      	str	r3, [r7, #12]
  return(result);
 8012184:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8012186:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012188:	b672      	cpsid	i
}
 801218a:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 801218c:	683b      	ldr	r3, [r7, #0]
 801218e:	687a      	ldr	r2, [r7, #4]
 8012190:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8012192:	687b      	ldr	r3, [r7, #4]
 8012194:	685a      	ldr	r2, [r3, #4]
 8012196:	683b      	ldr	r3, [r7, #0]
 8012198:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	683a      	ldr	r2, [r7, #0]
 801219e:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80121a0:	683b      	ldr	r3, [r7, #0]
 80121a2:	685b      	ldr	r3, [r3, #4]
 80121a4:	683a      	ldr	r2, [r7, #0]
 80121a6:	601a      	str	r2, [r3, #0]
 80121a8:	697b      	ldr	r3, [r7, #20]
 80121aa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80121ac:	693b      	ldr	r3, [r7, #16]
 80121ae:	f383 8810 	msr	PRIMASK, r3
}
 80121b2:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80121b4:	bf00      	nop
 80121b6:	371c      	adds	r7, #28
 80121b8:	46bd      	mov	sp, r7
 80121ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121be:	4770      	bx	lr

080121c0 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 80121c0:	b480      	push	{r7}
 80121c2:	b087      	sub	sp, #28
 80121c4:	af00      	add	r7, sp, #0
 80121c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80121c8:	f3ef 8310 	mrs	r3, PRIMASK
 80121cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80121ce:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80121d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80121d2:	b672      	cpsid	i
}
 80121d4:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	685b      	ldr	r3, [r3, #4]
 80121da:	687a      	ldr	r2, [r7, #4]
 80121dc:	6812      	ldr	r2, [r2, #0]
 80121de:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	687a      	ldr	r2, [r7, #4]
 80121e6:	6852      	ldr	r2, [r2, #4]
 80121e8:	605a      	str	r2, [r3, #4]
 80121ea:	697b      	ldr	r3, [r7, #20]
 80121ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80121ee:	693b      	ldr	r3, [r7, #16]
 80121f0:	f383 8810 	msr	PRIMASK, r3
}
 80121f4:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80121f6:	bf00      	nop
 80121f8:	371c      	adds	r7, #28
 80121fa:	46bd      	mov	sp, r7
 80121fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012200:	4770      	bx	lr

08012202 <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 8012202:	b580      	push	{r7, lr}
 8012204:	b086      	sub	sp, #24
 8012206:	af00      	add	r7, sp, #0
 8012208:	6078      	str	r0, [r7, #4]
 801220a:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801220c:	f3ef 8310 	mrs	r3, PRIMASK
 8012210:	60fb      	str	r3, [r7, #12]
  return(result);
 8012212:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8012214:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012216:	b672      	cpsid	i
}
 8012218:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	681a      	ldr	r2, [r3, #0]
 801221e:	683b      	ldr	r3, [r7, #0]
 8012220:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	4618      	mov	r0, r3
 8012228:	f7ff ffca 	bl	80121c0 <LST_remove_node>
 801222c:	697b      	ldr	r3, [r7, #20]
 801222e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012230:	693b      	ldr	r3, [r7, #16]
 8012232:	f383 8810 	msr	PRIMASK, r3
}
 8012236:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8012238:	bf00      	nop
 801223a:	3718      	adds	r7, #24
 801223c:	46bd      	mov	sp, r7
 801223e:	bd80      	pop	{r7, pc}

08012240 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 8012240:	b480      	push	{r7}
 8012242:	b085      	sub	sp, #20
 8012244:	af00      	add	r7, sp, #0
 8012246:	60f8      	str	r0, [r7, #12]
 8012248:	60b9      	str	r1, [r7, #8]
 801224a:	607a      	str	r2, [r7, #4]
 801224c:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	68ba      	ldr	r2, [r7, #8]
 8012252:	601a      	str	r2, [r3, #0]
  q->first = 0;
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	2200      	movs	r2, #0
 8012258:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 801225a:	68fb      	ldr	r3, [r7, #12]
 801225c:	2200      	movs	r2, #0
 801225e:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 8012260:	68fb      	ldr	r3, [r7, #12]
 8012262:	2200      	movs	r2, #0
 8012264:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	2200      	movs	r2, #0
 801226a:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 801226c:	68fb      	ldr	r3, [r7, #12]
 801226e:	687a      	ldr	r2, [r7, #4]
 8012270:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 8012272:	68fb      	ldr	r3, [r7, #12]
 8012274:	887a      	ldrh	r2, [r7, #2]
 8012276:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	7e3a      	ldrb	r2, [r7, #24]
 801227c:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 801227e:	7e3b      	ldrb	r3, [r7, #24]
 8012280:	f003 0302 	and.w	r3, r3, #2
 8012284:	2b00      	cmp	r3, #0
 8012286:	d006      	beq.n	8012296 <CircularQueue_Init+0x56>
 8012288:	68fb      	ldr	r3, [r7, #12]
 801228a:	891b      	ldrh	r3, [r3, #8]
 801228c:	2b00      	cmp	r3, #0
 801228e:	d002      	beq.n	8012296 <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 8012290:	f04f 33ff 	mov.w	r3, #4294967295
 8012294:	e000      	b.n	8012298 <CircularQueue_Init+0x58>
  }
  return 0;
 8012296:	2300      	movs	r3, #0
}
 8012298:	4618      	mov	r0, r3
 801229a:	3714      	adds	r7, #20
 801229c:	46bd      	mov	sp, r7
 801229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122a2:	4770      	bx	lr

080122a4 <CircularQueue_Add>:
  * @param  elementSize:  Size of element to be added to the queue. Only used if the queue manage variable size elements
  * @param  nbElements:  number of elements in the in buffer pointed by x
  * @retval  pointer on last element just added to the queue, NULL if the element to be added do not fit in the queue (too big)
  */
uint8_t* CircularQueue_Add(queue_t *q, uint8_t* x, uint16_t elementSize, uint32_t nbElements)
{
 80122a4:	b580      	push	{r7, lr}
 80122a6:	b08e      	sub	sp, #56	@ 0x38
 80122a8:	af00      	add	r7, sp, #0
 80122aa:	60f8      	str	r0, [r7, #12]
 80122ac:	60b9      	str	r1, [r7, #8]
 80122ae:	603b      	str	r3, [r7, #0]
 80122b0:	4613      	mov	r3, r2
 80122b2:	80fb      	strh	r3, [r7, #6]

  uint8_t* ptr = NULL;                      /* fct return ptr to the element freshly added, if no room fct return NULL */
 80122b4:	2300      	movs	r3, #0
 80122b6:	623b      	str	r3, [r7, #32]
  uint16_t curElementSize = 0;              /* the size of the element currently  stored at q->last position */
 80122b8:	2300      	movs	r3, #0
 80122ba:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint8_t  elemSizeStorageRoom  = 0 ;       /* Indicate the header (which contain only size) of element in case of varaibale size element (q->elementsize == 0) */
 80122bc:	2300      	movs	r3, #0
 80122be:	77fb      	strb	r3, [r7, #31]
  uint32_t curBuffPosition;                  /* the current position in the queue buffer */
  uint32_t i;                               /* loop counter */
  uint32_t NbBytesToCopy = 0, NbCopiedBytes = 0 ; /* Indicators for copying bytes in queue */
 80122c0:	2300      	movs	r3, #0
 80122c2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80122c4:	2300      	movs	r3, #0
 80122c6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t eob_free_size;                         /* Eof End of Quque Buffer Free Size */
  uint8_t  wrap_will_occur = 0;                   /* indicate if a wrap around will occurs */
 80122c8:	2300      	movs	r3, #0
 80122ca:	77bb      	strb	r3, [r7, #30]
  uint8_t  wrapped_element_eob_size;              /* In case of Wrap around, indicate size of parta of element that fit at thened of the queuue  buffer */
  uint16_t overhead = 0;                          /* In case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG or CIRCULAR_QUEUE_NO_WRAP_FLAG options, 
 80122cc:	2300      	movs	r3, #0
 80122ce:	83bb      	strh	r3, [r7, #28]
                                                     indcate the size overhead that will be generated by adding the element with wrap management (split or no wrap ) */ 
  
  
  elemSizeStorageRoom  = (q->elementSize == 0) ? 2 : 0;
 80122d0:	68fb      	ldr	r3, [r7, #12]
 80122d2:	891b      	ldrh	r3, [r3, #8]
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	d101      	bne.n	80122dc <CircularQueue_Add+0x38>
 80122d8:	2302      	movs	r3, #2
 80122da:	e000      	b.n	80122de <CircularQueue_Add+0x3a>
 80122dc:	2300      	movs	r3, #0
 80122de:	77fb      	strb	r3, [r7, #31]
  /* retrieve the size of last element sored: the value stored at the beginning of the queue element if element size is variable otherwise take it from fixed element Size member */
  if (q->byteCount)
 80122e0:	68fb      	ldr	r3, [r7, #12]
 80122e2:	695b      	ldr	r3, [r3, #20]
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	d029      	beq.n	801233c <CircularQueue_Add+0x98>
  {
    curElementSize = (q->elementSize == 0) ? q->qBuff[q->last] + ((q->qBuff[MOD((q->last+1), q->queueMaxSize)])<<8) + 2 : q->elementSize;
 80122e8:	68fb      	ldr	r3, [r7, #12]
 80122ea:	891b      	ldrh	r3, [r3, #8]
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	d122      	bne.n	8012336 <CircularQueue_Add+0x92>
 80122f0:	68fb      	ldr	r3, [r7, #12]
 80122f2:	681a      	ldr	r2, [r3, #0]
 80122f4:	68fb      	ldr	r3, [r7, #12]
 80122f6:	691b      	ldr	r3, [r3, #16]
 80122f8:	4413      	add	r3, r2
 80122fa:	781b      	ldrb	r3, [r3, #0]
 80122fc:	4618      	mov	r0, r3
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	681a      	ldr	r2, [r3, #0]
 8012302:	68fb      	ldr	r3, [r7, #12]
 8012304:	691b      	ldr	r3, [r3, #16]
 8012306:	1c59      	adds	r1, r3, #1
 8012308:	68fb      	ldr	r3, [r7, #12]
 801230a:	685b      	ldr	r3, [r3, #4]
 801230c:	4299      	cmp	r1, r3
 801230e:	d306      	bcc.n	801231e <CircularQueue_Add+0x7a>
 8012310:	68fb      	ldr	r3, [r7, #12]
 8012312:	6919      	ldr	r1, [r3, #16]
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	685b      	ldr	r3, [r3, #4]
 8012318:	1acb      	subs	r3, r1, r3
 801231a:	3301      	adds	r3, #1
 801231c:	e002      	b.n	8012324 <CircularQueue_Add+0x80>
 801231e:	68fb      	ldr	r3, [r7, #12]
 8012320:	691b      	ldr	r3, [r3, #16]
 8012322:	3301      	adds	r3, #1
 8012324:	4413      	add	r3, r2
 8012326:	781b      	ldrb	r3, [r3, #0]
 8012328:	021b      	lsls	r3, r3, #8
 801232a:	b29b      	uxth	r3, r3
 801232c:	4403      	add	r3, r0
 801232e:	b29b      	uxth	r3, r3
 8012330:	3302      	adds	r3, #2
 8012332:	b29b      	uxth	r3, r3
 8012334:	e001      	b.n	801233a <CircularQueue_Add+0x96>
 8012336:	68fb      	ldr	r3, [r7, #12]
 8012338:	891b      	ldrh	r3, [r3, #8]
 801233a:	86fb      	strh	r3, [r7, #54]	@ 0x36
  }
  /* if queue element have fixed size , reset the elementSize arg with fixed element size value */
  if (q->elementSize > 0)               
 801233c:	68fb      	ldr	r3, [r7, #12]
 801233e:	891b      	ldrh	r3, [r3, #8]
 8012340:	2b00      	cmp	r3, #0
 8012342:	d002      	beq.n	801234a <CircularQueue_Add+0xa6>
  {
    elementSize = q->elementSize;
 8012344:	68fb      	ldr	r3, [r7, #12]
 8012346:	891b      	ldrh	r3, [r3, #8]
 8012348:	80fb      	strh	r3, [r7, #6]
  }

   eob_free_size = (q->last >= q->first) ? q->queueMaxSize - (q->last + curElementSize) : 0;
 801234a:	68fb      	ldr	r3, [r7, #12]
 801234c:	691a      	ldr	r2, [r3, #16]
 801234e:	68fb      	ldr	r3, [r7, #12]
 8012350:	68db      	ldr	r3, [r3, #12]
 8012352:	429a      	cmp	r2, r3
 8012354:	d307      	bcc.n	8012366 <CircularQueue_Add+0xc2>
 8012356:	68fb      	ldr	r3, [r7, #12]
 8012358:	685a      	ldr	r2, [r3, #4]
 801235a:	68fb      	ldr	r3, [r7, #12]
 801235c:	6919      	ldr	r1, [r3, #16]
 801235e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012360:	440b      	add	r3, r1
 8012362:	1ad3      	subs	r3, r2, r3
 8012364:	e000      	b.n	8012368 <CircularQueue_Add+0xc4>
 8012366:	2300      	movs	r3, #0
 8012368:	61bb      	str	r3, [r7, #24]

   /* check how many bytes of wrapped element (if anay) are at end of buffer */
   wrapped_element_eob_size = (((elementSize + elemSizeStorageRoom )*nbElements) < eob_free_size) ? 0 : (eob_free_size % (elementSize + elemSizeStorageRoom));
 801236a:	88fa      	ldrh	r2, [r7, #6]
 801236c:	7ffb      	ldrb	r3, [r7, #31]
 801236e:	4413      	add	r3, r2
 8012370:	461a      	mov	r2, r3
 8012372:	683b      	ldr	r3, [r7, #0]
 8012374:	fb02 f303 	mul.w	r3, r2, r3
 8012378:	69ba      	ldr	r2, [r7, #24]
 801237a:	429a      	cmp	r2, r3
 801237c:	d80b      	bhi.n	8012396 <CircularQueue_Add+0xf2>
 801237e:	88fa      	ldrh	r2, [r7, #6]
 8012380:	7ffb      	ldrb	r3, [r7, #31]
 8012382:	4413      	add	r3, r2
 8012384:	461a      	mov	r2, r3
 8012386:	69bb      	ldr	r3, [r7, #24]
 8012388:	fbb3 f1f2 	udiv	r1, r3, r2
 801238c:	fb01 f202 	mul.w	r2, r1, r2
 8012390:	1a9b      	subs	r3, r3, r2
 8012392:	b2db      	uxtb	r3, r3
 8012394:	e000      	b.n	8012398 <CircularQueue_Add+0xf4>
 8012396:	2300      	movs	r3, #0
 8012398:	75fb      	strb	r3, [r7, #23]
   wrap_will_occur  = wrapped_element_eob_size > elemSizeStorageRoom;
 801239a:	7dfa      	ldrb	r2, [r7, #23]
 801239c:	7ffb      	ldrb	r3, [r7, #31]
 801239e:	429a      	cmp	r2, r3
 80123a0:	bf8c      	ite	hi
 80123a2:	2301      	movhi	r3, #1
 80123a4:	2300      	movls	r3, #0
 80123a6:	b2db      	uxtb	r3, r3
 80123a8:	77bb      	strb	r3, [r7, #30]

   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)) ? wrapped_element_eob_size : overhead;
 80123aa:	7fbb      	ldrb	r3, [r7, #30]
 80123ac:	2b00      	cmp	r3, #0
 80123ae:	d008      	beq.n	80123c2 <CircularQueue_Add+0x11e>
 80123b0:	68fb      	ldr	r3, [r7, #12]
 80123b2:	7f1b      	ldrb	r3, [r3, #28]
 80123b4:	f003 0301 	and.w	r3, r3, #1
 80123b8:	2b00      	cmp	r3, #0
 80123ba:	d002      	beq.n	80123c2 <CircularQueue_Add+0x11e>
 80123bc:	7dfb      	ldrb	r3, [r7, #23]
 80123be:	b29b      	uxth	r3, r3
 80123c0:	e000      	b.n	80123c4 <CircularQueue_Add+0x120>
 80123c2:	8bbb      	ldrh	r3, [r7, #28]
 80123c4:	83bb      	strh	r3, [r7, #28]
   overhead = (wrap_will_occur && (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)) ? elemSizeStorageRoom  : overhead;
 80123c6:	7fbb      	ldrb	r3, [r7, #30]
 80123c8:	2b00      	cmp	r3, #0
 80123ca:	d008      	beq.n	80123de <CircularQueue_Add+0x13a>
 80123cc:	68fb      	ldr	r3, [r7, #12]
 80123ce:	7f1b      	ldrb	r3, [r3, #28]
 80123d0:	f003 0302 	and.w	r3, r3, #2
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d002      	beq.n	80123de <CircularQueue_Add+0x13a>
 80123d8:	7ffb      	ldrb	r3, [r7, #31]
 80123da:	b29b      	uxth	r3, r3
 80123dc:	e000      	b.n	80123e0 <CircularQueue_Add+0x13c>
 80123de:	8bbb      	ldrh	r3, [r7, #28]
 80123e0:	83bb      	strh	r3, [r7, #28]
   
   
  /* Store now the elements if ennough room for all elements */
  if (elementSize && ((q->byteCount + ((elementSize + elemSizeStorageRoom )*nbElements) + overhead) <= q->queueMaxSize)) 
 80123e2:	88fb      	ldrh	r3, [r7, #6]
 80123e4:	2b00      	cmp	r3, #0
 80123e6:	f000 817e 	beq.w	80126e6 <CircularQueue_Add+0x442>
 80123ea:	68fb      	ldr	r3, [r7, #12]
 80123ec:	695a      	ldr	r2, [r3, #20]
 80123ee:	88f9      	ldrh	r1, [r7, #6]
 80123f0:	7ffb      	ldrb	r3, [r7, #31]
 80123f2:	440b      	add	r3, r1
 80123f4:	4619      	mov	r1, r3
 80123f6:	683b      	ldr	r3, [r7, #0]
 80123f8:	fb01 f303 	mul.w	r3, r1, r3
 80123fc:	441a      	add	r2, r3
 80123fe:	8bbb      	ldrh	r3, [r7, #28]
 8012400:	441a      	add	r2, r3
 8012402:	68fb      	ldr	r3, [r7, #12]
 8012404:	685b      	ldr	r3, [r3, #4]
 8012406:	429a      	cmp	r2, r3
 8012408:	f200 816d 	bhi.w	80126e6 <CircularQueue_Add+0x442>
  { 
    /* loop to add all elements  */
    for (i=0; i < nbElements; i++) 
 801240c:	2300      	movs	r3, #0
 801240e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8012410:	e14a      	b.n	80126a8 <CircularQueue_Add+0x404>
    {
      q->last = MOD ((q->last + curElementSize),q->queueMaxSize);
 8012412:	68fb      	ldr	r3, [r7, #12]
 8012414:	691a      	ldr	r2, [r3, #16]
 8012416:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012418:	441a      	add	r2, r3
 801241a:	68fb      	ldr	r3, [r7, #12]
 801241c:	685b      	ldr	r3, [r3, #4]
 801241e:	429a      	cmp	r2, r3
 8012420:	d307      	bcc.n	8012432 <CircularQueue_Add+0x18e>
 8012422:	68fb      	ldr	r3, [r7, #12]
 8012424:	691a      	ldr	r2, [r3, #16]
 8012426:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012428:	441a      	add	r2, r3
 801242a:	68fb      	ldr	r3, [r7, #12]
 801242c:	685b      	ldr	r3, [r3, #4]
 801242e:	1ad3      	subs	r3, r2, r3
 8012430:	e003      	b.n	801243a <CircularQueue_Add+0x196>
 8012432:	68fb      	ldr	r3, [r7, #12]
 8012434:	691a      	ldr	r2, [r3, #16]
 8012436:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8012438:	4413      	add	r3, r2
 801243a:	68fa      	ldr	r2, [r7, #12]
 801243c:	6113      	str	r3, [r2, #16]
      curBuffPosition = q->last;
 801243e:	68fb      	ldr	r3, [r7, #12]
 8012440:	691b      	ldr	r3, [r3, #16]
 8012442:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* store the element  */
      /* store first the element size if element size is variable */
      if (q->elementSize == 0) 
 8012444:	68fb      	ldr	r3, [r7, #12]
 8012446:	891b      	ldrh	r3, [r3, #8]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d130      	bne.n	80124ae <CircularQueue_Add+0x20a>
      {
        q->qBuff[curBuffPosition++]= elementSize & 0xFF;
 801244c:	68fb      	ldr	r3, [r7, #12]
 801244e:	681a      	ldr	r2, [r3, #0]
 8012450:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012452:	1c59      	adds	r1, r3, #1
 8012454:	6339      	str	r1, [r7, #48]	@ 0x30
 8012456:	4413      	add	r3, r2
 8012458:	88fa      	ldrh	r2, [r7, #6]
 801245a:	b2d2      	uxtb	r2, r2
 801245c:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 801245e:	68fb      	ldr	r3, [r7, #12]
 8012460:	685b      	ldr	r3, [r3, #4]
 8012462:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012464:	429a      	cmp	r2, r3
 8012466:	d304      	bcc.n	8012472 <CircularQueue_Add+0x1ce>
 8012468:	68fb      	ldr	r3, [r7, #12]
 801246a:	685b      	ldr	r3, [r3, #4]
 801246c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801246e:	1ad3      	subs	r3, r2, r3
 8012470:	e000      	b.n	8012474 <CircularQueue_Add+0x1d0>
 8012472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012474:	633b      	str	r3, [r7, #48]	@ 0x30
        q->qBuff[curBuffPosition++]= (elementSize & 0xFF00) >> 8 ;
 8012476:	88fb      	ldrh	r3, [r7, #6]
 8012478:	0a1b      	lsrs	r3, r3, #8
 801247a:	b298      	uxth	r0, r3
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	681a      	ldr	r2, [r3, #0]
 8012480:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012482:	1c59      	adds	r1, r3, #1
 8012484:	6339      	str	r1, [r7, #48]	@ 0x30
 8012486:	4413      	add	r3, r2
 8012488:	b2c2      	uxtb	r2, r0
 801248a:	701a      	strb	r2, [r3, #0]
        curBuffPosition = MOD(curBuffPosition, q->queueMaxSize);
 801248c:	68fb      	ldr	r3, [r7, #12]
 801248e:	685b      	ldr	r3, [r3, #4]
 8012490:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012492:	429a      	cmp	r2, r3
 8012494:	d304      	bcc.n	80124a0 <CircularQueue_Add+0x1fc>
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	685b      	ldr	r3, [r3, #4]
 801249a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801249c:	1ad3      	subs	r3, r2, r3
 801249e:	e000      	b.n	80124a2 <CircularQueue_Add+0x1fe>
 80124a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124a2:	633b      	str	r3, [r7, #48]	@ 0x30
        q->byteCount += 2;
 80124a4:	68fb      	ldr	r3, [r7, #12]
 80124a6:	695b      	ldr	r3, [r3, #20]
 80124a8:	1c9a      	adds	r2, r3, #2
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	615a      	str	r2, [r3, #20]
      }
      
      /* Identify number of bytes of copy takeing account possible wrap, in this case NbBytesToCopy will contains size that fit at end of the queue buffer */
      NbBytesToCopy = MIN((q->queueMaxSize-curBuffPosition),elementSize);
 80124ae:	88fa      	ldrh	r2, [r7, #6]
 80124b0:	68fb      	ldr	r3, [r7, #12]
 80124b2:	6859      	ldr	r1, [r3, #4]
 80124b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124b6:	1acb      	subs	r3, r1, r3
 80124b8:	4293      	cmp	r3, r2
 80124ba:	bf28      	it	cs
 80124bc:	4613      	movcs	r3, r2
 80124be:	62bb      	str	r3, [r7, #40]	@ 0x28
      /* check if no wrap (NbBytesToCopy == elementSize) or if Wrap and no spsicf option; 
         In this case part of data will copied at the end of the buffer and the rest a the beginning */
      if ((NbBytesToCopy == elementSize) || ((NbBytesToCopy < elementSize) && (q->optionFlags == CIRCULAR_QUEUE_NO_FLAG)))
 80124c0:	88fb      	ldrh	r3, [r7, #6]
 80124c2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80124c4:	429a      	cmp	r2, r3
 80124c6:	d007      	beq.n	80124d8 <CircularQueue_Add+0x234>
 80124c8:	88fb      	ldrh	r3, [r7, #6]
 80124ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80124cc:	429a      	cmp	r2, r3
 80124ce:	d225      	bcs.n	801251c <CircularQueue_Add+0x278>
 80124d0:	68fb      	ldr	r3, [r7, #12]
 80124d2:	7f1b      	ldrb	r3, [r3, #28]
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d121      	bne.n	801251c <CircularQueue_Add+0x278>
      {
        /* Copy First part (or emtire buffer ) from current position up to the end of the buffer queue (or before if enough room)  */
        memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 80124d8:	68fb      	ldr	r3, [r7, #12]
 80124da:	681a      	ldr	r2, [r3, #0]
 80124dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124de:	18d0      	adds	r0, r2, r3
 80124e0:	88fb      	ldrh	r3, [r7, #6]
 80124e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80124e4:	fb02 f303 	mul.w	r3, r2, r3
 80124e8:	68ba      	ldr	r2, [r7, #8]
 80124ea:	4413      	add	r3, r2
 80124ec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80124ee:	4619      	mov	r1, r3
 80124f0:	f002 f9d1 	bl	8014896 <memcpy>
        /* Adjust bytes count */
        q->byteCount += NbBytesToCopy;
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	695a      	ldr	r2, [r3, #20]
 80124f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80124fa:	441a      	add	r2, r3
 80124fc:	68fb      	ldr	r3, [r7, #12]
 80124fe:	615a      	str	r2, [r3, #20]
        /* Wrap */
        curBuffPosition = 0; 
 8012500:	2300      	movs	r3, #0
 8012502:	633b      	str	r3, [r7, #48]	@ 0x30
        /* set NbCopiedBytes bytes with  ampount copied */
        NbCopiedBytes = NbBytesToCopy;
 8012504:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012506:	627b      	str	r3, [r7, #36]	@ 0x24
        /* set the rest to copy if wrao , if no wrap will be 0 */
        NbBytesToCopy = elementSize - NbBytesToCopy;
 8012508:	88fa      	ldrh	r2, [r7, #6]
 801250a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801250c:	1ad3      	subs	r3, r2, r3
 801250e:	62bb      	str	r3, [r7, #40]	@ 0x28
        /* set the current element Size, will be used to calaculate next last position at beginning of loop */
        curElementSize = (elementSize) + elemSizeStorageRoom ;
 8012510:	7ffb      	ldrb	r3, [r7, #31]
 8012512:	b29a      	uxth	r2, r3
 8012514:	88fb      	ldrh	r3, [r7, #6]
 8012516:	4413      	add	r3, r2
 8012518:	86fb      	strh	r3, [r7, #54]	@ 0x36
 801251a:	e0a4      	b.n	8012666 <CircularQueue_Add+0x3c2>
      }
      else if (NbBytesToCopy)  /* We have a wrap  to manage */
 801251c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801251e:	2b00      	cmp	r3, #0
 8012520:	f000 80a1 	beq.w	8012666 <CircularQueue_Add+0x3c2>
      {
       /* case of CIRCULAR_QUEUE_NO_WRAP_FLAG option */
         if (q->optionFlags & CIRCULAR_QUEUE_NO_WRAP_FLAG)
 8012524:	68fb      	ldr	r3, [r7, #12]
 8012526:	7f1b      	ldrb	r3, [r3, #28]
 8012528:	f003 0301 	and.w	r3, r3, #1
 801252c:	2b00      	cmp	r3, #0
 801252e:	d03a      	beq.n	80125a6 <CircularQueue_Add+0x302>
        {
          /* if element size are variable and NO_WRAP option, Invalidate end of buffer setting 0xFFFF size*/
          if (q->elementSize == 0)
 8012530:	68fb      	ldr	r3, [r7, #12]
 8012532:	891b      	ldrh	r3, [r3, #8]
 8012534:	2b00      	cmp	r3, #0
 8012536:	d10d      	bne.n	8012554 <CircularQueue_Add+0x2b0>
          {
             q->qBuff[curBuffPosition-2] = 0xFF;
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	681a      	ldr	r2, [r3, #0]
 801253c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801253e:	3b02      	subs	r3, #2
 8012540:	4413      	add	r3, r2
 8012542:	22ff      	movs	r2, #255	@ 0xff
 8012544:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = 0xFF;
 8012546:	68fb      	ldr	r3, [r7, #12]
 8012548:	681a      	ldr	r2, [r3, #0]
 801254a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801254c:	3b01      	subs	r3, #1
 801254e:	4413      	add	r3, r2
 8012550:	22ff      	movs	r2, #255	@ 0xff
 8012552:	701a      	strb	r2, [r3, #0]
          }
          q->byteCount += NbBytesToCopy;  /* invalid data at the end of buffer are take into account in byteCount */
 8012554:	68fb      	ldr	r3, [r7, #12]
 8012556:	695a      	ldr	r2, [r3, #20]
 8012558:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801255a:	441a      	add	r2, r3
 801255c:	68fb      	ldr	r3, [r7, #12]
 801255e:	615a      	str	r2, [r3, #20]
          /* No bytes coped a the end of buffer */
          NbCopiedBytes = 0;
 8012560:	2300      	movs	r3, #0
 8012562:	627b      	str	r3, [r7, #36]	@ 0x24
          /* all element to be copied at the begnning of buffer */
          NbBytesToCopy = elementSize; 
 8012564:	88fb      	ldrh	r3, [r7, #6]
 8012566:	62bb      	str	r3, [r7, #40]	@ 0x28
          /* Wrap */
          curBuffPosition = 0; 
 8012568:	2300      	movs	r3, #0
 801256a:	633b      	str	r3, [r7, #48]	@ 0x30
          /* if variable size element, invalidate end of buffer setting OxFFFF in element header (size) */
          if (q->elementSize == 0)
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	891b      	ldrh	r3, [r3, #8]
 8012570:	2b00      	cmp	r3, #0
 8012572:	d16f      	bne.n	8012654 <CircularQueue_Add+0x3b0>
          {
            q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 8012574:	68fb      	ldr	r3, [r7, #12]
 8012576:	681a      	ldr	r2, [r3, #0]
 8012578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801257a:	1c59      	adds	r1, r3, #1
 801257c:	6339      	str	r1, [r7, #48]	@ 0x30
 801257e:	4413      	add	r3, r2
 8012580:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012582:	b2d2      	uxtb	r2, r2
 8012584:	701a      	strb	r2, [r3, #0]
            q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 8012586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012588:	0a18      	lsrs	r0, r3, #8
 801258a:	68fb      	ldr	r3, [r7, #12]
 801258c:	681a      	ldr	r2, [r3, #0]
 801258e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012590:	1c59      	adds	r1, r3, #1
 8012592:	6339      	str	r1, [r7, #48]	@ 0x30
 8012594:	4413      	add	r3, r2
 8012596:	b2c2      	uxtb	r2, r0
 8012598:	701a      	strb	r2, [r3, #0]
            q->byteCount += 2;   
 801259a:	68fb      	ldr	r3, [r7, #12]
 801259c:	695b      	ldr	r3, [r3, #20]
 801259e:	1c9a      	adds	r2, r3, #2
 80125a0:	68fb      	ldr	r3, [r7, #12]
 80125a2:	615a      	str	r2, [r3, #20]
 80125a4:	e056      	b.n	8012654 <CircularQueue_Add+0x3b0>
          } 
           
        }
        /* case of CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG option */
        else if (q->optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG)
 80125a6:	68fb      	ldr	r3, [r7, #12]
 80125a8:	7f1b      	ldrb	r3, [r3, #28]
 80125aa:	f003 0302 	and.w	r3, r3, #2
 80125ae:	2b00      	cmp	r3, #0
 80125b0:	d050      	beq.n	8012654 <CircularQueue_Add+0x3b0>
        {
          if (q->elementSize == 0)
 80125b2:	68fb      	ldr	r3, [r7, #12]
 80125b4:	891b      	ldrh	r3, [r3, #8]
 80125b6:	2b00      	cmp	r3, #0
 80125b8:	d14a      	bne.n	8012650 <CircularQueue_Add+0x3ac>
          {
            /* reset the size of current element to the nb bytes fitting at the end of buffer */
             q->qBuff[curBuffPosition-2] = NbBytesToCopy & 0xFF;
 80125ba:	68fb      	ldr	r3, [r7, #12]
 80125bc:	681a      	ldr	r2, [r3, #0]
 80125be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125c0:	3b02      	subs	r3, #2
 80125c2:	4413      	add	r3, r2
 80125c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80125c6:	b2d2      	uxtb	r2, r2
 80125c8:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition-1] = (NbBytesToCopy & 0xFF00) >> 8 ;
 80125ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125cc:	0a19      	lsrs	r1, r3, #8
 80125ce:	68fb      	ldr	r3, [r7, #12]
 80125d0:	681a      	ldr	r2, [r3, #0]
 80125d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125d4:	3b01      	subs	r3, #1
 80125d6:	4413      	add	r3, r2
 80125d8:	b2ca      	uxtb	r2, r1
 80125da:	701a      	strb	r2, [r3, #0]
             /* copy the bytes */ 
             memcpy(&q->qBuff[curBuffPosition],&x[i*elementSize],NbBytesToCopy);
 80125dc:	68fb      	ldr	r3, [r7, #12]
 80125de:	681a      	ldr	r2, [r3, #0]
 80125e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125e2:	18d0      	adds	r0, r2, r3
 80125e4:	88fb      	ldrh	r3, [r7, #6]
 80125e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80125e8:	fb02 f303 	mul.w	r3, r2, r3
 80125ec:	68ba      	ldr	r2, [r7, #8]
 80125ee:	4413      	add	r3, r2
 80125f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80125f2:	4619      	mov	r1, r3
 80125f4:	f002 f94f 	bl	8014896 <memcpy>
             q->byteCount += NbBytesToCopy; 
 80125f8:	68fb      	ldr	r3, [r7, #12]
 80125fa:	695a      	ldr	r2, [r3, #20]
 80125fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80125fe:	441a      	add	r2, r3
 8012600:	68fb      	ldr	r3, [r7, #12]
 8012602:	615a      	str	r2, [r3, #20]
             /* set the number of copied bytes */
             NbCopiedBytes = NbBytesToCopy;             
 8012604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012606:	627b      	str	r3, [r7, #36]	@ 0x24
             /* set rest of data to be copied to begnning of buffer */
             NbBytesToCopy = elementSize - NbBytesToCopy;
 8012608:	88fa      	ldrh	r2, [r7, #6]
 801260a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801260c:	1ad3      	subs	r3, r2, r3
 801260e:	62bb      	str	r3, [r7, #40]	@ 0x28
             /* one element more dur to split in 2 elements */
             q->elementCount++;
 8012610:	68fb      	ldr	r3, [r7, #12]
 8012612:	699b      	ldr	r3, [r3, #24]
 8012614:	1c5a      	adds	r2, r3, #1
 8012616:	68fb      	ldr	r3, [r7, #12]
 8012618:	619a      	str	r2, [r3, #24]
             /* Wrap */
             curBuffPosition = 0; 
 801261a:	2300      	movs	r3, #0
 801261c:	633b      	str	r3, [r7, #48]	@ 0x30
             /* Set new size for rest of data */
             q->qBuff[curBuffPosition++] = NbBytesToCopy & 0xFF;
 801261e:	68fb      	ldr	r3, [r7, #12]
 8012620:	681a      	ldr	r2, [r3, #0]
 8012622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012624:	1c59      	adds	r1, r3, #1
 8012626:	6339      	str	r1, [r7, #48]	@ 0x30
 8012628:	4413      	add	r3, r2
 801262a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801262c:	b2d2      	uxtb	r2, r2
 801262e:	701a      	strb	r2, [r3, #0]
             q->qBuff[curBuffPosition++] = (NbBytesToCopy & 0xFF00) >> 8 ;
 8012630:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012632:	0a18      	lsrs	r0, r3, #8
 8012634:	68fb      	ldr	r3, [r7, #12]
 8012636:	681a      	ldr	r2, [r3, #0]
 8012638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801263a:	1c59      	adds	r1, r3, #1
 801263c:	6339      	str	r1, [r7, #48]	@ 0x30
 801263e:	4413      	add	r3, r2
 8012640:	b2c2      	uxtb	r2, r0
 8012642:	701a      	strb	r2, [r3, #0]
             q->byteCount += 2;              
 8012644:	68fb      	ldr	r3, [r7, #12]
 8012646:	695b      	ldr	r3, [r3, #20]
 8012648:	1c9a      	adds	r2, r3, #2
 801264a:	68fb      	ldr	r3, [r7, #12]
 801264c:	615a      	str	r2, [r3, #20]
 801264e:	e001      	b.n	8012654 <CircularQueue_Add+0x3b0>
          else
          {
            /* Should not occur */
            /* can not manage split Flag on Fixed size element */
            /* Buffer is corrupted */
            return NULL;
 8012650:	2300      	movs	r3, #0
 8012652:	e049      	b.n	80126e8 <CircularQueue_Add+0x444>
          }
        }
        curElementSize = (NbBytesToCopy) + elemSizeStorageRoom ;
 8012654:	7ffb      	ldrb	r3, [r7, #31]
 8012656:	b29a      	uxth	r2, r3
 8012658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801265a:	b29b      	uxth	r3, r3
 801265c:	4413      	add	r3, r2
 801265e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        q->last = 0;        
 8012660:	68fb      	ldr	r3, [r7, #12]
 8012662:	2200      	movs	r2, #0
 8012664:	611a      	str	r2, [r3, #16]
      }  
      
      /* some remaining byte to copy */
      if (NbBytesToCopy)      
 8012666:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012668:	2b00      	cmp	r3, #0
 801266a:	d015      	beq.n	8012698 <CircularQueue_Add+0x3f4>
      {
        memcpy(&q->qBuff[curBuffPosition],&x[(i*elementSize)+NbCopiedBytes],NbBytesToCopy);
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	681a      	ldr	r2, [r3, #0]
 8012670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012672:	18d0      	adds	r0, r2, r3
 8012674:	88fb      	ldrh	r3, [r7, #6]
 8012676:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012678:	fb03 f202 	mul.w	r2, r3, r2
 801267c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801267e:	4413      	add	r3, r2
 8012680:	68ba      	ldr	r2, [r7, #8]
 8012682:	4413      	add	r3, r2
 8012684:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012686:	4619      	mov	r1, r3
 8012688:	f002 f905 	bl	8014896 <memcpy>
        q->byteCount += NbBytesToCopy;
 801268c:	68fb      	ldr	r3, [r7, #12]
 801268e:	695a      	ldr	r2, [r3, #20]
 8012690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012692:	441a      	add	r2, r3
 8012694:	68fb      	ldr	r3, [r7, #12]
 8012696:	615a      	str	r2, [r3, #20]
      }      
      
      /* One more element */
      q->elementCount++;
 8012698:	68fb      	ldr	r3, [r7, #12]
 801269a:	699b      	ldr	r3, [r3, #24]
 801269c:	1c5a      	adds	r2, r3, #1
 801269e:	68fb      	ldr	r3, [r7, #12]
 80126a0:	619a      	str	r2, [r3, #24]
    for (i=0; i < nbElements; i++) 
 80126a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80126a4:	3301      	adds	r3, #1
 80126a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80126a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80126aa:	683b      	ldr	r3, [r7, #0]
 80126ac:	429a      	cmp	r2, r3
 80126ae:	f4ff aeb0 	bcc.w	8012412 <CircularQueue_Add+0x16e>
    }
    
    ptr = q->qBuff + (MOD((q->last+elemSizeStorageRoom ),q->queueMaxSize));
 80126b2:	68fb      	ldr	r3, [r7, #12]
 80126b4:	681a      	ldr	r2, [r3, #0]
 80126b6:	68fb      	ldr	r3, [r7, #12]
 80126b8:	6919      	ldr	r1, [r3, #16]
 80126ba:	7ffb      	ldrb	r3, [r7, #31]
 80126bc:	4419      	add	r1, r3
 80126be:	68fb      	ldr	r3, [r7, #12]
 80126c0:	685b      	ldr	r3, [r3, #4]
 80126c2:	4299      	cmp	r1, r3
 80126c4:	d307      	bcc.n	80126d6 <CircularQueue_Add+0x432>
 80126c6:	68fb      	ldr	r3, [r7, #12]
 80126c8:	6919      	ldr	r1, [r3, #16]
 80126ca:	7ffb      	ldrb	r3, [r7, #31]
 80126cc:	4419      	add	r1, r3
 80126ce:	68fb      	ldr	r3, [r7, #12]
 80126d0:	685b      	ldr	r3, [r3, #4]
 80126d2:	1acb      	subs	r3, r1, r3
 80126d4:	e003      	b.n	80126de <CircularQueue_Add+0x43a>
 80126d6:	68fb      	ldr	r3, [r7, #12]
 80126d8:	6919      	ldr	r1, [r3, #16]
 80126da:	7ffb      	ldrb	r3, [r7, #31]
 80126dc:	440b      	add	r3, r1
 80126de:	4413      	add	r3, r2
 80126e0:	623b      	str	r3, [r7, #32]
  /* for Breakpoint only...to remove */
  else
  {
    return NULL;
  }
  return ptr;
 80126e2:	6a3b      	ldr	r3, [r7, #32]
 80126e4:	e000      	b.n	80126e8 <CircularQueue_Add+0x444>
    return NULL;
 80126e6:	2300      	movs	r3, #0
}
 80126e8:	4618      	mov	r0, r3
 80126ea:	3738      	adds	r7, #56	@ 0x38
 80126ec:	46bd      	mov	sp, r7
 80126ee:	bd80      	pop	{r7, pc}

080126f0 <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 80126f0:	b480      	push	{r7}
 80126f2:	af00      	add	r7, sp, #0
  return;
 80126f4:	bf00      	nop
}
 80126f6:	46bd      	mov	sp, r7
 80126f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80126fc:	4770      	bx	lr

080126fe <BLS_Init>:

__WEAK void BLS_Init( void )
{
 80126fe:	b480      	push	{r7}
 8012700:	af00      	add	r7, sp, #0
  return;
 8012702:	bf00      	nop
}
 8012704:	46bd      	mov	sp, r7
 8012706:	f85d 7b04 	ldr.w	r7, [sp], #4
 801270a:	4770      	bx	lr

0801270c <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 801270c:	b480      	push	{r7}
 801270e:	af00      	add	r7, sp, #0
  return;
 8012710:	bf00      	nop
}
 8012712:	46bd      	mov	sp, r7
 8012714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012718:	4770      	bx	lr

0801271a <EDS_STM_Init>:
__WEAK void DIS_Init( void )
{
  return;
}
__WEAK void EDS_STM_Init( void )
{
 801271a:	b480      	push	{r7}
 801271c:	af00      	add	r7, sp, #0
  return;
 801271e:	bf00      	nop
}
 8012720:	46bd      	mov	sp, r7
 8012722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012726:	4770      	bx	lr

08012728 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 8012728:	b480      	push	{r7}
 801272a:	af00      	add	r7, sp, #0
  return;
 801272c:	bf00      	nop
}
 801272e:	46bd      	mov	sp, r7
 8012730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012734:	4770      	bx	lr

08012736 <HTS_Init>:
__WEAK void HRS_Init( void )
{
  return;
}
__WEAK void HTS_Init( void )
{
 8012736:	b480      	push	{r7}
 8012738:	af00      	add	r7, sp, #0
  return;
 801273a:	bf00      	nop
}
 801273c:	46bd      	mov	sp, r7
 801273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012742:	4770      	bx	lr

08012744 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 8012744:	b480      	push	{r7}
 8012746:	af00      	add	r7, sp, #0
  return;
 8012748:	bf00      	nop
}
 801274a:	46bd      	mov	sp, r7
 801274c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012750:	4770      	bx	lr

08012752 <LLS_Init>:
__WEAK void LLS_Init( void )
{
 8012752:	b480      	push	{r7}
 8012754:	af00      	add	r7, sp, #0
  return;
 8012756:	bf00      	nop
}
 8012758:	46bd      	mov	sp, r7
 801275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801275e:	4770      	bx	lr

08012760 <TPS_Init>:
__WEAK void TPS_Init( void )
{
 8012760:	b480      	push	{r7}
 8012762:	af00      	add	r7, sp, #0
  return;
 8012764:	bf00      	nop
}
 8012766:	46bd      	mov	sp, r7
 8012768:	f85d 7b04 	ldr.w	r7, [sp], #4
 801276c:	4770      	bx	lr

0801276e <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 801276e:	b480      	push	{r7}
 8012770:	af00      	add	r7, sp, #0
  return;
 8012772:	bf00      	nop
}
 8012774:	46bd      	mov	sp, r7
 8012776:	f85d 7b04 	ldr.w	r7, [sp], #4
 801277a:	4770      	bx	lr

0801277c <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 801277c:	b480      	push	{r7}
 801277e:	af00      	add	r7, sp, #0
  return;
 8012780:	bf00      	nop
}
 8012782:	46bd      	mov	sp, r7
 8012784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012788:	4770      	bx	lr

0801278a <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 801278a:	b480      	push	{r7}
 801278c:	af00      	add	r7, sp, #0
  return;
 801278e:	bf00      	nop
}
 8012790:	46bd      	mov	sp, r7
 8012792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012796:	4770      	bx	lr

08012798 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 8012798:	b480      	push	{r7}
 801279a:	af00      	add	r7, sp, #0
  return;
 801279c:	bf00      	nop
}
 801279e:	46bd      	mov	sp, r7
 80127a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127a4:	4770      	bx	lr

080127a6 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 80127a6:	b480      	push	{r7}
 80127a8:	af00      	add	r7, sp, #0
  return;
 80127aa:	bf00      	nop
}
 80127ac:	46bd      	mov	sp, r7
 80127ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127b2:	4770      	bx	lr

080127b4 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 80127b4:	b480      	push	{r7}
 80127b6:	af00      	add	r7, sp, #0
  return;
 80127b8:	bf00      	nop
}
 80127ba:	46bd      	mov	sp, r7
 80127bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127c0:	4770      	bx	lr

080127c2 <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 80127c2:	b480      	push	{r7}
 80127c4:	af00      	add	r7, sp, #0
  return;
 80127c6:	bf00      	nop
}
 80127c8:	46bd      	mov	sp, r7
 80127ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127ce:	4770      	bx	lr

080127d0 <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 80127d0:	b580      	push	{r7, lr}
 80127d2:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 80127d4:	4b04      	ldr	r3, [pc, #16]	@ (80127e8 <SVCCTL_Init+0x18>)
 80127d6:	2200      	movs	r2, #0
 80127d8:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 80127da:	4b04      	ldr	r3, [pc, #16]	@ (80127ec <SVCCTL_Init+0x1c>)
 80127dc:	2200      	movs	r2, #0
 80127de:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 80127e0:	f000 f806 	bl	80127f0 <SVCCTL_SvcInit>

  return;
 80127e4:	bf00      	nop
}
 80127e6:	bd80      	pop	{r7, pc}
 80127e8:	2000060c 	.word	0x2000060c
 80127ec:	2000062c 	.word	0x2000062c

080127f0 <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 80127f0:	b580      	push	{r7, lr}
 80127f2:	af00      	add	r7, sp, #0
  BAS_Init();
 80127f4:	f7ff ff7c 	bl	80126f0 <BAS_Init>

  BLS_Init();
 80127f8:	f7ff ff81 	bl	80126fe <BLS_Init>

  CRS_STM_Init();
 80127fc:	f7ff ff86 	bl	801270c <CRS_STM_Init>

  DIS_Init();
 8012800:	f7fe fd16 	bl	8011230 <DIS_Init>

  EDS_STM_Init();
 8012804:	f7ff ff89 	bl	801271a <EDS_STM_Init>

  HIDS_Init();
 8012808:	f7ff ff8e 	bl	8012728 <HIDS_Init>

  HRS_Init();
 801280c:	f7ff f8c6 	bl	801199c <HRS_Init>

  HTS_Init();
 8012810:	f7ff ff91 	bl	8012736 <HTS_Init>

  IAS_Init();
 8012814:	f7ff ff96 	bl	8012744 <IAS_Init>

  LLS_Init();
 8012818:	f7ff ff9b 	bl	8012752 <LLS_Init>

  TPS_Init();
 801281c:	f7ff ffa0 	bl	8012760 <TPS_Init>

  MOTENV_STM_Init();
 8012820:	f7ff ffa5 	bl	801276e <MOTENV_STM_Init>

  P2PS_STM_Init();
 8012824:	f7ff ffaa 	bl	801277c <P2PS_STM_Init>

  ZDD_STM_Init();
 8012828:	f7ff ffaf 	bl	801278a <ZDD_STM_Init>

  OTAS_STM_Init();
 801282c:	f7ff ffb4 	bl	8012798 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 8012830:	f7ff ffc0 	bl	80127b4 <BVOPUS_STM_Init>

  MESH_Init();
 8012834:	f7ff ffb7 	bl	80127a6 <MESH_Init>

  SVCCTL_InitCustomSvc();
 8012838:	f7ff ffc3 	bl	80127c2 <SVCCTL_InitCustomSvc>
  
  return;
 801283c:	bf00      	nop
}
 801283e:	bd80      	pop	{r7, pc}

08012840 <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 8012840:	b480      	push	{r7}
 8012842:	b083      	sub	sp, #12
 8012844:	af00      	add	r7, sp, #0
 8012846:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 8012848:	4b09      	ldr	r3, [pc, #36]	@ (8012870 <SVCCTL_RegisterSvcHandler+0x30>)
 801284a:	7f1b      	ldrb	r3, [r3, #28]
 801284c:	4619      	mov	r1, r3
 801284e:	4a08      	ldr	r2, [pc, #32]	@ (8012870 <SVCCTL_RegisterSvcHandler+0x30>)
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8012856:	4b06      	ldr	r3, [pc, #24]	@ (8012870 <SVCCTL_RegisterSvcHandler+0x30>)
 8012858:	7f1b      	ldrb	r3, [r3, #28]
 801285a:	3301      	adds	r3, #1
 801285c:	b2da      	uxtb	r2, r3
 801285e:	4b04      	ldr	r3, [pc, #16]	@ (8012870 <SVCCTL_RegisterSvcHandler+0x30>)
 8012860:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 8012862:	bf00      	nop
}
 8012864:	370c      	adds	r7, #12
 8012866:	46bd      	mov	sp, r7
 8012868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801286c:	4770      	bx	lr
 801286e:	bf00      	nop
 8012870:	2000060c 	.word	0x2000060c

08012874 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8012874:	b580      	push	{r7, lr}
 8012876:	b086      	sub	sp, #24
 8012878:	af00      	add	r7, sp, #0
 801287a:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	3301      	adds	r3, #1
 8012880:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 8012882:	2300      	movs	r3, #0
 8012884:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8012886:	693b      	ldr	r3, [r7, #16]
 8012888:	781b      	ldrb	r3, [r3, #0]
 801288a:	2bff      	cmp	r3, #255	@ 0xff
 801288c:	d125      	bne.n	80128da <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 801288e:	693b      	ldr	r3, [r7, #16]
 8012890:	3302      	adds	r3, #2
 8012892:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8012894:	68fb      	ldr	r3, [r7, #12]
 8012896:	881b      	ldrh	r3, [r3, #0]
 8012898:	b29b      	uxth	r3, r3
 801289a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 801289e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80128a2:	d118      	bne.n	80128d6 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 80128a4:	2300      	movs	r3, #0
 80128a6:	757b      	strb	r3, [r7, #21]
 80128a8:	e00d      	b.n	80128c6 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 80128aa:	7d7b      	ldrb	r3, [r7, #21]
 80128ac:	4a1a      	ldr	r2, [pc, #104]	@ (8012918 <SVCCTL_UserEvtRx+0xa4>)
 80128ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80128b2:	6878      	ldr	r0, [r7, #4]
 80128b4:	4798      	blx	r3
 80128b6:	4603      	mov	r3, r0
 80128b8:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 80128ba:	7dfb      	ldrb	r3, [r7, #23]
 80128bc:	2b00      	cmp	r3, #0
 80128be:	d108      	bne.n	80128d2 <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 80128c0:	7d7b      	ldrb	r3, [r7, #21]
 80128c2:	3301      	adds	r3, #1
 80128c4:	757b      	strb	r3, [r7, #21]
 80128c6:	4b14      	ldr	r3, [pc, #80]	@ (8012918 <SVCCTL_UserEvtRx+0xa4>)
 80128c8:	7f1b      	ldrb	r3, [r3, #28]
 80128ca:	7d7a      	ldrb	r2, [r7, #21]
 80128cc:	429a      	cmp	r2, r3
 80128ce:	d3ec      	bcc.n	80128aa <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 80128d0:	e002      	b.n	80128d8 <SVCCTL_UserEvtRx+0x64>
              break;
 80128d2:	bf00      	nop
          break;
 80128d4:	e000      	b.n	80128d8 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 80128d6:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 80128d8:	e000      	b.n	80128dc <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 80128da:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 80128dc:	7dfb      	ldrb	r3, [r7, #23]
 80128de:	2b02      	cmp	r3, #2
 80128e0:	d00f      	beq.n	8012902 <SVCCTL_UserEvtRx+0x8e>
 80128e2:	2b02      	cmp	r3, #2
 80128e4:	dc10      	bgt.n	8012908 <SVCCTL_UserEvtRx+0x94>
 80128e6:	2b00      	cmp	r3, #0
 80128e8:	d002      	beq.n	80128f0 <SVCCTL_UserEvtRx+0x7c>
 80128ea:	2b01      	cmp	r3, #1
 80128ec:	d006      	beq.n	80128fc <SVCCTL_UserEvtRx+0x88>
 80128ee:	e00b      	b.n	8012908 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 80128f0:	6878      	ldr	r0, [r7, #4]
 80128f2:	f7f1 f98d 	bl	8003c10 <SVCCTL_App_Notification>
 80128f6:	4603      	mov	r3, r0
 80128f8:	75bb      	strb	r3, [r7, #22]
      break;
 80128fa:	e008      	b.n	801290e <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 80128fc:	2301      	movs	r3, #1
 80128fe:	75bb      	strb	r3, [r7, #22]
      break;
 8012900:	e005      	b.n	801290e <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 8012902:	2300      	movs	r3, #0
 8012904:	75bb      	strb	r3, [r7, #22]
      break;
 8012906:	e002      	b.n	801290e <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 8012908:	2301      	movs	r3, #1
 801290a:	75bb      	strb	r3, [r7, #22]
      break;
 801290c:	bf00      	nop
  }

  return (return_status);
 801290e:	7dbb      	ldrb	r3, [r7, #22]
}
 8012910:	4618      	mov	r0, r3
 8012912:	3718      	adds	r7, #24
 8012914:	46bd      	mov	sp, r7
 8012916:	bd80      	pop	{r7, pc}
 8012918:	2000060c 	.word	0x2000060c

0801291c <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 801291c:	b580      	push	{r7, lr}
 801291e:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 8012920:	f7f2 fca2 	bl	8005268 <HW_IPCC_Enable>

  return;
 8012924:	bf00      	nop
}
 8012926:	bd80      	pop	{r7, pc}

08012928 <TL_Init>:


void TL_Init( void )
{
 8012928:	b580      	push	{r7, lr}
 801292a:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 801292c:	4b10      	ldr	r3, [pc, #64]	@ (8012970 <TL_Init+0x48>)
 801292e:	4a11      	ldr	r2, [pc, #68]	@ (8012974 <TL_Init+0x4c>)
 8012930:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 8012932:	4b0f      	ldr	r3, [pc, #60]	@ (8012970 <TL_Init+0x48>)
 8012934:	4a10      	ldr	r2, [pc, #64]	@ (8012978 <TL_Init+0x50>)
 8012936:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 8012938:	4b0d      	ldr	r3, [pc, #52]	@ (8012970 <TL_Init+0x48>)
 801293a:	4a10      	ldr	r2, [pc, #64]	@ (801297c <TL_Init+0x54>)
 801293c:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 801293e:	4b0c      	ldr	r3, [pc, #48]	@ (8012970 <TL_Init+0x48>)
 8012940:	4a0f      	ldr	r2, [pc, #60]	@ (8012980 <TL_Init+0x58>)
 8012942:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 8012944:	4b0a      	ldr	r3, [pc, #40]	@ (8012970 <TL_Init+0x48>)
 8012946:	4a0f      	ldr	r2, [pc, #60]	@ (8012984 <TL_Init+0x5c>)
 8012948:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 801294a:	4b09      	ldr	r3, [pc, #36]	@ (8012970 <TL_Init+0x48>)
 801294c:	4a0e      	ldr	r2, [pc, #56]	@ (8012988 <TL_Init+0x60>)
 801294e:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 8012950:	4b07      	ldr	r3, [pc, #28]	@ (8012970 <TL_Init+0x48>)
 8012952:	4a0e      	ldr	r2, [pc, #56]	@ (801298c <TL_Init+0x64>)
 8012954:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8012956:	4b06      	ldr	r3, [pc, #24]	@ (8012970 <TL_Init+0x48>)
 8012958:	4a0d      	ldr	r2, [pc, #52]	@ (8012990 <TL_Init+0x68>)
 801295a:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 801295c:	4b04      	ldr	r3, [pc, #16]	@ (8012970 <TL_Init+0x48>)
 801295e:	4a0d      	ldr	r2, [pc, #52]	@ (8012994 <TL_Init+0x6c>)
 8012960:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8012962:	4b03      	ldr	r3, [pc, #12]	@ (8012970 <TL_Init+0x48>)
 8012964:	4a0c      	ldr	r2, [pc, #48]	@ (8012998 <TL_Init+0x70>)
 8012966:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8012968:	f7f2 fc92 	bl	8005290 <HW_IPCC_Init>

  return;
 801296c:	bf00      	nop
}
 801296e:	bd80      	pop	{r7, pc}
 8012970:	20030000 	.word	0x20030000
 8012974:	20030134 	.word	0x20030134
 8012978:	20030154 	.word	0x20030154
 801297c:	20030164 	.word	0x20030164
 8012980:	20030174 	.word	0x20030174
 8012984:	2003017c 	.word	0x2003017c
 8012988:	20030184 	.word	0x20030184
 801298c:	2003018c 	.word	0x2003018c
 8012990:	200301a8 	.word	0x200301a8
 8012994:	200301ac 	.word	0x200301ac
 8012998:	200301b8 	.word	0x200301b8

0801299c <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 801299c:	b580      	push	{r7, lr}
 801299e:	b084      	sub	sp, #16
 80129a0:	af00      	add	r7, sp, #0
 80129a2:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 80129a4:	687b      	ldr	r3, [r7, #4]
 80129a6:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 80129a8:	4811      	ldr	r0, [pc, #68]	@ (80129f0 <TL_BLE_Init+0x54>)
 80129aa:	f7ff fb8b 	bl	80120c4 <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 80129ae:	4b11      	ldr	r3, [pc, #68]	@ (80129f4 <TL_BLE_Init+0x58>)
 80129b0:	685b      	ldr	r3, [r3, #4]
 80129b2:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 80129b4:	68fb      	ldr	r3, [r7, #12]
 80129b6:	689a      	ldr	r2, [r3, #8]
 80129b8:	68bb      	ldr	r3, [r7, #8]
 80129ba:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	68da      	ldr	r2, [r3, #12]
 80129c0:	68bb      	ldr	r3, [r7, #8]
 80129c2:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 80129c4:	68bb      	ldr	r3, [r7, #8]
 80129c6:	4a0c      	ldr	r2, [pc, #48]	@ (80129f8 <TL_BLE_Init+0x5c>)
 80129c8:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 80129ca:	68bb      	ldr	r3, [r7, #8]
 80129cc:	4a08      	ldr	r2, [pc, #32]	@ (80129f0 <TL_BLE_Init+0x54>)
 80129ce:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 80129d0:	f7f2 fc74 	bl	80052bc <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 80129d4:	68fb      	ldr	r3, [r7, #12]
 80129d6:	681b      	ldr	r3, [r3, #0]
 80129d8:	4a08      	ldr	r2, [pc, #32]	@ (80129fc <TL_BLE_Init+0x60>)
 80129da:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 80129dc:	68fb      	ldr	r3, [r7, #12]
 80129de:	685b      	ldr	r3, [r3, #4]
 80129e0:	4a07      	ldr	r2, [pc, #28]	@ (8012a00 <TL_BLE_Init+0x64>)
 80129e2:	6013      	str	r3, [r2, #0]

  return 0;
 80129e4:	2300      	movs	r3, #0
}
 80129e6:	4618      	mov	r0, r3
 80129e8:	3710      	adds	r7, #16
 80129ea:	46bd      	mov	sp, r7
 80129ec:	bd80      	pop	{r7, pc}
 80129ee:	bf00      	nop
 80129f0:	200301d4 	.word	0x200301d4
 80129f4:	20030000 	.word	0x20030000
 80129f8:	20030a58 	.word	0x20030a58
 80129fc:	20003a90 	.word	0x20003a90
 8012a00:	20003a94 	.word	0x20003a94

08012a04 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8012a04:	b580      	push	{r7, lr}
 8012a06:	b082      	sub	sp, #8
 8012a08:	af00      	add	r7, sp, #0
 8012a0a:	6078      	str	r0, [r7, #4]
 8012a0c:	460b      	mov	r3, r1
 8012a0e:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8012a10:	4b09      	ldr	r3, [pc, #36]	@ (8012a38 <TL_BLE_SendCmd+0x34>)
 8012a12:	685b      	ldr	r3, [r3, #4]
 8012a14:	681b      	ldr	r3, [r3, #0]
 8012a16:	2201      	movs	r2, #1
 8012a18:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8012a1a:	4b07      	ldr	r3, [pc, #28]	@ (8012a38 <TL_BLE_SendCmd+0x34>)
 8012a1c:	685b      	ldr	r3, [r3, #4]
 8012a1e:	681b      	ldr	r3, [r3, #0]
 8012a20:	4619      	mov	r1, r3
 8012a22:	2001      	movs	r0, #1
 8012a24:	f000 f96c 	bl	8012d00 <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8012a28:	f7f2 fc52 	bl	80052d0 <HW_IPCC_BLE_SendCmd>

  return 0;
 8012a2c:	2300      	movs	r3, #0
}
 8012a2e:	4618      	mov	r0, r3
 8012a30:	3708      	adds	r7, #8
 8012a32:	46bd      	mov	sp, r7
 8012a34:	bd80      	pop	{r7, pc}
 8012a36:	bf00      	nop
 8012a38:	20030000 	.word	0x20030000

08012a3c <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8012a3c:	b580      	push	{r7, lr}
 8012a3e:	b082      	sub	sp, #8
 8012a40:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8012a42:	e01c      	b.n	8012a7e <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8012a44:	1d3b      	adds	r3, r7, #4
 8012a46:	4619      	mov	r1, r3
 8012a48:	4812      	ldr	r0, [pc, #72]	@ (8012a94 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8012a4a:	f7ff fbda 	bl	8012202 <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8012a4e:	687b      	ldr	r3, [r7, #4]
 8012a50:	7a5b      	ldrb	r3, [r3, #9]
 8012a52:	2b0f      	cmp	r3, #15
 8012a54:	d003      	beq.n	8012a5e <HW_IPCC_BLE_RxEvtNot+0x22>
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	7a5b      	ldrb	r3, [r3, #9]
 8012a5a:	2b0e      	cmp	r3, #14
 8012a5c:	d105      	bne.n	8012a6a <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8012a5e:	687b      	ldr	r3, [r7, #4]
 8012a60:	4619      	mov	r1, r3
 8012a62:	2002      	movs	r0, #2
 8012a64:	f000 f94c 	bl	8012d00 <OutputDbgTrace>
 8012a68:	e004      	b.n	8012a74 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8012a6a:	687b      	ldr	r3, [r7, #4]
 8012a6c:	4619      	mov	r1, r3
 8012a6e:	2003      	movs	r0, #3
 8012a70:	f000 f946 	bl	8012d00 <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8012a74:	4b08      	ldr	r3, [pc, #32]	@ (8012a98 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8012a76:	681b      	ldr	r3, [r3, #0]
 8012a78:	687a      	ldr	r2, [r7, #4]
 8012a7a:	4610      	mov	r0, r2
 8012a7c:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8012a7e:	4805      	ldr	r0, [pc, #20]	@ (8012a94 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8012a80:	f7ff fb30 	bl	80120e4 <LST_is_empty>
 8012a84:	4603      	mov	r3, r0
 8012a86:	2b00      	cmp	r3, #0
 8012a88:	d0dc      	beq.n	8012a44 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8012a8a:	bf00      	nop
}
 8012a8c:	3708      	adds	r7, #8
 8012a8e:	46bd      	mov	sp, r7
 8012a90:	bd80      	pop	{r7, pc}
 8012a92:	bf00      	nop
 8012a94:	200301d4 	.word	0x200301d4
 8012a98:	20003a90 	.word	0x20003a90

08012a9c <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8012a9c:	b580      	push	{r7, lr}
 8012a9e:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 8012aa0:	4b02      	ldr	r3, [pc, #8]	@ (8012aac <HW_IPCC_BLE_AclDataAckNot+0x10>)
 8012aa2:	681b      	ldr	r3, [r3, #0]
 8012aa4:	4798      	blx	r3

  return;
 8012aa6:	bf00      	nop
}
 8012aa8:	bd80      	pop	{r7, pc}
 8012aaa:	bf00      	nop
 8012aac:	20003a94 	.word	0x20003a94

08012ab0 <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8012ab0:	b580      	push	{r7, lr}
 8012ab2:	b084      	sub	sp, #16
 8012ab4:	af00      	add	r7, sp, #0
 8012ab6:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8012abc:	480d      	ldr	r0, [pc, #52]	@ (8012af4 <TL_SYS_Init+0x44>)
 8012abe:	f7ff fb01 	bl	80120c4 <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8012ac2:	4b0d      	ldr	r3, [pc, #52]	@ (8012af8 <TL_SYS_Init+0x48>)
 8012ac4:	68db      	ldr	r3, [r3, #12]
 8012ac6:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8012ac8:	68fb      	ldr	r3, [r7, #12]
 8012aca:	689a      	ldr	r2, [r3, #8]
 8012acc:	68bb      	ldr	r3, [r7, #8]
 8012ace:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8012ad0:	68bb      	ldr	r3, [r7, #8]
 8012ad2:	4a08      	ldr	r2, [pc, #32]	@ (8012af4 <TL_SYS_Init+0x44>)
 8012ad4:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8012ad6:	f7f2 fc1d 	bl	8005314 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8012ada:	68fb      	ldr	r3, [r7, #12]
 8012adc:	681b      	ldr	r3, [r3, #0]
 8012ade:	4a07      	ldr	r2, [pc, #28]	@ (8012afc <TL_SYS_Init+0x4c>)
 8012ae0:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8012ae2:	68fb      	ldr	r3, [r7, #12]
 8012ae4:	685b      	ldr	r3, [r3, #4]
 8012ae6:	4a06      	ldr	r2, [pc, #24]	@ (8012b00 <TL_SYS_Init+0x50>)
 8012ae8:	6013      	str	r3, [r2, #0]

  return 0;
 8012aea:	2300      	movs	r3, #0
}
 8012aec:	4618      	mov	r0, r3
 8012aee:	3710      	adds	r7, #16
 8012af0:	46bd      	mov	sp, r7
 8012af2:	bd80      	pop	{r7, pc}
 8012af4:	200301dc 	.word	0x200301dc
 8012af8:	20030000 	.word	0x20030000
 8012afc:	20003a98 	.word	0x20003a98
 8012b00:	20003a9c 	.word	0x20003a9c

08012b04 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8012b04:	b580      	push	{r7, lr}
 8012b06:	b082      	sub	sp, #8
 8012b08:	af00      	add	r7, sp, #0
 8012b0a:	6078      	str	r0, [r7, #4]
 8012b0c:	460b      	mov	r3, r1
 8012b0e:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8012b10:	4b09      	ldr	r3, [pc, #36]	@ (8012b38 <TL_SYS_SendCmd+0x34>)
 8012b12:	68db      	ldr	r3, [r3, #12]
 8012b14:	681b      	ldr	r3, [r3, #0]
 8012b16:	2210      	movs	r2, #16
 8012b18:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8012b1a:	4b07      	ldr	r3, [pc, #28]	@ (8012b38 <TL_SYS_SendCmd+0x34>)
 8012b1c:	68db      	ldr	r3, [r3, #12]
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	4619      	mov	r1, r3
 8012b22:	2004      	movs	r0, #4
 8012b24:	f000 f8ec 	bl	8012d00 <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8012b28:	f7f2 fbfe 	bl	8005328 <HW_IPCC_SYS_SendCmd>

  return 0;
 8012b2c:	2300      	movs	r3, #0
}
 8012b2e:	4618      	mov	r0, r3
 8012b30:	3708      	adds	r7, #8
 8012b32:	46bd      	mov	sp, r7
 8012b34:	bd80      	pop	{r7, pc}
 8012b36:	bf00      	nop
 8012b38:	20030000 	.word	0x20030000

08012b3c <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8012b3c:	b580      	push	{r7, lr}
 8012b3e:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8012b40:	4b07      	ldr	r3, [pc, #28]	@ (8012b60 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8012b42:	68db      	ldr	r3, [r3, #12]
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	4619      	mov	r1, r3
 8012b48:	2005      	movs	r0, #5
 8012b4a:	f000 f8d9 	bl	8012d00 <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8012b4e:	4b05      	ldr	r3, [pc, #20]	@ (8012b64 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8012b50:	681b      	ldr	r3, [r3, #0]
 8012b52:	4a03      	ldr	r2, [pc, #12]	@ (8012b60 <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8012b54:	68d2      	ldr	r2, [r2, #12]
 8012b56:	6812      	ldr	r2, [r2, #0]
 8012b58:	4610      	mov	r0, r2
 8012b5a:	4798      	blx	r3

  return;
 8012b5c:	bf00      	nop
}
 8012b5e:	bd80      	pop	{r7, pc}
 8012b60:	20030000 	.word	0x20030000
 8012b64:	20003a98 	.word	0x20003a98

08012b68 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8012b68:	b580      	push	{r7, lr}
 8012b6a:	b082      	sub	sp, #8
 8012b6c:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8012b6e:	e00e      	b.n	8012b8e <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8012b70:	1d3b      	adds	r3, r7, #4
 8012b72:	4619      	mov	r1, r3
 8012b74:	480b      	ldr	r0, [pc, #44]	@ (8012ba4 <HW_IPCC_SYS_EvtNot+0x3c>)
 8012b76:	f7ff fb44 	bl	8012202 <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8012b7a:	687b      	ldr	r3, [r7, #4]
 8012b7c:	4619      	mov	r1, r3
 8012b7e:	2006      	movs	r0, #6
 8012b80:	f000 f8be 	bl	8012d00 <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8012b84:	4b08      	ldr	r3, [pc, #32]	@ (8012ba8 <HW_IPCC_SYS_EvtNot+0x40>)
 8012b86:	681b      	ldr	r3, [r3, #0]
 8012b88:	687a      	ldr	r2, [r7, #4]
 8012b8a:	4610      	mov	r0, r2
 8012b8c:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8012b8e:	4805      	ldr	r0, [pc, #20]	@ (8012ba4 <HW_IPCC_SYS_EvtNot+0x3c>)
 8012b90:	f7ff faa8 	bl	80120e4 <LST_is_empty>
 8012b94:	4603      	mov	r3, r0
 8012b96:	2b00      	cmp	r3, #0
 8012b98:	d0ea      	beq.n	8012b70 <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8012b9a:	bf00      	nop
}
 8012b9c:	3708      	adds	r7, #8
 8012b9e:	46bd      	mov	sp, r7
 8012ba0:	bd80      	pop	{r7, pc}
 8012ba2:	bf00      	nop
 8012ba4:	200301dc 	.word	0x200301dc
 8012ba8:	20003a9c 	.word	0x20003a9c

08012bac <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8012bac:	b580      	push	{r7, lr}
 8012bae:	b082      	sub	sp, #8
 8012bb0:	af00      	add	r7, sp, #0
 8012bb2:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8012bb4:	4817      	ldr	r0, [pc, #92]	@ (8012c14 <TL_MM_Init+0x68>)
 8012bb6:	f7ff fa85 	bl	80120c4 <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8012bba:	4817      	ldr	r0, [pc, #92]	@ (8012c18 <TL_MM_Init+0x6c>)
 8012bbc:	f7ff fa82 	bl	80120c4 <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8012bc0:	4b16      	ldr	r3, [pc, #88]	@ (8012c1c <TL_MM_Init+0x70>)
 8012bc2:	691b      	ldr	r3, [r3, #16]
 8012bc4:	4a16      	ldr	r2, [pc, #88]	@ (8012c20 <TL_MM_Init+0x74>)
 8012bc6:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8012bc8:	4b15      	ldr	r3, [pc, #84]	@ (8012c20 <TL_MM_Init+0x74>)
 8012bca:	681b      	ldr	r3, [r3, #0]
 8012bcc:	687a      	ldr	r2, [r7, #4]
 8012bce:	6892      	ldr	r2, [r2, #8]
 8012bd0:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8012bd2:	4b13      	ldr	r3, [pc, #76]	@ (8012c20 <TL_MM_Init+0x74>)
 8012bd4:	681b      	ldr	r3, [r3, #0]
 8012bd6:	687a      	ldr	r2, [r7, #4]
 8012bd8:	68d2      	ldr	r2, [r2, #12]
 8012bda:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8012bdc:	4b10      	ldr	r3, [pc, #64]	@ (8012c20 <TL_MM_Init+0x74>)
 8012bde:	681b      	ldr	r3, [r3, #0]
 8012be0:	4a0c      	ldr	r2, [pc, #48]	@ (8012c14 <TL_MM_Init+0x68>)
 8012be2:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8012be4:	4b0e      	ldr	r3, [pc, #56]	@ (8012c20 <TL_MM_Init+0x74>)
 8012be6:	681b      	ldr	r3, [r3, #0]
 8012be8:	687a      	ldr	r2, [r7, #4]
 8012bea:	6812      	ldr	r2, [r2, #0]
 8012bec:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8012bee:	4b0c      	ldr	r3, [pc, #48]	@ (8012c20 <TL_MM_Init+0x74>)
 8012bf0:	681b      	ldr	r3, [r3, #0]
 8012bf2:	687a      	ldr	r2, [r7, #4]
 8012bf4:	6852      	ldr	r2, [r2, #4]
 8012bf6:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8012bf8:	4b09      	ldr	r3, [pc, #36]	@ (8012c20 <TL_MM_Init+0x74>)
 8012bfa:	681b      	ldr	r3, [r3, #0]
 8012bfc:	687a      	ldr	r2, [r7, #4]
 8012bfe:	6912      	ldr	r2, [r2, #16]
 8012c00:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8012c02:	4b07      	ldr	r3, [pc, #28]	@ (8012c20 <TL_MM_Init+0x74>)
 8012c04:	681b      	ldr	r3, [r3, #0]
 8012c06:	687a      	ldr	r2, [r7, #4]
 8012c08:	6952      	ldr	r2, [r2, #20]
 8012c0a:	619a      	str	r2, [r3, #24]

  return;
 8012c0c:	bf00      	nop
}
 8012c0e:	3708      	adds	r7, #8
 8012c10:	46bd      	mov	sp, r7
 8012c12:	bd80      	pop	{r7, pc}
 8012c14:	200301c4 	.word	0x200301c4
 8012c18:	20003a88 	.word	0x20003a88
 8012c1c:	20030000 	.word	0x20030000
 8012c20:	20003aa0 	.word	0x20003aa0

08012c24 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8012c24:	b580      	push	{r7, lr}
 8012c26:	b082      	sub	sp, #8
 8012c28:	af00      	add	r7, sp, #0
 8012c2a:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8012c2c:	6879      	ldr	r1, [r7, #4]
 8012c2e:	4807      	ldr	r0, [pc, #28]	@ (8012c4c <TL_MM_EvtDone+0x28>)
 8012c30:	f7ff faa0 	bl	8012174 <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8012c34:	6879      	ldr	r1, [r7, #4]
 8012c36:	2000      	movs	r0, #0
 8012c38:	f000 f862 	bl	8012d00 <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8012c3c:	4804      	ldr	r0, [pc, #16]	@ (8012c50 <TL_MM_EvtDone+0x2c>)
 8012c3e:	f7f2 fb99 	bl	8005374 <HW_IPCC_MM_SendFreeBuf>

  return;
 8012c42:	bf00      	nop
}
 8012c44:	3708      	adds	r7, #8
 8012c46:	46bd      	mov	sp, r7
 8012c48:	bd80      	pop	{r7, pc}
 8012c4a:	bf00      	nop
 8012c4c:	20003a88 	.word	0x20003a88
 8012c50:	08012c55 	.word	0x08012c55

08012c54 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8012c54:	b580      	push	{r7, lr}
 8012c56:	b082      	sub	sp, #8
 8012c58:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8012c5a:	e00c      	b.n	8012c76 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8012c5c:	1d3b      	adds	r3, r7, #4
 8012c5e:	4619      	mov	r1, r3
 8012c60:	480a      	ldr	r0, [pc, #40]	@ (8012c8c <SendFreeBuf+0x38>)
 8012c62:	f7ff face 	bl	8012202 <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8012c66:	4b0a      	ldr	r3, [pc, #40]	@ (8012c90 <SendFreeBuf+0x3c>)
 8012c68:	691b      	ldr	r3, [r3, #16]
 8012c6a:	691b      	ldr	r3, [r3, #16]
 8012c6c:	687a      	ldr	r2, [r7, #4]
 8012c6e:	4611      	mov	r1, r2
 8012c70:	4618      	mov	r0, r3
 8012c72:	f7ff fa7f 	bl	8012174 <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8012c76:	4805      	ldr	r0, [pc, #20]	@ (8012c8c <SendFreeBuf+0x38>)
 8012c78:	f7ff fa34 	bl	80120e4 <LST_is_empty>
 8012c7c:	4603      	mov	r3, r0
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d0ec      	beq.n	8012c5c <SendFreeBuf+0x8>
  }

  return;
 8012c82:	bf00      	nop
}
 8012c84:	3708      	adds	r7, #8
 8012c86:	46bd      	mov	sp, r7
 8012c88:	bd80      	pop	{r7, pc}
 8012c8a:	bf00      	nop
 8012c8c:	20003a88 	.word	0x20003a88
 8012c90:	20030000 	.word	0x20030000

08012c94 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8012c94:	b580      	push	{r7, lr}
 8012c96:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8012c98:	4805      	ldr	r0, [pc, #20]	@ (8012cb0 <TL_TRACES_Init+0x1c>)
 8012c9a:	f7ff fa13 	bl	80120c4 <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8012c9e:	4b05      	ldr	r3, [pc, #20]	@ (8012cb4 <TL_TRACES_Init+0x20>)
 8012ca0:	695b      	ldr	r3, [r3, #20]
 8012ca2:	4a03      	ldr	r2, [pc, #12]	@ (8012cb0 <TL_TRACES_Init+0x1c>)
 8012ca4:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8012ca6:	f7f2 fb9b 	bl	80053e0 <HW_IPCC_TRACES_Init>

  return;
 8012caa:	bf00      	nop
}
 8012cac:	bd80      	pop	{r7, pc}
 8012cae:	bf00      	nop
 8012cb0:	200301cc 	.word	0x200301cc
 8012cb4:	20030000 	.word	0x20030000

08012cb8 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8012cb8:	b580      	push	{r7, lr}
 8012cba:	b082      	sub	sp, #8
 8012cbc:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8012cbe:	e008      	b.n	8012cd2 <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8012cc0:	1d3b      	adds	r3, r7, #4
 8012cc2:	4619      	mov	r1, r3
 8012cc4:	4808      	ldr	r0, [pc, #32]	@ (8012ce8 <HW_IPCC_TRACES_EvtNot+0x30>)
 8012cc6:	f7ff fa9c 	bl	8012202 <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8012cca:	687b      	ldr	r3, [r7, #4]
 8012ccc:	4618      	mov	r0, r3
 8012cce:	f000 f80d 	bl	8012cec <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8012cd2:	4805      	ldr	r0, [pc, #20]	@ (8012ce8 <HW_IPCC_TRACES_EvtNot+0x30>)
 8012cd4:	f7ff fa06 	bl	80120e4 <LST_is_empty>
 8012cd8:	4603      	mov	r3, r0
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d0f0      	beq.n	8012cc0 <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8012cde:	bf00      	nop
}
 8012ce0:	3708      	adds	r7, #8
 8012ce2:	46bd      	mov	sp, r7
 8012ce4:	bd80      	pop	{r7, pc}
 8012ce6:	bf00      	nop
 8012ce8:	200301cc 	.word	0x200301cc

08012cec <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8012cec:	b480      	push	{r7}
 8012cee:	b083      	sub	sp, #12
 8012cf0:	af00      	add	r7, sp, #0
 8012cf2:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8012cf4:	bf00      	nop
 8012cf6:	370c      	adds	r7, #12
 8012cf8:	46bd      	mov	sp, r7
 8012cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cfe:	4770      	bx	lr

08012d00 <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8012d00:	b480      	push	{r7}
 8012d02:	b087      	sub	sp, #28
 8012d04:	af00      	add	r7, sp, #0
 8012d06:	4603      	mov	r3, r0
 8012d08:	6039      	str	r1, [r7, #0]
 8012d0a:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_EvtSerial_t *p_cmd_rsp_packet;

  switch(packet_type)
 8012d0c:	79fb      	ldrb	r3, [r7, #7]
 8012d0e:	2b06      	cmp	r3, #6
 8012d10:	d845      	bhi.n	8012d9e <OutputDbgTrace+0x9e>
 8012d12:	a201      	add	r2, pc, #4	@ (adr r2, 8012d18 <OutputDbgTrace+0x18>)
 8012d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d18:	08012d35 	.word	0x08012d35
 8012d1c:	08012d59 	.word	0x08012d59
 8012d20:	08012d5f 	.word	0x08012d5f
 8012d24:	08012d73 	.word	0x08012d73
 8012d28:	08012d7f 	.word	0x08012d7f
 8012d2c:	08012d85 	.word	0x08012d85
 8012d30:	08012d93 	.word	0x08012d93
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8012d34:	683b      	ldr	r3, [r7, #0]
 8012d36:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8012d38:	697b      	ldr	r3, [r7, #20]
 8012d3a:	7a5b      	ldrb	r3, [r3, #9]
 8012d3c:	2bff      	cmp	r3, #255	@ 0xff
 8012d3e:	d005      	beq.n	8012d4c <OutputDbgTrace+0x4c>
 8012d40:	2bff      	cmp	r3, #255	@ 0xff
 8012d42:	dc05      	bgt.n	8012d50 <OutputDbgTrace+0x50>
 8012d44:	2b0e      	cmp	r3, #14
 8012d46:	d005      	beq.n	8012d54 <OutputDbgTrace+0x54>
 8012d48:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 8012d4a:	e001      	b.n	8012d50 <OutputDbgTrace+0x50>
          break;
 8012d4c:	bf00      	nop
 8012d4e:	e027      	b.n	8012da0 <OutputDbgTrace+0xa0>
          break;
 8012d50:	bf00      	nop
 8012d52:	e025      	b.n	8012da0 <OutputDbgTrace+0xa0>
          break;
 8012d54:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 8012d56:	e023      	b.n	8012da0 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8012d58:	683b      	ldr	r3, [r7, #0]
 8012d5a:	60fb      	str	r3, [r7, #12]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8012d5c:	e020      	b.n	8012da0 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8012d5e:	683b      	ldr	r3, [r7, #0]
 8012d60:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8012d62:	697b      	ldr	r3, [r7, #20]
 8012d64:	7a5b      	ldrb	r3, [r3, #9]
 8012d66:	2b0e      	cmp	r3, #14
 8012d68:	d001      	beq.n	8012d6e <OutputDbgTrace+0x6e>
 8012d6a:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8012d6c:	e000      	b.n	8012d70 <OutputDbgTrace+0x70>
          break;
 8012d6e:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012d70:	e016      	b.n	8012da0 <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8012d72:	683b      	ldr	r3, [r7, #0]
 8012d74:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8012d76:	697b      	ldr	r3, [r7, #20]
 8012d78:	7a5b      	ldrb	r3, [r3, #9]
 8012d7a:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012d7c:	e010      	b.n	8012da0 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8012d7e:	683b      	ldr	r3, [r7, #0]
 8012d80:	60fb      	str	r3, [r7, #12]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8012d82:	e00d      	b.n	8012da0 <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 8012d84:	683b      	ldr	r3, [r7, #0]
 8012d86:	613b      	str	r3, [r7, #16]
      switch(p_cmd_rsp_packet->evt.evtcode)
 8012d88:	693b      	ldr	r3, [r7, #16]
 8012d8a:	785b      	ldrb	r3, [r3, #1]
 8012d8c:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
          break;
 8012d8e:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012d90:	e006      	b.n	8012da0 <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8012d92:	683b      	ldr	r3, [r7, #0]
 8012d94:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8012d96:	697b      	ldr	r3, [r7, #20]
 8012d98:	7a5b      	ldrb	r3, [r3, #9]
 8012d9a:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8012d9c:	e000      	b.n	8012da0 <OutputDbgTrace+0xa0>

    default:
      break;
 8012d9e:	bf00      	nop
  }

  return;
 8012da0:	bf00      	nop
}
 8012da2:	371c      	adds	r7, #28
 8012da4:	46bd      	mov	sp, r7
 8012da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012daa:	4770      	bx	lr

08012dac <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 8012dac:	b580      	push	{r7, lr}
 8012dae:	b082      	sub	sp, #8
 8012db0:	af00      	add	r7, sp, #0
 8012db2:	6078      	str	r0, [r7, #4]
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	681b      	ldr	r3, [r3, #0]
 8012db8:	4a22      	ldr	r2, [pc, #136]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012dba:	6013      	str	r3, [r2, #0]
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	685b      	ldr	r3, [r3, #4]
 8012dc0:	4a20      	ldr	r2, [pc, #128]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012dc2:	6053      	str	r3, [r2, #4]
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 8012dc4:	687b      	ldr	r3, [r7, #4]
 8012dc6:	689b      	ldr	r3, [r3, #8]
 8012dc8:	4a1e      	ldr	r2, [pc, #120]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012dca:	6093      	str	r3, [r2, #8]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 8012dcc:	687b      	ldr	r3, [r7, #4]
 8012dce:	68db      	ldr	r3, [r3, #12]
 8012dd0:	4a1c      	ldr	r2, [pc, #112]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012dd2:	60d3      	str	r3, [r2, #12]
  FuncDriver.FillRect       = pDrv->FillRect;
 8012dd4:	687b      	ldr	r3, [r7, #4]
 8012dd6:	691b      	ldr	r3, [r3, #16]
 8012dd8:	4a1a      	ldr	r2, [pc, #104]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012dda:	6113      	str	r3, [r2, #16]
  FuncDriver.GetPixel       = pDrv->GetPixel;
 8012ddc:	687b      	ldr	r3, [r7, #4]
 8012dde:	695b      	ldr	r3, [r3, #20]
 8012de0:	4a18      	ldr	r2, [pc, #96]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012de2:	6153      	str	r3, [r2, #20]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 8012de4:	687b      	ldr	r3, [r7, #4]
 8012de6:	699b      	ldr	r3, [r3, #24]
 8012de8:	4a16      	ldr	r2, [pc, #88]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012dea:	6193      	str	r3, [r2, #24]
  FuncDriver.GetXSize       = pDrv->GetXSize;
 8012dec:	687b      	ldr	r3, [r7, #4]
 8012dee:	69db      	ldr	r3, [r3, #28]
 8012df0:	4a14      	ldr	r2, [pc, #80]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012df2:	61d3      	str	r3, [r2, #28]
  FuncDriver.GetYSize       = pDrv->GetYSize;
 8012df4:	687b      	ldr	r3, [r7, #4]
 8012df6:	6a1b      	ldr	r3, [r3, #32]
 8012df8:	4a12      	ldr	r2, [pc, #72]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012dfa:	6213      	str	r3, [r2, #32]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012e00:	4a10      	ldr	r2, [pc, #64]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012e02:	6253      	str	r3, [r2, #36]	@ 0x24
  FuncDriver.GetFormat      = pDrv->GetFormat;
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012e08:	4a0e      	ldr	r2, [pc, #56]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012e0a:	6293      	str	r3, [r2, #40]	@ 0x28

  DrawProp->LcdLayer = 0;
 8012e0c:	4b0e      	ldr	r3, [pc, #56]	@ (8012e48 <UTIL_LCD_SetFuncDriver+0x9c>)
 8012e0e:	2200      	movs	r2, #0
 8012e10:	60da      	str	r2, [r3, #12]
  DrawProp->LcdDevice = 0;
 8012e12:	4b0d      	ldr	r3, [pc, #52]	@ (8012e48 <UTIL_LCD_SetFuncDriver+0x9c>)
 8012e14:	2200      	movs	r2, #0
 8012e16:	611a      	str	r2, [r3, #16]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 8012e18:	4b0a      	ldr	r3, [pc, #40]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012e1a:	69db      	ldr	r3, [r3, #28]
 8012e1c:	4a0b      	ldr	r2, [pc, #44]	@ (8012e4c <UTIL_LCD_SetFuncDriver+0xa0>)
 8012e1e:	4611      	mov	r1, r2
 8012e20:	2000      	movs	r0, #0
 8012e22:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 8012e24:	4b07      	ldr	r3, [pc, #28]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012e26:	6a1b      	ldr	r3, [r3, #32]
 8012e28:	4a09      	ldr	r2, [pc, #36]	@ (8012e50 <UTIL_LCD_SetFuncDriver+0xa4>)
 8012e2a:	4611      	mov	r1, r2
 8012e2c:	2000      	movs	r0, #0
 8012e2e:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 8012e30:	4b04      	ldr	r3, [pc, #16]	@ (8012e44 <UTIL_LCD_SetFuncDriver+0x98>)
 8012e32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012e34:	4a07      	ldr	r2, [pc, #28]	@ (8012e54 <UTIL_LCD_SetFuncDriver+0xa8>)
 8012e36:	4611      	mov	r1, r2
 8012e38:	2000      	movs	r0, #0
 8012e3a:	4798      	blx	r3
}
 8012e3c:	bf00      	nop
 8012e3e:	3708      	adds	r7, #8
 8012e40:	46bd      	mov	sp, r7
 8012e42:	bd80      	pop	{r7, pc}
 8012e44:	20003ae4 	.word	0x20003ae4
 8012e48:	20003aa4 	.word	0x20003aa4
 8012e4c:	20003ab8 	.word	0x20003ab8
 8012e50:	20003abc 	.word	0x20003abc
 8012e54:	20003ac0 	.word	0x20003ac0

08012e58 <UTIL_LCD_SetDevice>:
/**
  * @brief  Set the LCD instance to be used.
  * @param  Device  LCD instance
  */
void UTIL_LCD_SetDevice(uint32_t Device)
{
 8012e58:	b580      	push	{r7, lr}
 8012e5a:	b082      	sub	sp, #8
 8012e5c:	af00      	add	r7, sp, #0
 8012e5e:	6078      	str	r0, [r7, #4]
  DrawProp->LcdDevice = Device;
 8012e60:	4a09      	ldr	r2, [pc, #36]	@ (8012e88 <UTIL_LCD_SetDevice+0x30>)
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	6113      	str	r3, [r2, #16]
  FuncDriver.GetXSize(Device, &DrawProp->LcdXsize);
 8012e66:	4b09      	ldr	r3, [pc, #36]	@ (8012e8c <UTIL_LCD_SetDevice+0x34>)
 8012e68:	69db      	ldr	r3, [r3, #28]
 8012e6a:	4a09      	ldr	r2, [pc, #36]	@ (8012e90 <UTIL_LCD_SetDevice+0x38>)
 8012e6c:	4611      	mov	r1, r2
 8012e6e:	6878      	ldr	r0, [r7, #4]
 8012e70:	4798      	blx	r3
  FuncDriver.GetYSize(Device, &DrawProp->LcdYsize);
 8012e72:	4b06      	ldr	r3, [pc, #24]	@ (8012e8c <UTIL_LCD_SetDevice+0x34>)
 8012e74:	6a1b      	ldr	r3, [r3, #32]
 8012e76:	4a07      	ldr	r2, [pc, #28]	@ (8012e94 <UTIL_LCD_SetDevice+0x3c>)
 8012e78:	4611      	mov	r1, r2
 8012e7a:	6878      	ldr	r0, [r7, #4]
 8012e7c:	4798      	blx	r3
}
 8012e7e:	bf00      	nop
 8012e80:	3708      	adds	r7, #8
 8012e82:	46bd      	mov	sp, r7
 8012e84:	bd80      	pop	{r7, pc}
 8012e86:	bf00      	nop
 8012e88:	20003aa4 	.word	0x20003aa4
 8012e8c:	20003ae4 	.word	0x20003ae4
 8012e90:	20003ab8 	.word	0x20003ab8
 8012e94:	20003abc 	.word	0x20003abc

08012e98 <UTIL_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
 8012e98:	b480      	push	{r7}
 8012e9a:	b083      	sub	sp, #12
 8012e9c:	af00      	add	r7, sp, #0
 8012e9e:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 8012ea0:	4b06      	ldr	r3, [pc, #24]	@ (8012ebc <UTIL_LCD_SetTextColor+0x24>)
 8012ea2:	68db      	ldr	r3, [r3, #12]
 8012ea4:	4a05      	ldr	r2, [pc, #20]	@ (8012ebc <UTIL_LCD_SetTextColor+0x24>)
 8012ea6:	015b      	lsls	r3, r3, #5
 8012ea8:	4413      	add	r3, r2
 8012eaa:	687a      	ldr	r2, [r7, #4]
 8012eac:	601a      	str	r2, [r3, #0]
}
 8012eae:	bf00      	nop
 8012eb0:	370c      	adds	r7, #12
 8012eb2:	46bd      	mov	sp, r7
 8012eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eb8:	4770      	bx	lr
 8012eba:	bf00      	nop
 8012ebc:	20003aa4 	.word	0x20003aa4

08012ec0 <UTIL_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
 8012ec0:	b480      	push	{r7}
 8012ec2:	b083      	sub	sp, #12
 8012ec4:	af00      	add	r7, sp, #0
 8012ec6:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 8012ec8:	4b06      	ldr	r3, [pc, #24]	@ (8012ee4 <UTIL_LCD_SetBackColor+0x24>)
 8012eca:	68db      	ldr	r3, [r3, #12]
 8012ecc:	4a05      	ldr	r2, [pc, #20]	@ (8012ee4 <UTIL_LCD_SetBackColor+0x24>)
 8012ece:	015b      	lsls	r3, r3, #5
 8012ed0:	4413      	add	r3, r2
 8012ed2:	3304      	adds	r3, #4
 8012ed4:	687a      	ldr	r2, [r7, #4]
 8012ed6:	601a      	str	r2, [r3, #0]
}
 8012ed8:	bf00      	nop
 8012eda:	370c      	adds	r7, #12
 8012edc:	46bd      	mov	sp, r7
 8012ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ee2:	4770      	bx	lr
 8012ee4:	20003aa4 	.word	0x20003aa4

08012ee8 <UTIL_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
 8012ee8:	b480      	push	{r7}
 8012eea:	b083      	sub	sp, #12
 8012eec:	af00      	add	r7, sp, #0
 8012eee:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 8012ef0:	4b06      	ldr	r3, [pc, #24]	@ (8012f0c <UTIL_LCD_SetFont+0x24>)
 8012ef2:	68db      	ldr	r3, [r3, #12]
 8012ef4:	4a05      	ldr	r2, [pc, #20]	@ (8012f0c <UTIL_LCD_SetFont+0x24>)
 8012ef6:	015b      	lsls	r3, r3, #5
 8012ef8:	4413      	add	r3, r2
 8012efa:	3308      	adds	r3, #8
 8012efc:	687a      	ldr	r2, [r7, #4]
 8012efe:	601a      	str	r2, [r3, #0]
}
 8012f00:	bf00      	nop
 8012f02:	370c      	adds	r7, #12
 8012f04:	46bd      	mov	sp, r7
 8012f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f0a:	4770      	bx	lr
 8012f0c:	20003aa4 	.word	0x20003aa4

08012f10 <UTIL_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *UTIL_LCD_GetFont(void)
{
 8012f10:	b480      	push	{r7}
 8012f12:	af00      	add	r7, sp, #0
  return DrawProp[DrawProp->LcdLayer].pFont;
 8012f14:	4b05      	ldr	r3, [pc, #20]	@ (8012f2c <UTIL_LCD_GetFont+0x1c>)
 8012f16:	68db      	ldr	r3, [r3, #12]
 8012f18:	4a04      	ldr	r2, [pc, #16]	@ (8012f2c <UTIL_LCD_GetFont+0x1c>)
 8012f1a:	015b      	lsls	r3, r3, #5
 8012f1c:	4413      	add	r3, r2
 8012f1e:	3308      	adds	r3, #8
 8012f20:	681b      	ldr	r3, [r3, #0]
}
 8012f22:	4618      	mov	r0, r3
 8012f24:	46bd      	mov	sp, r7
 8012f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f2a:	4770      	bx	lr
 8012f2c:	20003aa4 	.word	0x20003aa4

08012f30 <UTIL_LCD_FillRGBRect>:
  * @param  Xpos    X position
  * @param  Ypos    Y position
  * @param  Length  Line length
  */
void UTIL_LCD_FillRGBRect(uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8012f30:	b590      	push	{r4, r7, lr}
 8012f32:	b087      	sub	sp, #28
 8012f34:	af02      	add	r7, sp, #8
 8012f36:	60f8      	str	r0, [r7, #12]
 8012f38:	60b9      	str	r1, [r7, #8]
 8012f3a:	607a      	str	r2, [r7, #4]
 8012f3c:	603b      	str	r3, [r7, #0]
  /* Write RGB rectangle data */
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 8012f3e:	4b08      	ldr	r3, [pc, #32]	@ (8012f60 <UTIL_LCD_FillRGBRect+0x30>)
 8012f40:	685c      	ldr	r4, [r3, #4]
 8012f42:	4b08      	ldr	r3, [pc, #32]	@ (8012f64 <UTIL_LCD_FillRGBRect+0x34>)
 8012f44:	6918      	ldr	r0, [r3, #16]
 8012f46:	6a3b      	ldr	r3, [r7, #32]
 8012f48:	9301      	str	r3, [sp, #4]
 8012f4a:	683b      	ldr	r3, [r7, #0]
 8012f4c:	9300      	str	r3, [sp, #0]
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	68ba      	ldr	r2, [r7, #8]
 8012f52:	68f9      	ldr	r1, [r7, #12]
 8012f54:	47a0      	blx	r4
}
 8012f56:	bf00      	nop
 8012f58:	3714      	adds	r7, #20
 8012f5a:	46bd      	mov	sp, r7
 8012f5c:	bd90      	pop	{r4, r7, pc}
 8012f5e:	bf00      	nop
 8012f60:	20003ae4 	.word	0x20003ae4
 8012f64:	20003aa4 	.word	0x20003aa4

08012f68 <UTIL_LCD_DisplayChar>:
  * @param  Ypos Line where to display the character shape.
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
 8012f68:	b580      	push	{r7, lr}
 8012f6a:	b084      	sub	sp, #16
 8012f6c:	af00      	add	r7, sp, #0
 8012f6e:	60f8      	str	r0, [r7, #12]
 8012f70:	60b9      	str	r1, [r7, #8]
 8012f72:	4613      	mov	r3, r2
 8012f74:	71fb      	strb	r3, [r7, #7]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8012f76:	4b16      	ldr	r3, [pc, #88]	@ (8012fd0 <UTIL_LCD_DisplayChar+0x68>)
 8012f78:	68db      	ldr	r3, [r3, #12]
 8012f7a:	4a15      	ldr	r2, [pc, #84]	@ (8012fd0 <UTIL_LCD_DisplayChar+0x68>)
 8012f7c:	015b      	lsls	r3, r3, #5
 8012f7e:	4413      	add	r3, r2
 8012f80:	3308      	adds	r3, #8
 8012f82:	681b      	ldr	r3, [r3, #0]
 8012f84:	681a      	ldr	r2, [r3, #0]
 8012f86:	79fb      	ldrb	r3, [r7, #7]
 8012f88:	3b20      	subs	r3, #32
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 8012f8a:	4911      	ldr	r1, [pc, #68]	@ (8012fd0 <UTIL_LCD_DisplayChar+0x68>)
 8012f8c:	68c9      	ldr	r1, [r1, #12]
 8012f8e:	4810      	ldr	r0, [pc, #64]	@ (8012fd0 <UTIL_LCD_DisplayChar+0x68>)
 8012f90:	0149      	lsls	r1, r1, #5
 8012f92:	4401      	add	r1, r0
 8012f94:	3108      	adds	r1, #8
 8012f96:	6809      	ldr	r1, [r1, #0]
 8012f98:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8012f9a:	fb03 f101 	mul.w	r1, r3, r1
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 8012f9e:	4b0c      	ldr	r3, [pc, #48]	@ (8012fd0 <UTIL_LCD_DisplayChar+0x68>)
 8012fa0:	68db      	ldr	r3, [r3, #12]
 8012fa2:	480b      	ldr	r0, [pc, #44]	@ (8012fd0 <UTIL_LCD_DisplayChar+0x68>)
 8012fa4:	015b      	lsls	r3, r3, #5
 8012fa6:	4403      	add	r3, r0
 8012fa8:	3308      	adds	r3, #8
 8012faa:	681b      	ldr	r3, [r3, #0]
 8012fac:	889b      	ldrh	r3, [r3, #4]
 8012fae:	3307      	adds	r3, #7
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	da00      	bge.n	8012fb6 <UTIL_LCD_DisplayChar+0x4e>
 8012fb4:	3307      	adds	r3, #7
 8012fb6:	10db      	asrs	r3, r3, #3
 8012fb8:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8012fbc:	4413      	add	r3, r2
 8012fbe:	461a      	mov	r2, r3
 8012fc0:	68b9      	ldr	r1, [r7, #8]
 8012fc2:	68f8      	ldr	r0, [r7, #12]
 8012fc4:	f000 f8b4 	bl	8013130 <DrawChar>
}
 8012fc8:	bf00      	nop
 8012fca:	3710      	adds	r7, #16
 8012fcc:	46bd      	mov	sp, r7
 8012fce:	bd80      	pop	{r7, pc}
 8012fd0:	20003aa4 	.word	0x20003aa4

08012fd4 <UTIL_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void UTIL_LCD_DisplayStringAt(uint32_t Xpos, uint32_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8012fd4:	b580      	push	{r7, lr}
 8012fd6:	b08a      	sub	sp, #40	@ 0x28
 8012fd8:	af00      	add	r7, sp, #0
 8012fda:	60f8      	str	r0, [r7, #12]
 8012fdc:	60b9      	str	r1, [r7, #8]
 8012fde:	607a      	str	r2, [r7, #4]
 8012fe0:	70fb      	strb	r3, [r7, #3]
  uint32_t refcolumn = 1, i = 0;
 8012fe2:	2301      	movs	r3, #1
 8012fe4:	627b      	str	r3, [r7, #36]	@ 0x24
 8012fe6:	2300      	movs	r3, #0
 8012fe8:	623b      	str	r3, [r7, #32]
  uint32_t size = 0, xsize = 0;
 8012fea:	2300      	movs	r3, #0
 8012fec:	61fb      	str	r3, [r7, #28]
 8012fee:	2300      	movs	r3, #0
 8012ff0:	617b      	str	r3, [r7, #20]
  uint8_t  *ptr = Text;
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	61bb      	str	r3, [r7, #24]

  /* Get the text size */
  while (*ptr++) size ++ ;
 8012ff6:	e002      	b.n	8012ffe <UTIL_LCD_DisplayStringAt+0x2a>
 8012ff8:	69fb      	ldr	r3, [r7, #28]
 8012ffa:	3301      	adds	r3, #1
 8012ffc:	61fb      	str	r3, [r7, #28]
 8012ffe:	69bb      	ldr	r3, [r7, #24]
 8013000:	1c5a      	adds	r2, r3, #1
 8013002:	61ba      	str	r2, [r7, #24]
 8013004:	781b      	ldrb	r3, [r3, #0]
 8013006:	2b00      	cmp	r3, #0
 8013008:	d1f6      	bne.n	8012ff8 <UTIL_LCD_DisplayStringAt+0x24>

  /* Characters number per line */
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 801300a:	4b48      	ldr	r3, [pc, #288]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 801300c:	695b      	ldr	r3, [r3, #20]
 801300e:	4a47      	ldr	r2, [pc, #284]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 8013010:	68d2      	ldr	r2, [r2, #12]
 8013012:	4946      	ldr	r1, [pc, #280]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 8013014:	0152      	lsls	r2, r2, #5
 8013016:	440a      	add	r2, r1
 8013018:	3208      	adds	r2, #8
 801301a:	6812      	ldr	r2, [r2, #0]
 801301c:	8892      	ldrh	r2, [r2, #4]
 801301e:	fbb3 f3f2 	udiv	r3, r3, r2
 8013022:	617b      	str	r3, [r7, #20]

  switch (Mode)
 8013024:	78fb      	ldrb	r3, [r7, #3]
 8013026:	2b03      	cmp	r3, #3
 8013028:	d018      	beq.n	801305c <UTIL_LCD_DisplayStringAt+0x88>
 801302a:	2b03      	cmp	r3, #3
 801302c:	dc2a      	bgt.n	8013084 <UTIL_LCD_DisplayStringAt+0xb0>
 801302e:	2b01      	cmp	r3, #1
 8013030:	d002      	beq.n	8013038 <UTIL_LCD_DisplayStringAt+0x64>
 8013032:	2b02      	cmp	r3, #2
 8013034:	d015      	beq.n	8013062 <UTIL_LCD_DisplayStringAt+0x8e>
 8013036:	e025      	b.n	8013084 <UTIL_LCD_DisplayStringAt+0xb0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 8013038:	697a      	ldr	r2, [r7, #20]
 801303a:	69fb      	ldr	r3, [r7, #28]
 801303c:	1ad3      	subs	r3, r2, r3
 801303e:	4a3b      	ldr	r2, [pc, #236]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 8013040:	68d2      	ldr	r2, [r2, #12]
 8013042:	493a      	ldr	r1, [pc, #232]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 8013044:	0152      	lsls	r2, r2, #5
 8013046:	440a      	add	r2, r1
 8013048:	3208      	adds	r2, #8
 801304a:	6812      	ldr	r2, [r2, #0]
 801304c:	8892      	ldrh	r2, [r2, #4]
 801304e:	fb02 f303 	mul.w	r3, r2, r3
 8013052:	085b      	lsrs	r3, r3, #1
 8013054:	68fa      	ldr	r2, [r7, #12]
 8013056:	4413      	add	r3, r2
 8013058:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801305a:	e016      	b.n	801308a <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 801305c:	68fb      	ldr	r3, [r7, #12]
 801305e:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8013060:	e013      	b.n	801308a <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 8013062:	697a      	ldr	r2, [r7, #20]
 8013064:	69fb      	ldr	r3, [r7, #28]
 8013066:	1ad3      	subs	r3, r2, r3
 8013068:	4a30      	ldr	r2, [pc, #192]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 801306a:	68d2      	ldr	r2, [r2, #12]
 801306c:	492f      	ldr	r1, [pc, #188]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 801306e:	0152      	lsls	r2, r2, #5
 8013070:	440a      	add	r2, r1
 8013072:	3208      	adds	r2, #8
 8013074:	6812      	ldr	r2, [r2, #0]
 8013076:	8892      	ldrh	r2, [r2, #4]
 8013078:	fb03 f202 	mul.w	r2, r3, r2
 801307c:	68fb      	ldr	r3, [r7, #12]
 801307e:	1ad3      	subs	r3, r2, r3
 8013080:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8013082:	e002      	b.n	801308a <UTIL_LCD_DisplayStringAt+0xb6>
    }
  default:
    {
      refcolumn = Xpos;
 8013084:	68fb      	ldr	r3, [r7, #12]
 8013086:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8013088:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 801308a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801308c:	2b00      	cmp	r3, #0
 801308e:	d003      	beq.n	8013098 <UTIL_LCD_DisplayStringAt+0xc4>
 8013090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013092:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8013096:	d31b      	bcc.n	80130d0 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    refcolumn = 1;
 8013098:	2301      	movs	r3, #1
 801309a:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 801309c:	e018      	b.n	80130d0 <UTIL_LCD_DisplayStringAt+0xfc>
  {
    /* Display one character on LCD */
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 801309e:	687b      	ldr	r3, [r7, #4]
 80130a0:	781b      	ldrb	r3, [r3, #0]
 80130a2:	461a      	mov	r2, r3
 80130a4:	68b9      	ldr	r1, [r7, #8]
 80130a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80130a8:	f7ff ff5e 	bl	8012f68 <UTIL_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 80130ac:	4b1f      	ldr	r3, [pc, #124]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 80130ae:	68db      	ldr	r3, [r3, #12]
 80130b0:	4a1e      	ldr	r2, [pc, #120]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 80130b2:	015b      	lsls	r3, r3, #5
 80130b4:	4413      	add	r3, r2
 80130b6:	3308      	adds	r3, #8
 80130b8:	681b      	ldr	r3, [r3, #0]
 80130ba:	889b      	ldrh	r3, [r3, #4]
 80130bc:	461a      	mov	r2, r3
 80130be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130c0:	4413      	add	r3, r2
 80130c2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Point on the next character */
    Text++;
 80130c4:	687b      	ldr	r3, [r7, #4]
 80130c6:	3301      	adds	r3, #1
 80130c8:	607b      	str	r3, [r7, #4]
    i++;
 80130ca:	6a3b      	ldr	r3, [r7, #32]
 80130cc:	3301      	adds	r3, #1
 80130ce:	623b      	str	r3, [r7, #32]
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	781b      	ldrb	r3, [r3, #0]
 80130d4:	2b00      	cmp	r3, #0
 80130d6:	bf14      	ite	ne
 80130d8:	2301      	movne	r3, #1
 80130da:	2300      	moveq	r3, #0
 80130dc:	b2da      	uxtb	r2, r3
 80130de:	4b13      	ldr	r3, [pc, #76]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 80130e0:	6959      	ldr	r1, [r3, #20]
 80130e2:	4b12      	ldr	r3, [pc, #72]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 80130e4:	68db      	ldr	r3, [r3, #12]
 80130e6:	4811      	ldr	r0, [pc, #68]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 80130e8:	015b      	lsls	r3, r3, #5
 80130ea:	4403      	add	r3, r0
 80130ec:	3308      	adds	r3, #8
 80130ee:	681b      	ldr	r3, [r3, #0]
 80130f0:	889b      	ldrh	r3, [r3, #4]
 80130f2:	4618      	mov	r0, r3
 80130f4:	6a3b      	ldr	r3, [r7, #32]
 80130f6:	fb00 f303 	mul.w	r3, r0, r3
 80130fa:	1acb      	subs	r3, r1, r3
 80130fc:	b29b      	uxth	r3, r3
 80130fe:	490b      	ldr	r1, [pc, #44]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 8013100:	68c9      	ldr	r1, [r1, #12]
 8013102:	480a      	ldr	r0, [pc, #40]	@ (801312c <UTIL_LCD_DisplayStringAt+0x158>)
 8013104:	0149      	lsls	r1, r1, #5
 8013106:	4401      	add	r1, r0
 8013108:	3108      	adds	r1, #8
 801310a:	6809      	ldr	r1, [r1, #0]
 801310c:	8889      	ldrh	r1, [r1, #4]
 801310e:	428b      	cmp	r3, r1
 8013110:	bf2c      	ite	cs
 8013112:	2301      	movcs	r3, #1
 8013114:	2300      	movcc	r3, #0
 8013116:	b2db      	uxtb	r3, r3
 8013118:	4013      	ands	r3, r2
 801311a:	b2db      	uxtb	r3, r3
 801311c:	2b00      	cmp	r3, #0
 801311e:	d1be      	bne.n	801309e <UTIL_LCD_DisplayStringAt+0xca>
  }
}
 8013120:	bf00      	nop
 8013122:	bf00      	nop
 8013124:	3728      	adds	r7, #40	@ 0x28
 8013126:	46bd      	mov	sp, r7
 8013128:	bd80      	pop	{r7, pc}
 801312a:	bf00      	nop
 801312c:	20003aa4 	.word	0x20003aa4

08013130 <DrawChar>:
  * @param  Xpos  Line where to display the character shape
  * @param  Ypos  Start column address
  * @param  pData Pointer to the character data
  */
static void DrawChar(uint32_t Xpos, uint32_t Ypos, const uint8_t *pData)
{
 8013130:	b580      	push	{r7, lr}
 8013132:	b0b2      	sub	sp, #200	@ 0xc8
 8013134:	af02      	add	r7, sp, #8
 8013136:	60f8      	str	r0, [r7, #12]
 8013138:	60b9      	str	r1, [r7, #8]
 801313a:	607a      	str	r2, [r7, #4]
  uint32_t i = 0, j = 0, offset;
 801313c:	2300      	movs	r3, #0
 801313e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8013142:	2300      	movs	r3, #0
 8013144:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t height, width;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
 8013148:	4ba5      	ldr	r3, [pc, #660]	@ (80133e0 <DrawChar+0x2b0>)
 801314a:	68db      	ldr	r3, [r3, #12]
 801314c:	4aa4      	ldr	r2, [pc, #656]	@ (80133e0 <DrawChar+0x2b0>)
 801314e:	015b      	lsls	r3, r3, #5
 8013150:	4413      	add	r3, r2
 8013152:	3308      	adds	r3, #8
 8013154:	681b      	ldr	r3, [r3, #0]
 8013156:	88db      	ldrh	r3, [r3, #6]
 8013158:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
 801315c:	4ba0      	ldr	r3, [pc, #640]	@ (80133e0 <DrawChar+0x2b0>)
 801315e:	68db      	ldr	r3, [r3, #12]
 8013160:	4a9f      	ldr	r2, [pc, #636]	@ (80133e0 <DrawChar+0x2b0>)
 8013162:	015b      	lsls	r3, r3, #5
 8013164:	4413      	add	r3, r2
 8013166:	3308      	adds	r3, #8
 8013168:	681b      	ldr	r3, [r3, #0]
 801316a:	889b      	ldrh	r3, [r3, #4]
 801316c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 8013170:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013174:	3307      	adds	r3, #7
 8013176:	f023 0207 	bic.w	r2, r3, #7
 801317a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801317e:	1ad3      	subs	r3, r2, r3
 8013180:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  for(i = 0; i < height; i++)
 8013184:	2300      	movs	r3, #0
 8013186:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 801318a:	e11c      	b.n	80133c6 <DrawChar+0x296>
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 801318c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013190:	3307      	adds	r3, #7
 8013192:	08db      	lsrs	r3, r3, #3
 8013194:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8013198:	fb02 f303 	mul.w	r3, r2, r3
 801319c:	687a      	ldr	r2, [r7, #4]
 801319e:	4413      	add	r3, r2
 80131a0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    switch(((width + 7)/8))
 80131a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80131a8:	3307      	adds	r3, #7
 80131aa:	08db      	lsrs	r3, r3, #3
 80131ac:	2b01      	cmp	r3, #1
 80131ae:	d002      	beq.n	80131b6 <DrawChar+0x86>
 80131b0:	2b02      	cmp	r3, #2
 80131b2:	d006      	beq.n	80131c2 <DrawChar+0x92>
 80131b4:	e011      	b.n	80131da <DrawChar+0xaa>
    {

    case 1:
      line =  pchar[0];
 80131b6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80131ba:	781b      	ldrb	r3, [r3, #0]
 80131bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 80131c0:	e01d      	b.n	80131fe <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 80131c2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80131c6:	781b      	ldrb	r3, [r3, #0]
 80131c8:	021b      	lsls	r3, r3, #8
 80131ca:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80131ce:	3201      	adds	r2, #1
 80131d0:	7812      	ldrb	r2, [r2, #0]
 80131d2:	4313      	orrs	r3, r2
 80131d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 80131d8:	e011      	b.n	80131fe <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 80131da:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80131de:	781b      	ldrb	r3, [r3, #0]
 80131e0:	041a      	lsls	r2, r3, #16
 80131e2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80131e6:	3301      	adds	r3, #1
 80131e8:	781b      	ldrb	r3, [r3, #0]
 80131ea:	021b      	lsls	r3, r3, #8
 80131ec:	4313      	orrs	r3, r2
 80131ee:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80131f2:	3202      	adds	r2, #2
 80131f4:	7812      	ldrb	r2, [r2, #0]
 80131f6:	4313      	orrs	r3, r2
 80131f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 80131fc:	bf00      	nop
    }

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 80131fe:	4b78      	ldr	r3, [pc, #480]	@ (80133e0 <DrawChar+0x2b0>)
 8013200:	68db      	ldr	r3, [r3, #12]
 8013202:	4a77      	ldr	r2, [pc, #476]	@ (80133e0 <DrawChar+0x2b0>)
 8013204:	015b      	lsls	r3, r3, #5
 8013206:	4413      	add	r3, r2
 8013208:	331c      	adds	r3, #28
 801320a:	681b      	ldr	r3, [r3, #0]
 801320c:	2b02      	cmp	r3, #2
 801320e:	f040 808c 	bne.w	801332a <DrawChar+0x1fa>
    {
      for (j = 0; j < width; j++)
 8013212:	2300      	movs	r3, #0
 8013214:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013218:	e074      	b.n	8013304 <DrawChar+0x1d4>
      {
        if(line & (1 << (width- j + offset- 1)))
 801321a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 801321e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013222:	1ad2      	subs	r2, r2, r3
 8013224:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8013228:	4413      	add	r3, r2
 801322a:	3b01      	subs	r3, #1
 801322c:	2201      	movs	r2, #1
 801322e:	fa02 f303 	lsl.w	r3, r2, r3
 8013232:	461a      	mov	r2, r3
 8013234:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013238:	4013      	ands	r3, r2
 801323a:	2b00      	cmp	r3, #0
 801323c:	d02d      	beq.n	801329a <DrawChar+0x16a>
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 801323e:	4b68      	ldr	r3, [pc, #416]	@ (80133e0 <DrawChar+0x2b0>)
 8013240:	68db      	ldr	r3, [r3, #12]
 8013242:	4a67      	ldr	r2, [pc, #412]	@ (80133e0 <DrawChar+0x2b0>)
 8013244:	015b      	lsls	r3, r3, #5
 8013246:	4413      	add	r3, r2
 8013248:	681b      	ldr	r3, [r3, #0]
 801324a:	08db      	lsrs	r3, r3, #3
 801324c:	b29b      	uxth	r3, r3
 801324e:	f003 031f 	and.w	r3, r3, #31
 8013252:	b29a      	uxth	r2, r3
 8013254:	4b62      	ldr	r3, [pc, #392]	@ (80133e0 <DrawChar+0x2b0>)
 8013256:	68db      	ldr	r3, [r3, #12]
 8013258:	4961      	ldr	r1, [pc, #388]	@ (80133e0 <DrawChar+0x2b0>)
 801325a:	015b      	lsls	r3, r3, #5
 801325c:	440b      	add	r3, r1
 801325e:	681b      	ldr	r3, [r3, #0]
 8013260:	0a9b      	lsrs	r3, r3, #10
 8013262:	b29b      	uxth	r3, r3
 8013264:	015b      	lsls	r3, r3, #5
 8013266:	b29b      	uxth	r3, r3
 8013268:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 801326c:	b29b      	uxth	r3, r3
 801326e:	4313      	orrs	r3, r2
 8013270:	b29a      	uxth	r2, r3
 8013272:	4b5b      	ldr	r3, [pc, #364]	@ (80133e0 <DrawChar+0x2b0>)
 8013274:	68db      	ldr	r3, [r3, #12]
 8013276:	495a      	ldr	r1, [pc, #360]	@ (80133e0 <DrawChar+0x2b0>)
 8013278:	015b      	lsls	r3, r3, #5
 801327a:	440b      	add	r3, r1
 801327c:	681b      	ldr	r3, [r3, #0]
 801327e:	0cdb      	lsrs	r3, r3, #19
 8013280:	b29b      	uxth	r3, r3
 8013282:	02db      	lsls	r3, r3, #11
 8013284:	b29b      	uxth	r3, r3
 8013286:	4313      	orrs	r3, r2
 8013288:	b29a      	uxth	r2, r3
 801328a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801328e:	005b      	lsls	r3, r3, #1
 8013290:	33c0      	adds	r3, #192	@ 0xc0
 8013292:	443b      	add	r3, r7
 8013294:	f823 2c4c 	strh.w	r2, [r3, #-76]
 8013298:	e02f      	b.n	80132fa <DrawChar+0x1ca>
        }
        else
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 801329a:	4b51      	ldr	r3, [pc, #324]	@ (80133e0 <DrawChar+0x2b0>)
 801329c:	68db      	ldr	r3, [r3, #12]
 801329e:	4a50      	ldr	r2, [pc, #320]	@ (80133e0 <DrawChar+0x2b0>)
 80132a0:	015b      	lsls	r3, r3, #5
 80132a2:	4413      	add	r3, r2
 80132a4:	3304      	adds	r3, #4
 80132a6:	681b      	ldr	r3, [r3, #0]
 80132a8:	08db      	lsrs	r3, r3, #3
 80132aa:	b29b      	uxth	r3, r3
 80132ac:	f003 031f 	and.w	r3, r3, #31
 80132b0:	b29a      	uxth	r2, r3
 80132b2:	4b4b      	ldr	r3, [pc, #300]	@ (80133e0 <DrawChar+0x2b0>)
 80132b4:	68db      	ldr	r3, [r3, #12]
 80132b6:	494a      	ldr	r1, [pc, #296]	@ (80133e0 <DrawChar+0x2b0>)
 80132b8:	015b      	lsls	r3, r3, #5
 80132ba:	440b      	add	r3, r1
 80132bc:	3304      	adds	r3, #4
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	0a9b      	lsrs	r3, r3, #10
 80132c2:	b29b      	uxth	r3, r3
 80132c4:	015b      	lsls	r3, r3, #5
 80132c6:	b29b      	uxth	r3, r3
 80132c8:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 80132cc:	b29b      	uxth	r3, r3
 80132ce:	4313      	orrs	r3, r2
 80132d0:	b29a      	uxth	r2, r3
 80132d2:	4b43      	ldr	r3, [pc, #268]	@ (80133e0 <DrawChar+0x2b0>)
 80132d4:	68db      	ldr	r3, [r3, #12]
 80132d6:	4942      	ldr	r1, [pc, #264]	@ (80133e0 <DrawChar+0x2b0>)
 80132d8:	015b      	lsls	r3, r3, #5
 80132da:	440b      	add	r3, r1
 80132dc:	3304      	adds	r3, #4
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	0cdb      	lsrs	r3, r3, #19
 80132e2:	b29b      	uxth	r3, r3
 80132e4:	02db      	lsls	r3, r3, #11
 80132e6:	b29b      	uxth	r3, r3
 80132e8:	4313      	orrs	r3, r2
 80132ea:	b29a      	uxth	r2, r3
 80132ec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80132f0:	005b      	lsls	r3, r3, #1
 80132f2:	33c0      	adds	r3, #192	@ 0xc0
 80132f4:	443b      	add	r3, r7
 80132f6:	f823 2c4c 	strh.w	r2, [r3, #-76]
      for (j = 0; j < width; j++)
 80132fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80132fe:	3301      	adds	r3, #1
 8013300:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013304:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8013308:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801330c:	429a      	cmp	r2, r3
 801330e:	d384      	bcc.n	801321a <DrawChar+0xea>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
 8013310:	68b9      	ldr	r1, [r7, #8]
 8013312:	1c4b      	adds	r3, r1, #1
 8013314:	60bb      	str	r3, [r7, #8]
 8013316:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 801331a:	2301      	movs	r3, #1
 801331c:	9300      	str	r3, [sp, #0]
 801331e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013322:	68f8      	ldr	r0, [r7, #12]
 8013324:	f7ff fe04 	bl	8012f30 <UTIL_LCD_FillRGBRect>
 8013328:	e048      	b.n	80133bc <DrawChar+0x28c>
    }
    else
    {
      for (j = 0; j < width; j++)
 801332a:	2300      	movs	r3, #0
 801332c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013330:	e032      	b.n	8013398 <DrawChar+0x268>
      {
        if(line & (1 << (width- j + offset- 1)))
 8013332:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8013336:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801333a:	1ad2      	subs	r2, r2, r3
 801333c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8013340:	4413      	add	r3, r2
 8013342:	3b01      	subs	r3, #1
 8013344:	2201      	movs	r2, #1
 8013346:	fa02 f303 	lsl.w	r3, r2, r3
 801334a:	461a      	mov	r2, r3
 801334c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013350:	4013      	ands	r3, r2
 8013352:	2b00      	cmp	r3, #0
 8013354:	d00d      	beq.n	8013372 <DrawChar+0x242>
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 8013356:	4b22      	ldr	r3, [pc, #136]	@ (80133e0 <DrawChar+0x2b0>)
 8013358:	68db      	ldr	r3, [r3, #12]
 801335a:	4a21      	ldr	r2, [pc, #132]	@ (80133e0 <DrawChar+0x2b0>)
 801335c:	015b      	lsls	r3, r3, #5
 801335e:	4413      	add	r3, r2
 8013360:	681a      	ldr	r2, [r3, #0]
 8013362:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013366:	009b      	lsls	r3, r3, #2
 8013368:	33c0      	adds	r3, #192	@ 0xc0
 801336a:	443b      	add	r3, r7
 801336c:	f843 2cac 	str.w	r2, [r3, #-172]
 8013370:	e00d      	b.n	801338e <DrawChar+0x25e>
        }
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 8013372:	4b1b      	ldr	r3, [pc, #108]	@ (80133e0 <DrawChar+0x2b0>)
 8013374:	68db      	ldr	r3, [r3, #12]
 8013376:	4a1a      	ldr	r2, [pc, #104]	@ (80133e0 <DrawChar+0x2b0>)
 8013378:	015b      	lsls	r3, r3, #5
 801337a:	4413      	add	r3, r2
 801337c:	3304      	adds	r3, #4
 801337e:	681a      	ldr	r2, [r3, #0]
 8013380:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013384:	009b      	lsls	r3, r3, #2
 8013386:	33c0      	adds	r3, #192	@ 0xc0
 8013388:	443b      	add	r3, r7
 801338a:	f843 2cac 	str.w	r2, [r3, #-172]
      for (j = 0; j < width; j++)
 801338e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8013392:	3301      	adds	r3, #1
 8013394:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8013398:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 801339c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80133a0:	429a      	cmp	r2, r3
 80133a2:	d3c6      	bcc.n	8013332 <DrawChar+0x202>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 80133a4:	68b9      	ldr	r1, [r7, #8]
 80133a6:	1c4b      	adds	r3, r1, #1
 80133a8:	60bb      	str	r3, [r7, #8]
 80133aa:	f107 0214 	add.w	r2, r7, #20
 80133ae:	2301      	movs	r3, #1
 80133b0:	9300      	str	r3, [sp, #0]
 80133b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80133b6:	68f8      	ldr	r0, [r7, #12]
 80133b8:	f7ff fdba 	bl	8012f30 <UTIL_LCD_FillRGBRect>
  for(i = 0; i < height; i++)
 80133bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80133c0:	3301      	adds	r3, #1
 80133c2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80133c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 80133ca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80133ce:	429a      	cmp	r2, r3
 80133d0:	f4ff aedc 	bcc.w	801318c <DrawChar+0x5c>
    }
  }
}
 80133d4:	bf00      	nop
 80133d6:	bf00      	nop
 80133d8:	37c0      	adds	r7, #192	@ 0xc0
 80133da:	46bd      	mov	sp, r7
 80133dc:	bd80      	pop	{r7, pc}
 80133de:	bf00      	nop
 80133e0:	20003aa4 	.word	0x20003aa4

080133e4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 80133e4:	b480      	push	{r7}
 80133e6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 80133e8:	4b05      	ldr	r3, [pc, #20]	@ (8013400 <UTIL_LPM_Init+0x1c>)
 80133ea:	2200      	movs	r2, #0
 80133ec:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 80133ee:	4b05      	ldr	r3, [pc, #20]	@ (8013404 <UTIL_LPM_Init+0x20>)
 80133f0:	2200      	movs	r2, #0
 80133f2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80133f4:	bf00      	nop
 80133f6:	46bd      	mov	sp, r7
 80133f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80133fc:	4770      	bx	lr
 80133fe:	bf00      	nop
 8013400:	20003b10 	.word	0x20003b10
 8013404:	20003b14 	.word	0x20003b14

08013408 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8013408:	b480      	push	{r7}
 801340a:	b087      	sub	sp, #28
 801340c:	af00      	add	r7, sp, #0
 801340e:	6078      	str	r0, [r7, #4]
 8013410:	460b      	mov	r3, r1
 8013412:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013414:	f3ef 8310 	mrs	r3, PRIMASK
 8013418:	613b      	str	r3, [r7, #16]
  return(result);
 801341a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801341c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801341e:	b672      	cpsid	i
}
 8013420:	bf00      	nop
  
  switch(state)
 8013422:	78fb      	ldrb	r3, [r7, #3]
 8013424:	2b00      	cmp	r3, #0
 8013426:	d008      	beq.n	801343a <UTIL_LPM_SetOffMode+0x32>
 8013428:	2b01      	cmp	r3, #1
 801342a:	d10e      	bne.n	801344a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801342c:	4b0d      	ldr	r3, [pc, #52]	@ (8013464 <UTIL_LPM_SetOffMode+0x5c>)
 801342e:	681a      	ldr	r2, [r3, #0]
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	4313      	orrs	r3, r2
 8013434:	4a0b      	ldr	r2, [pc, #44]	@ (8013464 <UTIL_LPM_SetOffMode+0x5c>)
 8013436:	6013      	str	r3, [r2, #0]
      break;
 8013438:	e008      	b.n	801344c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	43da      	mvns	r2, r3
 801343e:	4b09      	ldr	r3, [pc, #36]	@ (8013464 <UTIL_LPM_SetOffMode+0x5c>)
 8013440:	681b      	ldr	r3, [r3, #0]
 8013442:	4013      	ands	r3, r2
 8013444:	4a07      	ldr	r2, [pc, #28]	@ (8013464 <UTIL_LPM_SetOffMode+0x5c>)
 8013446:	6013      	str	r3, [r2, #0]
      break;
 8013448:	e000      	b.n	801344c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801344a:	bf00      	nop
 801344c:	697b      	ldr	r3, [r7, #20]
 801344e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013450:	68fb      	ldr	r3, [r7, #12]
 8013452:	f383 8810 	msr	PRIMASK, r3
}
 8013456:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8013458:	bf00      	nop
 801345a:	371c      	adds	r7, #28
 801345c:	46bd      	mov	sp, r7
 801345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013462:	4770      	bx	lr
 8013464:	20003b14 	.word	0x20003b14

08013468 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8013468:	b580      	push	{r7, lr}
 801346a:	b090      	sub	sp, #64	@ 0x40
 801346c:	af00      	add	r7, sp, #0
 801346e:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8013470:	4b73      	ldr	r3, [pc, #460]	@ (8013640 <UTIL_SEQ_Run+0x1d8>)
 8013472:	681b      	ldr	r3, [r3, #0]
 8013474:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 8013476:	4b72      	ldr	r3, [pc, #456]	@ (8013640 <UTIL_SEQ_Run+0x1d8>)
 8013478:	681a      	ldr	r2, [r3, #0]
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	4013      	ands	r3, r2
 801347e:	4a70      	ldr	r2, [pc, #448]	@ (8013640 <UTIL_SEQ_Run+0x1d8>)
 8013480:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 8013482:	4b70      	ldr	r3, [pc, #448]	@ (8013644 <UTIL_SEQ_Run+0x1dc>)
 8013484:	681b      	ldr	r3, [r3, #0]
 8013486:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8013488:	4b6f      	ldr	r3, [pc, #444]	@ (8013648 <UTIL_SEQ_Run+0x1e0>)
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801348e:	4b6f      	ldr	r3, [pc, #444]	@ (801364c <UTIL_SEQ_Run+0x1e4>)
 8013490:	681b      	ldr	r3, [r3, #0]
 8013492:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 8013494:	4b6e      	ldr	r3, [pc, #440]	@ (8013650 <UTIL_SEQ_Run+0x1e8>)
 8013496:	681b      	ldr	r3, [r3, #0]
 8013498:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801349a:	e08d      	b.n	80135b8 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801349c:	2300      	movs	r3, #0
 801349e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 80134a0:	e002      	b.n	80134a8 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 80134a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80134a4:	3301      	adds	r3, #1
 80134a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 80134a8:	4a6a      	ldr	r2, [pc, #424]	@ (8013654 <UTIL_SEQ_Run+0x1ec>)
 80134aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80134ac:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80134b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134b2:	401a      	ands	r2, r3
 80134b4:	4b62      	ldr	r3, [pc, #392]	@ (8013640 <UTIL_SEQ_Run+0x1d8>)
 80134b6:	681b      	ldr	r3, [r3, #0]
 80134b8:	4013      	ands	r3, r2
 80134ba:	2b00      	cmp	r3, #0
 80134bc:	d0f1      	beq.n	80134a2 <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 80134be:	4a65      	ldr	r2, [pc, #404]	@ (8013654 <UTIL_SEQ_Run+0x1ec>)
 80134c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80134c2:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80134c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80134c8:	401a      	ands	r2, r3
 80134ca:	4b5d      	ldr	r3, [pc, #372]	@ (8013640 <UTIL_SEQ_Run+0x1d8>)
 80134cc:	681b      	ldr	r3, [r3, #0]
 80134ce:	4013      	ands	r3, r2
 80134d0:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 80134d2:	4a60      	ldr	r2, [pc, #384]	@ (8013654 <UTIL_SEQ_Run+0x1ec>)
 80134d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80134d6:	00db      	lsls	r3, r3, #3
 80134d8:	4413      	add	r3, r2
 80134da:	685a      	ldr	r2, [r3, #4]
 80134dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134de:	4013      	ands	r3, r2
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	d106      	bne.n	80134f2 <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 80134e4:	4a5b      	ldr	r2, [pc, #364]	@ (8013654 <UTIL_SEQ_Run+0x1ec>)
 80134e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80134e8:	00db      	lsls	r3, r3, #3
 80134ea:	4413      	add	r3, r2
 80134ec:	f04f 32ff 	mov.w	r2, #4294967295
 80134f0:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 80134f2:	4a58      	ldr	r2, [pc, #352]	@ (8013654 <UTIL_SEQ_Run+0x1ec>)
 80134f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80134f6:	00db      	lsls	r3, r3, #3
 80134f8:	4413      	add	r3, r2
 80134fa:	685a      	ldr	r2, [r3, #4]
 80134fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134fe:	4013      	ands	r3, r2
 8013500:	4618      	mov	r0, r3
 8013502:	f000 f9b3 	bl	801386c <SEQ_BitPosition>
 8013506:	4603      	mov	r3, r0
 8013508:	461a      	mov	r2, r3
 801350a:	4b53      	ldr	r3, [pc, #332]	@ (8013658 <UTIL_SEQ_Run+0x1f0>)
 801350c:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801350e:	4a51      	ldr	r2, [pc, #324]	@ (8013654 <UTIL_SEQ_Run+0x1ec>)
 8013510:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013512:	00db      	lsls	r3, r3, #3
 8013514:	4413      	add	r3, r2
 8013516:	685a      	ldr	r2, [r3, #4]
 8013518:	4b4f      	ldr	r3, [pc, #316]	@ (8013658 <UTIL_SEQ_Run+0x1f0>)
 801351a:	681b      	ldr	r3, [r3, #0]
 801351c:	2101      	movs	r1, #1
 801351e:	fa01 f303 	lsl.w	r3, r1, r3
 8013522:	43db      	mvns	r3, r3
 8013524:	401a      	ands	r2, r3
 8013526:	494b      	ldr	r1, [pc, #300]	@ (8013654 <UTIL_SEQ_Run+0x1ec>)
 8013528:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801352a:	00db      	lsls	r3, r3, #3
 801352c:	440b      	add	r3, r1
 801352e:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013530:	f3ef 8310 	mrs	r3, PRIMASK
 8013534:	61bb      	str	r3, [r7, #24]
  return(result);
 8013536:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8013538:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801353a:	b672      	cpsid	i
}
 801353c:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801353e:	4b46      	ldr	r3, [pc, #280]	@ (8013658 <UTIL_SEQ_Run+0x1f0>)
 8013540:	681b      	ldr	r3, [r3, #0]
 8013542:	2201      	movs	r2, #1
 8013544:	fa02 f303 	lsl.w	r3, r2, r3
 8013548:	43da      	mvns	r2, r3
 801354a:	4b3e      	ldr	r3, [pc, #248]	@ (8013644 <UTIL_SEQ_Run+0x1dc>)
 801354c:	681b      	ldr	r3, [r3, #0]
 801354e:	4013      	ands	r3, r2
 8013550:	4a3c      	ldr	r2, [pc, #240]	@ (8013644 <UTIL_SEQ_Run+0x1dc>)
 8013552:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8013554:	2301      	movs	r3, #1
 8013556:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013558:	e013      	b.n	8013582 <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801355a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801355c:	3b01      	subs	r3, #1
 801355e:	4a3d      	ldr	r2, [pc, #244]	@ (8013654 <UTIL_SEQ_Run+0x1ec>)
 8013560:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8013564:	4b3c      	ldr	r3, [pc, #240]	@ (8013658 <UTIL_SEQ_Run+0x1f0>)
 8013566:	681b      	ldr	r3, [r3, #0]
 8013568:	2201      	movs	r2, #1
 801356a:	fa02 f303 	lsl.w	r3, r2, r3
 801356e:	43da      	mvns	r2, r3
 8013570:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013572:	3b01      	subs	r3, #1
 8013574:	400a      	ands	r2, r1
 8013576:	4937      	ldr	r1, [pc, #220]	@ (8013654 <UTIL_SEQ_Run+0x1ec>)
 8013578:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801357c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801357e:	3b01      	subs	r3, #1
 8013580:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8013582:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8013584:	2b00      	cmp	r3, #0
 8013586:	d1e8      	bne.n	801355a <UTIL_SEQ_Run+0xf2>
 8013588:	6a3b      	ldr	r3, [r7, #32]
 801358a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801358c:	697b      	ldr	r3, [r7, #20]
 801358e:	f383 8810 	msr	PRIMASK, r3
}
 8013592:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8013594:	4b30      	ldr	r3, [pc, #192]	@ (8013658 <UTIL_SEQ_Run+0x1f0>)
 8013596:	681b      	ldr	r3, [r3, #0]
 8013598:	4a30      	ldr	r2, [pc, #192]	@ (801365c <UTIL_SEQ_Run+0x1f4>)
 801359a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801359e:	4798      	blx	r3

    local_taskset = TaskSet;
 80135a0:	4b28      	ldr	r3, [pc, #160]	@ (8013644 <UTIL_SEQ_Run+0x1dc>)
 80135a2:	681b      	ldr	r3, [r3, #0]
 80135a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 80135a6:	4b28      	ldr	r3, [pc, #160]	@ (8013648 <UTIL_SEQ_Run+0x1e0>)
 80135a8:	681b      	ldr	r3, [r3, #0]
 80135aa:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 80135ac:	4b27      	ldr	r3, [pc, #156]	@ (801364c <UTIL_SEQ_Run+0x1e4>)
 80135ae:	681b      	ldr	r3, [r3, #0]
 80135b0:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 80135b2:	4b27      	ldr	r3, [pc, #156]	@ (8013650 <UTIL_SEQ_Run+0x1e8>)
 80135b4:	681b      	ldr	r3, [r3, #0]
 80135b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 80135b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80135ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80135bc:	401a      	ands	r2, r3
 80135be:	4b20      	ldr	r3, [pc, #128]	@ (8013640 <UTIL_SEQ_Run+0x1d8>)
 80135c0:	681b      	ldr	r3, [r3, #0]
 80135c2:	4013      	ands	r3, r2
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d005      	beq.n	80135d4 <UTIL_SEQ_Run+0x16c>
 80135c8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80135ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80135cc:	4013      	ands	r3, r2
 80135ce:	2b00      	cmp	r3, #0
 80135d0:	f43f af64 	beq.w	801349c <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 80135d4:	4b20      	ldr	r3, [pc, #128]	@ (8013658 <UTIL_SEQ_Run+0x1f0>)
 80135d6:	f04f 32ff 	mov.w	r2, #4294967295
 80135da:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 80135dc:	f000 f938 	bl	8013850 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80135e0:	f3ef 8310 	mrs	r3, PRIMASK
 80135e4:	613b      	str	r3, [r7, #16]
  return(result);
 80135e6:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 80135e8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80135ea:	b672      	cpsid	i
}
 80135ec:	bf00      	nop
  local_taskset = TaskSet;
 80135ee:	4b15      	ldr	r3, [pc, #84]	@ (8013644 <UTIL_SEQ_Run+0x1dc>)
 80135f0:	681b      	ldr	r3, [r3, #0]
 80135f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 80135f4:	4b14      	ldr	r3, [pc, #80]	@ (8013648 <UTIL_SEQ_Run+0x1e0>)
 80135f6:	681b      	ldr	r3, [r3, #0]
 80135f8:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 80135fa:	4b14      	ldr	r3, [pc, #80]	@ (801364c <UTIL_SEQ_Run+0x1e4>)
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 8013600:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013604:	401a      	ands	r2, r3
 8013606:	4b0e      	ldr	r3, [pc, #56]	@ (8013640 <UTIL_SEQ_Run+0x1d8>)
 8013608:	681b      	ldr	r3, [r3, #0]
 801360a:	4013      	ands	r3, r2
 801360c:	2b00      	cmp	r3, #0
 801360e:	d107      	bne.n	8013620 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 8013610:	4b0f      	ldr	r3, [pc, #60]	@ (8013650 <UTIL_SEQ_Run+0x1e8>)
 8013612:	681a      	ldr	r2, [r3, #0]
 8013614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013616:	4013      	ands	r3, r2
 8013618:	2b00      	cmp	r3, #0
 801361a:	d101      	bne.n	8013620 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801361c:	f7ee f937 	bl	800188e <UTIL_SEQ_Idle>
 8013620:	69fb      	ldr	r3, [r7, #28]
 8013622:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013624:	68fb      	ldr	r3, [r7, #12]
 8013626:	f383 8810 	msr	PRIMASK, r3
}
 801362a:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801362c:	f000 f917 	bl	801385e <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 8013630:	4a03      	ldr	r2, [pc, #12]	@ (8013640 <UTIL_SEQ_Run+0x1d8>)
 8013632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013634:	6013      	str	r3, [r2, #0]

  return;
 8013636:	bf00      	nop
}
 8013638:	3740      	adds	r7, #64	@ 0x40
 801363a:	46bd      	mov	sp, r7
 801363c:	bd80      	pop	{r7, pc}
 801363e:	bf00      	nop
 8013640:	20000420 	.word	0x20000420
 8013644:	20003b18 	.word	0x20003b18
 8013648:	20003b1c 	.word	0x20003b1c
 801364c:	2000041c 	.word	0x2000041c
 8013650:	20003b20 	.word	0x20003b20
 8013654:	20003ba8 	.word	0x20003ba8
 8013658:	20003b24 	.word	0x20003b24
 801365c:	20003b28 	.word	0x20003b28

08013660 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 8013660:	b580      	push	{r7, lr}
 8013662:	b088      	sub	sp, #32
 8013664:	af00      	add	r7, sp, #0
 8013666:	60f8      	str	r0, [r7, #12]
 8013668:	60b9      	str	r1, [r7, #8]
 801366a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801366c:	f3ef 8310 	mrs	r3, PRIMASK
 8013670:	617b      	str	r3, [r7, #20]
  return(result);
 8013672:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8013674:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8013676:	b672      	cpsid	i
}
 8013678:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801367a:	68f8      	ldr	r0, [r7, #12]
 801367c:	f000 f8f6 	bl	801386c <SEQ_BitPosition>
 8013680:	4603      	mov	r3, r0
 8013682:	4619      	mov	r1, r3
 8013684:	4a06      	ldr	r2, [pc, #24]	@ (80136a0 <UTIL_SEQ_RegTask+0x40>)
 8013686:	687b      	ldr	r3, [r7, #4]
 8013688:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801368c:	69fb      	ldr	r3, [r7, #28]
 801368e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013690:	69bb      	ldr	r3, [r7, #24]
 8013692:	f383 8810 	msr	PRIMASK, r3
}
 8013696:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8013698:	bf00      	nop
}
 801369a:	3720      	adds	r7, #32
 801369c:	46bd      	mov	sp, r7
 801369e:	bd80      	pop	{r7, pc}
 80136a0:	20003b28 	.word	0x20003b28

080136a4 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 80136a4:	b480      	push	{r7}
 80136a6:	b087      	sub	sp, #28
 80136a8:	af00      	add	r7, sp, #0
 80136aa:	6078      	str	r0, [r7, #4]
 80136ac:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80136ae:	f3ef 8310 	mrs	r3, PRIMASK
 80136b2:	60fb      	str	r3, [r7, #12]
  return(result);
 80136b4:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80136b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80136b8:	b672      	cpsid	i
}
 80136ba:	bf00      	nop

  TaskSet |= TaskId_bm;
 80136bc:	4b0d      	ldr	r3, [pc, #52]	@ (80136f4 <UTIL_SEQ_SetTask+0x50>)
 80136be:	681a      	ldr	r2, [r3, #0]
 80136c0:	687b      	ldr	r3, [r7, #4]
 80136c2:	4313      	orrs	r3, r2
 80136c4:	4a0b      	ldr	r2, [pc, #44]	@ (80136f4 <UTIL_SEQ_SetTask+0x50>)
 80136c6:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 80136c8:	4a0b      	ldr	r2, [pc, #44]	@ (80136f8 <UTIL_SEQ_SetTask+0x54>)
 80136ca:	683b      	ldr	r3, [r7, #0]
 80136cc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	431a      	orrs	r2, r3
 80136d4:	4908      	ldr	r1, [pc, #32]	@ (80136f8 <UTIL_SEQ_SetTask+0x54>)
 80136d6:	683b      	ldr	r3, [r7, #0]
 80136d8:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 80136dc:	697b      	ldr	r3, [r7, #20]
 80136de:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80136e0:	693b      	ldr	r3, [r7, #16]
 80136e2:	f383 8810 	msr	PRIMASK, r3
}
 80136e6:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80136e8:	bf00      	nop
}
 80136ea:	371c      	adds	r7, #28
 80136ec:	46bd      	mov	sp, r7
 80136ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80136f2:	4770      	bx	lr
 80136f4:	20003b18 	.word	0x20003b18
 80136f8:	20003ba8 	.word	0x20003ba8

080136fc <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80136fc:	b480      	push	{r7}
 80136fe:	b087      	sub	sp, #28
 8013700:	af00      	add	r7, sp, #0
 8013702:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013704:	f3ef 8310 	mrs	r3, PRIMASK
 8013708:	60fb      	str	r3, [r7, #12]
  return(result);
 801370a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801370c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801370e:	b672      	cpsid	i
}
 8013710:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	43da      	mvns	r2, r3
 8013716:	4b08      	ldr	r3, [pc, #32]	@ (8013738 <UTIL_SEQ_PauseTask+0x3c>)
 8013718:	681b      	ldr	r3, [r3, #0]
 801371a:	4013      	ands	r3, r2
 801371c:	4a06      	ldr	r2, [pc, #24]	@ (8013738 <UTIL_SEQ_PauseTask+0x3c>)
 801371e:	6013      	str	r3, [r2, #0]
 8013720:	697b      	ldr	r3, [r7, #20]
 8013722:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013724:	693b      	ldr	r3, [r7, #16]
 8013726:	f383 8810 	msr	PRIMASK, r3
}
 801372a:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801372c:	bf00      	nop
}
 801372e:	371c      	adds	r7, #28
 8013730:	46bd      	mov	sp, r7
 8013732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013736:	4770      	bx	lr
 8013738:	2000041c 	.word	0x2000041c

0801373c <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 801373c:	b480      	push	{r7}
 801373e:	b087      	sub	sp, #28
 8013740:	af00      	add	r7, sp, #0
 8013742:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013744:	f3ef 8310 	mrs	r3, PRIMASK
 8013748:	60fb      	str	r3, [r7, #12]
  return(result);
 801374a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801374c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801374e:	b672      	cpsid	i
}
 8013750:	bf00      	nop

  TaskMask |= TaskId_bm;
 8013752:	4b09      	ldr	r3, [pc, #36]	@ (8013778 <UTIL_SEQ_ResumeTask+0x3c>)
 8013754:	681a      	ldr	r2, [r3, #0]
 8013756:	687b      	ldr	r3, [r7, #4]
 8013758:	4313      	orrs	r3, r2
 801375a:	4a07      	ldr	r2, [pc, #28]	@ (8013778 <UTIL_SEQ_ResumeTask+0x3c>)
 801375c:	6013      	str	r3, [r2, #0]
 801375e:	697b      	ldr	r3, [r7, #20]
 8013760:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8013762:	693b      	ldr	r3, [r7, #16]
 8013764:	f383 8810 	msr	PRIMASK, r3
}
 8013768:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801376a:	bf00      	nop
}
 801376c:	371c      	adds	r7, #28
 801376e:	46bd      	mov	sp, r7
 8013770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013774:	4770      	bx	lr
 8013776:	bf00      	nop
 8013778:	2000041c 	.word	0x2000041c

0801377c <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 801377c:	b480      	push	{r7}
 801377e:	b087      	sub	sp, #28
 8013780:	af00      	add	r7, sp, #0
 8013782:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8013784:	f3ef 8310 	mrs	r3, PRIMASK
 8013788:	60fb      	str	r3, [r7, #12]
  return(result);
 801378a:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801378c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801378e:	b672      	cpsid	i
}
 8013790:	bf00      	nop

  EvtSet |= EvtId_bm;
 8013792:	4b09      	ldr	r3, [pc, #36]	@ (80137b8 <UTIL_SEQ_SetEvt+0x3c>)
 8013794:	681a      	ldr	r2, [r3, #0]
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	4313      	orrs	r3, r2
 801379a:	4a07      	ldr	r2, [pc, #28]	@ (80137b8 <UTIL_SEQ_SetEvt+0x3c>)
 801379c:	6013      	str	r3, [r2, #0]
 801379e:	697b      	ldr	r3, [r7, #20]
 80137a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80137a2:	693b      	ldr	r3, [r7, #16]
 80137a4:	f383 8810 	msr	PRIMASK, r3
}
 80137a8:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80137aa:	bf00      	nop
}
 80137ac:	371c      	adds	r7, #28
 80137ae:	46bd      	mov	sp, r7
 80137b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137b4:	4770      	bx	lr
 80137b6:	bf00      	nop
 80137b8:	20003b1c 	.word	0x20003b1c

080137bc <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 80137bc:	b580      	push	{r7, lr}
 80137be:	b088      	sub	sp, #32
 80137c0:	af00      	add	r7, sp, #0
 80137c2:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 80137c4:	4b1f      	ldr	r3, [pc, #124]	@ (8013844 <UTIL_SEQ_WaitEvt+0x88>)
 80137c6:	681b      	ldr	r3, [r3, #0]
 80137c8:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 80137ca:	4b1e      	ldr	r3, [pc, #120]	@ (8013844 <UTIL_SEQ_WaitEvt+0x88>)
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80137d2:	d102      	bne.n	80137da <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 80137d4:	2300      	movs	r3, #0
 80137d6:	61fb      	str	r3, [r7, #28]
 80137d8:	e005      	b.n	80137e6 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 80137da:	4b1a      	ldr	r3, [pc, #104]	@ (8013844 <UTIL_SEQ_WaitEvt+0x88>)
 80137dc:	681b      	ldr	r3, [r3, #0]
 80137de:	2201      	movs	r2, #1
 80137e0:	fa02 f303 	lsl.w	r3, r2, r3
 80137e4:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 80137e6:	4b18      	ldr	r3, [pc, #96]	@ (8013848 <UTIL_SEQ_WaitEvt+0x8c>)
 80137e8:	681b      	ldr	r3, [r3, #0]
 80137ea:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 80137ec:	4a16      	ldr	r2, [pc, #88]	@ (8013848 <UTIL_SEQ_WaitEvt+0x8c>)
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 80137f2:	e003      	b.n	80137fc <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80137f4:	6879      	ldr	r1, [r7, #4]
 80137f6:	69f8      	ldr	r0, [r7, #28]
 80137f8:	f7ee f850 	bl	800189c <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 80137fc:	4b13      	ldr	r3, [pc, #76]	@ (801384c <UTIL_SEQ_WaitEvt+0x90>)
 80137fe:	681a      	ldr	r2, [r3, #0]
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	4013      	ands	r3, r2
 8013804:	2b00      	cmp	r3, #0
 8013806:	d0f5      	beq.n	80137f4 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 8013808:	4a0e      	ldr	r2, [pc, #56]	@ (8013844 <UTIL_SEQ_WaitEvt+0x88>)
 801380a:	69bb      	ldr	r3, [r7, #24]
 801380c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801380e:	f3ef 8310 	mrs	r3, PRIMASK
 8013812:	60bb      	str	r3, [r7, #8]
  return(result);
 8013814:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8013816:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8013818:	b672      	cpsid	i
}
 801381a:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	43da      	mvns	r2, r3
 8013820:	4b0a      	ldr	r3, [pc, #40]	@ (801384c <UTIL_SEQ_WaitEvt+0x90>)
 8013822:	681b      	ldr	r3, [r3, #0]
 8013824:	4013      	ands	r3, r2
 8013826:	4a09      	ldr	r2, [pc, #36]	@ (801384c <UTIL_SEQ_WaitEvt+0x90>)
 8013828:	6013      	str	r3, [r2, #0]
 801382a:	693b      	ldr	r3, [r7, #16]
 801382c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801382e:	68fb      	ldr	r3, [r7, #12]
 8013830:	f383 8810 	msr	PRIMASK, r3
}
 8013834:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 8013836:	4a04      	ldr	r2, [pc, #16]	@ (8013848 <UTIL_SEQ_WaitEvt+0x8c>)
 8013838:	697b      	ldr	r3, [r7, #20]
 801383a:	6013      	str	r3, [r2, #0]
  return;
 801383c:	bf00      	nop
}
 801383e:	3720      	adds	r7, #32
 8013840:	46bd      	mov	sp, r7
 8013842:	bd80      	pop	{r7, pc}
 8013844:	20003b24 	.word	0x20003b24
 8013848:	20003b20 	.word	0x20003b20
 801384c:	20003b1c 	.word	0x20003b1c

08013850 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8013850:	b480      	push	{r7}
 8013852:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8013854:	bf00      	nop
}
 8013856:	46bd      	mov	sp, r7
 8013858:	f85d 7b04 	ldr.w	r7, [sp], #4
 801385c:	4770      	bx	lr

0801385e <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801385e:	b480      	push	{r7}
 8013860:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8013862:	bf00      	nop
}
 8013864:	46bd      	mov	sp, r7
 8013866:	f85d 7b04 	ldr.w	r7, [sp], #4
 801386a:	4770      	bx	lr

0801386c <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801386c:	b480      	push	{r7}
 801386e:	b085      	sub	sp, #20
 8013870:	af00      	add	r7, sp, #0
 8013872:	6078      	str	r0, [r7, #4]
 8013874:	687b      	ldr	r3, [r7, #4]
 8013876:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 8013878:	68fb      	ldr	r3, [r7, #12]
 801387a:	2b00      	cmp	r3, #0
 801387c:	d101      	bne.n	8013882 <SEQ_BitPosition+0x16>
    return 32U;
 801387e:	2320      	movs	r3, #32
 8013880:	e003      	b.n	801388a <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 8013882:	68fb      	ldr	r3, [r7, #12]
 8013884:	fab3 f383 	clz	r3, r3
 8013888:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 801388a:	f1c3 031f 	rsb	r3, r3, #31
 801388e:	b2db      	uxtb	r3, r3
}
 8013890:	4618      	mov	r0, r3
 8013892:	3714      	adds	r7, #20
 8013894:	46bd      	mov	sp, r7
 8013896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801389a:	4770      	bx	lr

0801389c <malloc>:
 801389c:	4b02      	ldr	r3, [pc, #8]	@ (80138a8 <malloc+0xc>)
 801389e:	4601      	mov	r1, r0
 80138a0:	6818      	ldr	r0, [r3, #0]
 80138a2:	f000 b82d 	b.w	8013900 <_malloc_r>
 80138a6:	bf00      	nop
 80138a8:	20000430 	.word	0x20000430

080138ac <free>:
 80138ac:	4b02      	ldr	r3, [pc, #8]	@ (80138b8 <free+0xc>)
 80138ae:	4601      	mov	r1, r0
 80138b0:	6818      	ldr	r0, [r3, #0]
 80138b2:	f001 be4d 	b.w	8015550 <_free_r>
 80138b6:	bf00      	nop
 80138b8:	20000430 	.word	0x20000430

080138bc <sbrk_aligned>:
 80138bc:	b570      	push	{r4, r5, r6, lr}
 80138be:	4e0f      	ldr	r6, [pc, #60]	@ (80138fc <sbrk_aligned+0x40>)
 80138c0:	460c      	mov	r4, r1
 80138c2:	6831      	ldr	r1, [r6, #0]
 80138c4:	4605      	mov	r5, r0
 80138c6:	b911      	cbnz	r1, 80138ce <sbrk_aligned+0x12>
 80138c8:	f000 ff96 	bl	80147f8 <_sbrk_r>
 80138cc:	6030      	str	r0, [r6, #0]
 80138ce:	4621      	mov	r1, r4
 80138d0:	4628      	mov	r0, r5
 80138d2:	f000 ff91 	bl	80147f8 <_sbrk_r>
 80138d6:	1c43      	adds	r3, r0, #1
 80138d8:	d103      	bne.n	80138e2 <sbrk_aligned+0x26>
 80138da:	f04f 34ff 	mov.w	r4, #4294967295
 80138de:	4620      	mov	r0, r4
 80138e0:	bd70      	pop	{r4, r5, r6, pc}
 80138e2:	1cc4      	adds	r4, r0, #3
 80138e4:	f024 0403 	bic.w	r4, r4, #3
 80138e8:	42a0      	cmp	r0, r4
 80138ea:	d0f8      	beq.n	80138de <sbrk_aligned+0x22>
 80138ec:	1a21      	subs	r1, r4, r0
 80138ee:	4628      	mov	r0, r5
 80138f0:	f000 ff82 	bl	80147f8 <_sbrk_r>
 80138f4:	3001      	adds	r0, #1
 80138f6:	d1f2      	bne.n	80138de <sbrk_aligned+0x22>
 80138f8:	e7ef      	b.n	80138da <sbrk_aligned+0x1e>
 80138fa:	bf00      	nop
 80138fc:	20003bb0 	.word	0x20003bb0

08013900 <_malloc_r>:
 8013900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013904:	1ccd      	adds	r5, r1, #3
 8013906:	f025 0503 	bic.w	r5, r5, #3
 801390a:	3508      	adds	r5, #8
 801390c:	2d0c      	cmp	r5, #12
 801390e:	bf38      	it	cc
 8013910:	250c      	movcc	r5, #12
 8013912:	2d00      	cmp	r5, #0
 8013914:	4606      	mov	r6, r0
 8013916:	db01      	blt.n	801391c <_malloc_r+0x1c>
 8013918:	42a9      	cmp	r1, r5
 801391a:	d904      	bls.n	8013926 <_malloc_r+0x26>
 801391c:	230c      	movs	r3, #12
 801391e:	6033      	str	r3, [r6, #0]
 8013920:	2000      	movs	r0, #0
 8013922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013926:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80139fc <_malloc_r+0xfc>
 801392a:	f000 f869 	bl	8013a00 <__malloc_lock>
 801392e:	f8d8 3000 	ldr.w	r3, [r8]
 8013932:	461c      	mov	r4, r3
 8013934:	bb44      	cbnz	r4, 8013988 <_malloc_r+0x88>
 8013936:	4629      	mov	r1, r5
 8013938:	4630      	mov	r0, r6
 801393a:	f7ff ffbf 	bl	80138bc <sbrk_aligned>
 801393e:	1c43      	adds	r3, r0, #1
 8013940:	4604      	mov	r4, r0
 8013942:	d158      	bne.n	80139f6 <_malloc_r+0xf6>
 8013944:	f8d8 4000 	ldr.w	r4, [r8]
 8013948:	4627      	mov	r7, r4
 801394a:	2f00      	cmp	r7, #0
 801394c:	d143      	bne.n	80139d6 <_malloc_r+0xd6>
 801394e:	2c00      	cmp	r4, #0
 8013950:	d04b      	beq.n	80139ea <_malloc_r+0xea>
 8013952:	6823      	ldr	r3, [r4, #0]
 8013954:	4639      	mov	r1, r7
 8013956:	4630      	mov	r0, r6
 8013958:	eb04 0903 	add.w	r9, r4, r3
 801395c:	f000 ff4c 	bl	80147f8 <_sbrk_r>
 8013960:	4581      	cmp	r9, r0
 8013962:	d142      	bne.n	80139ea <_malloc_r+0xea>
 8013964:	6821      	ldr	r1, [r4, #0]
 8013966:	1a6d      	subs	r5, r5, r1
 8013968:	4629      	mov	r1, r5
 801396a:	4630      	mov	r0, r6
 801396c:	f7ff ffa6 	bl	80138bc <sbrk_aligned>
 8013970:	3001      	adds	r0, #1
 8013972:	d03a      	beq.n	80139ea <_malloc_r+0xea>
 8013974:	6823      	ldr	r3, [r4, #0]
 8013976:	442b      	add	r3, r5
 8013978:	6023      	str	r3, [r4, #0]
 801397a:	f8d8 3000 	ldr.w	r3, [r8]
 801397e:	685a      	ldr	r2, [r3, #4]
 8013980:	bb62      	cbnz	r2, 80139dc <_malloc_r+0xdc>
 8013982:	f8c8 7000 	str.w	r7, [r8]
 8013986:	e00f      	b.n	80139a8 <_malloc_r+0xa8>
 8013988:	6822      	ldr	r2, [r4, #0]
 801398a:	1b52      	subs	r2, r2, r5
 801398c:	d420      	bmi.n	80139d0 <_malloc_r+0xd0>
 801398e:	2a0b      	cmp	r2, #11
 8013990:	d917      	bls.n	80139c2 <_malloc_r+0xc2>
 8013992:	1961      	adds	r1, r4, r5
 8013994:	42a3      	cmp	r3, r4
 8013996:	6025      	str	r5, [r4, #0]
 8013998:	bf18      	it	ne
 801399a:	6059      	strne	r1, [r3, #4]
 801399c:	6863      	ldr	r3, [r4, #4]
 801399e:	bf08      	it	eq
 80139a0:	f8c8 1000 	streq.w	r1, [r8]
 80139a4:	5162      	str	r2, [r4, r5]
 80139a6:	604b      	str	r3, [r1, #4]
 80139a8:	4630      	mov	r0, r6
 80139aa:	f000 f82f 	bl	8013a0c <__malloc_unlock>
 80139ae:	f104 000b 	add.w	r0, r4, #11
 80139b2:	1d23      	adds	r3, r4, #4
 80139b4:	f020 0007 	bic.w	r0, r0, #7
 80139b8:	1ac2      	subs	r2, r0, r3
 80139ba:	bf1c      	itt	ne
 80139bc:	1a1b      	subne	r3, r3, r0
 80139be:	50a3      	strne	r3, [r4, r2]
 80139c0:	e7af      	b.n	8013922 <_malloc_r+0x22>
 80139c2:	6862      	ldr	r2, [r4, #4]
 80139c4:	42a3      	cmp	r3, r4
 80139c6:	bf0c      	ite	eq
 80139c8:	f8c8 2000 	streq.w	r2, [r8]
 80139cc:	605a      	strne	r2, [r3, #4]
 80139ce:	e7eb      	b.n	80139a8 <_malloc_r+0xa8>
 80139d0:	4623      	mov	r3, r4
 80139d2:	6864      	ldr	r4, [r4, #4]
 80139d4:	e7ae      	b.n	8013934 <_malloc_r+0x34>
 80139d6:	463c      	mov	r4, r7
 80139d8:	687f      	ldr	r7, [r7, #4]
 80139da:	e7b6      	b.n	801394a <_malloc_r+0x4a>
 80139dc:	461a      	mov	r2, r3
 80139de:	685b      	ldr	r3, [r3, #4]
 80139e0:	42a3      	cmp	r3, r4
 80139e2:	d1fb      	bne.n	80139dc <_malloc_r+0xdc>
 80139e4:	2300      	movs	r3, #0
 80139e6:	6053      	str	r3, [r2, #4]
 80139e8:	e7de      	b.n	80139a8 <_malloc_r+0xa8>
 80139ea:	230c      	movs	r3, #12
 80139ec:	6033      	str	r3, [r6, #0]
 80139ee:	4630      	mov	r0, r6
 80139f0:	f000 f80c 	bl	8013a0c <__malloc_unlock>
 80139f4:	e794      	b.n	8013920 <_malloc_r+0x20>
 80139f6:	6005      	str	r5, [r0, #0]
 80139f8:	e7d6      	b.n	80139a8 <_malloc_r+0xa8>
 80139fa:	bf00      	nop
 80139fc:	20003bb4 	.word	0x20003bb4

08013a00 <__malloc_lock>:
 8013a00:	4801      	ldr	r0, [pc, #4]	@ (8013a08 <__malloc_lock+0x8>)
 8013a02:	f000 bf46 	b.w	8014892 <__retarget_lock_acquire_recursive>
 8013a06:	bf00      	nop
 8013a08:	20003cf8 	.word	0x20003cf8

08013a0c <__malloc_unlock>:
 8013a0c:	4801      	ldr	r0, [pc, #4]	@ (8013a14 <__malloc_unlock+0x8>)
 8013a0e:	f000 bf41 	b.w	8014894 <__retarget_lock_release_recursive>
 8013a12:	bf00      	nop
 8013a14:	20003cf8 	.word	0x20003cf8

08013a18 <__cvt>:
 8013a18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013a1c:	ec57 6b10 	vmov	r6, r7, d0
 8013a20:	2f00      	cmp	r7, #0
 8013a22:	460c      	mov	r4, r1
 8013a24:	4619      	mov	r1, r3
 8013a26:	463b      	mov	r3, r7
 8013a28:	bfbb      	ittet	lt
 8013a2a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8013a2e:	461f      	movlt	r7, r3
 8013a30:	2300      	movge	r3, #0
 8013a32:	232d      	movlt	r3, #45	@ 0x2d
 8013a34:	700b      	strb	r3, [r1, #0]
 8013a36:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013a38:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8013a3c:	4691      	mov	r9, r2
 8013a3e:	f023 0820 	bic.w	r8, r3, #32
 8013a42:	bfbc      	itt	lt
 8013a44:	4632      	movlt	r2, r6
 8013a46:	4616      	movlt	r6, r2
 8013a48:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013a4c:	d005      	beq.n	8013a5a <__cvt+0x42>
 8013a4e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8013a52:	d100      	bne.n	8013a56 <__cvt+0x3e>
 8013a54:	3401      	adds	r4, #1
 8013a56:	2102      	movs	r1, #2
 8013a58:	e000      	b.n	8013a5c <__cvt+0x44>
 8013a5a:	2103      	movs	r1, #3
 8013a5c:	ab03      	add	r3, sp, #12
 8013a5e:	9301      	str	r3, [sp, #4]
 8013a60:	ab02      	add	r3, sp, #8
 8013a62:	9300      	str	r3, [sp, #0]
 8013a64:	ec47 6b10 	vmov	d0, r6, r7
 8013a68:	4653      	mov	r3, sl
 8013a6a:	4622      	mov	r2, r4
 8013a6c:	f000 ffac 	bl	80149c8 <_dtoa_r>
 8013a70:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8013a74:	4605      	mov	r5, r0
 8013a76:	d119      	bne.n	8013aac <__cvt+0x94>
 8013a78:	f019 0f01 	tst.w	r9, #1
 8013a7c:	d00e      	beq.n	8013a9c <__cvt+0x84>
 8013a7e:	eb00 0904 	add.w	r9, r0, r4
 8013a82:	2200      	movs	r2, #0
 8013a84:	2300      	movs	r3, #0
 8013a86:	4630      	mov	r0, r6
 8013a88:	4639      	mov	r1, r7
 8013a8a:	f7ec fff5 	bl	8000a78 <__aeabi_dcmpeq>
 8013a8e:	b108      	cbz	r0, 8013a94 <__cvt+0x7c>
 8013a90:	f8cd 900c 	str.w	r9, [sp, #12]
 8013a94:	2230      	movs	r2, #48	@ 0x30
 8013a96:	9b03      	ldr	r3, [sp, #12]
 8013a98:	454b      	cmp	r3, r9
 8013a9a:	d31e      	bcc.n	8013ada <__cvt+0xc2>
 8013a9c:	9b03      	ldr	r3, [sp, #12]
 8013a9e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013aa0:	1b5b      	subs	r3, r3, r5
 8013aa2:	4628      	mov	r0, r5
 8013aa4:	6013      	str	r3, [r2, #0]
 8013aa6:	b004      	add	sp, #16
 8013aa8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013aac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8013ab0:	eb00 0904 	add.w	r9, r0, r4
 8013ab4:	d1e5      	bne.n	8013a82 <__cvt+0x6a>
 8013ab6:	7803      	ldrb	r3, [r0, #0]
 8013ab8:	2b30      	cmp	r3, #48	@ 0x30
 8013aba:	d10a      	bne.n	8013ad2 <__cvt+0xba>
 8013abc:	2200      	movs	r2, #0
 8013abe:	2300      	movs	r3, #0
 8013ac0:	4630      	mov	r0, r6
 8013ac2:	4639      	mov	r1, r7
 8013ac4:	f7ec ffd8 	bl	8000a78 <__aeabi_dcmpeq>
 8013ac8:	b918      	cbnz	r0, 8013ad2 <__cvt+0xba>
 8013aca:	f1c4 0401 	rsb	r4, r4, #1
 8013ace:	f8ca 4000 	str.w	r4, [sl]
 8013ad2:	f8da 3000 	ldr.w	r3, [sl]
 8013ad6:	4499      	add	r9, r3
 8013ad8:	e7d3      	b.n	8013a82 <__cvt+0x6a>
 8013ada:	1c59      	adds	r1, r3, #1
 8013adc:	9103      	str	r1, [sp, #12]
 8013ade:	701a      	strb	r2, [r3, #0]
 8013ae0:	e7d9      	b.n	8013a96 <__cvt+0x7e>

08013ae2 <__exponent>:
 8013ae2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013ae4:	2900      	cmp	r1, #0
 8013ae6:	bfba      	itte	lt
 8013ae8:	4249      	neglt	r1, r1
 8013aea:	232d      	movlt	r3, #45	@ 0x2d
 8013aec:	232b      	movge	r3, #43	@ 0x2b
 8013aee:	2909      	cmp	r1, #9
 8013af0:	7002      	strb	r2, [r0, #0]
 8013af2:	7043      	strb	r3, [r0, #1]
 8013af4:	dd29      	ble.n	8013b4a <__exponent+0x68>
 8013af6:	f10d 0307 	add.w	r3, sp, #7
 8013afa:	461d      	mov	r5, r3
 8013afc:	270a      	movs	r7, #10
 8013afe:	461a      	mov	r2, r3
 8013b00:	fbb1 f6f7 	udiv	r6, r1, r7
 8013b04:	fb07 1416 	mls	r4, r7, r6, r1
 8013b08:	3430      	adds	r4, #48	@ 0x30
 8013b0a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8013b0e:	460c      	mov	r4, r1
 8013b10:	2c63      	cmp	r4, #99	@ 0x63
 8013b12:	f103 33ff 	add.w	r3, r3, #4294967295
 8013b16:	4631      	mov	r1, r6
 8013b18:	dcf1      	bgt.n	8013afe <__exponent+0x1c>
 8013b1a:	3130      	adds	r1, #48	@ 0x30
 8013b1c:	1e94      	subs	r4, r2, #2
 8013b1e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013b22:	1c41      	adds	r1, r0, #1
 8013b24:	4623      	mov	r3, r4
 8013b26:	42ab      	cmp	r3, r5
 8013b28:	d30a      	bcc.n	8013b40 <__exponent+0x5e>
 8013b2a:	f10d 0309 	add.w	r3, sp, #9
 8013b2e:	1a9b      	subs	r3, r3, r2
 8013b30:	42ac      	cmp	r4, r5
 8013b32:	bf88      	it	hi
 8013b34:	2300      	movhi	r3, #0
 8013b36:	3302      	adds	r3, #2
 8013b38:	4403      	add	r3, r0
 8013b3a:	1a18      	subs	r0, r3, r0
 8013b3c:	b003      	add	sp, #12
 8013b3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013b40:	f813 6b01 	ldrb.w	r6, [r3], #1
 8013b44:	f801 6f01 	strb.w	r6, [r1, #1]!
 8013b48:	e7ed      	b.n	8013b26 <__exponent+0x44>
 8013b4a:	2330      	movs	r3, #48	@ 0x30
 8013b4c:	3130      	adds	r1, #48	@ 0x30
 8013b4e:	7083      	strb	r3, [r0, #2]
 8013b50:	70c1      	strb	r1, [r0, #3]
 8013b52:	1d03      	adds	r3, r0, #4
 8013b54:	e7f1      	b.n	8013b3a <__exponent+0x58>
	...

08013b58 <_printf_float>:
 8013b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b5c:	b08d      	sub	sp, #52	@ 0x34
 8013b5e:	460c      	mov	r4, r1
 8013b60:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8013b64:	4616      	mov	r6, r2
 8013b66:	461f      	mov	r7, r3
 8013b68:	4605      	mov	r5, r0
 8013b6a:	f000 fe0d 	bl	8014788 <_localeconv_r>
 8013b6e:	6803      	ldr	r3, [r0, #0]
 8013b70:	9304      	str	r3, [sp, #16]
 8013b72:	4618      	mov	r0, r3
 8013b74:	f7ec fb54 	bl	8000220 <strlen>
 8013b78:	2300      	movs	r3, #0
 8013b7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8013b7c:	f8d8 3000 	ldr.w	r3, [r8]
 8013b80:	9005      	str	r0, [sp, #20]
 8013b82:	3307      	adds	r3, #7
 8013b84:	f023 0307 	bic.w	r3, r3, #7
 8013b88:	f103 0208 	add.w	r2, r3, #8
 8013b8c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8013b90:	f8d4 b000 	ldr.w	fp, [r4]
 8013b94:	f8c8 2000 	str.w	r2, [r8]
 8013b98:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013b9c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8013ba0:	9307      	str	r3, [sp, #28]
 8013ba2:	f8cd 8018 	str.w	r8, [sp, #24]
 8013ba6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8013baa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013bae:	4b9c      	ldr	r3, [pc, #624]	@ (8013e20 <_printf_float+0x2c8>)
 8013bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8013bb4:	f7ec ff92 	bl	8000adc <__aeabi_dcmpun>
 8013bb8:	bb70      	cbnz	r0, 8013c18 <_printf_float+0xc0>
 8013bba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013bbe:	4b98      	ldr	r3, [pc, #608]	@ (8013e20 <_printf_float+0x2c8>)
 8013bc0:	f04f 32ff 	mov.w	r2, #4294967295
 8013bc4:	f7ec ff6c 	bl	8000aa0 <__aeabi_dcmple>
 8013bc8:	bb30      	cbnz	r0, 8013c18 <_printf_float+0xc0>
 8013bca:	2200      	movs	r2, #0
 8013bcc:	2300      	movs	r3, #0
 8013bce:	4640      	mov	r0, r8
 8013bd0:	4649      	mov	r1, r9
 8013bd2:	f7ec ff5b 	bl	8000a8c <__aeabi_dcmplt>
 8013bd6:	b110      	cbz	r0, 8013bde <_printf_float+0x86>
 8013bd8:	232d      	movs	r3, #45	@ 0x2d
 8013bda:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013bde:	4a91      	ldr	r2, [pc, #580]	@ (8013e24 <_printf_float+0x2cc>)
 8013be0:	4b91      	ldr	r3, [pc, #580]	@ (8013e28 <_printf_float+0x2d0>)
 8013be2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8013be6:	bf94      	ite	ls
 8013be8:	4690      	movls	r8, r2
 8013bea:	4698      	movhi	r8, r3
 8013bec:	2303      	movs	r3, #3
 8013bee:	6123      	str	r3, [r4, #16]
 8013bf0:	f02b 0304 	bic.w	r3, fp, #4
 8013bf4:	6023      	str	r3, [r4, #0]
 8013bf6:	f04f 0900 	mov.w	r9, #0
 8013bfa:	9700      	str	r7, [sp, #0]
 8013bfc:	4633      	mov	r3, r6
 8013bfe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8013c00:	4621      	mov	r1, r4
 8013c02:	4628      	mov	r0, r5
 8013c04:	f000 f9d2 	bl	8013fac <_printf_common>
 8013c08:	3001      	adds	r0, #1
 8013c0a:	f040 808d 	bne.w	8013d28 <_printf_float+0x1d0>
 8013c0e:	f04f 30ff 	mov.w	r0, #4294967295
 8013c12:	b00d      	add	sp, #52	@ 0x34
 8013c14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c18:	4642      	mov	r2, r8
 8013c1a:	464b      	mov	r3, r9
 8013c1c:	4640      	mov	r0, r8
 8013c1e:	4649      	mov	r1, r9
 8013c20:	f7ec ff5c 	bl	8000adc <__aeabi_dcmpun>
 8013c24:	b140      	cbz	r0, 8013c38 <_printf_float+0xe0>
 8013c26:	464b      	mov	r3, r9
 8013c28:	2b00      	cmp	r3, #0
 8013c2a:	bfbc      	itt	lt
 8013c2c:	232d      	movlt	r3, #45	@ 0x2d
 8013c2e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8013c32:	4a7e      	ldr	r2, [pc, #504]	@ (8013e2c <_printf_float+0x2d4>)
 8013c34:	4b7e      	ldr	r3, [pc, #504]	@ (8013e30 <_printf_float+0x2d8>)
 8013c36:	e7d4      	b.n	8013be2 <_printf_float+0x8a>
 8013c38:	6863      	ldr	r3, [r4, #4]
 8013c3a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8013c3e:	9206      	str	r2, [sp, #24]
 8013c40:	1c5a      	adds	r2, r3, #1
 8013c42:	d13b      	bne.n	8013cbc <_printf_float+0x164>
 8013c44:	2306      	movs	r3, #6
 8013c46:	6063      	str	r3, [r4, #4]
 8013c48:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8013c4c:	2300      	movs	r3, #0
 8013c4e:	6022      	str	r2, [r4, #0]
 8013c50:	9303      	str	r3, [sp, #12]
 8013c52:	ab0a      	add	r3, sp, #40	@ 0x28
 8013c54:	e9cd a301 	strd	sl, r3, [sp, #4]
 8013c58:	ab09      	add	r3, sp, #36	@ 0x24
 8013c5a:	9300      	str	r3, [sp, #0]
 8013c5c:	6861      	ldr	r1, [r4, #4]
 8013c5e:	ec49 8b10 	vmov	d0, r8, r9
 8013c62:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8013c66:	4628      	mov	r0, r5
 8013c68:	f7ff fed6 	bl	8013a18 <__cvt>
 8013c6c:	9b06      	ldr	r3, [sp, #24]
 8013c6e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013c70:	2b47      	cmp	r3, #71	@ 0x47
 8013c72:	4680      	mov	r8, r0
 8013c74:	d129      	bne.n	8013cca <_printf_float+0x172>
 8013c76:	1cc8      	adds	r0, r1, #3
 8013c78:	db02      	blt.n	8013c80 <_printf_float+0x128>
 8013c7a:	6863      	ldr	r3, [r4, #4]
 8013c7c:	4299      	cmp	r1, r3
 8013c7e:	dd41      	ble.n	8013d04 <_printf_float+0x1ac>
 8013c80:	f1aa 0a02 	sub.w	sl, sl, #2
 8013c84:	fa5f fa8a 	uxtb.w	sl, sl
 8013c88:	3901      	subs	r1, #1
 8013c8a:	4652      	mov	r2, sl
 8013c8c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8013c90:	9109      	str	r1, [sp, #36]	@ 0x24
 8013c92:	f7ff ff26 	bl	8013ae2 <__exponent>
 8013c96:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8013c98:	1813      	adds	r3, r2, r0
 8013c9a:	2a01      	cmp	r2, #1
 8013c9c:	4681      	mov	r9, r0
 8013c9e:	6123      	str	r3, [r4, #16]
 8013ca0:	dc02      	bgt.n	8013ca8 <_printf_float+0x150>
 8013ca2:	6822      	ldr	r2, [r4, #0]
 8013ca4:	07d2      	lsls	r2, r2, #31
 8013ca6:	d501      	bpl.n	8013cac <_printf_float+0x154>
 8013ca8:	3301      	adds	r3, #1
 8013caa:	6123      	str	r3, [r4, #16]
 8013cac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	d0a2      	beq.n	8013bfa <_printf_float+0xa2>
 8013cb4:	232d      	movs	r3, #45	@ 0x2d
 8013cb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013cba:	e79e      	b.n	8013bfa <_printf_float+0xa2>
 8013cbc:	9a06      	ldr	r2, [sp, #24]
 8013cbe:	2a47      	cmp	r2, #71	@ 0x47
 8013cc0:	d1c2      	bne.n	8013c48 <_printf_float+0xf0>
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d1c0      	bne.n	8013c48 <_printf_float+0xf0>
 8013cc6:	2301      	movs	r3, #1
 8013cc8:	e7bd      	b.n	8013c46 <_printf_float+0xee>
 8013cca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013cce:	d9db      	bls.n	8013c88 <_printf_float+0x130>
 8013cd0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8013cd4:	d118      	bne.n	8013d08 <_printf_float+0x1b0>
 8013cd6:	2900      	cmp	r1, #0
 8013cd8:	6863      	ldr	r3, [r4, #4]
 8013cda:	dd0b      	ble.n	8013cf4 <_printf_float+0x19c>
 8013cdc:	6121      	str	r1, [r4, #16]
 8013cde:	b913      	cbnz	r3, 8013ce6 <_printf_float+0x18e>
 8013ce0:	6822      	ldr	r2, [r4, #0]
 8013ce2:	07d0      	lsls	r0, r2, #31
 8013ce4:	d502      	bpl.n	8013cec <_printf_float+0x194>
 8013ce6:	3301      	adds	r3, #1
 8013ce8:	440b      	add	r3, r1
 8013cea:	6123      	str	r3, [r4, #16]
 8013cec:	65a1      	str	r1, [r4, #88]	@ 0x58
 8013cee:	f04f 0900 	mov.w	r9, #0
 8013cf2:	e7db      	b.n	8013cac <_printf_float+0x154>
 8013cf4:	b913      	cbnz	r3, 8013cfc <_printf_float+0x1a4>
 8013cf6:	6822      	ldr	r2, [r4, #0]
 8013cf8:	07d2      	lsls	r2, r2, #31
 8013cfa:	d501      	bpl.n	8013d00 <_printf_float+0x1a8>
 8013cfc:	3302      	adds	r3, #2
 8013cfe:	e7f4      	b.n	8013cea <_printf_float+0x192>
 8013d00:	2301      	movs	r3, #1
 8013d02:	e7f2      	b.n	8013cea <_printf_float+0x192>
 8013d04:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8013d08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013d0a:	4299      	cmp	r1, r3
 8013d0c:	db05      	blt.n	8013d1a <_printf_float+0x1c2>
 8013d0e:	6823      	ldr	r3, [r4, #0]
 8013d10:	6121      	str	r1, [r4, #16]
 8013d12:	07d8      	lsls	r0, r3, #31
 8013d14:	d5ea      	bpl.n	8013cec <_printf_float+0x194>
 8013d16:	1c4b      	adds	r3, r1, #1
 8013d18:	e7e7      	b.n	8013cea <_printf_float+0x192>
 8013d1a:	2900      	cmp	r1, #0
 8013d1c:	bfd4      	ite	le
 8013d1e:	f1c1 0202 	rsble	r2, r1, #2
 8013d22:	2201      	movgt	r2, #1
 8013d24:	4413      	add	r3, r2
 8013d26:	e7e0      	b.n	8013cea <_printf_float+0x192>
 8013d28:	6823      	ldr	r3, [r4, #0]
 8013d2a:	055a      	lsls	r2, r3, #21
 8013d2c:	d407      	bmi.n	8013d3e <_printf_float+0x1e6>
 8013d2e:	6923      	ldr	r3, [r4, #16]
 8013d30:	4642      	mov	r2, r8
 8013d32:	4631      	mov	r1, r6
 8013d34:	4628      	mov	r0, r5
 8013d36:	47b8      	blx	r7
 8013d38:	3001      	adds	r0, #1
 8013d3a:	d12b      	bne.n	8013d94 <_printf_float+0x23c>
 8013d3c:	e767      	b.n	8013c0e <_printf_float+0xb6>
 8013d3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8013d42:	f240 80dd 	bls.w	8013f00 <_printf_float+0x3a8>
 8013d46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013d4a:	2200      	movs	r2, #0
 8013d4c:	2300      	movs	r3, #0
 8013d4e:	f7ec fe93 	bl	8000a78 <__aeabi_dcmpeq>
 8013d52:	2800      	cmp	r0, #0
 8013d54:	d033      	beq.n	8013dbe <_printf_float+0x266>
 8013d56:	4a37      	ldr	r2, [pc, #220]	@ (8013e34 <_printf_float+0x2dc>)
 8013d58:	2301      	movs	r3, #1
 8013d5a:	4631      	mov	r1, r6
 8013d5c:	4628      	mov	r0, r5
 8013d5e:	47b8      	blx	r7
 8013d60:	3001      	adds	r0, #1
 8013d62:	f43f af54 	beq.w	8013c0e <_printf_float+0xb6>
 8013d66:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8013d6a:	4543      	cmp	r3, r8
 8013d6c:	db02      	blt.n	8013d74 <_printf_float+0x21c>
 8013d6e:	6823      	ldr	r3, [r4, #0]
 8013d70:	07d8      	lsls	r0, r3, #31
 8013d72:	d50f      	bpl.n	8013d94 <_printf_float+0x23c>
 8013d74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013d78:	4631      	mov	r1, r6
 8013d7a:	4628      	mov	r0, r5
 8013d7c:	47b8      	blx	r7
 8013d7e:	3001      	adds	r0, #1
 8013d80:	f43f af45 	beq.w	8013c0e <_printf_float+0xb6>
 8013d84:	f04f 0900 	mov.w	r9, #0
 8013d88:	f108 38ff 	add.w	r8, r8, #4294967295
 8013d8c:	f104 0a1a 	add.w	sl, r4, #26
 8013d90:	45c8      	cmp	r8, r9
 8013d92:	dc09      	bgt.n	8013da8 <_printf_float+0x250>
 8013d94:	6823      	ldr	r3, [r4, #0]
 8013d96:	079b      	lsls	r3, r3, #30
 8013d98:	f100 8103 	bmi.w	8013fa2 <_printf_float+0x44a>
 8013d9c:	68e0      	ldr	r0, [r4, #12]
 8013d9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8013da0:	4298      	cmp	r0, r3
 8013da2:	bfb8      	it	lt
 8013da4:	4618      	movlt	r0, r3
 8013da6:	e734      	b.n	8013c12 <_printf_float+0xba>
 8013da8:	2301      	movs	r3, #1
 8013daa:	4652      	mov	r2, sl
 8013dac:	4631      	mov	r1, r6
 8013dae:	4628      	mov	r0, r5
 8013db0:	47b8      	blx	r7
 8013db2:	3001      	adds	r0, #1
 8013db4:	f43f af2b 	beq.w	8013c0e <_printf_float+0xb6>
 8013db8:	f109 0901 	add.w	r9, r9, #1
 8013dbc:	e7e8      	b.n	8013d90 <_printf_float+0x238>
 8013dbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013dc0:	2b00      	cmp	r3, #0
 8013dc2:	dc39      	bgt.n	8013e38 <_printf_float+0x2e0>
 8013dc4:	4a1b      	ldr	r2, [pc, #108]	@ (8013e34 <_printf_float+0x2dc>)
 8013dc6:	2301      	movs	r3, #1
 8013dc8:	4631      	mov	r1, r6
 8013dca:	4628      	mov	r0, r5
 8013dcc:	47b8      	blx	r7
 8013dce:	3001      	adds	r0, #1
 8013dd0:	f43f af1d 	beq.w	8013c0e <_printf_float+0xb6>
 8013dd4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8013dd8:	ea59 0303 	orrs.w	r3, r9, r3
 8013ddc:	d102      	bne.n	8013de4 <_printf_float+0x28c>
 8013dde:	6823      	ldr	r3, [r4, #0]
 8013de0:	07d9      	lsls	r1, r3, #31
 8013de2:	d5d7      	bpl.n	8013d94 <_printf_float+0x23c>
 8013de4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013de8:	4631      	mov	r1, r6
 8013dea:	4628      	mov	r0, r5
 8013dec:	47b8      	blx	r7
 8013dee:	3001      	adds	r0, #1
 8013df0:	f43f af0d 	beq.w	8013c0e <_printf_float+0xb6>
 8013df4:	f04f 0a00 	mov.w	sl, #0
 8013df8:	f104 0b1a 	add.w	fp, r4, #26
 8013dfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013dfe:	425b      	negs	r3, r3
 8013e00:	4553      	cmp	r3, sl
 8013e02:	dc01      	bgt.n	8013e08 <_printf_float+0x2b0>
 8013e04:	464b      	mov	r3, r9
 8013e06:	e793      	b.n	8013d30 <_printf_float+0x1d8>
 8013e08:	2301      	movs	r3, #1
 8013e0a:	465a      	mov	r2, fp
 8013e0c:	4631      	mov	r1, r6
 8013e0e:	4628      	mov	r0, r5
 8013e10:	47b8      	blx	r7
 8013e12:	3001      	adds	r0, #1
 8013e14:	f43f aefb 	beq.w	8013c0e <_printf_float+0xb6>
 8013e18:	f10a 0a01 	add.w	sl, sl, #1
 8013e1c:	e7ee      	b.n	8013dfc <_printf_float+0x2a4>
 8013e1e:	bf00      	nop
 8013e20:	7fefffff 	.word	0x7fefffff
 8013e24:	0801d7e8 	.word	0x0801d7e8
 8013e28:	0801d7ec 	.word	0x0801d7ec
 8013e2c:	0801d7f0 	.word	0x0801d7f0
 8013e30:	0801d7f4 	.word	0x0801d7f4
 8013e34:	0801d7f8 	.word	0x0801d7f8
 8013e38:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013e3a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013e3e:	4553      	cmp	r3, sl
 8013e40:	bfa8      	it	ge
 8013e42:	4653      	movge	r3, sl
 8013e44:	2b00      	cmp	r3, #0
 8013e46:	4699      	mov	r9, r3
 8013e48:	dc36      	bgt.n	8013eb8 <_printf_float+0x360>
 8013e4a:	f04f 0b00 	mov.w	fp, #0
 8013e4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013e52:	f104 021a 	add.w	r2, r4, #26
 8013e56:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8013e58:	9306      	str	r3, [sp, #24]
 8013e5a:	eba3 0309 	sub.w	r3, r3, r9
 8013e5e:	455b      	cmp	r3, fp
 8013e60:	dc31      	bgt.n	8013ec6 <_printf_float+0x36e>
 8013e62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e64:	459a      	cmp	sl, r3
 8013e66:	dc3a      	bgt.n	8013ede <_printf_float+0x386>
 8013e68:	6823      	ldr	r3, [r4, #0]
 8013e6a:	07da      	lsls	r2, r3, #31
 8013e6c:	d437      	bmi.n	8013ede <_printf_float+0x386>
 8013e6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e70:	ebaa 0903 	sub.w	r9, sl, r3
 8013e74:	9b06      	ldr	r3, [sp, #24]
 8013e76:	ebaa 0303 	sub.w	r3, sl, r3
 8013e7a:	4599      	cmp	r9, r3
 8013e7c:	bfa8      	it	ge
 8013e7e:	4699      	movge	r9, r3
 8013e80:	f1b9 0f00 	cmp.w	r9, #0
 8013e84:	dc33      	bgt.n	8013eee <_printf_float+0x396>
 8013e86:	f04f 0800 	mov.w	r8, #0
 8013e8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013e8e:	f104 0b1a 	add.w	fp, r4, #26
 8013e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013e94:	ebaa 0303 	sub.w	r3, sl, r3
 8013e98:	eba3 0309 	sub.w	r3, r3, r9
 8013e9c:	4543      	cmp	r3, r8
 8013e9e:	f77f af79 	ble.w	8013d94 <_printf_float+0x23c>
 8013ea2:	2301      	movs	r3, #1
 8013ea4:	465a      	mov	r2, fp
 8013ea6:	4631      	mov	r1, r6
 8013ea8:	4628      	mov	r0, r5
 8013eaa:	47b8      	blx	r7
 8013eac:	3001      	adds	r0, #1
 8013eae:	f43f aeae 	beq.w	8013c0e <_printf_float+0xb6>
 8013eb2:	f108 0801 	add.w	r8, r8, #1
 8013eb6:	e7ec      	b.n	8013e92 <_printf_float+0x33a>
 8013eb8:	4642      	mov	r2, r8
 8013eba:	4631      	mov	r1, r6
 8013ebc:	4628      	mov	r0, r5
 8013ebe:	47b8      	blx	r7
 8013ec0:	3001      	adds	r0, #1
 8013ec2:	d1c2      	bne.n	8013e4a <_printf_float+0x2f2>
 8013ec4:	e6a3      	b.n	8013c0e <_printf_float+0xb6>
 8013ec6:	2301      	movs	r3, #1
 8013ec8:	4631      	mov	r1, r6
 8013eca:	4628      	mov	r0, r5
 8013ecc:	9206      	str	r2, [sp, #24]
 8013ece:	47b8      	blx	r7
 8013ed0:	3001      	adds	r0, #1
 8013ed2:	f43f ae9c 	beq.w	8013c0e <_printf_float+0xb6>
 8013ed6:	9a06      	ldr	r2, [sp, #24]
 8013ed8:	f10b 0b01 	add.w	fp, fp, #1
 8013edc:	e7bb      	b.n	8013e56 <_printf_float+0x2fe>
 8013ede:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013ee2:	4631      	mov	r1, r6
 8013ee4:	4628      	mov	r0, r5
 8013ee6:	47b8      	blx	r7
 8013ee8:	3001      	adds	r0, #1
 8013eea:	d1c0      	bne.n	8013e6e <_printf_float+0x316>
 8013eec:	e68f      	b.n	8013c0e <_printf_float+0xb6>
 8013eee:	9a06      	ldr	r2, [sp, #24]
 8013ef0:	464b      	mov	r3, r9
 8013ef2:	4442      	add	r2, r8
 8013ef4:	4631      	mov	r1, r6
 8013ef6:	4628      	mov	r0, r5
 8013ef8:	47b8      	blx	r7
 8013efa:	3001      	adds	r0, #1
 8013efc:	d1c3      	bne.n	8013e86 <_printf_float+0x32e>
 8013efe:	e686      	b.n	8013c0e <_printf_float+0xb6>
 8013f00:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8013f04:	f1ba 0f01 	cmp.w	sl, #1
 8013f08:	dc01      	bgt.n	8013f0e <_printf_float+0x3b6>
 8013f0a:	07db      	lsls	r3, r3, #31
 8013f0c:	d536      	bpl.n	8013f7c <_printf_float+0x424>
 8013f0e:	2301      	movs	r3, #1
 8013f10:	4642      	mov	r2, r8
 8013f12:	4631      	mov	r1, r6
 8013f14:	4628      	mov	r0, r5
 8013f16:	47b8      	blx	r7
 8013f18:	3001      	adds	r0, #1
 8013f1a:	f43f ae78 	beq.w	8013c0e <_printf_float+0xb6>
 8013f1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013f22:	4631      	mov	r1, r6
 8013f24:	4628      	mov	r0, r5
 8013f26:	47b8      	blx	r7
 8013f28:	3001      	adds	r0, #1
 8013f2a:	f43f ae70 	beq.w	8013c0e <_printf_float+0xb6>
 8013f2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8013f32:	2200      	movs	r2, #0
 8013f34:	2300      	movs	r3, #0
 8013f36:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013f3a:	f7ec fd9d 	bl	8000a78 <__aeabi_dcmpeq>
 8013f3e:	b9c0      	cbnz	r0, 8013f72 <_printf_float+0x41a>
 8013f40:	4653      	mov	r3, sl
 8013f42:	f108 0201 	add.w	r2, r8, #1
 8013f46:	4631      	mov	r1, r6
 8013f48:	4628      	mov	r0, r5
 8013f4a:	47b8      	blx	r7
 8013f4c:	3001      	adds	r0, #1
 8013f4e:	d10c      	bne.n	8013f6a <_printf_float+0x412>
 8013f50:	e65d      	b.n	8013c0e <_printf_float+0xb6>
 8013f52:	2301      	movs	r3, #1
 8013f54:	465a      	mov	r2, fp
 8013f56:	4631      	mov	r1, r6
 8013f58:	4628      	mov	r0, r5
 8013f5a:	47b8      	blx	r7
 8013f5c:	3001      	adds	r0, #1
 8013f5e:	f43f ae56 	beq.w	8013c0e <_printf_float+0xb6>
 8013f62:	f108 0801 	add.w	r8, r8, #1
 8013f66:	45d0      	cmp	r8, sl
 8013f68:	dbf3      	blt.n	8013f52 <_printf_float+0x3fa>
 8013f6a:	464b      	mov	r3, r9
 8013f6c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8013f70:	e6df      	b.n	8013d32 <_printf_float+0x1da>
 8013f72:	f04f 0800 	mov.w	r8, #0
 8013f76:	f104 0b1a 	add.w	fp, r4, #26
 8013f7a:	e7f4      	b.n	8013f66 <_printf_float+0x40e>
 8013f7c:	2301      	movs	r3, #1
 8013f7e:	4642      	mov	r2, r8
 8013f80:	e7e1      	b.n	8013f46 <_printf_float+0x3ee>
 8013f82:	2301      	movs	r3, #1
 8013f84:	464a      	mov	r2, r9
 8013f86:	4631      	mov	r1, r6
 8013f88:	4628      	mov	r0, r5
 8013f8a:	47b8      	blx	r7
 8013f8c:	3001      	adds	r0, #1
 8013f8e:	f43f ae3e 	beq.w	8013c0e <_printf_float+0xb6>
 8013f92:	f108 0801 	add.w	r8, r8, #1
 8013f96:	68e3      	ldr	r3, [r4, #12]
 8013f98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013f9a:	1a5b      	subs	r3, r3, r1
 8013f9c:	4543      	cmp	r3, r8
 8013f9e:	dcf0      	bgt.n	8013f82 <_printf_float+0x42a>
 8013fa0:	e6fc      	b.n	8013d9c <_printf_float+0x244>
 8013fa2:	f04f 0800 	mov.w	r8, #0
 8013fa6:	f104 0919 	add.w	r9, r4, #25
 8013faa:	e7f4      	b.n	8013f96 <_printf_float+0x43e>

08013fac <_printf_common>:
 8013fac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013fb0:	4616      	mov	r6, r2
 8013fb2:	4698      	mov	r8, r3
 8013fb4:	688a      	ldr	r2, [r1, #8]
 8013fb6:	690b      	ldr	r3, [r1, #16]
 8013fb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013fbc:	4293      	cmp	r3, r2
 8013fbe:	bfb8      	it	lt
 8013fc0:	4613      	movlt	r3, r2
 8013fc2:	6033      	str	r3, [r6, #0]
 8013fc4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013fc8:	4607      	mov	r7, r0
 8013fca:	460c      	mov	r4, r1
 8013fcc:	b10a      	cbz	r2, 8013fd2 <_printf_common+0x26>
 8013fce:	3301      	adds	r3, #1
 8013fd0:	6033      	str	r3, [r6, #0]
 8013fd2:	6823      	ldr	r3, [r4, #0]
 8013fd4:	0699      	lsls	r1, r3, #26
 8013fd6:	bf42      	ittt	mi
 8013fd8:	6833      	ldrmi	r3, [r6, #0]
 8013fda:	3302      	addmi	r3, #2
 8013fdc:	6033      	strmi	r3, [r6, #0]
 8013fde:	6825      	ldr	r5, [r4, #0]
 8013fe0:	f015 0506 	ands.w	r5, r5, #6
 8013fe4:	d106      	bne.n	8013ff4 <_printf_common+0x48>
 8013fe6:	f104 0a19 	add.w	sl, r4, #25
 8013fea:	68e3      	ldr	r3, [r4, #12]
 8013fec:	6832      	ldr	r2, [r6, #0]
 8013fee:	1a9b      	subs	r3, r3, r2
 8013ff0:	42ab      	cmp	r3, r5
 8013ff2:	dc26      	bgt.n	8014042 <_printf_common+0x96>
 8013ff4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8013ff8:	6822      	ldr	r2, [r4, #0]
 8013ffa:	3b00      	subs	r3, #0
 8013ffc:	bf18      	it	ne
 8013ffe:	2301      	movne	r3, #1
 8014000:	0692      	lsls	r2, r2, #26
 8014002:	d42b      	bmi.n	801405c <_printf_common+0xb0>
 8014004:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8014008:	4641      	mov	r1, r8
 801400a:	4638      	mov	r0, r7
 801400c:	47c8      	blx	r9
 801400e:	3001      	adds	r0, #1
 8014010:	d01e      	beq.n	8014050 <_printf_common+0xa4>
 8014012:	6823      	ldr	r3, [r4, #0]
 8014014:	6922      	ldr	r2, [r4, #16]
 8014016:	f003 0306 	and.w	r3, r3, #6
 801401a:	2b04      	cmp	r3, #4
 801401c:	bf02      	ittt	eq
 801401e:	68e5      	ldreq	r5, [r4, #12]
 8014020:	6833      	ldreq	r3, [r6, #0]
 8014022:	1aed      	subeq	r5, r5, r3
 8014024:	68a3      	ldr	r3, [r4, #8]
 8014026:	bf0c      	ite	eq
 8014028:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801402c:	2500      	movne	r5, #0
 801402e:	4293      	cmp	r3, r2
 8014030:	bfc4      	itt	gt
 8014032:	1a9b      	subgt	r3, r3, r2
 8014034:	18ed      	addgt	r5, r5, r3
 8014036:	2600      	movs	r6, #0
 8014038:	341a      	adds	r4, #26
 801403a:	42b5      	cmp	r5, r6
 801403c:	d11a      	bne.n	8014074 <_printf_common+0xc8>
 801403e:	2000      	movs	r0, #0
 8014040:	e008      	b.n	8014054 <_printf_common+0xa8>
 8014042:	2301      	movs	r3, #1
 8014044:	4652      	mov	r2, sl
 8014046:	4641      	mov	r1, r8
 8014048:	4638      	mov	r0, r7
 801404a:	47c8      	blx	r9
 801404c:	3001      	adds	r0, #1
 801404e:	d103      	bne.n	8014058 <_printf_common+0xac>
 8014050:	f04f 30ff 	mov.w	r0, #4294967295
 8014054:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014058:	3501      	adds	r5, #1
 801405a:	e7c6      	b.n	8013fea <_printf_common+0x3e>
 801405c:	18e1      	adds	r1, r4, r3
 801405e:	1c5a      	adds	r2, r3, #1
 8014060:	2030      	movs	r0, #48	@ 0x30
 8014062:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8014066:	4422      	add	r2, r4
 8014068:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801406c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8014070:	3302      	adds	r3, #2
 8014072:	e7c7      	b.n	8014004 <_printf_common+0x58>
 8014074:	2301      	movs	r3, #1
 8014076:	4622      	mov	r2, r4
 8014078:	4641      	mov	r1, r8
 801407a:	4638      	mov	r0, r7
 801407c:	47c8      	blx	r9
 801407e:	3001      	adds	r0, #1
 8014080:	d0e6      	beq.n	8014050 <_printf_common+0xa4>
 8014082:	3601      	adds	r6, #1
 8014084:	e7d9      	b.n	801403a <_printf_common+0x8e>
	...

08014088 <_printf_i>:
 8014088:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801408c:	7e0f      	ldrb	r7, [r1, #24]
 801408e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8014090:	2f78      	cmp	r7, #120	@ 0x78
 8014092:	4691      	mov	r9, r2
 8014094:	4680      	mov	r8, r0
 8014096:	460c      	mov	r4, r1
 8014098:	469a      	mov	sl, r3
 801409a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801409e:	d807      	bhi.n	80140b0 <_printf_i+0x28>
 80140a0:	2f62      	cmp	r7, #98	@ 0x62
 80140a2:	d80a      	bhi.n	80140ba <_printf_i+0x32>
 80140a4:	2f00      	cmp	r7, #0
 80140a6:	f000 80d2 	beq.w	801424e <_printf_i+0x1c6>
 80140aa:	2f58      	cmp	r7, #88	@ 0x58
 80140ac:	f000 80b9 	beq.w	8014222 <_printf_i+0x19a>
 80140b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80140b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80140b8:	e03a      	b.n	8014130 <_printf_i+0xa8>
 80140ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80140be:	2b15      	cmp	r3, #21
 80140c0:	d8f6      	bhi.n	80140b0 <_printf_i+0x28>
 80140c2:	a101      	add	r1, pc, #4	@ (adr r1, 80140c8 <_printf_i+0x40>)
 80140c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80140c8:	08014121 	.word	0x08014121
 80140cc:	08014135 	.word	0x08014135
 80140d0:	080140b1 	.word	0x080140b1
 80140d4:	080140b1 	.word	0x080140b1
 80140d8:	080140b1 	.word	0x080140b1
 80140dc:	080140b1 	.word	0x080140b1
 80140e0:	08014135 	.word	0x08014135
 80140e4:	080140b1 	.word	0x080140b1
 80140e8:	080140b1 	.word	0x080140b1
 80140ec:	080140b1 	.word	0x080140b1
 80140f0:	080140b1 	.word	0x080140b1
 80140f4:	08014235 	.word	0x08014235
 80140f8:	0801415f 	.word	0x0801415f
 80140fc:	080141ef 	.word	0x080141ef
 8014100:	080140b1 	.word	0x080140b1
 8014104:	080140b1 	.word	0x080140b1
 8014108:	08014257 	.word	0x08014257
 801410c:	080140b1 	.word	0x080140b1
 8014110:	0801415f 	.word	0x0801415f
 8014114:	080140b1 	.word	0x080140b1
 8014118:	080140b1 	.word	0x080140b1
 801411c:	080141f7 	.word	0x080141f7
 8014120:	6833      	ldr	r3, [r6, #0]
 8014122:	1d1a      	adds	r2, r3, #4
 8014124:	681b      	ldr	r3, [r3, #0]
 8014126:	6032      	str	r2, [r6, #0]
 8014128:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801412c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8014130:	2301      	movs	r3, #1
 8014132:	e09d      	b.n	8014270 <_printf_i+0x1e8>
 8014134:	6833      	ldr	r3, [r6, #0]
 8014136:	6820      	ldr	r0, [r4, #0]
 8014138:	1d19      	adds	r1, r3, #4
 801413a:	6031      	str	r1, [r6, #0]
 801413c:	0606      	lsls	r6, r0, #24
 801413e:	d501      	bpl.n	8014144 <_printf_i+0xbc>
 8014140:	681d      	ldr	r5, [r3, #0]
 8014142:	e003      	b.n	801414c <_printf_i+0xc4>
 8014144:	0645      	lsls	r5, r0, #25
 8014146:	d5fb      	bpl.n	8014140 <_printf_i+0xb8>
 8014148:	f9b3 5000 	ldrsh.w	r5, [r3]
 801414c:	2d00      	cmp	r5, #0
 801414e:	da03      	bge.n	8014158 <_printf_i+0xd0>
 8014150:	232d      	movs	r3, #45	@ 0x2d
 8014152:	426d      	negs	r5, r5
 8014154:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014158:	4859      	ldr	r0, [pc, #356]	@ (80142c0 <_printf_i+0x238>)
 801415a:	230a      	movs	r3, #10
 801415c:	e011      	b.n	8014182 <_printf_i+0xfa>
 801415e:	6821      	ldr	r1, [r4, #0]
 8014160:	6833      	ldr	r3, [r6, #0]
 8014162:	0608      	lsls	r0, r1, #24
 8014164:	f853 5b04 	ldr.w	r5, [r3], #4
 8014168:	d402      	bmi.n	8014170 <_printf_i+0xe8>
 801416a:	0649      	lsls	r1, r1, #25
 801416c:	bf48      	it	mi
 801416e:	b2ad      	uxthmi	r5, r5
 8014170:	2f6f      	cmp	r7, #111	@ 0x6f
 8014172:	4853      	ldr	r0, [pc, #332]	@ (80142c0 <_printf_i+0x238>)
 8014174:	6033      	str	r3, [r6, #0]
 8014176:	bf14      	ite	ne
 8014178:	230a      	movne	r3, #10
 801417a:	2308      	moveq	r3, #8
 801417c:	2100      	movs	r1, #0
 801417e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8014182:	6866      	ldr	r6, [r4, #4]
 8014184:	60a6      	str	r6, [r4, #8]
 8014186:	2e00      	cmp	r6, #0
 8014188:	bfa2      	ittt	ge
 801418a:	6821      	ldrge	r1, [r4, #0]
 801418c:	f021 0104 	bicge.w	r1, r1, #4
 8014190:	6021      	strge	r1, [r4, #0]
 8014192:	b90d      	cbnz	r5, 8014198 <_printf_i+0x110>
 8014194:	2e00      	cmp	r6, #0
 8014196:	d04b      	beq.n	8014230 <_printf_i+0x1a8>
 8014198:	4616      	mov	r6, r2
 801419a:	fbb5 f1f3 	udiv	r1, r5, r3
 801419e:	fb03 5711 	mls	r7, r3, r1, r5
 80141a2:	5dc7      	ldrb	r7, [r0, r7]
 80141a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80141a8:	462f      	mov	r7, r5
 80141aa:	42bb      	cmp	r3, r7
 80141ac:	460d      	mov	r5, r1
 80141ae:	d9f4      	bls.n	801419a <_printf_i+0x112>
 80141b0:	2b08      	cmp	r3, #8
 80141b2:	d10b      	bne.n	80141cc <_printf_i+0x144>
 80141b4:	6823      	ldr	r3, [r4, #0]
 80141b6:	07df      	lsls	r7, r3, #31
 80141b8:	d508      	bpl.n	80141cc <_printf_i+0x144>
 80141ba:	6923      	ldr	r3, [r4, #16]
 80141bc:	6861      	ldr	r1, [r4, #4]
 80141be:	4299      	cmp	r1, r3
 80141c0:	bfde      	ittt	le
 80141c2:	2330      	movle	r3, #48	@ 0x30
 80141c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80141c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80141cc:	1b92      	subs	r2, r2, r6
 80141ce:	6122      	str	r2, [r4, #16]
 80141d0:	f8cd a000 	str.w	sl, [sp]
 80141d4:	464b      	mov	r3, r9
 80141d6:	aa03      	add	r2, sp, #12
 80141d8:	4621      	mov	r1, r4
 80141da:	4640      	mov	r0, r8
 80141dc:	f7ff fee6 	bl	8013fac <_printf_common>
 80141e0:	3001      	adds	r0, #1
 80141e2:	d14a      	bne.n	801427a <_printf_i+0x1f2>
 80141e4:	f04f 30ff 	mov.w	r0, #4294967295
 80141e8:	b004      	add	sp, #16
 80141ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80141ee:	6823      	ldr	r3, [r4, #0]
 80141f0:	f043 0320 	orr.w	r3, r3, #32
 80141f4:	6023      	str	r3, [r4, #0]
 80141f6:	4833      	ldr	r0, [pc, #204]	@ (80142c4 <_printf_i+0x23c>)
 80141f8:	2778      	movs	r7, #120	@ 0x78
 80141fa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80141fe:	6823      	ldr	r3, [r4, #0]
 8014200:	6831      	ldr	r1, [r6, #0]
 8014202:	061f      	lsls	r7, r3, #24
 8014204:	f851 5b04 	ldr.w	r5, [r1], #4
 8014208:	d402      	bmi.n	8014210 <_printf_i+0x188>
 801420a:	065f      	lsls	r7, r3, #25
 801420c:	bf48      	it	mi
 801420e:	b2ad      	uxthmi	r5, r5
 8014210:	6031      	str	r1, [r6, #0]
 8014212:	07d9      	lsls	r1, r3, #31
 8014214:	bf44      	itt	mi
 8014216:	f043 0320 	orrmi.w	r3, r3, #32
 801421a:	6023      	strmi	r3, [r4, #0]
 801421c:	b11d      	cbz	r5, 8014226 <_printf_i+0x19e>
 801421e:	2310      	movs	r3, #16
 8014220:	e7ac      	b.n	801417c <_printf_i+0xf4>
 8014222:	4827      	ldr	r0, [pc, #156]	@ (80142c0 <_printf_i+0x238>)
 8014224:	e7e9      	b.n	80141fa <_printf_i+0x172>
 8014226:	6823      	ldr	r3, [r4, #0]
 8014228:	f023 0320 	bic.w	r3, r3, #32
 801422c:	6023      	str	r3, [r4, #0]
 801422e:	e7f6      	b.n	801421e <_printf_i+0x196>
 8014230:	4616      	mov	r6, r2
 8014232:	e7bd      	b.n	80141b0 <_printf_i+0x128>
 8014234:	6833      	ldr	r3, [r6, #0]
 8014236:	6825      	ldr	r5, [r4, #0]
 8014238:	6961      	ldr	r1, [r4, #20]
 801423a:	1d18      	adds	r0, r3, #4
 801423c:	6030      	str	r0, [r6, #0]
 801423e:	062e      	lsls	r6, r5, #24
 8014240:	681b      	ldr	r3, [r3, #0]
 8014242:	d501      	bpl.n	8014248 <_printf_i+0x1c0>
 8014244:	6019      	str	r1, [r3, #0]
 8014246:	e002      	b.n	801424e <_printf_i+0x1c6>
 8014248:	0668      	lsls	r0, r5, #25
 801424a:	d5fb      	bpl.n	8014244 <_printf_i+0x1bc>
 801424c:	8019      	strh	r1, [r3, #0]
 801424e:	2300      	movs	r3, #0
 8014250:	6123      	str	r3, [r4, #16]
 8014252:	4616      	mov	r6, r2
 8014254:	e7bc      	b.n	80141d0 <_printf_i+0x148>
 8014256:	6833      	ldr	r3, [r6, #0]
 8014258:	1d1a      	adds	r2, r3, #4
 801425a:	6032      	str	r2, [r6, #0]
 801425c:	681e      	ldr	r6, [r3, #0]
 801425e:	6862      	ldr	r2, [r4, #4]
 8014260:	2100      	movs	r1, #0
 8014262:	4630      	mov	r0, r6
 8014264:	f7eb ff8c 	bl	8000180 <memchr>
 8014268:	b108      	cbz	r0, 801426e <_printf_i+0x1e6>
 801426a:	1b80      	subs	r0, r0, r6
 801426c:	6060      	str	r0, [r4, #4]
 801426e:	6863      	ldr	r3, [r4, #4]
 8014270:	6123      	str	r3, [r4, #16]
 8014272:	2300      	movs	r3, #0
 8014274:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8014278:	e7aa      	b.n	80141d0 <_printf_i+0x148>
 801427a:	6923      	ldr	r3, [r4, #16]
 801427c:	4632      	mov	r2, r6
 801427e:	4649      	mov	r1, r9
 8014280:	4640      	mov	r0, r8
 8014282:	47d0      	blx	sl
 8014284:	3001      	adds	r0, #1
 8014286:	d0ad      	beq.n	80141e4 <_printf_i+0x15c>
 8014288:	6823      	ldr	r3, [r4, #0]
 801428a:	079b      	lsls	r3, r3, #30
 801428c:	d413      	bmi.n	80142b6 <_printf_i+0x22e>
 801428e:	68e0      	ldr	r0, [r4, #12]
 8014290:	9b03      	ldr	r3, [sp, #12]
 8014292:	4298      	cmp	r0, r3
 8014294:	bfb8      	it	lt
 8014296:	4618      	movlt	r0, r3
 8014298:	e7a6      	b.n	80141e8 <_printf_i+0x160>
 801429a:	2301      	movs	r3, #1
 801429c:	4632      	mov	r2, r6
 801429e:	4649      	mov	r1, r9
 80142a0:	4640      	mov	r0, r8
 80142a2:	47d0      	blx	sl
 80142a4:	3001      	adds	r0, #1
 80142a6:	d09d      	beq.n	80141e4 <_printf_i+0x15c>
 80142a8:	3501      	adds	r5, #1
 80142aa:	68e3      	ldr	r3, [r4, #12]
 80142ac:	9903      	ldr	r1, [sp, #12]
 80142ae:	1a5b      	subs	r3, r3, r1
 80142b0:	42ab      	cmp	r3, r5
 80142b2:	dcf2      	bgt.n	801429a <_printf_i+0x212>
 80142b4:	e7eb      	b.n	801428e <_printf_i+0x206>
 80142b6:	2500      	movs	r5, #0
 80142b8:	f104 0619 	add.w	r6, r4, #25
 80142bc:	e7f5      	b.n	80142aa <_printf_i+0x222>
 80142be:	bf00      	nop
 80142c0:	0801d7fa 	.word	0x0801d7fa
 80142c4:	0801d80b 	.word	0x0801d80b

080142c8 <std>:
 80142c8:	2300      	movs	r3, #0
 80142ca:	b510      	push	{r4, lr}
 80142cc:	4604      	mov	r4, r0
 80142ce:	e9c0 3300 	strd	r3, r3, [r0]
 80142d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80142d6:	6083      	str	r3, [r0, #8]
 80142d8:	8181      	strh	r1, [r0, #12]
 80142da:	6643      	str	r3, [r0, #100]	@ 0x64
 80142dc:	81c2      	strh	r2, [r0, #14]
 80142de:	6183      	str	r3, [r0, #24]
 80142e0:	4619      	mov	r1, r3
 80142e2:	2208      	movs	r2, #8
 80142e4:	305c      	adds	r0, #92	@ 0x5c
 80142e6:	f000 fa31 	bl	801474c <memset>
 80142ea:	4b0d      	ldr	r3, [pc, #52]	@ (8014320 <std+0x58>)
 80142ec:	6263      	str	r3, [r4, #36]	@ 0x24
 80142ee:	4b0d      	ldr	r3, [pc, #52]	@ (8014324 <std+0x5c>)
 80142f0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80142f2:	4b0d      	ldr	r3, [pc, #52]	@ (8014328 <std+0x60>)
 80142f4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80142f6:	4b0d      	ldr	r3, [pc, #52]	@ (801432c <std+0x64>)
 80142f8:	6323      	str	r3, [r4, #48]	@ 0x30
 80142fa:	4b0d      	ldr	r3, [pc, #52]	@ (8014330 <std+0x68>)
 80142fc:	6224      	str	r4, [r4, #32]
 80142fe:	429c      	cmp	r4, r3
 8014300:	d006      	beq.n	8014310 <std+0x48>
 8014302:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014306:	4294      	cmp	r4, r2
 8014308:	d002      	beq.n	8014310 <std+0x48>
 801430a:	33d0      	adds	r3, #208	@ 0xd0
 801430c:	429c      	cmp	r4, r3
 801430e:	d105      	bne.n	801431c <std+0x54>
 8014310:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014318:	f000 baba 	b.w	8014890 <__retarget_lock_init_recursive>
 801431c:	bd10      	pop	{r4, pc}
 801431e:	bf00      	nop
 8014320:	0801457d 	.word	0x0801457d
 8014324:	0801459f 	.word	0x0801459f
 8014328:	080145d7 	.word	0x080145d7
 801432c:	080145fb 	.word	0x080145fb
 8014330:	20003bb8 	.word	0x20003bb8

08014334 <stdio_exit_handler>:
 8014334:	4a02      	ldr	r2, [pc, #8]	@ (8014340 <stdio_exit_handler+0xc>)
 8014336:	4903      	ldr	r1, [pc, #12]	@ (8014344 <stdio_exit_handler+0x10>)
 8014338:	4803      	ldr	r0, [pc, #12]	@ (8014348 <stdio_exit_handler+0x14>)
 801433a:	f000 b869 	b.w	8014410 <_fwalk_sglue>
 801433e:	bf00      	nop
 8014340:	20000424 	.word	0x20000424
 8014344:	08016325 	.word	0x08016325
 8014348:	20000434 	.word	0x20000434

0801434c <cleanup_stdio>:
 801434c:	6841      	ldr	r1, [r0, #4]
 801434e:	4b0c      	ldr	r3, [pc, #48]	@ (8014380 <cleanup_stdio+0x34>)
 8014350:	4299      	cmp	r1, r3
 8014352:	b510      	push	{r4, lr}
 8014354:	4604      	mov	r4, r0
 8014356:	d001      	beq.n	801435c <cleanup_stdio+0x10>
 8014358:	f001 ffe4 	bl	8016324 <_fflush_r>
 801435c:	68a1      	ldr	r1, [r4, #8]
 801435e:	4b09      	ldr	r3, [pc, #36]	@ (8014384 <cleanup_stdio+0x38>)
 8014360:	4299      	cmp	r1, r3
 8014362:	d002      	beq.n	801436a <cleanup_stdio+0x1e>
 8014364:	4620      	mov	r0, r4
 8014366:	f001 ffdd 	bl	8016324 <_fflush_r>
 801436a:	68e1      	ldr	r1, [r4, #12]
 801436c:	4b06      	ldr	r3, [pc, #24]	@ (8014388 <cleanup_stdio+0x3c>)
 801436e:	4299      	cmp	r1, r3
 8014370:	d004      	beq.n	801437c <cleanup_stdio+0x30>
 8014372:	4620      	mov	r0, r4
 8014374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014378:	f001 bfd4 	b.w	8016324 <_fflush_r>
 801437c:	bd10      	pop	{r4, pc}
 801437e:	bf00      	nop
 8014380:	20003bb8 	.word	0x20003bb8
 8014384:	20003c20 	.word	0x20003c20
 8014388:	20003c88 	.word	0x20003c88

0801438c <global_stdio_init.part.0>:
 801438c:	b510      	push	{r4, lr}
 801438e:	4b0b      	ldr	r3, [pc, #44]	@ (80143bc <global_stdio_init.part.0+0x30>)
 8014390:	4c0b      	ldr	r4, [pc, #44]	@ (80143c0 <global_stdio_init.part.0+0x34>)
 8014392:	4a0c      	ldr	r2, [pc, #48]	@ (80143c4 <global_stdio_init.part.0+0x38>)
 8014394:	601a      	str	r2, [r3, #0]
 8014396:	4620      	mov	r0, r4
 8014398:	2200      	movs	r2, #0
 801439a:	2104      	movs	r1, #4
 801439c:	f7ff ff94 	bl	80142c8 <std>
 80143a0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80143a4:	2201      	movs	r2, #1
 80143a6:	2109      	movs	r1, #9
 80143a8:	f7ff ff8e 	bl	80142c8 <std>
 80143ac:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80143b0:	2202      	movs	r2, #2
 80143b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80143b6:	2112      	movs	r1, #18
 80143b8:	f7ff bf86 	b.w	80142c8 <std>
 80143bc:	20003cf0 	.word	0x20003cf0
 80143c0:	20003bb8 	.word	0x20003bb8
 80143c4:	08014335 	.word	0x08014335

080143c8 <__sfp_lock_acquire>:
 80143c8:	4801      	ldr	r0, [pc, #4]	@ (80143d0 <__sfp_lock_acquire+0x8>)
 80143ca:	f000 ba62 	b.w	8014892 <__retarget_lock_acquire_recursive>
 80143ce:	bf00      	nop
 80143d0:	20003cf9 	.word	0x20003cf9

080143d4 <__sfp_lock_release>:
 80143d4:	4801      	ldr	r0, [pc, #4]	@ (80143dc <__sfp_lock_release+0x8>)
 80143d6:	f000 ba5d 	b.w	8014894 <__retarget_lock_release_recursive>
 80143da:	bf00      	nop
 80143dc:	20003cf9 	.word	0x20003cf9

080143e0 <__sinit>:
 80143e0:	b510      	push	{r4, lr}
 80143e2:	4604      	mov	r4, r0
 80143e4:	f7ff fff0 	bl	80143c8 <__sfp_lock_acquire>
 80143e8:	6a23      	ldr	r3, [r4, #32]
 80143ea:	b11b      	cbz	r3, 80143f4 <__sinit+0x14>
 80143ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80143f0:	f7ff bff0 	b.w	80143d4 <__sfp_lock_release>
 80143f4:	4b04      	ldr	r3, [pc, #16]	@ (8014408 <__sinit+0x28>)
 80143f6:	6223      	str	r3, [r4, #32]
 80143f8:	4b04      	ldr	r3, [pc, #16]	@ (801440c <__sinit+0x2c>)
 80143fa:	681b      	ldr	r3, [r3, #0]
 80143fc:	2b00      	cmp	r3, #0
 80143fe:	d1f5      	bne.n	80143ec <__sinit+0xc>
 8014400:	f7ff ffc4 	bl	801438c <global_stdio_init.part.0>
 8014404:	e7f2      	b.n	80143ec <__sinit+0xc>
 8014406:	bf00      	nop
 8014408:	0801434d 	.word	0x0801434d
 801440c:	20003cf0 	.word	0x20003cf0

08014410 <_fwalk_sglue>:
 8014410:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014414:	4607      	mov	r7, r0
 8014416:	4688      	mov	r8, r1
 8014418:	4614      	mov	r4, r2
 801441a:	2600      	movs	r6, #0
 801441c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014420:	f1b9 0901 	subs.w	r9, r9, #1
 8014424:	d505      	bpl.n	8014432 <_fwalk_sglue+0x22>
 8014426:	6824      	ldr	r4, [r4, #0]
 8014428:	2c00      	cmp	r4, #0
 801442a:	d1f7      	bne.n	801441c <_fwalk_sglue+0xc>
 801442c:	4630      	mov	r0, r6
 801442e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014432:	89ab      	ldrh	r3, [r5, #12]
 8014434:	2b01      	cmp	r3, #1
 8014436:	d907      	bls.n	8014448 <_fwalk_sglue+0x38>
 8014438:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801443c:	3301      	adds	r3, #1
 801443e:	d003      	beq.n	8014448 <_fwalk_sglue+0x38>
 8014440:	4629      	mov	r1, r5
 8014442:	4638      	mov	r0, r7
 8014444:	47c0      	blx	r8
 8014446:	4306      	orrs	r6, r0
 8014448:	3568      	adds	r5, #104	@ 0x68
 801444a:	e7e9      	b.n	8014420 <_fwalk_sglue+0x10>

0801444c <iprintf>:
 801444c:	b40f      	push	{r0, r1, r2, r3}
 801444e:	b507      	push	{r0, r1, r2, lr}
 8014450:	4906      	ldr	r1, [pc, #24]	@ (801446c <iprintf+0x20>)
 8014452:	ab04      	add	r3, sp, #16
 8014454:	6808      	ldr	r0, [r1, #0]
 8014456:	f853 2b04 	ldr.w	r2, [r3], #4
 801445a:	6881      	ldr	r1, [r0, #8]
 801445c:	9301      	str	r3, [sp, #4]
 801445e:	f001 fdc5 	bl	8015fec <_vfiprintf_r>
 8014462:	b003      	add	sp, #12
 8014464:	f85d eb04 	ldr.w	lr, [sp], #4
 8014468:	b004      	add	sp, #16
 801446a:	4770      	bx	lr
 801446c:	20000430 	.word	0x20000430

08014470 <putchar>:
 8014470:	4b02      	ldr	r3, [pc, #8]	@ (801447c <putchar+0xc>)
 8014472:	4601      	mov	r1, r0
 8014474:	6818      	ldr	r0, [r3, #0]
 8014476:	6882      	ldr	r2, [r0, #8]
 8014478:	f001 bfde 	b.w	8016438 <_putc_r>
 801447c:	20000430 	.word	0x20000430

08014480 <_puts_r>:
 8014480:	6a03      	ldr	r3, [r0, #32]
 8014482:	b570      	push	{r4, r5, r6, lr}
 8014484:	6884      	ldr	r4, [r0, #8]
 8014486:	4605      	mov	r5, r0
 8014488:	460e      	mov	r6, r1
 801448a:	b90b      	cbnz	r3, 8014490 <_puts_r+0x10>
 801448c:	f7ff ffa8 	bl	80143e0 <__sinit>
 8014490:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014492:	07db      	lsls	r3, r3, #31
 8014494:	d405      	bmi.n	80144a2 <_puts_r+0x22>
 8014496:	89a3      	ldrh	r3, [r4, #12]
 8014498:	0598      	lsls	r0, r3, #22
 801449a:	d402      	bmi.n	80144a2 <_puts_r+0x22>
 801449c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801449e:	f000 f9f8 	bl	8014892 <__retarget_lock_acquire_recursive>
 80144a2:	89a3      	ldrh	r3, [r4, #12]
 80144a4:	0719      	lsls	r1, r3, #28
 80144a6:	d502      	bpl.n	80144ae <_puts_r+0x2e>
 80144a8:	6923      	ldr	r3, [r4, #16]
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d135      	bne.n	801451a <_puts_r+0x9a>
 80144ae:	4621      	mov	r1, r4
 80144b0:	4628      	mov	r0, r5
 80144b2:	f000 f8e5 	bl	8014680 <__swsetup_r>
 80144b6:	b380      	cbz	r0, 801451a <_puts_r+0x9a>
 80144b8:	f04f 35ff 	mov.w	r5, #4294967295
 80144bc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80144be:	07da      	lsls	r2, r3, #31
 80144c0:	d405      	bmi.n	80144ce <_puts_r+0x4e>
 80144c2:	89a3      	ldrh	r3, [r4, #12]
 80144c4:	059b      	lsls	r3, r3, #22
 80144c6:	d402      	bmi.n	80144ce <_puts_r+0x4e>
 80144c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80144ca:	f000 f9e3 	bl	8014894 <__retarget_lock_release_recursive>
 80144ce:	4628      	mov	r0, r5
 80144d0:	bd70      	pop	{r4, r5, r6, pc}
 80144d2:	2b00      	cmp	r3, #0
 80144d4:	da04      	bge.n	80144e0 <_puts_r+0x60>
 80144d6:	69a2      	ldr	r2, [r4, #24]
 80144d8:	429a      	cmp	r2, r3
 80144da:	dc17      	bgt.n	801450c <_puts_r+0x8c>
 80144dc:	290a      	cmp	r1, #10
 80144de:	d015      	beq.n	801450c <_puts_r+0x8c>
 80144e0:	6823      	ldr	r3, [r4, #0]
 80144e2:	1c5a      	adds	r2, r3, #1
 80144e4:	6022      	str	r2, [r4, #0]
 80144e6:	7019      	strb	r1, [r3, #0]
 80144e8:	68a3      	ldr	r3, [r4, #8]
 80144ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80144ee:	3b01      	subs	r3, #1
 80144f0:	60a3      	str	r3, [r4, #8]
 80144f2:	2900      	cmp	r1, #0
 80144f4:	d1ed      	bne.n	80144d2 <_puts_r+0x52>
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	da11      	bge.n	801451e <_puts_r+0x9e>
 80144fa:	4622      	mov	r2, r4
 80144fc:	210a      	movs	r1, #10
 80144fe:	4628      	mov	r0, r5
 8014500:	f000 f87f 	bl	8014602 <__swbuf_r>
 8014504:	3001      	adds	r0, #1
 8014506:	d0d7      	beq.n	80144b8 <_puts_r+0x38>
 8014508:	250a      	movs	r5, #10
 801450a:	e7d7      	b.n	80144bc <_puts_r+0x3c>
 801450c:	4622      	mov	r2, r4
 801450e:	4628      	mov	r0, r5
 8014510:	f000 f877 	bl	8014602 <__swbuf_r>
 8014514:	3001      	adds	r0, #1
 8014516:	d1e7      	bne.n	80144e8 <_puts_r+0x68>
 8014518:	e7ce      	b.n	80144b8 <_puts_r+0x38>
 801451a:	3e01      	subs	r6, #1
 801451c:	e7e4      	b.n	80144e8 <_puts_r+0x68>
 801451e:	6823      	ldr	r3, [r4, #0]
 8014520:	1c5a      	adds	r2, r3, #1
 8014522:	6022      	str	r2, [r4, #0]
 8014524:	220a      	movs	r2, #10
 8014526:	701a      	strb	r2, [r3, #0]
 8014528:	e7ee      	b.n	8014508 <_puts_r+0x88>
	...

0801452c <puts>:
 801452c:	4b02      	ldr	r3, [pc, #8]	@ (8014538 <puts+0xc>)
 801452e:	4601      	mov	r1, r0
 8014530:	6818      	ldr	r0, [r3, #0]
 8014532:	f7ff bfa5 	b.w	8014480 <_puts_r>
 8014536:	bf00      	nop
 8014538:	20000430 	.word	0x20000430

0801453c <siprintf>:
 801453c:	b40e      	push	{r1, r2, r3}
 801453e:	b500      	push	{lr}
 8014540:	b09c      	sub	sp, #112	@ 0x70
 8014542:	ab1d      	add	r3, sp, #116	@ 0x74
 8014544:	9002      	str	r0, [sp, #8]
 8014546:	9006      	str	r0, [sp, #24]
 8014548:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801454c:	4809      	ldr	r0, [pc, #36]	@ (8014574 <siprintf+0x38>)
 801454e:	9107      	str	r1, [sp, #28]
 8014550:	9104      	str	r1, [sp, #16]
 8014552:	4909      	ldr	r1, [pc, #36]	@ (8014578 <siprintf+0x3c>)
 8014554:	f853 2b04 	ldr.w	r2, [r3], #4
 8014558:	9105      	str	r1, [sp, #20]
 801455a:	6800      	ldr	r0, [r0, #0]
 801455c:	9301      	str	r3, [sp, #4]
 801455e:	a902      	add	r1, sp, #8
 8014560:	f001 fc1e 	bl	8015da0 <_svfiprintf_r>
 8014564:	9b02      	ldr	r3, [sp, #8]
 8014566:	2200      	movs	r2, #0
 8014568:	701a      	strb	r2, [r3, #0]
 801456a:	b01c      	add	sp, #112	@ 0x70
 801456c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014570:	b003      	add	sp, #12
 8014572:	4770      	bx	lr
 8014574:	20000430 	.word	0x20000430
 8014578:	ffff0208 	.word	0xffff0208

0801457c <__sread>:
 801457c:	b510      	push	{r4, lr}
 801457e:	460c      	mov	r4, r1
 8014580:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014584:	f000 f926 	bl	80147d4 <_read_r>
 8014588:	2800      	cmp	r0, #0
 801458a:	bfab      	itete	ge
 801458c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801458e:	89a3      	ldrhlt	r3, [r4, #12]
 8014590:	181b      	addge	r3, r3, r0
 8014592:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014596:	bfac      	ite	ge
 8014598:	6563      	strge	r3, [r4, #84]	@ 0x54
 801459a:	81a3      	strhlt	r3, [r4, #12]
 801459c:	bd10      	pop	{r4, pc}

0801459e <__swrite>:
 801459e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80145a2:	461f      	mov	r7, r3
 80145a4:	898b      	ldrh	r3, [r1, #12]
 80145a6:	05db      	lsls	r3, r3, #23
 80145a8:	4605      	mov	r5, r0
 80145aa:	460c      	mov	r4, r1
 80145ac:	4616      	mov	r6, r2
 80145ae:	d505      	bpl.n	80145bc <__swrite+0x1e>
 80145b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80145b4:	2302      	movs	r3, #2
 80145b6:	2200      	movs	r2, #0
 80145b8:	f000 f8fa 	bl	80147b0 <_lseek_r>
 80145bc:	89a3      	ldrh	r3, [r4, #12]
 80145be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80145c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80145c6:	81a3      	strh	r3, [r4, #12]
 80145c8:	4632      	mov	r2, r6
 80145ca:	463b      	mov	r3, r7
 80145cc:	4628      	mov	r0, r5
 80145ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80145d2:	f000 b921 	b.w	8014818 <_write_r>

080145d6 <__sseek>:
 80145d6:	b510      	push	{r4, lr}
 80145d8:	460c      	mov	r4, r1
 80145da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80145de:	f000 f8e7 	bl	80147b0 <_lseek_r>
 80145e2:	1c43      	adds	r3, r0, #1
 80145e4:	89a3      	ldrh	r3, [r4, #12]
 80145e6:	bf15      	itete	ne
 80145e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80145ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80145ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80145f2:	81a3      	strheq	r3, [r4, #12]
 80145f4:	bf18      	it	ne
 80145f6:	81a3      	strhne	r3, [r4, #12]
 80145f8:	bd10      	pop	{r4, pc}

080145fa <__sclose>:
 80145fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80145fe:	f000 b8c7 	b.w	8014790 <_close_r>

08014602 <__swbuf_r>:
 8014602:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014604:	460e      	mov	r6, r1
 8014606:	4614      	mov	r4, r2
 8014608:	4605      	mov	r5, r0
 801460a:	b118      	cbz	r0, 8014614 <__swbuf_r+0x12>
 801460c:	6a03      	ldr	r3, [r0, #32]
 801460e:	b90b      	cbnz	r3, 8014614 <__swbuf_r+0x12>
 8014610:	f7ff fee6 	bl	80143e0 <__sinit>
 8014614:	69a3      	ldr	r3, [r4, #24]
 8014616:	60a3      	str	r3, [r4, #8]
 8014618:	89a3      	ldrh	r3, [r4, #12]
 801461a:	071a      	lsls	r2, r3, #28
 801461c:	d501      	bpl.n	8014622 <__swbuf_r+0x20>
 801461e:	6923      	ldr	r3, [r4, #16]
 8014620:	b943      	cbnz	r3, 8014634 <__swbuf_r+0x32>
 8014622:	4621      	mov	r1, r4
 8014624:	4628      	mov	r0, r5
 8014626:	f000 f82b 	bl	8014680 <__swsetup_r>
 801462a:	b118      	cbz	r0, 8014634 <__swbuf_r+0x32>
 801462c:	f04f 37ff 	mov.w	r7, #4294967295
 8014630:	4638      	mov	r0, r7
 8014632:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014634:	6823      	ldr	r3, [r4, #0]
 8014636:	6922      	ldr	r2, [r4, #16]
 8014638:	1a98      	subs	r0, r3, r2
 801463a:	6963      	ldr	r3, [r4, #20]
 801463c:	b2f6      	uxtb	r6, r6
 801463e:	4283      	cmp	r3, r0
 8014640:	4637      	mov	r7, r6
 8014642:	dc05      	bgt.n	8014650 <__swbuf_r+0x4e>
 8014644:	4621      	mov	r1, r4
 8014646:	4628      	mov	r0, r5
 8014648:	f001 fe6c 	bl	8016324 <_fflush_r>
 801464c:	2800      	cmp	r0, #0
 801464e:	d1ed      	bne.n	801462c <__swbuf_r+0x2a>
 8014650:	68a3      	ldr	r3, [r4, #8]
 8014652:	3b01      	subs	r3, #1
 8014654:	60a3      	str	r3, [r4, #8]
 8014656:	6823      	ldr	r3, [r4, #0]
 8014658:	1c5a      	adds	r2, r3, #1
 801465a:	6022      	str	r2, [r4, #0]
 801465c:	701e      	strb	r6, [r3, #0]
 801465e:	6962      	ldr	r2, [r4, #20]
 8014660:	1c43      	adds	r3, r0, #1
 8014662:	429a      	cmp	r2, r3
 8014664:	d004      	beq.n	8014670 <__swbuf_r+0x6e>
 8014666:	89a3      	ldrh	r3, [r4, #12]
 8014668:	07db      	lsls	r3, r3, #31
 801466a:	d5e1      	bpl.n	8014630 <__swbuf_r+0x2e>
 801466c:	2e0a      	cmp	r6, #10
 801466e:	d1df      	bne.n	8014630 <__swbuf_r+0x2e>
 8014670:	4621      	mov	r1, r4
 8014672:	4628      	mov	r0, r5
 8014674:	f001 fe56 	bl	8016324 <_fflush_r>
 8014678:	2800      	cmp	r0, #0
 801467a:	d0d9      	beq.n	8014630 <__swbuf_r+0x2e>
 801467c:	e7d6      	b.n	801462c <__swbuf_r+0x2a>
	...

08014680 <__swsetup_r>:
 8014680:	b538      	push	{r3, r4, r5, lr}
 8014682:	4b29      	ldr	r3, [pc, #164]	@ (8014728 <__swsetup_r+0xa8>)
 8014684:	4605      	mov	r5, r0
 8014686:	6818      	ldr	r0, [r3, #0]
 8014688:	460c      	mov	r4, r1
 801468a:	b118      	cbz	r0, 8014694 <__swsetup_r+0x14>
 801468c:	6a03      	ldr	r3, [r0, #32]
 801468e:	b90b      	cbnz	r3, 8014694 <__swsetup_r+0x14>
 8014690:	f7ff fea6 	bl	80143e0 <__sinit>
 8014694:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014698:	0719      	lsls	r1, r3, #28
 801469a:	d422      	bmi.n	80146e2 <__swsetup_r+0x62>
 801469c:	06da      	lsls	r2, r3, #27
 801469e:	d407      	bmi.n	80146b0 <__swsetup_r+0x30>
 80146a0:	2209      	movs	r2, #9
 80146a2:	602a      	str	r2, [r5, #0]
 80146a4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80146a8:	81a3      	strh	r3, [r4, #12]
 80146aa:	f04f 30ff 	mov.w	r0, #4294967295
 80146ae:	e033      	b.n	8014718 <__swsetup_r+0x98>
 80146b0:	0758      	lsls	r0, r3, #29
 80146b2:	d512      	bpl.n	80146da <__swsetup_r+0x5a>
 80146b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80146b6:	b141      	cbz	r1, 80146ca <__swsetup_r+0x4a>
 80146b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80146bc:	4299      	cmp	r1, r3
 80146be:	d002      	beq.n	80146c6 <__swsetup_r+0x46>
 80146c0:	4628      	mov	r0, r5
 80146c2:	f000 ff45 	bl	8015550 <_free_r>
 80146c6:	2300      	movs	r3, #0
 80146c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80146ca:	89a3      	ldrh	r3, [r4, #12]
 80146cc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80146d0:	81a3      	strh	r3, [r4, #12]
 80146d2:	2300      	movs	r3, #0
 80146d4:	6063      	str	r3, [r4, #4]
 80146d6:	6923      	ldr	r3, [r4, #16]
 80146d8:	6023      	str	r3, [r4, #0]
 80146da:	89a3      	ldrh	r3, [r4, #12]
 80146dc:	f043 0308 	orr.w	r3, r3, #8
 80146e0:	81a3      	strh	r3, [r4, #12]
 80146e2:	6923      	ldr	r3, [r4, #16]
 80146e4:	b94b      	cbnz	r3, 80146fa <__swsetup_r+0x7a>
 80146e6:	89a3      	ldrh	r3, [r4, #12]
 80146e8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80146ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80146f0:	d003      	beq.n	80146fa <__swsetup_r+0x7a>
 80146f2:	4621      	mov	r1, r4
 80146f4:	4628      	mov	r0, r5
 80146f6:	f001 fe63 	bl	80163c0 <__smakebuf_r>
 80146fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80146fe:	f013 0201 	ands.w	r2, r3, #1
 8014702:	d00a      	beq.n	801471a <__swsetup_r+0x9a>
 8014704:	2200      	movs	r2, #0
 8014706:	60a2      	str	r2, [r4, #8]
 8014708:	6962      	ldr	r2, [r4, #20]
 801470a:	4252      	negs	r2, r2
 801470c:	61a2      	str	r2, [r4, #24]
 801470e:	6922      	ldr	r2, [r4, #16]
 8014710:	b942      	cbnz	r2, 8014724 <__swsetup_r+0xa4>
 8014712:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014716:	d1c5      	bne.n	80146a4 <__swsetup_r+0x24>
 8014718:	bd38      	pop	{r3, r4, r5, pc}
 801471a:	0799      	lsls	r1, r3, #30
 801471c:	bf58      	it	pl
 801471e:	6962      	ldrpl	r2, [r4, #20]
 8014720:	60a2      	str	r2, [r4, #8]
 8014722:	e7f4      	b.n	801470e <__swsetup_r+0x8e>
 8014724:	2000      	movs	r0, #0
 8014726:	e7f7      	b.n	8014718 <__swsetup_r+0x98>
 8014728:	20000430 	.word	0x20000430

0801472c <memcmp>:
 801472c:	b510      	push	{r4, lr}
 801472e:	3901      	subs	r1, #1
 8014730:	4402      	add	r2, r0
 8014732:	4290      	cmp	r0, r2
 8014734:	d101      	bne.n	801473a <memcmp+0xe>
 8014736:	2000      	movs	r0, #0
 8014738:	e005      	b.n	8014746 <memcmp+0x1a>
 801473a:	7803      	ldrb	r3, [r0, #0]
 801473c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8014740:	42a3      	cmp	r3, r4
 8014742:	d001      	beq.n	8014748 <memcmp+0x1c>
 8014744:	1b18      	subs	r0, r3, r4
 8014746:	bd10      	pop	{r4, pc}
 8014748:	3001      	adds	r0, #1
 801474a:	e7f2      	b.n	8014732 <memcmp+0x6>

0801474c <memset>:
 801474c:	4402      	add	r2, r0
 801474e:	4603      	mov	r3, r0
 8014750:	4293      	cmp	r3, r2
 8014752:	d100      	bne.n	8014756 <memset+0xa>
 8014754:	4770      	bx	lr
 8014756:	f803 1b01 	strb.w	r1, [r3], #1
 801475a:	e7f9      	b.n	8014750 <memset+0x4>

0801475c <strrchr>:
 801475c:	b538      	push	{r3, r4, r5, lr}
 801475e:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 8014762:	4603      	mov	r3, r0
 8014764:	d10e      	bne.n	8014784 <strrchr+0x28>
 8014766:	4621      	mov	r1, r4
 8014768:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801476c:	f001 beb2 	b.w	80164d4 <strchr>
 8014770:	1c43      	adds	r3, r0, #1
 8014772:	4605      	mov	r5, r0
 8014774:	4621      	mov	r1, r4
 8014776:	4618      	mov	r0, r3
 8014778:	f001 feac 	bl	80164d4 <strchr>
 801477c:	2800      	cmp	r0, #0
 801477e:	d1f7      	bne.n	8014770 <strrchr+0x14>
 8014780:	4628      	mov	r0, r5
 8014782:	bd38      	pop	{r3, r4, r5, pc}
 8014784:	2500      	movs	r5, #0
 8014786:	e7f5      	b.n	8014774 <strrchr+0x18>

08014788 <_localeconv_r>:
 8014788:	4800      	ldr	r0, [pc, #0]	@ (801478c <_localeconv_r+0x4>)
 801478a:	4770      	bx	lr
 801478c:	20000570 	.word	0x20000570

08014790 <_close_r>:
 8014790:	b538      	push	{r3, r4, r5, lr}
 8014792:	4d06      	ldr	r5, [pc, #24]	@ (80147ac <_close_r+0x1c>)
 8014794:	2300      	movs	r3, #0
 8014796:	4604      	mov	r4, r0
 8014798:	4608      	mov	r0, r1
 801479a:	602b      	str	r3, [r5, #0]
 801479c:	f7ef f83e 	bl	800381c <_close>
 80147a0:	1c43      	adds	r3, r0, #1
 80147a2:	d102      	bne.n	80147aa <_close_r+0x1a>
 80147a4:	682b      	ldr	r3, [r5, #0]
 80147a6:	b103      	cbz	r3, 80147aa <_close_r+0x1a>
 80147a8:	6023      	str	r3, [r4, #0]
 80147aa:	bd38      	pop	{r3, r4, r5, pc}
 80147ac:	20003cf4 	.word	0x20003cf4

080147b0 <_lseek_r>:
 80147b0:	b538      	push	{r3, r4, r5, lr}
 80147b2:	4d07      	ldr	r5, [pc, #28]	@ (80147d0 <_lseek_r+0x20>)
 80147b4:	4604      	mov	r4, r0
 80147b6:	4608      	mov	r0, r1
 80147b8:	4611      	mov	r1, r2
 80147ba:	2200      	movs	r2, #0
 80147bc:	602a      	str	r2, [r5, #0]
 80147be:	461a      	mov	r2, r3
 80147c0:	f7ef f853 	bl	800386a <_lseek>
 80147c4:	1c43      	adds	r3, r0, #1
 80147c6:	d102      	bne.n	80147ce <_lseek_r+0x1e>
 80147c8:	682b      	ldr	r3, [r5, #0]
 80147ca:	b103      	cbz	r3, 80147ce <_lseek_r+0x1e>
 80147cc:	6023      	str	r3, [r4, #0]
 80147ce:	bd38      	pop	{r3, r4, r5, pc}
 80147d0:	20003cf4 	.word	0x20003cf4

080147d4 <_read_r>:
 80147d4:	b538      	push	{r3, r4, r5, lr}
 80147d6:	4d07      	ldr	r5, [pc, #28]	@ (80147f4 <_read_r+0x20>)
 80147d8:	4604      	mov	r4, r0
 80147da:	4608      	mov	r0, r1
 80147dc:	4611      	mov	r1, r2
 80147de:	2200      	movs	r2, #0
 80147e0:	602a      	str	r2, [r5, #0]
 80147e2:	461a      	mov	r2, r3
 80147e4:	f7ee fffd 	bl	80037e2 <_read>
 80147e8:	1c43      	adds	r3, r0, #1
 80147ea:	d102      	bne.n	80147f2 <_read_r+0x1e>
 80147ec:	682b      	ldr	r3, [r5, #0]
 80147ee:	b103      	cbz	r3, 80147f2 <_read_r+0x1e>
 80147f0:	6023      	str	r3, [r4, #0]
 80147f2:	bd38      	pop	{r3, r4, r5, pc}
 80147f4:	20003cf4 	.word	0x20003cf4

080147f8 <_sbrk_r>:
 80147f8:	b538      	push	{r3, r4, r5, lr}
 80147fa:	4d06      	ldr	r5, [pc, #24]	@ (8014814 <_sbrk_r+0x1c>)
 80147fc:	2300      	movs	r3, #0
 80147fe:	4604      	mov	r4, r0
 8014800:	4608      	mov	r0, r1
 8014802:	602b      	str	r3, [r5, #0]
 8014804:	f7ef f83e 	bl	8003884 <_sbrk>
 8014808:	1c43      	adds	r3, r0, #1
 801480a:	d102      	bne.n	8014812 <_sbrk_r+0x1a>
 801480c:	682b      	ldr	r3, [r5, #0]
 801480e:	b103      	cbz	r3, 8014812 <_sbrk_r+0x1a>
 8014810:	6023      	str	r3, [r4, #0]
 8014812:	bd38      	pop	{r3, r4, r5, pc}
 8014814:	20003cf4 	.word	0x20003cf4

08014818 <_write_r>:
 8014818:	b538      	push	{r3, r4, r5, lr}
 801481a:	4d07      	ldr	r5, [pc, #28]	@ (8014838 <_write_r+0x20>)
 801481c:	4604      	mov	r4, r0
 801481e:	4608      	mov	r0, r1
 8014820:	4611      	mov	r1, r2
 8014822:	2200      	movs	r2, #0
 8014824:	602a      	str	r2, [r5, #0]
 8014826:	461a      	mov	r2, r3
 8014828:	f7fc fcec 	bl	8011204 <_write>
 801482c:	1c43      	adds	r3, r0, #1
 801482e:	d102      	bne.n	8014836 <_write_r+0x1e>
 8014830:	682b      	ldr	r3, [r5, #0]
 8014832:	b103      	cbz	r3, 8014836 <_write_r+0x1e>
 8014834:	6023      	str	r3, [r4, #0]
 8014836:	bd38      	pop	{r3, r4, r5, pc}
 8014838:	20003cf4 	.word	0x20003cf4

0801483c <__errno>:
 801483c:	4b01      	ldr	r3, [pc, #4]	@ (8014844 <__errno+0x8>)
 801483e:	6818      	ldr	r0, [r3, #0]
 8014840:	4770      	bx	lr
 8014842:	bf00      	nop
 8014844:	20000430 	.word	0x20000430

08014848 <__libc_init_array>:
 8014848:	b570      	push	{r4, r5, r6, lr}
 801484a:	4d0d      	ldr	r5, [pc, #52]	@ (8014880 <__libc_init_array+0x38>)
 801484c:	4c0d      	ldr	r4, [pc, #52]	@ (8014884 <__libc_init_array+0x3c>)
 801484e:	1b64      	subs	r4, r4, r5
 8014850:	10a4      	asrs	r4, r4, #2
 8014852:	2600      	movs	r6, #0
 8014854:	42a6      	cmp	r6, r4
 8014856:	d109      	bne.n	801486c <__libc_init_array+0x24>
 8014858:	4d0b      	ldr	r5, [pc, #44]	@ (8014888 <__libc_init_array+0x40>)
 801485a:	4c0c      	ldr	r4, [pc, #48]	@ (801488c <__libc_init_array+0x44>)
 801485c:	f001 ff50 	bl	8016700 <_init>
 8014860:	1b64      	subs	r4, r4, r5
 8014862:	10a4      	asrs	r4, r4, #2
 8014864:	2600      	movs	r6, #0
 8014866:	42a6      	cmp	r6, r4
 8014868:	d105      	bne.n	8014876 <__libc_init_array+0x2e>
 801486a:	bd70      	pop	{r4, r5, r6, pc}
 801486c:	f855 3b04 	ldr.w	r3, [r5], #4
 8014870:	4798      	blx	r3
 8014872:	3601      	adds	r6, #1
 8014874:	e7ee      	b.n	8014854 <__libc_init_array+0xc>
 8014876:	f855 3b04 	ldr.w	r3, [r5], #4
 801487a:	4798      	blx	r3
 801487c:	3601      	adds	r6, #1
 801487e:	e7f2      	b.n	8014866 <__libc_init_array+0x1e>
 8014880:	0801db60 	.word	0x0801db60
 8014884:	0801db60 	.word	0x0801db60
 8014888:	0801db60 	.word	0x0801db60
 801488c:	0801db64 	.word	0x0801db64

08014890 <__retarget_lock_init_recursive>:
 8014890:	4770      	bx	lr

08014892 <__retarget_lock_acquire_recursive>:
 8014892:	4770      	bx	lr

08014894 <__retarget_lock_release_recursive>:
 8014894:	4770      	bx	lr

08014896 <memcpy>:
 8014896:	440a      	add	r2, r1
 8014898:	4291      	cmp	r1, r2
 801489a:	f100 33ff 	add.w	r3, r0, #4294967295
 801489e:	d100      	bne.n	80148a2 <memcpy+0xc>
 80148a0:	4770      	bx	lr
 80148a2:	b510      	push	{r4, lr}
 80148a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80148a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80148ac:	4291      	cmp	r1, r2
 80148ae:	d1f9      	bne.n	80148a4 <memcpy+0xe>
 80148b0:	bd10      	pop	{r4, pc}

080148b2 <quorem>:
 80148b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148b6:	6903      	ldr	r3, [r0, #16]
 80148b8:	690c      	ldr	r4, [r1, #16]
 80148ba:	42a3      	cmp	r3, r4
 80148bc:	4607      	mov	r7, r0
 80148be:	db7e      	blt.n	80149be <quorem+0x10c>
 80148c0:	3c01      	subs	r4, #1
 80148c2:	f101 0814 	add.w	r8, r1, #20
 80148c6:	00a3      	lsls	r3, r4, #2
 80148c8:	f100 0514 	add.w	r5, r0, #20
 80148cc:	9300      	str	r3, [sp, #0]
 80148ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80148d2:	9301      	str	r3, [sp, #4]
 80148d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80148d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80148dc:	3301      	adds	r3, #1
 80148de:	429a      	cmp	r2, r3
 80148e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80148e4:	fbb2 f6f3 	udiv	r6, r2, r3
 80148e8:	d32e      	bcc.n	8014948 <quorem+0x96>
 80148ea:	f04f 0a00 	mov.w	sl, #0
 80148ee:	46c4      	mov	ip, r8
 80148f0:	46ae      	mov	lr, r5
 80148f2:	46d3      	mov	fp, sl
 80148f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80148f8:	b298      	uxth	r0, r3
 80148fa:	fb06 a000 	mla	r0, r6, r0, sl
 80148fe:	0c02      	lsrs	r2, r0, #16
 8014900:	0c1b      	lsrs	r3, r3, #16
 8014902:	fb06 2303 	mla	r3, r6, r3, r2
 8014906:	f8de 2000 	ldr.w	r2, [lr]
 801490a:	b280      	uxth	r0, r0
 801490c:	b292      	uxth	r2, r2
 801490e:	1a12      	subs	r2, r2, r0
 8014910:	445a      	add	r2, fp
 8014912:	f8de 0000 	ldr.w	r0, [lr]
 8014916:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801491a:	b29b      	uxth	r3, r3
 801491c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8014920:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8014924:	b292      	uxth	r2, r2
 8014926:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801492a:	45e1      	cmp	r9, ip
 801492c:	f84e 2b04 	str.w	r2, [lr], #4
 8014930:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8014934:	d2de      	bcs.n	80148f4 <quorem+0x42>
 8014936:	9b00      	ldr	r3, [sp, #0]
 8014938:	58eb      	ldr	r3, [r5, r3]
 801493a:	b92b      	cbnz	r3, 8014948 <quorem+0x96>
 801493c:	9b01      	ldr	r3, [sp, #4]
 801493e:	3b04      	subs	r3, #4
 8014940:	429d      	cmp	r5, r3
 8014942:	461a      	mov	r2, r3
 8014944:	d32f      	bcc.n	80149a6 <quorem+0xf4>
 8014946:	613c      	str	r4, [r7, #16]
 8014948:	4638      	mov	r0, r7
 801494a:	f001 f8c5 	bl	8015ad8 <__mcmp>
 801494e:	2800      	cmp	r0, #0
 8014950:	db25      	blt.n	801499e <quorem+0xec>
 8014952:	4629      	mov	r1, r5
 8014954:	2000      	movs	r0, #0
 8014956:	f858 2b04 	ldr.w	r2, [r8], #4
 801495a:	f8d1 c000 	ldr.w	ip, [r1]
 801495e:	fa1f fe82 	uxth.w	lr, r2
 8014962:	fa1f f38c 	uxth.w	r3, ip
 8014966:	eba3 030e 	sub.w	r3, r3, lr
 801496a:	4403      	add	r3, r0
 801496c:	0c12      	lsrs	r2, r2, #16
 801496e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8014972:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8014976:	b29b      	uxth	r3, r3
 8014978:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801497c:	45c1      	cmp	r9, r8
 801497e:	f841 3b04 	str.w	r3, [r1], #4
 8014982:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014986:	d2e6      	bcs.n	8014956 <quorem+0xa4>
 8014988:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801498c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014990:	b922      	cbnz	r2, 801499c <quorem+0xea>
 8014992:	3b04      	subs	r3, #4
 8014994:	429d      	cmp	r5, r3
 8014996:	461a      	mov	r2, r3
 8014998:	d30b      	bcc.n	80149b2 <quorem+0x100>
 801499a:	613c      	str	r4, [r7, #16]
 801499c:	3601      	adds	r6, #1
 801499e:	4630      	mov	r0, r6
 80149a0:	b003      	add	sp, #12
 80149a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149a6:	6812      	ldr	r2, [r2, #0]
 80149a8:	3b04      	subs	r3, #4
 80149aa:	2a00      	cmp	r2, #0
 80149ac:	d1cb      	bne.n	8014946 <quorem+0x94>
 80149ae:	3c01      	subs	r4, #1
 80149b0:	e7c6      	b.n	8014940 <quorem+0x8e>
 80149b2:	6812      	ldr	r2, [r2, #0]
 80149b4:	3b04      	subs	r3, #4
 80149b6:	2a00      	cmp	r2, #0
 80149b8:	d1ef      	bne.n	801499a <quorem+0xe8>
 80149ba:	3c01      	subs	r4, #1
 80149bc:	e7ea      	b.n	8014994 <quorem+0xe2>
 80149be:	2000      	movs	r0, #0
 80149c0:	e7ee      	b.n	80149a0 <quorem+0xee>
 80149c2:	0000      	movs	r0, r0
 80149c4:	0000      	movs	r0, r0
	...

080149c8 <_dtoa_r>:
 80149c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80149cc:	69c7      	ldr	r7, [r0, #28]
 80149ce:	b099      	sub	sp, #100	@ 0x64
 80149d0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80149d4:	ec55 4b10 	vmov	r4, r5, d0
 80149d8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80149da:	9109      	str	r1, [sp, #36]	@ 0x24
 80149dc:	4683      	mov	fp, r0
 80149de:	920e      	str	r2, [sp, #56]	@ 0x38
 80149e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80149e2:	b97f      	cbnz	r7, 8014a04 <_dtoa_r+0x3c>
 80149e4:	2010      	movs	r0, #16
 80149e6:	f7fe ff59 	bl	801389c <malloc>
 80149ea:	4602      	mov	r2, r0
 80149ec:	f8cb 001c 	str.w	r0, [fp, #28]
 80149f0:	b920      	cbnz	r0, 80149fc <_dtoa_r+0x34>
 80149f2:	4ba7      	ldr	r3, [pc, #668]	@ (8014c90 <_dtoa_r+0x2c8>)
 80149f4:	21ef      	movs	r1, #239	@ 0xef
 80149f6:	48a7      	ldr	r0, [pc, #668]	@ (8014c94 <_dtoa_r+0x2cc>)
 80149f8:	f001 fd9c 	bl	8016534 <__assert_func>
 80149fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8014a00:	6007      	str	r7, [r0, #0]
 8014a02:	60c7      	str	r7, [r0, #12]
 8014a04:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014a08:	6819      	ldr	r1, [r3, #0]
 8014a0a:	b159      	cbz	r1, 8014a24 <_dtoa_r+0x5c>
 8014a0c:	685a      	ldr	r2, [r3, #4]
 8014a0e:	604a      	str	r2, [r1, #4]
 8014a10:	2301      	movs	r3, #1
 8014a12:	4093      	lsls	r3, r2
 8014a14:	608b      	str	r3, [r1, #8]
 8014a16:	4658      	mov	r0, fp
 8014a18:	f000 fe24 	bl	8015664 <_Bfree>
 8014a1c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014a20:	2200      	movs	r2, #0
 8014a22:	601a      	str	r2, [r3, #0]
 8014a24:	1e2b      	subs	r3, r5, #0
 8014a26:	bfb9      	ittee	lt
 8014a28:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8014a2c:	9303      	strlt	r3, [sp, #12]
 8014a2e:	2300      	movge	r3, #0
 8014a30:	6033      	strge	r3, [r6, #0]
 8014a32:	9f03      	ldr	r7, [sp, #12]
 8014a34:	4b98      	ldr	r3, [pc, #608]	@ (8014c98 <_dtoa_r+0x2d0>)
 8014a36:	bfbc      	itt	lt
 8014a38:	2201      	movlt	r2, #1
 8014a3a:	6032      	strlt	r2, [r6, #0]
 8014a3c:	43bb      	bics	r3, r7
 8014a3e:	d112      	bne.n	8014a66 <_dtoa_r+0x9e>
 8014a40:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014a42:	f242 730f 	movw	r3, #9999	@ 0x270f
 8014a46:	6013      	str	r3, [r2, #0]
 8014a48:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014a4c:	4323      	orrs	r3, r4
 8014a4e:	f000 854d 	beq.w	80154ec <_dtoa_r+0xb24>
 8014a52:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014a54:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8014cac <_dtoa_r+0x2e4>
 8014a58:	2b00      	cmp	r3, #0
 8014a5a:	f000 854f 	beq.w	80154fc <_dtoa_r+0xb34>
 8014a5e:	f10a 0303 	add.w	r3, sl, #3
 8014a62:	f000 bd49 	b.w	80154f8 <_dtoa_r+0xb30>
 8014a66:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014a6a:	2200      	movs	r2, #0
 8014a6c:	ec51 0b17 	vmov	r0, r1, d7
 8014a70:	2300      	movs	r3, #0
 8014a72:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8014a76:	f7eb ffff 	bl	8000a78 <__aeabi_dcmpeq>
 8014a7a:	4680      	mov	r8, r0
 8014a7c:	b158      	cbz	r0, 8014a96 <_dtoa_r+0xce>
 8014a7e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8014a80:	2301      	movs	r3, #1
 8014a82:	6013      	str	r3, [r2, #0]
 8014a84:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014a86:	b113      	cbz	r3, 8014a8e <_dtoa_r+0xc6>
 8014a88:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8014a8a:	4b84      	ldr	r3, [pc, #528]	@ (8014c9c <_dtoa_r+0x2d4>)
 8014a8c:	6013      	str	r3, [r2, #0]
 8014a8e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8014cb0 <_dtoa_r+0x2e8>
 8014a92:	f000 bd33 	b.w	80154fc <_dtoa_r+0xb34>
 8014a96:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8014a9a:	aa16      	add	r2, sp, #88	@ 0x58
 8014a9c:	a917      	add	r1, sp, #92	@ 0x5c
 8014a9e:	4658      	mov	r0, fp
 8014aa0:	f001 f8ca 	bl	8015c38 <__d2b>
 8014aa4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8014aa8:	4681      	mov	r9, r0
 8014aaa:	2e00      	cmp	r6, #0
 8014aac:	d077      	beq.n	8014b9e <_dtoa_r+0x1d6>
 8014aae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8014ab0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8014ab4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014ab8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014abc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8014ac0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8014ac4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8014ac8:	4619      	mov	r1, r3
 8014aca:	2200      	movs	r2, #0
 8014acc:	4b74      	ldr	r3, [pc, #464]	@ (8014ca0 <_dtoa_r+0x2d8>)
 8014ace:	f7eb fbb3 	bl	8000238 <__aeabi_dsub>
 8014ad2:	a369      	add	r3, pc, #420	@ (adr r3, 8014c78 <_dtoa_r+0x2b0>)
 8014ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ad8:	f7eb fd66 	bl	80005a8 <__aeabi_dmul>
 8014adc:	a368      	add	r3, pc, #416	@ (adr r3, 8014c80 <_dtoa_r+0x2b8>)
 8014ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ae2:	f7eb fbab 	bl	800023c <__adddf3>
 8014ae6:	4604      	mov	r4, r0
 8014ae8:	4630      	mov	r0, r6
 8014aea:	460d      	mov	r5, r1
 8014aec:	f7eb fcf2 	bl	80004d4 <__aeabi_i2d>
 8014af0:	a365      	add	r3, pc, #404	@ (adr r3, 8014c88 <_dtoa_r+0x2c0>)
 8014af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014af6:	f7eb fd57 	bl	80005a8 <__aeabi_dmul>
 8014afa:	4602      	mov	r2, r0
 8014afc:	460b      	mov	r3, r1
 8014afe:	4620      	mov	r0, r4
 8014b00:	4629      	mov	r1, r5
 8014b02:	f7eb fb9b 	bl	800023c <__adddf3>
 8014b06:	4604      	mov	r4, r0
 8014b08:	460d      	mov	r5, r1
 8014b0a:	f7eb fffd 	bl	8000b08 <__aeabi_d2iz>
 8014b0e:	2200      	movs	r2, #0
 8014b10:	4607      	mov	r7, r0
 8014b12:	2300      	movs	r3, #0
 8014b14:	4620      	mov	r0, r4
 8014b16:	4629      	mov	r1, r5
 8014b18:	f7eb ffb8 	bl	8000a8c <__aeabi_dcmplt>
 8014b1c:	b140      	cbz	r0, 8014b30 <_dtoa_r+0x168>
 8014b1e:	4638      	mov	r0, r7
 8014b20:	f7eb fcd8 	bl	80004d4 <__aeabi_i2d>
 8014b24:	4622      	mov	r2, r4
 8014b26:	462b      	mov	r3, r5
 8014b28:	f7eb ffa6 	bl	8000a78 <__aeabi_dcmpeq>
 8014b2c:	b900      	cbnz	r0, 8014b30 <_dtoa_r+0x168>
 8014b2e:	3f01      	subs	r7, #1
 8014b30:	2f16      	cmp	r7, #22
 8014b32:	d851      	bhi.n	8014bd8 <_dtoa_r+0x210>
 8014b34:	4b5b      	ldr	r3, [pc, #364]	@ (8014ca4 <_dtoa_r+0x2dc>)
 8014b36:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014b42:	f7eb ffa3 	bl	8000a8c <__aeabi_dcmplt>
 8014b46:	2800      	cmp	r0, #0
 8014b48:	d048      	beq.n	8014bdc <_dtoa_r+0x214>
 8014b4a:	3f01      	subs	r7, #1
 8014b4c:	2300      	movs	r3, #0
 8014b4e:	9312      	str	r3, [sp, #72]	@ 0x48
 8014b50:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8014b52:	1b9b      	subs	r3, r3, r6
 8014b54:	1e5a      	subs	r2, r3, #1
 8014b56:	bf44      	itt	mi
 8014b58:	f1c3 0801 	rsbmi	r8, r3, #1
 8014b5c:	2300      	movmi	r3, #0
 8014b5e:	9208      	str	r2, [sp, #32]
 8014b60:	bf54      	ite	pl
 8014b62:	f04f 0800 	movpl.w	r8, #0
 8014b66:	9308      	strmi	r3, [sp, #32]
 8014b68:	2f00      	cmp	r7, #0
 8014b6a:	db39      	blt.n	8014be0 <_dtoa_r+0x218>
 8014b6c:	9b08      	ldr	r3, [sp, #32]
 8014b6e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8014b70:	443b      	add	r3, r7
 8014b72:	9308      	str	r3, [sp, #32]
 8014b74:	2300      	movs	r3, #0
 8014b76:	930a      	str	r3, [sp, #40]	@ 0x28
 8014b78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014b7a:	2b09      	cmp	r3, #9
 8014b7c:	d864      	bhi.n	8014c48 <_dtoa_r+0x280>
 8014b7e:	2b05      	cmp	r3, #5
 8014b80:	bfc4      	itt	gt
 8014b82:	3b04      	subgt	r3, #4
 8014b84:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8014b86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014b88:	f1a3 0302 	sub.w	r3, r3, #2
 8014b8c:	bfcc      	ite	gt
 8014b8e:	2400      	movgt	r4, #0
 8014b90:	2401      	movle	r4, #1
 8014b92:	2b03      	cmp	r3, #3
 8014b94:	d863      	bhi.n	8014c5e <_dtoa_r+0x296>
 8014b96:	e8df f003 	tbb	[pc, r3]
 8014b9a:	372a      	.short	0x372a
 8014b9c:	5535      	.short	0x5535
 8014b9e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8014ba2:	441e      	add	r6, r3
 8014ba4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8014ba8:	2b20      	cmp	r3, #32
 8014baa:	bfc1      	itttt	gt
 8014bac:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8014bb0:	409f      	lslgt	r7, r3
 8014bb2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8014bb6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8014bba:	bfd6      	itet	le
 8014bbc:	f1c3 0320 	rsble	r3, r3, #32
 8014bc0:	ea47 0003 	orrgt.w	r0, r7, r3
 8014bc4:	fa04 f003 	lslle.w	r0, r4, r3
 8014bc8:	f7eb fc74 	bl	80004b4 <__aeabi_ui2d>
 8014bcc:	2201      	movs	r2, #1
 8014bce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8014bd2:	3e01      	subs	r6, #1
 8014bd4:	9214      	str	r2, [sp, #80]	@ 0x50
 8014bd6:	e777      	b.n	8014ac8 <_dtoa_r+0x100>
 8014bd8:	2301      	movs	r3, #1
 8014bda:	e7b8      	b.n	8014b4e <_dtoa_r+0x186>
 8014bdc:	9012      	str	r0, [sp, #72]	@ 0x48
 8014bde:	e7b7      	b.n	8014b50 <_dtoa_r+0x188>
 8014be0:	427b      	negs	r3, r7
 8014be2:	930a      	str	r3, [sp, #40]	@ 0x28
 8014be4:	2300      	movs	r3, #0
 8014be6:	eba8 0807 	sub.w	r8, r8, r7
 8014bea:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014bec:	e7c4      	b.n	8014b78 <_dtoa_r+0x1b0>
 8014bee:	2300      	movs	r3, #0
 8014bf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014bf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014bf4:	2b00      	cmp	r3, #0
 8014bf6:	dc35      	bgt.n	8014c64 <_dtoa_r+0x29c>
 8014bf8:	2301      	movs	r3, #1
 8014bfa:	9300      	str	r3, [sp, #0]
 8014bfc:	9307      	str	r3, [sp, #28]
 8014bfe:	461a      	mov	r2, r3
 8014c00:	920e      	str	r2, [sp, #56]	@ 0x38
 8014c02:	e00b      	b.n	8014c1c <_dtoa_r+0x254>
 8014c04:	2301      	movs	r3, #1
 8014c06:	e7f3      	b.n	8014bf0 <_dtoa_r+0x228>
 8014c08:	2300      	movs	r3, #0
 8014c0a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014c0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c0e:	18fb      	adds	r3, r7, r3
 8014c10:	9300      	str	r3, [sp, #0]
 8014c12:	3301      	adds	r3, #1
 8014c14:	2b01      	cmp	r3, #1
 8014c16:	9307      	str	r3, [sp, #28]
 8014c18:	bfb8      	it	lt
 8014c1a:	2301      	movlt	r3, #1
 8014c1c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8014c20:	2100      	movs	r1, #0
 8014c22:	2204      	movs	r2, #4
 8014c24:	f102 0514 	add.w	r5, r2, #20
 8014c28:	429d      	cmp	r5, r3
 8014c2a:	d91f      	bls.n	8014c6c <_dtoa_r+0x2a4>
 8014c2c:	6041      	str	r1, [r0, #4]
 8014c2e:	4658      	mov	r0, fp
 8014c30:	f000 fcd8 	bl	80155e4 <_Balloc>
 8014c34:	4682      	mov	sl, r0
 8014c36:	2800      	cmp	r0, #0
 8014c38:	d13c      	bne.n	8014cb4 <_dtoa_r+0x2ec>
 8014c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8014ca8 <_dtoa_r+0x2e0>)
 8014c3c:	4602      	mov	r2, r0
 8014c3e:	f240 11af 	movw	r1, #431	@ 0x1af
 8014c42:	e6d8      	b.n	80149f6 <_dtoa_r+0x2e>
 8014c44:	2301      	movs	r3, #1
 8014c46:	e7e0      	b.n	8014c0a <_dtoa_r+0x242>
 8014c48:	2401      	movs	r4, #1
 8014c4a:	2300      	movs	r3, #0
 8014c4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8014c4e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8014c50:	f04f 33ff 	mov.w	r3, #4294967295
 8014c54:	9300      	str	r3, [sp, #0]
 8014c56:	9307      	str	r3, [sp, #28]
 8014c58:	2200      	movs	r2, #0
 8014c5a:	2312      	movs	r3, #18
 8014c5c:	e7d0      	b.n	8014c00 <_dtoa_r+0x238>
 8014c5e:	2301      	movs	r3, #1
 8014c60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014c62:	e7f5      	b.n	8014c50 <_dtoa_r+0x288>
 8014c64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014c66:	9300      	str	r3, [sp, #0]
 8014c68:	9307      	str	r3, [sp, #28]
 8014c6a:	e7d7      	b.n	8014c1c <_dtoa_r+0x254>
 8014c6c:	3101      	adds	r1, #1
 8014c6e:	0052      	lsls	r2, r2, #1
 8014c70:	e7d8      	b.n	8014c24 <_dtoa_r+0x25c>
 8014c72:	bf00      	nop
 8014c74:	f3af 8000 	nop.w
 8014c78:	636f4361 	.word	0x636f4361
 8014c7c:	3fd287a7 	.word	0x3fd287a7
 8014c80:	8b60c8b3 	.word	0x8b60c8b3
 8014c84:	3fc68a28 	.word	0x3fc68a28
 8014c88:	509f79fb 	.word	0x509f79fb
 8014c8c:	3fd34413 	.word	0x3fd34413
 8014c90:	0801d829 	.word	0x0801d829
 8014c94:	0801d840 	.word	0x0801d840
 8014c98:	7ff00000 	.word	0x7ff00000
 8014c9c:	0801d7f9 	.word	0x0801d7f9
 8014ca0:	3ff80000 	.word	0x3ff80000
 8014ca4:	0801d938 	.word	0x0801d938
 8014ca8:	0801d898 	.word	0x0801d898
 8014cac:	0801d825 	.word	0x0801d825
 8014cb0:	0801d7f8 	.word	0x0801d7f8
 8014cb4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8014cb8:	6018      	str	r0, [r3, #0]
 8014cba:	9b07      	ldr	r3, [sp, #28]
 8014cbc:	2b0e      	cmp	r3, #14
 8014cbe:	f200 80a4 	bhi.w	8014e0a <_dtoa_r+0x442>
 8014cc2:	2c00      	cmp	r4, #0
 8014cc4:	f000 80a1 	beq.w	8014e0a <_dtoa_r+0x442>
 8014cc8:	2f00      	cmp	r7, #0
 8014cca:	dd33      	ble.n	8014d34 <_dtoa_r+0x36c>
 8014ccc:	4bad      	ldr	r3, [pc, #692]	@ (8014f84 <_dtoa_r+0x5bc>)
 8014cce:	f007 020f 	and.w	r2, r7, #15
 8014cd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014cd6:	ed93 7b00 	vldr	d7, [r3]
 8014cda:	05f8      	lsls	r0, r7, #23
 8014cdc:	ed8d 7b04 	vstr	d7, [sp, #16]
 8014ce0:	ea4f 1427 	mov.w	r4, r7, asr #4
 8014ce4:	d516      	bpl.n	8014d14 <_dtoa_r+0x34c>
 8014ce6:	4ba8      	ldr	r3, [pc, #672]	@ (8014f88 <_dtoa_r+0x5c0>)
 8014ce8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014cec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014cf0:	f7eb fd84 	bl	80007fc <__aeabi_ddiv>
 8014cf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014cf8:	f004 040f 	and.w	r4, r4, #15
 8014cfc:	2603      	movs	r6, #3
 8014cfe:	4da2      	ldr	r5, [pc, #648]	@ (8014f88 <_dtoa_r+0x5c0>)
 8014d00:	b954      	cbnz	r4, 8014d18 <_dtoa_r+0x350>
 8014d02:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014d06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014d0a:	f7eb fd77 	bl	80007fc <__aeabi_ddiv>
 8014d0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d12:	e028      	b.n	8014d66 <_dtoa_r+0x39e>
 8014d14:	2602      	movs	r6, #2
 8014d16:	e7f2      	b.n	8014cfe <_dtoa_r+0x336>
 8014d18:	07e1      	lsls	r1, r4, #31
 8014d1a:	d508      	bpl.n	8014d2e <_dtoa_r+0x366>
 8014d1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014d20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014d24:	f7eb fc40 	bl	80005a8 <__aeabi_dmul>
 8014d28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8014d2c:	3601      	adds	r6, #1
 8014d2e:	1064      	asrs	r4, r4, #1
 8014d30:	3508      	adds	r5, #8
 8014d32:	e7e5      	b.n	8014d00 <_dtoa_r+0x338>
 8014d34:	f000 80d2 	beq.w	8014edc <_dtoa_r+0x514>
 8014d38:	427c      	negs	r4, r7
 8014d3a:	4b92      	ldr	r3, [pc, #584]	@ (8014f84 <_dtoa_r+0x5bc>)
 8014d3c:	4d92      	ldr	r5, [pc, #584]	@ (8014f88 <_dtoa_r+0x5c0>)
 8014d3e:	f004 020f 	and.w	r2, r4, #15
 8014d42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014d46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d4a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014d4e:	f7eb fc2b 	bl	80005a8 <__aeabi_dmul>
 8014d52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d56:	1124      	asrs	r4, r4, #4
 8014d58:	2300      	movs	r3, #0
 8014d5a:	2602      	movs	r6, #2
 8014d5c:	2c00      	cmp	r4, #0
 8014d5e:	f040 80b2 	bne.w	8014ec6 <_dtoa_r+0x4fe>
 8014d62:	2b00      	cmp	r3, #0
 8014d64:	d1d3      	bne.n	8014d0e <_dtoa_r+0x346>
 8014d66:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8014d68:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8014d6c:	2b00      	cmp	r3, #0
 8014d6e:	f000 80b7 	beq.w	8014ee0 <_dtoa_r+0x518>
 8014d72:	4b86      	ldr	r3, [pc, #536]	@ (8014f8c <_dtoa_r+0x5c4>)
 8014d74:	2200      	movs	r2, #0
 8014d76:	4620      	mov	r0, r4
 8014d78:	4629      	mov	r1, r5
 8014d7a:	f7eb fe87 	bl	8000a8c <__aeabi_dcmplt>
 8014d7e:	2800      	cmp	r0, #0
 8014d80:	f000 80ae 	beq.w	8014ee0 <_dtoa_r+0x518>
 8014d84:	9b07      	ldr	r3, [sp, #28]
 8014d86:	2b00      	cmp	r3, #0
 8014d88:	f000 80aa 	beq.w	8014ee0 <_dtoa_r+0x518>
 8014d8c:	9b00      	ldr	r3, [sp, #0]
 8014d8e:	2b00      	cmp	r3, #0
 8014d90:	dd37      	ble.n	8014e02 <_dtoa_r+0x43a>
 8014d92:	1e7b      	subs	r3, r7, #1
 8014d94:	9304      	str	r3, [sp, #16]
 8014d96:	4620      	mov	r0, r4
 8014d98:	4b7d      	ldr	r3, [pc, #500]	@ (8014f90 <_dtoa_r+0x5c8>)
 8014d9a:	2200      	movs	r2, #0
 8014d9c:	4629      	mov	r1, r5
 8014d9e:	f7eb fc03 	bl	80005a8 <__aeabi_dmul>
 8014da2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014da6:	9c00      	ldr	r4, [sp, #0]
 8014da8:	3601      	adds	r6, #1
 8014daa:	4630      	mov	r0, r6
 8014dac:	f7eb fb92 	bl	80004d4 <__aeabi_i2d>
 8014db0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014db4:	f7eb fbf8 	bl	80005a8 <__aeabi_dmul>
 8014db8:	4b76      	ldr	r3, [pc, #472]	@ (8014f94 <_dtoa_r+0x5cc>)
 8014dba:	2200      	movs	r2, #0
 8014dbc:	f7eb fa3e 	bl	800023c <__adddf3>
 8014dc0:	4605      	mov	r5, r0
 8014dc2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8014dc6:	2c00      	cmp	r4, #0
 8014dc8:	f040 808d 	bne.w	8014ee6 <_dtoa_r+0x51e>
 8014dcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014dd0:	4b71      	ldr	r3, [pc, #452]	@ (8014f98 <_dtoa_r+0x5d0>)
 8014dd2:	2200      	movs	r2, #0
 8014dd4:	f7eb fa30 	bl	8000238 <__aeabi_dsub>
 8014dd8:	4602      	mov	r2, r0
 8014dda:	460b      	mov	r3, r1
 8014ddc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014de0:	462a      	mov	r2, r5
 8014de2:	4633      	mov	r3, r6
 8014de4:	f7eb fe70 	bl	8000ac8 <__aeabi_dcmpgt>
 8014de8:	2800      	cmp	r0, #0
 8014dea:	f040 828b 	bne.w	8015304 <_dtoa_r+0x93c>
 8014dee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014df2:	462a      	mov	r2, r5
 8014df4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8014df8:	f7eb fe48 	bl	8000a8c <__aeabi_dcmplt>
 8014dfc:	2800      	cmp	r0, #0
 8014dfe:	f040 8128 	bne.w	8015052 <_dtoa_r+0x68a>
 8014e02:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8014e06:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8014e0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8014e0c:	2b00      	cmp	r3, #0
 8014e0e:	f2c0 815a 	blt.w	80150c6 <_dtoa_r+0x6fe>
 8014e12:	2f0e      	cmp	r7, #14
 8014e14:	f300 8157 	bgt.w	80150c6 <_dtoa_r+0x6fe>
 8014e18:	4b5a      	ldr	r3, [pc, #360]	@ (8014f84 <_dtoa_r+0x5bc>)
 8014e1a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8014e1e:	ed93 7b00 	vldr	d7, [r3]
 8014e22:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014e24:	2b00      	cmp	r3, #0
 8014e26:	ed8d 7b00 	vstr	d7, [sp]
 8014e2a:	da03      	bge.n	8014e34 <_dtoa_r+0x46c>
 8014e2c:	9b07      	ldr	r3, [sp, #28]
 8014e2e:	2b00      	cmp	r3, #0
 8014e30:	f340 8101 	ble.w	8015036 <_dtoa_r+0x66e>
 8014e34:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8014e38:	4656      	mov	r6, sl
 8014e3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014e3e:	4620      	mov	r0, r4
 8014e40:	4629      	mov	r1, r5
 8014e42:	f7eb fcdb 	bl	80007fc <__aeabi_ddiv>
 8014e46:	f7eb fe5f 	bl	8000b08 <__aeabi_d2iz>
 8014e4a:	4680      	mov	r8, r0
 8014e4c:	f7eb fb42 	bl	80004d4 <__aeabi_i2d>
 8014e50:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014e54:	f7eb fba8 	bl	80005a8 <__aeabi_dmul>
 8014e58:	4602      	mov	r2, r0
 8014e5a:	460b      	mov	r3, r1
 8014e5c:	4620      	mov	r0, r4
 8014e5e:	4629      	mov	r1, r5
 8014e60:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8014e64:	f7eb f9e8 	bl	8000238 <__aeabi_dsub>
 8014e68:	f806 4b01 	strb.w	r4, [r6], #1
 8014e6c:	9d07      	ldr	r5, [sp, #28]
 8014e6e:	eba6 040a 	sub.w	r4, r6, sl
 8014e72:	42a5      	cmp	r5, r4
 8014e74:	4602      	mov	r2, r0
 8014e76:	460b      	mov	r3, r1
 8014e78:	f040 8117 	bne.w	80150aa <_dtoa_r+0x6e2>
 8014e7c:	f7eb f9de 	bl	800023c <__adddf3>
 8014e80:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014e84:	4604      	mov	r4, r0
 8014e86:	460d      	mov	r5, r1
 8014e88:	f7eb fe1e 	bl	8000ac8 <__aeabi_dcmpgt>
 8014e8c:	2800      	cmp	r0, #0
 8014e8e:	f040 80f9 	bne.w	8015084 <_dtoa_r+0x6bc>
 8014e92:	e9dd 2300 	ldrd	r2, r3, [sp]
 8014e96:	4620      	mov	r0, r4
 8014e98:	4629      	mov	r1, r5
 8014e9a:	f7eb fded 	bl	8000a78 <__aeabi_dcmpeq>
 8014e9e:	b118      	cbz	r0, 8014ea8 <_dtoa_r+0x4e0>
 8014ea0:	f018 0f01 	tst.w	r8, #1
 8014ea4:	f040 80ee 	bne.w	8015084 <_dtoa_r+0x6bc>
 8014ea8:	4649      	mov	r1, r9
 8014eaa:	4658      	mov	r0, fp
 8014eac:	f000 fbda 	bl	8015664 <_Bfree>
 8014eb0:	2300      	movs	r3, #0
 8014eb2:	7033      	strb	r3, [r6, #0]
 8014eb4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8014eb6:	3701      	adds	r7, #1
 8014eb8:	601f      	str	r7, [r3, #0]
 8014eba:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014ebc:	2b00      	cmp	r3, #0
 8014ebe:	f000 831d 	beq.w	80154fc <_dtoa_r+0xb34>
 8014ec2:	601e      	str	r6, [r3, #0]
 8014ec4:	e31a      	b.n	80154fc <_dtoa_r+0xb34>
 8014ec6:	07e2      	lsls	r2, r4, #31
 8014ec8:	d505      	bpl.n	8014ed6 <_dtoa_r+0x50e>
 8014eca:	e9d5 2300 	ldrd	r2, r3, [r5]
 8014ece:	f7eb fb6b 	bl	80005a8 <__aeabi_dmul>
 8014ed2:	3601      	adds	r6, #1
 8014ed4:	2301      	movs	r3, #1
 8014ed6:	1064      	asrs	r4, r4, #1
 8014ed8:	3508      	adds	r5, #8
 8014eda:	e73f      	b.n	8014d5c <_dtoa_r+0x394>
 8014edc:	2602      	movs	r6, #2
 8014ede:	e742      	b.n	8014d66 <_dtoa_r+0x39e>
 8014ee0:	9c07      	ldr	r4, [sp, #28]
 8014ee2:	9704      	str	r7, [sp, #16]
 8014ee4:	e761      	b.n	8014daa <_dtoa_r+0x3e2>
 8014ee6:	4b27      	ldr	r3, [pc, #156]	@ (8014f84 <_dtoa_r+0x5bc>)
 8014ee8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8014eea:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014eee:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014ef2:	4454      	add	r4, sl
 8014ef4:	2900      	cmp	r1, #0
 8014ef6:	d053      	beq.n	8014fa0 <_dtoa_r+0x5d8>
 8014ef8:	4928      	ldr	r1, [pc, #160]	@ (8014f9c <_dtoa_r+0x5d4>)
 8014efa:	2000      	movs	r0, #0
 8014efc:	f7eb fc7e 	bl	80007fc <__aeabi_ddiv>
 8014f00:	4633      	mov	r3, r6
 8014f02:	462a      	mov	r2, r5
 8014f04:	f7eb f998 	bl	8000238 <__aeabi_dsub>
 8014f08:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8014f0c:	4656      	mov	r6, sl
 8014f0e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f12:	f7eb fdf9 	bl	8000b08 <__aeabi_d2iz>
 8014f16:	4605      	mov	r5, r0
 8014f18:	f7eb fadc 	bl	80004d4 <__aeabi_i2d>
 8014f1c:	4602      	mov	r2, r0
 8014f1e:	460b      	mov	r3, r1
 8014f20:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f24:	f7eb f988 	bl	8000238 <__aeabi_dsub>
 8014f28:	3530      	adds	r5, #48	@ 0x30
 8014f2a:	4602      	mov	r2, r0
 8014f2c:	460b      	mov	r3, r1
 8014f2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014f32:	f806 5b01 	strb.w	r5, [r6], #1
 8014f36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8014f3a:	f7eb fda7 	bl	8000a8c <__aeabi_dcmplt>
 8014f3e:	2800      	cmp	r0, #0
 8014f40:	d171      	bne.n	8015026 <_dtoa_r+0x65e>
 8014f42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014f46:	4911      	ldr	r1, [pc, #68]	@ (8014f8c <_dtoa_r+0x5c4>)
 8014f48:	2000      	movs	r0, #0
 8014f4a:	f7eb f975 	bl	8000238 <__aeabi_dsub>
 8014f4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8014f52:	f7eb fd9b 	bl	8000a8c <__aeabi_dcmplt>
 8014f56:	2800      	cmp	r0, #0
 8014f58:	f040 8095 	bne.w	8015086 <_dtoa_r+0x6be>
 8014f5c:	42a6      	cmp	r6, r4
 8014f5e:	f43f af50 	beq.w	8014e02 <_dtoa_r+0x43a>
 8014f62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8014f66:	4b0a      	ldr	r3, [pc, #40]	@ (8014f90 <_dtoa_r+0x5c8>)
 8014f68:	2200      	movs	r2, #0
 8014f6a:	f7eb fb1d 	bl	80005a8 <__aeabi_dmul>
 8014f6e:	4b08      	ldr	r3, [pc, #32]	@ (8014f90 <_dtoa_r+0x5c8>)
 8014f70:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8014f74:	2200      	movs	r2, #0
 8014f76:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f7a:	f7eb fb15 	bl	80005a8 <__aeabi_dmul>
 8014f7e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014f82:	e7c4      	b.n	8014f0e <_dtoa_r+0x546>
 8014f84:	0801d938 	.word	0x0801d938
 8014f88:	0801d910 	.word	0x0801d910
 8014f8c:	3ff00000 	.word	0x3ff00000
 8014f90:	40240000 	.word	0x40240000
 8014f94:	401c0000 	.word	0x401c0000
 8014f98:	40140000 	.word	0x40140000
 8014f9c:	3fe00000 	.word	0x3fe00000
 8014fa0:	4631      	mov	r1, r6
 8014fa2:	4628      	mov	r0, r5
 8014fa4:	f7eb fb00 	bl	80005a8 <__aeabi_dmul>
 8014fa8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8014fac:	9415      	str	r4, [sp, #84]	@ 0x54
 8014fae:	4656      	mov	r6, sl
 8014fb0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014fb4:	f7eb fda8 	bl	8000b08 <__aeabi_d2iz>
 8014fb8:	4605      	mov	r5, r0
 8014fba:	f7eb fa8b 	bl	80004d4 <__aeabi_i2d>
 8014fbe:	4602      	mov	r2, r0
 8014fc0:	460b      	mov	r3, r1
 8014fc2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014fc6:	f7eb f937 	bl	8000238 <__aeabi_dsub>
 8014fca:	3530      	adds	r5, #48	@ 0x30
 8014fcc:	f806 5b01 	strb.w	r5, [r6], #1
 8014fd0:	4602      	mov	r2, r0
 8014fd2:	460b      	mov	r3, r1
 8014fd4:	42a6      	cmp	r6, r4
 8014fd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014fda:	f04f 0200 	mov.w	r2, #0
 8014fde:	d124      	bne.n	801502a <_dtoa_r+0x662>
 8014fe0:	4bac      	ldr	r3, [pc, #688]	@ (8015294 <_dtoa_r+0x8cc>)
 8014fe2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8014fe6:	f7eb f929 	bl	800023c <__adddf3>
 8014fea:	4602      	mov	r2, r0
 8014fec:	460b      	mov	r3, r1
 8014fee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ff2:	f7eb fd69 	bl	8000ac8 <__aeabi_dcmpgt>
 8014ff6:	2800      	cmp	r0, #0
 8014ff8:	d145      	bne.n	8015086 <_dtoa_r+0x6be>
 8014ffa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8014ffe:	49a5      	ldr	r1, [pc, #660]	@ (8015294 <_dtoa_r+0x8cc>)
 8015000:	2000      	movs	r0, #0
 8015002:	f7eb f919 	bl	8000238 <__aeabi_dsub>
 8015006:	4602      	mov	r2, r0
 8015008:	460b      	mov	r3, r1
 801500a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801500e:	f7eb fd3d 	bl	8000a8c <__aeabi_dcmplt>
 8015012:	2800      	cmp	r0, #0
 8015014:	f43f aef5 	beq.w	8014e02 <_dtoa_r+0x43a>
 8015018:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 801501a:	1e73      	subs	r3, r6, #1
 801501c:	9315      	str	r3, [sp, #84]	@ 0x54
 801501e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8015022:	2b30      	cmp	r3, #48	@ 0x30
 8015024:	d0f8      	beq.n	8015018 <_dtoa_r+0x650>
 8015026:	9f04      	ldr	r7, [sp, #16]
 8015028:	e73e      	b.n	8014ea8 <_dtoa_r+0x4e0>
 801502a:	4b9b      	ldr	r3, [pc, #620]	@ (8015298 <_dtoa_r+0x8d0>)
 801502c:	f7eb fabc 	bl	80005a8 <__aeabi_dmul>
 8015030:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015034:	e7bc      	b.n	8014fb0 <_dtoa_r+0x5e8>
 8015036:	d10c      	bne.n	8015052 <_dtoa_r+0x68a>
 8015038:	4b98      	ldr	r3, [pc, #608]	@ (801529c <_dtoa_r+0x8d4>)
 801503a:	2200      	movs	r2, #0
 801503c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015040:	f7eb fab2 	bl	80005a8 <__aeabi_dmul>
 8015044:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8015048:	f7eb fd34 	bl	8000ab4 <__aeabi_dcmpge>
 801504c:	2800      	cmp	r0, #0
 801504e:	f000 8157 	beq.w	8015300 <_dtoa_r+0x938>
 8015052:	2400      	movs	r4, #0
 8015054:	4625      	mov	r5, r4
 8015056:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8015058:	43db      	mvns	r3, r3
 801505a:	9304      	str	r3, [sp, #16]
 801505c:	4656      	mov	r6, sl
 801505e:	2700      	movs	r7, #0
 8015060:	4621      	mov	r1, r4
 8015062:	4658      	mov	r0, fp
 8015064:	f000 fafe 	bl	8015664 <_Bfree>
 8015068:	2d00      	cmp	r5, #0
 801506a:	d0dc      	beq.n	8015026 <_dtoa_r+0x65e>
 801506c:	b12f      	cbz	r7, 801507a <_dtoa_r+0x6b2>
 801506e:	42af      	cmp	r7, r5
 8015070:	d003      	beq.n	801507a <_dtoa_r+0x6b2>
 8015072:	4639      	mov	r1, r7
 8015074:	4658      	mov	r0, fp
 8015076:	f000 faf5 	bl	8015664 <_Bfree>
 801507a:	4629      	mov	r1, r5
 801507c:	4658      	mov	r0, fp
 801507e:	f000 faf1 	bl	8015664 <_Bfree>
 8015082:	e7d0      	b.n	8015026 <_dtoa_r+0x65e>
 8015084:	9704      	str	r7, [sp, #16]
 8015086:	4633      	mov	r3, r6
 8015088:	461e      	mov	r6, r3
 801508a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801508e:	2a39      	cmp	r2, #57	@ 0x39
 8015090:	d107      	bne.n	80150a2 <_dtoa_r+0x6da>
 8015092:	459a      	cmp	sl, r3
 8015094:	d1f8      	bne.n	8015088 <_dtoa_r+0x6c0>
 8015096:	9a04      	ldr	r2, [sp, #16]
 8015098:	3201      	adds	r2, #1
 801509a:	9204      	str	r2, [sp, #16]
 801509c:	2230      	movs	r2, #48	@ 0x30
 801509e:	f88a 2000 	strb.w	r2, [sl]
 80150a2:	781a      	ldrb	r2, [r3, #0]
 80150a4:	3201      	adds	r2, #1
 80150a6:	701a      	strb	r2, [r3, #0]
 80150a8:	e7bd      	b.n	8015026 <_dtoa_r+0x65e>
 80150aa:	4b7b      	ldr	r3, [pc, #492]	@ (8015298 <_dtoa_r+0x8d0>)
 80150ac:	2200      	movs	r2, #0
 80150ae:	f7eb fa7b 	bl	80005a8 <__aeabi_dmul>
 80150b2:	2200      	movs	r2, #0
 80150b4:	2300      	movs	r3, #0
 80150b6:	4604      	mov	r4, r0
 80150b8:	460d      	mov	r5, r1
 80150ba:	f7eb fcdd 	bl	8000a78 <__aeabi_dcmpeq>
 80150be:	2800      	cmp	r0, #0
 80150c0:	f43f aebb 	beq.w	8014e3a <_dtoa_r+0x472>
 80150c4:	e6f0      	b.n	8014ea8 <_dtoa_r+0x4e0>
 80150c6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80150c8:	2a00      	cmp	r2, #0
 80150ca:	f000 80db 	beq.w	8015284 <_dtoa_r+0x8bc>
 80150ce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80150d0:	2a01      	cmp	r2, #1
 80150d2:	f300 80bf 	bgt.w	8015254 <_dtoa_r+0x88c>
 80150d6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80150d8:	2a00      	cmp	r2, #0
 80150da:	f000 80b7 	beq.w	801524c <_dtoa_r+0x884>
 80150de:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80150e2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80150e4:	4646      	mov	r6, r8
 80150e6:	9a08      	ldr	r2, [sp, #32]
 80150e8:	2101      	movs	r1, #1
 80150ea:	441a      	add	r2, r3
 80150ec:	4658      	mov	r0, fp
 80150ee:	4498      	add	r8, r3
 80150f0:	9208      	str	r2, [sp, #32]
 80150f2:	f000 fb6b 	bl	80157cc <__i2b>
 80150f6:	4605      	mov	r5, r0
 80150f8:	b15e      	cbz	r6, 8015112 <_dtoa_r+0x74a>
 80150fa:	9b08      	ldr	r3, [sp, #32]
 80150fc:	2b00      	cmp	r3, #0
 80150fe:	dd08      	ble.n	8015112 <_dtoa_r+0x74a>
 8015100:	42b3      	cmp	r3, r6
 8015102:	9a08      	ldr	r2, [sp, #32]
 8015104:	bfa8      	it	ge
 8015106:	4633      	movge	r3, r6
 8015108:	eba8 0803 	sub.w	r8, r8, r3
 801510c:	1af6      	subs	r6, r6, r3
 801510e:	1ad3      	subs	r3, r2, r3
 8015110:	9308      	str	r3, [sp, #32]
 8015112:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015114:	b1f3      	cbz	r3, 8015154 <_dtoa_r+0x78c>
 8015116:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015118:	2b00      	cmp	r3, #0
 801511a:	f000 80b7 	beq.w	801528c <_dtoa_r+0x8c4>
 801511e:	b18c      	cbz	r4, 8015144 <_dtoa_r+0x77c>
 8015120:	4629      	mov	r1, r5
 8015122:	4622      	mov	r2, r4
 8015124:	4658      	mov	r0, fp
 8015126:	f000 fc11 	bl	801594c <__pow5mult>
 801512a:	464a      	mov	r2, r9
 801512c:	4601      	mov	r1, r0
 801512e:	4605      	mov	r5, r0
 8015130:	4658      	mov	r0, fp
 8015132:	f000 fb61 	bl	80157f8 <__multiply>
 8015136:	4649      	mov	r1, r9
 8015138:	9004      	str	r0, [sp, #16]
 801513a:	4658      	mov	r0, fp
 801513c:	f000 fa92 	bl	8015664 <_Bfree>
 8015140:	9b04      	ldr	r3, [sp, #16]
 8015142:	4699      	mov	r9, r3
 8015144:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015146:	1b1a      	subs	r2, r3, r4
 8015148:	d004      	beq.n	8015154 <_dtoa_r+0x78c>
 801514a:	4649      	mov	r1, r9
 801514c:	4658      	mov	r0, fp
 801514e:	f000 fbfd 	bl	801594c <__pow5mult>
 8015152:	4681      	mov	r9, r0
 8015154:	2101      	movs	r1, #1
 8015156:	4658      	mov	r0, fp
 8015158:	f000 fb38 	bl	80157cc <__i2b>
 801515c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801515e:	4604      	mov	r4, r0
 8015160:	2b00      	cmp	r3, #0
 8015162:	f000 81cf 	beq.w	8015504 <_dtoa_r+0xb3c>
 8015166:	461a      	mov	r2, r3
 8015168:	4601      	mov	r1, r0
 801516a:	4658      	mov	r0, fp
 801516c:	f000 fbee 	bl	801594c <__pow5mult>
 8015170:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015172:	2b01      	cmp	r3, #1
 8015174:	4604      	mov	r4, r0
 8015176:	f300 8095 	bgt.w	80152a4 <_dtoa_r+0x8dc>
 801517a:	9b02      	ldr	r3, [sp, #8]
 801517c:	2b00      	cmp	r3, #0
 801517e:	f040 8087 	bne.w	8015290 <_dtoa_r+0x8c8>
 8015182:	9b03      	ldr	r3, [sp, #12]
 8015184:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015188:	2b00      	cmp	r3, #0
 801518a:	f040 8089 	bne.w	80152a0 <_dtoa_r+0x8d8>
 801518e:	9b03      	ldr	r3, [sp, #12]
 8015190:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8015194:	0d1b      	lsrs	r3, r3, #20
 8015196:	051b      	lsls	r3, r3, #20
 8015198:	b12b      	cbz	r3, 80151a6 <_dtoa_r+0x7de>
 801519a:	9b08      	ldr	r3, [sp, #32]
 801519c:	3301      	adds	r3, #1
 801519e:	9308      	str	r3, [sp, #32]
 80151a0:	f108 0801 	add.w	r8, r8, #1
 80151a4:	2301      	movs	r3, #1
 80151a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80151a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80151aa:	2b00      	cmp	r3, #0
 80151ac:	f000 81b0 	beq.w	8015510 <_dtoa_r+0xb48>
 80151b0:	6923      	ldr	r3, [r4, #16]
 80151b2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80151b6:	6918      	ldr	r0, [r3, #16]
 80151b8:	f000 fabc 	bl	8015734 <__hi0bits>
 80151bc:	f1c0 0020 	rsb	r0, r0, #32
 80151c0:	9b08      	ldr	r3, [sp, #32]
 80151c2:	4418      	add	r0, r3
 80151c4:	f010 001f 	ands.w	r0, r0, #31
 80151c8:	d077      	beq.n	80152ba <_dtoa_r+0x8f2>
 80151ca:	f1c0 0320 	rsb	r3, r0, #32
 80151ce:	2b04      	cmp	r3, #4
 80151d0:	dd6b      	ble.n	80152aa <_dtoa_r+0x8e2>
 80151d2:	9b08      	ldr	r3, [sp, #32]
 80151d4:	f1c0 001c 	rsb	r0, r0, #28
 80151d8:	4403      	add	r3, r0
 80151da:	4480      	add	r8, r0
 80151dc:	4406      	add	r6, r0
 80151de:	9308      	str	r3, [sp, #32]
 80151e0:	f1b8 0f00 	cmp.w	r8, #0
 80151e4:	dd05      	ble.n	80151f2 <_dtoa_r+0x82a>
 80151e6:	4649      	mov	r1, r9
 80151e8:	4642      	mov	r2, r8
 80151ea:	4658      	mov	r0, fp
 80151ec:	f000 fc08 	bl	8015a00 <__lshift>
 80151f0:	4681      	mov	r9, r0
 80151f2:	9b08      	ldr	r3, [sp, #32]
 80151f4:	2b00      	cmp	r3, #0
 80151f6:	dd05      	ble.n	8015204 <_dtoa_r+0x83c>
 80151f8:	4621      	mov	r1, r4
 80151fa:	461a      	mov	r2, r3
 80151fc:	4658      	mov	r0, fp
 80151fe:	f000 fbff 	bl	8015a00 <__lshift>
 8015202:	4604      	mov	r4, r0
 8015204:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8015206:	2b00      	cmp	r3, #0
 8015208:	d059      	beq.n	80152be <_dtoa_r+0x8f6>
 801520a:	4621      	mov	r1, r4
 801520c:	4648      	mov	r0, r9
 801520e:	f000 fc63 	bl	8015ad8 <__mcmp>
 8015212:	2800      	cmp	r0, #0
 8015214:	da53      	bge.n	80152be <_dtoa_r+0x8f6>
 8015216:	1e7b      	subs	r3, r7, #1
 8015218:	9304      	str	r3, [sp, #16]
 801521a:	4649      	mov	r1, r9
 801521c:	2300      	movs	r3, #0
 801521e:	220a      	movs	r2, #10
 8015220:	4658      	mov	r0, fp
 8015222:	f000 fa41 	bl	80156a8 <__multadd>
 8015226:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015228:	4681      	mov	r9, r0
 801522a:	2b00      	cmp	r3, #0
 801522c:	f000 8172 	beq.w	8015514 <_dtoa_r+0xb4c>
 8015230:	2300      	movs	r3, #0
 8015232:	4629      	mov	r1, r5
 8015234:	220a      	movs	r2, #10
 8015236:	4658      	mov	r0, fp
 8015238:	f000 fa36 	bl	80156a8 <__multadd>
 801523c:	9b00      	ldr	r3, [sp, #0]
 801523e:	2b00      	cmp	r3, #0
 8015240:	4605      	mov	r5, r0
 8015242:	dc67      	bgt.n	8015314 <_dtoa_r+0x94c>
 8015244:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015246:	2b02      	cmp	r3, #2
 8015248:	dc41      	bgt.n	80152ce <_dtoa_r+0x906>
 801524a:	e063      	b.n	8015314 <_dtoa_r+0x94c>
 801524c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 801524e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8015252:	e746      	b.n	80150e2 <_dtoa_r+0x71a>
 8015254:	9b07      	ldr	r3, [sp, #28]
 8015256:	1e5c      	subs	r4, r3, #1
 8015258:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801525a:	42a3      	cmp	r3, r4
 801525c:	bfbf      	itttt	lt
 801525e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8015260:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8015262:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8015264:	1ae3      	sublt	r3, r4, r3
 8015266:	bfb4      	ite	lt
 8015268:	18d2      	addlt	r2, r2, r3
 801526a:	1b1c      	subge	r4, r3, r4
 801526c:	9b07      	ldr	r3, [sp, #28]
 801526e:	bfbc      	itt	lt
 8015270:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8015272:	2400      	movlt	r4, #0
 8015274:	2b00      	cmp	r3, #0
 8015276:	bfb5      	itete	lt
 8015278:	eba8 0603 	sublt.w	r6, r8, r3
 801527c:	9b07      	ldrge	r3, [sp, #28]
 801527e:	2300      	movlt	r3, #0
 8015280:	4646      	movge	r6, r8
 8015282:	e730      	b.n	80150e6 <_dtoa_r+0x71e>
 8015284:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8015286:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8015288:	4646      	mov	r6, r8
 801528a:	e735      	b.n	80150f8 <_dtoa_r+0x730>
 801528c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801528e:	e75c      	b.n	801514a <_dtoa_r+0x782>
 8015290:	2300      	movs	r3, #0
 8015292:	e788      	b.n	80151a6 <_dtoa_r+0x7de>
 8015294:	3fe00000 	.word	0x3fe00000
 8015298:	40240000 	.word	0x40240000
 801529c:	40140000 	.word	0x40140000
 80152a0:	9b02      	ldr	r3, [sp, #8]
 80152a2:	e780      	b.n	80151a6 <_dtoa_r+0x7de>
 80152a4:	2300      	movs	r3, #0
 80152a6:	930a      	str	r3, [sp, #40]	@ 0x28
 80152a8:	e782      	b.n	80151b0 <_dtoa_r+0x7e8>
 80152aa:	d099      	beq.n	80151e0 <_dtoa_r+0x818>
 80152ac:	9a08      	ldr	r2, [sp, #32]
 80152ae:	331c      	adds	r3, #28
 80152b0:	441a      	add	r2, r3
 80152b2:	4498      	add	r8, r3
 80152b4:	441e      	add	r6, r3
 80152b6:	9208      	str	r2, [sp, #32]
 80152b8:	e792      	b.n	80151e0 <_dtoa_r+0x818>
 80152ba:	4603      	mov	r3, r0
 80152bc:	e7f6      	b.n	80152ac <_dtoa_r+0x8e4>
 80152be:	9b07      	ldr	r3, [sp, #28]
 80152c0:	9704      	str	r7, [sp, #16]
 80152c2:	2b00      	cmp	r3, #0
 80152c4:	dc20      	bgt.n	8015308 <_dtoa_r+0x940>
 80152c6:	9300      	str	r3, [sp, #0]
 80152c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80152ca:	2b02      	cmp	r3, #2
 80152cc:	dd1e      	ble.n	801530c <_dtoa_r+0x944>
 80152ce:	9b00      	ldr	r3, [sp, #0]
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	f47f aec0 	bne.w	8015056 <_dtoa_r+0x68e>
 80152d6:	4621      	mov	r1, r4
 80152d8:	2205      	movs	r2, #5
 80152da:	4658      	mov	r0, fp
 80152dc:	f000 f9e4 	bl	80156a8 <__multadd>
 80152e0:	4601      	mov	r1, r0
 80152e2:	4604      	mov	r4, r0
 80152e4:	4648      	mov	r0, r9
 80152e6:	f000 fbf7 	bl	8015ad8 <__mcmp>
 80152ea:	2800      	cmp	r0, #0
 80152ec:	f77f aeb3 	ble.w	8015056 <_dtoa_r+0x68e>
 80152f0:	4656      	mov	r6, sl
 80152f2:	2331      	movs	r3, #49	@ 0x31
 80152f4:	f806 3b01 	strb.w	r3, [r6], #1
 80152f8:	9b04      	ldr	r3, [sp, #16]
 80152fa:	3301      	adds	r3, #1
 80152fc:	9304      	str	r3, [sp, #16]
 80152fe:	e6ae      	b.n	801505e <_dtoa_r+0x696>
 8015300:	9c07      	ldr	r4, [sp, #28]
 8015302:	9704      	str	r7, [sp, #16]
 8015304:	4625      	mov	r5, r4
 8015306:	e7f3      	b.n	80152f0 <_dtoa_r+0x928>
 8015308:	9b07      	ldr	r3, [sp, #28]
 801530a:	9300      	str	r3, [sp, #0]
 801530c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801530e:	2b00      	cmp	r3, #0
 8015310:	f000 8104 	beq.w	801551c <_dtoa_r+0xb54>
 8015314:	2e00      	cmp	r6, #0
 8015316:	dd05      	ble.n	8015324 <_dtoa_r+0x95c>
 8015318:	4629      	mov	r1, r5
 801531a:	4632      	mov	r2, r6
 801531c:	4658      	mov	r0, fp
 801531e:	f000 fb6f 	bl	8015a00 <__lshift>
 8015322:	4605      	mov	r5, r0
 8015324:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8015326:	2b00      	cmp	r3, #0
 8015328:	d05a      	beq.n	80153e0 <_dtoa_r+0xa18>
 801532a:	6869      	ldr	r1, [r5, #4]
 801532c:	4658      	mov	r0, fp
 801532e:	f000 f959 	bl	80155e4 <_Balloc>
 8015332:	4606      	mov	r6, r0
 8015334:	b928      	cbnz	r0, 8015342 <_dtoa_r+0x97a>
 8015336:	4b84      	ldr	r3, [pc, #528]	@ (8015548 <_dtoa_r+0xb80>)
 8015338:	4602      	mov	r2, r0
 801533a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801533e:	f7ff bb5a 	b.w	80149f6 <_dtoa_r+0x2e>
 8015342:	692a      	ldr	r2, [r5, #16]
 8015344:	3202      	adds	r2, #2
 8015346:	0092      	lsls	r2, r2, #2
 8015348:	f105 010c 	add.w	r1, r5, #12
 801534c:	300c      	adds	r0, #12
 801534e:	f7ff faa2 	bl	8014896 <memcpy>
 8015352:	2201      	movs	r2, #1
 8015354:	4631      	mov	r1, r6
 8015356:	4658      	mov	r0, fp
 8015358:	f000 fb52 	bl	8015a00 <__lshift>
 801535c:	f10a 0301 	add.w	r3, sl, #1
 8015360:	9307      	str	r3, [sp, #28]
 8015362:	9b00      	ldr	r3, [sp, #0]
 8015364:	4453      	add	r3, sl
 8015366:	930b      	str	r3, [sp, #44]	@ 0x2c
 8015368:	9b02      	ldr	r3, [sp, #8]
 801536a:	f003 0301 	and.w	r3, r3, #1
 801536e:	462f      	mov	r7, r5
 8015370:	930a      	str	r3, [sp, #40]	@ 0x28
 8015372:	4605      	mov	r5, r0
 8015374:	9b07      	ldr	r3, [sp, #28]
 8015376:	4621      	mov	r1, r4
 8015378:	3b01      	subs	r3, #1
 801537a:	4648      	mov	r0, r9
 801537c:	9300      	str	r3, [sp, #0]
 801537e:	f7ff fa98 	bl	80148b2 <quorem>
 8015382:	4639      	mov	r1, r7
 8015384:	9002      	str	r0, [sp, #8]
 8015386:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801538a:	4648      	mov	r0, r9
 801538c:	f000 fba4 	bl	8015ad8 <__mcmp>
 8015390:	462a      	mov	r2, r5
 8015392:	9008      	str	r0, [sp, #32]
 8015394:	4621      	mov	r1, r4
 8015396:	4658      	mov	r0, fp
 8015398:	f000 fbba 	bl	8015b10 <__mdiff>
 801539c:	68c2      	ldr	r2, [r0, #12]
 801539e:	4606      	mov	r6, r0
 80153a0:	bb02      	cbnz	r2, 80153e4 <_dtoa_r+0xa1c>
 80153a2:	4601      	mov	r1, r0
 80153a4:	4648      	mov	r0, r9
 80153a6:	f000 fb97 	bl	8015ad8 <__mcmp>
 80153aa:	4602      	mov	r2, r0
 80153ac:	4631      	mov	r1, r6
 80153ae:	4658      	mov	r0, fp
 80153b0:	920e      	str	r2, [sp, #56]	@ 0x38
 80153b2:	f000 f957 	bl	8015664 <_Bfree>
 80153b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80153b8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80153ba:	9e07      	ldr	r6, [sp, #28]
 80153bc:	ea43 0102 	orr.w	r1, r3, r2
 80153c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80153c2:	4319      	orrs	r1, r3
 80153c4:	d110      	bne.n	80153e8 <_dtoa_r+0xa20>
 80153c6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80153ca:	d029      	beq.n	8015420 <_dtoa_r+0xa58>
 80153cc:	9b08      	ldr	r3, [sp, #32]
 80153ce:	2b00      	cmp	r3, #0
 80153d0:	dd02      	ble.n	80153d8 <_dtoa_r+0xa10>
 80153d2:	9b02      	ldr	r3, [sp, #8]
 80153d4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80153d8:	9b00      	ldr	r3, [sp, #0]
 80153da:	f883 8000 	strb.w	r8, [r3]
 80153de:	e63f      	b.n	8015060 <_dtoa_r+0x698>
 80153e0:	4628      	mov	r0, r5
 80153e2:	e7bb      	b.n	801535c <_dtoa_r+0x994>
 80153e4:	2201      	movs	r2, #1
 80153e6:	e7e1      	b.n	80153ac <_dtoa_r+0x9e4>
 80153e8:	9b08      	ldr	r3, [sp, #32]
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	db04      	blt.n	80153f8 <_dtoa_r+0xa30>
 80153ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80153f0:	430b      	orrs	r3, r1
 80153f2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80153f4:	430b      	orrs	r3, r1
 80153f6:	d120      	bne.n	801543a <_dtoa_r+0xa72>
 80153f8:	2a00      	cmp	r2, #0
 80153fa:	dded      	ble.n	80153d8 <_dtoa_r+0xa10>
 80153fc:	4649      	mov	r1, r9
 80153fe:	2201      	movs	r2, #1
 8015400:	4658      	mov	r0, fp
 8015402:	f000 fafd 	bl	8015a00 <__lshift>
 8015406:	4621      	mov	r1, r4
 8015408:	4681      	mov	r9, r0
 801540a:	f000 fb65 	bl	8015ad8 <__mcmp>
 801540e:	2800      	cmp	r0, #0
 8015410:	dc03      	bgt.n	801541a <_dtoa_r+0xa52>
 8015412:	d1e1      	bne.n	80153d8 <_dtoa_r+0xa10>
 8015414:	f018 0f01 	tst.w	r8, #1
 8015418:	d0de      	beq.n	80153d8 <_dtoa_r+0xa10>
 801541a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 801541e:	d1d8      	bne.n	80153d2 <_dtoa_r+0xa0a>
 8015420:	9a00      	ldr	r2, [sp, #0]
 8015422:	2339      	movs	r3, #57	@ 0x39
 8015424:	7013      	strb	r3, [r2, #0]
 8015426:	4633      	mov	r3, r6
 8015428:	461e      	mov	r6, r3
 801542a:	3b01      	subs	r3, #1
 801542c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8015430:	2a39      	cmp	r2, #57	@ 0x39
 8015432:	d052      	beq.n	80154da <_dtoa_r+0xb12>
 8015434:	3201      	adds	r2, #1
 8015436:	701a      	strb	r2, [r3, #0]
 8015438:	e612      	b.n	8015060 <_dtoa_r+0x698>
 801543a:	2a00      	cmp	r2, #0
 801543c:	dd07      	ble.n	801544e <_dtoa_r+0xa86>
 801543e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8015442:	d0ed      	beq.n	8015420 <_dtoa_r+0xa58>
 8015444:	9a00      	ldr	r2, [sp, #0]
 8015446:	f108 0301 	add.w	r3, r8, #1
 801544a:	7013      	strb	r3, [r2, #0]
 801544c:	e608      	b.n	8015060 <_dtoa_r+0x698>
 801544e:	9b07      	ldr	r3, [sp, #28]
 8015450:	9a07      	ldr	r2, [sp, #28]
 8015452:	f803 8c01 	strb.w	r8, [r3, #-1]
 8015456:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015458:	4293      	cmp	r3, r2
 801545a:	d028      	beq.n	80154ae <_dtoa_r+0xae6>
 801545c:	4649      	mov	r1, r9
 801545e:	2300      	movs	r3, #0
 8015460:	220a      	movs	r2, #10
 8015462:	4658      	mov	r0, fp
 8015464:	f000 f920 	bl	80156a8 <__multadd>
 8015468:	42af      	cmp	r7, r5
 801546a:	4681      	mov	r9, r0
 801546c:	f04f 0300 	mov.w	r3, #0
 8015470:	f04f 020a 	mov.w	r2, #10
 8015474:	4639      	mov	r1, r7
 8015476:	4658      	mov	r0, fp
 8015478:	d107      	bne.n	801548a <_dtoa_r+0xac2>
 801547a:	f000 f915 	bl	80156a8 <__multadd>
 801547e:	4607      	mov	r7, r0
 8015480:	4605      	mov	r5, r0
 8015482:	9b07      	ldr	r3, [sp, #28]
 8015484:	3301      	adds	r3, #1
 8015486:	9307      	str	r3, [sp, #28]
 8015488:	e774      	b.n	8015374 <_dtoa_r+0x9ac>
 801548a:	f000 f90d 	bl	80156a8 <__multadd>
 801548e:	4629      	mov	r1, r5
 8015490:	4607      	mov	r7, r0
 8015492:	2300      	movs	r3, #0
 8015494:	220a      	movs	r2, #10
 8015496:	4658      	mov	r0, fp
 8015498:	f000 f906 	bl	80156a8 <__multadd>
 801549c:	4605      	mov	r5, r0
 801549e:	e7f0      	b.n	8015482 <_dtoa_r+0xaba>
 80154a0:	9b00      	ldr	r3, [sp, #0]
 80154a2:	2b00      	cmp	r3, #0
 80154a4:	bfcc      	ite	gt
 80154a6:	461e      	movgt	r6, r3
 80154a8:	2601      	movle	r6, #1
 80154aa:	4456      	add	r6, sl
 80154ac:	2700      	movs	r7, #0
 80154ae:	4649      	mov	r1, r9
 80154b0:	2201      	movs	r2, #1
 80154b2:	4658      	mov	r0, fp
 80154b4:	f000 faa4 	bl	8015a00 <__lshift>
 80154b8:	4621      	mov	r1, r4
 80154ba:	4681      	mov	r9, r0
 80154bc:	f000 fb0c 	bl	8015ad8 <__mcmp>
 80154c0:	2800      	cmp	r0, #0
 80154c2:	dcb0      	bgt.n	8015426 <_dtoa_r+0xa5e>
 80154c4:	d102      	bne.n	80154cc <_dtoa_r+0xb04>
 80154c6:	f018 0f01 	tst.w	r8, #1
 80154ca:	d1ac      	bne.n	8015426 <_dtoa_r+0xa5e>
 80154cc:	4633      	mov	r3, r6
 80154ce:	461e      	mov	r6, r3
 80154d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80154d4:	2a30      	cmp	r2, #48	@ 0x30
 80154d6:	d0fa      	beq.n	80154ce <_dtoa_r+0xb06>
 80154d8:	e5c2      	b.n	8015060 <_dtoa_r+0x698>
 80154da:	459a      	cmp	sl, r3
 80154dc:	d1a4      	bne.n	8015428 <_dtoa_r+0xa60>
 80154de:	9b04      	ldr	r3, [sp, #16]
 80154e0:	3301      	adds	r3, #1
 80154e2:	9304      	str	r3, [sp, #16]
 80154e4:	2331      	movs	r3, #49	@ 0x31
 80154e6:	f88a 3000 	strb.w	r3, [sl]
 80154ea:	e5b9      	b.n	8015060 <_dtoa_r+0x698>
 80154ec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80154ee:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 801554c <_dtoa_r+0xb84>
 80154f2:	b11b      	cbz	r3, 80154fc <_dtoa_r+0xb34>
 80154f4:	f10a 0308 	add.w	r3, sl, #8
 80154f8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80154fa:	6013      	str	r3, [r2, #0]
 80154fc:	4650      	mov	r0, sl
 80154fe:	b019      	add	sp, #100	@ 0x64
 8015500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015504:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015506:	2b01      	cmp	r3, #1
 8015508:	f77f ae37 	ble.w	801517a <_dtoa_r+0x7b2>
 801550c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801550e:	930a      	str	r3, [sp, #40]	@ 0x28
 8015510:	2001      	movs	r0, #1
 8015512:	e655      	b.n	80151c0 <_dtoa_r+0x7f8>
 8015514:	9b00      	ldr	r3, [sp, #0]
 8015516:	2b00      	cmp	r3, #0
 8015518:	f77f aed6 	ble.w	80152c8 <_dtoa_r+0x900>
 801551c:	4656      	mov	r6, sl
 801551e:	4621      	mov	r1, r4
 8015520:	4648      	mov	r0, r9
 8015522:	f7ff f9c6 	bl	80148b2 <quorem>
 8015526:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 801552a:	f806 8b01 	strb.w	r8, [r6], #1
 801552e:	9b00      	ldr	r3, [sp, #0]
 8015530:	eba6 020a 	sub.w	r2, r6, sl
 8015534:	4293      	cmp	r3, r2
 8015536:	ddb3      	ble.n	80154a0 <_dtoa_r+0xad8>
 8015538:	4649      	mov	r1, r9
 801553a:	2300      	movs	r3, #0
 801553c:	220a      	movs	r2, #10
 801553e:	4658      	mov	r0, fp
 8015540:	f000 f8b2 	bl	80156a8 <__multadd>
 8015544:	4681      	mov	r9, r0
 8015546:	e7ea      	b.n	801551e <_dtoa_r+0xb56>
 8015548:	0801d898 	.word	0x0801d898
 801554c:	0801d81c 	.word	0x0801d81c

08015550 <_free_r>:
 8015550:	b538      	push	{r3, r4, r5, lr}
 8015552:	4605      	mov	r5, r0
 8015554:	2900      	cmp	r1, #0
 8015556:	d041      	beq.n	80155dc <_free_r+0x8c>
 8015558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801555c:	1f0c      	subs	r4, r1, #4
 801555e:	2b00      	cmp	r3, #0
 8015560:	bfb8      	it	lt
 8015562:	18e4      	addlt	r4, r4, r3
 8015564:	f7fe fa4c 	bl	8013a00 <__malloc_lock>
 8015568:	4a1d      	ldr	r2, [pc, #116]	@ (80155e0 <_free_r+0x90>)
 801556a:	6813      	ldr	r3, [r2, #0]
 801556c:	b933      	cbnz	r3, 801557c <_free_r+0x2c>
 801556e:	6063      	str	r3, [r4, #4]
 8015570:	6014      	str	r4, [r2, #0]
 8015572:	4628      	mov	r0, r5
 8015574:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015578:	f7fe ba48 	b.w	8013a0c <__malloc_unlock>
 801557c:	42a3      	cmp	r3, r4
 801557e:	d908      	bls.n	8015592 <_free_r+0x42>
 8015580:	6820      	ldr	r0, [r4, #0]
 8015582:	1821      	adds	r1, r4, r0
 8015584:	428b      	cmp	r3, r1
 8015586:	bf01      	itttt	eq
 8015588:	6819      	ldreq	r1, [r3, #0]
 801558a:	685b      	ldreq	r3, [r3, #4]
 801558c:	1809      	addeq	r1, r1, r0
 801558e:	6021      	streq	r1, [r4, #0]
 8015590:	e7ed      	b.n	801556e <_free_r+0x1e>
 8015592:	461a      	mov	r2, r3
 8015594:	685b      	ldr	r3, [r3, #4]
 8015596:	b10b      	cbz	r3, 801559c <_free_r+0x4c>
 8015598:	42a3      	cmp	r3, r4
 801559a:	d9fa      	bls.n	8015592 <_free_r+0x42>
 801559c:	6811      	ldr	r1, [r2, #0]
 801559e:	1850      	adds	r0, r2, r1
 80155a0:	42a0      	cmp	r0, r4
 80155a2:	d10b      	bne.n	80155bc <_free_r+0x6c>
 80155a4:	6820      	ldr	r0, [r4, #0]
 80155a6:	4401      	add	r1, r0
 80155a8:	1850      	adds	r0, r2, r1
 80155aa:	4283      	cmp	r3, r0
 80155ac:	6011      	str	r1, [r2, #0]
 80155ae:	d1e0      	bne.n	8015572 <_free_r+0x22>
 80155b0:	6818      	ldr	r0, [r3, #0]
 80155b2:	685b      	ldr	r3, [r3, #4]
 80155b4:	6053      	str	r3, [r2, #4]
 80155b6:	4408      	add	r0, r1
 80155b8:	6010      	str	r0, [r2, #0]
 80155ba:	e7da      	b.n	8015572 <_free_r+0x22>
 80155bc:	d902      	bls.n	80155c4 <_free_r+0x74>
 80155be:	230c      	movs	r3, #12
 80155c0:	602b      	str	r3, [r5, #0]
 80155c2:	e7d6      	b.n	8015572 <_free_r+0x22>
 80155c4:	6820      	ldr	r0, [r4, #0]
 80155c6:	1821      	adds	r1, r4, r0
 80155c8:	428b      	cmp	r3, r1
 80155ca:	bf04      	itt	eq
 80155cc:	6819      	ldreq	r1, [r3, #0]
 80155ce:	685b      	ldreq	r3, [r3, #4]
 80155d0:	6063      	str	r3, [r4, #4]
 80155d2:	bf04      	itt	eq
 80155d4:	1809      	addeq	r1, r1, r0
 80155d6:	6021      	streq	r1, [r4, #0]
 80155d8:	6054      	str	r4, [r2, #4]
 80155da:	e7ca      	b.n	8015572 <_free_r+0x22>
 80155dc:	bd38      	pop	{r3, r4, r5, pc}
 80155de:	bf00      	nop
 80155e0:	20003bb4 	.word	0x20003bb4

080155e4 <_Balloc>:
 80155e4:	b570      	push	{r4, r5, r6, lr}
 80155e6:	69c6      	ldr	r6, [r0, #28]
 80155e8:	4604      	mov	r4, r0
 80155ea:	460d      	mov	r5, r1
 80155ec:	b976      	cbnz	r6, 801560c <_Balloc+0x28>
 80155ee:	2010      	movs	r0, #16
 80155f0:	f7fe f954 	bl	801389c <malloc>
 80155f4:	4602      	mov	r2, r0
 80155f6:	61e0      	str	r0, [r4, #28]
 80155f8:	b920      	cbnz	r0, 8015604 <_Balloc+0x20>
 80155fa:	4b18      	ldr	r3, [pc, #96]	@ (801565c <_Balloc+0x78>)
 80155fc:	4818      	ldr	r0, [pc, #96]	@ (8015660 <_Balloc+0x7c>)
 80155fe:	216b      	movs	r1, #107	@ 0x6b
 8015600:	f000 ff98 	bl	8016534 <__assert_func>
 8015604:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015608:	6006      	str	r6, [r0, #0]
 801560a:	60c6      	str	r6, [r0, #12]
 801560c:	69e6      	ldr	r6, [r4, #28]
 801560e:	68f3      	ldr	r3, [r6, #12]
 8015610:	b183      	cbz	r3, 8015634 <_Balloc+0x50>
 8015612:	69e3      	ldr	r3, [r4, #28]
 8015614:	68db      	ldr	r3, [r3, #12]
 8015616:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801561a:	b9b8      	cbnz	r0, 801564c <_Balloc+0x68>
 801561c:	2101      	movs	r1, #1
 801561e:	fa01 f605 	lsl.w	r6, r1, r5
 8015622:	1d72      	adds	r2, r6, #5
 8015624:	0092      	lsls	r2, r2, #2
 8015626:	4620      	mov	r0, r4
 8015628:	f000 ffa2 	bl	8016570 <_calloc_r>
 801562c:	b160      	cbz	r0, 8015648 <_Balloc+0x64>
 801562e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8015632:	e00e      	b.n	8015652 <_Balloc+0x6e>
 8015634:	2221      	movs	r2, #33	@ 0x21
 8015636:	2104      	movs	r1, #4
 8015638:	4620      	mov	r0, r4
 801563a:	f000 ff99 	bl	8016570 <_calloc_r>
 801563e:	69e3      	ldr	r3, [r4, #28]
 8015640:	60f0      	str	r0, [r6, #12]
 8015642:	68db      	ldr	r3, [r3, #12]
 8015644:	2b00      	cmp	r3, #0
 8015646:	d1e4      	bne.n	8015612 <_Balloc+0x2e>
 8015648:	2000      	movs	r0, #0
 801564a:	bd70      	pop	{r4, r5, r6, pc}
 801564c:	6802      	ldr	r2, [r0, #0]
 801564e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015652:	2300      	movs	r3, #0
 8015654:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8015658:	e7f7      	b.n	801564a <_Balloc+0x66>
 801565a:	bf00      	nop
 801565c:	0801d829 	.word	0x0801d829
 8015660:	0801d8a9 	.word	0x0801d8a9

08015664 <_Bfree>:
 8015664:	b570      	push	{r4, r5, r6, lr}
 8015666:	69c6      	ldr	r6, [r0, #28]
 8015668:	4605      	mov	r5, r0
 801566a:	460c      	mov	r4, r1
 801566c:	b976      	cbnz	r6, 801568c <_Bfree+0x28>
 801566e:	2010      	movs	r0, #16
 8015670:	f7fe f914 	bl	801389c <malloc>
 8015674:	4602      	mov	r2, r0
 8015676:	61e8      	str	r0, [r5, #28]
 8015678:	b920      	cbnz	r0, 8015684 <_Bfree+0x20>
 801567a:	4b09      	ldr	r3, [pc, #36]	@ (80156a0 <_Bfree+0x3c>)
 801567c:	4809      	ldr	r0, [pc, #36]	@ (80156a4 <_Bfree+0x40>)
 801567e:	218f      	movs	r1, #143	@ 0x8f
 8015680:	f000 ff58 	bl	8016534 <__assert_func>
 8015684:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015688:	6006      	str	r6, [r0, #0]
 801568a:	60c6      	str	r6, [r0, #12]
 801568c:	b13c      	cbz	r4, 801569e <_Bfree+0x3a>
 801568e:	69eb      	ldr	r3, [r5, #28]
 8015690:	6862      	ldr	r2, [r4, #4]
 8015692:	68db      	ldr	r3, [r3, #12]
 8015694:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015698:	6021      	str	r1, [r4, #0]
 801569a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801569e:	bd70      	pop	{r4, r5, r6, pc}
 80156a0:	0801d829 	.word	0x0801d829
 80156a4:	0801d8a9 	.word	0x0801d8a9

080156a8 <__multadd>:
 80156a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80156ac:	690d      	ldr	r5, [r1, #16]
 80156ae:	4607      	mov	r7, r0
 80156b0:	460c      	mov	r4, r1
 80156b2:	461e      	mov	r6, r3
 80156b4:	f101 0c14 	add.w	ip, r1, #20
 80156b8:	2000      	movs	r0, #0
 80156ba:	f8dc 3000 	ldr.w	r3, [ip]
 80156be:	b299      	uxth	r1, r3
 80156c0:	fb02 6101 	mla	r1, r2, r1, r6
 80156c4:	0c1e      	lsrs	r6, r3, #16
 80156c6:	0c0b      	lsrs	r3, r1, #16
 80156c8:	fb02 3306 	mla	r3, r2, r6, r3
 80156cc:	b289      	uxth	r1, r1
 80156ce:	3001      	adds	r0, #1
 80156d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80156d4:	4285      	cmp	r5, r0
 80156d6:	f84c 1b04 	str.w	r1, [ip], #4
 80156da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80156de:	dcec      	bgt.n	80156ba <__multadd+0x12>
 80156e0:	b30e      	cbz	r6, 8015726 <__multadd+0x7e>
 80156e2:	68a3      	ldr	r3, [r4, #8]
 80156e4:	42ab      	cmp	r3, r5
 80156e6:	dc19      	bgt.n	801571c <__multadd+0x74>
 80156e8:	6861      	ldr	r1, [r4, #4]
 80156ea:	4638      	mov	r0, r7
 80156ec:	3101      	adds	r1, #1
 80156ee:	f7ff ff79 	bl	80155e4 <_Balloc>
 80156f2:	4680      	mov	r8, r0
 80156f4:	b928      	cbnz	r0, 8015702 <__multadd+0x5a>
 80156f6:	4602      	mov	r2, r0
 80156f8:	4b0c      	ldr	r3, [pc, #48]	@ (801572c <__multadd+0x84>)
 80156fa:	480d      	ldr	r0, [pc, #52]	@ (8015730 <__multadd+0x88>)
 80156fc:	21ba      	movs	r1, #186	@ 0xba
 80156fe:	f000 ff19 	bl	8016534 <__assert_func>
 8015702:	6922      	ldr	r2, [r4, #16]
 8015704:	3202      	adds	r2, #2
 8015706:	f104 010c 	add.w	r1, r4, #12
 801570a:	0092      	lsls	r2, r2, #2
 801570c:	300c      	adds	r0, #12
 801570e:	f7ff f8c2 	bl	8014896 <memcpy>
 8015712:	4621      	mov	r1, r4
 8015714:	4638      	mov	r0, r7
 8015716:	f7ff ffa5 	bl	8015664 <_Bfree>
 801571a:	4644      	mov	r4, r8
 801571c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015720:	3501      	adds	r5, #1
 8015722:	615e      	str	r6, [r3, #20]
 8015724:	6125      	str	r5, [r4, #16]
 8015726:	4620      	mov	r0, r4
 8015728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801572c:	0801d898 	.word	0x0801d898
 8015730:	0801d8a9 	.word	0x0801d8a9

08015734 <__hi0bits>:
 8015734:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8015738:	4603      	mov	r3, r0
 801573a:	bf36      	itet	cc
 801573c:	0403      	lslcc	r3, r0, #16
 801573e:	2000      	movcs	r0, #0
 8015740:	2010      	movcc	r0, #16
 8015742:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8015746:	bf3c      	itt	cc
 8015748:	021b      	lslcc	r3, r3, #8
 801574a:	3008      	addcc	r0, #8
 801574c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015750:	bf3c      	itt	cc
 8015752:	011b      	lslcc	r3, r3, #4
 8015754:	3004      	addcc	r0, #4
 8015756:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801575a:	bf3c      	itt	cc
 801575c:	009b      	lslcc	r3, r3, #2
 801575e:	3002      	addcc	r0, #2
 8015760:	2b00      	cmp	r3, #0
 8015762:	db05      	blt.n	8015770 <__hi0bits+0x3c>
 8015764:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8015768:	f100 0001 	add.w	r0, r0, #1
 801576c:	bf08      	it	eq
 801576e:	2020      	moveq	r0, #32
 8015770:	4770      	bx	lr

08015772 <__lo0bits>:
 8015772:	6803      	ldr	r3, [r0, #0]
 8015774:	4602      	mov	r2, r0
 8015776:	f013 0007 	ands.w	r0, r3, #7
 801577a:	d00b      	beq.n	8015794 <__lo0bits+0x22>
 801577c:	07d9      	lsls	r1, r3, #31
 801577e:	d421      	bmi.n	80157c4 <__lo0bits+0x52>
 8015780:	0798      	lsls	r0, r3, #30
 8015782:	bf49      	itett	mi
 8015784:	085b      	lsrmi	r3, r3, #1
 8015786:	089b      	lsrpl	r3, r3, #2
 8015788:	2001      	movmi	r0, #1
 801578a:	6013      	strmi	r3, [r2, #0]
 801578c:	bf5c      	itt	pl
 801578e:	6013      	strpl	r3, [r2, #0]
 8015790:	2002      	movpl	r0, #2
 8015792:	4770      	bx	lr
 8015794:	b299      	uxth	r1, r3
 8015796:	b909      	cbnz	r1, 801579c <__lo0bits+0x2a>
 8015798:	0c1b      	lsrs	r3, r3, #16
 801579a:	2010      	movs	r0, #16
 801579c:	b2d9      	uxtb	r1, r3
 801579e:	b909      	cbnz	r1, 80157a4 <__lo0bits+0x32>
 80157a0:	3008      	adds	r0, #8
 80157a2:	0a1b      	lsrs	r3, r3, #8
 80157a4:	0719      	lsls	r1, r3, #28
 80157a6:	bf04      	itt	eq
 80157a8:	091b      	lsreq	r3, r3, #4
 80157aa:	3004      	addeq	r0, #4
 80157ac:	0799      	lsls	r1, r3, #30
 80157ae:	bf04      	itt	eq
 80157b0:	089b      	lsreq	r3, r3, #2
 80157b2:	3002      	addeq	r0, #2
 80157b4:	07d9      	lsls	r1, r3, #31
 80157b6:	d403      	bmi.n	80157c0 <__lo0bits+0x4e>
 80157b8:	085b      	lsrs	r3, r3, #1
 80157ba:	f100 0001 	add.w	r0, r0, #1
 80157be:	d003      	beq.n	80157c8 <__lo0bits+0x56>
 80157c0:	6013      	str	r3, [r2, #0]
 80157c2:	4770      	bx	lr
 80157c4:	2000      	movs	r0, #0
 80157c6:	4770      	bx	lr
 80157c8:	2020      	movs	r0, #32
 80157ca:	4770      	bx	lr

080157cc <__i2b>:
 80157cc:	b510      	push	{r4, lr}
 80157ce:	460c      	mov	r4, r1
 80157d0:	2101      	movs	r1, #1
 80157d2:	f7ff ff07 	bl	80155e4 <_Balloc>
 80157d6:	4602      	mov	r2, r0
 80157d8:	b928      	cbnz	r0, 80157e6 <__i2b+0x1a>
 80157da:	4b05      	ldr	r3, [pc, #20]	@ (80157f0 <__i2b+0x24>)
 80157dc:	4805      	ldr	r0, [pc, #20]	@ (80157f4 <__i2b+0x28>)
 80157de:	f240 1145 	movw	r1, #325	@ 0x145
 80157e2:	f000 fea7 	bl	8016534 <__assert_func>
 80157e6:	2301      	movs	r3, #1
 80157e8:	6144      	str	r4, [r0, #20]
 80157ea:	6103      	str	r3, [r0, #16]
 80157ec:	bd10      	pop	{r4, pc}
 80157ee:	bf00      	nop
 80157f0:	0801d898 	.word	0x0801d898
 80157f4:	0801d8a9 	.word	0x0801d8a9

080157f8 <__multiply>:
 80157f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80157fc:	4614      	mov	r4, r2
 80157fe:	690a      	ldr	r2, [r1, #16]
 8015800:	6923      	ldr	r3, [r4, #16]
 8015802:	429a      	cmp	r2, r3
 8015804:	bfa8      	it	ge
 8015806:	4623      	movge	r3, r4
 8015808:	460f      	mov	r7, r1
 801580a:	bfa4      	itt	ge
 801580c:	460c      	movge	r4, r1
 801580e:	461f      	movge	r7, r3
 8015810:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8015814:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8015818:	68a3      	ldr	r3, [r4, #8]
 801581a:	6861      	ldr	r1, [r4, #4]
 801581c:	eb0a 0609 	add.w	r6, sl, r9
 8015820:	42b3      	cmp	r3, r6
 8015822:	b085      	sub	sp, #20
 8015824:	bfb8      	it	lt
 8015826:	3101      	addlt	r1, #1
 8015828:	f7ff fedc 	bl	80155e4 <_Balloc>
 801582c:	b930      	cbnz	r0, 801583c <__multiply+0x44>
 801582e:	4602      	mov	r2, r0
 8015830:	4b44      	ldr	r3, [pc, #272]	@ (8015944 <__multiply+0x14c>)
 8015832:	4845      	ldr	r0, [pc, #276]	@ (8015948 <__multiply+0x150>)
 8015834:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8015838:	f000 fe7c 	bl	8016534 <__assert_func>
 801583c:	f100 0514 	add.w	r5, r0, #20
 8015840:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8015844:	462b      	mov	r3, r5
 8015846:	2200      	movs	r2, #0
 8015848:	4543      	cmp	r3, r8
 801584a:	d321      	bcc.n	8015890 <__multiply+0x98>
 801584c:	f107 0114 	add.w	r1, r7, #20
 8015850:	f104 0214 	add.w	r2, r4, #20
 8015854:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8015858:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801585c:	9302      	str	r3, [sp, #8]
 801585e:	1b13      	subs	r3, r2, r4
 8015860:	3b15      	subs	r3, #21
 8015862:	f023 0303 	bic.w	r3, r3, #3
 8015866:	3304      	adds	r3, #4
 8015868:	f104 0715 	add.w	r7, r4, #21
 801586c:	42ba      	cmp	r2, r7
 801586e:	bf38      	it	cc
 8015870:	2304      	movcc	r3, #4
 8015872:	9301      	str	r3, [sp, #4]
 8015874:	9b02      	ldr	r3, [sp, #8]
 8015876:	9103      	str	r1, [sp, #12]
 8015878:	428b      	cmp	r3, r1
 801587a:	d80c      	bhi.n	8015896 <__multiply+0x9e>
 801587c:	2e00      	cmp	r6, #0
 801587e:	dd03      	ble.n	8015888 <__multiply+0x90>
 8015880:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8015884:	2b00      	cmp	r3, #0
 8015886:	d05b      	beq.n	8015940 <__multiply+0x148>
 8015888:	6106      	str	r6, [r0, #16]
 801588a:	b005      	add	sp, #20
 801588c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015890:	f843 2b04 	str.w	r2, [r3], #4
 8015894:	e7d8      	b.n	8015848 <__multiply+0x50>
 8015896:	f8b1 a000 	ldrh.w	sl, [r1]
 801589a:	f1ba 0f00 	cmp.w	sl, #0
 801589e:	d024      	beq.n	80158ea <__multiply+0xf2>
 80158a0:	f104 0e14 	add.w	lr, r4, #20
 80158a4:	46a9      	mov	r9, r5
 80158a6:	f04f 0c00 	mov.w	ip, #0
 80158aa:	f85e 7b04 	ldr.w	r7, [lr], #4
 80158ae:	f8d9 3000 	ldr.w	r3, [r9]
 80158b2:	fa1f fb87 	uxth.w	fp, r7
 80158b6:	b29b      	uxth	r3, r3
 80158b8:	fb0a 330b 	mla	r3, sl, fp, r3
 80158bc:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80158c0:	f8d9 7000 	ldr.w	r7, [r9]
 80158c4:	4463      	add	r3, ip
 80158c6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80158ca:	fb0a c70b 	mla	r7, sl, fp, ip
 80158ce:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80158d2:	b29b      	uxth	r3, r3
 80158d4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80158d8:	4572      	cmp	r2, lr
 80158da:	f849 3b04 	str.w	r3, [r9], #4
 80158de:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80158e2:	d8e2      	bhi.n	80158aa <__multiply+0xb2>
 80158e4:	9b01      	ldr	r3, [sp, #4]
 80158e6:	f845 c003 	str.w	ip, [r5, r3]
 80158ea:	9b03      	ldr	r3, [sp, #12]
 80158ec:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80158f0:	3104      	adds	r1, #4
 80158f2:	f1b9 0f00 	cmp.w	r9, #0
 80158f6:	d021      	beq.n	801593c <__multiply+0x144>
 80158f8:	682b      	ldr	r3, [r5, #0]
 80158fa:	f104 0c14 	add.w	ip, r4, #20
 80158fe:	46ae      	mov	lr, r5
 8015900:	f04f 0a00 	mov.w	sl, #0
 8015904:	f8bc b000 	ldrh.w	fp, [ip]
 8015908:	f8be 7002 	ldrh.w	r7, [lr, #2]
 801590c:	fb09 770b 	mla	r7, r9, fp, r7
 8015910:	4457      	add	r7, sl
 8015912:	b29b      	uxth	r3, r3
 8015914:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8015918:	f84e 3b04 	str.w	r3, [lr], #4
 801591c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015920:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015924:	f8be 3000 	ldrh.w	r3, [lr]
 8015928:	fb09 330a 	mla	r3, r9, sl, r3
 801592c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8015930:	4562      	cmp	r2, ip
 8015932:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015936:	d8e5      	bhi.n	8015904 <__multiply+0x10c>
 8015938:	9f01      	ldr	r7, [sp, #4]
 801593a:	51eb      	str	r3, [r5, r7]
 801593c:	3504      	adds	r5, #4
 801593e:	e799      	b.n	8015874 <__multiply+0x7c>
 8015940:	3e01      	subs	r6, #1
 8015942:	e79b      	b.n	801587c <__multiply+0x84>
 8015944:	0801d898 	.word	0x0801d898
 8015948:	0801d8a9 	.word	0x0801d8a9

0801594c <__pow5mult>:
 801594c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015950:	4615      	mov	r5, r2
 8015952:	f012 0203 	ands.w	r2, r2, #3
 8015956:	4607      	mov	r7, r0
 8015958:	460e      	mov	r6, r1
 801595a:	d007      	beq.n	801596c <__pow5mult+0x20>
 801595c:	4c25      	ldr	r4, [pc, #148]	@ (80159f4 <__pow5mult+0xa8>)
 801595e:	3a01      	subs	r2, #1
 8015960:	2300      	movs	r3, #0
 8015962:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8015966:	f7ff fe9f 	bl	80156a8 <__multadd>
 801596a:	4606      	mov	r6, r0
 801596c:	10ad      	asrs	r5, r5, #2
 801596e:	d03d      	beq.n	80159ec <__pow5mult+0xa0>
 8015970:	69fc      	ldr	r4, [r7, #28]
 8015972:	b97c      	cbnz	r4, 8015994 <__pow5mult+0x48>
 8015974:	2010      	movs	r0, #16
 8015976:	f7fd ff91 	bl	801389c <malloc>
 801597a:	4602      	mov	r2, r0
 801597c:	61f8      	str	r0, [r7, #28]
 801597e:	b928      	cbnz	r0, 801598c <__pow5mult+0x40>
 8015980:	4b1d      	ldr	r3, [pc, #116]	@ (80159f8 <__pow5mult+0xac>)
 8015982:	481e      	ldr	r0, [pc, #120]	@ (80159fc <__pow5mult+0xb0>)
 8015984:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8015988:	f000 fdd4 	bl	8016534 <__assert_func>
 801598c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015990:	6004      	str	r4, [r0, #0]
 8015992:	60c4      	str	r4, [r0, #12]
 8015994:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8015998:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801599c:	b94c      	cbnz	r4, 80159b2 <__pow5mult+0x66>
 801599e:	f240 2171 	movw	r1, #625	@ 0x271
 80159a2:	4638      	mov	r0, r7
 80159a4:	f7ff ff12 	bl	80157cc <__i2b>
 80159a8:	2300      	movs	r3, #0
 80159aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80159ae:	4604      	mov	r4, r0
 80159b0:	6003      	str	r3, [r0, #0]
 80159b2:	f04f 0900 	mov.w	r9, #0
 80159b6:	07eb      	lsls	r3, r5, #31
 80159b8:	d50a      	bpl.n	80159d0 <__pow5mult+0x84>
 80159ba:	4631      	mov	r1, r6
 80159bc:	4622      	mov	r2, r4
 80159be:	4638      	mov	r0, r7
 80159c0:	f7ff ff1a 	bl	80157f8 <__multiply>
 80159c4:	4631      	mov	r1, r6
 80159c6:	4680      	mov	r8, r0
 80159c8:	4638      	mov	r0, r7
 80159ca:	f7ff fe4b 	bl	8015664 <_Bfree>
 80159ce:	4646      	mov	r6, r8
 80159d0:	106d      	asrs	r5, r5, #1
 80159d2:	d00b      	beq.n	80159ec <__pow5mult+0xa0>
 80159d4:	6820      	ldr	r0, [r4, #0]
 80159d6:	b938      	cbnz	r0, 80159e8 <__pow5mult+0x9c>
 80159d8:	4622      	mov	r2, r4
 80159da:	4621      	mov	r1, r4
 80159dc:	4638      	mov	r0, r7
 80159de:	f7ff ff0b 	bl	80157f8 <__multiply>
 80159e2:	6020      	str	r0, [r4, #0]
 80159e4:	f8c0 9000 	str.w	r9, [r0]
 80159e8:	4604      	mov	r4, r0
 80159ea:	e7e4      	b.n	80159b6 <__pow5mult+0x6a>
 80159ec:	4630      	mov	r0, r6
 80159ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80159f2:	bf00      	nop
 80159f4:	0801d904 	.word	0x0801d904
 80159f8:	0801d829 	.word	0x0801d829
 80159fc:	0801d8a9 	.word	0x0801d8a9

08015a00 <__lshift>:
 8015a00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015a04:	460c      	mov	r4, r1
 8015a06:	6849      	ldr	r1, [r1, #4]
 8015a08:	6923      	ldr	r3, [r4, #16]
 8015a0a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015a0e:	68a3      	ldr	r3, [r4, #8]
 8015a10:	4607      	mov	r7, r0
 8015a12:	4691      	mov	r9, r2
 8015a14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015a18:	f108 0601 	add.w	r6, r8, #1
 8015a1c:	42b3      	cmp	r3, r6
 8015a1e:	db0b      	blt.n	8015a38 <__lshift+0x38>
 8015a20:	4638      	mov	r0, r7
 8015a22:	f7ff fddf 	bl	80155e4 <_Balloc>
 8015a26:	4605      	mov	r5, r0
 8015a28:	b948      	cbnz	r0, 8015a3e <__lshift+0x3e>
 8015a2a:	4602      	mov	r2, r0
 8015a2c:	4b28      	ldr	r3, [pc, #160]	@ (8015ad0 <__lshift+0xd0>)
 8015a2e:	4829      	ldr	r0, [pc, #164]	@ (8015ad4 <__lshift+0xd4>)
 8015a30:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8015a34:	f000 fd7e 	bl	8016534 <__assert_func>
 8015a38:	3101      	adds	r1, #1
 8015a3a:	005b      	lsls	r3, r3, #1
 8015a3c:	e7ee      	b.n	8015a1c <__lshift+0x1c>
 8015a3e:	2300      	movs	r3, #0
 8015a40:	f100 0114 	add.w	r1, r0, #20
 8015a44:	f100 0210 	add.w	r2, r0, #16
 8015a48:	4618      	mov	r0, r3
 8015a4a:	4553      	cmp	r3, sl
 8015a4c:	db33      	blt.n	8015ab6 <__lshift+0xb6>
 8015a4e:	6920      	ldr	r0, [r4, #16]
 8015a50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015a54:	f104 0314 	add.w	r3, r4, #20
 8015a58:	f019 091f 	ands.w	r9, r9, #31
 8015a5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015a60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015a64:	d02b      	beq.n	8015abe <__lshift+0xbe>
 8015a66:	f1c9 0e20 	rsb	lr, r9, #32
 8015a6a:	468a      	mov	sl, r1
 8015a6c:	2200      	movs	r2, #0
 8015a6e:	6818      	ldr	r0, [r3, #0]
 8015a70:	fa00 f009 	lsl.w	r0, r0, r9
 8015a74:	4310      	orrs	r0, r2
 8015a76:	f84a 0b04 	str.w	r0, [sl], #4
 8015a7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8015a7e:	459c      	cmp	ip, r3
 8015a80:	fa22 f20e 	lsr.w	r2, r2, lr
 8015a84:	d8f3      	bhi.n	8015a6e <__lshift+0x6e>
 8015a86:	ebac 0304 	sub.w	r3, ip, r4
 8015a8a:	3b15      	subs	r3, #21
 8015a8c:	f023 0303 	bic.w	r3, r3, #3
 8015a90:	3304      	adds	r3, #4
 8015a92:	f104 0015 	add.w	r0, r4, #21
 8015a96:	4584      	cmp	ip, r0
 8015a98:	bf38      	it	cc
 8015a9a:	2304      	movcc	r3, #4
 8015a9c:	50ca      	str	r2, [r1, r3]
 8015a9e:	b10a      	cbz	r2, 8015aa4 <__lshift+0xa4>
 8015aa0:	f108 0602 	add.w	r6, r8, #2
 8015aa4:	3e01      	subs	r6, #1
 8015aa6:	4638      	mov	r0, r7
 8015aa8:	612e      	str	r6, [r5, #16]
 8015aaa:	4621      	mov	r1, r4
 8015aac:	f7ff fdda 	bl	8015664 <_Bfree>
 8015ab0:	4628      	mov	r0, r5
 8015ab2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015ab6:	f842 0f04 	str.w	r0, [r2, #4]!
 8015aba:	3301      	adds	r3, #1
 8015abc:	e7c5      	b.n	8015a4a <__lshift+0x4a>
 8015abe:	3904      	subs	r1, #4
 8015ac0:	f853 2b04 	ldr.w	r2, [r3], #4
 8015ac4:	f841 2f04 	str.w	r2, [r1, #4]!
 8015ac8:	459c      	cmp	ip, r3
 8015aca:	d8f9      	bhi.n	8015ac0 <__lshift+0xc0>
 8015acc:	e7ea      	b.n	8015aa4 <__lshift+0xa4>
 8015ace:	bf00      	nop
 8015ad0:	0801d898 	.word	0x0801d898
 8015ad4:	0801d8a9 	.word	0x0801d8a9

08015ad8 <__mcmp>:
 8015ad8:	690a      	ldr	r2, [r1, #16]
 8015ada:	4603      	mov	r3, r0
 8015adc:	6900      	ldr	r0, [r0, #16]
 8015ade:	1a80      	subs	r0, r0, r2
 8015ae0:	b530      	push	{r4, r5, lr}
 8015ae2:	d10e      	bne.n	8015b02 <__mcmp+0x2a>
 8015ae4:	3314      	adds	r3, #20
 8015ae6:	3114      	adds	r1, #20
 8015ae8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8015aec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8015af0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015af4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015af8:	4295      	cmp	r5, r2
 8015afa:	d003      	beq.n	8015b04 <__mcmp+0x2c>
 8015afc:	d205      	bcs.n	8015b0a <__mcmp+0x32>
 8015afe:	f04f 30ff 	mov.w	r0, #4294967295
 8015b02:	bd30      	pop	{r4, r5, pc}
 8015b04:	42a3      	cmp	r3, r4
 8015b06:	d3f3      	bcc.n	8015af0 <__mcmp+0x18>
 8015b08:	e7fb      	b.n	8015b02 <__mcmp+0x2a>
 8015b0a:	2001      	movs	r0, #1
 8015b0c:	e7f9      	b.n	8015b02 <__mcmp+0x2a>
	...

08015b10 <__mdiff>:
 8015b10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b14:	4689      	mov	r9, r1
 8015b16:	4606      	mov	r6, r0
 8015b18:	4611      	mov	r1, r2
 8015b1a:	4648      	mov	r0, r9
 8015b1c:	4614      	mov	r4, r2
 8015b1e:	f7ff ffdb 	bl	8015ad8 <__mcmp>
 8015b22:	1e05      	subs	r5, r0, #0
 8015b24:	d112      	bne.n	8015b4c <__mdiff+0x3c>
 8015b26:	4629      	mov	r1, r5
 8015b28:	4630      	mov	r0, r6
 8015b2a:	f7ff fd5b 	bl	80155e4 <_Balloc>
 8015b2e:	4602      	mov	r2, r0
 8015b30:	b928      	cbnz	r0, 8015b3e <__mdiff+0x2e>
 8015b32:	4b3f      	ldr	r3, [pc, #252]	@ (8015c30 <__mdiff+0x120>)
 8015b34:	f240 2137 	movw	r1, #567	@ 0x237
 8015b38:	483e      	ldr	r0, [pc, #248]	@ (8015c34 <__mdiff+0x124>)
 8015b3a:	f000 fcfb 	bl	8016534 <__assert_func>
 8015b3e:	2301      	movs	r3, #1
 8015b40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015b44:	4610      	mov	r0, r2
 8015b46:	b003      	add	sp, #12
 8015b48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015b4c:	bfbc      	itt	lt
 8015b4e:	464b      	movlt	r3, r9
 8015b50:	46a1      	movlt	r9, r4
 8015b52:	4630      	mov	r0, r6
 8015b54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8015b58:	bfba      	itte	lt
 8015b5a:	461c      	movlt	r4, r3
 8015b5c:	2501      	movlt	r5, #1
 8015b5e:	2500      	movge	r5, #0
 8015b60:	f7ff fd40 	bl	80155e4 <_Balloc>
 8015b64:	4602      	mov	r2, r0
 8015b66:	b918      	cbnz	r0, 8015b70 <__mdiff+0x60>
 8015b68:	4b31      	ldr	r3, [pc, #196]	@ (8015c30 <__mdiff+0x120>)
 8015b6a:	f240 2145 	movw	r1, #581	@ 0x245
 8015b6e:	e7e3      	b.n	8015b38 <__mdiff+0x28>
 8015b70:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8015b74:	6926      	ldr	r6, [r4, #16]
 8015b76:	60c5      	str	r5, [r0, #12]
 8015b78:	f109 0310 	add.w	r3, r9, #16
 8015b7c:	f109 0514 	add.w	r5, r9, #20
 8015b80:	f104 0e14 	add.w	lr, r4, #20
 8015b84:	f100 0b14 	add.w	fp, r0, #20
 8015b88:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8015b8c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8015b90:	9301      	str	r3, [sp, #4]
 8015b92:	46d9      	mov	r9, fp
 8015b94:	f04f 0c00 	mov.w	ip, #0
 8015b98:	9b01      	ldr	r3, [sp, #4]
 8015b9a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8015b9e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8015ba2:	9301      	str	r3, [sp, #4]
 8015ba4:	fa1f f38a 	uxth.w	r3, sl
 8015ba8:	4619      	mov	r1, r3
 8015baa:	b283      	uxth	r3, r0
 8015bac:	1acb      	subs	r3, r1, r3
 8015bae:	0c00      	lsrs	r0, r0, #16
 8015bb0:	4463      	add	r3, ip
 8015bb2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8015bb6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8015bba:	b29b      	uxth	r3, r3
 8015bbc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8015bc0:	4576      	cmp	r6, lr
 8015bc2:	f849 3b04 	str.w	r3, [r9], #4
 8015bc6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015bca:	d8e5      	bhi.n	8015b98 <__mdiff+0x88>
 8015bcc:	1b33      	subs	r3, r6, r4
 8015bce:	3b15      	subs	r3, #21
 8015bd0:	f023 0303 	bic.w	r3, r3, #3
 8015bd4:	3415      	adds	r4, #21
 8015bd6:	3304      	adds	r3, #4
 8015bd8:	42a6      	cmp	r6, r4
 8015bda:	bf38      	it	cc
 8015bdc:	2304      	movcc	r3, #4
 8015bde:	441d      	add	r5, r3
 8015be0:	445b      	add	r3, fp
 8015be2:	461e      	mov	r6, r3
 8015be4:	462c      	mov	r4, r5
 8015be6:	4544      	cmp	r4, r8
 8015be8:	d30e      	bcc.n	8015c08 <__mdiff+0xf8>
 8015bea:	f108 0103 	add.w	r1, r8, #3
 8015bee:	1b49      	subs	r1, r1, r5
 8015bf0:	f021 0103 	bic.w	r1, r1, #3
 8015bf4:	3d03      	subs	r5, #3
 8015bf6:	45a8      	cmp	r8, r5
 8015bf8:	bf38      	it	cc
 8015bfa:	2100      	movcc	r1, #0
 8015bfc:	440b      	add	r3, r1
 8015bfe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015c02:	b191      	cbz	r1, 8015c2a <__mdiff+0x11a>
 8015c04:	6117      	str	r7, [r2, #16]
 8015c06:	e79d      	b.n	8015b44 <__mdiff+0x34>
 8015c08:	f854 1b04 	ldr.w	r1, [r4], #4
 8015c0c:	46e6      	mov	lr, ip
 8015c0e:	0c08      	lsrs	r0, r1, #16
 8015c10:	fa1c fc81 	uxtah	ip, ip, r1
 8015c14:	4471      	add	r1, lr
 8015c16:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8015c1a:	b289      	uxth	r1, r1
 8015c1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8015c20:	f846 1b04 	str.w	r1, [r6], #4
 8015c24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8015c28:	e7dd      	b.n	8015be6 <__mdiff+0xd6>
 8015c2a:	3f01      	subs	r7, #1
 8015c2c:	e7e7      	b.n	8015bfe <__mdiff+0xee>
 8015c2e:	bf00      	nop
 8015c30:	0801d898 	.word	0x0801d898
 8015c34:	0801d8a9 	.word	0x0801d8a9

08015c38 <__d2b>:
 8015c38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015c3c:	460f      	mov	r7, r1
 8015c3e:	2101      	movs	r1, #1
 8015c40:	ec59 8b10 	vmov	r8, r9, d0
 8015c44:	4616      	mov	r6, r2
 8015c46:	f7ff fccd 	bl	80155e4 <_Balloc>
 8015c4a:	4604      	mov	r4, r0
 8015c4c:	b930      	cbnz	r0, 8015c5c <__d2b+0x24>
 8015c4e:	4602      	mov	r2, r0
 8015c50:	4b23      	ldr	r3, [pc, #140]	@ (8015ce0 <__d2b+0xa8>)
 8015c52:	4824      	ldr	r0, [pc, #144]	@ (8015ce4 <__d2b+0xac>)
 8015c54:	f240 310f 	movw	r1, #783	@ 0x30f
 8015c58:	f000 fc6c 	bl	8016534 <__assert_func>
 8015c5c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015c60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015c64:	b10d      	cbz	r5, 8015c6a <__d2b+0x32>
 8015c66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8015c6a:	9301      	str	r3, [sp, #4]
 8015c6c:	f1b8 0300 	subs.w	r3, r8, #0
 8015c70:	d023      	beq.n	8015cba <__d2b+0x82>
 8015c72:	4668      	mov	r0, sp
 8015c74:	9300      	str	r3, [sp, #0]
 8015c76:	f7ff fd7c 	bl	8015772 <__lo0bits>
 8015c7a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015c7e:	b1d0      	cbz	r0, 8015cb6 <__d2b+0x7e>
 8015c80:	f1c0 0320 	rsb	r3, r0, #32
 8015c84:	fa02 f303 	lsl.w	r3, r2, r3
 8015c88:	430b      	orrs	r3, r1
 8015c8a:	40c2      	lsrs	r2, r0
 8015c8c:	6163      	str	r3, [r4, #20]
 8015c8e:	9201      	str	r2, [sp, #4]
 8015c90:	9b01      	ldr	r3, [sp, #4]
 8015c92:	61a3      	str	r3, [r4, #24]
 8015c94:	2b00      	cmp	r3, #0
 8015c96:	bf0c      	ite	eq
 8015c98:	2201      	moveq	r2, #1
 8015c9a:	2202      	movne	r2, #2
 8015c9c:	6122      	str	r2, [r4, #16]
 8015c9e:	b1a5      	cbz	r5, 8015cca <__d2b+0x92>
 8015ca0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8015ca4:	4405      	add	r5, r0
 8015ca6:	603d      	str	r5, [r7, #0]
 8015ca8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8015cac:	6030      	str	r0, [r6, #0]
 8015cae:	4620      	mov	r0, r4
 8015cb0:	b003      	add	sp, #12
 8015cb2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015cb6:	6161      	str	r1, [r4, #20]
 8015cb8:	e7ea      	b.n	8015c90 <__d2b+0x58>
 8015cba:	a801      	add	r0, sp, #4
 8015cbc:	f7ff fd59 	bl	8015772 <__lo0bits>
 8015cc0:	9b01      	ldr	r3, [sp, #4]
 8015cc2:	6163      	str	r3, [r4, #20]
 8015cc4:	3020      	adds	r0, #32
 8015cc6:	2201      	movs	r2, #1
 8015cc8:	e7e8      	b.n	8015c9c <__d2b+0x64>
 8015cca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015cce:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8015cd2:	6038      	str	r0, [r7, #0]
 8015cd4:	6918      	ldr	r0, [r3, #16]
 8015cd6:	f7ff fd2d 	bl	8015734 <__hi0bits>
 8015cda:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015cde:	e7e5      	b.n	8015cac <__d2b+0x74>
 8015ce0:	0801d898 	.word	0x0801d898
 8015ce4:	0801d8a9 	.word	0x0801d8a9

08015ce8 <__ssputs_r>:
 8015ce8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015cec:	688e      	ldr	r6, [r1, #8]
 8015cee:	461f      	mov	r7, r3
 8015cf0:	42be      	cmp	r6, r7
 8015cf2:	680b      	ldr	r3, [r1, #0]
 8015cf4:	4682      	mov	sl, r0
 8015cf6:	460c      	mov	r4, r1
 8015cf8:	4690      	mov	r8, r2
 8015cfa:	d82d      	bhi.n	8015d58 <__ssputs_r+0x70>
 8015cfc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015d00:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8015d04:	d026      	beq.n	8015d54 <__ssputs_r+0x6c>
 8015d06:	6965      	ldr	r5, [r4, #20]
 8015d08:	6909      	ldr	r1, [r1, #16]
 8015d0a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015d0e:	eba3 0901 	sub.w	r9, r3, r1
 8015d12:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015d16:	1c7b      	adds	r3, r7, #1
 8015d18:	444b      	add	r3, r9
 8015d1a:	106d      	asrs	r5, r5, #1
 8015d1c:	429d      	cmp	r5, r3
 8015d1e:	bf38      	it	cc
 8015d20:	461d      	movcc	r5, r3
 8015d22:	0553      	lsls	r3, r2, #21
 8015d24:	d527      	bpl.n	8015d76 <__ssputs_r+0x8e>
 8015d26:	4629      	mov	r1, r5
 8015d28:	f7fd fdea 	bl	8013900 <_malloc_r>
 8015d2c:	4606      	mov	r6, r0
 8015d2e:	b360      	cbz	r0, 8015d8a <__ssputs_r+0xa2>
 8015d30:	6921      	ldr	r1, [r4, #16]
 8015d32:	464a      	mov	r2, r9
 8015d34:	f7fe fdaf 	bl	8014896 <memcpy>
 8015d38:	89a3      	ldrh	r3, [r4, #12]
 8015d3a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8015d3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015d42:	81a3      	strh	r3, [r4, #12]
 8015d44:	6126      	str	r6, [r4, #16]
 8015d46:	6165      	str	r5, [r4, #20]
 8015d48:	444e      	add	r6, r9
 8015d4a:	eba5 0509 	sub.w	r5, r5, r9
 8015d4e:	6026      	str	r6, [r4, #0]
 8015d50:	60a5      	str	r5, [r4, #8]
 8015d52:	463e      	mov	r6, r7
 8015d54:	42be      	cmp	r6, r7
 8015d56:	d900      	bls.n	8015d5a <__ssputs_r+0x72>
 8015d58:	463e      	mov	r6, r7
 8015d5a:	6820      	ldr	r0, [r4, #0]
 8015d5c:	4632      	mov	r2, r6
 8015d5e:	4641      	mov	r1, r8
 8015d60:	f000 fb9e 	bl	80164a0 <memmove>
 8015d64:	68a3      	ldr	r3, [r4, #8]
 8015d66:	1b9b      	subs	r3, r3, r6
 8015d68:	60a3      	str	r3, [r4, #8]
 8015d6a:	6823      	ldr	r3, [r4, #0]
 8015d6c:	4433      	add	r3, r6
 8015d6e:	6023      	str	r3, [r4, #0]
 8015d70:	2000      	movs	r0, #0
 8015d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d76:	462a      	mov	r2, r5
 8015d78:	f000 fc20 	bl	80165bc <_realloc_r>
 8015d7c:	4606      	mov	r6, r0
 8015d7e:	2800      	cmp	r0, #0
 8015d80:	d1e0      	bne.n	8015d44 <__ssputs_r+0x5c>
 8015d82:	6921      	ldr	r1, [r4, #16]
 8015d84:	4650      	mov	r0, sl
 8015d86:	f7ff fbe3 	bl	8015550 <_free_r>
 8015d8a:	230c      	movs	r3, #12
 8015d8c:	f8ca 3000 	str.w	r3, [sl]
 8015d90:	89a3      	ldrh	r3, [r4, #12]
 8015d92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015d96:	81a3      	strh	r3, [r4, #12]
 8015d98:	f04f 30ff 	mov.w	r0, #4294967295
 8015d9c:	e7e9      	b.n	8015d72 <__ssputs_r+0x8a>
	...

08015da0 <_svfiprintf_r>:
 8015da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015da4:	4698      	mov	r8, r3
 8015da6:	898b      	ldrh	r3, [r1, #12]
 8015da8:	061b      	lsls	r3, r3, #24
 8015daa:	b09d      	sub	sp, #116	@ 0x74
 8015dac:	4607      	mov	r7, r0
 8015dae:	460d      	mov	r5, r1
 8015db0:	4614      	mov	r4, r2
 8015db2:	d510      	bpl.n	8015dd6 <_svfiprintf_r+0x36>
 8015db4:	690b      	ldr	r3, [r1, #16]
 8015db6:	b973      	cbnz	r3, 8015dd6 <_svfiprintf_r+0x36>
 8015db8:	2140      	movs	r1, #64	@ 0x40
 8015dba:	f7fd fda1 	bl	8013900 <_malloc_r>
 8015dbe:	6028      	str	r0, [r5, #0]
 8015dc0:	6128      	str	r0, [r5, #16]
 8015dc2:	b930      	cbnz	r0, 8015dd2 <_svfiprintf_r+0x32>
 8015dc4:	230c      	movs	r3, #12
 8015dc6:	603b      	str	r3, [r7, #0]
 8015dc8:	f04f 30ff 	mov.w	r0, #4294967295
 8015dcc:	b01d      	add	sp, #116	@ 0x74
 8015dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015dd2:	2340      	movs	r3, #64	@ 0x40
 8015dd4:	616b      	str	r3, [r5, #20]
 8015dd6:	2300      	movs	r3, #0
 8015dd8:	9309      	str	r3, [sp, #36]	@ 0x24
 8015dda:	2320      	movs	r3, #32
 8015ddc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015de0:	f8cd 800c 	str.w	r8, [sp, #12]
 8015de4:	2330      	movs	r3, #48	@ 0x30
 8015de6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8015f84 <_svfiprintf_r+0x1e4>
 8015dea:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015dee:	f04f 0901 	mov.w	r9, #1
 8015df2:	4623      	mov	r3, r4
 8015df4:	469a      	mov	sl, r3
 8015df6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015dfa:	b10a      	cbz	r2, 8015e00 <_svfiprintf_r+0x60>
 8015dfc:	2a25      	cmp	r2, #37	@ 0x25
 8015dfe:	d1f9      	bne.n	8015df4 <_svfiprintf_r+0x54>
 8015e00:	ebba 0b04 	subs.w	fp, sl, r4
 8015e04:	d00b      	beq.n	8015e1e <_svfiprintf_r+0x7e>
 8015e06:	465b      	mov	r3, fp
 8015e08:	4622      	mov	r2, r4
 8015e0a:	4629      	mov	r1, r5
 8015e0c:	4638      	mov	r0, r7
 8015e0e:	f7ff ff6b 	bl	8015ce8 <__ssputs_r>
 8015e12:	3001      	adds	r0, #1
 8015e14:	f000 80a7 	beq.w	8015f66 <_svfiprintf_r+0x1c6>
 8015e18:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015e1a:	445a      	add	r2, fp
 8015e1c:	9209      	str	r2, [sp, #36]	@ 0x24
 8015e1e:	f89a 3000 	ldrb.w	r3, [sl]
 8015e22:	2b00      	cmp	r3, #0
 8015e24:	f000 809f 	beq.w	8015f66 <_svfiprintf_r+0x1c6>
 8015e28:	2300      	movs	r3, #0
 8015e2a:	f04f 32ff 	mov.w	r2, #4294967295
 8015e2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015e32:	f10a 0a01 	add.w	sl, sl, #1
 8015e36:	9304      	str	r3, [sp, #16]
 8015e38:	9307      	str	r3, [sp, #28]
 8015e3a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015e3e:	931a      	str	r3, [sp, #104]	@ 0x68
 8015e40:	4654      	mov	r4, sl
 8015e42:	2205      	movs	r2, #5
 8015e44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e48:	484e      	ldr	r0, [pc, #312]	@ (8015f84 <_svfiprintf_r+0x1e4>)
 8015e4a:	f7ea f999 	bl	8000180 <memchr>
 8015e4e:	9a04      	ldr	r2, [sp, #16]
 8015e50:	b9d8      	cbnz	r0, 8015e8a <_svfiprintf_r+0xea>
 8015e52:	06d0      	lsls	r0, r2, #27
 8015e54:	bf44      	itt	mi
 8015e56:	2320      	movmi	r3, #32
 8015e58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015e5c:	0711      	lsls	r1, r2, #28
 8015e5e:	bf44      	itt	mi
 8015e60:	232b      	movmi	r3, #43	@ 0x2b
 8015e62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015e66:	f89a 3000 	ldrb.w	r3, [sl]
 8015e6a:	2b2a      	cmp	r3, #42	@ 0x2a
 8015e6c:	d015      	beq.n	8015e9a <_svfiprintf_r+0xfa>
 8015e6e:	9a07      	ldr	r2, [sp, #28]
 8015e70:	4654      	mov	r4, sl
 8015e72:	2000      	movs	r0, #0
 8015e74:	f04f 0c0a 	mov.w	ip, #10
 8015e78:	4621      	mov	r1, r4
 8015e7a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015e7e:	3b30      	subs	r3, #48	@ 0x30
 8015e80:	2b09      	cmp	r3, #9
 8015e82:	d94b      	bls.n	8015f1c <_svfiprintf_r+0x17c>
 8015e84:	b1b0      	cbz	r0, 8015eb4 <_svfiprintf_r+0x114>
 8015e86:	9207      	str	r2, [sp, #28]
 8015e88:	e014      	b.n	8015eb4 <_svfiprintf_r+0x114>
 8015e8a:	eba0 0308 	sub.w	r3, r0, r8
 8015e8e:	fa09 f303 	lsl.w	r3, r9, r3
 8015e92:	4313      	orrs	r3, r2
 8015e94:	9304      	str	r3, [sp, #16]
 8015e96:	46a2      	mov	sl, r4
 8015e98:	e7d2      	b.n	8015e40 <_svfiprintf_r+0xa0>
 8015e9a:	9b03      	ldr	r3, [sp, #12]
 8015e9c:	1d19      	adds	r1, r3, #4
 8015e9e:	681b      	ldr	r3, [r3, #0]
 8015ea0:	9103      	str	r1, [sp, #12]
 8015ea2:	2b00      	cmp	r3, #0
 8015ea4:	bfbb      	ittet	lt
 8015ea6:	425b      	neglt	r3, r3
 8015ea8:	f042 0202 	orrlt.w	r2, r2, #2
 8015eac:	9307      	strge	r3, [sp, #28]
 8015eae:	9307      	strlt	r3, [sp, #28]
 8015eb0:	bfb8      	it	lt
 8015eb2:	9204      	strlt	r2, [sp, #16]
 8015eb4:	7823      	ldrb	r3, [r4, #0]
 8015eb6:	2b2e      	cmp	r3, #46	@ 0x2e
 8015eb8:	d10a      	bne.n	8015ed0 <_svfiprintf_r+0x130>
 8015eba:	7863      	ldrb	r3, [r4, #1]
 8015ebc:	2b2a      	cmp	r3, #42	@ 0x2a
 8015ebe:	d132      	bne.n	8015f26 <_svfiprintf_r+0x186>
 8015ec0:	9b03      	ldr	r3, [sp, #12]
 8015ec2:	1d1a      	adds	r2, r3, #4
 8015ec4:	681b      	ldr	r3, [r3, #0]
 8015ec6:	9203      	str	r2, [sp, #12]
 8015ec8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015ecc:	3402      	adds	r4, #2
 8015ece:	9305      	str	r3, [sp, #20]
 8015ed0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8015f94 <_svfiprintf_r+0x1f4>
 8015ed4:	7821      	ldrb	r1, [r4, #0]
 8015ed6:	2203      	movs	r2, #3
 8015ed8:	4650      	mov	r0, sl
 8015eda:	f7ea f951 	bl	8000180 <memchr>
 8015ede:	b138      	cbz	r0, 8015ef0 <_svfiprintf_r+0x150>
 8015ee0:	9b04      	ldr	r3, [sp, #16]
 8015ee2:	eba0 000a 	sub.w	r0, r0, sl
 8015ee6:	2240      	movs	r2, #64	@ 0x40
 8015ee8:	4082      	lsls	r2, r0
 8015eea:	4313      	orrs	r3, r2
 8015eec:	3401      	adds	r4, #1
 8015eee:	9304      	str	r3, [sp, #16]
 8015ef0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015ef4:	4824      	ldr	r0, [pc, #144]	@ (8015f88 <_svfiprintf_r+0x1e8>)
 8015ef6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015efa:	2206      	movs	r2, #6
 8015efc:	f7ea f940 	bl	8000180 <memchr>
 8015f00:	2800      	cmp	r0, #0
 8015f02:	d036      	beq.n	8015f72 <_svfiprintf_r+0x1d2>
 8015f04:	4b21      	ldr	r3, [pc, #132]	@ (8015f8c <_svfiprintf_r+0x1ec>)
 8015f06:	bb1b      	cbnz	r3, 8015f50 <_svfiprintf_r+0x1b0>
 8015f08:	9b03      	ldr	r3, [sp, #12]
 8015f0a:	3307      	adds	r3, #7
 8015f0c:	f023 0307 	bic.w	r3, r3, #7
 8015f10:	3308      	adds	r3, #8
 8015f12:	9303      	str	r3, [sp, #12]
 8015f14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015f16:	4433      	add	r3, r6
 8015f18:	9309      	str	r3, [sp, #36]	@ 0x24
 8015f1a:	e76a      	b.n	8015df2 <_svfiprintf_r+0x52>
 8015f1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8015f20:	460c      	mov	r4, r1
 8015f22:	2001      	movs	r0, #1
 8015f24:	e7a8      	b.n	8015e78 <_svfiprintf_r+0xd8>
 8015f26:	2300      	movs	r3, #0
 8015f28:	3401      	adds	r4, #1
 8015f2a:	9305      	str	r3, [sp, #20]
 8015f2c:	4619      	mov	r1, r3
 8015f2e:	f04f 0c0a 	mov.w	ip, #10
 8015f32:	4620      	mov	r0, r4
 8015f34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015f38:	3a30      	subs	r2, #48	@ 0x30
 8015f3a:	2a09      	cmp	r2, #9
 8015f3c:	d903      	bls.n	8015f46 <_svfiprintf_r+0x1a6>
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	d0c6      	beq.n	8015ed0 <_svfiprintf_r+0x130>
 8015f42:	9105      	str	r1, [sp, #20]
 8015f44:	e7c4      	b.n	8015ed0 <_svfiprintf_r+0x130>
 8015f46:	fb0c 2101 	mla	r1, ip, r1, r2
 8015f4a:	4604      	mov	r4, r0
 8015f4c:	2301      	movs	r3, #1
 8015f4e:	e7f0      	b.n	8015f32 <_svfiprintf_r+0x192>
 8015f50:	ab03      	add	r3, sp, #12
 8015f52:	9300      	str	r3, [sp, #0]
 8015f54:	462a      	mov	r2, r5
 8015f56:	4b0e      	ldr	r3, [pc, #56]	@ (8015f90 <_svfiprintf_r+0x1f0>)
 8015f58:	a904      	add	r1, sp, #16
 8015f5a:	4638      	mov	r0, r7
 8015f5c:	f7fd fdfc 	bl	8013b58 <_printf_float>
 8015f60:	1c42      	adds	r2, r0, #1
 8015f62:	4606      	mov	r6, r0
 8015f64:	d1d6      	bne.n	8015f14 <_svfiprintf_r+0x174>
 8015f66:	89ab      	ldrh	r3, [r5, #12]
 8015f68:	065b      	lsls	r3, r3, #25
 8015f6a:	f53f af2d 	bmi.w	8015dc8 <_svfiprintf_r+0x28>
 8015f6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015f70:	e72c      	b.n	8015dcc <_svfiprintf_r+0x2c>
 8015f72:	ab03      	add	r3, sp, #12
 8015f74:	9300      	str	r3, [sp, #0]
 8015f76:	462a      	mov	r2, r5
 8015f78:	4b05      	ldr	r3, [pc, #20]	@ (8015f90 <_svfiprintf_r+0x1f0>)
 8015f7a:	a904      	add	r1, sp, #16
 8015f7c:	4638      	mov	r0, r7
 8015f7e:	f7fe f883 	bl	8014088 <_printf_i>
 8015f82:	e7ed      	b.n	8015f60 <_svfiprintf_r+0x1c0>
 8015f84:	0801da00 	.word	0x0801da00
 8015f88:	0801da0a 	.word	0x0801da0a
 8015f8c:	08013b59 	.word	0x08013b59
 8015f90:	08015ce9 	.word	0x08015ce9
 8015f94:	0801da06 	.word	0x0801da06

08015f98 <__sfputc_r>:
 8015f98:	6893      	ldr	r3, [r2, #8]
 8015f9a:	3b01      	subs	r3, #1
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	b410      	push	{r4}
 8015fa0:	6093      	str	r3, [r2, #8]
 8015fa2:	da08      	bge.n	8015fb6 <__sfputc_r+0x1e>
 8015fa4:	6994      	ldr	r4, [r2, #24]
 8015fa6:	42a3      	cmp	r3, r4
 8015fa8:	db01      	blt.n	8015fae <__sfputc_r+0x16>
 8015faa:	290a      	cmp	r1, #10
 8015fac:	d103      	bne.n	8015fb6 <__sfputc_r+0x1e>
 8015fae:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015fb2:	f7fe bb26 	b.w	8014602 <__swbuf_r>
 8015fb6:	6813      	ldr	r3, [r2, #0]
 8015fb8:	1c58      	adds	r0, r3, #1
 8015fba:	6010      	str	r0, [r2, #0]
 8015fbc:	7019      	strb	r1, [r3, #0]
 8015fbe:	4608      	mov	r0, r1
 8015fc0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8015fc4:	4770      	bx	lr

08015fc6 <__sfputs_r>:
 8015fc6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015fc8:	4606      	mov	r6, r0
 8015fca:	460f      	mov	r7, r1
 8015fcc:	4614      	mov	r4, r2
 8015fce:	18d5      	adds	r5, r2, r3
 8015fd0:	42ac      	cmp	r4, r5
 8015fd2:	d101      	bne.n	8015fd8 <__sfputs_r+0x12>
 8015fd4:	2000      	movs	r0, #0
 8015fd6:	e007      	b.n	8015fe8 <__sfputs_r+0x22>
 8015fd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015fdc:	463a      	mov	r2, r7
 8015fde:	4630      	mov	r0, r6
 8015fe0:	f7ff ffda 	bl	8015f98 <__sfputc_r>
 8015fe4:	1c43      	adds	r3, r0, #1
 8015fe6:	d1f3      	bne.n	8015fd0 <__sfputs_r+0xa>
 8015fe8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015fec <_vfiprintf_r>:
 8015fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015ff0:	460d      	mov	r5, r1
 8015ff2:	b09d      	sub	sp, #116	@ 0x74
 8015ff4:	4614      	mov	r4, r2
 8015ff6:	4698      	mov	r8, r3
 8015ff8:	4606      	mov	r6, r0
 8015ffa:	b118      	cbz	r0, 8016004 <_vfiprintf_r+0x18>
 8015ffc:	6a03      	ldr	r3, [r0, #32]
 8015ffe:	b90b      	cbnz	r3, 8016004 <_vfiprintf_r+0x18>
 8016000:	f7fe f9ee 	bl	80143e0 <__sinit>
 8016004:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8016006:	07d9      	lsls	r1, r3, #31
 8016008:	d405      	bmi.n	8016016 <_vfiprintf_r+0x2a>
 801600a:	89ab      	ldrh	r3, [r5, #12]
 801600c:	059a      	lsls	r2, r3, #22
 801600e:	d402      	bmi.n	8016016 <_vfiprintf_r+0x2a>
 8016010:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016012:	f7fe fc3e 	bl	8014892 <__retarget_lock_acquire_recursive>
 8016016:	89ab      	ldrh	r3, [r5, #12]
 8016018:	071b      	lsls	r3, r3, #28
 801601a:	d501      	bpl.n	8016020 <_vfiprintf_r+0x34>
 801601c:	692b      	ldr	r3, [r5, #16]
 801601e:	b99b      	cbnz	r3, 8016048 <_vfiprintf_r+0x5c>
 8016020:	4629      	mov	r1, r5
 8016022:	4630      	mov	r0, r6
 8016024:	f7fe fb2c 	bl	8014680 <__swsetup_r>
 8016028:	b170      	cbz	r0, 8016048 <_vfiprintf_r+0x5c>
 801602a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801602c:	07dc      	lsls	r4, r3, #31
 801602e:	d504      	bpl.n	801603a <_vfiprintf_r+0x4e>
 8016030:	f04f 30ff 	mov.w	r0, #4294967295
 8016034:	b01d      	add	sp, #116	@ 0x74
 8016036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801603a:	89ab      	ldrh	r3, [r5, #12]
 801603c:	0598      	lsls	r0, r3, #22
 801603e:	d4f7      	bmi.n	8016030 <_vfiprintf_r+0x44>
 8016040:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8016042:	f7fe fc27 	bl	8014894 <__retarget_lock_release_recursive>
 8016046:	e7f3      	b.n	8016030 <_vfiprintf_r+0x44>
 8016048:	2300      	movs	r3, #0
 801604a:	9309      	str	r3, [sp, #36]	@ 0x24
 801604c:	2320      	movs	r3, #32
 801604e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8016052:	f8cd 800c 	str.w	r8, [sp, #12]
 8016056:	2330      	movs	r3, #48	@ 0x30
 8016058:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8016208 <_vfiprintf_r+0x21c>
 801605c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8016060:	f04f 0901 	mov.w	r9, #1
 8016064:	4623      	mov	r3, r4
 8016066:	469a      	mov	sl, r3
 8016068:	f813 2b01 	ldrb.w	r2, [r3], #1
 801606c:	b10a      	cbz	r2, 8016072 <_vfiprintf_r+0x86>
 801606e:	2a25      	cmp	r2, #37	@ 0x25
 8016070:	d1f9      	bne.n	8016066 <_vfiprintf_r+0x7a>
 8016072:	ebba 0b04 	subs.w	fp, sl, r4
 8016076:	d00b      	beq.n	8016090 <_vfiprintf_r+0xa4>
 8016078:	465b      	mov	r3, fp
 801607a:	4622      	mov	r2, r4
 801607c:	4629      	mov	r1, r5
 801607e:	4630      	mov	r0, r6
 8016080:	f7ff ffa1 	bl	8015fc6 <__sfputs_r>
 8016084:	3001      	adds	r0, #1
 8016086:	f000 80a7 	beq.w	80161d8 <_vfiprintf_r+0x1ec>
 801608a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801608c:	445a      	add	r2, fp
 801608e:	9209      	str	r2, [sp, #36]	@ 0x24
 8016090:	f89a 3000 	ldrb.w	r3, [sl]
 8016094:	2b00      	cmp	r3, #0
 8016096:	f000 809f 	beq.w	80161d8 <_vfiprintf_r+0x1ec>
 801609a:	2300      	movs	r3, #0
 801609c:	f04f 32ff 	mov.w	r2, #4294967295
 80160a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80160a4:	f10a 0a01 	add.w	sl, sl, #1
 80160a8:	9304      	str	r3, [sp, #16]
 80160aa:	9307      	str	r3, [sp, #28]
 80160ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80160b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80160b2:	4654      	mov	r4, sl
 80160b4:	2205      	movs	r2, #5
 80160b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80160ba:	4853      	ldr	r0, [pc, #332]	@ (8016208 <_vfiprintf_r+0x21c>)
 80160bc:	f7ea f860 	bl	8000180 <memchr>
 80160c0:	9a04      	ldr	r2, [sp, #16]
 80160c2:	b9d8      	cbnz	r0, 80160fc <_vfiprintf_r+0x110>
 80160c4:	06d1      	lsls	r1, r2, #27
 80160c6:	bf44      	itt	mi
 80160c8:	2320      	movmi	r3, #32
 80160ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80160ce:	0713      	lsls	r3, r2, #28
 80160d0:	bf44      	itt	mi
 80160d2:	232b      	movmi	r3, #43	@ 0x2b
 80160d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80160d8:	f89a 3000 	ldrb.w	r3, [sl]
 80160dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80160de:	d015      	beq.n	801610c <_vfiprintf_r+0x120>
 80160e0:	9a07      	ldr	r2, [sp, #28]
 80160e2:	4654      	mov	r4, sl
 80160e4:	2000      	movs	r0, #0
 80160e6:	f04f 0c0a 	mov.w	ip, #10
 80160ea:	4621      	mov	r1, r4
 80160ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80160f0:	3b30      	subs	r3, #48	@ 0x30
 80160f2:	2b09      	cmp	r3, #9
 80160f4:	d94b      	bls.n	801618e <_vfiprintf_r+0x1a2>
 80160f6:	b1b0      	cbz	r0, 8016126 <_vfiprintf_r+0x13a>
 80160f8:	9207      	str	r2, [sp, #28]
 80160fa:	e014      	b.n	8016126 <_vfiprintf_r+0x13a>
 80160fc:	eba0 0308 	sub.w	r3, r0, r8
 8016100:	fa09 f303 	lsl.w	r3, r9, r3
 8016104:	4313      	orrs	r3, r2
 8016106:	9304      	str	r3, [sp, #16]
 8016108:	46a2      	mov	sl, r4
 801610a:	e7d2      	b.n	80160b2 <_vfiprintf_r+0xc6>
 801610c:	9b03      	ldr	r3, [sp, #12]
 801610e:	1d19      	adds	r1, r3, #4
 8016110:	681b      	ldr	r3, [r3, #0]
 8016112:	9103      	str	r1, [sp, #12]
 8016114:	2b00      	cmp	r3, #0
 8016116:	bfbb      	ittet	lt
 8016118:	425b      	neglt	r3, r3
 801611a:	f042 0202 	orrlt.w	r2, r2, #2
 801611e:	9307      	strge	r3, [sp, #28]
 8016120:	9307      	strlt	r3, [sp, #28]
 8016122:	bfb8      	it	lt
 8016124:	9204      	strlt	r2, [sp, #16]
 8016126:	7823      	ldrb	r3, [r4, #0]
 8016128:	2b2e      	cmp	r3, #46	@ 0x2e
 801612a:	d10a      	bne.n	8016142 <_vfiprintf_r+0x156>
 801612c:	7863      	ldrb	r3, [r4, #1]
 801612e:	2b2a      	cmp	r3, #42	@ 0x2a
 8016130:	d132      	bne.n	8016198 <_vfiprintf_r+0x1ac>
 8016132:	9b03      	ldr	r3, [sp, #12]
 8016134:	1d1a      	adds	r2, r3, #4
 8016136:	681b      	ldr	r3, [r3, #0]
 8016138:	9203      	str	r2, [sp, #12]
 801613a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801613e:	3402      	adds	r4, #2
 8016140:	9305      	str	r3, [sp, #20]
 8016142:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8016218 <_vfiprintf_r+0x22c>
 8016146:	7821      	ldrb	r1, [r4, #0]
 8016148:	2203      	movs	r2, #3
 801614a:	4650      	mov	r0, sl
 801614c:	f7ea f818 	bl	8000180 <memchr>
 8016150:	b138      	cbz	r0, 8016162 <_vfiprintf_r+0x176>
 8016152:	9b04      	ldr	r3, [sp, #16]
 8016154:	eba0 000a 	sub.w	r0, r0, sl
 8016158:	2240      	movs	r2, #64	@ 0x40
 801615a:	4082      	lsls	r2, r0
 801615c:	4313      	orrs	r3, r2
 801615e:	3401      	adds	r4, #1
 8016160:	9304      	str	r3, [sp, #16]
 8016162:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016166:	4829      	ldr	r0, [pc, #164]	@ (801620c <_vfiprintf_r+0x220>)
 8016168:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801616c:	2206      	movs	r2, #6
 801616e:	f7ea f807 	bl	8000180 <memchr>
 8016172:	2800      	cmp	r0, #0
 8016174:	d03f      	beq.n	80161f6 <_vfiprintf_r+0x20a>
 8016176:	4b26      	ldr	r3, [pc, #152]	@ (8016210 <_vfiprintf_r+0x224>)
 8016178:	bb1b      	cbnz	r3, 80161c2 <_vfiprintf_r+0x1d6>
 801617a:	9b03      	ldr	r3, [sp, #12]
 801617c:	3307      	adds	r3, #7
 801617e:	f023 0307 	bic.w	r3, r3, #7
 8016182:	3308      	adds	r3, #8
 8016184:	9303      	str	r3, [sp, #12]
 8016186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016188:	443b      	add	r3, r7
 801618a:	9309      	str	r3, [sp, #36]	@ 0x24
 801618c:	e76a      	b.n	8016064 <_vfiprintf_r+0x78>
 801618e:	fb0c 3202 	mla	r2, ip, r2, r3
 8016192:	460c      	mov	r4, r1
 8016194:	2001      	movs	r0, #1
 8016196:	e7a8      	b.n	80160ea <_vfiprintf_r+0xfe>
 8016198:	2300      	movs	r3, #0
 801619a:	3401      	adds	r4, #1
 801619c:	9305      	str	r3, [sp, #20]
 801619e:	4619      	mov	r1, r3
 80161a0:	f04f 0c0a 	mov.w	ip, #10
 80161a4:	4620      	mov	r0, r4
 80161a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80161aa:	3a30      	subs	r2, #48	@ 0x30
 80161ac:	2a09      	cmp	r2, #9
 80161ae:	d903      	bls.n	80161b8 <_vfiprintf_r+0x1cc>
 80161b0:	2b00      	cmp	r3, #0
 80161b2:	d0c6      	beq.n	8016142 <_vfiprintf_r+0x156>
 80161b4:	9105      	str	r1, [sp, #20]
 80161b6:	e7c4      	b.n	8016142 <_vfiprintf_r+0x156>
 80161b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80161bc:	4604      	mov	r4, r0
 80161be:	2301      	movs	r3, #1
 80161c0:	e7f0      	b.n	80161a4 <_vfiprintf_r+0x1b8>
 80161c2:	ab03      	add	r3, sp, #12
 80161c4:	9300      	str	r3, [sp, #0]
 80161c6:	462a      	mov	r2, r5
 80161c8:	4b12      	ldr	r3, [pc, #72]	@ (8016214 <_vfiprintf_r+0x228>)
 80161ca:	a904      	add	r1, sp, #16
 80161cc:	4630      	mov	r0, r6
 80161ce:	f7fd fcc3 	bl	8013b58 <_printf_float>
 80161d2:	4607      	mov	r7, r0
 80161d4:	1c78      	adds	r0, r7, #1
 80161d6:	d1d6      	bne.n	8016186 <_vfiprintf_r+0x19a>
 80161d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80161da:	07d9      	lsls	r1, r3, #31
 80161dc:	d405      	bmi.n	80161ea <_vfiprintf_r+0x1fe>
 80161de:	89ab      	ldrh	r3, [r5, #12]
 80161e0:	059a      	lsls	r2, r3, #22
 80161e2:	d402      	bmi.n	80161ea <_vfiprintf_r+0x1fe>
 80161e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80161e6:	f7fe fb55 	bl	8014894 <__retarget_lock_release_recursive>
 80161ea:	89ab      	ldrh	r3, [r5, #12]
 80161ec:	065b      	lsls	r3, r3, #25
 80161ee:	f53f af1f 	bmi.w	8016030 <_vfiprintf_r+0x44>
 80161f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80161f4:	e71e      	b.n	8016034 <_vfiprintf_r+0x48>
 80161f6:	ab03      	add	r3, sp, #12
 80161f8:	9300      	str	r3, [sp, #0]
 80161fa:	462a      	mov	r2, r5
 80161fc:	4b05      	ldr	r3, [pc, #20]	@ (8016214 <_vfiprintf_r+0x228>)
 80161fe:	a904      	add	r1, sp, #16
 8016200:	4630      	mov	r0, r6
 8016202:	f7fd ff41 	bl	8014088 <_printf_i>
 8016206:	e7e4      	b.n	80161d2 <_vfiprintf_r+0x1e6>
 8016208:	0801da00 	.word	0x0801da00
 801620c:	0801da0a 	.word	0x0801da0a
 8016210:	08013b59 	.word	0x08013b59
 8016214:	08015fc7 	.word	0x08015fc7
 8016218:	0801da06 	.word	0x0801da06

0801621c <__sflush_r>:
 801621c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8016220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016224:	0716      	lsls	r6, r2, #28
 8016226:	4605      	mov	r5, r0
 8016228:	460c      	mov	r4, r1
 801622a:	d454      	bmi.n	80162d6 <__sflush_r+0xba>
 801622c:	684b      	ldr	r3, [r1, #4]
 801622e:	2b00      	cmp	r3, #0
 8016230:	dc02      	bgt.n	8016238 <__sflush_r+0x1c>
 8016232:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8016234:	2b00      	cmp	r3, #0
 8016236:	dd48      	ble.n	80162ca <__sflush_r+0xae>
 8016238:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801623a:	2e00      	cmp	r6, #0
 801623c:	d045      	beq.n	80162ca <__sflush_r+0xae>
 801623e:	2300      	movs	r3, #0
 8016240:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8016244:	682f      	ldr	r7, [r5, #0]
 8016246:	6a21      	ldr	r1, [r4, #32]
 8016248:	602b      	str	r3, [r5, #0]
 801624a:	d030      	beq.n	80162ae <__sflush_r+0x92>
 801624c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801624e:	89a3      	ldrh	r3, [r4, #12]
 8016250:	0759      	lsls	r1, r3, #29
 8016252:	d505      	bpl.n	8016260 <__sflush_r+0x44>
 8016254:	6863      	ldr	r3, [r4, #4]
 8016256:	1ad2      	subs	r2, r2, r3
 8016258:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801625a:	b10b      	cbz	r3, 8016260 <__sflush_r+0x44>
 801625c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801625e:	1ad2      	subs	r2, r2, r3
 8016260:	2300      	movs	r3, #0
 8016262:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8016264:	6a21      	ldr	r1, [r4, #32]
 8016266:	4628      	mov	r0, r5
 8016268:	47b0      	blx	r6
 801626a:	1c43      	adds	r3, r0, #1
 801626c:	89a3      	ldrh	r3, [r4, #12]
 801626e:	d106      	bne.n	801627e <__sflush_r+0x62>
 8016270:	6829      	ldr	r1, [r5, #0]
 8016272:	291d      	cmp	r1, #29
 8016274:	d82b      	bhi.n	80162ce <__sflush_r+0xb2>
 8016276:	4a2a      	ldr	r2, [pc, #168]	@ (8016320 <__sflush_r+0x104>)
 8016278:	410a      	asrs	r2, r1
 801627a:	07d6      	lsls	r6, r2, #31
 801627c:	d427      	bmi.n	80162ce <__sflush_r+0xb2>
 801627e:	2200      	movs	r2, #0
 8016280:	6062      	str	r2, [r4, #4]
 8016282:	04d9      	lsls	r1, r3, #19
 8016284:	6922      	ldr	r2, [r4, #16]
 8016286:	6022      	str	r2, [r4, #0]
 8016288:	d504      	bpl.n	8016294 <__sflush_r+0x78>
 801628a:	1c42      	adds	r2, r0, #1
 801628c:	d101      	bne.n	8016292 <__sflush_r+0x76>
 801628e:	682b      	ldr	r3, [r5, #0]
 8016290:	b903      	cbnz	r3, 8016294 <__sflush_r+0x78>
 8016292:	6560      	str	r0, [r4, #84]	@ 0x54
 8016294:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8016296:	602f      	str	r7, [r5, #0]
 8016298:	b1b9      	cbz	r1, 80162ca <__sflush_r+0xae>
 801629a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801629e:	4299      	cmp	r1, r3
 80162a0:	d002      	beq.n	80162a8 <__sflush_r+0x8c>
 80162a2:	4628      	mov	r0, r5
 80162a4:	f7ff f954 	bl	8015550 <_free_r>
 80162a8:	2300      	movs	r3, #0
 80162aa:	6363      	str	r3, [r4, #52]	@ 0x34
 80162ac:	e00d      	b.n	80162ca <__sflush_r+0xae>
 80162ae:	2301      	movs	r3, #1
 80162b0:	4628      	mov	r0, r5
 80162b2:	47b0      	blx	r6
 80162b4:	4602      	mov	r2, r0
 80162b6:	1c50      	adds	r0, r2, #1
 80162b8:	d1c9      	bne.n	801624e <__sflush_r+0x32>
 80162ba:	682b      	ldr	r3, [r5, #0]
 80162bc:	2b00      	cmp	r3, #0
 80162be:	d0c6      	beq.n	801624e <__sflush_r+0x32>
 80162c0:	2b1d      	cmp	r3, #29
 80162c2:	d001      	beq.n	80162c8 <__sflush_r+0xac>
 80162c4:	2b16      	cmp	r3, #22
 80162c6:	d11e      	bne.n	8016306 <__sflush_r+0xea>
 80162c8:	602f      	str	r7, [r5, #0]
 80162ca:	2000      	movs	r0, #0
 80162cc:	e022      	b.n	8016314 <__sflush_r+0xf8>
 80162ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80162d2:	b21b      	sxth	r3, r3
 80162d4:	e01b      	b.n	801630e <__sflush_r+0xf2>
 80162d6:	690f      	ldr	r7, [r1, #16]
 80162d8:	2f00      	cmp	r7, #0
 80162da:	d0f6      	beq.n	80162ca <__sflush_r+0xae>
 80162dc:	0793      	lsls	r3, r2, #30
 80162de:	680e      	ldr	r6, [r1, #0]
 80162e0:	bf08      	it	eq
 80162e2:	694b      	ldreq	r3, [r1, #20]
 80162e4:	600f      	str	r7, [r1, #0]
 80162e6:	bf18      	it	ne
 80162e8:	2300      	movne	r3, #0
 80162ea:	eba6 0807 	sub.w	r8, r6, r7
 80162ee:	608b      	str	r3, [r1, #8]
 80162f0:	f1b8 0f00 	cmp.w	r8, #0
 80162f4:	dde9      	ble.n	80162ca <__sflush_r+0xae>
 80162f6:	6a21      	ldr	r1, [r4, #32]
 80162f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80162fa:	4643      	mov	r3, r8
 80162fc:	463a      	mov	r2, r7
 80162fe:	4628      	mov	r0, r5
 8016300:	47b0      	blx	r6
 8016302:	2800      	cmp	r0, #0
 8016304:	dc08      	bgt.n	8016318 <__sflush_r+0xfc>
 8016306:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801630a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801630e:	81a3      	strh	r3, [r4, #12]
 8016310:	f04f 30ff 	mov.w	r0, #4294967295
 8016314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016318:	4407      	add	r7, r0
 801631a:	eba8 0800 	sub.w	r8, r8, r0
 801631e:	e7e7      	b.n	80162f0 <__sflush_r+0xd4>
 8016320:	dfbffffe 	.word	0xdfbffffe

08016324 <_fflush_r>:
 8016324:	b538      	push	{r3, r4, r5, lr}
 8016326:	690b      	ldr	r3, [r1, #16]
 8016328:	4605      	mov	r5, r0
 801632a:	460c      	mov	r4, r1
 801632c:	b913      	cbnz	r3, 8016334 <_fflush_r+0x10>
 801632e:	2500      	movs	r5, #0
 8016330:	4628      	mov	r0, r5
 8016332:	bd38      	pop	{r3, r4, r5, pc}
 8016334:	b118      	cbz	r0, 801633e <_fflush_r+0x1a>
 8016336:	6a03      	ldr	r3, [r0, #32]
 8016338:	b90b      	cbnz	r3, 801633e <_fflush_r+0x1a>
 801633a:	f7fe f851 	bl	80143e0 <__sinit>
 801633e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016342:	2b00      	cmp	r3, #0
 8016344:	d0f3      	beq.n	801632e <_fflush_r+0xa>
 8016346:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8016348:	07d0      	lsls	r0, r2, #31
 801634a:	d404      	bmi.n	8016356 <_fflush_r+0x32>
 801634c:	0599      	lsls	r1, r3, #22
 801634e:	d402      	bmi.n	8016356 <_fflush_r+0x32>
 8016350:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016352:	f7fe fa9e 	bl	8014892 <__retarget_lock_acquire_recursive>
 8016356:	4628      	mov	r0, r5
 8016358:	4621      	mov	r1, r4
 801635a:	f7ff ff5f 	bl	801621c <__sflush_r>
 801635e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8016360:	07da      	lsls	r2, r3, #31
 8016362:	4605      	mov	r5, r0
 8016364:	d4e4      	bmi.n	8016330 <_fflush_r+0xc>
 8016366:	89a3      	ldrh	r3, [r4, #12]
 8016368:	059b      	lsls	r3, r3, #22
 801636a:	d4e1      	bmi.n	8016330 <_fflush_r+0xc>
 801636c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801636e:	f7fe fa91 	bl	8014894 <__retarget_lock_release_recursive>
 8016372:	e7dd      	b.n	8016330 <_fflush_r+0xc>

08016374 <__swhatbuf_r>:
 8016374:	b570      	push	{r4, r5, r6, lr}
 8016376:	460c      	mov	r4, r1
 8016378:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801637c:	2900      	cmp	r1, #0
 801637e:	b096      	sub	sp, #88	@ 0x58
 8016380:	4615      	mov	r5, r2
 8016382:	461e      	mov	r6, r3
 8016384:	da0d      	bge.n	80163a2 <__swhatbuf_r+0x2e>
 8016386:	89a3      	ldrh	r3, [r4, #12]
 8016388:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801638c:	f04f 0100 	mov.w	r1, #0
 8016390:	bf14      	ite	ne
 8016392:	2340      	movne	r3, #64	@ 0x40
 8016394:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8016398:	2000      	movs	r0, #0
 801639a:	6031      	str	r1, [r6, #0]
 801639c:	602b      	str	r3, [r5, #0]
 801639e:	b016      	add	sp, #88	@ 0x58
 80163a0:	bd70      	pop	{r4, r5, r6, pc}
 80163a2:	466a      	mov	r2, sp
 80163a4:	f000 f8a4 	bl	80164f0 <_fstat_r>
 80163a8:	2800      	cmp	r0, #0
 80163aa:	dbec      	blt.n	8016386 <__swhatbuf_r+0x12>
 80163ac:	9901      	ldr	r1, [sp, #4]
 80163ae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80163b2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80163b6:	4259      	negs	r1, r3
 80163b8:	4159      	adcs	r1, r3
 80163ba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80163be:	e7eb      	b.n	8016398 <__swhatbuf_r+0x24>

080163c0 <__smakebuf_r>:
 80163c0:	898b      	ldrh	r3, [r1, #12]
 80163c2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80163c4:	079d      	lsls	r5, r3, #30
 80163c6:	4606      	mov	r6, r0
 80163c8:	460c      	mov	r4, r1
 80163ca:	d507      	bpl.n	80163dc <__smakebuf_r+0x1c>
 80163cc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80163d0:	6023      	str	r3, [r4, #0]
 80163d2:	6123      	str	r3, [r4, #16]
 80163d4:	2301      	movs	r3, #1
 80163d6:	6163      	str	r3, [r4, #20]
 80163d8:	b003      	add	sp, #12
 80163da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80163dc:	ab01      	add	r3, sp, #4
 80163de:	466a      	mov	r2, sp
 80163e0:	f7ff ffc8 	bl	8016374 <__swhatbuf_r>
 80163e4:	9f00      	ldr	r7, [sp, #0]
 80163e6:	4605      	mov	r5, r0
 80163e8:	4639      	mov	r1, r7
 80163ea:	4630      	mov	r0, r6
 80163ec:	f7fd fa88 	bl	8013900 <_malloc_r>
 80163f0:	b948      	cbnz	r0, 8016406 <__smakebuf_r+0x46>
 80163f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80163f6:	059a      	lsls	r2, r3, #22
 80163f8:	d4ee      	bmi.n	80163d8 <__smakebuf_r+0x18>
 80163fa:	f023 0303 	bic.w	r3, r3, #3
 80163fe:	f043 0302 	orr.w	r3, r3, #2
 8016402:	81a3      	strh	r3, [r4, #12]
 8016404:	e7e2      	b.n	80163cc <__smakebuf_r+0xc>
 8016406:	89a3      	ldrh	r3, [r4, #12]
 8016408:	6020      	str	r0, [r4, #0]
 801640a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801640e:	81a3      	strh	r3, [r4, #12]
 8016410:	9b01      	ldr	r3, [sp, #4]
 8016412:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8016416:	b15b      	cbz	r3, 8016430 <__smakebuf_r+0x70>
 8016418:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801641c:	4630      	mov	r0, r6
 801641e:	f000 f879 	bl	8016514 <_isatty_r>
 8016422:	b128      	cbz	r0, 8016430 <__smakebuf_r+0x70>
 8016424:	89a3      	ldrh	r3, [r4, #12]
 8016426:	f023 0303 	bic.w	r3, r3, #3
 801642a:	f043 0301 	orr.w	r3, r3, #1
 801642e:	81a3      	strh	r3, [r4, #12]
 8016430:	89a3      	ldrh	r3, [r4, #12]
 8016432:	431d      	orrs	r5, r3
 8016434:	81a5      	strh	r5, [r4, #12]
 8016436:	e7cf      	b.n	80163d8 <__smakebuf_r+0x18>

08016438 <_putc_r>:
 8016438:	b570      	push	{r4, r5, r6, lr}
 801643a:	460d      	mov	r5, r1
 801643c:	4614      	mov	r4, r2
 801643e:	4606      	mov	r6, r0
 8016440:	b118      	cbz	r0, 801644a <_putc_r+0x12>
 8016442:	6a03      	ldr	r3, [r0, #32]
 8016444:	b90b      	cbnz	r3, 801644a <_putc_r+0x12>
 8016446:	f7fd ffcb 	bl	80143e0 <__sinit>
 801644a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801644c:	07d8      	lsls	r0, r3, #31
 801644e:	d405      	bmi.n	801645c <_putc_r+0x24>
 8016450:	89a3      	ldrh	r3, [r4, #12]
 8016452:	0599      	lsls	r1, r3, #22
 8016454:	d402      	bmi.n	801645c <_putc_r+0x24>
 8016456:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8016458:	f7fe fa1b 	bl	8014892 <__retarget_lock_acquire_recursive>
 801645c:	68a3      	ldr	r3, [r4, #8]
 801645e:	3b01      	subs	r3, #1
 8016460:	2b00      	cmp	r3, #0
 8016462:	60a3      	str	r3, [r4, #8]
 8016464:	da05      	bge.n	8016472 <_putc_r+0x3a>
 8016466:	69a2      	ldr	r2, [r4, #24]
 8016468:	4293      	cmp	r3, r2
 801646a:	db12      	blt.n	8016492 <_putc_r+0x5a>
 801646c:	b2eb      	uxtb	r3, r5
 801646e:	2b0a      	cmp	r3, #10
 8016470:	d00f      	beq.n	8016492 <_putc_r+0x5a>
 8016472:	6823      	ldr	r3, [r4, #0]
 8016474:	1c5a      	adds	r2, r3, #1
 8016476:	6022      	str	r2, [r4, #0]
 8016478:	701d      	strb	r5, [r3, #0]
 801647a:	b2ed      	uxtb	r5, r5
 801647c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801647e:	07da      	lsls	r2, r3, #31
 8016480:	d405      	bmi.n	801648e <_putc_r+0x56>
 8016482:	89a3      	ldrh	r3, [r4, #12]
 8016484:	059b      	lsls	r3, r3, #22
 8016486:	d402      	bmi.n	801648e <_putc_r+0x56>
 8016488:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801648a:	f7fe fa03 	bl	8014894 <__retarget_lock_release_recursive>
 801648e:	4628      	mov	r0, r5
 8016490:	bd70      	pop	{r4, r5, r6, pc}
 8016492:	4629      	mov	r1, r5
 8016494:	4622      	mov	r2, r4
 8016496:	4630      	mov	r0, r6
 8016498:	f7fe f8b3 	bl	8014602 <__swbuf_r>
 801649c:	4605      	mov	r5, r0
 801649e:	e7ed      	b.n	801647c <_putc_r+0x44>

080164a0 <memmove>:
 80164a0:	4288      	cmp	r0, r1
 80164a2:	b510      	push	{r4, lr}
 80164a4:	eb01 0402 	add.w	r4, r1, r2
 80164a8:	d902      	bls.n	80164b0 <memmove+0x10>
 80164aa:	4284      	cmp	r4, r0
 80164ac:	4623      	mov	r3, r4
 80164ae:	d807      	bhi.n	80164c0 <memmove+0x20>
 80164b0:	1e43      	subs	r3, r0, #1
 80164b2:	42a1      	cmp	r1, r4
 80164b4:	d008      	beq.n	80164c8 <memmove+0x28>
 80164b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80164ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 80164be:	e7f8      	b.n	80164b2 <memmove+0x12>
 80164c0:	4402      	add	r2, r0
 80164c2:	4601      	mov	r1, r0
 80164c4:	428a      	cmp	r2, r1
 80164c6:	d100      	bne.n	80164ca <memmove+0x2a>
 80164c8:	bd10      	pop	{r4, pc}
 80164ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80164ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80164d2:	e7f7      	b.n	80164c4 <memmove+0x24>

080164d4 <strchr>:
 80164d4:	b2c9      	uxtb	r1, r1
 80164d6:	4603      	mov	r3, r0
 80164d8:	4618      	mov	r0, r3
 80164da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80164de:	b112      	cbz	r2, 80164e6 <strchr+0x12>
 80164e0:	428a      	cmp	r2, r1
 80164e2:	d1f9      	bne.n	80164d8 <strchr+0x4>
 80164e4:	4770      	bx	lr
 80164e6:	2900      	cmp	r1, #0
 80164e8:	bf18      	it	ne
 80164ea:	2000      	movne	r0, #0
 80164ec:	4770      	bx	lr
	...

080164f0 <_fstat_r>:
 80164f0:	b538      	push	{r3, r4, r5, lr}
 80164f2:	4d07      	ldr	r5, [pc, #28]	@ (8016510 <_fstat_r+0x20>)
 80164f4:	2300      	movs	r3, #0
 80164f6:	4604      	mov	r4, r0
 80164f8:	4608      	mov	r0, r1
 80164fa:	4611      	mov	r1, r2
 80164fc:	602b      	str	r3, [r5, #0]
 80164fe:	f7ed f999 	bl	8003834 <_fstat>
 8016502:	1c43      	adds	r3, r0, #1
 8016504:	d102      	bne.n	801650c <_fstat_r+0x1c>
 8016506:	682b      	ldr	r3, [r5, #0]
 8016508:	b103      	cbz	r3, 801650c <_fstat_r+0x1c>
 801650a:	6023      	str	r3, [r4, #0]
 801650c:	bd38      	pop	{r3, r4, r5, pc}
 801650e:	bf00      	nop
 8016510:	20003cf4 	.word	0x20003cf4

08016514 <_isatty_r>:
 8016514:	b538      	push	{r3, r4, r5, lr}
 8016516:	4d06      	ldr	r5, [pc, #24]	@ (8016530 <_isatty_r+0x1c>)
 8016518:	2300      	movs	r3, #0
 801651a:	4604      	mov	r4, r0
 801651c:	4608      	mov	r0, r1
 801651e:	602b      	str	r3, [r5, #0]
 8016520:	f7ed f998 	bl	8003854 <_isatty>
 8016524:	1c43      	adds	r3, r0, #1
 8016526:	d102      	bne.n	801652e <_isatty_r+0x1a>
 8016528:	682b      	ldr	r3, [r5, #0]
 801652a:	b103      	cbz	r3, 801652e <_isatty_r+0x1a>
 801652c:	6023      	str	r3, [r4, #0]
 801652e:	bd38      	pop	{r3, r4, r5, pc}
 8016530:	20003cf4 	.word	0x20003cf4

08016534 <__assert_func>:
 8016534:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016536:	4614      	mov	r4, r2
 8016538:	461a      	mov	r2, r3
 801653a:	4b09      	ldr	r3, [pc, #36]	@ (8016560 <__assert_func+0x2c>)
 801653c:	681b      	ldr	r3, [r3, #0]
 801653e:	4605      	mov	r5, r0
 8016540:	68d8      	ldr	r0, [r3, #12]
 8016542:	b954      	cbnz	r4, 801655a <__assert_func+0x26>
 8016544:	4b07      	ldr	r3, [pc, #28]	@ (8016564 <__assert_func+0x30>)
 8016546:	461c      	mov	r4, r3
 8016548:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801654c:	9100      	str	r1, [sp, #0]
 801654e:	462b      	mov	r3, r5
 8016550:	4905      	ldr	r1, [pc, #20]	@ (8016568 <__assert_func+0x34>)
 8016552:	f000 f86f 	bl	8016634 <fiprintf>
 8016556:	f000 f87f 	bl	8016658 <abort>
 801655a:	4b04      	ldr	r3, [pc, #16]	@ (801656c <__assert_func+0x38>)
 801655c:	e7f4      	b.n	8016548 <__assert_func+0x14>
 801655e:	bf00      	nop
 8016560:	20000430 	.word	0x20000430
 8016564:	0801da56 	.word	0x0801da56
 8016568:	0801da28 	.word	0x0801da28
 801656c:	0801da1b 	.word	0x0801da1b

08016570 <_calloc_r>:
 8016570:	b570      	push	{r4, r5, r6, lr}
 8016572:	fba1 5402 	umull	r5, r4, r1, r2
 8016576:	b93c      	cbnz	r4, 8016588 <_calloc_r+0x18>
 8016578:	4629      	mov	r1, r5
 801657a:	f7fd f9c1 	bl	8013900 <_malloc_r>
 801657e:	4606      	mov	r6, r0
 8016580:	b928      	cbnz	r0, 801658e <_calloc_r+0x1e>
 8016582:	2600      	movs	r6, #0
 8016584:	4630      	mov	r0, r6
 8016586:	bd70      	pop	{r4, r5, r6, pc}
 8016588:	220c      	movs	r2, #12
 801658a:	6002      	str	r2, [r0, #0]
 801658c:	e7f9      	b.n	8016582 <_calloc_r+0x12>
 801658e:	462a      	mov	r2, r5
 8016590:	4621      	mov	r1, r4
 8016592:	f7fe f8db 	bl	801474c <memset>
 8016596:	e7f5      	b.n	8016584 <_calloc_r+0x14>

08016598 <__ascii_mbtowc>:
 8016598:	b082      	sub	sp, #8
 801659a:	b901      	cbnz	r1, 801659e <__ascii_mbtowc+0x6>
 801659c:	a901      	add	r1, sp, #4
 801659e:	b142      	cbz	r2, 80165b2 <__ascii_mbtowc+0x1a>
 80165a0:	b14b      	cbz	r3, 80165b6 <__ascii_mbtowc+0x1e>
 80165a2:	7813      	ldrb	r3, [r2, #0]
 80165a4:	600b      	str	r3, [r1, #0]
 80165a6:	7812      	ldrb	r2, [r2, #0]
 80165a8:	1e10      	subs	r0, r2, #0
 80165aa:	bf18      	it	ne
 80165ac:	2001      	movne	r0, #1
 80165ae:	b002      	add	sp, #8
 80165b0:	4770      	bx	lr
 80165b2:	4610      	mov	r0, r2
 80165b4:	e7fb      	b.n	80165ae <__ascii_mbtowc+0x16>
 80165b6:	f06f 0001 	mvn.w	r0, #1
 80165ba:	e7f8      	b.n	80165ae <__ascii_mbtowc+0x16>

080165bc <_realloc_r>:
 80165bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80165c0:	4680      	mov	r8, r0
 80165c2:	4615      	mov	r5, r2
 80165c4:	460c      	mov	r4, r1
 80165c6:	b921      	cbnz	r1, 80165d2 <_realloc_r+0x16>
 80165c8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80165cc:	4611      	mov	r1, r2
 80165ce:	f7fd b997 	b.w	8013900 <_malloc_r>
 80165d2:	b92a      	cbnz	r2, 80165e0 <_realloc_r+0x24>
 80165d4:	f7fe ffbc 	bl	8015550 <_free_r>
 80165d8:	2400      	movs	r4, #0
 80165da:	4620      	mov	r0, r4
 80165dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80165e0:	f000 f841 	bl	8016666 <_malloc_usable_size_r>
 80165e4:	4285      	cmp	r5, r0
 80165e6:	4606      	mov	r6, r0
 80165e8:	d802      	bhi.n	80165f0 <_realloc_r+0x34>
 80165ea:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80165ee:	d8f4      	bhi.n	80165da <_realloc_r+0x1e>
 80165f0:	4629      	mov	r1, r5
 80165f2:	4640      	mov	r0, r8
 80165f4:	f7fd f984 	bl	8013900 <_malloc_r>
 80165f8:	4607      	mov	r7, r0
 80165fa:	2800      	cmp	r0, #0
 80165fc:	d0ec      	beq.n	80165d8 <_realloc_r+0x1c>
 80165fe:	42b5      	cmp	r5, r6
 8016600:	462a      	mov	r2, r5
 8016602:	4621      	mov	r1, r4
 8016604:	bf28      	it	cs
 8016606:	4632      	movcs	r2, r6
 8016608:	f7fe f945 	bl	8014896 <memcpy>
 801660c:	4621      	mov	r1, r4
 801660e:	4640      	mov	r0, r8
 8016610:	f7fe ff9e 	bl	8015550 <_free_r>
 8016614:	463c      	mov	r4, r7
 8016616:	e7e0      	b.n	80165da <_realloc_r+0x1e>

08016618 <__ascii_wctomb>:
 8016618:	4603      	mov	r3, r0
 801661a:	4608      	mov	r0, r1
 801661c:	b141      	cbz	r1, 8016630 <__ascii_wctomb+0x18>
 801661e:	2aff      	cmp	r2, #255	@ 0xff
 8016620:	d904      	bls.n	801662c <__ascii_wctomb+0x14>
 8016622:	228a      	movs	r2, #138	@ 0x8a
 8016624:	601a      	str	r2, [r3, #0]
 8016626:	f04f 30ff 	mov.w	r0, #4294967295
 801662a:	4770      	bx	lr
 801662c:	700a      	strb	r2, [r1, #0]
 801662e:	2001      	movs	r0, #1
 8016630:	4770      	bx	lr
	...

08016634 <fiprintf>:
 8016634:	b40e      	push	{r1, r2, r3}
 8016636:	b503      	push	{r0, r1, lr}
 8016638:	4601      	mov	r1, r0
 801663a:	ab03      	add	r3, sp, #12
 801663c:	4805      	ldr	r0, [pc, #20]	@ (8016654 <fiprintf+0x20>)
 801663e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016642:	6800      	ldr	r0, [r0, #0]
 8016644:	9301      	str	r3, [sp, #4]
 8016646:	f7ff fcd1 	bl	8015fec <_vfiprintf_r>
 801664a:	b002      	add	sp, #8
 801664c:	f85d eb04 	ldr.w	lr, [sp], #4
 8016650:	b003      	add	sp, #12
 8016652:	4770      	bx	lr
 8016654:	20000430 	.word	0x20000430

08016658 <abort>:
 8016658:	b508      	push	{r3, lr}
 801665a:	2006      	movs	r0, #6
 801665c:	f000 f834 	bl	80166c8 <raise>
 8016660:	2001      	movs	r0, #1
 8016662:	f7ed f8b3 	bl	80037cc <_exit>

08016666 <_malloc_usable_size_r>:
 8016666:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801666a:	1f18      	subs	r0, r3, #4
 801666c:	2b00      	cmp	r3, #0
 801666e:	bfbc      	itt	lt
 8016670:	580b      	ldrlt	r3, [r1, r0]
 8016672:	18c0      	addlt	r0, r0, r3
 8016674:	4770      	bx	lr

08016676 <_raise_r>:
 8016676:	291f      	cmp	r1, #31
 8016678:	b538      	push	{r3, r4, r5, lr}
 801667a:	4605      	mov	r5, r0
 801667c:	460c      	mov	r4, r1
 801667e:	d904      	bls.n	801668a <_raise_r+0x14>
 8016680:	2316      	movs	r3, #22
 8016682:	6003      	str	r3, [r0, #0]
 8016684:	f04f 30ff 	mov.w	r0, #4294967295
 8016688:	bd38      	pop	{r3, r4, r5, pc}
 801668a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801668c:	b112      	cbz	r2, 8016694 <_raise_r+0x1e>
 801668e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016692:	b94b      	cbnz	r3, 80166a8 <_raise_r+0x32>
 8016694:	4628      	mov	r0, r5
 8016696:	f000 f831 	bl	80166fc <_getpid_r>
 801669a:	4622      	mov	r2, r4
 801669c:	4601      	mov	r1, r0
 801669e:	4628      	mov	r0, r5
 80166a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80166a4:	f000 b818 	b.w	80166d8 <_kill_r>
 80166a8:	2b01      	cmp	r3, #1
 80166aa:	d00a      	beq.n	80166c2 <_raise_r+0x4c>
 80166ac:	1c59      	adds	r1, r3, #1
 80166ae:	d103      	bne.n	80166b8 <_raise_r+0x42>
 80166b0:	2316      	movs	r3, #22
 80166b2:	6003      	str	r3, [r0, #0]
 80166b4:	2001      	movs	r0, #1
 80166b6:	e7e7      	b.n	8016688 <_raise_r+0x12>
 80166b8:	2100      	movs	r1, #0
 80166ba:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80166be:	4620      	mov	r0, r4
 80166c0:	4798      	blx	r3
 80166c2:	2000      	movs	r0, #0
 80166c4:	e7e0      	b.n	8016688 <_raise_r+0x12>
	...

080166c8 <raise>:
 80166c8:	4b02      	ldr	r3, [pc, #8]	@ (80166d4 <raise+0xc>)
 80166ca:	4601      	mov	r1, r0
 80166cc:	6818      	ldr	r0, [r3, #0]
 80166ce:	f7ff bfd2 	b.w	8016676 <_raise_r>
 80166d2:	bf00      	nop
 80166d4:	20000430 	.word	0x20000430

080166d8 <_kill_r>:
 80166d8:	b538      	push	{r3, r4, r5, lr}
 80166da:	4d07      	ldr	r5, [pc, #28]	@ (80166f8 <_kill_r+0x20>)
 80166dc:	2300      	movs	r3, #0
 80166de:	4604      	mov	r4, r0
 80166e0:	4608      	mov	r0, r1
 80166e2:	4611      	mov	r1, r2
 80166e4:	602b      	str	r3, [r5, #0]
 80166e6:	f7ed f861 	bl	80037ac <_kill>
 80166ea:	1c43      	adds	r3, r0, #1
 80166ec:	d102      	bne.n	80166f4 <_kill_r+0x1c>
 80166ee:	682b      	ldr	r3, [r5, #0]
 80166f0:	b103      	cbz	r3, 80166f4 <_kill_r+0x1c>
 80166f2:	6023      	str	r3, [r4, #0]
 80166f4:	bd38      	pop	{r3, r4, r5, pc}
 80166f6:	bf00      	nop
 80166f8:	20003cf4 	.word	0x20003cf4

080166fc <_getpid_r>:
 80166fc:	f7ed b84e 	b.w	800379c <_getpid>

08016700 <_init>:
 8016700:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016702:	bf00      	nop
 8016704:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016706:	bc08      	pop	{r3}
 8016708:	469e      	mov	lr, r3
 801670a:	4770      	bx	lr

0801670c <_fini>:
 801670c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801670e:	bf00      	nop
 8016710:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016712:	bc08      	pop	{r3}
 8016714:	469e      	mov	lr, r3
 8016716:	4770      	bx	lr
