<module name="DCC1_SR2" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="DCCGCTRL" acronym="DCCGCTRL" offset="0x0" width="32" description="DCC Global Control RegisterNOTE: For SR1.0 physical addresses, see">
    <bitfield id="RES" width="16" begin="31" end="16" resetval="0x0" description="User, privilege, and debug mode reads return 0 and writes have no effect" range="" rwaccess="R"/>
    <bitfield id="DONEENA" width="4" begin="15" end="12" resetval="0x5" description="The DONEENA bit enables/disables the done interrupt signal, but has no effect on the done status flag inDCCSTAT register. User, privilege, and debug mode (read): 0101 = the done signal is disabled others = the done signal is enabled Privilege and debug mode (write): 0101 = disable done signal generation others = enable done signal generation" range="" rwaccess="RW"/>
    <bitfield id="SINGLESHOT" width="4" begin="11" end="8" resetval="0x5" description="The SINGLESHOT bit enables/disables repetitive operation of the DCC. User, privilege, and debug mode (read): 1010 = stop counting when counter0 and valid0 both reach zero 1011 = stop counting when counter1 reaches zero others = continuously repeat (until error) Privilege and debug mode (write): 1010 = stop counting when counter0 and valid0 both reach zero 1011 = stop counting when counter1 reaches zero others = continuously repeat (until error)" range="" rwaccess="RW"/>
    <bitfield id="ERRENA" width="4" begin="7" end="4" resetval="0x5" description="The ERRENA bit enables/disables the error signal. User, privilege, and debug mode (read): 0101 = the error signal is disabled others = the error signal is enabled Privilege and debug mode (write): 0101 = disable error signal generation others = enable error signal generation" range="" rwaccess="RW"/>
    <bitfield id="DCCENA" width="4" begin="3" end="0" resetval="0x5" description="The DCCENA bit starts and stops the operation of the dcc. User, privilege, and debug mode (read): 0101 = counters are stopped others = counters are running Privilege and debug mode (write): 0101 = stop counters and error-checking others = load the counters with their seed values and begin counting" range="" rwaccess="RW"/>
  </register>
  <register id="DCCREV" acronym="DCCREV" offset="0x4" width="32" description="DCC Revision IDNOTE: For SR1.0 physical addresses, see">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="DCCCNTSEED0" acronym="DCCCNTSEED0" offset="0x8" width="32" description="Count0 Seed Value RegisterNOTE: For SR1.0 physical addresses, see">
    <bitfield id="RES" width="12" begin="31" end="20" resetval="0x0" description="User, privilege, and debug mode reads return 0 and writes have no effect" range="" rwaccess="R"/>
    <bitfield id="COUNTSEED0" width="20" begin="19" end="0" resetval="0x0" description="This field contains the seed value that gets loaded into counter 0 (clock source 0). User, privilege, and debug mode (read): Returns the current seed value for COUNT0. Privilege and debug mode (write): Sets the current seed value for COUNT0." range="" rwaccess="RW"/>
  </register>
  <register id="DCCVALIDSEED0" acronym="DCCVALIDSEED0" offset="0xC" width="32" description="Valid0 Seed Value RegisterNOTE: For SR1.0 physical addresses, see">
    <bitfield id="RES" width="16" begin="31" end="16" resetval="0x0" description="User, privilege, and debug mode reads return 0 and writes have no effect" range="" rwaccess="R"/>
    <bitfield id="VALIDSEED0" width="16" begin="15" end="0" resetval="0x0" description="This field contains the seed value that gets loaded into the valid duration counter for clock source 0. User, privilege, and debug mode (read): Returns the current seed value for VALID0. Privilege and debug mode (write): Sets the current seed value for VALID0." range="" rwaccess="RW"/>
  </register>
  <register id="DCCCNTSEED1" acronym="DCCCNTSEED1" offset="0x10" width="32" description="Count1 Seed Value RegisterNOTE: For SR1.0 physical addresses, see">
    <bitfield id="RES" width="12" begin="31" end="20" resetval="0x0" description="User, privilege, and debug mode reads return 0 and writes have no effect" range="" rwaccess="R"/>
    <bitfield id="COUNTSEED1" width="20" begin="19" end="0" resetval="0x0" description="This field contains the seed value that gets loaded into counter 1 (clock source 1). User, privilege, and debug mode (read): Returns the current seed value for COUNT1. Privilege and debug mode (write): Sets the current seed value for COUNT1." range="" rwaccess="RW"/>
  </register>
  <register id="DCCSTAT" acronym="DCCSTAT" offset="0x14" width="32" description="DCC Status RegisterNOTE: For SR1.0 physical addresses, see">
    <bitfield id="RES" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DONEFLG" width="1" begin="1" end="1" resetval="0x0" description="Indicates when single-shot mode is complete without error. Writing a ?1? to this bit clears the flag. User, privilege, and debug mode (read): 0 = single-shot mode is not done 1 = single-shot mode is done Privilege and debug mode (write): 0 = no effect 1 = clear the done flag" range="" rwaccess="RW"/>
    <bitfield id="ERRFLG" width="1" begin="0" end="0" resetval="0x0" description="Indicates whether or not an error has occurred. Writing a ?1? to this bit clears the flag. User, privilege, and debug mode (read): 0 = an error has not occurred 1 = an error has occurred Privilege and debug mode (write): 0 = no effect 1 = clear the error flag" range="" rwaccess="RW"/>
  </register>
  <register id="DCCCNT0" acronym="DCCCNT0" offset="0x18" width="32" description="Count0 Value RegisterNOTE: For SR1.0 physical addresses, see">
    <bitfield id="RES" width="12" begin="31" end="20" resetval="0x0" description="User, privilege, and debug mode reads return 0 and writes have no effect" range="" rwaccess="R"/>
    <bitfield id="COUNT0" width="20" begin="19" end="0" resetval="0x0" description="This field contains the current value of counter 0. User, privilege, and debug mode (read): Returns the current value for counter 0. Privilege and debug mode (write): Writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="DCCVALID0" acronym="DCCVALID0" offset="0x1C" width="32" description="Valid0 Value RegisterNOTE: For SR1.0 physical addresses, see">
    <bitfield id="RES" width="16" begin="31" end="16" resetval="0x0" description="User, privilege, and debug mode reads return 0 and writes have no effect" range="" rwaccess="R"/>
    <bitfield id="VALID0" width="16" begin="15" end="0" resetval="0x0" description="This field contains the current value of valid counter 0. User, privilege, and debug mode (read): Returns the current value for valid counter 0. Privilege and debug mode (write): writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="DCCCNT1" acronym="DCCCNT1" offset="0x20" width="32" description="Count1 Value RegisterNOTE: For SR1.0 physical addresses, see">
    <bitfield id="RES" width="12" begin="31" end="20" resetval="0x0" description="User, privilege, and debug mode reads return 0 and writes have no effect" range="" rwaccess="R"/>
    <bitfield id="COUNT1" width="20" begin="19" end="0" resetval="0x0" description="This field contains the current value of counter 1. User, privilege, and debug mode (read): Returns the current value for counter 1. Privilege and debug mode (write): writes have no effect." range="" rwaccess="R"/>
  </register>
  <register id="DCCCLKSRC1" acronym="DCCCLKSRC1" offset="0x24" width="32" description="Clock Source Selection Register 1NOTE: For SR1.0 physical addresses, see">
    <bitfield id="RES0" width="16" begin="31" end="16" resetval="0x0" description="User, privilege, and debug mode reads return 0 and writes have no effect" range="" rwaccess="R"/>
    <bitfield id="KEY" width="4" begin="15" end="12" resetval="0x5" description="This field enables or disables clock source selection. User, privilege, and debug mode (read): Returns the current value of the key. Privilege and debug mode (write): Sets the key value. Key values: 1010: The CLKSRC field selects the clock source for COUNT1. others: Clock source selection is disabled. The secondary oscillator (clock source 1) is selected for COUNT1." range="" rwaccess="RW"/>
    <bitfield id="RES1" width="8" begin="11" end="4" resetval="0x0" description="User, privilege, and debug mode reads return 0 and writes have no effect" range="" rwaccess="R"/>
    <bitfield id="CLKSRC" width="4" begin="3" end="0" resetval="0x0" description="This field specifies the clock source for COUNT1, when the KEY field enables this feature. User, privilege, and debug mode (read): Returns the current value of CLKSRC. Privilege and debug mode (write): Sets the value of CLKSRC. Clock Source values: 0000: Clock source 0 is selected for COUNT1. 0001: Clock source 1 is selected for COUNT1. 0010: Clock source 2 is selected for COUNT1. 0011: Clock source 3 is selected for COUNT1. 0100: Clock source 4 is selected for COUNT1. 0101: Clock source 5 is selected for COUNT1. 0110: Clock source 6 is selected for COUNT1. 0111: Clock source 7 is selected for COUNT1. 1000-1111: VCLK is selected for COUNT1." range="" rwaccess="RW"/>
  </register>
  <register id="DCCCLKSRC0" acronym="DCCCLKSRC0" offset="0x28" width="32" description="Clock Source Selection Register 0NOTE: For SR1.0 physical addresses, see">
    <bitfield id="RES" width="28" begin="31" end="4" resetval="0x0" description="User, privilege, and debug mode reads return 0 and writes have no effect" range="" rwaccess="R"/>
    <bitfield id="CLKSRC0" width="4" begin="3" end="0" resetval="0x5" description="This field specifies the clock source for COUNT0. User, privilege, and debug mode (read): Returns the current value of CLKSRC0. Privilege and debug mode (write): Sets the value of CLKSRC0. Clock Source values: 0101: Clock0[2] is selected as source for COUNT0. 1010: Clock0[1] is selected as source for COUNT0. other values: Clock0[0] is selected as source for COUNT0." range="" rwaccess="RW"/>
  </register>
</module>
