

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_148_7'
================================================================
* Date:           Fri Jun 13 14:38:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.263 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       67|       67|  0.670 us|  0.670 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_148_7  |       65|       65|         3|          1|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.04>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [bnn.cpp:148]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V, void @empty_4"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream_V_dest_V, i5 %output_stream_V_id_V, i1 %output_stream_V_last_V, i2 %output_stream_V_user_V, i4 %output_stream_V_strb_V, i4 %output_stream_V_keep_V, i32 %output_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln148 = store i7 0, i7 %i" [bnn.cpp:148]   --->   Operation 9 'store' 'store_ln148' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.body86" [bnn.cpp:148]   --->   Operation 10 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [bnn.cpp:148]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.87ns)   --->   "%icmp_ln148 = icmp_eq  i7 %i_2, i7 64" [bnn.cpp:148]   --->   Operation 12 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (1.87ns)   --->   "%add_ln148 = add i7 %i_2, i7 1" [bnn.cpp:148]   --->   Operation 13 'add' 'add_ln148' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %icmp_ln148, void %for.body86.split_ifconv, void %for.end98.exitStub" [bnn.cpp:148]   --->   Operation 14 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i7 %i_2" [bnn.cpp:148]   --->   Operation 15 'zext' 'zext_ln148' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%layer3_activations_addr = getelementptr i32 %layer3_activations, i64 0, i64 %zext_ln148" [bnn.cpp:152]   --->   Operation 16 'getelementptr' 'layer3_activations_addr' <Predicate = (!icmp_ln148)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (3.25ns)   --->   "%layer3_activations_load = load i6 %layer3_activations_addr" [bnn.cpp:152]   --->   Operation 17 'load' 'layer3_activations_load' <Predicate = (!icmp_ln148)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 18 [1/1] (1.87ns)   --->   "%temp_last = icmp_eq  i7 %i_2, i7 63" [bnn.cpp:155]   --->   Operation 18 'icmp' 'temp_last' <Predicate = (!icmp_ln148)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln148 = store i7 %add_ln148, i7 %i" [bnn.cpp:148]   --->   Operation 19 'store' 'store_ln148' <Predicate = (!icmp_ln148)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.26>
ST_2 : Operation 20 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer3_activations_load = load i6 %layer3_activations_addr" [bnn.cpp:152]   --->   Operation 20 'load' 'layer3_activations_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32, i32 %layer3_activations_load, i32 8" [bnn.cpp:152]   --->   Operation 21 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node temp_data)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %layer3_activations_load, i32 31" [bnn.cpp:152]   --->   Operation 22 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i32 %layer3_activations_load" [bnn.cpp:152]   --->   Operation 23 'trunc' 'trunc_ln152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.91ns)   --->   "%icmp_ln152 = icmp_ne  i8 %trunc_ln152, i8 0" [bnn.cpp:152]   --->   Operation 24 'icmp' 'icmp_ln152' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.31ns)   --->   "%add_ln152 = add i24 %tmp, i24 1" [bnn.cpp:152]   --->   Operation 25 'add' 'add_ln152' <Predicate = true> <Delay = 2.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node temp_data)   --->   "%select_ln152 = select i1 %icmp_ln152, i24 %add_ln152, i24 %tmp" [bnn.cpp:152]   --->   Operation 26 'select' 'select_ln152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.69ns) (out node of the LUT)   --->   "%temp_data = select i1 %tmp_1, i24 %select_ln152, i24 %tmp" [bnn.cpp:152]   --->   Operation 27 'select' 'temp_data' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln148)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 1.29>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln150 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [bnn.cpp:150]   --->   Operation 28 'specpipeline' 'specpipeline_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln148 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [bnn.cpp:148]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [bnn.cpp:148]   --->   Operation 30 'specloopname' 'specloopname_ln148' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln152 = sext i24 %temp_data" [bnn.cpp:152]   --->   Operation 31 'sext' 'sext_ln152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.29ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i8P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i8 %output_stream_V_dest_V, i32 %sext_ln152, i4 15, i4 15, i2 0, i1 %temp_last, i5 0, i8 0" [bnn.cpp:156]   --->   Operation 32 'write' 'write_ln156' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln148 = br void %for.body86" [bnn.cpp:148]   --->   Operation 33 'br' 'br_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer3_activations]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca             ) [ 0100]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
store_ln148             (store              ) [ 0000]
br_ln148                (br                 ) [ 0000]
i_2                     (load               ) [ 0000]
icmp_ln148              (icmp               ) [ 0110]
add_ln148               (add                ) [ 0000]
br_ln148                (br                 ) [ 0000]
zext_ln148              (zext               ) [ 0000]
layer3_activations_addr (getelementptr      ) [ 0110]
temp_last               (icmp               ) [ 0111]
store_ln148             (store              ) [ 0000]
layer3_activations_load (load               ) [ 0000]
tmp                     (partselect         ) [ 0000]
tmp_1                   (bitselect          ) [ 0000]
trunc_ln152             (trunc              ) [ 0000]
icmp_ln152              (icmp               ) [ 0000]
add_ln152               (add                ) [ 0000]
select_ln152            (select             ) [ 0000]
temp_data               (select             ) [ 0101]
specpipeline_ln150      (specpipeline       ) [ 0000]
speclooptripcount_ln148 (speclooptripcount  ) [ 0000]
specloopname_ln148      (specloopname       ) [ 0000]
sext_ln152              (sext               ) [ 0000]
write_ln156             (write              ) [ 0000]
br_ln148                (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer3_activations">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer3_activations"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln156_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="0" index="3" bw="4" slack="0"/>
<pin id="85" dir="0" index="4" bw="2" slack="0"/>
<pin id="86" dir="0" index="5" bw="1" slack="0"/>
<pin id="87" dir="0" index="6" bw="5" slack="0"/>
<pin id="88" dir="0" index="7" bw="8" slack="0"/>
<pin id="89" dir="0" index="8" bw="24" slack="0"/>
<pin id="90" dir="0" index="9" bw="1" slack="0"/>
<pin id="91" dir="0" index="10" bw="1" slack="0"/>
<pin id="92" dir="0" index="11" bw="1" slack="0"/>
<pin id="93" dir="0" index="12" bw="1" slack="2"/>
<pin id="94" dir="0" index="13" bw="1" slack="0"/>
<pin id="95" dir="0" index="14" bw="1" slack="0"/>
<pin id="96" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln156/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="layer3_activations_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="7" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer3_activations_addr/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_access_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer3_activations_load/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln148_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="7" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_2_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="7" slack="0"/>
<pin id="130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="icmp_ln148_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="0" index="1" bw="7" slack="0"/>
<pin id="134" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="add_ln148_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="7" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln148_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="temp_last_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="7" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="temp_last/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln148_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="24" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="0" index="2" bw="5" slack="0"/>
<pin id="163" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_1_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="0"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln152_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln152/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="icmp_ln152_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln152/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln152_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="24" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln152/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln152_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="24" slack="0"/>
<pin id="194" dir="0" index="2" bw="24" slack="0"/>
<pin id="195" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln152/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="temp_data_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="24" slack="0"/>
<pin id="202" dir="0" index="2" bw="24" slack="0"/>
<pin id="203" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_data/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="sext_ln152_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="24" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln152/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="i_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="218" class="1005" name="icmp_ln148_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln148 "/>
</bind>
</comp>

<comp id="222" class="1005" name="layer3_activations_addr_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="1"/>
<pin id="224" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="layer3_activations_addr "/>
</bind>
</comp>

<comp id="227" class="1005" name="temp_last_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="2"/>
<pin id="229" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="temp_last "/>
</bind>
</comp>

<comp id="232" class="1005" name="temp_data_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="1"/>
<pin id="234" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="temp_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="97"><net_src comp="66" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="102"><net_src comp="10" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="105"><net_src comp="68" pin="0"/><net_sink comp="80" pin=9"/></net>

<net id="106"><net_src comp="68" pin="0"/><net_sink comp="80" pin=10"/></net>

<net id="107"><net_src comp="70" pin="0"/><net_sink comp="80" pin=11"/></net>

<net id="108"><net_src comp="72" pin="0"/><net_sink comp="80" pin=13"/></net>

<net id="109"><net_src comp="74" pin="0"/><net_sink comp="80" pin=14"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="110" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="128" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="128" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="146"><net_src comp="128" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="152"><net_src comp="128" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="137" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="44" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="117" pin="3"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="172"><net_src comp="48" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="117" pin="3"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="178"><net_src comp="117" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="52" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="159" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="179" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="185" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="159" pin="3"/><net_sink comp="191" pin=2"/></net>

<net id="204"><net_src comp="167" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="191" pin="3"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="159" pin="3"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="80" pin=8"/></net>

<net id="214"><net_src comp="76" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="217"><net_src comp="211" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="221"><net_src comp="131" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="110" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="230"><net_src comp="148" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="80" pin=12"/></net>

<net id="235"><net_src comp="199" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="207" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {3 }
	Port: output_stream_V_keep_V | {3 }
	Port: output_stream_V_strb_V | {3 }
	Port: output_stream_V_user_V | {3 }
	Port: output_stream_V_last_V | {3 }
	Port: output_stream_V_id_V | {3 }
	Port: output_stream_V_dest_V | {3 }
 - Input state : 
	Port: feedforward_Pipeline_VITIS_LOOP_148_7 : layer3_activations | {1 2 }
  - Chain level:
	State 1
		store_ln148 : 1
		i_2 : 1
		icmp_ln148 : 2
		add_ln148 : 2
		br_ln148 : 3
		zext_ln148 : 2
		layer3_activations_addr : 3
		layer3_activations_load : 4
		temp_last : 2
		store_ln148 : 3
	State 2
		tmp : 1
		tmp_1 : 1
		trunc_ln152 : 1
		icmp_ln152 : 2
		add_ln152 : 2
		select_ln152 : 3
		temp_data : 4
	State 3
		write_ln156 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|  select  |   select_ln152_fu_191   |    0    |    24   |
|          |     temp_data_fu_199    |    0    |    24   |
|----------|-------------------------|---------|---------|
|    add   |     add_ln148_fu_137    |    0    |    14   |
|          |     add_ln152_fu_185    |    0    |    31   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln148_fu_131    |    0    |    14   |
|   icmp   |     temp_last_fu_148    |    0    |    14   |
|          |    icmp_ln152_fu_179    |    0    |    15   |
|----------|-------------------------|---------|---------|
|   write  | write_ln156_write_fu_80 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln148_fu_143    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|        tmp_fu_159       |    0    |    0    |
|----------|-------------------------|---------|---------|
| bitselect|       tmp_1_fu_167      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln152_fu_175   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   sext   |    sext_ln152_fu_207    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   136   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|           i_reg_211           |    7   |
|       icmp_ln148_reg_218      |    1   |
|layer3_activations_addr_reg_222|    6   |
|       temp_data_reg_232       |   24   |
|       temp_last_reg_227       |    1   |
+-------------------------------+--------+
|             Total             |   39   |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_117 |  p0  |   2  |   6  |   12   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   12   ||  1.588  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   136  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   39   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   39   |   145  |
+-----------+--------+--------+--------+
