<profile>

<section name = "Vitis HLS Report for 'convolution_double_double_double_double_28_28_1_16_28_28_3_3_1_1_Pipeline_VITIS_LOOP_46_3'" level="0">
<item name = "Date">Mon Jan 29 11:40:05 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">line_buffer_code_C</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu9p-flga2104-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66 ns, 1.762 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">32, 32, 0.213 us, 0.213 us, 32, 32, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_46_3">30, 30, 2, 1, 1, 30, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 108, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 18, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln46_fu_119_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln46_fu_113_p2">icmp, 0, 0, 9, 5, 3</column>
<column name="icmp_ln49_1_fu_137_p2">icmp, 0, 0, 9, 5, 3</column>
<column name="icmp_ln49_fu_131_p2">icmp, 0, 0, 9, 5, 1</column>
<column name="or_ln49_1_fu_149_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln49_2_fu_143_p2">or, 0, 0, 2, 1, 1</column>
<column name="line_buffer_2_d0">select, 0, 0, 63, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 5, 10</column>
<column name="j_fu_44">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="j_fu_44">5, 0, 5, 0</column>
<column name="line_buffer_1_addr_reg_184">5, 0, 5, 0</column>
<column name="trunc_ln46_cast_reg_179">5, 0, 64, 59</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, convolution&lt;double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1&gt;_Pipeline_VITIS_LOOP_46_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, convolution&lt;double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1&gt;_Pipeline_VITIS_LOOP_46_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, convolution&lt;double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1&gt;_Pipeline_VITIS_LOOP_46_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, convolution&lt;double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1&gt;_Pipeline_VITIS_LOOP_46_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, convolution&lt;double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1&gt;_Pipeline_VITIS_LOOP_46_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, convolution&lt;double, double, double, double, 28, 28, 1, 16, 28, 28, 3, 3, 1, 1&gt;_Pipeline_VITIS_LOOP_46_3, return value</column>
<column name="or_ln49">in, 1, ap_none, or_ln49, scalar</column>
<column name="bitcast_ln53">in, 64, ap_none, bitcast_ln53, scalar</column>
<column name="line_buffer_1_address0">out, 5, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_1_ce0">out, 1, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_1_we0">out, 1, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_1_d0">out, 64, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_1_address1">out, 5, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_1_ce1">out, 1, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_1_q1">in, 64, ap_memory, line_buffer_1, array</column>
<column name="line_buffer_0_address0">out, 5, ap_memory, line_buffer_0, array</column>
<column name="line_buffer_0_ce0">out, 1, ap_memory, line_buffer_0, array</column>
<column name="line_buffer_0_we0">out, 1, ap_memory, line_buffer_0, array</column>
<column name="line_buffer_0_d0">out, 64, ap_memory, line_buffer_0, array</column>
<column name="line_buffer_2_address0">out, 5, ap_memory, line_buffer_2, array</column>
<column name="line_buffer_2_ce0">out, 1, ap_memory, line_buffer_2, array</column>
<column name="line_buffer_2_we0">out, 1, ap_memory, line_buffer_2, array</column>
<column name="line_buffer_2_d0">out, 64, ap_memory, line_buffer_2, array</column>
<column name="line_buffer_2_q0">in, 64, ap_memory, line_buffer_2, array</column>
</table>
</item>
</section>
</profile>
