<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>Kinetis Bootloader: DSPI HAL</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Kinetis Bootloader
   &#160;<span id="projectnumber">1.2.0</span>
   </div>
   <div id="projectbrief">Common bootloader for Kinetis devices</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Introduction</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group__dspi__hal.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">DSPI HAL<div class="ingroups"><a class="el" href="group__drivers.html">Device Drivers</a> &raquo; <a class="el" href="group__dspi__driver.html">DSPI</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>DSPI peripheral HAL.  
<a href="#details">More...</a></p>
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Collaboration diagram for DSPI HAL:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<center><table><tr><td><div class="center"><iframe scrolling="no" frameborder="0" src="group__dspi__hal.svg" width="192" height="38"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structdspi__data__format__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a></td></tr>
<tr class="memdesc:structdspi__data__format__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI data format settings configuration structure.  <a href="group__dspi__hal.html#structdspi__data__format__config__t">More...</a><br /></td></tr>
<tr class="separator:structdspi__data__format__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdspi__master__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__master__config__t">dspi_master_config_t</a></td></tr>
<tr class="memdesc:structdspi__master__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI hardware configuration settings for master mode.  <a href="group__dspi__hal.html#structdspi__master__config__t">More...</a><br /></td></tr>
<tr class="separator:structdspi__master__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdspi__slave__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__slave__config__t">dspi_slave_config_t</a></td></tr>
<tr class="memdesc:structdspi__slave__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI hardware configuration settings for slave mode.  <a href="group__dspi__hal.html#structdspi__slave__config__t">More...</a><br /></td></tr>
<tr class="separator:structdspi__slave__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdspi__baud__rate__divisors__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__baud__rate__divisors__t">dspi_baud_rate_divisors_t</a></td></tr>
<tr class="memdesc:structdspi__baud__rate__divisors__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI baud rate divisors settings configuration structure.  <a href="group__dspi__hal.html#structdspi__baud__rate__divisors__t">More...</a><br /></td></tr>
<tr class="separator:structdspi__baud__rate__divisors__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdspi__delay__settings__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__delay__settings__config__t">dspi_delay_settings_config_t</a></td></tr>
<tr class="memdesc:structdspi__delay__settings__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI delay settings configuration structure.  <a href="group__dspi__hal.html#structdspi__delay__settings__config__t">More...</a><br /></td></tr>
<tr class="separator:structdspi__delay__settings__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:structdspi__command__config__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#structdspi__command__config__t">dspi_command_config_t</a></td></tr>
<tr class="memdesc:structdspi__command__config__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI command and data configuration structure.  <a href="group__dspi__hal.html#structdspi__command__config__t">More...</a><br /></td></tr>
<tr class="separator:structdspi__command__config__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga993b705647483cd93defcf07c2e1f4a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga993b705647483cd93defcf07c2e1f4a6"></a>
static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>s_baudratePrescaler</b> [] = { 2, 3, 5, 7 }</td></tr>
<tr class="separator:ga993b705647483cd93defcf07c2e1f4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac380ff31ff30bfa8e44d237b10dbdc0"><td class="memItemLeft" align="right" valign="top">static const uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>s_baudrateScaler</b> []</td></tr>
<tr class="separator:gaac380ff31ff30bfa8e44d237b10dbdc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d8d0dec68d5d2c1de35f8bb8b66a75"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga99d8d0dec68d5d2c1de35f8bb8b66a75">dspi_data_format_config_t::bitsPerFrame</a></td></tr>
<tr class="separator:ga99d8d0dec68d5d2c1de35f8bb8b66a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8926c27980536d08b063f984cc5dc751"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__types.html#ga1e0a9074742794ef89f597d220296651">dspi_clock_polarity_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga8926c27980536d08b063f984cc5dc751">dspi_data_format_config_t::clkPolarity</a></td></tr>
<tr class="separator:ga8926c27980536d08b063f984cc5dc751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad751cbe15bfe01f02088e2a36059774a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__types.html#ga4269ec144334dd60666a92e6fd2c1476">dspi_clock_phase_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gad751cbe15bfe01f02088e2a36059774a">dspi_data_format_config_t::clkPhase</a></td></tr>
<tr class="separator:gad751cbe15bfe01f02088e2a36059774a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5fc2246586c461ebd0325bba2e3113"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__types.html#ga06fad8ae17b680f6dddfd798c9d3b30d">dspi_shift_direction_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga7b5fc2246586c461ebd0325bba2e3113">dspi_data_format_config_t::direction</a></td></tr>
<tr class="separator:ga7b5fc2246586c461ebd0325bba2e3113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996c395bf802e45d196955b092201983"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga996c395bf802e45d196955b092201983">dspi_master_config_t::isEnabled</a></td></tr>
<tr class="separator:ga996c395bf802e45d196955b092201983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga822cafb9ccbaac368bdd456f004dd7f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga822cafb9ccbaac368bdd456f004dd7f1">dspi_master_config_t::whichCtar</a></td></tr>
<tr class="separator:ga822cafb9ccbaac368bdd456f004dd7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2d96624b3e3f07e10318d634bae6aa"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga5d2d96624b3e3f07e10318d634bae6aa">dspi_master_config_t::bitsPerSec</a></td></tr>
<tr class="separator:ga5d2d96624b3e3f07e10318d634bae6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12225a413c82d42b181fbca134d33eb4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga12225a413c82d42b181fbca134d33eb4">dspi_master_config_t::sourceClockInHz</a></td></tr>
<tr class="separator:ga12225a413c82d42b181fbca134d33eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a0fd15ecde8e788b1b549af56a764b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga2a0fd15ecde8e788b1b549af56a764b3">dspi_master_config_t::dataConfig</a></td></tr>
<tr class="separator:ga2a0fd15ecde8e788b1b549af56a764b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20656e0643df0fcef8febbcdb47cf8d"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaa20656e0643df0fcef8febbcdb47cf8d">dspi_master_config_t::isSckContinuous</a></td></tr>
<tr class="separator:gaa20656e0643df0fcef8febbcdb47cf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3319bd8a9750355a5fa29a18044d53a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__types.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gad3319bd8a9750355a5fa29a18044d53a">dspi_master_config_t::whichPcs</a></td></tr>
<tr class="separator:gad3319bd8a9750355a5fa29a18044d53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377f6f21375fc570c6c8e6f1b702004c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__types.html#gab466e73cb54b2c023459d43918c4197d">dspi_pcs_polarity_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga377f6f21375fc570c6c8e6f1b702004c">dspi_master_config_t::pcsPolarity</a></td></tr>
<tr class="separator:ga377f6f21375fc570c6c8e6f1b702004c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e1f46868e8d3011fb3c36fd3766ebb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__types.html#gae783895e2917abe07adbe27a253510a2">dspi_master_sample_point_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga71e1f46868e8d3011fb3c36fd3766ebb">dspi_master_config_t::masterInSample</a></td></tr>
<tr class="separator:ga71e1f46868e8d3011fb3c36fd3766ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fdc91f9481c4be3f2185caeb8a42b60"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga7fdc91f9481c4be3f2185caeb8a42b60">dspi_master_config_t::isModifiedTimingFormatEnabled</a></td></tr>
<tr class="separator:ga7fdc91f9481c4be3f2185caeb8a42b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96143fbacfedad51747ad62eee92e773"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga96143fbacfedad51747ad62eee92e773">dspi_master_config_t::isTxFifoDisabled</a></td></tr>
<tr class="separator:ga96143fbacfedad51747ad62eee92e773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca6a6ca8bba343b91b53259a6ca0c82"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1ca6a6ca8bba343b91b53259a6ca0c82">dspi_master_config_t::isRxFifoDisabled</a></td></tr>
<tr class="separator:ga1ca6a6ca8bba343b91b53259a6ca0c82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0455c10258d06e9b23b72b45064b26cc"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga0455c10258d06e9b23b72b45064b26cc">dspi_slave_config_t::isEnabled</a></td></tr>
<tr class="separator:ga0455c10258d06e9b23b72b45064b26cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390dbd59c3f76acb1071799e66548e25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga390dbd59c3f76acb1071799e66548e25">dspi_slave_config_t::dataConfig</a></td></tr>
<tr class="separator:ga390dbd59c3f76acb1071799e66548e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f74003d1d513f571b237dde6c53d3be"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga8f74003d1d513f571b237dde6c53d3be">dspi_slave_config_t::isTxFifoDisabled</a></td></tr>
<tr class="separator:ga8f74003d1d513f571b237dde6c53d3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7baead2ba09f2b30d71c51ad447ab0d6"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga7baead2ba09f2b30d71c51ad447ab0d6">dspi_slave_config_t::isRxFifoDisabled</a></td></tr>
<tr class="separator:ga7baead2ba09f2b30d71c51ad447ab0d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f48ca03566631b4a13e24450644df29"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga0f48ca03566631b4a13e24450644df29">dspi_baud_rate_divisors_t::doubleBaudRate</a></td></tr>
<tr class="separator:ga0f48ca03566631b4a13e24450644df29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02c5427e2aac3b69148d10313355ef49"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga02c5427e2aac3b69148d10313355ef49">dspi_baud_rate_divisors_t::prescaleDivisor</a></td></tr>
<tr class="separator:ga02c5427e2aac3b69148d10313355ef49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae1b66ab2f4a6d2d1208cb28fe4f286"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga7ae1b66ab2f4a6d2d1208cb28fe4f286">dspi_baud_rate_divisors_t::baudRateDivisor</a></td></tr>
<tr class="separator:ga7ae1b66ab2f4a6d2d1208cb28fe4f286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53bc27ec935a70f9c3a8aa5808cde21"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gab53bc27ec935a70f9c3a8aa5808cde21">dspi_delay_settings_config_t::pcsToSckPre</a></td></tr>
<tr class="separator:gab53bc27ec935a70f9c3a8aa5808cde21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5939128f1e1f5651df7f09f873a278"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaed5939128f1e1f5651df7f09f873a278">dspi_delay_settings_config_t::pcsToSck</a></td></tr>
<tr class="separator:gaed5939128f1e1f5651df7f09f873a278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99129b1eaed5e6af1454cbe5f4f14022"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga99129b1eaed5e6af1454cbe5f4f14022">dspi_delay_settings_config_t::afterSckPre</a></td></tr>
<tr class="separator:ga99129b1eaed5e6af1454cbe5f4f14022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5683d016c2f384b102ed3eabaf7bfb60"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga5683d016c2f384b102ed3eabaf7bfb60">dspi_delay_settings_config_t::afterSck</a></td></tr>
<tr class="separator:ga5683d016c2f384b102ed3eabaf7bfb60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d67722144e0f73b64d9782a5baa4bc6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga8d67722144e0f73b64d9782a5baa4bc6">dspi_delay_settings_config_t::afterTransferPre</a></td></tr>
<tr class="separator:ga8d67722144e0f73b64d9782a5baa4bc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7398f59255a5bcfc9e242680e32c4619"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga7398f59255a5bcfc9e242680e32c4619">dspi_delay_settings_config_t::afterTransfer</a></td></tr>
<tr class="separator:ga7398f59255a5bcfc9e242680e32c4619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6755300868dc9a42caf2d60f7b639b88"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga6755300868dc9a42caf2d60f7b639b88">dspi_command_config_t::isChipSelectContinuous</a></td></tr>
<tr class="separator:ga6755300868dc9a42caf2d60f7b639b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac142820d982b6ba9957cda219f75c622"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gac142820d982b6ba9957cda219f75c622">dspi_command_config_t::whichCtar</a></td></tr>
<tr class="separator:gac142820d982b6ba9957cda219f75c622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d159d52ac265c93454da2789f17aa01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__dspi__types.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga5d159d52ac265c93454da2789f17aa01">dspi_command_config_t::whichPcs</a></td></tr>
<tr class="separator:ga5d159d52ac265c93454da2789f17aa01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54b6b3382baca02c2c60e6d44d72f1cf"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga54b6b3382baca02c2c60e6d44d72f1cf">dspi_command_config_t::isEndOfQueue</a></td></tr>
<tr class="separator:ga54b6b3382baca02c2c60e6d44d72f1cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ec273f1b798a04c27b327062f369cd"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaa9ec273f1b798a04c27b327062f369cd">dspi_command_config_t::clearTransferCount</a></td></tr>
<tr class="separator:gaa9ec273f1b798a04c27b327062f369cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Configuration</h2></td></tr>
<tr class="memitem:ga8b0e97aaf247f2f27330e2b67a4d9b66"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__platform__status.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga8b0e97aaf247f2f27330e2b67a4d9b66">dspi_hal_master_init</a> (SPI_Type *baseAddr, const <a class="el" href="group__dspi__hal.html#structdspi__master__config__t">dspi_master_config_t</a> *config, uint32_t *calculatedBaudRate)</td></tr>
<tr class="memdesc:ga8b0e97aaf247f2f27330e2b67a4d9b66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the DSPI peripheral in master mode.  <a href="#ga8b0e97aaf247f2f27330e2b67a4d9b66">More...</a><br /></td></tr>
<tr class="separator:ga8b0e97aaf247f2f27330e2b67a4d9b66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c6ffe0f23d66365361d6c80ce797dc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__platform__status.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gad0c6ffe0f23d66365361d6c80ce797dc">dspi_hal_slave_init</a> (SPI_Type *baseAddr, const <a class="el" href="group__dspi__hal.html#structdspi__slave__config__t">dspi_slave_config_t</a> *config)</td></tr>
<tr class="memdesc:gad0c6ffe0f23d66365361d6c80ce797dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the DSPI peripheral in slave mode.  <a href="#gad0c6ffe0f23d66365361d6c80ce797dc">More...</a><br /></td></tr>
<tr class="separator:gad0c6ffe0f23d66365361d6c80ce797dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3dc131245b628252df9a49d6fbbc59a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaa3dc131245b628252df9a49d6fbbc59a">dspi_hal_reset</a> (SPI_Type *baseAddr)</td></tr>
<tr class="memdesc:gaa3dc131245b628252df9a49d6fbbc59a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restore DSPI to reset configuration.  <a href="#gaa3dc131245b628252df9a49d6fbbc59a">More...</a><br /></td></tr>
<tr class="separator:gaa3dc131245b628252df9a49d6fbbc59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5281b430ceab00f8d124b706255e0ad"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gad5281b430ceab00f8d124b706255e0ad">dspi_hal_enable</a> (SPI_Type *baseAddr)</td></tr>
<tr class="memdesc:gad5281b430ceab00f8d124b706255e0ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the DSPI peripheral, set MCR MDIS to 0.  <a href="#gad5281b430ceab00f8d124b706255e0ad">More...</a><br /></td></tr>
<tr class="separator:gad5281b430ceab00f8d124b706255e0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04b7634e79a3e88c14a6d56ca5608d5"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaf04b7634e79a3e88c14a6d56ca5608d5">dspi_hal_disable</a> (SPI_Type *baseAddr)</td></tr>
<tr class="memdesc:gaf04b7634e79a3e88c14a6d56ca5608d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the DSPI peripheral, set MCR MDIS to 1.  <a href="#gaf04b7634e79a3e88c14a6d56ca5608d5">More...</a><br /></td></tr>
<tr class="separator:gaf04b7634e79a3e88c14a6d56ca5608d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf08875a75c0ee31b1e9debd9ce35df53"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaf08875a75c0ee31b1e9debd9ce35df53">dspi_hal_set_baud</a> (SPI_Type *baseAddr, <a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, uint32_t bitsPerSec, uint32_t sourceClockInHz)</td></tr>
<tr class="memdesc:gaf08875a75c0ee31b1e9debd9ce35df53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the DSPI baud rate in bits per second.  <a href="#gaf08875a75c0ee31b1e9debd9ce35df53">More...</a><br /></td></tr>
<tr class="separator:gaf08875a75c0ee31b1e9debd9ce35df53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc7156d6f3d12b5720934d389b29114f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gadc7156d6f3d12b5720934d389b29114f">dspi_hal_set_baud_divisors</a> (SPI_Type *baseAddr, <a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, const <a class="el" href="group__dspi__hal.html#structdspi__baud__rate__divisors__t">dspi_baud_rate_divisors_t</a> *divisors)</td></tr>
<tr class="memdesc:gadc7156d6f3d12b5720934d389b29114f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the baud rate divisors manually.  <a href="#gadc7156d6f3d12b5720934d389b29114f">More...</a><br /></td></tr>
<tr class="separator:gadc7156d6f3d12b5720934d389b29114f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a689677adaa79d0ffbcc600666ce48f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1a689677adaa79d0ffbcc600666ce48f">dspi_hal_set_master_slave</a> (SPI_Type *baseAddr, <a class="el" href="group__dspi__types.html#gad7f974015f32db057dafada8b95641aa">dspi_master_slave_mode_t</a> mode)</td></tr>
<tr class="memdesc:ga1a689677adaa79d0ffbcc600666ce48f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DSPI for master or slave.  <a href="#ga1a689677adaa79d0ffbcc600666ce48f">More...</a><br /></td></tr>
<tr class="separator:ga1a689677adaa79d0ffbcc600666ce48f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39ea323bb08041ef7f635ac665b1eb23"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga39ea323bb08041ef7f635ac665b1eb23">dspi_hal_configure_continuous_sck</a> (SPI_Type *baseAddr, bool enable)</td></tr>
<tr class="memdesc:ga39ea323bb08041ef7f635ac665b1eb23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DSPI for continuous SCK operation.  <a href="#ga39ea323bb08041ef7f635ac665b1eb23">More...</a><br /></td></tr>
<tr class="separator:ga39ea323bb08041ef7f635ac665b1eb23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1002b4da3bada62efd1ab7448f8eb803"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1002b4da3bada62efd1ab7448f8eb803">dspi_hal_configure_modified_timing_format</a> (SPI_Type *baseAddr, bool enable)</td></tr>
<tr class="memdesc:ga1002b4da3bada62efd1ab7448f8eb803"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DSPI to enable modified timing format.  <a href="#ga1002b4da3bada62efd1ab7448f8eb803">More...</a><br /></td></tr>
<tr class="separator:ga1002b4da3bada62efd1ab7448f8eb803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264d0e3c4c32a20561da83061e940858"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga264d0e3c4c32a20561da83061e940858">dspi_hal_configure_pcs_strobe</a> (SPI_Type *baseAddr, bool enable)</td></tr>
<tr class="memdesc:ga264d0e3c4c32a20561da83061e940858"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DSPI peripheral chip select strobe enable. Configures PCS[5] to be the active-low PCS Strobe output.  <a href="#ga264d0e3c4c32a20561da83061e940858">More...</a><br /></td></tr>
<tr class="separator:ga264d0e3c4c32a20561da83061e940858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e1a1e60d3764af8d62013531914b4b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga13e1a1e60d3764af8d62013531914b4b">dspi_hal_configure_rx_fifo_overwrite</a> (SPI_Type *baseAddr, bool enable)</td></tr>
<tr class="memdesc:ga13e1a1e60d3764af8d62013531914b4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DSPI received fifo overflow overwrite enable.  <a href="#ga13e1a1e60d3764af8d62013531914b4b">More...</a><br /></td></tr>
<tr class="separator:ga13e1a1e60d3764af8d62013531914b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0293e3cf02d323f7a7a2e67a05be77"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga3d0293e3cf02d323f7a7a2e67a05be77">dspi_hal_configure_pcs_polarity</a> (SPI_Type *baseAddr, <a class="el" href="group__dspi__types.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a> pcs, <a class="el" href="group__dspi__types.html#gab466e73cb54b2c023459d43918c4197d">dspi_pcs_polarity_config_t</a> activeLowOrHigh)</td></tr>
<tr class="memdesc:ga3d0293e3cf02d323f7a7a2e67a05be77"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DSPI peripheral chip select polarity.  <a href="#ga3d0293e3cf02d323f7a7a2e67a05be77">More...</a><br /></td></tr>
<tr class="separator:ga3d0293e3cf02d323f7a7a2e67a05be77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3eb7ed021fccc8328eb4e1a7fb1f55b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gae3eb7ed021fccc8328eb4e1a7fb1f55b">dspi_hal_configure_fifos</a> (SPI_Type *baseAddr, bool disableTxFifo, bool disableRxFifo)</td></tr>
<tr class="memdesc:gae3eb7ed021fccc8328eb4e1a7fb1f55b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DSPI fifos.  <a href="#gae3eb7ed021fccc8328eb4e1a7fb1f55b">More...</a><br /></td></tr>
<tr class="separator:gae3eb7ed021fccc8328eb4e1a7fb1f55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249f371fbeda4d698d03125a2774b475"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga249f371fbeda4d698d03125a2774b475">dspi_hal_flush_fifos</a> (SPI_Type *baseAddr, bool enableFlushTxFifo, bool enableFlushRxFifo)</td></tr>
<tr class="memdesc:ga249f371fbeda4d698d03125a2774b475"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flush DSPI fifos.  <a href="#ga249f371fbeda4d698d03125a2774b475">More...</a><br /></td></tr>
<tr class="separator:ga249f371fbeda4d698d03125a2774b475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf292a8d8cda79575cf8cd9bf48be5a3a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaf292a8d8cda79575cf8cd9bf48be5a3a">dspi_hal_set_datain_samplepoint</a> (SPI_Type *baseAddr, <a class="el" href="group__dspi__types.html#gae783895e2917abe07adbe27a253510a2">dspi_master_sample_point_t</a> samplePnt)</td></tr>
<tr class="memdesc:gaf292a8d8cda79575cf8cd9bf48be5a3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures when the DSPI master samples SIN in Modified Transfer Format.  <a href="#gaf292a8d8cda79575cf8cd9bf48be5a3a">More...</a><br /></td></tr>
<tr class="separator:gaf292a8d8cda79575cf8cd9bf48be5a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4daed63392cf2b4c173e96b1e3ed4d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gaca4daed63392cf2b4c173e96b1e3ed4d">dspi_hal_start_transfer</a> (SPI_Type *baseAddr)</td></tr>
<tr class="memdesc:gaca4daed63392cf2b4c173e96b1e3ed4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starts DSPI transfers, clears HALT bit in MCR.  <a href="#gaca4daed63392cf2b4c173e96b1e3ed4d">More...</a><br /></td></tr>
<tr class="separator:gaca4daed63392cf2b4c173e96b1e3ed4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga605cca1b3b77b4a5cc587d39e67fedee"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga605cca1b3b77b4a5cc587d39e67fedee">dspi_hal_stop_transfer</a> (SPI_Type *baseAddr)</td></tr>
<tr class="memdesc:ga605cca1b3b77b4a5cc587d39e67fedee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stops (halts) DSPI transfers, sets HALT bit in MCR.  <a href="#ga605cca1b3b77b4a5cc587d39e67fedee">More...</a><br /></td></tr>
<tr class="separator:ga605cca1b3b77b4a5cc587d39e67fedee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57c809ec754493b6a8f49ae65a816f41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__platform__status.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga57c809ec754493b6a8f49ae65a816f41">dspi_hal_configure_data_format</a> (SPI_Type *baseAddr, <a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, const <a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a> *config)</td></tr>
<tr class="memdesc:ga57c809ec754493b6a8f49ae65a816f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the data format for a particular CTAR.  <a href="#ga57c809ec754493b6a8f49ae65a816f41">More...</a><br /></td></tr>
<tr class="separator:ga57c809ec754493b6a8f49ae65a816f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8d942024ba58eda58da0e79138a5ef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga7c8d942024ba58eda58da0e79138a5ef">dspi_hal_configure_delays</a> (SPI_Type *baseAddr, <a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> whichCtar, const <a class="el" href="group__dspi__hal.html#structdspi__delay__settings__config__t">dspi_delay_settings_config_t</a> *config)</td></tr>
<tr class="memdesc:ga7c8d942024ba58eda58da0e79138a5ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the delays for a particular CTAR, master mode only.  <a href="#ga7c8d942024ba58eda58da0e79138a5ef">More...</a><br /></td></tr>
<tr class="separator:ga7c8d942024ba58eda58da0e79138a5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
DMA</h2></td></tr>
<tr class="memitem:ga92adcb05dbf11cc83ca953ffb81b951a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga92adcb05dbf11cc83ca953ffb81b951a">dspi_hal_configure_dma</a> (SPI_Type *baseAddr, bool enableTransmit, bool enableReceive)</td></tr>
<tr class="memdesc:ga92adcb05dbf11cc83ca953ffb81b951a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure transmit and receive DMA requests.  <a href="#ga92adcb05dbf11cc83ca953ffb81b951a">More...</a><br /></td></tr>
<tr class="separator:ga92adcb05dbf11cc83ca953ffb81b951a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Low power</h2></td></tr>
<tr class="memitem:ga44680bcbb1a07fa1a4f2e2e7a6f9778e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga44680bcbb1a07fa1a4f2e2e7a6f9778e">dspi_hal_configure_doze_mode</a> (SPI_Type *baseAddr, bool enable)</td></tr>
<tr class="memdesc:ga44680bcbb1a07fa1a4f2e2e7a6f9778e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DSPI operation during doze mode.  <a href="#ga44680bcbb1a07fa1a4f2e2e7a6f9778e">More...</a><br /></td></tr>
<tr class="separator:ga44680bcbb1a07fa1a4f2e2e7a6f9778e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Interrupts</h2></td></tr>
<tr class="memitem:ga6a77552509bef4c4359a2c5a3584a0a6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga6a77552509bef4c4359a2c5a3584a0a6">dspi_hal_configure_interrupt</a> (SPI_Type *baseAddr, <a class="el" href="group__dspi__types.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> interruptSrc, bool enable)</td></tr>
<tr class="memdesc:ga6a77552509bef4c4359a2c5a3584a0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DSPI interrupts.  <a href="#ga6a77552509bef4c4359a2c5a3584a0a6">More...</a><br /></td></tr>
<tr class="separator:ga6a77552509bef4c4359a2c5a3584a0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ff27d58aff46bd416cdbc68e58a1c5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga48ff27d58aff46bd416cdbc68e58a1c5">dspi_hal_get_interrupt_config</a> (SPI_Type *baseAddr, <a class="el" href="group__dspi__types.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> interruptSrc)</td></tr>
<tr class="memdesc:ga48ff27d58aff46bd416cdbc68e58a1c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DSPI interrupt configuration, returns if interrupt request is enabled or disabled.  <a href="#ga48ff27d58aff46bd416cdbc68e58a1c5">More...</a><br /></td></tr>
<tr class="separator:ga48ff27d58aff46bd416cdbc68e58a1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Status</h2></td></tr>
<tr class="memitem:ga36eaf2325fe91104dd009e7f7c52680d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga36eaf2325fe91104dd009e7f7c52680d">dspi_hal_get_status_flag</a> (SPI_Type *baseAddr, <a class="el" href="group__dspi__types.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> statusFlag)</td></tr>
<tr class="memdesc:ga36eaf2325fe91104dd009e7f7c52680d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DSPI status flag state.  <a href="#ga36eaf2325fe91104dd009e7f7c52680d">More...</a><br /></td></tr>
<tr class="separator:ga36eaf2325fe91104dd009e7f7c52680d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94ed666f4f0ba39bad1314fb60483eb"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gae94ed666f4f0ba39bad1314fb60483eb">dspi_hal_clear_status_flag</a> (SPI_Type *baseAddr, <a class="el" href="group__dspi__types.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a> statusFlag)</td></tr>
<tr class="memdesc:gae94ed666f4f0ba39bad1314fb60483eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear DSPI status flag.  <a href="#gae94ed666f4f0ba39bad1314fb60483eb">More...</a><br /></td></tr>
<tr class="separator:gae94ed666f4f0ba39bad1314fb60483eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2b722c49e1514e74a0ead8cb873d7c"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga1a2b722c49e1514e74a0ead8cb873d7c">dspi_hal_get_fifo_counter_or_pointer</a> (SPI_Type *baseAddr, <a class="el" href="group__dspi__types.html#gab262d5ca72da94b034fe18d7d84ffa96">dspi_fifo_counter_pointer_t</a> desiredParameter)</td></tr>
<tr class="memdesc:ga1a2b722c49e1514e74a0ead8cb873d7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get DSPI fifo counter or pointer.  <a href="#ga1a2b722c49e1514e74a0ead8cb873d7c">More...</a><br /></td></tr>
<tr class="separator:ga1a2b722c49e1514e74a0ead8cb873d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Data transfer</h2></td></tr>
<tr class="memitem:ga73fd5db117ff88145fb00ee4a2a5af2c"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#ga73fd5db117ff88145fb00ee4a2a5af2c">dspi_hal_read_data</a> (SPI_Type *baseAddr)</td></tr>
<tr class="memdesc:ga73fd5db117ff88145fb00ee4a2a5af2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read data from the data buffer.  <a href="#ga73fd5db117ff88145fb00ee4a2a5af2c">More...</a><br /></td></tr>
<tr class="separator:ga73fd5db117ff88145fb00ee4a2a5af2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb500121ae5baa10f42047ba78552493"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dspi__hal.html#gafb500121ae5baa10f42047ba78552493">dspi_hal_write_data_slave_mode</a> (SPI_Type *baseAddr, uint32_t data)</td></tr>
<tr class="memdesc:gafb500121ae5baa10f42047ba78552493"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write data into the data buffer, slave mode.  <a href="#gafb500121ae5baa10f42047ba78552493">More...</a><br /></td></tr>
<tr class="separator:gafb500121ae5baa10f42047ba78552493"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Usage Information</h2>
<p>DSPI peripheral HAL. </p>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="structdspi__data__format__config__t" id="structdspi__data__format__config__t"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct dspi_data_format_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DSPI data format settings configuration structure. </p>
<p>This structure contains the data format settings. These settings apply to a specific CTARn register, which the user must provide in this structure. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga99d8d0dec68d5d2c1de35f8bb8b66a75"></a>uint32_t</td>
<td class="fieldname">
bitsPerFrame</td>
<td class="fielddoc">
<p>Bits per frame, min 4, max 16 (master), 32 (slave) </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="gad751cbe15bfe01f02088e2a36059774a"></a><a class="el" href="group__dspi__types.html#ga4269ec144334dd60666a92e6fd2c1476">dspi_clock_phase_t</a></td>
<td class="fieldname">
clkPhase</td>
<td class="fielddoc">
<p>Clock phase setting to change and capture data </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga8926c27980536d08b063f984cc5dc751"></a><a class="el" href="group__dspi__types.html#ga1e0a9074742794ef89f597d220296651">dspi_clock_polarity_t</a></td>
<td class="fieldname">
clkPolarity</td>
<td class="fielddoc">
<p>Active high or low clock polarity </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga7b5fc2246586c461ebd0325bba2e3113"></a><a class="el" href="group__dspi__types.html#ga06fad8ae17b680f6dddfd798c9d3b30d">dspi_shift_direction_t</a></td>
<td class="fieldname">
direction</td>
<td class="fielddoc">
<p>MSB or LSB data shift direction This setting relevant only in master mode and can be ignored in slave mode </p>
</td></tr>
</table>

</div>
</div>
<a name="structdspi__master__config__t" id="structdspi__master__config__t"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct dspi_master_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DSPI hardware configuration settings for master mode. </p>
<p>Use an instance of this struct with <a class="el" href="group__dspi__hal.html#ga8b0e97aaf247f2f27330e2b67a4d9b66" title="Configure the DSPI peripheral in master mode. ">dspi_hal_master_init()</a>. This allows you to configure the most common settings of the DSPI peripheral in master mode with a single function call.</p>
<p>The <code>bitsPerSec</code> member is handled specially. If this value is set to 0, then the baud is not set by <a class="el" href="group__dspi__hal.html#ga8b0e97aaf247f2f27330e2b67a4d9b66" title="Configure the DSPI peripheral in master mode. ">dspi_hal_master_init()</a>, and must be set with a separate call to either <a class="el" href="group__dspi__hal.html#gaf08875a75c0ee31b1e9debd9ce35df53" title="Set the DSPI baud rate in bits per second. ">dspi_hal_set_baud()</a> or <a class="el" href="group__dspi__hal.html#gadc7156d6f3d12b5720934d389b29114f" title="Configure the baud rate divisors manually. ">dspi_hal_set_baud_divisors()</a>. This can be useful if you know the divisors in advance and don't want to spend the time to compute them for the provided rate in bits/sec.</p>
<p>This structure also contains another structure template as a member: <code><a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t" title="DSPI data format settings configuration structure. ">dspi_data_format_config_t</a></code> <code>dataConfig</code>. An example useage of this for the user, assuming declaration <code><a class="el" href="group__dspi__hal.html#structdspi__master__config__t" title="DSPI hardware configuration settings for master mode. ">dspi_master_config_t</a></code> <code>dspiConfig:</code> </p><div class="fragment"><div class="line">dspiConfig.dataConfig.bitsPerFrame = 16;</div>
<div class="line">dspiConfig.dataConfig.clkPolarity = <a class="code" href="group__dspi__types.html#gga1e0a9074742794ef89f597d220296651afffdb6de18c3b46c509c406ac7230586">kDspiClockPolarity_ActiveHigh</a>;</div>
<div class="line">dspiConfig.dataConfig.clkPhase = <a class="code" href="group__dspi__types.html#gga4269ec144334dd60666a92e6fd2c1476ada723d5970a0b0a28d96a0e707cabd9c">kDspiClockPhase_FirstEdge</a>;</div>
<div class="line">dspiConfig.dataConfig.direction = <a class="code" href="group__dspi__types.html#gga06fad8ae17b680f6dddfd798c9d3b30daed75ebb641f649ff0c4eb77d2624bcf2">kDspiMsbFirst</a>;</div>
</div><!-- fragment --> </div><div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> Collaboration diagram for dspi_master_config_t:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="structdspi__master__config__t__coll__graph.svg" width="184" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga5d2d96624b3e3f07e10318d634bae6aa"></a>uint32_t</td>
<td class="fieldname">
bitsPerSec</td>
<td class="fielddoc">
<p>Baud rate in bits per second. </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga2a0fd15ecde8e788b1b549af56a764b3"></a><a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a></td>
<td class="fieldname">
dataConfig</td>
<td class="fielddoc">
<p>Data format configuration structure </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga996c395bf802e45d196955b092201983"></a>bool</td>
<td class="fieldname">
isEnabled</td>
<td class="fielddoc">
<p>Set to true to enable the DSPI peripheral. </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga7fdc91f9481c4be3f2185caeb8a42b60"></a>bool</td>
<td class="fieldname">
isModifiedTimingFormatEnabled</td>
<td class="fielddoc">
<p>Disable(0) or Enable(1) modified timing format. </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga1ca6a6ca8bba343b91b53259a6ca0c82"></a>bool</td>
<td class="fieldname">
isRxFifoDisabled</td>
<td class="fielddoc">
<p>Disable(1) or Enable(0) rx fifo </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="gaa20656e0643df0fcef8febbcdb47cf8d"></a>bool</td>
<td class="fieldname">
isSckContinuous</td>
<td class="fielddoc">
<p>Disable(0) or Enable(1) continuous SCK operation </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga96143fbacfedad51747ad62eee92e773"></a>bool</td>
<td class="fieldname">
isTxFifoDisabled</td>
<td class="fielddoc">
<p>Disable(1) or Enable(0) tx fifo </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga71e1f46868e8d3011fb3c36fd3766ebb"></a><a class="el" href="group__dspi__types.html#gae783895e2917abe07adbe27a253510a2">dspi_master_sample_point_t</a></td>
<td class="fieldname">
masterInSample</td>
<td class="fielddoc">
<p>Master data-in (SIN) sample point setting. </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga377f6f21375fc570c6c8e6f1b702004c"></a><a class="el" href="group__dspi__types.html#gab466e73cb54b2c023459d43918c4197d">dspi_pcs_polarity_config_t</a></td>
<td class="fieldname">
pcsPolarity</td>
<td class="fielddoc">
<p>Peripheral Chip Select (pcs) polarity setting. </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga12225a413c82d42b181fbca134d33eb4"></a>uint32_t</td>
<td class="fieldname">
sourceClockInHz</td>
<td class="fielddoc">
<p>Module source clock </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga822cafb9ccbaac368bdd456f004dd7f1"></a><a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a></td>
<td class="fieldname">
whichCtar</td>
<td class="fielddoc">
<p>Desired Clock and Transfer Attributes Register (CTAR) </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="gad3319bd8a9750355a5fa29a18044d53a"></a><a class="el" href="group__dspi__types.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a></td>
<td class="fieldname">
whichPcs</td>
<td class="fielddoc">
<p>Desired Peripheral Chip Select (pcs) </p>
</td></tr>
</table>

</div>
</div>
<a name="structdspi__slave__config__t" id="structdspi__slave__config__t"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct dspi_slave_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DSPI hardware configuration settings for slave mode. </p>
<p>Use an instance of this struct with <a class="el" href="group__dspi__hal.html#gad0c6ffe0f23d66365361d6c80ce797dc" title="Configure the DSPI peripheral in slave mode. ">dspi_hal_slave_init()</a>. This allows you to configure the most common settings of the DSPI peripheral in slave mode with a single function call. </p>
</div><div id="dynsection-2" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-2-trigger" src="closed.png" alt="+"/> Collaboration diagram for dspi_slave_config_t:</div>
<div id="dynsection-2-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-2-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="structdspi__slave__config__t__coll__graph.svg" width="184" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga390dbd59c3f76acb1071799e66548e25"></a><a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a></td>
<td class="fieldname">
dataConfig</td>
<td class="fielddoc">
<p>Data format configuration structure </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga0455c10258d06e9b23b72b45064b26cc"></a>bool</td>
<td class="fieldname">
isEnabled</td>
<td class="fielddoc">
<p>Set to true to enable the DSPI peripheral. </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga7baead2ba09f2b30d71c51ad447ab0d6"></a>bool</td>
<td class="fieldname">
isRxFifoDisabled</td>
<td class="fielddoc">
<p>Disable(1) or Enable(0) rx fifo </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga8f74003d1d513f571b237dde6c53d3be"></a>bool</td>
<td class="fieldname">
isTxFifoDisabled</td>
<td class="fielddoc">
<p>Disable(1) or Enable(0) tx fifo </p>
</td></tr>
</table>

</div>
</div>
<a name="structdspi__baud__rate__divisors__t" id="structdspi__baud__rate__divisors__t"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct dspi_baud_rate_divisors_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DSPI baud rate divisors settings configuration structure. </p>
<p>Note: These settings are relevant only in master mode. This structure contains the baud rate divisor settings. This provides the user the option of explicitly setting these baud rate divisors. In addition, the user must also set the CTARn register they wish to use along with these divisor settings. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga7ae1b66ab2f4a6d2d1208cb28fe4f286"></a>uint32_t</td>
<td class="fieldname">
baudRateDivisor</td>
<td class="fielddoc">
<p>Baud Rate scaler parameter setting </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga0f48ca03566631b4a13e24450644df29"></a>bool</td>
<td class="fieldname">
doubleBaudRate</td>
<td class="fielddoc">
<p>Double Baud rate parameter setting </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga02c5427e2aac3b69148d10313355ef49"></a>uint32_t</td>
<td class="fieldname">
prescaleDivisor</td>
<td class="fielddoc">
<p>Baud Rate Prescalar parameter setting </p>
</td></tr>
</table>

</div>
</div>
<a name="structdspi__delay__settings__config__t" id="structdspi__delay__settings__config__t"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct dspi_delay_settings_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DSPI delay settings configuration structure. </p>
<p>Note: These settings are relevant only in master mode. This structure contains the various delay settings. These settings apply to a specific CTARn register, which the user must provide in this structure. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga5683d016c2f384b102ed3eabaf7bfb60"></a>uint32_t</td>
<td class="fieldname">
afterSck</td>
<td class="fielddoc">
<p>After SCK delay scalar (ASC) </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga99129b1eaed5e6af1454cbe5f4f14022"></a>uint32_t</td>
<td class="fieldname">
afterSckPre</td>
<td class="fielddoc">
<p>After SCK delay prescalar (PASC) </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga7398f59255a5bcfc9e242680e32c4619"></a>uint32_t</td>
<td class="fieldname">
afterTransfer</td>
<td class="fielddoc">
<p>Delay after transfer scalar (DT) </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga8d67722144e0f73b64d9782a5baa4bc6"></a>uint32_t</td>
<td class="fieldname">
afterTransferPre</td>
<td class="fielddoc">
<p>Delay after transfer prescalar (PDT) </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="gaed5939128f1e1f5651df7f09f873a278"></a>uint32_t</td>
<td class="fieldname">
pcsToSck</td>
<td class="fielddoc">
<p>PCS to SCK Delay scalar (CSSCK) </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="gab53bc27ec935a70f9c3a8aa5808cde21"></a>uint32_t</td>
<td class="fieldname">
pcsToSckPre</td>
<td class="fielddoc">
<p>PCS to SCK delay prescalar (PCSSCK) </p>
</td></tr>
</table>

</div>
</div>
<a name="structdspi__command__config__t" id="structdspi__command__config__t"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct dspi_command_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>DSPI command and data configuration structure. </p>
<p>Note: This structure is used in conjunction with the PUSHR register. PUSHR provides the means to write to the TX FIFO. Data written to this register is transferred to the TX FIFO. Eight- or sixteen-bit write accesses to the PUSHR transfer all 32 register bits to the TX FIFO. The register structure is different in master and slave modes. In master mode the register provides 16-bit command and 16-bit data to the TX FIFO. In slave mode all 32 register bits can be used as data, supporting up to 32-bit SPI frame operation. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="gaa9ec273f1b798a04c27b327062f369cd"></a>bool</td>
<td class="fieldname">
clearTransferCount</td>
<td class="fielddoc">
<p>Clears SPI_TCNT field; cleared before transmission starts </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga6755300868dc9a42caf2d60f7b639b88"></a>bool</td>
<td class="fieldname">
isChipSelectContinuous</td>
<td class="fielddoc">
<p>Option to enable the continuous assertion of chip select between transfers </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga54b6b3382baca02c2c60e6d44d72f1cf"></a>bool</td>
<td class="fieldname">
isEndOfQueue</td>
<td class="fielddoc">
<p>Signals that the current transfer is the last in the queue </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="gac142820d982b6ba9957cda219f75c622"></a><a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a></td>
<td class="fieldname">
whichCtar</td>
<td class="fielddoc">
<p>The desired Clock and Transfer Attributes Register (CTAR) to use for CTAS </p>
</td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ga5d159d52ac265c93454da2789f17aa01"></a><a class="el" href="group__dspi__types.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a></td>
<td class="fieldname">
whichPcs</td>
<td class="fielddoc">
<p>The desired PCS signal to use for the data transfer </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gae94ed666f4f0ba39bad1314fb60483eb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_clear_status_flag </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a>&#160;</td>
          <td class="paramname"><em>statusFlag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Clear DSPI status flag. </p>
<p>This function will clear the desired status bit, using a write-1-to-clear. The user passes in the instance and the desired status bit to clear. The list of status bits are defined in dspi_status_and_interrupt_request_t. The function will use these bit positions in its algorithm to clear the desired flag state. It will make use of the macro: </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;SPI_WR_SR(instance, statusFlag);</div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;dspi_hal_clear_status_flag(instance, kDspiTxComplete);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">instance</td><td>Module instance number. </td></tr>
    <tr><td class="paramname">statusFlag</td><td>The status flag, of type dspi_status_and_interrupt_request_t </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga39ea323bb08041ef7f635ac665b1eb23"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_configure_continuous_sck </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configure DSPI for continuous SCK operation. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">enable</td><td>Enables (true) or disables(false) continuous sck operation. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga57c809ec754493b6a8f49ae65a816f41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__platform__status.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> dspi_hal_configure_data_format </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the data format for a particular CTAR. </p>
<p>This function configures the bits-per-frame, polarity, phase, and shift direction for a particular CTAR. An example use case is as follows: </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;dspi_data_format_config_t dataFormat;</div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;dataFormat.bitsPerFrame = 16;</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;dataFormat.clkPolarity = kDspiClockPolarity_ActiveLow;</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;dataFormat.clkPhase = kDspiClockPhase_FirstEdge;</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;dataFormat.direction = kDspiMsbFirst;</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;dspi_hal_configure_data_format(instance, kDspiCtar0, &amp;dataFormat);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t. </td></tr>
    <tr><td class="paramname">config</td><td>Pointer to a structure containing the user defined data format config settings. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>An error code or kStatus_Success </dd></dl>

</div>
</div>
<a class="anchor" id="ga7c8d942024ba58eda58da0e79138a5ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dspi_hal_configure_delays </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__dspi__hal.html#structdspi__delay__settings__config__t">dspi_delay_settings_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the delays for a particular CTAR, master mode only. </p>
<p>This function configures the PCS to SCK delay prescalar (PCSSCK), the PCS to SCK Delay scalar (CSSCK), the After SCK delay prescalar (PASC), the After SCK delay scalar (ASC), the Delay after transfer prescalar (PDT), and the Delay after transfer scalar (DT). The following is an example use case of this function: </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;dspi_delay_settings_config_t delayConfig;</div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;delayConfig.pcsToSckPre = 0x3;</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;delayConfig.pcsToSck = 0xF;</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;delayConfig.afterSckPre = 0x2;</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;delayConfig.afterSck = 0xA;</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;delayConfig.afterTransferPre = 0x1;</div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;delayConfig.afterTransfer = 0x5;</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;dspi_hal_configure_delays(instance, kDspiCtar0, &amp;delayConfig);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t. </td></tr>
    <tr><td class="paramname">config</td><td>Pointer to a structure containing the user defined delay config settings. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga92adcb05dbf11cc83ca953ffb81b951a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dspi_hal_configure_dma </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enableTransmit</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enableReceive</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure transmit and receive DMA requests. </p>
<p>This function configures the FIFOs to generate a DMA or interrupt request.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">enableTransmit</td><td>Configures tx fifo fill request to generate a dma or interrupt request </td></tr>
    <tr><td class="paramname">enableReceive</td><td>Configures rx fifo fill request to generate a dma or interrupt request </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga44680bcbb1a07fa1a4f2e2e7a6f9778e"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_configure_doze_mode </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configure DSPI operation during doze mode. </p>
<p>This function provides support for an externally controlled Doze mode power-saving mechanism. When disabled, the Doze mode has no effect on the DSPI, and when enable, the Doze mode will disable the DSPI.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">enable</td><td>If disable (false) doze mode has no effect on DSPI, if enabled (true), doze mode disables DSPI. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae3eb7ed021fccc8328eb4e1a7fb1f55b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dspi_hal_configure_fifos </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>disableTxFifo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>disableRxFifo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure DSPI fifos. </p>
<p>This function will allow the caller to disable/enable the TX and RX FIFOs (independently). Note that to disable, the caller must pass in a logic 1 (true) for the particular FIFO configuration. To enable, the caller must pass in a logic 0 (false). For example, to enable both the TX and RX FIFOs, the caller will make this function call </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;dspi_hal_configure_fifos(baseAddr, false, false);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">disableTxFifo</td><td>Disables (false) the TX Fifo, else enables (true) the TX Fifo </td></tr>
    <tr><td class="paramname">disableRxFifo</td><td>Disables (false) the RX Fifo, else enables (true) the RX Fifo </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6a77552509bef4c4359a2c5a3584a0a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dspi_hal_configure_interrupt </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a>&#160;</td>
          <td class="paramname"><em>interruptSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure DSPI interrupts. </p>
<p>This function will configure the various interrupt sources of the DSPI. The parameters to pass in are instance, interrupt source, and enable/disable setting. The interrupt source will be of a typedef enum whose value will be the bit position of the interrupt source setting within the RSER register. In the DSPI, all of the interrupt configuration settings reside within the one register. The typedef enum will equate each interrupt source to the bit position defined in the device header file. The function will use these bit positions in its algorithm to enable/disable the interrupt source, where interrupt source is of type dspi_status_and_interrupt_request_t. </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;temp = (SPI_RD_RSER(instance) &amp; ~interruptSrc) | (enable &lt;&lt; interruptSrc);</div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;SPI_WR_RSER(instance, temp);</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;dspi_hal_configure_interrupt(instance, kDspiTxComplete, true); &lt;- example use-case</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">interruptSrc</td><td>The interrupt source, of type dspi_status_and_interrupt_request_t </td></tr>
    <tr><td class="paramname">enable</td><td>Enable (true) or disable (false) the interrupt source to generate requests </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1002b4da3bada62efd1ab7448f8eb803"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_configure_modified_timing_format </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configure DSPI to enable modified timing format. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">enable</td><td>Enables (true) or disables(false) modified timing format. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3d0293e3cf02d323f7a7a2e67a05be77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dspi_hal_configure_pcs_polarity </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a>&#160;</td>
          <td class="paramname"><em>pcs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#gab466e73cb54b2c023459d43918c4197d">dspi_pcs_polarity_config_t</a>&#160;</td>
          <td class="paramname"><em>activeLowOrHigh</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure DSPI peripheral chip select polarity. </p>
<p>This function will take in the desired peripheral chip select (PCS) and it's corresponding desired polarity and will configure the PCS signal to operate with the desired characteristic.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">pcs</td><td>The particular peripheral chip select (parameter value is of type dspi_which_pcs_config_t) for which we wish to apply the active high or active low characteristic. </td></tr>
    <tr><td class="paramname">activeLowOrHigh</td><td>The setting for either "active high, inactive low (0)" or "active low, inactive high(1)" of type dspi_pcs_polarity_config_t. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga264d0e3c4c32a20561da83061e940858"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_configure_pcs_strobe </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configure DSPI peripheral chip select strobe enable. Configures PCS[5] to be the active-low PCS Strobe output. </p>
<p>PCS[5] is a special case that can be configured as an active low PCS strobe or as a Peripheral Chip Select in master mode. When configured as a strobe, it provides a signal to an external demultiplexer to decode PCS[0] to PCS[4] signals into as many as 128 glitch-free PCS signals.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">enable</td><td>Enable (true) PCS[5] to operate as the peripheral chip select (PCS) strobe If disable (false), PCS[5] operates as a peripheral chip select. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga13e1a1e60d3764af8d62013531914b4b"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_configure_rx_fifo_overwrite </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configure DSPI received fifo overflow overwrite enable. </p>
<p>When enabled, this function allows incoming receive data to overwrite existing data in the receive shift register when the RX FIFO is full. Otherwise when disabled, the incoming data is ignored when the RX FIFO is full.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">enable</td><td>If enabled (true), allows incoming data to overwrite rx fifo contents when full, else incoming data will be ignored. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf04b7634e79a3e88c14a6d56ca5608d5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_disable </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Disable the DSPI peripheral, set MCR MDIS to 1. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gad5281b430ceab00f8d124b706255e0ad"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_enable </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Enable the DSPI peripheral, set MCR MDIS to 0. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga249f371fbeda4d698d03125a2774b475"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dspi_hal_flush_fifos </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enableFlushTxFifo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enableFlushRxFifo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flush DSPI fifos. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">enableFlushTxFifo</td><td>Flushes (true) the TX Fifo, else do not flush (false) the TX Fifo </td></tr>
    <tr><td class="paramname">enableFlushRxFifo</td><td>Flushes (true) the RX Fifo, else do not flush (false) the RX Fifo </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1a2b722c49e1514e74a0ead8cb873d7c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t dspi_hal_get_fifo_counter_or_pointer </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#gab262d5ca72da94b034fe18d7d84ffa96">dspi_fifo_counter_pointer_t</a>&#160;</td>
          <td class="paramname"><em>desiredParameter</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get DSPI fifo counter or pointer. </p>
<p>This function will return the number of entries or the next pointer in the tx or rx fifo. The parameters to pass in are the instance and whether it is the tx or rx fifo counter or pointer you want. The later will be of an enum type that will be defined as the bitmask of those particular bit fields found in the device header file. For example: </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;return ((SPI_RD_SR_(instance) &gt;&gt; desiredParamter) &amp; 0xF);</div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;dspi_hal_get_fifo_counter_or_pointer(instance, kDspiRxFifoCounter);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">instance</td><td>Module instance number. </td></tr>
    <tr><td class="paramname">desiredParameter</td><td>Desired parameter to obtain, of type dspi_fifo_counter_pointer_t. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga48ff27d58aff46bd416cdbc68e58a1c5"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool dspi_hal_get_interrupt_config </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a>&#160;</td>
          <td class="paramname"><em>interruptSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get DSPI interrupt configuration, returns if interrupt request is enabled or disabled. </p>
<p>This function will return the requested interrupt source setting (enabled or disabled, of type bool). The parameters to pass in are instance and interrupt source. It will utilize the same enum defines for the interrupt sources as described in the "interrupt configuration" function. The function will use these bit positions in its algorithm to obtain the desired interrupt source setting. </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160; return ((SPI_RD_RSER(instance) &amp; interruptSrc) &gt;&gt; interruptSrc);</div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;getInterruptSetting = dspi_hal_get_interrupt_config(instance, kDspiTxComplete);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">interruptSrc</td><td>The interrupt source, of type dspi_status_and_interrupt_request_t. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Configuration of interrupt request: enable (true) or disable (false). </dd></dl>

</div>
</div>
<a class="anchor" id="ga36eaf2325fe91104dd009e7f7c52680d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool dspi_hal_get_status_flag </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#ga4eede4254ab5c5dcc6455290794df4bb">dspi_status_and_interrupt_request_t</a>&#160;</td>
          <td class="paramname"><em>statusFlag</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get DSPI status flag state. </p>
<p>The status flag will be defined in the same enum as the interrupt source enable as the bit position of the interrupt source and corresponding status flag are the same in the RSER and SR registers. The function will use these bit positions in its algorithm to obtain the desired flag state, similar to the dspi_get_interrupt_config function. </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;return ((SPI_RD_SR(instance) &amp; statusFlag) &gt;&gt; statusFlag);</div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;getStatus = dspi_hal_get_status_flag(instance, kDspiTxComplete);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">instance</td><td>Module instance number. </td></tr>
    <tr><td class="paramname">statusFlag</td><td>The status flag, of type dspi_status_and_interrupt_request_t. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga8b0e97aaf247f2f27330e2b67a4d9b66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__platform__status.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> dspi_hal_master_init </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__dspi__hal.html#structdspi__master__config__t">dspi_master_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>calculatedBaudRate</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the DSPI peripheral in master mode. </p>
<p>This function will initialize the module to user defined settings and default settings in master mode. Here is an example demonstrating how to define the <a class="el" href="group__dspi__hal.html#structdspi__master__config__t" title="DSPI hardware configuration settings for master mode. ">dspi_master_config_t</a> structure and call the dspi_hal_master_init function: </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;dspi_master_config_t dspiConfig;</div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;dspiConfig.isEnabled = false;</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;dspiConfig.whichCtar = kDspiCtar0;</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;dspiConfig.bitsPerSec = 0;</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;dspiConfig.sourceClockInHz = dspiSourceClock;</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;dspiConfig.isSckContinuous = false;</div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;dspiConfig.whichPcs = kDspiPcs0;</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;dspiConfig.pcsPolarity = kDspiPcs_ActiveLow;</div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;dspiConfig.masterInSample = kDspiSckToSin_0Clock;</div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;dspiConfig.isModifiedTimingFormatEnabled = false;</div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;dspiConfig.isTxFifoDisabled = false;</div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;dspiConfig.isRxFifoDisabled = false;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;dspiConfig.dataConfig.bitsPerFrame = 16;</div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;dspiConfig.dataConfig.clkPolarity = kDspiClockPolarity_ActiveHigh;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;dspiConfig.dataConfig.clkPhase = kDspiClockPhase_FirstEdge;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;dspiConfig.dataConfig.direction = kDspiMsbFirst;</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;dspi_hal_master_init(baseAddr, &amp;dspiConfig, calculatedBaudRate);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">config</td><td>Pointer to the master mode configuration data structure. </td></tr>
    <tr><td class="paramname">calculatedBaudRate</td><td>The calculated baud rate passed back to the user for them to determine if the calculated baud rate is close enough to meet their needs. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>An error code or kStatus_Success. </dd></dl>

</div>
</div>
<a class="anchor" id="ga73fd5db117ff88145fb00ee4a2a5af2c"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static uint32_t dspi_hal_read_data </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Read data from the data buffer. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaa3dc131245b628252df9a49d6fbbc59a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dspi_hal_reset </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Restore DSPI to reset configuration. </p>
<p>This function basically resets all of the DSPI registers to their default setting including disabling the module.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf08875a75c0ee31b1e9debd9ce35df53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dspi_hal_set_baud </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>bitsPerSec</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>sourceClockInHz</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the DSPI baud rate in bits per second. </p>
<p>This function will take in the desired bitsPerSec (baud rate) and will calculate the nearest possible baud rate without exceeding the desired baud rate, and will return the calculated baud rate in bits-per-second. It requires that the caller also provide the frequency of the module source clock (in Hz).</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t. </td></tr>
    <tr><td class="paramname">bitsPerSec</td><td>The desired baud rate in bits per second. </td></tr>
    <tr><td class="paramname">sourceClockInHz</td><td>Module source input clock in Hz. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The actual calculated baud rate. </dd></dl>

</div>
</div>
<a class="anchor" id="gadc7156d6f3d12b5720934d389b29114f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dspi_hal_set_baud_divisors </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a>&#160;</td>
          <td class="paramname"><em>whichCtar</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__dspi__hal.html#structdspi__baud__rate__divisors__t">dspi_baud_rate_divisors_t</a> *&#160;</td>
          <td class="paramname"><em>divisors</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the baud rate divisors manually. </p>
<p>This function allows the caller to manually set the baud rate divisors in the event that these dividers are known and the caller does not wish to call the dspi_hal_set_baud function.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">whichCtar</td><td>The desired Clock and Transfer Attributes Register (CTAR) of type dspi_ctar_selection_t. </td></tr>
    <tr><td class="paramname">divisors</td><td>Pointer to a structure containing the user defined baud rate divisor settings. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf292a8d8cda79575cf8cd9bf48be5a3a"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_set_datain_samplepoint </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#gae783895e2917abe07adbe27a253510a2">dspi_master_sample_point_t</a>&#160;</td>
          <td class="paramname"><em>samplePnt</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configures when the DSPI master samples SIN in Modified Transfer Format. </p>
<p>This function controls when the DSPI master samples SIN (data in) in the Modified Transfer Format. Note that this is valid only when the CPHA bit in the CTAR register is 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">samplePnt</td><td>selects when the data in (SIN) is sampled, of type dspi_master_sample_point_t. This value selects either 0, 1, or 2 system clocks between the SCK edge and the SIN (data in) sample. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1a689677adaa79d0ffbcc600666ce48f"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_set_master_slave </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dspi__types.html#gad7f974015f32db057dafada8b95641aa">dspi_master_slave_mode_t</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Configure DSPI for master or slave. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">mode</td><td>Mode setting (master or slave) of type dspi_master_slave_mode_t. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gad0c6ffe0f23d66365361d6c80ce797dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__platform__status.html#gaaabdaf7ee58ca7269bd4bf24efcde092">status_t</a> dspi_hal_slave_init </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="group__dspi__hal.html#structdspi__slave__config__t">dspi_slave_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the DSPI peripheral in slave mode. </p>
<p>This function initializes the DSPI module for slave mode. Here is an example demonstrating how to define the <a class="el" href="group__dspi__hal.html#structdspi__slave__config__t" title="DSPI hardware configuration settings for slave mode. ">dspi_slave_config_t</a> structure and call the dspi_hal_slave_init function: </p><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;dspi_slave_config_t dspiConfig;</div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;dspiConfig.isEnabled = false;</div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;dspiConfig.isTxFifoDisabled = false;</div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;dspiConfig.isRxFifoDisabled = false;</div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;dspiConfig.dataConfig.bitsPerFrame = 16;</div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;dspiConfig.dataConfig.clkPolarity = kDspiClockPolarity_ActiveHigh;</div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;dspiConfig.dataConfig.clkPhase = kDspiClockPhase_FirstEdge;</div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;dspi_hal_slave_init(baseAddr, &amp;dspiConfig);</div>
</div><!-- fragment --><dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">config</td><td>Pointer to the slave mode configuration data structure. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>An error code or kStatus_Success. </dd></dl>

</div>
</div>
<a class="anchor" id="gaca4daed63392cf2b4c173e96b1e3ed4d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_start_transfer </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Starts DSPI transfers, clears HALT bit in MCR. </p>
<p>This function call called whenever the module is ready to begin data transfers in either master or slave mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga605cca1b3b77b4a5cc587d39e67fedee"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_stop_transfer </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Stops (halts) DSPI transfers, sets HALT bit in MCR. </p>
<p>This function call called stop data transfers in either master or slave mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gafb500121ae5baa10f42047ba78552493"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void dspi_hal_write_data_slave_mode </td>
          <td>(</td>
          <td class="paramtype">SPI_Type *&#160;</td>
          <td class="paramname"><em>baseAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>data</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Write data into the data buffer, slave mode. </p>
<p>In slave mode, up to 32-bit words may be written.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">baseAddr</td><td>Module base address </td></tr>
    <tr><td class="paramname">data</td><td>The data to send. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga5683d016c2f384b102ed3eabaf7bfb60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dspi_delay_settings_config_t::afterSck</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>After SCK delay scalar (ASC) </p>

</div>
</div>
<a class="anchor" id="ga99129b1eaed5e6af1454cbe5f4f14022"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dspi_delay_settings_config_t::afterSckPre</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>After SCK delay prescalar (PASC) </p>

</div>
</div>
<a class="anchor" id="ga7398f59255a5bcfc9e242680e32c4619"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dspi_delay_settings_config_t::afterTransfer</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay after transfer scalar (DT) </p>

</div>
</div>
<a class="anchor" id="ga8d67722144e0f73b64d9782a5baa4bc6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dspi_delay_settings_config_t::afterTransferPre</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Delay after transfer prescalar (PDT) </p>

</div>
</div>
<a class="anchor" id="ga7ae1b66ab2f4a6d2d1208cb28fe4f286"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dspi_baud_rate_divisors_t::baudRateDivisor</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud Rate scaler parameter setting </p>

</div>
</div>
<a class="anchor" id="ga99d8d0dec68d5d2c1de35f8bb8b66a75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dspi_data_format_config_t::bitsPerFrame</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bits per frame, min 4, max 16 (master), 32 (slave) </p>

</div>
</div>
<a class="anchor" id="ga5d2d96624b3e3f07e10318d634bae6aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dspi_master_config_t::bitsPerSec</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud rate in bits per second. </p>

</div>
</div>
<a class="anchor" id="gaa9ec273f1b798a04c27b327062f369cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_command_config_t::clearTransferCount</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears SPI_TCNT field; cleared before transmission starts </p>

</div>
</div>
<a class="anchor" id="gad751cbe15bfe01f02088e2a36059774a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__types.html#ga4269ec144334dd60666a92e6fd2c1476">dspi_clock_phase_t</a> dspi_data_format_config_t::clkPhase</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clock phase setting to change and capture data </p>

</div>
</div>
<a class="anchor" id="ga8926c27980536d08b063f984cc5dc751"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__types.html#ga1e0a9074742794ef89f597d220296651">dspi_clock_polarity_t</a> dspi_data_format_config_t::clkPolarity</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Active high or low clock polarity </p>

</div>
</div>
<a class="anchor" id="ga2a0fd15ecde8e788b1b549af56a764b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a> dspi_master_config_t::dataConfig</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data format configuration structure </p>

</div>
</div>
<a class="anchor" id="ga390dbd59c3f76acb1071799e66548e25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__hal.html#structdspi__data__format__config__t">dspi_data_format_config_t</a> dspi_slave_config_t::dataConfig</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Data format configuration structure </p>

</div>
</div>
<a class="anchor" id="ga7b5fc2246586c461ebd0325bba2e3113"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__types.html#ga06fad8ae17b680f6dddfd798c9d3b30d">dspi_shift_direction_t</a> dspi_data_format_config_t::direction</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>MSB or LSB data shift direction This setting relevant only in master mode and can be ignored in slave mode </p>

</div>
</div>
<a class="anchor" id="ga0f48ca03566631b4a13e24450644df29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_baud_rate_divisors_t::doubleBaudRate</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Double Baud rate parameter setting </p>

</div>
</div>
<a class="anchor" id="ga6755300868dc9a42caf2d60f7b639b88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_command_config_t::isChipSelectContinuous</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Option to enable the continuous assertion of chip select between transfers </p>

</div>
</div>
<a class="anchor" id="ga996c395bf802e45d196955b092201983"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_master_config_t::isEnabled</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set to true to enable the DSPI peripheral. </p>

</div>
</div>
<a class="anchor" id="ga0455c10258d06e9b23b72b45064b26cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_slave_config_t::isEnabled</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Set to true to enable the DSPI peripheral. </p>

</div>
</div>
<a class="anchor" id="ga54b6b3382baca02c2c60e6d44d72f1cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_command_config_t::isEndOfQueue</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Signals that the current transfer is the last in the queue </p>

</div>
</div>
<a class="anchor" id="ga7fdc91f9481c4be3f2185caeb8a42b60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_master_config_t::isModifiedTimingFormatEnabled</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable(0) or Enable(1) modified timing format. </p>

</div>
</div>
<a class="anchor" id="ga1ca6a6ca8bba343b91b53259a6ca0c82"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_master_config_t::isRxFifoDisabled</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable(1) or Enable(0) rx fifo </p>

</div>
</div>
<a class="anchor" id="ga7baead2ba09f2b30d71c51ad447ab0d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_slave_config_t::isRxFifoDisabled</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable(1) or Enable(0) rx fifo </p>

</div>
</div>
<a class="anchor" id="gaa20656e0643df0fcef8febbcdb47cf8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_master_config_t::isSckContinuous</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable(0) or Enable(1) continuous SCK operation </p>

</div>
</div>
<a class="anchor" id="ga96143fbacfedad51747ad62eee92e773"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_master_config_t::isTxFifoDisabled</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable(1) or Enable(0) tx fifo </p>

</div>
</div>
<a class="anchor" id="ga8f74003d1d513f571b237dde6c53d3be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool dspi_slave_config_t::isTxFifoDisabled</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Disable(1) or Enable(0) tx fifo </p>

</div>
</div>
<a class="anchor" id="ga71e1f46868e8d3011fb3c36fd3766ebb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__types.html#gae783895e2917abe07adbe27a253510a2">dspi_master_sample_point_t</a> dspi_master_config_t::masterInSample</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Master data-in (SIN) sample point setting. </p>

</div>
</div>
<a class="anchor" id="ga377f6f21375fc570c6c8e6f1b702004c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__types.html#gab466e73cb54b2c023459d43918c4197d">dspi_pcs_polarity_config_t</a> dspi_master_config_t::pcsPolarity</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Peripheral Chip Select (pcs) polarity setting. </p>

</div>
</div>
<a class="anchor" id="gaed5939128f1e1f5651df7f09f873a278"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dspi_delay_settings_config_t::pcsToSck</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK Delay scalar (CSSCK) </p>

</div>
</div>
<a class="anchor" id="gab53bc27ec935a70f9c3a8aa5808cde21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dspi_delay_settings_config_t::pcsToSckPre</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>PCS to SCK delay prescalar (PCSSCK) </p>

</div>
</div>
<a class="anchor" id="ga02c5427e2aac3b69148d10313355ef49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dspi_baud_rate_divisors_t::prescaleDivisor</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Baud Rate Prescalar parameter setting </p>

</div>
</div>
<a class="anchor" id="gaac380ff31ff30bfa8e44d237b10dbdc0"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">const uint32_t s_baudrateScaler[]</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">= { 2, 4, 6, 8, 16, 32, 64, 128, 256, 512, 1024, 2048,</div>
<div class="line">                                           4096, 8192, 16384, 32768 }</div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga12225a413c82d42b181fbca134d33eb4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t dspi_master_config_t::sourceClockInHz</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Module source clock </p>

</div>
</div>
<a class="anchor" id="ga822cafb9ccbaac368bdd456f004dd7f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> dspi_master_config_t::whichCtar</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Desired Clock and Transfer Attributes Register (CTAR) </p>

</div>
</div>
<a class="anchor" id="gac142820d982b6ba9957cda219f75c622"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__types.html#ga992d5562af4cf4c45371feb8c5c1a1bf">dspi_ctar_selection_t</a> dspi_command_config_t::whichCtar</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The desired Clock and Transfer Attributes Register (CTAR) to use for CTAS </p>

</div>
</div>
<a class="anchor" id="gad3319bd8a9750355a5fa29a18044d53a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__types.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a> dspi_master_config_t::whichPcs</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Desired Peripheral Chip Select (pcs) </p>

</div>
</div>
<a class="anchor" id="ga5d159d52ac265c93454da2789f17aa01"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__dspi__types.html#ga3d9d9a8fe16a51e6c697a547ab65bef1">dspi_which_pcs_config_t</a> dspi_command_config_t::whichPcs</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The desired PCS signal to use for the data transfer </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Jun 3 2015 16:21:26 for Kinetis Bootloader by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
