In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMOption.a_clang_-O0:

Arg.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x3, [sp, #32]
  18:	str	x4, [sp, #40]
  1c:	str	x0, [sp, #24]
  20:	str	w5, [sp, #20]
  24:	str	x6, [sp, #8]
  28:	ldr	x8, [sp, #24]
  2c:	ldur	q0, [x29, #-16]
  30:	str	q0, [x8]
  34:	ldr	x9, [sp, #8]
  38:	str	x9, [x8, #16]
  3c:	ldr	q0, [sp, #32]
  40:	stur	q0, [x8, #24]
  44:	ldr	w10, [sp, #20]
  48:	str	w10, [x8, #40]
  4c:	ldrb	w10, [x8, #44]
  50:	and	w10, w10, #0xfffffffe
  54:	strb	w10, [x8, #44]
  58:	ldrb	w10, [x8, #44]
  5c:	and	w10, w10, #0xfffffffd
  60:	strb	w10, [x8, #44]
  64:	add	x0, x8, #0x30
  68:	str	x8, [sp]
  6c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  70:	ldr	x8, [sp]
  74:	add	x0, x8, #0x50
  78:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  7c:	ldp	x29, x30, [sp, #64]
  80:	add	sp, sp, #0x50
  84:	ret

0000000000000088 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>:
  88:	sub	sp, sp, #0x60
  8c:	stp	x29, x30, [sp, #80]
  90:	add	x29, sp, #0x50
  94:	add	x8, sp, #0x18
  98:	stur	x1, [x29, #-16]
  9c:	stur	x2, [x29, #-8]
  a0:	stur	x3, [x29, #-32]
  a4:	stur	x4, [x29, #-24]
  a8:	str	x0, [sp, #40]
  ac:	str	w5, [sp, #36]
  b0:	str	x6, [sp, #24]
  b4:	str	x7, [sp, #16]
  b8:	ldr	x9, [sp, #40]
  bc:	ldur	q0, [x29, #-16]
  c0:	str	q0, [x9]
  c4:	ldr	x10, [sp, #16]
  c8:	str	x10, [x9, #16]
  cc:	ldur	q0, [x29, #-32]
  d0:	stur	q0, [x9, #24]
  d4:	ldr	w11, [sp, #36]
  d8:	str	w11, [x9, #40]
  dc:	ldrb	w11, [x9, #44]
  e0:	and	w11, w11, #0xfffffffe
  e4:	strb	w11, [x9, #44]
  e8:	ldrb	w11, [x9, #44]
  ec:	and	w11, w11, #0xfffffffd
  f0:	strb	w11, [x9, #44]
  f4:	add	x0, x9, #0x30
  f8:	str	x8, [sp, #8]
  fc:	str	x9, [sp]
 100:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 104:	ldr	x8, [sp]
 108:	add	x0, x8, #0x50
 10c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 110:	ldr	x8, [sp]
 114:	add	x0, x8, #0x30
 118:	ldr	x1, [sp, #8]
 11c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 120:	ldp	x29, x30, [sp, #80]
 124:	add	sp, sp, #0x60
 128:	ret

000000000000012c <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcS5_PKS1_>:
 12c:	sub	sp, sp, #0x70
 130:	stp	x29, x30, [sp, #96]
 134:	add	x29, sp, #0x60
 138:	ldr	x8, [x29, #16]
 13c:	add	x9, sp, #0x28
 140:	add	x10, sp, #0x20
 144:	stur	x1, [x29, #-16]
 148:	stur	x2, [x29, #-8]
 14c:	stur	x3, [x29, #-32]
 150:	stur	x4, [x29, #-24]
 154:	stur	x0, [x29, #-40]
 158:	stur	w5, [x29, #-44]
 15c:	str	x6, [sp, #40]
 160:	str	x7, [sp, #32]
 164:	str	x8, [sp, #24]
 168:	ldur	x8, [x29, #-40]
 16c:	ldur	q0, [x29, #-16]
 170:	str	q0, [x8]
 174:	ldr	x11, [sp, #24]
 178:	str	x11, [x8, #16]
 17c:	ldur	q0, [x29, #-32]
 180:	stur	q0, [x8, #24]
 184:	ldur	w12, [x29, #-44]
 188:	str	w12, [x8, #40]
 18c:	ldrb	w12, [x8, #44]
 190:	and	w12, w12, #0xfffffffe
 194:	strb	w12, [x8, #44]
 198:	ldrb	w12, [x8, #44]
 19c:	and	w12, w12, #0xfffffffd
 1a0:	strb	w12, [x8, #44]
 1a4:	add	x0, x8, #0x30
 1a8:	str	x9, [sp, #16]
 1ac:	str	x10, [sp, #8]
 1b0:	str	x8, [sp]
 1b4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1b8:	ldr	x8, [sp]
 1bc:	add	x0, x8, #0x50
 1c0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1c4:	ldr	x8, [sp]
 1c8:	add	x0, x8, #0x30
 1cc:	ldr	x1, [sp, #16]
 1d0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1d4:	ldr	x8, [sp]
 1d8:	add	x0, x8, #0x30
 1dc:	ldr	x1, [sp, #8]
 1e0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 1e4:	ldp	x29, x30, [sp, #96]
 1e8:	add	sp, sp, #0x70
 1ec:	ret

00000000000001f0 <_ZN4llvm3opt3ArgD1Ev>:
 1f0:	sub	sp, sp, #0x30
 1f4:	stp	x29, x30, [sp, #32]
 1f8:	add	x29, sp, #0x20
 1fc:	mov	w8, #0x1                   	// #1
 200:	stur	x0, [x29, #-8]
 204:	ldur	x9, [x29, #-8]
 208:	ldrb	w10, [x9, #44]
 20c:	lsr	w10, w10, w8
 210:	and	w8, w10, w8
 214:	and	w8, w8, #0xff
 218:	str	x9, [sp, #8]
 21c:	cbz	w8, 27c <_ZN4llvm3opt3ArgD1Ev+0x8c>
 220:	stur	wzr, [x29, #-12]
 224:	ldr	x8, [sp, #8]
 228:	add	x0, x8, #0x30
 22c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 230:	str	w0, [sp, #16]
 234:	ldur	w8, [x29, #-12]
 238:	ldr	w9, [sp, #16]
 23c:	cmp	w8, w9
 240:	b.eq	27c <_ZN4llvm3opt3ArgD1Ev+0x8c>  // b.none
 244:	ldr	x8, [sp, #8]
 248:	add	x0, x8, #0x30
 24c:	ldur	w9, [x29, #-12]
 250:	mov	w1, w9
 254:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 258:	ldr	x8, [x0]
 25c:	str	x8, [sp]
 260:	cbz	x8, 26c <_ZN4llvm3opt3ArgD1Ev+0x7c>
 264:	ldr	x0, [sp]
 268:	bl	0 <_ZdaPv>
 26c:	ldur	w8, [x29, #-12]
 270:	add	w8, w8, #0x1
 274:	stur	w8, [x29, #-12]
 278:	b	234 <_ZN4llvm3opt3ArgD1Ev+0x44>
 27c:	ldr	x8, [sp, #8]
 280:	add	x0, x8, #0x50
 284:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 288:	ldr	x8, [sp, #8]
 28c:	add	x0, x8, #0x30
 290:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 294:	ldp	x29, x30, [sp, #32]
 298:	add	sp, sp, #0x30
 29c:	ret

00000000000002a0 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>:
 2a0:	sub	sp, sp, #0x60
 2a4:	stp	x29, x30, [sp, #80]
 2a8:	add	x29, sp, #0x50
 2ac:	adrp	x8, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2b0:	add	x8, x8, #0x0
 2b4:	adrp	x9, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2b8:	add	x9, x9, #0x0
 2bc:	adrp	x10, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2c0:	add	x10, x10, #0x0
 2c4:	adrp	x11, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2c8:	add	x11, x11, #0x0
 2cc:	stur	x0, [x29, #-8]
 2d0:	stur	x1, [x29, #-16]
 2d4:	ldur	x12, [x29, #-8]
 2d8:	ldur	x0, [x29, #-16]
 2dc:	mov	x1, x8
 2e0:	stur	x9, [x29, #-32]
 2e4:	str	x10, [sp, #40]
 2e8:	str	x11, [sp, #32]
 2ec:	str	x12, [sp, #24]
 2f0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 2f4:	ldur	x8, [x29, #-16]
 2f8:	mov	x0, x8
 2fc:	ldur	x1, [x29, #-32]
 300:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 304:	ldur	x1, [x29, #-16]
 308:	ldr	x8, [sp, #24]
 30c:	mov	x0, x8
 310:	bl	0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
 314:	ldur	x0, [x29, #-16]
 318:	ldr	x1, [sp, #40]
 31c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 320:	ldr	x8, [sp, #24]
 324:	ldr	w1, [x8, #40]
 328:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 32c:	ldur	x8, [x29, #-16]
 330:	mov	x0, x8
 334:	ldr	x1, [sp, #32]
 338:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 33c:	stur	wzr, [x29, #-20]
 340:	ldr	x8, [sp, #24]
 344:	add	x9, x8, #0x30
 348:	mov	x0, x9
 34c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 350:	stur	w0, [x29, #-24]
 354:	ldur	w8, [x29, #-20]
 358:	ldur	w9, [x29, #-24]
 35c:	cmp	w8, w9
 360:	b.eq	3d4 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0x134>  // b.none
 364:	ldur	w8, [x29, #-20]
 368:	cbz	w8, 37c <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0xdc>
 36c:	ldur	x0, [x29, #-16]
 370:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 374:	add	x1, x1, #0x0
 378:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 37c:	ldur	x0, [x29, #-16]
 380:	adrp	x8, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 384:	add	x8, x8, #0x0
 388:	mov	x1, x8
 38c:	str	x8, [sp, #16]
 390:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 394:	ldr	x8, [sp, #24]
 398:	add	x9, x8, #0x30
 39c:	ldur	w10, [x29, #-20]
 3a0:	mov	w1, w10
 3a4:	str	x0, [sp, #8]
 3a8:	mov	x0, x9
 3ac:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3b0:	ldr	x1, [x0]
 3b4:	ldr	x0, [sp, #8]
 3b8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3bc:	ldr	x1, [sp, #16]
 3c0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3c4:	ldur	w8, [x29, #-20]
 3c8:	add	w8, w8, #0x1
 3cc:	stur	w8, [x29, #-20]
 3d0:	b	354 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE+0xb4>
 3d4:	ldur	x0, [x29, #-16]
 3d8:	adrp	x1, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3dc:	add	x1, x1, #0x0
 3e0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 3e4:	ldp	x29, x30, [sp, #80]
 3e8:	add	sp, sp, #0x60
 3ec:	ret

00000000000003f0 <_ZNK4llvm3opt3Arg4dumpEv>:
 3f0:	sub	sp, sp, #0x30
 3f4:	stp	x29, x30, [sp, #32]
 3f8:	add	x29, sp, #0x20
 3fc:	stur	x0, [x29, #-8]
 400:	ldur	x0, [x29, #-8]
 404:	str	x0, [sp, #16]
 408:	bl	0 <_ZN4llvm4dbgsEv>
 40c:	ldr	x8, [sp, #16]
 410:	str	x0, [sp, #8]
 414:	mov	x0, x8
 418:	ldr	x1, [sp, #8]
 41c:	bl	2a0 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>
 420:	ldp	x29, x30, [sp, #32]
 424:	add	sp, sp, #0x30
 428:	ret

000000000000042c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE>:
 42c:	stp	x29, x30, [sp, #-32]!
 430:	str	x28, [sp, #16]
 434:	mov	x29, sp
 438:	sub	sp, sp, #0x240
 43c:	stur	x8, [x29, #-8]
 440:	stur	x0, [x29, #-16]
 444:	stur	x1, [x29, #-24]
 448:	ldur	x9, [x29, #-16]
 44c:	add	x0, x9, #0x50
 450:	str	x8, [sp, #48]
 454:	str	x9, [sp, #40]
 458:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 45c:	tbnz	w0, #0, 464 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x38>
 460:	b	480 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x54>
 464:	ldr	x8, [sp, #40]
 468:	add	x0, x8, #0x50
 46c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 470:	ldur	x1, [x29, #-24]
 474:	ldr	x8, [sp, #48]
 478:	bl	42c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE>
 47c:	b	574 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x148>
 480:	add	x8, sp, #0x118
 484:	mov	x0, x8
 488:	str	x8, [sp, #32]
 48c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 490:	add	x0, sp, #0xe8
 494:	ldr	x1, [sp, #32]
 498:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 49c:	add	x8, sp, #0x58
 4a0:	mov	x0, x8
 4a4:	str	x8, [sp, #24]
 4a8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4ac:	ldur	x1, [x29, #-24]
 4b0:	ldr	x0, [sp, #40]
 4b4:	ldr	x2, [sp, #24]
 4b8:	bl	584 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
 4bc:	ldr	x0, [sp, #24]
 4c0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4c4:	str	x0, [sp, #80]
 4c8:	ldr	x0, [sp, #24]
 4cc:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4d0:	str	x0, [sp, #72]
 4d4:	ldr	x8, [sp, #80]
 4d8:	ldr	x9, [sp, #72]
 4dc:	cmp	x8, x9
 4e0:	b.eq	52c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0x100>  // b.none
 4e4:	ldr	x8, [sp, #80]
 4e8:	add	x0, sp, #0x58
 4ec:	str	x8, [sp, #16]
 4f0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 4f4:	ldr	x8, [sp, #16]
 4f8:	cmp	x8, x0
 4fc:	b.eq	50c <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xe0>  // b.none
 500:	add	x0, sp, #0xe8
 504:	mov	w1, #0x20                  	// #32
 508:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 50c:	ldr	x8, [sp, #80]
 510:	ldr	x1, [x8]
 514:	add	x0, sp, #0xe8
 518:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 51c:	ldr	x8, [sp, #80]
 520:	add	x8, x8, #0x8
 524:	str	x8, [sp, #80]
 528:	b	4d4 <_ZNK4llvm3opt3Arg11getAsStringB5cxx11ERKNS0_7ArgListE+0xa8>
 52c:	add	x8, sp, #0xe8
 530:	mov	x0, x8
 534:	str	x8, [sp, #8]
 538:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 53c:	add	x8, sp, #0x38
 540:	str	x0, [sp, #56]
 544:	str	x1, [sp, #64]
 548:	ldr	x9, [sp, #48]
 54c:	str	x8, [sp]
 550:	mov	x8, x9
 554:	ldr	x0, [sp]
 558:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 55c:	add	x0, sp, #0x58
 560:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 564:	ldr	x0, [sp, #8]
 568:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 56c:	add	x0, sp, #0x118
 570:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 574:	add	sp, sp, #0x240
 578:	ldr	x28, [sp, #16]
 57c:	ldp	x29, x30, [sp], #32
 580:	ret

0000000000000584 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>:
 584:	stp	x29, x30, [sp, #-32]!
 588:	str	x28, [sp, #16]
 58c:	mov	x29, sp
 590:	sub	sp, sp, #0x2c0
 594:	stur	x0, [x29, #-8]
 598:	stur	x1, [x29, #-16]
 59c:	stur	x2, [x29, #-24]
 5a0:	ldur	x8, [x29, #-8]
 5a4:	mov	x0, x8
 5a8:	str	x8, [sp, #192]
 5ac:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5b0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5b4:	subs	w9, w0, #0x0
 5b8:	mov	w8, w9
 5bc:	ubfx	x8, x8, #0, #32
 5c0:	cmp	x8, #0x3
 5c4:	str	x8, [sp, #184]
 5c8:	b.hi	8b0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x32c>  // b.pmore
 5cc:	adrp	x8, 0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5d0:	add	x8, x8, #0x0
 5d4:	ldr	x11, [sp, #184]
 5d8:	ldrsw	x10, [x8, x11, lsl #2]
 5dc:	add	x9, x8, x10
 5e0:	br	x9
 5e4:	ldur	x0, [x29, #-24]
 5e8:	ldr	x8, [sp, #192]
 5ec:	add	x9, x8, #0x30
 5f0:	str	x0, [sp, #176]
 5f4:	mov	x0, x9
 5f8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 5fc:	ldr	x8, [sp, #192]
 600:	add	x9, x8, #0x30
 604:	str	x0, [sp, #168]
 608:	mov	x0, x9
 60c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 610:	ldr	x8, [sp, #176]
 614:	str	x0, [sp, #160]
 618:	mov	x0, x8
 61c:	ldr	x1, [sp, #168]
 620:	ldr	x2, [sp, #160]
 624:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 628:	b	8b0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x32c>
 62c:	add	x8, sp, #0x198
 630:	mov	x0, x8
 634:	str	x8, [sp, #152]
 638:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 63c:	add	x8, sp, #0x168
 640:	mov	x0, x8
 644:	ldr	x1, [sp, #152]
 648:	str	x8, [sp, #144]
 64c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 650:	ldr	x0, [sp, #192]
 654:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 658:	str	x0, [sp, #344]
 65c:	str	x1, [sp, #352]
 660:	ldr	x1, [sp, #344]
 664:	ldr	x2, [sp, #352]
 668:	ldr	x0, [sp, #144]
 66c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 670:	str	wzr, [sp, #340]
 674:	ldr	x8, [sp, #192]
 678:	mov	x0, x8
 67c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 680:	str	w0, [sp, #336]
 684:	ldr	w8, [sp, #340]
 688:	ldr	w9, [sp, #336]
 68c:	cmp	w8, w9
 690:	b.eq	6d8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x154>  // b.none
 694:	ldr	w8, [sp, #340]
 698:	cbz	w8, 6a8 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x124>
 69c:	add	x0, sp, #0x168
 6a0:	mov	w1, #0x2c                  	// #44
 6a4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6a8:	ldr	w1, [sp, #340]
 6ac:	ldr	x0, [sp, #192]
 6b0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6b4:	add	x8, sp, #0x168
 6b8:	str	x0, [sp, #136]
 6bc:	mov	x0, x8
 6c0:	ldr	x1, [sp, #136]
 6c4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6c8:	ldr	w8, [sp, #340]
 6cc:	add	w8, w8, #0x1
 6d0:	str	w8, [sp, #340]
 6d4:	b	684 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x100>
 6d8:	ldur	x0, [x29, #-24]
 6dc:	ldur	x8, [x29, #-16]
 6e0:	add	x9, sp, #0x168
 6e4:	str	x0, [sp, #128]
 6e8:	mov	x0, x9
 6ec:	str	x8, [sp, #120]
 6f0:	str	x9, [sp, #112]
 6f4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 6f8:	add	x8, sp, #0x120
 6fc:	str	x0, [sp, #288]
 700:	str	x1, [sp, #296]
 704:	add	x9, sp, #0x130
 708:	mov	x0, x9
 70c:	mov	x1, x8
 710:	str	x9, [sp, #104]
 714:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 718:	ldr	x0, [sp, #120]
 71c:	ldr	x1, [sp, #104]
 720:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 724:	add	x1, sp, #0x148
 728:	str	x0, [sp, #328]
 72c:	ldr	x0, [sp, #128]
 730:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 734:	ldr	x0, [sp, #112]
 738:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 73c:	add	x0, sp, #0x198
 740:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 744:	b	8b0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x32c>
 748:	ldur	x0, [x29, #-24]
 74c:	ldur	x8, [x29, #-16]
 750:	ldr	x9, [sp, #192]
 754:	str	x0, [sp, #96]
 758:	mov	x0, x9
 75c:	str	x8, [sp, #88]
 760:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 764:	ldr	x8, [sp, #192]
 768:	str	w0, [sp, #84]
 76c:	mov	x0, x8
 770:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 774:	str	x0, [sp, #264]
 778:	str	x1, [sp, #272]
 77c:	ldr	x0, [sp, #192]
 780:	mov	w10, wzr
 784:	mov	w1, w10
 788:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 78c:	add	x8, sp, #0xf8
 790:	str	x0, [sp, #72]
 794:	mov	x0, x8
 798:	ldr	x1, [sp, #72]
 79c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 7a0:	ldr	x2, [sp, #264]
 7a4:	ldr	x3, [sp, #272]
 7a8:	ldr	x4, [sp, #248]
 7ac:	ldr	x5, [sp, #256]
 7b0:	ldr	x0, [sp, #88]
 7b4:	ldr	w1, [sp, #84]
 7b8:	bl	0 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_>
 7bc:	add	x1, sp, #0x118
 7c0:	str	x0, [sp, #280]
 7c4:	ldr	x0, [sp, #96]
 7c8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 7cc:	ldur	x0, [x29, #-24]
 7d0:	ldr	x8, [sp, #192]
 7d4:	add	x9, x8, #0x30
 7d8:	str	x0, [sp, #64]
 7dc:	mov	x0, x9
 7e0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 7e4:	add	x1, x0, #0x8
 7e8:	ldr	x8, [sp, #192]
 7ec:	add	x0, x8, #0x30
 7f0:	str	x1, [sp, #56]
 7f4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 7f8:	ldr	x8, [sp, #64]
 7fc:	str	x0, [sp, #48]
 800:	mov	x0, x8
 804:	ldr	x1, [sp, #56]
 808:	ldr	x2, [sp, #48]
 80c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 810:	b	8b0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x32c>
 814:	ldur	x0, [x29, #-24]
 818:	ldur	x8, [x29, #-16]
 81c:	ldr	x9, [sp, #192]
 820:	str	x0, [sp, #40]
 824:	mov	x0, x9
 828:	str	x8, [sp, #32]
 82c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 830:	add	x8, sp, #0xc8
 834:	str	x0, [sp, #200]
 838:	str	x1, [sp, #208]
 83c:	add	x9, sp, #0xd8
 840:	mov	x0, x9
 844:	mov	x1, x8
 848:	str	x9, [sp, #24]
 84c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 850:	ldr	x0, [sp, #32]
 854:	ldr	x1, [sp, #24]
 858:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 85c:	add	x1, sp, #0xf0
 860:	str	x0, [sp, #240]
 864:	ldr	x0, [sp, #40]
 868:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 86c:	ldur	x0, [x29, #-24]
 870:	ldr	x8, [sp, #192]
 874:	add	x9, x8, #0x30
 878:	str	x0, [sp, #16]
 87c:	mov	x0, x9
 880:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 884:	ldr	x8, [sp, #192]
 888:	add	x9, x8, #0x30
 88c:	str	x0, [sp, #8]
 890:	mov	x0, x9
 894:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 898:	ldr	x8, [sp, #16]
 89c:	str	x0, [sp]
 8a0:	mov	x0, x8
 8a4:	ldr	x1, [sp, #8]
 8a8:	ldr	x2, [sp]
 8ac:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 8b0:	add	sp, sp, #0x2c0
 8b4:	ldr	x28, [sp, #16]
 8b8:	ldp	x29, x30, [sp], #32
 8bc:	ret

00000000000008c0 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>:
 8c0:	sub	sp, sp, #0x50
 8c4:	stp	x29, x30, [sp, #64]
 8c8:	add	x29, sp, #0x40
 8cc:	stur	x0, [x29, #-8]
 8d0:	stur	x1, [x29, #-16]
 8d4:	stur	x2, [x29, #-24]
 8d8:	ldur	x8, [x29, #-8]
 8dc:	mov	x0, x8
 8e0:	str	x8, [sp, #32]
 8e4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 8e8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 8ec:	tbnz	w0, #0, 904 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x44>
 8f0:	ldur	x1, [x29, #-16]
 8f4:	ldur	x2, [x29, #-24]
 8f8:	ldr	x0, [sp, #32]
 8fc:	bl	584 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
 900:	b	948 <_ZNK4llvm3opt3Arg13renderAsInputERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE+0x88>
 904:	ldur	x0, [x29, #-24]
 908:	ldr	x8, [sp, #32]
 90c:	add	x9, x8, #0x30
 910:	str	x0, [sp, #24]
 914:	mov	x0, x9
 918:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 91c:	ldr	x8, [sp, #32]
 920:	add	x9, x8, #0x30
 924:	str	x0, [sp, #16]
 928:	mov	x0, x9
 92c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 930:	ldr	x8, [sp, #24]
 934:	str	x0, [sp, #8]
 938:	mov	x0, x8
 93c:	ldr	x1, [sp, #16]
 940:	ldr	x2, [sp, #8]
 944:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
 948:	ldp	x29, x30, [sp, #64]
 94c:	add	sp, sp, #0x50
 950:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj2EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj2EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x2                   	// #2
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIPKcLj2EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_vEEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_vEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	xzr, [x8]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_vEEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x95                  	// #149
  50:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x8                   	// #8
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj2EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj2EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj2EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj2EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPKcLj2EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPKcLj2EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEj:

0000000000000000 <_ZN4llvm11raw_ostreamlsEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x99                  	// #153
  50:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x8                   	// #8
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj256EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZTVN4llvm19raw_svector_ostreamE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	mov	x0, x9
  28:	mov	w10, wzr
  2c:	and	w1, w10, #0x1
  30:	str	x8, [sp, #8]
  34:	str	x9, [sp]
  38:	bl	0 <_ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9]
  48:	ldr	x11, [sp, #16]
  4c:	str	x11, [x9, #40]
  50:	mov	x0, x9
  54:	bl	0 <_ZN4llvm19raw_svector_ostreamC2ERNS_15SmallVectorImplIcEE>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj16EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	strb	w1, [sp, #15]
  14:	ldr	x8, [sp, #16]
  18:	ldr	x9, [x8, #24]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp]
  28:	b.cc	40 <_ZN4llvm11raw_ostreamlsEc+0x40>  // b.lo, b.ul, b.last
  2c:	ldrb	w1, [sp, #15]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
  38:	stur	x0, [x29, #-8]
  3c:	b	5c <_ZN4llvm11raw_ostreamlsEc+0x5c>
  40:	ldrb	w8, [sp, #15]
  44:	ldr	x9, [sp]
  48:	ldr	x10, [x9, #24]
  4c:	add	x11, x10, #0x1
  50:	str	x11, [x9, #24]
  54:	strb	w8, [x10]
  58:	stur	x9, [x29, #-8]
  5c:	ldur	x0, [x29, #-8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostream3strEv:

0000000000000000 <_ZN4llvm19raw_svector_ostream3strEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	ldr	x0, [x9, #40]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  28:	ldr	x8, [sp, #24]
  2c:	ldr	x9, [x8, #40]
  30:	str	x0, [sp, #16]
  34:	mov	x0, x9
  38:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  3c:	ldr	x8, [sp, #32]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZN4llvm19raw_svector_ostream3strEv>
  54:	ldur	x0, [x29, #-16]
  58:	ldur	x1, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #64]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj16EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm19raw_svector_ostreamD2Ev:

0000000000000000 <_ZN4llvm19raw_svector_ostreamD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm19raw_svector_ostreamD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj256EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg9getOptionEv:

0000000000000000 <_ZNK4llvm3opt3Arg9getOptionEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm3opt6Option15hasNoOptAsInputEv:

0000000000000000 <_ZNK4llvm3opt6Option15hasNoOptAsInputEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	ldrh	w9, [x8, #38]
  14:	tst	w9, #0x2
  18:	cset	w9, ne  // ne = any
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	ldur	x1, [x29, #-24]
  24:	str	x8, [sp, #40]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  2c:	stur	x0, [x29, #-32]
  30:	ldur	x8, [x29, #-32]
  34:	ldr	x0, [sp, #40]
  38:	str	x8, [sp, #32]
  3c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  40:	ldr	x8, [sp, #40]
  44:	str	x0, [sp, #24]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  50:	ldr	x8, [sp, #24]
  54:	subs	x9, x8, x0
  58:	ldr	x10, [sp, #32]
  5c:	cmp	x10, x9
  60:	b.ls	7c <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x7c>  // b.plast
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  6c:	ldur	x8, [x29, #-32]
  70:	add	x1, x0, x8
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  7c:	ldur	x0, [x29, #-16]
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #40]
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x8
  90:	str	x1, [sp, #8]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	ldr	x2, [sp]
  ac:	mov	x9, xzr
  b0:	mov	x3, x9
  b4:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  c0:	ldur	x8, [x29, #-32]
  c4:	add	x1, x0, x8
  c8:	ldr	x0, [sp, #40]
  cc:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  d0:	ldp	x29, x30, [sp, #80]
  d4:	add	sp, sp, #0x60
  d8:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm3opt6Option14getRenderStyleEv:

0000000000000000 <_ZNK4llvm3opt6Option14getRenderStyleEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	ldr	x9, [x8]
  18:	ldrh	w10, [x9, #38]
  1c:	and	w10, w10, #0x4
  20:	str	x8, [sp, #8]
  24:	cbz	w10, 34 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x34>
  28:	mov	w8, #0x1                   	// #1
  2c:	stur	w8, [x29, #-4]
  30:	b	d0 <_ZNK4llvm3opt6Option14getRenderStyleEv+0xd0>
  34:	ldr	x8, [sp, #8]
  38:	ldr	x9, [x8]
  3c:	ldrh	w10, [x9, #38]
  40:	and	w10, w10, #0x8
  44:	cbz	w10, 54 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x54>
  48:	mov	w8, #0x2                   	// #2
  4c:	stur	w8, [x29, #-4]
  50:	b	d0 <_ZNK4llvm3opt6Option14getRenderStyleEv+0xd0>
  54:	ldr	x0, [sp, #8]
  58:	bl	0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  5c:	subs	w8, w0, #0x0
  60:	mov	w9, w8
  64:	ubfx	x9, x9, #0, #32
  68:	cmp	x9, #0xc
  6c:	str	x9, [sp]
  70:	b.hi	b8 <_ZNK4llvm3opt6Option14getRenderStyleEv+0xb8>  // b.pmore
  74:	adrp	x8, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  78:	add	x8, x8, #0x0
  7c:	ldr	x11, [sp]
  80:	ldrsw	x10, [x8, x11, lsl #2]
  84:	add	x9, x8, x10
  88:	br	x9
  8c:	mov	w8, #0x3                   	// #3
  90:	stur	w8, [x29, #-4]
  94:	b	d0 <_ZNK4llvm3opt6Option14getRenderStyleEv+0xd0>
  98:	mov	w8, #0x1                   	// #1
  9c:	stur	w8, [x29, #-4]
  a0:	b	d0 <_ZNK4llvm3opt6Option14getRenderStyleEv+0xd0>
  a4:	stur	wzr, [x29, #-4]
  a8:	b	d0 <_ZNK4llvm3opt6Option14getRenderStyleEv+0xd0>
  ac:	mov	w8, #0x2                   	// #2
  b0:	stur	w8, [x29, #-4]
  b4:	b	d0 <_ZNK4llvm3opt6Option14getRenderStyleEv+0xd0>
  b8:	adrp	x0, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  bc:	add	x0, x0, #0x0
  c0:	adrp	x1, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  c4:	add	x1, x1, #0x0
  c8:	mov	w2, #0xa6                  	// #166
  cc:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  d0:	ldur	w0, [x29, #-4]
  d4:	ldp	x29, x30, [sp, #32]
  d8:	add	sp, sp, #0x30
  dc:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  2c:	str	x0, [sp, #40]
  30:	ldr	x8, [sp, #40]
  34:	ldr	x9, [sp, #32]
  38:	ldr	x10, [x9, #16]
  3c:	ldr	x11, [x9, #24]
  40:	subs	x10, x10, x11
  44:	cmp	x8, x10
  48:	b.ls	74 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x74>  // b.plast
  4c:	sub	x0, x29, #0x18
  50:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  54:	ldr	x2, [sp, #40]
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp, #24]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  6c:	stur	x0, [x29, #-8]
  70:	b	c8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc8>
  74:	ldr	x8, [sp, #40]
  78:	cbz	x8, c0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc0>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x0, [x8, #24]
  84:	sub	x9, x29, #0x18
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x9
  90:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  94:	ldr	x2, [sp, #40]
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	bl	0 <memcpy>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [sp, #32]
  b4:	ldr	x10, [x9, #24]
  b8:	add	x8, x10, x8
  bc:	str	x8, [x9, #24]
  c0:	ldr	x8, [sp, #32]
  c4:	stur	x8, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #80]
  d0:	add	sp, sp, #0x60
  d4:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg11getSpellingEv:

0000000000000000 <_ZNK4llvm3opt3Arg11getSpellingEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldur	q0, [x8, #24]
  10:	str	q0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldr	x1, [sp, #24]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg12getNumValuesEv:

0000000000000000 <_ZNK4llvm3opt3Arg12getNumValuesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x30
  18:	bl	0 <_ZNK4llvm3opt3Arg12getNumValuesEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg8getValueEj:

0000000000000000 <_ZNK4llvm3opt3Arg8getValueEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x30
  1c:	ldr	w9, [sp, #4]
  20:	mov	w1, w9
  24:	bl	0 <_ZNK4llvm3opt3Arg8getValueEj>
  28:	ldr	x0, [x0]
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE:

0000000000000000 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>:
   0:	sub	sp, sp, #0x170
   4:	stp	x29, x30, [sp, #336]
   8:	str	x28, [sp, #352]
   c:	add	x29, sp, #0x150
  10:	add	x8, sp, #0x30
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x9, [x29, #-8]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x9, [sp, #16]
  2c:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  30:	ldur	x0, [x29, #-16]
  34:	ldr	x1, [sp, #24]
  38:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  3c:	str	x0, [sp, #32]
  40:	str	x1, [sp, #40]
  44:	ldr	x1, [sp, #32]
  48:	ldr	x2, [sp, #40]
  4c:	ldr	x8, [sp, #16]
  50:	ldr	x9, [x8]
  54:	ldr	x9, [x9, #16]
  58:	mov	x0, x8
  5c:	blr	x9
  60:	ldr	x8, [sp, #24]
  64:	str	x0, [sp, #8]
  68:	mov	x0, x8
  6c:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  70:	ldr	x0, [sp, #8]
  74:	ldr	x28, [sp, #352]
  78:	ldp	x29, x30, [sp, #336]
  7c:	add	sp, sp, #0x170
  80:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x121                 	// #289
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg8getIndexEv:

0000000000000000 <_ZNK4llvm3opt3Arg8getIndexEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2Ev:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x100                 	// #256
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIcLj256EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamC2Eb:

0000000000000000 <_ZN4llvm17raw_pwrite_streamC2Eb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZTVN4llvm17raw_pwrite_streamE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	mov	w9, #0x1                   	// #1
  20:	and	w9, w1, w9
  24:	sturb	w9, [x29, #-9]
  28:	ldur	x10, [x29, #-8]
  2c:	ldurb	w9, [x29, #-9]
  30:	mov	x0, x10
  34:	and	w1, w9, #0x1
  38:	str	x8, [sp, #8]
  3c:	str	x10, [sp]
  40:	bl	0 <_ZN4llvm17raw_pwrite_streamC2Eb>
  44:	ldr	x8, [sp, #8]
  48:	ldr	x10, [sp]
  4c:	str	x8, [x10]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm11raw_ostream13SetUnbufferedEv:

0000000000000000 <_ZN4llvm11raw_ostream13SetUnbufferedEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, xzr
  10:	mov	x1, x8
  14:	mov	w9, wzr
  18:	stur	x0, [x29, #-8]
  1c:	ldur	x10, [x29, #-8]
  20:	mov	x0, x10
  24:	stur	x8, [x29, #-16]
  28:	str	x1, [sp, #24]
  2c:	str	w9, [sp, #20]
  30:	str	x10, [sp, #8]
  34:	bl	0 <_ZN4llvm11raw_ostream13SetUnbufferedEv>
  38:	ldr	x0, [sp, #8]
  3c:	ldr	x1, [sp, #24]
  40:	ldur	x2, [x29, #-16]
  44:	ldr	w3, [sp, #20]
  48:	bl	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamC2Eb:

0000000000000000 <_ZN4llvm11raw_ostreamC2Eb>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZTVN4llvm11raw_ostreamE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	mov	w9, wzr
  14:	mov	w10, #0x1                   	// #1
  18:	mov	x11, xzr
  1c:	str	x0, [sp, #8]
  20:	and	w12, w1, w10
  24:	strb	w12, [sp, #7]
  28:	ldr	x13, [sp, #8]
  2c:	str	x8, [x13]
  30:	ldrb	w12, [sp, #7]
  34:	tst	w12, #0x1
  38:	csel	w9, w9, w10, ne  // ne = any
  3c:	str	w9, [x13, #32]
  40:	str	x11, [x13, #24]
  44:	str	x11, [x13, #16]
  48:	str	x11, [x13, #8]
  4c:	add	sp, sp, #0x10
  50:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #24]
  18:	ldr	x10, [x8, #8]
  1c:	cmp	x9, x10
  20:	str	x8, [sp]
  24:	b.eq	30 <_ZN4llvm11raw_ostream5flushEv+0x30>  // b.none
  28:	ldr	x0, [sp]
  2c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldr	x10, [x9]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	cbnz	x10, 34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	74 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x74>
  34:	ldr	x8, [sp, #24]
  38:	ldr	x1, [x8]
  3c:	ldr	x2, [x8, #8]
  40:	sub	x9, x29, #0x11
  44:	mov	x0, x9
  48:	str	x1, [sp, #16]
  4c:	str	x2, [sp, #8]
  50:	str	x9, [sp]
  54:	bl	0 <_ZNSaIcEC1Ev>
  58:	ldr	x0, [sp, #32]
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	ldr	x3, [sp]
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  6c:	ldr	x0, [sp]
  70:	bl	0 <_ZNSaIcED1Ev>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZN4llvm17raw_pwrite_streamD2Ev:

0000000000000000 <_ZN4llvm17raw_pwrite_streamD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getKindEv:

0000000000000000 <_ZNK4llvm3opt6Option7getKindEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option7getKindEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option7getKindEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option7getKindEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option7getKindEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getKindEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getKindEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x5d                  	// #93
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getKindEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	ldrb	w0, [x9, #36]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	str	x1, [sp, #32]
  14:	ldur	x8, [x29, #-24]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  24:	tbnz	w0, #0, 2c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x2c>
  28:	b	40 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x40>
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  34:	stur	x0, [x29, #-16]
  38:	stur	x1, [x29, #-8]
  3c:	b	7c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x7c>
  40:	ldr	x1, [sp, #32]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
  4c:	ldr	x0, [sp, #32]
  50:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  54:	ldr	x8, [sp, #32]
  58:	str	x0, [sp, #16]
  5c:	mov	x0, x8
  60:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  64:	sub	x8, x29, #0x10
  68:	str	x0, [sp, #8]
  6c:	mov	x0, x8
  70:	ldr	x1, [sp, #16]
  74:	ldr	x2, [sp, #8]
  78:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  7c:	ldur	x0, [x29, #-16]
  80:	ldur	x1, [x29, #-8]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZNK4llvm5Twine17isSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine17isSingleStringRefEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine17isSingleStringRefEv>
  20:	and	w9, w0, #0xff
  24:	cmp	w9, #0x1
  28:	b.eq	3c <_ZNK4llvm5Twine17isSingleStringRefEv+0x3c>  // b.none
  2c:	mov	w8, wzr
  30:	and	w8, w8, #0x1
  34:	sturb	w8, [x29, #-1]
  38:	b	90 <_ZNK4llvm5Twine17isSingleStringRefEv+0x90>
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZNK4llvm5Twine17isSingleStringRefEv>
  44:	and	w8, w0, #0xff
  48:	cmp	w8, #0x1
  4c:	str	w8, [sp, #4]
  50:	b.eq	74 <_ZNK4llvm5Twine17isSingleStringRefEv+0x74>  // b.none
  54:	b	58 <_ZNK4llvm5Twine17isSingleStringRefEv+0x58>
  58:	ldr	w8, [sp, #4]
  5c:	subs	w9, w8, #0x3
  60:	cmp	w9, #0x3
  64:	cset	w9, ls  // ls = plast
  68:	eor	w9, w9, #0x1
  6c:	tbnz	w9, #0, 84 <_ZNK4llvm5Twine17isSingleStringRefEv+0x84>
  70:	b	74 <_ZNK4llvm5Twine17isSingleStringRefEv+0x74>
  74:	mov	w8, #0x1                   	// #1
  78:	and	w8, w8, #0x1
  7c:	sturb	w8, [x29, #-1]
  80:	b	90 <_ZNK4llvm5Twine17isSingleStringRefEv+0x90>
  84:	mov	w8, wzr
  88:	and	w8, w8, #0x1
  8c:	sturb	w8, [x29, #-1]
  90:	ldurb	w8, [x29, #-1]
  94:	and	w0, w8, #0x1
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x30
  a0:	ret

Disassembly of section .text._ZNK4llvm5Twine18getSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine18getSingleStringRefEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	ldur	x8, [x29, #-24]
  14:	mov	x0, x8
  18:	str	x8, [sp, #32]
  1c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #28]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm5Twine18getSingleStringRefEv+0x30>
  2c:	b	38 <_ZNK4llvm5Twine18getSingleStringRefEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #28]
  38:	ldr	w8, [sp, #28]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm5Twine18getSingleStringRefEv+0x44>
  40:	b	48 <_ZNK4llvm5Twine18getSingleStringRefEv+0x48>
  44:	b	68 <_ZNK4llvm5Twine18getSingleStringRefEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x1b8                 	// #440
  5c:	adrp	x3, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #32]
  6c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  70:	and	w8, w0, #0xff
  74:	subs	w8, w8, #0x1
  78:	mov	w9, w8
  7c:	ubfx	x9, x9, #0, #32
  80:	cmp	x9, #0x5
  84:	str	x9, [sp, #16]
  88:	b.hi	a4 <_ZNK4llvm5Twine18getSingleStringRefEv+0xa4>  // b.pmore
  8c:	adrp	x8, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  90:	add	x8, x8, #0x0
  94:	ldr	x11, [sp, #16]
  98:	ldrsw	x10, [x8, x11, lsl #2]
  9c:	add	x9, x8, x10
  a0:	br	x9
  a4:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  a8:	add	x0, x0, #0x0
  ac:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  b0:	add	x1, x1, #0x0
  b4:	mov	w2, #0x1ba                 	// #442
  b8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  bc:	sub	x0, x29, #0x10
  c0:	stur	xzr, [x29, #-16]
  c4:	stur	xzr, [x29, #-8]
  c8:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  cc:	b	144 <_ZNK4llvm5Twine18getSingleStringRefEv+0x144>
  d0:	ldr	x8, [sp, #32]
  d4:	ldr	x1, [x8]
  d8:	sub	x0, x29, #0x10
  dc:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  e0:	b	144 <_ZNK4llvm5Twine18getSingleStringRefEv+0x144>
  e4:	ldr	x8, [sp, #32]
  e8:	ldr	x1, [x8]
  ec:	sub	x0, x29, #0x10
  f0:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  f4:	b	144 <_ZNK4llvm5Twine18getSingleStringRefEv+0x144>
  f8:	ldr	x8, [sp, #32]
  fc:	ldr	x9, [x8]
 100:	ldr	q0, [x9]
 104:	stur	q0, [x29, #-16]
 108:	b	144 <_ZNK4llvm5Twine18getSingleStringRefEv+0x144>
 10c:	ldr	x8, [sp, #32]
 110:	ldr	x0, [x8]
 114:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 118:	ldr	x8, [sp, #32]
 11c:	ldr	x9, [x8]
 120:	str	x0, [sp, #8]
 124:	mov	x0, x9
 128:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 12c:	sub	x8, x29, #0x10
 130:	str	x0, [sp]
 134:	mov	x0, x8
 138:	ldr	x1, [sp, #8]
 13c:	ldr	x2, [sp]
 140:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 144:	ldur	x0, [x29, #-16]
 148:	ldur	x1, [x29, #-8]
 14c:	ldp	x29, x30, [sp, #64]
 150:	add	sp, sp, #0x50
 154:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	xzr, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPKcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 38 <_ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_+0x38>
  20:	ldr	x0, [sp, #8]
  24:	adrp	x8, 1f0 <_ZN4llvm3opt3ArgD1Ev>
  28:	ldr	x8, [x8]
  2c:	blr	x8
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZdlPv>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm3opt3ArgEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPN4llvm3opt3ArgEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_:

0000000000000000 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS6_E4typeES8_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS6_E4typeES8_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [sp, #16]
  24:	cmp	x8, x9
  28:	b.eq	50 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS6_E4typeES8_EE5valueEvE4typeE+0x50>  // b.none
  2c:	ldr	x0, [sp, #8]
  30:	ldur	x1, [x29, #-8]
  34:	ldr	x8, [sp, #16]
  38:	ldur	x9, [x29, #-8]
  3c:	subs	x8, x8, x9
  40:	mov	x9, #0x8                   	// #8
  44:	sdiv	x8, x8, x9
  48:	mul	x2, x8, x9
  4c:	bl	0 <memcpy>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZSt10__distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x8                   	// #8
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKPKcENSt15iterator_traitsIT_E17iterator_categoryERKS5_:

0000000000000000 <_ZSt19__iterator_categoryIPKPKcENSt15iterator_traitsIT_E17iterator_categoryERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

ArgList.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>:
       0:	sub	sp, sp, #0xd0
       4:	stp	x29, x30, [sp, #192]
       8:	add	x29, sp, #0xc0
       c:	sub	x8, x29, #0x10
      10:	stur	x0, [x29, #-8]
      14:	stur	x1, [x29, #-16]
      18:	ldur	x9, [x29, #-8]
      1c:	add	x0, x9, #0x8
      20:	mov	x1, x8
      24:	str	x9, [sp, #32]
      28:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      2c:	ldur	x0, [x29, #-16]
      30:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      34:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      38:	stur	x0, [x29, #-32]
      3c:	stur	x1, [x29, #-24]
      40:	sub	x0, x29, #0x20
      44:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      48:	tbnz	w0, #0, 50 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x50>
      4c:	b	12c <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x12c>
      50:	ldr	x8, [sp, #32]
      54:	add	x0, x8, #0x98
      58:	sub	x9, x29, #0x20
      5c:	str	x0, [sp, #24]
      60:	mov	x0, x9
      64:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      68:	add	x8, sp, #0x5c
      6c:	str	w0, [sp, #92]
      70:	str	x8, [sp, #16]
      74:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      78:	add	x1, sp, #0x54
      7c:	stur	x0, [sp, #84]
      80:	ldr	x0, [sp, #16]
      84:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      88:	str	x0, [sp, #64]
      8c:	str	x1, [sp, #72]
      90:	ldr	x8, [sp, #64]
      94:	add	x1, sp, #0x60
      98:	str	x8, [sp, #96]
      9c:	ldr	w10, [sp, #72]
      a0:	str	w10, [sp, #104]
      a4:	sub	x8, x29, #0x50
      a8:	str	x8, [sp, #8]
      ac:	ldr	x0, [sp, #24]
      b0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      b4:	ldr	x0, [sp, #8]
      b8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      bc:	add	x8, x0, #0x4
      c0:	stur	x8, [x29, #-40]
      c4:	ldur	x0, [x29, #-40]
      c8:	ldr	x8, [sp, #32]
      cc:	add	x9, x8, #0x8
      d0:	str	x0, [sp]
      d4:	mov	x0, x9
      d8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      dc:	subs	x8, x0, #0x1
      e0:	add	x1, sp, #0x3c
      e4:	str	w8, [sp, #60]
      e8:	ldr	x0, [sp]
      ec:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
      f0:	ldr	w8, [x0]
      f4:	ldur	x9, [x29, #-40]
      f8:	str	w8, [x9]
      fc:	ldr	x9, [sp, #32]
     100:	add	x0, x9, #0x8
     104:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     108:	ldur	x9, [x29, #-40]
     10c:	str	w0, [x9, #4]
     110:	sub	x0, x29, #0x20
     114:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     118:	str	x0, [sp, #40]
     11c:	str	x1, [sp, #48]
     120:	ldur	q0, [sp, #40]
     124:	stur	q0, [x29, #-32]
     128:	b	40 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x40>
     12c:	ldp	x29, x30, [sp, #192]
     130:	add	sp, sp, #0xd0
     134:	ret

0000000000000138 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE>:
     138:	sub	sp, sp, #0x130
     13c:	stp	x29, x30, [sp, #272]
     140:	str	x28, [sp, #288]
     144:	add	x29, sp, #0x110
     148:	sub	x8, x29, #0x18
     14c:	sub	x9, x29, #0x48
     150:	sub	x10, x29, #0x68
     154:	sub	x11, x29, #0x80
     158:	stur	w1, [x29, #-4]
     15c:	str	x0, [x8, #8]
     160:	ldr	x12, [x8, #8]
     164:	ldur	w13, [x29, #-4]
     168:	stur	w13, [x29, #-76]
     16c:	ldur	w13, [x29, #-76]
     170:	mov	w1, w13
     174:	str	x8, [sp, #48]
     178:	mov	x8, x9
     17c:	mov	x0, x12
     180:	str	x9, [sp, #40]
     184:	str	x10, [sp, #32]
     188:	str	x11, [sp, #24]
     18c:	str	x12, [sp, #16]
     190:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     194:	ldr	x8, [sp, #40]
     198:	ldr	x9, [sp, #48]
     19c:	str	x8, [x9]
     1a0:	ldr	x0, [x9]
     1a4:	ldr	x8, [sp, #32]
     1a8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     1ac:	ldr	x8, [sp, #48]
     1b0:	ldr	x0, [x8]
     1b4:	ldr	x8, [sp, #24]
     1b8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     1bc:	ldur	q0, [x29, #-104]
     1c0:	add	x0, sp, #0x70
     1c4:	str	q0, [sp, #112]
     1c8:	ldur	x8, [x29, #-88]
     1cc:	str	x8, [sp, #128]
     1d0:	ldur	q0, [x29, #-128]
     1d4:	add	x1, sp, #0x50
     1d8:	str	q0, [sp, #80]
     1dc:	ldur	x8, [x29, #-112]
     1e0:	str	x8, [sp, #96]
     1e4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     1e8:	tbnz	w0, #0, 1f0 <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0xb8>
     1ec:	b	24c <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x114>
     1f0:	sub	x0, x29, #0x68
     1f4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     1f8:	str	x0, [sp, #72]
     1fc:	mov	x8, #0x8                   	// #8
     200:	ldr	x9, [sp, #16]
     204:	add	x0, x9, #0x8
     208:	str	x8, [sp, #8]
     20c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     210:	str	x0, [sp, #64]
     214:	ldr	x8, [sp, #64]
     218:	ldr	x9, [sp, #72]
     21c:	ldr	x10, [sp, #64]
     220:	subs	x9, x9, x10
     224:	mov	x10, #0x8                   	// #8
     228:	sdiv	x9, x9, x10
     22c:	ldr	x10, [sp, #8]
     230:	mul	x9, x10, x9
     234:	add	x8, x8, x9
     238:	mov	x9, xzr
     23c:	str	x9, [x8]
     240:	sub	x0, x29, #0x68
     244:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     248:	b	1bc <_ZN4llvm3opt7ArgList8eraseArgENS0_12OptSpecifierE+0x84>
     24c:	ldr	x8, [sp, #16]
     250:	add	x0, x8, #0x98
     254:	sub	x9, x29, #0x4
     258:	str	x0, [sp]
     25c:	mov	x0, x9
     260:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     264:	add	x1, sp, #0x3c
     268:	str	w0, [sp, #60]
     26c:	ldr	x0, [sp]
     270:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     274:	ldr	x28, [sp, #288]
     278:	ldp	x29, x30, [sp, #272]
     27c:	add	sp, sp, #0x130
     280:	ret

0000000000000284 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>:
     284:	sub	sp, sp, #0xe0
     288:	stp	x29, x30, [sp, #208]
     28c:	add	x29, sp, #0xd0
     290:	sub	x8, x29, #0x18
     294:	stur	x1, [x29, #-24]
     298:	stur	x2, [x29, #-16]
     29c:	stur	x0, [x29, #-32]
     2a0:	ldur	x9, [x29, #-32]
     2a4:	str	x8, [sp, #64]
     2a8:	str	x9, [sp, #56]
     2ac:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     2b0:	stur	x0, [x29, #-8]
     2b4:	ldr	x8, [sp, #64]
     2b8:	stur	x8, [x29, #-40]
     2bc:	ldur	x0, [x29, #-40]
     2c0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     2c4:	stur	x0, [x29, #-48]
     2c8:	ldur	x0, [x29, #-40]
     2cc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     2d0:	stur	x0, [x29, #-56]
     2d4:	ldur	x8, [x29, #-48]
     2d8:	ldur	x9, [x29, #-56]
     2dc:	cmp	x8, x9
     2e0:	b.eq	3b0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x12c>  // b.none
     2e4:	ldur	x8, [x29, #-48]
     2e8:	ldr	w9, [x8]
     2ec:	sub	x0, x29, #0x3c
     2f0:	stur	w9, [x29, #-60]
     2f4:	ldr	x8, [sp, #56]
     2f8:	add	x10, x8, #0x98
     2fc:	str	x10, [sp, #48]
     300:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     304:	sub	x1, x29, #0x64
     308:	stur	w0, [x29, #-100]
     30c:	sub	x8, x29, #0x60
     310:	str	x8, [sp, #40]
     314:	ldr	x0, [sp, #48]
     318:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     31c:	ldr	x8, [sp, #56]
     320:	add	x0, x8, #0x98
     324:	add	x10, sp, #0x48
     328:	mov	x8, x10
     32c:	str	x10, [sp, #32]
     330:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     334:	ldr	x0, [sp, #40]
     338:	ldr	x1, [sp, #32]
     33c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     340:	tbnz	w0, #0, 348 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0xc4>
     344:	b	3a0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x11c>
     348:	sub	x8, x29, #0x60
     34c:	mov	x0, x8
     350:	str	x8, [sp, #24]
     354:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     358:	add	x1, x0, #0x4
     35c:	sub	x8, x29, #0x8
     360:	mov	x0, x8
     364:	str	x8, [sp, #16]
     368:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     36c:	ldr	w9, [x0]
     370:	stur	w9, [x29, #-8]
     374:	ldr	x8, [sp, #16]
     378:	add	x0, x8, #0x4
     37c:	ldr	x10, [sp, #24]
     380:	str	x0, [sp, #8]
     384:	mov	x0, x10
     388:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     38c:	add	x1, x0, #0x8
     390:	ldr	x0, [sp, #8]
     394:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     398:	ldr	w9, [x0]
     39c:	stur	w9, [x29, #-4]
     3a0:	ldur	x8, [x29, #-48]
     3a4:	add	x8, x8, #0x4
     3a8:	stur	x8, [x29, #-48]
     3ac:	b	2d4 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x50>
     3b0:	ldur	w8, [x29, #-8]
     3b4:	mov	w9, #0xffffffff            	// #-1
     3b8:	cmp	w8, w9
     3bc:	b.ne	3c4 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE+0x140>  // b.any
     3c0:	stur	wzr, [x29, #-8]
     3c4:	ldur	x0, [x29, #-8]
     3c8:	ldp	x29, x30, [sp, #208]
     3cc:	add	sp, sp, #0xe0
     3d0:	ret

00000000000003d4 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b>:
     3d4:	sub	sp, sp, #0x50
     3d8:	stp	x29, x30, [sp, #64]
     3dc:	add	x29, sp, #0x40
     3e0:	stur	w1, [x29, #-8]
     3e4:	stur	w2, [x29, #-12]
     3e8:	stur	x0, [x29, #-24]
     3ec:	and	w8, w3, #0x1
     3f0:	sturb	w8, [x29, #-25]
     3f4:	ldur	x0, [x29, #-24]
     3f8:	ldur	w8, [x29, #-8]
     3fc:	str	w8, [sp, #20]
     400:	ldur	w8, [x29, #-12]
     404:	str	w8, [sp, #16]
     408:	ldr	w8, [sp, #20]
     40c:	mov	w1, w8
     410:	ldr	w8, [sp, #16]
     414:	mov	w2, w8
     418:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     41c:	str	x0, [sp, #24]
     420:	ldr	x9, [sp, #24]
     424:	cbz	x9, 450 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x7c>
     428:	ldr	x0, [sp, #24]
     42c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     430:	ldur	w8, [x29, #-8]
     434:	str	w8, [sp, #12]
     438:	ldr	w8, [sp, #12]
     43c:	mov	w1, w8
     440:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     444:	and	w8, w0, #0x1
     448:	sturb	w8, [x29, #-1]
     44c:	b	45c <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_b+0x88>
     450:	ldurb	w8, [x29, #-25]
     454:	and	w8, w8, #0x1
     458:	sturb	w8, [x29, #-1]
     45c:	ldurb	w8, [x29, #-1]
     460:	and	w0, w8, #0x1
     464:	ldp	x29, x30, [sp, #64]
     468:	add	sp, sp, #0x50
     46c:	ret

0000000000000470 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b>:
     470:	sub	sp, sp, #0x50
     474:	stp	x29, x30, [sp, #64]
     478:	add	x29, sp, #0x40
     47c:	stur	w1, [x29, #-8]
     480:	stur	w2, [x29, #-12]
     484:	stur	w3, [x29, #-16]
     488:	stur	x0, [x29, #-24]
     48c:	and	w8, w4, #0x1
     490:	sturb	w8, [x29, #-25]
     494:	ldur	x0, [x29, #-24]
     498:	ldur	w8, [x29, #-8]
     49c:	str	w8, [sp, #20]
     4a0:	ldur	w8, [x29, #-12]
     4a4:	str	w8, [sp, #16]
     4a8:	ldur	w8, [x29, #-16]
     4ac:	str	w8, [sp, #12]
     4b0:	ldr	w8, [sp, #20]
     4b4:	mov	w1, w8
     4b8:	ldr	w8, [sp, #16]
     4bc:	mov	w2, w8
     4c0:	ldr	w8, [sp, #12]
     4c4:	mov	w3, w8
     4c8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     4cc:	str	x0, [sp, #24]
     4d0:	ldr	x9, [sp, #24]
     4d4:	cbz	x9, 530 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0xc0>
     4d8:	ldr	x0, [sp, #24]
     4dc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     4e0:	ldur	w8, [x29, #-8]
     4e4:	str	w8, [sp, #8]
     4e8:	ldr	w8, [sp, #8]
     4ec:	mov	w1, w8
     4f0:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     4f4:	mov	w8, #0x1                   	// #1
     4f8:	str	w8, [sp]
     4fc:	tbnz	w0, #0, 520 <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0xb0>
     500:	ldr	x0, [sp, #24]
     504:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     508:	ldur	w8, [x29, #-12]
     50c:	str	w8, [sp, #4]
     510:	ldr	w8, [sp, #4]
     514:	mov	w1, w8
     518:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     51c:	str	w0, [sp]
     520:	ldr	w8, [sp]
     524:	and	w8, w8, #0x1
     528:	sturb	w8, [x29, #-1]
     52c:	b	53c <_ZNK4llvm3opt7ArgList7hasFlagENS0_12OptSpecifierES2_S2_b+0xcc>
     530:	ldurb	w8, [x29, #-25]
     534:	and	w8, w8, #0x1
     538:	sturb	w8, [x29, #-1]
     53c:	ldurb	w8, [x29, #-1]
     540:	and	w0, w8, #0x1
     544:	ldp	x29, x30, [sp, #64]
     548:	add	sp, sp, #0x50
     54c:	ret

0000000000000550 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE>:
     550:	sub	sp, sp, #0x60
     554:	stp	x29, x30, [sp, #80]
     558:	add	x29, sp, #0x50
     55c:	stur	w1, [x29, #-20]
     560:	str	x2, [sp, #40]
     564:	str	x3, [sp, #48]
     568:	str	x0, [sp, #32]
     56c:	ldr	x0, [sp, #32]
     570:	ldur	w8, [x29, #-20]
     574:	str	w8, [sp, #20]
     578:	ldr	w8, [sp, #20]
     57c:	mov	w1, w8
     580:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     584:	str	x0, [sp, #24]
     588:	ldr	x9, [sp, #24]
     58c:	cbz	x9, 5b8 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x68>
     590:	ldr	x0, [sp, #24]
     594:	mov	w8, wzr
     598:	mov	w1, w8
     59c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     5a0:	sub	x9, x29, #0x10
     5a4:	str	x0, [sp, #8]
     5a8:	mov	x0, x9
     5ac:	ldr	x1, [sp, #8]
     5b0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     5b4:	b	5c0 <_ZNK4llvm3opt7ArgList15getLastArgValueENS0_12OptSpecifierENS_9StringRefE+0x70>
     5b8:	ldur	q0, [sp, #40]
     5bc:	stur	q0, [x29, #-16]
     5c0:	ldur	x0, [x29, #-16]
     5c4:	ldur	x1, [x29, #-8]
     5c8:	ldp	x29, x30, [sp, #80]
     5cc:	add	sp, sp, #0x60
     5d0:	ret

00000000000005d4 <_ZNK4llvm3opt7ArgList15getAllArgValuesB5cxx11ENS0_12OptSpecifierE>:
     5d4:	sub	sp, sp, #0x130
     5d8:	stp	x29, x30, [sp, #272]
     5dc:	str	x28, [sp, #288]
     5e0:	add	x29, sp, #0x110
     5e4:	sub	x9, x29, #0x18
     5e8:	mov	w10, wzr
     5ec:	add	x11, sp, #0x68
     5f0:	add	x12, sp, #0x60
     5f4:	add	x13, sp, #0x5c
     5f8:	add	x14, sp, #0x5b
     5fc:	str	x8, [x9, #16]
     600:	str	w1, [x9, #12]
     604:	str	x0, [x9]
     608:	ldr	x0, [x9]
     60c:	str	x0, [sp, #80]
     610:	mov	x0, x11
     614:	str	x9, [sp, #72]
     618:	str	x8, [sp, #64]
     61c:	str	w10, [sp, #60]
     620:	str	x11, [sp, #48]
     624:	str	x12, [sp, #40]
     628:	str	x13, [sp, #32]
     62c:	str	x14, [sp, #24]
     630:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     634:	ldr	x8, [sp, #72]
     638:	ldr	w10, [x8, #12]
     63c:	str	w10, [sp, #100]
     640:	ldr	x0, [sp, #40]
     644:	ldr	w1, [sp, #60]
     648:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     64c:	ldr	x0, [sp, #32]
     650:	ldr	w1, [sp, #60]
     654:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     658:	ldr	w10, [sp, #100]
     65c:	mov	w2, w10
     660:	ldr	w10, [sp, #96]
     664:	mov	w3, w10
     668:	ldr	w10, [sp, #92]
     66c:	mov	w4, w10
     670:	ldr	x0, [sp, #80]
     674:	ldr	x1, [sp, #48]
     678:	bl	6d8 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>
     67c:	ldr	x0, [sp, #48]
     680:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     684:	ldr	x8, [sp, #48]
     688:	str	x0, [sp, #16]
     68c:	mov	x0, x8
     690:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     694:	ldr	x8, [sp, #24]
     698:	str	x0, [sp, #8]
     69c:	mov	x0, x8
     6a0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     6a4:	ldr	x0, [sp, #64]
     6a8:	ldr	x1, [sp, #16]
     6ac:	ldr	x2, [sp, #8]
     6b0:	ldr	x3, [sp, #24]
     6b4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     6b8:	ldr	x0, [sp, #24]
     6bc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     6c0:	ldr	x0, [sp, #48]
     6c4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     6c8:	ldr	x28, [sp, #288]
     6cc:	ldp	x29, x30, [sp, #272]
     6d0:	add	sp, sp, #0x130
     6d4:	ret

00000000000006d8 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>:
     6d8:	sub	sp, sp, #0x160
     6dc:	stp	x29, x30, [sp, #320]
     6e0:	str	x28, [sp, #336]
     6e4:	add	x29, sp, #0x140
     6e8:	sub	x8, x29, #0x68
     6ec:	sub	x9, x29, #0x98
     6f0:	add	x10, sp, #0x88
     6f4:	stur	w2, [x29, #-4]
     6f8:	stur	w3, [x29, #-8]
     6fc:	stur	w4, [x29, #-12]
     700:	stur	x0, [x29, #-24]
     704:	stur	x1, [x29, #-32]
     708:	ldur	x0, [x29, #-24]
     70c:	ldur	w11, [x29, #-4]
     710:	stur	w11, [x29, #-108]
     714:	ldur	w11, [x29, #-8]
     718:	stur	w11, [x29, #-112]
     71c:	ldur	w11, [x29, #-12]
     720:	stur	w11, [x29, #-116]
     724:	ldur	w11, [x29, #-108]
     728:	mov	w1, w11
     72c:	ldur	w11, [x29, #-112]
     730:	mov	w2, w11
     734:	ldur	w11, [x29, #-116]
     738:	mov	w3, w11
     73c:	str	x8, [sp, #40]
     740:	str	x9, [sp, #32]
     744:	str	x10, [sp, #24]
     748:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     74c:	ldr	x8, [sp, #40]
     750:	stur	x8, [x29, #-40]
     754:	ldur	x0, [x29, #-40]
     758:	ldr	x8, [sp, #32]
     75c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     760:	ldur	x0, [x29, #-40]
     764:	ldr	x8, [sp, #24]
     768:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     76c:	ldur	q0, [x29, #-152]
     770:	add	x0, sp, #0x60
     774:	str	q0, [sp, #96]
     778:	ldur	q0, [x29, #-136]
     77c:	str	q0, [sp, #112]
     780:	ldur	q0, [sp, #136]
     784:	add	x1, sp, #0x40
     788:	str	q0, [sp, #64]
     78c:	ldur	q0, [sp, #152]
     790:	str	q0, [sp, #80]
     794:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     798:	tbnz	w0, #0, 7a0 <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xc8>
     79c:	b	80c <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x134>
     7a0:	sub	x0, x29, #0x98
     7a4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7a8:	ldr	x8, [x0]
     7ac:	str	x8, [sp, #56]
     7b0:	ldr	x0, [sp, #56]
     7b4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7b8:	ldr	x0, [sp, #56]
     7bc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7c0:	str	x0, [sp, #48]
     7c4:	ldur	x0, [x29, #-32]
     7c8:	ldr	x8, [sp, #48]
     7cc:	str	x0, [sp, #16]
     7d0:	mov	x0, x8
     7d4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7d8:	ldr	x8, [sp, #48]
     7dc:	str	x0, [sp, #8]
     7e0:	mov	x0, x8
     7e4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     7e8:	ldr	x8, [sp, #16]
     7ec:	str	x0, [sp]
     7f0:	mov	x0, x8
     7f4:	ldr	x1, [sp, #8]
     7f8:	ldr	x2, [sp]
     7fc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     800:	sub	x0, x29, #0x98
     804:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     808:	b	76c <_ZNK4llvm3opt7ArgList15AddAllArgValuesERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x94>
     80c:	ldr	x28, [sp, #336]
     810:	ldp	x29, x30, [sp, #320]
     814:	add	sp, sp, #0x160
     818:	ret

000000000000081c <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_>:
     81c:	sub	sp, sp, #0x120
     820:	stp	x29, x30, [sp, #256]
     824:	str	x28, [sp, #272]
     828:	add	x29, sp, #0x100
     82c:	sub	x8, x29, #0x50
     830:	sub	x9, x29, #0x68
     834:	stur	x2, [x29, #-16]
     838:	stur	x3, [x29, #-8]
     83c:	stur	x4, [x29, #-32]
     840:	stur	x5, [x29, #-24]
     844:	stur	x0, [x29, #-40]
     848:	stur	x1, [x29, #-48]
     84c:	ldur	x10, [x29, #-40]
     850:	stur	x10, [x29, #-56]
     854:	ldur	x0, [x29, #-56]
     858:	str	x9, [sp, #8]
     85c:	str	x10, [sp]
     860:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     864:	ldur	x0, [x29, #-56]
     868:	ldr	x8, [sp, #8]
     86c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     870:	ldur	q0, [x29, #-80]
     874:	add	x0, sp, #0x80
     878:	str	q0, [sp, #128]
     87c:	ldur	x8, [x29, #-64]
     880:	str	x8, [sp, #144]
     884:	ldur	q0, [x29, #-104]
     888:	add	x1, sp, #0x60
     88c:	str	q0, [sp, #96]
     890:	ldur	x8, [x29, #-88]
     894:	str	x8, [sp, #112]
     898:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     89c:	tbnz	w0, #0, 8a4 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x88>
     8a0:	b	9d8 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x1bc>
     8a4:	sub	x0, x29, #0x50
     8a8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     8ac:	ldr	x8, [x0]
     8b0:	str	x8, [sp, #88]
     8b4:	mov	w9, #0x0                   	// #0
     8b8:	strb	w9, [sp, #87]
     8bc:	sub	x8, x29, #0x20
     8c0:	str	x8, [sp, #72]
     8c4:	ldr	x0, [sp, #72]
     8c8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     8cc:	str	x0, [sp, #64]
     8d0:	ldr	x0, [sp, #72]
     8d4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     8d8:	str	x0, [sp, #56]
     8dc:	ldr	x8, [sp, #64]
     8e0:	ldr	x9, [sp, #56]
     8e4:	cmp	x8, x9
     8e8:	b.eq	938 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x11c>  // b.none
     8ec:	ldr	x8, [sp, #64]
     8f0:	ldr	w9, [x8]
     8f4:	str	w9, [sp, #52]
     8f8:	ldr	x0, [sp, #88]
     8fc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     900:	ldr	w9, [sp, #52]
     904:	str	w9, [sp, #48]
     908:	ldr	w9, [sp, #48]
     90c:	mov	w1, w9
     910:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     914:	tbnz	w0, #0, 91c <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x100>
     918:	b	928 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x10c>
     91c:	mov	w8, #0x1                   	// #1
     920:	strb	w8, [sp, #87]
     924:	b	938 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x11c>
     928:	ldr	x8, [sp, #64]
     92c:	add	x8, x8, #0x4
     930:	str	x8, [sp, #64]
     934:	b	8dc <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0xc0>
     938:	ldrb	w8, [sp, #87]
     93c:	tbnz	w8, #0, 9cc <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x1b0>
     940:	sub	x8, x29, #0x10
     944:	str	x8, [sp, #40]
     948:	ldr	x0, [sp, #40]
     94c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     950:	str	x0, [sp, #32]
     954:	ldr	x0, [sp, #40]
     958:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     95c:	str	x0, [sp, #24]
     960:	ldr	x8, [sp, #32]
     964:	ldr	x9, [sp, #24]
     968:	cmp	x8, x9
     96c:	b.eq	9cc <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x1b0>  // b.none
     970:	ldr	x8, [sp, #32]
     974:	ldr	w9, [x8]
     978:	str	w9, [sp, #20]
     97c:	ldr	x0, [sp, #88]
     980:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     984:	ldr	w9, [sp, #20]
     988:	str	w9, [sp, #16]
     98c:	ldr	w9, [sp, #16]
     990:	mov	w1, w9
     994:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     998:	tbnz	w0, #0, 9a0 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x184>
     99c:	b	9bc <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x1a0>
     9a0:	ldr	x0, [sp, #88]
     9a4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     9a8:	ldr	x0, [sp, #88]
     9ac:	ldur	x2, [x29, #-48]
     9b0:	ldr	x1, [sp]
     9b4:	bl	0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
     9b8:	b	9cc <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x1b0>
     9bc:	ldr	x8, [sp, #32]
     9c0:	add	x8, x8, #0x4
     9c4:	str	x8, [sp, #32]
     9c8:	b	960 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x144>
     9cc:	sub	x0, x29, #0x50
     9d0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     9d4:	b	870 <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_+0x54>
     9d8:	ldr	x28, [sp, #272]
     9dc:	ldp	x29, x30, [sp, #256]
     9e0:	add	sp, sp, #0x120
     9e4:	ret

00000000000009e8 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEE>:
     9e8:	sub	sp, sp, #0x70
     9ec:	stp	x29, x30, [sp, #96]
     9f0:	add	x29, sp, #0x60
     9f4:	mov	w8, #0x1                   	// #1
     9f8:	add	x9, sp, #0x30
     9fc:	stur	x2, [x29, #-16]
     a00:	stur	x3, [x29, #-8]
     a04:	stur	x0, [x29, #-24]
     a08:	stur	x1, [x29, #-32]
     a0c:	ldur	x0, [x29, #-24]
     a10:	str	x0, [sp, #8]
     a14:	mov	x0, x9
     a18:	mov	w1, w8
     a1c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     a20:	ldur	x1, [x29, #-32]
     a24:	ldur	q0, [x29, #-16]
     a28:	str	q0, [sp, #32]
     a2c:	ldr	q0, [sp, #48]
     a30:	str	q0, [sp, #16]
     a34:	ldr	x2, [sp, #32]
     a38:	ldr	x3, [sp, #40]
     a3c:	ldr	x4, [sp, #16]
     a40:	ldr	x5, [sp, #24]
     a44:	ldr	x0, [sp, #8]
     a48:	bl	81c <_ZNK4llvm3opt7ArgList16AddAllArgsExceptERNS_11SmallVectorIPKcLj16EEENS_8ArrayRefINS0_12OptSpecifierEEES9_>
     a4c:	ldp	x29, x30, [sp, #96]
     a50:	add	sp, sp, #0x70
     a54:	ret

0000000000000a58 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_>:
     a58:	sub	sp, sp, #0x150
     a5c:	stp	x29, x30, [sp, #304]
     a60:	str	x28, [sp, #320]
     a64:	add	x29, sp, #0x130
     a68:	sub	x8, x29, #0x68
     a6c:	add	x9, sp, #0x98
     a70:	add	x10, sp, #0x78
     a74:	stur	w2, [x29, #-4]
     a78:	stur	w3, [x29, #-8]
     a7c:	stur	w4, [x29, #-12]
     a80:	stur	x0, [x29, #-24]
     a84:	stur	x1, [x29, #-32]
     a88:	ldur	x11, [x29, #-24]
     a8c:	ldur	w12, [x29, #-4]
     a90:	stur	w12, [x29, #-108]
     a94:	ldur	w12, [x29, #-8]
     a98:	stur	w12, [x29, #-112]
     a9c:	ldur	w12, [x29, #-12]
     aa0:	stur	w12, [x29, #-116]
     aa4:	ldur	w12, [x29, #-108]
     aa8:	mov	w1, w12
     aac:	ldur	w12, [x29, #-112]
     ab0:	mov	w2, w12
     ab4:	ldur	w12, [x29, #-116]
     ab8:	mov	w3, w12
     abc:	str	x8, [sp, #32]
     ac0:	mov	x0, x11
     ac4:	str	x9, [sp, #24]
     ac8:	str	x10, [sp, #16]
     acc:	str	x11, [sp, #8]
     ad0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ad4:	ldr	x8, [sp, #32]
     ad8:	stur	x8, [x29, #-40]
     adc:	ldur	x0, [x29, #-40]
     ae0:	ldr	x8, [sp, #24]
     ae4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ae8:	ldur	x0, [x29, #-40]
     aec:	ldr	x8, [sp, #16]
     af0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     af4:	ldur	q0, [sp, #152]
     af8:	add	x0, sp, #0x50
     afc:	str	q0, [sp, #80]
     b00:	ldur	q0, [sp, #168]
     b04:	str	q0, [sp, #96]
     b08:	ldur	q0, [sp, #120]
     b0c:	add	x1, sp, #0x30
     b10:	str	q0, [sp, #48]
     b14:	ldur	q0, [sp, #136]
     b18:	str	q0, [sp, #64]
     b1c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     b20:	tbnz	w0, #0, b28 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0xd0>
     b24:	b	b5c <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x104>
     b28:	add	x0, sp, #0x98
     b2c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     b30:	ldr	x8, [x0]
     b34:	str	x8, [sp, #40]
     b38:	ldr	x0, [sp, #40]
     b3c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     b40:	ldr	x0, [sp, #40]
     b44:	ldur	x2, [x29, #-32]
     b48:	ldr	x1, [sp, #8]
     b4c:	bl	0 <_ZNK4llvm3opt3Arg6renderERKNS0_7ArgListERNS_11SmallVectorIPKcLj16EEE>
     b50:	add	x0, sp, #0x98
     b54:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     b58:	b	af4 <_ZNK4llvm3opt7ArgList10AddAllArgsERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES7_S7_+0x9c>
     b5c:	ldr	x28, [sp, #320]
     b60:	ldp	x29, x30, [sp, #304]
     b64:	add	sp, sp, #0x150
     b68:	ret

0000000000000b6c <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b>:
     b6c:	sub	sp, sp, #0x180
     b70:	stp	x29, x30, [sp, #352]
     b74:	str	x28, [sp, #368]
     b78:	add	x29, sp, #0x160
     b7c:	sub	x8, x29, #0x60
     b80:	sub	x9, x29, #0x80
     b84:	sub	x10, x29, #0x98
     b88:	stur	w2, [x29, #-4]
     b8c:	stur	x0, [x29, #-16]
     b90:	stur	x1, [x29, #-24]
     b94:	stur	x3, [x29, #-32]
     b98:	and	w11, w4, #0x1
     b9c:	sturb	w11, [x29, #-33]
     ba0:	ldur	x12, [x29, #-16]
     ba4:	ldur	w11, [x29, #-4]
     ba8:	stur	w11, [x29, #-100]
     bac:	ldur	w11, [x29, #-100]
     bb0:	mov	w1, w11
     bb4:	str	x8, [sp, #72]
     bb8:	mov	x0, x12
     bbc:	str	x9, [sp, #64]
     bc0:	str	x10, [sp, #56]
     bc4:	str	x12, [sp, #48]
     bc8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     bcc:	ldr	x8, [sp, #72]
     bd0:	stur	x8, [x29, #-48]
     bd4:	ldur	x0, [x29, #-48]
     bd8:	ldr	x8, [sp, #64]
     bdc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     be0:	ldur	x0, [x29, #-48]
     be4:	ldr	x8, [sp, #56]
     be8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     bec:	ldur	q0, [x29, #-128]
     bf0:	add	x0, sp, #0xb0
     bf4:	str	q0, [sp, #176]
     bf8:	ldur	x8, [x29, #-112]
     bfc:	str	x8, [sp, #192]
     c00:	ldur	q0, [x29, #-152]
     c04:	add	x1, sp, #0x90
     c08:	str	q0, [sp, #144]
     c0c:	ldur	x8, [x29, #-136]
     c10:	str	x8, [sp, #160]
     c14:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c18:	tbnz	w0, #0, c20 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0xb4>
     c1c:	b	cf0 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x184>
     c20:	sub	x0, x29, #0x80
     c24:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c28:	ldr	x8, [x0]
     c2c:	str	x8, [sp, #136]
     c30:	ldr	x0, [sp, #136]
     c34:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c38:	ldurb	w9, [x29, #-33]
     c3c:	tbnz	w9, #0, c44 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0xd8>
     c40:	b	cac <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x140>
     c44:	ldur	x0, [x29, #-24]
     c48:	ldur	x1, [x29, #-32]
     c4c:	add	x8, sp, #0x58
     c50:	str	x0, [sp, #40]
     c54:	mov	x0, x8
     c58:	str	x8, [sp, #32]
     c5c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c60:	ldr	x0, [sp, #136]
     c64:	mov	w9, wzr
     c68:	mov	w1, w9
     c6c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c70:	add	x8, sp, #0x68
     c74:	str	x8, [sp, #24]
     c78:	ldr	x10, [sp, #32]
     c7c:	str	x0, [sp, #16]
     c80:	mov	x0, x10
     c84:	ldr	x1, [sp, #16]
     c88:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c8c:	ldr	x0, [sp, #48]
     c90:	ldr	x1, [sp, #24]
     c94:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     c98:	add	x1, sp, #0x80
     c9c:	str	x0, [sp, #128]
     ca0:	ldr	x0, [sp, #40]
     ca4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ca8:	b	ce4 <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x178>
     cac:	ldur	x0, [x29, #-24]
     cb0:	sub	x1, x29, #0x20
     cb4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     cb8:	ldur	x0, [x29, #-24]
     cbc:	ldr	x8, [sp, #136]
     cc0:	str	x0, [sp, #8]
     cc4:	mov	x0, x8
     cc8:	mov	w9, wzr
     ccc:	mov	w1, w9
     cd0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     cd4:	add	x1, sp, #0x50
     cd8:	str	x0, [sp, #80]
     cdc:	ldr	x0, [sp, #8]
     ce0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ce4:	sub	x0, x29, #0x80
     ce8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     cec:	b	bec <_ZNK4llvm3opt7ArgList20AddAllArgsTranslatedERNS_11SmallVectorIPKcLj16EEENS0_12OptSpecifierES4_b+0x80>
     cf0:	ldr	x28, [sp, #368]
     cf4:	ldp	x29, x30, [sp, #352]
     cf8:	add	sp, sp, #0x180
     cfc:	ret

0000000000000d00 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE>:
     d00:	sub	sp, sp, #0xf0
     d04:	stp	x29, x30, [sp, #224]
     d08:	add	x29, sp, #0xe0
     d0c:	sub	x8, x29, #0x48
     d10:	sub	x9, x29, #0x68
     d14:	add	x10, sp, #0x60
     d18:	stur	w1, [x29, #-4]
     d1c:	stur	x0, [x29, #-16]
     d20:	ldur	x0, [x29, #-16]
     d24:	ldur	w11, [x29, #-4]
     d28:	stur	w11, [x29, #-76]
     d2c:	ldur	w11, [x29, #-76]
     d30:	mov	w1, w11
     d34:	str	x8, [sp, #16]
     d38:	str	x9, [sp, #8]
     d3c:	str	x10, [sp]
     d40:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     d44:	ldr	x8, [sp, #16]
     d48:	stur	x8, [x29, #-24]
     d4c:	ldur	x0, [x29, #-24]
     d50:	ldr	x8, [sp, #8]
     d54:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     d58:	ldur	x0, [x29, #-24]
     d5c:	ldr	x8, [sp]
     d60:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     d64:	ldur	q0, [x29, #-104]
     d68:	add	x0, sp, #0x40
     d6c:	str	q0, [sp, #64]
     d70:	ldur	x8, [x29, #-88]
     d74:	str	x8, [sp, #80]
     d78:	ldr	q0, [sp, #96]
     d7c:	add	x1, sp, #0x20
     d80:	str	q0, [sp, #32]
     d84:	ldr	x8, [sp, #112]
     d88:	str	x8, [sp, #48]
     d8c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     d90:	tbnz	w0, #0, d98 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x98>
     d94:	b	dbc <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0xbc>
     d98:	sub	x0, x29, #0x68
     d9c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     da0:	ldr	x8, [x0]
     da4:	str	x8, [sp, #24]
     da8:	ldr	x0, [sp, #24]
     dac:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     db0:	sub	x0, x29, #0x68
     db4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     db8:	b	d64 <_ZNK4llvm3opt7ArgList12ClaimAllArgsENS0_12OptSpecifierE+0x64>
     dbc:	ldp	x29, x30, [sp, #224]
     dc0:	add	sp, sp, #0xf0
     dc4:	ret

0000000000000dc8 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv>:
     dc8:	sub	sp, sp, #0xa0
     dcc:	stp	x29, x30, [sp, #144]
     dd0:	add	x29, sp, #0x90
     dd4:	sub	x8, x29, #0x28
     dd8:	sub	x9, x29, #0x40
     ddc:	stur	x0, [x29, #-8]
     de0:	ldur	x10, [x29, #-8]
     de4:	stur	x10, [x29, #-16]
     de8:	ldur	x0, [x29, #-16]
     dec:	str	x9, [sp]
     df0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     df4:	ldur	x0, [x29, #-16]
     df8:	ldr	x8, [sp]
     dfc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e00:	ldur	q0, [x29, #-40]
     e04:	add	x0, sp, #0x30
     e08:	str	q0, [sp, #48]
     e0c:	ldur	x8, [x29, #-24]
     e10:	str	x8, [sp, #64]
     e14:	ldur	q0, [x29, #-64]
     e18:	add	x1, sp, #0x10
     e1c:	str	q0, [sp, #16]
     e20:	ldur	x8, [x29, #-48]
     e24:	str	x8, [sp, #32]
     e28:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e2c:	tbnz	w0, #0, e34 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x6c>
     e30:	b	e64 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x9c>
     e34:	sub	x0, x29, #0x28
     e38:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e3c:	ldr	x8, [x0]
     e40:	str	x8, [sp, #8]
     e44:	ldr	x0, [sp, #8]
     e48:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e4c:	tbnz	w0, #0, e58 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x90>
     e50:	ldr	x0, [sp, #8]
     e54:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e58:	sub	x0, x29, #0x28
     e5c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     e60:	b	e00 <_ZNK4llvm3opt7ArgList12ClaimAllArgsEv+0x38>
     e64:	ldp	x29, x30, [sp, #144]
     e68:	add	sp, sp, #0xa0
     e6c:	ret

0000000000000e70 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_>:
     e70:	sub	sp, sp, #0x130
     e74:	stp	x29, x30, [sp, #272]
     e78:	str	x28, [sp, #288]
     e7c:	add	x29, sp, #0x110
     e80:	sub	x8, x29, #0x18
     e84:	sub	x9, x29, #0x28
     e88:	sub	x10, x29, #0x48
     e8c:	stur	x2, [x29, #-24]
     e90:	stur	x3, [x29, #-16]
     e94:	stur	x4, [x29, #-40]
     e98:	stur	x5, [x29, #-32]
     e9c:	stur	x0, [x29, #-48]
     ea0:	stur	w1, [x29, #-52]
     ea4:	ldur	x11, [x29, #-48]
     ea8:	ldur	w1, [x29, #-52]
     eac:	ldr	x12, [x11]
     eb0:	ldr	x12, [x12]
     eb4:	mov	x0, x11
     eb8:	str	x8, [sp, #80]
     ebc:	str	x9, [sp, #72]
     ec0:	str	x10, [sp, #64]
     ec4:	str	x11, [sp, #56]
     ec8:	blr	x12
     ecc:	ldr	x8, [sp, #64]
     ed0:	str	x0, [sp, #48]
     ed4:	mov	x0, x8
     ed8:	ldr	x1, [sp, #48]
     edc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ee0:	ldr	x0, [sp, #64]
     ee4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ee8:	ldr	x8, [sp, #80]
     eec:	str	x0, [sp, #40]
     ef0:	mov	x0, x8
     ef4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ef8:	ldr	x8, [sp, #72]
     efc:	str	x0, [sp, #32]
     f00:	mov	x0, x8
     f04:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f08:	ldr	x8, [sp, #32]
     f0c:	add	x9, x8, x0
     f10:	ldr	x10, [sp, #40]
     f14:	cmp	x10, x9
     f18:	b.ne	f6c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xfc>  // b.any
     f1c:	ldur	q0, [x29, #-24]
     f20:	stur	q0, [x29, #-96]
     f24:	ldur	x1, [x29, #-96]
     f28:	ldur	x2, [x29, #-88]
     f2c:	sub	x0, x29, #0x48
     f30:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f34:	tbnz	w0, #0, f3c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xcc>
     f38:	b	f6c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xfc>
     f3c:	ldur	q0, [x29, #-40]
     f40:	stur	q0, [x29, #-112]
     f44:	ldur	x1, [x29, #-112]
     f48:	ldur	x2, [x29, #-104]
     f4c:	sub	x0, x29, #0x48
     f50:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f54:	tbnz	w0, #0, f5c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xec>
     f58:	b	f6c <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0xfc>
     f5c:	sub	x0, x29, #0x48
     f60:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f64:	stur	x0, [x29, #-8]
     f68:	b	fb8 <_ZNK4llvm3opt7ArgList24GetOrMakeJoinedArgStringEjNS_9StringRefES2_+0x148>
     f6c:	add	x8, sp, #0x70
     f70:	mov	x0, x8
     f74:	sub	x1, x29, #0x18
     f78:	str	x8, [sp, #24]
     f7c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f80:	add	x8, sp, #0x58
     f84:	mov	x0, x8
     f88:	sub	x1, x29, #0x28
     f8c:	str	x8, [sp, #16]
     f90:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     f94:	add	x8, sp, #0x88
     f98:	str	x8, [sp, #8]
     f9c:	ldr	x0, [sp, #24]
     fa0:	ldr	x1, [sp, #16]
     fa4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     fa8:	ldr	x0, [sp, #56]
     fac:	ldr	x1, [sp, #8]
     fb0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     fb4:	stur	x0, [x29, #-8]
     fb8:	ldur	x0, [x29, #-8]
     fbc:	ldr	x28, [sp, #288]
     fc0:	ldp	x29, x30, [sp, #272]
     fc4:	add	sp, sp, #0x130
     fc8:	ret

0000000000000fcc <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE>:
     fcc:	sub	sp, sp, #0xa0
     fd0:	stp	x29, x30, [sp, #144]
     fd4:	add	x29, sp, #0x90
     fd8:	sub	x8, x29, #0x30
     fdc:	add	x9, sp, #0x48
     fe0:	stur	x0, [x29, #-8]
     fe4:	stur	x1, [x29, #-16]
     fe8:	ldur	x10, [x29, #-8]
     fec:	stur	x10, [x29, #-24]
     ff0:	ldur	x0, [x29, #-24]
     ff4:	str	x9, [sp]
     ff8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
     ffc:	ldur	x0, [x29, #-24]
    1000:	ldr	x8, [sp]
    1004:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1008:	ldur	q0, [x29, #-48]
    100c:	add	x0, sp, #0x30
    1010:	str	q0, [sp, #48]
    1014:	ldur	x8, [x29, #-32]
    1018:	str	x8, [sp, #64]
    101c:	ldur	q0, [sp, #72]
    1020:	add	x1, sp, #0x10
    1024:	str	q0, [sp, #16]
    1028:	ldr	x8, [sp, #88]
    102c:	str	x8, [sp, #32]
    1030:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1034:	tbnz	w0, #0, 103c <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x70>
    1038:	b	1078 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0xac>
    103c:	sub	x0, x29, #0x30
    1040:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1044:	ldr	x8, [x0]
    1048:	str	x8, [sp, #8]
    104c:	ldur	x0, [x29, #-16]
    1050:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1054:	add	x1, x1, #0x0
    1058:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    105c:	ldr	x8, [sp, #8]
    1060:	ldur	x1, [x29, #-16]
    1064:	mov	x0, x8
    1068:	bl	0 <_ZNK4llvm3opt3Arg5printERNS_11raw_ostreamE>
    106c:	sub	x0, x29, #0x30
    1070:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1074:	b	1008 <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE+0x3c>
    1078:	ldp	x29, x30, [sp, #144]
    107c:	add	sp, sp, #0xa0
    1080:	ret

0000000000001084 <_ZNK4llvm3opt7ArgList4dumpEv>:
    1084:	sub	sp, sp, #0x30
    1088:	stp	x29, x30, [sp, #32]
    108c:	add	x29, sp, #0x20
    1090:	stur	x0, [x29, #-8]
    1094:	ldur	x0, [x29, #-8]
    1098:	str	x0, [sp, #16]
    109c:	bl	0 <_ZN4llvm4dbgsEv>
    10a0:	ldr	x8, [sp, #16]
    10a4:	str	x0, [sp, #8]
    10a8:	mov	x0, x8
    10ac:	ldr	x1, [sp, #8]
    10b0:	bl	fcc <_ZNK4llvm3opt7ArgList5printERNS_11raw_ostreamE>
    10b4:	ldp	x29, x30, [sp, #32]
    10b8:	add	sp, sp, #0x30
    10bc:	ret

00000000000010c0 <_ZN4llvm3opt12InputArgList13releaseMemoryEv>:
    10c0:	sub	sp, sp, #0xb0
    10c4:	stp	x29, x30, [sp, #160]
    10c8:	add	x29, sp, #0xa0
    10cc:	sub	x8, x29, #0x28
    10d0:	sub	x9, x29, #0x40
    10d4:	stur	x0, [x29, #-8]
    10d8:	ldur	x10, [x29, #-8]
    10dc:	stur	x10, [x29, #-16]
    10e0:	ldur	x0, [x29, #-16]
    10e4:	str	x9, [sp, #16]
    10e8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    10ec:	ldur	x0, [x29, #-16]
    10f0:	ldr	x8, [sp, #16]
    10f4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    10f8:	ldur	q0, [x29, #-40]
    10fc:	add	x0, sp, #0x40
    1100:	str	q0, [sp, #64]
    1104:	ldur	x8, [x29, #-24]
    1108:	str	x8, [sp, #80]
    110c:	ldur	q0, [x29, #-64]
    1110:	add	x1, sp, #0x20
    1114:	str	q0, [sp, #32]
    1118:	ldur	x8, [x29, #-48]
    111c:	str	x8, [sp, #48]
    1120:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1124:	tbnz	w0, #0, 112c <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x6c>
    1128:	b	1164 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0xa4>
    112c:	sub	x0, x29, #0x28
    1130:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1134:	ldr	x8, [x0]
    1138:	str	x8, [sp, #24]
    113c:	ldr	x8, [sp, #24]
    1140:	str	x8, [sp, #8]
    1144:	cbz	x8, 1158 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x98>
    1148:	ldr	x0, [sp, #8]
    114c:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
    1150:	ldr	x0, [sp, #8]
    1154:	bl	0 <_ZdlPv>
    1158:	sub	x0, x29, #0x28
    115c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1160:	b	10f8 <_ZN4llvm3opt12InputArgList13releaseMemoryEv+0x38>
    1164:	ldp	x29, x30, [sp, #160]
    1168:	add	sp, sp, #0xb0
    116c:	ret

0000000000001170 <_ZN4llvm3opt12InputArgListC1EPKPKcS5_>:
    1170:	sub	sp, sp, #0x40
    1174:	stp	x29, x30, [sp, #48]
    1178:	add	x29, sp, #0x30
    117c:	adrp	x8, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1180:	ldr	x8, [x8]
    1184:	add	x8, x8, #0x10
    1188:	mov	x9, #0x8                   	// #8
    118c:	stur	x0, [x29, #-8]
    1190:	stur	x1, [x29, #-16]
    1194:	str	x2, [sp, #24]
    1198:	ldur	x10, [x29, #-8]
    119c:	mov	x0, x10
    11a0:	str	x8, [sp, #16]
    11a4:	str	x9, [sp, #8]
    11a8:	str	x10, [sp]
    11ac:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    11b0:	ldr	x8, [sp, #16]
    11b4:	ldr	x9, [sp]
    11b8:	str	x8, [x9]
    11bc:	add	x0, x9, #0xb8
    11c0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    11c4:	ldr	x8, [sp]
    11c8:	add	x0, x8, #0x148
    11cc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    11d0:	ldr	x8, [sp, #24]
    11d4:	ldur	x9, [x29, #-16]
    11d8:	subs	x8, x8, x9
    11dc:	ldr	x9, [sp, #8]
    11e0:	sdiv	x8, x8, x9
    11e4:	ldr	x10, [sp]
    11e8:	str	w8, [x10, #352]
    11ec:	add	x0, x10, #0xb8
    11f0:	ldur	x1, [x29, #-16]
    11f4:	ldr	x2, [sp, #24]
    11f8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    11fc:	ldp	x29, x30, [sp, #48]
    1200:	add	sp, sp, #0x40
    1204:	ret

0000000000001208 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>:
    1208:	sub	sp, sp, #0x90
    120c:	stp	x29, x30, [sp, #128]
    1210:	add	x29, sp, #0x80
    1214:	sub	x8, x29, #0x10
    1218:	add	x9, sp, #0x40
    121c:	add	x10, sp, #0x38
    1220:	stur	x1, [x29, #-16]
    1224:	stur	x2, [x29, #-8]
    1228:	stur	x0, [x29, #-24]
    122c:	ldur	x11, [x29, #-24]
    1230:	add	x0, x11, #0xb8
    1234:	str	x8, [sp, #48]
    1238:	str	x9, [sp, #40]
    123c:	str	x10, [sp, #32]
    1240:	str	x11, [sp, #24]
    1244:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1248:	stur	w0, [x29, #-28]
    124c:	ldr	x8, [sp, #24]
    1250:	add	x0, x8, #0x148
    1254:	ldr	x8, [sp, #40]
    1258:	ldr	x9, [sp, #48]
    125c:	str	x0, [sp, #16]
    1260:	mov	x0, x9
    1264:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1268:	ldr	x0, [sp, #16]
    126c:	ldr	x1, [sp, #40]
    1270:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1274:	ldr	x0, [sp, #40]
    1278:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    127c:	ldr	x8, [sp, #24]
    1280:	add	x0, x8, #0xb8
    1284:	add	x9, x8, #0x148
    1288:	str	x0, [sp, #8]
    128c:	mov	x0, x9
    1290:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1294:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5c_strEv>
    1298:	str	x0, [sp, #56]
    129c:	ldr	x0, [sp, #8]
    12a0:	ldr	x1, [sp, #32]
    12a4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    12a8:	ldur	w0, [x29, #-28]
    12ac:	ldp	x29, x30, [sp, #128]
    12b0:	add	sp, sp, #0x90
    12b4:	ret

00000000000012b8 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_>:
    12b8:	sub	sp, sp, #0x80
    12bc:	stp	x29, x30, [sp, #112]
    12c0:	add	x29, sp, #0x70
    12c4:	stur	x1, [x29, #-16]
    12c8:	stur	x2, [x29, #-8]
    12cc:	stur	x3, [x29, #-32]
    12d0:	stur	x4, [x29, #-24]
    12d4:	stur	x0, [x29, #-40]
    12d8:	ldur	x8, [x29, #-40]
    12dc:	ldur	q0, [x29, #-16]
    12e0:	str	q0, [sp, #48]
    12e4:	ldr	x1, [sp, #48]
    12e8:	ldr	x2, [sp, #56]
    12ec:	mov	x0, x8
    12f0:	str	x8, [sp, #8]
    12f4:	bl	1208 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    12f8:	stur	w0, [x29, #-44]
    12fc:	ldur	q0, [x29, #-32]
    1300:	str	q0, [sp, #16]
    1304:	ldr	x1, [sp, #16]
    1308:	ldr	x2, [sp, #24]
    130c:	ldr	x0, [sp, #8]
    1310:	bl	1208 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    1314:	str	w0, [sp, #44]
    1318:	ldur	w9, [x29, #-44]
    131c:	add	w9, w9, #0x1
    1320:	ldr	w10, [sp, #44]
    1324:	mov	w11, #0x0                   	// #0
    1328:	cmp	w9, w10
    132c:	str	w11, [sp, #4]
    1330:	b.ne	133c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_+0x84>  // b.any
    1334:	mov	w8, #0x1                   	// #1
    1338:	str	w8, [sp, #4]
    133c:	ldr	w8, [sp, #4]
    1340:	tbnz	w8, #0, 1348 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_+0x90>
    1344:	b	134c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_+0x94>
    1348:	b	136c <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_+0xb4>
    134c:	adrp	x0, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1350:	add	x0, x0, #0x0
    1354:	adrp	x1, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1358:	add	x1, x1, #0x0
    135c:	mov	w2, #0xde                  	// #222
    1360:	adrp	x3, 0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1364:	add	x3, x3, #0x0
    1368:	bl	0 <__assert_fail>
    136c:	ldur	w0, [x29, #-44]
    1370:	ldp	x29, x30, [sp, #112]
    1374:	add	sp, sp, #0x80
    1378:	ret

000000000000137c <_ZNK4llvm3opt12InputArgList16MakeArgStringRefENS_9StringRefE>:
    137c:	sub	sp, sp, #0x50
    1380:	stp	x29, x30, [sp, #64]
    1384:	add	x29, sp, #0x40
    1388:	stur	x1, [x29, #-16]
    138c:	stur	x2, [x29, #-8]
    1390:	stur	x0, [x29, #-24]
    1394:	ldur	x8, [x29, #-24]
    1398:	ldur	q0, [x29, #-16]
    139c:	str	q0, [sp, #16]
    13a0:	ldr	x1, [sp, #16]
    13a4:	ldr	x2, [sp, #24]
    13a8:	mov	x0, x8
    13ac:	str	x8, [sp, #8]
    13b0:	bl	1208 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    13b4:	ldr	x8, [sp, #8]
    13b8:	str	w0, [sp, #4]
    13bc:	mov	x0, x8
    13c0:	ldr	w1, [sp, #4]
    13c4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    13c8:	ldp	x29, x30, [sp, #64]
    13cc:	add	sp, sp, #0x50
    13d0:	ret

00000000000013d4 <_ZN4llvm3opt14DerivedArgListC1ERKNS0_12InputArgListE>:
    13d4:	sub	sp, sp, #0x30
    13d8:	stp	x29, x30, [sp, #32]
    13dc:	add	x29, sp, #0x20
    13e0:	adrp	x8, 28 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE+0x28>
    13e4:	ldr	x8, [x8]
    13e8:	add	x8, x8, #0x10
    13ec:	stur	x0, [x29, #-8]
    13f0:	str	x1, [sp, #16]
    13f4:	ldur	x9, [x29, #-8]
    13f8:	mov	x0, x9
    13fc:	str	x8, [sp, #8]
    1400:	str	x9, [sp]
    1404:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1408:	ldr	x8, [sp, #8]
    140c:	ldr	x9, [sp]
    1410:	str	x8, [x9]
    1414:	ldr	x10, [sp, #16]
    1418:	str	x10, [x9, #184]
    141c:	add	x0, x9, #0xc0
    1420:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1424:	ldp	x29, x30, [sp, #32]
    1428:	add	sp, sp, #0x30
    142c:	ret

0000000000001430 <_ZNK4llvm3opt14DerivedArgList16MakeArgStringRefENS_9StringRefE>:
    1430:	sub	sp, sp, #0x50
    1434:	stp	x29, x30, [sp, #64]
    1438:	add	x29, sp, #0x40
    143c:	sub	x8, x29, #0x10
    1440:	add	x9, sp, #0x10
    1444:	stur	x1, [x29, #-16]
    1448:	stur	x2, [x29, #-8]
    144c:	stur	x0, [x29, #-24]
    1450:	ldur	x10, [x29, #-24]
    1454:	ldr	x0, [x10, #184]
    1458:	str	x0, [sp, #8]
    145c:	mov	x0, x9
    1460:	mov	x1, x8
    1464:	str	x9, [sp]
    1468:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    146c:	ldr	x0, [sp, #8]
    1470:	ldr	x1, [sp]
    1474:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1478:	ldp	x29, x30, [sp, #64]
    147c:	add	sp, sp, #0x50
    1480:	ret

0000000000001484 <_ZN4llvm3opt14DerivedArgList17AddSynthesizedArgEPNS0_3ArgE>:
    1484:	sub	sp, sp, #0x40
    1488:	stp	x29, x30, [sp, #48]
    148c:	add	x29, sp, #0x30
    1490:	add	x8, sp, #0x18
    1494:	stur	x0, [x29, #-8]
    1498:	stur	x1, [x29, #-16]
    149c:	ldur	x9, [x29, #-8]
    14a0:	add	x0, x9, #0xc0
    14a4:	ldur	x1, [x29, #-16]
    14a8:	str	x0, [sp, #16]
    14ac:	mov	x0, x8
    14b0:	str	x8, [sp, #8]
    14b4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    14b8:	ldr	x0, [sp, #16]
    14bc:	ldr	x1, [sp, #8]
    14c0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    14c4:	ldr	x0, [sp, #8]
    14c8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    14cc:	ldp	x29, x30, [sp, #48]
    14d0:	add	sp, sp, #0x40
    14d4:	ret

00000000000014d8 <_ZNK4llvm3opt14DerivedArgList11MakeFlagArgEPKNS0_3ArgENS0_6OptionE>:
    14d8:	sub	sp, sp, #0x140
    14dc:	stp	x29, x30, [sp, #288]
    14e0:	str	x28, [sp, #304]
    14e4:	add	x29, sp, #0x120
    14e8:	sub	x8, x29, #0x10
    14ec:	sub	x9, x29, #0x20
    14f0:	sub	x10, x29, #0x28
    14f4:	sub	x11, x29, #0x30
    14f8:	sub	x12, x29, #0x48
    14fc:	sub	x13, x29, #0x60
    1500:	sub	x14, x29, #0x70
    1504:	sub	x15, x29, #0x88
    1508:	add	x16, sp, #0x88
    150c:	add	x17, sp, #0x84
    1510:	stur	x2, [x29, #-16]
    1514:	stur	x3, [x29, #-8]
    1518:	stur	x0, [x29, #-24]
    151c:	stur	x1, [x29, #-32]
    1520:	ldur	x18, [x29, #-24]
    1524:	add	x0, x18, #0xc0
    1528:	str	x0, [sp, #104]
    152c:	mov	x0, x8
    1530:	str	x8, [sp, #96]
    1534:	str	x9, [sp, #88]
    1538:	str	x10, [sp, #80]
    153c:	str	x11, [sp, #72]
    1540:	str	x12, [sp, #64]
    1544:	str	x13, [sp, #56]
    1548:	str	x14, [sp, #48]
    154c:	str	x15, [sp, #40]
    1550:	str	x16, [sp, #32]
    1554:	str	x17, [sp, #24]
    1558:	str	x18, [sp, #16]
    155c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1560:	stur	x0, [x29, #-112]
    1564:	stur	x1, [x29, #-104]
    1568:	ldr	x0, [sp, #56]
    156c:	ldr	x1, [sp, #48]
    1570:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1574:	ldr	x0, [sp, #96]
    1578:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    157c:	str	x0, [sp, #136]
    1580:	str	x1, [sp, #144]
    1584:	ldr	x0, [sp, #40]
    1588:	ldr	x1, [sp, #32]
    158c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1590:	ldr	x8, [sp, #64]
    1594:	ldr	x0, [sp, #56]
    1598:	ldr	x1, [sp, #40]
    159c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15a0:	ldr	x0, [sp, #16]
    15a4:	ldr	x1, [sp, #64]
    15a8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15ac:	stur	x0, [x29, #-48]
    15b0:	ldr	x8, [sp, #16]
    15b4:	ldr	x0, [x8, #184]
    15b8:	ldr	x9, [sp, #96]
    15bc:	str	x0, [sp, #8]
    15c0:	mov	x0, x9
    15c4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15c8:	str	x0, [sp, #112]
    15cc:	str	x1, [sp, #120]
    15d0:	ldr	x1, [sp, #112]
    15d4:	ldr	x2, [sp, #120]
    15d8:	ldr	x0, [sp, #8]
    15dc:	bl	1208 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    15e0:	str	w0, [sp, #132]
    15e4:	ldr	x8, [sp, #80]
    15e8:	ldr	x0, [sp, #96]
    15ec:	ldr	x1, [sp, #72]
    15f0:	ldr	x2, [sp, #24]
    15f4:	ldr	x3, [sp, #88]
    15f8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    15fc:	ldr	x0, [sp, #104]
    1600:	ldr	x1, [sp, #80]
    1604:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1608:	ldr	x0, [sp, #80]
    160c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1610:	ldr	x8, [sp, #16]
    1614:	add	x0, x8, #0xc0
    1618:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    161c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1620:	ldr	x28, [sp, #304]
    1624:	ldp	x29, x30, [sp, #288]
    1628:	add	sp, sp, #0x140
    162c:	ret

0000000000001630 <_ZNK4llvm3opt14DerivedArgList17MakePositionalArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    1630:	sub	sp, sp, #0x160
    1634:	stp	x29, x30, [sp, #320]
    1638:	str	x28, [sp, #336]
    163c:	add	x29, sp, #0x140
    1640:	sub	x8, x29, #0x10
    1644:	sub	x9, x29, #0x30
    1648:	sub	x10, x29, #0x34
    164c:	sub	x11, x29, #0x58
    1650:	sub	x12, x29, #0x60
    1654:	sub	x13, x29, #0x78
    1658:	sub	x14, x29, #0x90
    165c:	add	x15, sp, #0xa0
    1660:	add	x16, sp, #0x88
    1664:	add	x17, sp, #0x78
    1668:	add	x18, sp, #0x70
    166c:	stur	x2, [x29, #-16]
    1670:	stur	x3, [x29, #-8]
    1674:	stur	x4, [x29, #-32]
    1678:	stur	x5, [x29, #-24]
    167c:	stur	x0, [x29, #-40]
    1680:	stur	x1, [x29, #-48]
    1684:	ldur	x0, [x29, #-40]
    1688:	ldr	x1, [x0, #184]
    168c:	ldur	q0, [x29, #-32]
    1690:	stur	q0, [x29, #-80]
    1694:	ldur	x2, [x29, #-80]
    1698:	ldur	x3, [x29, #-72]
    169c:	str	x0, [sp, #104]
    16a0:	mov	x0, x1
    16a4:	mov	x1, x2
    16a8:	mov	x2, x3
    16ac:	str	x8, [sp, #96]
    16b0:	str	x9, [sp, #88]
    16b4:	str	x10, [sp, #80]
    16b8:	str	x11, [sp, #72]
    16bc:	str	x12, [sp, #64]
    16c0:	str	x13, [sp, #56]
    16c4:	str	x14, [sp, #48]
    16c8:	str	x15, [sp, #40]
    16cc:	str	x16, [sp, #32]
    16d0:	str	x17, [sp, #24]
    16d4:	str	x18, [sp, #16]
    16d8:	bl	1208 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    16dc:	stur	w0, [x29, #-52]
    16e0:	ldr	x8, [sp, #104]
    16e4:	add	x0, x8, #0xc0
    16e8:	ldr	x9, [sp, #96]
    16ec:	str	x0, [sp, #8]
    16f0:	mov	x0, x9
    16f4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    16f8:	str	x0, [sp, #160]
    16fc:	str	x1, [sp, #168]
    1700:	ldr	x0, [sp, #48]
    1704:	ldr	x1, [sp, #40]
    1708:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    170c:	ldr	x0, [sp, #96]
    1710:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1714:	str	x0, [sp, #120]
    1718:	str	x1, [sp, #128]
    171c:	ldr	x0, [sp, #32]
    1720:	ldr	x1, [sp, #24]
    1724:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1728:	ldr	x8, [sp, #56]
    172c:	ldr	x0, [sp, #48]
    1730:	ldr	x1, [sp, #32]
    1734:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1738:	ldr	x0, [sp, #104]
    173c:	ldr	x1, [sp, #56]
    1740:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1744:	stur	x0, [x29, #-96]
    1748:	ldr	x8, [sp, #104]
    174c:	ldr	x0, [x8, #184]
    1750:	ldur	w1, [x29, #-52]
    1754:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1758:	str	x0, [sp, #112]
    175c:	ldr	x8, [sp, #72]
    1760:	ldr	x0, [sp, #96]
    1764:	ldr	x1, [sp, #64]
    1768:	ldr	x2, [sp, #80]
    176c:	ldr	x3, [sp, #16]
    1770:	ldr	x4, [sp, #88]
    1774:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1778:	ldr	x0, [sp, #8]
    177c:	ldr	x1, [sp, #72]
    1780:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1784:	ldr	x0, [sp, #72]
    1788:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    178c:	ldr	x8, [sp, #104]
    1790:	add	x0, x8, #0xc0
    1794:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1798:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    179c:	ldr	x28, [sp, #336]
    17a0:	ldp	x29, x30, [sp, #320]
    17a4:	add	sp, sp, #0x160
    17a8:	ret

00000000000017ac <_ZNK4llvm3opt14DerivedArgList15MakeSeparateArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    17ac:	sub	sp, sp, #0x170
    17b0:	stp	x29, x30, [sp, #336]
    17b4:	str	x28, [sp, #352]
    17b8:	add	x29, sp, #0x150
    17bc:	sub	x8, x29, #0x10
    17c0:	sub	x9, x29, #0x30
    17c4:	sub	x10, x29, #0x34
    17c8:	sub	x11, x29, #0x68
    17cc:	sub	x12, x29, #0x70
    17d0:	sub	x13, x29, #0x88
    17d4:	sub	x14, x29, #0xa0
    17d8:	add	x15, sp, #0xa0
    17dc:	add	x16, sp, #0x88
    17e0:	add	x17, sp, #0x78
    17e4:	add	x18, sp, #0x70
    17e8:	stur	x2, [x29, #-16]
    17ec:	stur	x3, [x29, #-8]
    17f0:	stur	x4, [x29, #-32]
    17f4:	stur	x5, [x29, #-24]
    17f8:	stur	x0, [x29, #-40]
    17fc:	stur	x1, [x29, #-48]
    1800:	ldur	x0, [x29, #-40]
    1804:	ldr	x1, [x0, #184]
    1808:	str	x0, [sp, #104]
    180c:	mov	x0, x8
    1810:	str	x8, [sp, #96]
    1814:	str	x9, [sp, #88]
    1818:	str	x10, [sp, #80]
    181c:	str	x11, [sp, #72]
    1820:	str	x12, [sp, #64]
    1824:	str	x13, [sp, #56]
    1828:	str	x14, [sp, #48]
    182c:	str	x15, [sp, #40]
    1830:	str	x16, [sp, #32]
    1834:	str	x17, [sp, #24]
    1838:	str	x18, [sp, #16]
    183c:	str	x1, [sp, #8]
    1840:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1844:	stur	x0, [x29, #-72]
    1848:	stur	x1, [x29, #-64]
    184c:	ldur	q0, [x29, #-32]
    1850:	stur	q0, [x29, #-96]
    1854:	ldur	x1, [x29, #-72]
    1858:	ldur	x2, [x29, #-64]
    185c:	ldur	x3, [x29, #-96]
    1860:	ldur	x4, [x29, #-88]
    1864:	ldr	x0, [sp, #8]
    1868:	bl	12b8 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefES2_>
    186c:	stur	w0, [x29, #-52]
    1870:	ldr	x8, [sp, #104]
    1874:	add	x0, x8, #0xc0
    1878:	ldr	x9, [sp, #96]
    187c:	str	x0, [sp]
    1880:	mov	x0, x9
    1884:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1888:	str	x0, [sp, #160]
    188c:	str	x1, [sp, #168]
    1890:	ldr	x0, [sp, #48]
    1894:	ldr	x1, [sp, #40]
    1898:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    189c:	ldr	x0, [sp, #96]
    18a0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    18a4:	str	x0, [sp, #120]
    18a8:	str	x1, [sp, #128]
    18ac:	ldr	x0, [sp, #32]
    18b0:	ldr	x1, [sp, #24]
    18b4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    18b8:	ldr	x8, [sp, #56]
    18bc:	ldr	x0, [sp, #48]
    18c0:	ldr	x1, [sp, #32]
    18c4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    18c8:	ldr	x0, [sp, #104]
    18cc:	ldr	x1, [sp, #56]
    18d0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    18d4:	stur	x0, [x29, #-112]
    18d8:	ldr	x8, [sp, #104]
    18dc:	ldr	x0, [x8, #184]
    18e0:	ldur	w6, [x29, #-52]
    18e4:	add	w1, w6, #0x1
    18e8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    18ec:	str	x0, [sp, #112]
    18f0:	ldr	x8, [sp, #72]
    18f4:	ldr	x0, [sp, #96]
    18f8:	ldr	x1, [sp, #64]
    18fc:	ldr	x2, [sp, #80]
    1900:	ldr	x3, [sp, #16]
    1904:	ldr	x4, [sp, #88]
    1908:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    190c:	ldr	x0, [sp]
    1910:	ldr	x1, [sp, #72]
    1914:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1918:	ldr	x0, [sp, #72]
    191c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1920:	ldr	x8, [sp, #104]
    1924:	add	x0, x8, #0xc0
    1928:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    192c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1930:	ldr	x28, [sp, #352]
    1934:	ldp	x29, x30, [sp, #336]
    1938:	add	sp, sp, #0x170
    193c:	ret

0000000000001940 <_ZNK4llvm3opt14DerivedArgList13MakeJoinedArgEPKNS0_3ArgENS0_6OptionENS_9StringRefE>:
    1940:	stp	x29, x30, [sp, #-80]!
    1944:	stp	x28, x25, [sp, #16]
    1948:	stp	x24, x23, [sp, #32]
    194c:	stp	x22, x21, [sp, #48]
    1950:	stp	x20, x19, [sp, #64]
    1954:	mov	x29, sp
    1958:	sub	sp, sp, #0x210
    195c:	sub	x8, x29, #0x10
    1960:	sub	x9, x29, #0x20
    1964:	sub	x10, x29, #0x30
    1968:	sub	x11, x29, #0x34
    196c:	sub	x12, x29, #0x48
    1970:	sub	x13, x29, #0x68
    1974:	sub	x14, x29, #0x80
    1978:	sub	x15, x29, #0x98
    197c:	sub	x16, x29, #0xa8
    1980:	sub	x17, x29, #0xc0
    1984:	sub	x18, x29, #0xc8
    1988:	sub	x6, x29, #0xd0
    198c:	sub	x7, x29, #0xe8
    1990:	sub	x19, x29, #0x100
    1994:	add	x20, sp, #0x100
    1998:	add	x21, sp, #0xe8
    199c:	add	x22, sp, #0xd8
    19a0:	add	x23, sp, #0xd0
    19a4:	add	x24, sp, #0xc0
    19a8:	stur	x2, [x29, #-16]
    19ac:	stur	x3, [x29, #-8]
    19b0:	stur	x4, [x29, #-32]
    19b4:	stur	x5, [x29, #-24]
    19b8:	stur	x0, [x29, #-40]
    19bc:	stur	x1, [x29, #-48]
    19c0:	ldur	x0, [x29, #-40]
    19c4:	ldr	x1, [x0, #184]
    19c8:	str	x0, [sp, #184]
    19cc:	mov	x0, x8
    19d0:	str	x8, [sp, #176]
    19d4:	str	x9, [sp, #168]
    19d8:	str	x10, [sp, #160]
    19dc:	str	x11, [sp, #152]
    19e0:	str	x12, [sp, #144]
    19e4:	str	x13, [sp, #136]
    19e8:	str	x14, [sp, #128]
    19ec:	str	x15, [sp, #120]
    19f0:	str	x16, [sp, #112]
    19f4:	str	x17, [sp, #104]
    19f8:	str	x18, [sp, #96]
    19fc:	str	x6, [sp, #88]
    1a00:	str	x7, [sp, #80]
    1a04:	str	x19, [sp, #72]
    1a08:	str	x20, [sp, #64]
    1a0c:	str	x21, [sp, #56]
    1a10:	str	x22, [sp, #48]
    1a14:	str	x23, [sp, #40]
    1a18:	str	x24, [sp, #32]
    1a1c:	str	x1, [sp, #24]
    1a20:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1a24:	stur	x0, [x29, #-168]
    1a28:	stur	x1, [x29, #-160]
    1a2c:	ldr	x0, [sp, #120]
    1a30:	ldr	x1, [sp, #112]
    1a34:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1a38:	ldr	x0, [sp, #104]
    1a3c:	ldr	x1, [sp, #168]
    1a40:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1a44:	ldr	x8, [sp, #128]
    1a48:	ldr	x0, [sp, #120]
    1a4c:	ldr	x1, [sp, #104]
    1a50:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1a54:	ldr	x8, [sp, #136]
    1a58:	ldr	x0, [sp, #128]
    1a5c:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    1a60:	ldr	x0, [sp, #144]
    1a64:	ldr	x1, [sp, #136]
    1a68:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1a6c:	ldur	x1, [x29, #-72]
    1a70:	ldur	x2, [x29, #-64]
    1a74:	ldr	x0, [sp, #24]
    1a78:	bl	1208 <_ZNK4llvm3opt12InputArgList9MakeIndexENS_9StringRefE>
    1a7c:	ldr	x8, [sp, #136]
    1a80:	str	w0, [sp, #20]
    1a84:	mov	x0, x8
    1a88:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    1a8c:	ldr	w25, [sp, #20]
    1a90:	stur	w25, [x29, #-52]
    1a94:	ldr	x8, [sp, #184]
    1a98:	add	x0, x8, #0xc0
    1a9c:	ldr	x9, [sp, #176]
    1aa0:	str	x0, [sp, #8]
    1aa4:	mov	x0, x9
    1aa8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1aac:	str	x0, [sp, #256]
    1ab0:	str	x1, [sp, #264]
    1ab4:	ldr	x0, [sp, #72]
    1ab8:	ldr	x1, [sp, #64]
    1abc:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1ac0:	ldr	x0, [sp, #176]
    1ac4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1ac8:	str	x0, [sp, #216]
    1acc:	str	x1, [sp, #224]
    1ad0:	ldr	x0, [sp, #56]
    1ad4:	ldr	x1, [sp, #48]
    1ad8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1adc:	ldr	x8, [sp, #80]
    1ae0:	ldr	x0, [sp, #72]
    1ae4:	ldr	x1, [sp, #56]
    1ae8:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1aec:	ldr	x0, [sp, #184]
    1af0:	ldr	x1, [sp, #80]
    1af4:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1af8:	stur	x0, [x29, #-208]
    1afc:	ldr	x8, [sp, #184]
    1b00:	ldr	x0, [x8, #184]
    1b04:	ldur	w1, [x29, #-52]
    1b08:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1b0c:	ldr	x8, [sp, #176]
    1b10:	str	x0, [sp]
    1b14:	mov	x0, x8
    1b18:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1b1c:	str	x0, [sp, #192]
    1b20:	str	x1, [sp, #200]
    1b24:	ldr	x0, [sp, #32]
    1b28:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1b2c:	ldr	x8, [sp]
    1b30:	add	x9, x8, x0
    1b34:	str	x9, [sp, #208]
    1b38:	ldr	x8, [sp, #96]
    1b3c:	ldr	x0, [sp, #176]
    1b40:	ldr	x1, [sp, #88]
    1b44:	ldr	x2, [sp, #152]
    1b48:	ldr	x3, [sp, #40]
    1b4c:	ldr	x4, [sp, #160]
    1b50:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1b54:	ldr	x0, [sp, #8]
    1b58:	ldr	x1, [sp, #96]
    1b5c:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1b60:	ldr	x0, [sp, #96]
    1b64:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1b68:	ldr	x8, [sp, #184]
    1b6c:	add	x0, x8, #0xc0
    1b70:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1b74:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1b78:	add	sp, sp, #0x210
    1b7c:	ldp	x20, x19, [sp, #64]
    1b80:	ldp	x22, x21, [sp, #48]
    1b84:	ldp	x24, x23, [sp, #32]
    1b88:	ldp	x28, x25, [sp, #16]
    1b8c:	ldp	x29, x30, [sp], #80
    1b90:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE9push_backERKS3_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg9getOptionEv:

0000000000000000 <_ZNK4llvm3opt3Arg9getOptionEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm3opt6Option18getUnaliasedOptionEv:

0000000000000000 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x18
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  28:	str	x0, [sp, #24]
  2c:	str	x1, [sp, #32]
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  38:	tbnz	w0, #0, 40 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x40>
  3c:	b	54 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x54>
  40:	add	x0, sp, #0x18
  44:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  48:	stur	x0, [x29, #-16]
  4c:	stur	x1, [x29, #-8]
  50:	b	60 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x60>
  54:	ldr	x8, [sp, #8]
  58:	ldr	q0, [x8]
  5c:	stur	q0, [x29, #-16]
  60:	ldur	x0, [x29, #-16]
  64:	ldur	x1, [x29, #-8]
  68:	ldp	x29, x30, [sp, #64]
  6c:	add	sp, sp, #0x50
  70:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7isValidEv:

0000000000000000 <_ZNK4llvm3opt6Option7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	cmp	x8, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E6insertEOS2_IjS3_E:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E6insertEOS2_IjS3_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x9
  24:	str	x8, [sp, #16]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E6insertEOS2_IjS3_E>
  2c:	ldur	x8, [x29, #-16]
  30:	add	x8, x8, #0x4
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E6insertEOS2_IjS3_E>
  40:	ldr	x8, [sp, #16]
  44:	ldr	x9, [sp, #24]
  48:	str	x0, [sp]
  4c:	mov	x0, x9
  50:	ldr	x1, [sp, #8]
  54:	ldr	x2, [sp]
  58:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E6insertEOS2_IjS3_E>
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZSt9make_pairIjSt4pairIjjEES0_INSt17__decay_and_stripIT_E6__typeENS2_IT0_E6__typeEEOS3_OS6_:

0000000000000000 <_ZSt9make_pairIjSt4pairIjjEES0_INSt17__decay_and_stripIT_E6__typeENS2_IT0_E6__typeEEOS3_OS6_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0xc
  10:	stur	x0, [x29, #-24]
  14:	stur	x1, [x29, #-32]
  18:	ldur	x0, [x29, #-24]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZSt9make_pairIjSt4pairIjjEES0_INSt17__decay_and_stripIT_E6__typeENS2_IT0_E6__typeEEOS3_OS6_>
  24:	ldur	x8, [x29, #-32]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIjSt4pairIjjEES0_INSt17__decay_and_stripIT_E6__typeENS2_IT0_E6__typeEEOS3_OS6_>
  34:	ldr	x8, [sp, #24]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #16]
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZSt9make_pairIjSt4pairIjjEES0_INSt17__decay_and_stripIT_E6__typeENS2_IT0_E6__typeEEOS3_OS6_>
  4c:	ldur	x8, [x29, #-12]
  50:	str	x8, [sp, #32]
  54:	ldur	w9, [x29, #-4]
  58:	str	w9, [sp, #40]
  5c:	ldr	x0, [sp, #32]
  60:	ldr	x1, [sp, #40]
  64:	ldp	x29, x30, [sp, #80]
  68:	add	sp, sp, #0x60
  6c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option5getIDEv:

0000000000000000 <_ZNK4llvm3opt6Option5getIDEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option5getIDEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option5getIDEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option5getIDEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option5getIDEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x58                  	// #88
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	ldr	w0, [x9, #32]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList10emptyRangeEv:

0000000000000000 <_ZN4llvm3opt7ArgList10emptyRangeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w8, #0xffffffff            	// #-1
  10:	add	x0, sp, #0x8
  14:	add	x1, sp, #0x4
  18:	mov	x2, sp
  1c:	str	w8, [sp, #4]
  20:	str	wzr, [sp]
  24:	bl	0 <_ZN4llvm3opt7ArgList10emptyRangeEv>
  28:	ldr	x0, [sp, #8]
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #4]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv+0x30>
  2c:	b	38 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #4]
  38:	ldr	w8, [sp, #4]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv+0x44>
  40:	b	48 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv+0x48>
  44:	b	68 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x4b9                 	// #1209
  5c:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv>
  6c:	tbnz	w0, #0, 74 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv+0x74>
  70:	b	8c <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv+0x8c>
  74:	ldr	x8, [sp, #8]
  78:	ldr	x9, [x8, #16]
  7c:	mov	x10, #0xfffffffffffffff4    	// #-12
  80:	add	x9, x9, x10
  84:	stur	x9, [x29, #-8]
  88:	b	98 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEptEv+0x98>
  8c:	ldr	x8, [sp, #8]
  90:	ldr	x9, [x8, #16]
  94:	stur	x9, [x29, #-8]
  98:	ldur	x0, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #32]
  a0:	add	sp, sp, #0x30
  a4:	ret

Disassembly of section .text._ZSt3minIjERKT_S2_S2_:

0000000000000000 <_ZSt3minIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp, #16]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	b.cs	30 <_ZSt3minIjERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minIjERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm3opt6Option8getGroupEv:

0000000000000000 <_ZNK4llvm3opt6Option8getGroupEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	ldur	x8, [x29, #-24]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #24]
  20:	str	w10, [sp, #20]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option8getGroupEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #20]
  30:	ldr	w8, [sp, #20]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option8getGroupEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option8getGroupEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option8getGroupEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x68                  	// #104
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #24]
  64:	ldr	x9, [x8, #8]
  68:	mov	w10, #0x0                   	// #0
  6c:	str	w10, [sp, #16]
  70:	cbz	x9, 7c <_ZNK4llvm3opt6Option8getGroupEv+0x7c>
  74:	mov	w8, #0x1                   	// #1
  78:	str	w8, [sp, #16]
  7c:	ldr	w8, [sp, #16]
  80:	tbnz	w8, #0, 88 <_ZNK4llvm3opt6Option8getGroupEv+0x88>
  84:	b	8c <_ZNK4llvm3opt6Option8getGroupEv+0x8c>
  88:	b	ac <_ZNK4llvm3opt6Option8getGroupEv+0xac>
  8c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  90:	add	x0, x0, #0x0
  94:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  98:	add	x1, x1, #0x0
  9c:	mov	w2, #0x69                  	// #105
  a0:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  a4:	add	x3, x3, #0x0
  a8:	bl	0 <__assert_fail>
  ac:	ldr	x8, [sp, #24]
  b0:	ldr	x0, [x8, #8]
  b4:	ldr	x9, [x8]
  b8:	ldrh	w1, [x9, #40]
  bc:	sub	x9, x29, #0x1c
  c0:	str	x0, [sp, #8]
  c4:	mov	x0, x9
  c8:	bl	0 <_ZNK4llvm3opt6Option8getGroupEv>
  cc:	ldur	w10, [x29, #-28]
  d0:	mov	w1, w10
  d4:	ldr	x0, [sp, #8]
  d8:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  dc:	stur	x0, [x29, #-16]
  e0:	stur	x1, [x29, #-8]
  e4:	ldur	x0, [x29, #-16]
  e8:	ldur	x1, [x29, #-8]
  ec:	ldp	x29, x30, [sp, #64]
  f0:	add	sp, sp, #0x50
  f4:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	sub	sp, sp, #0x100
   4:	stp	x29, x30, [sp, #240]
   8:	add	x29, sp, #0xf0
   c:	mov	x9, #0x1                   	// #1
  10:	sub	x10, x29, #0x2c
  14:	sub	x11, x29, #0x58
  18:	sub	x3, x29, #0x5c
  1c:	add	x12, sp, #0x78
  20:	add	x13, sp, #0x74
  24:	stur	w1, [x29, #-4]
  28:	stur	x0, [x29, #-16]
  2c:	ldur	x14, [x29, #-16]
  30:	ldur	w15, [x29, #-4]
  34:	stur	w15, [x29, #-48]
  38:	ldur	w15, [x29, #-48]
  3c:	mov	w0, w15
  40:	str	x8, [sp, #104]
  44:	str	x9, [sp, #96]
  48:	str	x10, [sp, #88]
  4c:	str	x11, [sp, #80]
  50:	str	x3, [sp, #72]
  54:	str	x12, [sp, #64]
  58:	str	x13, [sp, #56]
  5c:	str	x14, [sp, #48]
  60:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  64:	stur	w0, [x29, #-44]
  68:	ldr	x8, [sp, #88]
  6c:	stur	x8, [x29, #-40]
  70:	mov	x9, #0x8                   	// #8
  74:	ldr	x10, [sp, #96]
  78:	stur	x10, [x29, #-32]
  7c:	ldur	x1, [x29, #-40]
  80:	ldur	x2, [x29, #-32]
  84:	ldr	x0, [sp, #48]
  88:	str	x9, [sp, #40]
  8c:	bl	284 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  90:	stur	x0, [x29, #-24]
  94:	ldr	x8, [sp, #48]
  98:	add	x0, x8, #0x8
  9c:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  a0:	ldur	w15, [x29, #-24]
  a4:	mov	w8, w15
  a8:	ldr	x9, [sp, #40]
  ac:	mul	x8, x9, x8
  b0:	add	x8, x0, x8
  b4:	stur	x8, [x29, #-56]
  b8:	ldr	x8, [sp, #48]
  bc:	add	x0, x8, #0x8
  c0:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  c4:	ldur	w15, [x29, #-20]
  c8:	mov	w8, w15
  cc:	ldr	x9, [sp, #40]
  d0:	mul	x8, x9, x8
  d4:	add	x8, x0, x8
  d8:	stur	x8, [x29, #-64]
  dc:	ldur	x1, [x29, #-56]
  e0:	ldur	x2, [x29, #-64]
  e4:	ldur	w15, [x29, #-4]
  e8:	stur	w15, [x29, #-96]
  ec:	ldur	w15, [x29, #-96]
  f0:	mov	w0, w15
  f4:	str	x1, [sp, #32]
  f8:	str	x2, [sp, #24]
  fc:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 100:	stur	w0, [x29, #-92]
 104:	ldr	x0, [sp, #80]
 108:	ldr	x1, [sp, #32]
 10c:	ldr	x2, [sp, #24]
 110:	ldr	x3, [sp, #72]
 114:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 118:	ldur	x1, [x29, #-64]
 11c:	ldur	x2, [x29, #-64]
 120:	ldur	w15, [x29, #-4]
 124:	str	w15, [sp, #112]
 128:	ldr	w15, [sp, #112]
 12c:	mov	w0, w15
 130:	str	x1, [sp, #16]
 134:	str	x2, [sp, #8]
 138:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 13c:	str	w0, [sp, #116]
 140:	ldr	x0, [sp, #64]
 144:	ldr	x1, [sp, #16]
 148:	ldr	x2, [sp, #8]
 14c:	ldr	x3, [sp, #56]
 150:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 154:	ldr	x8, [sp, #104]
 158:	ldr	x0, [sp, #80]
 15c:	ldr	x1, [sp, #64]
 160:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierEEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 164:	ldp	x29, x30, [sp, #240]
 168:	add	sp, sp, #0x100
 16c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x9, [sp, #8]
   c:	ldr	q0, [x9]
  10:	str	q0, [x8]
  14:	ldr	x9, [x9, #16]
  18:	str	x9, [x8, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x9, [sp, #8]
   c:	ldur	q0, [x9, #24]
  10:	str	q0, [x8]
  14:	ldr	x9, [x9, #40]
  18:	str	x9, [x8, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x20
  10:	mov	x9, sp
  14:	ldr	q0, [x0]
  18:	str	q0, [sp, #32]
  1c:	ldr	x10, [x0, #16]
  20:	str	x10, [sp, #48]
  24:	ldr	q0, [x1]
  28:	str	q0, [sp]
  2c:	ldr	x10, [x1, #16]
  30:	str	x10, [sp, #16]
  34:	mov	x0, x8
  38:	mov	x1, x9
  3c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_>
  40:	eor	w11, w0, #0x1
  44:	and	w0, w11, #0x1
  48:	ldp	x29, x30, [sp, #64]
  4c:	add	sp, sp, #0x50
  50:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE4dataEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	add	x9, x9, #0x8
  1c:	str	x9, [x8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEppEv>
  2c:	ldr	x0, [sp]
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x2, sp, #0x10
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	ldur	x8, [x29, #-16]
  1c:	ldr	x1, [sp, #24]
  20:	mov	x0, x8
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  2c:	tbnz	w0, #0, 40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj+0x40>
  30:	mov	w8, wzr
  34:	and	w8, w8, #0x1
  38:	sturb	w8, [x29, #-1]
  3c:	b	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj+0x80>
  40:	ldr	x0, [sp, #16]
  44:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  4c:	ldr	x8, [sp, #16]
  50:	str	w0, [sp, #4]
  54:	mov	x0, x8
  58:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  5c:	ldr	w9, [sp, #4]
  60:	str	w9, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E5eraseERKj>
  74:	mov	w9, #0x1                   	// #1
  78:	and	w9, w9, #0x1
  7c:	sturb	w9, [x29, #-1]
  80:	ldurb	w8, [x29, #-1]
  84:	and	w0, w8, #0x1
  88:	ldp	x29, x30, [sp, #48]
  8c:	add	sp, sp, #0x40
  90:	ret

Disassembly of section .text._ZNK4llvm3opt12OptSpecifier5getIDEv:

0000000000000000 <_ZNK4llvm3opt12OptSpecifier5getIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE5beginEv:

0000000000000000 <_ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE3endEv:

0000000000000000 <_ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE3endEv>
  30:	mov	x8, #0x4                   	// #4
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x2, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	mov	x0, x9
  24:	str	x8, [sp, #32]
  28:	str	x9, [sp, #24]
  2c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj>
  30:	tbnz	w0, #0, 38 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj+0x38>
  34:	b	74 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj+0x74>
  38:	ldur	x1, [x29, #-24]
  3c:	ldr	x0, [sp, #24]
  40:	str	x1, [sp, #16]
  44:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj>
  48:	ldr	x8, [sp, #32]
  4c:	ldr	x9, [sp, #24]
  50:	str	x0, [sp, #8]
  54:	mov	x0, x9
  58:	ldr	x1, [sp, #16]
  5c:	ldr	x2, [sp, #8]
  60:	mov	x3, x9
  64:	mov	w10, #0x1                   	// #1
  68:	and	w4, w10, #0x1
  6c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj>
  70:	b	80 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj+0x80>
  74:	ldr	x8, [sp, #32]
  78:	ldr	x0, [sp, #24]
  7c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4findERKj>
  80:	ldp	x29, x30, [sp, #64]
  84:	add	sp, sp, #0x50
  88:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	adrp	x8, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  10:	add	x8, x8, #0x0
  14:	adrp	x9, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  18:	add	x9, x9, #0x0
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	ldur	x10, [x29, #-8]
  28:	ldr	x11, [x10, #16]
  2c:	stur	x8, [x29, #-24]
  30:	str	x9, [sp, #32]
  34:	str	x10, [sp, #24]
  38:	cbz	x11, 54 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x54>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  44:	mov	w8, #0x0                   	// #0
  48:	str	w8, [sp, #20]
  4c:	tbnz	w0, #0, 54 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x54>
  50:	b	5c <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #20]
  5c:	ldr	w8, [sp, #20]
  60:	tbnz	w8, #0, 68 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x68>
  64:	b	6c <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x6c>
  68:	b	84 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x84>
  6c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  70:	add	x0, x0, #0x0
  74:	ldur	x1, [x29, #-24]
  78:	mov	w2, #0x4c7                 	// #1223
  7c:	ldr	x3, [sp, #32]
  80:	bl	0 <__assert_fail>
  84:	ldur	x8, [x29, #-16]
  88:	ldr	x8, [x8, #16]
  8c:	cbz	x8, a8 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0xa8>
  90:	ldur	x0, [x29, #-16]
  94:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  98:	mov	w8, #0x0                   	// #0
  9c:	str	w8, [sp, #16]
  a0:	tbnz	w0, #0, a8 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0xa8>
  a4:	b	b0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0xb0>
  a8:	mov	w8, #0x1                   	// #1
  ac:	str	w8, [sp, #16]
  b0:	ldr	w8, [sp, #16]
  b4:	tbnz	w8, #0, bc <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0xbc>
  b8:	b	c0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0xc0>
  bc:	b	d8 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0xd8>
  c0:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  c4:	add	x0, x0, #0x0
  c8:	ldur	x1, [x29, #-24]
  cc:	mov	w2, #0x4c8                 	// #1224
  d0:	ldr	x3, [sp, #32]
  d4:	bl	0 <__assert_fail>
  d8:	ldr	x0, [sp, #24]
  dc:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  e0:	ldur	x8, [x29, #-16]
  e4:	str	x0, [sp, #8]
  e8:	mov	x0, x8
  ec:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
  f0:	mov	w9, #0x0                   	// #0
  f4:	ldr	x8, [sp, #8]
  f8:	cmp	x8, x0
  fc:	str	w9, [sp, #4]
 100:	b.ne	10c <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x10c>  // b.any
 104:	mov	w8, #0x1                   	// #1
 108:	str	w8, [sp, #4]
 10c:	ldr	w8, [sp, #4]
 110:	tbnz	w8, #0, 118 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x118>
 114:	b	11c <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x11c>
 118:	b	134 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_+0x134>
 11c:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEneERKS8_>
 120:	add	x0, x0, #0x0
 124:	ldur	x1, [x29, #-24]
 128:	mov	w2, #0x4ca                 	// #1226
 12c:	ldr	x3, [sp, #32]
 130:	bl	0 <__assert_fail>
 134:	ldr	x8, [sp, #24]
 138:	ldr	x9, [x8, #16]
 13c:	ldur	x10, [x29, #-16]
 140:	ldr	x10, [x10, #16]
 144:	cmp	x9, x10
 148:	cset	w11, ne  // ne = any
 14c:	and	w0, w11, #0x1
 150:	ldp	x29, x30, [sp, #64]
 154:	add	sp, sp, #0x50
 158:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E3endEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E3endEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x9, [x29, #-8]
  14:	mov	x0, x9
  18:	stur	x8, [x29, #-16]
  1c:	str	x9, [sp, #24]
  20:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E3endEv>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E3endEv>
  34:	ldur	x8, [x29, #-16]
  38:	ldr	x9, [sp, #24]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x9
  44:	ldr	x1, [sp, #16]
  48:	ldr	x2, [sp, #8]
  4c:	mov	x3, x9
  50:	mov	w10, #0x1                   	// #1
  54:	and	w4, w10, #0x1
  58:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E3endEv>
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv:

0000000000000000 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #4]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv+0x30>
  2c:	b	38 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #4]
  38:	ldr	w8, [sp, #4]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv+0x44>
  40:	b	48 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv+0x48>
  44:	b	68 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x4b9                 	// #1209
  5c:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	bl	0 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv>
  6c:	tbnz	w0, #0, 74 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv+0x74>
  70:	b	8c <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv+0x8c>
  74:	ldr	x8, [sp, #8]
  78:	ldr	x9, [x8, #16]
  7c:	mov	x10, #0xfffffffffffffff4    	// #-12
  80:	add	x9, x9, x10
  84:	stur	x9, [x29, #-8]
  88:	b	98 <_ZNK4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEptEv+0x98>
  8c:	ldr	x8, [sp, #8]
  90:	ldr	x9, [x8, #16]
  94:	stur	x9, [x29, #-8]
  98:	ldur	x0, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #32]
  a0:	add	sp, sp, #0x30
  a4:	ret

Disassembly of section .text._ZSt3maxIjERKT_S2_S2_:

0000000000000000 <_ZSt3maxIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp, #8]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	b.cs	30 <_ZSt3maxIjERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxIjERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>:
   0:	sub	sp, sp, #0xf0
   4:	stp	x29, x30, [sp, #224]
   8:	add	x29, sp, #0xe0
   c:	mov	x8, xzr
  10:	sub	x9, x29, #0x50
  14:	add	x10, sp, #0x70
  18:	add	x11, sp, #0x58
  1c:	stur	w1, [x29, #-4]
  20:	stur	w2, [x29, #-8]
  24:	stur	x0, [x29, #-16]
  28:	ldur	x0, [x29, #-16]
  2c:	stur	x8, [x29, #-24]
  30:	ldur	w12, [x29, #-4]
  34:	stur	w12, [x29, #-84]
  38:	ldur	w12, [x29, #-8]
  3c:	stur	w12, [x29, #-88]
  40:	ldur	w12, [x29, #-84]
  44:	mov	w1, w12
  48:	ldur	w12, [x29, #-88]
  4c:	mov	w2, w12
  50:	mov	x8, x9
  54:	str	x9, [sp, #16]
  58:	str	x10, [sp, #8]
  5c:	str	x11, [sp]
  60:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  64:	ldr	x8, [sp, #16]
  68:	stur	x8, [x29, #-32]
  6c:	ldur	x0, [x29, #-32]
  70:	ldr	x8, [sp, #8]
  74:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  78:	ldur	x0, [x29, #-32]
  7c:	ldr	x8, [sp]
  80:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  84:	ldr	q0, [sp, #112]
  88:	add	x0, sp, #0x40
  8c:	str	q0, [sp, #64]
  90:	ldr	x8, [sp, #128]
  94:	str	x8, [sp, #80]
  98:	ldur	q0, [sp, #88]
  9c:	add	x1, sp, #0x20
  a0:	str	q0, [sp, #32]
  a4:	ldr	x8, [sp, #104]
  a8:	str	x8, [sp, #48]
  ac:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  b0:	tbnz	w0, #0, b8 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_+0xb8>
  b4:	b	e4 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_+0xe4>
  b8:	add	x0, sp, #0x70
  bc:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  c0:	ldr	x8, [x0]
  c4:	str	x8, [sp, #24]
  c8:	ldr	x8, [sp, #24]
  cc:	stur	x8, [x29, #-24]
  d0:	ldur	x0, [x29, #-24]
  d4:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  d8:	add	x0, sp, #0x70
  dc:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_>
  e0:	b	84 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_EEEPNS0_3ArgEDpT_+0x84>
  e4:	ldur	x0, [x29, #-24]
  e8:	ldp	x29, x30, [sp, #224]
  ec:	add	sp, sp, #0xf0
  f0:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>:
   0:	sub	sp, sp, #0x140
   4:	stp	x29, x30, [sp, #288]
   8:	str	x28, [sp, #304]
   c:	add	x29, sp, #0x120
  10:	mov	x8, xzr
  14:	sub	x9, x29, #0x68
  18:	add	x10, sp, #0x88
  1c:	add	x11, sp, #0x68
  20:	stur	w1, [x29, #-4]
  24:	stur	w2, [x29, #-8]
  28:	stur	w3, [x29, #-12]
  2c:	stur	x0, [x29, #-24]
  30:	ldur	x0, [x29, #-24]
  34:	stur	x8, [x29, #-32]
  38:	ldur	w12, [x29, #-4]
  3c:	stur	w12, [x29, #-108]
  40:	ldur	w12, [x29, #-8]
  44:	stur	w12, [x29, #-112]
  48:	ldur	w12, [x29, #-12]
  4c:	stur	w12, [x29, #-116]
  50:	ldur	w12, [x29, #-108]
  54:	mov	w1, w12
  58:	ldur	w12, [x29, #-112]
  5c:	mov	w2, w12
  60:	ldur	w12, [x29, #-116]
  64:	mov	w3, w12
  68:	mov	x8, x9
  6c:	str	x9, [sp, #16]
  70:	str	x10, [sp, #8]
  74:	str	x11, [sp]
  78:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  7c:	ldr	x8, [sp, #16]
  80:	stur	x8, [x29, #-40]
  84:	ldur	x0, [x29, #-40]
  88:	ldr	x8, [sp, #8]
  8c:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  90:	ldur	x0, [x29, #-40]
  94:	ldr	x8, [sp]
  98:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  9c:	ldur	q0, [sp, #136]
  a0:	add	x0, sp, #0x40
  a4:	str	q0, [sp, #64]
  a8:	ldur	q0, [sp, #152]
  ac:	str	q0, [sp, #80]
  b0:	ldur	q0, [sp, #104]
  b4:	add	x1, sp, #0x20
  b8:	str	q0, [sp, #32]
  bc:	ldur	q0, [sp, #120]
  c0:	str	q0, [sp, #48]
  c4:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  c8:	tbnz	w0, #0, d0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_+0xd0>
  cc:	b	fc <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_+0xfc>
  d0:	add	x0, sp, #0x88
  d4:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  d8:	ldr	x8, [x0]
  dc:	str	x8, [sp, #24]
  e0:	ldr	x8, [sp, #24]
  e4:	stur	x8, [x29, #-32]
  e8:	ldur	x0, [x29, #-32]
  ec:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  f0:	add	x0, sp, #0x88
  f4:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_>
  f8:	b	9c <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierES3_S3_EEEPNS0_3ArgEDpT_+0x9c>
  fc:	ldur	x0, [x29, #-32]
 100:	ldr	x28, [sp, #304]
 104:	ldp	x29, x30, [sp, #288]
 108:	add	sp, sp, #0x140
 10c:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>:
   0:	sub	sp, sp, #0xf0
   4:	stp	x29, x30, [sp, #224]
   8:	add	x29, sp, #0xe0
   c:	mov	x8, xzr
  10:	sub	x9, x29, #0x50
  14:	add	x10, sp, #0x70
  18:	add	x11, sp, #0x58
  1c:	stur	w1, [x29, #-4]
  20:	stur	x0, [x29, #-16]
  24:	ldur	x0, [x29, #-16]
  28:	stur	x8, [x29, #-24]
  2c:	ldur	w12, [x29, #-4]
  30:	stur	w12, [x29, #-84]
  34:	ldur	w12, [x29, #-84]
  38:	mov	w1, w12
  3c:	mov	x8, x9
  40:	str	x9, [sp, #16]
  44:	str	x10, [sp, #8]
  48:	str	x11, [sp]
  4c:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  50:	ldr	x8, [sp, #16]
  54:	stur	x8, [x29, #-32]
  58:	ldur	x0, [x29, #-32]
  5c:	ldr	x8, [sp, #8]
  60:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  64:	ldur	x0, [x29, #-32]
  68:	ldr	x8, [sp]
  6c:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  70:	ldr	q0, [sp, #112]
  74:	add	x0, sp, #0x40
  78:	str	q0, [sp, #64]
  7c:	ldr	x8, [sp, #128]
  80:	str	x8, [sp, #80]
  84:	ldur	q0, [sp, #88]
  88:	add	x1, sp, #0x20
  8c:	str	q0, [sp, #32]
  90:	ldr	x8, [sp, #104]
  94:	str	x8, [sp, #48]
  98:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  9c:	tbnz	w0, #0, a4 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_+0xa4>
  a0:	b	d0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_+0xd0>
  a4:	add	x0, sp, #0x70
  a8:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  ac:	ldr	x8, [x0]
  b0:	str	x8, [sp, #24]
  b4:	ldr	x8, [sp, #24]
  b8:	stur	x8, [x29, #-24]
  bc:	ldur	x0, [x29, #-24]
  c0:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  c4:	add	x0, sp, #0x70
  c8:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_>
  cc:	b	70 <_ZNK4llvm3opt7ArgList10getLastArgIJNS0_12OptSpecifierEEEEPNS0_3ArgEDpT_+0x70>
  d0:	ldur	x0, [x29, #-24]
  d4:	ldp	x29, x30, [sp, #224]
  d8:	add	sp, sp, #0xf0
  dc:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg8getValueEj:

0000000000000000 <_ZNK4llvm3opt3Arg8getValueEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x30
  1c:	ldr	w9, [sp, #4]
  20:	mov	w1, w9
  24:	bl	0 <_ZNK4llvm3opt3Arg8getValueEj>
  28:	ldr	x0, [x0]
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj16EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm3opt12OptSpecifierC2Ej:

0000000000000000 <_ZN4llvm3opt12OptSpecifierC2Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2IPPKcvEET_SC_RKS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2IPPKcvEET_SC_RKS6_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	stur	x3, [x29, #-32]
  20:	ldur	x9, [x29, #-8]
  24:	ldur	x1, [x29, #-32]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #32]
  30:	str	x9, [sp, #24]
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2IPPKcvEET_SC_RKS6_>
  38:	ldur	x1, [x29, #-16]
  3c:	ldur	x2, [x29, #-24]
  40:	ldr	x0, [sp, #32]
  44:	str	x1, [sp, #16]
  48:	str	x2, [sp, #8]
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2IPPKcvEET_SC_RKS6_>
  50:	ldurb	w3, [x29, #-33]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [sp, #16]
  5c:	ldr	x2, [sp, #8]
  60:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2IPPKcvEET_SC_RKS6_>
  64:	ldp	x29, x30, [sp, #80]
  68:	add	sp, sp, #0x60
  6c:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj16EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList5beginEv:

0000000000000000 <_ZNK4llvm3opt7ArgList5beginEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x9, x29, #0xc
  10:	stur	x0, [x29, #-8]
  14:	ldur	x10, [x29, #-8]
  18:	add	x0, x10, #0x8
  1c:	stur	x8, [x29, #-24]
  20:	stur	x9, [x29, #-32]
  24:	str	x10, [sp, #40]
  28:	bl	0 <_ZNK4llvm3opt7ArgList5beginEv>
  2c:	ldr	x8, [sp, #40]
  30:	add	x9, x8, #0x8
  34:	str	x0, [sp, #32]
  38:	mov	x0, x9
  3c:	bl	0 <_ZNK4llvm3opt7ArgList5beginEv>
  40:	ldur	x8, [x29, #-32]
  44:	add	x9, x8, #0x4
  48:	str	x0, [sp, #24]
  4c:	str	x9, [sp, #16]
  50:	str	x8, [sp, #8]
  54:	ldr	x8, [sp, #8]
  58:	str	wzr, [x8]
  5c:	mov	x0, x8
  60:	str	x8, [sp]
  64:	bl	0 <_ZNK4llvm3opt7ArgList5beginEv>
  68:	ldr	x8, [sp]
  6c:	add	x9, x8, #0x4
  70:	ldr	x10, [sp, #16]
  74:	cmp	x9, x10
  78:	str	x9, [sp, #8]
  7c:	b.ne	54 <_ZNK4llvm3opt7ArgList5beginEv+0x54>  // b.any
  80:	ldur	x0, [x29, #-24]
  84:	ldr	x1, [sp, #32]
  88:	ldr	x2, [sp, #24]
  8c:	sub	x3, x29, #0xc
  90:	bl	0 <_ZNK4llvm3opt7ArgList5beginEv>
  94:	ldp	x29, x30, [sp, #80]
  98:	add	sp, sp, #0x60
  9c:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList3endEv:

0000000000000000 <_ZNK4llvm3opt7ArgList3endEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x9, x29, #0xc
  10:	stur	x0, [x29, #-8]
  14:	ldur	x10, [x29, #-8]
  18:	add	x0, x10, #0x8
  1c:	stur	x8, [x29, #-24]
  20:	stur	x9, [x29, #-32]
  24:	str	x10, [sp, #40]
  28:	bl	0 <_ZNK4llvm3opt7ArgList3endEv>
  2c:	ldr	x8, [sp, #40]
  30:	add	x9, x8, #0x8
  34:	str	x0, [sp, #32]
  38:	mov	x0, x9
  3c:	bl	0 <_ZNK4llvm3opt7ArgList3endEv>
  40:	ldur	x8, [x29, #-32]
  44:	add	x9, x8, #0x4
  48:	str	x0, [sp, #24]
  4c:	str	x9, [sp, #16]
  50:	str	x8, [sp, #8]
  54:	ldr	x8, [sp, #8]
  58:	str	wzr, [x8]
  5c:	mov	x0, x8
  60:	str	x8, [sp]
  64:	bl	0 <_ZNK4llvm3opt7ArgList3endEv>
  68:	ldr	x8, [sp]
  6c:	add	x9, x8, #0x4
  70:	ldr	x10, [sp, #16]
  74:	cmp	x9, x10
  78:	str	x9, [sp, #8]
  7c:	b.ne	54 <_ZNK4llvm3opt7ArgList3endEv+0x54>  // b.any
  80:	ldur	x0, [x29, #-24]
  84:	ldr	x1, [sp, #32]
  88:	ldr	x2, [sp, #24]
  8c:	sub	x3, x29, #0xc
  90:	bl	0 <_ZNK4llvm3opt7ArgList3endEv>
  94:	ldp	x29, x30, [sp, #80]
  98:	add	sp, sp, #0x60
  9c:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj0EEES6_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj0EEES6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x20
  10:	mov	x9, sp
  14:	ldr	q0, [x0]
  18:	str	q0, [sp, #32]
  1c:	ldr	x10, [x0, #16]
  20:	str	x10, [sp, #48]
  24:	ldr	q0, [x1]
  28:	str	q0, [sp]
  2c:	ldr	x10, [x1, #16]
  30:	str	x10, [sp, #16]
  34:	mov	x0, x8
  38:	mov	x1, x9
  3c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj0EEES6_>
  40:	eor	w11, w0, #0x1
  44:	and	w0, w11, #0x1
  48:	ldp	x29, x30, [sp, #64]
  4c:	add	sp, sp, #0x50
  50:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt12OptSpecifierEE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt12OptSpecifierEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt12OptSpecifierEE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt12OptSpecifierEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x8, [x8, #8]
  14:	mov	x10, #0x4                   	// #4
  18:	mul	x8, x10, x8
  1c:	add	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg5claimEv:

0000000000000000 <_ZNK4llvm3opt3Arg5claimEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm3opt3Arg5claimEv>
  18:	ldrb	w8, [x0, #44]
  1c:	and	w8, w8, #0xfffffffe
  20:	orr	w8, w8, #0x1
  24:	strb	w8, [x0, #44]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	add	x9, x9, #0x8
  1c:	str	x9, [x8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEppEv>
  2c:	ldr	x0, [sp]
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_3opt12OptSpecifierEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8ArrayRefINS_3opt12OptSpecifierEEC2ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	w1, [sp, #4]
  10:	ldr	x9, [sp, #8]
  14:	str	x8, [x9]
  18:	str	xzr, [x9, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	sub	sp, sp, #0x150
   4:	stp	x29, x30, [sp, #304]
   8:	str	x28, [sp, #320]
   c:	add	x29, sp, #0x130
  10:	mov	x9, #0x3                   	// #3
  14:	sub	x10, x29, #0x3c
  18:	sub	x11, x29, #0x78
  1c:	sub	x12, x29, #0x84
  20:	add	x13, sp, #0x80
  24:	add	x14, sp, #0x74
  28:	stur	w1, [x29, #-4]
  2c:	stur	w2, [x29, #-8]
  30:	stur	w3, [x29, #-12]
  34:	stur	x0, [x29, #-24]
  38:	ldur	x15, [x29, #-24]
  3c:	ldur	w16, [x29, #-4]
  40:	stur	w16, [x29, #-64]
  44:	ldur	w16, [x29, #-64]
  48:	mov	w0, w16
  4c:	str	x8, [sp, #96]
  50:	str	x9, [sp, #88]
  54:	str	x10, [sp, #80]
  58:	str	x11, [sp, #72]
  5c:	str	x12, [sp, #64]
  60:	str	x13, [sp, #56]
  64:	str	x14, [sp, #48]
  68:	str	x15, [sp, #40]
  6c:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  70:	stur	w0, [x29, #-60]
  74:	ldur	w16, [x29, #-8]
  78:	stur	w16, [x29, #-68]
  7c:	ldur	w16, [x29, #-68]
  80:	mov	w0, w16
  84:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  88:	stur	w0, [x29, #-56]
  8c:	ldur	w16, [x29, #-12]
  90:	stur	w16, [x29, #-72]
  94:	ldur	w16, [x29, #-72]
  98:	mov	w0, w16
  9c:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  a0:	stur	w0, [x29, #-52]
  a4:	ldr	x8, [sp, #80]
  a8:	stur	x8, [x29, #-48]
  ac:	mov	x9, #0x8                   	// #8
  b0:	ldr	x10, [sp, #88]
  b4:	stur	x10, [x29, #-40]
  b8:	ldur	x1, [x29, #-48]
  bc:	ldur	x2, [x29, #-40]
  c0:	ldr	x0, [sp, #40]
  c4:	str	x9, [sp, #32]
  c8:	bl	284 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  cc:	stur	x0, [x29, #-32]
  d0:	ldr	x8, [sp, #40]
  d4:	add	x0, x8, #0x8
  d8:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  dc:	ldur	w16, [x29, #-32]
  e0:	mov	w8, w16
  e4:	ldr	x9, [sp, #32]
  e8:	mul	x8, x9, x8
  ec:	add	x8, x0, x8
  f0:	stur	x8, [x29, #-80]
  f4:	ldr	x8, [sp, #40]
  f8:	add	x0, x8, #0x8
  fc:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 100:	ldur	w16, [x29, #-28]
 104:	mov	w8, w16
 108:	ldr	x9, [sp, #32]
 10c:	mul	x8, x9, x8
 110:	add	x8, x0, x8
 114:	stur	x8, [x29, #-88]
 118:	ldur	x1, [x29, #-80]
 11c:	ldur	x2, [x29, #-88]
 120:	ldur	w16, [x29, #-4]
 124:	stur	w16, [x29, #-136]
 128:	ldur	w16, [x29, #-136]
 12c:	mov	w0, w16
 130:	str	x1, [sp, #24]
 134:	str	x2, [sp, #16]
 138:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 13c:	stur	w0, [x29, #-132]
 140:	ldur	w16, [x29, #-8]
 144:	stur	w16, [x29, #-140]
 148:	ldur	w16, [x29, #-140]
 14c:	mov	w0, w16
 150:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 154:	stur	w0, [x29, #-128]
 158:	ldur	w16, [x29, #-12]
 15c:	stur	w16, [x29, #-144]
 160:	ldur	w16, [x29, #-144]
 164:	mov	w0, w16
 168:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 16c:	stur	w0, [x29, #-124]
 170:	ldr	x0, [sp, #72]
 174:	ldr	x1, [sp, #24]
 178:	ldr	x2, [sp, #16]
 17c:	ldr	x3, [sp, #64]
 180:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 184:	ldur	x1, [x29, #-88]
 188:	ldur	x2, [x29, #-88]
 18c:	ldur	w16, [x29, #-4]
 190:	str	w16, [sp, #112]
 194:	ldr	w16, [sp, #112]
 198:	mov	w0, w16
 19c:	str	x1, [sp, #8]
 1a0:	str	x2, [sp]
 1a4:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 1a8:	str	w0, [sp, #116]
 1ac:	ldur	w16, [x29, #-8]
 1b0:	str	w16, [sp, #108]
 1b4:	ldr	w16, [sp, #108]
 1b8:	mov	w0, w16
 1bc:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 1c0:	str	w0, [sp, #120]
 1c4:	ldur	w16, [x29, #-12]
 1c8:	str	w16, [sp, #104]
 1cc:	ldr	w16, [sp, #104]
 1d0:	mov	w0, w16
 1d4:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 1d8:	str	w0, [sp, #124]
 1dc:	ldr	x0, [sp, #56]
 1e0:	ldr	x1, [sp, #8]
 1e4:	ldr	x2, [sp]
 1e8:	ldr	x3, [sp, #48]
 1ec:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 1f0:	ldr	x8, [sp, #96]
 1f4:	ldr	x0, [sp, #72]
 1f8:	ldr	x1, [sp, #56]
 1fc:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_S3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 200:	ldr	x28, [sp, #320]
 204:	ldp	x29, x30, [sp, #304]
 208:	add	sp, sp, #0x150
 20c:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x9, [sp, #8]
   c:	ldr	q0, [x9]
  10:	str	q0, [x8]
  14:	ldr	q0, [x9, #16]
  18:	str	q0, [x8, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x9, [sp, #8]
   c:	ldr	q0, [x9, #32]
  10:	str	q0, [x8]
  14:	ldr	q0, [x9, #48]
  18:	str	q0, [x8, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj3EEES6_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj3EEES6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x20
  10:	mov	x9, sp
  14:	ldr	q0, [x0]
  18:	str	q0, [sp, #32]
  1c:	ldr	q0, [x0, #16]
  20:	str	q0, [sp, #48]
  24:	ldr	q0, [x1]
  28:	str	q0, [sp]
  2c:	ldr	q0, [x1, #16]
  30:	str	q0, [sp, #16]
  34:	mov	x0, x8
  38:	mov	x1, x9
  3c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj3EEES6_>
  40:	eor	w10, w0, #0x1
  44:	and	w0, w10, #0x1
  48:	ldp	x29, x30, [sp, #64]
  4c:	add	sp, sp, #0x50
  50:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	add	x9, x9, #0x8
  1c:	str	x9, [x8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEppEv>
  2c:	ldr	x0, [sp]
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm3opt3Arg9getValuesEv:

0000000000000000 <_ZN4llvm3opt3Arg9getValuesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x30
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	ldur	x1, [x29, #-24]
  24:	str	x8, [sp, #40]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  2c:	stur	x0, [x29, #-32]
  30:	ldur	x8, [x29, #-32]
  34:	ldr	x0, [sp, #40]
  38:	str	x8, [sp, #32]
  3c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  40:	ldr	x8, [sp, #40]
  44:	str	x0, [sp, #24]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  50:	ldr	x8, [sp, #24]
  54:	subs	x9, x8, x0
  58:	ldr	x10, [sp, #32]
  5c:	cmp	x10, x9
  60:	b.ls	7c <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_+0x7c>  // b.plast
  64:	ldr	x0, [sp, #40]
  68:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  6c:	ldur	x8, [x29, #-32]
  70:	add	x1, x0, x8
  74:	ldr	x0, [sp, #40]
  78:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  7c:	ldur	x0, [x29, #-16]
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #40]
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x8
  90:	str	x1, [sp, #8]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	ldr	x2, [sp]
  ac:	mov	x9, xzr
  b0:	mov	x3, x9
  b4:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  b8:	ldr	x0, [sp, #40]
  bc:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  c0:	ldur	x8, [x29, #-32]
  c4:	add	x1, x0, x8
  c8:	ldr	x0, [sp, #40]
  cc:	bl	0 <_ZN4llvm15SmallVectorImplIPKcE6appendIPKS2_vEEvT_S7_>
  d0:	ldp	x29, x30, [sp, #80]
  d4:	add	sp, sp, #0x60
  d8:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE:

0000000000000000 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>:
   0:	sub	sp, sp, #0x170
   4:	stp	x29, x30, [sp, #336]
   8:	str	x28, [sp, #352]
   c:	add	x29, sp, #0x150
  10:	add	x8, sp, #0x30
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x9, [x29, #-8]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x9, [sp, #16]
  2c:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  30:	ldur	x0, [x29, #-16]
  34:	ldr	x1, [sp, #24]
  38:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  3c:	str	x0, [sp, #32]
  40:	str	x1, [sp, #40]
  44:	ldr	x1, [sp, #32]
  48:	ldr	x2, [sp, #40]
  4c:	ldr	x8, [sp, #16]
  50:	ldr	x9, [x8]
  54:	ldr	x9, [x9, #16]
  58:	mov	x0, x8
  5c:	blr	x9
  60:	ldr	x8, [sp, #24]
  64:	str	x0, [sp, #8]
  68:	mov	x0, x8
  6c:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  70:	ldr	x0, [sp, #8]
  74:	ldr	x28, [sp, #352]
  78:	ldp	x29, x30, [sp, #336]
  7c:	add	sp, sp, #0x170
  80:	ret

Disassembly of section .text._ZN4llvmplERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvmplERKNS_9StringRefEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x1, [sp, #8]
  18:	ldr	x2, [sp]
  1c:	mov	x0, x8
  20:	bl	0 <_ZN4llvmplERKNS_9StringRefEPKc>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg9isClaimedEv:

0000000000000000 <_ZNK4llvm3opt3Arg9isClaimedEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm3opt3Arg9isClaimedEv>
  18:	ldrb	w8, [x0, #44]
  1c:	and	w8, w8, #0x1
  20:	tst	w8, #0xff
  24:	cset	w8, ne  // ne = any
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef10startswithES0_:

0000000000000000 <_ZNK4llvm9StringRef10startswithES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.cc	58 <_ZNK4llvm9StringRef10startswithES0_+0x58>  // b.lo, b.ul, b.last
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef10startswithES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZNK4llvm9StringRef8endswithES0_:

0000000000000000 <_ZNK4llvm9StringRef8endswithES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.cc	68 <_ZNK4llvm9StringRef8endswithES0_+0x68>  // b.lo, b.ul, b.last
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNK4llvm9StringRef8endswithES0_>
  40:	ldur	x8, [x29, #-8]
  44:	mov	x9, xzr
  48:	subs	x8, x9, x8
  4c:	add	x0, x0, x8
  50:	ldur	x1, [x29, #-16]
  54:	ldur	x2, [x29, #-8]
  58:	bl	0 <_ZNK4llvm9StringRef8endswithES0_>
  5c:	cmp	w0, #0x0
  60:	cset	w10, eq  // eq = none
  64:	str	w10, [sp, #12]
  68:	ldr	w8, [sp, #12]
  6c:	and	w0, w8, #0x1
  70:	ldp	x29, x30, [sp, #48]
  74:	add	sp, sp, #0x40
  78:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvmplERKNS_5TwineES2_:

0000000000000000 <_ZN4llvmplERKNS_5TwineES2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvmplERKNS_5TwineES2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x121                 	// #289
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList5beginEv:

0000000000000000 <_ZN4llvm3opt7ArgList5beginEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x9, x29, #0xc
  10:	stur	x0, [x29, #-8]
  14:	ldur	x10, [x29, #-8]
  18:	add	x0, x10, #0x8
  1c:	stur	x8, [x29, #-24]
  20:	stur	x9, [x29, #-32]
  24:	str	x10, [sp, #40]
  28:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  2c:	ldr	x8, [sp, #40]
  30:	add	x9, x8, #0x8
  34:	str	x0, [sp, #32]
  38:	mov	x0, x9
  3c:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  40:	ldur	x8, [x29, #-32]
  44:	add	x9, x8, #0x4
  48:	str	x0, [sp, #24]
  4c:	str	x9, [sp, #16]
  50:	str	x8, [sp, #8]
  54:	ldr	x8, [sp, #8]
  58:	str	wzr, [x8]
  5c:	mov	x0, x8
  60:	str	x8, [sp]
  64:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  68:	ldr	x8, [sp]
  6c:	add	x9, x8, #0x4
  70:	ldr	x10, [sp, #16]
  74:	cmp	x9, x10
  78:	str	x9, [sp, #8]
  7c:	b.ne	54 <_ZN4llvm3opt7ArgList5beginEv+0x54>  // b.any
  80:	ldur	x0, [x29, #-24]
  84:	ldr	x1, [sp, #32]
  88:	ldr	x2, [sp, #24]
  8c:	sub	x3, x29, #0xc
  90:	bl	0 <_ZN4llvm3opt7ArgList5beginEv>
  94:	ldp	x29, x30, [sp, #80]
  98:	add	sp, sp, #0x60
  9c:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList3endEv:

0000000000000000 <_ZN4llvm3opt7ArgList3endEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x9, x29, #0xc
  10:	stur	x0, [x29, #-8]
  14:	ldur	x10, [x29, #-8]
  18:	add	x0, x10, #0x8
  1c:	stur	x8, [x29, #-24]
  20:	stur	x9, [x29, #-32]
  24:	str	x10, [sp, #40]
  28:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  2c:	ldr	x8, [sp, #40]
  30:	add	x9, x8, #0x8
  34:	str	x0, [sp, #32]
  38:	mov	x0, x9
  3c:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  40:	ldur	x8, [x29, #-32]
  44:	add	x9, x8, #0x4
  48:	str	x0, [sp, #24]
  4c:	str	x9, [sp, #16]
  50:	str	x8, [sp, #8]
  54:	ldr	x8, [sp, #8]
  58:	str	wzr, [x8]
  5c:	mov	x0, x8
  60:	str	x8, [sp]
  64:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  68:	ldr	x8, [sp]
  6c:	add	x9, x8, #0x4
  70:	ldr	x10, [sp, #16]
  74:	cmp	x9, x10
  78:	str	x9, [sp, #8]
  7c:	b.ne	54 <_ZN4llvm3opt7ArgList3endEv+0x54>  // b.any
  80:	ldur	x0, [x29, #-24]
  84:	ldr	x1, [sp, #32]
  88:	ldr	x2, [sp, #24]
  8c:	sub	x3, x29, #0xc
  90:	bl	0 <_ZN4llvm3opt7ArgList3endEv>
  94:	ldp	x29, x30, [sp, #80]
  98:	add	sp, sp, #0x60
  9c:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x20
  10:	mov	x9, sp
  14:	ldr	q0, [x0]
  18:	str	q0, [sp, #32]
  1c:	ldr	x10, [x0, #16]
  20:	str	x10, [sp, #48]
  24:	ldr	q0, [x1]
  28:	str	q0, [sp]
  2c:	ldr	x10, [x1, #16]
  30:	str	x10, [sp, #16]
  34:	mov	x0, x8
  38:	mov	x1, x9
  3c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_>
  40:	eor	w11, w0, #0x1
  44:	and	w0, w11, #0x1
  48:	ldp	x29, x30, [sp, #64]
  4c:	add	sp, sp, #0x50
  50:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	add	x9, x9, #0x8
  1c:	str	x9, [x8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEppEv>
  2c:	ldr	x0, [sp]
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm3opt7ArgListC2Ev:

0000000000000000 <_ZN4llvm3opt7ArgListC2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZN4llvm3opt7ArgListC2Ev>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	mov	w9, wzr
  1c:	stur	x0, [x29, #-8]
  20:	ldur	x10, [x29, #-8]
  24:	str	x8, [x10]
  28:	add	x0, x10, #0x8
  2c:	stur	w9, [x29, #-12]
  30:	str	x10, [sp, #8]
  34:	bl	0 <_ZN4llvm3opt7ArgListC2Ev>
  38:	ldr	x8, [sp, #8]
  3c:	add	x0, x8, #0x98
  40:	ldur	w1, [x29, #-12]
  44:	bl	0 <_ZN4llvm3opt7ArgListC2Ev>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #16]
  20:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  24:	str	x0, [sp, #24]
  28:	ldur	x0, [x29, #-16]
  2c:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  30:	ldr	x1, [sp, #24]
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4backEv:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4backEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4backEv>
  20:	str	x0, [sp, #16]
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4backEv>
  2c:	ldr	x8, [sp, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4backEv>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNK4llvm3opt12InputArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt12InputArgList12getArgStringEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0xb8
  1c:	ldr	w9, [sp, #4]
  20:	mov	w1, w9
  24:	bl	0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  28:	ldr	x0, [x0]
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm11SmallVectorISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELj16EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELj16EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #24]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  58:	ldur	x8, [x29, #-16]
  5c:	str	x0, [sp, #8]
  60:	mov	x0, x8
  64:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  68:	ldr	x1, [sp, #8]
  6c:	str	x0, [sp]
  70:	mov	x0, x1
  74:	ldr	x1, [sp]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  7c:	ldr	x0, [sp, #24]
  80:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  84:	add	x1, x0, #0x1
  88:	ldr	x0, [sp, #24]
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE9push_backEOS6_>
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_vEEPS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_vEEPS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_:

0000000000000000 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	mov	x9, #0x58                  	// #88
  10:	add	x10, sp, #0x20
  14:	stur	x8, [x29, #-8]
  18:	stur	x0, [x29, #-16]
  1c:	stur	x1, [x29, #-24]
  20:	stur	x2, [x29, #-32]
  24:	stur	x3, [x29, #-40]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #24]
  30:	str	x10, [sp, #16]
  34:	bl	0 <_Znwm>
  38:	ldur	x8, [x29, #-16]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  48:	ldr	q0, [x0]
  4c:	str	q0, [sp, #48]
  50:	ldur	x0, [x29, #-24]
  54:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  58:	ldr	x1, [x0]
  5c:	ldr	x0, [sp, #16]
  60:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  64:	ldur	x0, [x29, #-32]
  68:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  6c:	ldr	w5, [x0]
  70:	ldur	x0, [x29, #-40]
  74:	str	w5, [sp, #4]
  78:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  7c:	ldr	x6, [x0]
  80:	ldr	x1, [sp, #48]
  84:	ldr	x2, [sp, #56]
  88:	ldr	x3, [sp, #32]
  8c:	ldr	x4, [sp, #40]
  90:	ldr	x0, [sp, #8]
  94:	ldr	w5, [sp, #4]
  98:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
  9c:	ldr	x0, [sp, #24]
  a0:	ldr	x1, [sp, #8]
  a4:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcjRPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  a8:	ldp	x29, x30, [sp, #112]
  ac:	add	sp, sp, #0x80
  b0:	ret

Disassembly of section .text._ZNK4llvm3opt6Option9getPrefixEv:

0000000000000000 <_ZNK4llvm3opt6Option9getPrefixEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x8, [x8]
  18:	ldr	x8, [x8]
  1c:	ldr	x8, [x8]
  20:	str	x8, [sp]
  24:	ldr	x8, [sp]
  28:	cbz	x8, 3c <_ZNK4llvm3opt6Option9getPrefixEv+0x3c>
  2c:	ldr	x1, [sp]
  30:	add	x0, sp, #0x10
  34:	bl	0 <_ZNK4llvm3opt6Option9getPrefixEv>
  38:	b	4c <_ZNK4llvm3opt6Option9getPrefixEv+0x4c>
  3c:	add	x0, sp, #0x10
  40:	str	xzr, [sp, #16]
  44:	str	xzr, [sp, #24]
  48:	bl	0 <_ZNK4llvm3opt6Option9getPrefixEv>
  4c:	ldr	x0, [sp, #16]
  50:	ldr	x1, [sp, #24]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getNameEv:

0000000000000000 <_ZNK4llvm3opt6Option7getNameEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option7getNameEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option7getNameEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option7getNameEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option7getNameEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x63                  	// #99
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	ldr	x1, [x9, #8]
  6c:	sub	x0, x29, #0x10
  70:	bl	0 <_ZNK4llvm3opt6Option7getNameEv>
  74:	ldur	x0, [x29, #-16]
  78:	ldur	x1, [x29, #-8]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv+0x2c>
  28:	b	30 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv+0x30>
  2c:	b	50 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv+0x50>
  30:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xa7                  	// #167
  44:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE4backEv>
  58:	mov	x8, #0xfffffffffffffff8    	// #-8
  5c:	add	x0, x0, x8
  60:	ldp	x29, x30, [sp, #16]
  64:	add	sp, sp, #0x20
  68:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_:

0000000000000000 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	mov	x9, #0x58                  	// #88
  10:	add	x10, sp, #0x30
  14:	stur	x8, [x29, #-8]
  18:	stur	x0, [x29, #-16]
  1c:	stur	x1, [x29, #-24]
  20:	stur	x2, [x29, #-32]
  24:	stur	x3, [x29, #-40]
  28:	stur	x4, [x29, #-48]
  2c:	mov	x0, x9
  30:	str	x8, [sp, #40]
  34:	str	x10, [sp, #32]
  38:	bl	0 <_Znwm>
  3c:	ldur	x8, [x29, #-16]
  40:	str	x0, [sp, #24]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  4c:	ldr	q0, [x0]
  50:	str	q0, [sp, #64]
  54:	ldur	x0, [x29, #-24]
  58:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  5c:	ldr	x1, [x0]
  60:	ldr	x0, [sp, #32]
  64:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  68:	ldur	x0, [x29, #-32]
  6c:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  70:	ldr	w5, [x0]
  74:	ldur	x0, [x29, #-40]
  78:	str	w5, [sp, #20]
  7c:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  80:	ldr	x6, [x0]
  84:	ldur	x0, [x29, #-48]
  88:	str	x6, [sp, #8]
  8c:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  90:	ldr	x7, [x0]
  94:	ldr	x1, [sp, #64]
  98:	ldr	x2, [sp, #72]
  9c:	ldr	x3, [sp, #48]
  a0:	ldr	x4, [sp, #56]
  a4:	ldr	x0, [sp, #24]
  a8:	ldr	w5, [sp, #20]
  ac:	ldr	x6, [sp, #8]
  b0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
  b4:	ldr	x0, [sp, #40]
  b8:	ldr	x1, [sp, #24]
  bc:	bl	0 <_ZSt11make_uniqueIN4llvm3opt3ArgEJRKNS1_6OptionEPKcRjS7_RPKS2_EENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  c0:	ldp	x29, x30, [sp, #128]
  c4:	add	sp, sp, #0x90
  c8:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm3opt12InputArgList21getNumInputArgStringsEv:

0000000000000000 <_ZNK4llvm3opt12InputArgList21getNumInputArgStringsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #352]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3opt14DerivedArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x0, [x8, #184]
  1c:	ldr	w1, [sp, #4]
  20:	bl	0 <_ZNK4llvm3opt14DerivedArgList12getArgStringEj>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm3opt14DerivedArgList21getNumInputArgStringsEv:

0000000000000000 <_ZNK4llvm3opt14DerivedArgList21getNumInputArgStringsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8, #184]
  18:	bl	0 <_ZNK4llvm3opt14DerivedArgList21getNumInputArgStringsEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm3opt6Option8getAliasEv:

0000000000000000 <_ZNK4llvm3opt6Option8getAliasEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	ldur	x8, [x29, #-24]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #24]
  20:	str	w10, [sp, #20]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option8getAliasEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #20]
  30:	ldr	w8, [sp, #20]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option8getAliasEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option8getAliasEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option8getAliasEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x6e                  	// #110
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #24]
  64:	ldr	x9, [x8, #8]
  68:	mov	w10, #0x0                   	// #0
  6c:	str	w10, [sp, #16]
  70:	cbz	x9, 7c <_ZNK4llvm3opt6Option8getAliasEv+0x7c>
  74:	mov	w8, #0x1                   	// #1
  78:	str	w8, [sp, #16]
  7c:	ldr	w8, [sp, #16]
  80:	tbnz	w8, #0, 88 <_ZNK4llvm3opt6Option8getAliasEv+0x88>
  84:	b	8c <_ZNK4llvm3opt6Option8getAliasEv+0x8c>
  88:	b	ac <_ZNK4llvm3opt6Option8getAliasEv+0xac>
  8c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  90:	add	x0, x0, #0x0
  94:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  98:	add	x1, x1, #0x0
  9c:	mov	w2, #0x6f                  	// #111
  a0:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  a4:	add	x3, x3, #0x0
  a8:	bl	0 <__assert_fail>
  ac:	ldr	x8, [sp, #24]
  b0:	ldr	x0, [x8, #8]
  b4:	ldr	x9, [x8]
  b8:	ldrh	w1, [x9, #42]
  bc:	sub	x9, x29, #0x1c
  c0:	str	x0, [sp, #8]
  c4:	mov	x0, x9
  c8:	bl	0 <_ZNK4llvm3opt6Option8getAliasEv>
  cc:	ldur	w10, [x29, #-28]
  d0:	mov	w1, w10
  d4:	ldr	x0, [sp, #8]
  d8:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  dc:	stur	x0, [x29, #-16]
  e0:	stur	x1, [x29, #-8]
  e4:	ldur	x0, [x29, #-16]
  e8:	ldur	x1, [x29, #-8]
  ec:	ldp	x29, x30, [sp, #64]
  f0:	add	sp, sp, #0x50
  f4:	ret

Disassembly of section .text._ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardISt4pairIjjEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardISt4pairIjjEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIjS_IjjEEC2IjS0_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIjS_IjjEEC2IjS0_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIjS_IjjEEC2IjS0_Lb1EEEOT_OT0_>
  28:	ldr	w9, [x0]
  2c:	ldr	x8, [sp]
  30:	str	w9, [x8]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIjS_IjjEEC2IjS0_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [x0]
  40:	ldr	x10, [sp]
  44:	stur	x8, [x10, #4]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt4pairIjjEC2IjjLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIjjEC2IjjLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIjjEC2IjjLb1EEEOT_OT0_>
  28:	ldr	w9, [x0]
  2c:	ldr	x8, [sp]
  30:	str	w9, [x8]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIjjEC2IjjLb1EEEOT_OT0_>
  3c:	ldr	w9, [x0]
  40:	ldr	x8, [sp]
  44:	str	w9, [x8, #4]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE4sizeEv:

0000000000000000 <_ZNKSt16initializer_listIN4llvm3opt12OptSpecifierEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x99                  	// #153
  50:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x8                   	// #8
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm3opt12OptSpecifierC2Ev:

0000000000000000 <_ZN4llvm3opt12OptSpecifierC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	str	wzr, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEC2ES5_S5_RA1_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEC2ES5_S5_RA1_KNS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	str	x9, [x8]
  28:	ldur	x9, [x29, #-24]
  2c:	str	x9, [x8, #8]
  30:	add	x9, x8, #0x10
  34:	add	x10, x8, #0x14
  38:	str	x8, [sp, #32]
  3c:	str	x10, [sp, #24]
  40:	str	x9, [sp, #16]
  44:	ldr	x8, [sp, #16]
  48:	mov	x0, x8
  4c:	str	x8, [sp, #8]
  50:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEC2ES5_S5_RA1_KNS0_12OptSpecifierE>
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x4
  5c:	ldr	x10, [sp, #24]
  60:	cmp	x9, x10
  64:	str	x9, [sp, #16]
  68:	b.ne	44 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEC2ES5_S5_RA1_KNS0_12OptSpecifierE+0x44>  // b.any
  6c:	stur	wzr, [x29, #-36]
  70:	ldur	w8, [x29, #-36]
  74:	cbz	w8, ac <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEC2ES5_S5_RA1_KNS0_12OptSpecifierE+0xac>
  78:	ldur	x8, [x29, #-32]
  7c:	ldur	w9, [x29, #-36]
  80:	mov	w10, w9
  84:	ldr	x11, [sp, #32]
  88:	add	x12, x11, #0x10
  8c:	ldur	w9, [x29, #-36]
  90:	mov	w13, w9
  94:	ldr	w9, [x8, x10, lsl #2]
  98:	str	w9, [x12, x13, lsl #2]
  9c:	ldur	w8, [x29, #-36]
  a0:	add	w8, w8, #0x1
  a4:	stur	w8, [x29, #-36]
  a8:	b	70 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEC2ES5_S5_RA1_KNS0_12OptSpecifierE+0x70>
  ac:	ldr	x0, [sp, #32]
  b0:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EEC2ES5_S5_RA1_KNS0_12OptSpecifierE>
  b4:	ldp	x29, x30, [sp, #80]
  b8:	add	sp, sp, #0x60
  bc:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	str	x8, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	ldr	x10, [x8, #8]
  1c:	cmp	x9, x10
  20:	b.eq	50 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv+0x50>  // b.none
  24:	ldr	x8, [sp, #8]
  28:	ldr	x9, [x8]
  2c:	ldr	x9, [x9]
  30:	cbnz	x9, 38 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv+0x38>
  34:	b	3c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv+0x3c>
  38:	b	50 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv+0x50>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x9, [x8]
  44:	add	x9, x9, #0x8
  48:	str	x9, [x8]
  4c:	b	10 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj0EE13SkipToNextArgEv+0x10>
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg10getBaseArgEv:

0000000000000000 <_ZNK4llvm3opt3Arg10getBaseArgEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	ldr	x9, [x8, #16]
  10:	str	x8, [sp, #16]
  14:	cbz	x9, 28 <_ZNK4llvm3opt3Arg10getBaseArgEv+0x28>
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x9, [x8, #16]
  20:	str	x9, [sp, #8]
  24:	b	30 <_ZNK4llvm3opt3Arg10getBaseArgEv+0x30>
  28:	ldr	x8, [sp, #16]
  2c:	str	x8, [sp, #8]
  30:	ldr	x8, [sp, #8]
  34:	mov	x0, x8
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj256EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	str	x1, [sp, #32]
  14:	ldur	x8, [x29, #-24]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  24:	tbnz	w0, #0, 2c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x2c>
  28:	b	40 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x40>
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  34:	stur	x0, [x29, #-16]
  38:	stur	x1, [x29, #-8]
  3c:	b	7c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x7c>
  40:	ldr	x1, [sp, #32]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
  4c:	ldr	x0, [sp, #32]
  50:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  54:	ldr	x8, [sp, #32]
  58:	str	x0, [sp, #16]
  5c:	mov	x0, x8
  60:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  64:	sub	x8, x29, #0x10
  68:	str	x0, [sp, #8]
  6c:	mov	x0, x8
  70:	ldr	x1, [sp, #16]
  74:	ldr	x2, [sp, #8]
  78:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  7c:	ldur	x0, [x29, #-16]
  80:	ldur	x1, [x29, #-8]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj256EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x100                 	// #256
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIcLj256EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine17isSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine17isSingleStringRefEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine17isSingleStringRefEv>
  20:	and	w9, w0, #0xff
  24:	cmp	w9, #0x1
  28:	b.eq	3c <_ZNK4llvm5Twine17isSingleStringRefEv+0x3c>  // b.none
  2c:	mov	w8, wzr
  30:	and	w8, w8, #0x1
  34:	sturb	w8, [x29, #-1]
  38:	b	90 <_ZNK4llvm5Twine17isSingleStringRefEv+0x90>
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZNK4llvm5Twine17isSingleStringRefEv>
  44:	and	w8, w0, #0xff
  48:	cmp	w8, #0x1
  4c:	str	w8, [sp, #4]
  50:	b.eq	74 <_ZNK4llvm5Twine17isSingleStringRefEv+0x74>  // b.none
  54:	b	58 <_ZNK4llvm5Twine17isSingleStringRefEv+0x58>
  58:	ldr	w8, [sp, #4]
  5c:	subs	w9, w8, #0x3
  60:	cmp	w9, #0x3
  64:	cset	w9, ls  // ls = plast
  68:	eor	w9, w9, #0x1
  6c:	tbnz	w9, #0, 84 <_ZNK4llvm5Twine17isSingleStringRefEv+0x84>
  70:	b	74 <_ZNK4llvm5Twine17isSingleStringRefEv+0x74>
  74:	mov	w8, #0x1                   	// #1
  78:	and	w8, w8, #0x1
  7c:	sturb	w8, [x29, #-1]
  80:	b	90 <_ZNK4llvm5Twine17isSingleStringRefEv+0x90>
  84:	mov	w8, wzr
  88:	and	w8, w8, #0x1
  8c:	sturb	w8, [x29, #-1]
  90:	ldurb	w8, [x29, #-1]
  94:	and	w0, w8, #0x1
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x30
  a0:	ret

Disassembly of section .text._ZNK4llvm5Twine18getSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine18getSingleStringRefEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	ldur	x8, [x29, #-24]
  14:	mov	x0, x8
  18:	str	x8, [sp, #32]
  1c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #28]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm5Twine18getSingleStringRefEv+0x30>
  2c:	b	38 <_ZNK4llvm5Twine18getSingleStringRefEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #28]
  38:	ldr	w8, [sp, #28]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm5Twine18getSingleStringRefEv+0x44>
  40:	b	48 <_ZNK4llvm5Twine18getSingleStringRefEv+0x48>
  44:	b	68 <_ZNK4llvm5Twine18getSingleStringRefEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x1b8                 	// #440
  5c:	adrp	x3, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #32]
  6c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  70:	and	w8, w0, #0xff
  74:	subs	w8, w8, #0x1
  78:	mov	w9, w8
  7c:	ubfx	x9, x9, #0, #32
  80:	cmp	x9, #0x5
  84:	str	x9, [sp, #16]
  88:	b.hi	a4 <_ZNK4llvm5Twine18getSingleStringRefEv+0xa4>  // b.pmore
  8c:	adrp	x8, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  90:	add	x8, x8, #0x0
  94:	ldr	x11, [sp, #16]
  98:	ldrsw	x10, [x8, x11, lsl #2]
  9c:	add	x9, x8, x10
  a0:	br	x9
  a4:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  a8:	add	x0, x0, #0x0
  ac:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  b0:	add	x1, x1, #0x0
  b4:	mov	w2, #0x1ba                 	// #442
  b8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  bc:	sub	x0, x29, #0x10
  c0:	stur	xzr, [x29, #-16]
  c4:	stur	xzr, [x29, #-8]
  c8:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  cc:	b	144 <_ZNK4llvm5Twine18getSingleStringRefEv+0x144>
  d0:	ldr	x8, [sp, #32]
  d4:	ldr	x1, [x8]
  d8:	sub	x0, x29, #0x10
  dc:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  e0:	b	144 <_ZNK4llvm5Twine18getSingleStringRefEv+0x144>
  e4:	ldr	x8, [sp, #32]
  e8:	ldr	x1, [x8]
  ec:	sub	x0, x29, #0x10
  f0:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  f4:	b	144 <_ZNK4llvm5Twine18getSingleStringRefEv+0x144>
  f8:	ldr	x8, [sp, #32]
  fc:	ldr	x9, [x8]
 100:	ldr	q0, [x9]
 104:	stur	q0, [x29, #-16]
 108:	b	144 <_ZNK4llvm5Twine18getSingleStringRefEv+0x144>
 10c:	ldr	x8, [sp, #32]
 110:	ldr	x0, [x8]
 114:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 118:	ldr	x8, [sp, #32]
 11c:	ldr	x9, [x8]
 120:	str	x0, [sp, #8]
 124:	mov	x0, x9
 128:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 12c:	sub	x8, x29, #0x10
 130:	str	x0, [sp]
 134:	mov	x0, x8
 138:	ldr	x1, [sp, #8]
 13c:	ldr	x2, [sp]
 140:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 144:	ldur	x0, [x29, #-16]
 148:	ldur	x1, [x29, #-8]
 14c:	ldp	x29, x30, [sp, #64]
 150:	add	sp, sp, #0x50
 154:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	xzr, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x3                   	// #3
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	str	x2, [sp, #8]
  24:	ldur	x11, [x29, #-8]
  28:	str	x8, [x11]
  2c:	str	x8, [x11, #8]
  30:	strb	w9, [x11, #16]
  34:	strb	w10, [x11, #17]
  38:	ldr	x8, [sp, #16]
  3c:	str	x8, [x11]
  40:	ldr	x8, [sp, #8]
  44:	str	x8, [x11, #8]
  48:	mov	x0, x11
  4c:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  50:	mov	w9, #0x0                   	// #0
  54:	str	w9, [sp, #4]
  58:	tbnz	w0, #0, 60 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x60>
  5c:	b	68 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x68>
  60:	mov	w8, #0x1                   	// #1
  64:	str	w8, [sp, #4]
  68:	ldr	w8, [sp, #4]
  6c:	tbnz	w8, #0, 74 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x74>
  70:	b	78 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x78>
  74:	b	98 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x98>
  78:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  7c:	add	x0, x0, #0x0
  80:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x171                 	// #369
  8c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  90:	add	x3, x3, #0x0
  94:	bl	0 <__assert_fail>
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x30
  a0:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	str	x2, [sp]
  18:	ldr	x8, [sp]
  1c:	cbnz	x8, 28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>
  20:	stur	wzr, [x29, #-4]
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #8]
  30:	ldr	x2, [sp]
  34:	bl	0 <memcmp>
  38:	stur	w0, [x29, #-4]
  3c:	ldur	w0, [x29, #-4]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm9StringRef3endEv:

0000000000000000 <_ZNK4llvm9StringRef3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x8, [x8, #8]
  14:	add	x0, x9, x8
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  28:	tbnz	w0, #0, 3c <_ZNK4llvm5Twine6concatERKS0_+0x3c>
  2c:	ldur	x0, [x29, #-16]
  30:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  34:	tbnz	w0, #0, 3c <_ZNK4llvm5Twine6concatERKS0_+0x3c>
  38:	b	50 <_ZNK4llvm5Twine6concatERKS0_+0x50>
  3c:	ldr	x0, [sp, #16]
  40:	mov	w8, wzr
  44:	mov	w1, w8
  48:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  4c:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  58:	tbnz	w0, #0, 60 <_ZNK4llvm5Twine6concatERKS0_+0x60>
  5c:	b	7c <_ZNK4llvm5Twine6concatERKS0_+0x7c>
  60:	ldur	x8, [x29, #-16]
  64:	ldr	q0, [x8]
  68:	ldr	x9, [sp, #16]
  6c:	str	q0, [x9]
  70:	ldr	x8, [x8, #16]
  74:	str	x8, [x9, #16]
  78:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  7c:	ldur	x0, [x29, #-16]
  80:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  84:	tbnz	w0, #0, 8c <_ZNK4llvm5Twine6concatERKS0_+0x8c>
  88:	b	a8 <_ZNK4llvm5Twine6concatERKS0_+0xa8>
  8c:	ldr	x8, [sp, #8]
  90:	ldr	q0, [x8]
  94:	ldr	x9, [sp, #16]
  98:	str	q0, [x9]
  9c:	ldr	x10, [x8, #16]
  a0:	str	x10, [x9, #16]
  a4:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  a8:	ldr	x8, [sp, #8]
  ac:	stur	x8, [x29, #-24]
  b0:	ldur	x9, [x29, #-16]
  b4:	stur	x9, [x29, #-32]
  b8:	mov	w10, #0x2                   	// #2
  bc:	sturb	w10, [x29, #-33]
  c0:	sturb	w10, [x29, #-34]
  c4:	mov	x0, x8
  c8:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  cc:	tbnz	w0, #0, d4 <_ZNK4llvm5Twine6concatERKS0_+0xd4>
  d0:	b	ec <_ZNK4llvm5Twine6concatERKS0_+0xec>
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x9, [x8]
  dc:	stur	x9, [x29, #-24]
  e0:	mov	x0, x8
  e4:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  e8:	sturb	w0, [x29, #-33]
  ec:	ldur	x0, [x29, #-16]
  f0:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  f4:	tbnz	w0, #0, fc <_ZNK4llvm5Twine6concatERKS0_+0xfc>
  f8:	b	114 <_ZNK4llvm5Twine6concatERKS0_+0x114>
  fc:	ldur	x8, [x29, #-16]
 100:	ldr	x8, [x8]
 104:	stur	x8, [x29, #-32]
 108:	ldur	x0, [x29, #-16]
 10c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 110:	sturb	w0, [x29, #-34]
 114:	ldur	x8, [x29, #-24]
 118:	str	x8, [sp, #32]
 11c:	ldurb	w2, [x29, #-33]
 120:	ldur	x8, [x29, #-32]
 124:	str	x8, [sp, #24]
 128:	ldurb	w4, [x29, #-34]
 12c:	ldr	x1, [sp, #32]
 130:	ldr	x3, [sp, #24]
 134:	ldr	x0, [sp, #16]
 138:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 13c:	ldp	x29, x30, [sp, #80]
 140:	add	sp, sp, #0x60
 144:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_8NodeKindE:

0000000000000000 <_ZN4llvm5TwineC2ENS0_8NodeKindE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	mov	w9, #0x1                   	// #1
  14:	str	x0, [sp, #8]
  18:	strb	w1, [sp, #7]
  1c:	ldr	x10, [sp, #8]
  20:	str	x8, [x10]
  24:	str	x8, [x10, #8]
  28:	ldrb	w11, [sp, #7]
  2c:	strb	w11, [x10, #16]
  30:	strb	w9, [x10, #17]
  34:	mov	x0, x10
  38:	bl	0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  3c:	mov	w9, #0x0                   	// #0
  40:	str	w9, [sp]
  44:	tbnz	w0, #0, 4c <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x4c>
  48:	b	54 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x54>
  4c:	mov	w8, #0x1                   	// #1
  50:	str	w8, [sp]
  54:	ldr	w8, [sp]
  58:	tbnz	w8, #0, 60 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x60>
  5c:	b	64 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x64>
  60:	b	84 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x84>
  64:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  68:	add	x0, x0, #0x0
  6c:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  70:	add	x1, x1, #0x0
  74:	mov	w2, #0xaa                  	// #170
  78:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  7c:	add	x3, x3, #0x0
  80:	bl	0 <__assert_fail>
  84:	ldp	x29, x30, [sp, #16]
  88:	add	sp, sp, #0x20
  8c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	cmp	w9, #0x1
  2c:	str	w10, [sp, #12]
  30:	b.ne	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.any
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  3c:	eor	w8, w0, #0x1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	and	w0, w8, #0x1
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x1, [x29, #-8]
  10:	str	x3, [sp, #16]
  14:	str	x0, [sp, #8]
  18:	strb	w2, [sp, #7]
  1c:	strb	w4, [sp, #6]
  20:	ldr	x8, [sp, #8]
  24:	ldur	x9, [x29, #-8]
  28:	str	x9, [x8]
  2c:	ldr	x9, [sp, #16]
  30:	str	x9, [x8, #8]
  34:	ldrb	w10, [sp, #7]
  38:	strb	w10, [x8, #16]
  3c:	ldrb	w10, [sp, #6]
  40:	strb	w10, [x8, #17]
  44:	mov	x0, x8
  48:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  4c:	mov	w10, #0x0                   	// #0
  50:	str	w10, [sp]
  54:	tbnz	w0, #0, 5c <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x5c>
  58:	b	64 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x64>
  5c:	mov	w8, #0x1                   	// #1
  60:	str	w8, [sp]
  64:	ldr	w8, [sp]
  68:	tbnz	w8, #0, 70 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x70>
  6c:	b	74 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x74>
  70:	b	94 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x94>
  74:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  78:	add	x0, x0, #0x0
  7c:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  80:	add	x1, x1, #0x0
  84:	mov	w2, #0xb8                  	// #184
  88:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  8c:	add	x3, x3, #0x0
  90:	bl	0 <__assert_fail>
  94:	ldp	x29, x30, [sp, #32]
  98:	add	sp, sp, #0x30
  9c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  2c:	str	x0, [sp, #40]
  30:	ldr	x8, [sp, #40]
  34:	ldr	x9, [sp, #32]
  38:	ldr	x10, [x9, #16]
  3c:	ldr	x11, [x9, #24]
  40:	subs	x10, x10, x11
  44:	cmp	x8, x10
  48:	b.ls	74 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x74>  // b.plast
  4c:	sub	x0, x29, #0x18
  50:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  54:	ldr	x2, [sp, #40]
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp, #24]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  6c:	stur	x0, [x29, #-8]
  70:	b	c8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc8>
  74:	ldr	x8, [sp, #40]
  78:	cbz	x8, c0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc0>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x0, [x8, #24]
  84:	sub	x9, x29, #0x18
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x9
  90:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  94:	ldr	x2, [sp, #40]
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	bl	0 <memcpy>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [sp, #32]
  b4:	ldr	x10, [x9, #24]
  b8:	add	x8, x10, x8
  bc:	str	x8, [x9, #24]
  c0:	ldr	x8, [sp, #32]
  c4:	stur	x8, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #80]
  d0:	add	sp, sp, #0x60
  d4:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	str	x9, [x8]
  28:	ldur	x9, [x29, #-24]
  2c:	str	x9, [x8, #8]
  30:	add	x9, x8, #0x10
  34:	add	x10, x8, #0x14
  38:	str	x8, [sp, #32]
  3c:	str	x10, [sp, #24]
  40:	str	x9, [sp, #16]
  44:	ldr	x8, [sp, #16]
  48:	mov	x0, x8
  4c:	str	x8, [sp, #8]
  50:	bl	0 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE>
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x4
  5c:	ldr	x10, [sp, #24]
  60:	cmp	x9, x10
  64:	str	x9, [sp, #16]
  68:	b.ne	44 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE+0x44>  // b.any
  6c:	stur	wzr, [x29, #-36]
  70:	ldur	w8, [x29, #-36]
  74:	cbz	w8, ac <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE+0xac>
  78:	ldur	x8, [x29, #-32]
  7c:	ldur	w9, [x29, #-36]
  80:	mov	w10, w9
  84:	ldr	x11, [sp, #32]
  88:	add	x12, x11, #0x10
  8c:	ldur	w9, [x29, #-36]
  90:	mov	w13, w9
  94:	ldr	w9, [x8, x10, lsl #2]
  98:	str	w9, [x12, x13, lsl #2]
  9c:	ldur	w8, [x29, #-36]
  a0:	add	w8, w8, #0x1
  a4:	stur	w8, [x29, #-36]
  a8:	b	70 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE+0x70>
  ac:	ldr	x0, [sp, #32]
  b0:	bl	0 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EEC2ES4_S4_RA1_KNS0_12OptSpecifierE>
  b4:	ldp	x29, x30, [sp, #80]
  b8:	add	sp, sp, #0x60
  bc:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	ldr	x8, [sp, #24]
   c:	str	x8, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	ldr	x10, [x8, #8]
  1c:	cmp	x9, x10
  20:	b.eq	50 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x50>  // b.none
  24:	ldr	x8, [sp, #8]
  28:	ldr	x9, [x8]
  2c:	ldr	x9, [x9]
  30:	cbnz	x9, 38 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x38>
  34:	b	3c <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x3c>
  38:	b	50 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x50>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x9, [x8]
  44:	add	x9, x9, #0x8
  48:	str	x9, [x8]
  4c:	b	10 <_ZN4llvm3opt12arg_iteratorIPPNS0_3ArgELj0EE13SkipToNextArgEv+0x10>
  50:	add	sp, sp, #0x20
  54:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEEC2Ej:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEEC2Ej>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEEC2Ej>
  24:	ldur	w1, [x29, #-12]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEEC2Ej>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_3opt3ArgEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_EC2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_EC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_EC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w1, [x29, #-12]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj>
  28:	str	w0, [sp, #16]
  2c:	ldr	w1, [sp, #16]
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj>
  38:	tbnz	w0, #0, 40 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj+0x40>
  3c:	b	4c <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj+0x4c>
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj>
  48:	b	58 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4initEj+0x58>
  4c:	ldr	x8, [sp, #8]
  50:	str	wzr, [x8, #16]
  54:	str	wzr, [x8, #20]
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseC2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	str	xzr, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	w1, [sp, #12]
  14:	ldr	w8, [sp, #12]
  18:	cbnz	w8, 24 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj+0x24>
  1c:	stur	wzr, [x29, #-4]
  20:	b	4c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj+0x4c>
  24:	ldr	w8, [sp, #12]
  28:	mov	w9, #0x4                   	// #4
  2c:	mul	w8, w8, w9
  30:	mov	w9, #0x3                   	// #3
  34:	udiv	w8, w8, w9
  38:	add	w8, w8, #0x1
  3c:	mov	w10, w8
  40:	ubfx	x0, x10, #0, #32
  44:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E31getMinBucketToReserveForEntriesEj>
  48:	stur	w0, [x29, #-4]
  4c:	ldur	w0, [x29, #-4]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE15allocateBucketsEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE15allocateBucketsEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	w1, [sp, #12]
  14:	ldr	x8, [sp, #16]
  18:	ldr	w9, [sp, #12]
  1c:	str	w9, [x8, #24]
  20:	ldr	w9, [x8, #24]
  24:	str	x8, [sp]
  28:	cbnz	w9, 48 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE15allocateBucketsEj+0x48>
  2c:	mov	x8, xzr
  30:	ldr	x9, [sp]
  34:	str	x8, [x9, #8]
  38:	mov	w10, wzr
  3c:	and	w10, w10, #0x1
  40:	sturb	w10, [x29, #-1]
  44:	b	78 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE15allocateBucketsEj+0x78>
  48:	ldr	x8, [sp]
  4c:	ldr	w9, [x8, #24]
  50:	mov	w10, w9
  54:	mov	x11, #0xc                   	// #12
  58:	mul	x0, x11, x10
  5c:	mov	x1, #0x4                   	// #4
  60:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE15allocateBucketsEj>
  64:	ldr	x8, [sp]
  68:	str	x0, [x8, #8]
  6c:	mov	w9, #0x1                   	// #1
  70:	and	w9, w9, #0x1
  74:	sturb	w9, [x29, #-1]
  78:	ldurb	w8, [x29, #-1]
  7c:	and	w0, w8, #0x1
  80:	ldp	x29, x30, [sp, #32]
  84:	add	sp, sp, #0x30
  88:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, wzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	mov	w1, w8
  20:	str	w8, [sp, #28]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  2c:	ldr	x0, [sp, #16]
  30:	ldr	w1, [sp, #28]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  40:	ldr	x9, [sp, #16]
  44:	str	w0, [sp, #12]
  48:	mov	x0, x9
  4c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  50:	subs	w8, w0, #0x1
  54:	ldr	w10, [sp, #12]
  58:	and	w8, w10, w8
  5c:	mov	w11, #0x0                   	// #0
  60:	str	w11, [sp, #8]
  64:	cbnz	w8, 70 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0x70>
  68:	mov	w8, #0x1                   	// #1
  6c:	str	w8, [sp, #8]
  70:	ldr	w8, [sp, #8]
  74:	tbnz	w8, #0, 7c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0x7c>
  78:	b	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0x80>
  7c:	b	a0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0xa0>
  80:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  84:	add	x0, x0, #0x0
  88:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  8c:	add	x1, x1, #0x0
  90:	mov	w2, #0x15c                 	// #348
  94:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  98:	add	x3, x3, #0x0
  9c:	bl	0 <__assert_fail>
  a0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  a4:	stur	w0, [x29, #-12]
  a8:	ldr	x0, [sp, #16]
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  b0:	stur	x0, [x29, #-24]
  b4:	ldr	x0, [sp, #16]
  b8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  bc:	str	x0, [sp, #32]
  c0:	ldur	x8, [x29, #-24]
  c4:	ldr	x9, [sp, #32]
  c8:	cmp	x8, x9
  cc:	b.eq	f0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0xf0>  // b.none
  d0:	ldur	x0, [x29, #-24]
  d4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv>
  d8:	ldur	w8, [x29, #-12]
  dc:	str	w8, [x0]
  e0:	ldur	x8, [x29, #-24]
  e4:	add	x8, x8, #0xc
  e8:	stur	x8, [x29, #-24]
  ec:	b	c0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E9initEmptyEv+0xc0>
  f0:	ldp	x29, x30, [sp, #64]
  f4:	add	sp, sp, #0x50
  f8:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	orr	x8, x9, x8, lsr #1
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	orr	x8, x9, x8, lsr #2
  24:	str	x8, [sp, #8]
  28:	ldr	x8, [sp, #8]
  2c:	ldr	x9, [sp, #8]
  30:	orr	x8, x9, x8, lsr #4
  34:	str	x8, [sp, #8]
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [sp, #8]
  40:	orr	x8, x9, x8, lsr #8
  44:	str	x8, [sp, #8]
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp, #8]
  50:	orr	x8, x9, x8, lsr #16
  54:	str	x8, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #8]
  60:	orr	x8, x9, x8, lsr #32
  64:	str	x8, [sp, #8]
  68:	ldr	x8, [sp, #8]
  6c:	add	x0, x8, #0x1
  70:	add	sp, sp, #0x10
  74:	ret

Disassembly of section .text._ZN4llvm15allocate_bufferEmm:

0000000000000000 <_ZN4llvm15allocate_bufferEmm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_Znwm>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13setNumEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13setNumEntriesEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13setNumEntriesEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16setNumTombstonesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16setNumTombstonesEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0xc                   	// #12
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13setNumEntriesEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13setNumEntriesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8, #16]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE16setNumTombstonesEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE16setNumTombstonesEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8, #20]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv>:
   0:	mov	w0, #0xffffffff            	// #-1
   4:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implC2Ev:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev:

0000000000000000 <_ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt8__detail17_List_node_headerC2Ev:

0000000000000000 <_ZNSt8__detail17_List_node_headerC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt8__detail17_List_node_headerC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt8__detail17_List_node_header7_M_initEv:

0000000000000000 <_ZNSt8__detail17_List_node_header7_M_initEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	str	x8, [x8, #8]
  10:	str	x8, [x8]
  14:	str	xzr, [x8, #16]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldr	x10, [x9]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	cbnz	x10, 34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	74 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x74>
  34:	ldr	x8, [sp, #24]
  38:	ldr	x1, [x8]
  3c:	ldr	x2, [x8, #8]
  40:	sub	x9, x29, #0x11
  44:	mov	x0, x9
  48:	str	x1, [sp, #16]
  4c:	str	x2, [sp, #8]
  50:	str	x9, [sp]
  54:	bl	0 <_ZNSaIcEC1Ev>
  58:	ldr	x0, [sp, #32]
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	ldr	x3, [sp]
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  6c:	ldr	x0, [sp]
  70:	bl	0 <_ZNSaIcED1Ev>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x95                  	// #149
  50:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x8                   	// #8
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPKcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	sub	x9, x29, #0x20
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x10, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	mov	x0, x10
  28:	mov	x2, x9
  2c:	str	x8, [sp, #88]
  30:	str	x10, [sp, #80]
  34:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  38:	tbnz	w0, #0, 40 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_+0x40>
  3c:	b	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_+0x98>
  40:	ldur	x1, [x29, #-32]
  44:	ldr	x0, [sp, #80]
  48:	str	x1, [sp, #72]
  4c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  50:	sub	x8, x29, #0x40
  54:	str	x8, [sp, #64]
  58:	ldr	x9, [sp, #80]
  5c:	str	x0, [sp, #56]
  60:	mov	x0, x9
  64:	ldr	x1, [sp, #72]
  68:	ldr	x2, [sp, #56]
  6c:	mov	x3, x9
  70:	mov	w10, #0x1                   	// #1
  74:	and	w4, w10, #0x1
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  7c:	sub	x1, x29, #0x41
  80:	mov	w10, #0x0                   	// #0
  84:	sturb	w10, [x29, #-65]
  88:	ldr	x8, [sp, #88]
  8c:	ldr	x0, [sp, #64]
  90:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  94:	b	12c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_+0x12c>
  98:	ldur	x1, [x29, #-32]
  9c:	ldur	x0, [x29, #-16]
  a0:	str	x1, [sp, #48]
  a4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  a8:	ldur	x8, [x29, #-24]
  ac:	str	x0, [sp, #40]
  b0:	mov	x0, x8
  b4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  b8:	ldr	x8, [sp, #80]
  bc:	str	x0, [sp, #32]
  c0:	mov	x0, x8
  c4:	ldr	x1, [sp, #48]
  c8:	ldr	x2, [sp, #40]
  cc:	ldr	x3, [sp, #32]
  d0:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  d4:	stur	x0, [x29, #-32]
  d8:	ldur	x1, [x29, #-32]
  dc:	ldr	x0, [sp, #80]
  e0:	str	x1, [sp, #24]
  e4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
  e8:	add	x8, sp, #0x68
  ec:	str	x8, [sp, #16]
  f0:	ldr	x9, [sp, #80]
  f4:	str	x0, [sp, #8]
  f8:	mov	x0, x9
  fc:	ldr	x1, [sp, #24]
 100:	ldr	x2, [sp, #8]
 104:	mov	x3, x9
 108:	mov	w10, #0x1                   	// #1
 10c:	and	w4, w10, #0x1
 110:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
 114:	add	x1, sp, #0x67
 118:	mov	w10, #0x1                   	// #1
 11c:	strb	w10, [sp, #103]
 120:	ldr	x8, [sp, #88]
 124:	ldr	x0, [sp, #16]
 128:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11try_emplaceIJS3_EEES2_INS_16DenseMapIteratorIjS3_S5_S8_Lb0EEEbEOjDpOT_>
 12c:	ldp	x29, x30, [sp, #208]
 130:	add	sp, sp, #0xe0
 134:	ret

Disassembly of section .text._ZSt4moveIRjEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRjEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRSt4pairIjjEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRSt4pairIjjEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPS8_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPS8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	mov	x2, x8
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPS8_>
  2c:	mov	w9, #0x1                   	// #1
  30:	and	w9, w0, w9
  34:	strb	w9, [sp, #15]
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x10, [sp, #24]
  40:	str	x8, [x10]
  44:	ldrb	w9, [sp, #15]
  48:	and	w0, w9, #0x1
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEbES2_INSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_:

0000000000000000 <_ZSt9make_pairIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEbES2_INSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #24]
  1c:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEbES2_INSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEbES2_INSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  30:	ldr	x1, [sp, #24]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZSt9make_pairIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEbES2_INSt17__decay_and_stripIT_E6__typeENSA_IT0_E6__typeEEOSB_OSE_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	and	w9, w4, #0x1
  20:	sturb	w9, [x29, #-33]
  24:	ldur	x10, [x29, #-8]
  28:	str	x8, [sp, #24]
  2c:	str	x10, [sp, #16]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  34:	tbnz	w0, #0, 3c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x3c>
  38:	b	9c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x9c>
  3c:	ldur	x8, [x29, #-16]
  40:	ldr	x0, [sp, #16]
  44:	str	x8, [sp, #8]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  4c:	ldr	x8, [sp, #8]
  50:	cmp	x8, x0
  54:	b.ne	68 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x68>  // b.any
  58:	ldr	x0, [sp, #16]
  5c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  60:	str	x0, [sp]
  64:	b	74 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0x74>
  68:	ldur	x8, [x29, #-16]
  6c:	add	x8, x8, #0xc
  70:	str	x8, [sp]
  74:	ldr	x8, [sp]
  78:	str	x8, [sp, #32]
  7c:	ldr	x1, [sp, #32]
  80:	ldur	x2, [x29, #-24]
  84:	ldur	x3, [x29, #-32]
  88:	ldurb	w9, [x29, #-33]
  8c:	ldr	x0, [sp, #24]
  90:	and	w4, w9, #0x1
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  98:	b	b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb+0xb8>
  9c:	ldur	x1, [x29, #-16]
  a0:	ldur	x2, [x29, #-24]
  a4:	ldur	x3, [x29, #-32]
  a8:	ldurb	w8, [x29, #-33]
  ac:	ldr	x0, [sp, #24]
  b0:	and	w4, w8, #0x1
  b4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12makeIteratorEPS8_SB_RNS_14DebugEpochBaseEb>
  b8:	ldp	x29, x30, [sp, #80]
  bc:	add	sp, sp, #0x60
  c0:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #24]
  24:	ldr	x2, [sp, #24]
  28:	ldur	x3, [x29, #-16]
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>
  30:	stur	x0, [x29, #-16]
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>
  3c:	ldr	w8, [x0]
  40:	ldur	x0, [x29, #-16]
  44:	str	w8, [sp, #12]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>
  4c:	ldr	w8, [sp, #12]
  50:	str	w8, [x0]
  54:	ldur	x0, [x29, #-16]
  58:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>
  5c:	ldr	x9, [sp, #16]
  60:	str	x0, [sp]
  64:	mov	x0, x9
  68:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16InsertIntoBucketIjJS3_EEEPS8_SC_OT_DpOT0_>
  6c:	ldr	x9, [x0]
  70:	ldr	x10, [sp]
  74:	str	x9, [x10]
  78:	ldur	x0, [x29, #-16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-32]
  18:	ldur	x8, [x29, #-16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #40]
  24:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  28:	stur	x0, [x29, #-40]
  2c:	ldr	x0, [sp, #40]
  30:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  34:	stur	w0, [x29, #-44]
  38:	ldur	w9, [x29, #-44]
  3c:	cbnz	w9, 5c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x5c>
  40:	ldur	x8, [x29, #-32]
  44:	mov	x9, xzr
  48:	str	x9, [x8]
  4c:	mov	w10, wzr
  50:	and	w10, w10, #0x1
  54:	sturb	w10, [x29, #-1]
  58:	b	214 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x214>
  5c:	mov	x8, xzr
  60:	stur	x8, [x29, #-56]
  64:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  68:	sub	x1, x29, #0x3c
  6c:	stur	w0, [x29, #-60]
  70:	str	x1, [sp, #32]
  74:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  78:	str	w0, [sp, #64]
  7c:	ldur	x0, [x29, #-24]
  80:	ldr	x1, [sp, #32]
  84:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  88:	mov	w9, #0x0                   	// #0
  8c:	str	w9, [sp, #28]
  90:	tbnz	w0, #0, b4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xb4>
  94:	ldur	x0, [x29, #-24]
  98:	add	x1, sp, #0x40
  9c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  a0:	mov	w8, #0x0                   	// #0
  a4:	str	w8, [sp, #28]
  a8:	tbnz	w0, #0, b4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xb4>
  ac:	mov	w8, #0x1                   	// #1
  b0:	str	w8, [sp, #28]
  b4:	ldr	w8, [sp, #28]
  b8:	tbnz	w8, #0, c0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xc0>
  bc:	b	c4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xc4>
  c0:	b	e4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0xe4>
  c4:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  c8:	add	x0, x0, #0x0
  cc:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  d0:	add	x1, x1, #0x0
  d4:	mov	w2, #0x252                 	// #594
  d8:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  dc:	add	x3, x3, #0x0
  e0:	bl	0 <__assert_fail>
  e4:	ldur	x0, [x29, #-24]
  e8:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
  ec:	ldur	w8, [x29, #-44]
  f0:	mov	w9, #0x1                   	// #1
  f4:	subs	w8, w8, #0x1
  f8:	and	w8, w0, w8
  fc:	str	w8, [sp, #60]
 100:	str	w9, [sp, #56]
 104:	ldur	x8, [x29, #-40]
 108:	ldr	w9, [sp, #60]
 10c:	mov	w10, w9
 110:	mov	x11, #0xc                   	// #12
 114:	mul	x10, x11, x10
 118:	add	x8, x8, x10
 11c:	str	x8, [sp, #48]
 120:	ldur	x0, [x29, #-24]
 124:	ldr	x8, [sp, #48]
 128:	str	x0, [sp, #16]
 12c:	mov	x0, x8
 130:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
 134:	ldr	x8, [sp, #16]
 138:	str	x0, [sp, #8]
 13c:	mov	x0, x8
 140:	ldr	x1, [sp, #8]
 144:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
 148:	tbnz	w0, #0, 150 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x150>
 14c:	b	16c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x16c>
 150:	ldr	x8, [sp, #48]
 154:	ldur	x9, [x29, #-32]
 158:	str	x8, [x9]
 15c:	mov	w10, #0x1                   	// #1
 160:	and	w10, w10, #0x1
 164:	sturb	w10, [x29, #-1]
 168:	b	214 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x214>
 16c:	ldr	x0, [sp, #48]
 170:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
 174:	sub	x1, x29, #0x3c
 178:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
 17c:	tbnz	w0, #0, 184 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x184>
 180:	b	1bc <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x1bc>
 184:	ldur	x8, [x29, #-56]
 188:	cbz	x8, 198 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x198>
 18c:	ldur	x8, [x29, #-56]
 190:	str	x8, [sp]
 194:	b	1a0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x1a0>
 198:	ldr	x8, [sp, #48]
 19c:	str	x8, [sp]
 1a0:	ldr	x8, [sp]
 1a4:	ldur	x9, [x29, #-32]
 1a8:	str	x8, [x9]
 1ac:	mov	w10, wzr
 1b0:	and	w10, w10, #0x1
 1b4:	sturb	w10, [x29, #-1]
 1b8:	b	214 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x214>
 1bc:	ldr	x0, [sp, #48]
 1c0:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
 1c4:	add	x1, sp, #0x40
 1c8:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_>
 1cc:	tbnz	w0, #0, 1d4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x1d4>
 1d0:	b	1e4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x1e4>
 1d4:	ldur	x8, [x29, #-56]
 1d8:	cbnz	x8, 1e4 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x1e4>
 1dc:	ldr	x8, [sp, #48]
 1e0:	stur	x8, [x29, #-56]
 1e4:	ldr	w8, [sp, #56]
 1e8:	add	w9, w8, #0x1
 1ec:	str	w9, [sp, #56]
 1f0:	ldr	w9, [sp, #60]
 1f4:	add	w8, w9, w8
 1f8:	str	w8, [sp, #60]
 1fc:	ldur	w8, [x29, #-44]
 200:	subs	w8, w8, #0x1
 204:	ldr	w9, [sp, #60]
 208:	and	w8, w9, w8
 20c:	str	w8, [sp, #60]
 210:	b	104 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15LookupBucketForIjEEbRKT_RPKS8_+0x104>
 214:	ldurb	w8, [x29, #-1]
 218:	and	w0, w8, #0x1
 21c:	ldp	x29, x30, [sp, #128]
 220:	add	sp, sp, #0x90
 224:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	cset	w9, eq  // eq = none
  24:	and	w0, w9, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12getHashValueERKj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12getHashValueERKj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E12getHashValueERKj>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv:

0000000000000000 <_ZNK4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv>:
   0:	mov	w0, #0xfffffffe            	// #-2
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE12getHashValueERKj:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE12getHashValueERKj>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x25                  	// #37
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	w10, [x9]
  14:	mul	w0, w10, w8
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEEOT_RNSt16remove_referenceISA_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm16DenseMapIteratorIjSt4pairIjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS3_EELb0EEEEOT_RNSt16remove_referenceISA_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm16DenseMapIteratorIjS_IjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS2_EELb0EEEbEC2IS8_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm16DenseMapIteratorIjS_IjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS2_EELb0EEEbEC2IS8_bLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN4llvm16DenseMapIteratorIjS_IjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS2_EELb0EEEbEC2IS8_bLb1EEEOT_OT0_>
  28:	ldr	q0, [x0]
  2c:	ldr	x8, [sp]
  30:	str	q0, [x8]
  34:	ldr	q0, [x0, #16]
  38:	str	q0, [x8, #16]
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZNSt4pairIN4llvm16DenseMapIteratorIjS_IjjENS0_12DenseMapInfoIjEENS0_6detail12DenseMapPairIjS2_EELb0EEEbEC2IS8_bLb1EEEOT_OT0_>
  44:	ldrb	w9, [x0]
  48:	and	w9, w9, #0x1
  4c:	ldr	x8, [sp]
  50:	strb	w9, [x8, #32]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm20shouldReverseIterateIjEEbv:

0000000000000000 <_ZN4llvm20shouldReverseIterateIjEEbv>:
   0:	mov	w8, wzr
   4:	and	w0, w8, #0x1
   8:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	and	w8, w4, #0x1
  20:	strb	w8, [sp, #31]
  24:	ldur	x9, [x29, #-8]
  28:	ldr	x1, [sp, #32]
  2c:	mov	x0, x9
  30:	str	x9, [sp, #16]
  34:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  38:	ldur	x9, [x29, #-16]
  3c:	ldr	x10, [sp, #16]
  40:	str	x9, [x10, #16]
  44:	ldur	x9, [x29, #-24]
  48:	str	x9, [x10, #24]
  4c:	mov	x0, x10
  50:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  54:	mov	w8, #0x0                   	// #0
  58:	str	w8, [sp, #12]
  5c:	tbnz	w0, #0, 64 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0x64>
  60:	b	6c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0x6c>
  64:	mov	w8, #0x1                   	// #1
  68:	str	w8, [sp, #12]
  6c:	ldr	w8, [sp, #12]
  70:	tbnz	w8, #0, 78 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0x78>
  74:	b	7c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0x7c>
  78:	b	9c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0x9c>
  7c:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  80:	add	x0, x0, #0x0
  84:	adrp	x1, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  88:	add	x1, x1, #0x0
  8c:	mov	w2, #0x49f                 	// #1183
  90:	adrp	x3, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  94:	add	x3, x3, #0x0
  98:	bl	0 <__assert_fail>
  9c:	ldrb	w8, [sp, #31]
  a0:	tbnz	w8, #0, a8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0xa8>
  a4:	b	ac <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0xac>
  a8:	b	cc <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0xcc>
  ac:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  b0:	tbnz	w0, #0, b8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0xb8>
  b4:	b	c4 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0xc4>
  b8:	ldr	x0, [sp, #16]
  bc:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  c0:	b	cc <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb+0xcc>
  c4:	ldr	x0, [sp, #16]
  c8:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EEC2EPS7_S9_RKNS_14DebugEpochBaseEb>
  cc:	ldp	x29, x30, [sp, #64]
  d0:	add	sp, sp, #0x50
  d4:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase10HandleBaseC2EPKS0_:

0000000000000000 <_ZN4llvm14DebugEpochBase10HandleBaseC2EPKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	ldr	x9, [sp]
  1c:	ldr	x9, [x9]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNK4llvm14DebugEpochBase10HandleBase14isHandleInSyncEv:

0000000000000000 <_ZNK4llvm14DebugEpochBase10HandleBase14isHandleInSyncEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x9, [x9]
  14:	ldr	x8, [x8, #8]
  18:	cmp	x9, x8
  1c:	cset	w10, eq  // eq = none
  20:	and	w0, w10, #0x1
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8, #16]
  18:	ldr	x10, [x8, #24]
  1c:	cmp	x9, x10
  20:	str	x8, [sp, #8]
  24:	b.cc	2c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0x2c>  // b.lo, b.ul, b.last
  28:	b	4c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0x4c>
  2c:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x4ea                 	// #1258
  40:	adrp	x3, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  50:	stur	w0, [x29, #-12]
  54:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  58:	str	w0, [sp, #16]
  5c:	ldr	x8, [sp, #8]
  60:	ldr	x9, [x8, #16]
  64:	ldr	x10, [x8, #24]
  68:	mov	w11, #0x0                   	// #0
  6c:	cmp	x9, x10
  70:	str	w11, [sp, #4]
  74:	b.eq	c8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0xc8>  // b.none
  78:	ldr	x8, [sp, #8]
  7c:	ldr	x9, [x8, #16]
  80:	mov	x10, #0xfffffffffffffff4    	// #-12
  84:	add	x0, x9, x10
  88:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  8c:	sub	x1, x29, #0xc
  90:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  94:	mov	w11, #0x1                   	// #1
  98:	str	w11, [sp]
  9c:	tbnz	w0, #0, c0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0xc0>
  a0:	ldr	x8, [sp, #8]
  a4:	ldr	x9, [x8, #16]
  a8:	mov	x10, #0xfffffffffffffff4    	// #-12
  ac:	add	x0, x9, x10
  b0:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  b4:	add	x1, sp, #0x10
  b8:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv>
  bc:	str	w0, [sp]
  c0:	ldr	w8, [sp]
  c4:	str	w8, [sp, #4]
  c8:	ldr	w8, [sp, #4]
  cc:	tbnz	w8, #0, d4 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0xd4>
  d0:	b	ec <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0xec>
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x9, [x8, #16]
  dc:	mov	x10, #0xfffffffffffffff4    	// #-12
  e0:	add	x9, x9, x10
  e4:	str	x9, [x8, #16]
  e8:	b	5c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23RetreatPastEmptyBucketsEv+0x5c>
  ec:	ldp	x29, x30, [sp, #32]
  f0:	add	sp, sp, #0x30
  f4:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8, #16]
  18:	ldr	x10, [x8, #24]
  1c:	cmp	x9, x10
  20:	str	x8, [sp, #8]
  24:	b.hi	2c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0x2c>  // b.pmore
  28:	b	4c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0x4c>
  2c:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x4e0                 	// #1248
  40:	adrp	x3, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  50:	stur	w0, [x29, #-12]
  54:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  58:	str	w0, [sp, #16]
  5c:	ldr	x8, [sp, #8]
  60:	ldr	x9, [x8, #16]
  64:	ldr	x10, [x8, #24]
  68:	mov	w11, #0x0                   	// #0
  6c:	cmp	x9, x10
  70:	str	w11, [sp, #4]
  74:	b.eq	b8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0xb8>  // b.none
  78:	ldr	x8, [sp, #8]
  7c:	ldr	x0, [x8, #16]
  80:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  84:	sub	x1, x29, #0xc
  88:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  8c:	mov	w9, #0x1                   	// #1
  90:	str	w9, [sp]
  94:	tbnz	w0, #0, b0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0xb0>
  98:	ldr	x8, [sp, #8]
  9c:	ldr	x0, [x8, #16]
  a0:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  a4:	add	x1, sp, #0x10
  a8:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv>
  ac:	str	w0, [sp]
  b0:	ldr	w8, [sp]
  b4:	str	w8, [sp, #4]
  b8:	ldr	w8, [sp, #4]
  bc:	tbnz	w8, #0, c4 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0xc4>
  c0:	b	d8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0xd8>
  c4:	ldr	x8, [sp, #8]
  c8:	ldr	x9, [x8, #16]
  cc:	add	x9, x9, #0xc
  d0:	str	x9, [x8, #16]
  d4:	b	5c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb0EE23AdvancePastEmptyBucketsEv+0x5c>
  d8:	ldp	x29, x30, [sp, #32]
  dc:	add	sp, sp, #0x30
  e0:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	w8, #0x4                   	// #4
  10:	mov	w9, #0x3                   	// #3
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	stur	x2, [x29, #-24]
  20:	stur	x3, [x29, #-32]
  24:	ldur	x10, [x29, #-8]
  28:	mov	x0, x10
  2c:	str	w8, [sp, #32]
  30:	str	w9, [sp, #28]
  34:	str	x10, [sp, #16]
  38:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  3c:	ldr	x0, [sp, #16]
  40:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  44:	add	w8, w0, #0x1
  48:	stur	w8, [x29, #-36]
  4c:	ldr	x0, [sp, #16]
  50:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  54:	str	w0, [sp, #40]
  58:	ldur	w8, [x29, #-36]
  5c:	ldr	w9, [sp, #32]
  60:	mul	w8, w8, w9
  64:	ldr	w11, [sp, #40]
  68:	ldr	w12, [sp, #28]
  6c:	mul	w11, w11, w12
  70:	cmp	w8, w11
  74:	b.cc	b0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0xb0>  // b.lo, b.ul, b.last
  78:	ldr	w8, [sp, #40]
  7c:	mov	w9, #0x2                   	// #2
  80:	mul	w1, w8, w9
  84:	ldr	x0, [sp, #16]
  88:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  8c:	ldur	x1, [x29, #-24]
  90:	ldr	x0, [sp, #16]
  94:	sub	x2, x29, #0x20
  98:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  9c:	ldr	x10, [sp, #16]
  a0:	mov	x0, x10
  a4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  a8:	str	w0, [sp, #40]
  ac:	b	108 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x108>
  b0:	ldr	w8, [sp, #40]
  b4:	ldur	w9, [x29, #-36]
  b8:	ldr	x0, [sp, #16]
  bc:	str	w8, [sp, #12]
  c0:	str	w9, [sp, #8]
  c4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  c8:	ldr	w8, [sp, #8]
  cc:	add	w9, w8, w0
  d0:	ldr	w10, [sp, #12]
  d4:	subs	w9, w10, w9
  d8:	ldr	w11, [sp, #40]
  dc:	mov	w12, #0x8                   	// #8
  e0:	udiv	w11, w11, w12
  e4:	cmp	w9, w11
  e8:	b.hi	108 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x108>  // b.pmore
  ec:	ldr	w1, [sp, #40]
  f0:	ldr	x0, [sp, #16]
  f4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
  f8:	ldur	x1, [x29, #-24]
  fc:	ldr	x0, [sp, #16]
 100:	sub	x2, x29, #0x20
 104:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 108:	ldur	x8, [x29, #-32]
 10c:	cbz	x8, 114 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x114>
 110:	b	134 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x134>
 114:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 118:	add	x0, x0, #0x0
 11c:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 120:	add	x1, x1, #0x0
 124:	mov	w2, #0x22f                 	// #559
 128:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 12c:	add	x3, x3, #0x0
 130:	bl	0 <__assert_fail>
 134:	ldr	x0, [sp, #16]
 138:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 13c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 140:	add	x1, sp, #0x24
 144:	str	w0, [sp, #36]
 148:	ldur	x0, [x29, #-32]
 14c:	str	x1, [sp]
 150:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 154:	ldr	x1, [sp]
 158:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 15c:	tbnz	w0, #0, 168 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_+0x168>
 160:	ldr	x0, [sp, #16]
 164:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E20InsertIntoBucketImplIjEEPS8_RKjRKT_SC_>
 168:	ldur	x0, [x29, #-32]
 16c:	ldp	x29, x30, [sp, #80]
 170:	add	sp, sp, #0x60
 174:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x4
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x1
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumEntriesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumEntriesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumEntriesEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4growEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4growEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w1, [sp, #4]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E4growEj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16getNumTombstonesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E16getNumTombstonesEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19incrementNumEntriesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19incrementNumEntriesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19incrementNumEntriesEv>
  20:	add	w1, w0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19incrementNumEntriesEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22decrementNumTombstonesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22decrementNumTombstonesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22decrementNumTombstonesEv>
  20:	subs	w1, w0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22decrementNumTombstonesEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumEntriesEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumEntriesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	w8, #0x40                  	// #64
  10:	sub	x9, x29, #0x1c
  14:	add	x10, sp, #0x20
  18:	stur	x0, [x29, #-8]
  1c:	stur	w1, [x29, #-12]
  20:	ldur	x11, [x29, #-8]
  24:	ldr	w12, [x11, #24]
  28:	stur	w12, [x29, #-16]
  2c:	ldr	x13, [x11, #8]
  30:	stur	x13, [x29, #-24]
  34:	stur	w8, [x29, #-28]
  38:	ldur	w8, [x29, #-12]
  3c:	subs	w8, w8, #0x1
  40:	mov	w13, w8
  44:	ubfx	x0, x13, #0, #32
  48:	str	x9, [sp, #24]
  4c:	str	x10, [sp, #16]
  50:	str	x11, [sp, #8]
  54:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  58:	str	w0, [sp, #32]
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x1, [sp, #16]
  64:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  68:	ldr	w1, [x0]
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  74:	ldr	x9, [sp, #8]
  78:	ldr	x10, [x9, #8]
  7c:	cbz	x10, 84 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0x84>
  80:	b	a4 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0xa4>
  84:	adrp	x0, 0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  88:	add	x0, x0, #0x0
  8c:	adrp	x1, 0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  90:	add	x1, x1, #0x0
  94:	mov	w2, #0x309                 	// #777
  98:	adrp	x3, 0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  9c:	add	x3, x3, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	ldur	x8, [x29, #-24]
  a8:	cbnz	x8, b8 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0xb8>
  ac:	ldr	x0, [sp, #8]
  b0:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  b4:	b	f8 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj+0xf8>
  b8:	ldur	x1, [x29, #-24]
  bc:	ldur	x8, [x29, #-24]
  c0:	ldur	w9, [x29, #-16]
  c4:	mov	w10, w9
  c8:	mov	x11, #0xc                   	// #12
  cc:	mul	x10, x11, x10
  d0:	add	x2, x8, x10
  d4:	ldr	x0, [sp, #8]
  d8:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  dc:	ldur	x0, [x29, #-24]
  e0:	ldur	w9, [x29, #-16]
  e4:	mov	w8, w9
  e8:	mov	x10, #0xc                   	// #12
  ec:	mul	x1, x10, x8
  f0:	mov	x2, #0x4                   	// #4
  f4:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE4growEj>
  f8:	ldp	x29, x30, [sp, #64]
  fc:	add	sp, sp, #0x50
 100:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #24]
  24:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  2c:	stur	w0, [x29, #-28]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  34:	stur	w0, [x29, #-32]
  38:	ldur	x8, [x29, #-16]
  3c:	stur	x8, [x29, #-40]
  40:	ldur	x8, [x29, #-24]
  44:	str	x8, [sp, #48]
  48:	ldur	x8, [x29, #-40]
  4c:	ldr	x9, [sp, #48]
  50:	cmp	x8, x9
  54:	b.eq	164 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0x164>  // b.none
  58:	ldur	x0, [x29, #-40]
  5c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  60:	sub	x1, x29, #0x1c
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  68:	tbnz	w0, #0, 14c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0x14c>
  6c:	ldur	x0, [x29, #-40]
  70:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  74:	sub	x1, x29, #0x20
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  7c:	tbnz	w0, #0, 14c <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0x14c>
  80:	ldur	x0, [x29, #-40]
  84:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  88:	ldr	x8, [sp, #24]
  8c:	str	x0, [sp, #16]
  90:	mov	x0, x8
  94:	ldr	x1, [sp, #16]
  98:	add	x2, sp, #0x28
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  a0:	and	w9, w0, #0x1
  a4:	strb	w9, [sp, #39]
  a8:	ldrb	w9, [sp, #39]
  ac:	mov	w10, #0x0                   	// #0
  b0:	str	w10, [sp, #12]
  b4:	tbnz	w9, #0, c0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0xc0>
  b8:	mov	w8, #0x1                   	// #1
  bc:	str	w8, [sp, #12]
  c0:	ldr	w8, [sp, #12]
  c4:	tbnz	w8, #0, cc <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0xcc>
  c8:	b	d0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0xd0>
  cc:	b	f0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0xf0>
  d0:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  d4:	add	x0, x0, #0x0
  d8:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  dc:	add	x1, x1, #0x0
  e0:	mov	w2, #0x17a                 	// #378
  e4:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  e8:	add	x3, x3, #0x0
  ec:	bl	0 <__assert_fail>
  f0:	ldur	x0, [x29, #-40]
  f4:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  f8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
  fc:	ldr	w8, [x0]
 100:	ldr	x0, [sp, #40]
 104:	str	w8, [sp, #8]
 108:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 10c:	ldr	w8, [sp, #8]
 110:	str	w8, [x0]
 114:	ldr	x0, [sp, #40]
 118:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 11c:	ldur	x9, [x29, #-40]
 120:	str	x0, [sp]
 124:	mov	x0, x9
 128:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 12c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 130:	ldr	x9, [x0]
 134:	ldr	x10, [sp]
 138:	str	x9, [x10]
 13c:	ldr	x0, [sp, #24]
 140:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 144:	ldur	x0, [x29, #-40]
 148:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 14c:	ldur	x0, [x29, #-40]
 150:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_>
 154:	ldur	x8, [x29, #-40]
 158:	add	x8, x8, #0xc
 15c:	stur	x8, [x29, #-40]
 160:	b	48 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E18moveFromOldBucketsEPS8_SB_+0x48>
 164:	ldp	x29, x30, [sp, #96]
 168:	add	sp, sp, #0x70
 16c:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE16getNumTombstonesEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE16getNumTombstonesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #20]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3opt7ArgList14toOptSpecifierENS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt7ArgList14toOptSpecifierENS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x10
   4:	str	w0, [sp, #8]
   8:	ldr	w8, [sp, #8]
   c:	str	w8, [sp, #12]
  10:	ldr	w8, [sp, #12]
  14:	mov	w0, w8
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_:

0000000000000000 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x9, x29, #0x20
  10:	add	x2, sp, #0x20
  14:	str	x8, [sp, #24]
  18:	str	x1, [sp, #16]
  1c:	str	x9, [sp, #8]
  20:	str	x2, [sp]
  24:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>
  28:	ldr	q0, [x0]
  2c:	stur	q0, [x29, #-32]
  30:	ldr	x8, [x0, #16]
  34:	stur	x8, [x29, #-16]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>
  40:	ldr	q0, [x0]
  44:	str	q0, [sp, #32]
  48:	ldr	x8, [x0, #16]
  4c:	str	x8, [sp, #48]
  50:	ldr	x0, [sp, #24]
  54:	ldr	x1, [sp, #8]
  58:	ldr	x2, [sp]
  5c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEENS_14iterator_rangeIT_EES9_S9_>
  60:	ldp	x29, x30, [sp, #96]
  64:	add	sp, sp, #0x70
  68:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	str	x9, [x8]
  28:	ldur	x9, [x29, #-24]
  2c:	str	x9, [x8, #8]
  30:	add	x9, x8, #0x10
  34:	add	x10, x8, #0x14
  38:	str	x8, [sp, #32]
  3c:	str	x10, [sp, #24]
  40:	str	x9, [sp, #16]
  44:	ldr	x8, [sp, #16]
  48:	mov	x0, x8
  4c:	str	x8, [sp, #8]
  50:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE>
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x4
  5c:	ldr	x10, [sp, #24]
  60:	cmp	x9, x10
  64:	str	x9, [sp, #16]
  68:	b.ne	44 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE+0x44>  // b.any
  6c:	stur	wzr, [x29, #-36]
  70:	ldur	w8, [x29, #-36]
  74:	cmp	w8, #0x1
  78:	b.eq	b0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE+0xb0>  // b.none
  7c:	ldur	x8, [x29, #-32]
  80:	ldur	w9, [x29, #-36]
  84:	mov	w10, w9
  88:	ldr	x11, [sp, #32]
  8c:	add	x12, x11, #0x10
  90:	ldur	w9, [x29, #-36]
  94:	mov	w13, w9
  98:	ldr	w9, [x8, x10, lsl #2]
  9c:	str	w9, [x12, x13, lsl #2]
  a0:	ldur	w8, [x29, #-36]
  a4:	add	w8, w8, #0x1
  a8:	stur	w8, [x29, #-36]
  ac:	b	70 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE+0x70>
  b0:	ldr	x0, [sp, #32]
  b4:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EEC2ES5_S5_RA1_KNS0_12OptSpecifierE>
  b8:	ldp	x29, x30, [sp, #80]
  bc:	add	sp, sp, #0x60
  c0:	ret

Disassembly of section .text._ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC2ES7_S7_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC2ES7_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x1
  18:	str	x2, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC2ES7_S7_>
  24:	ldr	q0, [x0]
  28:	ldr	x8, [sp, #8]
  2c:	str	q0, [x8]
  30:	ldr	x9, [x0, #16]
  34:	str	x9, [x8, #16]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj1EEEEC2ES7_S7_>
  40:	ldr	q0, [x0]
  44:	ldr	x8, [sp, #8]
  48:	stur	q0, [x8, #24]
  4c:	ldr	x9, [x0, #16]
  50:	str	x9, [x8, #40]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [x8]
  20:	ldr	x10, [x8, #8]
  24:	cmp	x9, x10
  28:	b.eq	e8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xe8>  // b.none
  2c:	ldr	x8, [sp, #8]
  30:	ldr	x9, [x8]
  34:	ldr	x9, [x9]
  38:	cbnz	x9, 40 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x40>
  3c:	b	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xd4>
  40:	ldr	x8, [sp, #8]
  44:	ldr	x9, [x8]
  48:	ldr	x0, [x9]
  4c:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>
  50:	stur	x0, [x29, #-16]
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x10
  5c:	stur	x9, [x29, #-24]
  60:	ldur	x9, [x29, #-24]
  64:	str	x9, [sp, #32]
  68:	ldur	x9, [x29, #-24]
  6c:	add	x9, x9, #0x4
  70:	str	x9, [sp, #24]
  74:	ldr	x8, [sp, #32]
  78:	ldr	x9, [sp, #24]
  7c:	cmp	x8, x9
  80:	b.eq	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xd4>  // b.none
  84:	ldr	x8, [sp, #32]
  88:	ldr	w9, [x8]
  8c:	add	x0, sp, #0x14
  90:	str	w9, [sp, #20]
  94:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>
  98:	tbnz	w0, #0, a0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xa0>
  9c:	b	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xd4>
  a0:	ldur	x0, [x29, #-16]
  a4:	ldr	w8, [sp, #20]
  a8:	str	w8, [sp, #16]
  ac:	ldr	w8, [sp, #16]
  b0:	mov	w1, w8
  b4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  b8:	tbnz	w0, #0, c0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xc0>
  bc:	b	c4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xc4>
  c0:	b	e8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0xe8>
  c4:	ldr	x8, [sp, #32]
  c8:	add	x8, x8, #0x4
  cc:	str	x8, [sp, #32]
  d0:	b	74 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x74>
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x9, [x8]
  dc:	add	x9, x9, #0x8
  e0:	str	x9, [x8]
  e4:	b	18 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x18>
  e8:	ldp	x29, x30, [sp, #64]
  ec:	add	sp, sp, #0x50
  f0:	ret

Disassembly of section .text._ZNK4llvm3opt12OptSpecifier7isValidEv:

0000000000000000 <_ZNK4llvm3opt12OptSpecifier7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8]
  10:	cmp	w9, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj1EEES6_>:
   0:	ldr	x8, [x0]
   4:	ldr	x9, [x1]
   8:	cmp	x8, x9
   c:	cset	w10, eq  // eq = none
  10:	and	w0, w10, #0x1
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19decrementNumEntriesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19decrementNumEntriesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19decrementNumEntriesEv>
  20:	subs	w1, w0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E19decrementNumEntriesEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22incrementNumTombstonesEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22incrementNumTombstonesEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22incrementNumTombstonesEv>
  20:	add	w1, w0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E22incrementNumTombstonesEv>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	and	w9, w4, #0x1
  20:	sturb	w9, [x29, #-33]
  24:	ldur	x10, [x29, #-8]
  28:	str	x8, [sp, #24]
  2c:	str	x10, [sp, #16]
  30:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb>
  34:	tbnz	w0, #0, 3c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb+0x3c>
  38:	b	9c <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb+0x9c>
  3c:	ldur	x8, [x29, #-16]
  40:	ldr	x0, [sp, #16]
  44:	str	x8, [sp, #8]
  48:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb>
  4c:	ldr	x8, [sp, #8]
  50:	cmp	x8, x0
  54:	b.ne	68 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb+0x68>  // b.any
  58:	ldr	x0, [sp, #16]
  5c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb>
  60:	str	x0, [sp]
  64:	b	74 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb+0x74>
  68:	ldur	x8, [x29, #-16]
  6c:	add	x8, x8, #0xc
  70:	str	x8, [sp]
  74:	ldr	x8, [sp]
  78:	str	x8, [sp, #32]
  7c:	ldr	x1, [sp, #32]
  80:	ldur	x2, [x29, #-24]
  84:	ldur	x3, [x29, #-32]
  88:	ldurb	w9, [x29, #-33]
  8c:	ldr	x0, [sp, #24]
  90:	and	w4, w9, #0x1
  94:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb>
  98:	b	b8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb+0xb8>
  9c:	ldur	x1, [x29, #-16]
  a0:	ldur	x2, [x29, #-24]
  a4:	ldur	x3, [x29, #-32]
  a8:	ldurb	w8, [x29, #-33]
  ac:	ldr	x0, [sp, #24]
  b0:	and	w4, w8, #0x1
  b4:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E17makeConstIteratorEPKS8_SC_RKNS_14DebugEpochBaseEb>
  b8:	ldp	x29, x30, [sp, #80]
  bc:	add	sp, sp, #0x60
  c0:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0xc                   	// #12
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb:

0000000000000000 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	and	w8, w4, #0x1
  20:	strb	w8, [sp, #31]
  24:	ldur	x9, [x29, #-8]
  28:	ldr	x1, [sp, #32]
  2c:	mov	x0, x9
  30:	str	x9, [sp, #16]
  34:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb>
  38:	ldur	x9, [x29, #-16]
  3c:	ldr	x10, [sp, #16]
  40:	str	x9, [x10, #16]
  44:	ldur	x9, [x29, #-24]
  48:	str	x9, [x10, #24]
  4c:	mov	x0, x10
  50:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb>
  54:	mov	w8, #0x0                   	// #0
  58:	str	w8, [sp, #12]
  5c:	tbnz	w0, #0, 64 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb+0x64>
  60:	b	6c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb+0x6c>
  64:	mov	w8, #0x1                   	// #1
  68:	str	w8, [sp, #12]
  6c:	ldr	w8, [sp, #12]
  70:	tbnz	w8, #0, 78 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb+0x78>
  74:	b	7c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb+0x7c>
  78:	b	9c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb+0x9c>
  7c:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb>
  80:	add	x0, x0, #0x0
  84:	adrp	x1, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb>
  88:	add	x1, x1, #0x0
  8c:	mov	w2, #0x49f                 	// #1183
  90:	adrp	x3, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb>
  94:	add	x3, x3, #0x0
  98:	bl	0 <__assert_fail>
  9c:	ldrb	w8, [sp, #31]
  a0:	tbnz	w8, #0, a8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb+0xa8>
  a4:	b	ac <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb+0xac>
  a8:	b	cc <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb+0xcc>
  ac:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb>
  b0:	tbnz	w0, #0, b8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb+0xb8>
  b4:	b	c4 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb+0xc4>
  b8:	ldr	x0, [sp, #16]
  bc:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb>
  c0:	b	cc <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb+0xcc>
  c4:	ldr	x0, [sp, #16]
  c8:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EEC2EPKS7_SA_RKNS_14DebugEpochBaseEb>
  cc:	ldp	x29, x30, [sp, #64]
  d0:	add	sp, sp, #0x50
  d4:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8, #16]
  18:	ldr	x10, [x8, #24]
  1c:	cmp	x9, x10
  20:	str	x8, [sp, #8]
  24:	b.cc	2c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0x2c>  // b.lo, b.ul, b.last
  28:	b	4c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0x4c>
  2c:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x4ea                 	// #1258
  40:	adrp	x3, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  50:	stur	w0, [x29, #-12]
  54:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  58:	str	w0, [sp, #16]
  5c:	ldr	x8, [sp, #8]
  60:	ldr	x9, [x8, #16]
  64:	ldr	x10, [x8, #24]
  68:	mov	w11, #0x0                   	// #0
  6c:	cmp	x9, x10
  70:	str	w11, [sp, #4]
  74:	b.eq	c8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0xc8>  // b.none
  78:	ldr	x8, [sp, #8]
  7c:	ldr	x9, [x8, #16]
  80:	mov	x10, #0xfffffffffffffff4    	// #-12
  84:	add	x0, x9, x10
  88:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  8c:	sub	x1, x29, #0xc
  90:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  94:	mov	w11, #0x1                   	// #1
  98:	str	w11, [sp]
  9c:	tbnz	w0, #0, c0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0xc0>
  a0:	ldr	x8, [sp, #8]
  a4:	ldr	x9, [x8, #16]
  a8:	mov	x10, #0xfffffffffffffff4    	// #-12
  ac:	add	x0, x9, x10
  b0:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  b4:	add	x1, sp, #0x10
  b8:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv>
  bc:	str	w0, [sp]
  c0:	ldr	w8, [sp]
  c4:	str	w8, [sp, #4]
  c8:	ldr	w8, [sp, #4]
  cc:	tbnz	w8, #0, d4 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0xd4>
  d0:	b	ec <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0xec>
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x9, [x8, #16]
  dc:	mov	x10, #0xfffffffffffffff4    	// #-12
  e0:	add	x9, x9, x10
  e4:	str	x9, [x8, #16]
  e8:	b	5c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23RetreatPastEmptyBucketsEv+0x5c>
  ec:	ldp	x29, x30, [sp, #32]
  f0:	add	sp, sp, #0x30
  f4:	ret

Disassembly of section .text._ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8, #16]
  18:	ldr	x10, [x8, #24]
  1c:	cmp	x9, x10
  20:	str	x8, [sp, #8]
  24:	b.hi	2c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0x2c>  // b.pmore
  28:	b	4c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0x4c>
  2c:	adrp	x0, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x4e0                 	// #1248
  40:	adrp	x3, 0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  50:	stur	w0, [x29, #-12]
  54:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  58:	str	w0, [sp, #16]
  5c:	ldr	x8, [sp, #8]
  60:	ldr	x9, [x8, #16]
  64:	ldr	x10, [x8, #24]
  68:	mov	w11, #0x0                   	// #0
  6c:	cmp	x9, x10
  70:	str	w11, [sp, #4]
  74:	b.eq	b8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0xb8>  // b.none
  78:	ldr	x8, [sp, #8]
  7c:	ldr	x0, [x8, #16]
  80:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  84:	sub	x1, x29, #0xc
  88:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  8c:	mov	w9, #0x1                   	// #1
  90:	str	w9, [sp]
  94:	tbnz	w0, #0, b0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0xb0>
  98:	ldr	x8, [sp, #8]
  9c:	ldr	x0, [x8, #16]
  a0:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  a4:	add	x1, sp, #0x10
  a8:	bl	0 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv>
  ac:	str	w0, [sp]
  b0:	ldr	w8, [sp]
  b4:	str	w8, [sp, #4]
  b8:	ldr	w8, [sp, #4]
  bc:	tbnz	w8, #0, c4 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0xc4>
  c0:	b	d8 <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0xd8>
  c4:	ldr	x8, [sp, #8]
  c8:	ldr	x9, [x8, #16]
  cc:	add	x9, x9, #0xc
  d0:	str	x9, [x8, #16]
  d4:	b	5c <_ZN4llvm16DenseMapIteratorIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EELb1EE23AdvancePastEmptyBucketsEv+0x5c>
  d8:	ldp	x29, x30, [sp, #32]
  dc:	add	sp, sp, #0x30
  e0:	ret

Disassembly of section .text._ZNK4llvm14DebugEpochBase10HandleBase15getEpochAddressEv:

0000000000000000 <_ZNK4llvm14DebugEpochBase10HandleBase15getEpochAddressEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	sub	sp, sp, #0x120
   4:	stp	x29, x30, [sp, #256]
   8:	str	x28, [sp, #272]
   c:	add	x29, sp, #0x100
  10:	mov	x9, #0x2                   	// #2
  14:	sub	x10, x29, #0x30
  18:	sub	x11, x29, #0x60
  1c:	sub	x3, x29, #0x68
  20:	add	x12, sp, #0x78
  24:	add	x13, sp, #0x70
  28:	stur	w1, [x29, #-4]
  2c:	stur	w2, [x29, #-8]
  30:	stur	x0, [x29, #-16]
  34:	ldur	x14, [x29, #-16]
  38:	ldur	w15, [x29, #-4]
  3c:	stur	w15, [x29, #-52]
  40:	ldur	w15, [x29, #-52]
  44:	mov	w0, w15
  48:	str	x8, [sp, #96]
  4c:	str	x9, [sp, #88]
  50:	str	x10, [sp, #80]
  54:	str	x11, [sp, #72]
  58:	str	x3, [sp, #64]
  5c:	str	x12, [sp, #56]
  60:	str	x13, [sp, #48]
  64:	str	x14, [sp, #40]
  68:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  6c:	stur	w0, [x29, #-48]
  70:	ldur	w15, [x29, #-8]
  74:	stur	w15, [x29, #-56]
  78:	ldur	w15, [x29, #-56]
  7c:	mov	w0, w15
  80:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  84:	stur	w0, [x29, #-44]
  88:	ldr	x8, [sp, #80]
  8c:	stur	x8, [x29, #-40]
  90:	mov	x9, #0x8                   	// #8
  94:	ldr	x10, [sp, #88]
  98:	stur	x10, [x29, #-32]
  9c:	ldur	x1, [x29, #-40]
  a0:	ldur	x2, [x29, #-32]
  a4:	ldr	x0, [sp, #40]
  a8:	str	x9, [sp, #32]
  ac:	bl	284 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  b0:	stur	x0, [x29, #-24]
  b4:	ldr	x8, [sp, #40]
  b8:	add	x0, x8, #0x8
  bc:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  c0:	ldur	w15, [x29, #-24]
  c4:	mov	w8, w15
  c8:	ldr	x9, [sp, #32]
  cc:	mul	x8, x9, x8
  d0:	add	x8, x0, x8
  d4:	stur	x8, [x29, #-64]
  d8:	ldr	x8, [sp, #40]
  dc:	add	x0, x8, #0x8
  e0:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  e4:	ldur	w15, [x29, #-20]
  e8:	mov	w8, w15
  ec:	ldr	x9, [sp, #32]
  f0:	mul	x8, x9, x8
  f4:	add	x8, x0, x8
  f8:	stur	x8, [x29, #-72]
  fc:	ldur	x1, [x29, #-64]
 100:	ldur	x2, [x29, #-72]
 104:	ldur	w15, [x29, #-4]
 108:	stur	w15, [x29, #-108]
 10c:	ldur	w15, [x29, #-108]
 110:	mov	w0, w15
 114:	str	x1, [sp, #24]
 118:	str	x2, [sp, #16]
 11c:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 120:	stur	w0, [x29, #-104]
 124:	ldur	w15, [x29, #-8]
 128:	stur	w15, [x29, #-112]
 12c:	ldur	w15, [x29, #-112]
 130:	mov	w0, w15
 134:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 138:	stur	w0, [x29, #-100]
 13c:	ldr	x0, [sp, #72]
 140:	ldr	x1, [sp, #24]
 144:	ldr	x2, [sp, #16]
 148:	ldr	x3, [sp, #64]
 14c:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 150:	ldur	x1, [x29, #-72]
 154:	ldur	x2, [x29, #-72]
 158:	ldur	w15, [x29, #-4]
 15c:	str	w15, [sp, #108]
 160:	ldr	w15, [sp, #108]
 164:	mov	w0, w15
 168:	str	x1, [sp, #8]
 16c:	str	x2, [sp]
 170:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 174:	str	w0, [sp, #112]
 178:	ldur	w15, [x29, #-8]
 17c:	str	w15, [sp, #104]
 180:	ldr	w15, [sp, #104]
 184:	mov	w0, w15
 188:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 18c:	str	w0, [sp, #116]
 190:	ldr	x0, [sp, #56]
 194:	ldr	x1, [sp, #8]
 198:	ldr	x2, [sp]
 19c:	ldr	x3, [sp, #48]
 1a0:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 1a4:	ldr	x8, [sp, #96]
 1a8:	ldr	x0, [sp, #72]
 1ac:	ldr	x1, [sp, #56]
 1b0:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJNS0_12OptSpecifierES3_EEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
 1b4:	ldr	x28, [sp, #272]
 1b8:	ldp	x29, x30, [sp, #256]
 1bc:	add	sp, sp, #0x120
 1c0:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEE5beginEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x9, [sp, #8]
   c:	ldr	q0, [x9]
  10:	str	q0, [x8]
  14:	ldr	x9, [x9, #16]
  18:	str	x9, [x8, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEE3endEv:

0000000000000000 <_ZNK4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x9, [sp, #8]
   c:	ldur	q0, [x9, #24]
  10:	str	q0, [x8]
  14:	ldr	x9, [x9, #40]
  18:	str	x9, [x8, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj2EEES6_:

0000000000000000 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj2EEES6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x20
  10:	mov	x9, sp
  14:	ldr	q0, [x0]
  18:	str	q0, [sp, #32]
  1c:	ldr	x10, [x0, #16]
  20:	str	x10, [sp, #48]
  24:	ldr	q0, [x1]
  28:	str	q0, [sp]
  2c:	ldr	x10, [x1, #16]
  30:	str	x10, [sp, #16]
  34:	mov	x0, x8
  38:	mov	x1, x9
  3c:	bl	0 <_ZN4llvm3optneENS0_12arg_iteratorIPKPNS0_3ArgELj2EEES6_>
  40:	eor	w11, w0, #0x1
  44:	and	w0, w11, #0x1
  48:	ldp	x29, x30, [sp, #64]
  4c:	add	sp, sp, #0x50
  50:	ret

Disassembly of section .text._ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEdeEv:

0000000000000000 <_ZNK4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEppEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	add	x9, x9, #0x8
  1c:	str	x9, [x8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEppEv>
  2c:	ldr	x0, [sp]
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEENS_14iterator_rangeIT_EES9_S9_:

0000000000000000 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEENS_14iterator_rangeIT_EES9_S9_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x9, x29, #0x20
  10:	add	x2, sp, #0x20
  14:	str	x8, [sp, #24]
  18:	str	x1, [sp, #16]
  1c:	str	x9, [sp, #8]
  20:	str	x2, [sp]
  24:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEENS_14iterator_rangeIT_EES9_S9_>
  28:	ldr	q0, [x0]
  2c:	stur	q0, [x29, #-32]
  30:	ldr	x8, [x0, #16]
  34:	stur	x8, [x29, #-16]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEENS_14iterator_rangeIT_EES9_S9_>
  40:	ldr	q0, [x0]
  44:	str	q0, [sp, #32]
  48:	ldr	x8, [x0, #16]
  4c:	str	x8, [sp, #48]
  50:	ldr	x0, [sp, #24]
  54:	ldr	x1, [sp, #8]
  58:	ldr	x2, [sp]
  5c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEENS_14iterator_rangeIT_EES9_S9_>
  60:	ldp	x29, x30, [sp, #96]
  64:	add	sp, sp, #0x70
  68:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEC2ES5_S5_RA2_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEC2ES5_S5_RA2_KNS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	str	x9, [x8]
  28:	ldur	x9, [x29, #-24]
  2c:	str	x9, [x8, #8]
  30:	add	x9, x8, #0x10
  34:	add	x10, x8, #0x18
  38:	str	x8, [sp, #32]
  3c:	str	x10, [sp, #24]
  40:	str	x9, [sp, #16]
  44:	ldr	x8, [sp, #16]
  48:	mov	x0, x8
  4c:	str	x8, [sp, #8]
  50:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEC2ES5_S5_RA2_KNS0_12OptSpecifierE>
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x4
  5c:	ldr	x10, [sp, #24]
  60:	cmp	x9, x10
  64:	str	x9, [sp, #16]
  68:	b.ne	44 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEC2ES5_S5_RA2_KNS0_12OptSpecifierE+0x44>  // b.any
  6c:	stur	wzr, [x29, #-36]
  70:	ldur	w8, [x29, #-36]
  74:	cmp	w8, #0x2
  78:	b.eq	b0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEC2ES5_S5_RA2_KNS0_12OptSpecifierE+0xb0>  // b.none
  7c:	ldur	x8, [x29, #-32]
  80:	ldur	w9, [x29, #-36]
  84:	mov	w10, w9
  88:	ldr	x11, [sp, #32]
  8c:	add	x12, x11, #0x10
  90:	ldur	w9, [x29, #-36]
  94:	mov	w13, w9
  98:	ldr	w9, [x8, x10, lsl #2]
  9c:	str	w9, [x12, x13, lsl #2]
  a0:	ldur	w8, [x29, #-36]
  a4:	add	w8, w8, #0x1
  a8:	stur	w8, [x29, #-36]
  ac:	b	70 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEC2ES5_S5_RA2_KNS0_12OptSpecifierE+0x70>
  b0:	ldr	x0, [sp, #32]
  b4:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EEC2ES5_S5_RA2_KNS0_12OptSpecifierE>
  b8:	ldp	x29, x30, [sp, #80]
  bc:	add	sp, sp, #0x60
  c0:	ret

Disassembly of section .text._ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEC2ES7_S7_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEC2ES7_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x1
  18:	str	x2, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEC2ES7_S7_>
  24:	ldr	q0, [x0]
  28:	ldr	x8, [sp, #8]
  2c:	str	q0, [x8]
  30:	ldr	x9, [x0, #16]
  34:	str	x9, [x8, #16]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj2EEEEC2ES7_S7_>
  40:	ldr	q0, [x0]
  44:	ldr	x8, [sp, #8]
  48:	stur	q0, [x8, #24]
  4c:	ldr	x9, [x0, #16]
  50:	str	x9, [x8, #40]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [x8]
  20:	ldr	x10, [x8, #8]
  24:	cmp	x9, x10
  28:	b.eq	e8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xe8>  // b.none
  2c:	ldr	x8, [sp, #8]
  30:	ldr	x9, [x8]
  34:	ldr	x9, [x9]
  38:	cbnz	x9, 40 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x40>
  3c:	b	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xd4>
  40:	ldr	x8, [sp, #8]
  44:	ldr	x9, [x8]
  48:	ldr	x0, [x9]
  4c:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv>
  50:	stur	x0, [x29, #-16]
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x10
  5c:	stur	x9, [x29, #-24]
  60:	ldur	x9, [x29, #-24]
  64:	str	x9, [sp, #32]
  68:	ldur	x9, [x29, #-24]
  6c:	add	x9, x9, #0x8
  70:	str	x9, [sp, #24]
  74:	ldr	x8, [sp, #32]
  78:	ldr	x9, [sp, #24]
  7c:	cmp	x8, x9
  80:	b.eq	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xd4>  // b.none
  84:	ldr	x8, [sp, #32]
  88:	ldr	w9, [x8]
  8c:	add	x0, sp, #0x14
  90:	str	w9, [sp, #20]
  94:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv>
  98:	tbnz	w0, #0, a0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xa0>
  9c:	b	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xd4>
  a0:	ldur	x0, [x29, #-16]
  a4:	ldr	w8, [sp, #20]
  a8:	str	w8, [sp, #16]
  ac:	ldr	w8, [sp, #16]
  b0:	mov	w1, w8
  b4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  b8:	tbnz	w0, #0, c0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xc0>
  bc:	b	c4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xc4>
  c0:	b	e8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0xe8>
  c4:	ldr	x8, [sp, #32]
  c8:	add	x8, x8, #0x4
  cc:	str	x8, [sp, #32]
  d0:	b	74 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x74>
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x9, [x8]
  dc:	add	x9, x9, #0x8
  e0:	str	x9, [x8]
  e4:	b	18 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj2EE13SkipToNextArgEv+0x18>
  e8:	ldp	x29, x30, [sp, #64]
  ec:	add	sp, sp, #0x50
  f0:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj2EEES6_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj2EEES6_>:
   0:	ldr	x8, [x0]
   4:	ldr	x9, [x1]
   8:	cmp	x8, x9
   c:	cset	w10, eq  // eq = none
  10:	and	w0, w10, #0x1
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS6_:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS6_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	sturb	w3, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	x2, [x29, #-32]
  1c:	ldur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-24]
  24:	ldur	x1, [x29, #-32]
  28:	stur	x8, [x29, #-48]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  30:	stur	x0, [x29, #-40]
  34:	ldur	x0, [x29, #-40]
  38:	ldur	x8, [x29, #-48]
  3c:	str	x0, [sp, #56]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  48:	ldr	x8, [sp, #56]
  4c:	str	x0, [sp, #48]
  50:	mov	x0, x8
  54:	ldr	x1, [sp, #48]
  58:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  5c:	ldur	x8, [x29, #-48]
  60:	str	x0, [sp, #40]
  64:	mov	x0, x8
  68:	ldr	x1, [sp, #40]
  6c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  70:	ldur	x8, [x29, #-48]
  74:	str	x0, [x8]
  78:	ldr	x9, [x8]
  7c:	ldur	x10, [x29, #-40]
  80:	mov	x11, #0x20                  	// #32
  84:	mul	x10, x11, x10
  88:	add	x9, x9, x10
  8c:	str	x9, [x8, #16]
  90:	ldur	x0, [x29, #-24]
  94:	ldur	x1, [x29, #-32]
  98:	ldr	x2, [x8]
  9c:	str	x0, [sp, #32]
  a0:	mov	x0, x8
  a4:	str	x1, [sp, #24]
  a8:	str	x2, [sp, #16]
  ac:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  b0:	ldr	x8, [sp, #32]
  b4:	str	x0, [sp, #8]
  b8:	mov	x0, x8
  bc:	ldr	x1, [sp, #24]
  c0:	ldr	x2, [sp, #16]
  c4:	ldr	x3, [sp, #8]
  c8:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_range_initializeIPPKcEEvT_SC_St20forward_iterator_tag>
  cc:	ldur	x8, [x29, #-48]
  d0:	str	x0, [x8, #8]
  d4:	ldp	x29, x30, [sp, #112]
  d8:	add	sp, sp, #0x80
  dc:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPPKcENSt15iterator_traitsIT_E17iterator_categoryERKS4_:

0000000000000000 <_ZSt19__iterator_categoryIPPKcENSt15iterator_traitsIT_E17iterator_categoryERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2ERKS6_:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2ERKS6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2ERKS6_>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2ERKS6_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS7_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8distanceIPPKcENSt15iterator_traitsIT_E15difference_typeES4_S4_:

0000000000000000 <_ZSt8distanceIPPKcENSt15iterator_traitsIT_E15difference_typeES4_S4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPPKcENSt15iterator_traitsIT_E15difference_typeES4_S4_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPPKcENSt15iterator_traitsIT_E15difference_typeES4_S4_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x11
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #16]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_>
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp]
  50:	cmp	x8, x9
  54:	b.ls	64 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_+0x64>  // b.plast
  58:	adrp	x0, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_S_check_init_lenEmRKS6_>
  5c:	add	x0, x0, #0x0
  60:	bl	0 <_ZSt20__throw_length_errorPKc>
  64:	ldur	x0, [x29, #-8]
  68:	ldp	x29, x30, [sp, #48]
  6c:	add	sp, sp, #0x40
  70:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES8_ET0_T_SB_SA_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES8_ET0_T_SB_SA_RSaIT1_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	x2, [sp, #8]
  28:	bl	0 <_ZSt22__uninitialized_copy_aIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES8_ET0_T_SB_SA_RSaIT1_E>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZSt10__distanceIPPKcENSt15iterator_traitsIT_E15difference_typeES4_S4_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPPKcENSt15iterator_traitsIT_E15difference_typeES4_S4_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x8                   	// #8
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x20                  	// #32
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS5_:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2ERKS5_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3minImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZSt18uninitialized_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET0_T_SB_SA_:

0000000000000000 <_ZSt18uninitialized_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET0_T_SB_SA_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt18uninitialized_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET0_T_SB_SA_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET0_T_SD_SC_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET0_T_SD_SC_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	str	x8, [sp]
  20:	ldur	x8, [x29, #-8]
  24:	ldr	x9, [sp, #16]
  28:	cmp	x8, x9
  2c:	b.eq	5c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET0_T_SD_SC_+0x5c>  // b.none
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET0_T_SD_SC_>
  38:	ldur	x1, [x29, #-8]
  3c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET0_T_SD_SC_>
  40:	ldur	x8, [x29, #-8]
  44:	add	x8, x8, #0x8
  48:	stur	x8, [x29, #-8]
  4c:	ldr	x8, [sp]
  50:	add	x8, x8, #0x20
  54:	str	x8, [sp]
  58:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPPKcPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET0_T_SD_SC_+0x20>
  5c:	ldr	x0, [sp]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRPKcEEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRPKcEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x11
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x9, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x9
  28:	str	x8, [sp, #8]
  2c:	bl	0 <_ZSt10_ConstructINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJRPKcEEvPT_DpOT0_>
  30:	ldr	x1, [x0]
  34:	ldr	x0, [sp, #8]
  38:	str	x1, [sp]
  3c:	bl	0 <_ZNSaIcEC1Ev>
  40:	ldr	x0, [sp, #16]
  44:	ldr	x1, [sp]
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZNSaIcED1Ev>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPKcEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRPKcEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj0EEES6_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj0EEES6_>:
   0:	ldr	x8, [x0]
   4:	ldr	x9, [x1]
   8:	cmp	x8, x9
   c:	cset	w10, eq  // eq = none
  10:	and	w0, w10, #0x1
  14:	ret

Disassembly of section .text._ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEENS_14iterator_rangeIT_EES9_S9_:

0000000000000000 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEENS_14iterator_rangeIT_EES9_S9_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x9, x29, #0x20
  10:	add	x2, sp, #0x20
  14:	str	x8, [sp, #24]
  18:	str	x1, [sp, #16]
  1c:	str	x9, [sp, #8]
  20:	str	x2, [sp]
  24:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEENS_14iterator_rangeIT_EES9_S9_>
  28:	ldr	q0, [x0]
  2c:	stur	q0, [x29, #-32]
  30:	ldr	q0, [x0, #16]
  34:	stur	q0, [x29, #-16]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEENS_14iterator_rangeIT_EES9_S9_>
  40:	ldr	q0, [x0]
  44:	str	q0, [sp, #32]
  48:	ldr	q0, [x0, #16]
  4c:	str	q0, [sp, #48]
  50:	ldr	x0, [sp, #24]
  54:	ldr	x1, [sp, #8]
  58:	ldr	x2, [sp]
  5c:	bl	0 <_ZN4llvm10make_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEENS_14iterator_rangeIT_EES9_S9_>
  60:	ldp	x29, x30, [sp, #96]
  64:	add	sp, sp, #0x70
  68:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEC2ES5_S5_RA3_KNS0_12OptSpecifierE:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEC2ES5_S5_RA3_KNS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	stur	x3, [x29, #-32]
  1c:	ldur	x8, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	str	x9, [x8]
  28:	ldur	x9, [x29, #-24]
  2c:	str	x9, [x8, #8]
  30:	add	x9, x8, #0x10
  34:	add	x10, x8, #0x1c
  38:	str	x8, [sp, #32]
  3c:	str	x10, [sp, #24]
  40:	str	x9, [sp, #16]
  44:	ldr	x8, [sp, #16]
  48:	mov	x0, x8
  4c:	str	x8, [sp, #8]
  50:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEC2ES5_S5_RA3_KNS0_12OptSpecifierE>
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x4
  5c:	ldr	x10, [sp, #24]
  60:	cmp	x9, x10
  64:	str	x9, [sp, #16]
  68:	b.ne	44 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEC2ES5_S5_RA3_KNS0_12OptSpecifierE+0x44>  // b.any
  6c:	stur	wzr, [x29, #-36]
  70:	ldur	w8, [x29, #-36]
  74:	cmp	w8, #0x3
  78:	b.eq	b0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEC2ES5_S5_RA3_KNS0_12OptSpecifierE+0xb0>  // b.none
  7c:	ldur	x8, [x29, #-32]
  80:	ldur	w9, [x29, #-36]
  84:	mov	w10, w9
  88:	ldr	x11, [sp, #32]
  8c:	add	x12, x11, #0x10
  90:	ldur	w9, [x29, #-36]
  94:	mov	w13, w9
  98:	ldr	w9, [x8, x10, lsl #2]
  9c:	str	w9, [x12, x13, lsl #2]
  a0:	ldur	w8, [x29, #-36]
  a4:	add	w8, w8, #0x1
  a8:	stur	w8, [x29, #-36]
  ac:	b	70 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEC2ES5_S5_RA3_KNS0_12OptSpecifierE+0x70>
  b0:	ldr	x0, [sp, #32]
  b4:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EEC2ES5_S5_RA3_KNS0_12OptSpecifierE>
  b8:	ldp	x29, x30, [sp, #80]
  bc:	add	sp, sp, #0x60
  c0:	ret

Disassembly of section .text._ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRN4llvm3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEC2ES7_S7_:

0000000000000000 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEC2ES7_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x1
  18:	str	x2, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEC2ES7_S7_>
  24:	ldr	q0, [x0]
  28:	ldr	x8, [sp, #8]
  2c:	str	q0, [x8]
  30:	ldr	q0, [x0, #16]
  34:	str	q0, [x8, #16]
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZN4llvm14iterator_rangeINS_3opt12arg_iteratorIPKPNS1_3ArgELj3EEEEC2ES7_S7_>
  40:	ldr	q0, [x0]
  44:	ldr	x8, [sp, #8]
  48:	str	q0, [x8, #32]
  4c:	ldr	q0, [x0, #16]
  50:	str	q0, [x8, #48]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [x8]
  20:	ldr	x10, [x8, #8]
  24:	cmp	x9, x10
  28:	b.eq	e8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xe8>  // b.none
  2c:	ldr	x8, [sp, #8]
  30:	ldr	x9, [x8]
  34:	ldr	x9, [x9]
  38:	cbnz	x9, 40 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x40>
  3c:	b	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xd4>
  40:	ldr	x8, [sp, #8]
  44:	ldr	x9, [x8]
  48:	ldr	x0, [x9]
  4c:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv>
  50:	stur	x0, [x29, #-16]
  54:	ldr	x8, [sp, #8]
  58:	add	x9, x8, #0x10
  5c:	stur	x9, [x29, #-24]
  60:	ldur	x9, [x29, #-24]
  64:	str	x9, [sp, #32]
  68:	ldur	x9, [x29, #-24]
  6c:	add	x9, x9, #0xc
  70:	str	x9, [sp, #24]
  74:	ldr	x8, [sp, #32]
  78:	ldr	x9, [sp, #24]
  7c:	cmp	x8, x9
  80:	b.eq	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xd4>  // b.none
  84:	ldr	x8, [sp, #32]
  88:	ldr	w9, [x8]
  8c:	add	x0, sp, #0x14
  90:	str	w9, [sp, #20]
  94:	bl	0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv>
  98:	tbnz	w0, #0, a0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xa0>
  9c:	b	d4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xd4>
  a0:	ldur	x0, [x29, #-16]
  a4:	ldr	w8, [sp, #20]
  a8:	str	w8, [sp, #16]
  ac:	ldr	w8, [sp, #16]
  b0:	mov	w1, w8
  b4:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  b8:	tbnz	w0, #0, c0 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xc0>
  bc:	b	c4 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xc4>
  c0:	b	e8 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0xe8>
  c4:	ldr	x8, [sp, #32]
  c8:	add	x8, x8, #0x4
  cc:	str	x8, [sp, #32]
  d0:	b	74 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x74>
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x9, [x8]
  dc:	add	x9, x9, #0x8
  e0:	str	x9, [x8]
  e4:	b	18 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj3EE13SkipToNextArgEv+0x18>
  e8:	ldp	x29, x30, [sp, #64]
  ec:	add	sp, sp, #0x50
  f0:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj3EEES6_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPKPNS0_3ArgELj3EEES6_>:
   0:	ldr	x8, [x0]
   4:	ldr	x9, [x1]
   8:	cmp	x8, x9
   c:	cset	w10, eq  // eq = none
  10:	and	w0, w10, #0x1
  14:	ret

Disassembly of section .text._ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_:

0000000000000000 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS6_E4typeES8_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS6_E4typeES8_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [sp, #16]
  24:	cmp	x8, x9
  28:	b.eq	50 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS6_E4typeES8_EE5valueEvE4typeE+0x50>  // b.none
  2c:	ldr	x0, [sp, #8]
  30:	ldur	x1, [x29, #-8]
  34:	ldr	x8, [sp, #16]
  38:	ldur	x9, [x29, #-8]
  3c:	subs	x8, x8, x9
  40:	mov	x9, #0x8                   	// #8
  44:	sdiv	x8, x8, x9
  48:	mul	x2, x8, x9
  4c:	bl	0 <memcpy>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZSt10__distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKPKcENSt15iterator_traitsIT_E15difference_typeES5_S5_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x8                   	// #8
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKPKcENSt15iterator_traitsIT_E17iterator_categoryERKS5_:

0000000000000000 <_ZSt19__iterator_categoryIPKPKcENSt15iterator_traitsIT_E17iterator_categoryERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm3opteqENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_:

0000000000000000 <_ZN4llvm3opteqENS0_12arg_iteratorIPPNS0_3ArgELj0EEES5_>:
   0:	ldr	x8, [x0]
   4:	ldr	x9, [x1]
   8:	cmp	x8, x9
   c:	cset	w10, eq  // eq = none
  10:	and	w0, w10, #0x1
  14:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9_M_insertIJS5_EEEvSt14_List_iteratorIS5_EDpOT_:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9_M_insertIJS5_EEEvSt14_List_iteratorIS5_EDpOT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x8, #0x1                   	// #1
  10:	stur	x1, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldur	x0, [x29, #-24]
  24:	str	x8, [sp, #24]
  28:	str	x9, [sp, #16]
  2c:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9_M_insertIJS5_EEEvSt14_List_iteratorIS5_EDpOT_>
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9_M_insertIJS5_EEEvSt14_List_iteratorIS5_EDpOT_>
  44:	str	x0, [sp, #32]
  48:	ldr	x0, [sp, #32]
  4c:	ldur	x1, [x29, #-8]
  50:	bl	0 <_ZNSt8__detail15_List_node_base7_M_hookEPS0_>
  54:	ldr	x0, [sp, #16]
  58:	ldr	x1, [sp, #24]
  5c:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9_M_insertIJS5_EEEvSt14_List_iteratorIS5_EDpOT_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	mov	x8, xzr
  10:	sub	x9, x29, #0x30
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x10, [x29, #-8]
  20:	mov	x0, x10
  24:	str	x8, [sp, #56]
  28:	str	x9, [sp, #48]
  2c:	str	x10, [sp, #40]
  30:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  34:	stur	x0, [x29, #-24]
  38:	ldr	x0, [sp, #40]
  3c:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  40:	stur	x0, [x29, #-32]
  44:	ldur	x1, [x29, #-32]
  48:	ldur	x2, [x29, #-24]
  4c:	ldr	x0, [sp, #48]
  50:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  54:	ldur	x0, [x29, #-32]
  58:	ldur	x8, [x29, #-24]
  5c:	str	x0, [sp, #32]
  60:	mov	x0, x8
  64:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  68:	ldur	x8, [x29, #-16]
  6c:	str	x0, [sp, #24]
  70:	mov	x0, x8
  74:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  78:	ldr	x8, [sp, #32]
  7c:	str	x0, [sp, #16]
  80:	mov	x0, x8
  84:	ldr	x1, [sp, #24]
  88:	ldr	x2, [sp, #16]
  8c:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  90:	ldr	x0, [sp, #48]
  94:	ldr	x1, [sp, #56]
  98:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  9c:	ldur	x8, [x29, #-24]
  a0:	ldr	x9, [sp, #48]
  a4:	mov	x0, x9
  a8:	str	x8, [sp, #8]
  ac:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_M_create_nodeIJS5_EEEPSt10_List_nodeIS5_EDpOT_>
  b0:	ldr	x0, [sp, #8]
  b4:	ldp	x29, x30, [sp, #112]
  b8:	add	sp, sp, #0x80
  bc:	ret

Disassembly of section .text._ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_inc_sizeEm:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_inc_sizeEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x10, [x8, #16]
  18:	add	x9, x10, x9
  1c:	str	x9, [x8, #16]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_get_nodeEv:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_get_nodeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x1, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_get_nodeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE21_M_get_Node_allocatorEv:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE21_M_get_Node_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEC2ERS8_PS7_:

0000000000000000 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEC2ERS8_PS7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEC2ERS8_PS7_>
  28:	ldr	x8, [sp]
  2c:	str	x0, [x8]
  30:	ldr	x9, [sp, #8]
  34:	str	x9, [x8, #8]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS6_JS6_EEEvRS8_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS6_JS6_EEEvRS8_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS6_JS6_EEEvRS8_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS6_JS6_EEEvRS8_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv:

0000000000000000 <_ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	bl	0 <_ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEaSEDn:

0000000000000000 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEaSEDn>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x8, [x9, #8]
  18:	mov	x0, x9
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEED2Ev:

0000000000000000 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #8]
  18:	str	x8, [sp]
  1c:	cbz	x9, 34 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEED2Ev+0x34>
  20:	ldr	x8, [sp]
  24:	ldr	x0, [x8]
  28:	ldr	x1, [x8, #8]
  2c:	mov	x2, #0x1                   	// #1
  30:	bl	0 <_ZNSt15__allocated_ptrISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEED2Ev>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x30                  	// #48
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x8, #0x2aa, lsl #48
   c:	str	x0, [sp, #8]
  10:	mov	x0, x8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt11__addressofISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEPT_RS9_:

0000000000000000 <_ZSt11__addressofISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEPT_RS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS7_JS7_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS7_JS7_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x8, [sp, #24]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS7_JS7_EEEvPT_DpOT0_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7_M_addrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EPNSt8__detail15_List_node_baseE:

0000000000000000 <_ZNSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EPNSt8__detail15_List_node_baseE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEmmEv:

0000000000000000 <_ZNSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEmmEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x9, [x9, #8]
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNKSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv:

0000000000000000 <_ZNKSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZNKSt14_List_iteratorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EPS2_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EPS2_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 30 <_ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_+0x30>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZdlPv>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm3opt3ArgEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPN4llvm3opt3ArgEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0xffffffff            	// #4294967295
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x10, [x29, #-16]
  20:	cmp	x10, x8
  24:	str	x9, [sp, #32]
  28:	b.ls	40 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x40>  // b.plast
  2c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  30:	add	x0, x0, #0x0
  34:	mov	w8, #0x1                   	// #1
  38:	and	w1, w8, #0x1
  3c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  48:	add	x0, x0, #0x2
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  50:	sub	x8, x29, #0x18
  54:	stur	x0, [x29, #-24]
  58:	mov	x0, x8
  5c:	sub	x1, x29, #0x10
  60:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  64:	sub	x1, x29, #0x20
  68:	mov	x8, #0xffffffff            	// #4294967295
  6c:	stur	x8, [x29, #-32]
  70:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  74:	ldr	x8, [x0]
  78:	stur	x8, [x29, #-24]
  7c:	ldur	x8, [x29, #-24]
  80:	mov	x9, #0x8                   	// #8
  84:	mul	x0, x8, x9
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  8c:	str	x0, [sp, #40]
  90:	ldr	x0, [sp, #32]
  94:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  98:	ldr	x8, [sp, #32]
  9c:	str	x0, [sp, #24]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  a8:	ldr	x2, [sp, #40]
  ac:	ldr	x1, [sp, #24]
  b0:	str	x0, [sp, #16]
  b4:	mov	x0, x1
  b8:	ldr	x1, [sp, #16]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  c0:	ldr	x0, [sp, #32]
  c4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  c8:	ldr	x8, [sp, #32]
  cc:	str	x0, [sp, #8]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  d8:	ldr	x1, [sp, #8]
  dc:	str	x0, [sp]
  e0:	mov	x0, x1
  e4:	ldr	x1, [sp]
  e8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  ec:	ldr	x0, [sp, #32]
  f0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
  f4:	tbnz	w0, #0, 104 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm+0x104>
  f8:	ldr	x0, [sp, #32]
  fc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE4growEm>
 100:	bl	0 <free>
 104:	ldr	x8, [sp, #40]
 108:	ldr	x9, [sp, #32]
 10c:	str	x8, [x9]
 110:	ldur	x8, [x29, #-24]
 114:	str	w8, [x9, #12]
 118:	ldp	x29, x30, [sp, #80]
 11c:	add	sp, sp, #0x60
 120:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_>
  38:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3maxImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <malloc>
  18:	str	x0, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	cbnz	x8, 50 <_ZN4llvm11safe_mallocEm+0x50>
  24:	ldr	x8, [sp, #16]
  28:	cbnz	x8, 3c <_ZN4llvm11safe_mallocEm+0x3c>
  2c:	mov	x0, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm11safe_mallocEm>
  34:	stur	x0, [x29, #-8]
  38:	b	58 <_ZN4llvm11safe_mallocEm+0x58>
  3c:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  40:	add	x0, x0, #0x0
  44:	mov	w8, #0x1                   	// #1
  48:	and	w1, w8, #0x1
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	ldr	x8, [sp, #8]
  54:	stur	x8, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_>
  20:	str	x0, [sp, #16]
  24:	ldur	x0, [x29, #-16]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_>
  2c:	str	x0, [sp, #8]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE18uninitialized_moveIPS6_S9_EEvT_SA_T0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE13destroy_rangeEPS6_S8_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE13destroy_rangeEPS6_S8_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE13destroy_rangeEPS6_S8_+0x40>  // b.none
  24:	ldr	x8, [sp]
  28:	mov	x9, #0xfffffffffffffff8    	// #-8
  2c:	add	x8, x8, x9
  30:	str	x8, [sp]
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE13destroy_rangeEPS6_S8_>
  3c:	b	14 <_ZN4llvm23SmallVectorTemplateBaseISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EELb0EE13destroy_rangeEPS6_S8_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonISt10unique_ptrINS_3opt3ArgESt14default_deleteIS3_EEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS4_EEES8_ET0_T_SB_SA_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS4_EEES8_ET0_T_SB_SA_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS4_EEES8_ET0_T_SB_SA_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEESt13move_iteratorIT_ES9_:

0000000000000000 <_ZSt18make_move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEESt13move_iteratorIT_ES9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt18make_move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEESt13move_iteratorIT_ES9_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x8
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS6_EEESA_EET0_T_SD_SC_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZStneIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_:

0000000000000000 <_ZStneIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZStneIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt10_ConstructISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEJS6_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEJS6_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt10_ConstructISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEJS6_EEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt10_ConstructISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEJS6_EEvPT_DpOT0_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSt11__addressofISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEPT_RS7_:

0000000000000000 <_ZSt11__addressofISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEPT_RS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x8
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSteqIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_:

0000000000000000 <_ZSteqIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZSteqIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZSteqIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEbRKSt13move_iteratorIT_ESC_>
  2c:	ldr	x8, [sp, #8]
  30:	cmp	x8, x0
  34:	cset	w9, eq  // eq = none
  38:	and	w0, w9, #0x1
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEOT_RNSt16remove_referenceIS7_E4typeE:

0000000000000000 <_ZSt7forwardISt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEOT_RNSt16remove_referenceIS7_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEC2ES7_:

0000000000000000 <_ZNSt13move_iteratorIPSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEC2ES7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm3opt3ArgEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm3opt3ArgEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm3opt3ArgEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm3opt3ArgEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2IS4_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2IS4_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2IRS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2IRS3_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2IS4_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm3opt6OptionEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm3opt6OptionEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIPKcEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIPKcEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRPKN4llvm3opt3ArgEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardIRPKN4llvm3opt3ArgEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase5emptyEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	cmp	w9, #0x0
  14:	cset	w9, ne  // ne = any
  18:	eor	w9, w9, #0x1
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZSt7forwardIRjEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRjEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Option.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>:
       0:	sub	sp, sp, #0xa0
       4:	stp	x29, x30, [sp, #144]
       8:	add	x29, sp, #0x90
       c:	adrp	x8, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      10:	add	x8, x8, #0x0
      14:	adrp	x9, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      18:	add	x9, x9, #0x0
      1c:	stur	x0, [x29, #-8]
      20:	stur	x1, [x29, #-16]
      24:	stur	x2, [x29, #-24]
      28:	ldur	x10, [x29, #-8]
      2c:	ldur	x11, [x29, #-16]
      30:	str	x11, [x10]
      34:	ldur	x11, [x29, #-24]
      38:	str	x11, [x10, #8]
      3c:	ldr	x11, [x10]
      40:	str	x8, [sp, #32]
      44:	str	x9, [sp, #24]
      48:	str	x10, [sp, #16]
      4c:	cbz	x11, b0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xb0>
      50:	ldr	x0, [sp, #16]
      54:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      58:	sub	x8, x29, #0x28
      5c:	stur	x0, [x29, #-40]
      60:	stur	x1, [x29, #-32]
      64:	mov	x0, x8
      68:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      6c:	tbnz	w0, #0, 74 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x74>
      70:	b	b0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xb0>
      74:	ldr	x0, [sp, #16]
      78:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      7c:	add	x8, sp, #0x48
      80:	str	x0, [sp, #72]
      84:	str	x1, [sp, #80]
      88:	mov	x0, x8
      8c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      90:	sub	x8, x29, #0x38
      94:	stur	x0, [x29, #-56]
      98:	stur	x1, [x29, #-48]
      9c:	mov	x0, x8
      a0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      a4:	mov	w9, #0x0                   	// #0
      a8:	str	w9, [sp, #12]
      ac:	tbnz	w0, #0, b8 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xb8>
      b0:	mov	w8, #0x1                   	// #1
      b4:	str	w8, [sp, #12]
      b8:	ldr	w8, [sp, #12]
      bc:	tbnz	w8, #0, c4 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xc4>
      c0:	b	c8 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xc8>
      c4:	b	e0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0xe0>
      c8:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      cc:	add	x0, x0, #0x0
      d0:	ldr	x1, [sp, #32]
      d4:	mov	w2, #0x1f                  	// #31
      d8:	ldr	x3, [sp, #24]
      dc:	bl	0 <__assert_fail>
      e0:	ldr	x8, [sp, #16]
      e4:	ldr	x9, [x8]
      e8:	cbz	x9, 1f8 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x1f8>
      ec:	ldr	x0, [sp, #16]
      f0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
      f4:	cbz	x0, 1f8 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x1f8>
      f8:	ldr	x0, [sp, #16]
      fc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     100:	add	x8, sp, #0x38
     104:	str	x0, [sp, #56]
     108:	str	x1, [sp, #64]
     10c:	mov	x0, x8
     110:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     114:	mov	w9, #0x0                   	// #0
     118:	str	w9, [sp, #8]
     11c:	tbnz	w0, #0, 124 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x124>
     120:	b	12c <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x12c>
     124:	mov	w8, #0x1                   	// #1
     128:	str	w8, [sp, #8]
     12c:	ldr	w8, [sp, #8]
     130:	tbnz	w8, #0, 138 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x138>
     134:	b	13c <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x13c>
     138:	b	154 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x154>
     13c:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     140:	add	x0, x0, #0x0
     144:	ldr	x1, [sp, #32]
     148:	mov	w2, #0x22                  	// #34
     14c:	ldr	x3, [sp, #24]
     150:	bl	0 <__assert_fail>
     154:	ldr	x0, [sp, #16]
     158:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     15c:	mov	w8, #0x0                   	// #0
     160:	cmp	w0, #0x3
     164:	str	w8, [sp, #4]
     168:	b.ne	174 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x174>  // b.any
     16c:	mov	w8, #0x1                   	// #1
     170:	str	w8, [sp, #4]
     174:	ldr	w8, [sp, #4]
     178:	tbnz	w8, #0, 180 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x180>
     17c:	b	184 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x184>
     180:	b	19c <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x19c>
     184:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     188:	add	x0, x0, #0x0
     18c:	ldr	x1, [sp, #32]
     190:	mov	w2, #0x23                  	// #35
     194:	ldr	x3, [sp, #24]
     198:	bl	0 <__assert_fail>
     19c:	ldr	x0, [sp, #16]
     1a0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     1a4:	add	x8, sp, #0x28
     1a8:	str	x0, [sp, #40]
     1ac:	str	x1, [sp, #48]
     1b0:	mov	x0, x8
     1b4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     1b8:	mov	w9, #0x0                   	// #0
     1bc:	cmp	w0, #0x3
     1c0:	str	w9, [sp]
     1c4:	b.eq	1d0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x1d0>  // b.none
     1c8:	mov	w8, #0x1                   	// #1
     1cc:	str	w8, [sp]
     1d0:	ldr	w8, [sp]
     1d4:	tbnz	w8, #0, 1dc <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x1dc>
     1d8:	b	1e0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x1e0>
     1dc:	b	1f8 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_+0x1f8>
     1e0:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     1e4:	add	x0, x0, #0x0
     1e8:	ldr	x1, [sp, #32]
     1ec:	mov	w2, #0x25                  	// #37
     1f0:	ldr	x3, [sp, #24]
     1f4:	bl	0 <__assert_fail>
     1f8:	ldp	x29, x30, [sp, #144]
     1fc:	add	sp, sp, #0xa0
     200:	ret

0000000000000204 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>:
     204:	sub	sp, sp, #0x80
     208:	stp	x29, x30, [sp, #112]
     20c:	add	x29, sp, #0x70
     210:	adrp	x8, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     214:	add	x8, x8, #0x0
     218:	stur	x0, [x29, #-8]
     21c:	stur	x1, [x29, #-16]
     220:	ldur	x9, [x29, #-8]
     224:	ldur	x0, [x29, #-16]
     228:	mov	x1, x8
     22c:	str	x9, [sp, #32]
     230:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     234:	ldr	x8, [sp, #32]
     238:	mov	x0, x8
     23c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     240:	subs	w10, w0, #0x0
     244:	mov	w8, w10
     248:	ubfx	x8, x8, #0, #32
     24c:	cmp	x8, #0xc
     250:	str	x8, [sp, #24]
     254:	b.hi	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>  // b.pmore
     258:	adrp	x8, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     25c:	add	x8, x8, #0x0
     260:	ldr	x11, [sp, #24]
     264:	ldrsw	x10, [x8, x11, lsl #2]
     268:	add	x9, x8, x10
     26c:	br	x9
     270:	ldur	x0, [x29, #-16]
     274:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     278:	add	x1, x1, #0x0
     27c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     280:	b	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
     284:	ldur	x0, [x29, #-16]
     288:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     28c:	add	x1, x1, #0x0
     290:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     294:	b	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
     298:	ldur	x0, [x29, #-16]
     29c:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2a0:	add	x1, x1, #0x0
     2a4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2a8:	b	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
     2ac:	ldur	x0, [x29, #-16]
     2b0:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2b4:	add	x1, x1, #0x0
     2b8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2bc:	b	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
     2c0:	ldur	x0, [x29, #-16]
     2c4:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2c8:	add	x1, x1, #0x0
     2cc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2d0:	b	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
     2d4:	ldur	x0, [x29, #-16]
     2d8:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2dc:	add	x1, x1, #0x0
     2e0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2e4:	b	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
     2e8:	ldur	x0, [x29, #-16]
     2ec:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2f0:	add	x1, x1, #0x0
     2f4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     2f8:	b	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
     2fc:	ldur	x0, [x29, #-16]
     300:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     304:	add	x1, x1, #0x0
     308:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     30c:	b	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
     310:	ldur	x0, [x29, #-16]
     314:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     318:	add	x1, x1, #0x0
     31c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     320:	b	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
     324:	ldur	x0, [x29, #-16]
     328:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     32c:	add	x1, x1, #0x0
     330:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     334:	b	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
     338:	ldur	x0, [x29, #-16]
     33c:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     340:	add	x1, x1, #0x0
     344:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     348:	b	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
     34c:	ldur	x0, [x29, #-16]
     350:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     354:	add	x1, x1, #0x0
     358:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     35c:	b	370 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x16c>
     360:	ldur	x0, [x29, #-16]
     364:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     368:	add	x1, x1, #0x0
     36c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     370:	ldr	x8, [sp, #32]
     374:	ldr	x9, [x8]
     378:	ldr	x9, [x9]
     37c:	cbz	x9, 404 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x200>
     380:	ldur	x0, [x29, #-16]
     384:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     388:	add	x1, x1, #0x0
     38c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     390:	ldr	x8, [sp, #32]
     394:	ldr	x9, [x8]
     398:	ldr	x9, [x9]
     39c:	stur	x9, [x29, #-24]
     3a0:	ldur	x8, [x29, #-24]
     3a4:	ldr	x8, [x8]
     3a8:	cbz	x8, 3f8 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x1f4>
     3ac:	ldur	x0, [x29, #-16]
     3b0:	mov	w1, #0x22                  	// #34
     3b4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     3b8:	ldur	x8, [x29, #-24]
     3bc:	ldr	x1, [x8]
     3c0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     3c4:	ldur	x8, [x29, #-24]
     3c8:	ldr	x8, [x8, #8]
     3cc:	adrp	x9, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     3d0:	add	x9, x9, #0x0
     3d4:	adrp	x10, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     3d8:	add	x10, x10, #0x0
     3dc:	cmp	x8, #0x0
     3e0:	csel	x1, x10, x9, eq  // eq = none
     3e4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     3e8:	ldur	x8, [x29, #-24]
     3ec:	add	x8, x8, #0x8
     3f0:	stur	x8, [x29, #-24]
     3f4:	b	3a0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x19c>
     3f8:	ldur	x0, [x29, #-16]
     3fc:	mov	w1, #0x5d                  	// #93
     400:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     404:	ldur	x0, [x29, #-16]
     408:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     40c:	add	x1, x1, #0x0
     410:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     414:	ldr	x8, [sp, #32]
     418:	str	x0, [sp, #16]
     41c:	mov	x0, x8
     420:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     424:	stur	x0, [x29, #-40]
     428:	stur	x1, [x29, #-32]
     42c:	ldur	x1, [x29, #-40]
     430:	ldur	x2, [x29, #-32]
     434:	ldr	x0, [sp, #16]
     438:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     43c:	mov	w1, #0x22                  	// #34
     440:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     444:	ldr	x8, [sp, #32]
     448:	mov	x0, x8
     44c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     450:	add	x8, sp, #0x38
     454:	str	x0, [sp, #56]
     458:	str	x1, [sp, #64]
     45c:	mov	x0, x8
     460:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     464:	tbnz	w0, #0, 46c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x268>
     468:	b	48c <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x288>
     46c:	ldur	x0, [x29, #-16]
     470:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     474:	add	x1, x1, #0x0
     478:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     47c:	ldur	x1, [x29, #-16]
     480:	add	x8, sp, #0x38
     484:	mov	x0, x8
     488:	bl	204 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
     48c:	ldr	x0, [sp, #32]
     490:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     494:	add	x8, sp, #0x28
     498:	str	x0, [sp, #40]
     49c:	str	x1, [sp, #48]
     4a0:	mov	x0, x8
     4a4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4a8:	tbnz	w0, #0, 4b0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x2ac>
     4ac:	b	4d0 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x2cc>
     4b0:	ldur	x0, [x29, #-16]
     4b4:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4b8:	add	x1, x1, #0x0
     4bc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4c0:	ldur	x1, [x29, #-16]
     4c4:	add	x8, sp, #0x28
     4c8:	mov	x0, x8
     4cc:	bl	204 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
     4d0:	ldr	x0, [sp, #32]
     4d4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4d8:	cmp	w0, #0xa
     4dc:	b.ne	514 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE+0x310>  // b.any
     4e0:	ldur	x0, [x29, #-16]
     4e4:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4e8:	add	x1, x1, #0x0
     4ec:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     4f0:	ldr	x8, [sp, #32]
     4f4:	str	x0, [sp, #8]
     4f8:	mov	x0, x8
     4fc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     500:	ldr	x1, [sp, #8]
     504:	str	w0, [sp, #4]
     508:	mov	x0, x1
     50c:	ldr	w1, [sp, #4]
     510:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     514:	ldur	x0, [x29, #-16]
     518:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     51c:	add	x1, x1, #0x0
     520:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     524:	ldp	x29, x30, [sp, #112]
     528:	add	sp, sp, #0x80
     52c:	ret

0000000000000530 <_ZNK4llvm3opt6Option4dumpEv>:
     530:	sub	sp, sp, #0x30
     534:	stp	x29, x30, [sp, #32]
     538:	add	x29, sp, #0x20
     53c:	stur	x0, [x29, #-8]
     540:	ldur	x0, [x29, #-8]
     544:	str	x0, [sp, #16]
     548:	bl	0 <_ZN4llvm4dbgsEv>
     54c:	ldr	x8, [sp, #16]
     550:	str	x0, [sp, #8]
     554:	mov	x0, x8
     558:	ldr	x1, [sp, #8]
     55c:	bl	204 <_ZNK4llvm3opt6Option5printERNS_11raw_ostreamE>
     560:	ldp	x29, x30, [sp, #32]
     564:	add	sp, sp, #0x30
     568:	ret

000000000000056c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>:
     56c:	sub	sp, sp, #0x70
     570:	stp	x29, x30, [sp, #96]
     574:	add	x29, sp, #0x60
     578:	sub	x8, x29, #0x20
     57c:	stur	w1, [x29, #-8]
     580:	stur	x0, [x29, #-16]
     584:	ldur	x9, [x29, #-16]
     588:	mov	x0, x9
     58c:	str	x8, [sp, #24]
     590:	str	x9, [sp, #16]
     594:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     598:	stur	x0, [x29, #-32]
     59c:	stur	x1, [x29, #-24]
     5a0:	ldr	x0, [sp, #24]
     5a4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     5a8:	tbnz	w0, #0, 5b0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x44>
     5ac:	b	5d4 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x68>
     5b0:	ldur	w8, [x29, #-8]
     5b4:	stur	w8, [x29, #-36]
     5b8:	ldur	w8, [x29, #-36]
     5bc:	mov	w1, w8
     5c0:	sub	x0, x29, #0x20
     5c4:	bl	56c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     5c8:	and	w8, w0, #0x1
     5cc:	sturb	w8, [x29, #-1]
     5d0:	b	65c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xf0>
     5d4:	ldr	x0, [sp, #16]
     5d8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     5dc:	sub	x8, x29, #0x8
     5e0:	str	w0, [sp, #12]
     5e4:	mov	x0, x8
     5e8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     5ec:	ldr	w9, [sp, #12]
     5f0:	cmp	w9, w0
     5f4:	b.ne	608 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0x9c>  // b.any
     5f8:	mov	w8, #0x1                   	// #1
     5fc:	and	w8, w8, #0x1
     600:	sturb	w8, [x29, #-1]
     604:	b	65c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xf0>
     608:	ldr	x0, [sp, #16]
     60c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     610:	add	x8, sp, #0x28
     614:	str	x0, [sp, #40]
     618:	str	x1, [sp, #48]
     61c:	mov	x0, x8
     620:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     624:	tbnz	w0, #0, 62c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xc0>
     628:	b	650 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xe4>
     62c:	ldur	w8, [x29, #-8]
     630:	str	w8, [sp, #36]
     634:	ldr	w8, [sp, #36]
     638:	mov	w1, w8
     63c:	add	x0, sp, #0x28
     640:	bl	56c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
     644:	and	w8, w0, #0x1
     648:	sturb	w8, [x29, #-1]
     64c:	b	65c <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE+0xf0>
     650:	mov	w8, wzr
     654:	and	w8, w8, #0x1
     658:	sturb	w8, [x29, #-1]
     65c:	ldurb	w8, [x29, #-1]
     660:	and	w0, w8, #0x1
     664:	ldp	x29, x30, [sp, #96]
     668:	add	sp, sp, #0x70
     66c:	ret

0000000000000670 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj>:
     670:	stp	x29, x30, [sp, #-32]!
     674:	str	x28, [sp, #16]
     678:	mov	x29, sp
     67c:	sub	sp, sp, #0x3a0
     680:	sub	x8, x29, #0x38
     684:	sub	x9, x29, #0x38
     688:	stur	x0, [x29, #-16]
     68c:	stur	x1, [x29, #-24]
     690:	stur	x2, [x29, #-32]
     694:	stur	w3, [x29, #-36]
     698:	ldur	x10, [x29, #-16]
     69c:	ldur	x11, [x29, #-24]
     6a0:	ldur	x12, [x29, #-32]
     6a4:	ldr	w1, [x12]
     6a8:	ldr	x12, [x11]
     6ac:	ldr	x12, [x12]
     6b0:	mov	x0, x11
     6b4:	str	x8, [sp, #376]
     6b8:	str	x9, [sp, #368]
     6bc:	str	x10, [sp, #360]
     6c0:	blr	x12
     6c4:	ldur	w13, [x29, #-36]
     6c8:	mov	w2, w13
     6cc:	ldr	x8, [sp, #368]
     6d0:	str	x0, [sp, #352]
     6d4:	mov	x0, x8
     6d8:	ldr	x1, [sp, #352]
     6dc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     6e0:	ldr	x0, [sp, #360]
     6e4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     6e8:	subs	w13, w0, #0x3
     6ec:	mov	w8, w13
     6f0:	ubfx	x8, x8, #0, #32
     6f4:	cmp	x8, #0x9
     6f8:	str	x8, [sp, #344]
     6fc:	b.hi	12dc <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc6c>  // b.pmore
     700:	adrp	x8, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     704:	add	x8, x8, #0x0
     708:	ldr	x11, [sp, #344]
     70c:	ldrsw	x10, [x8, x11, lsl #2]
     710:	add	x9, x8, x10
     714:	br	x9
     718:	ldur	w8, [x29, #-36]
     71c:	mov	w9, w8
     720:	ldur	x10, [x29, #-24]
     724:	ldur	x11, [x29, #-32]
     728:	ldr	w1, [x11]
     72c:	ldr	x11, [x10]
     730:	ldr	x11, [x11]
     734:	mov	x0, x10
     738:	str	x9, [sp, #336]
     73c:	blr	x11
     740:	bl	0 <strlen>
     744:	ldr	x9, [sp, #336]
     748:	cmp	x9, x0
     74c:	b.eq	75c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xec>  // b.none
     750:	mov	x8, xzr
     754:	stur	x8, [x29, #-8]
     758:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     75c:	mov	x0, #0x58                  	// #88
     760:	bl	0 <_Znwm>
     764:	ldr	x8, [sp, #360]
     768:	ldr	q0, [x8]
     76c:	stur	q0, [x29, #-80]
     770:	ldr	x9, [sp, #376]
     774:	ldr	q0, [x9]
     778:	stur	q0, [x29, #-96]
     77c:	ldur	x10, [x29, #-32]
     780:	ldr	w11, [x10]
     784:	add	w12, w11, #0x1
     788:	str	w12, [x10]
     78c:	ldur	x1, [x29, #-80]
     790:	ldur	x2, [x29, #-72]
     794:	ldur	x3, [x29, #-96]
     798:	ldur	x4, [x29, #-88]
     79c:	str	x0, [sp, #328]
     7a0:	mov	w5, w11
     7a4:	mov	x10, xzr
     7a8:	mov	x6, x10
     7ac:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
     7b0:	ldr	x8, [sp, #328]
     7b4:	stur	x8, [x29, #-8]
     7b8:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     7bc:	ldur	x8, [x29, #-24]
     7c0:	ldur	x9, [x29, #-32]
     7c4:	ldr	w1, [x9]
     7c8:	ldr	x9, [x8]
     7cc:	ldr	x9, [x9]
     7d0:	mov	x0, x8
     7d4:	blr	x9
     7d8:	ldur	w10, [x29, #-36]
     7dc:	mov	w8, w10
     7e0:	add	x8, x0, x8
     7e4:	stur	x8, [x29, #-104]
     7e8:	mov	x0, #0x58                  	// #88
     7ec:	bl	0 <_Znwm>
     7f0:	ldr	x8, [sp, #360]
     7f4:	ldr	q0, [x8]
     7f8:	stur	q0, [x29, #-128]
     7fc:	ldr	x9, [sp, #376]
     800:	ldr	q0, [x9]
     804:	stur	q0, [x29, #-144]
     808:	ldur	x11, [x29, #-32]
     80c:	ldr	w10, [x11]
     810:	add	w12, w10, #0x1
     814:	str	w12, [x11]
     818:	ldur	x6, [x29, #-104]
     81c:	ldur	x1, [x29, #-128]
     820:	ldur	x2, [x29, #-120]
     824:	ldur	x3, [x29, #-144]
     828:	ldur	x4, [x29, #-136]
     82c:	str	x0, [sp, #320]
     830:	mov	w5, w10
     834:	mov	x11, xzr
     838:	mov	x7, x11
     83c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     840:	ldr	x8, [sp, #320]
     844:	stur	x8, [x29, #-8]
     848:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     84c:	ldur	x8, [x29, #-24]
     850:	ldur	x9, [x29, #-32]
     854:	ldr	w1, [x9]
     858:	ldr	x9, [x8]
     85c:	ldr	x9, [x9]
     860:	mov	x0, x8
     864:	blr	x9
     868:	ldur	w10, [x29, #-36]
     86c:	mov	w8, w10
     870:	add	x8, x0, x8
     874:	stur	x8, [x29, #-152]
     878:	mov	x0, #0x58                  	// #88
     87c:	bl	0 <_Znwm>
     880:	ldr	x8, [sp, #360]
     884:	ldr	q0, [x8]
     888:	stur	q0, [x29, #-176]
     88c:	ldr	x9, [sp, #376]
     890:	ldr	q0, [x9]
     894:	stur	q0, [x29, #-192]
     898:	ldur	x11, [x29, #-32]
     89c:	ldr	w10, [x11]
     8a0:	add	w12, w10, #0x1
     8a4:	str	w12, [x11]
     8a8:	ldur	x1, [x29, #-176]
     8ac:	ldur	x2, [x29, #-168]
     8b0:	ldur	x3, [x29, #-192]
     8b4:	ldur	x4, [x29, #-184]
     8b8:	str	x0, [sp, #312]
     8bc:	mov	w5, w10
     8c0:	mov	x11, xzr
     8c4:	mov	x6, x11
     8c8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
     8cc:	ldr	x8, [sp, #312]
     8d0:	stur	x8, [x29, #-160]
     8d4:	ldur	x9, [x29, #-152]
     8d8:	stur	x9, [x29, #-200]
     8dc:	ldur	x8, [x29, #-152]
     8e0:	ldrb	w9, [x8]
     8e4:	sturb	w9, [x29, #-201]
     8e8:	ldurb	w9, [x29, #-201]
     8ec:	cbz	w9, 8fc <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x28c>
     8f0:	ldurb	w8, [x29, #-201]
     8f4:	cmp	w8, #0x2c
     8f8:	b.ne	98c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x31c>  // b.any
     8fc:	ldur	x8, [x29, #-200]
     900:	ldur	x9, [x29, #-152]
     904:	cmp	x8, x9
     908:	b.eq	974 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x304>  // b.none
     90c:	ldur	x8, [x29, #-152]
     910:	ldur	x9, [x29, #-200]
     914:	subs	x8, x8, x9
     918:	add	x0, x8, #0x1
     91c:	bl	0 <_Znam>
     920:	sub	x1, x29, #0xd8
     924:	stur	x0, [x29, #-216]
     928:	ldur	x0, [x29, #-216]
     92c:	ldur	x8, [x29, #-200]
     930:	ldur	x9, [x29, #-152]
     934:	ldur	x10, [x29, #-200]
     938:	subs	x2, x9, x10
     93c:	str	x1, [sp, #304]
     940:	mov	x1, x8
     944:	bl	0 <memcpy>
     948:	ldur	x8, [x29, #-216]
     94c:	ldur	x9, [x29, #-152]
     950:	ldur	x10, [x29, #-200]
     954:	subs	x9, x9, x10
     958:	add	x8, x8, x9
     95c:	mov	w11, #0x0                   	// #0
     960:	strb	w11, [x8]
     964:	ldur	x0, [x29, #-160]
     968:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     96c:	ldr	x1, [sp, #304]
     970:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     974:	ldurb	w8, [x29, #-201]
     978:	cbnz	w8, 980 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x310>
     97c:	b	99c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x32c>
     980:	ldur	x8, [x29, #-152]
     984:	add	x8, x8, #0x1
     988:	stur	x8, [x29, #-200]
     98c:	ldur	x8, [x29, #-152]
     990:	add	x8, x8, #0x1
     994:	stur	x8, [x29, #-152]
     998:	b	8dc <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x26c>
     99c:	ldur	x0, [x29, #-160]
     9a0:	mov	w8, #0x1                   	// #1
     9a4:	and	w1, w8, #0x1
     9a8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     9ac:	ldur	x9, [x29, #-160]
     9b0:	stur	x9, [x29, #-8]
     9b4:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     9b8:	ldur	w8, [x29, #-36]
     9bc:	mov	w9, w8
     9c0:	ldur	x10, [x29, #-24]
     9c4:	ldur	x11, [x29, #-32]
     9c8:	ldr	w1, [x11]
     9cc:	ldr	x11, [x10]
     9d0:	ldr	x11, [x11]
     9d4:	mov	x0, x10
     9d8:	str	x9, [sp, #296]
     9dc:	blr	x11
     9e0:	bl	0 <strlen>
     9e4:	ldr	x9, [sp, #296]
     9e8:	cmp	x9, x0
     9ec:	b.eq	9fc <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x38c>  // b.none
     9f0:	mov	x8, xzr
     9f4:	stur	x8, [x29, #-8]
     9f8:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     9fc:	ldur	x8, [x29, #-32]
     a00:	ldr	w9, [x8]
     a04:	add	w9, w9, #0x2
     a08:	str	w9, [x8]
     a0c:	ldur	x8, [x29, #-32]
     a10:	ldr	w9, [x8]
     a14:	ldur	x8, [x29, #-24]
     a18:	ldr	x10, [x8]
     a1c:	ldr	x10, [x10, #8]
     a20:	mov	x0, x8
     a24:	str	w9, [sp, #292]
     a28:	blr	x10
     a2c:	ldr	w9, [sp, #292]
     a30:	cmp	w9, w0
     a34:	b.hi	a5c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x3ec>  // b.pmore
     a38:	ldur	x8, [x29, #-24]
     a3c:	ldur	x9, [x29, #-32]
     a40:	ldr	w10, [x9]
     a44:	subs	w1, w10, #0x1
     a48:	ldr	x9, [x8]
     a4c:	ldr	x9, [x9]
     a50:	mov	x0, x8
     a54:	blr	x9
     a58:	cbnz	x0, a68 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x3f8>
     a5c:	mov	x8, xzr
     a60:	stur	x8, [x29, #-8]
     a64:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     a68:	mov	x0, #0x58                  	// #88
     a6c:	bl	0 <_Znwm>
     a70:	ldr	x8, [sp, #360]
     a74:	ldr	q0, [x8]
     a78:	stur	q0, [x29, #-240]
     a7c:	ldr	x9, [sp, #376]
     a80:	ldr	q0, [x9]
     a84:	stur	q0, [x29, #-256]
     a88:	ldur	x10, [x29, #-32]
     a8c:	ldr	w11, [x10]
     a90:	subs	w5, w11, #0x2
     a94:	ldur	x10, [x29, #-24]
     a98:	ldur	x12, [x29, #-32]
     a9c:	ldr	w11, [x12]
     aa0:	subs	w1, w11, #0x1
     aa4:	ldr	x12, [x10]
     aa8:	ldr	x12, [x12]
     aac:	str	x0, [sp, #280]
     ab0:	mov	x0, x10
     ab4:	str	w5, [sp, #276]
     ab8:	blr	x12
     abc:	ldur	x1, [x29, #-240]
     ac0:	ldur	x2, [x29, #-232]
     ac4:	ldur	x3, [x29, #-256]
     ac8:	ldur	x4, [x29, #-248]
     acc:	ldr	x8, [sp, #280]
     ad0:	str	x0, [sp, #264]
     ad4:	mov	x0, x8
     ad8:	ldr	w5, [sp, #276]
     adc:	ldr	x6, [sp, #264]
     ae0:	mov	x9, xzr
     ae4:	mov	x7, x9
     ae8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     aec:	ldr	x8, [sp, #280]
     af0:	stur	x8, [x29, #-8]
     af4:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     af8:	ldur	w8, [x29, #-36]
     afc:	mov	w9, w8
     b00:	ldur	x10, [x29, #-24]
     b04:	ldur	x11, [x29, #-32]
     b08:	ldr	w1, [x11]
     b0c:	ldr	x11, [x10]
     b10:	ldr	x11, [x11]
     b14:	mov	x0, x10
     b18:	str	x9, [sp, #256]
     b1c:	blr	x11
     b20:	bl	0 <strlen>
     b24:	ldr	x9, [sp, #256]
     b28:	cmp	x9, x0
     b2c:	b.eq	b3c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x4cc>  // b.none
     b30:	mov	x8, xzr
     b34:	stur	x8, [x29, #-8]
     b38:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     b3c:	ldr	x0, [sp, #360]
     b40:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     b44:	add	w8, w0, #0x1
     b48:	ldur	x9, [x29, #-32]
     b4c:	ldr	w10, [x9]
     b50:	add	w8, w10, w8
     b54:	str	w8, [x9]
     b58:	ldur	x9, [x29, #-32]
     b5c:	ldr	w8, [x9]
     b60:	ldur	x9, [x29, #-24]
     b64:	ldr	x11, [x9]
     b68:	ldr	x11, [x11, #8]
     b6c:	mov	x0, x9
     b70:	str	w8, [sp, #252]
     b74:	blr	x11
     b78:	ldr	w8, [sp, #252]
     b7c:	cmp	w8, w0
     b80:	b.ls	b90 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x520>  // b.plast
     b84:	mov	x8, xzr
     b88:	stur	x8, [x29, #-8]
     b8c:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     b90:	mov	x0, #0x58                  	// #88
     b94:	bl	0 <_Znwm>
     b98:	ldr	x8, [sp, #360]
     b9c:	ldr	q0, [x8]
     ba0:	str	q0, [sp, #640]
     ba4:	ldr	x9, [sp, #376]
     ba8:	ldr	q0, [x9]
     bac:	str	q0, [sp, #624]
     bb0:	ldur	x10, [x29, #-32]
     bb4:	ldr	w11, [x10]
     bb8:	mov	w12, #0x1                   	// #1
     bbc:	subs	w11, w11, #0x1
     bc0:	str	x0, [sp, #240]
     bc4:	mov	x0, x8
     bc8:	str	w12, [sp, #236]
     bcc:	str	w11, [sp, #232]
     bd0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     bd4:	ldr	w11, [sp, #232]
     bd8:	subs	w5, w11, w0
     bdc:	ldur	x8, [x29, #-24]
     be0:	ldur	x9, [x29, #-32]
     be4:	ldr	w12, [x9]
     be8:	ldr	x0, [sp, #360]
     bec:	str	w5, [sp, #228]
     bf0:	str	x8, [sp, #216]
     bf4:	str	w12, [sp, #212]
     bf8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     bfc:	ldr	w11, [sp, #212]
     c00:	subs	w1, w11, w0
     c04:	ldr	x8, [sp, #216]
     c08:	ldr	x9, [x8]
     c0c:	ldr	x9, [x9]
     c10:	mov	x0, x8
     c14:	blr	x9
     c18:	ldr	x1, [sp, #640]
     c1c:	ldr	x2, [sp, #648]
     c20:	ldr	x3, [sp, #624]
     c24:	ldr	x4, [sp, #632]
     c28:	ldr	x8, [sp, #240]
     c2c:	str	x0, [sp, #200]
     c30:	mov	x0, x8
     c34:	ldr	w5, [sp, #228]
     c38:	ldr	x6, [sp, #200]
     c3c:	mov	x9, xzr
     c40:	mov	x7, x9
     c44:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     c48:	ldr	x8, [sp, #240]
     c4c:	str	x8, [sp, #664]
     c50:	ldr	w11, [sp, #236]
     c54:	str	w11, [sp, #620]
     c58:	ldr	w8, [sp, #620]
     c5c:	ldr	x0, [sp, #360]
     c60:	str	w8, [sp, #196]
     c64:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     c68:	ldr	w8, [sp, #196]
     c6c:	cmp	w8, w0
     c70:	b.eq	ce4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x674>  // b.none
     c74:	ldr	x0, [sp, #664]
     c78:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     c7c:	ldur	x8, [x29, #-24]
     c80:	ldur	x9, [x29, #-32]
     c84:	ldr	w10, [x9]
     c88:	ldr	x9, [sp, #360]
     c8c:	str	x0, [sp, #184]
     c90:	mov	x0, x9
     c94:	str	x8, [sp, #176]
     c98:	str	w10, [sp, #172]
     c9c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     ca0:	ldr	w10, [sp, #172]
     ca4:	subs	w11, w10, w0
     ca8:	ldr	w12, [sp, #620]
     cac:	add	w1, w11, w12
     cb0:	ldr	x8, [sp, #176]
     cb4:	ldr	x9, [x8]
     cb8:	ldr	x9, [x9]
     cbc:	mov	x0, x8
     cc0:	blr	x9
     cc4:	add	x1, sp, #0x260
     cc8:	str	x0, [sp, #608]
     ccc:	ldr	x0, [sp, #184]
     cd0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     cd4:	ldr	w8, [sp, #620]
     cd8:	add	w8, w8, #0x1
     cdc:	str	w8, [sp, #620]
     ce0:	b	c58 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x5e8>
     ce4:	ldr	x8, [sp, #664]
     ce8:	stur	x8, [x29, #-8]
     cec:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     cf0:	ldur	w8, [x29, #-36]
     cf4:	mov	w9, w8
     cf8:	ldur	x10, [x29, #-24]
     cfc:	ldur	x11, [x29, #-32]
     d00:	ldr	w1, [x11]
     d04:	ldr	x11, [x10]
     d08:	ldr	x11, [x11]
     d0c:	mov	x0, x10
     d10:	str	x9, [sp, #160]
     d14:	blr	x11
     d18:	bl	0 <strlen>
     d1c:	ldr	x9, [sp, #160]
     d20:	cmp	x9, x0
     d24:	b.eq	db8 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x748>  // b.none
     d28:	ldur	x8, [x29, #-24]
     d2c:	ldur	x9, [x29, #-32]
     d30:	ldr	w1, [x9]
     d34:	ldr	x9, [x8]
     d38:	ldr	x9, [x9]
     d3c:	mov	x0, x8
     d40:	blr	x9
     d44:	ldur	w10, [x29, #-36]
     d48:	mov	w8, w10
     d4c:	add	x8, x0, x8
     d50:	str	x8, [sp, #600]
     d54:	mov	x0, #0x58                  	// #88
     d58:	bl	0 <_Znwm>
     d5c:	ldr	x8, [sp, #360]
     d60:	ldr	q0, [x8]
     d64:	str	q0, [sp, #576]
     d68:	ldr	x9, [sp, #376]
     d6c:	ldr	q0, [x9]
     d70:	str	q0, [sp, #560]
     d74:	ldur	x11, [x29, #-32]
     d78:	ldr	w10, [x11]
     d7c:	add	w12, w10, #0x1
     d80:	str	w12, [x11]
     d84:	ldr	x6, [sp, #600]
     d88:	ldr	x1, [sp, #576]
     d8c:	ldr	x2, [sp, #584]
     d90:	ldr	x3, [sp, #560]
     d94:	ldr	x4, [sp, #568]
     d98:	str	x0, [sp, #152]
     d9c:	mov	w5, w10
     da0:	mov	x11, xzr
     da4:	mov	x7, x11
     da8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     dac:	ldr	x8, [sp, #152]
     db0:	stur	x8, [x29, #-8]
     db4:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     db8:	ldur	x8, [x29, #-32]
     dbc:	ldr	w9, [x8]
     dc0:	add	w9, w9, #0x2
     dc4:	str	w9, [x8]
     dc8:	ldur	x8, [x29, #-32]
     dcc:	ldr	w9, [x8]
     dd0:	ldur	x8, [x29, #-24]
     dd4:	ldr	x10, [x8]
     dd8:	ldr	x10, [x10, #8]
     ddc:	mov	x0, x8
     de0:	str	w9, [sp, #148]
     de4:	blr	x10
     de8:	ldr	w9, [sp, #148]
     dec:	cmp	w9, w0
     df0:	b.hi	e18 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x7a8>  // b.pmore
     df4:	ldur	x8, [x29, #-24]
     df8:	ldur	x9, [x29, #-32]
     dfc:	ldr	w10, [x9]
     e00:	subs	w1, w10, #0x1
     e04:	ldr	x9, [x8]
     e08:	ldr	x9, [x9]
     e0c:	mov	x0, x8
     e10:	blr	x9
     e14:	cbnz	x0, e24 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x7b4>
     e18:	mov	x8, xzr
     e1c:	stur	x8, [x29, #-8]
     e20:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     e24:	mov	x0, #0x58                  	// #88
     e28:	bl	0 <_Znwm>
     e2c:	ldr	x8, [sp, #360]
     e30:	ldr	q0, [x8]
     e34:	str	q0, [sp, #544]
     e38:	ldr	x9, [sp, #376]
     e3c:	ldr	q0, [x9]
     e40:	str	q0, [sp, #528]
     e44:	ldur	x10, [x29, #-32]
     e48:	ldr	w11, [x10]
     e4c:	subs	w5, w11, #0x2
     e50:	ldur	x10, [x29, #-24]
     e54:	ldur	x12, [x29, #-32]
     e58:	ldr	w11, [x12]
     e5c:	subs	w1, w11, #0x1
     e60:	ldr	x12, [x10]
     e64:	ldr	x12, [x12]
     e68:	str	x0, [sp, #136]
     e6c:	mov	x0, x10
     e70:	str	w5, [sp, #132]
     e74:	blr	x12
     e78:	ldr	x1, [sp, #544]
     e7c:	ldr	x2, [sp, #552]
     e80:	ldr	x3, [sp, #528]
     e84:	ldr	x4, [sp, #536]
     e88:	ldr	x8, [sp, #136]
     e8c:	str	x0, [sp, #120]
     e90:	mov	x0, x8
     e94:	ldr	w5, [sp, #132]
     e98:	ldr	x6, [sp, #120]
     e9c:	mov	x9, xzr
     ea0:	mov	x7, x9
     ea4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
     ea8:	ldr	x8, [sp, #136]
     eac:	stur	x8, [x29, #-8]
     eb0:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     eb4:	ldur	x8, [x29, #-32]
     eb8:	ldr	w9, [x8]
     ebc:	add	w9, w9, #0x2
     ec0:	str	w9, [x8]
     ec4:	ldur	x8, [x29, #-32]
     ec8:	ldr	w9, [x8]
     ecc:	ldur	x8, [x29, #-24]
     ed0:	ldr	x10, [x8]
     ed4:	ldr	x10, [x10, #8]
     ed8:	mov	x0, x8
     edc:	str	w9, [sp, #116]
     ee0:	blr	x10
     ee4:	ldr	w9, [sp, #116]
     ee8:	cmp	w9, w0
     eec:	b.hi	f14 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x8a4>  // b.pmore
     ef0:	ldur	x8, [x29, #-24]
     ef4:	ldur	x9, [x29, #-32]
     ef8:	ldr	w10, [x9]
     efc:	subs	w1, w10, #0x1
     f00:	ldr	x9, [x8]
     f04:	ldr	x9, [x9]
     f08:	mov	x0, x8
     f0c:	blr	x9
     f10:	cbnz	x0, f20 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x8b0>
     f14:	mov	x8, xzr
     f18:	stur	x8, [x29, #-8]
     f1c:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     f20:	mov	x0, #0x58                  	// #88
     f24:	bl	0 <_Znwm>
     f28:	ldr	x8, [sp, #360]
     f2c:	ldr	q0, [x8]
     f30:	str	q0, [sp, #512]
     f34:	ldr	x9, [sp, #376]
     f38:	ldr	q0, [x9]
     f3c:	str	q0, [sp, #496]
     f40:	ldur	x10, [x29, #-32]
     f44:	ldr	w11, [x10]
     f48:	subs	w5, w11, #0x2
     f4c:	ldur	x10, [x29, #-24]
     f50:	ldur	x12, [x29, #-32]
     f54:	ldr	w11, [x12]
     f58:	subs	w1, w11, #0x2
     f5c:	ldr	x12, [x10]
     f60:	ldr	x12, [x12]
     f64:	str	x0, [sp, #104]
     f68:	mov	x0, x10
     f6c:	str	w5, [sp, #100]
     f70:	blr	x12
     f74:	ldur	w11, [x29, #-36]
     f78:	mov	w8, w11
     f7c:	add	x6, x0, x8
     f80:	ldur	x8, [x29, #-24]
     f84:	ldur	x9, [x29, #-32]
     f88:	ldr	w11, [x9]
     f8c:	subs	w1, w11, #0x1
     f90:	ldr	x9, [x8]
     f94:	ldr	x9, [x9]
     f98:	mov	x0, x8
     f9c:	str	x6, [sp, #88]
     fa0:	blr	x9
     fa4:	ldr	x1, [sp, #512]
     fa8:	ldr	x2, [sp, #520]
     fac:	ldr	x3, [sp, #496]
     fb0:	ldr	x4, [sp, #504]
     fb4:	ldr	x8, [sp, #104]
     fb8:	str	x0, [sp, #80]
     fbc:	mov	x0, x8
     fc0:	ldr	w5, [sp, #100]
     fc4:	ldr	x6, [sp, #88]
     fc8:	ldr	x7, [sp, #80]
     fcc:	mov	x9, sp
     fd0:	mov	x10, xzr
     fd4:	str	x10, [x9]
     fd8:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcS5_PKS1_>
     fdc:	ldr	x8, [sp, #104]
     fe0:	stur	x8, [x29, #-8]
     fe4:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
     fe8:	ldur	w8, [x29, #-36]
     fec:	mov	w9, w8
     ff0:	ldur	x10, [x29, #-24]
     ff4:	ldur	x11, [x29, #-32]
     ff8:	ldr	w1, [x11]
     ffc:	ldr	x11, [x10]
    1000:	ldr	x11, [x11]
    1004:	mov	x0, x10
    1008:	str	x9, [sp, #72]
    100c:	blr	x11
    1010:	bl	0 <strlen>
    1014:	ldr	x9, [sp, #72]
    1018:	cmp	x9, x0
    101c:	b.eq	102c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0x9bc>  // b.none
    1020:	mov	x8, xzr
    1024:	stur	x8, [x29, #-8]
    1028:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
    102c:	mov	x0, #0x58                  	// #88
    1030:	bl	0 <_Znwm>
    1034:	ldr	x8, [sp, #360]
    1038:	ldr	q0, [x8]
    103c:	str	q0, [sp, #464]
    1040:	ldr	x9, [sp, #376]
    1044:	ldr	q0, [x9]
    1048:	str	q0, [sp, #448]
    104c:	ldur	x10, [x29, #-32]
    1050:	ldr	w11, [x10]
    1054:	add	w12, w11, #0x1
    1058:	str	w12, [x10]
    105c:	ldr	x1, [sp, #464]
    1060:	ldr	x2, [sp, #472]
    1064:	ldr	x3, [sp, #448]
    1068:	ldr	x4, [sp, #456]
    106c:	str	x0, [sp, #64]
    1070:	mov	w5, w11
    1074:	mov	x10, xzr
    1078:	mov	x6, x10
    107c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    1080:	ldr	x8, [sp, #64]
    1084:	str	x8, [sp, #488]
    1088:	ldur	x8, [x29, #-32]
    108c:	ldr	w9, [x8]
    1090:	ldur	x8, [x29, #-24]
    1094:	ldr	x10, [x8]
    1098:	ldr	x10, [x10, #8]
    109c:	mov	x0, x8
    10a0:	str	w9, [sp, #60]
    10a4:	blr	x10
    10a8:	mov	w9, #0x0                   	// #0
    10ac:	ldr	w11, [sp, #60]
    10b0:	cmp	w11, w0
    10b4:	str	w9, [sp, #56]
    10b8:	b.cs	10e4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xa74>  // b.hs, b.nlast
    10bc:	ldur	x8, [x29, #-24]
    10c0:	ldur	x9, [x29, #-32]
    10c4:	ldr	w1, [x9]
    10c8:	ldr	x9, [x8]
    10cc:	ldr	x9, [x9]
    10d0:	mov	x0, x8
    10d4:	blr	x9
    10d8:	cmp	x0, #0x0
    10dc:	cset	w10, ne  // ne = any
    10e0:	str	w10, [sp, #56]
    10e4:	ldr	w8, [sp, #56]
    10e8:	tbnz	w8, #0, 10f0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xa80>
    10ec:	b	1138 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xac8>
    10f0:	ldr	x0, [sp, #488]
    10f4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    10f8:	ldur	x8, [x29, #-24]
    10fc:	ldur	x9, [x29, #-32]
    1100:	ldr	w10, [x9]
    1104:	add	w11, w10, #0x1
    1108:	str	w11, [x9]
    110c:	ldr	x9, [x8]
    1110:	ldr	x9, [x9]
    1114:	str	x0, [sp, #48]
    1118:	mov	x0, x8
    111c:	mov	w1, w10
    1120:	blr	x9
    1124:	add	x1, sp, #0x1b8
    1128:	str	x0, [sp, #440]
    112c:	ldr	x0, [sp, #48]
    1130:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1134:	b	1088 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xa18>
    1138:	ldr	x8, [sp, #488]
    113c:	stur	x8, [x29, #-8]
    1140:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
    1144:	mov	x0, #0x58                  	// #88
    1148:	bl	0 <_Znwm>
    114c:	ldr	x8, [sp, #360]
    1150:	ldr	q0, [x8]
    1154:	str	q0, [sp, #416]
    1158:	ldr	x9, [sp, #376]
    115c:	ldr	q0, [x9]
    1160:	str	q0, [sp, #400]
    1164:	ldur	x10, [x29, #-32]
    1168:	ldr	w5, [x10]
    116c:	ldr	x1, [sp, #416]
    1170:	ldr	x2, [sp, #424]
    1174:	ldr	x3, [sp, #400]
    1178:	ldr	x4, [sp, #408]
    117c:	str	x0, [sp, #40]
    1180:	mov	x10, xzr
    1184:	mov	x6, x10
    1188:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    118c:	ldr	x8, [sp, #40]
    1190:	str	x8, [sp, #432]
    1194:	ldur	w11, [x29, #-36]
    1198:	mov	w9, w11
    119c:	ldur	x10, [x29, #-24]
    11a0:	ldur	x12, [x29, #-32]
    11a4:	ldr	w1, [x12]
    11a8:	ldr	x12, [x10]
    11ac:	ldr	x12, [x12]
    11b0:	mov	x0, x10
    11b4:	str	x9, [sp, #32]
    11b8:	blr	x12
    11bc:	bl	0 <strlen>
    11c0:	ldr	x8, [sp, #32]
    11c4:	cmp	x8, x0
    11c8:	b.eq	1210 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xba0>  // b.none
    11cc:	ldr	x0, [sp, #432]
    11d0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    11d4:	ldur	x8, [x29, #-24]
    11d8:	ldur	x9, [x29, #-32]
    11dc:	ldr	w1, [x9]
    11e0:	ldr	x9, [x8]
    11e4:	ldr	x9, [x9]
    11e8:	str	x0, [sp, #24]
    11ec:	mov	x0, x8
    11f0:	blr	x9
    11f4:	ldur	w10, [x29, #-36]
    11f8:	mov	w8, w10
    11fc:	add	x8, x0, x8
    1200:	add	x1, sp, #0x188
    1204:	str	x8, [sp, #392]
    1208:	ldr	x0, [sp, #24]
    120c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1210:	ldur	x8, [x29, #-32]
    1214:	ldr	w9, [x8]
    1218:	add	w9, w9, #0x1
    121c:	str	w9, [x8]
    1220:	ldur	x8, [x29, #-32]
    1224:	ldr	w9, [x8]
    1228:	ldur	x8, [x29, #-24]
    122c:	ldr	x10, [x8]
    1230:	ldr	x10, [x10, #8]
    1234:	mov	x0, x8
    1238:	str	w9, [sp, #20]
    123c:	blr	x10
    1240:	mov	w9, #0x0                   	// #0
    1244:	ldr	w11, [sp, #20]
    1248:	cmp	w11, w0
    124c:	str	w9, [sp, #16]
    1250:	b.cs	127c <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc0c>  // b.hs, b.nlast
    1254:	ldur	x8, [x29, #-24]
    1258:	ldur	x9, [x29, #-32]
    125c:	ldr	w1, [x9]
    1260:	ldr	x9, [x8]
    1264:	ldr	x9, [x9]
    1268:	mov	x0, x8
    126c:	blr	x9
    1270:	cmp	x0, #0x0
    1274:	cset	w10, ne  // ne = any
    1278:	str	w10, [sp, #16]
    127c:	ldr	w8, [sp, #16]
    1280:	tbnz	w8, #0, 1288 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc18>
    1284:	b	12d0 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc60>
    1288:	ldr	x0, [sp, #432]
    128c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1290:	ldur	x8, [x29, #-24]
    1294:	ldur	x9, [x29, #-32]
    1298:	ldr	w10, [x9]
    129c:	add	w11, w10, #0x1
    12a0:	str	w11, [x9]
    12a4:	ldr	x9, [x8]
    12a8:	ldr	x9, [x9]
    12ac:	str	x0, [sp, #8]
    12b0:	mov	x0, x8
    12b4:	mov	w1, w10
    12b8:	blr	x9
    12bc:	add	x1, sp, #0x180
    12c0:	str	x0, [sp, #384]
    12c4:	ldr	x0, [sp, #8]
    12c8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    12cc:	b	1220 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xbb0>
    12d0:	ldr	x8, [sp, #432]
    12d4:	stur	x8, [x29, #-8]
    12d8:	b	12f4 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj+0xc84>
    12dc:	adrp	x0, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    12e0:	add	x0, x0, #0x0
    12e4:	adrp	x1, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    12e8:	add	x1, x1, #0x0
    12ec:	mov	w2, #0xe5                  	// #229
    12f0:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    12f4:	ldur	x0, [x29, #-8]
    12f8:	add	sp, sp, #0x3a0
    12fc:	ldr	x28, [sp, #16]
    1300:	ldp	x29, x30, [sp], #32
    1304:	ret

0000000000001308 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj>:
    1308:	sub	sp, sp, #0x1c0
    130c:	stp	x29, x30, [sp, #416]
    1310:	str	x28, [sp, #432]
    1314:	add	x29, sp, #0x1a0
    1318:	sub	x8, x29, #0x30
    131c:	stur	x0, [x29, #-16]
    1320:	stur	x1, [x29, #-24]
    1324:	stur	x2, [x29, #-32]
    1328:	stur	w3, [x29, #-36]
    132c:	ldur	x9, [x29, #-16]
    1330:	ldur	x1, [x29, #-24]
    1334:	ldur	x2, [x29, #-32]
    1338:	ldur	w3, [x29, #-36]
    133c:	mov	x0, x9
    1340:	str	x8, [sp, #136]
    1344:	str	x9, [sp, #128]
    1348:	bl	670 <_ZNK4llvm3opt6Option14acceptInternalERKNS0_7ArgListERjj>
    134c:	ldr	x8, [sp, #136]
    1350:	str	x0, [sp, #120]
    1354:	mov	x0, x8
    1358:	ldr	x1, [sp, #120]
    135c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1360:	ldr	x0, [sp, #136]
    1364:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1368:	tbnz	w0, #0, 1380 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x78>
    136c:	mov	x8, xzr
    1370:	stur	x8, [x29, #-8]
    1374:	mov	w9, #0x1                   	// #1
    1378:	stur	w9, [x29, #-52]
    137c:	b	162c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x324>
    1380:	ldr	x0, [sp, #128]
    1384:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1388:	sub	x8, x29, #0x50
    138c:	stur	x0, [x29, #-80]
    1390:	stur	x1, [x29, #-72]
    1394:	stur	x8, [x29, #-64]
    1398:	ldr	x0, [sp, #128]
    139c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    13a0:	ldur	x8, [x29, #-64]
    13a4:	str	w0, [sp, #116]
    13a8:	mov	x0, x8
    13ac:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    13b0:	ldr	w9, [sp, #116]
    13b4:	cmp	w9, w0
    13b8:	b.ne	13d4 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0xcc>  // b.any
    13bc:	sub	x0, x29, #0x30
    13c0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    13c4:	stur	x0, [x29, #-8]
    13c8:	mov	w8, #0x1                   	// #1
    13cc:	stur	w8, [x29, #-52]
    13d0:	b	162c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x324>
    13d4:	ldur	x0, [x29, #-24]
    13d8:	ldur	x8, [x29, #-64]
    13dc:	str	x0, [sp, #104]
    13e0:	mov	x0, x8
    13e4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    13e8:	sub	x8, x29, #0xa0
    13ec:	stur	x0, [x29, #-160]
    13f0:	stur	x1, [x29, #-152]
    13f4:	sub	x9, x29, #0x90
    13f8:	mov	x0, x9
    13fc:	mov	x1, x8
    1400:	str	x9, [sp, #96]
    1404:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1408:	ldur	x0, [x29, #-64]
    140c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1410:	sub	x8, x29, #0xc8
    1414:	stur	x0, [x29, #-200]
    1418:	stur	x1, [x29, #-192]
    141c:	sub	x9, x29, #0xb8
    1420:	mov	x0, x9
    1424:	mov	x1, x8
    1428:	str	x9, [sp, #88]
    142c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1430:	sub	x8, x29, #0x78
    1434:	str	x8, [sp, #80]
    1438:	ldr	x0, [sp, #96]
    143c:	ldr	x1, [sp, #88]
    1440:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1444:	ldr	x0, [sp, #104]
    1448:	ldr	x1, [sp, #80]
    144c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1450:	sub	x8, x29, #0x60
    1454:	str	x0, [sp, #72]
    1458:	mov	x0, x8
    145c:	ldr	x1, [sp, #72]
    1460:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1464:	mov	x0, #0x58                  	// #88
    1468:	bl	0 <_Znwm>
    146c:	ldur	x8, [x29, #-64]
    1470:	ldr	q0, [x8]
    1474:	str	q0, [sp, #192]
    1478:	ldur	q0, [x29, #-96]
    147c:	str	q0, [sp, #176]
    1480:	sub	x8, x29, #0x30
    1484:	str	x0, [sp, #64]
    1488:	mov	x0, x8
    148c:	str	x8, [sp, #56]
    1490:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1494:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1498:	ldr	x1, [sp, #192]
    149c:	ldr	x2, [sp, #200]
    14a0:	ldr	x3, [sp, #176]
    14a4:	ldr	x4, [sp, #184]
    14a8:	ldr	x8, [sp, #64]
    14ac:	str	w0, [sp, #52]
    14b0:	mov	x0, x8
    14b4:	ldr	w5, [sp, #52]
    14b8:	mov	x9, xzr
    14bc:	mov	x6, x9
    14c0:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKS1_>
    14c4:	ldr	x8, [sp, #64]
    14c8:	str	x8, [sp, #208]
    14cc:	ldr	x0, [sp, #56]
    14d0:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    14d4:	str	x0, [sp, #168]
    14d8:	ldr	x0, [sp, #208]
    14dc:	ldr	x8, [sp, #56]
    14e0:	str	x0, [sp, #40]
    14e4:	mov	x0, x8
    14e8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    14ec:	add	x8, sp, #0xa0
    14f0:	str	x0, [sp, #32]
    14f4:	mov	x0, x8
    14f8:	ldr	x1, [sp, #32]
    14fc:	str	x8, [sp, #24]
    1500:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1504:	ldr	x0, [sp, #40]
    1508:	ldr	x1, [sp, #24]
    150c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1510:	ldr	x0, [sp, #24]
    1514:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1518:	ldr	x0, [sp, #128]
    151c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1520:	cmp	w0, #0x3
    1524:	b.eq	1598 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x290>  // b.none
    1528:	ldr	x0, [sp, #168]
    152c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1530:	ldr	x8, [sp, #208]
    1534:	str	x0, [sp, #16]
    1538:	mov	x0, x8
    153c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1540:	ldr	x1, [sp, #16]
    1544:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1548:	ldr	x8, [sp, #208]
    154c:	ldr	x9, [sp, #168]
    1550:	mov	x0, x9
    1554:	str	x8, [sp, #8]
    1558:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    155c:	ldr	x8, [sp, #8]
    1560:	str	w0, [sp, #4]
    1564:	mov	x0, x8
    1568:	ldr	w2, [sp, #4]
    156c:	and	w1, w2, #0x1
    1570:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1574:	ldr	x0, [sp, #168]
    1578:	mov	w10, wzr
    157c:	and	w1, w10, #0x1
    1580:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1584:	ldr	x8, [sp, #208]
    1588:	stur	x8, [x29, #-8]
    158c:	mov	w10, #0x1                   	// #1
    1590:	stur	w10, [x29, #-52]
    1594:	b	162c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x324>
    1598:	ldr	x0, [sp, #128]
    159c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    15a0:	str	x0, [sp, #152]
    15a4:	ldr	x8, [sp, #152]
    15a8:	cbz	x8, 15e4 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x2dc>
    15ac:	ldr	x8, [sp, #152]
    15b0:	ldrb	w9, [x8]
    15b4:	cbz	w9, 15e4 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x2dc>
    15b8:	ldr	x0, [sp, #208]
    15bc:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    15c0:	add	x1, sp, #0x98
    15c4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    15c8:	ldr	x0, [sp, #152]
    15cc:	bl	0 <strlen>
    15d0:	add	x8, x0, #0x1
    15d4:	ldr	x9, [sp, #152]
    15d8:	add	x8, x9, x8
    15dc:	str	x8, [sp, #152]
    15e0:	b	15ac <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x2a4>
    15e4:	ldur	x0, [x29, #-64]
    15e8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    15ec:	cmp	w0, #0x4
    15f0:	b.ne	161c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x314>  // b.any
    15f4:	ldr	x0, [sp, #128]
    15f8:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    15fc:	cbnz	x0, 161c <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj+0x314>
    1600:	ldr	x0, [sp, #208]
    1604:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1608:	add	x1, sp, #0x90
    160c:	adrp	x8, 0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1610:	add	x8, x8, #0x0
    1614:	str	x8, [sp, #144]
    1618:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    161c:	ldr	x8, [sp, #208]
    1620:	stur	x8, [x29, #-8]
    1624:	mov	w9, #0x1                   	// #1
    1628:	stur	w9, [x29, #-52]
    162c:	sub	x0, x29, #0x30
    1630:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1634:	ldur	x0, [x29, #-8]
    1638:	ldr	x28, [sp, #432]
    163c:	ldp	x29, x30, [sp, #416]
    1640:	add	sp, sp, #0x1c0
    1644:	ret

Disassembly of section .text._ZNK4llvm3opt6Option8getAliasEv:

0000000000000000 <_ZNK4llvm3opt6Option8getAliasEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	ldur	x8, [x29, #-24]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #24]
  20:	str	w10, [sp, #20]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option8getAliasEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #20]
  30:	ldr	w8, [sp, #20]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option8getAliasEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option8getAliasEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option8getAliasEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x6e                  	// #110
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #24]
  64:	ldr	x9, [x8, #8]
  68:	mov	w10, #0x0                   	// #0
  6c:	str	w10, [sp, #16]
  70:	cbz	x9, 7c <_ZNK4llvm3opt6Option8getAliasEv+0x7c>
  74:	mov	w8, #0x1                   	// #1
  78:	str	w8, [sp, #16]
  7c:	ldr	w8, [sp, #16]
  80:	tbnz	w8, #0, 88 <_ZNK4llvm3opt6Option8getAliasEv+0x88>
  84:	b	8c <_ZNK4llvm3opt6Option8getAliasEv+0x8c>
  88:	b	ac <_ZNK4llvm3opt6Option8getAliasEv+0xac>
  8c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  90:	add	x0, x0, #0x0
  94:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  98:	add	x1, x1, #0x0
  9c:	mov	w2, #0x6f                  	// #111
  a0:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  a4:	add	x3, x3, #0x0
  a8:	bl	0 <__assert_fail>
  ac:	ldr	x8, [sp, #24]
  b0:	ldr	x0, [x8, #8]
  b4:	ldr	x9, [x8]
  b8:	ldrh	w1, [x9, #42]
  bc:	sub	x9, x29, #0x1c
  c0:	str	x0, [sp, #8]
  c4:	mov	x0, x9
  c8:	bl	0 <_ZNK4llvm3opt6Option8getAliasEv>
  cc:	ldur	w10, [x29, #-28]
  d0:	mov	w1, w10
  d4:	ldr	x0, [sp, #8]
  d8:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  dc:	stur	x0, [x29, #-16]
  e0:	stur	x1, [x29, #-8]
  e4:	ldur	x0, [x29, #-16]
  e8:	ldur	x1, [x29, #-8]
  ec:	ldp	x29, x30, [sp, #64]
  f0:	add	sp, sp, #0x50
  f4:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7isValidEv:

0000000000000000 <_ZNK4llvm3opt6Option7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	cmp	x8, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm3opt6Option12getAliasArgsEv:

0000000000000000 <_ZNK4llvm3opt6Option12getAliasArgsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option12getAliasArgsEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option12getAliasArgsEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option12getAliasArgsEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option12getAliasArgsEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x76                  	// #118
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	ldr	x9, [x9, #48]
  6c:	cbz	x9, 8c <_ZNK4llvm3opt6Option12getAliasArgsEv+0x8c>
  70:	ldr	x8, [sp, #16]
  74:	ldr	x9, [x8]
  78:	ldr	x9, [x9, #48]
  7c:	ldrb	w10, [x9]
  80:	mov	w11, #0x0                   	// #0
  84:	str	w11, [sp, #8]
  88:	cbz	w10, 94 <_ZNK4llvm3opt6Option12getAliasArgsEv+0x94>
  8c:	mov	w8, #0x1                   	// #1
  90:	str	w8, [sp, #8]
  94:	ldr	w8, [sp, #8]
  98:	tbnz	w8, #0, a0 <_ZNK4llvm3opt6Option12getAliasArgsEv+0xa0>
  9c:	b	a4 <_ZNK4llvm3opt6Option12getAliasArgsEv+0xa4>
  a0:	b	c4 <_ZNK4llvm3opt6Option12getAliasArgsEv+0xc4>
  a4:	adrp	x0, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  a8:	add	x0, x0, #0x0
  ac:	adrp	x1, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  b0:	add	x1, x1, #0x0
  b4:	mov	w2, #0x78                  	// #120
  b8:	adrp	x3, 0 <_ZNK4llvm3opt6Option12getAliasArgsEv>
  bc:	add	x3, x3, #0x0
  c0:	bl	0 <__assert_fail>
  c4:	ldr	x8, [sp, #16]
  c8:	ldr	x9, [x8]
  cc:	ldr	x0, [x9, #48]
  d0:	ldp	x29, x30, [sp, #32]
  d4:	add	sp, sp, #0x30
  d8:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getKindEv:

0000000000000000 <_ZNK4llvm3opt6Option7getKindEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option7getKindEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option7getKindEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option7getKindEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option7getKindEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getKindEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getKindEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x5d                  	// #93
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getKindEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	ldrb	w0, [x9, #36]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	strb	w1, [sp, #15]
  14:	ldr	x8, [sp, #16]
  18:	ldr	x9, [x8, #24]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp]
  28:	b.cc	40 <_ZN4llvm11raw_ostreamlsEc+0x40>  // b.lo, b.ul, b.last
  2c:	ldrb	w1, [sp, #15]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
  38:	stur	x0, [x29, #-8]
  3c:	b	5c <_ZN4llvm11raw_ostreamlsEc+0x5c>
  40:	ldrb	w8, [sp, #15]
  44:	ldr	x9, [sp]
  48:	ldr	x10, [x9, #24]
  4c:	add	x11, x10, #0x1
  50:	str	x11, [x9, #24]
  54:	strb	w8, [x10]
  58:	stur	x9, [x29, #-8]
  5c:	ldur	x0, [x29, #-8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  2c:	str	x0, [sp, #40]
  30:	ldr	x8, [sp, #40]
  34:	ldr	x9, [sp, #32]
  38:	ldr	x10, [x9, #16]
  3c:	ldr	x11, [x9, #24]
  40:	subs	x10, x10, x11
  44:	cmp	x8, x10
  48:	b.ls	74 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x74>  // b.plast
  4c:	sub	x0, x29, #0x18
  50:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  54:	ldr	x2, [sp, #40]
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp, #24]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  6c:	stur	x0, [x29, #-8]
  70:	b	c8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc8>
  74:	ldr	x8, [sp, #40]
  78:	cbz	x8, c0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc0>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x0, [x8, #24]
  84:	sub	x9, x29, #0x18
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x9
  90:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  94:	ldr	x2, [sp, #40]
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	bl	0 <memcpy>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [sp, #32]
  b4:	ldr	x10, [x9, #24]
  b8:	add	x8, x10, x8
  bc:	str	x8, [x9, #24]
  c0:	ldr	x8, [sp, #32]
  c4:	stur	x8, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #80]
  d0:	add	sp, sp, #0x60
  d4:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getNameEv:

0000000000000000 <_ZNK4llvm3opt6Option7getNameEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option7getNameEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option7getNameEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option7getNameEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option7getNameEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x63                  	// #99
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	ldr	x1, [x9, #8]
  6c:	sub	x0, x29, #0x10
  70:	bl	0 <_ZNK4llvm3opt6Option7getNameEv>
  74:	ldur	x0, [x29, #-16]
  78:	ldur	x1, [x29, #-8]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZNK4llvm3opt6Option8getGroupEv:

0000000000000000 <_ZNK4llvm3opt6Option8getGroupEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	ldur	x8, [x29, #-24]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #24]
  20:	str	w10, [sp, #20]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option8getGroupEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #20]
  30:	ldr	w8, [sp, #20]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option8getGroupEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option8getGroupEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option8getGroupEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x68                  	// #104
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #24]
  64:	ldr	x9, [x8, #8]
  68:	mov	w10, #0x0                   	// #0
  6c:	str	w10, [sp, #16]
  70:	cbz	x9, 7c <_ZNK4llvm3opt6Option8getGroupEv+0x7c>
  74:	mov	w8, #0x1                   	// #1
  78:	str	w8, [sp, #16]
  7c:	ldr	w8, [sp, #16]
  80:	tbnz	w8, #0, 88 <_ZNK4llvm3opt6Option8getGroupEv+0x88>
  84:	b	8c <_ZNK4llvm3opt6Option8getGroupEv+0x8c>
  88:	b	ac <_ZNK4llvm3opt6Option8getGroupEv+0xac>
  8c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  90:	add	x0, x0, #0x0
  94:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  98:	add	x1, x1, #0x0
  9c:	mov	w2, #0x69                  	// #105
  a0:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getGroupEv>
  a4:	add	x3, x3, #0x0
  a8:	bl	0 <__assert_fail>
  ac:	ldr	x8, [sp, #24]
  b0:	ldr	x0, [x8, #8]
  b4:	ldr	x9, [x8]
  b8:	ldrh	w1, [x9, #40]
  bc:	sub	x9, x29, #0x1c
  c0:	str	x0, [sp, #8]
  c4:	mov	x0, x9
  c8:	bl	0 <_ZNK4llvm3opt6Option8getGroupEv>
  cc:	ldur	w10, [x29, #-28]
  d0:	mov	w1, w10
  d4:	ldr	x0, [sp, #8]
  d8:	bl	0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  dc:	stur	x0, [x29, #-16]
  e0:	stur	x1, [x29, #-8]
  e4:	ldur	x0, [x29, #-16]
  e8:	ldur	x1, [x29, #-8]
  ec:	ldp	x29, x30, [sp, #64]
  f0:	add	sp, sp, #0x50
  f4:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEj:

0000000000000000 <_ZN4llvm11raw_ostreamlsEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm11raw_ostreamlsEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option10getNumArgsEv:

0000000000000000 <_ZNK4llvm3opt6Option10getNumArgsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	ldrb	w0, [x8, #37]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm3opt6Option5getIDEv:

0000000000000000 <_ZNK4llvm3opt6Option5getIDEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option5getIDEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option5getIDEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option5getIDEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option5getIDEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x58                  	// #88
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	ldr	w0, [x9, #32]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZNK4llvm3opt12OptSpecifier5getIDEv:

0000000000000000 <_ZNK4llvm3opt12OptSpecifier5getIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm3opt3Arg9getValuesEv:

0000000000000000 <_ZN4llvm3opt3Arg9getValuesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x30
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE9push_backERKS2_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg13setOwnsValuesEb:

0000000000000000 <_ZNK4llvm3opt3Arg13setOwnsValuesEb>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	mov	w8, #0x1                   	// #1
   c:	and	w9, w1, w8
  10:	strb	w9, [sp, #7]
  14:	ldr	x10, [sp, #8]
  18:	ldrb	w9, [sp, #7]
  1c:	and	w9, w9, #0x1
  20:	ldrb	w11, [x10, #44]
  24:	and	w9, w9, #0x1
  28:	lsl	w8, w9, w8
  2c:	and	w9, w11, #0xfffffffd
  30:	orr	w8, w9, w8
  34:	strb	w8, [x10, #44]
  38:	add	sp, sp, #0x10
  3c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_vEEPS2_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_vEEPS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_vEEPS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEcvbEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEcvbEv>
  18:	mov	w8, wzr
  1c:	mov	w9, #0x1                   	// #1
  20:	cmp	x0, #0x0
  24:	csel	w8, w8, w9, eq  // eq = none
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNK4llvm3opt6Option18getUnaliasedOptionEv:

0000000000000000 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x18
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  28:	str	x0, [sp, #24]
  2c:	str	x1, [sp, #32]
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  38:	tbnz	w0, #0, 40 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x40>
  3c:	b	54 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x54>
  40:	add	x0, sp, #0x18
  44:	bl	0 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv>
  48:	stur	x0, [x29, #-16]
  4c:	stur	x1, [x29, #-8]
  50:	b	60 <_ZNK4llvm3opt6Option18getUnaliasedOptionEv+0x60>
  54:	ldr	x8, [sp, #8]
  58:	ldr	q0, [x8]
  5c:	stur	q0, [x29, #-16]
  60:	ldur	x0, [x29, #-16]
  64:	ldur	x1, [x29, #-8]
  68:	ldp	x29, x30, [sp, #64]
  6c:	add	sp, sp, #0x50
  70:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE:

0000000000000000 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>:
   0:	sub	sp, sp, #0x170
   4:	stp	x29, x30, [sp, #336]
   8:	str	x28, [sp, #352]
   c:	add	x29, sp, #0x150
  10:	add	x8, sp, #0x30
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x9, [x29, #-8]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x9, [sp, #16]
  2c:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  30:	ldur	x0, [x29, #-16]
  34:	ldr	x1, [sp, #24]
  38:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  3c:	str	x0, [sp, #32]
  40:	str	x1, [sp, #40]
  44:	ldr	x1, [sp, #32]
  48:	ldr	x2, [sp, #40]
  4c:	ldr	x8, [sp, #16]
  50:	ldr	x9, [x8]
  54:	ldr	x9, [x9, #16]
  58:	mov	x0, x8
  5c:	blr	x9
  60:	ldr	x8, [sp, #24]
  64:	str	x0, [sp, #8]
  68:	mov	x0, x8
  6c:	bl	0 <_ZNK4llvm3opt7ArgList13MakeArgStringERKNS_5TwineE>
  70:	ldr	x0, [sp, #8]
  74:	ldr	x28, [sp, #352]
  78:	ldp	x29, x30, [sp, #336]
  7c:	add	sp, sp, #0x170
  80:	ret

Disassembly of section .text._ZN4llvmplERKNS_5TwineES2_:

0000000000000000 <_ZN4llvmplERKNS_5TwineES2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvmplERKNS_5TwineES2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm3opt6Option9getPrefixEv:

0000000000000000 <_ZNK4llvm3opt6Option9getPrefixEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x8, [x8]
  18:	ldr	x8, [x8]
  1c:	ldr	x8, [x8]
  20:	str	x8, [sp]
  24:	ldr	x8, [sp]
  28:	cbz	x8, 3c <_ZNK4llvm3opt6Option9getPrefixEv+0x3c>
  2c:	ldr	x1, [sp]
  30:	add	x0, sp, #0x10
  34:	bl	0 <_ZNK4llvm3opt6Option9getPrefixEv>
  38:	b	4c <_ZNK4llvm3opt6Option9getPrefixEv+0x4c>
  3c:	add	x0, sp, #0x10
  40:	str	xzr, [sp, #16]
  44:	str	xzr, [sp, #24]
  48:	bl	0 <_ZNK4llvm3opt6Option9getPrefixEv>
  4c:	ldr	x0, [sp, #16]
  50:	ldr	x1, [sp, #24]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x121                 	// #289
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg8getIndexEv:

0000000000000000 <_ZNK4llvm3opt3Arg8getIndexEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #40]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm3opt3Arg8setAliasESt10unique_ptrIS1_St14default_deleteIS1_EE:

0000000000000000 <_ZN4llvm3opt3Arg8setAliasESt10unique_ptrIS1_St14default_deleteIS1_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x1
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm3opt3Arg8setAliasESt10unique_ptrIS1_St14default_deleteIS1_EE>
  20:	ldr	x8, [sp, #16]
  24:	add	x9, x8, #0x50
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x9
  30:	ldr	x1, [sp, #8]
  34:	bl	0 <_ZN4llvm3opt3Arg8setAliasESt10unique_ptrIS1_St14default_deleteIS1_EE>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS3_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_>
  38:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EOS5_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcEaSERKS3_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	ldur	x8, [x29, #-16]
  18:	ldur	x9, [x29, #-24]
  1c:	cmp	x8, x9
  20:	stur	x8, [x29, #-56]
  24:	b.ne	34 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x34>  // b.any
  28:	ldur	x8, [x29, #-56]
  2c:	stur	x8, [x29, #-8]
  30:	b	230 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x230>
  34:	ldur	x0, [x29, #-24]
  38:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  3c:	stur	x0, [x29, #-32]
  40:	ldur	x0, [x29, #-56]
  44:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  48:	stur	x0, [x29, #-40]
  4c:	ldur	x8, [x29, #-40]
  50:	ldur	x9, [x29, #-32]
  54:	cmp	x8, x9
  58:	b.cc	104 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x104>  // b.lo, b.ul, b.last
  5c:	ldur	x8, [x29, #-32]
  60:	cbz	x8, b8 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xb8>
  64:	ldur	x0, [x29, #-24]
  68:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  6c:	ldur	x8, [x29, #-24]
  70:	stur	x0, [x29, #-64]
  74:	mov	x0, x8
  78:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  7c:	ldur	x8, [x29, #-32]
  80:	mov	x9, #0x8                   	// #8
  84:	mul	x8, x9, x8
  88:	add	x1, x0, x8
  8c:	ldur	x0, [x29, #-56]
  90:	stur	x1, [x29, #-72]
  94:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  98:	ldur	x1, [x29, #-64]
  9c:	str	x0, [sp, #80]
  a0:	mov	x0, x1
  a4:	ldur	x1, [x29, #-72]
  a8:	ldr	x2, [sp, #80]
  ac:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  b0:	stur	x0, [x29, #-48]
  b4:	b	c4 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0xc4>
  b8:	ldur	x0, [x29, #-56]
  bc:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  c0:	stur	x0, [x29, #-48]
  c4:	ldur	x0, [x29, #-48]
  c8:	ldur	x8, [x29, #-56]
  cc:	str	x0, [sp, #72]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  d8:	ldr	x8, [sp, #72]
  dc:	str	x0, [sp, #64]
  e0:	mov	x0, x8
  e4:	ldr	x1, [sp, #64]
  e8:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  ec:	ldur	x1, [x29, #-32]
  f0:	ldur	x0, [x29, #-56]
  f4:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
  f8:	ldur	x8, [x29, #-56]
  fc:	stur	x8, [x29, #-8]
 100:	b	230 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x230>
 104:	ldur	x0, [x29, #-56]
 108:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 10c:	ldur	x8, [x29, #-32]
 110:	cmp	x0, x8
 114:	b.cs	168 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x168>  // b.hs, b.nlast
 118:	ldur	x0, [x29, #-56]
 11c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 120:	ldur	x8, [x29, #-56]
 124:	str	x0, [sp, #56]
 128:	mov	x0, x8
 12c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 130:	ldr	x1, [sp, #56]
 134:	str	x0, [sp, #48]
 138:	mov	x0, x1
 13c:	ldr	x1, [sp, #48]
 140:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 144:	ldur	x0, [x29, #-56]
 148:	mov	x8, xzr
 14c:	mov	x1, x8
 150:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 154:	stur	xzr, [x29, #-40]
 158:	ldur	x1, [x29, #-32]
 15c:	ldur	x0, [x29, #-56]
 160:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 164:	b	1bc <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x1bc>
 168:	ldur	x8, [x29, #-40]
 16c:	cbz	x8, 1bc <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_+0x1bc>
 170:	ldur	x0, [x29, #-24]
 174:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 178:	ldur	x8, [x29, #-24]
 17c:	str	x0, [sp, #40]
 180:	mov	x0, x8
 184:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 188:	ldur	x8, [x29, #-40]
 18c:	mov	x9, #0x8                   	// #8
 190:	mul	x8, x9, x8
 194:	add	x1, x0, x8
 198:	ldur	x0, [x29, #-56]
 19c:	str	x1, [sp, #32]
 1a0:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 1a4:	ldr	x1, [sp, #40]
 1a8:	str	x0, [sp, #24]
 1ac:	mov	x0, x1
 1b0:	ldr	x1, [sp, #32]
 1b4:	ldr	x2, [sp, #24]
 1b8:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 1bc:	ldur	x0, [x29, #-24]
 1c0:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 1c4:	ldur	x8, [x29, #-40]
 1c8:	mov	x9, #0x8                   	// #8
 1cc:	mul	x8, x9, x8
 1d0:	add	x0, x0, x8
 1d4:	ldur	x8, [x29, #-24]
 1d8:	str	x0, [sp, #16]
 1dc:	mov	x0, x8
 1e0:	str	x9, [sp, #8]
 1e4:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 1e8:	ldur	x8, [x29, #-56]
 1ec:	str	x0, [sp]
 1f0:	mov	x0, x8
 1f4:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 1f8:	ldur	x8, [x29, #-40]
 1fc:	ldr	x9, [sp, #8]
 200:	mul	x8, x9, x8
 204:	add	x2, x0, x8
 208:	ldr	x0, [sp, #16]
 20c:	ldr	x1, [sp]
 210:	mov	x8, xzr
 214:	mov	x3, x8
 218:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 21c:	ldur	x1, [x29, #-32]
 220:	ldur	x0, [x29, #-56]
 224:	bl	0 <_ZN4llvm15SmallVectorImplIPKcEaSERKS3_>
 228:	ldur	x8, [x29, #-56]
 22c:	stur	x8, [x29, #-8]
 230:	ldur	x0, [x29, #-8]
 234:	ldp	x29, x30, [sp, #160]
 238:	add	sp, sp, #0xb0
 23c:	ret

Disassembly of section .text._ZNK4llvm3opt3Arg13getOwnsValuesEv:

0000000000000000 <_ZNK4llvm3opt3Arg13getOwnsValuesEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #44]
  10:	mov	w10, #0x1                   	// #1
  14:	lsr	w9, w9, w10
  18:	and	w9, w9, w10
  1c:	tst	w9, #0xff
  20:	cset	w9, ne  // ne = any
  24:	and	w0, w9, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm3opt12OptSpecifierC2Ej:

0000000000000000 <_ZN4llvm3opt12OptSpecifierC2Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj256EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE:

0000000000000000 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	str	x1, [sp, #32]
  14:	ldur	x8, [x29, #-24]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  24:	tbnz	w0, #0, 2c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x2c>
  28:	b	40 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x40>
  2c:	ldr	x0, [sp, #24]
  30:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  34:	stur	x0, [x29, #-16]
  38:	stur	x1, [x29, #-8]
  3c:	b	7c <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE+0x7c>
  40:	ldr	x1, [sp, #32]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZNK4llvm5Twine8toVectorERNS_15SmallVectorImplIcEE>
  4c:	ldr	x0, [sp, #32]
  50:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  54:	ldr	x8, [sp, #32]
  58:	str	x0, [sp, #16]
  5c:	mov	x0, x8
  60:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  64:	sub	x8, x29, #0x10
  68:	str	x0, [sp, #8]
  6c:	mov	x0, x8
  70:	ldr	x1, [sp, #16]
  74:	ldr	x2, [sp, #8]
  78:	bl	0 <_ZNK4llvm5Twine11toStringRefERNS_15SmallVectorImplIcEE>
  7c:	ldur	x0, [x29, #-16]
  80:	ldur	x1, [x29, #-8]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZN4llvm11SmallStringILj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallStringILj256EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm11SmallStringILj256EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x100                 	// #256
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorIcLj256EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplIcEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplIcEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine17isSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine17isSingleStringRefEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine17isSingleStringRefEv>
  20:	and	w9, w0, #0xff
  24:	cmp	w9, #0x1
  28:	b.eq	3c <_ZNK4llvm5Twine17isSingleStringRefEv+0x3c>  // b.none
  2c:	mov	w8, wzr
  30:	and	w8, w8, #0x1
  34:	sturb	w8, [x29, #-1]
  38:	b	90 <_ZNK4llvm5Twine17isSingleStringRefEv+0x90>
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZNK4llvm5Twine17isSingleStringRefEv>
  44:	and	w8, w0, #0xff
  48:	cmp	w8, #0x1
  4c:	str	w8, [sp, #4]
  50:	b.eq	74 <_ZNK4llvm5Twine17isSingleStringRefEv+0x74>  // b.none
  54:	b	58 <_ZNK4llvm5Twine17isSingleStringRefEv+0x58>
  58:	ldr	w8, [sp, #4]
  5c:	subs	w9, w8, #0x3
  60:	cmp	w9, #0x3
  64:	cset	w9, ls  // ls = plast
  68:	eor	w9, w9, #0x1
  6c:	tbnz	w9, #0, 84 <_ZNK4llvm5Twine17isSingleStringRefEv+0x84>
  70:	b	74 <_ZNK4llvm5Twine17isSingleStringRefEv+0x74>
  74:	mov	w8, #0x1                   	// #1
  78:	and	w8, w8, #0x1
  7c:	sturb	w8, [x29, #-1]
  80:	b	90 <_ZNK4llvm5Twine17isSingleStringRefEv+0x90>
  84:	mov	w8, wzr
  88:	and	w8, w8, #0x1
  8c:	sturb	w8, [x29, #-1]
  90:	ldurb	w8, [x29, #-1]
  94:	and	w0, w8, #0x1
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x30
  a0:	ret

Disassembly of section .text._ZNK4llvm5Twine18getSingleStringRefEv:

0000000000000000 <_ZNK4llvm5Twine18getSingleStringRefEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	ldur	x8, [x29, #-24]
  14:	mov	x0, x8
  18:	str	x8, [sp, #32]
  1c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #28]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm5Twine18getSingleStringRefEv+0x30>
  2c:	b	38 <_ZNK4llvm5Twine18getSingleStringRefEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #28]
  38:	ldr	w8, [sp, #28]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm5Twine18getSingleStringRefEv+0x44>
  40:	b	48 <_ZNK4llvm5Twine18getSingleStringRefEv+0x48>
  44:	b	68 <_ZNK4llvm5Twine18getSingleStringRefEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x1b8                 	// #440
  5c:	adrp	x3, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #32]
  6c:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  70:	and	w8, w0, #0xff
  74:	subs	w8, w8, #0x1
  78:	mov	w9, w8
  7c:	ubfx	x9, x9, #0, #32
  80:	cmp	x9, #0x5
  84:	str	x9, [sp, #16]
  88:	b.hi	a4 <_ZNK4llvm5Twine18getSingleStringRefEv+0xa4>  // b.pmore
  8c:	adrp	x8, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  90:	add	x8, x8, #0x0
  94:	ldr	x11, [sp, #16]
  98:	ldrsw	x10, [x8, x11, lsl #2]
  9c:	add	x9, x8, x10
  a0:	br	x9
  a4:	adrp	x0, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  a8:	add	x0, x0, #0x0
  ac:	adrp	x1, 0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  b0:	add	x1, x1, #0x0
  b4:	mov	w2, #0x1ba                 	// #442
  b8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  bc:	sub	x0, x29, #0x10
  c0:	stur	xzr, [x29, #-16]
  c4:	stur	xzr, [x29, #-8]
  c8:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  cc:	b	144 <_ZNK4llvm5Twine18getSingleStringRefEv+0x144>
  d0:	ldr	x8, [sp, #32]
  d4:	ldr	x1, [x8]
  d8:	sub	x0, x29, #0x10
  dc:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  e0:	b	144 <_ZNK4llvm5Twine18getSingleStringRefEv+0x144>
  e4:	ldr	x8, [sp, #32]
  e8:	ldr	x1, [x8]
  ec:	sub	x0, x29, #0x10
  f0:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
  f4:	b	144 <_ZNK4llvm5Twine18getSingleStringRefEv+0x144>
  f8:	ldr	x8, [sp, #32]
  fc:	ldr	x9, [x8]
 100:	ldr	q0, [x9]
 104:	stur	q0, [x29, #-16]
 108:	b	144 <_ZNK4llvm5Twine18getSingleStringRefEv+0x144>
 10c:	ldr	x8, [sp, #32]
 110:	ldr	x0, [x8]
 114:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 118:	ldr	x8, [sp, #32]
 11c:	ldr	x9, [x8]
 120:	str	x0, [sp, #8]
 124:	mov	x0, x9
 128:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 12c:	sub	x8, x29, #0x10
 130:	str	x0, [sp]
 134:	mov	x0, x8
 138:	ldr	x1, [sp, #8]
 13c:	ldr	x2, [sp]
 140:	bl	0 <_ZNK4llvm5Twine18getSingleStringRefEv>
 144:	ldur	x0, [x29, #-16]
 148:	ldur	x1, [x29, #-8]
 14c:	ldp	x29, x30, [sp, #64]
 150:	add	sp, sp, #0x50
 154:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	xzr, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE4dataEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIcLj256EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIcLj256EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIcLj256EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIcLb1EE13destroy_rangeEPcS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIcvE3endEv>
  30:	ldr	x8, [sp, #8]
  34:	add	x0, x8, x0
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  28:	tbnz	w0, #0, 3c <_ZNK4llvm5Twine6concatERKS0_+0x3c>
  2c:	ldur	x0, [x29, #-16]
  30:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  34:	tbnz	w0, #0, 3c <_ZNK4llvm5Twine6concatERKS0_+0x3c>
  38:	b	50 <_ZNK4llvm5Twine6concatERKS0_+0x50>
  3c:	ldr	x0, [sp, #16]
  40:	mov	w8, wzr
  44:	mov	w1, w8
  48:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  4c:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  58:	tbnz	w0, #0, 60 <_ZNK4llvm5Twine6concatERKS0_+0x60>
  5c:	b	7c <_ZNK4llvm5Twine6concatERKS0_+0x7c>
  60:	ldur	x8, [x29, #-16]
  64:	ldr	q0, [x8]
  68:	ldr	x9, [sp, #16]
  6c:	str	q0, [x9]
  70:	ldr	x8, [x8, #16]
  74:	str	x8, [x9, #16]
  78:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  7c:	ldur	x0, [x29, #-16]
  80:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  84:	tbnz	w0, #0, 8c <_ZNK4llvm5Twine6concatERKS0_+0x8c>
  88:	b	a8 <_ZNK4llvm5Twine6concatERKS0_+0xa8>
  8c:	ldr	x8, [sp, #8]
  90:	ldr	q0, [x8]
  94:	ldr	x9, [sp, #16]
  98:	str	q0, [x9]
  9c:	ldr	x10, [x8, #16]
  a0:	str	x10, [x9, #16]
  a4:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  a8:	ldr	x8, [sp, #8]
  ac:	stur	x8, [x29, #-24]
  b0:	ldur	x9, [x29, #-16]
  b4:	stur	x9, [x29, #-32]
  b8:	mov	w10, #0x2                   	// #2
  bc:	sturb	w10, [x29, #-33]
  c0:	sturb	w10, [x29, #-34]
  c4:	mov	x0, x8
  c8:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  cc:	tbnz	w0, #0, d4 <_ZNK4llvm5Twine6concatERKS0_+0xd4>
  d0:	b	ec <_ZNK4llvm5Twine6concatERKS0_+0xec>
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x9, [x8]
  dc:	stur	x9, [x29, #-24]
  e0:	mov	x0, x8
  e4:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  e8:	sturb	w0, [x29, #-33]
  ec:	ldur	x0, [x29, #-16]
  f0:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  f4:	tbnz	w0, #0, fc <_ZNK4llvm5Twine6concatERKS0_+0xfc>
  f8:	b	114 <_ZNK4llvm5Twine6concatERKS0_+0x114>
  fc:	ldur	x8, [x29, #-16]
 100:	ldr	x8, [x8]
 104:	stur	x8, [x29, #-32]
 108:	ldur	x0, [x29, #-16]
 10c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 110:	sturb	w0, [x29, #-34]
 114:	ldur	x8, [x29, #-24]
 118:	str	x8, [sp, #32]
 11c:	ldurb	w2, [x29, #-33]
 120:	ldur	x8, [x29, #-32]
 124:	str	x8, [sp, #24]
 128:	ldurb	w4, [x29, #-34]
 12c:	ldr	x1, [sp, #32]
 130:	ldr	x3, [sp, #24]
 134:	ldr	x0, [sp, #16]
 138:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 13c:	ldp	x29, x30, [sp, #80]
 140:	add	sp, sp, #0x60
 144:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_8NodeKindE:

0000000000000000 <_ZN4llvm5TwineC2ENS0_8NodeKindE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	mov	w9, #0x1                   	// #1
  14:	str	x0, [sp, #8]
  18:	strb	w1, [sp, #7]
  1c:	ldr	x10, [sp, #8]
  20:	str	x8, [x10]
  24:	str	x8, [x10, #8]
  28:	ldrb	w11, [sp, #7]
  2c:	strb	w11, [x10, #16]
  30:	strb	w9, [x10, #17]
  34:	mov	x0, x10
  38:	bl	0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  3c:	mov	w9, #0x0                   	// #0
  40:	str	w9, [sp]
  44:	tbnz	w0, #0, 4c <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x4c>
  48:	b	54 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x54>
  4c:	mov	w8, #0x1                   	// #1
  50:	str	w8, [sp]
  54:	ldr	w8, [sp]
  58:	tbnz	w8, #0, 60 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x60>
  5c:	b	64 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x64>
  60:	b	84 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x84>
  64:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  68:	add	x0, x0, #0x0
  6c:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  70:	add	x1, x1, #0x0
  74:	mov	w2, #0xaa                  	// #170
  78:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  7c:	add	x3, x3, #0x0
  80:	bl	0 <__assert_fail>
  84:	ldp	x29, x30, [sp, #16]
  88:	add	sp, sp, #0x20
  8c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	cmp	w9, #0x1
  2c:	str	w10, [sp, #12]
  30:	b.ne	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.any
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  3c:	eor	w8, w0, #0x1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	and	w0, w8, #0x1
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x1, [x29, #-8]
  10:	str	x3, [sp, #16]
  14:	str	x0, [sp, #8]
  18:	strb	w2, [sp, #7]
  1c:	strb	w4, [sp, #6]
  20:	ldr	x8, [sp, #8]
  24:	ldur	x9, [x29, #-8]
  28:	str	x9, [x8]
  2c:	ldr	x9, [sp, #16]
  30:	str	x9, [x8, #8]
  34:	ldrb	w10, [sp, #7]
  38:	strb	w10, [x8, #16]
  3c:	ldrb	w10, [sp, #6]
  40:	strb	w10, [x8, #17]
  44:	mov	x0, x8
  48:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  4c:	mov	w10, #0x0                   	// #0
  50:	str	w10, [sp]
  54:	tbnz	w0, #0, 5c <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x5c>
  58:	b	64 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x64>
  5c:	mov	w8, #0x1                   	// #1
  60:	str	w8, [sp]
  64:	ldr	w8, [sp]
  68:	tbnz	w8, #0, 70 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x70>
  6c:	b	74 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x74>
  70:	b	94 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x94>
  74:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  78:	add	x0, x0, #0x0
  7c:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  80:	add	x1, x1, #0x0
  84:	mov	w2, #0xb8                  	// #184
  88:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  8c:	add	x3, x3, #0x0
  90:	bl	0 <__assert_fail>
  94:	ldp	x29, x30, [sp, #32]
  98:	add	sp, sp, #0x30
  9c:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_>
  38:	ldr	x0, [sp, #16]
  3c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_>
  40:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_>
  44:	ldr	x8, [sp, #8]
  48:	mov	x0, x8
  4c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EEaSEOS5_>
  50:	ldr	x8, [sp, #8]
  54:	mov	x0, x8
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>
  2c:	ldr	x1, [sp, #24]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>
  34:	ldur	x8, [x29, #-16]
  38:	cbz	x8, 60 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_+0x60>
  3c:	ldr	x0, [sp, #16]
  40:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>
  44:	sub	x8, x29, #0x10
  48:	str	x0, [sp, #8]
  4c:	mov	x0, x8
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>
  54:	ldr	x1, [x0]
  58:	ldr	x0, [sp, #8]
  5c:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE5resetEPS2_>
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm3opt3ArgEEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm3opt3ArgEEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm3opt3ArgESt14default_deleteIS2_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt4swapIPN4llvm3opt3ArgEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SG_:

0000000000000000 <_ZSt4swapIPN4llvm3opt3ArgEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SG_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp]
  20:	bl	0 <_ZSt4swapIPN4llvm3opt3ArgEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SG_>
  24:	ldr	x8, [x0]
  28:	str	x8, [sp, #8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZSt4swapIPN4llvm3opt3ArgEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SG_>
  34:	ldr	x8, [x0]
  38:	ldur	x9, [x29, #-8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZSt4swapIPN4llvm3opt3ArgEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS7_ESt18is_move_assignableIS7_EEE5valueEvE4typeERS7_SG_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #16]
  50:	str	x8, [x9]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 30 <_ZNKSt14default_deleteIN4llvm3opt3ArgEEclEPS2_+0x30>
  20:	ldr	x0, [sp, #8]
  24:	bl	0 <_ZN4llvm3opt3ArgD1Ev>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZdlPv>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm3opt3ArgEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRPN4llvm3opt3ArgEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERT0_RSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_:

0000000000000000 <_ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm3opt3ArgEEJEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EE7_M_headERS5_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EE7_M_headERS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_:

0000000000000000 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKSA_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm3opt3ArgEJSt14default_deleteIS2_EEERKT0_RKSt11_Tuple_implIXT_EJS6_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEE7_M_headERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERKS4_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EE7_M_headERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EPS2_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EPS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EPS2_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2EPS2_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IS3_S5_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_EEPS2_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm3opt3ArgESt14default_deleteIS2_EEC2IS4_EEPS2_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_S5_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm3opt3ArgEEOT_RNSt16remove_referenceIS5_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm3opt3ArgEEOT_RNSt16remove_referenceIS5_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm3opt3ArgESt14default_deleteIS2_EEEC2IRS3_JS5_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2IS4_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2IS4_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm3opt3ArgEEEEC2IS4_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2IRS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2IRS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm3opt3ArgELb0EEC2IRS3_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2IS4_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2IS4_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm3opt3ArgEELb1EEC2IS4_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt4copyIPKPKcPS1_ET0_T_S6_S5_:

0000000000000000 <_ZSt4copyIPKPKcPS1_ET0_T_S6_S5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt4copyIPKPKcPS1_ET0_T_S6_S5_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt4copyIPKPKcPS1_ET0_T_S6_S5_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt4copyIPKPKcPS1_ET0_T_S6_S5_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS6_E4typeES8_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS6_E4typeES8_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x8, [x29, #-8]
  20:	ldr	x9, [sp, #16]
  24:	cmp	x8, x9
  28:	b.eq	50 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE18uninitialized_copyIKS2_S2_EEvPT_S7_PT0_PNSt9enable_ifIXsr3std7is_sameINSt12remove_constIS6_E4typeES8_EE5valueEvE4typeE+0x50>  // b.none
  2c:	ldr	x0, [sp, #8]
  30:	ldur	x1, [x29, #-8]
  34:	ldr	x8, [sp, #16]
  38:	ldur	x9, [x29, #-8]
  3c:	subs	x8, x8, x9
  40:	mov	x9, #0x8                   	// #8
  44:	sdiv	x8, x8, x9
  48:	mul	x2, x8, x9
  4c:	bl	0 <memcpy>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt14__copy_move_a2ILb0EPKPKcPS1_ET1_T0_S6_S5_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPKPKcET_S4_:

0000000000000000 <_ZSt12__miter_baseIPKPKcET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_wrapIPPKcET_RKS3_S3_:

0000000000000000 <_ZSt12__niter_wrapIPPKcET_RKS3_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKPKcPS1_ET1_T0_S6_S5_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKPKcPS1_ET1_T0_S6_S5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb0EPKPKcPS1_ET1_T0_S6_S5_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPKPKcET_S4_:

0000000000000000 <_ZSt12__niter_baseIPKPKcET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPPKcET_S3_:

0000000000000000 <_ZSt12__niter_baseIPPKcET_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPKcEEPT_PKS5_S8_S6_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPKcEEPT_PKS5_S8_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldr	x9, [sp, #16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp]
  30:	ldr	x8, [sp]
  34:	cbz	x8, 50 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIPKcEEPT_PKS5_S8_S6_+0x50>
  38:	ldr	x0, [sp, #8]
  3c:	ldur	x1, [x29, #-8]
  40:	ldr	x8, [sp]
  44:	mov	x9, #0x8                   	// #8
  48:	mul	x2, x9, x8
  4c:	bl	0 <memmove>
  50:	ldr	x8, [sp, #8]
  54:	ldr	x9, [sp]
  58:	mov	x10, #0x8                   	// #8
  5c:	mul	x9, x10, x9
  60:	add	x0, x8, x9
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

OptTable.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>:
       0:	sub	sp, sp, #0x30
       4:	stp	x29, x30, [sp, #32]
       8:	add	x29, sp, #0x20
       c:	stur	x0, [x29, #-8]
      10:	str	x1, [sp, #16]
      14:	ldur	x8, [x29, #-8]
      18:	ldr	x0, [sp, #16]
      1c:	str	x8, [sp, #8]
      20:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
      24:	ldr	x8, [sp, #8]
      28:	str	w0, [x8]
      2c:	ldp	x29, x30, [sp, #32]
      30:	add	sp, sp, #0x30
      34:	ret

0000000000000038 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb>:
      38:	sub	sp, sp, #0x170
      3c:	stp	x29, x30, [sp, #336]
      40:	str	x28, [sp, #352]
      44:	add	x29, sp, #0x150
      48:	mov	w8, #0x1                   	// #1
      4c:	adrp	x9, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
      50:	add	x9, x9, #0x0
      54:	adrp	x10, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
      58:	add	x10, x10, #0x0
      5c:	sub	x11, x29, #0x10
      60:	stur	x1, [x29, #-16]
      64:	stur	x2, [x29, #-8]
      68:	stur	x0, [x29, #-24]
      6c:	and	w12, w3, w8
      70:	sturb	w12, [x29, #-25]
      74:	ldur	x13, [x29, #-24]
      78:	str	w8, [sp, #76]
      7c:	mov	x8, x13
      80:	mov	x0, x11
      84:	str	x9, [sp, #64]
      88:	str	x10, [sp, #56]
      8c:	str	x13, [sp, #48]
      90:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
      94:	ldurb	w12, [x29, #-25]
      98:	ldr	w14, [sp, #76]
      9c:	and	w12, w12, w14
      a0:	ldr	x8, [sp, #48]
      a4:	strb	w12, [x8, #24]
      a8:	str	wzr, [x8, #28]
      ac:	str	wzr, [x8, #32]
      b0:	str	wzr, [x8, #36]
      b4:	add	x0, x8, #0x28
      b8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
      bc:	ldr	x8, [sp, #48]
      c0:	add	x0, x8, #0x48
      c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
      c8:	stur	wzr, [x29, #-32]
      cc:	ldr	x0, [sp, #48]
      d0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
      d4:	stur	w0, [x29, #-36]
      d8:	ldur	w8, [x29, #-32]
      dc:	ldur	w9, [x29, #-36]
      e0:	cmp	w8, w9
      e4:	b.eq	238 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x200>  // b.none
      e8:	ldur	w8, [x29, #-32]
      ec:	add	w1, w8, #0x1
      f0:	sub	x0, x29, #0x2c
      f4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
      f8:	ldur	w8, [x29, #-44]
      fc:	mov	w1, w8
     100:	ldr	x0, [sp, #48]
     104:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     108:	ldrb	w8, [x0, #36]
     10c:	stur	w8, [x29, #-40]
     110:	ldur	w8, [x29, #-40]
     114:	cmp	w8, #0x1
     118:	b.ne	190 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x158>  // b.any
     11c:	ldr	x8, [sp, #48]
     120:	ldr	w9, [x8, #28]
     124:	mov	w10, #0x0                   	// #0
     128:	str	w10, [sp, #44]
     12c:	cbnz	w9, 138 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x100>
     130:	mov	w8, #0x1                   	// #1
     134:	str	w8, [sp, #44]
     138:	ldr	w8, [sp, #44]
     13c:	tbnz	w8, #0, 144 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x10c>
     140:	b	148 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x110>
     144:	b	160 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x128>
     148:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     14c:	add	x0, x0, #0x0
     150:	ldr	x1, [sp, #64]
     154:	mov	w2, #0x6a                  	// #106
     158:	ldr	x3, [sp, #56]
     15c:	bl	0 <__assert_fail>
     160:	ldur	w8, [x29, #-32]
     164:	add	w1, w8, #0x1
     168:	sub	x0, x29, #0x30
     16c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     170:	ldur	w8, [x29, #-48]
     174:	mov	w1, w8
     178:	ldr	x0, [sp, #48]
     17c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     180:	ldr	w8, [x0, #32]
     184:	ldr	x9, [sp, #48]
     188:	str	w8, [x9, #28]
     18c:	b	228 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1f0>
     190:	ldur	w8, [x29, #-40]
     194:	cmp	w8, #0x2
     198:	b.ne	210 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1d8>  // b.any
     19c:	ldr	x8, [sp, #48]
     1a0:	ldr	w9, [x8, #32]
     1a4:	mov	w10, #0x0                   	// #0
     1a8:	str	w10, [sp, #40]
     1ac:	cbnz	w9, 1b8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x180>
     1b0:	mov	w8, #0x1                   	// #1
     1b4:	str	w8, [sp, #40]
     1b8:	ldr	w8, [sp, #40]
     1bc:	tbnz	w8, #0, 1c4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x18c>
     1c0:	b	1c8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x190>
     1c4:	b	1e0 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1a8>
     1c8:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     1cc:	add	x0, x0, #0x0
     1d0:	ldr	x1, [sp, #64]
     1d4:	mov	w2, #0x6d                  	// #109
     1d8:	ldr	x3, [sp, #56]
     1dc:	bl	0 <__assert_fail>
     1e0:	ldur	w8, [x29, #-32]
     1e4:	add	w1, w8, #0x1
     1e8:	sub	x0, x29, #0x34
     1ec:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     1f0:	ldur	w8, [x29, #-52]
     1f4:	mov	w1, w8
     1f8:	ldr	x0, [sp, #48]
     1fc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     200:	ldr	w8, [x0, #32]
     204:	ldr	x9, [sp, #48]
     208:	str	w8, [x9, #32]
     20c:	b	228 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1f0>
     210:	ldur	w8, [x29, #-40]
     214:	cbz	w8, 228 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x1f0>
     218:	ldur	w8, [x29, #-32]
     21c:	ldr	x9, [sp, #48]
     220:	str	w8, [x9, #36]
     224:	b	238 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x200>
     228:	ldur	w8, [x29, #-32]
     22c:	add	w8, w8, #0x1
     230:	stur	w8, [x29, #-32]
     234:	b	d8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0xa0>
     238:	ldr	x8, [sp, #48]
     23c:	ldr	w9, [x8, #36]
     240:	mov	w10, #0x0                   	// #0
     244:	str	w10, [sp, #36]
     248:	cbz	w9, 254 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x21c>
     24c:	mov	w8, #0x1                   	// #1
     250:	str	w8, [sp, #36]
     254:	ldr	w8, [sp, #36]
     258:	tbnz	w8, #0, 260 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x228>
     25c:	b	264 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x22c>
     260:	b	27c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x244>
     264:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     268:	add	x0, x0, #0x0
     26c:	ldr	x1, [sp, #64]
     270:	mov	w2, #0x74                  	// #116
     274:	ldr	x3, [sp, #56]
     278:	bl	0 <__assert_fail>
     27c:	ldr	x8, [sp, #48]
     280:	ldr	w9, [x8, #36]
     284:	stur	w9, [x29, #-56]
     288:	mov	x0, x8
     28c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     290:	stur	w0, [x29, #-60]
     294:	ldur	w8, [x29, #-56]
     298:	ldur	w9, [x29, #-60]
     29c:	cmp	w8, w9
     2a0:	b.eq	344 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x30c>  // b.none
     2a4:	ldur	w8, [x29, #-56]
     2a8:	add	w1, w8, #0x1
     2ac:	sub	x0, x29, #0x44
     2b0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     2b4:	ldur	w8, [x29, #-68]
     2b8:	mov	w1, w8
     2bc:	ldr	x0, [sp, #48]
     2c0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     2c4:	ldrb	w8, [x0, #36]
     2c8:	stur	w8, [x29, #-64]
     2cc:	ldur	w8, [x29, #-64]
     2d0:	mov	w9, #0x0                   	// #0
     2d4:	cmp	w8, #0x1
     2d8:	str	w9, [sp, #32]
     2dc:	b.eq	30c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2d4>  // b.none
     2e0:	ldur	w8, [x29, #-64]
     2e4:	mov	w9, #0x0                   	// #0
     2e8:	cmp	w8, #0x2
     2ec:	str	w9, [sp, #32]
     2f0:	b.eq	30c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2d4>  // b.none
     2f4:	ldur	w8, [x29, #-64]
     2f8:	mov	w9, #0x0                   	// #0
     2fc:	str	w9, [sp, #32]
     300:	cbz	w8, 30c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2d4>
     304:	mov	w8, #0x1                   	// #1
     308:	str	w8, [sp, #32]
     30c:	ldr	w8, [sp, #32]
     310:	tbnz	w8, #0, 318 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2e0>
     314:	b	31c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2e4>
     318:	b	334 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x2fc>
     31c:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     320:	add	x0, x0, #0x0
     324:	ldr	x1, [sp, #64]
     328:	mov	w2, #0x7d                  	// #125
     32c:	ldr	x3, [sp, #56]
     330:	bl	0 <__assert_fail>
     334:	ldur	w8, [x29, #-56]
     338:	add	w8, w8, #0x1
     33c:	stur	w8, [x29, #-56]
     340:	b	294 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x25c>
     344:	ldr	x8, [sp, #48]
     348:	ldr	w9, [x8, #36]
     34c:	add	w9, w9, #0x1
     350:	stur	w9, [x29, #-72]
     354:	mov	x0, x8
     358:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     35c:	stur	w0, [x29, #-76]
     360:	ldur	w8, [x29, #-72]
     364:	ldur	w9, [x29, #-76]
     368:	cmp	w8, w9
     36c:	b.eq	45c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x424>  // b.none
     370:	ldur	w1, [x29, #-72]
     374:	sub	x0, x29, #0x50
     378:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     37c:	ldur	w8, [x29, #-80]
     380:	mov	w1, w8
     384:	ldr	x0, [sp, #48]
     388:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     38c:	ldur	w8, [x29, #-72]
     390:	add	w1, w8, #0x1
     394:	sub	x9, x29, #0x54
     398:	str	x0, [sp, #24]
     39c:	mov	x0, x9
     3a0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     3a4:	ldur	w8, [x29, #-84]
     3a8:	mov	w1, w8
     3ac:	ldr	x0, [sp, #48]
     3b0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     3b4:	ldr	x1, [sp, #24]
     3b8:	str	x0, [sp, #16]
     3bc:	mov	x0, x1
     3c0:	ldr	x1, [sp, #16]
     3c4:	bl	608 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_>
     3c8:	eor	w8, w0, #0x1
     3cc:	tbnz	w8, #0, 3d4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x39c>
     3d0:	b	44c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x414>
     3d4:	ldur	w1, [x29, #-72]
     3d8:	sub	x0, x29, #0x6c
     3dc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     3e0:	ldur	w8, [x29, #-108]
     3e4:	mov	w1, w8
     3e8:	ldr	x0, [sp, #48]
     3ec:	bl	7b0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     3f0:	sub	x9, x29, #0x68
     3f4:	stur	x0, [x29, #-104]
     3f8:	stur	x1, [x29, #-96]
     3fc:	mov	x0, x9
     400:	bl	0 <_ZNK4llvm3opt6Option4dumpEv>
     404:	ldur	w8, [x29, #-72]
     408:	add	w1, w8, #0x1
     40c:	sub	x0, x29, #0x84
     410:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     414:	ldur	w8, [x29, #-132]
     418:	mov	w1, w8
     41c:	ldr	x0, [sp, #48]
     420:	bl	7b0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
     424:	sub	x9, x29, #0x80
     428:	stur	x0, [x29, #-128]
     42c:	stur	x1, [x29, #-120]
     430:	mov	x0, x9
     434:	bl	0 <_ZNK4llvm3opt6Option4dumpEv>
     438:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     43c:	add	x0, x0, #0x0
     440:	ldr	x1, [sp, #64]
     444:	mov	w2, #0x85                  	// #133
     448:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     44c:	ldur	w8, [x29, #-72]
     450:	add	w8, w8, #0x1
     454:	stur	w8, [x29, #-72]
     458:	b	360 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x328>
     45c:	ldr	x8, [sp, #48]
     460:	ldr	w9, [x8, #36]
     464:	add	w9, w9, #0x1
     468:	stur	w9, [x29, #-136]
     46c:	mov	x0, x8
     470:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     474:	add	w9, w0, #0x1
     478:	stur	w9, [x29, #-140]
     47c:	ldur	w8, [x29, #-136]
     480:	ldur	w9, [x29, #-140]
     484:	cmp	w8, w9
     488:	b.eq	51c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4e4>  // b.none
     48c:	ldur	w1, [x29, #-136]
     490:	sub	x0, x29, #0x9c
     494:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     498:	ldur	w8, [x29, #-156]
     49c:	mov	w1, w8
     4a0:	ldr	x0, [sp, #48]
     4a4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     4a8:	ldr	x9, [x0]
     4ac:	stur	x9, [x29, #-152]
     4b0:	ldur	x9, [x29, #-152]
     4b4:	cbz	x9, 50c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4d4>
     4b8:	ldur	x8, [x29, #-152]
     4bc:	ldr	x8, [x8]
     4c0:	cbz	x8, 50c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x4d4>
     4c4:	ldr	x8, [sp, #48]
     4c8:	add	x0, x8, #0x28
     4cc:	ldur	x9, [x29, #-152]
     4d0:	ldr	x1, [x9]
     4d4:	add	x9, sp, #0xa0
     4d8:	str	x0, [sp, #8]
     4dc:	mov	x0, x9
     4e0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     4e4:	ldr	x1, [sp, #160]
     4e8:	ldr	x2, [sp, #168]
     4ec:	ldr	x0, [sp, #8]
     4f0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     4f4:	str	x0, [sp, #144]
     4f8:	str	x1, [sp, #152]
     4fc:	ldur	x8, [x29, #-152]
     500:	add	x8, x8, #0x8
     504:	stur	x8, [x29, #-152]
     508:	b	4b8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x480>
     50c:	ldur	w8, [x29, #-136]
     510:	add	w8, w8, #0x1
     514:	stur	w8, [x29, #-136]
     518:	b	47c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x444>
     51c:	ldr	x8, [sp, #48]
     520:	add	x0, x8, #0x28
     524:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     528:	add	x8, sp, #0x80
     52c:	str	x0, [sp, #128]
     530:	mov	x0, x8
     534:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     538:	str	x0, [sp, #136]
     53c:	ldr	x8, [sp, #48]
     540:	add	x0, x8, #0x28
     544:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     548:	add	x8, sp, #0x70
     54c:	str	x0, [sp, #112]
     550:	mov	x0, x8
     554:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     558:	str	x0, [sp, #120]
     55c:	add	x0, sp, #0x88
     560:	add	x1, sp, #0x78
     564:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     568:	tbnz	w0, #0, 570 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x538>
     56c:	b	5f8 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5c0>
     570:	add	x0, sp, #0x88
     574:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     578:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     57c:	add	x8, sp, #0x60
     580:	str	x0, [sp, #96]
     584:	str	x1, [sp, #104]
     588:	mov	x0, x8
     58c:	str	x8, [sp]
     590:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     594:	str	x0, [sp, #88]
     598:	ldr	x0, [sp]
     59c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     5a0:	str	x0, [sp, #80]
     5a4:	ldr	x8, [sp, #88]
     5a8:	ldr	x9, [sp, #80]
     5ac:	cmp	x8, x9
     5b0:	b.eq	5ec <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5b4>  // b.none
     5b4:	ldr	x8, [sp, #48]
     5b8:	add	x0, x8, #0x48
     5bc:	ldr	x1, [sp, #88]
     5c0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     5c4:	tbnz	w0, #0, 5dc <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x5a4>
     5c8:	ldr	x8, [sp, #48]
     5cc:	add	x0, x8, #0x48
     5d0:	ldr	x9, [sp, #88]
     5d4:	ldrb	w1, [x9]
     5d8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
     5dc:	ldr	x8, [sp, #88]
     5e0:	add	x8, x8, #0x1
     5e4:	str	x8, [sp, #88]
     5e8:	b	5a4 <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x56c>
     5ec:	add	x0, sp, #0x88
     5f0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     5f4:	b	55c <_ZN4llvm3opt8OptTableC1ENS_8ArrayRefINS1_4InfoEEEb+0x524>
     5f8:	ldr	x28, [sp, #352]
     5fc:	ldp	x29, x30, [sp, #336]
     600:	add	sp, sp, #0x170
     604:	ret

0000000000000608 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_>:
     608:	sub	sp, sp, #0x50
     60c:	stp	x29, x30, [sp, #64]
     610:	add	x29, sp, #0x40
     614:	stur	x0, [x29, #-16]
     618:	stur	x1, [x29, #-24]
     61c:	ldur	x8, [x29, #-16]
     620:	ldur	x9, [x29, #-24]
     624:	cmp	x8, x9
     628:	b.ne	63c <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x34>  // b.any
     62c:	mov	w8, wzr
     630:	and	w8, w8, #0x1
     634:	sturb	w8, [x29, #-1]
     638:	b	79c <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x194>
     63c:	ldur	x8, [x29, #-16]
     640:	ldr	x0, [x8, #8]
     644:	ldur	x8, [x29, #-24]
     648:	ldr	x1, [x8, #8]
     64c:	bl	2924 <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_>
     650:	stur	w0, [x29, #-28]
     654:	ldur	w9, [x29, #-28]
     658:	cbz	w9, 674 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x6c>
     65c:	ldur	w8, [x29, #-28]
     660:	cmp	w8, #0x0
     664:	cset	w8, lt  // lt = tstop
     668:	and	w8, w8, #0x1
     66c:	sturb	w8, [x29, #-1]
     670:	b	79c <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x194>
     674:	ldur	x8, [x29, #-16]
     678:	ldr	x8, [x8]
     67c:	str	x8, [sp, #24]
     680:	ldur	x8, [x29, #-24]
     684:	ldr	x8, [x8]
     688:	str	x8, [sp, #16]
     68c:	ldr	x8, [sp, #24]
     690:	ldr	x8, [x8]
     694:	mov	w9, #0x0                   	// #0
     698:	str	w9, [sp, #8]
     69c:	cbz	x8, 6b4 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0xac>
     6a0:	ldr	x8, [sp, #16]
     6a4:	ldr	x8, [x8]
     6a8:	cmp	x8, #0x0
     6ac:	cset	w9, ne  // ne = any
     6b0:	str	w9, [sp, #8]
     6b4:	ldr	w8, [sp, #8]
     6b8:	tbnz	w8, #0, 6c0 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0xb8>
     6bc:	b	714 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x10c>
     6c0:	ldr	x8, [sp, #24]
     6c4:	ldr	x0, [x8]
     6c8:	ldr	x8, [sp, #16]
     6cc:	ldr	x1, [x8]
     6d0:	bl	2924 <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_>
     6d4:	str	w0, [sp, #12]
     6d8:	ldr	w9, [sp, #12]
     6dc:	cbz	w9, 6f8 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0xf0>
     6e0:	ldr	w8, [sp, #12]
     6e4:	cmp	w8, #0x0
     6e8:	cset	w8, lt  // lt = tstop
     6ec:	and	w8, w8, #0x1
     6f0:	sturb	w8, [x29, #-1]
     6f4:	b	79c <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x194>
     6f8:	ldr	x8, [sp, #24]
     6fc:	add	x8, x8, #0x8
     700:	str	x8, [sp, #24]
     704:	ldr	x8, [sp, #16]
     708:	add	x8, x8, #0x8
     70c:	str	x8, [sp, #16]
     710:	b	68c <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x84>
     714:	ldur	x8, [x29, #-16]
     718:	ldrb	w9, [x8, #36]
     71c:	cmp	w9, #0x4
     720:	cset	w9, eq  // eq = none
     724:	and	w9, w9, #0x1
     728:	ldur	x8, [x29, #-24]
     72c:	ldrb	w10, [x8, #36]
     730:	cmp	w10, #0x4
     734:	cset	w10, eq  // eq = none
     738:	and	w10, w10, #0x1
     73c:	eor	w9, w9, w10
     740:	mov	w10, #0x0                   	// #0
     744:	str	w10, [sp, #4]
     748:	cbz	w9, 754 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x14c>
     74c:	mov	w8, #0x1                   	// #1
     750:	str	w8, [sp, #4]
     754:	ldr	w8, [sp, #4]
     758:	tbnz	w8, #0, 760 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x158>
     75c:	b	764 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x15c>
     760:	b	784 <_ZN4llvm3optltERKNS0_8OptTable4InfoES4_+0x17c>
     764:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     768:	add	x0, x0, #0x0
     76c:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     770:	add	x1, x1, #0x0
     774:	mov	w2, #0x52                  	// #82
     778:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     77c:	add	x3, x3, #0x0
     780:	bl	0 <__assert_fail>
     784:	ldur	x8, [x29, #-24]
     788:	ldrb	w9, [x8, #36]
     78c:	cmp	w9, #0x4
     790:	cset	w9, eq  // eq = none
     794:	and	w9, w9, #0x1
     798:	sturb	w9, [x29, #-1]
     79c:	ldurb	w8, [x29, #-1]
     7a0:	and	w0, w8, #0x1
     7a4:	ldp	x29, x30, [sp, #64]
     7a8:	add	sp, sp, #0x50
     7ac:	ret

00000000000007b0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>:
     7b0:	sub	sp, sp, #0x50
     7b4:	stp	x29, x30, [sp, #64]
     7b8:	add	x29, sp, #0x40
     7bc:	sub	x8, x29, #0x14
     7c0:	stur	w1, [x29, #-20]
     7c4:	str	x0, [sp, #32]
     7c8:	ldr	x9, [sp, #32]
     7cc:	mov	x0, x8
     7d0:	str	x9, [sp, #16]
     7d4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     7d8:	str	w0, [sp, #28]
     7dc:	ldr	w10, [sp, #28]
     7e0:	cbnz	w10, 7fc <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x4c>
     7e4:	sub	x0, x29, #0x10
     7e8:	mov	x8, xzr
     7ec:	mov	x1, x8
     7f0:	mov	x2, x8
     7f4:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     7f8:	b	890 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0xe0>
     7fc:	ldr	w8, [sp, #28]
     800:	subs	w8, w8, #0x1
     804:	ldr	x0, [sp, #16]
     808:	str	w8, [sp, #12]
     80c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     810:	mov	w8, #0x0                   	// #0
     814:	ldr	w9, [sp, #12]
     818:	cmp	w9, w0
     81c:	str	w8, [sp, #8]
     820:	b.cs	82c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x7c>  // b.hs, b.nlast
     824:	mov	w8, #0x1                   	// #1
     828:	str	w8, [sp, #8]
     82c:	ldr	w8, [sp, #8]
     830:	tbnz	w8, #0, 838 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x88>
     834:	b	83c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0x8c>
     838:	b	85c <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE+0xac>
     83c:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     840:	add	x0, x0, #0x0
     844:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     848:	add	x1, x1, #0x0
     84c:	mov	w2, #0xa5                  	// #165
     850:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     854:	add	x3, x3, #0x0
     858:	bl	0 <__assert_fail>
     85c:	ldr	w1, [sp, #28]
     860:	add	x0, sp, #0x18
     864:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     868:	ldr	w8, [sp, #24]
     86c:	mov	w1, w8
     870:	ldr	x0, [sp, #16]
     874:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     878:	sub	x9, x29, #0x10
     87c:	str	x0, [sp]
     880:	mov	x0, x9
     884:	ldr	x1, [sp]
     888:	ldr	x2, [sp, #16]
     88c:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
     890:	ldur	x0, [x29, #-16]
     894:	ldur	x1, [x29, #-8]
     898:	ldp	x29, x30, [sp, #64]
     89c:	add	sp, sp, #0x50
     8a0:	ret

00000000000008a4 <_ZN4llvm3opt8OptTableD1Ev>:
     8a4:	sub	sp, sp, #0x20
     8a8:	stp	x29, x30, [sp, #16]
     8ac:	add	x29, sp, #0x10
     8b0:	str	x0, [sp, #8]
     8b4:	ldr	x8, [sp, #8]
     8b8:	add	x0, x8, #0x48
     8bc:	str	x8, [sp]
     8c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     8c4:	ldr	x8, [sp]
     8c8:	add	x0, x8, #0x28
     8cc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     8d0:	ldr	x0, [sp]
     8d4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     8d8:	ldp	x29, x30, [sp, #16]
     8dc:	add	sp, sp, #0x20
     8e0:	ret

00000000000008e4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_>:
     8e4:	sub	sp, sp, #0x1e0
     8e8:	stp	x29, x30, [sp, #448]
     8ec:	str	x28, [sp, #464]
     8f0:	add	x29, sp, #0x1c0
     8f4:	sub	x9, x29, #0x28
     8f8:	stur	x8, [x29, #-8]
     8fc:	stur	x1, [x29, #-24]
     900:	stur	x2, [x29, #-16]
     904:	stur	x3, [x29, #-40]
     908:	stur	x4, [x29, #-32]
     90c:	stur	x0, [x29, #-48]
     910:	ldur	x10, [x29, #-48]
     914:	ldr	w11, [x10, #36]
     918:	mov	w12, w11
     91c:	stur	x12, [x29, #-56]
     920:	mov	x0, x10
     924:	str	x9, [sp, #56]
     928:	str	x8, [sp, #48]
     92c:	str	x10, [sp, #40]
     930:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     934:	stur	x0, [x29, #-64]
     938:	ldur	x8, [x29, #-56]
     93c:	ldur	x9, [x29, #-64]
     940:	cmp	x8, x9
     944:	b.cs	aec <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x208>  // b.hs, b.nlast
     948:	ldur	x1, [x29, #-56]
     94c:	ldr	x0, [sp, #40]
     950:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     954:	stur	x0, [x29, #-72]
     958:	ldur	x8, [x29, #-72]
     95c:	ldr	x8, [x8, #56]
     960:	cbz	x8, 984 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0xa0>
     964:	ldur	x0, [x29, #-72]
     968:	ldr	x8, [sp, #56]
     96c:	ldr	q0, [x8, #16]
     970:	stur	q0, [x29, #-96]
     974:	ldur	x1, [x29, #-96]
     978:	ldur	x2, [x29, #-88]
     97c:	bl	b14 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE>
     980:	tbnz	w0, #0, 988 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0xa4>
     984:	b	adc <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1f8>
     988:	add	x8, sp, #0xd0
     98c:	mov	x0, x8
     990:	str	x8, [sp, #32]
     994:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     998:	ldur	x8, [x29, #-72]
     99c:	ldr	x1, [x8, #56]
     9a0:	add	x8, sp, #0xc0
     9a4:	mov	x0, x8
     9a8:	str	x8, [sp, #24]
     9ac:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     9b0:	add	x0, sp, #0xb0
     9b4:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     9b8:	add	x1, x1, #0x0
     9bc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     9c0:	ldr	x2, [sp, #176]
     9c4:	ldr	x3, [sp, #184]
     9c8:	ldr	x0, [sp, #24]
     9cc:	ldr	x1, [sp, #32]
     9d0:	mov	w4, #0xffffffff            	// #-1
     9d4:	mov	w9, #0x1                   	// #1
     9d8:	mov	w10, wzr
     9dc:	and	w5, w10, #0x1
     9e0:	str	w9, [sp, #20]
     9e4:	str	w10, [sp, #16]
     9e8:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EES0_ib>
     9ec:	ldr	w9, [sp, #16]
     9f0:	ldr	w10, [sp, #20]
     9f4:	and	w11, w9, w10
     9f8:	strb	w11, [sp, #175]
     9fc:	ldr	x0, [sp, #48]
     a00:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     a04:	ldr	x8, [sp, #32]
     a08:	str	x8, [sp, #160]
     a0c:	ldr	x0, [sp, #160]
     a10:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     a14:	str	x0, [sp, #152]
     a18:	ldr	x0, [sp, #160]
     a1c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     a20:	str	x0, [sp, #144]
     a24:	ldr	x8, [sp, #152]
     a28:	ldr	x9, [sp, #144]
     a2c:	cmp	x8, x9
     a30:	b.eq	ab4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1d0>  // b.none
     a34:	ldr	x8, [sp, #152]
     a38:	ldr	q0, [x8]
     a3c:	add	x0, sp, #0x80
     a40:	str	q0, [sp, #128]
     a44:	ldr	x8, [sp, #56]
     a48:	ldr	q0, [x8]
     a4c:	str	q0, [sp, #112]
     a50:	ldr	x1, [sp, #112]
     a54:	ldr	x2, [sp, #120]
     a58:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     a5c:	tbnz	w0, #0, a64 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x180>
     a60:	b	aa4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1c0>
     a64:	ldr	q0, [sp, #128]
     a68:	str	q0, [sp, #96]
     a6c:	ldr	x1, [sp, #96]
     a70:	ldr	x2, [sp, #104]
     a74:	sub	x0, x29, #0x28
     a78:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     a7c:	cbz	w0, aa4 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1c0>
     a80:	add	x8, sp, #0x40
     a84:	str	x8, [sp, #8]
     a88:	add	x0, sp, #0x80
     a8c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     a90:	ldr	x0, [sp, #48]
     a94:	ldr	x1, [sp, #8]
     a98:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     a9c:	ldr	x0, [sp, #8]
     aa0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     aa4:	ldr	x8, [sp, #152]
     aa8:	add	x8, x8, #0x10
     aac:	str	x8, [sp, #152]
     ab0:	b	a24 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x140>
     ab4:	mov	w8, #0x1                   	// #1
     ab8:	and	w8, w8, #0x1
     abc:	strb	w8, [sp, #175]
     ac0:	ldrb	w8, [sp, #175]
     ac4:	tbnz	w8, #0, ad0 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x1ec>
     ac8:	ldr	x0, [sp, #48]
     acc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     ad0:	add	x0, sp, #0xd0
     ad4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     ad8:	b	b04 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x220>
     adc:	ldur	x8, [x29, #-56]
     ae0:	add	x8, x8, #0x1
     ae4:	stur	x8, [x29, #-56]
     ae8:	b	938 <_ZNK4llvm3opt8OptTable23suggestValueCompletionsB5cxx11ENS_9StringRefES2_+0x54>
     aec:	ldr	x8, [sp, #48]
     af0:	str	xzr, [x8]
     af4:	str	xzr, [x8, #8]
     af8:	str	xzr, [x8, #16]
     afc:	mov	x0, x8
     b00:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     b04:	ldr	x28, [sp, #464]
     b08:	ldp	x29, x30, [sp, #448]
     b0c:	add	sp, sp, #0x1e0
     b10:	ret

0000000000000b14 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE>:
     b14:	sub	sp, sp, #0xd0
     b18:	stp	x29, x30, [sp, #192]
     b1c:	add	x29, sp, #0xc0
     b20:	stur	x1, [x29, #-24]
     b24:	stur	x2, [x29, #-16]
     b28:	stur	x0, [x29, #-32]
     b2c:	ldur	x8, [x29, #-32]
     b30:	ldr	x8, [x8]
     b34:	cbz	x8, c30 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x11c>
     b38:	stur	xzr, [x29, #-40]
     b3c:	ldur	x8, [x29, #-32]
     b40:	ldr	x8, [x8]
     b44:	ldur	x9, [x29, #-40]
     b48:	mov	x10, #0x8                   	// #8
     b4c:	mul	x9, x10, x9
     b50:	add	x8, x8, x9
     b54:	ldr	x8, [x8]
     b58:	cbz	x8, c30 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x11c>
     b5c:	ldur	q0, [x29, #-24]
     b60:	stur	q0, [x29, #-64]
     b64:	ldur	x8, [x29, #-32]
     b68:	ldr	x8, [x8]
     b6c:	ldur	x9, [x29, #-40]
     b70:	mov	x10, #0x8                   	// #8
     b74:	mul	x9, x10, x9
     b78:	add	x8, x8, x9
     b7c:	ldr	x1, [x8]
     b80:	add	x8, sp, #0x2f
     b84:	mov	x0, x8
     b88:	str	x1, [sp, #32]
     b8c:	str	x8, [sp, #24]
     b90:	bl	0 <_ZNSaIcEC1Ev>
     b94:	add	x8, sp, #0x30
     b98:	mov	x0, x8
     b9c:	ldr	x1, [sp, #32]
     ba0:	ldr	x2, [sp, #24]
     ba4:	str	x8, [sp, #16]
     ba8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     bac:	ldur	x8, [x29, #-32]
     bb0:	ldr	x1, [x8, #8]
     bb4:	add	x8, sp, #0x50
     bb8:	str	x8, [sp, #8]
     bbc:	ldr	x0, [sp, #16]
     bc0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     bc4:	sub	x0, x29, #0x50
     bc8:	ldr	x1, [sp, #8]
     bcc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     bd0:	ldur	x0, [x29, #-64]
     bd4:	ldur	x1, [x29, #-56]
     bd8:	ldur	x2, [x29, #-80]
     bdc:	ldur	x3, [x29, #-72]
     be0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     be4:	ldr	x8, [sp, #8]
     be8:	str	w0, [sp, #4]
     bec:	mov	x0, x8
     bf0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     bf4:	ldr	x0, [sp, #16]
     bf8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     bfc:	ldr	x0, [sp, #24]
     c00:	bl	0 <_ZNSaIcED1Ev>
     c04:	ldr	w11, [sp, #4]
     c08:	tbnz	w11, #0, c10 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0xfc>
     c0c:	b	c20 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x10c>
     c10:	mov	w8, #0x1                   	// #1
     c14:	and	w8, w8, #0x1
     c18:	sturb	w8, [x29, #-1]
     c1c:	b	c3c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x128>
     c20:	ldur	x8, [x29, #-40]
     c24:	add	x8, x8, #0x1
     c28:	stur	x8, [x29, #-40]
     c2c:	b	b3c <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE+0x28>
     c30:	mov	w8, wzr
     c34:	and	w8, w8, #0x1
     c38:	sturb	w8, [x29, #-1]
     c3c:	ldurb	w8, [x29, #-1]
     c40:	and	w0, w8, #0x1
     c44:	ldp	x29, x30, [sp, #192]
     c48:	add	sp, sp, #0xd0
     c4c:	ret

0000000000000c50 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt>:
     c50:	sub	sp, sp, #0x1e0
     c54:	stp	x29, x30, [sp, #448]
     c58:	str	x28, [sp, #464]
     c5c:	add	x29, sp, #0x1c0
     c60:	sub	x9, x29, #0x44
     c64:	mov	w10, wzr
     c68:	mov	w11, #0x1                   	// #1
     c6c:	stur	x8, [x9, #60]
     c70:	stur	x1, [x9, #44]
     c74:	stur	x2, [x9, #52]
     c78:	stur	x0, [x9, #36]
     c7c:	sturh	w3, [x29, #-34]
     c80:	ldur	x12, [x9, #36]
     c84:	and	w10, w10, w11
     c88:	sturb	w10, [x29, #-35]
     c8c:	mov	x0, x8
     c90:	str	x9, [sp, #112]
     c94:	str	x8, [sp, #104]
     c98:	str	x12, [sp, #96]
     c9c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     ca0:	ldr	x8, [sp, #96]
     ca4:	ldr	w10, [x8, #36]
     ca8:	mov	w9, w10
     cac:	ldr	x12, [sp, #112]
     cb0:	stur	x9, [x12, #20]
     cb4:	mov	x0, x8
     cb8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     cbc:	ldr	x8, [sp, #112]
     cc0:	stur	x0, [x8, #12]
     cc4:	ldr	x8, [sp, #112]
     cc8:	ldur	x9, [x8, #20]
     ccc:	ldur	x10, [x8, #12]
     cd0:	cmp	x9, x10
     cd4:	b.cs	f8c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x33c>  // b.hs, b.nlast
     cd8:	ldr	x8, [sp, #112]
     cdc:	ldur	x1, [x8, #20]
     ce0:	ldr	x0, [sp, #96]
     ce4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     ce8:	ldr	x8, [sp, #112]
     cec:	stur	x0, [x8, #4]
     cf0:	ldur	x9, [x8, #4]
     cf4:	ldr	x9, [x9]
     cf8:	cbz	x9, d1c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0xcc>
     cfc:	ldr	x8, [sp, #112]
     d00:	ldur	x9, [x8, #4]
     d04:	ldr	x9, [x9, #16]
     d08:	cbnz	x9, d20 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0xd0>
     d0c:	ldr	x8, [sp, #112]
     d10:	ldur	x9, [x8, #4]
     d14:	ldrh	w10, [x9, #40]
     d18:	cbnz	w10, d20 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0xd0>
     d1c:	b	f78 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x328>
     d20:	ldr	x8, [sp, #112]
     d24:	ldur	x9, [x8, #4]
     d28:	ldrh	w10, [x9, #38]
     d2c:	ldurh	w11, [x29, #-34]
     d30:	and	w10, w10, w11
     d34:	cbz	w10, d3c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0xec>
     d38:	b	f78 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x328>
     d3c:	ldr	x8, [sp, #112]
     d40:	str	wzr, [x8]
     d44:	ldr	x8, [sp, #112]
     d48:	ldur	x9, [x8, #4]
     d4c:	ldr	x9, [x9]
     d50:	ldrsw	x10, [x8]
     d54:	mov	x11, #0x8                   	// #8
     d58:	mul	x10, x11, x10
     d5c:	add	x9, x9, x10
     d60:	ldr	x9, [x9]
     d64:	cbz	x9, f78 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x328>
     d68:	ldr	x8, [sp, #112]
     d6c:	ldur	x9, [x8, #4]
     d70:	ldr	x9, [x9]
     d74:	ldrsw	x10, [x8]
     d78:	mov	x11, #0x8                   	// #8
     d7c:	mul	x10, x11, x10
     d80:	add	x9, x9, x10
     d84:	ldr	x1, [x9]
     d88:	sub	x9, x29, #0xa9
     d8c:	mov	x0, x9
     d90:	str	x1, [sp, #88]
     d94:	str	x9, [sp, #80]
     d98:	bl	0 <_ZNSaIcEC1Ev>
     d9c:	sub	x8, x29, #0xa8
     da0:	mov	x0, x8
     da4:	ldr	x1, [sp, #88]
     da8:	ldr	x2, [sp, #80]
     dac:	str	x8, [sp, #72]
     db0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     db4:	ldr	x8, [sp, #112]
     db8:	ldur	x9, [x8, #4]
     dbc:	ldr	x1, [x9, #8]
     dc0:	sub	x9, x29, #0xd1
     dc4:	mov	x0, x9
     dc8:	str	x1, [sp, #64]
     dcc:	str	x9, [sp, #56]
     dd0:	bl	0 <_ZNSaIcEC1Ev>
     dd4:	sub	x8, x29, #0xd0
     dd8:	mov	x0, x8
     ddc:	ldr	x1, [sp, #64]
     de0:	ldr	x2, [sp, #56]
     de4:	str	x8, [sp, #48]
     de8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
     dec:	sub	x8, x29, #0x88
     df0:	str	x8, [sp, #40]
     df4:	ldr	x0, [sp, #72]
     df8:	ldr	x1, [sp, #48]
     dfc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     e00:	sub	x8, x29, #0x68
     e04:	ldr	x0, [sp, #40]
     e08:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     e0c:	add	x1, x1, #0x0
     e10:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     e14:	ldr	x0, [sp, #40]
     e18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     e1c:	ldr	x0, [sp, #48]
     e20:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     e24:	ldr	x0, [sp, #56]
     e28:	bl	0 <_ZNSaIcED1Ev>
     e2c:	ldr	x0, [sp, #72]
     e30:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     e34:	ldr	x0, [sp, #80]
     e38:	bl	0 <_ZNSaIcED1Ev>
     e3c:	ldr	x8, [sp, #112]
     e40:	ldur	x9, [x8, #4]
     e44:	ldr	x9, [x9, #16]
     e48:	cbz	x9, e60 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x210>
     e4c:	ldr	x8, [sp, #112]
     e50:	ldur	x9, [x8, #4]
     e54:	ldr	x1, [x9, #16]
     e58:	sub	x0, x29, #0x68
     e5c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
     e60:	add	x8, sp, #0xd8
     e64:	mov	x0, x8
     e68:	sub	x1, x29, #0x68
     e6c:	str	x8, [sp, #32]
     e70:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     e74:	ldr	x8, [sp, #112]
     e78:	ldur	q0, [x8, #44]
     e7c:	str	q0, [sp, #192]
     e80:	ldr	x1, [sp, #192]
     e84:	ldr	x2, [sp, #200]
     e88:	ldr	x0, [sp, #32]
     e8c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     e90:	mov	w9, wzr
     e94:	mov	w10, #0x1                   	// #1
     e98:	and	w11, w9, #0x1
     e9c:	strb	w11, [sp, #127]
     ea0:	and	w9, w9, w10
     ea4:	strb	w9, [sp, #126]
     ea8:	mov	w9, #0x0                   	// #0
     eac:	str	w9, [sp, #28]
     eb0:	tbnz	w0, #0, eb8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x268>
     eb4:	b	f14 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2c4>
     eb8:	add	x8, sp, #0x80
     ebc:	str	x8, [sp, #16]
     ec0:	sub	x0, x29, #0x18
     ec4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     ec8:	mov	w9, #0x1                   	// #1
     ecc:	and	w10, w9, #0x1
     ed0:	strb	w10, [sp, #127]
     ed4:	add	x8, sp, #0xa0
     ed8:	str	x8, [sp, #8]
     edc:	ldr	x0, [sp, #16]
     ee0:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     ee4:	add	x1, x1, #0x0
     ee8:	str	w9, [sp, #4]
     eec:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     ef0:	ldr	w9, [sp, #4]
     ef4:	and	w10, w9, w9
     ef8:	strb	w10, [sp, #126]
     efc:	sub	x0, x29, #0x68
     f00:	ldr	x1, [sp, #8]
     f04:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
     f08:	cmp	w0, #0x0
     f0c:	cset	w9, ne  // ne = any
     f10:	str	w9, [sp, #28]
     f14:	ldr	w8, [sp, #28]
     f18:	ldrb	w9, [sp, #126]
     f1c:	str	w8, [sp]
     f20:	tbnz	w9, #0, f28 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2d8>
     f24:	b	f30 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2e0>
     f28:	add	x0, sp, #0xa0
     f2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     f30:	ldrb	w8, [sp, #127]
     f34:	tbnz	w8, #0, f3c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2ec>
     f38:	b	f44 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x2f4>
     f3c:	add	x0, sp, #0x80
     f40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     f44:	ldr	w8, [sp]
     f48:	tbnz	w8, #0, f50 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x300>
     f4c:	b	f5c <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x30c>
     f50:	ldr	x0, [sp, #104]
     f54:	sub	x1, x29, #0x68
     f58:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     f5c:	sub	x0, x29, #0x68
     f60:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
     f64:	ldr	x8, [sp, #112]
     f68:	ldr	w9, [x8]
     f6c:	add	w9, w9, #0x1
     f70:	str	w9, [x8]
     f74:	b	d44 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0xf4>
     f78:	ldr	x8, [sp, #112]
     f7c:	ldur	x9, [x8, #20]
     f80:	add	x9, x9, #0x1
     f84:	stur	x9, [x8, #20]
     f88:	b	cc4 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x74>
     f8c:	mov	w8, #0x1                   	// #1
     f90:	and	w8, w8, #0x1
     f94:	sturb	w8, [x29, #-35]
     f98:	ldurb	w8, [x29, #-35]
     f9c:	tbnz	w8, #0, fa8 <_ZNK4llvm3opt8OptTable12findByPrefixB5cxx11ENS_9StringRefEt+0x358>
     fa0:	ldr	x0, [sp, #104]
     fa4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
     fa8:	ldr	x28, [sp, #464]
     fac:	ldp	x29, x30, [sp, #448]
     fb0:	add	sp, sp, #0x1e0
     fb4:	ret

0000000000000fb8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj>:
     fb8:	stp	x29, x30, [sp, #-32]!
     fbc:	str	x28, [sp, #16]
     fc0:	mov	x29, sp
     fc4:	sub	sp, sp, #0x280
     fc8:	mov	w8, #0x1                   	// #1
     fcc:	sub	x9, x29, #0x10
     fd0:	stur	x1, [x29, #-16]
     fd4:	stur	x2, [x29, #-8]
     fd8:	stur	x0, [x29, #-24]
     fdc:	stur	x3, [x29, #-32]
     fe0:	stur	w4, [x29, #-36]
     fe4:	stur	w5, [x29, #-40]
     fe8:	stur	w6, [x29, #-44]
     fec:	ldur	x10, [x29, #-24]
     ff0:	mov	x0, x9
     ff4:	str	w8, [sp, #140]
     ff8:	str	x10, [sp, #128]
     ffc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1000:	ldr	w8, [sp, #140]
    1004:	eor	w11, w0, w8
    1008:	tbnz	w11, #0, 1010 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x58>
    100c:	b	1014 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x5c>
    1010:	b	1034 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x7c>
    1014:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1018:	add	x0, x0, #0x0
    101c:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1020:	add	x1, x1, #0x0
    1024:	mov	w2, #0xfc                  	// #252
    1028:	adrp	x3, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    102c:	add	x3, x3, #0x0
    1030:	bl	0 <__assert_fail>
    1034:	mov	w8, #0xffffffff            	// #-1
    1038:	stur	w8, [x29, #-48]
    103c:	sub	x9, x29, #0x58
    1040:	mov	x0, x9
    1044:	ldr	x1, [sp, #128]
    1048:	str	x9, [sp, #120]
    104c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1050:	ldr	x9, [sp, #128]
    1054:	ldr	w8, [x9, #36]
    1058:	mov	w1, w8
    105c:	ldr	x0, [sp, #120]
    1060:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1064:	sub	x9, x29, #0x48
    1068:	stur	x0, [x29, #-72]
    106c:	stur	x1, [x29, #-64]
    1070:	stur	x9, [x29, #-56]
    1074:	ldur	x0, [x29, #-56]
    1078:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    107c:	stur	x0, [x29, #-96]
    1080:	ldur	x0, [x29, #-56]
    1084:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1088:	stur	x0, [x29, #-104]
    108c:	ldur	x8, [x29, #-96]
    1090:	ldur	x9, [x29, #-104]
    1094:	cmp	x8, x9
    1098:	b.eq	13a4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3ec>  // b.none
    109c:	ldur	x8, [x29, #-96]
    10a0:	stur	x8, [x29, #-112]
    10a4:	ldur	x8, [x29, #-112]
    10a8:	ldr	x1, [x8, #8]
    10ac:	sub	x8, x29, #0x80
    10b0:	mov	x0, x8
    10b4:	str	x8, [sp, #112]
    10b8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    10bc:	ldr	x0, [sp, #112]
    10c0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    10c4:	tbnz	w0, #0, 10e0 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x128>
    10c8:	sub	x0, x29, #0x80
    10cc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    10d0:	ldur	w8, [x29, #-44]
    10d4:	mov	w9, w8
    10d8:	cmp	x0, x9
    10dc:	b.cs	10e4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x12c>  // b.hs, b.nlast
    10e0:	b	1394 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3dc>
    10e4:	ldur	w8, [x29, #-36]
    10e8:	cbz	w8, 1104 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x14c>
    10ec:	ldur	x8, [x29, #-112]
    10f0:	ldrh	w9, [x8, #38]
    10f4:	ldur	w10, [x29, #-36]
    10f8:	and	w9, w9, w10
    10fc:	cbnz	w9, 1104 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x14c>
    1100:	b	1394 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3dc>
    1104:	ldur	x8, [x29, #-112]
    1108:	ldrh	w9, [x8, #38]
    110c:	ldur	w10, [x29, #-40]
    1110:	and	w9, w9, w10
    1114:	cbz	w9, 111c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x164>
    1118:	b	1394 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3dc>
    111c:	ldur	x8, [x29, #-112]
    1120:	ldr	x8, [x8]
    1124:	cbnz	x8, 112c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x174>
    1128:	b	1394 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3dc>
    112c:	sub	x0, x29, #0x90
    1130:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1134:	sub	x0, x29, #0xa0
    1138:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    113c:	sub	x0, x29, #0x80
    1140:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1144:	sturb	w0, [x29, #-161]
    1148:	ldurb	w8, [x29, #-161]
    114c:	mov	w9, #0x1                   	// #1
    1150:	cmp	w8, #0x3d
    1154:	str	w9, [sp, #108]
    1158:	b.eq	116c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1b4>  // b.none
    115c:	ldurb	w8, [x29, #-161]
    1160:	cmp	w8, #0x3a
    1164:	cset	w8, eq  // eq = none
    1168:	str	w8, [sp, #108]
    116c:	ldr	w8, [sp, #108]
    1170:	and	w8, w8, #0x1
    1174:	sturb	w8, [x29, #-162]
    1178:	sub	x8, x29, #0xc8
    117c:	sub	x0, x29, #0x10
    1180:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1184:	ldurb	w9, [x29, #-162]
    1188:	tbnz	w9, #0, 1190 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x1d8>
    118c:	b	123c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x284>
    1190:	ldurb	w1, [x29, #-161]
    1194:	sub	x8, x29, #0xe8
    1198:	str	x8, [sp, #96]
    119c:	sub	x9, x29, #0x10
    11a0:	mov	x0, x9
    11a4:	str	x9, [sp, #88]
    11a8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    11ac:	sub	x8, x29, #0xf8
    11b0:	str	x8, [sp, #80]
    11b4:	sub	x9, x29, #0x90
    11b8:	mov	x0, x9
    11bc:	sub	x1, x29, #0xa0
    11c0:	str	x9, [sp, #72]
    11c4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    11c8:	ldr	x0, [sp, #80]
    11cc:	ldr	x1, [sp, #96]
    11d0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    11d4:	add	x8, sp, #0x168
    11d8:	str	x8, [sp, #64]
    11dc:	ldr	x9, [sp, #72]
    11e0:	mov	x0, x9
    11e4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    11e8:	sub	x0, x29, #0xc8
    11ec:	ldr	x1, [sp, #64]
    11f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
    11f4:	ldr	x8, [sp, #64]
    11f8:	mov	x0, x8
    11fc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    1200:	ldurb	w1, [x29, #-161]
    1204:	ldr	x0, [sp, #88]
    1208:	mov	x8, xzr
    120c:	mov	x2, x8
    1210:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1214:	ldr	x8, [sp, #72]
    1218:	str	x0, [sp, #56]
    121c:	mov	x0, x8
    1220:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1224:	ldr	x8, [sp, #56]
    1228:	cmp	x8, x0
    122c:	b.ne	123c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x284>  // b.any
    1230:	ldurb	w1, [x29, #-161]
    1234:	sub	x0, x29, #0xc8
    1238:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
    123c:	str	wzr, [sp, #356]
    1240:	ldur	x8, [x29, #-112]
    1244:	ldr	x8, [x8]
    1248:	ldrsw	x9, [sp, #356]
    124c:	mov	x10, #0x8                   	// #8
    1250:	mul	x9, x10, x9
    1254:	add	x8, x8, x9
    1258:	ldr	x8, [x8]
    125c:	str	x8, [sp, #344]
    1260:	ldr	x8, [sp, #344]
    1264:	cbz	x8, 138c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3d4>
    1268:	ldr	x0, [sp, #344]
    126c:	add	x8, sp, #0x120
    1270:	str	x8, [sp, #48]
    1274:	sub	x1, x29, #0x80
    1278:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    127c:	add	x8, sp, #0x138
    1280:	str	x8, [sp, #40]
    1284:	ldr	x0, [sp, #48]
    1288:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    128c:	add	x8, sp, #0x110
    1290:	mov	x0, x8
    1294:	ldr	x1, [sp, #40]
    1298:	str	x8, [sp, #32]
    129c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    12a0:	add	x0, sp, #0xf8
    12a4:	sub	x1, x29, #0xc8
    12a8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    12ac:	ldur	w4, [x29, #-48]
    12b0:	ldr	x1, [sp, #248]
    12b4:	ldr	x2, [sp, #256]
    12b8:	ldr	x0, [sp, #32]
    12bc:	mov	w9, #0x1                   	// #1
    12c0:	and	w3, w9, #0x1
    12c4:	bl	0 <_ZNK4llvm9StringRef13edit_distanceES0_bj>
    12c8:	str	w0, [sp, #268]
    12cc:	sub	x0, x29, #0xa0
    12d0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    12d4:	tbnz	w0, #0, 12dc <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x324>
    12d8:	b	12f4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x33c>
    12dc:	ldurb	w8, [x29, #-162]
    12e0:	tbnz	w8, #0, 12e8 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x330>
    12e4:	b	12f4 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x33c>
    12e8:	ldr	w8, [sp, #268]
    12ec:	add	w8, w8, #0x1
    12f0:	str	w8, [sp, #268]
    12f4:	ldr	w8, [sp, #268]
    12f8:	ldur	w9, [x29, #-48]
    12fc:	cmp	w8, w9
    1300:	b.cs	1374 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x3bc>  // b.hs, b.nlast
    1304:	ldr	w8, [sp, #268]
    1308:	stur	w8, [x29, #-48]
    130c:	add	x9, sp, #0xa8
    1310:	mov	x0, x9
    1314:	add	x1, sp, #0x138
    1318:	str	x9, [sp, #24]
    131c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1320:	add	x9, sp, #0x90
    1324:	mov	x0, x9
    1328:	sub	x1, x29, #0xa0
    132c:	str	x9, [sp, #16]
    1330:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1334:	add	x9, sp, #0xc0
    1338:	mov	x8, x9
    133c:	ldr	x0, [sp, #24]
    1340:	ldr	x1, [sp, #16]
    1344:	str	x9, [sp, #8]
    1348:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    134c:	add	x8, sp, #0xd8
    1350:	str	x8, [sp]
    1354:	ldr	x0, [sp, #8]
    1358:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    135c:	ldur	x0, [x29, #-32]
    1360:	ldr	x1, [sp]
    1364:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
    1368:	ldr	x8, [sp]
    136c:	mov	x0, x8
    1370:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    1374:	add	x0, sp, #0x138
    1378:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    137c:	ldr	w8, [sp, #356]
    1380:	add	w8, w8, #0x1
    1384:	str	w8, [sp, #356]
    1388:	b	1240 <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0x288>
    138c:	sub	x0, x29, #0xc8
    1390:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    1394:	ldur	x8, [x29, #-96]
    1398:	add	x8, x8, #0x40
    139c:	stur	x8, [x29, #-96]
    13a0:	b	108c <_ZNK4llvm3opt8OptTable11findNearestENS_9StringRefERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEjjj+0xd4>
    13a4:	ldur	w0, [x29, #-48]
    13a8:	add	sp, sp, #0x280
    13ac:	ldr	x28, [sp, #16]
    13b0:	ldp	x29, x30, [sp], #32
    13b4:	ret

00000000000013b8 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_>:
    13b8:	sub	sp, sp, #0x70
    13bc:	stp	x29, x30, [sp, #96]
    13c0:	add	x29, sp, #0x60
    13c4:	stur	x0, [x29, #-16]
    13c8:	stur	x1, [x29, #-24]
    13cc:	stur	x2, [x29, #-32]
    13d0:	ldur	x8, [x29, #-16]
    13d4:	ldr	w9, [x8, #36]
    13d8:	mov	w10, w9
    13dc:	stur	x10, [x29, #-40]
    13e0:	mov	x0, x8
    13e4:	str	x8, [sp, #16]
    13e8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    13ec:	str	x0, [sp, #48]
    13f0:	ldur	x8, [x29, #-40]
    13f4:	ldr	x9, [sp, #48]
    13f8:	cmp	x8, x9
    13fc:	b.cs	146c <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0xb4>  // b.hs, b.nlast
    1400:	ldur	x1, [x29, #-40]
    1404:	ldr	x0, [sp, #16]
    1408:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    140c:	str	x0, [sp, #40]
    1410:	ldr	x0, [sp, #40]
    1414:	ldur	x1, [x29, #-24]
    1418:	add	x8, sp, #0x18
    141c:	str	x0, [sp, #8]
    1420:	mov	x0, x8
    1424:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1428:	ldr	x1, [sp, #24]
    142c:	ldr	x2, [sp, #32]
    1430:	ldr	x0, [sp, #8]
    1434:	bl	b14 <_ZL13optionMatchesRKN4llvm3opt8OptTable4InfoENS_9StringRefE>
    1438:	tbnz	w0, #0, 1440 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x88>
    143c:	b	145c <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0xa4>
    1440:	ldur	x8, [x29, #-32]
    1444:	ldr	x9, [sp, #40]
    1448:	str	x8, [x9, #56]
    144c:	mov	w10, #0x1                   	// #1
    1450:	and	w10, w10, #0x1
    1454:	sturb	w10, [x29, #-1]
    1458:	b	1478 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0xc0>
    145c:	ldur	x8, [x29, #-40]
    1460:	add	x8, x8, #0x1
    1464:	stur	x8, [x29, #-40]
    1468:	b	13f0 <_ZN4llvm3opt8OptTable9addValuesEPKcS3_+0x38>
    146c:	mov	w8, wzr
    1470:	and	w8, w8, #0x1
    1474:	sturb	w8, [x29, #-1]
    1478:	ldurb	w8, [x29, #-1]
    147c:	and	w0, w8, #0x1
    1480:	ldp	x29, x30, [sp, #96]
    1484:	add	sp, sp, #0x70
    1488:	ret

000000000000148c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj>:
    148c:	sub	sp, sp, #0x1c0
    1490:	stp	x29, x30, [sp, #416]
    1494:	str	x28, [sp, #432]
    1498:	add	x29, sp, #0x1a0
    149c:	sub	x8, x29, #0x48
    14a0:	stur	x0, [x29, #-16]
    14a4:	stur	x1, [x29, #-24]
    14a8:	stur	x2, [x29, #-32]
    14ac:	stur	w3, [x29, #-36]
    14b0:	stur	w4, [x29, #-40]
    14b4:	ldur	x9, [x29, #-16]
    14b8:	ldur	x10, [x29, #-32]
    14bc:	ldr	w11, [x10]
    14c0:	stur	w11, [x29, #-44]
    14c4:	ldur	x10, [x29, #-24]
    14c8:	ldur	x12, [x29, #-32]
    14cc:	ldr	w1, [x12]
    14d0:	ldr	x12, [x10]
    14d4:	ldr	x12, [x12]
    14d8:	mov	x0, x10
    14dc:	str	x8, [sp, #96]
    14e0:	str	x9, [sp, #88]
    14e4:	blr	x12
    14e8:	stur	x0, [x29, #-56]
    14ec:	ldr	x8, [sp, #88]
    14f0:	add	x0, x8, #0x28
    14f4:	ldur	x1, [x29, #-56]
    14f8:	ldr	x9, [sp, #96]
    14fc:	str	x0, [sp, #80]
    1500:	mov	x0, x9
    1504:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1508:	ldur	x1, [x29, #-72]
    150c:	ldur	x2, [x29, #-64]
    1510:	ldr	x0, [sp, #80]
    1514:	bl	18c4 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE>
    1518:	tbnz	w0, #0, 1520 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x94>
    151c:	b	15a8 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x11c>
    1520:	mov	x0, #0x58                  	// #88
    1524:	bl	0 <_Znwm>
    1528:	ldr	x8, [sp, #88]
    152c:	ldr	w1, [x8, #28]
    1530:	sub	x9, x29, #0x5c
    1534:	str	x0, [sp, #72]
    1538:	mov	x0, x9
    153c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1540:	ldur	w10, [x29, #-92]
    1544:	mov	w1, w10
    1548:	ldr	x0, [sp, #88]
    154c:	bl	7b0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    1550:	stur	x0, [x29, #-88]
    1554:	stur	x1, [x29, #-80]
    1558:	ldur	x1, [x29, #-56]
    155c:	sub	x0, x29, #0x70
    1560:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1564:	ldur	x8, [x29, #-32]
    1568:	ldr	w10, [x8]
    156c:	add	w11, w10, #0x1
    1570:	str	w11, [x8]
    1574:	ldur	x6, [x29, #-56]
    1578:	ldur	x1, [x29, #-88]
    157c:	ldur	x2, [x29, #-80]
    1580:	ldur	x3, [x29, #-112]
    1584:	ldur	x4, [x29, #-104]
    1588:	ldr	x0, [sp, #72]
    158c:	mov	w5, w10
    1590:	mov	x8, xzr
    1594:	mov	x7, x8
    1598:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    159c:	ldr	x8, [sp, #72]
    15a0:	stur	x8, [x29, #-8]
    15a4:	b	18b0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x424>
    15a8:	ldr	x0, [sp, #88]
    15ac:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    15b0:	ldr	x8, [sp, #88]
    15b4:	ldr	w9, [x8, #36]
    15b8:	mov	w10, w9
    15bc:	mov	x11, #0x40                  	// #64
    15c0:	mul	x10, x11, x10
    15c4:	add	x10, x0, x10
    15c8:	stur	x10, [x29, #-120]
    15cc:	mov	x0, x8
    15d0:	str	x11, [sp, #64]
    15d4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    15d8:	ldr	x8, [sp, #88]
    15dc:	str	x0, [sp, #56]
    15e0:	mov	x0, x8
    15e4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    15e8:	ldr	x8, [sp, #64]
    15ec:	mul	x10, x8, x0
    15f0:	ldr	x11, [sp, #56]
    15f4:	add	x10, x11, x10
    15f8:	stur	x10, [x29, #-128]
    15fc:	ldur	x1, [x29, #-56]
    1600:	sub	x10, x29, #0xa0
    1604:	mov	x0, x10
    1608:	str	x10, [sp, #48]
    160c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1610:	ldr	x8, [sp, #88]
    1614:	add	x1, x8, #0x48
    1618:	sub	x0, x29, #0xb0
    161c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1620:	ldur	x1, [x29, #-176]
    1624:	ldur	x2, [x29, #-168]
    1628:	ldr	x0, [sp, #48]
    162c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1630:	sub	x8, x29, #0x90
    1634:	stur	x0, [x29, #-144]
    1638:	stur	x1, [x29, #-136]
    163c:	ldur	x0, [x29, #-120]
    1640:	ldur	x1, [x29, #-128]
    1644:	str	x0, [sp, #40]
    1648:	mov	x0, x8
    164c:	str	x1, [sp, #32]
    1650:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1654:	sub	x2, x29, #0xb8
    1658:	stur	x0, [x29, #-184]
    165c:	ldr	x0, [sp, #40]
    1660:	ldr	x1, [sp, #32]
    1664:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1668:	stur	x0, [x29, #-120]
    166c:	ldur	x8, [x29, #-120]
    1670:	ldur	x9, [x29, #-128]
    1674:	cmp	x8, x9
    1678:	b.eq	1794 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x308>  // b.none
    167c:	stur	wzr, [x29, #-188]
    1680:	ldur	x8, [x29, #-120]
    1684:	ldur	x9, [x29, #-128]
    1688:	cmp	x8, x9
    168c:	b.eq	16e0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x254>  // b.none
    1690:	ldur	x0, [x29, #-120]
    1694:	ldur	x1, [x29, #-56]
    1698:	add	x8, sp, #0xd0
    169c:	str	x0, [sp, #24]
    16a0:	mov	x0, x8
    16a4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    16a8:	ldr	x8, [sp, #88]
    16ac:	ldrb	w9, [x8, #24]
    16b0:	ldr	x1, [sp, #208]
    16b4:	ldr	x2, [sp, #216]
    16b8:	ldr	x0, [sp, #24]
    16bc:	and	w3, w9, #0x1
    16c0:	bl	19bc <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb>
    16c4:	stur	w0, [x29, #-188]
    16c8:	cbz	w0, 16d0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x244>
    16cc:	b	16e0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x254>
    16d0:	ldur	x8, [x29, #-120]
    16d4:	add	x8, x8, #0x40
    16d8:	stur	x8, [x29, #-120]
    16dc:	b	1680 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1f4>
    16e0:	ldur	x8, [x29, #-120]
    16e4:	ldur	x9, [x29, #-128]
    16e8:	cmp	x8, x9
    16ec:	b.ne	16f4 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x268>  // b.any
    16f0:	b	1794 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x308>
    16f4:	ldur	x1, [x29, #-120]
    16f8:	add	x0, sp, #0xc0
    16fc:	ldr	x2, [sp, #88]
    1700:	bl	0 <_ZN4llvm3opt6OptionC1EPKNS0_8OptTable4InfoEPKS2_>
    1704:	ldur	w8, [x29, #-36]
    1708:	cbz	w8, 1720 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x294>
    170c:	ldur	w1, [x29, #-36]
    1710:	add	x0, sp, #0xc0
    1714:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1718:	tbnz	w0, #0, 1720 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x294>
    171c:	b	1784 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2f8>
    1720:	ldur	w1, [x29, #-40]
    1724:	add	x0, sp, #0xc0
    1728:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    172c:	tbnz	w0, #0, 1734 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2a8>
    1730:	b	1738 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2ac>
    1734:	b	1784 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2f8>
    1738:	ldur	x1, [x29, #-24]
    173c:	ldur	x2, [x29, #-32]
    1740:	ldur	w3, [x29, #-188]
    1744:	add	x0, sp, #0xc0
    1748:	bl	0 <_ZNK4llvm3opt6Option6acceptERKNS0_7ArgListERjj>
    174c:	str	x0, [sp, #184]
    1750:	ldr	x8, [sp, #184]
    1754:	cbz	x8, 1764 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2d8>
    1758:	ldr	x8, [sp, #184]
    175c:	stur	x8, [x29, #-8]
    1760:	b	18b0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x424>
    1764:	ldur	w8, [x29, #-44]
    1768:	ldur	x9, [x29, #-32]
    176c:	ldr	w10, [x9]
    1770:	cmp	w8, w10
    1774:	b.eq	1784 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x2f8>  // b.none
    1778:	mov	x8, xzr
    177c:	stur	x8, [x29, #-8]
    1780:	b	18b0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x424>
    1784:	ldur	x8, [x29, #-120]
    1788:	add	x8, x8, #0x40
    178c:	stur	x8, [x29, #-120]
    1790:	b	166c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x1e0>
    1794:	ldur	x8, [x29, #-56]
    1798:	ldrb	w9, [x8]
    179c:	cmp	w9, #0x2f
    17a0:	b.ne	182c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x3a0>  // b.any
    17a4:	mov	x0, #0x58                  	// #88
    17a8:	bl	0 <_Znwm>
    17ac:	ldr	x8, [sp, #88]
    17b0:	ldr	w1, [x8, #28]
    17b4:	add	x9, sp, #0xa4
    17b8:	str	x0, [sp, #16]
    17bc:	mov	x0, x9
    17c0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    17c4:	ldr	w10, [sp, #164]
    17c8:	mov	w1, w10
    17cc:	ldr	x0, [sp, #88]
    17d0:	bl	7b0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    17d4:	str	x0, [sp, #168]
    17d8:	str	x1, [sp, #176]
    17dc:	ldur	x1, [x29, #-56]
    17e0:	add	x0, sp, #0x90
    17e4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    17e8:	ldur	x8, [x29, #-32]
    17ec:	ldr	w10, [x8]
    17f0:	add	w11, w10, #0x1
    17f4:	str	w11, [x8]
    17f8:	ldur	x6, [x29, #-56]
    17fc:	ldr	x1, [sp, #168]
    1800:	ldr	x2, [sp, #176]
    1804:	ldr	x3, [sp, #144]
    1808:	ldr	x4, [sp, #152]
    180c:	ldr	x0, [sp, #16]
    1810:	mov	w5, w10
    1814:	mov	x8, xzr
    1818:	mov	x7, x8
    181c:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    1820:	ldr	x8, [sp, #16]
    1824:	stur	x8, [x29, #-8]
    1828:	b	18b0 <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj+0x424>
    182c:	mov	x0, #0x58                  	// #88
    1830:	bl	0 <_Znwm>
    1834:	ldr	x8, [sp, #88]
    1838:	ldr	w1, [x8, #32]
    183c:	add	x9, sp, #0x7c
    1840:	str	x0, [sp, #8]
    1844:	mov	x0, x9
    1848:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    184c:	ldr	w10, [sp, #124]
    1850:	mov	w1, w10
    1854:	ldr	x0, [sp, #88]
    1858:	bl	7b0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    185c:	str	x0, [sp, #128]
    1860:	str	x1, [sp, #136]
    1864:	ldur	x1, [x29, #-56]
    1868:	add	x0, sp, #0x68
    186c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1870:	ldur	x8, [x29, #-32]
    1874:	ldr	w10, [x8]
    1878:	add	w11, w10, #0x1
    187c:	str	w11, [x8]
    1880:	ldur	x6, [x29, #-56]
    1884:	ldr	x1, [sp, #128]
    1888:	ldr	x2, [sp, #136]
    188c:	ldr	x3, [sp, #104]
    1890:	ldr	x4, [sp, #112]
    1894:	ldr	x0, [sp, #8]
    1898:	mov	w5, w10
    189c:	mov	x8, xzr
    18a0:	mov	x7, x8
    18a4:	bl	0 <_ZN4llvm3opt3ArgC1ENS0_6OptionENS_9StringRefEjPKcPKS1_>
    18a8:	ldr	x8, [sp, #8]
    18ac:	stur	x8, [x29, #-8]
    18b0:	ldur	x0, [x29, #-8]
    18b4:	ldr	x28, [sp, #432]
    18b8:	ldp	x29, x30, [sp, #416]
    18bc:	add	sp, sp, #0x1c0
    18c0:	ret

00000000000018c4 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE>:
    18c4:	sub	sp, sp, #0x70
    18c8:	stp	x29, x30, [sp, #96]
    18cc:	add	x29, sp, #0x60
    18d0:	adrp	x8, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    18d4:	add	x8, x8, #0x0
    18d8:	add	x9, sp, #0x20
    18dc:	stur	x1, [x29, #-24]
    18e0:	stur	x2, [x29, #-16]
    18e4:	stur	x0, [x29, #-32]
    18e8:	ldur	q0, [x29, #-24]
    18ec:	str	q0, [sp, #48]
    18f0:	mov	x0, x9
    18f4:	mov	x1, x8
    18f8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    18fc:	ldr	x0, [sp, #48]
    1900:	ldr	x1, [sp, #56]
    1904:	ldr	x2, [sp, #32]
    1908:	ldr	x3, [sp, #40]
    190c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1910:	tbnz	w0, #0, 1918 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0x54>
    1914:	b	1928 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0x64>
    1918:	mov	w8, #0x1                   	// #1
    191c:	and	w8, w8, #0x1
    1920:	sturb	w8, [x29, #-1]
    1924:	b	19a8 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0xe4>
    1928:	ldur	x0, [x29, #-32]
    192c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1930:	str	x0, [sp, #24]
    1934:	ldur	x0, [x29, #-32]
    1938:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    193c:	str	x0, [sp, #16]
    1940:	add	x0, sp, #0x18
    1944:	add	x1, sp, #0x10
    1948:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    194c:	tbnz	w0, #0, 1954 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0x90>
    1950:	b	199c <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0xd8>
    1954:	add	x0, sp, #0x18
    1958:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    195c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1960:	str	x0, [sp]
    1964:	str	x1, [sp, #8]
    1968:	ldr	x1, [sp]
    196c:	ldr	x2, [sp, #8]
    1970:	sub	x0, x29, #0x18
    1974:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1978:	tbnz	w0, #0, 1980 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0xbc>
    197c:	b	1990 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0xcc>
    1980:	mov	w8, wzr
    1984:	and	w8, w8, #0x1
    1988:	sturb	w8, [x29, #-1]
    198c:	b	19a8 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0xe4>
    1990:	add	x0, sp, #0x18
    1994:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1998:	b	1940 <_ZL7isInputRKN4llvm9StringSetINS_15MallocAllocatorEEENS_9StringRefE+0x7c>
    199c:	mov	w8, #0x1                   	// #1
    19a0:	and	w8, w8, #0x1
    19a4:	sturb	w8, [x29, #-1]
    19a8:	ldurb	w8, [x29, #-1]
    19ac:	and	w0, w8, #0x1
    19b0:	ldp	x29, x30, [sp, #96]
    19b4:	add	sp, sp, #0x70
    19b8:	ret

00000000000019bc <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb>:
    19bc:	sub	sp, sp, #0xd0
    19c0:	stp	x29, x30, [sp, #192]
    19c4:	add	x29, sp, #0xc0
    19c8:	stur	x1, [x29, #-24]
    19cc:	stur	x2, [x29, #-16]
    19d0:	stur	x0, [x29, #-32]
    19d4:	and	w8, w3, #0x1
    19d8:	sturb	w8, [x29, #-33]
    19dc:	ldur	x9, [x29, #-32]
    19e0:	ldr	x9, [x9]
    19e4:	stur	x9, [x29, #-48]
    19e8:	ldur	x8, [x29, #-48]
    19ec:	ldr	x8, [x8]
    19f0:	cbz	x8, 1b08 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x14c>
    19f4:	ldur	x8, [x29, #-48]
    19f8:	ldr	x1, [x8]
    19fc:	sub	x0, x29, #0x40
    1a00:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1a04:	ldur	q0, [x29, #-64]
    1a08:	stur	q0, [x29, #-80]
    1a0c:	ldur	x1, [x29, #-80]
    1a10:	ldur	x2, [x29, #-72]
    1a14:	sub	x0, x29, #0x18
    1a18:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1a1c:	tbnz	w0, #0, 1a24 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x68>
    1a20:	b	1af8 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x13c>
    1a24:	sub	x0, x29, #0x40
    1a28:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1a2c:	sub	x8, x29, #0x18
    1a30:	str	x0, [sp, #32]
    1a34:	mov	x0, x8
    1a38:	ldr	x1, [sp, #32]
    1a3c:	mov	x2, #0xffffffffffffffff    	// #-1
    1a40:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1a44:	str	x0, [sp, #96]
    1a48:	str	x1, [sp, #104]
    1a4c:	ldurb	w9, [x29, #-33]
    1a50:	tbnz	w9, #0, 1a58 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x9c>
    1a54:	b	1a80 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0xc4>
    1a58:	ldur	x8, [x29, #-32]
    1a5c:	ldr	x1, [x8, #8]
    1a60:	add	x0, sp, #0x48
    1a64:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1a68:	ldr	x1, [sp, #72]
    1a6c:	ldr	x2, [sp, #80]
    1a70:	add	x0, sp, #0x60
    1a74:	bl	0 <_ZNK4llvm9StringRef16startswith_lowerES0_>
    1a78:	str	w0, [sp, #28]
    1a7c:	b	1aa4 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0xe8>
    1a80:	ldur	x8, [x29, #-32]
    1a84:	ldr	x1, [x8, #8]
    1a88:	add	x0, sp, #0x38
    1a8c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1a90:	ldr	x1, [sp, #56]
    1a94:	ldr	x2, [sp, #64]
    1a98:	add	x0, sp, #0x60
    1a9c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1aa0:	str	w0, [sp, #28]
    1aa4:	ldr	w8, [sp, #28]
    1aa8:	and	w8, w8, #0x1
    1aac:	strb	w8, [sp, #95]
    1ab0:	ldrb	w8, [sp, #95]
    1ab4:	tbnz	w8, #0, 1abc <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x100>
    1ab8:	b	1af8 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x13c>
    1abc:	sub	x0, x29, #0x40
    1ac0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1ac4:	ldur	x8, [x29, #-32]
    1ac8:	ldr	x1, [x8, #8]
    1acc:	add	x8, sp, #0x28
    1ad0:	str	x0, [sp, #16]
    1ad4:	mov	x0, x8
    1ad8:	str	x8, [sp, #8]
    1adc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1ae0:	ldr	x0, [sp, #8]
    1ae4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1ae8:	ldr	x8, [sp, #16]
    1aec:	add	x9, x8, x0
    1af0:	stur	w9, [x29, #-4]
    1af4:	b	1b0c <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x150>
    1af8:	ldur	x8, [x29, #-48]
    1afc:	add	x8, x8, #0x8
    1b00:	stur	x8, [x29, #-48]
    1b04:	b	19e8 <_ZL11matchOptionPKN4llvm3opt8OptTable4InfoENS_9StringRefEb+0x2c>
    1b08:	stur	wzr, [x29, #-4]
    1b0c:	ldur	w0, [x29, #-4]
    1b10:	ldp	x29, x30, [sp, #192]
    1b14:	add	sp, sp, #0xd0
    1b18:	ret

0000000000001b1c <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj>:
    1b1c:	sub	sp, sp, #0xf0
    1b20:	stp	x29, x30, [sp, #224]
    1b24:	add	x29, sp, #0xe0
    1b28:	mov	w9, wzr
    1b2c:	adrp	x10, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1b30:	add	x10, x10, #0x0
    1b34:	adrp	x11, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1b38:	add	x11, x11, #0x0
    1b3c:	mov	w12, #0x1                   	// #1
    1b40:	sub	x13, x29, #0x18
    1b44:	stur	x8, [x29, #-8]
    1b48:	stur	x1, [x29, #-24]
    1b4c:	stur	x2, [x29, #-16]
    1b50:	stur	x0, [x29, #-32]
    1b54:	stur	x3, [x29, #-40]
    1b58:	stur	x4, [x29, #-48]
    1b5c:	stur	w5, [x29, #-52]
    1b60:	stur	w6, [x29, #-56]
    1b64:	ldur	x0, [x29, #-32]
    1b68:	and	w9, w9, w12
    1b6c:	sturb	w9, [x29, #-57]
    1b70:	str	x0, [sp, #72]
    1b74:	mov	x0, x13
    1b78:	str	x8, [sp, #64]
    1b7c:	str	x10, [sp, #56]
    1b80:	str	x11, [sp, #48]
    1b84:	str	x13, [sp, #40]
    1b88:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1b8c:	ldr	x8, [sp, #40]
    1b90:	str	x0, [sp, #32]
    1b94:	mov	x0, x8
    1b98:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1b9c:	ldr	x8, [sp, #64]
    1ba0:	str	x0, [sp, #24]
    1ba4:	mov	x0, x8
    1ba8:	ldr	x1, [sp, #32]
    1bac:	ldr	x2, [sp, #24]
    1bb0:	bl	0 <_ZN4llvm3opt12InputArgListC1EPKPKcS5_>
    1bb4:	ldur	x8, [x29, #-48]
    1bb8:	str	wzr, [x8]
    1bbc:	ldur	x8, [x29, #-40]
    1bc0:	str	wzr, [x8]
    1bc4:	stur	wzr, [x29, #-64]
    1bc8:	ldr	x0, [sp, #40]
    1bcc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1bd0:	stur	w0, [x29, #-68]
    1bd4:	ldur	w8, [x29, #-64]
    1bd8:	ldur	w9, [x29, #-68]
    1bdc:	cmp	w8, w9
    1be0:	b.cs	1da8 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x28c>  // b.hs, b.nlast
    1be4:	ldur	w1, [x29, #-64]
    1be8:	ldr	x0, [sp, #64]
    1bec:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1bf0:	cbnz	x0, 1c04 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xe8>
    1bf4:	ldur	w8, [x29, #-64]
    1bf8:	add	w8, w8, #0x1
    1bfc:	stur	w8, [x29, #-64]
    1c00:	b	1bd4 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xb8>
    1c04:	ldur	w1, [x29, #-64]
    1c08:	ldr	x0, [sp, #64]
    1c0c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1c10:	sub	x8, x29, #0x58
    1c14:	str	x0, [sp, #16]
    1c18:	mov	x0, x8
    1c1c:	ldr	x1, [sp, #16]
    1c20:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1c24:	ldur	q0, [x29, #-88]
    1c28:	str	q0, [sp, #112]
    1c2c:	add	x0, sp, #0x60
    1c30:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1c34:	add	x1, x1, #0x0
    1c38:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1c3c:	ldr	x0, [sp, #112]
    1c40:	ldr	x1, [sp, #120]
    1c44:	ldr	x2, [sp, #96]
    1c48:	ldr	x3, [sp, #104]
    1c4c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1c50:	tbnz	w0, #0, 1c58 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x13c>
    1c54:	b	1c68 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x14c>
    1c58:	ldur	w8, [x29, #-64]
    1c5c:	add	w8, w8, #0x1
    1c60:	stur	w8, [x29, #-64]
    1c64:	b	1bd4 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xb8>
    1c68:	sub	x2, x29, #0x40
    1c6c:	ldur	w8, [x29, #-64]
    1c70:	str	w8, [sp, #92]
    1c74:	ldur	w3, [x29, #-52]
    1c78:	ldur	w4, [x29, #-56]
    1c7c:	ldr	x0, [sp, #72]
    1c80:	ldr	x1, [sp, #64]
    1c84:	bl	148c <_ZNK4llvm3opt8OptTable11ParseOneArgERKNS0_7ArgListERjjj>
    1c88:	str	x0, [sp, #80]
    1c8c:	ldur	w8, [x29, #-64]
    1c90:	ldr	w9, [sp, #92]
    1c94:	mov	w10, #0x0                   	// #0
    1c98:	cmp	w8, w9
    1c9c:	str	w10, [sp, #12]
    1ca0:	b.ls	1cac <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x190>  // b.plast
    1ca4:	mov	w8, #0x1                   	// #1
    1ca8:	str	w8, [sp, #12]
    1cac:	ldr	w8, [sp, #12]
    1cb0:	tbnz	w8, #0, 1cb8 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x19c>
    1cb4:	b	1cbc <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x1a0>
    1cb8:	b	1cd4 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x1b8>
    1cbc:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1cc0:	add	x0, x0, #0x0
    1cc4:	ldr	x1, [sp, #56]
    1cc8:	mov	w2, #0x1a2                 	// #418
    1ccc:	ldr	x3, [sp, #48]
    1cd0:	bl	0 <__assert_fail>
    1cd4:	ldr	x8, [sp, #80]
    1cd8:	cbnz	x8, 1d98 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x27c>
    1cdc:	ldur	w8, [x29, #-64]
    1ce0:	ldur	w9, [x29, #-68]
    1ce4:	mov	w10, #0x0                   	// #0
    1ce8:	cmp	w8, w9
    1cec:	str	w10, [sp, #8]
    1cf0:	b.cc	1cfc <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x1e0>  // b.lo, b.ul, b.last
    1cf4:	mov	w8, #0x1                   	// #1
    1cf8:	str	w8, [sp, #8]
    1cfc:	ldr	w8, [sp, #8]
    1d00:	tbnz	w8, #0, 1d08 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x1ec>
    1d04:	b	1d0c <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x1f0>
    1d08:	b	1d24 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x208>
    1d0c:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1d10:	add	x0, x0, #0x0
    1d14:	ldr	x1, [sp, #56]
    1d18:	mov	w2, #0x1a6                 	// #422
    1d1c:	ldr	x3, [sp, #48]
    1d20:	bl	0 <__assert_fail>
    1d24:	ldur	w8, [x29, #-64]
    1d28:	ldr	w9, [sp, #92]
    1d2c:	subs	w8, w8, w9
    1d30:	subs	w8, w8, #0x1
    1d34:	mov	w9, #0x0                   	// #0
    1d38:	str	w9, [sp, #4]
    1d3c:	cbz	w8, 1d48 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x22c>
    1d40:	mov	w8, #0x1                   	// #1
    1d44:	str	w8, [sp, #4]
    1d48:	ldr	w8, [sp, #4]
    1d4c:	tbnz	w8, #0, 1d54 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x238>
    1d50:	b	1d58 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x23c>
    1d54:	b	1d70 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x254>
    1d58:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1d5c:	add	x0, x0, #0x0
    1d60:	ldr	x1, [sp, #56]
    1d64:	mov	w2, #0x1a7                 	// #423
    1d68:	ldr	x3, [sp, #48]
    1d6c:	bl	0 <__assert_fail>
    1d70:	ldr	w8, [sp, #92]
    1d74:	ldur	x9, [x29, #-40]
    1d78:	str	w8, [x9]
    1d7c:	ldur	w8, [x29, #-64]
    1d80:	ldr	w10, [sp, #92]
    1d84:	subs	w8, w8, w10
    1d88:	subs	w8, w8, #0x1
    1d8c:	ldur	x9, [x29, #-48]
    1d90:	str	w8, [x9]
    1d94:	b	1da8 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x28c>
    1d98:	ldr	x1, [sp, #80]
    1d9c:	ldr	x0, [sp, #64]
    1da0:	bl	0 <_ZN4llvm3opt7ArgList6appendEPNS0_3ArgE>
    1da4:	b	1bd4 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0xb8>
    1da8:	mov	w8, #0x1                   	// #1
    1dac:	and	w8, w8, #0x1
    1db0:	sturb	w8, [x29, #-57]
    1db4:	ldurb	w8, [x29, #-57]
    1db8:	tbnz	w8, #0, 1dc4 <_ZNK4llvm3opt8OptTable9ParseArgsENS_8ArrayRefIPKcEERjS6_jj+0x2a8>
    1dbc:	ldr	x0, [sp, #64]
    1dc0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1dc4:	ldp	x29, x30, [sp, #224]
    1dc8:	add	sp, sp, #0xf0
    1dcc:	ret

0000000000001dd0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_bb>:
    1dd0:	sub	sp, sp, #0x40
    1dd4:	stp	x29, x30, [sp, #48]
    1dd8:	add	x29, sp, #0x30
    1ddc:	mov	w8, wzr
    1de0:	mov	w9, #0x1                   	// #1
    1de4:	stur	x0, [x29, #-8]
    1de8:	stur	x1, [x29, #-16]
    1dec:	str	x2, [sp, #24]
    1df0:	str	x3, [sp, #16]
    1df4:	and	w10, w4, w9
    1df8:	strb	w10, [sp, #15]
    1dfc:	and	w10, w5, w9
    1e00:	strb	w10, [sp, #14]
    1e04:	ldur	x0, [x29, #-8]
    1e08:	ldur	x1, [x29, #-16]
    1e0c:	ldr	x2, [sp, #24]
    1e10:	ldr	x3, [sp, #16]
    1e14:	ldrb	w10, [sp, #15]
    1e18:	tst	w10, #0x1
    1e1c:	csel	w5, w8, w9, ne  // ne = any
    1e20:	ldrb	w9, [sp, #14]
    1e24:	mov	w4, w8
    1e28:	and	w6, w9, #0x1
    1e2c:	bl	1e3c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb>
    1e30:	ldp	x29, x30, [sp, #48]
    1e34:	add	sp, sp, #0x40
    1e38:	ret

0000000000001e3c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb>:
    1e3c:	stp	x29, x30, [sp, #-32]!
    1e40:	str	x28, [sp, #16]
    1e44:	mov	x29, sp
    1e48:	sub	sp, sp, #0x200
    1e4c:	adrp	x8, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1e50:	add	x8, x8, #0x0
    1e54:	adrp	x9, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1e58:	add	x9, x9, #0x0
    1e5c:	adrp	x10, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1e60:	add	x10, x10, #0x0
    1e64:	mov	w11, #0x1                   	// #1
    1e68:	sub	x12, x29, #0x60
    1e6c:	stur	x0, [x29, #-8]
    1e70:	stur	x1, [x29, #-16]
    1e74:	stur	x2, [x29, #-24]
    1e78:	stur	x3, [x29, #-32]
    1e7c:	stur	w4, [x29, #-36]
    1e80:	stur	w5, [x29, #-40]
    1e84:	and	w13, w6, w11
    1e88:	sturb	w13, [x29, #-41]
    1e8c:	ldur	x14, [x29, #-8]
    1e90:	ldur	x0, [x29, #-16]
    1e94:	mov	x1, x8
    1e98:	str	x9, [sp, #120]
    1e9c:	str	x10, [sp, #112]
    1ea0:	str	w11, [sp, #108]
    1ea4:	str	x12, [sp, #96]
    1ea8:	str	x14, [sp, #88]
    1eac:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1eb0:	ldur	x1, [x29, #-32]
    1eb4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1eb8:	ldr	x1, [sp, #120]
    1ebc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1ec0:	ldur	x8, [x29, #-16]
    1ec4:	mov	x0, x8
    1ec8:	ldr	x1, [sp, #112]
    1ecc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1ed0:	ldur	x1, [x29, #-24]
    1ed4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1ed8:	ldr	x1, [sp, #120]
    1edc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1ee0:	ldr	x8, [sp, #96]
    1ee4:	mov	x0, x8
    1ee8:	bl	2220 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEC2Ev>
    1eec:	ldr	w11, [sp, #108]
    1ef0:	stur	w11, [x29, #-100]
    1ef4:	ldr	x0, [sp, #88]
    1ef8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1efc:	add	w11, w0, #0x1
    1f00:	stur	w11, [x29, #-104]
    1f04:	ldur	w8, [x29, #-100]
    1f08:	ldur	w9, [x29, #-104]
    1f0c:	cmp	w8, w9
    1f10:	b.eq	2134 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2f8>  // b.none
    1f14:	ldur	w1, [x29, #-100]
    1f18:	sub	x0, x29, #0x6c
    1f1c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1f20:	ldur	w8, [x29, #-108]
    1f24:	mov	w1, w8
    1f28:	ldr	x0, [sp, #88]
    1f2c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1f30:	cbnz	w0, 1f38 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xfc>
    1f34:	b	2124 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2e8>
    1f38:	ldur	w1, [x29, #-100]
    1f3c:	sub	x0, x29, #0x74
    1f40:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1f44:	ldur	w8, [x29, #-116]
    1f48:	mov	w1, w8
    1f4c:	ldr	x0, [sp, #88]
    1f50:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1f54:	ldrh	w8, [x0, #38]
    1f58:	stur	w8, [x29, #-112]
    1f5c:	ldur	w8, [x29, #-36]
    1f60:	cbz	w8, 1f78 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x13c>
    1f64:	ldur	w8, [x29, #-112]
    1f68:	ldur	w9, [x29, #-36]
    1f6c:	and	w8, w8, w9
    1f70:	cbnz	w8, 1f78 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x13c>
    1f74:	b	2124 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2e8>
    1f78:	ldur	w8, [x29, #-112]
    1f7c:	ldur	w9, [x29, #-40]
    1f80:	and	w8, w8, w9
    1f84:	cbz	w8, 1f8c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x150>
    1f88:	b	2124 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2e8>
    1f8c:	ldur	w1, [x29, #-100]
    1f90:	sub	x0, x29, #0x84
    1f94:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1f98:	ldur	w8, [x29, #-132]
    1f9c:	mov	w1, w8
    1fa0:	ldr	x0, [sp, #88]
    1fa4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1fa8:	stur	x0, [x29, #-128]
    1fac:	ldur	x9, [x29, #-128]
    1fb0:	cbnz	x9, 203c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x200>
    1fb4:	ldurb	w8, [x29, #-41]
    1fb8:	tbnz	w8, #0, 1fc0 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x184>
    1fbc:	b	203c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x200>
    1fc0:	ldur	w1, [x29, #-100]
    1fc4:	sub	x0, x29, #0xac
    1fc8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1fcc:	ldur	w8, [x29, #-172]
    1fd0:	mov	w1, w8
    1fd4:	ldr	x0, [sp, #88]
    1fd8:	bl	7b0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    1fdc:	sub	x9, x29, #0xa8
    1fe0:	stur	x0, [x29, #-168]
    1fe4:	stur	x1, [x29, #-160]
    1fe8:	mov	x0, x9
    1fec:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    1ff0:	sub	x9, x29, #0x98
    1ff4:	stur	x0, [x29, #-152]
    1ff8:	stur	x1, [x29, #-144]
    1ffc:	mov	x0, x9
    2000:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2004:	tbnz	w0, #0, 200c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x1d0>
    2008:	b	203c <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x200>
    200c:	sub	x0, x29, #0x98
    2010:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2014:	sub	x8, x29, #0xb0
    2018:	str	w0, [sp, #84]
    201c:	mov	x0, x8
    2020:	ldr	w1, [sp, #84]
    2024:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2028:	ldur	w9, [x29, #-176]
    202c:	mov	w1, w9
    2030:	ldr	x0, [sp, #88]
    2034:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2038:	stur	x0, [x29, #-128]
    203c:	ldur	x8, [x29, #-128]
    2040:	cbz	x8, 2124 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x2e8>
    2044:	ldur	w1, [x29, #-100]
    2048:	sub	x0, x29, #0xbc
    204c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2050:	ldur	w8, [x29, #-188]
    2054:	mov	w1, w8
    2058:	ldr	x0, [sp, #88]
    205c:	bl	2244 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE>
    2060:	stur	x0, [x29, #-184]
    2064:	ldur	w1, [x29, #-100]
    2068:	sub	x0, x29, #0xec
    206c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2070:	ldur	w8, [x29, #-236]
    2074:	mov	w1, w8
    2078:	sub	x9, x29, #0xe8
    207c:	mov	x8, x9
    2080:	ldr	x0, [sp, #88]
    2084:	str	x9, [sp, #72]
    2088:	bl	2308 <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE>
    208c:	ldr	x8, [sp, #72]
    2090:	stur	x8, [x29, #-200]
    2094:	ldur	x1, [x29, #-184]
    2098:	add	x9, sp, #0xef
    209c:	mov	x0, x9
    20a0:	str	x1, [sp, #64]
    20a4:	str	x9, [sp, #56]
    20a8:	bl	0 <_ZNSaIcEC1Ev>
    20ac:	add	x8, sp, #0xf0
    20b0:	mov	x0, x8
    20b4:	ldr	x1, [sp, #64]
    20b8:	ldr	x2, [sp, #56]
    20bc:	str	x8, [sp, #48]
    20c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcRKS3_>
    20c4:	sub	x0, x29, #0x60
    20c8:	ldr	x1, [sp, #48]
    20cc:	bl	24d0 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEixEOS5_>
    20d0:	ldur	x1, [x29, #-200]
    20d4:	add	x8, sp, #0xb8
    20d8:	str	x0, [sp, #40]
    20dc:	mov	x0, x8
    20e0:	str	x8, [sp, #32]
    20e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
    20e8:	ldr	x8, [sp, #32]
    20ec:	add	x0, x8, #0x20
    20f0:	ldur	x1, [x29, #-128]
    20f4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    20f8:	ldr	x0, [sp, #40]
    20fc:	ldr	x1, [sp, #32]
    2100:	bl	25d0 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE9push_backEOS1_>
    2104:	ldr	x0, [sp, #32]
    2108:	bl	2618 <_ZN12_GLOBAL__N_110OptionInfoD2Ev>
    210c:	ldr	x0, [sp, #48]
    2110:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2114:	ldr	x0, [sp, #56]
    2118:	bl	0 <_ZNSaIcED1Ev>
    211c:	ldr	x0, [sp, #72]
    2120:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2124:	ldur	w8, [x29, #-100]
    2128:	add	w8, w8, #0x1
    212c:	stur	w8, [x29, #-100]
    2130:	b	1f04 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0xc8>
    2134:	sub	x8, x29, #0x60
    2138:	str	x8, [sp, #176]
    213c:	ldr	x0, [sp, #176]
    2140:	bl	263c <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE5beginEv>
    2144:	str	x0, [sp, #168]
    2148:	ldr	x0, [sp, #176]
    214c:	bl	2668 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE3endEv>
    2150:	str	x0, [sp, #160]
    2154:	add	x0, sp, #0xa8
    2158:	add	x1, sp, #0xa0
    215c:	bl	2694 <_ZStneRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEESG_>
    2160:	tbnz	w0, #0, 2168 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x32c>
    2164:	b	2200 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x3c4>
    2168:	add	x0, sp, #0xa8
    216c:	bl	26c4 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEdeEv>
    2170:	str	x0, [sp, #152]
    2174:	ldr	x0, [sp, #152]
    2178:	sub	x8, x29, #0x60
    217c:	str	x0, [sp, #24]
    2180:	mov	x0, x8
    2184:	bl	263c <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE5beginEv>
    2188:	add	x8, sp, #0x90
    218c:	str	x0, [sp, #144]
    2190:	mov	x0, x8
    2194:	bl	26ec <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEptEv>
    2198:	ldr	x8, [sp, #24]
    219c:	str	x0, [sp, #16]
    21a0:	mov	x0, x8
    21a4:	ldr	x1, [sp, #16]
    21a8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    21ac:	tbnz	w0, #0, 21b4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x378>
    21b0:	b	21c4 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x388>
    21b4:	ldur	x0, [x29, #-16]
    21b8:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    21bc:	add	x1, x1, #0x0
    21c0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    21c4:	ldur	x0, [x29, #-16]
    21c8:	ldr	x1, [sp, #152]
    21cc:	add	x8, sp, #0x80
    21d0:	str	x0, [sp, #8]
    21d4:	mov	x0, x8
    21d8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    21dc:	ldr	x8, [sp, #152]
    21e0:	add	x3, x8, #0x20
    21e4:	ldr	x1, [sp, #128]
    21e8:	ldr	x2, [sp, #136]
    21ec:	ldr	x0, [sp, #8]
    21f0:	bl	2714 <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE>
    21f4:	add	x0, sp, #0xa8
    21f8:	bl	28c8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEppEv>
    21fc:	b	2154 <_ZNK4llvm3opt8OptTable9PrintHelpERNS_11raw_ostreamEPKcS5_jjb+0x318>
    2200:	ldur	x0, [x29, #-16]
    2204:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2208:	sub	x0, x29, #0x60
    220c:	bl	2900 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEED2Ev>
    2210:	add	sp, sp, #0x200
    2214:	ldr	x28, [sp, #16]
    2218:	ldp	x29, x30, [sp], #32
    221c:	ret

0000000000002220 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEC2Ev>:
    2220:	sub	sp, sp, #0x20
    2224:	stp	x29, x30, [sp, #16]
    2228:	add	x29, sp, #0x10
    222c:	str	x0, [sp, #8]
    2230:	ldr	x0, [sp, #8]
    2234:	bl	2a68 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EEC2Ev>
    2238:	ldp	x29, x30, [sp, #16]
    223c:	add	sp, sp, #0x20
    2240:	ret

0000000000002244 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE>:
    2244:	sub	sp, sp, #0x50
    2248:	stp	x29, x30, [sp, #64]
    224c:	add	x29, sp, #0x40
    2250:	stur	w1, [x29, #-12]
    2254:	stur	x0, [x29, #-24]
    2258:	ldur	x0, [x29, #-24]
    225c:	ldur	w8, [x29, #-12]
    2260:	str	w8, [sp, #32]
    2264:	ldr	w8, [sp, #32]
    2268:	mov	w1, w8
    226c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2270:	stur	w0, [x29, #-28]
    2274:	ldur	w8, [x29, #-28]
    2278:	cbnz	w8, 228c <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x48>
    227c:	adrp	x8, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2280:	add	x8, x8, #0x0
    2284:	stur	x8, [x29, #-8]
    2288:	b	22f8 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0xb4>
    228c:	ldur	x0, [x29, #-24]
    2290:	ldur	w1, [x29, #-28]
    2294:	add	x8, sp, #0x14
    2298:	str	x0, [sp, #8]
    229c:	mov	x0, x8
    22a0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    22a4:	ldr	w9, [sp, #20]
    22a8:	mov	w1, w9
    22ac:	ldr	x0, [sp, #8]
    22b0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    22b4:	str	x0, [sp, #24]
    22b8:	ldr	x8, [sp, #24]
    22bc:	cbz	x8, 22cc <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x88>
    22c0:	ldr	x8, [sp, #24]
    22c4:	stur	x8, [x29, #-8]
    22c8:	b	22f8 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE+0xb4>
    22cc:	ldur	x0, [x29, #-24]
    22d0:	ldur	w1, [x29, #-28]
    22d4:	add	x8, sp, #0x10
    22d8:	str	x0, [sp]
    22dc:	mov	x0, x8
    22e0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    22e4:	ldr	w9, [sp, #16]
    22e8:	mov	w1, w9
    22ec:	ldr	x0, [sp]
    22f0:	bl	2244 <_ZL18getOptionHelpGroupRKN4llvm3opt8OptTableENS0_12OptSpecifierE>
    22f4:	stur	x0, [x29, #-8]
    22f8:	ldur	x0, [x29, #-8]
    22fc:	ldp	x29, x30, [sp, #64]
    2300:	add	sp, sp, #0x50
    2304:	ret

0000000000002308 <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE>:
    2308:	sub	sp, sp, #0x90
    230c:	stp	x29, x30, [sp, #128]
    2310:	add	x29, sp, #0x80
    2314:	mov	w9, wzr
    2318:	mov	w10, #0x1                   	// #1
    231c:	sub	x11, x29, #0x28
    2320:	stur	x8, [x29, #-8]
    2324:	stur	w1, [x29, #-12]
    2328:	stur	x0, [x29, #-24]
    232c:	ldur	x0, [x29, #-24]
    2330:	ldur	w12, [x29, #-12]
    2334:	stur	w12, [x29, #-44]
    2338:	ldur	w12, [x29, #-44]
    233c:	mov	w1, w12
    2340:	str	x8, [sp, #32]
    2344:	str	w9, [sp, #28]
    2348:	str	w10, [sp, #24]
    234c:	str	x11, [sp, #16]
    2350:	bl	7b0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
    2354:	stur	x0, [x29, #-40]
    2358:	stur	x1, [x29, #-32]
    235c:	ldr	w9, [sp, #28]
    2360:	ldr	w10, [sp, #24]
    2364:	and	w12, w9, w10
    2368:	sturb	w12, [x29, #-45]
    236c:	ldr	x8, [sp, #32]
    2370:	ldr	x0, [sp, #16]
    2374:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2378:	ldr	x0, [sp, #16]
    237c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2380:	subs	w9, w0, #0x0
    2384:	mov	w8, w9
    2388:	ubfx	x8, x8, #0, #32
    238c:	cmp	x8, #0xc
    2390:	str	x8, [sp, #8]
    2394:	b.hi	24a8 <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1a0>  // b.pmore
    2398:	adrp	x8, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    239c:	add	x8, x8, #0x0
    23a0:	ldr	x11, [sp, #8]
    23a4:	ldrsw	x10, [x8, x11, lsl #2]
    23a8:	add	x9, x8, x10
    23ac:	br	x9
    23b0:	adrp	x0, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    23b4:	add	x0, x0, #0x0
    23b8:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    23bc:	add	x1, x1, #0x0
    23c0:	mov	w2, #0x1ba                 	// #442
    23c4:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
    23c8:	ldur	x0, [x29, #-24]
    23cc:	ldur	w8, [x29, #-12]
    23d0:	stur	w8, [x29, #-60]
    23d4:	ldur	w8, [x29, #-60]
    23d8:	mov	w1, w8
    23dc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    23e0:	stur	x0, [x29, #-56]
    23e4:	ldur	x9, [x29, #-56]
    23e8:	cbz	x9, 240c <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x104>
    23ec:	ldr	x0, [sp, #32]
    23f0:	mov	w1, #0x20                  	// #32
    23f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
    23f8:	ldur	x1, [x29, #-56]
    23fc:	ldr	x8, [sp, #32]
    2400:	mov	x0, x8
    2404:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
    2408:	b	244c <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x144>
    240c:	str	wzr, [sp, #64]
    2410:	sub	x0, x29, #0x28
    2414:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2418:	str	w0, [sp, #60]
    241c:	ldr	w8, [sp, #64]
    2420:	ldr	w9, [sp, #60]
    2424:	cmp	w8, w9
    2428:	b.cs	244c <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x144>  // b.hs, b.nlast
    242c:	ldr	x0, [sp, #32]
    2430:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2434:	add	x1, x1, #0x0
    2438:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
    243c:	ldr	w8, [sp, #64]
    2440:	add	w8, w8, #0x1
    2444:	str	w8, [sp, #64]
    2448:	b	241c <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x114>
    244c:	b	24a8 <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1a0>
    2450:	b	24a8 <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1a0>
    2454:	b	24a8 <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1a0>
    2458:	ldr	x0, [sp, #32]
    245c:	mov	w1, #0x20                  	// #32
    2460:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
    2464:	ldur	x0, [x29, #-24]
    2468:	ldur	w8, [x29, #-12]
    246c:	str	w8, [sp, #44]
    2470:	ldr	w8, [sp, #44]
    2474:	mov	w1, w8
    2478:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    247c:	str	x0, [sp, #48]
    2480:	ldr	x9, [sp, #48]
    2484:	cbz	x9, 2498 <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x190>
    2488:	ldr	x1, [sp, #48]
    248c:	ldr	x0, [sp, #32]
    2490:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
    2494:	b	24a8 <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1a0>
    2498:	ldr	x0, [sp, #32]
    249c:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    24a0:	add	x1, x1, #0x0
    24a4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEPKc>
    24a8:	mov	w8, #0x1                   	// #1
    24ac:	and	w8, w8, #0x1
    24b0:	sturb	w8, [x29, #-45]
    24b4:	ldurb	w8, [x29, #-45]
    24b8:	tbnz	w8, #0, 24c4 <_ZL17getOptionHelpNameB5cxx11RKN4llvm3opt8OptTableENS0_12OptSpecifierE+0x1bc>
    24bc:	ldr	x0, [sp, #32]
    24c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    24c4:	ldp	x29, x30, [sp, #128]
    24c8:	add	sp, sp, #0x90
    24cc:	ret

00000000000024d0 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEixEOS5_>:
    24d0:	sub	sp, sp, #0x90
    24d4:	stp	x29, x30, [sp, #128]
    24d8:	add	x29, sp, #0x80
    24dc:	sub	x8, x29, #0x18
    24e0:	sub	x9, x29, #0x20
    24e4:	stur	x0, [x29, #-8]
    24e8:	stur	x1, [x29, #-16]
    24ec:	ldur	x10, [x29, #-8]
    24f0:	ldur	x1, [x29, #-16]
    24f4:	mov	x0, x10
    24f8:	str	x8, [sp, #48]
    24fc:	str	x9, [sp, #40]
    2500:	str	x10, [sp, #32]
    2504:	bl	31a4 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE11lower_boundERSE_>
    2508:	stur	x0, [x29, #-24]
    250c:	ldr	x0, [sp, #32]
    2510:	bl	2668 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE3endEv>
    2514:	stur	x0, [x29, #-32]
    2518:	ldr	x0, [sp, #48]
    251c:	ldr	x1, [sp, #40]
    2520:	bl	31d8 <_ZSteqRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEESG_>
    2524:	mov	w11, #0x1                   	// #1
    2528:	str	w11, [sp, #28]
    252c:	tbnz	w0, #0, 2564 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEixEOS5_+0x94>
    2530:	ldr	x0, [sp, #32]
    2534:	bl	3208 <_ZNKSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE8key_compEv>
    2538:	ldur	x1, [x29, #-16]
    253c:	sub	x0, x29, #0x18
    2540:	str	x1, [sp, #16]
    2544:	bl	26c4 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEdeEv>
    2548:	sub	x8, x29, #0x21
    254c:	str	x0, [sp, #8]
    2550:	mov	x0, x8
    2554:	ldr	x1, [sp, #16]
    2558:	ldr	x2, [sp, #8]
    255c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2560:	str	w0, [sp, #28]
    2564:	ldr	w8, [sp, #28]
    2568:	tbnz	w8, #0, 2570 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEixEOS5_+0xa0>
    256c:	b	25b8 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEEixEOS5_+0xe8>
    2570:	sub	x0, x29, #0x38
    2574:	sub	x1, x29, #0x18
    2578:	bl	3328 <_ZNSt23_Rb_tree_const_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC2ERKSt17_Rb_tree_iteratorISD_E>
    257c:	ldur	x0, [x29, #-16]
    2580:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2584:	add	x8, sp, #0x40
    2588:	str	x8, [sp]
    258c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2590:	ldur	x1, [x29, #-56]
    2594:	ldr	x0, [sp, #32]
    2598:	adrp	x2, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    259c:	add	x2, x2, #0x0
    25a0:	ldr	x3, [sp]
    25a4:	add	x4, sp, #0x3f
    25a8:	bl	322c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEESt17_Rb_tree_iteratorISD_ESt23_Rb_tree_const_iteratorISD_EDpOT_>
    25ac:	stur	x0, [x29, #-48]
    25b0:	ldur	x8, [x29, #-48]
    25b4:	stur	x8, [x29, #-24]
    25b8:	sub	x0, x29, #0x18
    25bc:	bl	26c4 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEdeEv>
    25c0:	add	x0, x0, #0x20
    25c4:	ldp	x29, x30, [sp, #128]
    25c8:	add	sp, sp, #0x90
    25cc:	ret

00000000000025d0 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE9push_backEOS1_>:
    25d0:	sub	sp, sp, #0x30
    25d4:	stp	x29, x30, [sp, #32]
    25d8:	add	x29, sp, #0x20
    25dc:	stur	x0, [x29, #-8]
    25e0:	str	x1, [sp, #16]
    25e4:	ldur	x0, [x29, #-8]
    25e8:	ldr	x8, [sp, #16]
    25ec:	str	x0, [sp, #8]
    25f0:	mov	x0, x8
    25f4:	bl	4178 <_ZSt4moveIRN12_GLOBAL__N_110OptionInfoEEONSt16remove_referenceIT_E4typeEOS4_>
    25f8:	ldr	x8, [sp, #8]
    25fc:	str	x0, [sp]
    2600:	mov	x0, x8
    2604:	ldr	x1, [sp]
    2608:	bl	40d4 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12emplace_backIJS1_EEEvDpOT_>
    260c:	ldp	x29, x30, [sp, #32]
    2610:	add	sp, sp, #0x30
    2614:	ret

0000000000002618 <_ZN12_GLOBAL__N_110OptionInfoD2Ev>:
    2618:	sub	sp, sp, #0x20
    261c:	stp	x29, x30, [sp, #16]
    2620:	add	x29, sp, #0x10
    2624:	str	x0, [sp, #8]
    2628:	ldr	x0, [sp, #8]
    262c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2630:	ldp	x29, x30, [sp, #16]
    2634:	add	sp, sp, #0x20
    2638:	ret

000000000000263c <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE5beginEv>:
    263c:	sub	sp, sp, #0x20
    2640:	stp	x29, x30, [sp, #16]
    2644:	add	x29, sp, #0x10
    2648:	str	x0, [sp]
    264c:	ldr	x0, [sp]
    2650:	bl	4038 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE5beginEv>
    2654:	str	x0, [sp, #8]
    2658:	ldr	x0, [sp, #8]
    265c:	ldp	x29, x30, [sp, #16]
    2660:	add	sp, sp, #0x20
    2664:	ret

0000000000002668 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE3endEv>:
    2668:	sub	sp, sp, #0x20
    266c:	stp	x29, x30, [sp, #16]
    2670:	add	x29, sp, #0x10
    2674:	str	x0, [sp]
    2678:	ldr	x0, [sp]
    267c:	bl	4a68 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE3endEv>
    2680:	str	x0, [sp, #8]
    2684:	ldr	x0, [sp, #8]
    2688:	ldp	x29, x30, [sp, #16]
    268c:	add	sp, sp, #0x20
    2690:	ret

0000000000002694 <_ZStneRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEESG_>:
    2694:	sub	sp, sp, #0x10
    2698:	str	x0, [sp, #8]
    269c:	str	x1, [sp]
    26a0:	ldr	x8, [sp, #8]
    26a4:	ldr	x8, [x8]
    26a8:	ldr	x9, [sp]
    26ac:	ldr	x9, [x9]
    26b0:	cmp	x8, x9
    26b4:	cset	w10, ne  // ne = any
    26b8:	and	w0, w10, #0x1
    26bc:	add	sp, sp, #0x10
    26c0:	ret

00000000000026c4 <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEdeEv>:
    26c4:	sub	sp, sp, #0x20
    26c8:	stp	x29, x30, [sp, #16]
    26cc:	add	x29, sp, #0x10
    26d0:	str	x0, [sp, #8]
    26d4:	ldr	x8, [sp, #8]
    26d8:	ldr	x0, [x8]
    26dc:	bl	2d80 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>
    26e0:	ldp	x29, x30, [sp, #16]
    26e4:	add	sp, sp, #0x20
    26e8:	ret

00000000000026ec <_ZNKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEptEv>:
    26ec:	sub	sp, sp, #0x20
    26f0:	stp	x29, x30, [sp, #16]
    26f4:	add	x29, sp, #0x10
    26f8:	str	x0, [sp, #8]
    26fc:	ldr	x8, [sp, #8]
    2700:	ldr	x0, [x8]
    2704:	bl	2d80 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>
    2708:	ldp	x29, x30, [sp, #16]
    270c:	add	sp, sp, #0x20
    2710:	ret

0000000000002714 <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE>:
    2714:	sub	sp, sp, #0xa0
    2718:	stp	x29, x30, [sp, #144]
    271c:	add	x29, sp, #0x90
    2720:	adrp	x8, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2724:	add	x8, x8, #0x0
    2728:	stur	x1, [x29, #-16]
    272c:	stur	x2, [x29, #-8]
    2730:	stur	x0, [x29, #-24]
    2734:	stur	x3, [x29, #-32]
    2738:	ldur	x0, [x29, #-24]
    273c:	ldur	q0, [x29, #-16]
    2740:	stur	q0, [x29, #-48]
    2744:	ldur	x1, [x29, #-48]
    2748:	ldur	x2, [x29, #-40]
    274c:	str	x8, [sp, #24]
    2750:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2754:	ldr	x1, [sp, #24]
    2758:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    275c:	stur	wzr, [x29, #-52]
    2760:	stur	wzr, [x29, #-56]
    2764:	ldur	x8, [x29, #-32]
    2768:	mov	x0, x8
    276c:	bl	2b00 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>
    2770:	stur	w0, [x29, #-60]
    2774:	ldur	w8, [x29, #-56]
    2778:	ldur	w9, [x29, #-60]
    277c:	cmp	w8, w9
    2780:	b.eq	27cc <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE+0xb8>  // b.none
    2784:	ldur	x0, [x29, #-32]
    2788:	ldur	w8, [x29, #-56]
    278c:	mov	w1, w8
    2790:	bl	2b28 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EEixEm>
    2794:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
    2798:	stur	w0, [x29, #-64]
    279c:	ldur	w8, [x29, #-64]
    27a0:	cmp	w8, #0x17
    27a4:	b.hi	27bc <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE+0xa8>  // b.pmore
    27a8:	sub	x0, x29, #0x34
    27ac:	sub	x1, x29, #0x40
    27b0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    27b4:	ldr	w8, [x0]
    27b8:	stur	w8, [x29, #-52]
    27bc:	ldur	w8, [x29, #-56]
    27c0:	add	w8, w8, #0x1
    27c4:	stur	w8, [x29, #-56]
    27c8:	b	2774 <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE+0x60>
    27cc:	mov	w8, #0x2                   	// #2
    27d0:	stur	w8, [x29, #-68]
    27d4:	str	wzr, [sp, #72]
    27d8:	ldur	x0, [x29, #-32]
    27dc:	bl	2b00 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>
    27e0:	str	w0, [sp, #68]
    27e4:	ldr	w8, [sp, #72]
    27e8:	ldr	w9, [sp, #68]
    27ec:	cmp	w8, w9
    27f0:	b.eq	28bc <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE+0x1a8>  // b.none
    27f4:	ldur	x0, [x29, #-32]
    27f8:	ldr	w8, [sp, #72]
    27fc:	mov	w1, w8
    2800:	bl	2b28 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EEixEm>
    2804:	str	x0, [sp, #56]
    2808:	ldur	w8, [x29, #-52]
    280c:	ldr	x0, [sp, #56]
    2810:	str	w8, [sp, #20]
    2814:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
    2818:	ldr	w8, [sp, #20]
    281c:	subs	w9, w8, w0
    2820:	str	w9, [sp, #52]
    2824:	ldur	x0, [x29, #-24]
    2828:	mov	w1, #0x2                   	// #2
    282c:	bl	0 <_ZN4llvm11raw_ostream6indentEj>
    2830:	ldr	x1, [sp, #56]
    2834:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2838:	ldr	w8, [sp, #52]
    283c:	cmp	w8, #0x0
    2840:	cset	w8, ge  // ge = tcont
    2844:	tbnz	w8, #0, 2864 <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE+0x150>
    2848:	ldur	x0, [x29, #-24]
    284c:	adrp	x1, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2850:	add	x1, x1, #0x0
    2854:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2858:	ldur	w8, [x29, #-52]
    285c:	add	w8, w8, #0x2
    2860:	str	w8, [sp, #52]
    2864:	ldur	x0, [x29, #-24]
    2868:	ldr	w8, [sp, #52]
    286c:	add	w1, w8, #0x1
    2870:	bl	0 <_ZN4llvm11raw_ostream6indentEj>
    2874:	ldur	x9, [x29, #-32]
    2878:	ldr	w8, [sp, #72]
    287c:	mov	w1, w8
    2880:	str	x0, [sp, #8]
    2884:	mov	x0, x9
    2888:	bl	2b28 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EEixEm>
    288c:	ldr	q0, [x0, #32]
    2890:	str	q0, [sp, #32]
    2894:	ldr	x1, [sp, #32]
    2898:	ldr	x2, [sp, #40]
    289c:	ldr	x0, [sp, #8]
    28a0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    28a4:	mov	w1, #0xa                   	// #10
    28a8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    28ac:	ldr	w8, [sp, #72]
    28b0:	add	w8, w8, #0x1
    28b4:	str	w8, [sp, #72]
    28b8:	b	27e4 <_ZL19PrintHelpOptionListRN4llvm11raw_ostreamENS_9StringRefERSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS5_EE+0xd0>
    28bc:	ldp	x29, x30, [sp, #144]
    28c0:	add	sp, sp, #0xa0
    28c4:	ret

00000000000028c8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEppEv>:
    28c8:	sub	sp, sp, #0x20
    28cc:	stp	x29, x30, [sp, #16]
    28d0:	add	x29, sp, #0x10
    28d4:	str	x0, [sp, #8]
    28d8:	ldr	x8, [sp, #8]
    28dc:	ldr	x0, [x8]
    28e0:	str	x8, [sp]
    28e4:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
    28e8:	ldr	x8, [sp]
    28ec:	str	x0, [x8]
    28f0:	mov	x0, x8
    28f4:	ldp	x29, x30, [sp, #16]
    28f8:	add	sp, sp, #0x20
    28fc:	ret

0000000000002900 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEED2Ev>:
    2900:	sub	sp, sp, #0x20
    2904:	stp	x29, x30, [sp, #16]
    2908:	add	x29, sp, #0x10
    290c:	str	x0, [sp, #8]
    2910:	ldr	x0, [sp, #8]
    2914:	bl	2b54 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EED2Ev>
    2918:	ldp	x29, x30, [sp, #16]
    291c:	add	sp, sp, #0x20
    2920:	ret

0000000000002924 <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_>:
    2924:	sub	sp, sp, #0x30
    2928:	stp	x29, x30, [sp, #32]
    292c:	add	x29, sp, #0x20
    2930:	str	x0, [sp, #16]
    2934:	str	x1, [sp, #8]
    2938:	ldr	x0, [sp, #16]
    293c:	ldr	x1, [sp, #8]
    2940:	bl	297c <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    2944:	str	w0, [sp, #4]
    2948:	ldr	w8, [sp, #4]
    294c:	cbz	w8, 295c <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_+0x38>
    2950:	ldr	w8, [sp, #4]
    2954:	stur	w8, [x29, #-4]
    2958:	b	296c <_ZN4llvm3optL16StrCmpOptionNameEPKcS2_+0x48>
    295c:	ldr	x0, [sp, #16]
    2960:	ldr	x1, [sp, #8]
    2964:	bl	0 <strcmp>
    2968:	stur	w0, [x29, #-4]
    296c:	ldur	w0, [x29, #-4]
    2970:	ldp	x29, x30, [sp, #32]
    2974:	add	sp, sp, #0x30
    2978:	ret

000000000000297c <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>:
    297c:	sub	sp, sp, #0x40
    2980:	stp	x29, x30, [sp, #48]
    2984:	add	x29, sp, #0x30
    2988:	stur	x0, [x29, #-16]
    298c:	str	x1, [sp, #24]
    2990:	ldur	x8, [x29, #-16]
    2994:	str	x8, [sp, #16]
    2998:	ldr	x8, [sp, #24]
    299c:	str	x8, [sp, #8]
    29a0:	ldur	x8, [x29, #-16]
    29a4:	ldrb	w0, [x8]
    29a8:	bl	0 <tolower>
    29ac:	strb	w0, [sp, #7]
    29b0:	ldr	x8, [sp, #24]
    29b4:	ldrb	w0, [x8]
    29b8:	bl	0 <tolower>
    29bc:	strb	w0, [sp, #6]
    29c0:	ldrb	w8, [sp, #7]
    29c4:	ldrb	w9, [sp, #6]
    29c8:	cmp	w8, w9
    29cc:	b.ne	2a14 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x98>  // b.any
    29d0:	ldrb	w8, [sp, #7]
    29d4:	cbnz	w8, 29e0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x64>
    29d8:	stur	wzr, [x29, #-4]
    29dc:	b	2a58 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xdc>
    29e0:	ldr	x8, [sp, #16]
    29e4:	add	x9, x8, #0x1
    29e8:	str	x9, [sp, #16]
    29ec:	ldrb	w0, [x8, #1]
    29f0:	bl	0 <tolower>
    29f4:	strb	w0, [sp, #7]
    29f8:	ldr	x8, [sp, #8]
    29fc:	add	x9, x8, #0x1
    2a00:	str	x9, [sp, #8]
    2a04:	ldrb	w0, [x8, #1]
    2a08:	bl	0 <tolower>
    2a0c:	strb	w0, [sp, #6]
    2a10:	b	29c0 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0x44>
    2a14:	ldrb	w8, [sp, #7]
    2a18:	cbnz	w8, 2a28 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xac>
    2a1c:	mov	w8, #0x1                   	// #1
    2a20:	stur	w8, [x29, #-4]
    2a24:	b	2a58 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xdc>
    2a28:	ldrb	w8, [sp, #6]
    2a2c:	cbnz	w8, 2a3c <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xc0>
    2a30:	mov	w8, #0xffffffff            	// #-1
    2a34:	stur	w8, [x29, #-4]
    2a38:	b	2a58 <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_+0xdc>
    2a3c:	ldrb	w8, [sp, #7]
    2a40:	ldrb	w9, [sp, #6]
    2a44:	mov	w10, #0x1                   	// #1
    2a48:	mov	w11, #0xffffffff            	// #-1
    2a4c:	cmp	w8, w9
    2a50:	csel	w8, w11, w10, lt  // lt = tstop
    2a54:	stur	w8, [x29, #-4]
    2a58:	ldur	w0, [x29, #-4]
    2a5c:	ldp	x29, x30, [sp, #48]
    2a60:	add	sp, sp, #0x40
    2a64:	ret

0000000000002a68 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EEC2Ev>:
    2a68:	sub	sp, sp, #0x20
    2a6c:	stp	x29, x30, [sp, #16]
    2a70:	add	x29, sp, #0x10
    2a74:	str	x0, [sp, #8]
    2a78:	ldr	x0, [sp, #8]
    2a7c:	bl	2a8c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE13_Rb_tree_implISH_Lb1EEC2Ev>
    2a80:	ldp	x29, x30, [sp, #16]
    2a84:	add	sp, sp, #0x20
    2a88:	ret

0000000000002a8c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE13_Rb_tree_implISH_Lb1EEC2Ev>:
    2a8c:	sub	sp, sp, #0x20
    2a90:	stp	x29, x30, [sp, #16]
    2a94:	add	x29, sp, #0x10
    2a98:	str	x0, [sp, #8]
    2a9c:	ldr	x8, [sp, #8]
    2aa0:	mov	x0, x8
    2aa4:	str	x8, [sp]
    2aa8:	bl	2acc <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEEC2Ev>
    2aac:	ldr	x0, [sp]
    2ab0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2ab4:	ldr	x8, [sp]
    2ab8:	add	x0, x8, #0x8
    2abc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    2ac0:	ldp	x29, x30, [sp, #16]
    2ac4:	add	sp, sp, #0x20
    2ac8:	ret

0000000000002acc <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEEC2Ev>:
    2acc:	sub	sp, sp, #0x20
    2ad0:	stp	x29, x30, [sp, #16]
    2ad4:	add	x29, sp, #0x10
    2ad8:	str	x0, [sp, #8]
    2adc:	ldr	x0, [sp, #8]
    2ae0:	bl	2af0 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEEC2Ev>
    2ae4:	ldp	x29, x30, [sp, #16]
    2ae8:	add	sp, sp, #0x20
    2aec:	ret

0000000000002af0 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEEC2Ev>:
    2af0:	sub	sp, sp, #0x10
    2af4:	str	x0, [sp, #8]
    2af8:	add	sp, sp, #0x10
    2afc:	ret

0000000000002b00 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>:
    2b00:	sub	sp, sp, #0x10
    2b04:	mov	x8, #0x30                  	// #48
    2b08:	str	x0, [sp, #8]
    2b0c:	ldr	x9, [sp, #8]
    2b10:	ldr	x10, [x9, #8]
    2b14:	ldr	x9, [x9]
    2b18:	subs	x9, x10, x9
    2b1c:	sdiv	x0, x9, x8
    2b20:	add	sp, sp, #0x10
    2b24:	ret

0000000000002b28 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EEixEm>:
    2b28:	sub	sp, sp, #0x10
    2b2c:	str	x0, [sp, #8]
    2b30:	str	x1, [sp]
    2b34:	ldr	x8, [sp, #8]
    2b38:	ldr	x8, [x8]
    2b3c:	ldr	x9, [sp]
    2b40:	mov	x10, #0x30                  	// #48
    2b44:	mul	x9, x10, x9
    2b48:	add	x0, x8, x9
    2b4c:	add	sp, sp, #0x10
    2b50:	ret

0000000000002b54 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EED2Ev>:
    2b54:	sub	sp, sp, #0x30
    2b58:	stp	x29, x30, [sp, #32]
    2b5c:	add	x29, sp, #0x20
    2b60:	stur	x0, [x29, #-8]
    2b64:	ldur	x8, [x29, #-8]
    2b68:	mov	x0, x8
    2b6c:	str	x8, [sp, #16]
    2b70:	bl	2c0c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_beginEv>
    2b74:	ldr	x8, [sp, #16]
    2b78:	str	x0, [sp, #8]
    2b7c:	mov	x0, x8
    2b80:	ldr	x1, [sp, #8]
    2b84:	bl	2b9c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>
    2b88:	ldr	x0, [sp, #16]
    2b8c:	bl	2c24 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE13_Rb_tree_implISH_Lb1EED2Ev>
    2b90:	ldp	x29, x30, [sp, #32]
    2b94:	add	sp, sp, #0x30
    2b98:	ret

0000000000002b9c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>:
    2b9c:	sub	sp, sp, #0x40
    2ba0:	stp	x29, x30, [sp, #48]
    2ba4:	add	x29, sp, #0x30
    2ba8:	stur	x0, [x29, #-8]
    2bac:	stur	x1, [x29, #-16]
    2bb0:	ldur	x8, [x29, #-8]
    2bb4:	str	x8, [sp, #16]
    2bb8:	ldur	x8, [x29, #-16]
    2bbc:	cbz	x8, 2c00 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x64>
    2bc0:	ldur	x0, [x29, #-16]
    2bc4:	bl	2c48 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_S_rightEPSt18_Rb_tree_node_base>
    2bc8:	ldr	x8, [sp, #16]
    2bcc:	str	x0, [sp, #8]
    2bd0:	mov	x0, x8
    2bd4:	ldr	x1, [sp, #8]
    2bd8:	bl	2b9c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E>
    2bdc:	ldur	x0, [x29, #-16]
    2be0:	bl	2c60 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE7_S_leftEPSt18_Rb_tree_node_base>
    2be4:	str	x0, [sp, #24]
    2be8:	ldur	x1, [x29, #-16]
    2bec:	ldr	x0, [sp, #16]
    2bf0:	bl	2c78 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E>
    2bf4:	ldr	x8, [sp, #24]
    2bf8:	stur	x8, [x29, #-16]
    2bfc:	b	2bb8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_eraseEPSt13_Rb_tree_nodeISD_E+0x1c>
    2c00:	ldp	x29, x30, [sp, #48]
    2c04:	add	sp, sp, #0x40
    2c08:	ret

0000000000002c0c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_beginEv>:
    2c0c:	sub	sp, sp, #0x10
    2c10:	str	x0, [sp, #8]
    2c14:	ldr	x8, [sp, #8]
    2c18:	ldr	x0, [x8, #16]
    2c1c:	add	sp, sp, #0x10
    2c20:	ret

0000000000002c24 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE13_Rb_tree_implISH_Lb1EED2Ev>:
    2c24:	sub	sp, sp, #0x20
    2c28:	stp	x29, x30, [sp, #16]
    2c2c:	add	x29, sp, #0x10
    2c30:	str	x0, [sp, #8]
    2c34:	ldr	x0, [sp, #8]
    2c38:	bl	3134 <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEED2Ev>
    2c3c:	ldp	x29, x30, [sp, #16]
    2c40:	add	sp, sp, #0x20
    2c44:	ret

0000000000002c48 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_S_rightEPSt18_Rb_tree_node_base>:
    2c48:	sub	sp, sp, #0x10
    2c4c:	str	x0, [sp, #8]
    2c50:	ldr	x8, [sp, #8]
    2c54:	ldr	x0, [x8, #24]
    2c58:	add	sp, sp, #0x10
    2c5c:	ret

0000000000002c60 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE7_S_leftEPSt18_Rb_tree_node_base>:
    2c60:	sub	sp, sp, #0x10
    2c64:	str	x0, [sp, #8]
    2c68:	ldr	x8, [sp, #8]
    2c6c:	ldr	x0, [x8, #16]
    2c70:	add	sp, sp, #0x10
    2c74:	ret

0000000000002c78 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E>:
    2c78:	sub	sp, sp, #0x30
    2c7c:	stp	x29, x30, [sp, #32]
    2c80:	add	x29, sp, #0x20
    2c84:	stur	x0, [x29, #-8]
    2c88:	str	x1, [sp, #16]
    2c8c:	ldur	x8, [x29, #-8]
    2c90:	ldr	x1, [sp, #16]
    2c94:	mov	x0, x8
    2c98:	str	x8, [sp, #8]
    2c9c:	bl	2cb8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeISD_E>
    2ca0:	ldr	x1, [sp, #16]
    2ca4:	ldr	x0, [sp, #8]
    2ca8:	bl	2d04 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_put_nodeEPSt13_Rb_tree_nodeISD_E>
    2cac:	ldp	x29, x30, [sp, #32]
    2cb0:	add	sp, sp, #0x30
    2cb4:	ret

0000000000002cb8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE15_M_destroy_nodeEPSt13_Rb_tree_nodeISD_E>:
    2cb8:	sub	sp, sp, #0x30
    2cbc:	stp	x29, x30, [sp, #32]
    2cc0:	add	x29, sp, #0x20
    2cc4:	stur	x0, [x29, #-8]
    2cc8:	str	x1, [sp, #16]
    2ccc:	ldur	x0, [x29, #-8]
    2cd0:	bl	2d6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE21_M_get_Node_allocatorEv>
    2cd4:	ldr	x8, [sp, #16]
    2cd8:	str	x0, [sp, #8]
    2cdc:	mov	x0, x8
    2ce0:	bl	2d80 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>
    2ce4:	ldr	x1, [sp, #8]
    2ce8:	str	x0, [sp]
    2cec:	mov	x0, x1
    2cf0:	ldr	x1, [sp]
    2cf4:	bl	2d40 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE7destroyISE_EEvRSG_PT_>
    2cf8:	ldp	x29, x30, [sp, #32]
    2cfc:	add	sp, sp, #0x30
    2d00:	ret

0000000000002d04 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_put_nodeEPSt13_Rb_tree_nodeISD_E>:
    2d04:	sub	sp, sp, #0x30
    2d08:	stp	x29, x30, [sp, #32]
    2d0c:	add	x29, sp, #0x20
    2d10:	mov	x2, #0x1                   	// #1
    2d14:	stur	x0, [x29, #-8]
    2d18:	str	x1, [sp, #16]
    2d1c:	ldur	x0, [x29, #-8]
    2d20:	str	x2, [sp, #8]
    2d24:	bl	2d6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE21_M_get_Node_allocatorEv>
    2d28:	ldr	x1, [sp, #16]
    2d2c:	ldr	x2, [sp, #8]
    2d30:	bl	30d4 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE10deallocateERSG_PSF_m>
    2d34:	ldp	x29, x30, [sp, #32]
    2d38:	add	sp, sp, #0x30
    2d3c:	ret

0000000000002d40 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE7destroyISE_EEvRSG_PT_>:
    2d40:	sub	sp, sp, #0x20
    2d44:	stp	x29, x30, [sp, #16]
    2d48:	add	x29, sp, #0x10
    2d4c:	str	x0, [sp, #8]
    2d50:	str	x1, [sp]
    2d54:	ldr	x0, [sp, #8]
    2d58:	ldr	x1, [sp]
    2d5c:	bl	2da8 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE7destroyISF_EEvPT_>
    2d60:	ldp	x29, x30, [sp, #16]
    2d64:	add	sp, sp, #0x20
    2d68:	ret

0000000000002d6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE21_M_get_Node_allocatorEv>:
    2d6c:	sub	sp, sp, #0x10
    2d70:	str	x0, [sp, #8]
    2d74:	ldr	x0, [sp, #8]
    2d78:	add	sp, sp, #0x10
    2d7c:	ret

0000000000002d80 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>:
    2d80:	sub	sp, sp, #0x20
    2d84:	stp	x29, x30, [sp, #16]
    2d88:	add	x29, sp, #0x10
    2d8c:	str	x0, [sp, #8]
    2d90:	ldr	x8, [sp, #8]
    2d94:	add	x0, x8, #0x20
    2d98:	bl	309c <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE6_M_ptrEv>
    2d9c:	ldp	x29, x30, [sp, #16]
    2da0:	add	sp, sp, #0x20
    2da4:	ret

0000000000002da8 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE7destroyISF_EEvPT_>:
    2da8:	sub	sp, sp, #0x20
    2dac:	stp	x29, x30, [sp, #16]
    2db0:	add	x29, sp, #0x10
    2db4:	str	x0, [sp, #8]
    2db8:	str	x1, [sp]
    2dbc:	ldr	x0, [sp]
    2dc0:	bl	2dd0 <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS9_EEED2Ev>
    2dc4:	ldp	x29, x30, [sp, #16]
    2dc8:	add	sp, sp, #0x20
    2dcc:	ret

0000000000002dd0 <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS9_EEED2Ev>:
    2dd0:	sub	sp, sp, #0x20
    2dd4:	stp	x29, x30, [sp, #16]
    2dd8:	add	x29, sp, #0x10
    2ddc:	str	x0, [sp, #8]
    2de0:	ldr	x8, [sp, #8]
    2de4:	add	x0, x8, #0x20
    2de8:	str	x8, [sp]
    2dec:	bl	2e04 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EED2Ev>
    2df0:	ldr	x0, [sp]
    2df4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    2df8:	ldp	x29, x30, [sp, #16]
    2dfc:	add	sp, sp, #0x20
    2e00:	ret

0000000000002e04 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EED2Ev>:
    2e04:	sub	sp, sp, #0x40
    2e08:	stp	x29, x30, [sp, #48]
    2e0c:	add	x29, sp, #0x30
    2e10:	stur	x0, [x29, #-8]
    2e14:	ldur	x8, [x29, #-8]
    2e18:	ldr	x0, [x8]
    2e1c:	ldr	x1, [x8, #8]
    2e20:	stur	x0, [x29, #-16]
    2e24:	mov	x0, x8
    2e28:	str	x8, [sp, #24]
    2e2c:	str	x1, [sp, #16]
    2e30:	bl	2e90 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>
    2e34:	ldur	x8, [x29, #-16]
    2e38:	str	x0, [sp, #8]
    2e3c:	mov	x0, x8
    2e40:	ldr	x1, [sp, #16]
    2e44:	ldr	x2, [sp, #8]
    2e48:	bl	2e60 <_ZSt8_DestroyIPN12_GLOBAL__N_110OptionInfoES1_EvT_S3_RSaIT0_E>
    2e4c:	ldr	x0, [sp, #24]
    2e50:	bl	2ea4 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EED2Ev>
    2e54:	ldp	x29, x30, [sp, #48]
    2e58:	add	sp, sp, #0x40
    2e5c:	ret

0000000000002e60 <_ZSt8_DestroyIPN12_GLOBAL__N_110OptionInfoES1_EvT_S3_RSaIT0_E>:
    2e60:	sub	sp, sp, #0x30
    2e64:	stp	x29, x30, [sp, #32]
    2e68:	add	x29, sp, #0x20
    2e6c:	stur	x0, [x29, #-8]
    2e70:	str	x1, [sp, #16]
    2e74:	str	x2, [sp, #8]
    2e78:	ldur	x0, [x29, #-8]
    2e7c:	ldr	x1, [sp, #16]
    2e80:	bl	2ef0 <_ZSt8_DestroyIPN12_GLOBAL__N_110OptionInfoEEvT_S3_>
    2e84:	ldp	x29, x30, [sp, #32]
    2e88:	add	sp, sp, #0x30
    2e8c:	ret

0000000000002e90 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>:
    2e90:	sub	sp, sp, #0x10
    2e94:	str	x0, [sp, #8]
    2e98:	ldr	x0, [sp, #8]
    2e9c:	add	sp, sp, #0x10
    2ea0:	ret

0000000000002ea4 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EED2Ev>:
    2ea4:	sub	sp, sp, #0x20
    2ea8:	stp	x29, x30, [sp, #16]
    2eac:	add	x29, sp, #0x10
    2eb0:	mov	x8, #0x30                  	// #48
    2eb4:	str	x0, [sp, #8]
    2eb8:	ldr	x9, [sp, #8]
    2ebc:	ldr	x1, [x9]
    2ec0:	ldr	x10, [x9, #16]
    2ec4:	ldr	x11, [x9]
    2ec8:	subs	x10, x10, x11
    2ecc:	sdiv	x2, x10, x8
    2ed0:	mov	x0, x9
    2ed4:	str	x9, [sp]
    2ed8:	bl	2fa0 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE13_M_deallocateEPS1_m>
    2edc:	ldr	x0, [sp]
    2ee0:	bl	2fe4 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_Vector_implD2Ev>
    2ee4:	ldp	x29, x30, [sp, #16]
    2ee8:	add	sp, sp, #0x20
    2eec:	ret

0000000000002ef0 <_ZSt8_DestroyIPN12_GLOBAL__N_110OptionInfoEEvT_S3_>:
    2ef0:	sub	sp, sp, #0x20
    2ef4:	stp	x29, x30, [sp, #16]
    2ef8:	add	x29, sp, #0x10
    2efc:	str	x0, [sp, #8]
    2f00:	str	x1, [sp]
    2f04:	ldr	x0, [sp, #8]
    2f08:	ldr	x1, [sp]
    2f0c:	bl	2f1c <_ZNSt12_Destroy_auxILb0EE9__destroyIPN12_GLOBAL__N_110OptionInfoEEEvT_S5_>
    2f10:	ldp	x29, x30, [sp, #16]
    2f14:	add	sp, sp, #0x20
    2f18:	ret

0000000000002f1c <_ZNSt12_Destroy_auxILb0EE9__destroyIPN12_GLOBAL__N_110OptionInfoEEEvT_S5_>:
    2f1c:	sub	sp, sp, #0x20
    2f20:	stp	x29, x30, [sp, #16]
    2f24:	add	x29, sp, #0x10
    2f28:	str	x0, [sp, #8]
    2f2c:	str	x1, [sp]
    2f30:	ldr	x8, [sp, #8]
    2f34:	ldr	x9, [sp]
    2f38:	cmp	x8, x9
    2f3c:	b.eq	2f5c <_ZNSt12_Destroy_auxILb0EE9__destroyIPN12_GLOBAL__N_110OptionInfoEEEvT_S5_+0x40>  // b.none
    2f40:	ldr	x0, [sp, #8]
    2f44:	bl	2f8c <_ZSt11__addressofIN12_GLOBAL__N_110OptionInfoEEPT_RS2_>
    2f48:	bl	2f68 <_ZSt8_DestroyIN12_GLOBAL__N_110OptionInfoEEvPT_>
    2f4c:	ldr	x8, [sp, #8]
    2f50:	add	x8, x8, #0x30
    2f54:	str	x8, [sp, #8]
    2f58:	b	2f30 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN12_GLOBAL__N_110OptionInfoEEEvT_S5_+0x14>
    2f5c:	ldp	x29, x30, [sp, #16]
    2f60:	add	sp, sp, #0x20
    2f64:	ret

0000000000002f68 <_ZSt8_DestroyIN12_GLOBAL__N_110OptionInfoEEvPT_>:
    2f68:	sub	sp, sp, #0x20
    2f6c:	stp	x29, x30, [sp, #16]
    2f70:	add	x29, sp, #0x10
    2f74:	str	x0, [sp, #8]
    2f78:	ldr	x0, [sp, #8]
    2f7c:	bl	2618 <_ZN12_GLOBAL__N_110OptionInfoD2Ev>
    2f80:	ldp	x29, x30, [sp, #16]
    2f84:	add	sp, sp, #0x20
    2f88:	ret

0000000000002f8c <_ZSt11__addressofIN12_GLOBAL__N_110OptionInfoEEPT_RS2_>:
    2f8c:	sub	sp, sp, #0x10
    2f90:	str	x0, [sp, #8]
    2f94:	ldr	x0, [sp, #8]
    2f98:	add	sp, sp, #0x10
    2f9c:	ret

0000000000002fa0 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE13_M_deallocateEPS1_m>:
    2fa0:	sub	sp, sp, #0x30
    2fa4:	stp	x29, x30, [sp, #32]
    2fa8:	add	x29, sp, #0x20
    2fac:	stur	x0, [x29, #-8]
    2fb0:	str	x1, [sp, #16]
    2fb4:	str	x2, [sp, #8]
    2fb8:	ldur	x0, [x29, #-8]
    2fbc:	ldr	x8, [sp, #16]
    2fc0:	str	x0, [sp]
    2fc4:	cbz	x8, 2fd8 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE13_M_deallocateEPS1_m+0x38>
    2fc8:	ldr	x1, [sp, #16]
    2fcc:	ldr	x2, [sp, #8]
    2fd0:	ldr	x0, [sp]
    2fd4:	bl	3008 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE10deallocateERS2_PS1_m>
    2fd8:	ldp	x29, x30, [sp, #32]
    2fdc:	add	sp, sp, #0x30
    2fe0:	ret

0000000000002fe4 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_Vector_implD2Ev>:
    2fe4:	sub	sp, sp, #0x20
    2fe8:	stp	x29, x30, [sp, #16]
    2fec:	add	x29, sp, #0x10
    2ff0:	str	x0, [sp, #8]
    2ff4:	ldr	x0, [sp, #8]
    2ff8:	bl	3068 <_ZNSaIN12_GLOBAL__N_110OptionInfoEED2Ev>
    2ffc:	ldp	x29, x30, [sp, #16]
    3000:	add	sp, sp, #0x20
    3004:	ret

0000000000003008 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE10deallocateERS2_PS1_m>:
    3008:	sub	sp, sp, #0x30
    300c:	stp	x29, x30, [sp, #32]
    3010:	add	x29, sp, #0x20
    3014:	stur	x0, [x29, #-8]
    3018:	str	x1, [sp, #16]
    301c:	str	x2, [sp, #8]
    3020:	ldur	x0, [x29, #-8]
    3024:	ldr	x1, [sp, #16]
    3028:	ldr	x2, [sp, #8]
    302c:	bl	303c <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE10deallocateEPS2_m>
    3030:	ldp	x29, x30, [sp, #32]
    3034:	add	sp, sp, #0x30
    3038:	ret

000000000000303c <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE10deallocateEPS2_m>:
    303c:	sub	sp, sp, #0x30
    3040:	stp	x29, x30, [sp, #32]
    3044:	add	x29, sp, #0x20
    3048:	stur	x0, [x29, #-8]
    304c:	str	x1, [sp, #16]
    3050:	str	x2, [sp, #8]
    3054:	ldr	x0, [sp, #16]
    3058:	bl	0 <_ZdlPv>
    305c:	ldp	x29, x30, [sp, #32]
    3060:	add	sp, sp, #0x30
    3064:	ret

0000000000003068 <_ZNSaIN12_GLOBAL__N_110OptionInfoEED2Ev>:
    3068:	sub	sp, sp, #0x20
    306c:	stp	x29, x30, [sp, #16]
    3070:	add	x29, sp, #0x10
    3074:	str	x0, [sp, #8]
    3078:	ldr	x0, [sp, #8]
    307c:	bl	308c <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEED2Ev>
    3080:	ldp	x29, x30, [sp, #16]
    3084:	add	sp, sp, #0x20
    3088:	ret

000000000000308c <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEED2Ev>:
    308c:	sub	sp, sp, #0x10
    3090:	str	x0, [sp, #8]
    3094:	add	sp, sp, #0x10
    3098:	ret

000000000000309c <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE6_M_ptrEv>:
    309c:	sub	sp, sp, #0x20
    30a0:	stp	x29, x30, [sp, #16]
    30a4:	add	x29, sp, #0x10
    30a8:	str	x0, [sp, #8]
    30ac:	ldr	x0, [sp, #8]
    30b0:	bl	30c0 <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE7_M_addrEv>
    30b4:	ldp	x29, x30, [sp, #16]
    30b8:	add	sp, sp, #0x20
    30bc:	ret

00000000000030c0 <_ZN9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE7_M_addrEv>:
    30c0:	sub	sp, sp, #0x10
    30c4:	str	x0, [sp, #8]
    30c8:	ldr	x0, [sp, #8]
    30cc:	add	sp, sp, #0x10
    30d0:	ret

00000000000030d4 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE10deallocateERSG_PSF_m>:
    30d4:	sub	sp, sp, #0x30
    30d8:	stp	x29, x30, [sp, #32]
    30dc:	add	x29, sp, #0x20
    30e0:	stur	x0, [x29, #-8]
    30e4:	str	x1, [sp, #16]
    30e8:	str	x2, [sp, #8]
    30ec:	ldur	x0, [x29, #-8]
    30f0:	ldr	x1, [sp, #16]
    30f4:	ldr	x2, [sp, #8]
    30f8:	bl	3108 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE10deallocateEPSG_m>
    30fc:	ldp	x29, x30, [sp, #32]
    3100:	add	sp, sp, #0x30
    3104:	ret

0000000000003108 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE10deallocateEPSG_m>:
    3108:	sub	sp, sp, #0x30
    310c:	stp	x29, x30, [sp, #32]
    3110:	add	x29, sp, #0x20
    3114:	stur	x0, [x29, #-8]
    3118:	str	x1, [sp, #16]
    311c:	str	x2, [sp, #8]
    3120:	ldr	x0, [sp, #16]
    3124:	bl	0 <_ZdlPv>
    3128:	ldp	x29, x30, [sp, #32]
    312c:	add	sp, sp, #0x30
    3130:	ret

0000000000003134 <_ZNSaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEED2Ev>:
    3134:	sub	sp, sp, #0x20
    3138:	stp	x29, x30, [sp, #16]
    313c:	add	x29, sp, #0x10
    3140:	str	x0, [sp, #8]
    3144:	ldr	x0, [sp, #8]
    3148:	bl	3158 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEED2Ev>
    314c:	ldp	x29, x30, [sp, #16]
    3150:	add	sp, sp, #0x20
    3154:	ret

0000000000003158 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEED2Ev>:
    3158:	sub	sp, sp, #0x10
    315c:	str	x0, [sp, #8]
    3160:	add	sp, sp, #0x10
    3164:	ret

0000000000003168 <_ZN4llvm3optltERKNS0_8OptTable4InfoEPKc>:
    3168:	sub	sp, sp, #0x20
    316c:	stp	x29, x30, [sp, #16]
    3170:	add	x29, sp, #0x10
    3174:	str	x0, [sp, #8]
    3178:	str	x1, [sp]
    317c:	ldr	x8, [sp, #8]
    3180:	ldr	x0, [x8, #8]
    3184:	ldr	x1, [sp]
    3188:	bl	297c <_ZN4llvm3optL26StrCmpOptionNameIgnoreCaseEPKcS2_>
    318c:	cmp	w0, #0x0
    3190:	cset	w9, lt  // lt = tstop
    3194:	and	w0, w9, #0x1
    3198:	ldp	x29, x30, [sp, #16]
    319c:	add	sp, sp, #0x20
    31a0:	ret

00000000000031a4 <_ZNSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE11lower_boundERSE_>:
    31a4:	sub	sp, sp, #0x30
    31a8:	stp	x29, x30, [sp, #32]
    31ac:	add	x29, sp, #0x20
    31b0:	str	x0, [sp, #16]
    31b4:	str	x1, [sp, #8]
    31b8:	ldr	x0, [sp, #16]
    31bc:	ldr	x1, [sp, #8]
    31c0:	bl	334c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11lower_boundERS7_>
    31c4:	stur	x0, [x29, #-8]
    31c8:	ldur	x0, [x29, #-8]
    31cc:	ldp	x29, x30, [sp, #32]
    31d0:	add	sp, sp, #0x30
    31d4:	ret

00000000000031d8 <_ZSteqRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEESG_>:
    31d8:	sub	sp, sp, #0x10
    31dc:	str	x0, [sp, #8]
    31e0:	str	x1, [sp]
    31e4:	ldr	x8, [sp, #8]
    31e8:	ldr	x8, [x8]
    31ec:	ldr	x9, [sp]
    31f0:	ldr	x9, [x9]
    31f4:	cmp	x8, x9
    31f8:	cset	w10, eq  // eq = none
    31fc:	and	w0, w10, #0x1
    3200:	add	sp, sp, #0x10
    3204:	ret

0000000000003208 <_ZNKSt3mapINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS8_EESt4lessIS5_ESaISt4pairIKS5_SA_EEE8key_compEv>:
    3208:	sub	sp, sp, #0x20
    320c:	stp	x29, x30, [sp, #16]
    3210:	add	x29, sp, #0x10
    3214:	str	x0, [sp, #8]
    3218:	ldr	x0, [sp, #8]
    321c:	bl	3534 <_ZNKSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8key_compEv>
    3220:	ldp	x29, x30, [sp, #16]
    3224:	add	sp, sp, #0x20
    3228:	ret

000000000000322c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEESt17_Rb_tree_iteratorISD_ESt23_Rb_tree_const_iteratorISD_EDpOT_>:
    322c:	sub	sp, sp, #0x90
    3230:	stp	x29, x30, [sp, #128]
    3234:	add	x29, sp, #0x80
    3238:	add	x8, sp, #0x38
    323c:	stur	x1, [x29, #-16]
    3240:	stur	x0, [x29, #-24]
    3244:	stur	x2, [x29, #-32]
    3248:	stur	x3, [x29, #-40]
    324c:	stur	x4, [x29, #-48]
    3250:	ldur	x9, [x29, #-24]
    3254:	ldur	x0, [x29, #-32]
    3258:	str	x8, [sp, #40]
    325c:	str	x9, [sp, #32]
    3260:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3264:	ldur	x8, [x29, #-40]
    3268:	str	x0, [sp, #24]
    326c:	mov	x0, x8
    3270:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3274:	ldur	x8, [x29, #-48]
    3278:	str	x0, [sp, #16]
    327c:	mov	x0, x8
    3280:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3284:	ldr	x8, [sp, #32]
    3288:	str	x0, [sp, #8]
    328c:	mov	x0, x8
    3290:	ldr	x1, [sp, #24]
    3294:	ldr	x2, [sp, #16]
    3298:	ldr	x3, [sp, #8]
    329c:	bl	3544 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_create_nodeIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEEPSt13_Rb_tree_nodeISD_EDpOT_>
    32a0:	stur	x0, [x29, #-56]
    32a4:	ldur	x8, [x29, #-16]
    32a8:	str	x8, [sp, #48]
    32ac:	ldur	x0, [x29, #-56]
    32b0:	bl	345c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt13_Rb_tree_nodeISD_E>
    32b4:	ldr	x1, [sp, #48]
    32b8:	ldr	x8, [sp, #32]
    32bc:	str	x0, [sp]
    32c0:	mov	x0, x8
    32c4:	ldr	x2, [sp]
    32c8:	bl	35d4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_>
    32cc:	str	x0, [sp, #56]
    32d0:	str	x1, [sp, #64]
    32d4:	ldr	x8, [sp, #40]
    32d8:	ldr	x9, [x8, #8]
    32dc:	cbz	x9, 3300 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEESt17_Rb_tree_iteratorISD_ESt23_Rb_tree_const_iteratorISD_EDpOT_+0xd4>
    32e0:	add	x8, sp, #0x38
    32e4:	ldr	x1, [sp, #56]
    32e8:	ldr	x2, [x8, #8]
    32ec:	ldur	x3, [x29, #-56]
    32f0:	ldr	x0, [sp, #32]
    32f4:	bl	3904 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSL_PSt13_Rb_tree_nodeISD_E>
    32f8:	stur	x0, [x29, #-8]
    32fc:	b	3318 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEESt17_Rb_tree_iteratorISD_ESt23_Rb_tree_const_iteratorISD_EDpOT_+0xec>
    3300:	ldur	x1, [x29, #-56]
    3304:	ldr	x0, [sp, #32]
    3308:	bl	2c78 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_drop_nodeEPSt13_Rb_tree_nodeISD_E>
    330c:	ldr	x1, [sp, #56]
    3310:	sub	x0, x29, #0x8
    3314:	bl	349c <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC2EPSt18_Rb_tree_node_base>
    3318:	ldur	x0, [x29, #-8]
    331c:	ldp	x29, x30, [sp, #128]
    3320:	add	sp, sp, #0x90
    3324:	ret

0000000000003328 <_ZNSt23_Rb_tree_const_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC2ERKSt17_Rb_tree_iteratorISD_E>:
    3328:	sub	sp, sp, #0x10
    332c:	str	x0, [sp, #8]
    3330:	str	x1, [sp]
    3334:	ldr	x8, [sp, #8]
    3338:	ldr	x9, [sp]
    333c:	ldr	x9, [x9]
    3340:	str	x9, [x8]
    3344:	add	sp, sp, #0x10
    3348:	ret

000000000000334c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11lower_boundERS7_>:
    334c:	sub	sp, sp, #0x40
    3350:	stp	x29, x30, [sp, #48]
    3354:	add	x29, sp, #0x30
    3358:	stur	x0, [x29, #-16]
    335c:	str	x1, [sp, #24]
    3360:	ldur	x8, [x29, #-16]
    3364:	mov	x0, x8
    3368:	str	x8, [sp, #16]
    336c:	bl	2c0c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_beginEv>
    3370:	ldr	x8, [sp, #16]
    3374:	str	x0, [sp, #8]
    3378:	mov	x0, x8
    337c:	bl	3444 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_M_endEv>
    3380:	ldr	x3, [sp, #24]
    3384:	ldr	x8, [sp, #16]
    3388:	str	x0, [sp]
    338c:	mov	x0, x8
    3390:	ldr	x1, [sp, #8]
    3394:	ldr	x2, [sp]
    3398:	bl	33b0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_lower_boundEPSt13_Rb_tree_nodeISD_EPSt18_Rb_tree_node_baseRS7_>
    339c:	stur	x0, [x29, #-8]
    33a0:	ldur	x0, [x29, #-8]
    33a4:	ldp	x29, x30, [sp, #48]
    33a8:	add	sp, sp, #0x40
    33ac:	ret

00000000000033b0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_lower_boundEPSt13_Rb_tree_nodeISD_EPSt18_Rb_tree_node_baseRS7_>:
    33b0:	sub	sp, sp, #0x50
    33b4:	stp	x29, x30, [sp, #64]
    33b8:	add	x29, sp, #0x40
    33bc:	stur	x0, [x29, #-16]
    33c0:	stur	x1, [x29, #-24]
    33c4:	str	x2, [sp, #32]
    33c8:	str	x3, [sp, #24]
    33cc:	ldur	x0, [x29, #-16]
    33d0:	str	x0, [sp, #16]
    33d4:	ldur	x8, [x29, #-24]
    33d8:	cbz	x8, 3428 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_lower_boundEPSt13_Rb_tree_nodeISD_EPSt18_Rb_tree_node_baseRS7_+0x78>
    33dc:	ldur	x0, [x29, #-24]
    33e0:	bl	345c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt13_Rb_tree_nodeISD_E>
    33e4:	ldr	x2, [sp, #24]
    33e8:	ldr	x8, [sp, #16]
    33ec:	str	x0, [sp, #8]
    33f0:	mov	x0, x8
    33f4:	ldr	x1, [sp, #8]
    33f8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    33fc:	tbnz	w0, #0, 3418 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_lower_boundEPSt13_Rb_tree_nodeISD_EPSt18_Rb_tree_node_baseRS7_+0x68>
    3400:	ldur	x8, [x29, #-24]
    3404:	str	x8, [sp, #32]
    3408:	ldur	x0, [x29, #-24]
    340c:	bl	2c60 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE7_S_leftEPSt18_Rb_tree_node_base>
    3410:	stur	x0, [x29, #-24]
    3414:	b	3424 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_lower_boundEPSt13_Rb_tree_nodeISD_EPSt18_Rb_tree_node_baseRS7_+0x74>
    3418:	ldur	x0, [x29, #-24]
    341c:	bl	2c48 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_S_rightEPSt18_Rb_tree_node_base>
    3420:	stur	x0, [x29, #-24]
    3424:	b	33d4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_lower_boundEPSt13_Rb_tree_nodeISD_EPSt18_Rb_tree_node_baseRS7_+0x24>
    3428:	ldr	x1, [sp, #32]
    342c:	sub	x0, x29, #0x8
    3430:	bl	349c <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC2EPSt18_Rb_tree_node_base>
    3434:	ldur	x0, [x29, #-8]
    3438:	ldp	x29, x30, [sp, #64]
    343c:	add	sp, sp, #0x50
    3440:	ret

0000000000003444 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_M_endEv>:
    3444:	sub	sp, sp, #0x10
    3448:	str	x0, [sp, #8]
    344c:	ldr	x8, [sp, #8]
    3450:	add	x0, x8, #0x8
    3454:	add	sp, sp, #0x10
    3458:	ret

000000000000345c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt13_Rb_tree_nodeISD_E>:
    345c:	sub	sp, sp, #0x30
    3460:	stp	x29, x30, [sp, #32]
    3464:	add	x29, sp, #0x20
    3468:	sub	x8, x29, #0x9
    346c:	stur	x0, [x29, #-8]
    3470:	ldur	x0, [x29, #-8]
    3474:	str	x8, [sp, #8]
    3478:	bl	34d4 <_ZNKSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>
    347c:	ldr	x8, [sp, #8]
    3480:	str	x0, [sp]
    3484:	mov	x0, x8
    3488:	ldr	x1, [sp]
    348c:	bl	34bc <_ZNKSt10_Select1stISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEclERKSD_>
    3490:	ldp	x29, x30, [sp, #32]
    3494:	add	sp, sp, #0x30
    3498:	ret

000000000000349c <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC2EPSt18_Rb_tree_node_base>:
    349c:	sub	sp, sp, #0x10
    34a0:	str	x0, [sp, #8]
    34a4:	str	x1, [sp]
    34a8:	ldr	x8, [sp, #8]
    34ac:	ldr	x9, [sp]
    34b0:	str	x9, [x8]
    34b4:	add	sp, sp, #0x10
    34b8:	ret

00000000000034bc <_ZNKSt10_Select1stISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEclERKSD_>:
    34bc:	sub	sp, sp, #0x10
    34c0:	str	x0, [sp, #8]
    34c4:	str	x1, [sp]
    34c8:	ldr	x0, [sp]
    34cc:	add	sp, sp, #0x10
    34d0:	ret

00000000000034d4 <_ZNKSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>:
    34d4:	sub	sp, sp, #0x20
    34d8:	stp	x29, x30, [sp, #16]
    34dc:	add	x29, sp, #0x10
    34e0:	str	x0, [sp, #8]
    34e4:	ldr	x8, [sp, #8]
    34e8:	add	x0, x8, #0x20
    34ec:	bl	34fc <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE6_M_ptrEv>
    34f0:	ldp	x29, x30, [sp, #16]
    34f4:	add	sp, sp, #0x20
    34f8:	ret

00000000000034fc <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE6_M_ptrEv>:
    34fc:	sub	sp, sp, #0x20
    3500:	stp	x29, x30, [sp, #16]
    3504:	add	x29, sp, #0x10
    3508:	str	x0, [sp, #8]
    350c:	ldr	x0, [sp, #8]
    3510:	bl	3520 <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE7_M_addrEv>
    3514:	ldp	x29, x30, [sp, #16]
    3518:	add	sp, sp, #0x20
    351c:	ret

0000000000003520 <_ZNK9__gnu_cxx16__aligned_membufISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEE7_M_addrEv>:
    3520:	sub	sp, sp, #0x10
    3524:	str	x0, [sp, #8]
    3528:	ldr	x0, [sp, #8]
    352c:	add	sp, sp, #0x10
    3530:	ret

0000000000003534 <_ZNKSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8key_compEv>:
    3534:	sub	sp, sp, #0x10
    3538:	str	x0, [sp, #8]
    353c:	add	sp, sp, #0x10
    3540:	ret

0000000000003544 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_create_nodeIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEEPSt13_Rb_tree_nodeISD_EDpOT_>:
    3544:	sub	sp, sp, #0x60
    3548:	stp	x29, x30, [sp, #80]
    354c:	add	x29, sp, #0x50
    3550:	stur	x0, [x29, #-8]
    3554:	stur	x1, [x29, #-16]
    3558:	stur	x2, [x29, #-24]
    355c:	stur	x3, [x29, #-32]
    3560:	ldur	x8, [x29, #-8]
    3564:	mov	x0, x8
    3568:	str	x8, [sp, #32]
    356c:	bl	39e8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_get_nodeEv>
    3570:	str	x0, [sp, #40]
    3574:	ldr	x1, [sp, #40]
    3578:	ldur	x0, [x29, #-16]
    357c:	str	x1, [sp, #24]
    3580:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3584:	ldur	x8, [x29, #-24]
    3588:	str	x0, [sp, #16]
    358c:	mov	x0, x8
    3590:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3594:	ldur	x8, [x29, #-32]
    3598:	str	x0, [sp, #8]
    359c:	mov	x0, x8
    35a0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    35a4:	ldr	x8, [sp, #32]
    35a8:	str	x0, [sp]
    35ac:	mov	x0, x8
    35b0:	ldr	x1, [sp, #24]
    35b4:	ldr	x2, [sp, #16]
    35b8:	ldr	x3, [sp, #8]
    35bc:	ldr	x4, [sp]
    35c0:	bl	3a1c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE17_M_construct_nodeIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEEvPSt13_Rb_tree_nodeISD_EDpOT_>
    35c4:	ldr	x0, [sp, #40]
    35c8:	ldp	x29, x30, [sp, #80]
    35cc:	add	sp, sp, #0x60
    35d0:	ret

00000000000035d4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_>:
    35d4:	sub	sp, sp, #0x100
    35d8:	stp	x29, x30, [sp, #240]
    35dc:	add	x29, sp, #0xf0
    35e0:	sub	x8, x29, #0x18
    35e4:	stur	x1, [x29, #-24]
    35e8:	stur	x0, [x29, #-32]
    35ec:	stur	x2, [x29, #-40]
    35f0:	ldur	x9, [x29, #-32]
    35f4:	mov	x0, x8
    35f8:	stur	x9, [x29, #-112]
    35fc:	bl	3dec <_ZNKSt23_Rb_tree_const_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE13_M_const_castEv>
    3600:	stur	x0, [x29, #-48]
    3604:	ldur	x8, [x29, #-48]
    3608:	ldur	x0, [x29, #-112]
    360c:	str	x8, [sp, #120]
    3610:	bl	3444 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_M_endEv>
    3614:	ldr	x8, [sp, #120]
    3618:	cmp	x8, x0
    361c:	b.ne	36b0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0xdc>  // b.any
    3620:	ldur	x0, [x29, #-112]
    3624:	bl	3e20 <_ZNKSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE4sizeEv>
    3628:	cmp	x0, #0x0
    362c:	cset	w8, ls  // ls = plast
    3630:	tbnz	w8, #0, 3698 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0xc4>
    3634:	ldur	x0, [x29, #-112]
    3638:	bl	3e5c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_rightmostEv>
    363c:	ldr	x0, [x0]
    3640:	bl	3e38 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    3644:	ldur	x2, [x29, #-40]
    3648:	ldur	x8, [x29, #-112]
    364c:	str	x0, [sp, #112]
    3650:	mov	x0, x8
    3654:	ldr	x1, [sp, #112]
    3658:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    365c:	tbnz	w0, #0, 3664 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x90>
    3660:	b	3698 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0xc4>
    3664:	sub	x1, x29, #0x38
    3668:	mov	x8, xzr
    366c:	stur	x8, [x29, #-56]
    3670:	ldur	x0, [x29, #-112]
    3674:	str	x1, [sp, #104]
    3678:	bl	3e5c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_rightmostEv>
    367c:	sub	x8, x29, #0x10
    3680:	str	x0, [sp, #96]
    3684:	mov	x0, x8
    3688:	ldr	x1, [sp, #104]
    368c:	ldr	x2, [sp, #96]
    3690:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3694:	b	38f0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x31c>
    3698:	ldur	x1, [x29, #-40]
    369c:	ldur	x0, [x29, #-112]
    36a0:	bl	3e74 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>
    36a4:	stur	x0, [x29, #-16]
    36a8:	stur	x1, [x29, #-8]
    36ac:	b	38f0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x31c>
    36b0:	ldur	x1, [x29, #-40]
    36b4:	ldur	x0, [x29, #-48]
    36b8:	str	x1, [sp, #88]
    36bc:	bl	3e38 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    36c0:	ldur	x8, [x29, #-112]
    36c4:	str	x0, [sp, #80]
    36c8:	mov	x0, x8
    36cc:	ldr	x1, [sp, #88]
    36d0:	ldr	x2, [sp, #80]
    36d4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    36d8:	tbnz	w0, #0, 36e0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x10c>
    36dc:	b	37c4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x1f0>
    36e0:	ldur	x8, [x29, #-48]
    36e4:	stur	x8, [x29, #-64]
    36e8:	ldur	x8, [x29, #-48]
    36ec:	ldur	x0, [x29, #-112]
    36f0:	str	x8, [sp, #72]
    36f4:	bl	3fe8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_leftmostEv>
    36f8:	ldr	x8, [x0]
    36fc:	ldr	x9, [sp, #72]
    3700:	cmp	x9, x8
    3704:	b.ne	373c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x168>  // b.any
    3708:	ldur	x0, [x29, #-112]
    370c:	bl	3fe8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_leftmostEv>
    3710:	ldur	x8, [x29, #-112]
    3714:	str	x0, [sp, #64]
    3718:	mov	x0, x8
    371c:	bl	3fe8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_leftmostEv>
    3720:	sub	x8, x29, #0x10
    3724:	str	x0, [sp, #56]
    3728:	mov	x0, x8
    372c:	ldr	x1, [sp, #64]
    3730:	ldr	x2, [sp, #56]
    3734:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3738:	b	38f0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x31c>
    373c:	sub	x0, x29, #0x40
    3740:	bl	4000 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEmmEv>
    3744:	ldr	x0, [x0]
    3748:	bl	3e38 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    374c:	ldur	x2, [x29, #-40]
    3750:	ldur	x8, [x29, #-112]
    3754:	str	x0, [sp, #48]
    3758:	mov	x0, x8
    375c:	ldr	x1, [sp, #48]
    3760:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3764:	tbnz	w0, #0, 376c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x198>
    3768:	b	37ac <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x1d8>
    376c:	ldur	x0, [x29, #-64]
    3770:	bl	2c48 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_S_rightEPSt18_Rb_tree_node_base>
    3774:	cbnz	x0, 3794 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x1c0>
    3778:	sub	x1, x29, #0x48
    377c:	mov	x8, xzr
    3780:	stur	x8, [x29, #-72]
    3784:	sub	x0, x29, #0x10
    3788:	sub	x2, x29, #0x40
    378c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3790:	b	38f0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x31c>
    3794:	sub	x0, x29, #0x10
    3798:	sub	x8, x29, #0x30
    379c:	mov	x1, x8
    37a0:	mov	x2, x8
    37a4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    37a8:	b	38f0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x31c>
    37ac:	ldur	x1, [x29, #-40]
    37b0:	ldur	x0, [x29, #-112]
    37b4:	bl	3e74 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>
    37b8:	stur	x0, [x29, #-16]
    37bc:	stur	x1, [x29, #-8]
    37c0:	b	38f0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x31c>
    37c4:	ldur	x0, [x29, #-48]
    37c8:	bl	3e38 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    37cc:	ldur	x2, [x29, #-40]
    37d0:	ldur	x8, [x29, #-112]
    37d4:	str	x0, [sp, #40]
    37d8:	mov	x0, x8
    37dc:	ldr	x1, [sp, #40]
    37e0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    37e4:	tbnz	w0, #0, 37ec <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x218>
    37e8:	b	38d8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x304>
    37ec:	ldur	x8, [x29, #-48]
    37f0:	stur	x8, [x29, #-80]
    37f4:	ldur	x8, [x29, #-48]
    37f8:	ldur	x0, [x29, #-112]
    37fc:	str	x8, [sp, #32]
    3800:	bl	3e5c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_rightmostEv>
    3804:	ldr	x8, [x0]
    3808:	ldr	x9, [sp, #32]
    380c:	cmp	x9, x8
    3810:	b.ne	3848 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x274>  // b.any
    3814:	sub	x1, x29, #0x58
    3818:	mov	x8, xzr
    381c:	stur	x8, [x29, #-88]
    3820:	ldur	x0, [x29, #-112]
    3824:	str	x1, [sp, #24]
    3828:	bl	3e5c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_rightmostEv>
    382c:	sub	x8, x29, #0x10
    3830:	str	x0, [sp, #16]
    3834:	mov	x0, x8
    3838:	ldr	x1, [sp, #24]
    383c:	ldr	x2, [sp, #16]
    3840:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3844:	b	38f0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x31c>
    3848:	ldur	x1, [x29, #-40]
    384c:	sub	x0, x29, #0x50
    3850:	str	x1, [sp, #8]
    3854:	bl	28c8 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEppEv>
    3858:	ldr	x0, [x0]
    385c:	bl	3e38 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    3860:	ldur	x8, [x29, #-112]
    3864:	str	x0, [sp]
    3868:	mov	x0, x8
    386c:	ldr	x1, [sp, #8]
    3870:	ldr	x2, [sp]
    3874:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3878:	tbnz	w0, #0, 3880 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x2ac>
    387c:	b	38c0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x2ec>
    3880:	ldur	x0, [x29, #-48]
    3884:	bl	2c48 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_S_rightEPSt18_Rb_tree_node_base>
    3888:	cbnz	x0, 38a8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x2d4>
    388c:	sub	x1, x29, #0x60
    3890:	mov	x8, xzr
    3894:	stur	x8, [x29, #-96]
    3898:	sub	x0, x29, #0x10
    389c:	sub	x2, x29, #0x30
    38a0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    38a4:	b	38f0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x31c>
    38a8:	sub	x0, x29, #0x10
    38ac:	sub	x8, x29, #0x50
    38b0:	mov	x1, x8
    38b4:	mov	x2, x8
    38b8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    38bc:	b	38f0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x31c>
    38c0:	ldur	x1, [x29, #-40]
    38c4:	ldur	x0, [x29, #-112]
    38c8:	bl	3e74 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>
    38cc:	stur	x0, [x29, #-16]
    38d0:	stur	x1, [x29, #-8]
    38d4:	b	38f0 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorISD_ERS7_+0x31c>
    38d8:	sub	x2, x29, #0x68
    38dc:	mov	x8, xzr
    38e0:	stur	x8, [x29, #-104]
    38e4:	sub	x0, x29, #0x10
    38e8:	sub	x1, x29, #0x30
    38ec:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    38f0:	ldur	x0, [x29, #-16]
    38f4:	ldur	x1, [x29, #-8]
    38f8:	ldp	x29, x30, [sp, #240]
    38fc:	add	sp, sp, #0x100
    3900:	ret

0000000000003904 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSL_PSt13_Rb_tree_nodeISD_E>:
    3904:	sub	sp, sp, #0x70
    3908:	stp	x29, x30, [sp, #96]
    390c:	add	x29, sp, #0x60
    3910:	stur	x0, [x29, #-16]
    3914:	stur	x1, [x29, #-24]
    3918:	stur	x2, [x29, #-32]
    391c:	stur	x3, [x29, #-40]
    3920:	ldur	x8, [x29, #-16]
    3924:	ldur	x9, [x29, #-24]
    3928:	mov	w10, #0x1                   	// #1
    392c:	str	x8, [sp, #40]
    3930:	str	w10, [sp, #36]
    3934:	cbnz	x9, 3990 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSL_PSt13_Rb_tree_nodeISD_E+0x8c>
    3938:	ldur	x8, [x29, #-32]
    393c:	ldr	x0, [sp, #40]
    3940:	str	x8, [sp, #24]
    3944:	bl	3444 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_M_endEv>
    3948:	mov	w9, #0x1                   	// #1
    394c:	ldr	x8, [sp, #24]
    3950:	cmp	x8, x0
    3954:	str	w9, [sp, #36]
    3958:	b.eq	3990 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSL_PSt13_Rb_tree_nodeISD_E+0x8c>  // b.none
    395c:	ldur	x0, [x29, #-40]
    3960:	bl	345c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt13_Rb_tree_nodeISD_E>
    3964:	ldur	x8, [x29, #-32]
    3968:	str	x0, [sp, #16]
    396c:	mov	x0, x8
    3970:	bl	3e38 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    3974:	ldr	x8, [sp, #40]
    3978:	str	x0, [sp, #8]
    397c:	mov	x0, x8
    3980:	ldr	x1, [sp, #16]
    3984:	ldr	x2, [sp, #8]
    3988:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    398c:	str	w0, [sp, #36]
    3990:	ldr	w8, [sp, #36]
    3994:	mov	w9, #0x1                   	// #1
    3998:	and	w8, w8, w9
    399c:	sturb	w8, [x29, #-41]
    39a0:	ldurb	w8, [x29, #-41]
    39a4:	ldur	x1, [x29, #-40]
    39a8:	ldur	x2, [x29, #-32]
    39ac:	ldr	x10, [sp, #40]
    39b0:	add	x3, x10, #0x8
    39b4:	and	w0, w8, #0x1
    39b8:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
    39bc:	ldr	x10, [sp, #40]
    39c0:	ldr	x11, [x10, #40]
    39c4:	add	x11, x11, #0x1
    39c8:	str	x11, [x10, #40]
    39cc:	ldur	x1, [x29, #-40]
    39d0:	sub	x0, x29, #0x8
    39d4:	bl	349c <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC2EPSt18_Rb_tree_node_base>
    39d8:	ldur	x0, [x29, #-8]
    39dc:	ldp	x29, x30, [sp, #96]
    39e0:	add	sp, sp, #0x70
    39e4:	ret

00000000000039e8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_get_nodeEv>:
    39e8:	sub	sp, sp, #0x20
    39ec:	stp	x29, x30, [sp, #16]
    39f0:	add	x29, sp, #0x10
    39f4:	mov	x1, #0x1                   	// #1
    39f8:	str	x0, [sp, #8]
    39fc:	ldr	x0, [sp, #8]
    3a00:	str	x1, [sp]
    3a04:	bl	2d6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE21_M_get_Node_allocatorEv>
    3a08:	ldr	x1, [sp]
    3a0c:	bl	3ab0 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE8allocateERSG_m>
    3a10:	ldp	x29, x30, [sp, #16]
    3a14:	add	sp, sp, #0x20
    3a18:	ret

0000000000003a1c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE17_M_construct_nodeIJRKSt21piecewise_construct_tSt5tupleIJOS5_EESO_IJEEEEEvPSt13_Rb_tree_nodeISD_EDpOT_>:
    3a1c:	sub	sp, sp, #0x60
    3a20:	stp	x29, x30, [sp, #80]
    3a24:	add	x29, sp, #0x50
    3a28:	stur	x0, [x29, #-8]
    3a2c:	stur	x1, [x29, #-16]
    3a30:	stur	x2, [x29, #-24]
    3a34:	stur	x3, [x29, #-32]
    3a38:	str	x4, [sp, #40]
    3a3c:	ldur	x0, [x29, #-8]
    3a40:	bl	2d6c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE21_M_get_Node_allocatorEv>
    3a44:	ldur	x8, [x29, #-16]
    3a48:	str	x0, [sp, #32]
    3a4c:	mov	x0, x8
    3a50:	bl	2d80 <_ZNSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE9_M_valptrEv>
    3a54:	ldur	x8, [x29, #-24]
    3a58:	str	x0, [sp, #24]
    3a5c:	mov	x0, x8
    3a60:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3a64:	ldur	x8, [x29, #-32]
    3a68:	str	x0, [sp, #16]
    3a6c:	mov	x0, x8
    3a70:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3a74:	ldr	x8, [sp, #40]
    3a78:	str	x0, [sp, #8]
    3a7c:	mov	x0, x8
    3a80:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3a84:	ldr	x1, [sp, #32]
    3a88:	str	x0, [sp]
    3a8c:	mov	x0, x1
    3a90:	ldr	x1, [sp, #24]
    3a94:	ldr	x2, [sp, #16]
    3a98:	ldr	x3, [sp, #8]
    3a9c:	ldr	x4, [sp]
    3aa0:	bl	3b5c <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE9constructISE_JRKSt21piecewise_construct_tSt5tupleIJOS7_EESM_IJEEEEEvRSG_PT_DpOT0_>
    3aa4:	ldp	x29, x30, [sp, #80]
    3aa8:	add	sp, sp, #0x60
    3aac:	ret

0000000000003ab0 <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE8allocateERSG_m>:
    3ab0:	sub	sp, sp, #0x20
    3ab4:	stp	x29, x30, [sp, #16]
    3ab8:	add	x29, sp, #0x10
    3abc:	mov	x8, xzr
    3ac0:	str	x0, [sp, #8]
    3ac4:	str	x1, [sp]
    3ac8:	ldr	x0, [sp, #8]
    3acc:	ldr	x1, [sp]
    3ad0:	mov	x2, x8
    3ad4:	bl	3ae4 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE8allocateEmPKv>
    3ad8:	ldp	x29, x30, [sp, #16]
    3adc:	add	sp, sp, #0x20
    3ae0:	ret

0000000000003ae4 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE8allocateEmPKv>:
    3ae4:	sub	sp, sp, #0x30
    3ae8:	stp	x29, x30, [sp, #32]
    3aec:	add	x29, sp, #0x20
    3af0:	stur	x0, [x29, #-8]
    3af4:	str	x1, [sp, #16]
    3af8:	str	x2, [sp, #8]
    3afc:	ldur	x0, [x29, #-8]
    3b00:	ldr	x8, [sp, #16]
    3b04:	str	x8, [sp]
    3b08:	bl	3b38 <_ZNK9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE8max_sizeEv>
    3b0c:	ldr	x8, [sp]
    3b10:	cmp	x8, x0
    3b14:	b.ls	3b1c <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE8allocateEmPKv+0x38>  // b.plast
    3b18:	bl	0 <_ZSt17__throw_bad_allocv>
    3b1c:	ldr	x8, [sp, #16]
    3b20:	mov	x9, #0x58                  	// #88
    3b24:	mul	x0, x8, x9
    3b28:	bl	0 <_Znwm>
    3b2c:	ldp	x29, x30, [sp, #32]
    3b30:	add	sp, sp, #0x30
    3b34:	ret

0000000000003b38 <_ZNK9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE8max_sizeEv>:
    3b38:	sub	sp, sp, #0x10
    3b3c:	mov	x8, #0x745d                	// #29789
    3b40:	movk	x8, #0x45d1, lsl #16
    3b44:	movk	x8, #0x5d17, lsl #32
    3b48:	movk	x8, #0x174, lsl #48
    3b4c:	str	x0, [sp, #8]
    3b50:	mov	x0, x8
    3b54:	add	sp, sp, #0x10
    3b58:	ret

0000000000003b5c <_ZNSt16allocator_traitsISaISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEE9constructISE_JRKSt21piecewise_construct_tSt5tupleIJOS7_EESM_IJEEEEEvRSG_PT_DpOT0_>:
    3b5c:	sub	sp, sp, #0x60
    3b60:	stp	x29, x30, [sp, #80]
    3b64:	add	x29, sp, #0x50
    3b68:	stur	x0, [x29, #-8]
    3b6c:	stur	x1, [x29, #-16]
    3b70:	stur	x2, [x29, #-24]
    3b74:	stur	x3, [x29, #-32]
    3b78:	str	x4, [sp, #40]
    3b7c:	ldur	x0, [x29, #-8]
    3b80:	ldur	x1, [x29, #-16]
    3b84:	ldur	x8, [x29, #-24]
    3b88:	str	x0, [sp, #32]
    3b8c:	mov	x0, x8
    3b90:	str	x1, [sp, #24]
    3b94:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3b98:	ldur	x8, [x29, #-32]
    3b9c:	str	x0, [sp, #16]
    3ba0:	mov	x0, x8
    3ba4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3ba8:	ldr	x8, [sp, #40]
    3bac:	str	x0, [sp, #8]
    3bb0:	mov	x0, x8
    3bb4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3bb8:	ldr	x8, [sp, #32]
    3bbc:	str	x0, [sp]
    3bc0:	mov	x0, x8
    3bc4:	ldr	x1, [sp, #24]
    3bc8:	ldr	x2, [sp, #16]
    3bcc:	ldr	x3, [sp, #8]
    3bd0:	ldr	x4, [sp]
    3bd4:	bl	3be4 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE9constructISF_JRKSt21piecewise_construct_tSt5tupleIJOS8_EESM_IJEEEEEvPT_DpOT0_>
    3bd8:	ldp	x29, x30, [sp, #80]
    3bdc:	add	sp, sp, #0x60
    3be0:	ret

0000000000003be4 <_ZN9__gnu_cxx13new_allocatorISt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISC_EEEEE9constructISF_JRKSt21piecewise_construct_tSt5tupleIJOS8_EESM_IJEEEEEvPT_DpOT0_>:
    3be4:	sub	sp, sp, #0x70
    3be8:	stp	x29, x30, [sp, #96]
    3bec:	add	x29, sp, #0x60
    3bf0:	add	x8, sp, #0x28
    3bf4:	stur	x0, [x29, #-8]
    3bf8:	stur	x1, [x29, #-16]
    3bfc:	stur	x2, [x29, #-24]
    3c00:	stur	x3, [x29, #-32]
    3c04:	stur	x4, [x29, #-40]
    3c08:	ldur	x0, [x29, #-16]
    3c0c:	ldur	x9, [x29, #-24]
    3c10:	str	x0, [sp, #24]
    3c14:	mov	x0, x9
    3c18:	str	x8, [sp, #16]
    3c1c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3c20:	ldur	x8, [x29, #-32]
    3c24:	mov	x0, x8
    3c28:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3c2c:	ldr	x8, [sp, #16]
    3c30:	str	x0, [sp, #8]
    3c34:	mov	x0, x8
    3c38:	ldr	x1, [sp, #8]
    3c3c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3c40:	ldur	x0, [x29, #-40]
    3c44:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3c48:	ldurb	w1, [x29, #-41]
    3c4c:	ldrb	w3, [sp, #39]
    3c50:	ldr	x8, [sp, #24]
    3c54:	mov	x0, x8
    3c58:	ldr	x2, [sp, #16]
    3c5c:	bl	3c6c <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS9_EEEC2IJOS5_EJEEESt21piecewise_construct_tSt5tupleIJDpT_EESG_IJDpT0_EE>
    3c60:	ldp	x29, x30, [sp, #96]
    3c64:	add	sp, sp, #0x70
    3c68:	ret

0000000000003c6c <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS9_EEEC2IJOS5_EJEEESt21piecewise_construct_tSt5tupleIJDpT_EESG_IJDpT0_EE>:
    3c6c:	sub	sp, sp, #0x30
    3c70:	stp	x29, x30, [sp, #32]
    3c74:	add	x29, sp, #0x20
    3c78:	sub	x8, x29, #0x2
    3c7c:	sturb	w1, [x29, #-1]
    3c80:	sturb	w3, [x29, #-2]
    3c84:	str	x0, [sp, #16]
    3c88:	ldr	x0, [sp, #16]
    3c8c:	ldrb	w3, [sp, #15]
    3c90:	ldrb	w4, [sp, #14]
    3c94:	mov	x1, x2
    3c98:	mov	x2, x8
    3c9c:	bl	3cac <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS9_EEEC2IJOS5_EJLm0EEJEJEEERSt5tupleIJDpT_EERSF_IJDpT1_EESt12_Index_tupleIJXspT0_EEESO_IJXspT2_EEE>
    3ca0:	ldp	x29, x30, [sp, #32]
    3ca4:	add	sp, sp, #0x30
    3ca8:	ret

0000000000003cac <_ZNSt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaIS9_EEEC2IJOS5_EJLm0EEJEJEEERSt5tupleIJDpT_EERSF_IJDpT1_EESt12_Index_tupleIJXspT0_EEESO_IJXspT2_EEE>:
    3cac:	sub	sp, sp, #0x40
    3cb0:	stp	x29, x30, [sp, #48]
    3cb4:	add	x29, sp, #0x30
    3cb8:	sturb	w3, [x29, #-1]
    3cbc:	sturb	w4, [x29, #-2]
    3cc0:	stur	x0, [x29, #-16]
    3cc4:	str	x1, [sp, #24]
    3cc8:	str	x2, [sp, #16]
    3ccc:	ldur	x8, [x29, #-16]
    3cd0:	ldr	x0, [sp, #24]
    3cd4:	str	x8, [sp, #8]
    3cd8:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3cdc:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3ce0:	ldr	x8, [sp, #8]
    3ce4:	str	x0, [sp]
    3ce8:	mov	x0, x8
    3cec:	ldr	x1, [sp]
    3cf0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    3cf4:	ldr	x8, [sp, #8]
    3cf8:	add	x0, x8, #0x20
    3cfc:	str	xzr, [x8, #32]
    3d00:	str	xzr, [x8, #40]
    3d04:	str	xzr, [x8, #48]
    3d08:	bl	3d18 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EEC2Ev>
    3d0c:	ldp	x29, x30, [sp, #48]
    3d10:	add	sp, sp, #0x40
    3d14:	ret

0000000000003d18 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EEC2Ev>:
    3d18:	sub	sp, sp, #0x20
    3d1c:	stp	x29, x30, [sp, #16]
    3d20:	add	x29, sp, #0x10
    3d24:	str	x0, [sp, #8]
    3d28:	ldr	x0, [sp, #8]
    3d2c:	bl	3d3c <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EEC2Ev>
    3d30:	ldp	x29, x30, [sp, #16]
    3d34:	add	sp, sp, #0x20
    3d38:	ret

0000000000003d3c <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EEC2Ev>:
    3d3c:	sub	sp, sp, #0x20
    3d40:	stp	x29, x30, [sp, #16]
    3d44:	add	x29, sp, #0x10
    3d48:	str	x0, [sp, #8]
    3d4c:	ldr	x0, [sp, #8]
    3d50:	bl	3d60 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_Vector_implC2Ev>
    3d54:	ldp	x29, x30, [sp, #16]
    3d58:	add	sp, sp, #0x20
    3d5c:	ret

0000000000003d60 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_Vector_implC2Ev>:
    3d60:	sub	sp, sp, #0x20
    3d64:	stp	x29, x30, [sp, #16]
    3d68:	add	x29, sp, #0x10
    3d6c:	str	x0, [sp, #8]
    3d70:	ldr	x8, [sp, #8]
    3d74:	mov	x0, x8
    3d78:	str	x8, [sp]
    3d7c:	bl	3d94 <_ZNSaIN12_GLOBAL__N_110OptionInfoEEC2Ev>
    3d80:	ldr	x0, [sp]
    3d84:	bl	3db8 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE17_Vector_impl_dataC2Ev>
    3d88:	ldp	x29, x30, [sp, #16]
    3d8c:	add	sp, sp, #0x20
    3d90:	ret

0000000000003d94 <_ZNSaIN12_GLOBAL__N_110OptionInfoEEC2Ev>:
    3d94:	sub	sp, sp, #0x20
    3d98:	stp	x29, x30, [sp, #16]
    3d9c:	add	x29, sp, #0x10
    3da0:	str	x0, [sp, #8]
    3da4:	ldr	x0, [sp, #8]
    3da8:	bl	3ddc <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEEC2Ev>
    3dac:	ldp	x29, x30, [sp, #16]
    3db0:	add	sp, sp, #0x20
    3db4:	ret

0000000000003db8 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE17_Vector_impl_dataC2Ev>:
    3db8:	sub	sp, sp, #0x10
    3dbc:	mov	x8, xzr
    3dc0:	str	x0, [sp, #8]
    3dc4:	ldr	x9, [sp, #8]
    3dc8:	str	x8, [x9]
    3dcc:	str	x8, [x9, #8]
    3dd0:	str	x8, [x9, #16]
    3dd4:	add	sp, sp, #0x10
    3dd8:	ret

0000000000003ddc <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEEC2Ev>:
    3ddc:	sub	sp, sp, #0x10
    3de0:	str	x0, [sp, #8]
    3de4:	add	sp, sp, #0x10
    3de8:	ret

0000000000003dec <_ZNKSt23_Rb_tree_const_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEE13_M_const_castEv>:
    3dec:	sub	sp, sp, #0x20
    3df0:	stp	x29, x30, [sp, #16]
    3df4:	add	x29, sp, #0x10
    3df8:	add	x8, sp, #0x8
    3dfc:	str	x0, [sp]
    3e00:	ldr	x9, [sp]
    3e04:	ldr	x1, [x9]
    3e08:	mov	x0, x8
    3e0c:	bl	349c <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC2EPSt18_Rb_tree_node_base>
    3e10:	ldr	x0, [sp, #8]
    3e14:	ldp	x29, x30, [sp, #16]
    3e18:	add	sp, sp, #0x20
    3e1c:	ret

0000000000003e20 <_ZNKSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE4sizeEv>:
    3e20:	sub	sp, sp, #0x10
    3e24:	str	x0, [sp, #8]
    3e28:	ldr	x8, [sp, #8]
    3e2c:	ldr	x0, [x8, #40]
    3e30:	add	sp, sp, #0x10
    3e34:	ret

0000000000003e38 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>:
    3e38:	sub	sp, sp, #0x20
    3e3c:	stp	x29, x30, [sp, #16]
    3e40:	add	x29, sp, #0x10
    3e44:	str	x0, [sp, #8]
    3e48:	ldr	x0, [sp, #8]
    3e4c:	bl	345c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt13_Rb_tree_nodeISD_E>
    3e50:	ldp	x29, x30, [sp, #16]
    3e54:	add	sp, sp, #0x20
    3e58:	ret

0000000000003e5c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE12_M_rightmostEv>:
    3e5c:	sub	sp, sp, #0x10
    3e60:	str	x0, [sp, #8]
    3e64:	ldr	x8, [sp, #8]
    3e68:	add	x0, x8, #0x20
    3e6c:	add	sp, sp, #0x10
    3e70:	ret

0000000000003e74 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_>:
    3e74:	sub	sp, sp, #0x90
    3e78:	stp	x29, x30, [sp, #128]
    3e7c:	add	x29, sp, #0x80
    3e80:	mov	w8, #0x1                   	// #1
    3e84:	stur	x0, [x29, #-24]
    3e88:	stur	x1, [x29, #-32]
    3e8c:	ldur	x9, [x29, #-24]
    3e90:	mov	x0, x9
    3e94:	str	w8, [sp, #44]
    3e98:	str	x9, [sp, #32]
    3e9c:	bl	2c0c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_M_beginEv>
    3ea0:	stur	x0, [x29, #-40]
    3ea4:	ldr	x0, [sp, #32]
    3ea8:	bl	3444 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_M_endEv>
    3eac:	stur	x0, [x29, #-48]
    3eb0:	ldr	w8, [sp, #44]
    3eb4:	sturb	w8, [x29, #-49]
    3eb8:	ldur	x8, [x29, #-40]
    3ebc:	cbz	x8, 3f2c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xb8>
    3ec0:	ldur	x8, [x29, #-40]
    3ec4:	stur	x8, [x29, #-48]
    3ec8:	ldur	x1, [x29, #-32]
    3ecc:	ldur	x0, [x29, #-40]
    3ed0:	str	x1, [sp, #24]
    3ed4:	bl	345c <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt13_Rb_tree_nodeISD_E>
    3ed8:	ldr	x8, [sp, #32]
    3edc:	str	x0, [sp, #16]
    3ee0:	mov	x0, x8
    3ee4:	ldr	x1, [sp, #24]
    3ee8:	ldr	x2, [sp, #16]
    3eec:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3ef0:	and	w9, w0, #0x1
    3ef4:	sturb	w9, [x29, #-49]
    3ef8:	ldurb	w9, [x29, #-49]
    3efc:	tbnz	w9, #0, 3f04 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x90>
    3f00:	b	3f14 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xa0>
    3f04:	ldur	x0, [x29, #-40]
    3f08:	bl	2c60 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE7_S_leftEPSt18_Rb_tree_node_base>
    3f0c:	str	x0, [sp, #8]
    3f10:	b	3f20 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xac>
    3f14:	ldur	x0, [x29, #-40]
    3f18:	bl	2c48 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE8_S_rightEPSt18_Rb_tree_node_base>
    3f1c:	str	x0, [sp, #8]
    3f20:	ldr	x8, [sp, #8]
    3f24:	stur	x8, [x29, #-40]
    3f28:	b	3eb8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x44>
    3f2c:	ldur	x1, [x29, #-48]
    3f30:	add	x0, sp, #0x40
    3f34:	bl	349c <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC2EPSt18_Rb_tree_node_base>
    3f38:	ldurb	w8, [x29, #-49]
    3f3c:	tbnz	w8, #0, 3f44 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xd0>
    3f40:	b	3f80 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x10c>
    3f44:	ldr	x0, [sp, #32]
    3f48:	bl	4038 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE5beginEv>
    3f4c:	add	x1, sp, #0x38
    3f50:	str	x0, [sp, #56]
    3f54:	add	x0, sp, #0x40
    3f58:	bl	31d8 <_ZSteqRKSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEESG_>
    3f5c:	tbnz	w0, #0, 3f64 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0xf0>
    3f60:	b	3f78 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x104>
    3f64:	sub	x0, x29, #0x10
    3f68:	sub	x1, x29, #0x28
    3f6c:	sub	x2, x29, #0x30
    3f70:	bl	406c <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRPSt13_Rb_tree_nodeIS_IKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISE_EEEERS1_Lb1EEEOT_OT0_>
    3f74:	b	3fd4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x160>
    3f78:	add	x0, sp, #0x40
    3f7c:	bl	4000 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEmmEv>
    3f80:	ldr	x0, [sp, #64]
    3f84:	bl	3e38 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE6_S_keyEPKSt18_Rb_tree_node_base>
    3f88:	ldur	x2, [x29, #-32]
    3f8c:	ldr	x8, [sp, #32]
    3f90:	str	x0, [sp]
    3f94:	mov	x0, x8
    3f98:	ldr	x1, [sp]
    3f9c:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3fa0:	tbnz	w0, #0, 3fa8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x134>
    3fa4:	b	3fbc <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x148>
    3fa8:	sub	x0, x29, #0x10
    3fac:	sub	x1, x29, #0x28
    3fb0:	sub	x2, x29, #0x30
    3fb4:	bl	406c <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRPSt13_Rb_tree_nodeIS_IKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISE_EEEERS1_Lb1EEEOT_OT0_>
    3fb8:	b	3fd4 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE24_M_get_insert_unique_posERS7_+0x160>
    3fbc:	add	x2, sp, #0x30
    3fc0:	mov	x8, xzr
    3fc4:	str	x8, [sp, #48]
    3fc8:	sub	x0, x29, #0x10
    3fcc:	add	x1, sp, #0x40
    3fd0:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    3fd4:	ldur	x0, [x29, #-16]
    3fd8:	ldur	x1, [x29, #-8]
    3fdc:	ldp	x29, x30, [sp, #128]
    3fe0:	add	sp, sp, #0x90
    3fe4:	ret

0000000000003fe8 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE11_M_leftmostEv>:
    3fe8:	sub	sp, sp, #0x10
    3fec:	str	x0, [sp, #8]
    3ff0:	ldr	x8, [sp, #8]
    3ff4:	add	x0, x8, #0x18
    3ff8:	add	sp, sp, #0x10
    3ffc:	ret

0000000000004000 <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEmmEv>:
    4000:	sub	sp, sp, #0x20
    4004:	stp	x29, x30, [sp, #16]
    4008:	add	x29, sp, #0x10
    400c:	str	x0, [sp, #8]
    4010:	ldr	x8, [sp, #8]
    4014:	ldr	x0, [x8]
    4018:	str	x8, [sp]
    401c:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
    4020:	ldr	x8, [sp]
    4024:	str	x0, [x8]
    4028:	mov	x0, x8
    402c:	ldp	x29, x30, [sp, #16]
    4030:	add	sp, sp, #0x20
    4034:	ret

0000000000004038 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE5beginEv>:
    4038:	sub	sp, sp, #0x20
    403c:	stp	x29, x30, [sp, #16]
    4040:	add	x29, sp, #0x10
    4044:	add	x8, sp, #0x8
    4048:	str	x0, [sp]
    404c:	ldr	x9, [sp]
    4050:	ldr	x1, [x9, #24]
    4054:	mov	x0, x8
    4058:	bl	349c <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC2EPSt18_Rb_tree_node_base>
    405c:	ldr	x0, [sp, #8]
    4060:	ldp	x29, x30, [sp, #16]
    4064:	add	sp, sp, #0x20
    4068:	ret

000000000000406c <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRPSt13_Rb_tree_nodeIS_IKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISE_EEEERS1_Lb1EEEOT_OT0_>:
    406c:	sub	sp, sp, #0x30
    4070:	stp	x29, x30, [sp, #32]
    4074:	add	x29, sp, #0x20
    4078:	stur	x0, [x29, #-8]
    407c:	str	x1, [sp, #16]
    4080:	str	x2, [sp, #8]
    4084:	ldur	x8, [x29, #-8]
    4088:	ldr	x0, [sp, #16]
    408c:	str	x8, [sp]
    4090:	bl	40c0 <_ZSt7forwardIRPSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEOT_RNSt16remove_referenceISI_E4typeE>
    4094:	ldr	x8, [x0]
    4098:	ldr	x9, [sp]
    409c:	str	x8, [x9]
    40a0:	ldr	x0, [sp, #8]
    40a4:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    40a8:	ldr	x8, [x0]
    40ac:	ldr	x9, [sp]
    40b0:	str	x8, [x9, #8]
    40b4:	ldp	x29, x30, [sp, #32]
    40b8:	add	sp, sp, #0x30
    40bc:	ret

00000000000040c0 <_ZSt7forwardIRPSt13_Rb_tree_nodeISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISB_EEEEEOT_RNSt16remove_referenceISI_E4typeE>:
    40c0:	sub	sp, sp, #0x10
    40c4:	str	x0, [sp, #8]
    40c8:	ldr	x0, [sp, #8]
    40cc:	add	sp, sp, #0x10
    40d0:	ret

00000000000040d4 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12emplace_backIJS1_EEEvDpOT_>:
    40d4:	sub	sp, sp, #0x50
    40d8:	stp	x29, x30, [sp, #64]
    40dc:	add	x29, sp, #0x40
    40e0:	stur	x0, [x29, #-8]
    40e4:	stur	x1, [x29, #-16]
    40e8:	ldur	x8, [x29, #-8]
    40ec:	ldr	x9, [x8, #8]
    40f0:	ldr	x10, [x8, #16]
    40f4:	cmp	x9, x10
    40f8:	str	x8, [sp, #32]
    40fc:	b.eq	4140 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x6c>  // b.none
    4100:	ldr	x8, [sp, #32]
    4104:	ldr	x1, [x8, #8]
    4108:	ldur	x0, [x29, #-16]
    410c:	str	x1, [sp, #24]
    4110:	bl	41e4 <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>
    4114:	ldr	x8, [sp, #32]
    4118:	str	x0, [sp, #16]
    411c:	mov	x0, x8
    4120:	ldr	x1, [sp, #24]
    4124:	ldr	x2, [sp, #16]
    4128:	bl	418c <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
    412c:	ldr	x8, [sp, #32]
    4130:	ldr	x9, [x8, #8]
    4134:	add	x9, x9, #0x30
    4138:	str	x9, [x8, #8]
    413c:	b	416c <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12emplace_backIJS1_EEEvDpOT_+0x98>
    4140:	ldr	x0, [sp, #32]
    4144:	bl	43e4 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE3endEv>
    4148:	stur	x0, [x29, #-24]
    414c:	ldur	x0, [x29, #-16]
    4150:	bl	41e4 <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>
    4154:	ldur	x1, [x29, #-24]
    4158:	ldr	x8, [sp, #32]
    415c:	str	x0, [sp, #8]
    4160:	mov	x0, x8
    4164:	ldr	x2, [sp, #8]
    4168:	bl	41f8 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
    416c:	ldp	x29, x30, [sp, #64]
    4170:	add	sp, sp, #0x50
    4174:	ret

0000000000004178 <_ZSt4moveIRN12_GLOBAL__N_110OptionInfoEEONSt16remove_referenceIT_E4typeEOS4_>:
    4178:	sub	sp, sp, #0x10
    417c:	str	x0, [sp, #8]
    4180:	ldr	x0, [sp, #8]
    4184:	add	sp, sp, #0x10
    4188:	ret

000000000000418c <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>:
    418c:	sub	sp, sp, #0x40
    4190:	stp	x29, x30, [sp, #48]
    4194:	add	x29, sp, #0x30
    4198:	stur	x0, [x29, #-8]
    419c:	stur	x1, [x29, #-16]
    41a0:	str	x2, [sp, #24]
    41a4:	ldur	x0, [x29, #-8]
    41a8:	ldur	x1, [x29, #-16]
    41ac:	ldr	x8, [sp, #24]
    41b0:	str	x0, [sp, #16]
    41b4:	mov	x0, x8
    41b8:	str	x1, [sp, #8]
    41bc:	bl	41e4 <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>
    41c0:	ldr	x8, [sp, #16]
    41c4:	str	x0, [sp]
    41c8:	mov	x0, x8
    41cc:	ldr	x1, [sp, #8]
    41d0:	ldr	x2, [sp]
    41d4:	bl	4418 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE9constructIS2_JS2_EEEvPT_DpOT0_>
    41d8:	ldp	x29, x30, [sp, #48]
    41dc:	add	sp, sp, #0x40
    41e0:	ret

00000000000041e4 <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>:
    41e4:	sub	sp, sp, #0x10
    41e8:	str	x0, [sp, #8]
    41ec:	ldr	x0, [sp, #8]
    41f0:	add	sp, sp, #0x10
    41f4:	ret

00000000000041f8 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
    41f8:	sub	sp, sp, #0xe0
    41fc:	stp	x29, x30, [sp, #208]
    4200:	add	x29, sp, #0xd0
    4204:	mov	x8, #0x1                   	// #1
    4208:	adrp	x9, 0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    420c:	add	x9, x9, #0x0
    4210:	mov	x10, xzr
    4214:	mov	x11, #0x30                  	// #48
    4218:	sub	x12, x29, #0x8
    421c:	sub	x13, x29, #0x40
    4220:	stur	x1, [x29, #-8]
    4224:	stur	x0, [x29, #-16]
    4228:	stur	x2, [x29, #-24]
    422c:	ldur	x14, [x29, #-16]
    4230:	mov	x0, x14
    4234:	mov	x1, x8
    4238:	mov	x2, x9
    423c:	stur	x10, [x29, #-88]
    4240:	stur	x11, [x29, #-96]
    4244:	str	x12, [sp, #104]
    4248:	str	x13, [sp, #96]
    424c:	str	x14, [sp, #88]
    4250:	bl	44a8 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_M_check_lenEmPKc>
    4254:	stur	x0, [x29, #-32]
    4258:	ldr	x8, [sp, #88]
    425c:	ldr	x9, [x8]
    4260:	stur	x9, [x29, #-40]
    4264:	ldr	x9, [x8, #8]
    4268:	stur	x9, [x29, #-48]
    426c:	mov	x0, x8
    4270:	bl	45f0 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE5beginEv>
    4274:	stur	x0, [x29, #-64]
    4278:	ldr	x0, [sp, #104]
    427c:	ldr	x1, [sp, #96]
    4280:	bl	459c <_ZN9__gnu_cxxmiIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>
    4284:	stur	x0, [x29, #-56]
    4288:	ldur	x1, [x29, #-32]
    428c:	ldr	x0, [sp, #88]
    4290:	bl	4620 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_M_allocateEm>
    4294:	stur	x0, [x29, #-72]
    4298:	ldur	x8, [x29, #-72]
    429c:	stur	x8, [x29, #-80]
    42a0:	ldur	x8, [x29, #-72]
    42a4:	ldur	x9, [x29, #-56]
    42a8:	mov	x10, #0x30                  	// #48
    42ac:	mul	x9, x10, x9
    42b0:	add	x1, x8, x9
    42b4:	ldur	x0, [x29, #-24]
    42b8:	str	x10, [sp, #80]
    42bc:	str	x1, [sp, #72]
    42c0:	bl	41e4 <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>
    42c4:	ldr	x8, [sp, #88]
    42c8:	str	x0, [sp, #64]
    42cc:	mov	x0, x8
    42d0:	ldr	x1, [sp, #72]
    42d4:	ldr	x2, [sp, #64]
    42d8:	bl	418c <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
    42dc:	ldur	x8, [x29, #-88]
    42e0:	stur	x8, [x29, #-80]
    42e4:	ldur	x0, [x29, #-40]
    42e8:	ldr	x9, [sp, #104]
    42ec:	str	x0, [sp, #56]
    42f0:	mov	x0, x9
    42f4:	bl	46b4 <_ZNK9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEE4baseEv>
    42f8:	ldr	x1, [x0]
    42fc:	ldur	x2, [x29, #-72]
    4300:	ldr	x0, [sp, #88]
    4304:	str	x1, [sp, #48]
    4308:	str	x2, [sp, #40]
    430c:	bl	2e90 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>
    4310:	ldr	x8, [sp, #56]
    4314:	str	x0, [sp, #32]
    4318:	mov	x0, x8
    431c:	ldr	x1, [sp, #48]
    4320:	ldr	x2, [sp, #40]
    4324:	ldr	x3, [sp, #32]
    4328:	bl	4674 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
    432c:	stur	x0, [x29, #-80]
    4330:	ldur	x8, [x29, #-80]
    4334:	add	x8, x8, #0x30
    4338:	stur	x8, [x29, #-80]
    433c:	ldr	x0, [sp, #104]
    4340:	bl	46b4 <_ZNK9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEE4baseEv>
    4344:	ldr	x0, [x0]
    4348:	ldur	x1, [x29, #-48]
    434c:	ldur	x2, [x29, #-80]
    4350:	ldr	x8, [sp, #88]
    4354:	str	x0, [sp, #24]
    4358:	mov	x0, x8
    435c:	str	x1, [sp, #16]
    4360:	str	x2, [sp, #8]
    4364:	bl	2e90 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>
    4368:	ldr	x8, [sp, #24]
    436c:	str	x0, [sp]
    4370:	mov	x0, x8
    4374:	ldr	x1, [sp, #16]
    4378:	ldr	x2, [sp, #8]
    437c:	ldr	x3, [sp]
    4380:	bl	4674 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>
    4384:	stur	x0, [x29, #-80]
    4388:	ldur	x1, [x29, #-40]
    438c:	ldr	x8, [sp, #88]
    4390:	ldr	x9, [x8, #16]
    4394:	ldur	x10, [x29, #-40]
    4398:	subs	x9, x9, x10
    439c:	ldur	x10, [x29, #-96]
    43a0:	sdiv	x2, x9, x10
    43a4:	mov	x0, x8
    43a8:	bl	2fa0 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE13_M_deallocateEPS1_m>
    43ac:	ldur	x8, [x29, #-72]
    43b0:	ldr	x9, [sp, #88]
    43b4:	str	x8, [x9]
    43b8:	ldur	x8, [x29, #-80]
    43bc:	str	x8, [x9, #8]
    43c0:	ldur	x8, [x29, #-72]
    43c4:	ldur	x10, [x29, #-32]
    43c8:	ldr	x11, [sp, #80]
    43cc:	mul	x10, x11, x10
    43d0:	add	x8, x8, x10
    43d4:	str	x8, [x9, #16]
    43d8:	ldp	x29, x30, [sp, #208]
    43dc:	add	sp, sp, #0xe0
    43e0:	ret

00000000000043e4 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE3endEv>:
    43e4:	sub	sp, sp, #0x20
    43e8:	stp	x29, x30, [sp, #16]
    43ec:	add	x29, sp, #0x10
    43f0:	add	x8, sp, #0x8
    43f4:	str	x0, [sp]
    43f8:	ldr	x9, [sp]
    43fc:	add	x1, x9, #0x8
    4400:	mov	x0, x8
    4404:	bl	4798 <_ZN9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEEC2ERKS3_>
    4408:	ldr	x0, [sp, #8]
    440c:	ldp	x29, x30, [sp, #16]
    4410:	add	sp, sp, #0x20
    4414:	ret

0000000000004418 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE9constructIS2_JS2_EEEvPT_DpOT0_>:
    4418:	sub	sp, sp, #0x40
    441c:	stp	x29, x30, [sp, #48]
    4420:	add	x29, sp, #0x30
    4424:	stur	x0, [x29, #-8]
    4428:	stur	x1, [x29, #-16]
    442c:	str	x2, [sp, #24]
    4430:	ldur	x0, [x29, #-16]
    4434:	ldr	x8, [sp, #24]
    4438:	str	x0, [sp, #16]
    443c:	mov	x0, x8
    4440:	bl	41e4 <_ZSt7forwardIN12_GLOBAL__N_110OptionInfoEEOT_RNSt16remove_referenceIS2_E4typeE>
    4444:	ldr	x8, [sp, #16]
    4448:	str	x0, [sp, #8]
    444c:	mov	x0, x8
    4450:	ldr	x1, [sp, #8]
    4454:	bl	4464 <_ZN12_GLOBAL__N_110OptionInfoC2EOS0_>
    4458:	ldp	x29, x30, [sp, #48]
    445c:	add	sp, sp, #0x40
    4460:	ret

0000000000004464 <_ZN12_GLOBAL__N_110OptionInfoC2EOS0_>:
    4464:	sub	sp, sp, #0x30
    4468:	stp	x29, x30, [sp, #32]
    446c:	add	x29, sp, #0x20
    4470:	stur	x0, [x29, #-8]
    4474:	str	x1, [sp, #16]
    4478:	ldur	x8, [x29, #-8]
    447c:	ldr	x1, [sp, #16]
    4480:	mov	x0, x8
    4484:	str	x8, [sp, #8]
    4488:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
    448c:	ldr	x8, [sp, #16]
    4490:	ldr	q0, [x8, #32]
    4494:	ldr	x8, [sp, #8]
    4498:	str	q0, [x8, #32]
    449c:	ldp	x29, x30, [sp, #32]
    44a0:	add	sp, sp, #0x30
    44a4:	ret

00000000000044a8 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_M_check_lenEmPKc>:
    44a8:	sub	sp, sp, #0x70
    44ac:	stp	x29, x30, [sp, #96]
    44b0:	add	x29, sp, #0x60
    44b4:	stur	x0, [x29, #-8]
    44b8:	stur	x1, [x29, #-16]
    44bc:	stur	x2, [x29, #-24]
    44c0:	ldur	x8, [x29, #-8]
    44c4:	mov	x0, x8
    44c8:	str	x8, [sp, #48]
    44cc:	bl	46c8 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE8max_sizeEv>
    44d0:	ldr	x8, [sp, #48]
    44d4:	str	x0, [sp, #40]
    44d8:	mov	x0, x8
    44dc:	bl	2b00 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>
    44e0:	ldr	x8, [sp, #40]
    44e4:	subs	x9, x8, x0
    44e8:	ldur	x10, [x29, #-16]
    44ec:	cmp	x9, x10
    44f0:	b.cs	44fc <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
    44f4:	ldur	x0, [x29, #-24]
    44f8:	bl	0 <_ZSt20__throw_length_errorPKc>
    44fc:	ldr	x0, [sp, #48]
    4500:	bl	2b00 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>
    4504:	ldr	x8, [sp, #48]
    4508:	str	x0, [sp, #32]
    450c:	mov	x0, x8
    4510:	bl	2b00 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>
    4514:	sub	x8, x29, #0x28
    4518:	stur	x0, [x29, #-40]
    451c:	mov	x0, x8
    4520:	sub	x1, x29, #0x10
    4524:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    4528:	ldr	x8, [x0]
    452c:	ldr	x9, [sp, #32]
    4530:	add	x8, x9, x8
    4534:	stur	x8, [x29, #-32]
    4538:	ldur	x8, [x29, #-32]
    453c:	ldr	x0, [sp, #48]
    4540:	str	x8, [sp, #24]
    4544:	bl	2b00 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE4sizeEv>
    4548:	ldr	x8, [sp, #24]
    454c:	cmp	x8, x0
    4550:	b.cc	4570 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
    4554:	ldur	x8, [x29, #-32]
    4558:	ldr	x0, [sp, #48]
    455c:	str	x8, [sp, #16]
    4560:	bl	46c8 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE8max_sizeEv>
    4564:	ldr	x8, [sp, #16]
    4568:	cmp	x8, x0
    456c:	b.ls	4580 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_M_check_lenEmPKc+0xd8>  // b.plast
    4570:	ldr	x0, [sp, #48]
    4574:	bl	46c8 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE8max_sizeEv>
    4578:	str	x0, [sp, #8]
    457c:	b	4588 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE12_M_check_lenEmPKc+0xe0>
    4580:	ldur	x8, [x29, #-32]
    4584:	str	x8, [sp, #8]
    4588:	ldr	x8, [sp, #8]
    458c:	mov	x0, x8
    4590:	ldp	x29, x30, [sp, #96]
    4594:	add	sp, sp, #0x70
    4598:	ret

000000000000459c <_ZN9__gnu_cxxmiIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSA_SD_>:
    459c:	sub	sp, sp, #0x30
    45a0:	stp	x29, x30, [sp, #32]
    45a4:	add	x29, sp, #0x20
    45a8:	mov	x8, #0x30                  	// #48
    45ac:	stur	x0, [x29, #-8]
    45b0:	str	x1, [sp, #16]
    45b4:	ldur	x0, [x29, #-8]
    45b8:	str	x8, [sp, #8]
    45bc:	bl	46b4 <_ZNK9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEE4baseEv>
    45c0:	ldr	x8, [x0]
    45c4:	ldr	x0, [sp, #16]
    45c8:	str	x8, [sp]
    45cc:	bl	46b4 <_ZNK9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEE4baseEv>
    45d0:	ldr	x8, [x0]
    45d4:	ldr	x9, [sp]
    45d8:	subs	x8, x9, x8
    45dc:	ldr	x10, [sp, #8]
    45e0:	sdiv	x0, x8, x10
    45e4:	ldp	x29, x30, [sp, #32]
    45e8:	add	sp, sp, #0x30
    45ec:	ret

00000000000045f0 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE5beginEv>:
    45f0:	sub	sp, sp, #0x20
    45f4:	stp	x29, x30, [sp, #16]
    45f8:	add	x29, sp, #0x10
    45fc:	add	x8, sp, #0x8
    4600:	str	x0, [sp]
    4604:	ldr	x1, [sp]
    4608:	mov	x0, x8
    460c:	bl	4798 <_ZN9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEEC2ERKS3_>
    4610:	ldr	x0, [sp, #8]
    4614:	ldp	x29, x30, [sp, #16]
    4618:	add	sp, sp, #0x20
    461c:	ret

0000000000004620 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_M_allocateEm>:
    4620:	sub	sp, sp, #0x30
    4624:	stp	x29, x30, [sp, #32]
    4628:	add	x29, sp, #0x20
    462c:	stur	x0, [x29, #-8]
    4630:	str	x1, [sp, #16]
    4634:	ldur	x0, [x29, #-8]
    4638:	ldr	x8, [sp, #16]
    463c:	str	x0, [sp, #8]
    4640:	cbz	x8, 4658 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_M_allocateEm+0x38>
    4644:	ldr	x1, [sp, #16]
    4648:	ldr	x0, [sp, #8]
    464c:	bl	47bc <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE8allocateERS2_m>
    4650:	str	x0, [sp]
    4654:	b	4660 <_ZNSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_M_allocateEm+0x40>
    4658:	mov	x8, xzr
    465c:	str	x8, [sp]
    4660:	ldr	x8, [sp]
    4664:	mov	x0, x8
    4668:	ldp	x29, x30, [sp, #32]
    466c:	add	sp, sp, #0x30
    4670:	ret

0000000000004674 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_S_relocateEPS1_S4_S4_RS2_>:
    4674:	sub	sp, sp, #0x40
    4678:	stp	x29, x30, [sp, #48]
    467c:	add	x29, sp, #0x30
    4680:	stur	x0, [x29, #-8]
    4684:	stur	x1, [x29, #-16]
    4688:	str	x2, [sp, #24]
    468c:	str	x3, [sp, #16]
    4690:	ldur	x0, [x29, #-8]
    4694:	ldur	x1, [x29, #-16]
    4698:	ldr	x2, [sp, #24]
    469c:	ldr	x3, [sp, #16]
    46a0:	ldrb	w4, [sp, #15]
    46a4:	bl	4844 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>
    46a8:	ldp	x29, x30, [sp, #48]
    46ac:	add	sp, sp, #0x40
    46b0:	ret

00000000000046b4 <_ZNK9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEE4baseEv>:
    46b4:	sub	sp, sp, #0x10
    46b8:	str	x0, [sp, #8]
    46bc:	ldr	x0, [sp, #8]
    46c0:	add	sp, sp, #0x10
    46c4:	ret

00000000000046c8 <_ZNKSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE8max_sizeEv>:
    46c8:	sub	sp, sp, #0x20
    46cc:	stp	x29, x30, [sp, #16]
    46d0:	add	x29, sp, #0x10
    46d4:	str	x0, [sp, #8]
    46d8:	ldr	x0, [sp, #8]
    46dc:	bl	4744 <_ZNKSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>
    46e0:	bl	46f0 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_S_max_sizeERKS2_>
    46e4:	ldp	x29, x30, [sp, #16]
    46e8:	add	sp, sp, #0x20
    46ec:	ret

00000000000046f0 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE11_S_max_sizeERKS2_>:
    46f0:	sub	sp, sp, #0x40
    46f4:	stp	x29, x30, [sp, #48]
    46f8:	add	x29, sp, #0x30
    46fc:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    4700:	movk	x8, #0x2aa, lsl #48
    4704:	sub	x9, x29, #0x10
    4708:	add	x1, sp, #0x18
    470c:	stur	x0, [x29, #-8]
    4710:	stur	x8, [x29, #-16]
    4714:	ldur	x0, [x29, #-8]
    4718:	str	x9, [sp, #16]
    471c:	str	x1, [sp, #8]
    4720:	bl	4758 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE8max_sizeERKS2_>
    4724:	str	x0, [sp, #24]
    4728:	ldr	x0, [sp, #16]
    472c:	ldr	x1, [sp, #8]
    4730:	bl	0 <_ZN4llvm3opt12OptSpecifierC1EPKNS0_6OptionE>
    4734:	ldr	x0, [x0]
    4738:	ldp	x29, x30, [sp, #48]
    473c:	add	sp, sp, #0x40
    4740:	ret

0000000000004744 <_ZNKSt12_Vector_baseIN12_GLOBAL__N_110OptionInfoESaIS1_EE19_M_get_Tp_allocatorEv>:
    4744:	sub	sp, sp, #0x10
    4748:	str	x0, [sp, #8]
    474c:	ldr	x0, [sp, #8]
    4750:	add	sp, sp, #0x10
    4754:	ret

0000000000004758 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE8max_sizeERKS2_>:
    4758:	sub	sp, sp, #0x20
    475c:	stp	x29, x30, [sp, #16]
    4760:	add	x29, sp, #0x10
    4764:	str	x0, [sp, #8]
    4768:	ldr	x0, [sp, #8]
    476c:	bl	477c <_ZNK9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE8max_sizeEv>
    4770:	ldp	x29, x30, [sp, #16]
    4774:	add	sp, sp, #0x20
    4778:	ret

000000000000477c <_ZNK9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE8max_sizeEv>:
    477c:	sub	sp, sp, #0x10
    4780:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
    4784:	movk	x8, #0x2aa, lsl #48
    4788:	str	x0, [sp, #8]
    478c:	mov	x0, x8
    4790:	add	sp, sp, #0x10
    4794:	ret

0000000000004798 <_ZN9__gnu_cxx17__normal_iteratorIPN12_GLOBAL__N_110OptionInfoESt6vectorIS2_SaIS2_EEEC2ERKS3_>:
    4798:	sub	sp, sp, #0x10
    479c:	str	x0, [sp, #8]
    47a0:	str	x1, [sp]
    47a4:	ldr	x8, [sp, #8]
    47a8:	ldr	x9, [sp]
    47ac:	ldr	x9, [x9]
    47b0:	str	x9, [x8]
    47b4:	add	sp, sp, #0x10
    47b8:	ret

00000000000047bc <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE8allocateERS2_m>:
    47bc:	sub	sp, sp, #0x20
    47c0:	stp	x29, x30, [sp, #16]
    47c4:	add	x29, sp, #0x10
    47c8:	mov	x8, xzr
    47cc:	str	x0, [sp, #8]
    47d0:	str	x1, [sp]
    47d4:	ldr	x0, [sp, #8]
    47d8:	ldr	x1, [sp]
    47dc:	mov	x2, x8
    47e0:	bl	47f0 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE8allocateEmPKv>
    47e4:	ldp	x29, x30, [sp, #16]
    47e8:	add	sp, sp, #0x20
    47ec:	ret

00000000000047f0 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE8allocateEmPKv>:
    47f0:	sub	sp, sp, #0x30
    47f4:	stp	x29, x30, [sp, #32]
    47f8:	add	x29, sp, #0x20
    47fc:	stur	x0, [x29, #-8]
    4800:	str	x1, [sp, #16]
    4804:	str	x2, [sp, #8]
    4808:	ldur	x0, [x29, #-8]
    480c:	ldr	x8, [sp, #16]
    4810:	str	x8, [sp]
    4814:	bl	477c <_ZNK9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE8max_sizeEv>
    4818:	ldr	x8, [sp]
    481c:	cmp	x8, x0
    4820:	b.ls	4828 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE8allocateEmPKv+0x38>  // b.plast
    4824:	bl	0 <_ZSt17__throw_bad_allocv>
    4828:	ldr	x8, [sp, #16]
    482c:	mov	x9, #0x30                  	// #48
    4830:	mul	x0, x8, x9
    4834:	bl	0 <_Znwm>
    4838:	ldp	x29, x30, [sp, #32]
    483c:	add	sp, sp, #0x30
    4840:	ret

0000000000004844 <_ZNSt6vectorIN12_GLOBAL__N_110OptionInfoESaIS1_EE14_S_do_relocateEPS1_S4_S4_RS2_St17integral_constantIbLb1EE>:
    4844:	sub	sp, sp, #0x40
    4848:	stp	x29, x30, [sp, #48]
    484c:	add	x29, sp, #0x30
    4850:	sturb	w4, [x29, #-1]
    4854:	stur	x0, [x29, #-16]
    4858:	str	x1, [sp, #24]
    485c:	str	x2, [sp, #16]
    4860:	str	x3, [sp, #8]
    4864:	ldur	x0, [x29, #-16]
    4868:	ldr	x1, [sp, #24]
    486c:	ldr	x2, [sp, #16]
    4870:	ldr	x3, [sp, #8]
    4874:	bl	4884 <_ZSt12__relocate_aIPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_>
    4878:	ldp	x29, x30, [sp, #48]
    487c:	add	sp, sp, #0x40
    4880:	ret

0000000000004884 <_ZSt12__relocate_aIPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_>:
    4884:	sub	sp, sp, #0x50
    4888:	stp	x29, x30, [sp, #64]
    488c:	add	x29, sp, #0x40
    4890:	stur	x0, [x29, #-8]
    4894:	stur	x1, [x29, #-16]
    4898:	stur	x2, [x29, #-24]
    489c:	str	x3, [sp, #32]
    48a0:	ldur	x0, [x29, #-8]
    48a4:	bl	4980 <_ZSt12__niter_baseIPN12_GLOBAL__N_110OptionInfoEET_S3_>
    48a8:	ldur	x8, [x29, #-16]
    48ac:	str	x0, [sp, #24]
    48b0:	mov	x0, x8
    48b4:	bl	4980 <_ZSt12__niter_baseIPN12_GLOBAL__N_110OptionInfoEET_S3_>
    48b8:	ldur	x8, [x29, #-24]
    48bc:	str	x0, [sp, #16]
    48c0:	mov	x0, x8
    48c4:	bl	4980 <_ZSt12__niter_baseIPN12_GLOBAL__N_110OptionInfoEET_S3_>
    48c8:	ldr	x3, [sp, #32]
    48cc:	ldr	x1, [sp, #24]
    48d0:	str	x0, [sp, #8]
    48d4:	mov	x0, x1
    48d8:	ldr	x1, [sp, #16]
    48dc:	ldr	x2, [sp, #8]
    48e0:	bl	48f0 <_ZSt14__relocate_a_1IPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_>
    48e4:	ldp	x29, x30, [sp, #64]
    48e8:	add	sp, sp, #0x50
    48ec:	ret

00000000000048f0 <_ZSt14__relocate_a_1IPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_>:
    48f0:	sub	sp, sp, #0x50
    48f4:	stp	x29, x30, [sp, #64]
    48f8:	add	x29, sp, #0x40
    48fc:	stur	x0, [x29, #-8]
    4900:	stur	x1, [x29, #-16]
    4904:	stur	x2, [x29, #-24]
    4908:	str	x3, [sp, #32]
    490c:	ldur	x8, [x29, #-24]
    4910:	str	x8, [sp, #24]
    4914:	ldur	x8, [x29, #-8]
    4918:	ldur	x9, [x29, #-16]
    491c:	cmp	x8, x9
    4920:	b.eq	4970 <_ZSt14__relocate_a_1IPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_+0x80>  // b.none
    4924:	ldr	x0, [sp, #24]
    4928:	bl	2f8c <_ZSt11__addressofIN12_GLOBAL__N_110OptionInfoEEPT_RS2_>
    492c:	ldur	x8, [x29, #-8]
    4930:	str	x0, [sp, #16]
    4934:	mov	x0, x8
    4938:	bl	2f8c <_ZSt11__addressofIN12_GLOBAL__N_110OptionInfoEEPT_RS2_>
    493c:	ldr	x2, [sp, #32]
    4940:	ldr	x1, [sp, #16]
    4944:	str	x0, [sp, #8]
    4948:	mov	x0, x1
    494c:	ldr	x1, [sp, #8]
    4950:	bl	4994 <_ZSt19__relocate_object_aIN12_GLOBAL__N_110OptionInfoES1_SaIS1_EEvPT_PT0_RT1_>
    4954:	ldur	x8, [x29, #-8]
    4958:	add	x8, x8, #0x30
    495c:	stur	x8, [x29, #-8]
    4960:	ldr	x8, [sp, #24]
    4964:	add	x8, x8, #0x30
    4968:	str	x8, [sp, #24]
    496c:	b	4914 <_ZSt14__relocate_a_1IPN12_GLOBAL__N_110OptionInfoES2_SaIS1_EET0_T_S5_S4_RT1_+0x24>
    4970:	ldr	x0, [sp, #24]
    4974:	ldp	x29, x30, [sp, #64]
    4978:	add	sp, sp, #0x50
    497c:	ret

0000000000004980 <_ZSt12__niter_baseIPN12_GLOBAL__N_110OptionInfoEET_S3_>:
    4980:	sub	sp, sp, #0x10
    4984:	str	x0, [sp, #8]
    4988:	ldr	x0, [sp, #8]
    498c:	add	sp, sp, #0x10
    4990:	ret

0000000000004994 <_ZSt19__relocate_object_aIN12_GLOBAL__N_110OptionInfoES1_SaIS1_EEvPT_PT0_RT1_>:
    4994:	sub	sp, sp, #0x50
    4998:	stp	x29, x30, [sp, #64]
    499c:	add	x29, sp, #0x40
    49a0:	stur	x0, [x29, #-8]
    49a4:	stur	x1, [x29, #-16]
    49a8:	stur	x2, [x29, #-24]
    49ac:	ldur	x0, [x29, #-24]
    49b0:	ldur	x1, [x29, #-8]
    49b4:	ldur	x8, [x29, #-16]
    49b8:	str	x0, [sp, #32]
    49bc:	mov	x0, x8
    49c0:	str	x1, [sp, #24]
    49c4:	bl	4178 <_ZSt4moveIRN12_GLOBAL__N_110OptionInfoEEONSt16remove_referenceIT_E4typeEOS4_>
    49c8:	ldr	x8, [sp, #32]
    49cc:	str	x0, [sp, #16]
    49d0:	mov	x0, x8
    49d4:	ldr	x1, [sp, #24]
    49d8:	ldr	x2, [sp, #16]
    49dc:	bl	418c <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE9constructIS1_JS1_EEEvRS2_PT_DpOT0_>
    49e0:	ldur	x0, [x29, #-24]
    49e4:	ldur	x8, [x29, #-16]
    49e8:	str	x0, [sp, #8]
    49ec:	mov	x0, x8
    49f0:	bl	2f8c <_ZSt11__addressofIN12_GLOBAL__N_110OptionInfoEEPT_RS2_>
    49f4:	ldr	x8, [sp, #8]
    49f8:	str	x0, [sp]
    49fc:	mov	x0, x8
    4a00:	ldr	x1, [sp]
    4a04:	bl	4a14 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE7destroyIS1_EEvRS2_PT_>
    4a08:	ldp	x29, x30, [sp, #64]
    4a0c:	add	sp, sp, #0x50
    4a10:	ret

0000000000004a14 <_ZNSt16allocator_traitsISaIN12_GLOBAL__N_110OptionInfoEEE7destroyIS1_EEvRS2_PT_>:
    4a14:	sub	sp, sp, #0x20
    4a18:	stp	x29, x30, [sp, #16]
    4a1c:	add	x29, sp, #0x10
    4a20:	str	x0, [sp, #8]
    4a24:	str	x1, [sp]
    4a28:	ldr	x0, [sp, #8]
    4a2c:	ldr	x1, [sp]
    4a30:	bl	4a40 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE7destroyIS2_EEvPT_>
    4a34:	ldp	x29, x30, [sp, #16]
    4a38:	add	sp, sp, #0x20
    4a3c:	ret

0000000000004a40 <_ZN9__gnu_cxx13new_allocatorIN12_GLOBAL__N_110OptionInfoEE7destroyIS2_EEvPT_>:
    4a40:	sub	sp, sp, #0x20
    4a44:	stp	x29, x30, [sp, #16]
    4a48:	add	x29, sp, #0x10
    4a4c:	str	x0, [sp, #8]
    4a50:	str	x1, [sp]
    4a54:	ldr	x0, [sp]
    4a58:	bl	2618 <_ZN12_GLOBAL__N_110OptionInfoD2Ev>
    4a5c:	ldp	x29, x30, [sp, #16]
    4a60:	add	sp, sp, #0x20
    4a64:	ret

0000000000004a68 <_ZNSt8_Rb_treeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt4pairIKS5_St6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEESt10_Select1stISD_ESt4lessIS5_ESaISD_EE3endEv>:
    4a68:	sub	sp, sp, #0x20
    4a6c:	stp	x29, x30, [sp, #16]
    4a70:	add	x29, sp, #0x10
    4a74:	add	x8, sp, #0x8
    4a78:	str	x0, [sp]
    4a7c:	ldr	x9, [sp]
    4a80:	add	x1, x9, #0x8
    4a84:	mov	x0, x8
    4a88:	bl	349c <_ZNSt17_Rb_tree_iteratorISt4pairIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIN12_GLOBAL__N_110OptionInfoESaISA_EEEEC2EPSt18_Rb_tree_node_base>
    4a8c:	ldr	x0, [sp, #8]
    4a90:	ldp	x29, x30, [sp, #16]
    4a94:	add	sp, sp, #0x20
    4a98:	ret

Disassembly of section .text._ZNK4llvm3opt6Option5getIDEv:

0000000000000000 <_ZNK4llvm3opt6Option5getIDEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option5getIDEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option5getIDEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option5getIDEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option5getIDEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option5getIDEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option5getIDEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x58                  	// #88
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option5getIDEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	ldr	w0, [x9, #32]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEEcvSt6vectorIS3_SaIS3_EEEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEEcvSt6vectorIS3_SaIS3_EEEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x9, x29, #0x11
  10:	stur	x8, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	ldur	x10, [x29, #-16]
  1c:	ldr	x1, [x10]
  20:	ldr	x11, [x10]
  24:	ldr	x10, [x10, #8]
  28:	mov	x12, #0x40                  	// #64
  2c:	mul	x10, x12, x10
  30:	add	x2, x11, x10
  34:	mov	x0, x9
  38:	str	x8, [sp, #32]
  3c:	str	x9, [sp, #24]
  40:	str	x1, [sp, #16]
  44:	str	x2, [sp, #8]
  48:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEEcvSt6vectorIS3_SaIS3_EEEv>
  4c:	ldr	x0, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	ldr	x2, [sp, #8]
  58:	ldr	x3, [sp, #24]
  5c:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEEcvSt6vectorIS3_SaIS3_EEEv>
  60:	ldr	x0, [sp, #24]
  64:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEEcvSt6vectorIS3_SaIS3_EEEv>
  68:	ldp	x29, x30, [sp, #64]
  6c:	add	sp, sp, #0x50
  70:	ret

Disassembly of section .text._ZN4llvm9StringSetINS_15MallocAllocatorEEC2Ev:

0000000000000000 <_ZN4llvm9StringSetINS_15MallocAllocatorEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm9StringSetINS_15MallocAllocatorEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable13getNumOptionsEv:

0000000000000000 <_ZNK4llvm3opt8OptTable13getNumOptionsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm3opt8OptTable13getNumOptionsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE:

0000000000000000 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x4
  10:	stur	w1, [x29, #-4]
  14:	stur	x0, [x29, #-16]
  18:	ldur	x9, [x29, #-16]
  1c:	mov	x0, x8
  20:	str	x9, [sp, #16]
  24:	bl	0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  28:	stur	w0, [x29, #-20]
  2c:	ldur	w10, [x29, #-20]
  30:	cmp	w10, #0x0
  34:	cset	w10, ls  // ls = plast
  38:	mov	w11, #0x0                   	// #0
  3c:	str	w11, [sp, #12]
  40:	tbnz	w10, #0, 74 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE+0x74>
  44:	ldur	w8, [x29, #-20]
  48:	subs	w8, w8, #0x1
  4c:	ldr	x0, [sp, #16]
  50:	str	w8, [sp, #8]
  54:	bl	0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  58:	mov	w8, #0x0                   	// #0
  5c:	ldr	w9, [sp, #8]
  60:	cmp	w9, w0
  64:	str	w8, [sp, #12]
  68:	b.cs	74 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE+0x74>  // b.hs, b.nlast
  6c:	mov	w8, #0x1                   	// #1
  70:	str	w8, [sp, #12]
  74:	ldr	w8, [sp, #12]
  78:	tbnz	w8, #0, 80 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE+0x80>
  7c:	b	84 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE+0x84>
  80:	b	a4 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE+0xa4>
  84:	adrp	x0, 0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  88:	add	x0, x0, #0x0
  8c:	adrp	x1, 0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  90:	add	x1, x1, #0x0
  94:	mov	w2, #0x4e                  	// #78
  98:	adrp	x3, 0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  9c:	add	x3, x3, #0x0
  a0:	bl	0 <__assert_fail>
  a4:	ldur	w8, [x29, #-20]
  a8:	subs	w8, w8, #0x1
  ac:	mov	w9, w8
  b0:	ubfx	x1, x9, #0, #32
  b4:	ldr	x0, [sp, #16]
  b8:	bl	0 <_ZNK4llvm3opt8OptTable7getInfoENS0_12OptSpecifierE>
  bc:	ldp	x29, x30, [sp, #48]
  c0:	add	sp, sp, #0x40
  c4:	ret

Disassembly of section .text._ZN4llvm3opt12OptSpecifierC2Ej:

0000000000000000 <_ZN4llvm3opt12OptSpecifierC2Ej>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [sp, #4]
  14:	str	w9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE:

0000000000000000 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x20
  10:	stur	x1, [x29, #-32]
  14:	stur	x2, [x29, #-24]
  18:	str	x0, [sp, #40]
  1c:	ldr	x0, [sp, #40]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  2c:	eor	w9, w0, #0x1
  30:	tbnz	w9, #0, 38 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE+0x38>
  34:	b	3c <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE+0x3c>
  38:	b	5c <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x27                  	// #39
  50:	adrp	x3, 0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	add	x8, sp, #0x10
  60:	str	x8, [sp]
  64:	sub	x0, x29, #0x20
  68:	adrp	x1, 0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  6c:	add	x1, x1, #0x0
  70:	bl	0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  74:	ldr	x0, [sp, #8]
  78:	ldr	x1, [sp]
  7c:	bl	0 <_ZN4llvm9StringSetINS_15MallocAllocatorEE6insertENS_9StringRefE>
  80:	stur	x0, [x29, #-16]
  84:	stur	x1, [x29, #-8]
  88:	ldur	x0, [x29, #-16]
  8c:	ldur	x1, [x29, #-8]
  90:	ldp	x29, x30, [sp, #80]
  94:	add	sp, sp, #0x60
  98:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE5beginEv:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x1, [x9]
  1c:	ldr	w10, [x9, #8]
  20:	cmp	w10, #0x0
  24:	cset	w10, eq  // eq = none
  28:	mov	x0, x8
  2c:	and	w2, w10, #0x1
  30:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE5beginEv>
  34:	ldr	x0, [sp, #8]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm17StringMapIteratorINS_8NoneTypeEEcvNS_22StringMapConstIteratorIS1_EEEv:

0000000000000000 <_ZNK4llvm17StringMapIteratorINS_8NoneTypeEEcvNS_22StringMapConstIteratorIS1_EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x1, [x9]
  1c:	mov	x0, x8
  20:	mov	w10, #0x1                   	// #1
  24:	and	w2, w10, #0x1
  28:	bl	0 <_ZNK4llvm17StringMapIteratorINS_8NoneTypeEEcvNS_22StringMapConstIteratorIS1_EEEv>
  2c:	ldr	x0, [sp, #8]
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE3endEv:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x10, [x9]
  1c:	mov	x11, #0x8                   	// #8
  20:	ldr	w12, [x9, #8]
  24:	mov	w9, w12
  28:	mul	x9, x11, x9
  2c:	add	x1, x10, x9
  30:	mov	x0, x8
  34:	mov	w12, #0x1                   	// #1
  38:	and	w2, w12, #0x1
  3c:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE3endEv>
  40:	ldr	x0, [sp, #8]
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZNK4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_8NoneTypeEEESt20forward_iterator_tagKNS_14StringMapEntryIS2_EElPS7_RS7_EneERKS3_:

0000000000000000 <_ZNK4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_8NoneTypeEEESt20forward_iterator_tagKNS_14StringMapEntryIS2_EElPS7_RS7_EneERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNK4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_8NoneTypeEEESt20forward_iterator_tagKNS_14StringMapEntryIS2_EElPS7_RS7_EneERKS3_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_8NoneTypeEEESt20forward_iterator_tagKNS_14StringMapEntryIS2_EElPS7_RS7_EptEv:

0000000000000000 <_ZN4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_8NoneTypeEEESt20forward_iterator_tagKNS_14StringMapEntryIS2_EElPS7_RS7_EptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm20iterator_facade_baseINS_22StringMapConstIteratorINS_8NoneTypeEEESt20forward_iterator_tagKNS_14StringMapEntryIS2_EElPS7_RS7_EptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryINS_8NoneTypeEE6getKeyEv:

0000000000000000 <_ZNK4llvm14StringMapEntryINS_8NoneTypeEE6getKeyEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	ldur	x9, [x29, #-24]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	bl	0 <_ZNK4llvm14StringMapEntryINS_8NoneTypeEE6getKeyEv>
  28:	ldr	x8, [sp, #24]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNK4llvm14StringMapEntryINS_8NoneTypeEE6getKeyEv>
  38:	ldr	x8, [sp, #32]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #16]
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZNK4llvm14StringMapEntryINS_8NoneTypeEE6getKeyEv>
  50:	ldur	x0, [x29, #-16]
  54:	ldur	x1, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZNK4llvm9StringRef5beginEv:

0000000000000000 <_ZNK4llvm9StringRef5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef3endEv:

0000000000000000 <_ZNK4llvm9StringRef3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x8, [x8, #8]
  14:	add	x0, x9, x8
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_:

0000000000000000 <_ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-8]
  18:	stur	x1, [x29, #-16]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_>
  2c:	str	x0, [sp, #32]
  30:	ldur	x0, [x29, #-8]
  34:	bl	0 <_ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_>
  38:	str	x0, [sp, #24]
  3c:	ldur	x2, [x29, #-16]
  40:	ldr	x0, [sp, #32]
  44:	ldr	x1, [sp, #24]
  48:	bl	0 <_ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_>
  4c:	stur	x0, [x29, #-24]
  50:	ldur	x0, [x29, #-8]
  54:	bl	0 <_ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_>
  58:	str	x0, [sp, #16]
  5c:	ldr	x0, [sp, #8]
  60:	ldr	x1, [sp]
  64:	bl	0 <_ZN4llvm12is_containedIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEcEEbOT_RKT0_>
  68:	and	w0, w0, #0x1
  6c:	ldp	x29, x30, [sp, #64]
  70:	add	sp, sp, #0x50
  74:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEppEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEppEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	add	x9, x9, #0x8
  1c:	str	x9, [x8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEppEv>
  2c:	ldr	x0, [sp]
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm9StringSetINS_15MallocAllocatorEED2Ev:

0000000000000000 <_ZN4llvm9StringSetINS_15MallocAllocatorEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm9StringSetINS_15MallocAllocatorEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EED2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZNK4llvm3opt12OptSpecifier5getIDEv:

0000000000000000 <_ZNK4llvm3opt12OptSpecifier5getIDEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x40                  	// #64
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEixEm:

0000000000000000 <_ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	mov	x10, #0x40                  	// #64
  1c:	mul	x9, x10, x9
  20:	add	x0, x8, x9
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9StringRefELj8EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9StringRefELj8EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj8EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm9StringRef10startswithES0_:

0000000000000000 <_ZNK4llvm9StringRef10startswithES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.cc	58 <_ZNK4llvm9StringRef10startswithES0_+0x58>  // b.lo, b.ul, b.last
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef10startswithES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZNK4llvm9StringRef7compareES0_:

0000000000000000 <_ZNK4llvm9StringRef7compareES0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	str	x0, [sp, #32]
  1c:	ldr	x9, [sp, #32]
  20:	ldr	x0, [x9]
  24:	ldur	x1, [x29, #-24]
  28:	add	x10, x9, #0x8
  2c:	add	x8, x8, #0x8
  30:	str	x0, [sp, #16]
  34:	mov	x0, x10
  38:	str	x1, [sp, #8]
  3c:	mov	x1, x8
  40:	str	x9, [sp]
  44:	bl	0 <_ZNK4llvm9StringRef7compareES0_>
  48:	ldr	x2, [x0]
  4c:	ldr	x0, [sp, #16]
  50:	ldr	x1, [sp, #8]
  54:	bl	0 <_ZNK4llvm9StringRef7compareES0_>
  58:	str	w0, [sp, #28]
  5c:	ldr	w11, [sp, #28]
  60:	cbz	w11, 80 <_ZNK4llvm9StringRef7compareES0_+0x80>
  64:	ldr	w8, [sp, #28]
  68:	mov	w9, #0x1                   	// #1
  6c:	mov	w10, #0xffffffff            	// #-1
  70:	cmp	w8, #0x0
  74:	csel	w8, w10, w9, lt  // lt = tstop
  78:	stur	w8, [x29, #-4]
  7c:	b	bc <_ZNK4llvm9StringRef7compareES0_+0xbc>
  80:	ldr	x8, [sp]
  84:	ldr	x9, [x8, #8]
  88:	ldur	x10, [x29, #-16]
  8c:	cmp	x9, x10
  90:	b.ne	9c <_ZNK4llvm9StringRef7compareES0_+0x9c>  // b.any
  94:	stur	wzr, [x29, #-4]
  98:	b	bc <_ZNK4llvm9StringRef7compareES0_+0xbc>
  9c:	ldr	x8, [sp]
  a0:	ldr	x9, [x8, #8]
  a4:	ldur	x10, [x29, #-16]
  a8:	mov	w11, #0x1                   	// #1
  ac:	mov	w12, #0xffffffff            	// #-1
  b0:	cmp	x9, x10
  b4:	csel	w11, w12, w11, cc  // cc = lo, ul, last
  b8:	stur	w11, [x29, #-4]
  bc:	ldur	w0, [x29, #-4]
  c0:	ldp	x29, x30, [sp, #64]
  c4:	add	sp, sp, #0x50
  c8:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backEOS5_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv:

0000000000000000 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	x0, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_9StringRefELj8EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_9StringRefELj8EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj8EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj8EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj8EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorINS_9StringRefELj8EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x1, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
  28:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_PKS5_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_:

0000000000000000 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #48]
  20:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  24:	ldur	x8, [x29, #-24]
  28:	str	x0, [sp, #40]
  2c:	mov	x0, x8
  30:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  34:	ldr	x8, [sp, #40]
  38:	add	x9, x8, x0
  3c:	stur	x9, [x29, #-32]
  40:	ldur	x9, [x29, #-32]
  44:	ldur	x0, [x29, #-16]
  48:	str	x9, [sp, #32]
  4c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
  50:	mov	w10, #0x0                   	// #0
  54:	ldr	x8, [sp, #32]
  58:	cmp	x8, x0
  5c:	str	w10, [sp, #28]
  60:	b.ls	84 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x84>  // b.plast
  64:	ldur	x8, [x29, #-32]
  68:	ldur	x0, [x29, #-24]
  6c:	str	x8, [sp, #16]
  70:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE8capacityEv>
  74:	ldr	x8, [sp, #16]
  78:	cmp	x8, x0
  7c:	cset	w9, ls  // ls = plast
  80:	str	w9, [sp, #28]
  84:	ldr	w8, [sp, #28]
  88:	and	w8, w8, #0x1
  8c:	sturb	w8, [x29, #-33]
  90:	ldurb	w8, [x29, #-33]
  94:	tbnz	w8, #0, 9c <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0x9c>
  98:	b	bc <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0xbc>
  9c:	ldur	x0, [x29, #-24]
  a0:	ldur	x2, [x29, #-16]
  a4:	mov	x8, xzr
  a8:	mov	x1, x8
  ac:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6insertEmRKS4_>
  b0:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
  b4:	str	x0, [sp, #8]
  b8:	b	d0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_+0xd0>
  bc:	ldur	x0, [x29, #-16]
  c0:	ldur	x1, [x29, #-24]
  c4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendERKS4_>
  c8:	bl	0 <_ZStplIcSt11char_traitsIcESaIcEENSt7__cxx1112basic_stringIT_T0_T1_EEOS8_S9_>
  cc:	str	x0, [sp, #8]
  d0:	ldr	x8, [sp, #8]
  d4:	ldr	x0, [sp, #48]
  d8:	mov	x1, x8
  dc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  e0:	ldp	x29, x30, [sp, #96]
  e4:	add	sp, sp, #0x70
  e8:	ret

Disassembly of section .text._ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm9StringRefC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8, #8]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp]
  28:	b.eq	54 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x54>  // b.none
  2c:	ldr	x8, [sp]
  30:	ldr	x1, [x8, #8]
  34:	ldr	x2, [sp, #16]
  38:	mov	x0, x8
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  40:	ldr	x8, [sp]
  44:	ldr	x9, [x8, #8]
  48:	add	x9, x9, #0x20
  4c:	str	x9, [x8, #8]
  50:	b	70 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x70>
  54:	ldr	x0, [sp]
  58:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  5c:	str	x0, [sp, #8]
  60:	ldr	x2, [sp, #16]
  64:	ldr	x1, [sp, #8]
  68:	ldr	x0, [sp]
  6c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  70:	ldp	x29, x30, [sp, #32]
  74:	add	sp, sp, #0x30
  78:	ret

Disassembly of section .text._ZNK4llvm9StringRef5emptyEv:

0000000000000000 <_ZNK4llvm9StringRef5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8, #8]
  10:	cmp	x8, #0x0
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC2ISaIS3_EEERKSt6vectorIS3_T_E:

0000000000000000 <_ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC2ISaIS3_EEERKSt6vectorIS3_T_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC2ISaIS3_EEERKSt6vectorIS3_T_E>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC2ISaIS3_EEERKSt6vectorIS3_T_E>
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [x8, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	str	x1, [sp, #32]
  14:	ldur	x8, [x29, #-24]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>
  24:	ldr	x8, [sp, #32]
  28:	mov	w9, #0x0                   	// #0
  2c:	cmp	x0, x8
  30:	str	w9, [sp, #20]
  34:	b.cc	40 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm+0x40>  // b.lo, b.ul, b.last
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #20]
  40:	ldr	w8, [sp, #20]
  44:	tbnz	w8, #0, 4c <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm+0x4c>
  48:	b	50 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm+0x50>
  4c:	b	70 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm+0x70>
  50:	adrp	x0, 0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0xc6                  	// #198
  64:	adrp	x3, 0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x1, [sp, #32]
  74:	ldr	x0, [sp, #24]
  78:	str	x1, [sp, #8]
  7c:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>
  80:	ldr	x8, [sp, #32]
  84:	subs	x2, x0, x8
  88:	ldr	x0, [sp, #24]
  8c:	ldr	x1, [sp, #8]
  90:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE10drop_frontEm>
  94:	stur	x0, [x29, #-16]
  98:	stur	x1, [x29, #-8]
  9c:	ldur	x0, [x29, #-16]
  a0:	ldur	x1, [x29, #-8]
  a4:	ldp	x29, x30, [sp, #64]
  a8:	add	sp, sp, #0x50
  ac:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	ldr	x8, [x8, #8]
  14:	mov	x10, #0x40                  	// #64
  18:	mul	x8, x10, x8
  1c:	add	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRefC2Ev:

0000000000000000 <_ZN4llvm9StringRefC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	xzr, [x9, #8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm9StringRef4backEv:

0000000000000000 <_ZNK4llvm9StringRef4backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm9StringRef4backEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZNK4llvm9StringRef4backEv+0x2c>
  28:	b	30 <_ZNK4llvm9StringRef4backEv+0x30>
  2c:	b	50 <_ZNK4llvm9StringRef4backEv+0x50>
  30:	adrp	x0, 0 <_ZNK4llvm9StringRef4backEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZNK4llvm9StringRef4backEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xa3                  	// #163
  44:	adrp	x3, 0 <_ZNK4llvm9StringRef4backEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x8, [sp]
  54:	ldr	x9, [x8]
  58:	ldr	x10, [x8, #8]
  5c:	subs	x10, x10, #0x1
  60:	ldrb	w0, [x9, x10]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZNK4llvm9StringRef5splitEc:

0000000000000000 <_ZNK4llvm9StringRef5splitEc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x2, #0x1                   	// #1
  10:	sub	x9, x29, #0x9
  14:	add	x10, sp, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	sturb	w1, [x29, #-9]
  20:	ldur	x0, [x29, #-8]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x10
  2c:	mov	x1, x9
  30:	str	x8, [sp]
  34:	bl	0 <_ZNK4llvm9StringRef5splitEc>
  38:	ldr	x1, [sp, #16]
  3c:	ldr	x2, [sp, #24]
  40:	ldr	x8, [sp]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNK4llvm9StringRef5splitEc>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt3tieIJN4llvm9StringRefES1_EESt5tupleIJDpRT_EES5_:

0000000000000000 <_ZSt3tieIJN4llvm9StringRefES1_EESt5tupleIJDpRT_EES5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x8, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	str	x1, [sp, #8]
  18:	ldr	x1, [sp, #16]
  1c:	ldr	x2, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt3tieIJN4llvm9StringRefES1_EESt5tupleIJDpRT_EES5_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E:

0000000000000000 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E>
  34:	ldr	x8, [sp, #16]
  38:	ldr	q0, [x8]
  3c:	str	q0, [x0]
  40:	ldur	x9, [x29, #-16]
  44:	add	x0, x9, #0x10
  48:	bl	0 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E>
  4c:	ldr	x8, [sp, #24]
  50:	str	x0, [sp, #8]
  54:	mov	x0, x8
  58:	bl	0 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E>
  5c:	ldr	x8, [sp, #24]
  60:	mov	x0, x8
  64:	bl	0 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEaSIS1_S1_EENSt9enable_ifIXcl12__assignableIT_T0_EEERS3_E4typeEOSt4pairIS6_S7_E>
  68:	ldr	x8, [sp, #8]
  6c:	ldr	q0, [x8]
  70:	str	q0, [x0]
  74:	ldr	x0, [sp, #24]
  78:	ldp	x29, x30, [sp, #48]
  7c:	add	sp, sp, #0x40
  80:	ret

Disassembly of section .text._ZNK4llvm9StringRef4findEcm:

0000000000000000 <_ZNK4llvm9StringRef4findEcm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x20
  10:	stur	x0, [x29, #-16]
  14:	sturb	w1, [x29, #-17]
  18:	str	x2, [sp, #32]
  1c:	ldur	x9, [x29, #-16]
  20:	add	x1, x9, #0x8
  24:	mov	x0, x8
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZNK4llvm9StringRef4findEcm>
  30:	ldr	x8, [x0]
  34:	str	x8, [sp, #24]
  38:	ldr	x8, [sp, #24]
  3c:	ldr	x9, [sp, #8]
  40:	ldr	x10, [x9, #8]
  44:	cmp	x8, x10
  48:	b.cs	94 <_ZNK4llvm9StringRef4findEcm+0x94>  // b.hs, b.nlast
  4c:	ldr	x8, [sp, #8]
  50:	ldr	x9, [x8]
  54:	ldr	x10, [sp, #24]
  58:	add	x0, x9, x10
  5c:	ldurb	w1, [x29, #-17]
  60:	ldr	x9, [x8, #8]
  64:	ldr	x10, [sp, #24]
  68:	subs	x2, x9, x10
  6c:	bl	0 <memchr>
  70:	str	x0, [sp, #16]
  74:	ldr	x8, [sp, #16]
  78:	cbz	x8, 94 <_ZNK4llvm9StringRef4findEcm+0x94>
  7c:	ldr	x8, [sp, #16]
  80:	ldr	x9, [sp, #8]
  84:	ldr	x10, [x9]
  88:	subs	x8, x8, x10
  8c:	stur	x8, [x29, #-8]
  90:	b	9c <_ZNK4llvm9StringRef4findEcm+0x9c>
  94:	mov	x8, #0xffffffffffffffff    	// #-1
  98:	stur	x8, [x29, #-8]
  9c:	ldur	x0, [x29, #-8]
  a0:	ldp	x29, x30, [sp, #64]
  a4:	add	sp, sp, #0x50
  a8:	ret

Disassembly of section .text._ZN4llvmplEPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvmplEPKcRKNS_9StringRefE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x1, [sp, #8]
  18:	ldr	x2, [sp]
  1c:	mov	x0, x8
  20:	bl	0 <_ZN4llvmplEPKcRKNS_9StringRefE>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvmplERKNS_5TwineES2_:

0000000000000000 <_ZN4llvmplERKNS_5TwineES2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvmplERKNS_5TwineES2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x4                   	// #4
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x11b                 	// #283
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x5                   	// #5
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x121                 	// #289
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEixEm:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	mov	x10, #0x40                  	// #64
  1c:	mul	x9, x10, x9
  20:	add	x0, x8, x9
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE4dataEv:

0000000000000000 <_ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE4dataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x1, [x8]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE4dataEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm9StringRef5ltrimES0_:

0000000000000000 <_ZNK4llvm9StringRef5ltrimES0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	x8, xzr
  10:	add	x9, sp, #0x30
  14:	stur	x1, [x29, #-32]
  18:	stur	x2, [x29, #-24]
  1c:	stur	x0, [x29, #-40]
  20:	ldur	x10, [x29, #-40]
  24:	add	x0, x10, #0x8
  28:	ldur	q0, [x29, #-32]
  2c:	str	q0, [sp, #32]
  30:	ldr	x1, [sp, #32]
  34:	ldr	x2, [sp, #40]
  38:	str	x0, [sp, #24]
  3c:	mov	x0, x10
  40:	mov	x3, x8
  44:	str	x9, [sp, #16]
  48:	str	x10, [sp, #8]
  4c:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
  50:	str	x0, [sp, #48]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [sp, #16]
  5c:	bl	0 <_ZNK4llvm9StringRef5ltrimES0_>
  60:	ldr	x1, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZNK4llvm9StringRef5ltrimES0_>
  6c:	stur	x0, [x29, #-16]
  70:	stur	x1, [x29, #-8]
  74:	ldur	x0, [x29, #-16]
  78:	ldur	x1, [x29, #-8]
  7c:	ldp	x29, x30, [sp, #96]
  80:	add	sp, sp, #0x70
  84:	ret

Disassembly of section .text._ZSt11lower_boundIPKN4llvm3opt8OptTable4InfoEPKcET_S8_S8_RKT0_:

0000000000000000 <_ZSt11lower_boundIPKN4llvm3opt8OptTable4InfoEPKcET_S8_S8_RKT0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldur	x2, [x29, #-24]
  24:	str	x0, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	str	x2, [sp, #8]
  30:	bl	0 <_ZSt11lower_boundIPKN4llvm3opt8OptTable4InfoEPKcET_S8_S8_RKT0_>
  34:	ldurb	w3, [x29, #-25]
  38:	ldr	x0, [sp, #24]
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZSt11lower_boundIPKN4llvm3opt8OptTable4InfoEPKcET_S8_S8_RKT0_>
  48:	ldp	x29, x30, [sp, #64]
  4c:	add	sp, sp, #0x50
  50:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7hasFlagEj:

0000000000000000 <_ZNK4llvm3opt6Option7hasFlagEj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	w1, [sp, #4]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldrh	w9, [x8, #38]
  18:	ldr	w10, [sp, #4]
  1c:	tst	w9, w10
  20:	cset	w9, ne  // ne = any
  24:	and	w0, w9, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE5beginEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE3endEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE3endEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	mov	x10, #0x8                   	// #8
  14:	ldr	x8, [x8, #8]
  18:	mul	x8, x10, x8
  1c:	add	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIPKcE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIPKcE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm3opt12InputArgList12getArgStringEj:

0000000000000000 <_ZNK4llvm3opt12InputArgList12getArgStringEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0xb8
  1c:	ldr	w9, [sp, #4]
  20:	mov	w1, w9
  24:	bl	0 <_ZNK4llvm3opt12InputArgList12getArgStringEj>
  28:	ldr	x0, [x0]
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZN4llvmeqENS_9StringRefES0_:

0000000000000000 <_ZN4llvmeqENS_9StringRefES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-8]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #24]
  20:	ldr	q0, [sp, #16]
  24:	str	q0, [sp]
  28:	ldr	x1, [sp]
  2c:	ldr	x2, [sp, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZN4llvmeqENS_9StringRefES0_>
  38:	and	w0, w0, #0x1
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZN4llvm3opt12InputArgListD2Ev:

0000000000000000 <_ZN4llvm3opt12InputArgListD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZTVN4llvm3opt12InputArgListE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x8, [x9]
  24:	mov	x0, x9
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm3opt12InputArgList13releaseMemoryEv>
  30:	ldr	x8, [sp]
  34:	add	x0, x8, #0x148
  38:	bl	0 <_ZN4llvm3opt12InputArgListD2Ev>
  3c:	ldr	x8, [sp]
  40:	add	x0, x8, #0xb8
  44:	bl	0 <_ZN4llvm3opt12InputArgListD2Ev>
  48:	ldr	x0, [sp]
  4c:	bl	0 <_ZN4llvm3opt12InputArgListD2Ev>
  50:	ldp	x29, x30, [sp, #16]
  54:	add	sp, sp, #0x20
  58:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable13getOptionKindENS0_12OptSpecifierE:

0000000000000000 <_ZNK4llvm3opt8OptTable13getOptionKindENS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	w1, [x29, #-4]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldur	w8, [x29, #-4]
  1c:	str	w8, [sp, #12]
  20:	ldr	w8, [sp, #12]
  24:	mov	w1, w8
  28:	bl	0 <_ZNK4llvm3opt8OptTable13getOptionKindENS0_12OptSpecifierE>
  2c:	ldrb	w0, [x0, #36]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable17getOptionHelpTextENS0_12OptSpecifierE:

0000000000000000 <_ZNK4llvm3opt8OptTable17getOptionHelpTextENS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	w1, [x29, #-4]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldur	w8, [x29, #-4]
  1c:	str	w8, [sp, #12]
  20:	ldr	w8, [sp, #12]
  24:	mov	w1, w8
  28:	bl	0 <_ZNK4llvm3opt8OptTable17getOptionHelpTextENS0_12OptSpecifierE>
  2c:	ldr	x0, [x0, #16]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNK4llvm3opt6Option8getAliasEv:

0000000000000000 <_ZNK4llvm3opt6Option8getAliasEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	ldur	x8, [x29, #-24]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #24]
  20:	str	w10, [sp, #20]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option8getAliasEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #20]
  30:	ldr	w8, [sp, #20]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option8getAliasEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option8getAliasEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option8getAliasEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x6e                  	// #110
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #24]
  64:	ldr	x9, [x8, #8]
  68:	mov	w10, #0x0                   	// #0
  6c:	str	w10, [sp, #16]
  70:	cbz	x9, 7c <_ZNK4llvm3opt6Option8getAliasEv+0x7c>
  74:	mov	w8, #0x1                   	// #1
  78:	str	w8, [sp, #16]
  7c:	ldr	w8, [sp, #16]
  80:	tbnz	w8, #0, 88 <_ZNK4llvm3opt6Option8getAliasEv+0x88>
  84:	b	8c <_ZNK4llvm3opt6Option8getAliasEv+0x8c>
  88:	b	ac <_ZNK4llvm3opt6Option8getAliasEv+0xac>
  8c:	adrp	x0, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  90:	add	x0, x0, #0x0
  94:	adrp	x1, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  98:	add	x1, x1, #0x0
  9c:	mov	w2, #0x6f                  	// #111
  a0:	adrp	x3, 0 <_ZNK4llvm3opt6Option8getAliasEv>
  a4:	add	x3, x3, #0x0
  a8:	bl	0 <__assert_fail>
  ac:	ldr	x8, [sp, #24]
  b0:	ldr	x0, [x8, #8]
  b4:	ldr	x9, [x8]
  b8:	ldrh	w1, [x9, #42]
  bc:	sub	x9, x29, #0x1c
  c0:	str	x0, [sp, #8]
  c4:	mov	x0, x9
  c8:	bl	0 <_ZNK4llvm3opt6Option8getAliasEv>
  cc:	ldur	w10, [x29, #-28]
  d0:	mov	w1, w10
  d4:	ldr	x0, [sp, #8]
  d8:	bl	7b0 <_ZNK4llvm3opt8OptTable9getOptionENS0_12OptSpecifierE>
  dc:	stur	x0, [x29, #-16]
  e0:	stur	x1, [x29, #-8]
  e4:	ldur	x0, [x29, #-16]
  e8:	ldur	x1, [x29, #-8]
  ec:	ldp	x29, x30, [sp, #64]
  f0:	add	sp, sp, #0x50
  f4:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7isValidEv:

0000000000000000 <_ZNK4llvm3opt6Option7isValidEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	cmp	x8, #0x0
  14:	cset	w9, ne  // ne = any
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZStneIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_:

0000000000000000 <_ZStneIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZStneIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #24]
  18:	ldr	x10, [x8, #8]
  1c:	cmp	x9, x10
  20:	str	x8, [sp]
  24:	b.eq	30 <_ZN4llvm11raw_ostream5flushEv+0x30>  // b.none
  28:	ldr	x0, [sp]
  2c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEEC2Ev:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm13StringMapImplC2Ej:

0000000000000000 <_ZN4llvm13StringMapImplC2Ej>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	w1, [sp, #4]
  10:	ldr	x9, [sp, #8]
  14:	str	x8, [x9]
  18:	str	wzr, [x9, #8]
  1c:	str	wzr, [x9, #12]
  20:	str	wzr, [x9, #16]
  24:	ldr	w10, [sp, #4]
  28:	str	w10, [x9, #20]
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev>
  20:	tbnz	w0, #0, a8 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev+0xa8>
  24:	stur	wzr, [x29, #-12]
  28:	ldr	x8, [sp, #16]
  2c:	ldr	w9, [x8, #8]
  30:	stur	w9, [x29, #-16]
  34:	ldur	w8, [x29, #-12]
  38:	ldur	w9, [x29, #-16]
  3c:	cmp	w8, w9
  40:	b.eq	a8 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev+0xa8>  // b.none
  44:	ldr	x8, [sp, #16]
  48:	ldr	x9, [x8]
  4c:	ldur	w10, [x29, #-12]
  50:	mov	w11, w10
  54:	mov	x12, #0x8                   	// #8
  58:	mul	x11, x12, x11
  5c:	add	x9, x9, x11
  60:	ldr	x9, [x9]
  64:	str	x9, [sp, #24]
  68:	ldr	x9, [sp, #24]
  6c:	cbz	x9, 98 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev+0x98>
  70:	ldr	x8, [sp, #24]
  74:	str	x8, [sp, #8]
  78:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev>
  7c:	ldr	x8, [sp, #8]
  80:	cmp	x8, x0
  84:	b.eq	98 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev+0x98>  // b.none
  88:	ldr	x0, [sp, #24]
  8c:	ldr	x8, [sp, #16]
  90:	add	x1, x8, #0x18
  94:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev>
  98:	ldur	w8, [x29, #-12]
  9c:	add	w8, w8, #0x1
  a0:	stur	w8, [x29, #-12]
  a4:	b	34 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEED2Ev+0x34>
  a8:	ldr	x8, [sp, #16]
  ac:	ldr	x0, [x8]
  b0:	bl	0 <free>
  b4:	ldp	x29, x30, [sp, #48]
  b8:	add	sp, sp, #0x40
  bc:	ret

Disassembly of section .text._ZNK4llvm13StringMapImpl5emptyEv:

0000000000000000 <_ZNK4llvm13StringMapImpl5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	cmp	w9, #0x0
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm13StringMapImpl15getTombstoneValEv:

0000000000000000 <_ZN4llvm13StringMapImpl15getTombstoneValEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0xffffffffffffffff    	// #-1
   8:	str	x8, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	lsl	x8, x8, #3
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINS_8NoneTypeEE7DestroyINS_15MallocAllocatorEEEvRT_:

0000000000000000 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE7DestroyINS_15MallocAllocatorEEEvRT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE7DestroyINS_15MallocAllocatorEEEvRT_>
  24:	add	x8, x0, #0x8
  28:	add	x8, x8, #0x1
  2c:	str	x8, [sp, #8]
  30:	ldr	x0, [sp, #16]
  34:	ldr	x2, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE7DestroyINS_15MallocAllocatorEEEvRT_>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm18StringMapEntryBase12getKeyLengthEv:

0000000000000000 <_ZNK4llvm18StringMapEntryBase12getKeyLengthEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15MallocAllocator10DeallocateEPKvm:

0000000000000000 <_ZN4llvm15MallocAllocator10DeallocateEPKvm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <free>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm9StringRef13compareMemoryEPKcS2_m:

0000000000000000 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	str	x2, [sp]
  18:	ldr	x8, [sp]
  1c:	cbnz	x8, 28 <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x28>
  20:	stur	wzr, [x29, #-4]
  24:	b	3c <_ZN4llvm9StringRef13compareMemoryEPKcS2_m+0x3c>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #8]
  30:	ldr	x2, [sp]
  34:	bl	0 <memcmp>
  38:	stur	w0, [x29, #-4]
  3c:	ldur	w0, [x29, #-4]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3minImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldr	x10, [x9]
  1c:	str	x8, [sp, #32]
  20:	str	x9, [sp, #24]
  24:	cbnz	x10, 34 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x34>
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	b	74 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x74>
  34:	ldr	x8, [sp, #24]
  38:	ldr	x1, [x8]
  3c:	ldr	x2, [x8, #8]
  40:	sub	x9, x29, #0x11
  44:	mov	x0, x9
  48:	str	x1, [sp, #16]
  4c:	str	x2, [sp, #8]
  50:	str	x9, [sp]
  54:	bl	0 <_ZNSaIcEC1Ev>
  58:	ldr	x0, [sp, #32]
  5c:	ldr	x1, [sp, #16]
  60:	ldr	x2, [sp, #8]
  64:	ldr	x3, [sp]
  68:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EPKcmRKS3_>
  6c:	ldr	x0, [sp]
  70:	bl	0 <_ZNSaIcED1Ev>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZNK4llvm9StringRef5splitES0_:

0000000000000000 <_ZNK4llvm9StringRef5splitES0_>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	mov	x9, xzr
  10:	mov	x10, #0xffffffffffffffff    	// #-1
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-8]
  1c:	stur	x0, [x29, #-24]
  20:	ldur	x11, [x29, #-24]
  24:	ldur	q0, [x29, #-16]
  28:	stur	q0, [x29, #-48]
  2c:	ldur	x1, [x29, #-48]
  30:	ldur	x2, [x29, #-40]
  34:	mov	x0, x11
  38:	mov	x3, x9
  3c:	str	x8, [sp, #56]
  40:	str	x10, [sp, #48]
  44:	str	x11, [sp, #40]
  48:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
  4c:	stur	x0, [x29, #-32]
  50:	ldur	x8, [x29, #-32]
  54:	ldr	x9, [sp, #48]
  58:	cmp	x8, x9
  5c:	b.ne	8c <_ZNK4llvm9StringRef5splitES0_+0x8c>  // b.any
  60:	sub	x8, x29, #0x40
  64:	stur	xzr, [x29, #-64]
  68:	stur	xzr, [x29, #-56]
  6c:	mov	x0, x8
  70:	str	x8, [sp, #32]
  74:	bl	0 <_ZNK4llvm9StringRef5splitES0_>
  78:	ldr	x8, [sp, #56]
  7c:	ldr	x0, [sp, #40]
  80:	ldr	x1, [sp, #32]
  84:	bl	0 <_ZNK4llvm9StringRef5splitES0_>
  88:	b	f8 <_ZNK4llvm9StringRef5splitES0_+0xf8>
  8c:	ldur	x2, [x29, #-32]
  90:	ldr	x0, [sp, #40]
  94:	mov	x8, xzr
  98:	mov	x1, x8
  9c:	bl	0 <_ZNK4llvm9StringRef5splitES0_>
  a0:	add	x8, sp, #0x50
  a4:	str	x0, [sp, #80]
  a8:	str	x1, [sp, #88]
  ac:	ldur	x9, [x29, #-32]
  b0:	sub	x0, x29, #0x10
  b4:	str	x8, [sp, #24]
  b8:	str	x9, [sp, #16]
  bc:	bl	0 <_ZNK4llvm9StringRef5splitES0_>
  c0:	ldr	x8, [sp, #16]
  c4:	add	x1, x8, x0
  c8:	ldr	x0, [sp, #40]
  cc:	mov	x2, #0xffffffffffffffff    	// #-1
  d0:	bl	0 <_ZNK4llvm9StringRef5splitES0_>
  d4:	add	x8, sp, #0x40
  d8:	str	x0, [sp, #64]
  dc:	str	x1, [sp, #72]
  e0:	ldr	x0, [sp, #56]
  e4:	str	x8, [sp, #8]
  e8:	mov	x8, x0
  ec:	ldr	x0, [sp, #24]
  f0:	ldr	x1, [sp, #8]
  f4:	bl	0 <_ZNK4llvm9StringRef5splitES0_>
  f8:	ldp	x29, x30, [sp, #160]
  fc:	add	sp, sp, #0xb0
 100:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt9make_pairIRKN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_:

0000000000000000 <_ZSt9make_pairIRKN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #24]
  1c:	bl	0 <_ZSt9make_pairIRKN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt9make_pairIRKN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  30:	ldr	x1, [sp, #24]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZSt9make_pairIRKN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_:

0000000000000000 <_ZSt9make_pairIN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #24]
  1c:	bl	0 <_ZSt9make_pairIN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt9make_pairIN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_>
  30:	ldr	x1, [sp, #24]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZSt9make_pairIN4llvm9StringRefES1_ESt4pairINSt17__decay_and_stripIT_E6__typeENS3_IT0_E6__typeEEOS4_OS7_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK4llvm9StringRef5sliceEmm:

0000000000000000 <_ZNK4llvm9StringRef5sliceEmm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x20
  14:	add	x10, sp, #0x28
  18:	stur	x0, [x29, #-24]
  1c:	stur	x1, [x29, #-32]
  20:	str	x2, [sp, #40]
  24:	ldur	x11, [x29, #-24]
  28:	add	x1, x11, #0x8
  2c:	mov	x0, x9
  30:	str	x8, [sp, #32]
  34:	str	x9, [sp, #24]
  38:	str	x10, [sp, #16]
  3c:	str	x11, [sp, #8]
  40:	bl	0 <_ZNK4llvm9StringRef5sliceEmm>
  44:	ldr	x8, [x0]
  48:	stur	x8, [x29, #-32]
  4c:	ldr	x0, [sp, #24]
  50:	ldr	x1, [sp, #16]
  54:	bl	0 <_ZNK4llvm9StringRef5sliceEmm>
  58:	ldr	x8, [sp, #8]
  5c:	add	x1, x8, #0x8
  60:	bl	0 <_ZNK4llvm9StringRef5sliceEmm>
  64:	ldr	x8, [x0]
  68:	str	x8, [sp, #40]
  6c:	ldr	x8, [sp, #8]
  70:	ldr	x9, [x8]
  74:	ldur	x10, [x29, #-32]
  78:	add	x1, x9, x10
  7c:	ldr	x9, [sp, #40]
  80:	ldur	x10, [x29, #-32]
  84:	subs	x2, x9, x10
  88:	ldr	x0, [sp, #32]
  8c:	bl	0 <_ZNK4llvm9StringRef5sliceEmm>
  90:	ldur	x0, [x29, #-16]
  94:	ldur	x1, [x29, #-8]
  98:	ldp	x29, x30, [sp, #80]
  9c:	add	sp, sp, #0x60
  a0:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm9StringRefEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm9StringRefEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm9StringRefEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm9StringRefES1_EC2IS1_Lb1EEERKS1_OT_:

0000000000000000 <_ZNSt4pairIN4llvm9StringRefES1_EC2IS1_Lb1EEERKS1_OT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x9, [sp, #16]
  20:	ldr	q0, [x9]
  24:	str	q0, [x8]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt4pairIN4llvm9StringRefES1_EC2IS1_Lb1EEERKS1_OT_>
  34:	ldr	q0, [x0]
  38:	ldr	x8, [sp]
  3c:	str	q0, [x8, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt4pairIN4llvm9StringRefES1_EC2IS1_S1_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm9StringRefES1_EC2IS1_S1_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN4llvm9StringRefES1_EC2IS1_S1_Lb1EEEOT_OT0_>
  28:	ldr	q0, [x0]
  2c:	ldr	x8, [sp]
  30:	str	q0, [x8]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIN4llvm9StringRefES1_EC2IS1_S1_Lb1EEEOT_OT0_>
  3c:	ldr	q0, [x0]
  40:	ldr	x8, [sp]
  44:	str	q0, [x8, #16]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3maxImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt5tupleIJRN4llvm9StringRefES2_EEC2IvLb1EEES2_S2_:

0000000000000000 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEC2IvLb1EEES2_S2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt5tupleIJRN4llvm9StringRefES2_EEC2IvLb1EEES2_S2_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EEC2ES2_S2_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EEC2ES2_S2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EEC2ES2_S2_>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x8
  34:	ldr	x1, [sp, #16]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EEC2ES2_S2_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRN4llvm9StringRefEEEC2ES2_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRN4llvm9StringRefEEEC2ES2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm1EJRN4llvm9StringRefEEEC2ES2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERN4llvm9StringRefELb0EEC2ES2_:

0000000000000000 <_ZNSt10_Head_baseILm0ERN4llvm9StringRefELb0EEC2ES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ERN4llvm9StringRefELb0EEC2ES2_:

0000000000000000 <_ZNSt10_Head_baseILm1ERN4llvm9StringRefELb0EEC2ES2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x3                   	// #3
  14:	mov	w10, #0x5                   	// #5
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	str	x2, [sp, #8]
  24:	ldur	x11, [x29, #-8]
  28:	str	x8, [x11]
  2c:	str	x8, [x11, #8]
  30:	strb	w9, [x11, #16]
  34:	strb	w10, [x11, #17]
  38:	ldr	x8, [sp, #16]
  3c:	str	x8, [x11]
  40:	ldr	x8, [sp, #8]
  44:	str	x8, [x11, #8]
  48:	mov	x0, x11
  4c:	bl	0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  50:	mov	w9, #0x0                   	// #0
  54:	str	w9, [sp, #4]
  58:	tbnz	w0, #0, 60 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x60>
  5c:	b	68 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x68>
  60:	mov	w8, #0x1                   	// #1
  64:	str	w8, [sp, #4]
  68:	ldr	w8, [sp, #4]
  6c:	tbnz	w8, #0, 74 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x74>
  70:	b	78 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x78>
  74:	b	98 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x98>
  78:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  7c:	add	x0, x0, #0x0
  80:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x169                 	// #361
  8c:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  90:	add	x3, x3, #0x0
  94:	bl	0 <__assert_fail>
  98:	ldp	x29, x30, [sp, #32]
  9c:	add	sp, sp, #0x30
  a0:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK4llvm5Twine6concatERKS0_:

0000000000000000 <_ZNK4llvm5Twine6concatERKS0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #16]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  28:	tbnz	w0, #0, 3c <_ZNK4llvm5Twine6concatERKS0_+0x3c>
  2c:	ldur	x0, [x29, #-16]
  30:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  34:	tbnz	w0, #0, 3c <_ZNK4llvm5Twine6concatERKS0_+0x3c>
  38:	b	50 <_ZNK4llvm5Twine6concatERKS0_+0x50>
  3c:	ldr	x0, [sp, #16]
  40:	mov	w8, wzr
  44:	mov	w1, w8
  48:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  4c:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  58:	tbnz	w0, #0, 60 <_ZNK4llvm5Twine6concatERKS0_+0x60>
  5c:	b	7c <_ZNK4llvm5Twine6concatERKS0_+0x7c>
  60:	ldur	x8, [x29, #-16]
  64:	ldr	q0, [x8]
  68:	ldr	x9, [sp, #16]
  6c:	str	q0, [x9]
  70:	ldr	x8, [x8, #16]
  74:	str	x8, [x9, #16]
  78:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  7c:	ldur	x0, [x29, #-16]
  80:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  84:	tbnz	w0, #0, 8c <_ZNK4llvm5Twine6concatERKS0_+0x8c>
  88:	b	a8 <_ZNK4llvm5Twine6concatERKS0_+0xa8>
  8c:	ldr	x8, [sp, #8]
  90:	ldr	q0, [x8]
  94:	ldr	x9, [sp, #16]
  98:	str	q0, [x9]
  9c:	ldr	x10, [x8, #16]
  a0:	str	x10, [x9, #16]
  a4:	b	13c <_ZNK4llvm5Twine6concatERKS0_+0x13c>
  a8:	ldr	x8, [sp, #8]
  ac:	stur	x8, [x29, #-24]
  b0:	ldur	x9, [x29, #-16]
  b4:	stur	x9, [x29, #-32]
  b8:	mov	w10, #0x2                   	// #2
  bc:	sturb	w10, [x29, #-33]
  c0:	sturb	w10, [x29, #-34]
  c4:	mov	x0, x8
  c8:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  cc:	tbnz	w0, #0, d4 <_ZNK4llvm5Twine6concatERKS0_+0xd4>
  d0:	b	ec <_ZNK4llvm5Twine6concatERKS0_+0xec>
  d4:	ldr	x8, [sp, #8]
  d8:	ldr	x9, [x8]
  dc:	stur	x9, [x29, #-24]
  e0:	mov	x0, x8
  e4:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  e8:	sturb	w0, [x29, #-33]
  ec:	ldur	x0, [x29, #-16]
  f0:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
  f4:	tbnz	w0, #0, fc <_ZNK4llvm5Twine6concatERKS0_+0xfc>
  f8:	b	114 <_ZNK4llvm5Twine6concatERKS0_+0x114>
  fc:	ldur	x8, [x29, #-16]
 100:	ldr	x8, [x8]
 104:	stur	x8, [x29, #-32]
 108:	ldur	x0, [x29, #-16]
 10c:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 110:	sturb	w0, [x29, #-34]
 114:	ldur	x8, [x29, #-24]
 118:	str	x8, [sp, #32]
 11c:	ldurb	w2, [x29, #-33]
 120:	ldur	x8, [x29, #-32]
 124:	str	x8, [sp, #24]
 128:	ldurb	w4, [x29, #-34]
 12c:	ldr	x1, [sp, #32]
 130:	ldr	x3, [sp, #24]
 134:	ldr	x0, [sp, #16]
 138:	bl	0 <_ZNK4llvm5Twine6concatERKS0_>
 13c:	ldp	x29, x30, [sp, #80]
 140:	add	sp, sp, #0x60
 144:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_8NodeKindE:

0000000000000000 <_ZN4llvm5TwineC2ENS0_8NodeKindE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	mov	w9, #0x1                   	// #1
  14:	str	x0, [sp, #8]
  18:	strb	w1, [sp, #7]
  1c:	ldr	x10, [sp, #8]
  20:	str	x8, [x10]
  24:	str	x8, [x10, #8]
  28:	ldrb	w11, [sp, #7]
  2c:	strb	w11, [x10, #16]
  30:	strb	w9, [x10, #17]
  34:	mov	x0, x10
  38:	bl	0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  3c:	mov	w9, #0x0                   	// #0
  40:	str	w9, [sp]
  44:	tbnz	w0, #0, 4c <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x4c>
  48:	b	54 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x54>
  4c:	mov	w8, #0x1                   	// #1
  50:	str	w8, [sp]
  54:	ldr	w8, [sp]
  58:	tbnz	w8, #0, 60 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x60>
  5c:	b	64 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x64>
  60:	b	84 <_ZN4llvm5TwineC2ENS0_8NodeKindE+0x84>
  64:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  68:	add	x0, x0, #0x0
  6c:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  70:	add	x1, x1, #0x0
  74:	mov	w2, #0xaa                  	// #170
  78:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_8NodeKindE>
  7c:	add	x3, x3, #0x0
  80:	bl	0 <__assert_fail>
  84:	ldp	x29, x30, [sp, #16]
  88:	add	sp, sp, #0x20
  8c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isUnaryEv:

0000000000000000 <_ZNK4llvm5Twine7isUnaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	cmp	w9, #0x1
  2c:	str	w10, [sp, #12]
  30:	b.ne	44 <_ZNK4llvm5Twine7isUnaryEv+0x44>  // b.any
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNK4llvm5Twine7isUnaryEv>
  3c:	eor	w8, w0, #0x1
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	and	w0, w8, #0x1
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x1, [x29, #-8]
  10:	str	x3, [sp, #16]
  14:	str	x0, [sp, #8]
  18:	strb	w2, [sp, #7]
  1c:	strb	w4, [sp, #6]
  20:	ldr	x8, [sp, #8]
  24:	ldur	x9, [x29, #-8]
  28:	str	x9, [x8]
  2c:	ldr	x9, [sp, #16]
  30:	str	x9, [x8, #8]
  34:	ldrb	w10, [sp, #7]
  38:	strb	w10, [x8, #16]
  3c:	ldrb	w10, [sp, #6]
  40:	strb	w10, [x8, #17]
  44:	mov	x0, x8
  48:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  4c:	mov	w10, #0x0                   	// #0
  50:	str	w10, [sp]
  54:	tbnz	w0, #0, 5c <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x5c>
  58:	b	64 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x64>
  5c:	mov	w8, #0x1                   	// #1
  60:	str	w8, [sp]
  64:	ldr	w8, [sp]
  68:	tbnz	w8, #0, 70 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x70>
  6c:	b	74 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x74>
  70:	b	94 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x94>
  74:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  78:	add	x0, x0, #0x0
  7c:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  80:	add	x1, x1, #0x0
  84:	mov	w2, #0xb8                  	// #184
  88:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  8c:	add	x3, x3, #0x0
  90:	bl	0 <__assert_fail>
  94:	ldp	x29, x30, [sp, #32]
  98:	add	sp, sp, #0x30
  9c:	ret

Disassembly of section .text._ZNK4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE5beginEv:

0000000000000000 <_ZNK4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x1, [x9]
  1c:	ldr	w10, [x9, #8]
  20:	cmp	w10, #0x0
  24:	cset	w10, eq  // eq = none
  28:	mov	x0, x8
  2c:	and	w2, w10, #0x1
  30:	bl	0 <_ZNK4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE5beginEv>
  34:	ldr	x0, [sp, #8]
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE3endEv:

0000000000000000 <_ZNK4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	ldr	x10, [x9]
  1c:	mov	x11, #0x8                   	// #8
  20:	ldr	w12, [x9, #8]
  24:	mov	w9, w12
  28:	mul	x9, x11, x9
  2c:	add	x1, x10, x9
  30:	mov	x0, x8
  34:	mov	w12, #0x1                   	// #1
  38:	and	w2, w12, #0x1
  3c:	bl	0 <_ZNK4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE3endEv>
  40:	ldr	x0, [sp, #8]
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm22StringMapConstIteratorINS_8NoneTypeEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm22StringMapConstIteratorINS_8NoneTypeEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	mov	w8, #0x1                   	// #1
  18:	and	w8, w2, w8
  1c:	strb	w8, [sp, #15]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldrb	w8, [sp, #15]
  2c:	and	w2, w8, #0x1
  30:	bl	0 <_ZN4llvm22StringMapConstIteratorINS_8NoneTypeEEC2EPPNS_18StringMapEntryBaseEb>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	and	w8, w2, #0x1
  18:	strb	w8, [sp, #15]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x10, [sp, #16]
  24:	str	x10, [x9]
  28:	ldrb	w8, [sp, #15]
  2c:	str	x9, [sp]
  30:	tbnz	w8, #0, 3c <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC2EPPNS_18StringMapEntryBaseEb+0x3c>
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEC2EPPNS_18StringMapEntryBaseEb>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #16]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x9, [x8]
  20:	ldr	x9, [x9]
  24:	mov	w10, #0x1                   	// #1
  28:	str	w10, [sp, #12]
  2c:	cbz	x9, 54 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x54>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [x8]
  38:	ldr	x9, [x9]
  3c:	str	x9, [sp]
  40:	bl	0 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv>
  44:	ldr	x8, [sp]
  48:	cmp	x8, x0
  4c:	cset	w10, eq  // eq = none
  50:	str	w10, [sp, #12]
  54:	ldr	w8, [sp, #12]
  58:	tbnz	w8, #0, 60 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x60>
  5c:	b	74 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x74>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	add	x9, x9, #0x8
  6c:	str	x9, [x8]
  70:	b	18 <_ZN4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x18>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm9StringRef10drop_frontEm:

0000000000000000 <_ZNK4llvm9StringRef10drop_frontEm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #24]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNK4llvm9StringRef10drop_frontEm>
  24:	ldr	x8, [sp, #16]
  28:	mov	w9, #0x0                   	// #0
  2c:	cmp	x0, x8
  30:	str	w9, [sp, #4]
  34:	b.cc	40 <_ZNK4llvm9StringRef10drop_frontEm+0x40>  // b.lo, b.ul, b.last
  38:	mov	w8, #0x1                   	// #1
  3c:	str	w8, [sp, #4]
  40:	ldr	w8, [sp, #4]
  44:	tbnz	w8, #0, 4c <_ZNK4llvm9StringRef10drop_frontEm+0x4c>
  48:	b	50 <_ZNK4llvm9StringRef10drop_frontEm+0x50>
  4c:	b	70 <_ZNK4llvm9StringRef10drop_frontEm+0x70>
  50:	adrp	x0, 0 <_ZNK4llvm9StringRef10drop_frontEm>
  54:	add	x0, x0, #0x0
  58:	adrp	x1, 0 <_ZNK4llvm9StringRef10drop_frontEm>
  5c:	add	x1, x1, #0x0
  60:	mov	w2, #0x283                 	// #643
  64:	adrp	x3, 0 <_ZNK4llvm9StringRef10drop_frontEm>
  68:	add	x3, x3, #0x0
  6c:	bl	0 <__assert_fail>
  70:	ldr	x1, [sp, #16]
  74:	ldr	x0, [sp, #8]
  78:	mov	x2, #0xffffffffffffffff    	// #-1
  7c:	bl	0 <_ZNK4llvm9StringRef10drop_frontEm>
  80:	stur	x0, [x29, #-16]
  84:	stur	x1, [x29, #-8]
  88:	ldur	x0, [x29, #-16]
  8c:	ldur	x1, [x29, #-8]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZNK4llvm9StringRef6substrEmm:

0000000000000000 <_ZNK4llvm9StringRef6substrEmm>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x20
  14:	sub	x10, x29, #0x28
  18:	add	x11, sp, #0x30
  1c:	stur	x0, [x29, #-24]
  20:	stur	x1, [x29, #-32]
  24:	stur	x2, [x29, #-40]
  28:	ldur	x12, [x29, #-24]
  2c:	add	x1, x12, #0x8
  30:	mov	x0, x9
  34:	str	x8, [sp, #40]
  38:	str	x10, [sp, #32]
  3c:	str	x11, [sp, #24]
  40:	str	x12, [sp, #16]
  44:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  48:	ldr	x8, [x0]
  4c:	stur	x8, [x29, #-32]
  50:	ldr	x8, [sp, #16]
  54:	ldr	x9, [x8]
  58:	ldur	x10, [x29, #-32]
  5c:	add	x1, x9, x10
  60:	ldr	x9, [x8, #8]
  64:	ldur	x10, [x29, #-32]
  68:	subs	x9, x9, x10
  6c:	str	x9, [sp, #48]
  70:	ldr	x0, [sp, #32]
  74:	ldr	x9, [sp, #24]
  78:	str	x1, [sp, #8]
  7c:	mov	x1, x9
  80:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  84:	ldr	x2, [x0]
  88:	ldr	x0, [sp, #40]
  8c:	ldr	x1, [sp, #8]
  90:	bl	0 <_ZNK4llvm9StringRef6substrEmm>
  94:	ldur	x0, [x29, #-16]
  98:	ldur	x1, [x29, #-8]
  9c:	ldp	x29, x30, [sp, #96]
  a0:	add	sp, sp, #0x70
  a4:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x95                  	// #149
  50:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x8                   	// #8
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef6equalsES0_:

0000000000000000 <_ZNK4llvm9StringRef6equalsES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x1, [x29, #-16]
  10:	stur	x2, [x29, #-8]
  14:	str	x0, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	ldr	x9, [x8, #8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	w11, #0x0                   	// #0
  28:	cmp	x9, x10
  2c:	str	x8, [sp, #16]
  30:	str	w11, [sp, #12]
  34:	b.ne	58 <_ZNK4llvm9StringRef6equalsES0_+0x58>  // b.any
  38:	ldr	x8, [sp, #16]
  3c:	ldr	x0, [x8]
  40:	ldur	x1, [x29, #-16]
  44:	ldur	x2, [x29, #-8]
  48:	bl	0 <_ZNK4llvm9StringRef6equalsES0_>
  4c:	cmp	w0, #0x0
  50:	cset	w9, eq  // eq = none
  54:	str	w9, [sp, #12]
  58:	ldr	w8, [sp, #12]
  5c:	and	w0, w8, #0x1
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx114listINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPKcLj16EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPKcLj16EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm3opt7ArgListD2Ev:

0000000000000000 <_ZN4llvm3opt7ArgListD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZN4llvm3opt7ArgListD2Ev>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	str	x0, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x8, [x9]
  24:	add	x0, x9, #0x98
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm3opt7ArgListD2Ev>
  30:	ldr	x8, [sp]
  34:	add	x0, x8, #0x8
  38:	bl	0 <_ZN4llvm3opt7ArgListD2Ev>
  3c:	ldp	x29, x30, [sp, #16]
  40:	add	sp, sp, #0x20
  44:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	stur	x9, [x29, #-16]
  1c:	str	x8, [sp, #8]
  20:	ldur	x8, [x29, #-16]
  24:	ldr	x9, [sp, #8]
  28:	cmp	x8, x9
  2c:	b.eq	70 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv+0x70>  // b.none
  30:	ldur	x8, [x29, #-16]
  34:	str	x8, [sp, #24]
  38:	ldr	x8, [sp, #24]
  3c:	ldr	x8, [x8]
  40:	stur	x8, [x29, #-16]
  44:	ldr	x0, [sp, #24]
  48:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>
  4c:	str	x0, [sp, #16]
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>
  58:	ldr	x1, [sp, #16]
  5c:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>
  60:	ldr	x1, [sp, #24]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv>
  6c:	b	20 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8_M_clearEv+0x20>
  70:	ldp	x29, x30, [sp, #48]
  74:	add	sp, sp, #0x40
  78:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implD2Ev:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE10_List_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv:

0000000000000000 <_ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	bl	0 <_ZNSt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9_M_valptrEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS6_EEvRS8_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS6_EEvRS8_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS6_EEvRS8_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE21_M_get_Node_allocatorEv:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE21_M_get_Node_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_put_nodeEPSt10_List_nodeIS5_E:

0000000000000000 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_put_nodeEPSt10_List_nodeIS5_E>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZNSt7__cxx1110_List_baseINS_12basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_put_nodeEPSt10_List_nodeIS5_E>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7_M_addrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_membufINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS7_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS7_EEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev:

0000000000000000 <_ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10_List_nodeINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPKcLb1EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPKcvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPKcED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPKcED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPKcED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPKcED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPKcvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED2Ev:

0000000000000000 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0xc                   	// #12
  10:	mov	x2, #0x4                   	// #4
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #16]
  24:	str	x2, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED2Ev>
  30:	ldr	x8, [sp]
  34:	ldr	x0, [x8, #8]
  38:	ldr	w10, [x8, #24]
  3c:	mov	w9, w10
  40:	ldr	x11, [sp, #16]
  44:	mul	x1, x11, x9
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED2Ev>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEED2Ev>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorIPNS_3opt3ArgELj16EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  20:	cbnz	w0, 28 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0x28>
  24:	b	a8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0xa8>
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  2c:	stur	w0, [x29, #-12]
  30:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  34:	stur	w0, [x29, #-16]
  38:	ldr	x0, [sp, #8]
  3c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  40:	str	x0, [sp, #24]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  4c:	str	x0, [sp, #16]
  50:	ldr	x8, [sp, #24]
  54:	ldr	x9, [sp, #16]
  58:	cmp	x8, x9
  5c:	b.eq	a8 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0xa8>  // b.none
  60:	ldr	x0, [sp, #24]
  64:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  68:	sub	x1, x29, #0xc
  6c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  70:	tbnz	w0, #0, 90 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0x90>
  74:	ldr	x0, [sp, #24]
  78:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  7c:	sub	x1, x29, #0x10
  80:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  84:	tbnz	w0, #0, 90 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0x90>
  88:	ldr	x0, [sp, #24]
  8c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  90:	ldr	x0, [sp, #24]
  94:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv>
  98:	ldr	x8, [sp, #24]
  9c:	add	x8, x8, #0xc
  a0:	str	x8, [sp, #24]
  a4:	b	50 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10destroyAllEv+0x50>
  a8:	ldp	x29, x30, [sp, #48]
  ac:	add	sp, sp, #0x40
  b0:	ret

Disassembly of section .text._ZN4llvm17deallocate_bufferEPvmm:

0000000000000000 <_ZN4llvm17deallocate_bufferEPvmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_ED2Ev:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_ED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_ED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getNumBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E11getEmptyKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E15getTombstoneKeyEv>
   c:	ldp	x29, x30, [sp], #16
  10:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E10getBucketsEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS3_EEEEjS3_S5_S8_E13getBucketsEndEv>
  30:	mov	w8, w0
  34:	ubfx	x8, x8, #0, #32
  38:	mov	x9, #0xc                   	// #12
  3c:	mul	x8, x9, x8
  40:	ldr	x9, [sp, #8]
  44:	add	x0, x9, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE7isEqualERKjS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	cset	w9, eq  // eq = none
  24:	and	w0, w9, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE8getFirstEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE9getSecondEv:

0000000000000000 <_ZN4llvm6detail12DenseMapPairIjSt4pairIjjEE9getSecondEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x4
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE13getNumBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w0, [x8, #24]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE11getEmptyKeyEv>:
   0:	mov	w0, #0xffffffff            	// #-1
   4:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv:

0000000000000000 <_ZN4llvm12DenseMapInfoIjE15getTombstoneKeyEv>:
   0:	mov	w0, #0xfffffffe            	// #-2
   4:	ret

Disassembly of section .text._ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE10getBucketsEv:

0000000000000000 <_ZNK4llvm8DenseMapIjSt4pairIjjENS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjS2_EEE10getBucketsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBaseD2Ev:

0000000000000000 <_ZN4llvm14DebugEpochBaseD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm14DebugEpochBaseD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm14DebugEpochBase14incrementEpochEv:

0000000000000000 <_ZN4llvm14DebugEpochBase14incrementEpochEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x1
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE13destroy_rangeEPS3_S5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_3opt3ArgELb1EE13destroy_rangeEPS3_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplIPNS_3opt3ArgEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonIPNS_3opt3ArgEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  2c:	str	x0, [sp, #40]
  30:	ldr	x8, [sp, #40]
  34:	ldr	x9, [sp, #32]
  38:	ldr	x10, [x9, #16]
  3c:	ldr	x11, [x9, #24]
  40:	subs	x10, x10, x11
  44:	cmp	x8, x10
  48:	b.ls	74 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x74>  // b.plast
  4c:	sub	x0, x29, #0x18
  50:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  54:	ldr	x2, [sp, #40]
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp, #24]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  6c:	stur	x0, [x29, #-8]
  70:	b	c8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc8>
  74:	ldr	x8, [sp, #40]
  78:	cbz	x8, c0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc0>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x0, [x8, #24]
  84:	sub	x9, x29, #0x18
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x9
  90:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  94:	ldr	x2, [sp, #40]
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	bl	0 <memcpy>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [sp, #32]
  b4:	ldr	x10, [x9, #24]
  b8:	add	x8, x10, x8
  bc:	str	x8, [x9, #24]
  c0:	ldr	x8, [sp, #32]
  c4:	stur	x8, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #80]
  d0:	add	sp, sp, #0x60
  d4:	ret

Disassembly of section .text._ZNSt20_Rb_tree_key_compareISt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev:

0000000000000000 <_ZNSt20_Rb_tree_key_compareISt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt15_Rb_tree_headerC2Ev:

0000000000000000 <_ZNSt15_Rb_tree_headerC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	wzr, [x8]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt15_Rb_tree_headerC2Ev>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt15_Rb_tree_header8_M_resetEv:

0000000000000000 <_ZNSt15_Rb_tree_header8_M_resetEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9, #8]
  14:	str	x9, [x9, #16]
  18:	str	x9, [x9, #24]
  1c:	str	xzr, [x9, #32]
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable16getOptionGroupIDENS0_12OptSpecifierE:

0000000000000000 <_ZNK4llvm3opt8OptTable16getOptionGroupIDENS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	w1, [x29, #-4]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldur	w8, [x29, #-4]
  1c:	str	w8, [sp, #12]
  20:	ldr	w8, [sp, #12]
  24:	mov	w1, w8
  28:	bl	0 <_ZNK4llvm3opt8OptTable16getOptionGroupIDENS0_12OptSpecifierE>
  2c:	ldrh	w0, [x0, #40]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev:

0000000000000000 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	sub	x9, x29, #0x28
  10:	stur	x8, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	ldur	x10, [x29, #-16]
  1c:	mov	w11, wzr
  20:	mov	w12, #0x1                   	// #1
  24:	and	w11, w11, #0x1
  28:	sturb	w11, [x29, #-17]
  2c:	mov	x0, x10
  30:	str	x8, [sp, #32]
  34:	str	x9, [sp, #24]
  38:	str	x10, [sp, #16]
  3c:	str	w12, [sp, #12]
  40:	bl	0 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>
  44:	stur	x0, [x29, #-40]
  48:	stur	x1, [x29, #-32]
  4c:	ldr	x8, [sp, #32]
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>
  58:	ldr	x0, [sp, #16]
  5c:	bl	0 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>
  60:	str	x0, [sp, #40]
  64:	str	x1, [sp, #48]
  68:	ldr	x1, [sp, #40]
  6c:	ldr	x2, [sp, #48]
  70:	ldr	x0, [sp, #32]
  74:	bl	0 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev>
  78:	ldr	w11, [sp, #12]
  7c:	and	w12, w11, w11
  80:	sturb	w12, [x29, #-17]
  84:	ldurb	w12, [x29, #-17]
  88:	tbnz	w12, #0, 94 <_ZNK4llvm3opt6Option15getPrefixedNameB5cxx11Ev+0x94>
  8c:	ldr	x0, [sp, #32]
  90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  94:	ldp	x29, x30, [sp, #96]
  98:	add	sp, sp, #0x70
  9c:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getKindEv:

0000000000000000 <_ZNK4llvm3opt6Option7getKindEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option7getKindEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option7getKindEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option7getKindEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option7getKindEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getKindEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getKindEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x5d                  	// #93
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getKindEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	ldrb	w0, [x9, #36]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZNK4llvm3opt8OptTable16getOptionMetaVarENS0_12OptSpecifierE:

0000000000000000 <_ZNK4llvm3opt8OptTable16getOptionMetaVarENS0_12OptSpecifierE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	w1, [x29, #-4]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldur	w8, [x29, #-4]
  1c:	str	w8, [sp, #12]
  20:	ldr	w8, [sp, #12]
  24:	mov	w1, w8
  28:	bl	0 <_ZNK4llvm3opt8OptTable16getOptionMetaVarENS0_12OptSpecifierE>
  2c:	ldr	x0, [x0, #24]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNK4llvm3opt6Option10getNumArgsEv:

0000000000000000 <_ZNK4llvm3opt6Option10getNumArgsEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	ldrb	w0, [x8, #37]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNK4llvm3opt6Option9getPrefixEv:

0000000000000000 <_ZNK4llvm3opt6Option9getPrefixEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x8, [x8]
  18:	ldr	x8, [x8]
  1c:	ldr	x8, [x8]
  20:	str	x8, [sp]
  24:	ldr	x8, [sp]
  28:	cbz	x8, 3c <_ZNK4llvm3opt6Option9getPrefixEv+0x3c>
  2c:	ldr	x1, [sp]
  30:	add	x0, sp, #0x10
  34:	bl	0 <_ZNK4llvm3opt6Option9getPrefixEv>
  38:	b	4c <_ZNK4llvm3opt6Option9getPrefixEv+0x4c>
  3c:	add	x0, sp, #0x10
  40:	str	xzr, [sp, #16]
  44:	str	xzr, [sp, #24]
  48:	bl	0 <_ZNK4llvm3opt6Option9getPrefixEv>
  4c:	ldr	x0, [sp, #16]
  50:	ldr	x1, [sp, #24]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE:

0000000000000000 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-8]
  18:	stur	x0, [x29, #-24]
  1c:	ldur	x0, [x29, #-24]
  20:	str	x0, [sp, #32]
  24:	mov	x0, x8
  28:	str	x8, [sp, #24]
  2c:	bl	0 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>
  30:	ldr	x8, [sp, #24]
  34:	str	x0, [sp, #16]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvmpLERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_9StringRefE>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #16]
  50:	ldr	x2, [sp, #8]
  54:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZNK4llvm3opt6Option7getNameEv:

0000000000000000 <_ZNK4llvm3opt6Option7getNameEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	str	x0, [sp, #24]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [x8]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbz	x9, 30 <_ZNK4llvm3opt6Option7getNameEv+0x30>
  28:	mov	w8, #0x1                   	// #1
  2c:	str	w8, [sp, #12]
  30:	ldr	w8, [sp, #12]
  34:	tbnz	w8, #0, 3c <_ZNK4llvm3opt6Option7getNameEv+0x3c>
  38:	b	40 <_ZNK4llvm3opt6Option7getNameEv+0x40>
  3c:	b	60 <_ZNK4llvm3opt6Option7getNameEv+0x60>
  40:	adrp	x0, 0 <_ZNK4llvm3opt6Option7getNameEv>
  44:	add	x0, x0, #0x0
  48:	adrp	x1, 0 <_ZNK4llvm3opt6Option7getNameEv>
  4c:	add	x1, x1, #0x0
  50:	mov	w2, #0x63                  	// #99
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option7getNameEv>
  58:	add	x3, x3, #0x0
  5c:	bl	0 <__assert_fail>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	ldr	x1, [x9, #8]
  6c:	sub	x0, x29, #0x10
  70:	bl	0 <_ZNK4llvm3opt6Option7getNameEv>
  74:	ldur	x0, [x29, #-16]
  78:	ldur	x1, [x29, #-8]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZSt3maxIjERKT_S2_S2_:

0000000000000000 <_ZSt3maxIjERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	w9, [x8]
  14:	ldr	x8, [sp, #8]
  18:	ldr	w10, [x8]
  1c:	cmp	w9, w10
  20:	b.cs	30 <_ZSt3maxIjERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxIjERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6lengthEv>
  38:	ldr	x8, [sp, #24]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x8
  44:	ldr	x1, [sp, #16]
  48:	ldr	x2, [sp, #8]
  4c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	strb	w1, [sp, #15]
  14:	ldr	x8, [sp, #16]
  18:	ldr	x9, [x8, #24]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp]
  28:	b.cc	40 <_ZN4llvm11raw_ostreamlsEc+0x40>  // b.lo, b.ul, b.last
  2c:	ldrb	w1, [sp, #15]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm11raw_ostream5writeEh>
  38:	stur	x0, [x29, #-8]
  3c:	b	5c <_ZN4llvm11raw_ostreamlsEc+0x5c>
  40:	ldrb	w8, [sp, #15]
  44:	ldr	x9, [sp]
  48:	ldr	x10, [x9, #24]
  4c:	add	x11, x10, #0x1
  50:	str	x11, [x9, #24]
  54:	strb	w8, [x10]
  58:	stur	x9, [x29, #-8]
  5c:	ldur	x0, [x29, #-8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaIN4llvm3opt8OptTable4InfoEEC2Ev:

0000000000000000 <_ZNSaIN4llvm3opt8OptTable4InfoEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIN4llvm3opt8OptTable4InfoEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEC2IPKS3_vEET_S9_RKS4_:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEC2IPKS3_vEET_S9_RKS4_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	stur	x3, [x29, #-32]
  20:	ldur	x9, [x29, #-8]
  24:	ldur	x1, [x29, #-32]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #32]
  30:	str	x9, [sp, #24]
  34:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEC2IPKS3_vEET_S9_RKS4_>
  38:	ldur	x1, [x29, #-16]
  3c:	ldur	x2, [x29, #-24]
  40:	ldr	x0, [sp, #32]
  44:	str	x1, [sp, #16]
  48:	str	x2, [sp, #8]
  4c:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEC2IPKS3_vEET_S9_RKS4_>
  50:	ldurb	w3, [x29, #-33]
  54:	ldr	x0, [sp, #24]
  58:	ldr	x1, [sp, #16]
  5c:	ldr	x2, [sp, #8]
  60:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EEC2IPKS3_vEET_S9_RKS4_>
  64:	ldp	x29, x30, [sp, #80]
  68:	add	sp, sp, #0x60
  6c:	ret

Disassembly of section .text._ZNSaIN4llvm3opt8OptTable4InfoEED2Ev:

0000000000000000 <_ZNSaIN4llvm3opt8OptTable4InfoEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIN4llvm3opt8OptTable4InfoEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EEC2ERKS4_:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EEC2ERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EEC2ERKS4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	sturb	w3, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	x2, [x29, #-32]
  1c:	ldur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-24]
  24:	ldur	x1, [x29, #-32]
  28:	stur	x8, [x29, #-48]
  2c:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  30:	stur	x0, [x29, #-40]
  34:	ldur	x0, [x29, #-40]
  38:	ldur	x8, [x29, #-48]
  3c:	str	x0, [sp, #56]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  48:	ldr	x8, [sp, #56]
  4c:	str	x0, [sp, #48]
  50:	mov	x0, x8
  54:	ldr	x1, [sp, #48]
  58:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  5c:	ldur	x8, [x29, #-48]
  60:	str	x0, [sp, #40]
  64:	mov	x0, x8
  68:	ldr	x1, [sp, #40]
  6c:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  70:	ldur	x8, [x29, #-48]
  74:	str	x0, [x8]
  78:	ldr	x9, [x8]
  7c:	ldur	x10, [x29, #-40]
  80:	mov	x11, #0x40                  	// #64
  84:	mul	x10, x11, x10
  88:	add	x9, x9, x10
  8c:	str	x9, [x8, #16]
  90:	ldur	x0, [x29, #-24]
  94:	ldur	x1, [x29, #-32]
  98:	ldr	x2, [x8]
  9c:	str	x0, [sp, #32]
  a0:	mov	x0, x8
  a4:	str	x1, [sp, #24]
  a8:	str	x2, [sp, #16]
  ac:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  b0:	ldr	x8, [sp, #32]
  b4:	str	x0, [sp, #8]
  b8:	mov	x0, x8
  bc:	ldr	x1, [sp, #24]
  c0:	ldr	x2, [sp, #16]
  c4:	ldr	x3, [sp, #8]
  c8:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_range_initializeIPKS3_EEvT_S9_St20forward_iterator_tag>
  cc:	ldur	x8, [x29, #-48]
  d0:	str	x0, [x8, #8]
  d4:	ldp	x29, x30, [sp, #112]
  d8:	add	sp, sp, #0x80
  dc:	ret

Disassembly of section .text._ZSt19__iterator_categoryIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E17iterator_categoryERKS7_:

0000000000000000 <_ZSt19__iterator_categoryIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E17iterator_categoryERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implC2ERKS4_:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implC2ERKS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implC2ERKS4_>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implC2ERKS4_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEEC2ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt8distanceIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E15difference_typeES7_S7_:

0000000000000000 <_ZSt8distanceIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E15difference_typeES7_S7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZSt8distanceIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E15difference_typeES7_S7_>
  30:	ldurb	w2, [x29, #-17]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZSt8distanceIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E15difference_typeES7_S7_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x11
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #16]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_>
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp]
  50:	cmp	x8, x9
  54:	b.ls	64 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_+0x64>  // b.plast
  58:	adrp	x0, 0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE17_S_check_init_lenEmRKS4_>
  5c:	add	x0, x0, #0x0
  60:	bl	0 <_ZSt20__throw_length_errorPKc>
  64:	ldur	x0, [x29, #-8]
  68:	ldp	x29, x30, [sp, #48]
  6c:	add	sp, sp, #0x40
  70:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIPKN4llvm3opt8OptTable4InfoEPS3_S3_ET0_T_S8_S7_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIPKN4llvm3opt8OptTable4InfoEPS3_S3_ET0_T_S8_S7_RSaIT1_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	str	x3, [sp]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #16]
  24:	ldr	x2, [sp, #8]
  28:	bl	0 <_ZSt22__uninitialized_copy_aIPKN4llvm3opt8OptTable4InfoEPS3_S3_ET0_T_S8_S7_RSaIT1_E>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZSt10__distanceIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E15difference_typeES7_S7_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIPKN4llvm3opt8OptTable4InfoEENSt15iterator_traitsIT_E15difference_typeES7_S7_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	mov	x8, #0x40                  	// #64
   8:	strb	w2, [sp, #31]
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x10, [sp, #16]
  1c:	subs	x9, x9, x10
  20:	sdiv	x0, x9, x8
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE8allocateERS4_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE8allocateERS4_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE8allocateERS4_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x40                  	// #64
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x1ffffffffffffff     	// #144115188075855871
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE11_S_max_sizeERKS4_:

0000000000000000 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE11_S_max_sizeERKS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x1ffffffffffffff     	// #144115188075855871
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE11_S_max_sizeERKS4_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE11_S_max_sizeERKS4_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNSaIN4llvm3opt8OptTable4InfoEEC2ERKS3_:

0000000000000000 <_ZNSaIN4llvm3opt8OptTable4InfoEEC2ERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSaIN4llvm3opt8OptTable4InfoEEC2ERKS3_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE8max_sizeERKS4_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE8max_sizeERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE8max_sizeERKS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt18uninitialized_copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_:

0000000000000000 <_ZSt18uninitialized_copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt18uninitialized_copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKN4llvm3opt8OptTable4InfoEPS5_EET0_T_SA_S9_:

0000000000000000 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKN4llvm3opt8OptTable4InfoEPS5_EET0_T_SA_S9_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt20__uninitialized_copyILb1EE13__uninit_copyIPKN4llvm3opt8OptTable4InfoEPS5_EET0_T_SA_S9_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZSt4copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_:

0000000000000000 <_ZSt4copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt4copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt4copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt4copyIPKN4llvm3opt8OptTable4InfoEPS3_ET0_T_S8_S7_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt14__copy_move_a2ILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPKN4llvm3opt8OptTable4InfoEET_S6_:

0000000000000000 <_ZSt12__miter_baseIPKN4llvm3opt8OptTable4InfoEET_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_wrapIPN4llvm3opt8OptTable4InfoEET_RKS5_S5_:

0000000000000000 <_ZSt12__niter_wrapIPN4llvm3opt8OptTable4InfoEET_RKS5_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb0EPKN4llvm3opt8OptTable4InfoEPS3_ET1_T0_S8_S7_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPKN4llvm3opt8OptTable4InfoEET_S6_:

0000000000000000 <_ZSt12__niter_baseIPKN4llvm3opt8OptTable4InfoEET_S6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm3opt8OptTable4InfoEET_S5_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm3opt8OptTable4InfoEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm3opt8OptTable4InfoEEEPT_PKS7_SA_S8_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm3opt8OptTable4InfoEEEPT_PKS7_SA_S8_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x40                  	// #64
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldr	x9, [sp, #16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp]
  30:	ldr	x8, [sp]
  34:	cbz	x8, 50 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIN4llvm3opt8OptTable4InfoEEEPT_PKS7_SA_S8_+0x50>
  38:	ldr	x0, [sp, #8]
  3c:	ldur	x1, [x29, #-8]
  40:	ldr	x8, [sp]
  44:	mov	x9, #0x40                  	// #64
  48:	mul	x2, x9, x8
  4c:	bl	0 <memmove>
  50:	ldr	x8, [sp, #8]
  54:	ldr	x9, [sp]
  58:	mov	x10, #0x40                  	// #64
  5c:	mul	x9, x10, x9
  60:	add	x0, x8, x9
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm3opt8OptTable4InfoES3_EvT_S5_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm3opt8OptTable4InfoES3_EvT_S5_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPN4llvm3opt8OptTable4InfoES3_EvT_S5_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x40                  	// #64
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm3opt8OptTable4InfoEEvT_S5_:

0000000000000000 <_ZSt8_DestroyIPN4llvm3opt8OptTable4InfoEEvT_S5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm3opt8OptTable4InfoEEvT_S5_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm3opt8OptTable4InfoEEEvT_S7_:

0000000000000000 <_ZNSt12_Destroy_auxILb1EE9__destroyIPN4llvm3opt8OptTable4InfoEEEvT_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE13_M_deallocateEPS3_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE13_M_deallocateEPS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE13_M_deallocateEPS3_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE13_M_deallocateEPS3_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIN4llvm3opt8OptTable4InfoESaIS3_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE10deallocateERS4_PS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE10deallocateERS4_PS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm3opt8OptTable4InfoEEE10deallocateERS4_PS3_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE10deallocateEPS4_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm3opt8OptTable4InfoEE10deallocateEPS4_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES1_E:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES1_E>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	ldur	x0, [x29, #-24]
  14:	ldr	q0, [x1]
  18:	str	q0, [sp, #16]
  1c:	add	x8, x1, #0x10
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES1_E>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x8, [sp, #8]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x3, [sp]
  44:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE6insertESt4pairINS_9StringRefES1_E>
  48:	stur	x0, [x29, #-16]
  4c:	stur	x1, [x29, #-8]
  50:	ldur	x0, [x29, #-16]
  54:	ldur	x1, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZSt9make_pairIRN4llvm9StringRefERKNS0_8NoneTypeEESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_:

0000000000000000 <_ZSt9make_pairIRN4llvm9StringRefERKNS0_8NoneTypeEESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	str	x8, [sp, #24]
  1c:	bl	0 <_ZSt9make_pairIRN4llvm9StringRefERKNS0_8NoneTypeEESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt9make_pairIRN4llvm9StringRefERKNS0_8NoneTypeEESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_>
  30:	ldr	x1, [sp, #24]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZSt9make_pairIRN4llvm9StringRefERKNS0_8NoneTypeEESt4pairINSt17__decay_and_stripIT_E6__typeENS7_IT0_E6__typeEEOS8_OSB_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_:

0000000000000000 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>:
   0:	sub	sp, sp, #0xf0
   4:	stp	x29, x30, [sp, #224]
   8:	add	x29, sp, #0xe0
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-32]
  14:	mov	x9, #0x8                   	// #8
  18:	stur	x2, [x29, #-24]
  1c:	stur	x0, [x29, #-40]
  20:	stur	x3, [x29, #-48]
  24:	ldur	x10, [x29, #-40]
  28:	ldur	q0, [x29, #-32]
  2c:	stur	q0, [x29, #-80]
  30:	ldur	x1, [x29, #-80]
  34:	ldur	x2, [x29, #-72]
  38:	mov	x0, x10
  3c:	str	x8, [sp, #72]
  40:	str	x9, [sp, #64]
  44:	str	x10, [sp, #56]
  48:	bl	0 <_ZN4llvm13StringMapImpl15LookupBucketForENS_9StringRefE>
  4c:	stur	w0, [x29, #-52]
  50:	ldr	x8, [sp, #56]
  54:	ldr	x9, [x8]
  58:	ldur	w11, [x29, #-52]
  5c:	mov	w10, w11
  60:	ldr	x12, [sp, #64]
  64:	mul	x10, x12, x10
  68:	add	x9, x9, x10
  6c:	stur	x9, [x29, #-88]
  70:	ldur	x9, [x29, #-88]
  74:	ldr	x9, [x9]
  78:	cbz	x9, f0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0xf0>
  7c:	ldur	x8, [x29, #-88]
  80:	ldr	x8, [x8]
  84:	str	x8, [sp, #48]
  88:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
  8c:	ldr	x8, [sp, #48]
  90:	cmp	x8, x0
  94:	b.eq	f0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0xf0>  // b.none
  98:	ldr	x8, [sp, #56]
  9c:	ldr	x9, [x8]
  a0:	ldur	w10, [x29, #-52]
  a4:	mov	w11, w10
  a8:	mov	x12, #0x8                   	// #8
  ac:	mul	x11, x12, x11
  b0:	add	x1, x9, x11
  b4:	sub	x9, x29, #0x60
  b8:	mov	x0, x9
  bc:	mov	w10, wzr
  c0:	and	w2, w10, #0x1
  c4:	str	x9, [sp, #40]
  c8:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
  cc:	sub	x1, x29, #0x61
  d0:	mov	w10, #0x0                   	// #0
  d4:	sturb	w10, [x29, #-97]
  d8:	ldr	x0, [sp, #40]
  dc:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
  e0:	stur	x0, [x29, #-16]
  e4:	ldr	x8, [sp, #72]
  e8:	str	x1, [x8, #8]
  ec:	b	20c <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x20c>
  f0:	ldur	x8, [x29, #-88]
  f4:	ldr	x8, [x8]
  f8:	str	x8, [sp, #32]
  fc:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 100:	ldr	x8, [sp, #32]
 104:	cmp	x8, x0
 108:	b.ne	11c <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x11c>  // b.any
 10c:	ldr	x8, [sp, #56]
 110:	ldr	w9, [x8, #16]
 114:	subs	w9, w9, #0x1
 118:	str	w9, [x8, #16]
 11c:	ldur	q0, [x29, #-32]
 120:	str	q0, [sp, #96]
 124:	ldr	x8, [sp, #56]
 128:	add	x2, x8, #0x18
 12c:	ldur	x0, [x29, #-48]
 130:	str	x2, [sp, #24]
 134:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 138:	ldr	x8, [sp, #96]
 13c:	ldr	x1, [sp, #104]
 140:	str	x0, [sp, #16]
 144:	mov	x0, x8
 148:	ldr	x2, [sp, #24]
 14c:	ldr	x3, [sp, #16]
 150:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 154:	ldur	x8, [x29, #-88]
 158:	str	x0, [x8]
 15c:	ldr	x8, [sp, #56]
 160:	ldr	w9, [x8, #12]
 164:	add	w9, w9, #0x1
 168:	str	w9, [x8, #12]
 16c:	ldr	w9, [x8, #12]
 170:	ldr	w10, [x8, #16]
 174:	add	w9, w9, w10
 178:	ldr	w10, [x8, #8]
 17c:	cmp	w9, w10
 180:	b.hi	188 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x188>  // b.pmore
 184:	b	1a8 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_+0x1a8>
 188:	adrp	x0, 0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 18c:	add	x0, x0, #0x0
 190:	adrp	x1, 0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 194:	add	x1, x1, #0x0
 198:	mov	w2, #0x1bb                 	// #443
 19c:	adrp	x3, 0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 1a0:	add	x3, x3, #0x0
 1a4:	bl	0 <__assert_fail>
 1a8:	ldur	w1, [x29, #-52]
 1ac:	ldr	x0, [sp, #56]
 1b0:	bl	0 <_ZN4llvm13StringMapImpl11RehashTableEj>
 1b4:	stur	w0, [x29, #-52]
 1b8:	ldr	x8, [sp, #56]
 1bc:	ldr	x9, [x8]
 1c0:	ldur	w10, [x29, #-52]
 1c4:	mov	w11, w10
 1c8:	mov	x12, #0x8                   	// #8
 1cc:	mul	x11, x12, x11
 1d0:	add	x1, x9, x11
 1d4:	add	x9, sp, #0x58
 1d8:	mov	x0, x9
 1dc:	mov	w10, wzr
 1e0:	and	w2, w10, #0x1
 1e4:	str	x9, [sp, #8]
 1e8:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 1ec:	add	x1, sp, #0x57
 1f0:	mov	w10, #0x1                   	// #1
 1f4:	strb	w10, [sp, #87]
 1f8:	ldr	x0, [sp, #8]
 1fc:	bl	0 <_ZN4llvm9StringMapINS_8NoneTypeENS_15MallocAllocatorEE11try_emplaceIJS1_EEESt4pairINS_17StringMapIteratorIS1_EEbENS_9StringRefEDpOT_>
 200:	stur	x0, [x29, #-16]
 204:	ldr	x8, [sp, #72]
 208:	str	x1, [x8, #8]
 20c:	ldur	x0, [x29, #-16]
 210:	ldr	x8, [sp, #72]
 214:	ldr	x1, [x8, #8]
 218:	ldp	x29, x30, [sp, #224]
 21c:	add	sp, sp, #0xf0
 220:	ret

Disassembly of section .text._ZSt4moveIRN4llvm8NoneTypeEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm8NoneTypeEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt9make_pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_:

0000000000000000 <_ZSt9make_pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-24]
  14:	str	x1, [sp, #32]
  18:	ldur	x0, [x29, #-24]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  24:	ldr	x8, [sp, #32]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  34:	ldr	x8, [sp, #24]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #16]
  44:	ldr	x2, [sp, #8]
  48:	bl	0 <_ZSt9make_pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbESt4pairINSt17__decay_and_stripIT_E6__typeENS5_IT0_E6__typeEEOS6_OS9_>
  4c:	ldur	x0, [x29, #-16]
  50:	ldur	x1, [x29, #-8]
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm17StringMapIteratorINS_8NoneTypeEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIteratorINS_8NoneTypeEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	mov	w8, #0x1                   	// #1
  18:	and	w8, w2, w8
  1c:	strb	w8, [sp, #15]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldrb	w8, [sp, #15]
  2c:	and	w2, w8, #0x1
  30:	bl	0 <_ZN4llvm17StringMapIteratorINS_8NoneTypeEEC2EPPNS_18StringMapEntryBaseEb>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_:

0000000000000000 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	mov	x8, #0x8                   	// #8
  10:	sub	x9, x29, #0x10
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-8]
  1c:	stur	x2, [x29, #-24]
  20:	stur	x3, [x29, #-32]
  24:	mov	x0, x9
  28:	str	x8, [sp, #48]
  2c:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  30:	stur	x0, [x29, #-40]
  34:	ldur	x8, [x29, #-40]
  38:	add	x8, x8, #0x8
  3c:	add	x8, x8, #0x1
  40:	stur	x8, [x29, #-48]
  44:	ldr	x8, [sp, #48]
  48:	stur	x8, [x29, #-56]
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x1, [x29, #-48]
  54:	ldur	x2, [x29, #-56]
  58:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  5c:	str	x0, [sp, #64]
  60:	ldr	x8, [sp, #64]
  64:	mov	w10, #0x0                   	// #0
  68:	str	w10, [sp, #44]
  6c:	cbz	x8, 78 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_+0x78>
  70:	mov	w8, #0x1                   	// #1
  74:	str	w8, [sp, #44]
  78:	ldr	w8, [sp, #44]
  7c:	tbnz	w8, #0, 84 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_+0x84>
  80:	b	88 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_+0x88>
  84:	b	a8 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_+0xa8>
  88:	adrp	x0, 0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  8c:	add	x0, x0, #0x0
  90:	adrp	x1, 0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  94:	add	x1, x1, #0x0
  98:	mov	w2, #0xbd                  	// #189
  9c:	adrp	x3, 0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  a0:	add	x3, x3, #0x0
  a4:	bl	0 <__assert_fail>
  a8:	ldr	x0, [sp, #64]
  ac:	ldur	x1, [x29, #-40]
  b0:	ldur	x8, [x29, #-32]
  b4:	str	x0, [sp, #32]
  b8:	mov	x0, x8
  bc:	str	x1, [sp, #24]
  c0:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  c4:	ldr	w2, [x0]
  c8:	ldr	x0, [sp, #32]
  cc:	ldr	x1, [sp, #24]
  d0:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  d4:	ldr	x0, [sp, #64]
  d8:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
  dc:	str	x0, [sp, #56]
  e0:	ldur	x8, [x29, #-40]
  e4:	cmp	x8, #0x0
  e8:	cset	w9, ls  // ls = plast
  ec:	tbnz	w9, #0, 11c <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_+0x11c>
  f0:	ldr	x0, [sp, #56]
  f4:	sub	x8, x29, #0x10
  f8:	str	x0, [sp, #16]
  fc:	mov	x0, x8
 100:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEE6CreateINS_15MallocAllocatorEJS1_EEEPS2_NS_9StringRefERT_DpOT0_>
 104:	ldur	x2, [x29, #-40]
 108:	ldr	x8, [sp, #16]
 10c:	str	x0, [sp, #8]
 110:	mov	x0, x8
 114:	ldr	x1, [sp, #8]
 118:	bl	0 <memcpy>
 11c:	ldr	x8, [sp, #56]
 120:	ldur	x9, [x29, #-40]
 124:	add	x8, x8, x9
 128:	mov	w10, #0x0                   	// #0
 12c:	strb	w10, [x8]
 130:	ldr	x0, [sp, #64]
 134:	ldp	x29, x30, [sp, #128]
 138:	add	sp, sp, #0x90
 13c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm8NoneTypeEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm8NoneTypeEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIN4llvm17StringMapIteratorINS0_8NoneTypeEEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm17StringMapIteratorINS0_8NoneTypeEEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIbEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbEC2IS3_bLb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbEC2IS3_bLb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbEC2IS3_bLb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIN4llvm17StringMapIteratorINS0_8NoneTypeEEEbEC2IS3_bLb1EEEOT_OT0_>
  3c:	ldrb	w10, [x0]
  40:	and	w10, w10, #0x1
  44:	ldr	x8, [sp]
  48:	strb	w10, [x8, #8]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC2EPPNS_18StringMapEntryBaseEb:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC2EPPNS_18StringMapEntryBaseEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	and	w8, w2, #0x1
  18:	strb	w8, [sp, #15]
  1c:	ldur	x9, [x29, #-8]
  20:	ldr	x10, [sp, #16]
  24:	str	x10, [x9]
  28:	ldrb	w8, [sp, #15]
  2c:	str	x9, [sp]
  30:	tbnz	w8, #0, 3c <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC2EPPNS_18StringMapEntryBaseEb+0x3c>
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEEC2EPPNS_18StringMapEntryBaseEb>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv:

0000000000000000 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	str	x8, [sp, #16]
  18:	ldr	x8, [sp, #16]
  1c:	ldr	x9, [x8]
  20:	ldr	x9, [x9]
  24:	mov	w10, #0x1                   	// #1
  28:	str	w10, [sp, #12]
  2c:	cbz	x9, 54 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x54>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [x8]
  38:	ldr	x9, [x9]
  3c:	str	x9, [sp]
  40:	bl	0 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv>
  44:	ldr	x8, [sp]
  48:	cmp	x8, x0
  4c:	cset	w10, eq  // eq = none
  50:	str	w10, [sp, #12]
  54:	ldr	w8, [sp, #12]
  58:	tbnz	w8, #0, 60 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x60>
  5c:	b	74 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x74>
  60:	ldr	x8, [sp, #16]
  64:	ldr	x9, [x8]
  68:	add	x9, x9, #0x8
  6c:	str	x9, [x8]
  70:	b	18 <_ZN4llvm17StringMapIterBaseINS_17StringMapIteratorINS_8NoneTypeEEENS_14StringMapEntryIS2_EEE23AdvancePastEmptyBucketsEv+0x18>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZN4llvm15MallocAllocator8AllocateEmm:

0000000000000000 <_ZN4llvm15MallocAllocator8AllocateEmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZN4llvm15MallocAllocator8AllocateEmm>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN4llvm14StringMapEntryINS_8NoneTypeEECI2NS_21StringMapEntryStorageIS1_EEEmS1_:

0000000000000000 <_ZN4llvm14StringMapEntryINS_8NoneTypeEECI2NS_21StringMapEntryStorageIS1_EEEmS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	w2, [sp, #12]
  24:	bl	0 <_ZN4llvm14StringMapEntryINS_8NoneTypeEECI2NS_21StringMapEntryStorageIS1_EEEmS1_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNK4llvm14StringMapEntryINS_8NoneTypeEE10getKeyDataEv:

0000000000000000 <_ZNK4llvm14StringMapEntryINS_8NoneTypeEE10getKeyDataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <malloc>
  18:	str	x0, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	cbnz	x8, 50 <_ZN4llvm11safe_mallocEm+0x50>
  24:	ldr	x8, [sp, #16]
  28:	cbnz	x8, 3c <_ZN4llvm11safe_mallocEm+0x3c>
  2c:	mov	x0, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm11safe_mallocEm>
  34:	stur	x0, [x29, #-8]
  38:	b	58 <_ZN4llvm11safe_mallocEm+0x58>
  3c:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  40:	add	x0, x0, #0x0
  44:	mov	w8, #0x1                   	// #1
  48:	and	w1, w8, #0x1
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	ldr	x8, [sp, #8]
  54:	stur	x8, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm21StringMapEntryStorageINS_8NoneTypeEEC2EmS1_:

0000000000000000 <_ZN4llvm21StringMapEntryStorageINS_8NoneTypeEEC2EmS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZN4llvm21StringMapEntryStorageINS_8NoneTypeEEC2EmS1_>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZN4llvm18StringMapEntryBaseC2Em:

0000000000000000 <_ZN4llvm18StringMapEntryBaseC2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZSt7forwardIRN4llvm9StringRefEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRN4llvm9StringRefEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm8NoneTypeEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm8NoneTypeEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIN4llvm9StringRefENS0_8NoneTypeEEC2IRS1_Lb1EEEOT_RKS2_:

0000000000000000 <_ZNSt4pairIN4llvm9StringRefENS0_8NoneTypeEEC2IRS1_Lb1EEEOT_RKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIN4llvm9StringRefENS0_8NoneTypeEEC2IRS1_Lb1EEEOT_RKS2_>
  28:	ldr	q0, [x0]
  2c:	ldr	x8, [sp]
  30:	str	q0, [x8]
  34:	ldr	x9, [sp, #8]
  38:	ldr	w10, [x9]
  3c:	str	w10, [x8, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEeqERKS3_:

0000000000000000 <_ZNK4llvm17StringMapIterBaseINS_22StringMapConstIteratorINS_8NoneTypeEEEKNS_14StringMapEntryIS2_EEEeqERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	cset	w10, eq  // eq = none
  24:	and	w0, w10, #0x1
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNK4llvm22StringMapConstIteratorINS_8NoneTypeEEdeEv:

0000000000000000 <_ZNK4llvm22StringMapConstIteratorINS_8NoneTypeEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	ldr	x0, [x8]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESD_:

0000000000000000 <_ZN9__gnu_cxxneIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESD_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxneIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxneIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEbRKNS_17__normal_iteratorIT_T0_EESD_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, ne  // ne = any
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt4findIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEcET_SA_SA_RKT0_:

0000000000000000 <_ZSt4findIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEcET_SA_SA_RKT0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	str	x2, [sp, #32]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	ldur	x8, [x29, #-24]
  24:	str	x8, [sp, #16]
  28:	ldr	x0, [sp, #32]
  2c:	bl	0 <_ZSt4findIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEcET_SA_SA_RKT0_>
  30:	str	x0, [sp, #8]
  34:	ldr	x0, [sp, #24]
  38:	ldr	x1, [sp, #16]
  3c:	ldr	x2, [sp, #8]
  40:	bl	0 <_ZSt4findIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEcET_SA_SA_RKT0_>
  44:	stur	x0, [x29, #-8]
  48:	ldur	x0, [x29, #-8]
  4c:	ldp	x29, x30, [sp, #64]
  50:	add	sp, sp, #0x50
  54:	ret

Disassembly of section .text._ZN4llvm9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTclsr10adl_detailE9adl_beginclsr3stdE7forwardIT_Efp_EEEOS8_:

0000000000000000 <_ZN4llvm9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTclsr10adl_detailE9adl_beginclsr3stdE7forwardIT_Efp_EEEOS8_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZN4llvm9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTclsr10adl_detailE9adl_beginclsr3stdE7forwardIT_Efp_EEEOS8_>
  18:	bl	0 <_ZN4llvm9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTclsr10adl_detailE9adl_beginclsr3stdE7forwardIT_Efp_EEEOS8_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTclsr10adl_detailE7adl_endclsr3stdE7forwardIT_Efp_EEEOS8_:

0000000000000000 <_ZN4llvm7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTclsr10adl_detailE7adl_endclsr3stdE7forwardIT_Efp_EEEOS8_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZN4llvm7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTclsr10adl_detailE7adl_endclsr3stdE7forwardIT_Efp_EEEOS8_>
  18:	bl	0 <_ZN4llvm7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTclsr10adl_detailE7adl_endclsr3stdE7forwardIT_Efp_EEEOS8_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	str	x2, [sp, #32]
  1c:	ldur	x9, [x29, #-16]
  20:	str	x9, [sp, #24]
  24:	ldur	x9, [x29, #-24]
  28:	str	x9, [sp, #16]
  2c:	ldr	x9, [sp, #32]
  30:	str	x9, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x1, [sp, #16]
  44:	ldr	x2, [sp, #8]
  48:	ldrb	w3, [sp, #7]
  4c:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_>
  50:	stur	x0, [x29, #-8]
  54:	ldur	x0, [x29, #-8]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZN9__gnu_cxx5__ops17__iter_equals_valIKcEENS0_16_Iter_equals_valIT_EERS4_:

0000000000000000 <_ZN9__gnu_cxx5__ops17__iter_equals_valIKcEENS0_16_Iter_equals_valIT_EERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZN9__gnu_cxx5__ops17__iter_equals_valIKcEENS0_16_Iter_equals_valIT_EERS4_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #112]
   8:	add	x29, sp, #0x70
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x18
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-24]
  1c:	stur	x2, [x29, #-32]
  20:	sturb	w3, [x29, #-33]
  24:	mov	x0, x9
  28:	mov	x1, x8
  2c:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  30:	asr	x8, x0, #2
  34:	stur	x8, [x29, #-48]
  38:	ldur	x8, [x29, #-48]
  3c:	cmp	x8, #0x0
  40:	cset	w9, le
  44:	tbnz	w9, #0, 124 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x124>
  48:	ldur	x8, [x29, #-16]
  4c:	str	x8, [sp, #56]
  50:	ldr	x1, [sp, #56]
  54:	sub	x0, x29, #0x20
  58:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  5c:	tbnz	w0, #0, 64 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x64>
  60:	b	70 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x70>
  64:	ldur	x8, [x29, #-16]
  68:	stur	x8, [x29, #-8]
  6c:	b	1f0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1f0>
  70:	sub	x0, x29, #0x10
  74:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  78:	ldur	x8, [x29, #-16]
  7c:	str	x8, [sp, #48]
  80:	ldr	x1, [sp, #48]
  84:	sub	x8, x29, #0x20
  88:	mov	x0, x8
  8c:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  90:	tbnz	w0, #0, 98 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x98>
  94:	b	a4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xa4>
  98:	ldur	x8, [x29, #-16]
  9c:	stur	x8, [x29, #-8]
  a0:	b	1f0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1f0>
  a4:	sub	x0, x29, #0x10
  a8:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  ac:	ldur	x8, [x29, #-16]
  b0:	str	x8, [sp, #40]
  b4:	ldr	x1, [sp, #40]
  b8:	sub	x8, x29, #0x20
  bc:	mov	x0, x8
  c0:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  c4:	tbnz	w0, #0, cc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xcc>
  c8:	b	d8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0xd8>
  cc:	ldur	x8, [x29, #-16]
  d0:	stur	x8, [x29, #-8]
  d4:	b	1f0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1f0>
  d8:	sub	x0, x29, #0x10
  dc:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  e0:	ldur	x8, [x29, #-16]
  e4:	str	x8, [sp, #32]
  e8:	ldr	x1, [sp, #32]
  ec:	sub	x8, x29, #0x20
  f0:	mov	x0, x8
  f4:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
  f8:	tbnz	w0, #0, 100 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x100>
  fc:	b	10c <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x10c>
 100:	ldur	x8, [x29, #-16]
 104:	stur	x8, [x29, #-8]
 108:	b	1f0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1f0>
 10c:	sub	x0, x29, #0x10
 110:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 114:	ldur	x8, [x29, #-48]
 118:	subs	x8, x8, #0x1
 11c:	stur	x8, [x29, #-48]
 120:	b	38 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x38>
 124:	sub	x0, x29, #0x18
 128:	sub	x1, x29, #0x10
 12c:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 130:	subs	x8, x0, #0x0
 134:	cmp	x8, #0x3
 138:	str	x8, [sp]
 13c:	b.hi	1e8 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1e8>  // b.pmore
 140:	adrp	x8, 0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 144:	add	x8, x8, #0x0
 148:	ldr	x11, [sp]
 14c:	ldrsw	x10, [x8, x11, lsl #2]
 150:	add	x9, x8, x10
 154:	br	x9
 158:	ldur	x8, [x29, #-16]
 15c:	str	x8, [sp, #24]
 160:	ldr	x1, [sp, #24]
 164:	sub	x0, x29, #0x20
 168:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 16c:	tbnz	w0, #0, 174 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x174>
 170:	b	180 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x180>
 174:	ldur	x8, [x29, #-16]
 178:	stur	x8, [x29, #-8]
 17c:	b	1f0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1f0>
 180:	sub	x0, x29, #0x10
 184:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 188:	ldur	x8, [x29, #-16]
 18c:	str	x8, [sp, #16]
 190:	ldr	x1, [sp, #16]
 194:	sub	x0, x29, #0x20
 198:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 19c:	tbnz	w0, #0, 1a4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1a4>
 1a0:	b	1b0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1b0>
 1a4:	ldur	x8, [x29, #-16]
 1a8:	stur	x8, [x29, #-8]
 1ac:	b	1f0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1f0>
 1b0:	sub	x0, x29, #0x10
 1b4:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 1b8:	ldur	x8, [x29, #-16]
 1bc:	str	x8, [sp, #8]
 1c0:	ldr	x1, [sp, #8]
 1c4:	sub	x0, x29, #0x20
 1c8:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 1cc:	tbnz	w0, #0, 1d4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1d4>
 1d0:	b	1e0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1e0>
 1d4:	ldur	x8, [x29, #-16]
 1d8:	stur	x8, [x29, #-8]
 1dc:	b	1f0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag+0x1f0>
 1e0:	sub	x0, x29, #0x10
 1e4:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS0_5__ops16_Iter_equals_valIKcEEET_SE_SE_T0_St26random_access_iterator_tag>
 1e8:	ldur	x8, [x29, #-24]
 1ec:	stur	x8, [x29, #-8]
 1f0:	ldur	x0, [x29, #-8]
 1f4:	ldp	x29, x30, [sp, #112]
 1f8:	add	sp, sp, #0x80
 1fc:	ret

Disassembly of section .text._ZSt19__iterator_categoryIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEENSt15iterator_traitsIT_E17iterator_categoryERKSB_:

0000000000000000 <_ZSt19__iterator_categoryIN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEENSt15iterator_traitsIT_E17iterator_categoryERKSB_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_:

0000000000000000 <_ZN9__gnu_cxxmiIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxmiIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxmiIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	subs	x0, x9, x8
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN9__gnu_cxx5__ops16_Iter_equals_valIKcEclINS_17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEEbT_:

0000000000000000 <_ZN9__gnu_cxx5__ops16_Iter_equals_valIKcEclINS_17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEEbT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	stur	x1, [x29, #-8]
  14:	str	x0, [sp, #16]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZN9__gnu_cxx5__ops16_Iter_equals_valIKcEclINS_17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEEbT_>
  28:	ldrb	w10, [x0]
  2c:	ldr	x8, [sp, #8]
  30:	ldr	x9, [x8]
  34:	ldrb	w11, [x9]
  38:	cmp	w10, w11
  3c:	cset	w10, eq  // eq = none
  40:	and	w0, w10, #0x1
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x1
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx5__ops16_Iter_equals_valIKcEC2ERS2_:

0000000000000000 <_ZN9__gnu_cxx5__ops16_Iter_equals_valIKcEC2ERS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZN4llvm10adl_detail9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl5beginclsr3stdE7forwardIT_Efp_EEEOS9_:

0000000000000000 <_ZN4llvm10adl_detail9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl5beginclsr3stdE7forwardIT_Efp_EEEOS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZN4llvm10adl_detail9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl5beginclsr3stdE7forwardIT_Efp_EEEOS9_>
  18:	bl	0 <_ZN4llvm10adl_detail9adl_beginIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl5beginclsr3stdE7forwardIT_Efp_EEEOS9_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE:

0000000000000000 <_ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt5beginINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEDTcldtfp_5beginEERT_:

0000000000000000 <_ZSt5beginINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEDTcldtfp_5beginEERT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE5beginEv>
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm10adl_detail7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl3endclsr3stdE7forwardIT_Efp_EEEOS9_:

0000000000000000 <_ZN4llvm10adl_detail7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl3endclsr3stdE7forwardIT_Efp_EEEOS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZN4llvm10adl_detail7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl3endclsr3stdE7forwardIT_Efp_EEEOS9_>
  18:	bl	0 <_ZN4llvm10adl_detail7adl_endIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEDTcl3endclsr3stdE7forwardIT_Efp_EEEOS9_>
  1c:	str	x0, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt3endINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEDTcldtfp_3endEERT_:

0000000000000000 <_ZSt3endINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEDTcldtfp_3endEERT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp]
  10:	ldr	x0, [sp]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE3endEv>
  18:	str	x0, [sp, #8]
  1c:	ldr	x0, [sp, #8]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9StringRefEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9StringRefEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_9StringRefEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_9StringRefEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_9StringRefEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_9StringRefEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplINS_9StringRefEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplINS_9StringRefEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplINS_9StringRefEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_9StringRefEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EvT_S7_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x20                  	// #32
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_:

0000000000000000 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvT_S7_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x20
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_:

0000000000000000 <_ZSt8_DestroyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_:

0000000000000000 <_ZSt11__addressofINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEPT_RS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE13_M_deallocateEPS5_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateERS6_PS5_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE10deallocateEPS6_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8, #8]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp, #32]
  28:	b.eq	6c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x6c>  // b.none
  2c:	ldr	x8, [sp, #32]
  30:	ldr	x1, [x8, #8]
  34:	ldur	x0, [x29, #-16]
  38:	str	x1, [sp, #24]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #16]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #24]
  50:	ldr	x2, [sp, #16]
  54:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  58:	ldr	x8, [sp, #32]
  5c:	ldr	x9, [x8, #8]
  60:	add	x9, x9, #0x20
  64:	str	x9, [x8, #8]
  68:	b	98 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x98>
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  74:	stur	x0, [x29, #-24]
  78:	ldur	x0, [x29, #-16]
  7c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #32]
  88:	str	x0, [sp, #8]
  8c:	mov	x0, x8
  90:	ldr	x2, [sp, #8]
  94:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12emplace_backIJS5_EEEvDpOT_>
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JS5_EEEvRS6_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x20                  	// #32
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x40
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	ldur	x14, [x29, #-16]
  38:	mov	x0, x14
  3c:	mov	x1, x8
  40:	mov	x2, x9
  44:	stur	x10, [x29, #-88]
  48:	stur	x11, [x29, #-96]
  4c:	str	x12, [sp, #104]
  50:	str	x13, [sp, #96]
  54:	str	x14, [sp, #88]
  58:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  5c:	stur	x0, [x29, #-32]
  60:	ldr	x8, [sp, #88]
  64:	ldr	x9, [x8]
  68:	stur	x9, [x29, #-40]
  6c:	ldr	x9, [x8, #8]
  70:	stur	x9, [x29, #-48]
  74:	mov	x0, x8
  78:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  7c:	stur	x0, [x29, #-64]
  80:	ldr	x0, [sp, #104]
  84:	ldr	x1, [sp, #96]
  88:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  8c:	stur	x0, [x29, #-56]
  90:	ldur	x1, [x29, #-32]
  94:	ldr	x0, [sp, #88]
  98:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  9c:	stur	x0, [x29, #-72]
  a0:	ldur	x8, [x29, #-72]
  a4:	stur	x8, [x29, #-80]
  a8:	ldur	x8, [x29, #-72]
  ac:	ldur	x9, [x29, #-56]
  b0:	mov	x10, #0x20                  	// #32
  b4:	mul	x9, x10, x9
  b8:	add	x1, x8, x9
  bc:	ldur	x0, [x29, #-24]
  c0:	str	x10, [sp, #80]
  c4:	str	x1, [sp, #72]
  c8:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  cc:	ldr	x8, [sp, #88]
  d0:	str	x0, [sp, #64]
  d4:	mov	x0, x8
  d8:	ldr	x1, [sp, #72]
  dc:	ldr	x2, [sp, #64]
  e0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  e4:	ldur	x8, [x29, #-88]
  e8:	stur	x8, [x29, #-80]
  ec:	ldur	x0, [x29, #-40]
  f0:	ldr	x9, [sp, #104]
  f4:	str	x0, [sp, #56]
  f8:	mov	x0, x9
  fc:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 100:	ldr	x1, [x0]
 104:	ldur	x2, [x29, #-72]
 108:	ldr	x0, [sp, #88]
 10c:	str	x1, [sp, #48]
 110:	str	x2, [sp, #40]
 114:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 118:	ldr	x8, [sp, #56]
 11c:	str	x0, [sp, #32]
 120:	mov	x0, x8
 124:	ldr	x1, [sp, #48]
 128:	ldr	x2, [sp, #40]
 12c:	ldr	x3, [sp, #32]
 130:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 134:	stur	x0, [x29, #-80]
 138:	ldur	x8, [x29, #-80]
 13c:	add	x8, x8, #0x20
 140:	stur	x8, [x29, #-80]
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 14c:	ldr	x0, [x0]
 150:	ldur	x1, [x29, #-48]
 154:	ldur	x2, [x29, #-80]
 158:	ldr	x8, [sp, #88]
 15c:	str	x0, [sp, #24]
 160:	mov	x0, x8
 164:	str	x1, [sp, #16]
 168:	str	x2, [sp, #8]
 16c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 170:	ldr	x8, [sp, #24]
 174:	str	x0, [sp]
 178:	mov	x0, x8
 17c:	ldr	x1, [sp, #16]
 180:	ldr	x2, [sp, #8]
 184:	ldr	x3, [sp]
 188:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 18c:	stur	x0, [x29, #-80]
 190:	ldur	x1, [x29, #-40]
 194:	ldr	x8, [sp, #88]
 198:	ldr	x9, [x8, #16]
 19c:	ldur	x10, [x29, #-40]
 1a0:	subs	x9, x9, x10
 1a4:	ldur	x10, [x29, #-96]
 1a8:	sdiv	x2, x9, x10
 1ac:	mov	x0, x8
 1b0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1b4:	ldur	x8, [x29, #-72]
 1b8:	ldr	x9, [sp, #88]
 1bc:	str	x8, [x9]
 1c0:	ldur	x8, [x29, #-80]
 1c4:	str	x8, [x9, #8]
 1c8:	ldur	x8, [x29, #-72]
 1cc:	ldur	x10, [x29, #-32]
 1d0:	ldr	x11, [sp, #80]
 1d4:	mul	x10, x11, x10
 1d8:	add	x8, x8, x10
 1dc:	str	x8, [x9, #16]
 1e0:	ldp	x29, x30, [sp, #208]
 1e4:	add	sp, sp, #0xe0
 1e8:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x8, [sp, #24]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JS6_EEEvPT_DpOT0_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_:

0000000000000000 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x20                  	// #32
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSE_SH_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_relocateEPS5_S8_S8_RS6_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x20                  	// #32
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_S_max_sizeERKS6_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeERKS6_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC2ERKS7_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS6_SaIS6_EEEC2ERKS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateERS6_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x20                  	// #32
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE14_S_do_relocateEPS5_S8_S8_RS6_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x20
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x20
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_SaIS5_EET0_T_S9_S8_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_:

0000000000000000 <_ZSt12__niter_baseIPNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEET_S7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_SaIS5_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS5_EEvRS6_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7destroyIS6_EEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS5_JRKS5_EEEvRS6_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x20                  	// #32
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x40
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	ldur	x14, [x29, #-16]
  38:	mov	x0, x14
  3c:	mov	x1, x8
  40:	mov	x2, x9
  44:	stur	x10, [x29, #-88]
  48:	stur	x11, [x29, #-96]
  4c:	str	x12, [sp, #104]
  50:	str	x13, [sp, #96]
  54:	str	x14, [sp, #88]
  58:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  5c:	stur	x0, [x29, #-32]
  60:	ldr	x8, [sp, #88]
  64:	ldr	x9, [x8]
  68:	stur	x9, [x29, #-40]
  6c:	ldr	x9, [x8, #8]
  70:	stur	x9, [x29, #-48]
  74:	mov	x0, x8
  78:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  7c:	stur	x0, [x29, #-64]
  80:	ldr	x0, [sp, #104]
  84:	ldr	x1, [sp, #96]
  88:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  8c:	stur	x0, [x29, #-56]
  90:	ldur	x1, [x29, #-32]
  94:	ldr	x0, [sp, #88]
  98:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  9c:	stur	x0, [x29, #-72]
  a0:	ldur	x8, [x29, #-72]
  a4:	stur	x8, [x29, #-80]
  a8:	ldur	x8, [x29, #-72]
  ac:	ldur	x9, [x29, #-56]
  b0:	mov	x10, #0x20                  	// #32
  b4:	mul	x9, x10, x9
  b8:	add	x1, x8, x9
  bc:	ldur	x0, [x29, #-24]
  c0:	str	x10, [sp, #80]
  c4:	str	x1, [sp, #72]
  c8:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  cc:	ldr	x8, [sp, #88]
  d0:	str	x0, [sp, #64]
  d4:	mov	x0, x8
  d8:	ldr	x1, [sp, #72]
  dc:	ldr	x2, [sp, #64]
  e0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  e4:	ldur	x8, [x29, #-88]
  e8:	stur	x8, [x29, #-80]
  ec:	ldur	x0, [x29, #-40]
  f0:	ldr	x9, [sp, #104]
  f4:	str	x0, [sp, #56]
  f8:	mov	x0, x9
  fc:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 100:	ldr	x1, [x0]
 104:	ldur	x2, [x29, #-72]
 108:	ldr	x0, [sp, #88]
 10c:	str	x1, [sp, #48]
 110:	str	x2, [sp, #40]
 114:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 118:	ldr	x8, [sp, #56]
 11c:	str	x0, [sp, #32]
 120:	mov	x0, x8
 124:	ldr	x1, [sp, #48]
 128:	ldr	x2, [sp, #40]
 12c:	ldr	x3, [sp, #32]
 130:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 134:	stur	x0, [x29, #-80]
 138:	ldur	x8, [x29, #-80]
 13c:	add	x8, x8, #0x20
 140:	stur	x8, [x29, #-80]
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 14c:	ldr	x0, [x0]
 150:	ldur	x1, [x29, #-48]
 154:	ldur	x2, [x29, #-80]
 158:	ldr	x8, [sp, #88]
 15c:	str	x0, [sp, #24]
 160:	mov	x0, x8
 164:	str	x1, [sp, #16]
 168:	str	x2, [sp, #8]
 16c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 170:	ldr	x8, [sp, #24]
 174:	str	x0, [sp]
 178:	mov	x0, x8
 17c:	ldr	x1, [sp, #16]
 180:	ldr	x2, [sp, #8]
 184:	ldr	x3, [sp]
 188:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 18c:	stur	x0, [x29, #-80]
 190:	ldur	x1, [x29, #-40]
 194:	ldr	x8, [sp, #88]
 198:	ldr	x9, [x8, #16]
 19c:	ldur	x10, [x29, #-40]
 1a0:	subs	x9, x9, x10
 1a4:	ldur	x10, [x29, #-96]
 1a8:	sdiv	x2, x9, x10
 1ac:	mov	x0, x8
 1b0:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
 1b4:	ldur	x8, [x29, #-72]
 1b8:	ldr	x9, [sp, #88]
 1bc:	str	x8, [x9]
 1c0:	ldur	x8, [x29, #-80]
 1c4:	str	x8, [x9, #8]
 1c8:	ldur	x8, [x29, #-72]
 1cc:	ldur	x10, [x29, #-32]
 1d0:	ldr	x11, [sp, #80]
 1d4:	mul	x10, x11, x10
 1d8:	add	x8, x8, x10
 1dc:	str	x8, [x9, #16]
 1e0:	ldp	x29, x30, [sp, #208]
 1e4:	add	sp, sp, #0xe0
 1e8:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JRKS6_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x8, [sp, #24]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN9__gnu_cxx13new_allocatorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE9constructIS6_JRKS6_EEEvPT_DpOT0_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE:

0000000000000000 <_ZSt7forwardIRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-24]
  10:	str	x1, [sp, #32]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-24]
  1c:	ldr	x9, [sp, #32]
  20:	ldr	x10, [sp, #24]
  24:	add	x9, x9, x10
  28:	mov	x0, x8
  2c:	str	x8, [sp, #16]
  30:	str	x9, [sp, #8]
  34:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>
  38:	mov	w11, #0x0                   	// #0
  3c:	ldr	x8, [sp, #8]
  40:	cmp	x8, x0
  44:	str	w11, [sp, #4]
  48:	b.hi	54 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm+0x54>  // b.pmore
  4c:	mov	w8, #0x1                   	// #1
  50:	str	w8, [sp, #4]
  54:	ldr	w8, [sp, #4]
  58:	tbnz	w8, #0, 60 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm+0x60>
  5c:	b	64 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm+0x64>
  60:	b	84 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm+0x84>
  64:	adrp	x0, 0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>
  68:	add	x0, x0, #0x0
  6c:	adrp	x1, 0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>
  70:	add	x1, x1, #0x0
  74:	mov	w2, #0xbd                  	// #189
  78:	adrp	x3, 0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>
  7c:	add	x3, x3, #0x0
  80:	bl	0 <__assert_fail>
  84:	ldr	x0, [sp, #16]
  88:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>
  8c:	ldr	x8, [sp, #32]
  90:	mov	x9, #0x40                  	// #64
  94:	mul	x8, x9, x8
  98:	add	x1, x0, x8
  9c:	ldr	x2, [sp, #24]
  a0:	sub	x0, x29, #0x10
  a4:	bl	0 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE5sliceEmm>
  a8:	ldur	x0, [x29, #-16]
  ac:	ldur	x1, [x29, #-8]
  b0:	ldp	x29, x30, [sp, #64]
  b4:	add	sp, sp, #0x50
  b8:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE4dataEv:

0000000000000000 <_ZNK4llvm8ArrayRefINS_3opt8OptTable4InfoEE4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC2EPKS3_m:

0000000000000000 <_ZN4llvm8ArrayRefINS_3opt8OptTable4InfoEEC2EPKS3_m>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EE7_M_headERS3_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EE7_M_headERS3_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EE7_M_tailERS3_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJRN4llvm9StringRefES2_EE7_M_tailERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJRN4llvm9StringRefEEE7_M_headERS3_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJRN4llvm9StringRefEEE7_M_headERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJRN4llvm9StringRefEEE7_M_headERS3_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0ERN4llvm9StringRefELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0ERN4llvm9StringRefELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ERN4llvm9StringRefELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm1ERN4llvm9StringRefELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_data_ptrIS3_EEPT_S8_:

0000000000000000 <_ZNKSt6vectorIN4llvm3opt8OptTable4InfoESaIS3_EE11_M_data_ptrIS3_EEPT_S8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_:

0000000000000000 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sturb	w3, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	str	x2, [sp, #32]
  1c:	ldur	x0, [x29, #-16]
  20:	ldur	x1, [x29, #-24]
  24:	bl	0 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_>
  28:	str	x0, [sp, #24]
  2c:	ldr	x8, [sp, #24]
  30:	cmp	x8, #0x0
  34:	cset	w9, le
  38:	tbnz	w9, #0, ac <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_+0xac>
  3c:	ldr	x8, [sp, #24]
  40:	asr	x8, x8, #1
  44:	str	x8, [sp, #16]
  48:	ldur	x8, [x29, #-16]
  4c:	add	x0, sp, #0x8
  50:	str	x8, [sp, #8]
  54:	ldr	x1, [sp, #16]
  58:	bl	0 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_>
  5c:	ldr	x1, [sp, #8]
  60:	ldr	x2, [sp, #32]
  64:	sub	x0, x29, #0x1
  68:	bl	0 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_>
  6c:	tbnz	w0, #0, 74 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_+0x74>
  70:	b	a0 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_+0xa0>
  74:	ldr	x8, [sp, #8]
  78:	stur	x8, [x29, #-16]
  7c:	ldur	x8, [x29, #-16]
  80:	add	x8, x8, #0x40
  84:	stur	x8, [x29, #-16]
  88:	ldr	x8, [sp, #24]
  8c:	ldr	x9, [sp, #16]
  90:	subs	x8, x8, x9
  94:	subs	x8, x8, #0x1
  98:	str	x8, [sp, #24]
  9c:	b	a8 <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_+0xa8>
  a0:	ldr	x8, [sp, #16]
  a4:	str	x8, [sp, #24]
  a8:	b	2c <_ZSt13__lower_boundIPKN4llvm3opt8OptTable4InfoEPKcN9__gnu_cxx5__ops14_Iter_less_valEET_SB_SB_RKT0_T1_+0x2c>
  ac:	ldur	x0, [x29, #-16]
  b0:	ldp	x29, x30, [sp, #64]
  b4:	add	sp, sp, #0x50
  b8:	ret

Disassembly of section .text._ZN9__gnu_cxx5__ops15__iter_less_valEv:

0000000000000000 <_ZN9__gnu_cxx5__ops15__iter_less_valEv>:
   0:	ret

Disassembly of section .text._ZSt7advanceIPKN4llvm3opt8OptTable4InfoElEvRT_T0_:

0000000000000000 <_ZSt7advanceIPKN4llvm3opt8OptTable4InfoElEvRT_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-16]
  18:	str	x8, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x8
  30:	str	x1, [sp]
  34:	bl	0 <_ZSt7advanceIPKN4llvm3opt8OptTable4InfoElEvRT_T0_>
  38:	ldrb	w2, [sp, #23]
  3c:	ldr	x0, [sp, #8]
  40:	ldr	x1, [sp]
  44:	bl	0 <_ZSt7advanceIPKN4llvm3opt8OptTable4InfoElEvRT_T0_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx5__ops14_Iter_less_valclIPKN4llvm3opt8OptTable4InfoEKPKcEEbT_RT0_:

0000000000000000 <_ZNK9__gnu_cxx5__ops14_Iter_less_valclIPKN4llvm3opt8OptTable4InfoEKPKcEEbT_RT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	ldr	x8, [sp, #8]
  20:	ldr	x1, [x8]
  24:	bl	0 <_ZNK9__gnu_cxx5__ops14_Iter_less_valclIPKN4llvm3opt8OptTable4InfoEKPKcEEbT_RT0_>
  28:	and	w0, w0, #0x1
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZSt9__advanceIPKN4llvm3opt8OptTable4InfoElEvRT_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__advanceIPKN4llvm3opt8OptTable4InfoElEvRT_T0_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x20
   4:	strb	w2, [sp, #31]
   8:	str	x0, [sp, #16]
   c:	str	x1, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x10, [x9]
  1c:	mov	x11, #0x40                  	// #64
  20:	mul	x8, x11, x8
  24:	add	x8, x10, x8
  28:	str	x8, [x9]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNKSt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclERKS5_S8_:

0000000000000000 <_ZNKSt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclERKS5_S8_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	ldr	x1, [sp, #8]
  20:	bl	0 <_ZNKSt4lessINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclERKS5_S8_>
  24:	and	w0, w0, #0x1
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZSt16forward_as_tupleIJNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt5tupleIJDpOT_EES9_:

0000000000000000 <_ZSt16forward_as_tupleIJNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt5tupleIJDpOT_EES9_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x8, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZSt16forward_as_tupleIJNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt5tupleIJDpOT_EES9_>
  20:	ldr	x8, [sp, #8]
  24:	str	x0, [sp]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp]
  30:	bl	0 <_ZSt16forward_as_tupleIJNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESt5tupleIJDpOT_EES9_>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZStltIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_:

0000000000000000 <_ZStltIcSt11char_traitsIcESaIcEEbRKNSt7__cxx1112basic_stringIT_T0_T1_EESA_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
  20:	cmp	w0, #0x0
  24:	cset	w8, lt  // lt = tstop
  28:	and	w0, w8, #0x1
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZSt7forwardIRKSt21piecewise_construct_tEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRKSt21piecewise_construct_tEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardISt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEOT_RNSt16remove_referenceIS9_E4typeE:

0000000000000000 <_ZSt7forwardISt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEOT_RNSt16remove_referenceIS9_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardISt5tupleIJEEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardISt5tupleIJEEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2EOS7_:

0000000000000000 <_ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2EOS7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2EOS7_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2EOS7_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2EOS7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2EOS7_>
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2EOS7_>
  2c:	ldr	x8, [sp, #8]
  30:	str	x0, [sp]
  34:	mov	x0, x8
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2EOS7_>
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardIONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE:

0000000000000000 <_ZSt7forwardIONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7_M_headERS7_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7_M_headERS7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7_M_headERS7_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2IS5_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2IS5_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EEC2IS5_EEOT_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [x8]
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE7_M_headERS7_:

0000000000000000 <_ZNSt10_Head_baseILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE7_M_headERS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt3getILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSB_:

0000000000000000 <_ZSt3getILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSB_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERSB_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJEERT0_RSt11_Tuple_implIXT_EJS7_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJEERT0_RSt11_Tuple_implIXT_EJS7_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEJEERT0_RSt11_Tuple_implIXT_EJS7_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEERKS1_OT_:

0000000000000000 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEERKS1_OT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x9, [sp, #16]
  20:	ldr	x9, [x9]
  24:	str	x9, [x8]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEERKS1_OT_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	str	x8, [x9, #8]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_S4_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_S4_Lb1EEEOT_OT0_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_S4_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [x0]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEEOT_RKS1_:

0000000000000000 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEEOT_RKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt4pairIPSt18_Rb_tree_node_baseS1_EC2IRS1_Lb1EEEOT_RKS1_>
  28:	ldr	x8, [x0]
  2c:	ldr	x9, [sp]
  30:	str	x8, [x9]
  34:	ldr	x8, [sp, #8]
  38:	ldr	x8, [x8]
  3c:	str	x8, [x9, #8]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardIRPSt18_Rb_tree_node_baseEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIRPSt18_Rb_tree_node_baseEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2IJS5_ELb1EEEDpOT_:

0000000000000000 <_ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2IJS5_ELb1EEEDpOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2IJS5_ELb1EEEDpOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt5tupleIJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2IJS5_ELb1EEEDpOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2IS5_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2IS5_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2IS5_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJONSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2IS5_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSteqIcEN9__gnu_cxx11__enable_ifIXsr9__is_charIT_EE7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS2_St11char_traitsIS2_ESaIS2_EEESC_:

0000000000000000 <_ZSteqIcEN9__gnu_cxx11__enable_ifIXsr9__is_charIT_EE7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS2_St11char_traitsIS2_ESaIS2_EEESC_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  1c:	ldur	x8, [x29, #-16]
  20:	stur	x0, [x29, #-24]
  24:	mov	x0, x8
  28:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  2c:	mov	w9, #0x0                   	// #0
  30:	ldur	x8, [x29, #-24]
  34:	cmp	x8, x0
  38:	stur	w9, [x29, #-28]
  3c:	b.ne	90 <_ZSteqIcEN9__gnu_cxx11__enable_ifIXsr9__is_charIT_EE7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS2_St11char_traitsIS2_ESaIS2_EEESC_+0x90>  // b.any
  40:	ldur	x0, [x29, #-8]
  44:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  48:	ldur	x8, [x29, #-16]
  4c:	str	x0, [sp, #24]
  50:	mov	x0, x8
  54:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4dataEv>
  58:	ldur	x8, [x29, #-8]
  5c:	str	x0, [sp, #16]
  60:	mov	x0, x8
  64:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE4sizeEv>
  68:	ldr	x1, [sp, #24]
  6c:	str	x0, [sp, #8]
  70:	mov	x0, x1
  74:	ldr	x1, [sp, #16]
  78:	ldr	x2, [sp, #8]
  7c:	bl	0 <_ZSteqIcEN9__gnu_cxx11__enable_ifIXsr9__is_charIT_EE7__valueEbE6__typeERKNSt7__cxx1112basic_stringIS2_St11char_traitsIS2_ESaIS2_EEESC_>
  80:	cmp	w0, #0x0
  84:	cset	w9, ne  // ne = any
  88:	eor	w9, w9, #0x1
  8c:	stur	w9, [x29, #-28]
  90:	ldur	w8, [x29, #-28]
  94:	and	w0, w8, #0x1
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZNSt11char_traitsIcE7compareEPKcS2_m:

0000000000000000 <_ZNSt11char_traitsIcE7compareEPKcS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	str	x1, [sp, #8]
  14:	str	x2, [sp]
  18:	ldr	x8, [sp]
  1c:	cbnz	x8, 28 <_ZNSt11char_traitsIcE7compareEPKcS2_m+0x28>
  20:	stur	wzr, [x29, #-4]
  24:	b	3c <_ZNSt11char_traitsIcE7compareEPKcS2_m+0x3c>
  28:	ldr	x0, [sp, #16]
  2c:	ldr	x1, [sp, #8]
  30:	ldr	x2, [sp]
  34:	bl	0 <memcmp>
  38:	stur	w0, [x29, #-4]
  3c:	ldur	w0, [x29, #-4]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret
