==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.1
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'sha1_hls/sha1.c' ... 
@I [HLS-10] Analyzing design file 'sha1_hls/sha1_original.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Elapsed time: 5.33662 seconds; current memory usage: 76.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'SHA1ProcessMessageBlock' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'SHA1ProcessMessageBlock_SHA1CircularShift' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.091262 seconds; current memory usage: 76.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'SHA1ProcessMessageBlock_SHA1CircularShift' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.021004 seconds; current memory usage: 76.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'SHA1ProcessMessageBlock_Swapping' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.052298 seconds; current memory usage: 76.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'SHA1ProcessMessageBlock_Swapping' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.022333 seconds; current memory usage: 77 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'SHA1ProcessMessageBlock' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.346193 seconds; current memory usage: 77.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'SHA1ProcessMessageBlock' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.207846 seconds; current memory usage: 78.4 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'SHA1ProcessMessageBlock_SHA1CircularShift' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'SHA1ProcessMessageBlock_SHA1CircularShift'.
@I [HLS-111] Elapsed time: 0.321071 seconds; current memory usage: 78.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'SHA1ProcessMessageBlock_Swapping' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'SHA1ProcessMessageBlock_Swapping'.
@I [HLS-111] Elapsed time: 0.132108 seconds; current memory usage: 78.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'SHA1ProcessMessageBlock' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'SHA1ProcessMessageBlock/context_Intermediate_Hash' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'SHA1ProcessMessageBlock/context_Message_Block_Index' to 'ap_vld'.
@I [RTGEN-500] Setting interface mode on port 'SHA1ProcessMessageBlock/context_Message_Block' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'SHA1ProcessMessageBlock' to 'ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'SHA1ProcessMessageBlock'.
@I [HLS-111] Elapsed time: 0.372471 seconds; current memory usage: 80.2 MB.
@I [RTMG-278] Implementing memory 'SHA1ProcessMessageBlock_W_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for SHA1ProcessMessageBlock.
@I [VHDL-304] Generating VHDL RTL for SHA1ProcessMessageBlock.
@I [VLOG-307] Generating Verilog RTL for SHA1ProcessMessageBlock.
@I [HLS-112] Total elapsed time: 17.952 seconds; peak memory usage: 80.2 MB.
