<?xml version="1.0" encoding="UTF-8"?>
<testsuites disabled="0" errors="0" failures="0" tests="1" time="0">
<testsuite disabled="0" errors="0" failures="0" name="tx_formal" skipped="0" tests="1" time="0">
<properties>
<property name="os" value="posix"/>
</properties>
<testcase classname="tx_formal" name="cover" status="PASS" time="0">
<system-out>SBY 14:59:56 [tx_formal_prove] Removing directory 'tx_formal_prove'.
SBY 15:00:00 [tx_formal_cover] Removing directory 'tx_formal_cover'.
SBY 15:00:00 [tx_formal_cover] Copy './uart_transmitter.v' to 'tx_formal_cover/src/uart_transmitter.v'.
SBY 15:00:00 [tx_formal_cover] engine_0: smtbmc yices
SBY 15:00:00 [tx_formal_cover] base: starting process &quot;cd tx_formal_cover/src; /nix/store/icmrxqlz2fkwam2f2z7wq973zk8sljx7-yosys-2020.10.20/bin/yosys -ql ../model/design.log ../model/design.ys&quot;
SBY 15:00:00 [tx_formal_cover] base: finished (returncode=0)
SBY 15:00:00 [tx_formal_cover] smt2: starting process &quot;cd tx_formal_cover/model; /nix/store/icmrxqlz2fkwam2f2z7wq973zk8sljx7-yosys-2020.10.20/bin/yosys -ql design_smt2.log design_smt2.ys&quot;
SBY 15:00:00 [tx_formal_cover] smt2: finished (returncode=0)
SBY 15:00:00 [tx_formal_cover] engine_0: starting process &quot;cd tx_formal_cover; /nix/store/icmrxqlz2fkwam2f2z7wq973zk8sljx7-yosys-2020.10.20/bin/yosys-smtbmc -s yices --presat --unroll -c --noprogress -t 64  --append 0 --dump-vcd engine_0/trace%.vcd --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2&quot;
SBY 15:00:00 [tx_formal_cover] engine_0: ##   0:00:00  Solver: yices
SBY 15:00:00 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 0..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 1..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 2..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 3..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 4..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 5..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 6..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 7..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 8..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 9..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 10..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 11..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Checking cover reachability in step 12..
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Reached cover statement at ./uart_transmitter.v:122.30-123.77 in step 12.
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Writing trace to VCD file: engine_0/trace0.vcd
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Writing trace to Verilog testbench: engine_0/trace0_tb.v
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Writing trace to constraints file: engine_0/trace0.smtc
SBY 15:00:01 [tx_formal_cover] engine_0: ##   0:00:00  Status: passed
SBY 15:00:01 [tx_formal_cover] engine_0: finished (returncode=0)
SBY 15:00:01 [tx_formal_cover] engine_0: Status returned by engine: pass
SBY 15:00:01 [tx_formal_cover] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 15:00:01 [tx_formal_cover] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 15:00:01 [tx_formal_cover] summary: engine_0 (smtbmc yices) returned pass
SBY 15:00:01 [tx_formal_cover] summary: trace: tx_formal_cover/engine_0/trace0.vcd
SBY 15:00:01 [tx_formal_cover] DONE (PASS, rc=0)
</system-out></testcase></testsuite></testsuites>
