Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/roberto/dev/soc-quartus/2017-01-23-SoC/ --output-directory=/home/roberto/dev/soc-quartus/2017-01-23-SoC/qsys_system/ --report-file=bsf:/home/roberto/dev/soc-quartus/2017-01-23-SoC/qsys_system.bsf --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=EP4CGX150DF31C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/roberto/dev/soc-quartus/2017-01-23-SoC/qsys_system.qsys
Progress: Loading 2017-01-23-SoC/qsys_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding esp8266 [fifoed_avalon_uart 13.2]
Progress: Parameterizing module esp8266
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module sys_clk_timer
Progress: Adding MatrizMotores_0 [MatrizMotores 1.0]
Progress: Parameterizing module MatrizMotores_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/roberto/dev/soc-quartus/2017-01-23-SoC/ --output-directory=/home/roberto/dev/soc-quartus/2017-01-23-SoC/qsys_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/roberto/dev/soc-quartus/2017-01-23-SoC/qsys_system.sopcinfo --report-file=html:/home/roberto/dev/soc-quartus/2017-01-23-SoC/qsys_system.html --report-file=qip:/home/roberto/dev/soc-quartus/2017-01-23-SoC/qsys_system/synthesis/qsys_system.qip --report-file=cmp:/home/roberto/dev/soc-quartus/2017-01-23-SoC/qsys_system.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone IV GX" --system-info=DEVICE=EP4CGX150DF31C7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=/home/roberto/dev/soc-quartus/2017-01-23-SoC/qsys_system.qsys --language=VERILOG
Progress: Loading 2017-01-23-SoC/qsys_system.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding nios2 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding esp8266 [fifoed_avalon_uart 13.2]
Progress: Parameterizing module esp8266
Progress: Adding sys_clk_timer [altera_avalon_timer 13.0.1.99.2]
Progress: Parameterizing module sys_clk_timer
Progress: Adding MatrizMotores_0 [MatrizMotores 1.0]
Progress: Parameterizing module MatrizMotores_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_system: Generating qsys_system "qsys_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 7 modules, 30 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 15 modules, 60 connections
Info: merlin_domain_transform: After transform: 30 modules, 152 connections
Info: merlin_router_transform: After transform: 38 modules, 182 connections
Info: reset_adaptation_transform: After transform: 40 modules, 155 connections
Info: merlin_network_to_switch_transform: After transform: 55 modules, 191 connections
Info: merlin_mm_transform: After transform: 55 modules, 191 connections
Info: merlin_interrupt_mapper_transform: After transform: 56 modules, 194 connections
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: qsys_system: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2: Starting RTL generation for module 'qsys_system_nios2'
Info: nios2:   Generation command is [exec /home/roberto/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /home/roberto/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/roberto/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=qsys_system_nios2 --dir=/tmp/alt7191_9019542028905050722.dir/0001_nios2_gen/ --quartus_dir=/home/roberto/altera/13.0sp1/quartus --verilog --config=/tmp/alt7191_9019542028905050722.dir/0001_nios2_gen//qsys_system_nios2_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2: # 2017.01.25 12:15:44 (*) Starting Nios II generation
Info: nios2: # 2017.01.25 12:15:44 (*)   Checking for plaintext license.
Info: nios2: # 2017.01.25 12:15:45 (*)   Couldn't query license setup in Quartus directory /home/roberto/altera/13.0sp1/quartus
Info: nios2: # 2017.01.25 12:15:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2: # 2017.01.25 12:15:45 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2: # 2017.01.25 12:15:45 (*)   Plaintext license not found.
Info: nios2: # 2017.01.25 12:15:45 (*)   No license required to generate encrypted Nios II/e.
Info: nios2: # 2017.01.25 12:15:45 (*)   Elaborating CPU configuration settings
Info: nios2: # 2017.01.25 12:15:46 (*)   Creating all objects for CPU
Info: nios2: # 2017.01.25 12:15:47 (*)   Generating RTL from CPU objects
Info: nios2: # 2017.01.25 12:15:47 (*)   Creating plain-text RTL
Info: nios2: # 2017.01.25 12:15:52 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'qsys_system_nios2'
Info: nios2: "qsys_system" instantiated altera_nios2_qsys "nios2"
Info: jtag_uart_0: Starting RTL generation for module 'qsys_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/roberto/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/roberto/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=qsys_system_jtag_uart_0 --dir=/tmp/alt7191_9019542028905050722.dir/0002_jtag_uart_0_gen/ --quartus_dir=/home/roberto/altera/13.0sp1/quartus --verilog --config=/tmp/alt7191_9019542028905050722.dir/0002_jtag_uart_0_gen//qsys_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'qsys_system_jtag_uart_0'
Info: jtag_uart_0: "qsys_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: onchip_memory2_0: Starting RTL generation for module 'qsys_system_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /home/roberto/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/roberto/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=qsys_system_onchip_memory2_0 --dir=/tmp/alt7191_9019542028905050722.dir/0003_onchip_memory2_0_gen/ --quartus_dir=/home/roberto/altera/13.0sp1/quartus --verilog --config=/tmp/alt7191_9019542028905050722.dir/0003_onchip_memory2_0_gen//qsys_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'qsys_system_onchip_memory2_0'
Info: onchip_memory2_0: "qsys_system" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: esp8266: Starting FIFOed UART Generation at /home/roberto/altera/13.0sp1/ip/uart/fifoed_avalon_uart
Info: esp8266: Starting RTL generation for module 'qsys_system_esp8266'
Info: esp8266:   Generation command is [exec /home/roberto/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/roberto/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roberto/altera/13.0sp1/ip/uart/fifoed_avalon_uart -- /home/roberto/altera/13.0sp1/ip/uart/fifoed_avalon_uart/generate_rtl.pl --name=qsys_system_esp8266 --dir=/tmp/alt7191_9019542028905050722.dir/0004_esp8266_gen/ --quartus_dir=/home/roberto/altera/13.0sp1/quartus --verilog --config=/tmp/alt7191_9019542028905050722.dir/0004_esp8266_gen//qsys_system_esp8266_component_configuration.pl  --do_build_sim=0  ]
Info: esp8266: Done RTL generation for module 'qsys_system_esp8266'
Info: esp8266: "qsys_system" instantiated fifoed_avalon_uart "esp8266"
Info: sys_clk_timer: Starting RTL generation for module 'qsys_system_sys_clk_timer'
Info: sys_clk_timer:   Generation command is [exec /home/roberto/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/roberto/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/roberto/altera/13.0sp1/quartus/sopc_builder/bin -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/roberto/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=qsys_system_sys_clk_timer --dir=/tmp/alt7191_9019542028905050722.dir/0005_sys_clk_timer_gen/ --quartus_dir=/home/roberto/altera/13.0sp1/quartus --verilog --config=/tmp/alt7191_9019542028905050722.dir/0005_sys_clk_timer_gen//qsys_system_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]
Info: sys_clk_timer: Done RTL generation for module 'qsys_system_sys_clk_timer'
Info: sys_clk_timer: "qsys_system" instantiated altera_avalon_timer "sys_clk_timer"
Info: MatrizMotores_0: "qsys_system" instantiated MatrizMotores "MatrizMotores_0"
Info: nios2_instruction_master_translator: "qsys_system" instantiated altera_merlin_master_translator "nios2_instruction_master_translator"
Info: nios2_jtag_debug_module_translator: "qsys_system" instantiated altera_merlin_slave_translator "nios2_jtag_debug_module_translator"
Info: nios2_instruction_master_translator_avalon_universal_master_0_agent: "qsys_system" instantiated altera_merlin_master_agent "nios2_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent: "qsys_system" instantiated altera_merlin_slave_agent "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "qsys_system" instantiated altera_avalon_sc_fifo "nios2_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "qsys_system" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "qsys_system" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "qsys_system" instantiated altera_merlin_router "id_router"
Info: id_router_004: "qsys_system" instantiated altera_merlin_router "id_router_004"
Info: rst_controller: "qsys_system" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "qsys_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "qsys_system" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "qsys_system" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "qsys_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_004: "qsys_system" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_004"
Info: rsp_xbar_mux: "qsys_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/roberto/dev/soc-quartus/2017-01-23-SoC/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "qsys_system" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/roberto/dev/soc-quartus/2017-01-23-SoC/qsys_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "qsys_system" instantiated altera_irq_mapper "irq_mapper"
Info: qsys_system: Done qsys_system" with 25 modules, 88 files, 1978902 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
