/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [23:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [17:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [8:0] celloutsig_0_31z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [27:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [4:0] celloutsig_1_0z;
  wire [18:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  reg [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = ~celloutsig_1_3z;
  assign celloutsig_0_1z = ~celloutsig_0_0z[7];
  assign celloutsig_1_2z = ~((celloutsig_1_1z | celloutsig_1_0z[0]) & celloutsig_1_0z[2]);
  assign celloutsig_0_6z = ~((celloutsig_0_1z | in_data[42]) & celloutsig_0_0z[10]);
  assign celloutsig_0_22z = ~((celloutsig_0_10z | celloutsig_0_21z) & (celloutsig_0_19z | celloutsig_0_17z));
  assign celloutsig_1_12z = ~(in_data[102] ^ celloutsig_1_10z[1]);
  assign celloutsig_0_10z = ~(celloutsig_0_2z[2] ^ celloutsig_0_8z[27]);
  assign celloutsig_0_15z = ~(celloutsig_0_14z ^ celloutsig_0_13z[15]);
  assign celloutsig_0_2z = celloutsig_0_0z[11:9] & { celloutsig_0_0z[4:3], celloutsig_0_1z };
  assign celloutsig_0_0z = in_data[53:42] / { 1'h1, in_data[57:47] };
  assign celloutsig_0_12z = celloutsig_0_0z[5:0] / { 1'h1, celloutsig_0_8z[14:10] };
  assign celloutsig_1_6z = { in_data[119:109], celloutsig_1_3z } == { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_1_15z = in_data[166:162] > { celloutsig_1_5z[2], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_12z, celloutsig_1_6z };
  assign celloutsig_0_9z = { celloutsig_0_3z[6:5], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z } > { celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_5z[4:2], celloutsig_1_7z, celloutsig_1_3z } <= celloutsig_1_4z[12:8];
  assign celloutsig_0_14z = celloutsig_0_3z <= celloutsig_0_13z[23:13];
  assign celloutsig_0_20z = { celloutsig_0_3z[8], celloutsig_0_16z, celloutsig_0_4z } < { celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_18z };
  assign celloutsig_0_17z = celloutsig_0_0z[10] & ~(celloutsig_0_15z);
  assign celloutsig_0_30z = celloutsig_0_19z & ~(celloutsig_0_5z);
  assign celloutsig_0_8z = { in_data[69:57], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z } % { 1'h1, in_data[26:24], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_16z = celloutsig_0_13z[22:19] % { 1'h1, celloutsig_0_0z[4:3], celloutsig_0_9z };
  assign celloutsig_1_18z = { celloutsig_1_2z, celloutsig_1_16z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_1z } % { 1'h1, in_data[152:148] };
  assign celloutsig_0_3z = { celloutsig_0_0z[6:0], celloutsig_0_1z, celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[9:0] };
  assign celloutsig_1_1z = { in_data[118:113], celloutsig_1_0z } !== in_data[110:100];
  assign celloutsig_1_4z = ~ in_data[148:134];
  assign celloutsig_1_19z = ~^ { celloutsig_1_0z[1], celloutsig_1_18z };
  assign celloutsig_0_24z = ~^ { celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_22z, celloutsig_0_9z };
  assign celloutsig_0_5z = ^ in_data[55:53];
  assign celloutsig_0_21z = ^ { celloutsig_0_0z[3:1], celloutsig_0_16z };
  assign celloutsig_1_10z = { celloutsig_1_5z[1], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_7z } << { celloutsig_1_4z[12:0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_26z = { celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_6z } << { celloutsig_0_25z, celloutsig_0_21z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_20z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_7z };
  assign celloutsig_0_13z = { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_6z } ^ { in_data[78], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_25z = { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_9z } ^ { celloutsig_0_0z[7:6], celloutsig_0_10z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z[2] & celloutsig_0_0z[11]) | celloutsig_0_0z[5]);
  assign celloutsig_1_8z = ~((celloutsig_1_7z & celloutsig_1_6z) | celloutsig_1_5z[3]);
  assign celloutsig_0_7z = ~((celloutsig_0_4z & celloutsig_0_3z[3]) | celloutsig_0_2z[1]);
  assign celloutsig_0_11z = ~((celloutsig_0_5z & celloutsig_0_7z) | celloutsig_0_8z[22]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_31z = 9'h000;
    else if (clkin_data[0]) celloutsig_0_31z = { celloutsig_0_26z[17:10], celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_1_0z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[173:169];
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_5z = { in_data[111:110], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_0z[2]) | (in_data[118] & celloutsig_1_0z[2]));
  assign celloutsig_1_7z = ~((celloutsig_1_3z & in_data[117]) | (celloutsig_1_1z & celloutsig_1_2z));
  assign celloutsig_0_18z = ~((celloutsig_0_8z[15] & celloutsig_0_13z[20]) | (celloutsig_0_4z & celloutsig_0_4z));
  assign celloutsig_0_19z = ~((celloutsig_0_6z & celloutsig_0_3z[0]) | (celloutsig_0_14z & celloutsig_0_12z[0]));
  assign { out_data[133:128], out_data[96], out_data[32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
