// Seed: 4062303615
module module_0 (
    input wand id_0
);
  logic id_2;
  assign id_2 = 1;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd39
) (
    input tri id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri _id_3
);
  wire [-1 'b0 : id_3] id_5;
  module_0 modCall_1 (id_2);
endmodule
module module_2 ();
  initial
  `define pp_1 0
  assign `pp_1 = `pp_1;
  supply0 id_2;
  wire id_3;
  always `pp_1 <= -1;
  logic id_4;
  assign id_2 = `pp_1;
  assign id_2 = -1'b0;
  id_5 :
  assert property (@(-1) id_4)
    @(-1'b0 or -1)
      repeat (-1) begin : LABEL_0
        logic id_6;
      end
  wire id_7, id_8;
endmodule
module module_3 #(
    parameter id_13 = 32'd5,
    parameter id_6  = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12[id_13 : id_6],
    _id_13
);
  output wire _id_13;
  inout logic [7:0] id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  and primCall (id_1, id_11, id_12, id_4, id_5, id_8, id_9);
  inout wire _id_6;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic id_14;
endmodule
