# Modified-16-bit-RISC-Architecture-using-Verilog
Verilog program which implements a modified 16 bit RISC (Reduced Instruction Set Computing) architecture. The design includes memory access, arithmetic,data processing and control flow instructions.
