Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/it/Xilinx/Vivado/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a49049e199cb45fc9bfeb7e68ae06c47 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot K2_Processor_TB_behav xil_defaultlib.K2_Processor_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'D' [/home/it/Verilog/Nasser/K2_Processor_Verilog-main/K2_processor.srcs/sources_1/new/K2_Processor.sv:25]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'Q' [/home/it/Verilog/Nasser/K2_Processor_Verilog-main/K2_processor.srcs/sources_1/new/K2_Processor.sv:26]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'a' [/home/it/Verilog/Nasser/K2_Processor_Verilog-main/K2_processor.srcs/sources_1/new/K2_Processor.sv:32]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [/home/it/Verilog/Nasser/K2_Processor_Verilog-main/K2_processor.srcs/sources_1/new/K2_Processor.sv:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.nbitcounter(n=8,N=9)
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.Decoder
Compiling module xil_defaultlib.Datamemory
Compiling module xil_defaultlib.mux(n=8)
Compiling module xil_defaultlib.mux2(n=8)
Compiling module xil_defaultlib.Dregisterbeha(n=8)
Compiling module xil_defaultlib.ALU(n=8)
Compiling module xil_defaultlib.Dregisterbeha(n=1)
Compiling module xil_defaultlib.K2_Processor(n=8,N=9)
Compiling module xil_defaultlib.K2_Processor_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot K2_Processor_TB_behav
