                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
set_svf SYS_TOP.svf
1
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries           #"
#      #setting Design Libraries           #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path "/home/IC/Projects/Full_System/STD_LIB"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/Full_System/STD_LIB
lappend search_path "/home/IC/Projects/Full_System/Design"
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Projects/Full_System/STD_LIB /home/IC/Projects/Full_System/Design
set TTLIB "/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set SSLIB "/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set FFLIB "/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db /home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db /home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* /home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db /home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db /home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set rtl_list [list "DFT_Design/TOP_DFT.v" "../Design/SYS_CONTRL.v" "../Design/RegFile.v" "../Design/ClkDiv.v" "../Design/RST_SYNC.v" "../Design/CLK_GATE.v" "../Design/DATA_SYNC.v" "../Design/ALU.v" "../Design/PULSE_GEN.v" "../Design/FIFO/F_DATA_SYNC.v" "../Design/FIFO/FIFO_RAM.v" "../Design/FIFO/RD_CONTRL.v" "../Design/FIFO/WR_CONTRL.v" "../Design/FIFO.v" "../Design/UART.v" "../Design/UART/FSM_Controller.v" "../Design/UART/Parity.v" "../Design/UART/Serializer.v" "../Design/UART/UART_TX.v" "../Design/UART/Configuration.v" "../Design/UART/Controller.v" "../Design/UART/Sampler.v" "../Design/UART/Sampling_Register.v" "../Design/UART/UART_RX.v"]
DFT_Design/TOP_DFT.v ../Design/SYS_CONTRL.v ../Design/RegFile.v ../Design/ClkDiv.v ../Design/RST_SYNC.v ../Design/CLK_GATE.v ../Design/DATA_SYNC.v ../Design/ALU.v ../Design/PULSE_GEN.v ../Design/FIFO/F_DATA_SYNC.v ../Design/FIFO/FIFO_RAM.v ../Design/FIFO/RD_CONTRL.v ../Design/FIFO/WR_CONTRL.v ../Design/FIFO.v ../Design/UART.v ../Design/UART/FSM_Controller.v ../Design/UART/Parity.v ../Design/UART/Serializer.v ../Design/UART/UART_TX.v ../Design/UART/Configuration.v ../Design/UART/Controller.v ../Design/UART/Sampler.v ../Design/UART/Sampling_Register.v ../Design/UART/UART_RX.v
set file_format verilog
verilog
read_file -format $file_format $rtl_list
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Projects/Full_System/STD_LIB/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog files: '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/DFT/DFT_Design/TOP_DFT.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/SYS_CONTRL.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/RegFile.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/ClkDiv.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/RST_SYNC.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/CLK_GATE.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/DATA_SYNC.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/ALU.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/PULSE_GEN.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO/F_DATA_SYNC.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO/FIFO_RAM.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO/RD_CONTRL.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO/WR_CONTRL.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/FSM_Controller.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Parity.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Serializer.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/UART_TX.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Configuration.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Controller.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Sampler.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Sampling_Register.v' '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/UART_RX.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/DFT/DFT_Design/TOP_DFT.v
Warning:  /mnt/hgfs/Eltamseh Diplomia/System/Full_System/DFT/DFT_Design/TOP_DFT.v:19: Parameter keyword used in local parameter declaration. (VER-329)
Warning:  /mnt/hgfs/Eltamseh Diplomia/System/Full_System/DFT/DFT_Design/TOP_DFT.v:317: the undeclared symbol 'RST' assumed to have the default net type, which is 'wire'. (VER-936)
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/SYS_CONTRL.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/RegFile.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/ClkDiv.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/RST_SYNC.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/CLK_GATE.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/DATA_SYNC.v
Error:  /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/CLK_GATE.v:9: The event depends on both edge and nonedge expressions, which synthesis does not support. (ELAB-91)
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/ALU.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/PULSE_GEN.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO/F_DATA_SYNC.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO/FIFO_RAM.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO/RD_CONTRL.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO/WR_CONTRL.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/FSM_Controller.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Parity.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Serializer.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/UART_TX.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Configuration.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Controller.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Sampler.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Sampling_Register.v
Compiling source file /mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/UART_RX.v
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'verilog' files '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/DFT/DFT_Design/TOP_DFT.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/SYS_CONTRL.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/RegFile.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/ClkDiv.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/RST_SYNC.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/CLK_GATE.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/DATA_SYNC.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/ALU.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/PULSE_GEN.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO/F_DATA_SYNC.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO/FIFO_RAM.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO/RD_CONTRL.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO/WR_CONTRL.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/FIFO.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/FSM_Controller.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Parity.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Serializer.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/UART_TX.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Configuration.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Controller.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Sampler.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/Sampling_Register.v', '/mnt/hgfs/Eltamseh Diplomia/System/Full_System/Design/UART/UART_RX.v'. (UID-9)
No designs were read
###################### Defining toplevel ###################################
current_design $top_module
Error: Can't find design 'SYS_TOP'. (UID-109)
Error: Current design is not defined. (UID-4)
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 
Error: Current design is not defined. (UID-4)
0
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
Error: Current design is not defined. (UID-4)
0
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -echo ./cons.tcl
####################################################################################
# Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. #set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
Error: Current design is not defined. (UID-4)
#################################################################################### 
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
## Reference Clock "Fequecny = 100 MHz"
set REF_CLK_NAME "REF_CLK"
set REF_CLK_PER 10
set REF_CLK_SETUP_SKEW 0.2
set REF_CLK_HOLD_SKEW 0.1
set REF_CLK_LAT 0
set REF_CLK_RISE 0
set REF_CLK_FALL 0
create_clock -name $REF_CLK_NAME -period $REF_CLK_PER -waveform "0 [expr $REF_CLK_PER/2]" [get_ports "REF_CLK"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'REF_CLK'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
set_clock_uncertainty -setup $REF_CLK_SETUP_SKEW [get_clocks $REF_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'REF_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_uncertainty -hold $REF_CLK_HOLD_SKEW  [get_clocks $REF_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'REF_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_transition -rise $REF_CLK_RISE  [get_clocks $REF_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'REF_CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_transition -fall $REF_CLK_FALL  [get_clocks $REF_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'REF_CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_latency $REF_CLK_LAT [get_clocks $REF_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'REF_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_dont_touch_network $REF_CLK_NAME
Error: Current design is not defined. (UID-4)
Error: Can't find object 'REF_CLK'. (UID-109)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
## UART Clock "Frequency = 3.6864 MHz" 
set UART_CLK_NAME "UART_CLK"
set UART_CLK_PER 271.267
set UART_CLK_SETUP_SKEW 0.2
set UART_CLK_HOLD_SKEW 0.1
set UART_CLK_LAT 0
set UART_CLK_RISE 0
set UART_CLK_FALL 0
create_clock -name $UART_CLK_NAME -period $UART_CLK_PER -waveform "0 [expr $UART_CLK_PER/2]" [get_ports "UART_CLK"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'UART_CLK'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
set_clock_uncertainty -setup $UART_CLK_SETUP_SKEW [get_clocks $UART_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'UART_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_uncertainty -hold $UART_CLK_HOLD_SKEW  [get_clocks $UART_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'UART_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_transition -rise $UART_CLK_RISE  [get_clocks $UART_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'UART_CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_transition -fall $UART_CLK_FALL  [get_clocks $UART_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'UART_CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_latency $UART_CLK_LAT [get_clocks $UART_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'UART_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_dont_touch_network $UART_CLK_NAME
Error: Current design is not defined. (UID-4)
Error: Can't find object 'UART_CLK'. (UID-109)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
## Scan Clock "Frequency = 10 MHz" 
set SCAN_CLK_NAME "SCAN_CLK"
set SCAN_CLK_PER 100
set SCAN_CLK_SETUP_SKEW 0.2
set SCAN_CLK_HOLD_SKEW 0.1
set SCAN_CLK_LAT 0
set SCAN_CLK_RISE 0
set SCAN_CLK_FALL 0
create_clock -name $SCAN_CLK_NAME -period $SCAN_CLK_PER -waveform "0 [expr $SCAN_CLK_PER/2]" [get_ports "scan_clk"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'scan_clk'. (UID-109)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
set_clock_uncertainty -setup $SCAN_CLK_SETUP_SKEW [get_clocks $SCAN_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'SCAN_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_uncertainty -hold $SCAN_CLK_HOLD_SKEW  [get_clocks $SCAN_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'SCAN_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_transition -rise $SCAN_CLK_RISE  [get_clocks $SCAN_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'SCAN_CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_transition -fall $SCAN_CLK_FALL  [get_clocks $SCAN_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'SCAN_CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_latency $SCAN_CLK_LAT [get_clocks $SCAN_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'SCAN_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_dont_touch_network $SCAN_CLK_NAME
Error: Current design is not defined. (UID-4)
Error: Can't find object 'SCAN_CLK'. (UID-109)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
## ALU CLK
set ALU_CLK_NAME "ALU_CLK"
set ALU_DIVIDE_FACTOR 1
set ALU_CLK_SETUP_SKEW 0.2
set ALU_CLK_HOLD_SKEW 0.1
set ALU_CLK_LAT 0
set ALU_CLK_RISE 0
set ALU_CLK_FALL 0
create_generated_clock -master_clock $REF_CLK_NAME -source [get_ports "REF_CLK"] -name $ALU_CLK_NAME -divide_by $ALU_DIVIDE_FACTOR [get_ports "ALU_CLOCK/GATED_CLK"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'REF_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'ALU_CLOCK/GATED_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'REF_CLK'. (UID-109)
Error: Value for list '-master_clock' must have 1 elements. (CMD-036)
Error: Value for list '-source' must have 1 elements. (CMD-036)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
set_clock_uncertainty -setup $ALU_CLK_SETUP_SKEW [get_clocks $ALU_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'ALU_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_uncertainty -hold $ALU_CLK_HOLD_SKEW  [get_clocks $ALU_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'ALU_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_transition -rise $ALU_CLK_RISE  [get_clocks $ALU_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'ALU_CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_transition -fall $ALU_CLK_FALL  [get_clocks $ALU_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'ALU_CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_latency $ALU_CLK_LAT [get_clocks $ALU_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'ALU_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_dont_touch_network $ALU_CLK_NAME
Error: Current design is not defined. (UID-4)
Error: Can't find object 'ALU_CLK'. (UID-109)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
## TX CLK
set TX_CLK_NAME "TX_CLK"
set TX_DIVIDE_FACTOR 32
set TX_CLK_PER [expr $TX_DIVIDE_FACTOR * $UART_CLK_PER]
set TX_CLK_SETUP_SKEW 0.2
set TX_CLK_HOLD_SKEW 0.1
set TX_CLK_LAT 0
set TX_CLK_RISE 0
set TX_CLK_FALL 0
create_generated_clock -master_clock $UART_CLK_NAME -source [get_ports "UART_CLK"] -name $TX_CLK_NAME -divide_by $TX_DIVIDE_FACTOR [get_port "UART_TX_Clock_Divider/o_div_clk"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'UART_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'UART_TX_Clock_Divider/o_div_clk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'UART_CLK'. (UID-109)
Error: Value for list '-master_clock' must have 1 elements. (CMD-036)
Error: Value for list '-source' must have 1 elements. (CMD-036)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
set_clock_uncertainty -setup $TX_CLK_SETUP_SKEW [get_clocks $TX_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'TX_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_uncertainty -hold $TX_CLK_HOLD_SKEW  [get_clocks $TX_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'TX_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_transition -rise $TX_CLK_RISE  [get_clocks $TX_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'TX_CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_transition -fall $TX_CLK_FALL  [get_clocks $TX_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'TX_CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_latency $TX_CLK_LAT [get_clocks $TX_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'TX_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_dont_touch_network $TX_CLK_NAME
Error: Current design is not defined. (UID-4)
Error: Can't find object 'TX_CLK'. (UID-109)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
## RX CLK
set RX_CLK_NAME "RX_CLK"
set RX_DIVIDE_FACTOR 1
set RX_CLK_PER [expr $RX_DIVIDE_FACTOR * $UART_CLK_PER]
set RX_CLK_SETUP_SKEW 0.2
set RX_CLK_HOLD_SKEW 0.1
set RX_CLK_LAT 0
set RX_CLK_RISE 0
set RX_CLK_FALL 0
create_generated_clock -master_clock $UART_CLK_NAME -source [get_ports "UART_CLK"] -name $RX_CLK_NAME -divide_by $RX_DIVIDE_FACTOR [get_port "UART_RX_Clock_Divider/o_div_clk"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'UART_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'UART_RX_Clock_Divider/o_div_clk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'UART_CLK'. (UID-109)
Error: Value for list '-master_clock' must have 1 elements. (CMD-036)
Error: Value for list '-source' must have 1 elements. (CMD-036)
Error: Value for list 'source_objects' must have 1 elements. (CMD-036)
set_clock_uncertainty -setup $RX_CLK_SETUP_SKEW [get_clocks $RX_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'RX_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_uncertainty -hold $RX_CLK_HOLD_SKEW  [get_clocks $RX_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'RX_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_clock_transition -rise $RX_CLK_RISE  [get_clocks $RX_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'RX_CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_transition -fall $RX_CLK_FALL  [get_clocks $RX_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'RX_CLK'. (UID-109)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
set_clock_latency $RX_CLK_LAT [get_clocks $RX_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'RX_CLK'. (UID-109)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
set_dont_touch_network $RX_CLK_NAME
Error: Current design is not defined. (UID-4)
Error: Can't find object 'RX_CLK'. (UID-109)
Error: Value for list '<object_list>' must have 1 elements. (CMD-036)
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
##################################################################################
####################################################################################
#########################################################
#### Section 3 : #set input/output delay on ports ####
#########################################################
####################################################################################
set in_delay  [expr 0.2*$REF_CLK_PER]
set out_delay [expr 0.2*$REF_CLK_PER]
set scan_in_src [list "test_mode" "scan_clk" "scan_rst" "SI" "SE"]
#Constrain Input Paths
set_input_delay $in_delay -clock $RX_CLK_NAME [get_ports "UART_RX_IN"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'UART_RX_IN'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'RX_CLK'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
set_input_delay $in_delay -clock $SCAN_CLK_NAME [get_ports $scan_in_src]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'test_mode'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'scan_clk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'scan_rst'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'SI'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'SE'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'SCAN_CLK'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
#Constrain Output Paths
set_output_delay $out_delay -clock $RX_CLK_NAME [get_ports "parity_error"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'parity_error'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'RX_CLK'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
set_output_delay $out_delay -clock $RX_CLK_NAME [get_ports "framing_error"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'framing_error'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'RX_CLK'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
set_output_delay $out_delay -clock $TX_CLK_NAME [get_ports "UART_TX_O"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'UART_TX_O'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'TX_CLK'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
set_output_delay $out_delay -clock $SCAN_CLK_NAME [get_ports "SO"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'SO'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'SCAN_CLK'. (UID-109)
Error: Value for list '-clock' must have 1 elements. (CMD-036)
Error: Value for list 'port_pin_list' must have 1 elements. (CMD-036)
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
#functional ports
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports "REF_CLK"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'REF_CLK'. (UID-109)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports "UART_CLK"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'UART_CLK'. (UID-109)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports "UART_RX_IN"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'UART_RX_IN'. (UID-109)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_ports $scan_in_src]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'test_mode'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'scan_clk'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'scan_rst'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'SI'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find port 'SE'. (UID-109)
Error: Value for list 'port_list' must have 1 elements. (CMD-036)
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
#functional ports
set_load 0.1  [get_ports "parity_error"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'parity_error'. (UID-109)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
set_load 0.1  [get_ports "framing_error"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'framing_error'. (UID-109)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
set_load 0.1  [get_ports "UART_TX_O"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'UART_TX_O'. (UID-109)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
set_load 0.1  [get_ports "SO"]
Error: Current design is not defined. (UID-4)
Error: Can't find port 'SO'. (UID-109)
Error: Value for list 'objects' must have 1 elements. (CMD-036)
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Error: Current design is not defined. (UID-4)
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
#set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
####################################################################################
#########################################################
#### Section 8 : Case Analysis ####
#########################################################
####################################################################################
set_clock_groups -asynchronous -group [get_clocks "$REF_CLK_NAME $ALU_CLK_NAME"] -group [get_clocks "$UART_CLK_NAME $TX_CLK_NAME $RX_CLK_NAME"]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'REF_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'ALU_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'UART_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'TX_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'RX_CLK'. (UID-109)
Error: Value for list '-group' must have 1 elements. (CMD-036)
set_clock_groups -asynchronous -group [get_clocks "$REF_CLK_NAME $ALU_CLK_NAME"] -group [get_clocks $SCAN_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'REF_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'ALU_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'SCAN_CLK'. (UID-109)
Error: Value for list '-group' must have 1 elements. (CMD-036)
set_clock_groups -asynchronous -group [get_clocks "$UART_CLK_NAME $TX_CLK_NAME $RX_CLK_NAME"] -group [get_clocks $SCAN_CLK_NAME]
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'UART_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'TX_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'RX_CLK'. (UID-109)
Error: Current design is not defined. (UID-4)
Error: Can't find clock 'SCAN_CLK'. (UID-109)
Error: Value for list '-group' must have 1 elements. (CMD-036)
####################################################################################
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -max_length 100 -clock_mixing no_mix -style multiplexed_flip_flop -replace true
Error: Current design is not defined. (UID-4)
Discarded scan specification.
0
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile_ultra -scan
Error: Current design is not defined. (UID-4)
0
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports scan_clk]  -type ScanClock   -view existing_dft -timing {30 60}
Error: Current design is not defined. (UID-4)
Error: Can't find port 'scan_clk'. (UID-109)
Error: Value for list '-port' must have 1 elements. (CMD-036)
0
set_dft_signal -port [get_ports scan_rst]  -type Reset       -view existing_dft -active_state 0
Error: Current design is not defined. (UID-4)
Error: Can't find port 'scan_rst'. (UID-109)
Error: Value for list '-port' must have 1 elements. (CMD-036)
0
set_dft_signal -port [get_ports test_mode] -type Constant    -view existing_dft -active_state 1
Error: Current design is not defined. (UID-4)
Error: Can't find port 'test_mode'. (UID-109)
Error: Value for list '-port' must have 1 elements. (CMD-036)
0
set_dft_signal -port [get_ports test_mode] -type TestMode    -view spec 	-active_state 1
Error: Current design is not defined. (UID-4)
Error: Can't find port 'test_mode'. (UID-109)
Error: Value for list '-port' must have 1 elements. (CMD-036)
0
set_dft_signal -port [get_ports SE] 	   -type ScanEnable  -view spec 	-active_state 1 -usage scan
Error: Current design is not defined. (UID-4)
Error: Can't find port 'SE'. (UID-109)
Error: Value for list '-port' must have 1 elements. (CMD-036)
0
set_dft_signal -port [get_ports SI] 	   -type ScanDataIn  -view spec 	
Error: Current design is not defined. (UID-4)
Error: Can't find port 'SI'. (UID-109)
Error: Value for list '-port' must have 1 elements. (CMD-036)
0
set_dft_signal -port [get_ports SO] 	   -type ScanDataOut -view spec 	
Error: Current design is not defined. (UID-4)
Error: Can't find port 'SO'. (UID-109)
Error: Value for list '-port' must have 1 elements. (CMD-036)
0
############################# Create Test Protocol #####################
create_test_protocol
Error: Current design is not defined. (UID-4)
0
###################### Pre-DFT Design Rule Checking ####################
dft_drc -verbose
Error: Current design is not defined. (UID-4)
0
############################# Preview DFT ##############################
preview_dft -show scan_summary
Error: Current design is not defined. (UID-4)
0
############################# Insert DFT ###############################
insert_dft
Error: Current design is not defined. (UID-4)
0
######################## Optimize Logic post DFT #######################
compile_ultra -scan -incremental
Error: Current design is not defined. (UID-4)
0
###################### Design Rule Checking post DFT ###################
dft_drc -verbose -coverage_estimate 
Error: Current design is not defined. (UID-4)
0
#############################################################################
# Write out Design after initial compile
#############################################################################
#Avoid Writing assign statements in the netlist
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Error: No files or designs were specified. (UID-22)
0
write_file -format verilog -hierarchy -output netlists/$top_module.v
Error: No files or designs were specified. (UID-22)
0
write_sdf  sdf/$top_module.sdf
Error: Current design is not defined. (UID-4)
0
write_sdc  -nosplit sdc/$top_module.sdc
Error: Current design is not defined. (UID-4)
0
set_svf -off
1
####################### reporting ##########################################
cd Reports
report_area -hierarchy > area_dft.rpt
report_power -hierarchy > power_dft.rpt
report_timing -delay_type min > hold_dft.rpt
report_timing -delay_type max > setup_dft.rpt
report_clock -attributes > clocks_dft.rpt
report_constraint -all_violators > constraints_dft.rpt
cd ..
################# starting graphical user interface #######################
#gui_start
exit

Memory usage for main task 267 Mbytes.
Memory usage for this session 267 Mbytes.
CPU usage for this session 3 seconds ( 0.00 hours ).

Thank you...
