
*** Running vivado
    with args -log hwcosim_top_wrapper.vds -m64 -mode batch -messageDb vivado.pb -notrace -source hwcosim_top_wrapper.tcl


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source hwcosim_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zaid/MTP/myrepo/sysgen/netlist/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zaid/Vivado/2016.1/data/sysgen/hwcosim_ip_repos'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zaid/Vivado/2016.1/data/ip'.
Command: synth_design -top hwcosim_top_wrapper -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2016.10' and will expire in -132 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10147 
WARNING: [Synth 8-2611] redeclaration of ansi port phase_per_sample is not allowed [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:367]
WARNING: [Synth 8-2611] redeclaration of ansi port stb_in is not allowed [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:477]
WARNING: [Synth 8-976] wr_G2_3 has already been declared [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:637]
WARNING: [Synth 8-2654] second declaration of wr_G2_3 ignored [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:637]
INFO: [Synth 8-994] wr_G2_3 is declared here [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:637]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:234]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:320]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:321]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:332]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:333]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:368]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:418]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:451]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:496]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:497]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:526]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:567]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:568]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:581]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:582]
WARNING: [Synth 8-2507] parameter declaration becomes local in acquire with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:583]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_CIRC_ROT with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:858]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_CIRC_ROT with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:859]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_CIRC_ROT with formal parameter declaration list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:860]
WARNING: [Synth 8-1958] event expressions must result in a singular type [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:1437]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1122.980 ; gain = 236.125 ; free physical = 1732 ; free virtual = 10733
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hwcosim_top_wrapper' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/hdl/hwcosim_top_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/hdl/hwcosim_top_wrapper.v:21]
INFO: [Synth 8-638] synthesizing module 'hwcosim_top' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/hdl/hwcosim_top.v:13]
INFO: [Synth 8-638] synthesizing module 'hwcosim_top_axis_data_fifo_rx_0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_rx_0/synth/hwcosim_top_axis_data_fifo_rx_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_data_fifo_v1_1_9_axis_data_fifo' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_data_fifo_v1_1/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:62]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_data_fifo_v1_1/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:181]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v:65]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (1#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (2#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_aclken_converter_wrapper' (3#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_aclken_converter_wrapper.v:65]
INFO: [Synth 8-256] done synthesizing module 'axis_data_fifo_v1_1_9_axis_data_fifo' (32#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_data_fifo_v1_1/hdl/verilog/axis_data_fifo_v1_1_axis_data_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top_axis_data_fifo_rx_0' (33#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_rx_0/synth/hwcosim_top_axis_data_fifo_rx_0.v:57]
WARNING: [Synth 8-350] instance 'axis_data_fifo_rx' of module 'hwcosim_top_axis_data_fifo_rx_0' requires 15 connections, but only 12 given [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/hdl/hwcosim_top.v:69]
INFO: [Synth 8-638] synthesizing module 'hwcosim_top_axis_data_fifo_tx_0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_tx_0/synth/hwcosim_top_axis_data_fifo_tx_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top_axis_data_fifo_tx_0' (34#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_tx_0/synth/hwcosim_top_axis_data_fifo_tx_0.v:57]
WARNING: [Synth 8-350] instance 'axis_data_fifo_tx' of module 'hwcosim_top_axis_data_fifo_tx_0' requires 15 connections, but only 11 given [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/hdl/hwcosim_top.v:82]
INFO: [Synth 8-638] synthesizing module 'hwcosim_top_axis_dwidth_converter_rx_0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_dwidth_converter_rx_0/synth/hwcosim_top_axis_dwidth_converter_rx_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_7_axis_dwidth_converter' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_7_axisc_upsizer' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_7_axisc_upsizer' (35#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_8_axis_register_slice' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized0' (35#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_8_axisc_register_slice' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_8_axisc_register_slice' (36#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized0' (36#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_8_axis_register_slice' (37#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_8_axis_register_slice__parameterized0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized1' (37#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_8_axisc_register_slice__parameterized0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_8_axisc_register_slice__parameterized0' (37#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized1' (37#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_8_axis_register_slice__parameterized0' (37#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_7_axis_dwidth_converter' (38#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top_axis_dwidth_converter_rx_0' (39#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_dwidth_converter_rx_0/synth/hwcosim_top_axis_dwidth_converter_rx_0.v:57]
WARNING: [Synth 8-350] instance 'axis_dwidth_converter_rx' of module 'hwcosim_top_axis_dwidth_converter_rx_0' requires 11 connections, but only 10 given [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/hdl/hwcosim_top.v:94]
INFO: [Synth 8-638] synthesizing module 'hwcosim_top_axis_dwidth_converter_tx_0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_dwidth_converter_tx_0/synth/hwcosim_top_axis_dwidth_converter_tx_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_7_axis_dwidth_converter__parameterized0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-638] synthesizing module 'axis_dwidth_converter_v1_1_7_axisc_downsizer' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_7_axisc_downsizer' (40#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_8_axis_register_slice__parameterized1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector__parameterized2' (40#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_axis2vector.v:66]
INFO: [Synth 8-638] synthesizing module 'axis_register_slice_v1_1_8_axisc_register_slice__parameterized1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_8_axisc_register_slice__parameterized1' (40#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axisc_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis__parameterized2' (40#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_infrastructure_v1_1/hdl/verilog/axis_infrastructure_v1_1_util_vector2axis.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_register_slice_v1_1_8_axis_register_slice__parameterized1' (40#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_register_slice_v1_1/hdl/verilog/axis_register_slice_v1_1_axis_register_slice.v:66]
INFO: [Synth 8-256] done synthesizing module 'axis_dwidth_converter_v1_1_7_axis_dwidth_converter__parameterized0' (40#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axis_dwidth_converter.v:67]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top_axis_dwidth_converter_tx_0' (41#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_dwidth_converter_tx_0/synth/hwcosim_top_axis_dwidth_converter_tx_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hwcosim_top_hwc_jtag_axi_transport_0_0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_hwc_jtag_axi_transport_0_0/synth/hwcosim_top_hwc_jtag_axi_transport_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hwc_jtag_axi_transport' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/hwc_jtag_axi_transport_v1_2/sources_1/imports/new/hwc_jtag_axi_transport.v:23]
INFO: [Synth 8-638] synthesizing module 'BSCANE2' [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:422]
INFO: [Synth 8-256] done synthesizing module 'BSCANE2' (42#1) [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:422]
INFO: [Synth 8-256] done synthesizing module 'hwc_jtag_axi_transport' (43#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/hwc_jtag_axi_transport_v1_2/sources_1/imports/new/hwc_jtag_axi_transport.v:23]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top_hwc_jtag_axi_transport_0_0' (44#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_hwc_jtag_axi_transport_0_0/synth/hwcosim_top_hwc_jtag_axi_transport_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hwcosim_top_hwcosim_cmd_proc_0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_hwcosim_cmd_proc_0/synth/hwcosim_top_hwcosim_cmd_proc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'hwcosim_cmd_proc' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/hwcosim_cmd_proc_v1_2/hwcosim_cmd_proc.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/hwcosim_cmd_proc_v1_2/hwcosim_cmd_proc.v:156]
WARNING: [Synth 8-567] referenced signal 'resetn' should be on the sensitivity list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/hwcosim_cmd_proc_v1_2/hwcosim_cmd_proc.v:149]
WARNING: [Synth 8-567] referenced signal 'rx_tlast_recvd' should be on the sensitivity list [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/hwcosim_cmd_proc_v1_2/hwcosim_cmd_proc.v:149]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/hwcosim_cmd_proc_v1_2/hwcosim_cmd_proc.v:317]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/hwcosim_cmd_proc_v1_2/hwcosim_cmd_proc.v:362]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/hwcosim_cmd_proc_v1_2/hwcosim_cmd_proc.v:411]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_cmd_proc' (45#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/hwcosim_cmd_proc_v1_2/hwcosim_cmd_proc.v:23]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top_hwcosim_cmd_proc_0' (46#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_hwcosim_cmd_proc_0/synth/hwcosim_top_hwcosim_cmd_proc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'reset_gen_imp_1WK4TX6' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/hdl/hwcosim_top.v:187]
INFO: [Synth 8-638] synthesizing module 'hwcosim_top_proc_sys_reset_0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_proc_sys_reset_0/synth/hwcosim_top_proc_sys_reset_0.vhd:71]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:140' bound to instance 'U0' of component 'proc_sys_reset' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_proc_sys_reset_0/synth/hwcosim_top_proc_sys_reset_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-3491] module 'SRL16' declared at '/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:190]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (47#1) [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:43294]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:514]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:545]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:554]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:564]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:574]
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (48#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (49#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd:138]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (50#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (51#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (52#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top_proc_sys_reset_0' (53#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_proc_sys_reset_0/synth/hwcosim_top_proc_sys_reset_0.vhd:71]
WARNING: [Synth 8-350] instance 'proc_sys_reset' of module 'hwcosim_top_proc_sys_reset_0' requires 10 connections, but only 6 given [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/hdl/hwcosim_top.v:203]
INFO: [Synth 8-638] synthesizing module 'hwcosim_top_xlconstant_0_0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_xlconstant_0_0/sim/hwcosim_top_xlconstant_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'xlconstant' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'xlconstant' (54#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v:23]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top_xlconstant_0_0' (55#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_xlconstant_0_0/sim/hwcosim_top_xlconstant_0_0.v:56]
INFO: [Synth 8-256] done synthesizing module 'reset_gen_imp_1WK4TX6' (56#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/hdl/hwcosim_top.v:187]
INFO: [Synth 8-638] synthesizing module 'hwcosim_top_sum_1_0_0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/synth/hwcosim_top_sum_1_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'sum_1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1.v:457]
INFO: [Synth 8-638] synthesizing module 'sum_1_axi_lite_interface' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:1090]
INFO: [Synth 8-638] synthesizing module 'memmap_clk_ctrl' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:1030]
INFO: [Synth 8-638] synthesizing module 'BUFGCTRL' [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:661]
INFO: [Synth 8-256] done synthesizing module 'BUFGCTRL' (57#1) [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:661]
INFO: [Synth 8-256] done synthesizing module 'memmap_clk_ctrl' (58#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:1030]
INFO: [Synth 8-256] done synthesizing module 'sum_1_axi_lite_interface' (59#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:1090]
INFO: [Synth 8-638] synthesizing module 'sum_1_default_clock_driver' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1.v:422]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/xlclockdriver_rd.v:22]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:45]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (60#1) [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:3965]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (61#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:45]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (62#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (63#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/xlclockdriver_rd.v:22]
WARNING: [Synth 8-350] instance 'clockdriver_x0' of module 'xlclockdriver' requires 7 connections, but only 5 given [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1.v:435]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver__parameterized0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/xlclockdriver_rd.v:22]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized0' (63#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (63#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized2' (63#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized3' (63#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized4' (63#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized5' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized5' (63#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized6' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized6' (63#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized7' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized7' (63#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized8' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized8' (63#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized9' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized9' (63#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/synth_reg_w_init.v:3]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver__parameterized0' (63#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/xlclockdriver_rd.v:22]
WARNING: [Synth 8-350] instance 'clockdriver' of module 'xlclockdriver' requires 7 connections, but only 5 given [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1.v:446]
INFO: [Synth 8-256] done synthesizing module 'sum_1_default_clock_driver' (64#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1.v:422]
INFO: [Synth 8-638] synthesizing module 'sum_1_struct' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1.v:7]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_ac2e9d5d48' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:39]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_ac2e9d5d48' (65#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:39]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_e99010f12d' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:47]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_e99010f12d' (66#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:47]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_fc4affc38a' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:55]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_fc4affc38a' (67#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:55]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_09bde90a1c' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:63]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_09bde90a1c' (68#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:63]
INFO: [Synth 8-638] synthesizing module 'sum_1_xlcounter_free' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:1487]
INFO: [Synth 8-638] synthesizing module 'sum_1_c_counter_binary_v12_0_i0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/sum_1_c_counter_binary_v12_0_i0/synth/sum_1_c_counter_binary_v12_0_i0.vhd:68]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_9' declared at '/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/sum_1_c_counter_binary_v12_0_i0/c_counter_binary_v12_0_9/hdl/c_counter_binary_v12_0.vhd:54' bound to instance 'U0' of component 'c_counter_binary_v12_0_9' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/sum_1_c_counter_binary_v12_0_i0/synth/sum_1_c_counter_binary_v12_0_i0.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'sum_1_c_counter_binary_v12_0_i0' (76#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/sum_1_c_counter_binary_v12_0_i0/synth/sum_1_c_counter_binary_v12_0_i0.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'sum_1_xlcounter_free' (77#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:1487]
WARNING: [Synth 8-350] instance 'counter' of module 'sum_1_xlcounter_free' requires 9 connections, but only 6 given [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1.v:143]
INFO: [Synth 8-638] synthesizing module 'sum_1_xldpram' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:1525]
INFO: [Synth 8-638] synthesizing module 'sum_1_blk_mem_gen_v8_3_i0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/sum_1_blk_mem_gen_v8_3_i0/synth/sum_1_blk_mem_gen_v8_3_i0.vhd:73]
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_3_2' declared at '/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/blk_mem_gen_v8_3/hdl/blk_mem_gen_v8_3.vhd:71' bound to instance 'U0' of component 'blk_mem_gen_v8_3_2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/sum_1_blk_mem_gen_v8_3_i0/synth/sum_1_blk_mem_gen_v8_3_i0.vhd:241]
INFO: [Synth 8-256] done synthesizing module 'sum_1_blk_mem_gen_v8_3_i0' (81#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/sum_1_blk_mem_gen_v8_3_i0/synth/sum_1_blk_mem_gen_v8_3_i0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'sum_1_xldpram' (82#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:1525]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_2bb2ac50e0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:71]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_2bb2ac50e0' (83#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:71]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_45f4b84e39' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:103]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_45f4b84e39' (84#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:103]
INFO: [Synth 8-638] synthesizing module 'acquire' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:165]
INFO: [Synth 8-3876] $readmem data file '/home/zaid/MTP/myrepo/sysgen/Angles.hex' is read successfully [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:254]
INFO: [Synth 8-3876] $readmem data file '/home/zaid/MTP/myrepo/sysgen/GA.hex' is read successfully [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:255]
INFO: [Synth 8-3876] $readmem data file '/home/zaid/MTP/myrepo/sysgen/GB.hex' is read successfully [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:256]
INFO: [Synth 8-638] synthesizing module 'CORDIC_CIRC_ROT' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:847]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_CIRC_ROT' (85#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:847]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
WARNING: [Synth 8-605] same-named implicit nets 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
INFO: [Synth 8-556] previous implicit net 'wr_G2_4' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:641]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
INFO: [Synth 8-556] previous implicit net 'intermediate0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:689]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
INFO: [Synth 8-556] previous implicit net 'intermediate1' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:690]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
INFO: [Synth 8-556] previous implicit net 'intermediate2' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:691]
WARNING: [Synth 8-605] same-named implicit nets 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Common 17-14] Message 'Synth 8-605' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-556] previous implicit net 'intermediate3' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:692]
INFO: [Common 17-14] Message 'Synth 8-556' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'acquire' (86#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:165]
INFO: [Synth 8-256] done synthesizing module 'sum_1_struct' (87#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1.v:7]
INFO: [Synth 8-256] done synthesizing module 'sum_1' (88#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1.v:457]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top_sum_1_0_0' (89#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/synth/hwcosim_top_sum_1_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'hwcosim_top_sys_clk_wiz_0' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sys_clk_wiz_0/hwcosim_top_sys_clk_wiz_0.v:70]
INFO: [Synth 8-638] synthesizing module 'hwcosim_top_sys_clk_wiz_0_clk_wiz' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sys_clk_wiz_0/hwcosim_top_sys_clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14160]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (90#1) [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:14160]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (91#1) [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (92#1) [/home/zaid/Vivado/2016.1/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top_sys_clk_wiz_0_clk_wiz' (93#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sys_clk_wiz_0/hwcosim_top_sys_clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top_sys_clk_wiz_0' (94#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sys_clk_wiz_0/hwcosim_top_sys_clk_wiz_0.v:70]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top' (95#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/hdl/hwcosim_top.v:13]
INFO: [Synth 8-256] done synthesizing module 'hwcosim_top_wrapper' (96#1) [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/hdl/hwcosim_top_wrapper.v:12]
WARNING: [Synth 8-3331] design acquire has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_relational_45f4b84e39 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_relational_45f4b84e39 has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_relational_45f4b84e39 has unconnected port clr
WARNING: [Synth 8-3331] design sysgen_inverter_2bb2ac50e0 has unconnected port clk
WARNING: [Synth 8-3331] design sysgen_inverter_2bb2ac50e0 has unconnected port ce
WARNING: [Synth 8-3331] design sysgen_inverter_2bb2ac50e0 has unconnected port clr
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[15]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[191]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[190]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[189]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[188]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[187]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[186]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[185]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[184]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[183]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[182]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[181]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[180]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[179]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[178]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[177]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[176]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[175]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[174]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[173]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[172]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[171]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[170]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[169]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[168]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[167]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[166]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[165]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[164]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[163]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[162]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[161]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[160]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[159]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[158]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[157]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[156]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[155]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[154]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[153]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[152]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[151]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[150]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[149]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[148]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[147]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[146]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[145]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[144]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[143]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[142]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[141]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[140]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[139]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[138]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[137]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[136]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[135]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[134]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[133]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[132]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[131]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[130]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[129]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[128]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[127]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[126]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[125]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[124]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[123]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[122]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[121]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:09 ; elapsed = 00:04:13 . Memory (MB): peak = 1979.965 ; gain = 1093.109 ; free physical = 861 ; free virtual = 9877
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:18 ; elapsed = 00:04:22 . Memory (MB): peak = 1979.965 ; gain = 1093.109 ; free physical = 862 ; free virtual = 9878
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 272 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sys_clk_wiz_0/hwcosim_top_sys_clk_wiz_0_board.xdc] for cell 'hwcosim_top_i/sys_clk_wiz/inst'
Finished Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sys_clk_wiz_0/hwcosim_top_sys_clk_wiz_0_board.xdc] for cell 'hwcosim_top_i/sys_clk_wiz/inst'
Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sys_clk_wiz_0/hwcosim_top_sys_clk_wiz_0.xdc] for cell 'hwcosim_top_i/sys_clk_wiz/inst'
Finished Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sys_clk_wiz_0/hwcosim_top_sys_clk_wiz_0.xdc] for cell 'hwcosim_top_i/sys_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sys_clk_wiz_0/hwcosim_top_sys_clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hwcosim_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hwcosim_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_rx_0/hwcosim_top_axis_data_fifo_rx_0/hwcosim_top_axis_data_fifo_rx_0.xdc] for cell 'hwcosim_top_i/axis_data_fifo_rx/inst'
Finished Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_rx_0/hwcosim_top_axis_data_fifo_rx_0/hwcosim_top_axis_data_fifo_rx_0.xdc] for cell 'hwcosim_top_i/axis_data_fifo_rx/inst'
Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_tx_0/hwcosim_top_axis_data_fifo_tx_0/hwcosim_top_axis_data_fifo_tx_0.xdc] for cell 'hwcosim_top_i/axis_data_fifo_tx/inst'
Finished Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_tx_0/hwcosim_top_axis_data_fifo_tx_0/hwcosim_top_axis_data_fifo_tx_0.xdc] for cell 'hwcosim_top_i/axis_data_fifo_tx/inst'
Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_proc_sys_reset_0/hwcosim_top_proc_sys_reset_0_board.xdc] for cell 'hwcosim_top_i/reset_gen/proc_sys_reset/U0'
Finished Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_proc_sys_reset_0/hwcosim_top_proc_sys_reset_0_board.xdc] for cell 'hwcosim_top_i/reset_gen/proc_sys_reset/U0'
Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_proc_sys_reset_0/hwcosim_top_proc_sys_reset_0.xdc] for cell 'hwcosim_top_i/reset_gen/proc_sys_reset/U0'
Finished Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_proc_sys_reset_0/hwcosim_top_proc_sys_reset_0.xdc] for cell 'hwcosim_top_i/reset_gen/proc_sys_reset/U0'
Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/constrs/sum_1.xdc] for cell 'hwcosim_top_i/sum_1_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/constrs/sum_1.xdc:2]
Finished Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/constrs/sum_1.xdc] for cell 'hwcosim_top_i/sum_1_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_sum_1_0_0/constrs/sum_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hwcosim_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hwcosim_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/constrs_1/imports/sysgen/sum_1_clock.xdc]
Finished Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/constrs_1/imports/sysgen/sum_1_clock.xdc]
Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/constrs_1/imports/common/jtag_hwcosim_top.xdc]
Finished Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/constrs_1/imports/common/jtag_hwcosim_top.xdc]
Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hwcosim_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hwcosim_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_rx_0/hwcosim_top_axis_data_fifo_rx_0/hwcosim_top_axis_data_fifo_rx_0_clocks.xdc] for cell 'hwcosim_top_i/axis_data_fifo_rx/inst'
Finished Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_rx_0/hwcosim_top_axis_data_fifo_rx_0/hwcosim_top_axis_data_fifo_rx_0_clocks.xdc] for cell 'hwcosim_top_i/axis_data_fifo_rx/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_rx_0/hwcosim_top_axis_data_fifo_rx_0/hwcosim_top_axis_data_fifo_rx_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hwcosim_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hwcosim_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_tx_0/hwcosim_top_axis_data_fifo_tx_0/hwcosim_top_axis_data_fifo_tx_0_clocks.xdc] for cell 'hwcosim_top_i/axis_data_fifo_tx/inst'
Finished Parsing XDC File [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_tx_0/hwcosim_top_axis_data_fifo_tx_0/hwcosim_top_axis_data_fifo_tx_0_clocks.xdc] for cell 'hwcosim_top_i/axis_data_fifo_tx/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ip/hwcosim_top_axis_data_fifo_tx_0/hwcosim_top_axis_data_fifo_tx_0/hwcosim_top_axis_data_fifo_tx_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/hwcosim_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/hwcosim_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2431.215 ; gain = 0.000 ; free physical = 488 ; free virtual = 9504
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:05:28 ; elapsed = 00:05:25 . Memory (MB): peak = 2431.215 ; gain = 1544.359 ; free physical = 481 ; free virtual = 9498
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:05:28 ; elapsed = 00:05:25 . Memory (MB): peak = 2450.852 ; gain = 1563.996 ; free physical = 479 ; free virtual = 9495
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sys_clk_wiz/inst. (constraint file  /home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.runs/synth_1/dont_touch.xdc, line 48).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/axis_data_fifo_rx/inst. (constraint file  /home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/axis_data_fifo_tx/inst. (constraint file  /home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.runs/synth_1/dont_touch.xdc, line 66).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/reset_gen/proc_sys_reset/U0. (constraint file  /home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sum_1_0/inst. (constraint file  /home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for hwcosim_top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/axis_data_fifo_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/axis_data_fifo_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/axis_dwidth_converter_rx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/axis_dwidth_converter_tx. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/hwc_jtag_axi_transport_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/hwcosim_cmd_proc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/reset_gen/proc_sys_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/reset_gen/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sum_1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sum_1_0/inst/sum_1_struct/counter/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram1/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram2/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram3/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram4/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram5/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram6/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sum_1_0/inst/sum_1_struct/dual_port_ram7/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for hwcosim_top_i/sys_clk_wiz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:05:29 ; elapsed = 00:05:26 . Memory (MB): peak = 2450.852 ; gain = 1563.996 ; free physical = 381 ; free virtual = 9390
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "leaving_empty_fwft" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axis_dwidth_converter_v1_1_7_axisc_upsizer'
INFO: [Synth 8-5544] ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r0_reg_sel0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_byte_order_reg_reg[0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_byte_order_reg_reg[1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_byte_order_reg_reg[2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_byte_order_reg_reg[3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_shift_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tx_shift_reg" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rx_fifo_tready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_lite_awvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_lite_arvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_lite_wvalid" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "axi_lite_rready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "num_words" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rw_addr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rw_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "rx_tlast_recvd" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd:222]
INFO: [Synth 8-5587] ROM size for "dec_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "dec_r" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "slv_reg_array_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "temp_ce_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:999]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:997]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:998]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:999]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:998]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:997]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:999]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:997]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:998]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:999]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:998]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:997]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:999]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:997]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:998]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:999]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:998]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:997]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:999]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:997]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:998]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:999]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:998]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:997]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:999]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:997]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:998]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:999]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:998]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:997]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:999]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:997]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:998]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:385]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:378]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:372]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/user_company/sum_1_v1_0/hdl/sum_1_entity_declarations.v:713]
INFO: [Common 17-14] Message 'Synth 8-5818' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "rg_G1_nextiter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "angincr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "rg_G1_nextiter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "angincr" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                SM_RESET |                            00010 |                              000
                 SM_IDLE |                            00001 |                              001
               SM_ACTIVE |                            01000 |                              101
                  SM_END |                            00100 |                              011
        SM_END_TO_ACTIVE |                            10000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axis_dwidth_converter_v1_1_7_axisc_upsizer'
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/hwcosim_cmd_proc_v1_2/hwcosim_cmd_proc.v:153]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:07:38 ; elapsed = 00:07:49 . Memory (MB): peak = 2450.852 ; gain = 1563.996 ; free physical = 140 ; free virtual = 7544
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |acquire__GB0                           |           1|     26613|
|2     |acquire__GB1                           |           1|     21086|
|3     |acquire__GB2                           |           1|     27305|
|4     |acquire__GB3                           |           1|     22359|
|5     |acquire__GB4                           |           1|     24364|
|6     |acquire__GB5                           |           1|      6552|
|7     |acquire__GB6                           |           1|     24159|
|8     |acquire__GB7                           |           1|      7955|
|9     |acquire__GB8                           |           1|     23044|
|10    |acquire__GB9                           |           1|      8697|
|11    |acquire__GB10                          |           1|      8008|
|12    |acquire__GB11                          |           1|     17177|
|13    |acquire__GB12                          |           1|     12757|
|14    |acquire__GB13                          |           1|     11640|
|15    |acquire__GB14                          |           1|     10180|
|16    |acquire__GB15                          |           1|     11976|
|17    |acquire__GB16                          |           1|     28489|
|18    |acquire__GB17                          |           1|     14048|
|19    |acquire__GB18                          |           1|     11259|
|20    |acquire__GB19                          |           1|     14949|
|21    |acquire__GB20                          |           1|     17495|
|22    |acquire__GB21                          |           1|     17260|
|23    |acquire__GB22                          |           1|     17361|
|24    |acquire__GB23                          |           1|     14927|
|25    |acquire__GB24                          |           1|     25090|
|26    |acquire__GB25                          |           1|     22439|
|27    |acquire__GB26                          |           1|     16874|
|28    |acquire__GB27                          |           1|      3865|
|29    |acquire__GB28                          |           1|     11216|
|30    |acquire__GB29                          |           1|     25052|
|31    |acquire__GB30                          |           1|     29141|
|32    |acquire__GB31                          |           1|     19658|
|33    |acquire__GB32                          |           1|      5257|
|34    |acquire__GB33                          |           1|       279|
|35    |acquire__GB34                          |           1|      5140|
|36    |acquire__GB35                          |           1|     21164|
|37    |acquire__GB36                          |           1|      5698|
|38    |acquire__GB37                          |           1|     31594|
|39    |acquire__GB38                          |           1|     21164|
|40    |acquire__GB39                          |           1|      5698|
|41    |acquire__GB40                          |           1|     19536|
|42    |acquire__GB41                          |           1|      5698|
|43    |acquire__GB42                          |           1|      6512|
|44    |acquire__GB43                          |           1|      8954|
|45    |acquire__GB44                          |           1|     10582|
|46    |acquire__GB45                          |           1|     13024|
|47    |acquire__GB46                          |           1|     16280|
|48    |acquire__GB47                          |           1|     20350|
|49    |acquire__GB48                          |           1|     22792|
|50    |acquire__GB49                          |           1|     14231|
|51    |sum_1_struct__GC0                      |           1|      4952|
|52    |sum_1__GC0                             |           1|      3213|
|53    |hwcosim_top_sys_clk_wiz_0_clk_wiz__GC0 |           1|         3|
|54    |hwcosim_top__GC0                       |           1|      4076|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:08:11 ; elapsed = 00:08:22 . Memory (MB): peak = 2450.852 ; gain = 1563.996 ; free physical = 159 ; free virtual = 7567
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clockdriver/temp_ce_vec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_array_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "dec_w" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_dest_reg[0:0]' into 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_id_reg[0:0]' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:331]
INFO: [Synth 8-4471] merging register 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_user_reg[0:0]' into 'inst/gen_upsizer_conversion.axisc_upsizer_0/r0_strb_reg[0:0]' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_upsizer.v:332]
INFO: [Synth 8-4471] merging register 'inst/gen_downsizer_conversion.axisc_downsizer_0/r0_dest_reg[0:0]' into 'inst/gen_downsizer_conversion.axisc_downsizer_0/r0_id_reg[0:0]' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v:292]
INFO: [Synth 8-4471] merging register 'inst/gen_downsizer_conversion.axisc_downsizer_0/r1_dest_reg[0:0]' into 'inst/gen_downsizer_conversion.axisc_downsizer_0/r1_id_reg[0:0]' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v:292]
INFO: [Synth 8-4471] merging register 'inst/gen_downsizer_conversion.axisc_downsizer_0/r0_user_reg[3:0]' into 'inst/gen_downsizer_conversion.axisc_downsizer_0/r0_strb_reg[3:0]' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v:293]
INFO: [Synth 8-4471] merging register 'inst/gen_downsizer_conversion.axisc_downsizer_0/r1_user_reg[0:0]' into 'inst/gen_downsizer_conversion.axisc_downsizer_0/r1_strb_reg[0:0]' [/home/zaid/MTP/myrepo/sysgen/netlist/hwcosim/sum_1.srcs/sources_1/bd/hwcosim_top/ipshared/xilinx.com/axis_dwidth_converter_v1_1/hdl/verilog/axis_dwidth_converter_v1_1_axisc_downsizer.v:293]
INFO: [Synth 8-5546] ROM "rg_G1_nextiter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:08:42 ; elapsed = 00:09:23 . Memory (MB): peak = 2450.859 ; gain = 1564.004 ; free physical = 196 ; free virtual = 7226
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:08:42 ; elapsed = 00:09:24 . Memory (MB): peak = 2450.859 ; gain = 1564.004 ; free physical = 196 ; free virtual = 7226

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |acquire__GB0                           |           1|     27985|
|2     |acquire__GB1                           |           1|     22506|
|3     |acquire__GB2                           |           1|     28869|
|4     |acquire__GB3                           |           1|     23767|
|5     |acquire__GB4                           |           1|     25980|
|6     |acquire__GB5                           |           1|      6993|
|7     |acquire__GB6                           |           1|     25791|
|8     |acquire__GB7                           |           1|      8445|
|9     |acquire__GB8                           |           1|     24539|
|10    |acquire__GB9                           |           1|      9287|
|11    |acquire__GB10                          |           1|      8547|
|12    |acquire__GB11                          |           1|     17913|
|13    |acquire__GB12                          |           1|     13616|
|14    |acquire__GB13                          |           1|     12305|
|15    |acquire__GB14                          |           1|     10866|
|16    |acquire__GB15                          |           1|     12784|
|17    |acquire__GB16                          |           1|     30333|
|18    |acquire__GB17                          |           1|     15028|
|19    |acquire__GB18                          |           1|     11945|
|20    |acquire__GB19                          |           1|     15940|
|21    |acquire__GB20                          |           1|     18671|
|22    |acquire__GB21                          |           1|     17917|
|23    |acquire__GB22                          |           1|     18534|
|24    |acquire__GB23                          |           1|     15919|
|25    |acquire__GB24                          |           1|     26510|
|26    |acquire__GB25                          |           1|     23618|
|27    |acquire__GB26                          |           1|     18050|
|28    |acquire__GB27                          |           1|      4081|
|29    |acquire__GB28                          |           1|     12000|
|30    |acquire__GB29                          |           1|     26477|
|31    |acquire__GB30                          |           1|     30807|
|32    |acquire__GB31                          |           1|     20531|
|33    |acquire__GB32                          |           1|      5424|
|34    |acquire__GB33                          |           1|       667|
|35    |acquire__GB34                          |           1|      5196|
|36    |acquire__GB35                          |           1|     20956|
|37    |acquire__GB36                          |           1|      5642|
|38    |acquire__GB37                          |           1|     32903|
|39    |acquire__GB38                          |           1|     20956|
|40    |acquire__GB39                          |           1|      5642|
|41    |acquire__GB40                          |           1|     19344|
|42    |acquire__GB41                          |           1|      5642|
|43    |acquire__GB42                          |           1|      6448|
|44    |acquire__GB43                          |           1|      8866|
|45    |acquire__GB44                          |           1|     10478|
|46    |acquire__GB45                          |           1|     12896|
|47    |acquire__GB46                          |           1|     16120|
|48    |acquire__GB47                          |           1|     20150|
|49    |acquire__GB48                          |           1|     22568|
|50    |acquire__GB49                          |           1|     15048|
|51    |sum_1_struct__GC0                      |           1|      4570|
|52    |sum_1__GC0                             |           1|      3495|
|53    |hwcosim_top_sys_clk_wiz_0_clk_wiz__GC0 |           1|         3|
|54    |hwcosim_top__GC0                       |           1|      4072|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/i_51/sum_1_axi_lite_interface/axi_rresp_reg[0]' (FDRE) to 'hwcosim_top_i/sum_1_0/inst/i_51/sum_1_axi_lite_interface/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwcosim_top_i/sum_1_0/inst/i_51/\sum_1_axi_lite_interface/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/i_51/sum_1_axi_lite_interface/axi_bresp_reg[0]' (FDRE) to 'hwcosim_top_i/sum_1_0/inst/i_51/sum_1_axi_lite_interface/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwcosim_top_i/sum_1_0/inst/i_51/\sum_1_axi_lite_interface/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg) is unused and will be removed from module fifo_generator_v13_1_0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg) is unused and will be removed from module fifo_generator_v13_1_0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg) is unused and will be removed from module fifo_generator_v13_1_0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg) is unused and will be removed from module fifo_generator_v13_1_0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg) is unused and will be removed from module fifo_generator_v13_1_0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg) is unused and will be removed from module fifo_generator_v13_1_0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_reg) is unused and will be removed from module fifo_generator_v13_1_0.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg) is unused and will be removed from module fifo_generator_v13_1_0__2.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg) is unused and will be removed from module fifo_generator_v13_1_0__2.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg) is unused and will be removed from module fifo_generator_v13_1_0__2.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg) is unused and will be removed from module fifo_generator_v13_1_0__2.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg) is unused and will be removed from module fifo_generator_v13_1_0__2.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/reset_gen_ic.rstblk_cc/ngwrdrst.grst.g7serrst.rd_rst_asreg_d2_reg) is unused and will be removed from module fifo_generator_v13_1_0__2.
WARNING: [Synth 8-3332] Sequential element (inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_reg) is unused and will be removed from module fifo_generator_v13_1_0__2.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (hwcosim_top_i/i_0/axis_dwidth_converter_rx/\inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (hwcosim_top_i/i_0/axis_dwidth_converter_rx/\inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[0] )
INFO: [Synth 8-3332] Sequential element (inst/gen_upsizer_conversion.axisc_upsizer_0/r0_keep_reg[0]) is unused and will be removed from module hwcosim_top_axis_dwidth_converter_rx_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_upsizer_conversion.axisc_upsizer_0/acc_keep_reg[0]) is unused and will be removed from module hwcosim_top_axis_dwidth_converter_rx_0.
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/i_0/axis_dwidth_converter_tx/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[2]' (FDRE) to 'hwcosim_top_i/i_0/axis_dwidth_converter_tx/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/i_0/axis_dwidth_converter_tx/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[1]' (FDRE) to 'hwcosim_top_i/i_0/axis_dwidth_converter_tx/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (hwcosim_top_i/i_0/axis_dwidth_converter_tx/\inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[3] )
INFO: [Synth 8-3332] Sequential element (inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[3]) is unused and will be removed from module hwcosim_top_axis_dwidth_converter_tx_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[2]) is unused and will be removed from module hwcosim_top_axis_dwidth_converter_tx_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[1]) is unused and will be removed from module hwcosim_top_axis_dwidth_converter_tx_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_reg[0]) is unused and will be removed from module hwcosim_top_axis_dwidth_converter_tx_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_downsizer_conversion.axisc_downsizer_0/r0_id_reg[0]) is unused and will be removed from module hwcosim_top_axis_dwidth_converter_tx_0.
INFO: [Synth 8-3332] Sequential element (inst/gen_downsizer_conversion.axisc_downsizer_0/r1_id_reg[0]) is unused and will be removed from module hwcosim_top_axis_dwidth_converter_tx_0.
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/i_0/reset_gen/proc_sys_reset/U0/SEQ/pr_dec_reg[1]' (FD) to 'hwcosim_top_i/i_0/reset_gen/proc_sys_reset/U0/SEQ/bsr_dec_reg[1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/i_0/reset_gen/proc_sys_reset/U0/SEQ/bsr_dec_reg[1]' (FD) to 'hwcosim_top_i/i_0/reset_gen/proc_sys_reset/U0/SEQ/core_dec_reg[1]'
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (SEQ/bsr_dec_reg[1]) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (SEQ/pr_dec_reg[1]) is unused and will be removed from module proc_sys_reset.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/\angle_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (temp_reg)
INFO: [Synth 8-3886] merging instance 'temp_reg' (FD) to 'phase_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\phase_reg[0][0] )
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][3]) is unused and will be removed from module CORDIC_CIRC_ROT__1.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][2]) is unused and will be removed from module CORDIC_CIRC_ROT__1.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][1]) is unused and will be removed from module CORDIC_CIRC_ROT__1.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][0]) is unused and will be removed from module CORDIC_CIRC_ROT__1.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].y_reg[4][3]) is unused and will be removed from module CORDIC_CIRC_ROT__1.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].y_reg[4][2]) is unused and will be removed from module CORDIC_CIRC_ROT__1.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].y_reg[4][1]) is unused and will be removed from module CORDIC_CIRC_ROT__1.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].y_reg[4][0]) is unused and will be removed from module CORDIC_CIRC_ROT__1.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][3]) is unused and will be removed from module CORDIC_CIRC_ROT__2.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][2]) is unused and will be removed from module CORDIC_CIRC_ROT__2.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][1]) is unused and will be removed from module CORDIC_CIRC_ROT__2.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][0]) is unused and will be removed from module CORDIC_CIRC_ROT__2.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].y_reg[4][3]) is unused and will be removed from module CORDIC_CIRC_ROT__2.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].y_reg[4][2]) is unused and will be removed from module CORDIC_CIRC_ROT__2.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].y_reg[4][1]) is unused and will be removed from module CORDIC_CIRC_ROT__2.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].y_reg[4][0]) is unused and will be removed from module CORDIC_CIRC_ROT__2.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][3]) is unused and will be removed from module CORDIC_CIRC_ROT__3.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][2]) is unused and will be removed from module CORDIC_CIRC_ROT__3.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][1]) is unused and will be removed from module CORDIC_CIRC_ROT__3.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].x_reg[4][0]) is unused and will be removed from module CORDIC_CIRC_ROT__3.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].y_reg[4][3]) is unused and will be removed from module CORDIC_CIRC_ROT__3.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].y_reg[4][2]) is unused and will be removed from module CORDIC_CIRC_ROT__3.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].y_reg[4][1]) is unused and will be removed from module CORDIC_CIRC_ROT__3.
WARNING: [Synth 8-3332] Sequential element (STAGES[3].y_reg[4][0]) is unused and will be removed from module CORDIC_CIRC_ROT__3.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR /\STAGES[0].z_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'CORDIC_ROTOR[1].ROTOR/STAGES[0].z_reg[1][0]' (FD) to 'CORDIC_ROTOR[1].ROTOR/STAGES[1].z_reg[2][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR /\STAGES[1].z_reg[2][0] )
WARNING: [Synth 8-3332] Sequential element (STAGES[1].z_reg[2][0]) is unused and will be removed from module CORDIC_CIRC_ROT__1.
WARNING: [Synth 8-3332] Sequential element (STAGES[0].z_reg[1][0]) is unused and will be removed from module CORDIC_CIRC_ROT__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CORDIC_ROTOR[1].ROTOR /\STAGES[2].z_reg[3][0] )
WARNING: [Synth 8-3332] Sequential element (STAGES[2].z_reg[3][0]) is unused and will be removed from module CORDIC_CIRC_ROT__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_146/\read_pointer_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:10:02 ; elapsed = 00:13:33 . Memory (MB): peak = 3013.684 ; gain = 2126.828 ; free physical = 153 ; free virtual = 5656
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:10:02 ; elapsed = 00:13:33 . Memory (MB): peak = 3013.684 ; gain = 2126.828 ; free physical = 152 ; free virtual = 5656

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |acquire__GB0                           |           1|     18313|
|2     |acquire__GB1                           |           1|     11798|
|3     |acquire__GB2                           |           1|     26103|
|4     |acquire__GB3                           |           1|     12280|
|5     |acquire__GB4                           |           1|     13586|
|6     |acquire__GB5                           |           1|      3844|
|7     |acquire__GB6                           |           1|     15565|
|8     |acquire__GB7                           |           1|      4946|
|9     |acquire__GB8                           |           1|     15921|
|10    |acquire__GB9                           |           1|      5136|
|11    |acquire__GB10                          |           1|      4698|
|12    |acquire__GB11                          |           1|     12724|
|13    |acquire__GB12                          |           1|      9972|
|14    |acquire__GB13                          |           1|     11080|
|15    |acquire__GB14                          |           1|      5964|
|16    |acquire__GB15                          |           1|      6676|
|17    |acquire__GB16                          |           1|     20805|
|18    |acquire__GB17                          |           1|      8041|
|19    |acquire__GB18                          |           1|      7044|
|20    |acquire__GB19                          |           1|      8323|
|21    |acquire__GB20                          |           1|      9878|
|22    |acquire__GB21                          |           1|      8945|
|23    |acquire__GB22                          |           1|      9887|
|24    |acquire__GB23                          |           1|      8304|
|25    |acquire__GB24                          |           1|     23784|
|26    |acquire__GB25                          |           1|     11624|
|27    |acquire__GB26                          |           1|      9651|
|28    |acquire__GB27                          |           1|      3684|
|29    |acquire__GB28                          |           1|      6393|
|30    |acquire__GB29                          |           1|     23834|
|31    |acquire__GB30                          |           1|     16567|
|32    |acquire__GB31                          |           1|     10786|
|33    |acquire__GB32                          |           1|      2906|
|34    |acquire__GB33                          |           1|       647|
|35    |acquire__GB34                          |           1|      2295|
|36    |acquire__GB35                          |           1|      8701|
|37    |acquire__GB36                          |           1|      2339|
|38    |acquire__GB37                          |           1|     16983|
|39    |acquire__GB38                          |           1|      8702|
|40    |acquire__GB39                          |           1|      2353|
|41    |acquire__GB40                          |           1|      8039|
|42    |acquire__GB41                          |           1|      2347|
|43    |acquire__GB42                          |           1|      2679|
|44    |acquire__GB43                          |           1|      3684|
|45    |acquire__GB44                          |           1|      4341|
|46    |acquire__GB45                          |           1|      5356|
|47    |acquire__GB46                          |           1|      6691|
|48    |acquire__GB47                          |           1|      8365|
|49    |acquire__GB48                          |           1|      9354|
|50    |acquire__GB49                          |           1|     13589|
|51    |sum_1_struct__GC0                      |           1|      3478|
|52    |sum_1__GC0                             |           1|      1343|
|53    |hwcosim_top_sys_clk_wiz_0_clk_wiz__GC0 |           1|         3|
|54    |hwcosim_top__GC0                       |           1|      2506|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'axis_data_fifo_rx/inst/gen_fifo_generator.fifo_generator_inst/s_aresetn' to pin 'axis_data_fifo_rx/inst/in00_inferred/i_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'axis_data_fifo_tx/inst/gen_fifo_generator.fifo_generator_inst/s_aresetn' to pin 'axis_data_fifo_tx/inst/in00_inferred/i_0/O'
INFO: [Synth 8-5820] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:10:16 ; elapsed = 00:14:27 . Memory (MB): peak = 3146.973 ; gain = 2260.117 ; free physical = 156 ; free virtual = 5466
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/phase_per_sample_reg[24]' (FDE) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/phase_per_sample_reg[29]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/phase_per_sample_reg[25]' (FDE) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/phase_per_sample_reg[29]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/phase_per_sample_reg[26]' (FDE) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/phase_per_sample_reg[29]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/phase_per_sample_reg[27]' (FDE) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/phase_per_sample_reg[29]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/phase_per_sample_reg[28]' (FDE) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/phase_per_sample_reg[29]'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:03 ; elapsed = 00:15:28 . Memory (MB): peak = 3253.973 ; gain = 2367.117 ; free physical = 138 ; free virtual = 5406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |acquire__GB0                           |           1|     18313|
|2     |acquire__GB1                           |           1|     11798|
|3     |acquire__GB2                           |           1|     25732|
|4     |acquire__GB3                           |           1|     12217|
|5     |acquire__GB4                           |           1|     13529|
|6     |acquire__GB5                           |           1|      3844|
|7     |acquire__GB6                           |           1|     15504|
|8     |acquire__GB7                           |           1|      4946|
|9     |acquire__GB8                           |           1|     15840|
|10    |acquire__GB9                           |           1|      5136|
|11    |acquire__GB10                          |           1|      4698|
|12    |acquire__GB11                          |           1|     12724|
|13    |acquire__GB12                          |           1|      9972|
|14    |acquire__GB13                          |           1|     10919|
|15    |acquire__GB14                          |           1|      5964|
|16    |acquire__GB15                          |           1|      6676|
|17    |acquire__GB16                          |           1|     20644|
|18    |acquire__GB17                          |           1|      8041|
|19    |acquire__GB18                          |           1|      7044|
|20    |acquire__GB19                          |           1|      8292|
|21    |acquire__GB20                          |           1|      9878|
|22    |acquire__GB21                          |           1|      8744|
|23    |acquire__GB22                          |           1|      9887|
|24    |acquire__GB23                          |           1|      8276|
|25    |acquire__GB24                          |           1|     23415|
|26    |acquire__GB25                          |           1|     11624|
|27    |acquire__GB26                          |           1|      9651|
|28    |acquire__GB27                          |           1|      3622|
|29    |acquire__GB28                          |           1|      6393|
|30    |acquire__GB29                          |           1|     23482|
|31    |acquire__GB30                          |           1|     16456|
|32    |acquire__GB31                          |           1|     10701|
|33    |acquire__GB32                          |           1|      2892|
|34    |acquire__GB33                          |           1|       647|
|35    |acquire__GB34                          |           1|      2290|
|36    |acquire__GB35                          |           1|      8701|
|37    |acquire__GB36                          |           1|      2339|
|38    |acquire__GB37                          |           1|     16983|
|39    |acquire__GB38                          |           1|      8702|
|40    |acquire__GB39                          |           1|      2353|
|41    |acquire__GB40                          |           1|      8039|
|42    |acquire__GB41                          |           1|      2347|
|43    |acquire__GB42                          |           1|      2679|
|44    |acquire__GB43                          |           1|      3684|
|45    |acquire__GB44                          |           1|      4341|
|46    |acquire__GB45                          |           1|      5356|
|47    |acquire__GB46                          |           1|      6691|
|48    |acquire__GB47                          |           1|      8365|
|49    |acquire__GB48                          |           1|      9354|
|50    |acquire__GB49                          |           1|     13398|
|51    |sum_1_struct__GC0                      |           1|      3478|
|52    |sum_1__GC0                             |           1|      1343|
|53    |hwcosim_top_sys_clk_wiz_0_clk_wiz__GC0 |           1|         3|
|54    |hwcosim_top__GC0                       |           1|      2506|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[32].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[122].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[130].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[130].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[130].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[130].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[164].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[95].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[95].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[155].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[155].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[155].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[155].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[79].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[79].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[79].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[79].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[43].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[43].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[43].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[43].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[107].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[107].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[153].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[153].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[96].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[96].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[96].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[96].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[106].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[106].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[106].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[106].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[73].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[73].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[203].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[203].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[234].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[234].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[90].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[90].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[71].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[117].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[117].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[30].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[30].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[247].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[247].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[147].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[34].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[34].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[34].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[34].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[197].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[197].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[230].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[230].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[24].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[230].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[207].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[207].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[162].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[162].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[13].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[13].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[7].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[7].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[51].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[51].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[173].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[173].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[9].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[9].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[51].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[51].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[160].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[160].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[160].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[160].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[9].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[9].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[45].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[45].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[36].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[36].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[13].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[13].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[215].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[215].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[215].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[215].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[36].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[36].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[68].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[68].temp1_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[204].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[204].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[2].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[2].temp1_reg_rep_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sum_1_struct/black_box/Adders[46].temp1_reg_rep (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[0].strobe_reg[1][1]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[0].strobe_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[0].strobe_reg[1][1]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[0].strobe_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[0].strobe_reg[1][2]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[0].strobe_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[0].strobe_reg[1][2]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[0].strobe_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[0].strobe_reg[1][3]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[0].strobe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[0].strobe_reg[1][3]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[0].strobe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[0].strobe_reg[1][0]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[0].strobe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[0].strobe_reg[1][0]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[0].strobe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[1].strobe_reg[2][1]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[1].strobe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[1].strobe_reg[2][1]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[1].strobe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[1].strobe_reg[2][2]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[1].strobe_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[1].strobe_reg[2][2]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[1].strobe_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[1].strobe_reg[2][3]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[1].strobe_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[1].strobe_reg[2][3]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[1].strobe_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[1].strobe_reg[2][0]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[1].strobe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[1].strobe_reg[2][0]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[1].strobe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[2].strobe_reg[3][1]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[2].strobe_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[2].strobe_reg[3][1]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[2].strobe_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[2].strobe_reg[3][2]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[2].strobe_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[2].strobe_reg[3][2]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[2].strobe_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[2].strobe_reg[3][3]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[2].strobe_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[2].strobe_reg[3][3]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[2].strobe_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[2].strobe_reg[3][0]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[2].strobe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[2].strobe_reg[3][0]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[2].strobe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[3].strobe_reg[4][1]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[3].strobe_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[3].strobe_reg[4][1]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][2]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[3].strobe_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[3].strobe_reg[4][2]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[3].strobe_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[3].strobe_reg[4][3]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][3]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[3].strobe_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[3].strobe_reg[4][0]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[3].strobe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[3].strobe_reg[4][0]' (FD) to 'hwcosim_top_i/sum_1_0/inst/black_boxi_31/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]'
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:12:40 ; elapsed = 00:22:07 . Memory (MB): peak = 3314.953 ; gain = 2428.098 ; free physical = 141 ; free virtual = 4639
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:12:40 ; elapsed = 00:22:07 . Memory (MB): peak = 3314.953 ; gain = 2428.098 ; free physical = 141 ; free virtual = 4639

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |acquire__GB0  |           1|      8661|
|2     |acquire__GB1  |           1|      5992|
|3     |acquire__GB2  |           1|      5855|
|4     |acquire__GB3  |           1|      6077|
|5     |acquire__GB4  |           1|      6669|
|6     |acquire__GB6  |           1|      5998|
|7     |acquire__GB8  |           1|      6081|
|8     |acquire__GB11 |           1|      5993|
|9     |acquire__GB13 |           1|      2487|
|10    |acquire__GB16 |           1|      6761|
|11    |acquire__GB24 |           1|      5340|
|12    |acquire__GB25 |           1|      6133|
|13    |acquire__GB29 |           1|      5338|
|14    |acquire__GB30 |           1|      9028|
|15    |acquire__GB31 |           1|      5795|
|16    |acquire__GB37 |           1|      8114|
|17    |acquire__GB49 |           1|      3043|
+------+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:12:40 ; elapsed = 00:22:07 . Memory (MB): peak = 3314.953 ; gain = 2428.098 ; free physical = 140 ; free virtual = 4639
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[0].strobe_reg[1][1]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[0].strobe_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[1].strobe_reg[2][1]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[1].strobe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[2].strobe_reg[3][1]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[2].strobe_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[0].strobe_reg[1][2]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[0].strobe_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[0].strobe_reg[1][0]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[0].strobe_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][1]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[3].strobe_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[1].strobe_reg[2][2]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[1].strobe_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[0].strobe_reg[1][3]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[0].strobe_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[1].strobe_reg[2][0]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[1].strobe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[2].strobe_reg[3][2]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[2].strobe_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[1].strobe_reg[2][3]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[1].strobe_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[2].strobe_reg[3][0]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[2].strobe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[3].strobe_reg[4][2]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[4].ROTOR/STAGES[3].strobe_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[2].strobe_reg[3][3]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[2].strobe_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[3].strobe_reg[4][0]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[3].strobe_reg[4][3]' (FD) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/CORDIC_ROTOR[3].ROTOR/STAGES[3].strobe_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/phase_per_sample_reg[29]' (FDSE) to 'hwcosim_top_i/sum_1_0/inst/sum_1_struct/black_box/phase_per_sample_reg[31]'
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/phase_per_sample_reg[29]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[0].strobe_reg[1][1]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[1].strobe_reg[2][1]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[2].strobe_reg[3][1]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[1].ROTOR/STAGES[3].strobe_reg[4][1]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[0].strobe_reg[1][2]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[0].strobe_reg[1][0]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[1].strobe_reg[2][2]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[0].strobe_reg[1][3]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[1].strobe_reg[2][0]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[2].strobe_reg[3][2]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[1].strobe_reg[2][3]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[2].strobe_reg[3][0]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[3].strobe_reg[4][2]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[2].strobe_reg[3][3]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[3].strobe_reg[4][0]) is unused and will be removed from module sum_1.
WARNING: [Synth 8-3332] Sequential element (sum_1_struct/black_box/CORDIC_ROTOR[2].ROTOR/STAGES[3].strobe_reg[4][3]) is unused and will be removed from module sum_1.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:13:23 ; elapsed = 00:23:02 . Memory (MB): peak = 3470.938 ; gain = 2584.082 ; free physical = 816 ; free virtual = 5347
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:13:26 ; elapsed = 00:23:05 . Memory (MB): peak = 3470.938 ; gain = 2584.082 ; free physical = 806 ; free virtual = 5340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:14:23 ; elapsed = 00:24:08 . Memory (MB): peak = 3470.938 ; gain = 2584.082 ; free physical = 733 ; free virtual = 5290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:14:26 ; elapsed = 00:24:11 . Memory (MB): peak = 3470.938 ; gain = 2584.082 ; free physical = 728 ; free virtual = 5291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:14:34 ; elapsed = 00:24:20 . Memory (MB): peak = 3470.938 ; gain = 2584.082 ; free physical = 723 ; free virtual = 5290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:14:36 ; elapsed = 00:24:22 . Memory (MB): peak = 3470.938 ; gain = 2584.082 ; free physical = 723 ; free virtual = 5290
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BSCANE2    |     1|
|2     |BUFG       |     3|
|3     |BUFGCTRL   |     1|
|4     |CARRY4     | 22956|
|5     |LUT1       | 25044|
|6     |LUT2       | 24039|
|7     |LUT3       | 39296|
|8     |LUT4       | 18896|
|9     |LUT5       | 11402|
|10    |LUT6       | 38810|
|11    |MMCME2_ADV |     1|
|12    |MUXCY      |    63|
|13    |MUXF7      |  4628|
|14    |MUXF8      |   960|
|15    |RAMB18E1   |    26|
|16    |RAMB18E1_1 |    20|
|17    |RAMB18E1_2 |   105|
|18    |RAMB18E1_3 |   109|
|19    |RAMB36E1   |   130|
|20    |RAMB36E1_1 |    24|
|21    |RAMB36E1_2 |    24|
|22    |SRL16      |     1|
|23    |SRL16E     |     4|
|24    |XORCY      |    16|
|25    |FDCE       |   335|
|26    |FDPE       |    58|
|27    |FDR        |     8|
|28    |FDRE       | 49171|
|29    |FDSE       |  4118|
|30    |LDC        |     4|
|31    |LDP        |     1|
|32    |IBUFDS     |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:14:36 ; elapsed = 00:24:22 . Memory (MB): peak = 3470.938 ; gain = 2584.082 ; free physical = 723 ; free virtual = 5290
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 65 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:13:23 ; elapsed = 00:23:16 . Memory (MB): peak = 3474.852 ; gain = 1985.809 ; free physical = 706 ; free virtual = 5281
Synthesis Optimization Complete : Time (s): cpu = 00:14:36 ; elapsed = 00:24:30 . Memory (MB): peak = 3474.852 ; gain = 2587.996 ; free physical = 697 ; free virtual = 5281
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23489 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 20 instances
  FDR => FDRE: 8 instances
  LDC => LDCE: 4 instances
  LDP => LDPE: 1 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
640 Infos, 299 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:16:00 ; elapsed = 00:27:47 . Memory (MB): peak = 3494.949 ; gain = 2517.586 ; free physical = 3494 ; free virtual = 8854
write_checkpoint: Time (s): cpu = 00:00:59 ; elapsed = 00:00:38 . Memory (MB): peak = 3526.965 ; gain = 32.016 ; free physical = 3437 ; free virtual = 8832
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3526.965 ; gain = 0.000 ; free physical = 3424 ; free virtual = 8832
INFO: [Common 17-206] Exiting Vivado at Sun Mar 12 17:55:26 2017...
