
template.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c6c8  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  0800c850  0800c850  0001c850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c920  0800c920  000200a8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c920  0800c920  0001c920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c928  0800c928  000200a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c928  0800c928  0001c928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c92c  0800c92c  0001c92c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a8  20000000  0800c930  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b60  200000a8  0800c9d8  000200a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000c08  0800c9d8  00020c08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002c432  00000000  00000000  000200d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004f16  00000000  00000000  0004c50a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002298  00000000  00000000  00051420  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00002068  00000000  00000000  000536b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0003006e  00000000  00000000  00055720  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001d536  00000000  00000000  0008578e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0011a2ac  00000000  00000000  000a2cc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001bcf70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009760  00000000  00000000  001bcfec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000a8 	.word	0x200000a8
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c838 	.word	0x0800c838

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	200000ac 	.word	0x200000ac
 80001c4:	0800c838 	.word	0x0800c838

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2iz>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a7c:	d215      	bcs.n	8000aaa <__aeabi_d2iz+0x36>
 8000a7e:	d511      	bpl.n	8000aa4 <__aeabi_d2iz+0x30>
 8000a80:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a84:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a88:	d912      	bls.n	8000ab0 <__aeabi_d2iz+0x3c>
 8000a8a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a92:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000a9e:	bf18      	it	ne
 8000aa0:	4240      	negne	r0, r0
 8000aa2:	4770      	bx	lr
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aae:	d105      	bne.n	8000abc <__aeabi_d2iz+0x48>
 8000ab0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	bf08      	it	eq
 8000ab6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aba:	4770      	bx	lr
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_uldivmod>:
 8000ac4:	b953      	cbnz	r3, 8000adc <__aeabi_uldivmod+0x18>
 8000ac6:	b94a      	cbnz	r2, 8000adc <__aeabi_uldivmod+0x18>
 8000ac8:	2900      	cmp	r1, #0
 8000aca:	bf08      	it	eq
 8000acc:	2800      	cmpeq	r0, #0
 8000ace:	bf1c      	itt	ne
 8000ad0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ad4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad8:	f000 b972 	b.w	8000dc0 <__aeabi_idiv0>
 8000adc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae4:	f000 f806 	bl	8000af4 <__udivmoddi4>
 8000ae8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr

08000af4 <__udivmoddi4>:
 8000af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af8:	9e08      	ldr	r6, [sp, #32]
 8000afa:	4604      	mov	r4, r0
 8000afc:	4688      	mov	r8, r1
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d14b      	bne.n	8000b9a <__udivmoddi4+0xa6>
 8000b02:	428a      	cmp	r2, r1
 8000b04:	4615      	mov	r5, r2
 8000b06:	d967      	bls.n	8000bd8 <__udivmoddi4+0xe4>
 8000b08:	fab2 f282 	clz	r2, r2
 8000b0c:	b14a      	cbz	r2, 8000b22 <__udivmoddi4+0x2e>
 8000b0e:	f1c2 0720 	rsb	r7, r2, #32
 8000b12:	fa01 f302 	lsl.w	r3, r1, r2
 8000b16:	fa20 f707 	lsr.w	r7, r0, r7
 8000b1a:	4095      	lsls	r5, r2
 8000b1c:	ea47 0803 	orr.w	r8, r7, r3
 8000b20:	4094      	lsls	r4, r2
 8000b22:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b26:	0c23      	lsrs	r3, r4, #16
 8000b28:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b2c:	fa1f fc85 	uxth.w	ip, r5
 8000b30:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b34:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b38:	fb07 f10c 	mul.w	r1, r7, ip
 8000b3c:	4299      	cmp	r1, r3
 8000b3e:	d909      	bls.n	8000b54 <__udivmoddi4+0x60>
 8000b40:	18eb      	adds	r3, r5, r3
 8000b42:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b46:	f080 811b 	bcs.w	8000d80 <__udivmoddi4+0x28c>
 8000b4a:	4299      	cmp	r1, r3
 8000b4c:	f240 8118 	bls.w	8000d80 <__udivmoddi4+0x28c>
 8000b50:	3f02      	subs	r7, #2
 8000b52:	442b      	add	r3, r5
 8000b54:	1a5b      	subs	r3, r3, r1
 8000b56:	b2a4      	uxth	r4, r4
 8000b58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b64:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b68:	45a4      	cmp	ip, r4
 8000b6a:	d909      	bls.n	8000b80 <__udivmoddi4+0x8c>
 8000b6c:	192c      	adds	r4, r5, r4
 8000b6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b72:	f080 8107 	bcs.w	8000d84 <__udivmoddi4+0x290>
 8000b76:	45a4      	cmp	ip, r4
 8000b78:	f240 8104 	bls.w	8000d84 <__udivmoddi4+0x290>
 8000b7c:	3802      	subs	r0, #2
 8000b7e:	442c      	add	r4, r5
 8000b80:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b84:	eba4 040c 	sub.w	r4, r4, ip
 8000b88:	2700      	movs	r7, #0
 8000b8a:	b11e      	cbz	r6, 8000b94 <__udivmoddi4+0xa0>
 8000b8c:	40d4      	lsrs	r4, r2
 8000b8e:	2300      	movs	r3, #0
 8000b90:	e9c6 4300 	strd	r4, r3, [r6]
 8000b94:	4639      	mov	r1, r7
 8000b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9a:	428b      	cmp	r3, r1
 8000b9c:	d909      	bls.n	8000bb2 <__udivmoddi4+0xbe>
 8000b9e:	2e00      	cmp	r6, #0
 8000ba0:	f000 80eb 	beq.w	8000d7a <__udivmoddi4+0x286>
 8000ba4:	2700      	movs	r7, #0
 8000ba6:	e9c6 0100 	strd	r0, r1, [r6]
 8000baa:	4638      	mov	r0, r7
 8000bac:	4639      	mov	r1, r7
 8000bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb2:	fab3 f783 	clz	r7, r3
 8000bb6:	2f00      	cmp	r7, #0
 8000bb8:	d147      	bne.n	8000c4a <__udivmoddi4+0x156>
 8000bba:	428b      	cmp	r3, r1
 8000bbc:	d302      	bcc.n	8000bc4 <__udivmoddi4+0xd0>
 8000bbe:	4282      	cmp	r2, r0
 8000bc0:	f200 80fa 	bhi.w	8000db8 <__udivmoddi4+0x2c4>
 8000bc4:	1a84      	subs	r4, r0, r2
 8000bc6:	eb61 0303 	sbc.w	r3, r1, r3
 8000bca:	2001      	movs	r0, #1
 8000bcc:	4698      	mov	r8, r3
 8000bce:	2e00      	cmp	r6, #0
 8000bd0:	d0e0      	beq.n	8000b94 <__udivmoddi4+0xa0>
 8000bd2:	e9c6 4800 	strd	r4, r8, [r6]
 8000bd6:	e7dd      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000bd8:	b902      	cbnz	r2, 8000bdc <__udivmoddi4+0xe8>
 8000bda:	deff      	udf	#255	; 0xff
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	2a00      	cmp	r2, #0
 8000be2:	f040 808f 	bne.w	8000d04 <__udivmoddi4+0x210>
 8000be6:	1b49      	subs	r1, r1, r5
 8000be8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bec:	fa1f f885 	uxth.w	r8, r5
 8000bf0:	2701      	movs	r7, #1
 8000bf2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bf6:	0c23      	lsrs	r3, r4, #16
 8000bf8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bfc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c00:	fb08 f10c 	mul.w	r1, r8, ip
 8000c04:	4299      	cmp	r1, r3
 8000c06:	d907      	bls.n	8000c18 <__udivmoddi4+0x124>
 8000c08:	18eb      	adds	r3, r5, r3
 8000c0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x122>
 8000c10:	4299      	cmp	r1, r3
 8000c12:	f200 80cd 	bhi.w	8000db0 <__udivmoddi4+0x2bc>
 8000c16:	4684      	mov	ip, r0
 8000c18:	1a59      	subs	r1, r3, r1
 8000c1a:	b2a3      	uxth	r3, r4
 8000c1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c20:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c24:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c28:	fb08 f800 	mul.w	r8, r8, r0
 8000c2c:	45a0      	cmp	r8, r4
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x14c>
 8000c30:	192c      	adds	r4, r5, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x14a>
 8000c38:	45a0      	cmp	r8, r4
 8000c3a:	f200 80b6 	bhi.w	8000daa <__udivmoddi4+0x2b6>
 8000c3e:	4618      	mov	r0, r3
 8000c40:	eba4 0408 	sub.w	r4, r4, r8
 8000c44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c48:	e79f      	b.n	8000b8a <__udivmoddi4+0x96>
 8000c4a:	f1c7 0c20 	rsb	ip, r7, #32
 8000c4e:	40bb      	lsls	r3, r7
 8000c50:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c54:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c58:	fa01 f407 	lsl.w	r4, r1, r7
 8000c5c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c60:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c64:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c68:	4325      	orrs	r5, r4
 8000c6a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c6e:	0c2c      	lsrs	r4, r5, #16
 8000c70:	fb08 3319 	mls	r3, r8, r9, r3
 8000c74:	fa1f fa8e 	uxth.w	sl, lr
 8000c78:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c7c:	fb09 f40a 	mul.w	r4, r9, sl
 8000c80:	429c      	cmp	r4, r3
 8000c82:	fa02 f207 	lsl.w	r2, r2, r7
 8000c86:	fa00 f107 	lsl.w	r1, r0, r7
 8000c8a:	d90b      	bls.n	8000ca4 <__udivmoddi4+0x1b0>
 8000c8c:	eb1e 0303 	adds.w	r3, lr, r3
 8000c90:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c94:	f080 8087 	bcs.w	8000da6 <__udivmoddi4+0x2b2>
 8000c98:	429c      	cmp	r4, r3
 8000c9a:	f240 8084 	bls.w	8000da6 <__udivmoddi4+0x2b2>
 8000c9e:	f1a9 0902 	sub.w	r9, r9, #2
 8000ca2:	4473      	add	r3, lr
 8000ca4:	1b1b      	subs	r3, r3, r4
 8000ca6:	b2ad      	uxth	r5, r5
 8000ca8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cac:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cb4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cb8:	45a2      	cmp	sl, r4
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1da>
 8000cbc:	eb1e 0404 	adds.w	r4, lr, r4
 8000cc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cc4:	d26b      	bcs.n	8000d9e <__udivmoddi4+0x2aa>
 8000cc6:	45a2      	cmp	sl, r4
 8000cc8:	d969      	bls.n	8000d9e <__udivmoddi4+0x2aa>
 8000cca:	3802      	subs	r0, #2
 8000ccc:	4474      	add	r4, lr
 8000cce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cd2:	fba0 8902 	umull	r8, r9, r0, r2
 8000cd6:	eba4 040a 	sub.w	r4, r4, sl
 8000cda:	454c      	cmp	r4, r9
 8000cdc:	46c2      	mov	sl, r8
 8000cde:	464b      	mov	r3, r9
 8000ce0:	d354      	bcc.n	8000d8c <__udivmoddi4+0x298>
 8000ce2:	d051      	beq.n	8000d88 <__udivmoddi4+0x294>
 8000ce4:	2e00      	cmp	r6, #0
 8000ce6:	d069      	beq.n	8000dbc <__udivmoddi4+0x2c8>
 8000ce8:	ebb1 050a 	subs.w	r5, r1, sl
 8000cec:	eb64 0403 	sbc.w	r4, r4, r3
 8000cf0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cf4:	40fd      	lsrs	r5, r7
 8000cf6:	40fc      	lsrs	r4, r7
 8000cf8:	ea4c 0505 	orr.w	r5, ip, r5
 8000cfc:	e9c6 5400 	strd	r5, r4, [r6]
 8000d00:	2700      	movs	r7, #0
 8000d02:	e747      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d04:	f1c2 0320 	rsb	r3, r2, #32
 8000d08:	fa20 f703 	lsr.w	r7, r0, r3
 8000d0c:	4095      	lsls	r5, r2
 8000d0e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d12:	fa21 f303 	lsr.w	r3, r1, r3
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	4338      	orrs	r0, r7
 8000d1c:	0c01      	lsrs	r1, r0, #16
 8000d1e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d22:	fa1f f885 	uxth.w	r8, r5
 8000d26:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d2e:	fb07 f308 	mul.w	r3, r7, r8
 8000d32:	428b      	cmp	r3, r1
 8000d34:	fa04 f402 	lsl.w	r4, r4, r2
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x256>
 8000d3a:	1869      	adds	r1, r5, r1
 8000d3c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d40:	d22f      	bcs.n	8000da2 <__udivmoddi4+0x2ae>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d92d      	bls.n	8000da2 <__udivmoddi4+0x2ae>
 8000d46:	3f02      	subs	r7, #2
 8000d48:	4429      	add	r1, r5
 8000d4a:	1acb      	subs	r3, r1, r3
 8000d4c:	b281      	uxth	r1, r0
 8000d4e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d52:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb00 f308 	mul.w	r3, r0, r8
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d907      	bls.n	8000d72 <__udivmoddi4+0x27e>
 8000d62:	1869      	adds	r1, r5, r1
 8000d64:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d68:	d217      	bcs.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d915      	bls.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	4429      	add	r1, r5
 8000d72:	1ac9      	subs	r1, r1, r3
 8000d74:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d78:	e73b      	b.n	8000bf2 <__udivmoddi4+0xfe>
 8000d7a:	4637      	mov	r7, r6
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	e709      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d80:	4607      	mov	r7, r0
 8000d82:	e6e7      	b.n	8000b54 <__udivmoddi4+0x60>
 8000d84:	4618      	mov	r0, r3
 8000d86:	e6fb      	b.n	8000b80 <__udivmoddi4+0x8c>
 8000d88:	4541      	cmp	r1, r8
 8000d8a:	d2ab      	bcs.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d8c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d90:	eb69 020e 	sbc.w	r2, r9, lr
 8000d94:	3801      	subs	r0, #1
 8000d96:	4613      	mov	r3, r2
 8000d98:	e7a4      	b.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d9a:	4660      	mov	r0, ip
 8000d9c:	e7e9      	b.n	8000d72 <__udivmoddi4+0x27e>
 8000d9e:	4618      	mov	r0, r3
 8000da0:	e795      	b.n	8000cce <__udivmoddi4+0x1da>
 8000da2:	4667      	mov	r7, ip
 8000da4:	e7d1      	b.n	8000d4a <__udivmoddi4+0x256>
 8000da6:	4681      	mov	r9, r0
 8000da8:	e77c      	b.n	8000ca4 <__udivmoddi4+0x1b0>
 8000daa:	3802      	subs	r0, #2
 8000dac:	442c      	add	r4, r5
 8000dae:	e747      	b.n	8000c40 <__udivmoddi4+0x14c>
 8000db0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000db4:	442b      	add	r3, r5
 8000db6:	e72f      	b.n	8000c18 <__udivmoddi4+0x124>
 8000db8:	4638      	mov	r0, r7
 8000dba:	e708      	b.n	8000bce <__udivmoddi4+0xda>
 8000dbc:	4637      	mov	r7, r6
 8000dbe:	e6e9      	b.n	8000b94 <__udivmoddi4+0xa0>

08000dc0 <__aeabi_idiv0>:
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop

08000dc4 <readADC>:

ADC_HandleTypeDef hadc1;

uint32_t ADCValue = 0;

uint32_t readADC() {
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
	 * Reads the ADC1 value and adds the value to the double buffer
	 *
	 */
	static int bufferIndex = 0;

	HAL_ADC_Start(&hadc1);
 8000dc8:	480b      	ldr	r0, [pc, #44]	; (8000df8 <readADC+0x34>)
 8000dca:	f002 fd79 	bl	80038c0 <HAL_ADC_Start>
	if (HAL_ADC_PollForConversion(&hadc1, 100) == HAL_OK) {
 8000dce:	2164      	movs	r1, #100	; 0x64
 8000dd0:	4809      	ldr	r0, [pc, #36]	; (8000df8 <readADC+0x34>)
 8000dd2:	f002 fe63 	bl	8003a9c <HAL_ADC_PollForConversion>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d105      	bne.n	8000de8 <readADC+0x24>
		ADCValue = HAL_ADC_GetValue(&hadc1);
 8000ddc:	4806      	ldr	r0, [pc, #24]	; (8000df8 <readADC+0x34>)
 8000dde:	f002 ff2d 	bl	8003c3c <HAL_ADC_GetValue>
 8000de2:	4602      	mov	r2, r0
 8000de4:	4b05      	ldr	r3, [pc, #20]	; (8000dfc <readADC+0x38>)
 8000de6:	601a      	str	r2, [r3, #0]
	}
	HAL_ADC_Stop(&hadc1);
 8000de8:	4803      	ldr	r0, [pc, #12]	; (8000df8 <readADC+0x34>)
 8000dea:	f002 fe23 	bl	8003a34 <HAL_ADC_Stop>
	return ADCValue;
 8000dee:	4b03      	ldr	r3, [pc, #12]	; (8000dfc <readADC+0x38>)
 8000df0:	681b      	ldr	r3, [r3, #0]
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	200000ec 	.word	0x200000ec
 8000dfc:	200000c4 	.word	0x200000c4

08000e00 <displayADC>:

void displayADC() {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
	// Shows g_ADCValue using the green led on the board as a PWM

	int onTime = ADCValue;
 8000e06:	4b16      	ldr	r3, [pc, #88]	; (8000e60 <displayADC+0x60>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	607b      	str	r3, [r7, #4]
	int offTime = 4096 - onTime;
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
 8000e12:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 8000e14:	2201      	movs	r2, #1
 8000e16:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e1a:	4812      	ldr	r0, [pc, #72]	; (8000e64 <displayADC+0x64>)
 8000e1c:	f004 f9f4 	bl	8005208 <HAL_GPIO_WritePin>
	for (int i = 0; i < onTime; i++)
 8000e20:	2300      	movs	r3, #0
 8000e22:	60fb      	str	r3, [r7, #12]
 8000e24:	e003      	b.n	8000e2e <displayADC+0x2e>
	  asm("nop");
 8000e26:	bf00      	nop
	for (int i = 0; i < onTime; i++)
 8000e28:	68fb      	ldr	r3, [r7, #12]
 8000e2a:	3301      	adds	r3, #1
 8000e2c:	60fb      	str	r3, [r7, #12]
 8000e2e:	68fa      	ldr	r2, [r7, #12]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	429a      	cmp	r2, r3
 8000e34:	dbf7      	blt.n	8000e26 <displayADC+0x26>

	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e3c:	4809      	ldr	r0, [pc, #36]	; (8000e64 <displayADC+0x64>)
 8000e3e:	f004 f9e3 	bl	8005208 <HAL_GPIO_WritePin>
	for (int i = 0; i < offTime; i++)
 8000e42:	2300      	movs	r3, #0
 8000e44:	60bb      	str	r3, [r7, #8]
 8000e46:	e003      	b.n	8000e50 <displayADC+0x50>
	  asm("nop");
 8000e48:	bf00      	nop
	for (int i = 0; i < offTime; i++)
 8000e4a:	68bb      	ldr	r3, [r7, #8]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	60bb      	str	r3, [r7, #8]
 8000e50:	68ba      	ldr	r2, [r7, #8]
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	dbf7      	blt.n	8000e48 <displayADC+0x48>
}
 8000e58:	bf00      	nop
 8000e5a:	3710      	adds	r7, #16
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}
 8000e60:	200000c4 	.word	0x200000c4
 8000e64:	48001000 	.word	0x48001000

08000e68 <ADC_Init>:
  * @param None
  * @retval None
  */

void ADC_Init(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b08a      	sub	sp, #40	; 0x28
 8000e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  __ADC_CLK_ENABLE();
 8000e6e:	4b3b      	ldr	r3, [pc, #236]	; (8000f5c <ADC_Init+0xf4>)
 8000e70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e72:	4a3a      	ldr	r2, [pc, #232]	; (8000f5c <ADC_Init+0xf4>)
 8000e74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e7a:	4b38      	ldr	r3, [pc, #224]	; (8000f5c <ADC_Init+0xf4>)
 8000e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e82:	603b      	str	r3, [r7, #0]
 8000e84:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000e86:	f107 031c 	add.w	r3, r7, #28
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]
 8000e90:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e92:	1d3b      	adds	r3, r7, #4
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]
 8000e9e:	611a      	str	r2, [r3, #16]
 8000ea0:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000ea2:	4b2f      	ldr	r3, [pc, #188]	; (8000f60 <ADC_Init+0xf8>)
 8000ea4:	4a2f      	ldr	r2, [pc, #188]	; (8000f64 <ADC_Init+0xfc>)
 8000ea6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ea8:	4b2d      	ldr	r3, [pc, #180]	; (8000f60 <ADC_Init+0xf8>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000eae:	4b2c      	ldr	r3, [pc, #176]	; (8000f60 <ADC_Init+0xf8>)
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eb4:	4b2a      	ldr	r3, [pc, #168]	; (8000f60 <ADC_Init+0xf8>)
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000eba:	4b29      	ldr	r3, [pc, #164]	; (8000f60 <ADC_Init+0xf8>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ec0:	4b27      	ldr	r3, [pc, #156]	; (8000f60 <ADC_Init+0xf8>)
 8000ec2:	2204      	movs	r2, #4
 8000ec4:	615a      	str	r2, [r3, #20]
  //hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000ec6:	4b26      	ldr	r3, [pc, #152]	; (8000f60 <ADC_Init+0xf8>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000ecc:	4b24      	ldr	r3, [pc, #144]	; (8000f60 <ADC_Init+0xf8>)
 8000ece:	2201      	movs	r2, #1
 8000ed0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ed2:	4b23      	ldr	r3, [pc, #140]	; (8000f60 <ADC_Init+0xf8>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START; // Need to run start to trigger conversion?
 8000eda:	4b21      	ldr	r3, [pc, #132]	; (8000f60 <ADC_Init+0xf8>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ee0:	4b1f      	ldr	r3, [pc, #124]	; (8000f60 <ADC_Init+0xf8>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ee6:	4b1e      	ldr	r3, [pc, #120]	; (8000f60 <ADC_Init+0xf8>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000eee:	4b1c      	ldr	r3, [pc, #112]	; (8000f60 <ADC_Init+0xf8>)
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000ef4:	4b1a      	ldr	r3, [pc, #104]	; (8000f60 <ADC_Init+0xf8>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000efc:	4818      	ldr	r0, [pc, #96]	; (8000f60 <ADC_Init+0xf8>)
 8000efe:	f002 fb8b 	bl	8003618 <HAL_ADC_Init>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <ADC_Init+0xa4>
  {
    Error_Handler();
 8000f08:	f000 ff3c 	bl	8001d84 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000f10:	f107 031c 	add.w	r3, r7, #28
 8000f14:	4619      	mov	r1, r3
 8000f16:	4812      	ldr	r0, [pc, #72]	; (8000f60 <ADC_Init+0xf8>)
 8000f18:	f003 fdf8 	bl	8004b0c <HAL_ADCEx_MultiModeConfigChannel>
 8000f1c:	4603      	mov	r3, r0
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <ADC_Init+0xbe>
  {
    Error_Handler();
 8000f22:	f000 ff2f 	bl	8001d84 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f26:	4b10      	ldr	r3, [pc, #64]	; (8000f68 <ADC_Init+0x100>)
 8000f28:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f2a:	2306      	movs	r3, #6
 8000f2c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f32:	237f      	movs	r3, #127	; 0x7f
 8000f34:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f36:	2304      	movs	r3, #4
 8000f38:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61bb      	str	r3, [r7, #24]

  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	4619      	mov	r1, r3
 8000f42:	4807      	ldr	r0, [pc, #28]	; (8000f60 <ADC_Init+0xf8>)
 8000f44:	f003 f8c0 	bl	80040c8 <HAL_ADC_ConfigChannel>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <ADC_Init+0xea>
  {
    Error_Handler();
 8000f4e:	f000 ff19 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f52:	bf00      	nop
 8000f54:	3728      	adds	r7, #40	; 0x28
 8000f56:	46bd      	mov	sp, r7
 8000f58:	bd80      	pop	{r7, pc}
 8000f5a:	bf00      	nop
 8000f5c:	40021000 	.word	0x40021000
 8000f60:	200000ec 	.word	0x200000ec
 8000f64:	50040000 	.word	0x50040000
 8000f68:	14f00020 	.word	0x14f00020
 8000f6c:	00000000 	.word	0x00000000

08000f70 <ValueDisplay>:
	 char display[6] = {'T','o','o','B','i','g'};
	 BSP_LCD_GLASS_DisplayString(&display);
}

void ValueDisplay(double value, int choice)
{
 8000f70:	b5b0      	push	{r4, r5, r7, lr}
 8000f72:	b08a      	sub	sp, #40	; 0x28
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	ed87 0b02 	vstr	d0, [r7, #8]
 8000f7a:	6078      	str	r0, [r7, #4]
	int digit3;
	int digit4;


	//too large number
	if(value >= 1500)
 8000f7c:	a3ca      	add	r3, pc, #808	; (adr r3, 80012a8 <ValueDisplay+0x338>)
 8000f7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f82:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000f86:	f7ff fd61 	bl	8000a4c <__aeabi_dcmpge>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d011      	beq.n	8000fb4 <ValueDisplay+0x44>
	{
		lcd[0] = (uint8_t) ('T');
 8000f90:	2354      	movs	r3, #84	; 0x54
 8000f92:	743b      	strb	r3, [r7, #16]
		lcd[1] = (uint8_t) ('O');
 8000f94:	234f      	movs	r3, #79	; 0x4f
 8000f96:	747b      	strb	r3, [r7, #17]
		lcd[2] = (uint8_t) ('O');
 8000f98:	234f      	movs	r3, #79	; 0x4f
 8000f9a:	74bb      	strb	r3, [r7, #18]
		lcd[3] = (uint8_t) ('B');
 8000f9c:	2342      	movs	r3, #66	; 0x42
 8000f9e:	74fb      	strb	r3, [r7, #19]
		lcd[4] = (uint8_t) ('I');
 8000fa0:	2349      	movs	r3, #73	; 0x49
 8000fa2:	753b      	strb	r3, [r7, #20]
		lcd[5] = (uint8_t) ('G');
 8000fa4:	2347      	movs	r3, #71	; 0x47
 8000fa6:	757b      	strb	r3, [r7, #21]
		BSP_LCD_GLASS_DisplayString(&lcd);
 8000fa8:	f107 0310 	add.w	r3, r7, #16
 8000fac:	4618      	mov	r0, r3
 8000fae:	f001 fb23 	bl	80025f8 <BSP_LCD_GLASS_DisplayString>
 8000fb2:	e1c9      	b.n	8001348 <ValueDisplay+0x3d8>
		return;
	}
	else
	{
		switch(menuChoice)
 8000fb4:	4bb8      	ldr	r3, [pc, #736]	; (8001298 <ValueDisplay+0x328>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	2b02      	cmp	r3, #2
 8000fba:	f000 80c0 	beq.w	800113e <ValueDisplay+0x1ce>
 8000fbe:	2b03      	cmp	r3, #3
 8000fc0:	f000 810d 	beq.w	80011de <ValueDisplay+0x26e>
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	f040 8173 	bne.w	80012b0 <ValueDisplay+0x340>
			{
			case 1:
				digit1 = value / 1000;
 8000fca:	f04f 0200 	mov.w	r2, #0
 8000fce:	4bb3      	ldr	r3, [pc, #716]	; (800129c <ValueDisplay+0x32c>)
 8000fd0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000fd4:	f7ff fbde 	bl	8000794 <__aeabi_ddiv>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	460c      	mov	r4, r1
 8000fdc:	4618      	mov	r0, r3
 8000fde:	4621      	mov	r1, r4
 8000fe0:	f7ff fd48 	bl	8000a74 <__aeabi_d2iz>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = (value - digit1 * 1000) / 100;
 8000fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000fee:	fb02 f303 	mul.w	r3, r2, r3
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f7ff fa3a 	bl	800046c <__aeabi_i2d>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	460c      	mov	r4, r1
 8000ffc:	461a      	mov	r2, r3
 8000ffe:	4623      	mov	r3, r4
 8001000:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001004:	f7ff f8e4 	bl	80001d0 <__aeabi_dsub>
 8001008:	4603      	mov	r3, r0
 800100a:	460c      	mov	r4, r1
 800100c:	4618      	mov	r0, r3
 800100e:	4621      	mov	r1, r4
 8001010:	f04f 0200 	mov.w	r2, #0
 8001014:	4ba2      	ldr	r3, [pc, #648]	; (80012a0 <ValueDisplay+0x330>)
 8001016:	f7ff fbbd 	bl	8000794 <__aeabi_ddiv>
 800101a:	4603      	mov	r3, r0
 800101c:	460c      	mov	r4, r1
 800101e:	4618      	mov	r0, r3
 8001020:	4621      	mov	r1, r4
 8001022:	f7ff fd27 	bl	8000a74 <__aeabi_d2iz>
 8001026:	4603      	mov	r3, r0
 8001028:	623b      	str	r3, [r7, #32]
				digit3 = (value - digit1 * 1000 - digit2 * 100) / 10;
 800102a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800102c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001030:	fb02 f303 	mul.w	r3, r2, r3
 8001034:	4618      	mov	r0, r3
 8001036:	f7ff fa19 	bl	800046c <__aeabi_i2d>
 800103a:	4603      	mov	r3, r0
 800103c:	460c      	mov	r4, r1
 800103e:	461a      	mov	r2, r3
 8001040:	4623      	mov	r3, r4
 8001042:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001046:	f7ff f8c3 	bl	80001d0 <__aeabi_dsub>
 800104a:	4603      	mov	r3, r0
 800104c:	460c      	mov	r4, r1
 800104e:	4625      	mov	r5, r4
 8001050:	461c      	mov	r4, r3
 8001052:	6a3b      	ldr	r3, [r7, #32]
 8001054:	2264      	movs	r2, #100	; 0x64
 8001056:	fb02 f303 	mul.w	r3, r2, r3
 800105a:	4618      	mov	r0, r3
 800105c:	f7ff fa06 	bl	800046c <__aeabi_i2d>
 8001060:	4602      	mov	r2, r0
 8001062:	460b      	mov	r3, r1
 8001064:	4620      	mov	r0, r4
 8001066:	4629      	mov	r1, r5
 8001068:	f7ff f8b2 	bl	80001d0 <__aeabi_dsub>
 800106c:	4603      	mov	r3, r0
 800106e:	460c      	mov	r4, r1
 8001070:	4618      	mov	r0, r3
 8001072:	4621      	mov	r1, r4
 8001074:	f04f 0200 	mov.w	r2, #0
 8001078:	4b8a      	ldr	r3, [pc, #552]	; (80012a4 <ValueDisplay+0x334>)
 800107a:	f7ff fb8b 	bl	8000794 <__aeabi_ddiv>
 800107e:	4603      	mov	r3, r0
 8001080:	460c      	mov	r4, r1
 8001082:	4618      	mov	r0, r3
 8001084:	4621      	mov	r1, r4
 8001086:	f7ff fcf5 	bl	8000a74 <__aeabi_d2iz>
 800108a:	4603      	mov	r3, r0
 800108c:	61fb      	str	r3, [r7, #28]
				digit4 = (value - digit1 * 1000 - digit2 * 100 - digit3 * 10) / 1;
 800108e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001090:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001094:	fb02 f303 	mul.w	r3, r2, r3
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff f9e7 	bl	800046c <__aeabi_i2d>
 800109e:	4603      	mov	r3, r0
 80010a0:	460c      	mov	r4, r1
 80010a2:	461a      	mov	r2, r3
 80010a4:	4623      	mov	r3, r4
 80010a6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80010aa:	f7ff f891 	bl	80001d0 <__aeabi_dsub>
 80010ae:	4603      	mov	r3, r0
 80010b0:	460c      	mov	r4, r1
 80010b2:	4625      	mov	r5, r4
 80010b4:	461c      	mov	r4, r3
 80010b6:	6a3b      	ldr	r3, [r7, #32]
 80010b8:	2264      	movs	r2, #100	; 0x64
 80010ba:	fb02 f303 	mul.w	r3, r2, r3
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff f9d4 	bl	800046c <__aeabi_i2d>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	4620      	mov	r0, r4
 80010ca:	4629      	mov	r1, r5
 80010cc:	f7ff f880 	bl	80001d0 <__aeabi_dsub>
 80010d0:	4603      	mov	r3, r0
 80010d2:	460c      	mov	r4, r1
 80010d4:	4625      	mov	r5, r4
 80010d6:	461c      	mov	r4, r3
 80010d8:	69fa      	ldr	r2, [r7, #28]
 80010da:	4613      	mov	r3, r2
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	4413      	add	r3, r2
 80010e0:	005b      	lsls	r3, r3, #1
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff f9c2 	bl	800046c <__aeabi_i2d>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4620      	mov	r0, r4
 80010ee:	4629      	mov	r1, r5
 80010f0:	f7ff f86e 	bl	80001d0 <__aeabi_dsub>
 80010f4:	4603      	mov	r3, r0
 80010f6:	460c      	mov	r4, r1
 80010f8:	4618      	mov	r0, r3
 80010fa:	4621      	mov	r1, r4
 80010fc:	f7ff fcba 	bl	8000a74 <__aeabi_d2iz>
 8001100:	4603      	mov	r3, r0
 8001102:	61bb      	str	r3, [r7, #24]
				digit1 += 48;
 8001104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001106:	3330      	adds	r3, #48	; 0x30
 8001108:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 800110a:	6a3b      	ldr	r3, [r7, #32]
 800110c:	3330      	adds	r3, #48	; 0x30
 800110e:	623b      	str	r3, [r7, #32]
				digit3 += 48;
 8001110:	69fb      	ldr	r3, [r7, #28]
 8001112:	3330      	adds	r3, #48	; 0x30
 8001114:	61fb      	str	r3, [r7, #28]
				digit4 += 48;
 8001116:	69bb      	ldr	r3, [r7, #24]
 8001118:	3330      	adds	r3, #48	; 0x30
 800111a:	61bb      	str	r3, [r7, #24]
				lcd[0] = (uint8_t) (digit1);
 800111c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800111e:	b2db      	uxtb	r3, r3
 8001120:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 8001122:	6a3b      	ldr	r3, [r7, #32]
 8001124:	b2db      	uxtb	r3, r3
 8001126:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) (digit3);
 8001128:	69fb      	ldr	r3, [r7, #28]
 800112a:	b2db      	uxtb	r3, r3
 800112c:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) (digit4);
 800112e:	69bb      	ldr	r3, [r7, #24]
 8001130:	b2db      	uxtb	r3, r3
 8001132:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 8001134:	2348      	movs	r3, #72	; 0x48
 8001136:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) ('z');
 8001138:	237a      	movs	r3, #122	; 0x7a
 800113a:	757b      	strb	r3, [r7, #21]
				break;
 800113c:	e0ff      	b.n	800133e <ValueDisplay+0x3ce>

			case 2:
				value = value * 2.23694 * 0.0141683;
 800113e:	a350      	add	r3, pc, #320	; (adr r3, 8001280 <ValueDisplay+0x310>)
 8001140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001144:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001148:	f7ff f9fa 	bl	8000540 <__aeabi_dmul>
 800114c:	4603      	mov	r3, r0
 800114e:	460c      	mov	r4, r1
 8001150:	4618      	mov	r0, r3
 8001152:	4621      	mov	r1, r4
 8001154:	a34c      	add	r3, pc, #304	; (adr r3, 8001288 <ValueDisplay+0x318>)
 8001156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800115a:	f7ff f9f1 	bl	8000540 <__aeabi_dmul>
 800115e:	4603      	mov	r3, r0
 8001160:	460c      	mov	r4, r1
 8001162:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	4b4e      	ldr	r3, [pc, #312]	; (80012a4 <ValueDisplay+0x334>)
 800116c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001170:	f7ff fb10 	bl	8000794 <__aeabi_ddiv>
 8001174:	4603      	mov	r3, r0
 8001176:	460c      	mov	r4, r1
 8001178:	4618      	mov	r0, r3
 800117a:	4621      	mov	r1, r4
 800117c:	f7ff fc7a 	bl	8000a74 <__aeabi_d2iz>
 8001180:	4603      	mov	r3, r0
 8001182:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 8001184:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001186:	4613      	mov	r3, r2
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	4413      	add	r3, r2
 800118c:	005b      	lsls	r3, r3, #1
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff f96c 	bl	800046c <__aeabi_i2d>
 8001194:	4603      	mov	r3, r0
 8001196:	460c      	mov	r4, r1
 8001198:	461a      	mov	r2, r3
 800119a:	4623      	mov	r3, r4
 800119c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011a0:	f7ff f816 	bl	80001d0 <__aeabi_dsub>
 80011a4:	4603      	mov	r3, r0
 80011a6:	460c      	mov	r4, r1
 80011a8:	4618      	mov	r0, r3
 80011aa:	4621      	mov	r1, r4
 80011ac:	f7ff fc62 	bl	8000a74 <__aeabi_d2iz>
 80011b0:	4603      	mov	r3, r0
 80011b2:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 80011b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b6:	3330      	adds	r3, #48	; 0x30
 80011b8:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 80011ba:	6a3b      	ldr	r3, [r7, #32]
 80011bc:	3330      	adds	r3, #48	; 0x30
 80011be:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 80011c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 80011c6:	6a3b      	ldr	r3, [r7, #32]
 80011c8:	b2db      	uxtb	r3, r3
 80011ca:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('M');
 80011cc:	234d      	movs	r3, #77	; 0x4d
 80011ce:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('P');
 80011d0:	2350      	movs	r3, #80	; 0x50
 80011d2:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 80011d4:	2348      	movs	r3, #72	; 0x48
 80011d6:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 80011d8:	2320      	movs	r3, #32
 80011da:	757b      	strb	r3, [r7, #21]
				break;
 80011dc:	e0af      	b.n	800133e <ValueDisplay+0x3ce>

			case 3:
				value = value * 3.6 * 0.0141683;
 80011de:	a32c      	add	r3, pc, #176	; (adr r3, 8001290 <ValueDisplay+0x320>)
 80011e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011e8:	f7ff f9aa 	bl	8000540 <__aeabi_dmul>
 80011ec:	4603      	mov	r3, r0
 80011ee:	460c      	mov	r4, r1
 80011f0:	4618      	mov	r0, r3
 80011f2:	4621      	mov	r1, r4
 80011f4:	a324      	add	r3, pc, #144	; (adr r3, 8001288 <ValueDisplay+0x318>)
 80011f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011fa:	f7ff f9a1 	bl	8000540 <__aeabi_dmul>
 80011fe:	4603      	mov	r3, r0
 8001200:	460c      	mov	r4, r1
 8001202:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 8001206:	f04f 0200 	mov.w	r2, #0
 800120a:	4b26      	ldr	r3, [pc, #152]	; (80012a4 <ValueDisplay+0x334>)
 800120c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001210:	f7ff fac0 	bl	8000794 <__aeabi_ddiv>
 8001214:	4603      	mov	r3, r0
 8001216:	460c      	mov	r4, r1
 8001218:	4618      	mov	r0, r3
 800121a:	4621      	mov	r1, r4
 800121c:	f7ff fc2a 	bl	8000a74 <__aeabi_d2iz>
 8001220:	4603      	mov	r3, r0
 8001222:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 8001224:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001226:	4613      	mov	r3, r2
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	4413      	add	r3, r2
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff f91c 	bl	800046c <__aeabi_i2d>
 8001234:	4603      	mov	r3, r0
 8001236:	460c      	mov	r4, r1
 8001238:	461a      	mov	r2, r3
 800123a:	4623      	mov	r3, r4
 800123c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001240:	f7fe ffc6 	bl	80001d0 <__aeabi_dsub>
 8001244:	4603      	mov	r3, r0
 8001246:	460c      	mov	r4, r1
 8001248:	4618      	mov	r0, r3
 800124a:	4621      	mov	r1, r4
 800124c:	f7ff fc12 	bl	8000a74 <__aeabi_d2iz>
 8001250:	4603      	mov	r3, r0
 8001252:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 8001254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001256:	3330      	adds	r3, #48	; 0x30
 8001258:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 800125a:	6a3b      	ldr	r3, [r7, #32]
 800125c:	3330      	adds	r3, #48	; 0x30
 800125e:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 8001260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001262:	b2db      	uxtb	r3, r3
 8001264:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 8001266:	6a3b      	ldr	r3, [r7, #32]
 8001268:	b2db      	uxtb	r3, r3
 800126a:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('K');
 800126c:	234b      	movs	r3, #75	; 0x4b
 800126e:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('M');
 8001270:	234d      	movs	r3, #77	; 0x4d
 8001272:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('H');
 8001274:	2348      	movs	r3, #72	; 0x48
 8001276:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 8001278:	2320      	movs	r3, #32
 800127a:	757b      	strb	r3, [r7, #21]
				break;
 800127c:	e05f      	b.n	800133e <ValueDisplay+0x3ce>
 800127e:	bf00      	nop
 8001280:	cc78e9f7 	.word	0xcc78e9f7
 8001284:	4001e540 	.word	0x4001e540
 8001288:	091e8cb3 	.word	0x091e8cb3
 800128c:	3f8d0445 	.word	0x3f8d0445
 8001290:	cccccccd 	.word	0xcccccccd
 8001294:	400ccccc 	.word	0x400ccccc
 8001298:	20000000 	.word	0x20000000
 800129c:	408f4000 	.word	0x408f4000
 80012a0:	40590000 	.word	0x40590000
 80012a4:	40240000 	.word	0x40240000
 80012a8:	00000000 	.word	0x00000000
 80012ac:	40977000 	.word	0x40977000

			default:
				value = 0.0141683 * value;
 80012b0:	a328      	add	r3, pc, #160	; (adr r3, 8001354 <ValueDisplay+0x3e4>)
 80012b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012ba:	f7ff f941 	bl	8000540 <__aeabi_dmul>
 80012be:	4603      	mov	r3, r0
 80012c0:	460c      	mov	r4, r1
 80012c2:	e9c7 3402 	strd	r3, r4, [r7, #8]
				digit1 = value / 10;
 80012c6:	f04f 0200 	mov.w	r2, #0
 80012ca:	4b21      	ldr	r3, [pc, #132]	; (8001350 <ValueDisplay+0x3e0>)
 80012cc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80012d0:	f7ff fa60 	bl	8000794 <__aeabi_ddiv>
 80012d4:	4603      	mov	r3, r0
 80012d6:	460c      	mov	r4, r1
 80012d8:	4618      	mov	r0, r3
 80012da:	4621      	mov	r1, r4
 80012dc:	f7ff fbca 	bl	8000a74 <__aeabi_d2iz>
 80012e0:	4603      	mov	r3, r0
 80012e2:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 = value - digit1 * 10;
 80012e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012e6:	4613      	mov	r3, r2
 80012e8:	009b      	lsls	r3, r3, #2
 80012ea:	4413      	add	r3, r2
 80012ec:	005b      	lsls	r3, r3, #1
 80012ee:	4618      	mov	r0, r3
 80012f0:	f7ff f8bc 	bl	800046c <__aeabi_i2d>
 80012f4:	4603      	mov	r3, r0
 80012f6:	460c      	mov	r4, r1
 80012f8:	461a      	mov	r2, r3
 80012fa:	4623      	mov	r3, r4
 80012fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001300:	f7fe ff66 	bl	80001d0 <__aeabi_dsub>
 8001304:	4603      	mov	r3, r0
 8001306:	460c      	mov	r4, r1
 8001308:	4618      	mov	r0, r3
 800130a:	4621      	mov	r1, r4
 800130c:	f7ff fbb2 	bl	8000a74 <__aeabi_d2iz>
 8001310:	4603      	mov	r3, r0
 8001312:	623b      	str	r3, [r7, #32]
				digit1 += 48;
 8001314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001316:	3330      	adds	r3, #48	; 0x30
 8001318:	627b      	str	r3, [r7, #36]	; 0x24
				digit2 += 48;
 800131a:	6a3b      	ldr	r3, [r7, #32]
 800131c:	3330      	adds	r3, #48	; 0x30
 800131e:	623b      	str	r3, [r7, #32]
				lcd[0] = (uint8_t) (digit1);
 8001320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001322:	b2db      	uxtb	r3, r3
 8001324:	743b      	strb	r3, [r7, #16]
				lcd[1] = (uint8_t) (digit2);
 8001326:	6a3b      	ldr	r3, [r7, #32]
 8001328:	b2db      	uxtb	r3, r3
 800132a:	747b      	strb	r3, [r7, #17]
				lcd[2] = (uint8_t) ('M');
 800132c:	234d      	movs	r3, #77	; 0x4d
 800132e:	74bb      	strb	r3, [r7, #18]
				lcd[3] = (uint8_t) ('/');
 8001330:	232f      	movs	r3, #47	; 0x2f
 8001332:	74fb      	strb	r3, [r7, #19]
				lcd[4] = (uint8_t) ('S');
 8001334:	2353      	movs	r3, #83	; 0x53
 8001336:	753b      	strb	r3, [r7, #20]
				lcd[5] = (uint8_t) (' ');
 8001338:	2320      	movs	r3, #32
 800133a:	757b      	strb	r3, [r7, #21]
				break;
 800133c:	bf00      	nop
			}
	}

	BSP_LCD_GLASS_DisplayString(&lcd);
 800133e:	f107 0310 	add.w	r3, r7, #16
 8001342:	4618      	mov	r0, r3
 8001344:	f001 f958 	bl	80025f8 <BSP_LCD_GLASS_DisplayString>
	//return;
}
 8001348:	3728      	adds	r7, #40	; 0x28
 800134a:	46bd      	mov	sp, r7
 800134c:	bdb0      	pop	{r4, r5, r7, pc}
 800134e:	bf00      	nop
 8001350:	40240000 	.word	0x40240000
 8001354:	091e8cb3 	.word	0x091e8cb3
 8001358:	3f8d0445 	.word	0x3f8d0445

0800135c <UserInterface>:

int UserInterface(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
	switch(BSP_JOY_GetState())
 8001360:	f001 f8ea 	bl	8002538 <BSP_JOY_GetState>
 8001364:	4603      	mov	r3, r0
 8001366:	3b01      	subs	r3, #1
 8001368:	2b04      	cmp	r3, #4
 800136a:	d826      	bhi.n	80013ba <UserInterface+0x5e>
 800136c:	a201      	add	r2, pc, #4	; (adr r2, 8001374 <UserInterface+0x18>)
 800136e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001372:	bf00      	nop
 8001374:	080013a7 	.word	0x080013a7
 8001378:	080013b1 	.word	0x080013b1
 800137c:	08001399 	.word	0x08001399
 8001380:	0800138f 	.word	0x0800138f
 8001384:	08001389 	.word	0x08001389
	{
	case JOY_NONE:

		return -1;
 8001388:	f04f 33ff 	mov.w	r3, #4294967295
 800138c:	e015      	b.n	80013ba <UserInterface+0x5e>
		break;

	case JOY_UP:
		// Display MPH
		menuChoice = 2;
 800138e:	4b0c      	ldr	r3, [pc, #48]	; (80013c0 <UserInterface+0x64>)
 8001390:	2202      	movs	r2, #2
 8001392:	601a      	str	r2, [r3, #0]
		return 2;
 8001394:	2302      	movs	r3, #2
 8001396:	e010      	b.n	80013ba <UserInterface+0x5e>
		break;

	case JOY_DOWN:
		// Display M/S
		menuChoice = -1;
 8001398:	4b09      	ldr	r3, [pc, #36]	; (80013c0 <UserInterface+0x64>)
 800139a:	f04f 32ff 	mov.w	r2, #4294967295
 800139e:	601a      	str	r2, [r3, #0]
		return -1;
 80013a0:	f04f 33ff 	mov.w	r3, #4294967295
 80013a4:	e009      	b.n	80013ba <UserInterface+0x5e>
		break;

	case JOY_LEFT:
		// Display KMH
		menuChoice = 3;
 80013a6:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <UserInterface+0x64>)
 80013a8:	2203      	movs	r2, #3
 80013aa:	601a      	str	r2, [r3, #0]
		return 3;
 80013ac:	2303      	movs	r3, #3
 80013ae:	e004      	b.n	80013ba <UserInterface+0x5e>
		break;

	case JOY_RIGHT:
		// Display Hz
		menuChoice = 1;
 80013b0:	4b03      	ldr	r3, [pc, #12]	; (80013c0 <UserInterface+0x64>)
 80013b2:	2201      	movs	r2, #1
 80013b4:	601a      	str	r2, [r3, #0]
		return 1;
 80013b6:	2301      	movs	r3, #1
 80013b8:	e7ff      	b.n	80013ba <UserInterface+0x5e>
//		// Display M/S
//		menuChoice = 0;
//		return 0;
//		break;
	}
}
 80013ba:	4618      	mov	r0, r3
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	20000000 	.word	0x20000000

080013c4 <addToDoubleBuffer>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void addToDoubleBuffer(uint32_t value) {
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
	static int bufferIndex = 0;
	// setup a double buffer so that values do not get overwritten and are continuous
	// could also do a double length buffer and detect which half we're in
	if (!activeBuffer) {
 80013cc:	4b1a      	ldr	r3, [pc, #104]	; (8001438 <addToDoubleBuffer+0x74>)
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	f083 0301 	eor.w	r3, r3, #1
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d006      	beq.n	80013e8 <addToDoubleBuffer+0x24>
		ADCBuffer0[bufferIndex] = value;
 80013da:	4b18      	ldr	r3, [pc, #96]	; (800143c <addToDoubleBuffer+0x78>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	4918      	ldr	r1, [pc, #96]	; (8001440 <addToDoubleBuffer+0x7c>)
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80013e6:	e005      	b.n	80013f4 <addToDoubleBuffer+0x30>
	} else {
		ADCBuffer1[bufferIndex] = value;
 80013e8:	4b14      	ldr	r3, [pc, #80]	; (800143c <addToDoubleBuffer+0x78>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	4915      	ldr	r1, [pc, #84]	; (8001444 <addToDoubleBuffer+0x80>)
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
	bufferIndex++;
 80013f4:	4b11      	ldr	r3, [pc, #68]	; (800143c <addToDoubleBuffer+0x78>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	3301      	adds	r3, #1
 80013fa:	4a10      	ldr	r2, [pc, #64]	; (800143c <addToDoubleBuffer+0x78>)
 80013fc:	6013      	str	r3, [r2, #0]
	if (bufferIndex > NUM_OF_FFT_SAMPLES) {
 80013fe:	4b0f      	ldr	r3, [pc, #60]	; (800143c <addToDoubleBuffer+0x78>)
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2b0a      	cmp	r3, #10
 8001404:	dd11      	ble.n	800142a <addToDoubleBuffer+0x66>
		// reset the index to write from the start and change to the next buffer
		bufferIndex = 0;
 8001406:	4b0d      	ldr	r3, [pc, #52]	; (800143c <addToDoubleBuffer+0x78>)
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
		activeBuffer = !activeBuffer;
 800140c:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <addToDoubleBuffer+0x74>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	bf14      	ite	ne
 8001414:	2301      	movne	r3, #1
 8001416:	2300      	moveq	r3, #0
 8001418:	b2db      	uxtb	r3, r3
 800141a:	f083 0301 	eor.w	r3, r3, #1
 800141e:	b2db      	uxtb	r3, r3
 8001420:	f003 0301 	and.w	r3, r3, #1
 8001424:	b2da      	uxtb	r2, r3
 8001426:	4b04      	ldr	r3, [pc, #16]	; (8001438 <addToDoubleBuffer+0x74>)
 8001428:	701a      	strb	r2, [r3, #0]
	}
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr
 8001436:	bf00      	nop
 8001438:	200000cc 	.word	0x200000cc
 800143c:	200000d0 	.word	0x200000d0
 8001440:	200004b8 	.word	0x200004b8
 8001444:	200001f4 	.word	0x200001f4

08001448 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
 800144c:	2104      	movs	r1, #4
 800144e:	480b      	ldr	r0, [pc, #44]	; (800147c <TIM4_IRQHandler+0x34>)
 8001450:	f003 fef2 	bl	8005238 <HAL_GPIO_TogglePin>

	// read adc value
	g_ADCValue = readADC();
 8001454:	f7ff fcb6 	bl	8000dc4 <readADC>
 8001458:	4602      	mov	r2, r0
 800145a:	4b09      	ldr	r3, [pc, #36]	; (8001480 <TIM4_IRQHandler+0x38>)
 800145c:	601a      	str	r2, [r3, #0]

	// add value to double buffer
	addToDoubleBuffer(g_ADCValue);
 800145e:	4b08      	ldr	r3, [pc, #32]	; (8001480 <TIM4_IRQHandler+0x38>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff ffae 	bl	80013c4 <addToDoubleBuffer>

	// Write the value on serial
	TransmitUART();
 8001468:	f000 f842 	bl	80014f0 <TransmitUART>

	// clear the flag for resetting the timer
	__HAL_TIM_CLEAR_FLAG(&Timer4Handle, TIM_FLAG_UPDATE);
 800146c:	4b05      	ldr	r3, [pc, #20]	; (8001484 <TIM4_IRQHandler+0x3c>)
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	f06f 0201 	mvn.w	r2, #1
 8001474:	611a      	str	r2, [r3, #16]
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	48000400 	.word	0x48000400
 8001480:	200000c8 	.word	0x200000c8
 8001484:	20000338 	.word	0x20000338

08001488 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001488:	b590      	push	{r4, r7, lr}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800148e:	f001 fdf1 	bl	8003074 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001492:	f000 f853 	bl	800153c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001496:	f000 fb2b 	bl	8001af0 <MX_GPIO_Init>
  MX_I2C1_Init();
 800149a:	f000 f8fd 	bl	8001698 <MX_I2C1_Init>
  MX_I2C2_Init();
 800149e:	f000 f93b 	bl	8001718 <MX_I2C2_Init>
  MX_LCD_Init();
 80014a2:	f000 f979 	bl	8001798 <MX_LCD_Init>
  MX_QUADSPI_Init();
 80014a6:	f000 f9af 	bl	8001808 <MX_QUADSPI_Init>
  MX_SAI1_Init();
 80014aa:	f000 f9d3 	bl	8001854 <MX_SAI1_Init>
  MX_SPI2_Init();
 80014ae:	f000 fa79 	bl	80019a4 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80014b2:	f000 faed 	bl	8001a90 <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 80014b6:	f00a fdb3 	bl	800c020 <MX_USB_HOST_Init>
  ADC_Init();
 80014ba:	f7ff fcd5 	bl	8000e68 <ADC_Init>
  MX_TIM4_Init();
 80014be:	f000 faaf 	bl	8001a20 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  BSP_LCD_GLASS_Init();
 80014c2:	f001 f85f 	bl	8002584 <BSP_LCD_GLASS_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int i = 0;
 80014c6:	2300      	movs	r3, #0
 80014c8:	607b      	str	r3, [r7, #4]
    /* USER CODE END WHILE */
    //MX_USB_HOST_Process();
    //HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_2);
    //HAL_Delay(100);

	UserInterface();
 80014ca:	f7ff ff47 	bl	800135c <UserInterface>
	ValueDisplay(g_ADCValue,0);
 80014ce:	4b07      	ldr	r3, [pc, #28]	; (80014ec <main+0x64>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f7fe ffca 	bl	800046c <__aeabi_i2d>
 80014d8:	4603      	mov	r3, r0
 80014da:	460c      	mov	r4, r1
 80014dc:	2000      	movs	r0, #0
 80014de:	ec44 3b10 	vmov	d0, r3, r4
 80014e2:	f7ff fd45 	bl	8000f70 <ValueDisplay>

	displayADC();
 80014e6:	f7ff fc8b 	bl	8000e00 <displayADC>
  {
 80014ea:	e7ee      	b.n	80014ca <main+0x42>
 80014ec:	200000c8 	.word	0x200000c8

080014f0 <TransmitUART>:

float ADCToVoltage(int ADCValue){
	return 3.3 * (float)ADCValue / 4096.0;
}

void TransmitUART() {
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
	int num = g_ADCValue;
 80014f6:	4b0e      	ldr	r3, [pc, #56]	; (8001530 <TransmitUART+0x40>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	60fb      	str	r3, [r7, #12]
	char snum[5] = "    ,";
 80014fc:	4a0d      	ldr	r2, [pc, #52]	; (8001534 <TransmitUART+0x44>)
 80014fe:	1d3b      	adds	r3, r7, #4
 8001500:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001504:	6018      	str	r0, [r3, #0]
 8001506:	3304      	adds	r3, #4
 8001508:	7019      	strb	r1, [r3, #0]
	// convert 123 to string [buf]
	itoa(num, snum, 10);
 800150a:	1d3b      	adds	r3, r7, #4
 800150c:	220a      	movs	r2, #10
 800150e:	4619      	mov	r1, r3
 8001510:	68f8      	ldr	r0, [r7, #12]
 8001512:	f00b f87f 	bl	800c614 <itoa>

	// print with end line
//	snum[3] = '\n';
//	snum[4] = '\r';
	// print comma separated
	snum[4] = '\n';
 8001516:	230a      	movs	r3, #10
 8001518:	723b      	strb	r3, [r7, #8]

	HAL_UART_Transmit(&huart2, snum, sizeof(snum), HAL_MAX_DELAY);
 800151a:	1d39      	adds	r1, r7, #4
 800151c:	f04f 33ff 	mov.w	r3, #4294967295
 8001520:	2205      	movs	r2, #5
 8001522:	4805      	ldr	r0, [pc, #20]	; (8001538 <TransmitUART+0x48>)
 8001524:	f008 fa08 	bl	8009938 <HAL_UART_Transmit>
}
 8001528:	bf00      	nop
 800152a:	3710      	adds	r7, #16
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	200000c8 	.word	0x200000c8
 8001534:	0800c850 	.word	0x0800c850
 8001538:	20000438 	.word	0x20000438

0800153c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b0b8      	sub	sp, #224	; 0xe0
 8001540:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001542:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001546:	2244      	movs	r2, #68	; 0x44
 8001548:	2100      	movs	r1, #0
 800154a:	4618      	mov	r0, r3
 800154c:	f00b f874 	bl	800c638 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001550:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
 800155e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001560:	463b      	mov	r3, r7
 8001562:	2288      	movs	r2, #136	; 0x88
 8001564:	2100      	movs	r1, #0
 8001566:	4618      	mov	r0, r3
 8001568:	f00b f866 	bl	800c638 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800156c:	f005 fd72 	bl	8007054 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001570:	4b46      	ldr	r3, [pc, #280]	; (800168c <SystemClock_Config+0x150>)
 8001572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001576:	4a45      	ldr	r2, [pc, #276]	; (800168c <SystemClock_Config+0x150>)
 8001578:	f023 0318 	bic.w	r3, r3, #24
 800157c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_LSE
 8001580:	231c      	movs	r3, #28
 8001582:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001586:	2301      	movs	r3, #1
 8001588:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800158c:	2301      	movs	r3, #1
 800158e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001592:	2301      	movs	r3, #1
 8001594:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001598:	2300      	movs	r3, #0
 800159a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800159e:	2360      	movs	r3, #96	; 0x60
 80015a0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015a4:	2302      	movs	r3, #2
 80015a6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80015aa:	2301      	movs	r3, #1
 80015ac:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 80015b0:	2301      	movs	r3, #1
 80015b2:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 20;
 80015b6:	2314      	movs	r3, #20
 80015b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80015bc:	2307      	movs	r3, #7
 80015be:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80015c2:	2302      	movs	r3, #2
 80015c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80015c8:	2302      	movs	r3, #2
 80015ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015ce:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80015d2:	4618      	mov	r0, r3
 80015d4:	f005 fe8a 	bl	80072ec <HAL_RCC_OscConfig>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d001      	beq.n	80015e2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80015de:	f000 fbd1 	bl	8001d84 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015e2:	230f      	movs	r3, #15
 80015e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015e8:	2303      	movs	r3, #3
 80015ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80015ee:	2380      	movs	r3, #128	; 0x80
 80015f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015f4:	2300      	movs	r3, #0
 80015f6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015fa:	2300      	movs	r3, #0
 80015fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001600:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8001604:	2101      	movs	r1, #1
 8001606:	4618      	mov	r0, r3
 8001608:	f006 fa20 	bl	8007a4c <HAL_RCC_ClockConfig>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d001      	beq.n	8001616 <SystemClock_Config+0xda>
  {
    Error_Handler();
 8001612:	f000 fbb7 	bl	8001d84 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8001616:	4b1e      	ldr	r3, [pc, #120]	; (8001690 <SystemClock_Config+0x154>)
 8001618:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_SAI1|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_USB
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800161a:	2300      	movs	r3, #0
 800161c:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800161e:	2300      	movs	r3, #0
 8001620:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001622:	2300      	movs	r3, #0
 8001624:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.Sai1ClockSelection = RCC_SAI1CLKSOURCE_PLLSAI1;
 8001626:	2300      	movs	r3, #0
 8001628:	667b      	str	r3, [r7, #100]	; 0x64
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800162a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800162e:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001630:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001634:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8001638:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800163c:	66fb      	str	r3, [r7, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800163e:	2301      	movs	r3, #1
 8001640:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001642:	2301      	movs	r3, #1
 8001644:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8001646:	2318      	movs	r3, #24
 8001648:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800164a:	2307      	movs	r3, #7
 800164c:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800164e:	2302      	movs	r3, #2
 8001650:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001652:	2302      	movs	r3, #2
 8001654:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_SAI1CLK|RCC_PLLSAI1_48M2CLK
 8001656:	4b0f      	ldr	r3, [pc, #60]	; (8001694 <SystemClock_Config+0x158>)
 8001658:	61fb      	str	r3, [r7, #28]
                              |RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800165a:	463b      	mov	r3, r7
 800165c:	4618      	mov	r0, r3
 800165e:	f006 fbf9 	bl	8007e54 <HAL_RCCEx_PeriphCLKConfig>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <SystemClock_Config+0x130>
  {
    Error_Handler();
 8001668:	f000 fb8c 	bl	8001d84 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800166c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001670:	f005 fd0e 	bl	8007090 <HAL_PWREx_ControlVoltageScaling>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d001      	beq.n	800167e <SystemClock_Config+0x142>
  {
    Error_Handler();
 800167a:	f000 fb83 	bl	8001d84 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 800167e:	f007 fb47 	bl	8008d10 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001682:	bf00      	nop
 8001684:	37e0      	adds	r7, #224	; 0xe0
 8001686:	46bd      	mov	sp, r7
 8001688:	bd80      	pop	{r7, pc}
 800168a:	bf00      	nop
 800168c:	40021000 	.word	0x40021000
 8001690:	000268c2 	.word	0x000268c2
 8001694:	01110000 	.word	0x01110000

08001698 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800169c:	4b1b      	ldr	r3, [pc, #108]	; (800170c <MX_I2C1_Init+0x74>)
 800169e:	4a1c      	ldr	r2, [pc, #112]	; (8001710 <MX_I2C1_Init+0x78>)
 80016a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00404C74;
 80016a2:	4b1a      	ldr	r3, [pc, #104]	; (800170c <MX_I2C1_Init+0x74>)
 80016a4:	4a1b      	ldr	r2, [pc, #108]	; (8001714 <MX_I2C1_Init+0x7c>)
 80016a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80016a8:	4b18      	ldr	r3, [pc, #96]	; (800170c <MX_I2C1_Init+0x74>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016ae:	4b17      	ldr	r3, [pc, #92]	; (800170c <MX_I2C1_Init+0x74>)
 80016b0:	2201      	movs	r2, #1
 80016b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016b4:	4b15      	ldr	r3, [pc, #84]	; (800170c <MX_I2C1_Init+0x74>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80016ba:	4b14      	ldr	r3, [pc, #80]	; (800170c <MX_I2C1_Init+0x74>)
 80016bc:	2200      	movs	r2, #0
 80016be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80016c0:	4b12      	ldr	r3, [pc, #72]	; (800170c <MX_I2C1_Init+0x74>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016c6:	4b11      	ldr	r3, [pc, #68]	; (800170c <MX_I2C1_Init+0x74>)
 80016c8:	2200      	movs	r2, #0
 80016ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016cc:	4b0f      	ldr	r3, [pc, #60]	; (800170c <MX_I2C1_Init+0x74>)
 80016ce:	2200      	movs	r2, #0
 80016d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016d2:	480e      	ldr	r0, [pc, #56]	; (800170c <MX_I2C1_Init+0x74>)
 80016d4:	f005 f9cc 	bl	8006a70 <HAL_I2C_Init>
 80016d8:	4603      	mov	r3, r0
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d001      	beq.n	80016e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80016de:	f000 fb51 	bl	8001d84 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80016e2:	2100      	movs	r1, #0
 80016e4:	4809      	ldr	r0, [pc, #36]	; (800170c <MX_I2C1_Init+0x74>)
 80016e6:	f005 fa52 	bl	8006b8e <HAL_I2CEx_ConfigAnalogFilter>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d001      	beq.n	80016f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016f0:	f000 fb48 	bl	8001d84 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016f4:	2100      	movs	r1, #0
 80016f6:	4805      	ldr	r0, [pc, #20]	; (800170c <MX_I2C1_Init+0x74>)
 80016f8:	f005 fa94 	bl	8006c24 <HAL_I2CEx_ConfigDigitalFilter>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001702:	f000 fb3f 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001706:	bf00      	nop
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	2000021c 	.word	0x2000021c
 8001710:	40005400 	.word	0x40005400
 8001714:	00404c74 	.word	0x00404c74

08001718 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800171c:	4b1b      	ldr	r3, [pc, #108]	; (800178c <MX_I2C2_Init+0x74>)
 800171e:	4a1c      	ldr	r2, [pc, #112]	; (8001790 <MX_I2C2_Init+0x78>)
 8001720:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00404C74;
 8001722:	4b1a      	ldr	r3, [pc, #104]	; (800178c <MX_I2C2_Init+0x74>)
 8001724:	4a1b      	ldr	r2, [pc, #108]	; (8001794 <MX_I2C2_Init+0x7c>)
 8001726:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001728:	4b18      	ldr	r3, [pc, #96]	; (800178c <MX_I2C2_Init+0x74>)
 800172a:	2200      	movs	r2, #0
 800172c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800172e:	4b17      	ldr	r3, [pc, #92]	; (800178c <MX_I2C2_Init+0x74>)
 8001730:	2201      	movs	r2, #1
 8001732:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001734:	4b15      	ldr	r3, [pc, #84]	; (800178c <MX_I2C2_Init+0x74>)
 8001736:	2200      	movs	r2, #0
 8001738:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800173a:	4b14      	ldr	r3, [pc, #80]	; (800178c <MX_I2C2_Init+0x74>)
 800173c:	2200      	movs	r2, #0
 800173e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001740:	4b12      	ldr	r3, [pc, #72]	; (800178c <MX_I2C2_Init+0x74>)
 8001742:	2200      	movs	r2, #0
 8001744:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001746:	4b11      	ldr	r3, [pc, #68]	; (800178c <MX_I2C2_Init+0x74>)
 8001748:	2200      	movs	r2, #0
 800174a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800174c:	4b0f      	ldr	r3, [pc, #60]	; (800178c <MX_I2C2_Init+0x74>)
 800174e:	2200      	movs	r2, #0
 8001750:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001752:	480e      	ldr	r0, [pc, #56]	; (800178c <MX_I2C2_Init+0x74>)
 8001754:	f005 f98c 	bl	8006a70 <HAL_I2C_Init>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d001      	beq.n	8001762 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800175e:	f000 fb11 	bl	8001d84 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001762:	2100      	movs	r1, #0
 8001764:	4809      	ldr	r0, [pc, #36]	; (800178c <MX_I2C2_Init+0x74>)
 8001766:	f005 fa12 	bl	8006b8e <HAL_I2CEx_ConfigAnalogFilter>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d001      	beq.n	8001774 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001770:	f000 fb08 	bl	8001d84 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001774:	2100      	movs	r1, #0
 8001776:	4805      	ldr	r0, [pc, #20]	; (800178c <MX_I2C2_Init+0x74>)
 8001778:	f005 fa54 	bl	8006c24 <HAL_I2CEx_ConfigDigitalFilter>
 800177c:	4603      	mov	r3, r0
 800177e:	2b00      	cmp	r3, #0
 8001780:	d001      	beq.n	8001786 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001782:	f000 faff 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	20000268 	.word	0x20000268
 8001790:	40005800 	.word	0x40005800
 8001794:	00404c74 	.word	0x00404c74

08001798 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 800179c:	4b18      	ldr	r3, [pc, #96]	; (8001800 <MX_LCD_Init+0x68>)
 800179e:	4a19      	ldr	r2, [pc, #100]	; (8001804 <MX_LCD_Init+0x6c>)
 80017a0:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 80017a2:	4b17      	ldr	r3, [pc, #92]	; (8001800 <MX_LCD_Init+0x68>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 80017a8:	4b15      	ldr	r3, [pc, #84]	; (8001800 <MX_LCD_Init+0x68>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_4;
 80017ae:	4b14      	ldr	r3, [pc, #80]	; (8001800 <MX_LCD_Init+0x68>)
 80017b0:	220c      	movs	r2, #12
 80017b2:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 80017b4:	4b12      	ldr	r3, [pc, #72]	; (8001800 <MX_LCD_Init+0x68>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 80017ba:	4b11      	ldr	r3, [pc, #68]	; (8001800 <MX_LCD_Init+0x68>)
 80017bc:	2200      	movs	r2, #0
 80017be:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 80017c0:	4b0f      	ldr	r3, [pc, #60]	; (8001800 <MX_LCD_Init+0x68>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 80017c6:	4b0e      	ldr	r3, [pc, #56]	; (8001800 <MX_LCD_Init+0x68>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 80017cc:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <MX_LCD_Init+0x68>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 80017d2:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <MX_LCD_Init+0x68>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 80017d8:	4b09      	ldr	r3, [pc, #36]	; (8001800 <MX_LCD_Init+0x68>)
 80017da:	2200      	movs	r2, #0
 80017dc:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 80017de:	4b08      	ldr	r3, [pc, #32]	; (8001800 <MX_LCD_Init+0x68>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 80017e4:	4b06      	ldr	r3, [pc, #24]	; (8001800 <MX_LCD_Init+0x68>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 80017ea:	4805      	ldr	r0, [pc, #20]	; (8001800 <MX_LCD_Init+0x68>)
 80017ec:	f005 fa66 	bl	8006cbc <HAL_LCD_Init>
 80017f0:	4603      	mov	r3, r0
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d001      	beq.n	80017fa <MX_LCD_Init+0x62>
  {
    Error_Handler();
 80017f6:	f000 fac5 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 80017fa:	bf00      	nop
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	20000378 	.word	0x20000378
 8001804:	40002400 	.word	0x40002400

08001808 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 800180c:	4b0f      	ldr	r3, [pc, #60]	; (800184c <MX_QUADSPI_Init+0x44>)
 800180e:	4a10      	ldr	r2, [pc, #64]	; (8001850 <MX_QUADSPI_Init+0x48>)
 8001810:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 8001812:	4b0e      	ldr	r3, [pc, #56]	; (800184c <MX_QUADSPI_Init+0x44>)
 8001814:	22ff      	movs	r2, #255	; 0xff
 8001816:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8001818:	4b0c      	ldr	r3, [pc, #48]	; (800184c <MX_QUADSPI_Init+0x44>)
 800181a:	2201      	movs	r2, #1
 800181c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 800181e:	4b0b      	ldr	r3, [pc, #44]	; (800184c <MX_QUADSPI_Init+0x44>)
 8001820:	2200      	movs	r2, #0
 8001822:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 8001824:	4b09      	ldr	r3, [pc, #36]	; (800184c <MX_QUADSPI_Init+0x44>)
 8001826:	2201      	movs	r2, #1
 8001828:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 800182a:	4b08      	ldr	r3, [pc, #32]	; (800184c <MX_QUADSPI_Init+0x44>)
 800182c:	2200      	movs	r2, #0
 800182e:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8001830:	4b06      	ldr	r3, [pc, #24]	; (800184c <MX_QUADSPI_Init+0x44>)
 8001832:	2200      	movs	r2, #0
 8001834:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8001836:	4805      	ldr	r0, [pc, #20]	; (800184c <MX_QUADSPI_Init+0x44>)
 8001838:	f005 fc90 	bl	800715c <HAL_QSPI_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8001842:	f000 fa9f 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8001846:	bf00      	nop
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200004e0 	.word	0x200004e0
 8001850:	a0001000 	.word	0xa0001000

08001854 <MX_SAI1_Init>:
  * @brief SAI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI1_Init(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE END SAI1_Init 0 */

  /* USER CODE BEGIN SAI1_Init 1 */

  /* USER CODE END SAI1_Init 1 */
  hsai_BlockA1.Instance = SAI1_Block_A;
 8001858:	4b4d      	ldr	r3, [pc, #308]	; (8001990 <MX_SAI1_Init+0x13c>)
 800185a:	4a4e      	ldr	r2, [pc, #312]	; (8001994 <MX_SAI1_Init+0x140>)
 800185c:	601a      	str	r2, [r3, #0]
  hsai_BlockA1.Init.Protocol = SAI_FREE_PROTOCOL;
 800185e:	4b4c      	ldr	r3, [pc, #304]	; (8001990 <MX_SAI1_Init+0x13c>)
 8001860:	2200      	movs	r2, #0
 8001862:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA1.Init.AudioMode = SAI_MODEMASTER_TX;
 8001864:	4b4a      	ldr	r3, [pc, #296]	; (8001990 <MX_SAI1_Init+0x13c>)
 8001866:	2200      	movs	r2, #0
 8001868:	605a      	str	r2, [r3, #4]
  hsai_BlockA1.Init.DataSize = SAI_DATASIZE_8;
 800186a:	4b49      	ldr	r3, [pc, #292]	; (8001990 <MX_SAI1_Init+0x13c>)
 800186c:	2240      	movs	r2, #64	; 0x40
 800186e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001870:	4b47      	ldr	r3, [pc, #284]	; (8001990 <MX_SAI1_Init+0x13c>)
 8001872:	2200      	movs	r2, #0
 8001874:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockA1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001876:	4b46      	ldr	r3, [pc, #280]	; (8001990 <MX_SAI1_Init+0x13c>)
 8001878:	2200      	movs	r2, #0
 800187a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA1.Init.Synchro = SAI_ASYNCHRONOUS;
 800187c:	4b44      	ldr	r3, [pc, #272]	; (8001990 <MX_SAI1_Init+0x13c>)
 800187e:	2200      	movs	r2, #0
 8001880:	609a      	str	r2, [r3, #8]
  hsai_BlockA1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001882:	4b43      	ldr	r3, [pc, #268]	; (8001990 <MX_SAI1_Init+0x13c>)
 8001884:	2200      	movs	r2, #0
 8001886:	611a      	str	r2, [r3, #16]
  hsai_BlockA1.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8001888:	4b41      	ldr	r3, [pc, #260]	; (8001990 <MX_SAI1_Init+0x13c>)
 800188a:	2200      	movs	r2, #0
 800188c:	615a      	str	r2, [r3, #20]
  hsai_BlockA1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 800188e:	4b40      	ldr	r3, [pc, #256]	; (8001990 <MX_SAI1_Init+0x13c>)
 8001890:	2200      	movs	r2, #0
 8001892:	619a      	str	r2, [r3, #24]
  hsai_BlockA1.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8001894:	4b3e      	ldr	r3, [pc, #248]	; (8001990 <MX_SAI1_Init+0x13c>)
 8001896:	4a40      	ldr	r2, [pc, #256]	; (8001998 <MX_SAI1_Init+0x144>)
 8001898:	61da      	str	r2, [r3, #28]
  hsai_BlockA1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800189a:	4b3d      	ldr	r3, [pc, #244]	; (8001990 <MX_SAI1_Init+0x13c>)
 800189c:	2200      	movs	r2, #0
 800189e:	60da      	str	r2, [r3, #12]
  hsai_BlockA1.Init.MonoStereoMode = SAI_STEREOMODE;
 80018a0:	4b3b      	ldr	r3, [pc, #236]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockA1.Init.CompandingMode = SAI_NOCOMPANDING;
 80018a6:	4b3a      	ldr	r3, [pc, #232]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockA1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 80018ac:	4b38      	ldr	r3, [pc, #224]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA1.FrameInit.FrameLength = 8;
 80018b2:	4b37      	ldr	r3, [pc, #220]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018b4:	2208      	movs	r2, #8
 80018b6:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA1.FrameInit.ActiveFrameLength = 1;
 80018b8:	4b35      	ldr	r3, [pc, #212]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018ba:	2201      	movs	r2, #1
 80018bc:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 80018be:	4b34      	ldr	r3, [pc, #208]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80018c4:	4b32      	ldr	r3, [pc, #200]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 80018ca:	4b31      	ldr	r3, [pc, #196]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA1.SlotInit.FirstBitOffset = 0;
 80018d0:	4b2f      	ldr	r3, [pc, #188]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80018d6:	4b2e      	ldr	r3, [pc, #184]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018d8:	2200      	movs	r2, #0
 80018da:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA1.SlotInit.SlotNumber = 1;
 80018dc:	4b2c      	ldr	r3, [pc, #176]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018de:	2201      	movs	r2, #1
 80018e0:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA1.SlotInit.SlotActive = 0x00000000;
 80018e2:	4b2b      	ldr	r3, [pc, #172]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockA1) != HAL_OK)
 80018e8:	4829      	ldr	r0, [pc, #164]	; (8001990 <MX_SAI1_Init+0x13c>)
 80018ea:	f007 fcc3 	bl	8009274 <HAL_SAI_Init>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <MX_SAI1_Init+0xa4>
  {
    Error_Handler();
 80018f4:	f000 fa46 	bl	8001d84 <Error_Handler>
  }
  hsai_BlockB1.Instance = SAI1_Block_B;
 80018f8:	4b28      	ldr	r3, [pc, #160]	; (800199c <MX_SAI1_Init+0x148>)
 80018fa:	4a29      	ldr	r2, [pc, #164]	; (80019a0 <MX_SAI1_Init+0x14c>)
 80018fc:	601a      	str	r2, [r3, #0]
  hsai_BlockB1.Init.Protocol = SAI_FREE_PROTOCOL;
 80018fe:	4b27      	ldr	r3, [pc, #156]	; (800199c <MX_SAI1_Init+0x148>)
 8001900:	2200      	movs	r2, #0
 8001902:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB1.Init.AudioMode = SAI_MODESLAVE_RX;
 8001904:	4b25      	ldr	r3, [pc, #148]	; (800199c <MX_SAI1_Init+0x148>)
 8001906:	2203      	movs	r2, #3
 8001908:	605a      	str	r2, [r3, #4]
  hsai_BlockB1.Init.DataSize = SAI_DATASIZE_8;
 800190a:	4b24      	ldr	r3, [pc, #144]	; (800199c <MX_SAI1_Init+0x148>)
 800190c:	2240      	movs	r2, #64	; 0x40
 800190e:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB1.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8001910:	4b22      	ldr	r3, [pc, #136]	; (800199c <MX_SAI1_Init+0x148>)
 8001912:	2200      	movs	r2, #0
 8001914:	639a      	str	r2, [r3, #56]	; 0x38
  hsai_BlockB1.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8001916:	4b21      	ldr	r3, [pc, #132]	; (800199c <MX_SAI1_Init+0x148>)
 8001918:	2200      	movs	r2, #0
 800191a:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB1.Init.Synchro = SAI_SYNCHRONOUS;
 800191c:	4b1f      	ldr	r3, [pc, #124]	; (800199c <MX_SAI1_Init+0x148>)
 800191e:	2201      	movs	r2, #1
 8001920:	609a      	str	r2, [r3, #8]
  hsai_BlockB1.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8001922:	4b1e      	ldr	r3, [pc, #120]	; (800199c <MX_SAI1_Init+0x148>)
 8001924:	2200      	movs	r2, #0
 8001926:	611a      	str	r2, [r3, #16]
  hsai_BlockB1.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8001928:	4b1c      	ldr	r3, [pc, #112]	; (800199c <MX_SAI1_Init+0x148>)
 800192a:	2200      	movs	r2, #0
 800192c:	619a      	str	r2, [r3, #24]
  hsai_BlockB1.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 800192e:	4b1b      	ldr	r3, [pc, #108]	; (800199c <MX_SAI1_Init+0x148>)
 8001930:	2200      	movs	r2, #0
 8001932:	60da      	str	r2, [r3, #12]
  hsai_BlockB1.Init.MonoStereoMode = SAI_STEREOMODE;
 8001934:	4b19      	ldr	r3, [pc, #100]	; (800199c <MX_SAI1_Init+0x148>)
 8001936:	2200      	movs	r2, #0
 8001938:	625a      	str	r2, [r3, #36]	; 0x24
  hsai_BlockB1.Init.CompandingMode = SAI_NOCOMPANDING;
 800193a:	4b18      	ldr	r3, [pc, #96]	; (800199c <MX_SAI1_Init+0x148>)
 800193c:	2200      	movs	r2, #0
 800193e:	629a      	str	r2, [r3, #40]	; 0x28
  hsai_BlockB1.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8001940:	4b16      	ldr	r3, [pc, #88]	; (800199c <MX_SAI1_Init+0x148>)
 8001942:	2200      	movs	r2, #0
 8001944:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB1.FrameInit.FrameLength = 8;
 8001946:	4b15      	ldr	r3, [pc, #84]	; (800199c <MX_SAI1_Init+0x148>)
 8001948:	2208      	movs	r2, #8
 800194a:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB1.FrameInit.ActiveFrameLength = 1;
 800194c:	4b13      	ldr	r3, [pc, #76]	; (800199c <MX_SAI1_Init+0x148>)
 800194e:	2201      	movs	r2, #1
 8001950:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB1.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8001952:	4b12      	ldr	r3, [pc, #72]	; (800199c <MX_SAI1_Init+0x148>)
 8001954:	2200      	movs	r2, #0
 8001956:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB1.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8001958:	4b10      	ldr	r3, [pc, #64]	; (800199c <MX_SAI1_Init+0x148>)
 800195a:	2200      	movs	r2, #0
 800195c:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB1.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 800195e:	4b0f      	ldr	r3, [pc, #60]	; (800199c <MX_SAI1_Init+0x148>)
 8001960:	2200      	movs	r2, #0
 8001962:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB1.SlotInit.FirstBitOffset = 0;
 8001964:	4b0d      	ldr	r3, [pc, #52]	; (800199c <MX_SAI1_Init+0x148>)
 8001966:	2200      	movs	r2, #0
 8001968:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB1.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 800196a:	4b0c      	ldr	r3, [pc, #48]	; (800199c <MX_SAI1_Init+0x148>)
 800196c:	2200      	movs	r2, #0
 800196e:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB1.SlotInit.SlotNumber = 1;
 8001970:	4b0a      	ldr	r3, [pc, #40]	; (800199c <MX_SAI1_Init+0x148>)
 8001972:	2201      	movs	r2, #1
 8001974:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB1.SlotInit.SlotActive = 0x00000000;
 8001976:	4b09      	ldr	r3, [pc, #36]	; (800199c <MX_SAI1_Init+0x148>)
 8001978:	2200      	movs	r2, #0
 800197a:	661a      	str	r2, [r3, #96]	; 0x60
  if (HAL_SAI_Init(&hsai_BlockB1) != HAL_OK)
 800197c:	4807      	ldr	r0, [pc, #28]	; (800199c <MX_SAI1_Init+0x148>)
 800197e:	f007 fc79 	bl	8009274 <HAL_SAI_Init>
 8001982:	4603      	mov	r3, r0
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <MX_SAI1_Init+0x138>
  {
    Error_Handler();
 8001988:	f000 f9fc 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN SAI1_Init 2 */

  /* USER CODE END SAI1_Init 2 */

}
 800198c:	bf00      	nop
 800198e:	bd80      	pop	{r7, pc}
 8001990:	200003b4 	.word	0x200003b4
 8001994:	40015404 	.word	0x40015404
 8001998:	0002ee00 	.word	0x0002ee00
 800199c:	200002b4 	.word	0x200002b4
 80019a0:	40015424 	.word	0x40015424

080019a4 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80019a8:	4b1b      	ldr	r3, [pc, #108]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019aa:	4a1c      	ldr	r2, [pc, #112]	; (8001a1c <MX_SPI2_Init+0x78>)
 80019ac:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80019ae:	4b1a      	ldr	r3, [pc, #104]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80019b4:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80019b6:	4b18      	ldr	r3, [pc, #96]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80019bc:	4b16      	ldr	r3, [pc, #88]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019be:	f44f 7240 	mov.w	r2, #768	; 0x300
 80019c2:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019c4:	4b14      	ldr	r3, [pc, #80]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019ca:	4b13      	ldr	r3, [pc, #76]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80019d0:	4b11      	ldr	r3, [pc, #68]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019d6:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019d8:	4b0f      	ldr	r3, [pc, #60]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019da:	2200      	movs	r2, #0
 80019dc:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019de:	4b0e      	ldr	r3, [pc, #56]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80019e4:	4b0c      	ldr	r3, [pc, #48]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019ea:	4b0b      	ldr	r3, [pc, #44]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80019f0:	4b09      	ldr	r3, [pc, #36]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019f2:	2207      	movs	r2, #7
 80019f4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80019f6:	4b08      	ldr	r3, [pc, #32]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80019fc:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <MX_SPI2_Init+0x74>)
 80019fe:	2208      	movs	r2, #8
 8001a00:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001a02:	4805      	ldr	r0, [pc, #20]	; (8001a18 <MX_SPI2_Init+0x74>)
 8001a04:	f007 fdd0 	bl	80095a8 <HAL_SPI_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001a0e:	f000 f9b9 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000150 	.word	0x20000150
 8001a1c:	40003800 	.word	0x40003800

08001a20 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b082      	sub	sp, #8
 8001a24:	af00      	add	r7, sp, #0
	Timer4Handle.Instance = TIM4;
 8001a26:	4b17      	ldr	r3, [pc, #92]	; (8001a84 <MX_TIM4_Init+0x64>)
 8001a28:	4a17      	ldr	r2, [pc, #92]	; (8001a88 <MX_TIM4_Init+0x68>)
 8001a2a:	601a      	str	r2, [r3, #0]
	Timer4Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a2c:	4b15      	ldr	r3, [pc, #84]	; (8001a84 <MX_TIM4_Init+0x64>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	609a      	str	r2, [r3, #8]
	Timer4Handle.Init.ClockDivision = 0;
 8001a32:	4b14      	ldr	r3, [pc, #80]	; (8001a84 <MX_TIM4_Init+0x64>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	611a      	str	r2, [r3, #16]
	Timer4Handle.Init.Prescaler = 1000;
 8001a38:	4b12      	ldr	r3, [pc, #72]	; (8001a84 <MX_TIM4_Init+0x64>)
 8001a3a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001a3e:	605a      	str	r2, [r3, #4]
	Timer4Handle.Init.Period = 800;
 8001a40:	4b10      	ldr	r3, [pc, #64]	; (8001a84 <MX_TIM4_Init+0x64>)
 8001a42:	f44f 7248 	mov.w	r2, #800	; 0x320
 8001a46:	60da      	str	r2, [r3, #12]
	__HAL_RCC_TIM4_CLK_ENABLE();
 8001a48:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <MX_TIM4_Init+0x6c>)
 8001a4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a4c:	4a0f      	ldr	r2, [pc, #60]	; (8001a8c <MX_TIM4_Init+0x6c>)
 8001a4e:	f043 0304 	orr.w	r3, r3, #4
 8001a52:	6593      	str	r3, [r2, #88]	; 0x58
 8001a54:	4b0d      	ldr	r3, [pc, #52]	; (8001a8c <MX_TIM4_Init+0x6c>)
 8001a56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a58:	f003 0304 	and.w	r3, r3, #4
 8001a5c:	607b      	str	r3, [r7, #4]
 8001a5e:	687b      	ldr	r3, [r7, #4]
	HAL_TIM_Base_Init(&Timer4Handle);
 8001a60:	4808      	ldr	r0, [pc, #32]	; (8001a84 <MX_TIM4_Init+0x64>)
 8001a62:	f007 fe2b 	bl	80096bc <HAL_TIM_Base_Init>
	HAL_TIM_Base_Start_IT(&Timer4Handle);
 8001a66:	4807      	ldr	r0, [pc, #28]	; (8001a84 <MX_TIM4_Init+0x64>)
 8001a68:	f007 fe54 	bl	8009714 <HAL_TIM_Base_Start_IT>
	HAL_NVIC_SetPriority(TIM4_IRQn, 7, 0); // middle priority
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	2107      	movs	r1, #7
 8001a70:	201e      	movs	r0, #30
 8001a72:	f003 f9d2 	bl	8004e1a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001a76:	201e      	movs	r0, #30
 8001a78:	f003 f9eb 	bl	8004e52 <HAL_NVIC_EnableIRQ>

}
 8001a7c:	bf00      	nop
 8001a7e:	3708      	adds	r7, #8
 8001a80:	46bd      	mov	sp, r7
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20000338 	.word	0x20000338
 8001a88:	40000800 	.word	0x40000800
 8001a8c:	40021000 	.word	0x40021000

08001a90 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a94:	4b14      	ldr	r3, [pc, #80]	; (8001ae8 <MX_USART2_UART_Init+0x58>)
 8001a96:	4a15      	ldr	r2, [pc, #84]	; (8001aec <MX_USART2_UART_Init+0x5c>)
 8001a98:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a9a:	4b13      	ldr	r3, [pc, #76]	; (8001ae8 <MX_USART2_UART_Init+0x58>)
 8001a9c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001aa0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001aa2:	4b11      	ldr	r3, [pc, #68]	; (8001ae8 <MX_USART2_UART_Init+0x58>)
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001aa8:	4b0f      	ldr	r3, [pc, #60]	; (8001ae8 <MX_USART2_UART_Init+0x58>)
 8001aaa:	2200      	movs	r2, #0
 8001aac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001aae:	4b0e      	ldr	r3, [pc, #56]	; (8001ae8 <MX_USART2_UART_Init+0x58>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ab4:	4b0c      	ldr	r3, [pc, #48]	; (8001ae8 <MX_USART2_UART_Init+0x58>)
 8001ab6:	220c      	movs	r2, #12
 8001ab8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001aba:	4b0b      	ldr	r3, [pc, #44]	; (8001ae8 <MX_USART2_UART_Init+0x58>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ac0:	4b09      	ldr	r3, [pc, #36]	; (8001ae8 <MX_USART2_UART_Init+0x58>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ac6:	4b08      	ldr	r3, [pc, #32]	; (8001ae8 <MX_USART2_UART_Init+0x58>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001acc:	4b06      	ldr	r3, [pc, #24]	; (8001ae8 <MX_USART2_UART_Init+0x58>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ad2:	4805      	ldr	r0, [pc, #20]	; (8001ae8 <MX_USART2_UART_Init+0x58>)
 8001ad4:	f007 fee2 	bl	800989c <HAL_UART_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001ade:	f000 f951 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ae2:	bf00      	nop
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	20000438 	.word	0x20000438
 8001aec:	40004400 	.word	0x40004400

08001af0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b08c      	sub	sp, #48	; 0x30
 8001af4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af6:	f107 031c 	add.w	r3, r7, #28
 8001afa:	2200      	movs	r2, #0
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	605a      	str	r2, [r3, #4]
 8001b00:	609a      	str	r2, [r3, #8]
 8001b02:	60da      	str	r2, [r3, #12]
 8001b04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b06:	4b99      	ldr	r3, [pc, #612]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b0a:	4a98      	ldr	r2, [pc, #608]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b0c:	f043 0310 	orr.w	r3, r3, #16
 8001b10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b12:	4b96      	ldr	r3, [pc, #600]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b16:	f003 0310 	and.w	r3, r3, #16
 8001b1a:	61bb      	str	r3, [r7, #24]
 8001b1c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b1e:	4b93      	ldr	r3, [pc, #588]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b22:	4a92      	ldr	r2, [pc, #584]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b24:	f043 0304 	orr.w	r3, r3, #4
 8001b28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b2a:	4b90      	ldr	r3, [pc, #576]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b2e:	f003 0304 	and.w	r3, r3, #4
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b36:	4b8d      	ldr	r3, [pc, #564]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b3a:	4a8c      	ldr	r2, [pc, #560]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b42:	4b8a      	ldr	r3, [pc, #552]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b4a:	613b      	str	r3, [r7, #16]
 8001b4c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4e:	4b87      	ldr	r3, [pc, #540]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b52:	4a86      	ldr	r2, [pc, #536]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b54:	f043 0301 	orr.w	r3, r3, #1
 8001b58:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b5a:	4b84      	ldr	r3, [pc, #528]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b5e:	f003 0301 	and.w	r3, r3, #1
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b66:	4b81      	ldr	r3, [pc, #516]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b6a:	4a80      	ldr	r2, [pc, #512]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b6c:	f043 0302 	orr.w	r3, r3, #2
 8001b70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b72:	4b7e      	ldr	r3, [pc, #504]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b76:	f003 0302 	and.w	r3, r3, #2
 8001b7a:	60bb      	str	r3, [r7, #8]
 8001b7c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b7e:	4b7b      	ldr	r3, [pc, #492]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b82:	4a7a      	ldr	r2, [pc, #488]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b84:	f043 0308 	orr.w	r3, r3, #8
 8001b88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b8a:	4b78      	ldr	r3, [pc, #480]	; (8001d6c <MX_GPIO_Init+0x27c>)
 8001b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8e:	f003 0308 	and.w	r3, r3, #8
 8001b92:	607b      	str	r3, [r7, #4]
 8001b94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, AUDIO_RST_Pin|LD_G_Pin|XL_CS_Pin, GPIO_PIN_RESET);
 8001b96:	2200      	movs	r2, #0
 8001b98:	f240 1109 	movw	r1, #265	; 0x109
 8001b9c:	4874      	ldr	r0, [pc, #464]	; (8001d70 <MX_GPIO_Init+0x280>)
 8001b9e:	f003 fb33 	bl	8005208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|LD_R_Pin|M3V3_REG_ON_Pin, GPIO_PIN_RESET);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	210d      	movs	r1, #13
 8001ba6:	4873      	ldr	r0, [pc, #460]	; (8001d74 <MX_GPIO_Init+0x284>)
 8001ba8:	f003 fb2e 	bl	8005208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8001bac:	2201      	movs	r2, #1
 8001bae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001bb2:	4871      	ldr	r0, [pc, #452]	; (8001d78 <MX_GPIO_Init+0x288>)
 8001bb4:	f003 fb28 	bl	8005208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_VBUS_GPIO_Port, OTG_FS_VBUS_Pin, GPIO_PIN_RESET);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bbe:	486e      	ldr	r0, [pc, #440]	; (8001d78 <MX_GPIO_Init+0x288>)
 8001bc0:	f003 fb22 	bl	8005208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	2180      	movs	r1, #128	; 0x80
 8001bc8:	486c      	ldr	r0, [pc, #432]	; (8001d7c <MX_GPIO_Init+0x28c>)
 8001bca:	f003 fb1d 	bl	8005208 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : AUDIO_RST_Pin */
  GPIO_InitStruct.Pin = AUDIO_RST_Pin;
 8001bce:	2308      	movs	r3, #8
 8001bd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001bda:	2302      	movs	r3, #2
 8001bdc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AUDIO_RST_GPIO_Port, &GPIO_InitStruct);
 8001bde:	f107 031c 	add.w	r3, r7, #28
 8001be2:	4619      	mov	r1, r3
 8001be4:	4862      	ldr	r0, [pc, #392]	; (8001d70 <MX_GPIO_Init+0x280>)
 8001be6:	f003 f94f 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : MFX_IRQ_OUT_Pin OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = MFX_IRQ_OUT_Pin|OTG_FS_OverCurrent_Pin;
 8001bea:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8001bee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001bf0:	4b63      	ldr	r3, [pc, #396]	; (8001d80 <MX_GPIO_Init+0x290>)
 8001bf2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bf8:	f107 031c 	add.w	r3, r7, #28
 8001bfc:	4619      	mov	r1, r3
 8001bfe:	485e      	ldr	r0, [pc, #376]	; (8001d78 <MX_GPIO_Init+0x288>)
 8001c00:	f003 f942 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 MAG_INT_Pin MAG_DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|MAG_INT_Pin|MAG_DRDY_Pin;
 8001c04:	2307      	movs	r3, #7
 8001c06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c10:	f107 031c 	add.w	r3, r7, #28
 8001c14:	4619      	mov	r1, r3
 8001c16:	4858      	ldr	r0, [pc, #352]	; (8001d78 <MX_GPIO_Init+0x288>)
 8001c18:	f003 f936 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : JOY_LEFT_Pin JOY_RIGHT_Pin JOY_UP_Pin JOY_DOWN_Pin */
  GPIO_InitStruct.Pin = JOY_LEFT_Pin|JOY_RIGHT_Pin|JOY_UP_Pin|JOY_DOWN_Pin;
 8001c1c:	232e      	movs	r3, #46	; 0x2e
 8001c1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c20:	2300      	movs	r3, #0
 8001c22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001c24:	2302      	movs	r3, #2
 8001c26:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c28:	f107 031c 	add.w	r3, r7, #28
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c32:	f003 f929 	bl	8004e88 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001c36:	2301      	movs	r3, #1
 8001c38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c42:	2303      	movs	r3, #3
 8001c44:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c46:	f107 031c 	add.w	r3, r7, #28
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c50:	f003 f91a 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : MFX_WAKEUP_Pin */
  GPIO_InitStruct.Pin = MFX_WAKEUP_Pin;
 8001c54:	2310      	movs	r3, #16
 8001c56:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001c58:	4b49      	ldr	r3, [pc, #292]	; (8001d80 <MX_GPIO_Init+0x290>)
 8001c5a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MFX_WAKEUP_GPIO_Port, &GPIO_InitStruct);
 8001c60:	f107 031c 	add.w	r3, r7, #28
 8001c64:	4619      	mov	r1, r3
 8001c66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c6a:	f003 f90d 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 M3V3_REG_ON_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_0|M3V3_REG_ON_Pin;
 8001c6e:	2309      	movs	r3, #9
 8001c70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c72:	2301      	movs	r3, #1
 8001c74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c76:	2300      	movs	r3, #0
 8001c78:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c7a:	2300      	movs	r3, #0
 8001c7c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c7e:	f107 031c 	add.w	r3, r7, #28
 8001c82:	4619      	mov	r1, r3
 8001c84:	483b      	ldr	r0, [pc, #236]	; (8001d74 <MX_GPIO_Init+0x284>)
 8001c86:	f003 f8ff 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_R_Pin */
  GPIO_InitStruct.Pin = LD_R_Pin;
 8001c8a:	2304      	movs	r3, #4
 8001c8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c8e:	2301      	movs	r3, #1
 8001c90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001c92:	2301      	movs	r3, #1
 8001c94:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c96:	2303      	movs	r3, #3
 8001c98:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_R_GPIO_Port, &GPIO_InitStruct);
 8001c9a:	f107 031c 	add.w	r3, r7, #28
 8001c9e:	4619      	mov	r1, r3
 8001ca0:	4834      	ldr	r0, [pc, #208]	; (8001d74 <MX_GPIO_Init+0x284>)
 8001ca2:	f003 f8f1 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_G_Pin */
  GPIO_InitStruct.Pin = LD_G_Pin;
 8001ca6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001caa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cac:	2301      	movs	r3, #1
 8001cae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001cb0:	2301      	movs	r3, #1
 8001cb2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cb4:	2303      	movs	r3, #3
 8001cb6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_G_GPIO_Port, &GPIO_InitStruct);
 8001cb8:	f107 031c 	add.w	r3, r7, #28
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	482c      	ldr	r0, [pc, #176]	; (8001d70 <MX_GPIO_Init+0x280>)
 8001cc0:	f003 f8e2 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_PowerSwitchOn_Pin OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin|OTG_FS_VBUS_Pin;
 8001cc4:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 8001cc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cd6:	f107 031c 	add.w	r3, r7, #28
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4826      	ldr	r0, [pc, #152]	; (8001d78 <MX_GPIO_Init+0x288>)
 8001cde:	f003 f8d3 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_RST_Pin GYRO_INT1_Pin */
  GPIO_InitStruct.Pin = EXT_RST_Pin|GYRO_INT1_Pin;
 8001ce2:	2305      	movs	r3, #5
 8001ce4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001ce6:	4b26      	ldr	r3, [pc, #152]	; (8001d80 <MX_GPIO_Init+0x290>)
 8001ce8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cea:	2300      	movs	r3, #0
 8001cec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cee:	f107 031c 	add.w	r3, r7, #28
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	4821      	ldr	r0, [pc, #132]	; (8001d7c <MX_GPIO_Init+0x28c>)
 8001cf6:	f003 f8c7 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001cfa:	2380      	movs	r3, #128	; 0x80
 8001cfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d02:	2300      	movs	r3, #0
 8001d04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d06:	2303      	movs	r3, #3
 8001d08:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001d0a:	f107 031c 	add.w	r3, r7, #28
 8001d0e:	4619      	mov	r1, r3
 8001d10:	481a      	ldr	r0, [pc, #104]	; (8001d7c <MX_GPIO_Init+0x28c>)
 8001d12:	f003 f8b9 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_INT2_Pin */
  GPIO_InitStruct.Pin = GYRO_INT2_Pin;
 8001d16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d1c:	4b18      	ldr	r3, [pc, #96]	; (8001d80 <MX_GPIO_Init+0x290>)
 8001d1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GYRO_INT2_GPIO_Port, &GPIO_InitStruct);
 8001d24:	f107 031c 	add.w	r3, r7, #28
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4812      	ldr	r0, [pc, #72]	; (8001d74 <MX_GPIO_Init+0x284>)
 8001d2c:	f003 f8ac 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_CS_Pin */
  GPIO_InitStruct.Pin = XL_CS_Pin;
 8001d30:	2301      	movs	r3, #1
 8001d32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d34:	2301      	movs	r3, #1
 8001d36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3c:	2300      	movs	r3, #0
 8001d3e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(XL_CS_GPIO_Port, &GPIO_InitStruct);
 8001d40:	f107 031c 	add.w	r3, r7, #28
 8001d44:	4619      	mov	r1, r3
 8001d46:	480a      	ldr	r0, [pc, #40]	; (8001d70 <MX_GPIO_Init+0x280>)
 8001d48:	f003 f89e 	bl	8004e88 <HAL_GPIO_Init>

  /*Configure GPIO pin : XL_INT_Pin */
  GPIO_InitStruct.Pin = XL_INT_Pin;
 8001d4c:	2302      	movs	r3, #2
 8001d4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001d50:	4b0b      	ldr	r3, [pc, #44]	; (8001d80 <MX_GPIO_Init+0x290>)
 8001d52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d54:	2300      	movs	r3, #0
 8001d56:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(XL_INT_GPIO_Port, &GPIO_InitStruct);
 8001d58:	f107 031c 	add.w	r3, r7, #28
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4804      	ldr	r0, [pc, #16]	; (8001d70 <MX_GPIO_Init+0x280>)
 8001d60:	f003 f892 	bl	8004e88 <HAL_GPIO_Init>

}
 8001d64:	bf00      	nop
 8001d66:	3730      	adds	r7, #48	; 0x30
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bd80      	pop	{r7, pc}
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	48001000 	.word	0x48001000
 8001d74:	48000400 	.word	0x48000400
 8001d78:	48000800 	.word	0x48000800
 8001d7c:	48000c00 	.word	0x48000c00
 8001d80:	10120000 	.word	0x10120000

08001d84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001d88:	bf00      	nop
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
	...

08001d94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d9a:	4b0f      	ldr	r3, [pc, #60]	; (8001dd8 <HAL_MspInit+0x44>)
 8001d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d9e:	4a0e      	ldr	r2, [pc, #56]	; (8001dd8 <HAL_MspInit+0x44>)
 8001da0:	f043 0301 	orr.w	r3, r3, #1
 8001da4:	6613      	str	r3, [r2, #96]	; 0x60
 8001da6:	4b0c      	ldr	r3, [pc, #48]	; (8001dd8 <HAL_MspInit+0x44>)
 8001da8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	607b      	str	r3, [r7, #4]
 8001db0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001db2:	4b09      	ldr	r3, [pc, #36]	; (8001dd8 <HAL_MspInit+0x44>)
 8001db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db6:	4a08      	ldr	r2, [pc, #32]	; (8001dd8 <HAL_MspInit+0x44>)
 8001db8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001dbc:	6593      	str	r3, [r2, #88]	; 0x58
 8001dbe:	4b06      	ldr	r3, [pc, #24]	; (8001dd8 <HAL_MspInit+0x44>)
 8001dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dc2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dc6:	603b      	str	r3, [r7, #0]
 8001dc8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd4:	4770      	bx	lr
 8001dd6:	bf00      	nop
 8001dd8:	40021000 	.word	0x40021000

08001ddc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b08a      	sub	sp, #40	; 0x28
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de4:	f107 0314 	add.w	r3, r7, #20
 8001de8:	2200      	movs	r2, #0
 8001dea:	601a      	str	r2, [r3, #0]
 8001dec:	605a      	str	r2, [r3, #4]
 8001dee:	609a      	str	r2, [r3, #8]
 8001df0:	60da      	str	r2, [r3, #12]
 8001df2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	4a25      	ldr	r2, [pc, #148]	; (8001e90 <HAL_ADC_MspInit+0xb4>)
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d144      	bne.n	8001e88 <HAL_ADC_MspInit+0xac>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001dfe:	4b25      	ldr	r3, [pc, #148]	; (8001e94 <HAL_ADC_MspInit+0xb8>)
 8001e00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e02:	4a24      	ldr	r2, [pc, #144]	; (8001e94 <HAL_ADC_MspInit+0xb8>)
 8001e04:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001e08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e0a:	4b22      	ldr	r3, [pc, #136]	; (8001e94 <HAL_ADC_MspInit+0xb8>)
 8001e0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e0e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001e12:	613b      	str	r3, [r7, #16]
 8001e14:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e16:	4b1f      	ldr	r3, [pc, #124]	; (8001e94 <HAL_ADC_MspInit+0xb8>)
 8001e18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e1a:	4a1e      	ldr	r2, [pc, #120]	; (8001e94 <HAL_ADC_MspInit+0xb8>)
 8001e1c:	f043 0301 	orr.w	r3, r3, #1
 8001e20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e22:	4b1c      	ldr	r3, [pc, #112]	; (8001e94 <HAL_ADC_MspInit+0xb8>)
 8001e24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e26:	f003 0301 	and.w	r3, r3, #1
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e2e:	4b19      	ldr	r3, [pc, #100]	; (8001e94 <HAL_ADC_MspInit+0xb8>)
 8001e30:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e32:	4a18      	ldr	r2, [pc, #96]	; (8001e94 <HAL_ADC_MspInit+0xb8>)
 8001e34:	f043 0302 	orr.w	r3, r3, #2
 8001e38:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e3a:	4b16      	ldr	r3, [pc, #88]	; (8001e94 <HAL_ADC_MspInit+0xb8>)
 8001e3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e3e:	f003 0302 	and.w	r3, r3, #2
 8001e42:	60bb      	str	r3, [r7, #8]
 8001e44:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5
    PB1     ------> ADC1_IN16 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e46:	2301      	movs	r3, #1
 8001e48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001e4a:	230b      	movs	r3, #11
 8001e4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e52:	f107 0314 	add.w	r3, r7, #20
 8001e56:	4619      	mov	r1, r3
 8001e58:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e5c:	f003 f814 	bl	8004e88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e60:	2302      	movs	r3, #2
 8001e62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001e64:	230b      	movs	r3, #11
 8001e66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e6c:	f107 0314 	add.w	r3, r7, #20
 8001e70:	4619      	mov	r1, r3
 8001e72:	4809      	ldr	r0, [pc, #36]	; (8001e98 <HAL_ADC_MspInit+0xbc>)
 8001e74:	f003 f808 	bl	8004e88 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001e78:	2200      	movs	r2, #0
 8001e7a:	2100      	movs	r1, #0
 8001e7c:	2012      	movs	r0, #18
 8001e7e:	f002 ffcc 	bl	8004e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001e82:	2012      	movs	r0, #18
 8001e84:	f002 ffe5 	bl	8004e52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001e88:	bf00      	nop
 8001e8a:	3728      	adds	r7, #40	; 0x28
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	50040000 	.word	0x50040000
 8001e94:	40021000 	.word	0x40021000
 8001e98:	48000400 	.word	0x48000400

08001e9c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b08c      	sub	sp, #48	; 0x30
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea4:	f107 031c 	add.w	r3, r7, #28
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
 8001eac:	605a      	str	r2, [r3, #4]
 8001eae:	609a      	str	r2, [r3, #8]
 8001eb0:	60da      	str	r2, [r3, #12]
 8001eb2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	4a2e      	ldr	r2, [pc, #184]	; (8001f74 <HAL_I2C_MspInit+0xd8>)
 8001eba:	4293      	cmp	r3, r2
 8001ebc:	d128      	bne.n	8001f10 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ebe:	4b2e      	ldr	r3, [pc, #184]	; (8001f78 <HAL_I2C_MspInit+0xdc>)
 8001ec0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ec2:	4a2d      	ldr	r2, [pc, #180]	; (8001f78 <HAL_I2C_MspInit+0xdc>)
 8001ec4:	f043 0302 	orr.w	r3, r3, #2
 8001ec8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eca:	4b2b      	ldr	r3, [pc, #172]	; (8001f78 <HAL_I2C_MspInit+0xdc>)
 8001ecc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	61bb      	str	r3, [r7, #24]
 8001ed4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = I2C1_SCL_Pin|I2C1_SDA_Pin;
 8001ed6:	23c0      	movs	r3, #192	; 0xc0
 8001ed8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eda:	2312      	movs	r3, #18
 8001edc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ee6:	2304      	movs	r3, #4
 8001ee8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eea:	f107 031c 	add.w	r3, r7, #28
 8001eee:	4619      	mov	r1, r3
 8001ef0:	4822      	ldr	r0, [pc, #136]	; (8001f7c <HAL_I2C_MspInit+0xe0>)
 8001ef2:	f002 ffc9 	bl	8004e88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ef6:	4b20      	ldr	r3, [pc, #128]	; (8001f78 <HAL_I2C_MspInit+0xdc>)
 8001ef8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001efa:	4a1f      	ldr	r2, [pc, #124]	; (8001f78 <HAL_I2C_MspInit+0xdc>)
 8001efc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f00:	6593      	str	r3, [r2, #88]	; 0x58
 8001f02:	4b1d      	ldr	r3, [pc, #116]	; (8001f78 <HAL_I2C_MspInit+0xdc>)
 8001f04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f0a:	617b      	str	r3, [r7, #20]
 8001f0c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001f0e:	e02d      	b.n	8001f6c <HAL_I2C_MspInit+0xd0>
  else if(hi2c->Instance==I2C2)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	4a1a      	ldr	r2, [pc, #104]	; (8001f80 <HAL_I2C_MspInit+0xe4>)
 8001f16:	4293      	cmp	r3, r2
 8001f18:	d128      	bne.n	8001f6c <HAL_I2C_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f1a:	4b17      	ldr	r3, [pc, #92]	; (8001f78 <HAL_I2C_MspInit+0xdc>)
 8001f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f1e:	4a16      	ldr	r2, [pc, #88]	; (8001f78 <HAL_I2C_MspInit+0xdc>)
 8001f20:	f043 0302 	orr.w	r3, r3, #2
 8001f24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001f26:	4b14      	ldr	r3, [pc, #80]	; (8001f78 <HAL_I2C_MspInit+0xdc>)
 8001f28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001f2a:	f003 0302 	and.w	r3, r3, #2
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MFX_I2C_SLC_Pin|MFX_I2C_SDA_Pin;
 8001f32:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001f36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f38:	2312      	movs	r3, #18
 8001f3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f40:	2303      	movs	r3, #3
 8001f42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001f44:	2304      	movs	r3, #4
 8001f46:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f48:	f107 031c 	add.w	r3, r7, #28
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	480b      	ldr	r0, [pc, #44]	; (8001f7c <HAL_I2C_MspInit+0xe0>)
 8001f50:	f002 ff9a 	bl	8004e88 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001f54:	4b08      	ldr	r3, [pc, #32]	; (8001f78 <HAL_I2C_MspInit+0xdc>)
 8001f56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f58:	4a07      	ldr	r2, [pc, #28]	; (8001f78 <HAL_I2C_MspInit+0xdc>)
 8001f5a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f5e:	6593      	str	r3, [r2, #88]	; 0x58
 8001f60:	4b05      	ldr	r3, [pc, #20]	; (8001f78 <HAL_I2C_MspInit+0xdc>)
 8001f62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	68fb      	ldr	r3, [r7, #12]
}
 8001f6c:	bf00      	nop
 8001f6e:	3730      	adds	r7, #48	; 0x30
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	40005400 	.word	0x40005400
 8001f78:	40021000 	.word	0x40021000
 8001f7c:	48000400 	.word	0x48000400
 8001f80:	40005800 	.word	0x40005800

08001f84 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b08c      	sub	sp, #48	; 0x30
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f8c:	f107 031c 	add.w	r3, r7, #28
 8001f90:	2200      	movs	r2, #0
 8001f92:	601a      	str	r2, [r3, #0]
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	609a      	str	r2, [r3, #8]
 8001f98:	60da      	str	r2, [r3, #12]
 8001f9a:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a44      	ldr	r2, [pc, #272]	; (80020b4 <HAL_LCD_MspInit+0x130>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	f040 8081 	bne.w	80020aa <HAL_LCD_MspInit+0x126>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 8001fa8:	4b43      	ldr	r3, [pc, #268]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8001faa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fac:	4a42      	ldr	r2, [pc, #264]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8001fae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001fb2:	6593      	str	r3, [r2, #88]	; 0x58
 8001fb4:	4b40      	ldr	r3, [pc, #256]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8001fb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fbc:	61bb      	str	r3, [r7, #24]
 8001fbe:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fc0:	4b3d      	ldr	r3, [pc, #244]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8001fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fc4:	4a3c      	ldr	r2, [pc, #240]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8001fc6:	f043 0304 	orr.w	r3, r3, #4
 8001fca:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fcc:	4b3a      	ldr	r3, [pc, #232]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8001fce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd8:	4b37      	ldr	r3, [pc, #220]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8001fda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fdc:	4a36      	ldr	r2, [pc, #216]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8001fde:	f043 0301 	orr.w	r3, r3, #1
 8001fe2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001fe4:	4b34      	ldr	r3, [pc, #208]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8001fe6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001fe8:	f003 0301 	and.w	r3, r3, #1
 8001fec:	613b      	str	r3, [r7, #16]
 8001fee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ff0:	4b31      	ldr	r3, [pc, #196]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8001ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ff4:	4a30      	ldr	r2, [pc, #192]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8001ff6:	f043 0302 	orr.w	r3, r3, #2
 8001ffa:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ffc:	4b2e      	ldr	r3, [pc, #184]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8001ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002000:	f003 0302 	and.w	r3, r3, #2
 8002004:	60fb      	str	r3, [r7, #12]
 8002006:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002008:	4b2b      	ldr	r3, [pc, #172]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 800200a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200c:	4a2a      	ldr	r2, [pc, #168]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 800200e:	f043 0308 	orr.w	r3, r3, #8
 8002012:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002014:	4b28      	ldr	r3, [pc, #160]	; (80020b8 <HAL_LCD_MspInit+0x134>)
 8002016:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002018:	f003 0308 	and.w	r3, r3, #8
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	68bb      	ldr	r3, [r7, #8]
    PA15 (JTDI)     ------> LCD_SEG17
    PB4 (NJTRST)     ------> LCD_SEG8
    PB5     ------> LCD_SEG9
    PB9     ------> LCD_COM3 
    */
    GPIO_InitStruct.Pin = VLCD_Pin|SEG22_Pin|SEG1_Pin|SEG14_Pin 
 8002020:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002024:	61fb      	str	r3, [r7, #28]
                          |SEG9_Pin|SEG13_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002026:	2302      	movs	r3, #2
 8002028:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202a:	2300      	movs	r3, #0
 800202c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800202e:	2300      	movs	r3, #0
 8002030:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002032:	230b      	movs	r3, #11
 8002034:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002036:	f107 031c 	add.w	r3, r7, #28
 800203a:	4619      	mov	r1, r3
 800203c:	481f      	ldr	r0, [pc, #124]	; (80020bc <HAL_LCD_MspInit+0x138>)
 800203e:	f002 ff23 	bl	8004e88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG23_Pin|SEG0_Pin|COM0_Pin|COM1_Pin 
 8002042:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002046:	61fb      	str	r3, [r7, #28]
                          |COM2_Pin|SEG10_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002048:	2302      	movs	r3, #2
 800204a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002050:	2300      	movs	r3, #0
 8002052:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002054:	230b      	movs	r3, #11
 8002056:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002058:	f107 031c 	add.w	r3, r7, #28
 800205c:	4619      	mov	r1, r3
 800205e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002062:	f002 ff11 	bl	8004e88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG20_Pin|SEG3_Pin|SEG19_Pin|SEG4_Pin 
 8002066:	f24f 2330 	movw	r3, #62000	; 0xf230
 800206a:	61fb      	str	r3, [r7, #28]
                          |SEG11_Pin|SEG12_Pin|COM3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800206c:	2302      	movs	r3, #2
 800206e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002070:	2300      	movs	r3, #0
 8002072:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002074:	2300      	movs	r3, #0
 8002076:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 8002078:	230b      	movs	r3, #11
 800207a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800207c:	f107 031c 	add.w	r3, r7, #28
 8002080:	4619      	mov	r1, r3
 8002082:	480f      	ldr	r0, [pc, #60]	; (80020c0 <HAL_LCD_MspInit+0x13c>)
 8002084:	f002 ff00 	bl	8004e88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SEG18_Pin|SEG5_Pin|SEG17_Pin|SEG6_Pin 
 8002088:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800208c:	61fb      	str	r3, [r7, #28]
                          |SEG16_Pin|SEG7_Pin|SEG15_Pin|SEG8_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800208e:	2302      	movs	r3, #2
 8002090:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002096:	2300      	movs	r3, #0
 8002098:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800209a:	230b      	movs	r3, #11
 800209c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800209e:	f107 031c 	add.w	r3, r7, #28
 80020a2:	4619      	mov	r1, r3
 80020a4:	4807      	ldr	r0, [pc, #28]	; (80020c4 <HAL_LCD_MspInit+0x140>)
 80020a6:	f002 feef 	bl	8004e88 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 80020aa:	bf00      	nop
 80020ac:	3730      	adds	r7, #48	; 0x30
 80020ae:	46bd      	mov	sp, r7
 80020b0:	bd80      	pop	{r7, pc}
 80020b2:	bf00      	nop
 80020b4:	40002400 	.word	0x40002400
 80020b8:	40021000 	.word	0x40021000
 80020bc:	48000800 	.word	0x48000800
 80020c0:	48000400 	.word	0x48000400
 80020c4:	48000c00 	.word	0x48000c00

080020c8 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b08a      	sub	sp, #40	; 0x28
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d0:	f107 0314 	add.w	r3, r7, #20
 80020d4:	2200      	movs	r2, #0
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	605a      	str	r2, [r3, #4]
 80020da:	609a      	str	r2, [r3, #8]
 80020dc:	60da      	str	r2, [r3, #12]
 80020de:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a17      	ldr	r2, [pc, #92]	; (8002144 <HAL_QSPI_MspInit+0x7c>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d128      	bne.n	800213c <HAL_QSPI_MspInit+0x74>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80020ea:	4b17      	ldr	r3, [pc, #92]	; (8002148 <HAL_QSPI_MspInit+0x80>)
 80020ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020ee:	4a16      	ldr	r2, [pc, #88]	; (8002148 <HAL_QSPI_MspInit+0x80>)
 80020f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020f4:	6513      	str	r3, [r2, #80]	; 0x50
 80020f6:	4b14      	ldr	r3, [pc, #80]	; (8002148 <HAL_QSPI_MspInit+0x80>)
 80020f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80020fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020fe:	613b      	str	r3, [r7, #16]
 8002100:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002102:	4b11      	ldr	r3, [pc, #68]	; (8002148 <HAL_QSPI_MspInit+0x80>)
 8002104:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002106:	4a10      	ldr	r2, [pc, #64]	; (8002148 <HAL_QSPI_MspInit+0x80>)
 8002108:	f043 0310 	orr.w	r3, r3, #16
 800210c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800210e:	4b0e      	ldr	r3, [pc, #56]	; (8002148 <HAL_QSPI_MspInit+0x80>)
 8002110:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002112:	f003 0310 	and.w	r3, r3, #16
 8002116:	60fb      	str	r3, [r7, #12]
 8002118:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> QUADSPI_BK1_IO0
    PE13     ------> QUADSPI_BK1_IO1
    PE14     ------> QUADSPI_BK1_IO2
    PE15     ------> QUADSPI_BK1_IO3 
    */
    GPIO_InitStruct.Pin = QSPI_CLK_Pin|QSPI_CS_Pin|QSPI_D0_Pin|QSPI_D1_Pin 
 800211a:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 800211e:	617b      	str	r3, [r7, #20]
                          |QSPI_D2_Pin|QSPI_D3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002128:	2303      	movs	r3, #3
 800212a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800212c:	230a      	movs	r3, #10
 800212e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002130:	f107 0314 	add.w	r3, r7, #20
 8002134:	4619      	mov	r1, r3
 8002136:	4805      	ldr	r0, [pc, #20]	; (800214c <HAL_QSPI_MspInit+0x84>)
 8002138:	f002 fea6 	bl	8004e88 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 800213c:	bf00      	nop
 800213e:	3728      	adds	r7, #40	; 0x28
 8002140:	46bd      	mov	sp, r7
 8002142:	bd80      	pop	{r7, pc}
 8002144:	a0001000 	.word	0xa0001000
 8002148:	40021000 	.word	0x40021000
 800214c:	48001000 	.word	0x48001000

08002150 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b08a      	sub	sp, #40	; 0x28
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002158:	f107 0314 	add.w	r3, r7, #20
 800215c:	2200      	movs	r2, #0
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	605a      	str	r2, [r3, #4]
 8002162:	609a      	str	r2, [r3, #8]
 8002164:	60da      	str	r2, [r3, #12]
 8002166:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a17      	ldr	r2, [pc, #92]	; (80021cc <HAL_SPI_MspInit+0x7c>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d127      	bne.n	80021c2 <HAL_SPI_MspInit+0x72>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002172:	4b17      	ldr	r3, [pc, #92]	; (80021d0 <HAL_SPI_MspInit+0x80>)
 8002174:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002176:	4a16      	ldr	r2, [pc, #88]	; (80021d0 <HAL_SPI_MspInit+0x80>)
 8002178:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800217c:	6593      	str	r3, [r2, #88]	; 0x58
 800217e:	4b14      	ldr	r3, [pc, #80]	; (80021d0 <HAL_SPI_MspInit+0x80>)
 8002180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002182:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002186:	613b      	str	r3, [r7, #16]
 8002188:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800218a:	4b11      	ldr	r3, [pc, #68]	; (80021d0 <HAL_SPI_MspInit+0x80>)
 800218c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800218e:	4a10      	ldr	r2, [pc, #64]	; (80021d0 <HAL_SPI_MspInit+0x80>)
 8002190:	f043 0308 	orr.w	r3, r3, #8
 8002194:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002196:	4b0e      	ldr	r3, [pc, #56]	; (80021d0 <HAL_SPI_MspInit+0x80>)
 8002198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800219a:	f003 0308 	and.w	r3, r3, #8
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration    
    PD1     ------> SPI2_SCK
    PD3     ------> SPI2_MISO
    PD4     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = MEMS_SCK_Pin|MEMS_MISO_Pin|MEMS_MOSI_Pin;
 80021a2:	231a      	movs	r3, #26
 80021a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a6:	2302      	movs	r3, #2
 80021a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021aa:	2300      	movs	r3, #0
 80021ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ae:	2303      	movs	r3, #3
 80021b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021b2:	2305      	movs	r3, #5
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021b6:	f107 0314 	add.w	r3, r7, #20
 80021ba:	4619      	mov	r1, r3
 80021bc:	4805      	ldr	r0, [pc, #20]	; (80021d4 <HAL_SPI_MspInit+0x84>)
 80021be:	f002 fe63 	bl	8004e88 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80021c2:	bf00      	nop
 80021c4:	3728      	adds	r7, #40	; 0x28
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40003800 	.word	0x40003800
 80021d0:	40021000 	.word	0x40021000
 80021d4:	48000c00 	.word	0x48000c00

080021d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a0d      	ldr	r2, [pc, #52]	; (800221c <HAL_TIM_Base_MspInit+0x44>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d113      	bne.n	8002212 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80021ea:	4b0d      	ldr	r3, [pc, #52]	; (8002220 <HAL_TIM_Base_MspInit+0x48>)
 80021ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021ee:	4a0c      	ldr	r2, [pc, #48]	; (8002220 <HAL_TIM_Base_MspInit+0x48>)
 80021f0:	f043 0304 	orr.w	r3, r3, #4
 80021f4:	6593      	str	r3, [r2, #88]	; 0x58
 80021f6:	4b0a      	ldr	r3, [pc, #40]	; (8002220 <HAL_TIM_Base_MspInit+0x48>)
 80021f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021fa:	f003 0304 	and.w	r3, r3, #4
 80021fe:	60fb      	str	r3, [r7, #12]
 8002200:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002202:	2200      	movs	r2, #0
 8002204:	2100      	movs	r1, #0
 8002206:	201e      	movs	r0, #30
 8002208:	f002 fe07 	bl	8004e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800220c:	201e      	movs	r0, #30
 800220e:	f002 fe20 	bl	8004e52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8002212:	bf00      	nop
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40000800 	.word	0x40000800
 8002220:	40021000 	.word	0x40021000

08002224 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b08a      	sub	sp, #40	; 0x28
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222c:	f107 0314 	add.w	r3, r7, #20
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	605a      	str	r2, [r3, #4]
 8002236:	609a      	str	r2, [r3, #8]
 8002238:	60da      	str	r2, [r3, #12]
 800223a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a17      	ldr	r2, [pc, #92]	; (80022a0 <HAL_UART_MspInit+0x7c>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d127      	bne.n	8002296 <HAL_UART_MspInit+0x72>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002246:	4b17      	ldr	r3, [pc, #92]	; (80022a4 <HAL_UART_MspInit+0x80>)
 8002248:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800224a:	4a16      	ldr	r2, [pc, #88]	; (80022a4 <HAL_UART_MspInit+0x80>)
 800224c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002250:	6593      	str	r3, [r2, #88]	; 0x58
 8002252:	4b14      	ldr	r3, [pc, #80]	; (80022a4 <HAL_UART_MspInit+0x80>)
 8002254:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002256:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225a:	613b      	str	r3, [r7, #16]
 800225c:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800225e:	4b11      	ldr	r3, [pc, #68]	; (80022a4 <HAL_UART_MspInit+0x80>)
 8002260:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002262:	4a10      	ldr	r2, [pc, #64]	; (80022a4 <HAL_UART_MspInit+0x80>)
 8002264:	f043 0308 	orr.w	r3, r3, #8
 8002268:	64d3      	str	r3, [r2, #76]	; 0x4c
 800226a:	4b0e      	ldr	r3, [pc, #56]	; (80022a4 <HAL_UART_MspInit+0x80>)
 800226c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800226e:	f003 0308 	and.w	r3, r3, #8
 8002272:	60fb      	str	r3, [r7, #12]
 8002274:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002276:	2360      	movs	r3, #96	; 0x60
 8002278:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227a:	2302      	movs	r3, #2
 800227c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800227e:	2301      	movs	r3, #1
 8002280:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002282:	2303      	movs	r3, #3
 8002284:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002286:	2307      	movs	r3, #7
 8002288:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800228a:	f107 0314 	add.w	r3, r7, #20
 800228e:	4619      	mov	r1, r3
 8002290:	4805      	ldr	r0, [pc, #20]	; (80022a8 <HAL_UART_MspInit+0x84>)
 8002292:	f002 fdf9 	bl	8004e88 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002296:	bf00      	nop
 8002298:	3728      	adds	r7, #40	; 0x28
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	40004400 	.word	0x40004400
 80022a4:	40021000 	.word	0x40021000
 80022a8:	48000c00 	.word	0x48000c00

080022ac <HAL_SAI_MspInit>:
}

static uint32_t SAI1_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08a      	sub	sp, #40	; 0x28
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI1 */
    if(hsai->Instance==SAI1_Block_A)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a33      	ldr	r2, [pc, #204]	; (8002388 <HAL_SAI_MspInit+0xdc>)
 80022ba:	4293      	cmp	r3, r2
 80022bc:	d135      	bne.n	800232a <HAL_SAI_MspInit+0x7e>
    {
    /* Peripheral clock enable */
    if (SAI1_client == 0)
 80022be:	4b33      	ldr	r3, [pc, #204]	; (800238c <HAL_SAI_MspInit+0xe0>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d10b      	bne.n	80022de <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI1_CLK_ENABLE();
 80022c6:	4b32      	ldr	r3, [pc, #200]	; (8002390 <HAL_SAI_MspInit+0xe4>)
 80022c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ca:	4a31      	ldr	r2, [pc, #196]	; (8002390 <HAL_SAI_MspInit+0xe4>)
 80022cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80022d0:	6613      	str	r3, [r2, #96]	; 0x60
 80022d2:	4b2f      	ldr	r3, [pc, #188]	; (8002390 <HAL_SAI_MspInit+0xe4>)
 80022d4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80022da:	613b      	str	r3, [r7, #16]
 80022dc:	693b      	ldr	r3, [r7, #16]
    }
    SAI1_client ++;
 80022de:	4b2b      	ldr	r3, [pc, #172]	; (800238c <HAL_SAI_MspInit+0xe0>)
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	3301      	adds	r3, #1
 80022e4:	4a29      	ldr	r2, [pc, #164]	; (800238c <HAL_SAI_MspInit+0xe0>)
 80022e6:	6013      	str	r3, [r2, #0]
    PE4     ------> SAI1_FS_A
    PE5     ------> SAI1_SCK_A
    PE6     ------> SAI1_SD_A
    PE9     ------> SAI1_FS_B 
    */
    GPIO_InitStruct.Pin = SAI1_MCK_Pin|SAI1_FS_Pin|SAI1_SCK_Pin|SAI1_SD_Pin;
 80022e8:	2374      	movs	r3, #116	; 0x74
 80022ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022ec:	2302      	movs	r3, #2
 80022ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022f0:	2300      	movs	r3, #0
 80022f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022f4:	2303      	movs	r3, #3
 80022f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 80022f8:	230d      	movs	r3, #13
 80022fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022fc:	f107 0314 	add.w	r3, r7, #20
 8002300:	4619      	mov	r1, r3
 8002302:	4824      	ldr	r0, [pc, #144]	; (8002394 <HAL_SAI_MspInit+0xe8>)
 8002304:	f002 fdc0 	bl	8004e88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AUDIO_CLK_Pin;
 8002308:	f44f 7300 	mov.w	r3, #512	; 0x200
 800230c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800230e:	2302      	movs	r3, #2
 8002310:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002312:	2300      	movs	r3, #0
 8002314:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002316:	2300      	movs	r3, #0
 8002318:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800231a:	230d      	movs	r3, #13
 800231c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_CLK_GPIO_Port, &GPIO_InitStruct);
 800231e:	f107 0314 	add.w	r3, r7, #20
 8002322:	4619      	mov	r1, r3
 8002324:	481b      	ldr	r0, [pc, #108]	; (8002394 <HAL_SAI_MspInit+0xe8>)
 8002326:	f002 fdaf 	bl	8004e88 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI1_Block_B)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a1a      	ldr	r2, [pc, #104]	; (8002398 <HAL_SAI_MspInit+0xec>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d124      	bne.n	800237e <HAL_SAI_MspInit+0xd2>
    {
      /* Peripheral clock enable */
      if (SAI1_client == 0)
 8002334:	4b15      	ldr	r3, [pc, #84]	; (800238c <HAL_SAI_MspInit+0xe0>)
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	d10b      	bne.n	8002354 <HAL_SAI_MspInit+0xa8>
      {
       __HAL_RCC_SAI1_CLK_ENABLE();
 800233c:	4b14      	ldr	r3, [pc, #80]	; (8002390 <HAL_SAI_MspInit+0xe4>)
 800233e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002340:	4a13      	ldr	r2, [pc, #76]	; (8002390 <HAL_SAI_MspInit+0xe4>)
 8002342:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002346:	6613      	str	r3, [r2, #96]	; 0x60
 8002348:	4b11      	ldr	r3, [pc, #68]	; (8002390 <HAL_SAI_MspInit+0xe4>)
 800234a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800234c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002350:	60fb      	str	r3, [r7, #12]
 8002352:	68fb      	ldr	r3, [r7, #12]
      }
    SAI1_client ++;
 8002354:	4b0d      	ldr	r3, [pc, #52]	; (800238c <HAL_SAI_MspInit+0xe0>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	3301      	adds	r3, #1
 800235a:	4a0c      	ldr	r2, [pc, #48]	; (800238c <HAL_SAI_MspInit+0xe0>)
 800235c:	6013      	str	r3, [r2, #0]
    
    /**SAI1_B_Block_B GPIO Configuration    
    PE7     ------> SAI1_SD_B 
    */
    GPIO_InitStruct.Pin = AUDIO_DIN_Pin;
 800235e:	2380      	movs	r3, #128	; 0x80
 8002360:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002362:	2302      	movs	r3, #2
 8002364:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002366:	2300      	movs	r3, #0
 8002368:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800236a:	2303      	movs	r3, #3
 800236c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 800236e:	230d      	movs	r3, #13
 8002370:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(AUDIO_DIN_GPIO_Port, &GPIO_InitStruct);
 8002372:	f107 0314 	add.w	r3, r7, #20
 8002376:	4619      	mov	r1, r3
 8002378:	4806      	ldr	r0, [pc, #24]	; (8002394 <HAL_SAI_MspInit+0xe8>)
 800237a:	f002 fd85 	bl	8004e88 <HAL_GPIO_Init>

    }
}
 800237e:	bf00      	nop
 8002380:	3728      	adds	r7, #40	; 0x28
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40015404 	.word	0x40015404
 800238c:	200000d4 	.word	0x200000d4
 8002390:	40021000 	.word	0x40021000
 8002394:	48001000 	.word	0x48001000
 8002398:	40015424 	.word	0x40015424

0800239c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80023a0:	bf00      	nop
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr

080023aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023aa:	b480      	push	{r7}
 80023ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023ae:	e7fe      	b.n	80023ae <HardFault_Handler+0x4>

080023b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023b4:	e7fe      	b.n	80023b4 <MemManage_Handler+0x4>

080023b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023ba:	e7fe      	b.n	80023ba <BusFault_Handler+0x4>

080023bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023c0:	e7fe      	b.n	80023c0 <UsageFault_Handler+0x4>

080023c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023c2:	b480      	push	{r7}
 80023c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c6:	bf00      	nop
 80023c8:	46bd      	mov	sp, r7
 80023ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ce:	4770      	bx	lr

080023d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023d0:	b480      	push	{r7}
 80023d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023d4:	bf00      	nop
 80023d6:	46bd      	mov	sp, r7
 80023d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023dc:	4770      	bx	lr

080023de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023de:	b480      	push	{r7}
 80023e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023e2:	bf00      	nop
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr

080023ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023f0:	f000 fe9a 	bl	8003128 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023f4:	bf00      	nop
 80023f6:	bd80      	pop	{r7, pc}

080023f8 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80023fc:	4802      	ldr	r0, [pc, #8]	; (8002408 <ADC1_2_IRQHandler+0x10>)
 80023fe:	f001 fc2b 	bl	8003c58 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8002402:	bf00      	nop
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	200000ec 	.word	0x200000ec

0800240c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8002410:	4802      	ldr	r0, [pc, #8]	; (800241c <OTG_FS_IRQHandler+0x10>)
 8002412:	f003 f9ab 	bl	800576c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002416:	bf00      	nop
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000940 	.word	0x20000940

08002420 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002428:	4b11      	ldr	r3, [pc, #68]	; (8002470 <_sbrk+0x50>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	2b00      	cmp	r3, #0
 800242e:	d102      	bne.n	8002436 <_sbrk+0x16>
		heap_end = &end;
 8002430:	4b0f      	ldr	r3, [pc, #60]	; (8002470 <_sbrk+0x50>)
 8002432:	4a10      	ldr	r2, [pc, #64]	; (8002474 <_sbrk+0x54>)
 8002434:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002436:	4b0e      	ldr	r3, [pc, #56]	; (8002470 <_sbrk+0x50>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800243c:	4b0c      	ldr	r3, [pc, #48]	; (8002470 <_sbrk+0x50>)
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	4413      	add	r3, r2
 8002444:	466a      	mov	r2, sp
 8002446:	4293      	cmp	r3, r2
 8002448:	d907      	bls.n	800245a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800244a:	f00a f8a1 	bl	800c590 <__errno>
 800244e:	4602      	mov	r2, r0
 8002450:	230c      	movs	r3, #12
 8002452:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002454:	f04f 33ff 	mov.w	r3, #4294967295
 8002458:	e006      	b.n	8002468 <_sbrk+0x48>
	}

	heap_end += incr;
 800245a:	4b05      	ldr	r3, [pc, #20]	; (8002470 <_sbrk+0x50>)
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4413      	add	r3, r2
 8002462:	4a03      	ldr	r2, [pc, #12]	; (8002470 <_sbrk+0x50>)
 8002464:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002466:	68fb      	ldr	r3, [r7, #12]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	200000d8 	.word	0x200000d8
 8002474:	20000c08 	.word	0x20000c08

08002478 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002478:	b480      	push	{r7}
 800247a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800247c:	4b17      	ldr	r3, [pc, #92]	; (80024dc <SystemInit+0x64>)
 800247e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002482:	4a16      	ldr	r2, [pc, #88]	; (80024dc <SystemInit+0x64>)
 8002484:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002488:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800248c:	4b14      	ldr	r3, [pc, #80]	; (80024e0 <SystemInit+0x68>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a13      	ldr	r2, [pc, #76]	; (80024e0 <SystemInit+0x68>)
 8002492:	f043 0301 	orr.w	r3, r3, #1
 8002496:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002498:	4b11      	ldr	r3, [pc, #68]	; (80024e0 <SystemInit+0x68>)
 800249a:	2200      	movs	r2, #0
 800249c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800249e:	4b10      	ldr	r3, [pc, #64]	; (80024e0 <SystemInit+0x68>)
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a0f      	ldr	r2, [pc, #60]	; (80024e0 <SystemInit+0x68>)
 80024a4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80024a8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80024ac:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80024ae:	4b0c      	ldr	r3, [pc, #48]	; (80024e0 <SystemInit+0x68>)
 80024b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024b4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80024b6:	4b0a      	ldr	r3, [pc, #40]	; (80024e0 <SystemInit+0x68>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a09      	ldr	r2, [pc, #36]	; (80024e0 <SystemInit+0x68>)
 80024bc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024c0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80024c2:	4b07      	ldr	r3, [pc, #28]	; (80024e0 <SystemInit+0x68>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80024c8:	4b04      	ldr	r3, [pc, #16]	; (80024dc <SystemInit+0x64>)
 80024ca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80024ce:	609a      	str	r2, [r3, #8]
#endif
}
 80024d0:	bf00      	nop
 80024d2:	46bd      	mov	sp, r7
 80024d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d8:	4770      	bx	lr
 80024da:	bf00      	nop
 80024dc:	e000ed00 	.word	0xe000ed00
 80024e0:	40021000 	.word	0x40021000

080024e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80024e4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800251c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80024e8:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80024ea:	e003      	b.n	80024f4 <LoopCopyDataInit>

080024ec <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80024ec:	4b0c      	ldr	r3, [pc, #48]	; (8002520 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80024ee:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80024f0:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80024f2:	3104      	adds	r1, #4

080024f4 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80024f4:	480b      	ldr	r0, [pc, #44]	; (8002524 <LoopForever+0xa>)
	ldr	r3, =_edata
 80024f6:	4b0c      	ldr	r3, [pc, #48]	; (8002528 <LoopForever+0xe>)
	adds	r2, r0, r1
 80024f8:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80024fa:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80024fc:	d3f6      	bcc.n	80024ec <CopyDataInit>
	ldr	r2, =_sbss
 80024fe:	4a0b      	ldr	r2, [pc, #44]	; (800252c <LoopForever+0x12>)
	b	LoopFillZerobss
 8002500:	e002      	b.n	8002508 <LoopFillZerobss>

08002502 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002502:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002504:	f842 3b04 	str.w	r3, [r2], #4

08002508 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002508:	4b09      	ldr	r3, [pc, #36]	; (8002530 <LoopForever+0x16>)
	cmp	r2, r3
 800250a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800250c:	d3f9      	bcc.n	8002502 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800250e:	f7ff ffb3 	bl	8002478 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002512:	f00a f843 	bl	800c59c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002516:	f7fe ffb7 	bl	8001488 <main>

0800251a <LoopForever>:

LoopForever:
    b LoopForever
 800251a:	e7fe      	b.n	800251a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800251c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002520:	0800c930 	.word	0x0800c930
	ldr	r0, =_sdata
 8002524:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002528:	200000a8 	.word	0x200000a8
	ldr	r2, =_sbss
 800252c:	200000a8 	.word	0x200000a8
	ldr	r3, = _ebss
 8002530:	20000c08 	.word	0x20000c08

08002534 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002534:	e7fe      	b.n	8002534 <ADC3_IRQHandler>
	...

08002538 <BSP_JOY_GetState>:
*            @arg  JOY_LEFT
*            @arg  JOY_RIGHT
*            @arg  JOY_UP
*/
JOYState_TypeDef BSP_JOY_GetState(void)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b082      	sub	sp, #8
 800253c:	af00      	add	r7, sp, #0
  JOYState_TypeDef joykey;

  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 800253e:	2300      	movs	r3, #0
 8002540:	71fb      	strb	r3, [r7, #7]
 8002542:	e012      	b.n	800256a <BSP_JOY_GetState+0x32>
  {
    if (HAL_GPIO_ReadPin(JOY_PORT[joykey], JOY_PIN[joykey]) == GPIO_PIN_SET)
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	4a0d      	ldr	r2, [pc, #52]	; (800257c <BSP_JOY_GetState+0x44>)
 8002548:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800254c:	79fb      	ldrb	r3, [r7, #7]
 800254e:	4a0c      	ldr	r2, [pc, #48]	; (8002580 <BSP_JOY_GetState+0x48>)
 8002550:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002554:	4619      	mov	r1, r3
 8002556:	f002 fe3f 	bl	80051d8 <HAL_GPIO_ReadPin>
 800255a:	4603      	mov	r3, r0
 800255c:	2b01      	cmp	r3, #1
 800255e:	d101      	bne.n	8002564 <BSP_JOY_GetState+0x2c>
    {
      /* Return Code Joystick key pressed */
      return joykey;
 8002560:	79fb      	ldrb	r3, [r7, #7]
 8002562:	e006      	b.n	8002572 <BSP_JOY_GetState+0x3a>
  for (joykey = JOY_SEL; joykey < (JOY_SEL + JOYn) ; joykey++)
 8002564:	79fb      	ldrb	r3, [r7, #7]
 8002566:	3301      	adds	r3, #1
 8002568:	71fb      	strb	r3, [r7, #7]
 800256a:	79fb      	ldrb	r3, [r7, #7]
 800256c:	2b04      	cmp	r3, #4
 800256e:	d9e9      	bls.n	8002544 <BSP_JOY_GetState+0xc>
    }
  }

  /* No Joystick key pressed */
  return JOY_NONE;
 8002570:	2305      	movs	r3, #5
}
 8002572:	4618      	mov	r0, r3
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	20000008 	.word	0x20000008
 8002580:	0800c8a4 	.word	0x0800c8a4

08002584 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 8002588:	4b19      	ldr	r3, [pc, #100]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 800258a:	4a1a      	ldr	r2, [pc, #104]	; (80025f4 <BSP_LCD_GLASS_Init+0x70>)
 800258c:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 800258e:	4b18      	ldr	r3, [pc, #96]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 8002590:	2200      	movs	r2, #0
 8002592:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 8002594:	4b16      	ldr	r3, [pc, #88]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 8002596:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800259a:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 800259c:	4b14      	ldr	r3, [pc, #80]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 800259e:	220c      	movs	r2, #12
 80025a0:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 80025a2:	4b13      	ldr	r3, [pc, #76]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 80025a4:	2240      	movs	r2, #64	; 0x40
 80025a6:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 80025a8:	4b11      	ldr	r3, [pc, #68]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 80025aa:	2200      	movs	r2, #0
 80025ac:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 80025ae:	4b10      	ldr	r3, [pc, #64]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 80025b0:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80025b4:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 80025b6:	4b0e      	ldr	r3, [pc, #56]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 80025b8:	2200      	movs	r2, #0
 80025ba:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 80025bc:	4b0c      	ldr	r3, [pc, #48]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 80025be:	2240      	movs	r2, #64	; 0x40
 80025c0:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 80025c2:	4b0b      	ldr	r3, [pc, #44]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 80025c8:	4b09      	ldr	r3, [pc, #36]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 80025ce:	4b08      	ldr	r3, [pc, #32]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 80025d0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80025d4:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 80025d6:	4b06      	ldr	r3, [pc, #24]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 80025d8:	2200      	movs	r2, #0
 80025da:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 80025dc:	4804      	ldr	r0, [pc, #16]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 80025de:	f000 f839 	bl	8002654 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 80025e2:	4803      	ldr	r0, [pc, #12]	; (80025f0 <BSP_LCD_GLASS_Init+0x6c>)
 80025e4:	f004 fb6a 	bl	8006cbc <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 80025e8:	f000 f82a 	bl	8002640 <BSP_LCD_GLASS_Clear>
}
 80025ec:	bf00      	nop
 80025ee:	bd80      	pop	{r7, pc}
 80025f0:	20000534 	.word	0x20000534
 80025f4:	40002400 	.word	0x40002400

080025f8 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t *ptr)
{
 80025f8:	b580      	push	{r7, lr}
 80025fa:	b084      	sub	sp, #16
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 8002600:	2300      	movs	r3, #0
 8002602:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 8002604:	e00b      	b.n	800261e <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 8002606:	7bfb      	ldrb	r3, [r7, #15]
 8002608:	2200      	movs	r2, #0
 800260a:	2100      	movs	r1, #0
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f000 f9b1 	bl	8002974 <WriteChar>

    /* Point on the next character */
    ptr++;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	3301      	adds	r3, #1
 8002616:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 8002618:	7bfb      	ldrb	r3, [r7, #15]
 800261a:	3301      	adds	r3, #1
 800261c:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) && (position <= LCD_DIGIT_POSITION_6))
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d002      	beq.n	800262c <BSP_LCD_GLASS_DisplayString+0x34>
 8002626:	7bfb      	ldrb	r3, [r7, #15]
 8002628:	2b05      	cmp	r3, #5
 800262a:	d9ec      	bls.n	8002606 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 800262c:	4803      	ldr	r0, [pc, #12]	; (800263c <BSP_LCD_GLASS_DisplayString+0x44>)
 800262e:	f004 fcb6 	bl	8006f9e <HAL_LCD_UpdateDisplayRequest>
}
 8002632:	bf00      	nop
 8002634:	3710      	adds	r7, #16
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	20000534 	.word	0x20000534

08002640 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle);
 8002644:	4802      	ldr	r0, [pc, #8]	; (8002650 <BSP_LCD_GLASS_Clear+0x10>)
 8002646:	f004 fc54 	bl	8006ef2 <HAL_LCD_Clear>
}
 800264a:	bf00      	nop
 800264c:	bd80      	pop	{r7, pc}
 800264e:	bf00      	nop
 8002650:	20000534 	.word	0x20000534

08002654 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b0c0      	sub	sp, #256	; 0x100
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 800265c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]
 8002664:	605a      	str	r2, [r3, #4]
 8002666:	609a      	str	r2, [r3, #8]
 8002668:	60da      	str	r2, [r3, #12]
 800266a:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 800266c:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 8002670:	2244      	movs	r2, #68	; 0x44
 8002672:	2100      	movs	r1, #0
 8002674:	4618      	mov	r0, r3
 8002676:	f009 ffdf 	bl	800c638 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800267a:	f107 0320 	add.w	r3, r7, #32
 800267e:	2288      	movs	r2, #136	; 0x88
 8002680:	2100      	movs	r1, #0
 8002682:	4618      	mov	r0, r3
 8002684:	f009 ffd8 	bl	800c638 <memset>

  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 8002688:	4b51      	ldr	r3, [pc, #324]	; (80027d0 <LCD_MspInit+0x17c>)
 800268a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800268c:	4a50      	ldr	r2, [pc, #320]	; (80027d0 <LCD_MspInit+0x17c>)
 800268e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002692:	6593      	str	r3, [r2, #88]	; 0x58
 8002694:	4b4e      	ldr	r3, [pc, #312]	; (80027d0 <LCD_MspInit+0x17c>)
 8002696:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002698:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800269c:	61fb      	str	r3, [r7, #28]
 800269e:	69fb      	ldr	r3, [r7, #28]

  /*##-2- Configure LSE as RTC clock soucre ###################################*/
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 80026a0:	2304      	movs	r3, #4
 80026a2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 80026a6:	2300      	movs	r3, #0
 80026a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 80026ac:	2301      	movs	r3, #1
 80026ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 80026b2:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80026b6:	4618      	mov	r0, r3
 80026b8:	f004 fe18 	bl	80072ec <HAL_RCC_OscConfig>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d000      	beq.n	80026c4 <LCD_MspInit+0x70>
  {
    while (1);
 80026c2:	e7fe      	b.n	80026c2 <LCD_MspInit+0x6e>
  }

  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80026c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80026c8:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80026ca:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026ce:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 80026d2:	f107 0320 	add.w	r3, r7, #32
 80026d6:	4618      	mov	r0, r3
 80026d8:	f005 fbbc 	bl	8007e54 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026dc:	4b3c      	ldr	r3, [pc, #240]	; (80027d0 <LCD_MspInit+0x17c>)
 80026de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026e0:	4a3b      	ldr	r2, [pc, #236]	; (80027d0 <LCD_MspInit+0x17c>)
 80026e2:	f043 0301 	orr.w	r3, r3, #1
 80026e6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80026e8:	4b39      	ldr	r3, [pc, #228]	; (80027d0 <LCD_MspInit+0x17c>)
 80026ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	61bb      	str	r3, [r7, #24]
 80026f2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80026f4:	4b36      	ldr	r3, [pc, #216]	; (80027d0 <LCD_MspInit+0x17c>)
 80026f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80026f8:	4a35      	ldr	r2, [pc, #212]	; (80027d0 <LCD_MspInit+0x17c>)
 80026fa:	f043 0302 	orr.w	r3, r3, #2
 80026fe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002700:	4b33      	ldr	r3, [pc, #204]	; (80027d0 <LCD_MspInit+0x17c>)
 8002702:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002704:	f003 0302 	and.w	r3, r3, #2
 8002708:	617b      	str	r3, [r7, #20]
 800270a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800270c:	4b30      	ldr	r3, [pc, #192]	; (80027d0 <LCD_MspInit+0x17c>)
 800270e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002710:	4a2f      	ldr	r2, [pc, #188]	; (80027d0 <LCD_MspInit+0x17c>)
 8002712:	f043 0304 	orr.w	r3, r3, #4
 8002716:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002718:	4b2d      	ldr	r3, [pc, #180]	; (80027d0 <LCD_MspInit+0x17c>)
 800271a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800271c:	f003 0304 	and.w	r3, r3, #4
 8002720:	613b      	str	r3, [r7, #16]
 8002722:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002724:	4b2a      	ldr	r3, [pc, #168]	; (80027d0 <LCD_MspInit+0x17c>)
 8002726:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002728:	4a29      	ldr	r2, [pc, #164]	; (80027d0 <LCD_MspInit+0x17c>)
 800272a:	f043 0308 	orr.w	r3, r3, #8
 800272e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002730:	4b27      	ldr	r3, [pc, #156]	; (80027d0 <LCD_MspInit+0x17c>)
 8002732:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002734:	f003 0308 	and.w	r3, r3, #8
 8002738:	60fb      	str	r3, [r7, #12]
 800273a:	68fb      	ldr	r3, [r7, #12]


  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 800273c:	f248 73c0 	movw	r3, #34752	; 0x87c0
 8002740:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 8002744:	2302      	movs	r3, #2
 8002746:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800274a:	2300      	movs	r3, #0
 800274c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_FREQ_VERY_HIGH;
 8002750:	2303      	movs	r3, #3
 8002752:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 8002756:	230b      	movs	r3, #11
 8002758:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 800275c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002760:	4619      	mov	r1, r3
 8002762:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002766:	f002 fb8f 	bl	8004e88 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800276a:	f24f 2333 	movw	r3, #62003	; 0xf233
 800276e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 8002772:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8002776:	4619      	mov	r1, r3
 8002778:	4816      	ldr	r0, [pc, #88]	; (80027d4 <LCD_MspInit+0x180>)
 800277a:	f002 fb85 	bl	8004e88 <HAL_GPIO_Init>

  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800277e:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 8002782:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 8002786:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800278a:	4619      	mov	r1, r3
 800278c:	4812      	ldr	r0, [pc, #72]	; (80027d8 <LCD_MspInit+0x184>)
 800278e:	f002 fb7b 	bl	8004e88 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 8002792:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 8002796:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800279a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800279e:	4619      	mov	r1, r3
 80027a0:	480e      	ldr	r0, [pc, #56]	; (80027dc <LCD_MspInit+0x188>)
 80027a2:	f002 fb71 	bl	8004e88 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 80027a6:	2002      	movs	r0, #2
 80027a8:	f000 fcdc 	bl	8003164 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 80027ac:	4b08      	ldr	r3, [pc, #32]	; (80027d0 <LCD_MspInit+0x17c>)
 80027ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027b0:	4a07      	ldr	r2, [pc, #28]	; (80027d0 <LCD_MspInit+0x17c>)
 80027b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027b6:	6593      	str	r3, [r2, #88]	; 0x58
 80027b8:	4b05      	ldr	r3, [pc, #20]	; (80027d0 <LCD_MspInit+0x17c>)
 80027ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027bc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	68bb      	ldr	r3, [r7, #8]
}
 80027c4:	bf00      	nop
 80027c6:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	40021000 	.word	0x40021000
 80027d4:	48000400 	.word	0x48000400
 80027d8:	48000800 	.word	0x48000800
 80027dc:	48000c00 	.word	0x48000c00

080027e0 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t *Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b085      	sub	sp, #20
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
 80027e8:	460b      	mov	r3, r1
 80027ea:	70fb      	strb	r3, [r7, #3]
 80027ec:	4613      	mov	r3, r2
 80027ee:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 80027f0:	2300      	movs	r3, #0
 80027f2:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 80027f4:	2300      	movs	r3, #0
 80027f6:	737b      	strb	r3, [r7, #13]
 80027f8:	2300      	movs	r3, #0
 80027fa:	733b      	strb	r3, [r7, #12]

  switch (*Char)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	2b2f      	cmp	r3, #47	; 0x2f
 8002802:	d04d      	beq.n	80028a0 <Convert+0xc0>
 8002804:	2b2f      	cmp	r3, #47	; 0x2f
 8002806:	dc11      	bgt.n	800282c <Convert+0x4c>
 8002808:	2b29      	cmp	r3, #41	; 0x29
 800280a:	d02e      	beq.n	800286a <Convert+0x8a>
 800280c:	2b29      	cmp	r3, #41	; 0x29
 800280e:	dc06      	bgt.n	800281e <Convert+0x3e>
 8002810:	2b25      	cmp	r3, #37	; 0x25
 8002812:	d04c      	beq.n	80028ae <Convert+0xce>
 8002814:	2b28      	cmp	r3, #40	; 0x28
 8002816:	d025      	beq.n	8002864 <Convert+0x84>
 8002818:	2b20      	cmp	r3, #32
 800281a:	d01c      	beq.n	8002856 <Convert+0x76>
 800281c:	e057      	b.n	80028ce <Convert+0xee>
 800281e:	2b2b      	cmp	r3, #43	; 0x2b
 8002820:	d03a      	beq.n	8002898 <Convert+0xb8>
 8002822:	2b2b      	cmp	r3, #43	; 0x2b
 8002824:	db1a      	blt.n	800285c <Convert+0x7c>
 8002826:	2b2d      	cmp	r3, #45	; 0x2d
 8002828:	d032      	beq.n	8002890 <Convert+0xb0>
 800282a:	e050      	b.n	80028ce <Convert+0xee>
 800282c:	2b6d      	cmp	r3, #109	; 0x6d
 800282e:	d023      	beq.n	8002878 <Convert+0x98>
 8002830:	2b6d      	cmp	r3, #109	; 0x6d
 8002832:	dc04      	bgt.n	800283e <Convert+0x5e>
 8002834:	2b39      	cmp	r3, #57	; 0x39
 8002836:	dd42      	ble.n	80028be <Convert+0xde>
 8002838:	2b64      	cmp	r3, #100	; 0x64
 800283a:	d019      	beq.n	8002870 <Convert+0x90>
 800283c:	e047      	b.n	80028ce <Convert+0xee>
 800283e:	2bb0      	cmp	r3, #176	; 0xb0
 8002840:	d031      	beq.n	80028a6 <Convert+0xc6>
 8002842:	2bb0      	cmp	r3, #176	; 0xb0
 8002844:	dc02      	bgt.n	800284c <Convert+0x6c>
 8002846:	2b6e      	cmp	r3, #110	; 0x6e
 8002848:	d01a      	beq.n	8002880 <Convert+0xa0>
 800284a:	e040      	b.n	80028ce <Convert+0xee>
 800284c:	2bb5      	cmp	r3, #181	; 0xb5
 800284e:	d01b      	beq.n	8002888 <Convert+0xa8>
 8002850:	2bff      	cmp	r3, #255	; 0xff
 8002852:	d030      	beq.n	80028b6 <Convert+0xd6>
 8002854:	e03b      	b.n	80028ce <Convert+0xee>
  {
    case ' ' :
      ch = 0x00;
 8002856:	2300      	movs	r3, #0
 8002858:	81fb      	strh	r3, [r7, #14]
      break;
 800285a:	e057      	b.n	800290c <Convert+0x12c>

    case '*':
      ch = C_STAR;
 800285c:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 8002860:	81fb      	strh	r3, [r7, #14]
      break;
 8002862:	e053      	b.n	800290c <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 8002864:	2328      	movs	r3, #40	; 0x28
 8002866:	81fb      	strh	r3, [r7, #14]
      break;
 8002868:	e050      	b.n	800290c <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800286a:	2311      	movs	r3, #17
 800286c:	81fb      	strh	r3, [r7, #14]
      break;
 800286e:	e04d      	b.n	800290c <Convert+0x12c>

    case 'd' :
      ch = C_DMAP;
 8002870:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 8002874:	81fb      	strh	r3, [r7, #14]
      break;
 8002876:	e049      	b.n	800290c <Convert+0x12c>

    case 'm' :
      ch = C_MMAP;
 8002878:	f24b 2310 	movw	r3, #45584	; 0xb210
 800287c:	81fb      	strh	r3, [r7, #14]
      break;
 800287e:	e045      	b.n	800290c <Convert+0x12c>

    case 'n' :
      ch = C_NMAP;
 8002880:	f242 2310 	movw	r3, #8720	; 0x2210
 8002884:	81fb      	strh	r3, [r7, #14]
      break;
 8002886:	e041      	b.n	800290c <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 8002888:	f246 0384 	movw	r3, #24708	; 0x6084
 800288c:	81fb      	strh	r3, [r7, #14]
      break;
 800288e:	e03d      	b.n	800290c <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 8002890:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8002894:	81fb      	strh	r3, [r7, #14]
      break;
 8002896:	e039      	b.n	800290c <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 8002898:	f24a 0314 	movw	r3, #40980	; 0xa014
 800289c:	81fb      	strh	r3, [r7, #14]
      break;
 800289e:	e035      	b.n	800290c <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 80028a0:	23c0      	movs	r3, #192	; 0xc0
 80028a2:	81fb      	strh	r3, [r7, #14]
      break;
 80028a4:	e032      	b.n	800290c <Convert+0x12c>

    case '' :
      ch = C_PERCENT_1;
 80028a6:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 80028aa:	81fb      	strh	r3, [r7, #14]
      break;
 80028ac:	e02e      	b.n	800290c <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2;
 80028ae:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 80028b2:	81fb      	strh	r3, [r7, #14]
      break;
 80028b4:	e02a      	b.n	800290c <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 80028b6:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 80028ba:	81fb      	strh	r3, [r7, #14]
      break ;
 80028bc:	e026      	b.n	800290c <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':
      ch = NumberMap[*Char - ASCII_CHAR_0];
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	781b      	ldrb	r3, [r3, #0]
 80028c2:	3b30      	subs	r3, #48	; 0x30
 80028c4:	4a28      	ldr	r2, [pc, #160]	; (8002968 <Convert+0x188>)
 80028c6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028ca:	81fb      	strh	r3, [r7, #14]
      break;
 80028cc:	e01e      	b.n	800290c <Convert+0x12c>

    default:
      /* The character Char is one letter in upper case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL))
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	781b      	ldrb	r3, [r3, #0]
 80028d2:	2b5a      	cmp	r3, #90	; 0x5a
 80028d4:	d80a      	bhi.n	80028ec <Convert+0x10c>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	781b      	ldrb	r3, [r3, #0]
 80028da:	2b40      	cmp	r3, #64	; 0x40
 80028dc:	d906      	bls.n	80028ec <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	781b      	ldrb	r3, [r3, #0]
 80028e2:	3b41      	subs	r3, #65	; 0x41
 80028e4:	4a21      	ldr	r2, [pc, #132]	; (800296c <Convert+0x18c>)
 80028e6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80028ea:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ((*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && (*Char > ASCII_CHAR_APOSTROPHE))
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	2b7a      	cmp	r3, #122	; 0x7a
 80028f2:	d80a      	bhi.n	800290a <Convert+0x12a>
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	2b60      	cmp	r3, #96	; 0x60
 80028fa:	d906      	bls.n	800290a <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	3b61      	subs	r3, #97	; 0x61
 8002902:	4a1a      	ldr	r2, [pc, #104]	; (800296c <Convert+0x18c>)
 8002904:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002908:	81fb      	strh	r3, [r7, #14]
      }
      break;
 800290a:	bf00      	nop
  }

  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 800290c:	78fb      	ldrb	r3, [r7, #3]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d103      	bne.n	800291a <Convert+0x13a>
  {
    ch |= 0x0002;
 8002912:	89fb      	ldrh	r3, [r7, #14]
 8002914:	f043 0302 	orr.w	r3, r3, #2
 8002918:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 800291a:	78bb      	ldrb	r3, [r7, #2]
 800291c:	2b01      	cmp	r3, #1
 800291e:	d103      	bne.n	8002928 <Convert+0x148>
  {
    ch |= 0x0020;
 8002920:	89fb      	ldrh	r3, [r7, #14]
 8002922:	f043 0320 	orr.w	r3, r3, #32
 8002926:	81fb      	strh	r3, [r7, #14]
  }

  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002928:	230c      	movs	r3, #12
 800292a:	737b      	strb	r3, [r7, #13]
 800292c:	2300      	movs	r3, #0
 800292e:	733b      	strb	r3, [r7, #12]
 8002930:	e010      	b.n	8002954 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 8002932:	89fa      	ldrh	r2, [r7, #14]
 8002934:	7b7b      	ldrb	r3, [r7, #13]
 8002936:	fa42 f303 	asr.w	r3, r2, r3
 800293a:	461a      	mov	r2, r3
 800293c:	7b3b      	ldrb	r3, [r7, #12]
 800293e:	f002 020f 	and.w	r2, r2, #15
 8002942:	490b      	ldr	r1, [pc, #44]	; (8002970 <Convert+0x190>)
 8002944:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12, index = 0 ; index < 4; loop -= 4, index++)
 8002948:	7b7b      	ldrb	r3, [r7, #13]
 800294a:	3b04      	subs	r3, #4
 800294c:	737b      	strb	r3, [r7, #13]
 800294e:	7b3b      	ldrb	r3, [r7, #12]
 8002950:	3301      	adds	r3, #1
 8002952:	733b      	strb	r3, [r7, #12]
 8002954:	7b3b      	ldrb	r3, [r7, #12]
 8002956:	2b03      	cmp	r3, #3
 8002958:	d9eb      	bls.n	8002932 <Convert+0x152>
  }
}
 800295a:	bf00      	nop
 800295c:	3714      	adds	r7, #20
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	0800c8e4 	.word	0x0800c8e4
 800296c:	0800c8b0 	.word	0x0800c8b0
 8002970:	20000524 	.word	0x20000524

08002974 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t *ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b084      	sub	sp, #16
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	4608      	mov	r0, r1
 800297e:	4611      	mov	r1, r2
 8002980:	461a      	mov	r2, r3
 8002982:	4603      	mov	r3, r0
 8002984:	70fb      	strb	r3, [r7, #3]
 8002986:	460b      	mov	r3, r1
 8002988:	70bb      	strb	r3, [r7, #2]
 800298a:	4613      	mov	r3, r2
 800298c:	707b      	strb	r3, [r7, #1]
  uint32_t data = 0x00;
 800298e:	2300      	movs	r3, #0
 8002990:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 8002992:	78ba      	ldrb	r2, [r7, #2]
 8002994:	78fb      	ldrb	r3, [r7, #3]
 8002996:	4619      	mov	r1, r3
 8002998:	6878      	ldr	r0, [r7, #4]
 800299a:	f7ff ff21 	bl	80027e0 <Convert>

  switch (Position)
 800299e:	787b      	ldrb	r3, [r7, #1]
 80029a0:	2b05      	cmp	r3, #5
 80029a2:	f200 835b 	bhi.w	800305c <WriteChar+0x6e8>
 80029a6:	a201      	add	r2, pc, #4	; (adr r2, 80029ac <WriteChar+0x38>)
 80029a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ac:	080029c5 	.word	0x080029c5
 80029b0:	08002abf 	.word	0x08002abf
 80029b4:	08002bd9 	.word	0x08002bd9
 80029b8:	08002cdb 	.word	0x08002cdb
 80029bc:	08002e09 	.word	0x08002e09
 80029c0:	08002f53 	.word	0x08002f53
  {
      /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80029c4:	4b80      	ldr	r3, [pc, #512]	; (8002bc8 <WriteChar+0x254>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	011b      	lsls	r3, r3, #4
 80029ca:	f003 0210 	and.w	r2, r3, #16
 80029ce:	4b7e      	ldr	r3, [pc, #504]	; (8002bc8 <WriteChar+0x254>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	085b      	lsrs	r3, r3, #1
 80029d4:	05db      	lsls	r3, r3, #23
 80029d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80029da:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 80029dc:	4b7a      	ldr	r3, [pc, #488]	; (8002bc8 <WriteChar+0x254>)
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	089b      	lsrs	r3, r3, #2
 80029e2:	059b      	lsls	r3, r3, #22
 80029e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029e8:	431a      	orrs	r2, r3
 80029ea:	4b77      	ldr	r3, [pc, #476]	; (8002bc8 <WriteChar+0x254>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 80029f2:	4313      	orrs	r3, r2
 80029f4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	4a74      	ldr	r2, [pc, #464]	; (8002bcc <WriteChar+0x258>)
 80029fa:	2100      	movs	r1, #0
 80029fc:	4874      	ldr	r0, [pc, #464]	; (8002bd0 <WriteChar+0x25c>)
 80029fe:	f004 fa1d 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a02:	4b71      	ldr	r3, [pc, #452]	; (8002bc8 <WriteChar+0x254>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	011b      	lsls	r3, r3, #4
 8002a08:	f003 0210 	and.w	r2, r3, #16
 8002a0c:	4b6e      	ldr	r3, [pc, #440]	; (8002bc8 <WriteChar+0x254>)
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	085b      	lsrs	r3, r3, #1
 8002a12:	05db      	lsls	r3, r3, #23
 8002a14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a18:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002a1a:	4b6b      	ldr	r3, [pc, #428]	; (8002bc8 <WriteChar+0x254>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	089b      	lsrs	r3, r3, #2
 8002a20:	059b      	lsls	r3, r3, #22
 8002a22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a26:	431a      	orrs	r2, r3
 8002a28:	4b67      	ldr	r3, [pc, #412]	; (8002bc8 <WriteChar+0x254>)
 8002a2a:	685b      	ldr	r3, [r3, #4]
 8002a2c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a30:	4313      	orrs	r3, r2
 8002a32:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	4a65      	ldr	r2, [pc, #404]	; (8002bcc <WriteChar+0x258>)
 8002a38:	2102      	movs	r1, #2
 8002a3a:	4865      	ldr	r0, [pc, #404]	; (8002bd0 <WriteChar+0x25c>)
 8002a3c:	f004 f9fe 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a40:	4b61      	ldr	r3, [pc, #388]	; (8002bc8 <WriteChar+0x254>)
 8002a42:	689b      	ldr	r3, [r3, #8]
 8002a44:	011b      	lsls	r3, r3, #4
 8002a46:	f003 0210 	and.w	r2, r3, #16
 8002a4a:	4b5f      	ldr	r3, [pc, #380]	; (8002bc8 <WriteChar+0x254>)
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	085b      	lsrs	r3, r3, #1
 8002a50:	05db      	lsls	r3, r3, #23
 8002a52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a56:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002a58:	4b5b      	ldr	r3, [pc, #364]	; (8002bc8 <WriteChar+0x254>)
 8002a5a:	689b      	ldr	r3, [r3, #8]
 8002a5c:	089b      	lsrs	r3, r3, #2
 8002a5e:	059b      	lsls	r3, r3, #22
 8002a60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a64:	431a      	orrs	r2, r3
 8002a66:	4b58      	ldr	r3, [pc, #352]	; (8002bc8 <WriteChar+0x254>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	4a55      	ldr	r2, [pc, #340]	; (8002bcc <WriteChar+0x258>)
 8002a76:	2104      	movs	r1, #4
 8002a78:	4855      	ldr	r0, [pc, #340]	; (8002bd0 <WriteChar+0x25c>)
 8002a7a:	f004 f9df 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002a7e:	4b52      	ldr	r3, [pc, #328]	; (8002bc8 <WriteChar+0x254>)
 8002a80:	68db      	ldr	r3, [r3, #12]
 8002a82:	011b      	lsls	r3, r3, #4
 8002a84:	f003 0210 	and.w	r2, r3, #16
 8002a88:	4b4f      	ldr	r3, [pc, #316]	; (8002bc8 <WriteChar+0x254>)
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	085b      	lsrs	r3, r3, #1
 8002a8e:	05db      	lsls	r3, r3, #23
 8002a90:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002a94:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 8002a96:	4b4c      	ldr	r3, [pc, #304]	; (8002bc8 <WriteChar+0x254>)
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	089b      	lsrs	r3, r3, #2
 8002a9c:	059b      	lsls	r3, r3, #22
 8002a9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	4b48      	ldr	r3, [pc, #288]	; (8002bc8 <WriteChar+0x254>)
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 8002aac:	4313      	orrs	r3, r2
 8002aae:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	4a46      	ldr	r2, [pc, #280]	; (8002bcc <WriteChar+0x258>)
 8002ab4:	2106      	movs	r1, #6
 8002ab6:	4846      	ldr	r0, [pc, #280]	; (8002bd0 <WriteChar+0x25c>)
 8002ab8:	f004 f9c0 	bl	8006e3c <HAL_LCD_Write>
      break;
 8002abc:	e2cf      	b.n	800305e <WriteChar+0x6ea>

      /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002abe:	4b42      	ldr	r3, [pc, #264]	; (8002bc8 <WriteChar+0x254>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	019b      	lsls	r3, r3, #6
 8002ac4:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002ac8:	4b3f      	ldr	r3, [pc, #252]	; (8002bc8 <WriteChar+0x254>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	085b      	lsrs	r3, r3, #1
 8002ace:	035b      	lsls	r3, r3, #13
 8002ad0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ad4:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002ad6:	4b3c      	ldr	r3, [pc, #240]	; (8002bc8 <WriteChar+0x254>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	089b      	lsrs	r3, r3, #2
 8002adc:	031b      	lsls	r3, r3, #12
 8002ade:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ae2:	431a      	orrs	r2, r3
 8002ae4:	4b38      	ldr	r3, [pc, #224]	; (8002bc8 <WriteChar+0x254>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	08db      	lsrs	r3, r3, #3
 8002aea:	015b      	lsls	r3, r3, #5
 8002aec:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002af0:	4313      	orrs	r3, r2
 8002af2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	4a37      	ldr	r2, [pc, #220]	; (8002bd4 <WriteChar+0x260>)
 8002af8:	2100      	movs	r1, #0
 8002afa:	4835      	ldr	r0, [pc, #212]	; (8002bd0 <WriteChar+0x25c>)
 8002afc:	f004 f99e 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b00:	4b31      	ldr	r3, [pc, #196]	; (8002bc8 <WriteChar+0x254>)
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	019b      	lsls	r3, r3, #6
 8002b06:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002b0a:	4b2f      	ldr	r3, [pc, #188]	; (8002bc8 <WriteChar+0x254>)
 8002b0c:	685b      	ldr	r3, [r3, #4]
 8002b0e:	085b      	lsrs	r3, r3, #1
 8002b10:	035b      	lsls	r3, r3, #13
 8002b12:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b16:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002b18:	4b2b      	ldr	r3, [pc, #172]	; (8002bc8 <WriteChar+0x254>)
 8002b1a:	685b      	ldr	r3, [r3, #4]
 8002b1c:	089b      	lsrs	r3, r3, #2
 8002b1e:	031b      	lsls	r3, r3, #12
 8002b20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b24:	431a      	orrs	r2, r3
 8002b26:	4b28      	ldr	r3, [pc, #160]	; (8002bc8 <WriteChar+0x254>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	08db      	lsrs	r3, r3, #3
 8002b2c:	015b      	lsls	r3, r3, #5
 8002b2e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b32:	4313      	orrs	r3, r2
 8002b34:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	4a26      	ldr	r2, [pc, #152]	; (8002bd4 <WriteChar+0x260>)
 8002b3a:	2102      	movs	r1, #2
 8002b3c:	4824      	ldr	r0, [pc, #144]	; (8002bd0 <WriteChar+0x25c>)
 8002b3e:	f004 f97d 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b42:	4b21      	ldr	r3, [pc, #132]	; (8002bc8 <WriteChar+0x254>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	019b      	lsls	r3, r3, #6
 8002b48:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002b4c:	4b1e      	ldr	r3, [pc, #120]	; (8002bc8 <WriteChar+0x254>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	085b      	lsrs	r3, r3, #1
 8002b52:	035b      	lsls	r3, r3, #13
 8002b54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b58:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002b5a:	4b1b      	ldr	r3, [pc, #108]	; (8002bc8 <WriteChar+0x254>)
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	089b      	lsrs	r3, r3, #2
 8002b60:	031b      	lsls	r3, r3, #12
 8002b62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b66:	431a      	orrs	r2, r3
 8002b68:	4b17      	ldr	r3, [pc, #92]	; (8002bc8 <WriteChar+0x254>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	08db      	lsrs	r3, r3, #3
 8002b6e:	015b      	lsls	r3, r3, #5
 8002b70:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b74:	4313      	orrs	r3, r2
 8002b76:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	4a16      	ldr	r2, [pc, #88]	; (8002bd4 <WriteChar+0x260>)
 8002b7c:	2104      	movs	r1, #4
 8002b7e:	4814      	ldr	r0, [pc, #80]	; (8002bd0 <WriteChar+0x25c>)
 8002b80:	f004 f95c 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002b84:	4b10      	ldr	r3, [pc, #64]	; (8002bc8 <WriteChar+0x254>)
 8002b86:	68db      	ldr	r3, [r3, #12]
 8002b88:	019b      	lsls	r3, r3, #6
 8002b8a:	f003 0240 	and.w	r2, r3, #64	; 0x40
 8002b8e:	4b0e      	ldr	r3, [pc, #56]	; (8002bc8 <WriteChar+0x254>)
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	085b      	lsrs	r3, r3, #1
 8002b94:	035b      	lsls	r3, r3, #13
 8002b96:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b9a:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 8002b9c:	4b0a      	ldr	r3, [pc, #40]	; (8002bc8 <WriteChar+0x254>)
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	089b      	lsrs	r3, r3, #2
 8002ba2:	031b      	lsls	r3, r3, #12
 8002ba4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ba8:	431a      	orrs	r2, r3
 8002baa:	4b07      	ldr	r3, [pc, #28]	; (8002bc8 <WriteChar+0x254>)
 8002bac:	68db      	ldr	r3, [r3, #12]
 8002bae:	08db      	lsrs	r3, r3, #3
 8002bb0:	015b      	lsls	r3, r3, #5
 8002bb2:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	4a05      	ldr	r2, [pc, #20]	; (8002bd4 <WriteChar+0x260>)
 8002bbe:	2106      	movs	r1, #6
 8002bc0:	4803      	ldr	r0, [pc, #12]	; (8002bd0 <WriteChar+0x25c>)
 8002bc2:	f004 f93b 	bl	8006e3c <HAL_LCD_Write>
      break;
 8002bc6:	e24a      	b.n	800305e <WriteChar+0x6ea>
 8002bc8:	20000524 	.word	0x20000524
 8002bcc:	ff3fffe7 	.word	0xff3fffe7
 8002bd0:	20000534 	.word	0x20000534
 8002bd4:	ffffcf9f 	.word	0xffffcf9f

      /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002bd8:	4b88      	ldr	r3, [pc, #544]	; (8002dfc <WriteChar+0x488>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	03db      	lsls	r3, r3, #15
 8002bde:	b29a      	uxth	r2, r3
 8002be0:	4b86      	ldr	r3, [pc, #536]	; (8002dfc <WriteChar+0x488>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	085b      	lsrs	r3, r3, #1
 8002be6:	075b      	lsls	r3, r3, #29
 8002be8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002bec:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002bee:	4b83      	ldr	r3, [pc, #524]	; (8002dfc <WriteChar+0x488>)
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	089b      	lsrs	r3, r3, #2
 8002bf4:	071b      	lsls	r3, r3, #28
 8002bf6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bfa:	431a      	orrs	r2, r3
 8002bfc:	4b7f      	ldr	r3, [pc, #508]	; (8002dfc <WriteChar+0x488>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	08db      	lsrs	r3, r3, #3
 8002c02:	039b      	lsls	r3, r3, #14
 8002c04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c08:	4313      	orrs	r3, r2
 8002c0a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	4a7c      	ldr	r2, [pc, #496]	; (8002e00 <WriteChar+0x48c>)
 8002c10:	2100      	movs	r1, #0
 8002c12:	487c      	ldr	r0, [pc, #496]	; (8002e04 <WriteChar+0x490>)
 8002c14:	f004 f912 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c18:	4b78      	ldr	r3, [pc, #480]	; (8002dfc <WriteChar+0x488>)
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	03db      	lsls	r3, r3, #15
 8002c1e:	b29a      	uxth	r2, r3
 8002c20:	4b76      	ldr	r3, [pc, #472]	; (8002dfc <WriteChar+0x488>)
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	085b      	lsrs	r3, r3, #1
 8002c26:	075b      	lsls	r3, r3, #29
 8002c28:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c2c:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002c2e:	4b73      	ldr	r3, [pc, #460]	; (8002dfc <WriteChar+0x488>)
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	089b      	lsrs	r3, r3, #2
 8002c34:	071b      	lsls	r3, r3, #28
 8002c36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	4b6f      	ldr	r3, [pc, #444]	; (8002dfc <WriteChar+0x488>)
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	08db      	lsrs	r3, r3, #3
 8002c42:	039b      	lsls	r3, r3, #14
 8002c44:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c48:	4313      	orrs	r3, r2
 8002c4a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	4a6c      	ldr	r2, [pc, #432]	; (8002e00 <WriteChar+0x48c>)
 8002c50:	2102      	movs	r1, #2
 8002c52:	486c      	ldr	r0, [pc, #432]	; (8002e04 <WriteChar+0x490>)
 8002c54:	f004 f8f2 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c58:	4b68      	ldr	r3, [pc, #416]	; (8002dfc <WriteChar+0x488>)
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	03db      	lsls	r3, r3, #15
 8002c5e:	b29a      	uxth	r2, r3
 8002c60:	4b66      	ldr	r3, [pc, #408]	; (8002dfc <WriteChar+0x488>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	085b      	lsrs	r3, r3, #1
 8002c66:	075b      	lsls	r3, r3, #29
 8002c68:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c6c:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002c6e:	4b63      	ldr	r3, [pc, #396]	; (8002dfc <WriteChar+0x488>)
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	089b      	lsrs	r3, r3, #2
 8002c74:	071b      	lsls	r3, r3, #28
 8002c76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	4b5f      	ldr	r3, [pc, #380]	; (8002dfc <WriteChar+0x488>)
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	08db      	lsrs	r3, r3, #3
 8002c82:	039b      	lsls	r3, r3, #14
 8002c84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	4a5c      	ldr	r2, [pc, #368]	; (8002e00 <WriteChar+0x48c>)
 8002c90:	2104      	movs	r1, #4
 8002c92:	485c      	ldr	r0, [pc, #368]	; (8002e04 <WriteChar+0x490>)
 8002c94:	f004 f8d2 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002c98:	4b58      	ldr	r3, [pc, #352]	; (8002dfc <WriteChar+0x488>)
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	03db      	lsls	r3, r3, #15
 8002c9e:	b29a      	uxth	r2, r3
 8002ca0:	4b56      	ldr	r3, [pc, #344]	; (8002dfc <WriteChar+0x488>)
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	085b      	lsrs	r3, r3, #1
 8002ca6:	075b      	lsls	r3, r3, #29
 8002ca8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002cac:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 8002cae:	4b53      	ldr	r3, [pc, #332]	; (8002dfc <WriteChar+0x488>)
 8002cb0:	68db      	ldr	r3, [r3, #12]
 8002cb2:	089b      	lsrs	r3, r3, #2
 8002cb4:	071b      	lsls	r3, r3, #28
 8002cb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cba:	431a      	orrs	r2, r3
 8002cbc:	4b4f      	ldr	r3, [pc, #316]	; (8002dfc <WriteChar+0x488>)
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	08db      	lsrs	r3, r3, #3
 8002cc2:	039b      	lsls	r3, r3, #14
 8002cc4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	4a4c      	ldr	r2, [pc, #304]	; (8002e00 <WriteChar+0x48c>)
 8002cd0:	2106      	movs	r1, #6
 8002cd2:	484c      	ldr	r0, [pc, #304]	; (8002e04 <WriteChar+0x490>)
 8002cd4:	f004 f8b2 	bl	8006e3c <HAL_LCD_Write>
      break;
 8002cd8:	e1c1      	b.n	800305e <WriteChar+0x6ea>

      /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002cda:	4b48      	ldr	r3, [pc, #288]	; (8002dfc <WriteChar+0x488>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	07da      	lsls	r2, r3, #31
 8002ce0:	4b46      	ldr	r3, [pc, #280]	; (8002dfc <WriteChar+0x488>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	08db      	lsrs	r3, r3, #3
 8002ce6:	079b      	lsls	r3, r3, #30
 8002ce8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002cec:	4313      	orrs	r3, r2
 8002cee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	4842      	ldr	r0, [pc, #264]	; (8002e04 <WriteChar+0x490>)
 8002cfa:	f004 f89f 	bl	8006e3c <HAL_LCD_Write>

      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002cfe:	4b3f      	ldr	r3, [pc, #252]	; (8002dfc <WriteChar+0x488>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f003 0202 	and.w	r2, r3, #2
 8002d06:	4b3d      	ldr	r3, [pc, #244]	; (8002dfc <WriteChar+0x488>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	089b      	lsrs	r3, r3, #2
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	4313      	orrs	r3, r2
 8002d12:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f06f 0203 	mvn.w	r2, #3
 8002d1a:	2101      	movs	r1, #1
 8002d1c:	4839      	ldr	r0, [pc, #228]	; (8002e04 <WriteChar+0x490>)
 8002d1e:	f004 f88d 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002d22:	4b36      	ldr	r3, [pc, #216]	; (8002dfc <WriteChar+0x488>)
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	07da      	lsls	r2, r3, #31
 8002d28:	4b34      	ldr	r3, [pc, #208]	; (8002dfc <WriteChar+0x488>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	08db      	lsrs	r3, r3, #3
 8002d2e:	079b      	lsls	r3, r3, #30
 8002d30:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d34:	4313      	orrs	r3, r2
 8002d36:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002d3e:	2102      	movs	r1, #2
 8002d40:	4830      	ldr	r0, [pc, #192]	; (8002e04 <WriteChar+0x490>)
 8002d42:	f004 f87b 	bl	8006e3c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002d46:	4b2d      	ldr	r3, [pc, #180]	; (8002dfc <WriteChar+0x488>)
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	f003 0202 	and.w	r2, r3, #2
 8002d4e:	4b2b      	ldr	r3, [pc, #172]	; (8002dfc <WriteChar+0x488>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	089b      	lsrs	r3, r3, #2
 8002d54:	f003 0301 	and.w	r3, r3, #1
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f06f 0203 	mvn.w	r2, #3
 8002d62:	2103      	movs	r1, #3
 8002d64:	4827      	ldr	r0, [pc, #156]	; (8002e04 <WriteChar+0x490>)
 8002d66:	f004 f869 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002d6a:	4b24      	ldr	r3, [pc, #144]	; (8002dfc <WriteChar+0x488>)
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	07da      	lsls	r2, r3, #31
 8002d70:	4b22      	ldr	r3, [pc, #136]	; (8002dfc <WriteChar+0x488>)
 8002d72:	689b      	ldr	r3, [r3, #8]
 8002d74:	08db      	lsrs	r3, r3, #3
 8002d76:	079b      	lsls	r3, r3, #30
 8002d78:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002d86:	2104      	movs	r1, #4
 8002d88:	481e      	ldr	r0, [pc, #120]	; (8002e04 <WriteChar+0x490>)
 8002d8a:	f004 f857 	bl	8006e3c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002d8e:	4b1b      	ldr	r3, [pc, #108]	; (8002dfc <WriteChar+0x488>)
 8002d90:	689b      	ldr	r3, [r3, #8]
 8002d92:	f003 0202 	and.w	r2, r3, #2
 8002d96:	4b19      	ldr	r3, [pc, #100]	; (8002dfc <WriteChar+0x488>)
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	089b      	lsrs	r3, r3, #2
 8002d9c:	f003 0301 	and.w	r3, r3, #1
 8002da0:	4313      	orrs	r3, r2
 8002da2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	f06f 0203 	mvn.w	r2, #3
 8002daa:	2105      	movs	r1, #5
 8002dac:	4815      	ldr	r0, [pc, #84]	; (8002e04 <WriteChar+0x490>)
 8002dae:	f004 f845 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 8002db2:	4b12      	ldr	r3, [pc, #72]	; (8002dfc <WriteChar+0x488>)
 8002db4:	68db      	ldr	r3, [r3, #12]
 8002db6:	07da      	lsls	r2, r3, #31
 8002db8:	4b10      	ldr	r3, [pc, #64]	; (8002dfc <WriteChar+0x488>)
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	08db      	lsrs	r3, r3, #3
 8002dbe:	079b      	lsls	r3, r3, #30
 8002dc0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8002dce:	2106      	movs	r1, #6
 8002dd0:	480c      	ldr	r0, [pc, #48]	; (8002e04 <WriteChar+0x490>)
 8002dd2:	f004 f833 	bl	8006e3c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 8002dd6:	4b09      	ldr	r3, [pc, #36]	; (8002dfc <WriteChar+0x488>)
 8002dd8:	68db      	ldr	r3, [r3, #12]
 8002dda:	f003 0202 	and.w	r2, r3, #2
 8002dde:	4b07      	ldr	r3, [pc, #28]	; (8002dfc <WriteChar+0x488>)
 8002de0:	68db      	ldr	r3, [r3, #12]
 8002de2:	089b      	lsrs	r3, r3, #2
 8002de4:	f003 0301 	and.w	r3, r3, #1
 8002de8:	4313      	orrs	r3, r2
 8002dea:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	f06f 0203 	mvn.w	r2, #3
 8002df2:	2107      	movs	r1, #7
 8002df4:	4803      	ldr	r0, [pc, #12]	; (8002e04 <WriteChar+0x490>)
 8002df6:	f004 f821 	bl	8006e3c <HAL_LCD_Write>
      break;
 8002dfa:	e130      	b.n	800305e <WriteChar+0x6ea>
 8002dfc:	20000524 	.word	0x20000524
 8002e00:	cfff3fff 	.word	0xcfff3fff
 8002e04:	20000534 	.word	0x20000534

      /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002e08:	4b97      	ldr	r3, [pc, #604]	; (8003068 <WriteChar+0x6f4>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	085b      	lsrs	r3, r3, #1
 8002e0e:	065b      	lsls	r3, r3, #25
 8002e10:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002e14:	4b94      	ldr	r3, [pc, #592]	; (8003068 <WriteChar+0x6f4>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	089b      	lsrs	r3, r3, #2
 8002e1a:	061b      	lsls	r3, r3, #24
 8002e1c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e20:	4313      	orrs	r3, r2
 8002e22:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	488f      	ldr	r0, [pc, #572]	; (800306c <WriteChar+0x6f8>)
 8002e2e:	f004 f805 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002e32:	4b8d      	ldr	r3, [pc, #564]	; (8003068 <WriteChar+0x6f4>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	00db      	lsls	r3, r3, #3
 8002e38:	f003 0208 	and.w	r2, r3, #8
 8002e3c:	4b8a      	ldr	r3, [pc, #552]	; (8003068 <WriteChar+0x6f4>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	08db      	lsrs	r3, r3, #3
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	f003 0304 	and.w	r3, r3, #4
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f06f 020c 	mvn.w	r2, #12
 8002e52:	2101      	movs	r1, #1
 8002e54:	4885      	ldr	r0, [pc, #532]	; (800306c <WriteChar+0x6f8>)
 8002e56:	f003 fff1 	bl	8006e3c <HAL_LCD_Write>

      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002e5a:	4b83      	ldr	r3, [pc, #524]	; (8003068 <WriteChar+0x6f4>)
 8002e5c:	685b      	ldr	r3, [r3, #4]
 8002e5e:	085b      	lsrs	r3, r3, #1
 8002e60:	065b      	lsls	r3, r3, #25
 8002e62:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002e66:	4b80      	ldr	r3, [pc, #512]	; (8003068 <WriteChar+0x6f4>)
 8002e68:	685b      	ldr	r3, [r3, #4]
 8002e6a:	089b      	lsrs	r3, r3, #2
 8002e6c:	061b      	lsls	r3, r3, #24
 8002e6e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002e72:	4313      	orrs	r3, r2
 8002e74:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002e7c:	2102      	movs	r1, #2
 8002e7e:	487b      	ldr	r0, [pc, #492]	; (800306c <WriteChar+0x6f8>)
 8002e80:	f003 ffdc 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002e84:	4b78      	ldr	r3, [pc, #480]	; (8003068 <WriteChar+0x6f4>)
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	00db      	lsls	r3, r3, #3
 8002e8a:	f003 0208 	and.w	r2, r3, #8
 8002e8e:	4b76      	ldr	r3, [pc, #472]	; (8003068 <WriteChar+0x6f4>)
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	08db      	lsrs	r3, r3, #3
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	f003 0304 	and.w	r3, r3, #4
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f06f 020c 	mvn.w	r2, #12
 8002ea4:	2103      	movs	r1, #3
 8002ea6:	4871      	ldr	r0, [pc, #452]	; (800306c <WriteChar+0x6f8>)
 8002ea8:	f003 ffc8 	bl	8006e3c <HAL_LCD_Write>

      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002eac:	4b6e      	ldr	r3, [pc, #440]	; (8003068 <WriteChar+0x6f4>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	085b      	lsrs	r3, r3, #1
 8002eb2:	065b      	lsls	r3, r3, #25
 8002eb4:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002eb8:	4b6b      	ldr	r3, [pc, #428]	; (8003068 <WriteChar+0x6f4>)
 8002eba:	689b      	ldr	r3, [r3, #8]
 8002ebc:	089b      	lsrs	r3, r3, #2
 8002ebe:	061b      	lsls	r3, r3, #24
 8002ec0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002ece:	2104      	movs	r1, #4
 8002ed0:	4866      	ldr	r0, [pc, #408]	; (800306c <WriteChar+0x6f8>)
 8002ed2:	f003 ffb3 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002ed6:	4b64      	ldr	r3, [pc, #400]	; (8003068 <WriteChar+0x6f4>)
 8002ed8:	689b      	ldr	r3, [r3, #8]
 8002eda:	00db      	lsls	r3, r3, #3
 8002edc:	f003 0208 	and.w	r2, r3, #8
 8002ee0:	4b61      	ldr	r3, [pc, #388]	; (8003068 <WriteChar+0x6f4>)
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	08db      	lsrs	r3, r3, #3
 8002ee6:	009b      	lsls	r3, r3, #2
 8002ee8:	f003 0304 	and.w	r3, r3, #4
 8002eec:	4313      	orrs	r3, r2
 8002eee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f06f 020c 	mvn.w	r2, #12
 8002ef6:	2105      	movs	r1, #5
 8002ef8:	485c      	ldr	r0, [pc, #368]	; (800306c <WriteChar+0x6f8>)
 8002efa:	f003 ff9f 	bl	8006e3c <HAL_LCD_Write>

      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 8002efe:	4b5a      	ldr	r3, [pc, #360]	; (8003068 <WriteChar+0x6f4>)
 8002f00:	68db      	ldr	r3, [r3, #12]
 8002f02:	085b      	lsrs	r3, r3, #1
 8002f04:	065b      	lsls	r3, r3, #25
 8002f06:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 8002f0a:	4b57      	ldr	r3, [pc, #348]	; (8003068 <WriteChar+0x6f4>)
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	089b      	lsrs	r3, r3, #2
 8002f10:	061b      	lsls	r3, r3, #24
 8002f12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f16:	4313      	orrs	r3, r2
 8002f18:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 8002f20:	2106      	movs	r1, #6
 8002f22:	4852      	ldr	r0, [pc, #328]	; (800306c <WriteChar+0x6f8>)
 8002f24:	f003 ff8a 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 8002f28:	4b4f      	ldr	r3, [pc, #316]	; (8003068 <WriteChar+0x6f4>)
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	00db      	lsls	r3, r3, #3
 8002f2e:	f003 0208 	and.w	r2, r3, #8
 8002f32:	4b4d      	ldr	r3, [pc, #308]	; (8003068 <WriteChar+0x6f4>)
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	08db      	lsrs	r3, r3, #3
 8002f38:	009b      	lsls	r3, r3, #2
 8002f3a:	f003 0304 	and.w	r3, r3, #4
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f06f 020c 	mvn.w	r2, #12
 8002f48:	2107      	movs	r1, #7
 8002f4a:	4848      	ldr	r0, [pc, #288]	; (800306c <WriteChar+0x6f8>)
 8002f4c:	f003 ff76 	bl	8006e3c <HAL_LCD_Write>
      break;
 8002f50:	e085      	b.n	800305e <WriteChar+0x6ea>

      /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002f52:	4b45      	ldr	r3, [pc, #276]	; (8003068 <WriteChar+0x6f4>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	045b      	lsls	r3, r3, #17
 8002f58:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002f5c:	4b42      	ldr	r3, [pc, #264]	; (8003068 <WriteChar+0x6f4>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	085b      	lsrs	r3, r3, #1
 8002f62:	021b      	lsls	r3, r3, #8
 8002f64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f68:	431a      	orrs	r2, r3
             | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002f6a:	4b3f      	ldr	r3, [pc, #252]	; (8003068 <WriteChar+0x6f4>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	089b      	lsrs	r3, r3, #2
 8002f70:	025b      	lsls	r3, r3, #9
 8002f72:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f76:	431a      	orrs	r2, r3
 8002f78:	4b3b      	ldr	r3, [pc, #236]	; (8003068 <WriteChar+0x6f4>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	08db      	lsrs	r3, r3, #3
 8002f7e:	069b      	lsls	r3, r3, #26
 8002f80:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002f84:	4313      	orrs	r3, r2
 8002f86:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	4a39      	ldr	r2, [pc, #228]	; (8003070 <WriteChar+0x6fc>)
 8002f8c:	2100      	movs	r1, #0
 8002f8e:	4837      	ldr	r0, [pc, #220]	; (800306c <WriteChar+0x6f8>)
 8002f90:	f003 ff54 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002f94:	4b34      	ldr	r3, [pc, #208]	; (8003068 <WriteChar+0x6f4>)
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	045b      	lsls	r3, r3, #17
 8002f9a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002f9e:	4b32      	ldr	r3, [pc, #200]	; (8003068 <WriteChar+0x6f4>)
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	085b      	lsrs	r3, r3, #1
 8002fa4:	021b      	lsls	r3, r3, #8
 8002fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002faa:	431a      	orrs	r2, r3
             | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002fac:	4b2e      	ldr	r3, [pc, #184]	; (8003068 <WriteChar+0x6f4>)
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	089b      	lsrs	r3, r3, #2
 8002fb2:	025b      	lsls	r3, r3, #9
 8002fb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fb8:	431a      	orrs	r2, r3
 8002fba:	4b2b      	ldr	r3, [pc, #172]	; (8003068 <WriteChar+0x6f4>)
 8002fbc:	685b      	ldr	r3, [r3, #4]
 8002fbe:	08db      	lsrs	r3, r3, #3
 8002fc0:	069b      	lsls	r3, r3, #26
 8002fc2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	4a28      	ldr	r2, [pc, #160]	; (8003070 <WriteChar+0x6fc>)
 8002fce:	2102      	movs	r1, #2
 8002fd0:	4826      	ldr	r0, [pc, #152]	; (800306c <WriteChar+0x6f8>)
 8002fd2:	f003 ff33 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8002fd6:	4b24      	ldr	r3, [pc, #144]	; (8003068 <WriteChar+0x6f4>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	045b      	lsls	r3, r3, #17
 8002fdc:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8002fe0:	4b21      	ldr	r3, [pc, #132]	; (8003068 <WriteChar+0x6f4>)
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	085b      	lsrs	r3, r3, #1
 8002fe6:	021b      	lsls	r3, r3, #8
 8002fe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fec:	431a      	orrs	r2, r3
             | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8002fee:	4b1e      	ldr	r3, [pc, #120]	; (8003068 <WriteChar+0x6f4>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	089b      	lsrs	r3, r3, #2
 8002ff4:	025b      	lsls	r3, r3, #9
 8002ff6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	4b1a      	ldr	r3, [pc, #104]	; (8003068 <WriteChar+0x6f4>)
 8002ffe:	689b      	ldr	r3, [r3, #8]
 8003000:	08db      	lsrs	r3, r3, #3
 8003002:	069b      	lsls	r3, r3, #26
 8003004:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003008:	4313      	orrs	r3, r2
 800300a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	4a18      	ldr	r2, [pc, #96]	; (8003070 <WriteChar+0x6fc>)
 8003010:	2104      	movs	r1, #4
 8003012:	4816      	ldr	r0, [pc, #88]	; (800306c <WriteChar+0x6f8>)
 8003014:	f003 ff12 	bl	8006e3c <HAL_LCD_Write>

      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 8003018:	4b13      	ldr	r3, [pc, #76]	; (8003068 <WriteChar+0x6f4>)
 800301a:	68db      	ldr	r3, [r3, #12]
 800301c:	045b      	lsls	r3, r3, #17
 800301e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8003022:	4b11      	ldr	r3, [pc, #68]	; (8003068 <WriteChar+0x6f4>)
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	085b      	lsrs	r3, r3, #1
 8003028:	021b      	lsls	r3, r3, #8
 800302a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800302e:	431a      	orrs	r2, r3
             | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 8003030:	4b0d      	ldr	r3, [pc, #52]	; (8003068 <WriteChar+0x6f4>)
 8003032:	68db      	ldr	r3, [r3, #12]
 8003034:	089b      	lsrs	r3, r3, #2
 8003036:	025b      	lsls	r3, r3, #9
 8003038:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800303c:	431a      	orrs	r2, r3
 800303e:	4b0a      	ldr	r3, [pc, #40]	; (8003068 <WriteChar+0x6f4>)
 8003040:	68db      	ldr	r3, [r3, #12]
 8003042:	08db      	lsrs	r3, r3, #3
 8003044:	069b      	lsls	r3, r3, #26
 8003046:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800304a:	4313      	orrs	r3, r2
 800304c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	4a07      	ldr	r2, [pc, #28]	; (8003070 <WriteChar+0x6fc>)
 8003052:	2106      	movs	r1, #6
 8003054:	4805      	ldr	r0, [pc, #20]	; (800306c <WriteChar+0x6f8>)
 8003056:	f003 fef1 	bl	8006e3c <HAL_LCD_Write>
      break;
 800305a:	e000      	b.n	800305e <WriteChar+0x6ea>

    default:
      break;
 800305c:	bf00      	nop
  }
}
 800305e:	bf00      	nop
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	20000524 	.word	0x20000524
 800306c:	20000534 	.word	0x20000534
 8003070:	fbfdfcff 	.word	0xfbfdfcff

08003074 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b082      	sub	sp, #8
 8003078:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800307a:	2300      	movs	r3, #0
 800307c:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800307e:	4b0c      	ldr	r3, [pc, #48]	; (80030b0 <HAL_Init+0x3c>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a0b      	ldr	r2, [pc, #44]	; (80030b0 <HAL_Init+0x3c>)
 8003084:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003088:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800308a:	2003      	movs	r0, #3
 800308c:	f001 feba 	bl	8004e04 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003090:	2000      	movs	r0, #0
 8003092:	f000 f80f 	bl	80030b4 <HAL_InitTick>
 8003096:	4603      	mov	r3, r0
 8003098:	2b00      	cmp	r3, #0
 800309a:	d002      	beq.n	80030a2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	71fb      	strb	r3, [r7, #7]
 80030a0:	e001      	b.n	80030a6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80030a2:	f7fe fe77 	bl	8001d94 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030a6:	79fb      	ldrb	r3, [r7, #7]
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	3708      	adds	r7, #8
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}
 80030b0:	40022000 	.word	0x40022000

080030b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80030bc:	2300      	movs	r3, #0
 80030be:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80030c0:	4b16      	ldr	r3, [pc, #88]	; (800311c <HAL_InitTick+0x68>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d022      	beq.n	800310e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80030c8:	4b15      	ldr	r3, [pc, #84]	; (8003120 <HAL_InitTick+0x6c>)
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	4b13      	ldr	r3, [pc, #76]	; (800311c <HAL_InitTick+0x68>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80030d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80030d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80030dc:	4618      	mov	r0, r3
 80030de:	f001 fec6 	bl	8004e6e <HAL_SYSTICK_Config>
 80030e2:	4603      	mov	r3, r0
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d10f      	bne.n	8003108 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	2b0f      	cmp	r3, #15
 80030ec:	d809      	bhi.n	8003102 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80030ee:	2200      	movs	r2, #0
 80030f0:	6879      	ldr	r1, [r7, #4]
 80030f2:	f04f 30ff 	mov.w	r0, #4294967295
 80030f6:	f001 fe90 	bl	8004e1a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80030fa:	4a0a      	ldr	r2, [pc, #40]	; (8003124 <HAL_InitTick+0x70>)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6013      	str	r3, [r2, #0]
 8003100:	e007      	b.n	8003112 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	73fb      	strb	r3, [r7, #15]
 8003106:	e004      	b.n	8003112 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003108:	2301      	movs	r3, #1
 800310a:	73fb      	strb	r3, [r7, #15]
 800310c:	e001      	b.n	8003112 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003112:	7bfb      	ldrb	r3, [r7, #15]
}
 8003114:	4618      	mov	r0, r3
 8003116:	3710      	adds	r7, #16
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}
 800311c:	20000020 	.word	0x20000020
 8003120:	20000004 	.word	0x20000004
 8003124:	2000001c 	.word	0x2000001c

08003128 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003128:	b480      	push	{r7}
 800312a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800312c:	4b05      	ldr	r3, [pc, #20]	; (8003144 <HAL_IncTick+0x1c>)
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	4b05      	ldr	r3, [pc, #20]	; (8003148 <HAL_IncTick+0x20>)
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4413      	add	r3, r2
 8003136:	4a03      	ldr	r2, [pc, #12]	; (8003144 <HAL_IncTick+0x1c>)
 8003138:	6013      	str	r3, [r2, #0]
}
 800313a:	bf00      	nop
 800313c:	46bd      	mov	sp, r7
 800313e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003142:	4770      	bx	lr
 8003144:	20000570 	.word	0x20000570
 8003148:	20000020 	.word	0x20000020

0800314c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800314c:	b480      	push	{r7}
 800314e:	af00      	add	r7, sp, #0
  return uwTick;
 8003150:	4b03      	ldr	r3, [pc, #12]	; (8003160 <HAL_GetTick+0x14>)
 8003152:	681b      	ldr	r3, [r3, #0]
}
 8003154:	4618      	mov	r0, r3
 8003156:	46bd      	mov	sp, r7
 8003158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800315c:	4770      	bx	lr
 800315e:	bf00      	nop
 8003160:	20000570 	.word	0x20000570

08003164 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003164:	b580      	push	{r7, lr}
 8003166:	b084      	sub	sp, #16
 8003168:	af00      	add	r7, sp, #0
 800316a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800316c:	f7ff ffee 	bl	800314c <HAL_GetTick>
 8003170:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800317c:	d004      	beq.n	8003188 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800317e:	4b09      	ldr	r3, [pc, #36]	; (80031a4 <HAL_Delay+0x40>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	68fa      	ldr	r2, [r7, #12]
 8003184:	4413      	add	r3, r2
 8003186:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003188:	bf00      	nop
 800318a:	f7ff ffdf 	bl	800314c <HAL_GetTick>
 800318e:	4602      	mov	r2, r0
 8003190:	68bb      	ldr	r3, [r7, #8]
 8003192:	1ad3      	subs	r3, r2, r3
 8003194:	68fa      	ldr	r2, [r7, #12]
 8003196:	429a      	cmp	r2, r3
 8003198:	d8f7      	bhi.n	800318a <HAL_Delay+0x26>
  {
  }
}
 800319a:	bf00      	nop
 800319c:	3710      	adds	r7, #16
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	20000020 	.word	0x20000020

080031a8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b083      	sub	sp, #12
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
 80031b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	689b      	ldr	r3, [r3, #8]
 80031b6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	431a      	orrs	r2, r3
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	609a      	str	r2, [r3, #8]
}
 80031c2:	bf00      	nop
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr

080031ce <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80031ce:	b480      	push	{r7}
 80031d0:	b083      	sub	sp, #12
 80031d2:	af00      	add	r7, sp, #0
 80031d4:	6078      	str	r0, [r7, #4]
 80031d6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	689b      	ldr	r3, [r3, #8]
 80031dc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	431a      	orrs	r2, r3
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	609a      	str	r2, [r3, #8]
}
 80031e8:	bf00      	nop
 80031ea:	370c      	adds	r7, #12
 80031ec:	46bd      	mov	sp, r7
 80031ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f2:	4770      	bx	lr

080031f4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003204:	4618      	mov	r0, r3
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003210:	b490      	push	{r4, r7}
 8003212:	b084      	sub	sp, #16
 8003214:	af00      	add	r7, sp, #0
 8003216:	60f8      	str	r0, [r7, #12]
 8003218:	60b9      	str	r1, [r7, #8]
 800321a:	607a      	str	r2, [r7, #4]
 800321c:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	3360      	adds	r3, #96	; 0x60
 8003222:	461a      	mov	r2, r3
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	4413      	add	r3, r2
 800322a:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800322c:	6822      	ldr	r2, [r4, #0]
 800322e:	4b08      	ldr	r3, [pc, #32]	; (8003250 <LL_ADC_SetOffset+0x40>)
 8003230:	4013      	ands	r3, r2
 8003232:	687a      	ldr	r2, [r7, #4]
 8003234:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003238:	683a      	ldr	r2, [r7, #0]
 800323a:	430a      	orrs	r2, r1
 800323c:	4313      	orrs	r3, r2
 800323e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003242:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003244:	bf00      	nop
 8003246:	3710      	adds	r7, #16
 8003248:	46bd      	mov	sp, r7
 800324a:	bc90      	pop	{r4, r7}
 800324c:	4770      	bx	lr
 800324e:	bf00      	nop
 8003250:	03fff000 	.word	0x03fff000

08003254 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003254:	b490      	push	{r4, r7}
 8003256:	b082      	sub	sp, #8
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	3360      	adds	r3, #96	; 0x60
 8003262:	461a      	mov	r2, r3
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	4413      	add	r3, r2
 800326a:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800326c:	6823      	ldr	r3, [r4, #0]
 800326e:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003272:	4618      	mov	r0, r3
 8003274:	3708      	adds	r7, #8
 8003276:	46bd      	mov	sp, r7
 8003278:	bc90      	pop	{r4, r7}
 800327a:	4770      	bx	lr

0800327c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800327c:	b490      	push	{r4, r7}
 800327e:	b084      	sub	sp, #16
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	3360      	adds	r3, #96	; 0x60
 800328c:	461a      	mov	r2, r3
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	009b      	lsls	r3, r3, #2
 8003292:	4413      	add	r3, r2
 8003294:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003296:	6823      	ldr	r3, [r4, #0]
 8003298:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	4313      	orrs	r3, r2
 80032a0:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80032a2:	bf00      	nop
 80032a4:	3710      	adds	r7, #16
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bc90      	pop	{r4, r7}
 80032aa:	4770      	bx	lr

080032ac <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d101      	bne.n	80032c4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80032c0:	2301      	movs	r3, #1
 80032c2:	e000      	b.n	80032c6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80032c4:	2300      	movs	r3, #0
}
 80032c6:	4618      	mov	r0, r3
 80032c8:	370c      	adds	r7, #12
 80032ca:	46bd      	mov	sp, r7
 80032cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d0:	4770      	bx	lr

080032d2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80032d2:	b490      	push	{r4, r7}
 80032d4:	b084      	sub	sp, #16
 80032d6:	af00      	add	r7, sp, #0
 80032d8:	60f8      	str	r0, [r7, #12]
 80032da:	60b9      	str	r1, [r7, #8]
 80032dc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	3330      	adds	r3, #48	; 0x30
 80032e2:	461a      	mov	r2, r3
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	0a1b      	lsrs	r3, r3, #8
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	f003 030c 	and.w	r3, r3, #12
 80032ee:	4413      	add	r3, r2
 80032f0:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80032f2:	6822      	ldr	r2, [r4, #0]
 80032f4:	68bb      	ldr	r3, [r7, #8]
 80032f6:	f003 031f 	and.w	r3, r3, #31
 80032fa:	211f      	movs	r1, #31
 80032fc:	fa01 f303 	lsl.w	r3, r1, r3
 8003300:	43db      	mvns	r3, r3
 8003302:	401a      	ands	r2, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	0e9b      	lsrs	r3, r3, #26
 8003308:	f003 011f 	and.w	r1, r3, #31
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	f003 031f 	and.w	r3, r3, #31
 8003312:	fa01 f303 	lsl.w	r3, r1, r3
 8003316:	4313      	orrs	r3, r2
 8003318:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800331a:	bf00      	nop
 800331c:	3710      	adds	r7, #16
 800331e:	46bd      	mov	sp, r7
 8003320:	bc90      	pop	{r4, r7}
 8003322:	4770      	bx	lr

08003324 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003330:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d101      	bne.n	800333c <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003338:	2301      	movs	r3, #1
 800333a:	e000      	b.n	800333e <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800333c:	2300      	movs	r3, #0
}
 800333e:	4618      	mov	r0, r3
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr

0800334a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800334a:	b490      	push	{r4, r7}
 800334c:	b084      	sub	sp, #16
 800334e:	af00      	add	r7, sp, #0
 8003350:	60f8      	str	r0, [r7, #12]
 8003352:	60b9      	str	r1, [r7, #8]
 8003354:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	3314      	adds	r3, #20
 800335a:	461a      	mov	r2, r3
 800335c:	68bb      	ldr	r3, [r7, #8]
 800335e:	0e5b      	lsrs	r3, r3, #25
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	f003 0304 	and.w	r3, r3, #4
 8003366:	4413      	add	r3, r2
 8003368:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800336a:	6822      	ldr	r2, [r4, #0]
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	0d1b      	lsrs	r3, r3, #20
 8003370:	f003 031f 	and.w	r3, r3, #31
 8003374:	2107      	movs	r1, #7
 8003376:	fa01 f303 	lsl.w	r3, r1, r3
 800337a:	43db      	mvns	r3, r3
 800337c:	401a      	ands	r2, r3
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	0d1b      	lsrs	r3, r3, #20
 8003382:	f003 031f 	and.w	r3, r3, #31
 8003386:	6879      	ldr	r1, [r7, #4]
 8003388:	fa01 f303 	lsl.w	r3, r1, r3
 800338c:	4313      	orrs	r3, r2
 800338e:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003390:	bf00      	nop
 8003392:	3710      	adds	r7, #16
 8003394:	46bd      	mov	sp, r7
 8003396:	bc90      	pop	{r4, r7}
 8003398:	4770      	bx	lr
	...

0800339c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	60f8      	str	r0, [r7, #12]
 80033a4:	60b9      	str	r1, [r7, #8]
 80033a6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033b4:	43db      	mvns	r3, r3
 80033b6:	401a      	ands	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	f003 0318 	and.w	r3, r3, #24
 80033be:	4908      	ldr	r1, [pc, #32]	; (80033e0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80033c0:	40d9      	lsrs	r1, r3
 80033c2:	68bb      	ldr	r3, [r7, #8]
 80033c4:	400b      	ands	r3, r1
 80033c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033ca:	431a      	orrs	r2, r3
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80033d2:	bf00      	nop
 80033d4:	3714      	adds	r7, #20
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	0007ffff 	.word	0x0007ffff

080033e4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80033e4:	b480      	push	{r7}
 80033e6:	b083      	sub	sp, #12
 80033e8:	af00      	add	r7, sp, #0
 80033ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	689b      	ldr	r3, [r3, #8]
 80033f0:	f003 031f 	and.w	r3, r3, #31
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003410:	4618      	mov	r0, r3
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr

0800341c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800341c:	b480      	push	{r7}
 800341e:	b083      	sub	sp, #12
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800342c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6093      	str	r3, [r2, #8]
}
 8003434:	bf00      	nop
 8003436:	370c      	adds	r7, #12
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689b      	ldr	r3, [r3, #8]
 800344c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003450:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003454:	d101      	bne.n	800345a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003456:	2301      	movs	r3, #1
 8003458:	e000      	b.n	800345c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800345a:	2300      	movs	r3, #0
}
 800345c:	4618      	mov	r0, r3
 800345e:	370c      	adds	r7, #12
 8003460:	46bd      	mov	sp, r7
 8003462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003466:	4770      	bx	lr

08003468 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003468:	b480      	push	{r7}
 800346a:	b083      	sub	sp, #12
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003478:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800347c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003484:	bf00      	nop
 8003486:	370c      	adds	r7, #12
 8003488:	46bd      	mov	sp, r7
 800348a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348e:	4770      	bx	lr

08003490 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003490:	b480      	push	{r7}
 8003492:	b083      	sub	sp, #12
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	689b      	ldr	r3, [r3, #8]
 800349c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80034a0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80034a4:	d101      	bne.n	80034aa <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80034a6:	2301      	movs	r3, #1
 80034a8:	e000      	b.n	80034ac <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80034aa:	2300      	movs	r3, #0
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	370c      	adds	r7, #12
 80034b0:	46bd      	mov	sp, r7
 80034b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b6:	4770      	bx	lr

080034b8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	689b      	ldr	r3, [r3, #8]
 80034c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034c8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034cc:	f043 0201 	orr.w	r2, r3, #1
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80034d4:	bf00      	nop
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b083      	sub	sp, #12
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	689b      	ldr	r3, [r3, #8]
 80034ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80034f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034f4:	f043 0202 	orr.w	r2, r3, #2
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80034fc:	bf00      	nop
 80034fe:	370c      	adds	r7, #12
 8003500:	46bd      	mov	sp, r7
 8003502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003506:	4770      	bx	lr

08003508 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003508:	b480      	push	{r7}
 800350a:	b083      	sub	sp, #12
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	f003 0301 	and.w	r3, r3, #1
 8003518:	2b01      	cmp	r3, #1
 800351a:	d101      	bne.n	8003520 <LL_ADC_IsEnabled+0x18>
 800351c:	2301      	movs	r3, #1
 800351e:	e000      	b.n	8003522 <LL_ADC_IsEnabled+0x1a>
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	370c      	adds	r7, #12
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr

0800352e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800352e:	b480      	push	{r7}
 8003530:	b083      	sub	sp, #12
 8003532:	af00      	add	r7, sp, #0
 8003534:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	689b      	ldr	r3, [r3, #8]
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b02      	cmp	r3, #2
 8003540:	d101      	bne.n	8003546 <LL_ADC_IsDisableOngoing+0x18>
 8003542:	2301      	movs	r3, #1
 8003544:	e000      	b.n	8003548 <LL_ADC_IsDisableOngoing+0x1a>
 8003546:	2300      	movs	r3, #0
}
 8003548:	4618      	mov	r0, r3
 800354a:	370c      	adds	r7, #12
 800354c:	46bd      	mov	sp, r7
 800354e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003552:	4770      	bx	lr

08003554 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003554:	b480      	push	{r7}
 8003556:	b083      	sub	sp, #12
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003564:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003568:	f043 0204 	orr.w	r2, r3, #4
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003570:	bf00      	nop
 8003572:	370c      	adds	r7, #12
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr

0800357c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800357c:	b480      	push	{r7}
 800357e:	b083      	sub	sp, #12
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800358c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003590:	f043 0210 	orr.w	r2, r3, #16
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003598:	bf00      	nop
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a2:	4770      	bx	lr

080035a4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f003 0304 	and.w	r3, r3, #4
 80035b4:	2b04      	cmp	r3, #4
 80035b6:	d101      	bne.n	80035bc <LL_ADC_REG_IsConversionOngoing+0x18>
 80035b8:	2301      	movs	r3, #1
 80035ba:	e000      	b.n	80035be <LL_ADC_REG_IsConversionOngoing+0x1a>
 80035bc:	2300      	movs	r3, #0
}
 80035be:	4618      	mov	r0, r3
 80035c0:	370c      	adds	r7, #12
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr

080035ca <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80035ca:	b480      	push	{r7}
 80035cc:	b083      	sub	sp, #12
 80035ce:	af00      	add	r7, sp, #0
 80035d0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80035da:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80035de:	f043 0220 	orr.w	r2, r3, #32
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 80035e6:	bf00      	nop
 80035e8:	370c      	adds	r7, #12
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr

080035f2 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80035f2:	b480      	push	{r7}
 80035f4:	b083      	sub	sp, #12
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f003 0308 	and.w	r3, r3, #8
 8003602:	2b08      	cmp	r3, #8
 8003604:	d101      	bne.n	800360a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003606:	2301      	movs	r3, #1
 8003608:	e000      	b.n	800360c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	370c      	adds	r7, #12
 8003610:	46bd      	mov	sp, r7
 8003612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003616:	4770      	bx	lr

08003618 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003618:	b590      	push	{r4, r7, lr}
 800361a:	b089      	sub	sp, #36	; 0x24
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003620:	2300      	movs	r3, #0
 8003622:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003624:	2300      	movs	r3, #0
 8003626:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e134      	b.n	800389c <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	691b      	ldr	r3, [r3, #16]
 8003636:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800363c:	2b00      	cmp	r3, #0
 800363e:	d109      	bne.n	8003654 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f7fe fbcb 	bl	8001ddc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	4618      	mov	r0, r3
 800365a:	f7ff fef1 	bl	8003440 <LL_ADC_IsDeepPowerDownEnabled>
 800365e:	4603      	mov	r3, r0
 8003660:	2b00      	cmp	r3, #0
 8003662:	d004      	beq.n	800366e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4618      	mov	r0, r3
 800366a:	f7ff fed7 	bl	800341c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4618      	mov	r0, r3
 8003674:	f7ff ff0c 	bl	8003490 <LL_ADC_IsInternalRegulatorEnabled>
 8003678:	4603      	mov	r3, r0
 800367a:	2b00      	cmp	r3, #0
 800367c:	d113      	bne.n	80036a6 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4618      	mov	r0, r3
 8003684:	f7ff fef0 	bl	8003468 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003688:	4b86      	ldr	r3, [pc, #536]	; (80038a4 <HAL_ADC_Init+0x28c>)
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	099b      	lsrs	r3, r3, #6
 800368e:	4a86      	ldr	r2, [pc, #536]	; (80038a8 <HAL_ADC_Init+0x290>)
 8003690:	fba2 2303 	umull	r2, r3, r2, r3
 8003694:	099b      	lsrs	r3, r3, #6
 8003696:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003698:	e002      	b.n	80036a0 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	3b01      	subs	r3, #1
 800369e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d1f9      	bne.n	800369a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	4618      	mov	r0, r3
 80036ac:	f7ff fef0 	bl	8003490 <LL_ADC_IsInternalRegulatorEnabled>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d10d      	bne.n	80036d2 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ba:	f043 0210 	orr.w	r2, r3, #16
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036c6:	f043 0201 	orr.w	r2, r3, #1
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80036ce:	2301      	movs	r3, #1
 80036d0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	4618      	mov	r0, r3
 80036d8:	f7ff ff64 	bl	80035a4 <LL_ADC_REG_IsConversionOngoing>
 80036dc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036e2:	f003 0310 	and.w	r3, r3, #16
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	f040 80cf 	bne.w	800388a <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80036ec:	697b      	ldr	r3, [r7, #20]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	f040 80cb 	bne.w	800388a <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036f8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80036fc:	f043 0202 	orr.w	r2, r3, #2
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	4618      	mov	r0, r3
 800370a:	f7ff fefd 	bl	8003508 <LL_ADC_IsEnabled>
 800370e:	4603      	mov	r3, r0
 8003710:	2b00      	cmp	r3, #0
 8003712:	d115      	bne.n	8003740 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003714:	4865      	ldr	r0, [pc, #404]	; (80038ac <HAL_ADC_Init+0x294>)
 8003716:	f7ff fef7 	bl	8003508 <LL_ADC_IsEnabled>
 800371a:	4604      	mov	r4, r0
 800371c:	4864      	ldr	r0, [pc, #400]	; (80038b0 <HAL_ADC_Init+0x298>)
 800371e:	f7ff fef3 	bl	8003508 <LL_ADC_IsEnabled>
 8003722:	4603      	mov	r3, r0
 8003724:	431c      	orrs	r4, r3
 8003726:	4863      	ldr	r0, [pc, #396]	; (80038b4 <HAL_ADC_Init+0x29c>)
 8003728:	f7ff feee 	bl	8003508 <LL_ADC_IsEnabled>
 800372c:	4603      	mov	r3, r0
 800372e:	4323      	orrs	r3, r4
 8003730:	2b00      	cmp	r3, #0
 8003732:	d105      	bne.n	8003740 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	685b      	ldr	r3, [r3, #4]
 8003738:	4619      	mov	r1, r3
 800373a:	485f      	ldr	r0, [pc, #380]	; (80038b8 <HAL_ADC_Init+0x2a0>)
 800373c:	f7ff fd34 	bl	80031a8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	7e5b      	ldrb	r3, [r3, #25]
 8003744:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800374a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003750:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003756:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800375e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003760:	4313      	orrs	r3, r2
 8003762:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	f893 3020 	ldrb.w	r3, [r3, #32]
 800376a:	2b01      	cmp	r3, #1
 800376c:	d106      	bne.n	800377c <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003772:	3b01      	subs	r3, #1
 8003774:	045b      	lsls	r3, r3, #17
 8003776:	69ba      	ldr	r2, [r7, #24]
 8003778:	4313      	orrs	r3, r2
 800377a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003780:	2b00      	cmp	r3, #0
 8003782:	d009      	beq.n	8003798 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003788:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003790:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003792:	69ba      	ldr	r2, [r7, #24]
 8003794:	4313      	orrs	r3, r2
 8003796:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	68da      	ldr	r2, [r3, #12]
 800379e:	4b47      	ldr	r3, [pc, #284]	; (80038bc <HAL_ADC_Init+0x2a4>)
 80037a0:	4013      	ands	r3, r2
 80037a2:	687a      	ldr	r2, [r7, #4]
 80037a4:	6812      	ldr	r2, [r2, #0]
 80037a6:	69b9      	ldr	r1, [r7, #24]
 80037a8:	430b      	orrs	r3, r1
 80037aa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	4618      	mov	r0, r3
 80037b2:	f7ff fef7 	bl	80035a4 <LL_ADC_REG_IsConversionOngoing>
 80037b6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4618      	mov	r0, r3
 80037be:	f7ff ff18 	bl	80035f2 <LL_ADC_INJ_IsConversionOngoing>
 80037c2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d13d      	bne.n	8003846 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d13a      	bne.n	8003846 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80037d4:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80037dc:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80037de:	4313      	orrs	r3, r2
 80037e0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	68db      	ldr	r3, [r3, #12]
 80037e8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80037ec:	f023 0302 	bic.w	r3, r3, #2
 80037f0:	687a      	ldr	r2, [r7, #4]
 80037f2:	6812      	ldr	r2, [r2, #0]
 80037f4:	69b9      	ldr	r1, [r7, #24]
 80037f6:	430b      	orrs	r3, r1
 80037f8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003800:	2b01      	cmp	r3, #1
 8003802:	d118      	bne.n	8003836 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800380e:	f023 0304 	bic.w	r3, r3, #4
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003816:	687a      	ldr	r2, [r7, #4]
 8003818:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800381a:	4311      	orrs	r1, r2
 800381c:	687a      	ldr	r2, [r7, #4]
 800381e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003820:	4311      	orrs	r1, r2
 8003822:	687a      	ldr	r2, [r7, #4]
 8003824:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003826:	430a      	orrs	r2, r1
 8003828:	431a      	orrs	r2, r3
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f042 0201 	orr.w	r2, r2, #1
 8003832:	611a      	str	r2, [r3, #16]
 8003834:	e007      	b.n	8003846 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	691a      	ldr	r2, [r3, #16]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f022 0201 	bic.w	r2, r2, #1
 8003844:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	691b      	ldr	r3, [r3, #16]
 800384a:	2b01      	cmp	r3, #1
 800384c:	d10c      	bne.n	8003868 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003854:	f023 010f 	bic.w	r1, r3, #15
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	69db      	ldr	r3, [r3, #28]
 800385c:	1e5a      	subs	r2, r3, #1
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	430a      	orrs	r2, r1
 8003864:	631a      	str	r2, [r3, #48]	; 0x30
 8003866:	e007      	b.n	8003878 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f022 020f 	bic.w	r2, r2, #15
 8003876:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800387c:	f023 0303 	bic.w	r3, r3, #3
 8003880:	f043 0201 	orr.w	r2, r3, #1
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	655a      	str	r2, [r3, #84]	; 0x54
 8003888:	e007      	b.n	800389a <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800388e:	f043 0210 	orr.w	r2, r3, #16
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800389a:	7ffb      	ldrb	r3, [r7, #31]
}
 800389c:	4618      	mov	r0, r3
 800389e:	3724      	adds	r7, #36	; 0x24
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd90      	pop	{r4, r7, pc}
 80038a4:	20000004 	.word	0x20000004
 80038a8:	053e2d63 	.word	0x053e2d63
 80038ac:	50040000 	.word	0x50040000
 80038b0:	50040100 	.word	0x50040100
 80038b4:	50040200 	.word	0x50040200
 80038b8:	50040300 	.word	0x50040300
 80038bc:	fff0c007 	.word	0xfff0c007

080038c0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b086      	sub	sp, #24
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038c8:	4857      	ldr	r0, [pc, #348]	; (8003a28 <HAL_ADC_Start+0x168>)
 80038ca:	f7ff fd8b 	bl	80033e4 <LL_ADC_GetMultimode>
 80038ce:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7ff fe65 	bl	80035a4 <LL_ADC_REG_IsConversionOngoing>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	f040 809c 	bne.w	8003a1a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80038e8:	2b01      	cmp	r3, #1
 80038ea:	d101      	bne.n	80038f0 <HAL_ADC_Start+0x30>
 80038ec:	2302      	movs	r3, #2
 80038ee:	e097      	b.n	8003a20 <HAL_ADC_Start+0x160>
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80038f8:	6878      	ldr	r0, [r7, #4]
 80038fa:	f000 fffd 	bl	80048f8 <ADC_Enable>
 80038fe:	4603      	mov	r3, r0
 8003900:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003902:	7dfb      	ldrb	r3, [r7, #23]
 8003904:	2b00      	cmp	r3, #0
 8003906:	f040 8083 	bne.w	8003a10 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800390e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003912:	f023 0301 	bic.w	r3, r3, #1
 8003916:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4a42      	ldr	r2, [pc, #264]	; (8003a2c <HAL_ADC_Start+0x16c>)
 8003924:	4293      	cmp	r3, r2
 8003926:	d002      	beq.n	800392e <HAL_ADC_Start+0x6e>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	e000      	b.n	8003930 <HAL_ADC_Start+0x70>
 800392e:	4b40      	ldr	r3, [pc, #256]	; (8003a30 <HAL_ADC_Start+0x170>)
 8003930:	687a      	ldr	r2, [r7, #4]
 8003932:	6812      	ldr	r2, [r2, #0]
 8003934:	4293      	cmp	r3, r2
 8003936:	d002      	beq.n	800393e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003938:	693b      	ldr	r3, [r7, #16]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d105      	bne.n	800394a <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003942:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800394e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003952:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003956:	d106      	bne.n	8003966 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800395c:	f023 0206 	bic.w	r2, r3, #6
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	659a      	str	r2, [r3, #88]	; 0x58
 8003964:	e002      	b.n	800396c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	221c      	movs	r2, #28
 8003972:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a2a      	ldr	r2, [pc, #168]	; (8003a2c <HAL_ADC_Start+0x16c>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d002      	beq.n	800398c <HAL_ADC_Start+0xcc>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	e000      	b.n	800398e <HAL_ADC_Start+0xce>
 800398c:	4b28      	ldr	r3, [pc, #160]	; (8003a30 <HAL_ADC_Start+0x170>)
 800398e:	687a      	ldr	r2, [r7, #4]
 8003990:	6812      	ldr	r2, [r2, #0]
 8003992:	4293      	cmp	r3, r2
 8003994:	d008      	beq.n	80039a8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d005      	beq.n	80039a8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	2b05      	cmp	r3, #5
 80039a0:	d002      	beq.n	80039a8 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	2b09      	cmp	r3, #9
 80039a6:	d114      	bne.n	80039d2 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	68db      	ldr	r3, [r3, #12]
 80039ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d007      	beq.n	80039c6 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ba:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80039be:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7ff fdc2 	bl	8003554 <LL_ADC_REG_StartConversion>
 80039d0:	e025      	b.n	8003a1e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039d6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a12      	ldr	r2, [pc, #72]	; (8003a2c <HAL_ADC_Start+0x16c>)
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d002      	beq.n	80039ee <HAL_ADC_Start+0x12e>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	e000      	b.n	80039f0 <HAL_ADC_Start+0x130>
 80039ee:	4b10      	ldr	r3, [pc, #64]	; (8003a30 <HAL_ADC_Start+0x170>)
 80039f0:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	68db      	ldr	r3, [r3, #12]
 80039f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00f      	beq.n	8003a1e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a02:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003a06:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	655a      	str	r2, [r3, #84]	; 0x54
 8003a0e:	e006      	b.n	8003a1e <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8003a18:	e001      	b.n	8003a1e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8003a1e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a20:	4618      	mov	r0, r3
 8003a22:	3718      	adds	r7, #24
 8003a24:	46bd      	mov	sp, r7
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	50040300 	.word	0x50040300
 8003a2c:	50040100 	.word	0x50040100
 8003a30:	50040000 	.word	0x50040000

08003a34 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d101      	bne.n	8003a4a <HAL_ADC_Stop+0x16>
 8003a46:	2302      	movs	r3, #2
 8003a48:	e023      	b.n	8003a92 <HAL_ADC_Stop+0x5e>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003a52:	2103      	movs	r1, #3
 8003a54:	6878      	ldr	r0, [r7, #4]
 8003a56:	f000 fe9b 	bl	8004790 <ADC_ConversionStop>
 8003a5a:	4603      	mov	r3, r0
 8003a5c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003a5e:	7bfb      	ldrb	r3, [r7, #15]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d111      	bne.n	8003a88 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	f000 ffa1 	bl	80049ac <ADC_Disable>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003a6e:	7bfb      	ldrb	r3, [r7, #15]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d109      	bne.n	8003a88 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a78:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003a7c:	f023 0301 	bic.w	r3, r3, #1
 8003a80:	f043 0201 	orr.w	r2, r3, #1
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003a90:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a92:	4618      	mov	r0, r3
 8003a94:	3710      	adds	r7, #16
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bd80      	pop	{r7, pc}
	...

08003a9c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b088      	sub	sp, #32
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003aa6:	4862      	ldr	r0, [pc, #392]	; (8003c30 <HAL_ADC_PollForConversion+0x194>)
 8003aa8:	f7ff fc9c 	bl	80033e4 <LL_ADC_GetMultimode>
 8003aac:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	695b      	ldr	r3, [r3, #20]
 8003ab2:	2b08      	cmp	r3, #8
 8003ab4:	d102      	bne.n	8003abc <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003ab6:	2308      	movs	r3, #8
 8003ab8:	61fb      	str	r3, [r7, #28]
 8003aba:	e02a      	b.n	8003b12 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d005      	beq.n	8003ace <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	2b05      	cmp	r3, #5
 8003ac6:	d002      	beq.n	8003ace <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	2b09      	cmp	r3, #9
 8003acc:	d111      	bne.n	8003af2 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d007      	beq.n	8003aec <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ae0:	f043 0220 	orr.w	r2, r3, #32
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003ae8:	2301      	movs	r3, #1
 8003aea:	e09d      	b.n	8003c28 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003aec:	2304      	movs	r3, #4
 8003aee:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003af0:	e00f      	b.n	8003b12 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003af2:	484f      	ldr	r0, [pc, #316]	; (8003c30 <HAL_ADC_PollForConversion+0x194>)
 8003af4:	f7ff fc84 	bl	8003400 <LL_ADC_GetMultiDMATransfer>
 8003af8:	4603      	mov	r3, r0
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d007      	beq.n	8003b0e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b02:	f043 0220 	orr.w	r2, r3, #32
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e08c      	b.n	8003c28 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8003b0e:	2304      	movs	r3, #4
 8003b10:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003b12:	f7ff fb1b 	bl	800314c <HAL_GetTick>
 8003b16:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003b18:	e01a      	b.n	8003b50 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003b1a:	683b      	ldr	r3, [r7, #0]
 8003b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b20:	d016      	beq.n	8003b50 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003b22:	f7ff fb13 	bl	800314c <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	683a      	ldr	r2, [r7, #0]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d302      	bcc.n	8003b38 <HAL_ADC_PollForConversion+0x9c>
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d10b      	bne.n	8003b50 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b3c:	f043 0204 	orr.w	r2, r3, #4
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003b4c:	2303      	movs	r3, #3
 8003b4e:	e06b      	b.n	8003c28 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	681a      	ldr	r2, [r3, #0]
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	4013      	ands	r3, r2
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d0dd      	beq.n	8003b1a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b62:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f7ff fb9c 	bl	80032ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d01c      	beq.n	8003bb4 <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	7e5b      	ldrb	r3, [r3, #25]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d118      	bne.n	8003bb4 <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0308 	and.w	r3, r3, #8
 8003b8c:	2b08      	cmp	r3, #8
 8003b8e:	d111      	bne.n	8003bb4 <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b94:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ba0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d105      	bne.n	8003bb4 <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bac:	f043 0201 	orr.w	r2, r3, #1
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4a1e      	ldr	r2, [pc, #120]	; (8003c34 <HAL_ADC_PollForConversion+0x198>)
 8003bba:	4293      	cmp	r3, r2
 8003bbc:	d002      	beq.n	8003bc4 <HAL_ADC_PollForConversion+0x128>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	e000      	b.n	8003bc6 <HAL_ADC_PollForConversion+0x12a>
 8003bc4:	4b1c      	ldr	r3, [pc, #112]	; (8003c38 <HAL_ADC_PollForConversion+0x19c>)
 8003bc6:	687a      	ldr	r2, [r7, #4]
 8003bc8:	6812      	ldr	r2, [r2, #0]
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d008      	beq.n	8003be0 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003bce:	697b      	ldr	r3, [r7, #20]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d005      	beq.n	8003be0 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	2b05      	cmp	r3, #5
 8003bd8:	d002      	beq.n	8003be0 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003bda:	697b      	ldr	r3, [r7, #20]
 8003bdc:	2b09      	cmp	r3, #9
 8003bde:	d104      	bne.n	8003bea <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	68db      	ldr	r3, [r3, #12]
 8003be6:	61bb      	str	r3, [r7, #24]
 8003be8:	e00c      	b.n	8003c04 <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a11      	ldr	r2, [pc, #68]	; (8003c34 <HAL_ADC_PollForConversion+0x198>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d002      	beq.n	8003bfa <HAL_ADC_PollForConversion+0x15e>
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	e000      	b.n	8003bfc <HAL_ADC_PollForConversion+0x160>
 8003bfa:	4b0f      	ldr	r3, [pc, #60]	; (8003c38 <HAL_ADC_PollForConversion+0x19c>)
 8003bfc:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	68db      	ldr	r3, [r3, #12]
 8003c02:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	2b08      	cmp	r3, #8
 8003c08:	d104      	bne.n	8003c14 <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2208      	movs	r2, #8
 8003c10:	601a      	str	r2, [r3, #0]
 8003c12:	e008      	b.n	8003c26 <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003c14:	69bb      	ldr	r3, [r7, #24]
 8003c16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d103      	bne.n	8003c26 <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	220c      	movs	r2, #12
 8003c24:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003c26:	2300      	movs	r3, #0
}
 8003c28:	4618      	mov	r0, r3
 8003c2a:	3720      	adds	r7, #32
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	bd80      	pop	{r7, pc}
 8003c30:	50040300 	.word	0x50040300
 8003c34:	50040100 	.word	0x50040100
 8003c38:	50040000 	.word	0x50040000

08003c3c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
	...

08003c58 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b08a      	sub	sp, #40	; 0x28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003c60:	2300      	movs	r3, #0
 8003c62:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c74:	4882      	ldr	r0, [pc, #520]	; (8003e80 <HAL_ADC_IRQHandler+0x228>)
 8003c76:	f7ff fbb5 	bl	80033e4 <LL_ADC_GetMultimode>
 8003c7a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	f003 0302 	and.w	r3, r3, #2
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d017      	beq.n	8003cb6 <HAL_ADC_IRQHandler+0x5e>
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	f003 0302 	and.w	r3, r3, #2
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d012      	beq.n	8003cb6 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c94:	f003 0310 	and.w	r3, r3, #16
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d105      	bne.n	8003ca8 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ca0:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	655a      	str	r2, [r3, #84]	; 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f000 ff25 	bl	8004af8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2202      	movs	r2, #2
 8003cb4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	f003 0304 	and.w	r3, r3, #4
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d004      	beq.n	8003cca <HAL_ADC_IRQHandler+0x72>
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	f003 0304 	and.w	r3, r3, #4
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d10a      	bne.n	8003ce0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	f000 8083 	beq.w	8003ddc <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003cd6:	69bb      	ldr	r3, [r7, #24]
 8003cd8:	f003 0308 	and.w	r3, r3, #8
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d07d      	beq.n	8003ddc <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ce4:	f003 0310 	and.w	r3, r3, #16
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d105      	bne.n	8003cf8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cf0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7ff fad5 	bl	80032ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d062      	beq.n	8003dce <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a5d      	ldr	r2, [pc, #372]	; (8003e84 <HAL_ADC_IRQHandler+0x22c>)
 8003d0e:	4293      	cmp	r3, r2
 8003d10:	d002      	beq.n	8003d18 <HAL_ADC_IRQHandler+0xc0>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	e000      	b.n	8003d1a <HAL_ADC_IRQHandler+0xc2>
 8003d18:	4b5b      	ldr	r3, [pc, #364]	; (8003e88 <HAL_ADC_IRQHandler+0x230>)
 8003d1a:	687a      	ldr	r2, [r7, #4]
 8003d1c:	6812      	ldr	r2, [r2, #0]
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d008      	beq.n	8003d34 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003d22:	697b      	ldr	r3, [r7, #20]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d005      	beq.n	8003d34 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003d28:	697b      	ldr	r3, [r7, #20]
 8003d2a:	2b05      	cmp	r3, #5
 8003d2c:	d002      	beq.n	8003d34 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	2b09      	cmp	r3, #9
 8003d32:	d104      	bne.n	8003d3e <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	623b      	str	r3, [r7, #32]
 8003d3c:	e00c      	b.n	8003d58 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a50      	ldr	r2, [pc, #320]	; (8003e84 <HAL_ADC_IRQHandler+0x22c>)
 8003d44:	4293      	cmp	r3, r2
 8003d46:	d002      	beq.n	8003d4e <HAL_ADC_IRQHandler+0xf6>
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	e000      	b.n	8003d50 <HAL_ADC_IRQHandler+0xf8>
 8003d4e:	4b4e      	ldr	r3, [pc, #312]	; (8003e88 <HAL_ADC_IRQHandler+0x230>)
 8003d50:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003d58:	6a3b      	ldr	r3, [r7, #32]
 8003d5a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d135      	bne.n	8003dce <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0308 	and.w	r3, r3, #8
 8003d6c:	2b08      	cmp	r3, #8
 8003d6e:	d12e      	bne.n	8003dce <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7ff fc15 	bl	80035a4 <LL_ADC_REG_IsConversionOngoing>
 8003d7a:	4603      	mov	r3, r0
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d11a      	bne.n	8003db6 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	685a      	ldr	r2, [r3, #4]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f022 020c 	bic.w	r2, r2, #12
 8003d8e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d94:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003da0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d112      	bne.n	8003dce <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dac:	f043 0201 	orr.w	r2, r3, #1
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	655a      	str	r2, [r3, #84]	; 0x54
 8003db4:	e00b      	b.n	8003dce <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dba:	f043 0210 	orr.w	r2, r3, #16
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dc6:	f043 0201 	orr.w	r2, r3, #1
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	659a      	str	r2, [r3, #88]	; 0x58
    /*       possibility to use:                                              */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 f95c 	bl	800408c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	220c      	movs	r2, #12
 8003dda:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003ddc:	69fb      	ldr	r3, [r7, #28]
 8003dde:	f003 0320 	and.w	r3, r3, #32
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d004      	beq.n	8003df0 <HAL_ADC_IRQHandler+0x198>
 8003de6:	69bb      	ldr	r3, [r7, #24]
 8003de8:	f003 0320 	and.w	r3, r3, #32
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10b      	bne.n	8003e08 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f000 809f 	beq.w	8003f3a <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003dfc:	69bb      	ldr	r3, [r7, #24]
 8003dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	f000 8099 	beq.w	8003f3a <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e0c:	f003 0310 	and.w	r3, r3, #16
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d105      	bne.n	8003e20 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e18:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	4618      	mov	r0, r3
 8003e26:	f7ff fa7d 	bl	8003324 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003e2a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff fa3b 	bl	80032ac <LL_ADC_REG_IsTriggerSourceSWStart>
 8003e36:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a11      	ldr	r2, [pc, #68]	; (8003e84 <HAL_ADC_IRQHandler+0x22c>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d002      	beq.n	8003e48 <HAL_ADC_IRQHandler+0x1f0>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	e000      	b.n	8003e4a <HAL_ADC_IRQHandler+0x1f2>
 8003e48:	4b0f      	ldr	r3, [pc, #60]	; (8003e88 <HAL_ADC_IRQHandler+0x230>)
 8003e4a:	687a      	ldr	r2, [r7, #4]
 8003e4c:	6812      	ldr	r2, [r2, #0]
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d008      	beq.n	8003e64 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d005      	beq.n	8003e64 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	2b06      	cmp	r3, #6
 8003e5c:	d002      	beq.n	8003e64 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	2b07      	cmp	r3, #7
 8003e62:	d104      	bne.n	8003e6e <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	68db      	ldr	r3, [r3, #12]
 8003e6a:	623b      	str	r3, [r7, #32]
 8003e6c:	e013      	b.n	8003e96 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a04      	ldr	r2, [pc, #16]	; (8003e84 <HAL_ADC_IRQHandler+0x22c>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d009      	beq.n	8003e8c <HAL_ADC_IRQHandler+0x234>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	e007      	b.n	8003e8e <HAL_ADC_IRQHandler+0x236>
 8003e7e:	bf00      	nop
 8003e80:	50040300 	.word	0x50040300
 8003e84:	50040100 	.word	0x50040100
 8003e88:	50040000 	.word	0x50040000
 8003e8c:	4b7d      	ldr	r3, [pc, #500]	; (8004084 <HAL_ADC_IRQHandler+0x42c>)
 8003e8e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d10c      	bne.n	8003eb6 <HAL_ADC_IRQHandler+0x25e>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003e9c:	6a3b      	ldr	r3, [r7, #32]
 8003e9e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if ((tmp_adc_inj_is_trigger_source_sw_start != 0UL)            ||
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d142      	bne.n	8003f2c <HAL_ADC_IRQHandler+0x2d4>
        ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL)      &&
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d03f      	beq.n	8003f2c <HAL_ADC_IRQHandler+0x2d4>
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
          (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL))))
 8003eac:	6a3b      	ldr	r3, [r7, #32]
 8003eae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
         ((tmp_adc_reg_is_trigger_source_sw_start != 0UL)  &&
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d13a      	bne.n	8003f2c <HAL_ADC_IRQHandler+0x2d4>
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ec0:	2b40      	cmp	r3, #64	; 0x40
 8003ec2:	d133      	bne.n	8003f2c <HAL_ADC_IRQHandler+0x2d4>
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003ec4:	6a3b      	ldr	r3, [r7, #32]
 8003ec6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d12e      	bne.n	8003f2c <HAL_ADC_IRQHandler+0x2d4>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f7ff fb8d 	bl	80035f2 <LL_ADC_INJ_IsConversionOngoing>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d11a      	bne.n	8003f14 <HAL_ADC_IRQHandler+0x2bc>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	685a      	ldr	r2, [r3, #4]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003eec:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ef2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	655a      	str	r2, [r3, #84]	; 0x54

            if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003efe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d112      	bne.n	8003f2c <HAL_ADC_IRQHandler+0x2d4>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f0a:	f043 0201 	orr.w	r2, r3, #1
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	655a      	str	r2, [r3, #84]	; 0x54
 8003f12:	e00b      	b.n	8003f2c <HAL_ADC_IRQHandler+0x2d4>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f18:	f043 0210 	orr.w	r2, r3, #16
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	655a      	str	r2, [r3, #84]	; 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f24:	f043 0201 	orr.w	r2, r3, #1
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	659a      	str	r2, [r3, #88]	; 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	f000 fdbb 	bl	8004aa8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	2260      	movs	r2, #96	; 0x60
 8003f38:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d011      	beq.n	8003f68 <HAL_ADC_IRQHandler+0x310>
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d00c      	beq.n	8003f68 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f52:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f000 f8a0 	bl	80040a0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	2280      	movs	r2, #128	; 0x80
 8003f66:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003f68:	69fb      	ldr	r3, [r7, #28]
 8003f6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d012      	beq.n	8003f98 <HAL_ADC_IRQHandler+0x340>
 8003f72:	69bb      	ldr	r3, [r7, #24]
 8003f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d00d      	beq.n	8003f98 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f80:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	f000 fda1 	bl	8004ad0 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003f96:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003f98:	69fb      	ldr	r3, [r7, #28]
 8003f9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d012      	beq.n	8003fc8 <HAL_ADC_IRQHandler+0x370>
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d00d      	beq.n	8003fc8 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003fb0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003fb8:	6878      	ldr	r0, [r7, #4]
 8003fba:	f000 fd93 	bl	8004ae4 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fc6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	f003 0310 	and.w	r3, r3, #16
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d036      	beq.n	8004040 <HAL_ADC_IRQHandler+0x3e8>
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	f003 0310 	and.w	r3, r3, #16
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d031      	beq.n	8004040 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d102      	bne.n	8003fea <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	627b      	str	r3, [r7, #36]	; 0x24
 8003fe8:	e014      	b.n	8004014 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d008      	beq.n	8004002 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003ff0:	4825      	ldr	r0, [pc, #148]	; (8004088 <HAL_ADC_IRQHandler+0x430>)
 8003ff2:	f7ff fa05 	bl	8003400 <LL_ADC_GetMultiDMATransfer>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d00b      	beq.n	8004014 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8003ffc:	2301      	movs	r3, #1
 8003ffe:	627b      	str	r3, [r7, #36]	; 0x24
 8004000:	e008      	b.n	8004014 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f003 0301 	and.w	r3, r3, #1
 800400c:	2b00      	cmp	r3, #0
 800400e:	d001      	beq.n	8004014 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8004010:	2301      	movs	r3, #1
 8004012:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8004014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004016:	2b01      	cmp	r3, #1
 8004018:	d10e      	bne.n	8004038 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800401e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800402a:	f043 0202 	orr.w	r2, r3, #2
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	659a      	str	r2, [r3, #88]	; 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	f000 f83e 	bl	80040b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	2210      	movs	r2, #16
 800403e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004040:	69fb      	ldr	r3, [r7, #28]
 8004042:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004046:	2b00      	cmp	r3, #0
 8004048:	d018      	beq.n	800407c <HAL_ADC_IRQHandler+0x424>
 800404a:	69bb      	ldr	r3, [r7, #24]
 800404c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004050:	2b00      	cmp	r3, #0
 8004052:	d013      	beq.n	800407c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004058:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004064:	f043 0208 	orr.w	r2, r3, #8
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004074:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004076:	6878      	ldr	r0, [r7, #4]
 8004078:	f000 fd20 	bl	8004abc <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800407c:	bf00      	nop
 800407e:	3728      	adds	r7, #40	; 0x28
 8004080:	46bd      	mov	sp, r7
 8004082:	bd80      	pop	{r7, pc}
 8004084:	50040000 	.word	0x50040000
 8004088:	50040300 	.word	0x50040300

0800408c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004094:	bf00      	nop
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80040a8:	bf00      	nop
 80040aa:	370c      	adds	r7, #12
 80040ac:	46bd      	mov	sp, r7
 80040ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b2:	4770      	bx	lr

080040b4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80040bc:	bf00      	nop
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b0a6      	sub	sp, #152	; 0x98
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040d2:	2300      	movs	r3, #0
 80040d4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80040d8:	2300      	movs	r3, #0
 80040da:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80040e2:	2b01      	cmp	r3, #1
 80040e4:	d101      	bne.n	80040ea <HAL_ADC_ConfigChannel+0x22>
 80040e6:	2302      	movs	r3, #2
 80040e8:	e348      	b.n	800477c <HAL_ADC_ConfigChannel+0x6b4>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2201      	movs	r2, #1
 80040ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7ff fa54 	bl	80035a4 <LL_ADC_REG_IsConversionOngoing>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	f040 8329 	bne.w	8004756 <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	2b05      	cmp	r3, #5
 800410a:	d824      	bhi.n	8004156 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	3b02      	subs	r3, #2
 8004112:	2b03      	cmp	r3, #3
 8004114:	d81b      	bhi.n	800414e <HAL_ADC_ConfigChannel+0x86>
 8004116:	a201      	add	r2, pc, #4	; (adr r2, 800411c <HAL_ADC_ConfigChannel+0x54>)
 8004118:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800411c:	0800412d 	.word	0x0800412d
 8004120:	08004135 	.word	0x08004135
 8004124:	0800413d 	.word	0x0800413d
 8004128:	08004145 	.word	0x08004145
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	220c      	movs	r2, #12
 8004130:	605a      	str	r2, [r3, #4]
 8004132:	e011      	b.n	8004158 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	2212      	movs	r2, #18
 8004138:	605a      	str	r2, [r3, #4]
 800413a:	e00d      	b.n	8004158 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	2218      	movs	r2, #24
 8004140:	605a      	str	r2, [r3, #4]
 8004142:	e009      	b.n	8004158 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8004144:	683b      	ldr	r3, [r7, #0]
 8004146:	f44f 7280 	mov.w	r2, #256	; 0x100
 800414a:	605a      	str	r2, [r3, #4]
 800414c:	e004      	b.n	8004158 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	2206      	movs	r2, #6
 8004152:	605a      	str	r2, [r3, #4]
 8004154:	e000      	b.n	8004158 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8004156:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6818      	ldr	r0, [r3, #0]
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	6859      	ldr	r1, [r3, #4]
 8004160:	683b      	ldr	r3, [r7, #0]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	461a      	mov	r2, r3
 8004166:	f7ff f8b4 	bl	80032d2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4618      	mov	r0, r3
 8004170:	f7ff fa18 	bl	80035a4 <LL_ADC_REG_IsConversionOngoing>
 8004174:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4618      	mov	r0, r3
 800417e:	f7ff fa38 	bl	80035f2 <LL_ADC_INJ_IsConversionOngoing>
 8004182:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004186:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800418a:	2b00      	cmp	r3, #0
 800418c:	f040 8148 	bne.w	8004420 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004190:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004194:	2b00      	cmp	r3, #0
 8004196:	f040 8143 	bne.w	8004420 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6818      	ldr	r0, [r3, #0]
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	6819      	ldr	r1, [r3, #0]
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	689b      	ldr	r3, [r3, #8]
 80041a6:	461a      	mov	r2, r3
 80041a8:	f7ff f8cf 	bl	800334a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	695a      	ldr	r2, [r3, #20]
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68db      	ldr	r3, [r3, #12]
 80041b6:	08db      	lsrs	r3, r3, #3
 80041b8:	f003 0303 	and.w	r3, r3, #3
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	fa02 f303 	lsl.w	r3, r2, r3
 80041c2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	2b04      	cmp	r3, #4
 80041cc:	d00a      	beq.n	80041e4 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6818      	ldr	r0, [r3, #0]
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	6919      	ldr	r1, [r3, #16]
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80041de:	f7ff f817 	bl	8003210 <LL_ADC_SetOffset>
 80041e2:	e11d      	b.n	8004420 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	2100      	movs	r1, #0
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff f832 	bl	8003254 <LL_ADC_GetOffsetChannel>
 80041f0:	4603      	mov	r3, r0
 80041f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d10a      	bne.n	8004210 <HAL_ADC_ConfigChannel+0x148>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	2100      	movs	r1, #0
 8004200:	4618      	mov	r0, r3
 8004202:	f7ff f827 	bl	8003254 <LL_ADC_GetOffsetChannel>
 8004206:	4603      	mov	r3, r0
 8004208:	0e9b      	lsrs	r3, r3, #26
 800420a:	f003 021f 	and.w	r2, r3, #31
 800420e:	e012      	b.n	8004236 <HAL_ADC_ConfigChannel+0x16e>
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2100      	movs	r1, #0
 8004216:	4618      	mov	r0, r3
 8004218:	f7ff f81c 	bl	8003254 <LL_ADC_GetOffsetChannel>
 800421c:	4603      	mov	r3, r0
 800421e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004222:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004226:	fa93 f3a3 	rbit	r3, r3
 800422a:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800422c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800422e:	fab3 f383 	clz	r3, r3
 8004232:	b2db      	uxtb	r3, r3
 8004234:	461a      	mov	r2, r3
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800423e:	2b00      	cmp	r3, #0
 8004240:	d105      	bne.n	800424e <HAL_ADC_ConfigChannel+0x186>
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	0e9b      	lsrs	r3, r3, #26
 8004248:	f003 031f 	and.w	r3, r3, #31
 800424c:	e00a      	b.n	8004264 <HAL_ADC_ConfigChannel+0x19c>
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004254:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004256:	fa93 f3a3 	rbit	r3, r3
 800425a:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 800425c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800425e:	fab3 f383 	clz	r3, r3
 8004262:	b2db      	uxtb	r3, r3
 8004264:	429a      	cmp	r2, r3
 8004266:	d106      	bne.n	8004276 <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	2200      	movs	r2, #0
 800426e:	2100      	movs	r1, #0
 8004270:	4618      	mov	r0, r3
 8004272:	f7ff f803 	bl	800327c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2101      	movs	r1, #1
 800427c:	4618      	mov	r0, r3
 800427e:	f7fe ffe9 	bl	8003254 <LL_ADC_GetOffsetChannel>
 8004282:	4603      	mov	r3, r0
 8004284:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004288:	2b00      	cmp	r3, #0
 800428a:	d10a      	bne.n	80042a2 <HAL_ADC_ConfigChannel+0x1da>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2101      	movs	r1, #1
 8004292:	4618      	mov	r0, r3
 8004294:	f7fe ffde 	bl	8003254 <LL_ADC_GetOffsetChannel>
 8004298:	4603      	mov	r3, r0
 800429a:	0e9b      	lsrs	r3, r3, #26
 800429c:	f003 021f 	and.w	r2, r3, #31
 80042a0:	e010      	b.n	80042c4 <HAL_ADC_ConfigChannel+0x1fc>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	2101      	movs	r1, #1
 80042a8:	4618      	mov	r0, r3
 80042aa:	f7fe ffd3 	bl	8003254 <LL_ADC_GetOffsetChannel>
 80042ae:	4603      	mov	r3, r0
 80042b0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042b4:	fa93 f3a3 	rbit	r3, r3
 80042b8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80042ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042bc:	fab3 f383 	clz	r3, r3
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	461a      	mov	r2, r3
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d105      	bne.n	80042dc <HAL_ADC_ConfigChannel+0x214>
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	0e9b      	lsrs	r3, r3, #26
 80042d6:	f003 031f 	and.w	r3, r3, #31
 80042da:	e00a      	b.n	80042f2 <HAL_ADC_ConfigChannel+0x22a>
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042e2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80042e4:	fa93 f3a3 	rbit	r3, r3
 80042e8:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80042ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80042ec:	fab3 f383 	clz	r3, r3
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d106      	bne.n	8004304 <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	2200      	movs	r2, #0
 80042fc:	2101      	movs	r1, #1
 80042fe:	4618      	mov	r0, r3
 8004300:	f7fe ffbc 	bl	800327c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2102      	movs	r1, #2
 800430a:	4618      	mov	r0, r3
 800430c:	f7fe ffa2 	bl	8003254 <LL_ADC_GetOffsetChannel>
 8004310:	4603      	mov	r3, r0
 8004312:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004316:	2b00      	cmp	r3, #0
 8004318:	d10a      	bne.n	8004330 <HAL_ADC_ConfigChannel+0x268>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	2102      	movs	r1, #2
 8004320:	4618      	mov	r0, r3
 8004322:	f7fe ff97 	bl	8003254 <LL_ADC_GetOffsetChannel>
 8004326:	4603      	mov	r3, r0
 8004328:	0e9b      	lsrs	r3, r3, #26
 800432a:	f003 021f 	and.w	r2, r3, #31
 800432e:	e010      	b.n	8004352 <HAL_ADC_ConfigChannel+0x28a>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2102      	movs	r1, #2
 8004336:	4618      	mov	r0, r3
 8004338:	f7fe ff8c 	bl	8003254 <LL_ADC_GetOffsetChannel>
 800433c:	4603      	mov	r3, r0
 800433e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004340:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004342:	fa93 f3a3 	rbit	r3, r3
 8004346:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8004348:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800434a:	fab3 f383 	clz	r3, r3
 800434e:	b2db      	uxtb	r3, r3
 8004350:	461a      	mov	r2, r3
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800435a:	2b00      	cmp	r3, #0
 800435c:	d105      	bne.n	800436a <HAL_ADC_ConfigChannel+0x2a2>
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	0e9b      	lsrs	r3, r3, #26
 8004364:	f003 031f 	and.w	r3, r3, #31
 8004368:	e00a      	b.n	8004380 <HAL_ADC_ConfigChannel+0x2b8>
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004370:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004372:	fa93 f3a3 	rbit	r3, r3
 8004376:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004378:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800437a:	fab3 f383 	clz	r3, r3
 800437e:	b2db      	uxtb	r3, r3
 8004380:	429a      	cmp	r2, r3
 8004382:	d106      	bne.n	8004392 <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2200      	movs	r2, #0
 800438a:	2102      	movs	r1, #2
 800438c:	4618      	mov	r0, r3
 800438e:	f7fe ff75 	bl	800327c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2103      	movs	r1, #3
 8004398:	4618      	mov	r0, r3
 800439a:	f7fe ff5b 	bl	8003254 <LL_ADC_GetOffsetChannel>
 800439e:	4603      	mov	r3, r0
 80043a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10a      	bne.n	80043be <HAL_ADC_ConfigChannel+0x2f6>
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2103      	movs	r1, #3
 80043ae:	4618      	mov	r0, r3
 80043b0:	f7fe ff50 	bl	8003254 <LL_ADC_GetOffsetChannel>
 80043b4:	4603      	mov	r3, r0
 80043b6:	0e9b      	lsrs	r3, r3, #26
 80043b8:	f003 021f 	and.w	r2, r3, #31
 80043bc:	e010      	b.n	80043e0 <HAL_ADC_ConfigChannel+0x318>
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	2103      	movs	r1, #3
 80043c4:	4618      	mov	r0, r3
 80043c6:	f7fe ff45 	bl	8003254 <LL_ADC_GetOffsetChannel>
 80043ca:	4603      	mov	r3, r0
 80043cc:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043d0:	fa93 f3a3 	rbit	r3, r3
 80043d4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80043d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80043d8:	fab3 f383 	clz	r3, r3
 80043dc:	b2db      	uxtb	r3, r3
 80043de:	461a      	mov	r2, r3
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d105      	bne.n	80043f8 <HAL_ADC_ConfigChannel+0x330>
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	0e9b      	lsrs	r3, r3, #26
 80043f2:	f003 031f 	and.w	r3, r3, #31
 80043f6:	e00a      	b.n	800440e <HAL_ADC_ConfigChannel+0x346>
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004400:	fa93 f3a3 	rbit	r3, r3
 8004404:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8004406:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004408:	fab3 f383 	clz	r3, r3
 800440c:	b2db      	uxtb	r3, r3
 800440e:	429a      	cmp	r2, r3
 8004410:	d106      	bne.n	8004420 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	2200      	movs	r2, #0
 8004418:	2103      	movs	r1, #3
 800441a:	4618      	mov	r0, r3
 800441c:	f7fe ff2e 	bl	800327c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	4618      	mov	r0, r3
 8004426:	f7ff f86f 	bl	8003508 <LL_ADC_IsEnabled>
 800442a:	4603      	mov	r3, r0
 800442c:	2b00      	cmp	r3, #0
 800442e:	f040 810c 	bne.w	800464a <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6818      	ldr	r0, [r3, #0]
 8004436:	683b      	ldr	r3, [r7, #0]
 8004438:	6819      	ldr	r1, [r3, #0]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	461a      	mov	r2, r3
 8004440:	f7fe ffac 	bl	800339c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	68db      	ldr	r3, [r3, #12]
 8004448:	4aad      	ldr	r2, [pc, #692]	; (8004700 <HAL_ADC_ConfigChannel+0x638>)
 800444a:	4293      	cmp	r3, r2
 800444c:	f040 80fd 	bne.w	800464a <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800445c:	2b00      	cmp	r3, #0
 800445e:	d10b      	bne.n	8004478 <HAL_ADC_ConfigChannel+0x3b0>
 8004460:	683b      	ldr	r3, [r7, #0]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	0e9b      	lsrs	r3, r3, #26
 8004466:	3301      	adds	r3, #1
 8004468:	f003 031f 	and.w	r3, r3, #31
 800446c:	2b09      	cmp	r3, #9
 800446e:	bf94      	ite	ls
 8004470:	2301      	movls	r3, #1
 8004472:	2300      	movhi	r3, #0
 8004474:	b2db      	uxtb	r3, r3
 8004476:	e012      	b.n	800449e <HAL_ADC_ConfigChannel+0x3d6>
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004480:	fa93 f3a3 	rbit	r3, r3
 8004484:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004486:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004488:	fab3 f383 	clz	r3, r3
 800448c:	b2db      	uxtb	r3, r3
 800448e:	3301      	adds	r3, #1
 8004490:	f003 031f 	and.w	r3, r3, #31
 8004494:	2b09      	cmp	r3, #9
 8004496:	bf94      	ite	ls
 8004498:	2301      	movls	r3, #1
 800449a:	2300      	movhi	r3, #0
 800449c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d064      	beq.n	800456c <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d107      	bne.n	80044be <HAL_ADC_ConfigChannel+0x3f6>
 80044ae:	683b      	ldr	r3, [r7, #0]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	0e9b      	lsrs	r3, r3, #26
 80044b4:	3301      	adds	r3, #1
 80044b6:	069b      	lsls	r3, r3, #26
 80044b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80044bc:	e00e      	b.n	80044dc <HAL_ADC_ConfigChannel+0x414>
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044c6:	fa93 f3a3 	rbit	r3, r3
 80044ca:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80044cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044ce:	fab3 f383 	clz	r3, r3
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	3301      	adds	r3, #1
 80044d6:	069b      	lsls	r3, r3, #26
 80044d8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d109      	bne.n	80044fc <HAL_ADC_ConfigChannel+0x434>
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	0e9b      	lsrs	r3, r3, #26
 80044ee:	3301      	adds	r3, #1
 80044f0:	f003 031f 	and.w	r3, r3, #31
 80044f4:	2101      	movs	r1, #1
 80044f6:	fa01 f303 	lsl.w	r3, r1, r3
 80044fa:	e010      	b.n	800451e <HAL_ADC_ConfigChannel+0x456>
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004502:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004504:	fa93 f3a3 	rbit	r3, r3
 8004508:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 800450a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800450c:	fab3 f383 	clz	r3, r3
 8004510:	b2db      	uxtb	r3, r3
 8004512:	3301      	adds	r3, #1
 8004514:	f003 031f 	and.w	r3, r3, #31
 8004518:	2101      	movs	r1, #1
 800451a:	fa01 f303 	lsl.w	r3, r1, r3
 800451e:	ea42 0103 	orr.w	r1, r2, r3
 8004522:	683b      	ldr	r3, [r7, #0]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800452a:	2b00      	cmp	r3, #0
 800452c:	d10a      	bne.n	8004544 <HAL_ADC_ConfigChannel+0x47c>
 800452e:	683b      	ldr	r3, [r7, #0]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	0e9b      	lsrs	r3, r3, #26
 8004534:	3301      	adds	r3, #1
 8004536:	f003 021f 	and.w	r2, r3, #31
 800453a:	4613      	mov	r3, r2
 800453c:	005b      	lsls	r3, r3, #1
 800453e:	4413      	add	r3, r2
 8004540:	051b      	lsls	r3, r3, #20
 8004542:	e011      	b.n	8004568 <HAL_ADC_ConfigChannel+0x4a0>
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800454a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800454c:	fa93 f3a3 	rbit	r3, r3
 8004550:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004554:	fab3 f383 	clz	r3, r3
 8004558:	b2db      	uxtb	r3, r3
 800455a:	3301      	adds	r3, #1
 800455c:	f003 021f 	and.w	r2, r3, #31
 8004560:	4613      	mov	r3, r2
 8004562:	005b      	lsls	r3, r3, #1
 8004564:	4413      	add	r3, r2
 8004566:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004568:	430b      	orrs	r3, r1
 800456a:	e069      	b.n	8004640 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004574:	2b00      	cmp	r3, #0
 8004576:	d107      	bne.n	8004588 <HAL_ADC_ConfigChannel+0x4c0>
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	0e9b      	lsrs	r3, r3, #26
 800457e:	3301      	adds	r3, #1
 8004580:	069b      	lsls	r3, r3, #26
 8004582:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004586:	e00e      	b.n	80045a6 <HAL_ADC_ConfigChannel+0x4de>
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800458e:	6a3b      	ldr	r3, [r7, #32]
 8004590:	fa93 f3a3 	rbit	r3, r3
 8004594:	61fb      	str	r3, [r7, #28]
  return result;
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	fab3 f383 	clz	r3, r3
 800459c:	b2db      	uxtb	r3, r3
 800459e:	3301      	adds	r3, #1
 80045a0:	069b      	lsls	r3, r3, #26
 80045a2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d109      	bne.n	80045c6 <HAL_ADC_ConfigChannel+0x4fe>
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	0e9b      	lsrs	r3, r3, #26
 80045b8:	3301      	adds	r3, #1
 80045ba:	f003 031f 	and.w	r3, r3, #31
 80045be:	2101      	movs	r1, #1
 80045c0:	fa01 f303 	lsl.w	r3, r1, r3
 80045c4:	e010      	b.n	80045e8 <HAL_ADC_ConfigChannel+0x520>
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	fa93 f3a3 	rbit	r3, r3
 80045d2:	617b      	str	r3, [r7, #20]
  return result;
 80045d4:	697b      	ldr	r3, [r7, #20]
 80045d6:	fab3 f383 	clz	r3, r3
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	3301      	adds	r3, #1
 80045de:	f003 031f 	and.w	r3, r3, #31
 80045e2:	2101      	movs	r1, #1
 80045e4:	fa01 f303 	lsl.w	r3, r1, r3
 80045e8:	ea42 0103 	orr.w	r1, r2, r3
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d10d      	bne.n	8004614 <HAL_ADC_ConfigChannel+0x54c>
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	0e9b      	lsrs	r3, r3, #26
 80045fe:	3301      	adds	r3, #1
 8004600:	f003 021f 	and.w	r2, r3, #31
 8004604:	4613      	mov	r3, r2
 8004606:	005b      	lsls	r3, r3, #1
 8004608:	4413      	add	r3, r2
 800460a:	3b1e      	subs	r3, #30
 800460c:	051b      	lsls	r3, r3, #20
 800460e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004612:	e014      	b.n	800463e <HAL_ADC_ConfigChannel+0x576>
 8004614:	683b      	ldr	r3, [r7, #0]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	fa93 f3a3 	rbit	r3, r3
 8004620:	60fb      	str	r3, [r7, #12]
  return result;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	fab3 f383 	clz	r3, r3
 8004628:	b2db      	uxtb	r3, r3
 800462a:	3301      	adds	r3, #1
 800462c:	f003 021f 	and.w	r2, r3, #31
 8004630:	4613      	mov	r3, r2
 8004632:	005b      	lsls	r3, r3, #1
 8004634:	4413      	add	r3, r2
 8004636:	3b1e      	subs	r3, #30
 8004638:	051b      	lsls	r3, r3, #20
 800463a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800463e:	430b      	orrs	r3, r1
 8004640:	683a      	ldr	r2, [r7, #0]
 8004642:	6892      	ldr	r2, [r2, #8]
 8004644:	4619      	mov	r1, r3
 8004646:	f7fe fe80 	bl	800334a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	4b2d      	ldr	r3, [pc, #180]	; (8004704 <HAL_ADC_ConfigChannel+0x63c>)
 8004650:	4013      	ands	r3, r2
 8004652:	2b00      	cmp	r3, #0
 8004654:	f000 808c 	beq.w	8004770 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004658:	482b      	ldr	r0, [pc, #172]	; (8004708 <HAL_ADC_ConfigChannel+0x640>)
 800465a:	f7fe fdcb 	bl	80031f4 <LL_ADC_GetCommonPathInternalCh>
 800465e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a29      	ldr	r2, [pc, #164]	; (800470c <HAL_ADC_ConfigChannel+0x644>)
 8004668:	4293      	cmp	r3, r2
 800466a:	d12b      	bne.n	80046c4 <HAL_ADC_ConfigChannel+0x5fc>
 800466c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004670:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004674:	2b00      	cmp	r3, #0
 8004676:	d125      	bne.n	80046c4 <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a24      	ldr	r2, [pc, #144]	; (8004710 <HAL_ADC_ConfigChannel+0x648>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d004      	beq.n	800468c <HAL_ADC_ConfigChannel+0x5c4>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a23      	ldr	r2, [pc, #140]	; (8004714 <HAL_ADC_ConfigChannel+0x64c>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d16e      	bne.n	800476a <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800468c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004690:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004694:	4619      	mov	r1, r3
 8004696:	481c      	ldr	r0, [pc, #112]	; (8004708 <HAL_ADC_ConfigChannel+0x640>)
 8004698:	f7fe fd99 	bl	80031ce <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800469c:	4b1e      	ldr	r3, [pc, #120]	; (8004718 <HAL_ADC_ConfigChannel+0x650>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	099b      	lsrs	r3, r3, #6
 80046a2:	4a1e      	ldr	r2, [pc, #120]	; (800471c <HAL_ADC_ConfigChannel+0x654>)
 80046a4:	fba2 2303 	umull	r2, r3, r2, r3
 80046a8:	099a      	lsrs	r2, r3, #6
 80046aa:	4613      	mov	r3, r2
 80046ac:	005b      	lsls	r3, r3, #1
 80046ae:	4413      	add	r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80046b4:	e002      	b.n	80046bc <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 80046b6:	68bb      	ldr	r3, [r7, #8]
 80046b8:	3b01      	subs	r3, #1
 80046ba:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80046bc:	68bb      	ldr	r3, [r7, #8]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d1f9      	bne.n	80046b6 <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80046c2:	e052      	b.n	800476a <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4a15      	ldr	r2, [pc, #84]	; (8004720 <HAL_ADC_ConfigChannel+0x658>)
 80046ca:	4293      	cmp	r3, r2
 80046cc:	d12a      	bne.n	8004724 <HAL_ADC_ConfigChannel+0x65c>
 80046ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80046d2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d124      	bne.n	8004724 <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a0c      	ldr	r2, [pc, #48]	; (8004710 <HAL_ADC_ConfigChannel+0x648>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d004      	beq.n	80046ee <HAL_ADC_ConfigChannel+0x626>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	4a0a      	ldr	r2, [pc, #40]	; (8004714 <HAL_ADC_ConfigChannel+0x64c>)
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d13f      	bne.n	800476e <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80046ee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80046f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80046f6:	4619      	mov	r1, r3
 80046f8:	4803      	ldr	r0, [pc, #12]	; (8004708 <HAL_ADC_ConfigChannel+0x640>)
 80046fa:	f7fe fd68 	bl	80031ce <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80046fe:	e036      	b.n	800476e <HAL_ADC_ConfigChannel+0x6a6>
 8004700:	407f0000 	.word	0x407f0000
 8004704:	80080000 	.word	0x80080000
 8004708:	50040300 	.word	0x50040300
 800470c:	c7520000 	.word	0xc7520000
 8004710:	50040000 	.word	0x50040000
 8004714:	50040200 	.word	0x50040200
 8004718:	20000004 	.word	0x20000004
 800471c:	053e2d63 	.word	0x053e2d63
 8004720:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	4a16      	ldr	r2, [pc, #88]	; (8004784 <HAL_ADC_ConfigChannel+0x6bc>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d120      	bne.n	8004770 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800472e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004732:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d11a      	bne.n	8004770 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a12      	ldr	r2, [pc, #72]	; (8004788 <HAL_ADC_ConfigChannel+0x6c0>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d115      	bne.n	8004770 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004744:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004748:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800474c:	4619      	mov	r1, r3
 800474e:	480f      	ldr	r0, [pc, #60]	; (800478c <HAL_ADC_ConfigChannel+0x6c4>)
 8004750:	f7fe fd3d 	bl	80031ce <LL_ADC_SetCommonPathInternalCh>
 8004754:	e00c      	b.n	8004770 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800475a:	f043 0220 	orr.w	r2, r3, #32
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004762:	2301      	movs	r3, #1
 8004764:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8004768:	e002      	b.n	8004770 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800476a:	bf00      	nop
 800476c:	e000      	b.n	8004770 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800476e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004778:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 800477c:	4618      	mov	r0, r3
 800477e:	3798      	adds	r7, #152	; 0x98
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	80000001 	.word	0x80000001
 8004788:	50040000 	.word	0x50040000
 800478c:	50040300 	.word	0x50040300

08004790 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004790:	b580      	push	{r7, lr}
 8004792:	b088      	sub	sp, #32
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800479a:	2300      	movs	r3, #0
 800479c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4618      	mov	r0, r3
 80047a8:	f7fe fefc 	bl	80035a4 <LL_ADC_REG_IsConversionOngoing>
 80047ac:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7fe ff1d 	bl	80035f2 <LL_ADC_INJ_IsConversionOngoing>
 80047b8:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d103      	bne.n	80047c8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f000 8090 	beq.w	80048e8 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	68db      	ldr	r3, [r3, #12]
 80047ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d02a      	beq.n	800482c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	7e5b      	ldrb	r3, [r3, #25]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d126      	bne.n	800482c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	7e1b      	ldrb	r3, [r3, #24]
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d122      	bne.n	800482c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80047e6:	2301      	movs	r3, #1
 80047e8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80047ea:	e014      	b.n	8004816 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	4a41      	ldr	r2, [pc, #260]	; (80048f4 <ADC_ConversionStop+0x164>)
 80047f0:	4293      	cmp	r3, r2
 80047f2:	d90d      	bls.n	8004810 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047f8:	f043 0210 	orr.w	r2, r3, #16
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004804:	f043 0201 	orr.w	r2, r3, #1
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	e06c      	b.n	80048ea <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	3301      	adds	r3, #1
 8004814:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004820:	2b40      	cmp	r3, #64	; 0x40
 8004822:	d1e3      	bne.n	80047ec <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2240      	movs	r2, #64	; 0x40
 800482a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800482c:	69bb      	ldr	r3, [r7, #24]
 800482e:	2b02      	cmp	r3, #2
 8004830:	d014      	beq.n	800485c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4618      	mov	r0, r3
 8004838:	f7fe feb4 	bl	80035a4 <LL_ADC_REG_IsConversionOngoing>
 800483c:	4603      	mov	r3, r0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00c      	beq.n	800485c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4618      	mov	r0, r3
 8004848:	f7fe fe71 	bl	800352e <LL_ADC_IsDisableOngoing>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d104      	bne.n	800485c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	4618      	mov	r0, r3
 8004858:	f7fe fe90 	bl	800357c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800485c:	69bb      	ldr	r3, [r7, #24]
 800485e:	2b01      	cmp	r3, #1
 8004860:	d014      	beq.n	800488c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4618      	mov	r0, r3
 8004868:	f7fe fec3 	bl	80035f2 <LL_ADC_INJ_IsConversionOngoing>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d00c      	beq.n	800488c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4618      	mov	r0, r3
 8004878:	f7fe fe59 	bl	800352e <LL_ADC_IsDisableOngoing>
 800487c:	4603      	mov	r3, r0
 800487e:	2b00      	cmp	r3, #0
 8004880:	d104      	bne.n	800488c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4618      	mov	r0, r3
 8004888:	f7fe fe9f 	bl	80035ca <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	2b02      	cmp	r3, #2
 8004890:	d004      	beq.n	800489c <ADC_ConversionStop+0x10c>
 8004892:	2b03      	cmp	r3, #3
 8004894:	d105      	bne.n	80048a2 <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004896:	230c      	movs	r3, #12
 8004898:	617b      	str	r3, [r7, #20]
        break;
 800489a:	e005      	b.n	80048a8 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800489c:	2308      	movs	r3, #8
 800489e:	617b      	str	r3, [r7, #20]
        break;
 80048a0:	e002      	b.n	80048a8 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80048a2:	2304      	movs	r3, #4
 80048a4:	617b      	str	r3, [r7, #20]
        break;
 80048a6:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80048a8:	f7fe fc50 	bl	800314c <HAL_GetTick>
 80048ac:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80048ae:	e014      	b.n	80048da <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80048b0:	f7fe fc4c 	bl	800314c <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	68bb      	ldr	r3, [r7, #8]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	2b05      	cmp	r3, #5
 80048bc:	d90d      	bls.n	80048da <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048c2:	f043 0210 	orr.w	r2, r3, #16
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048ce:	f043 0201 	orr.w	r2, r3, #1
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80048d6:	2301      	movs	r3, #1
 80048d8:	e007      	b.n	80048ea <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	689a      	ldr	r2, [r3, #8]
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	4013      	ands	r3, r2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d1e3      	bne.n	80048b0 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80048e8:	2300      	movs	r3, #0
}
 80048ea:	4618      	mov	r0, r3
 80048ec:	3720      	adds	r7, #32
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	bf00      	nop
 80048f4:	a33fffff 	.word	0xa33fffff

080048f8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4618      	mov	r0, r3
 8004906:	f7fe fdff 	bl	8003508 <LL_ADC_IsEnabled>
 800490a:	4603      	mov	r3, r0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d146      	bne.n	800499e <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	689a      	ldr	r2, [r3, #8]
 8004916:	4b24      	ldr	r3, [pc, #144]	; (80049a8 <ADC_Enable+0xb0>)
 8004918:	4013      	ands	r3, r2
 800491a:	2b00      	cmp	r3, #0
 800491c:	d00d      	beq.n	800493a <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004922:	f043 0210 	orr.w	r2, r3, #16
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800492e:	f043 0201 	orr.w	r2, r3, #1
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	e032      	b.n	80049a0 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4618      	mov	r0, r3
 8004940:	f7fe fdba 	bl	80034b8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004944:	f7fe fc02 	bl	800314c <HAL_GetTick>
 8004948:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800494a:	e021      	b.n	8004990 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4618      	mov	r0, r3
 8004952:	f7fe fdd9 	bl	8003508 <LL_ADC_IsEnabled>
 8004956:	4603      	mov	r3, r0
 8004958:	2b00      	cmp	r3, #0
 800495a:	d104      	bne.n	8004966 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	4618      	mov	r0, r3
 8004962:	f7fe fda9 	bl	80034b8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004966:	f7fe fbf1 	bl	800314c <HAL_GetTick>
 800496a:	4602      	mov	r2, r0
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	1ad3      	subs	r3, r2, r3
 8004970:	2b02      	cmp	r3, #2
 8004972:	d90d      	bls.n	8004990 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004978:	f043 0210 	orr.w	r2, r3, #16
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004984:	f043 0201 	orr.w	r2, r3, #1
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	e007      	b.n	80049a0 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f003 0301 	and.w	r3, r3, #1
 800499a:	2b01      	cmp	r3, #1
 800499c:	d1d6      	bne.n	800494c <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800499e:	2300      	movs	r3, #0
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3710      	adds	r7, #16
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}
 80049a8:	8000003f 	.word	0x8000003f

080049ac <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b084      	sub	sp, #16
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f7fe fdb8 	bl	800352e <LL_ADC_IsDisableOngoing>
 80049be:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7fe fd9f 	bl	8003508 <LL_ADC_IsEnabled>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d040      	beq.n	8004a52 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d13d      	bne.n	8004a52 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	f003 030d 	and.w	r3, r3, #13
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d10c      	bne.n	80049fe <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7fe fd79 	bl	80034e0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	2203      	movs	r2, #3
 80049f4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80049f6:	f7fe fba9 	bl	800314c <HAL_GetTick>
 80049fa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80049fc:	e022      	b.n	8004a44 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a02:	f043 0210 	orr.w	r2, r3, #16
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a0e:	f043 0201 	orr.w	r2, r3, #1
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e01c      	b.n	8004a54 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004a1a:	f7fe fb97 	bl	800314c <HAL_GetTick>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	2b02      	cmp	r3, #2
 8004a26:	d90d      	bls.n	8004a44 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a2c:	f043 0210 	orr.w	r2, r3, #16
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a38:	f043 0201 	orr.w	r2, r3, #1
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004a40:	2301      	movs	r3, #1
 8004a42:	e007      	b.n	8004a54 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1e3      	bne.n	8004a1a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004a52:	2300      	movs	r3, #0
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3710      	adds	r7, #16
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}

08004a5c <LL_ADC_IsEnabled>:
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b083      	sub	sp, #12
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	689b      	ldr	r3, [r3, #8]
 8004a68:	f003 0301 	and.w	r3, r3, #1
 8004a6c:	2b01      	cmp	r3, #1
 8004a6e:	d101      	bne.n	8004a74 <LL_ADC_IsEnabled+0x18>
 8004a70:	2301      	movs	r3, #1
 8004a72:	e000      	b.n	8004a76 <LL_ADC_IsEnabled+0x1a>
 8004a74:	2300      	movs	r3, #0
}
 8004a76:	4618      	mov	r0, r3
 8004a78:	370c      	adds	r7, #12
 8004a7a:	46bd      	mov	sp, r7
 8004a7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a80:	4770      	bx	lr

08004a82 <LL_ADC_REG_IsConversionOngoing>:
{
 8004a82:	b480      	push	{r7}
 8004a84:	b083      	sub	sp, #12
 8004a86:	af00      	add	r7, sp, #0
 8004a88:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f003 0304 	and.w	r3, r3, #4
 8004a92:	2b04      	cmp	r3, #4
 8004a94:	d101      	bne.n	8004a9a <LL_ADC_REG_IsConversionOngoing+0x18>
 8004a96:	2301      	movs	r3, #1
 8004a98:	e000      	b.n	8004a9c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004a9a:	2300      	movs	r3, #0
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	370c      	adds	r7, #12
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa6:	4770      	bx	lr

08004aa8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004ab0:	bf00      	nop
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b083      	sub	sp, #12
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004ac4:	bf00      	nop
 8004ac6:	370c      	adds	r7, #12
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ace:	4770      	bx	lr

08004ad0 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b083      	sub	sp, #12
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004ad8:	bf00      	nop
 8004ada:	370c      	adds	r7, #12
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr

08004ae4 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b083      	sub	sp, #12
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004aec:	bf00      	nop
 8004aee:	370c      	adds	r7, #12
 8004af0:	46bd      	mov	sp, r7
 8004af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af6:	4770      	bx	lr

08004af8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004b00:	bf00      	nop
 8004b02:	370c      	adds	r7, #12
 8004b04:	46bd      	mov	sp, r7
 8004b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0a:	4770      	bx	lr

08004b0c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8004b0c:	b590      	push	{r4, r7, lr}
 8004b0e:	b09f      	sub	sp, #124	; 0x7c
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004b16:	2300      	movs	r3, #0
 8004b18:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d101      	bne.n	8004b2a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8004b26:	2302      	movs	r3, #2
 8004b28:	e08f      	b.n	8004c4a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a47      	ldr	r2, [pc, #284]	; (8004c54 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d102      	bne.n	8004b42 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8004b3c:	4b46      	ldr	r3, [pc, #280]	; (8004c58 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004b3e:	60bb      	str	r3, [r7, #8]
 8004b40:	e001      	b.n	8004b46 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8004b42:	2300      	movs	r3, #0
 8004b44:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8004b46:	68bb      	ldr	r3, [r7, #8]
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d10b      	bne.n	8004b64 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b50:	f043 0220 	orr.w	r2, r3, #32
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8004b60:	2301      	movs	r3, #1
 8004b62:	e072      	b.n	8004c4a <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8004b64:	68bb      	ldr	r3, [r7, #8]
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7ff ff8b 	bl	8004a82 <LL_ADC_REG_IsConversionOngoing>
 8004b6c:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	4618      	mov	r0, r3
 8004b74:	f7ff ff85 	bl	8004a82 <LL_ADC_REG_IsConversionOngoing>
 8004b78:	4603      	mov	r3, r0
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d154      	bne.n	8004c28 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8004b7e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d151      	bne.n	8004c28 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8004b84:	4b35      	ldr	r3, [pc, #212]	; (8004c5c <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8004b86:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d02c      	beq.n	8004bea <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8004b90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	6859      	ldr	r1, [r3, #4]
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004ba2:	035b      	lsls	r3, r3, #13
 8004ba4:	430b      	orrs	r3, r1
 8004ba6:	431a      	orrs	r2, r3
 8004ba8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004baa:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bac:	4829      	ldr	r0, [pc, #164]	; (8004c54 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004bae:	f7ff ff55 	bl	8004a5c <LL_ADC_IsEnabled>
 8004bb2:	4604      	mov	r4, r0
 8004bb4:	4828      	ldr	r0, [pc, #160]	; (8004c58 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004bb6:	f7ff ff51 	bl	8004a5c <LL_ADC_IsEnabled>
 8004bba:	4603      	mov	r3, r0
 8004bbc:	431c      	orrs	r4, r3
 8004bbe:	4828      	ldr	r0, [pc, #160]	; (8004c60 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004bc0:	f7ff ff4c 	bl	8004a5c <LL_ADC_IsEnabled>
 8004bc4:	4603      	mov	r3, r0
 8004bc6:	4323      	orrs	r3, r4
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d137      	bne.n	8004c3c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8004bcc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004bd4:	f023 030f 	bic.w	r3, r3, #15
 8004bd8:	683a      	ldr	r2, [r7, #0]
 8004bda:	6811      	ldr	r1, [r2, #0]
 8004bdc:	683a      	ldr	r2, [r7, #0]
 8004bde:	6892      	ldr	r2, [r2, #8]
 8004be0:	430a      	orrs	r2, r1
 8004be2:	431a      	orrs	r2, r3
 8004be4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004be6:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004be8:	e028      	b.n	8004c3c <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8004bea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bec:	689b      	ldr	r3, [r3, #8]
 8004bee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004bf2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004bf4:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004bf6:	4817      	ldr	r0, [pc, #92]	; (8004c54 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8004bf8:	f7ff ff30 	bl	8004a5c <LL_ADC_IsEnabled>
 8004bfc:	4604      	mov	r4, r0
 8004bfe:	4816      	ldr	r0, [pc, #88]	; (8004c58 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8004c00:	f7ff ff2c 	bl	8004a5c <LL_ADC_IsEnabled>
 8004c04:	4603      	mov	r3, r0
 8004c06:	431c      	orrs	r4, r3
 8004c08:	4815      	ldr	r0, [pc, #84]	; (8004c60 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8004c0a:	f7ff ff27 	bl	8004a5c <LL_ADC_IsEnabled>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	4323      	orrs	r3, r4
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d112      	bne.n	8004c3c <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8004c16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8004c1e:	f023 030f 	bic.w	r3, r3, #15
 8004c22:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8004c24:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c26:	e009      	b.n	8004c3c <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c2c:	f043 0220 	orr.w	r2, r3, #32
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8004c3a:	e000      	b.n	8004c3e <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8004c3c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004c46:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	377c      	adds	r7, #124	; 0x7c
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd90      	pop	{r4, r7, pc}
 8004c52:	bf00      	nop
 8004c54:	50040000 	.word	0x50040000
 8004c58:	50040100 	.word	0x50040100
 8004c5c:	50040300 	.word	0x50040300
 8004c60:	50040200 	.word	0x50040200

08004c64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b085      	sub	sp, #20
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	f003 0307 	and.w	r3, r3, #7
 8004c72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c74:	4b0c      	ldr	r3, [pc, #48]	; (8004ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8004c76:	68db      	ldr	r3, [r3, #12]
 8004c78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c7a:	68ba      	ldr	r2, [r7, #8]
 8004c7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c80:	4013      	ands	r3, r2
 8004c82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c88:	68bb      	ldr	r3, [r7, #8]
 8004c8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c96:	4a04      	ldr	r2, [pc, #16]	; (8004ca8 <__NVIC_SetPriorityGrouping+0x44>)
 8004c98:	68bb      	ldr	r3, [r7, #8]
 8004c9a:	60d3      	str	r3, [r2, #12]
}
 8004c9c:	bf00      	nop
 8004c9e:	3714      	adds	r7, #20
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr
 8004ca8:	e000ed00 	.word	0xe000ed00

08004cac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004cac:	b480      	push	{r7}
 8004cae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004cb0:	4b04      	ldr	r3, [pc, #16]	; (8004cc4 <__NVIC_GetPriorityGrouping+0x18>)
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	0a1b      	lsrs	r3, r3, #8
 8004cb6:	f003 0307 	and.w	r3, r3, #7
}
 8004cba:	4618      	mov	r0, r3
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc2:	4770      	bx	lr
 8004cc4:	e000ed00 	.word	0xe000ed00

08004cc8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	4603      	mov	r3, r0
 8004cd0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004cd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	db0b      	blt.n	8004cf2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004cda:	79fb      	ldrb	r3, [r7, #7]
 8004cdc:	f003 021f 	and.w	r2, r3, #31
 8004ce0:	4907      	ldr	r1, [pc, #28]	; (8004d00 <__NVIC_EnableIRQ+0x38>)
 8004ce2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ce6:	095b      	lsrs	r3, r3, #5
 8004ce8:	2001      	movs	r0, #1
 8004cea:	fa00 f202 	lsl.w	r2, r0, r2
 8004cee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004cf2:	bf00      	nop
 8004cf4:	370c      	adds	r7, #12
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfc:	4770      	bx	lr
 8004cfe:	bf00      	nop
 8004d00:	e000e100 	.word	0xe000e100

08004d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d04:	b480      	push	{r7}
 8004d06:	b083      	sub	sp, #12
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	4603      	mov	r3, r0
 8004d0c:	6039      	str	r1, [r7, #0]
 8004d0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	db0a      	blt.n	8004d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	b2da      	uxtb	r2, r3
 8004d1c:	490c      	ldr	r1, [pc, #48]	; (8004d50 <__NVIC_SetPriority+0x4c>)
 8004d1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d22:	0112      	lsls	r2, r2, #4
 8004d24:	b2d2      	uxtb	r2, r2
 8004d26:	440b      	add	r3, r1
 8004d28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004d2c:	e00a      	b.n	8004d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	b2da      	uxtb	r2, r3
 8004d32:	4908      	ldr	r1, [pc, #32]	; (8004d54 <__NVIC_SetPriority+0x50>)
 8004d34:	79fb      	ldrb	r3, [r7, #7]
 8004d36:	f003 030f 	and.w	r3, r3, #15
 8004d3a:	3b04      	subs	r3, #4
 8004d3c:	0112      	lsls	r2, r2, #4
 8004d3e:	b2d2      	uxtb	r2, r2
 8004d40:	440b      	add	r3, r1
 8004d42:	761a      	strb	r2, [r3, #24]
}
 8004d44:	bf00      	nop
 8004d46:	370c      	adds	r7, #12
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d4e:	4770      	bx	lr
 8004d50:	e000e100 	.word	0xe000e100
 8004d54:	e000ed00 	.word	0xe000ed00

08004d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	b089      	sub	sp, #36	; 0x24
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	60f8      	str	r0, [r7, #12]
 8004d60:	60b9      	str	r1, [r7, #8]
 8004d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f003 0307 	and.w	r3, r3, #7
 8004d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	f1c3 0307 	rsb	r3, r3, #7
 8004d72:	2b04      	cmp	r3, #4
 8004d74:	bf28      	it	cs
 8004d76:	2304      	movcs	r3, #4
 8004d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	3304      	adds	r3, #4
 8004d7e:	2b06      	cmp	r3, #6
 8004d80:	d902      	bls.n	8004d88 <NVIC_EncodePriority+0x30>
 8004d82:	69fb      	ldr	r3, [r7, #28]
 8004d84:	3b03      	subs	r3, #3
 8004d86:	e000      	b.n	8004d8a <NVIC_EncodePriority+0x32>
 8004d88:	2300      	movs	r3, #0
 8004d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	fa02 f303 	lsl.w	r3, r2, r3
 8004d96:	43da      	mvns	r2, r3
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	401a      	ands	r2, r3
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004da0:	f04f 31ff 	mov.w	r1, #4294967295
 8004da4:	697b      	ldr	r3, [r7, #20]
 8004da6:	fa01 f303 	lsl.w	r3, r1, r3
 8004daa:	43d9      	mvns	r1, r3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004db0:	4313      	orrs	r3, r2
         );
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3724      	adds	r7, #36	; 0x24
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr
	...

08004dc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	3b01      	subs	r3, #1
 8004dcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004dd0:	d301      	bcc.n	8004dd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e00f      	b.n	8004df6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004dd6:	4a0a      	ldr	r2, [pc, #40]	; (8004e00 <SysTick_Config+0x40>)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004dde:	210f      	movs	r1, #15
 8004de0:	f04f 30ff 	mov.w	r0, #4294967295
 8004de4:	f7ff ff8e 	bl	8004d04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004de8:	4b05      	ldr	r3, [pc, #20]	; (8004e00 <SysTick_Config+0x40>)
 8004dea:	2200      	movs	r2, #0
 8004dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004dee:	4b04      	ldr	r3, [pc, #16]	; (8004e00 <SysTick_Config+0x40>)
 8004df0:	2207      	movs	r2, #7
 8004df2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004df4:	2300      	movs	r3, #0
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3708      	adds	r7, #8
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	e000e010 	.word	0xe000e010

08004e04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b082      	sub	sp, #8
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f7ff ff29 	bl	8004c64 <__NVIC_SetPriorityGrouping>
}
 8004e12:	bf00      	nop
 8004e14:	3708      	adds	r7, #8
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}

08004e1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e1a:	b580      	push	{r7, lr}
 8004e1c:	b086      	sub	sp, #24
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	4603      	mov	r3, r0
 8004e22:	60b9      	str	r1, [r7, #8]
 8004e24:	607a      	str	r2, [r7, #4]
 8004e26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004e28:	2300      	movs	r3, #0
 8004e2a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004e2c:	f7ff ff3e 	bl	8004cac <__NVIC_GetPriorityGrouping>
 8004e30:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	68b9      	ldr	r1, [r7, #8]
 8004e36:	6978      	ldr	r0, [r7, #20]
 8004e38:	f7ff ff8e 	bl	8004d58 <NVIC_EncodePriority>
 8004e3c:	4602      	mov	r2, r0
 8004e3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e42:	4611      	mov	r1, r2
 8004e44:	4618      	mov	r0, r3
 8004e46:	f7ff ff5d 	bl	8004d04 <__NVIC_SetPriority>
}
 8004e4a:	bf00      	nop
 8004e4c:	3718      	adds	r7, #24
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	bd80      	pop	{r7, pc}

08004e52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004e52:	b580      	push	{r7, lr}
 8004e54:	b082      	sub	sp, #8
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	4603      	mov	r3, r0
 8004e5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004e5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7ff ff31 	bl	8004cc8 <__NVIC_EnableIRQ>
}
 8004e66:	bf00      	nop
 8004e68:	3708      	adds	r7, #8
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bd80      	pop	{r7, pc}

08004e6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e6e:	b580      	push	{r7, lr}
 8004e70:	b082      	sub	sp, #8
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e76:	6878      	ldr	r0, [r7, #4]
 8004e78:	f7ff ffa2 	bl	8004dc0 <SysTick_Config>
 8004e7c:	4603      	mov	r3, r0
}
 8004e7e:	4618      	mov	r0, r3
 8004e80:	3708      	adds	r7, #8
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bd80      	pop	{r7, pc}
	...

08004e88 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b087      	sub	sp, #28
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
 8004e90:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004e92:	2300      	movs	r3, #0
 8004e94:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004e96:	e17f      	b.n	8005198 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	2101      	movs	r1, #1
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ea4:	4013      	ands	r3, r2
 8004ea6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	f000 8171 	beq.w	8005192 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	2b02      	cmp	r3, #2
 8004eb6:	d003      	beq.n	8004ec0 <HAL_GPIO_Init+0x38>
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	685b      	ldr	r3, [r3, #4]
 8004ebc:	2b12      	cmp	r3, #18
 8004ebe:	d123      	bne.n	8004f08 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	08da      	lsrs	r2, r3, #3
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	3208      	adds	r2, #8
 8004ec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ecc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	f003 0307 	and.w	r3, r3, #7
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	220f      	movs	r2, #15
 8004ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8004edc:	43db      	mvns	r3, r3
 8004ede:	693a      	ldr	r2, [r7, #16]
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	691a      	ldr	r2, [r3, #16]
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	f003 0307 	and.w	r3, r3, #7
 8004eee:	009b      	lsls	r3, r3, #2
 8004ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ef4:	693a      	ldr	r2, [r7, #16]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004efa:	697b      	ldr	r3, [r7, #20]
 8004efc:	08da      	lsrs	r2, r3, #3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	3208      	adds	r2, #8
 8004f02:	6939      	ldr	r1, [r7, #16]
 8004f04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	005b      	lsls	r3, r3, #1
 8004f12:	2203      	movs	r2, #3
 8004f14:	fa02 f303 	lsl.w	r3, r2, r3
 8004f18:	43db      	mvns	r3, r3
 8004f1a:	693a      	ldr	r2, [r7, #16]
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004f20:	683b      	ldr	r3, [r7, #0]
 8004f22:	685b      	ldr	r3, [r3, #4]
 8004f24:	f003 0203 	and.w	r2, r3, #3
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	005b      	lsls	r3, r3, #1
 8004f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f30:	693a      	ldr	r2, [r7, #16]
 8004f32:	4313      	orrs	r3, r2
 8004f34:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	693a      	ldr	r2, [r7, #16]
 8004f3a:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	685b      	ldr	r3, [r3, #4]
 8004f40:	2b01      	cmp	r3, #1
 8004f42:	d00b      	beq.n	8004f5c <HAL_GPIO_Init+0xd4>
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	2b02      	cmp	r3, #2
 8004f4a:	d007      	beq.n	8004f5c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004f50:	2b11      	cmp	r3, #17
 8004f52:	d003      	beq.n	8004f5c <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	2b12      	cmp	r3, #18
 8004f5a:	d130      	bne.n	8004fbe <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004f62:	697b      	ldr	r3, [r7, #20]
 8004f64:	005b      	lsls	r3, r3, #1
 8004f66:	2203      	movs	r2, #3
 8004f68:	fa02 f303 	lsl.w	r3, r2, r3
 8004f6c:	43db      	mvns	r3, r3
 8004f6e:	693a      	ldr	r2, [r7, #16]
 8004f70:	4013      	ands	r3, r2
 8004f72:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	68da      	ldr	r2, [r3, #12]
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	005b      	lsls	r3, r3, #1
 8004f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f80:	693a      	ldr	r2, [r7, #16]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	693a      	ldr	r2, [r7, #16]
 8004f8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004f92:	2201      	movs	r2, #1
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	fa02 f303 	lsl.w	r3, r2, r3
 8004f9a:	43db      	mvns	r3, r3
 8004f9c:	693a      	ldr	r2, [r7, #16]
 8004f9e:	4013      	ands	r3, r2
 8004fa0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8004fa2:	683b      	ldr	r3, [r7, #0]
 8004fa4:	685b      	ldr	r3, [r3, #4]
 8004fa6:	091b      	lsrs	r3, r3, #4
 8004fa8:	f003 0201 	and.w	r2, r3, #1
 8004fac:	697b      	ldr	r3, [r7, #20]
 8004fae:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb2:	693a      	ldr	r2, [r7, #16]
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	693a      	ldr	r2, [r7, #16]
 8004fbc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f003 0303 	and.w	r3, r3, #3
 8004fc6:	2b03      	cmp	r3, #3
 8004fc8:	d118      	bne.n	8004ffc <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	697b      	ldr	r3, [r7, #20]
 8004fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd8:	43db      	mvns	r3, r3
 8004fda:	693a      	ldr	r2, [r7, #16]
 8004fdc:	4013      	ands	r3, r2
 8004fde:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8004fe0:	683b      	ldr	r3, [r7, #0]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	08db      	lsrs	r3, r3, #3
 8004fe6:	f003 0201 	and.w	r2, r3, #1
 8004fea:	697b      	ldr	r3, [r7, #20]
 8004fec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff0:	693a      	ldr	r2, [r7, #16]
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	693a      	ldr	r2, [r7, #16]
 8004ffa:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	68db      	ldr	r3, [r3, #12]
 8005000:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005002:	697b      	ldr	r3, [r7, #20]
 8005004:	005b      	lsls	r3, r3, #1
 8005006:	2203      	movs	r2, #3
 8005008:	fa02 f303 	lsl.w	r3, r2, r3
 800500c:	43db      	mvns	r3, r3
 800500e:	693a      	ldr	r2, [r7, #16]
 8005010:	4013      	ands	r3, r2
 8005012:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	689a      	ldr	r2, [r3, #8]
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	005b      	lsls	r3, r3, #1
 800501c:	fa02 f303 	lsl.w	r3, r2, r3
 8005020:	693a      	ldr	r2, [r7, #16]
 8005022:	4313      	orrs	r3, r2
 8005024:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	693a      	ldr	r2, [r7, #16]
 800502a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800502c:	683b      	ldr	r3, [r7, #0]
 800502e:	685b      	ldr	r3, [r3, #4]
 8005030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005034:	2b00      	cmp	r3, #0
 8005036:	f000 80ac 	beq.w	8005192 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800503a:	4b5e      	ldr	r3, [pc, #376]	; (80051b4 <HAL_GPIO_Init+0x32c>)
 800503c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800503e:	4a5d      	ldr	r2, [pc, #372]	; (80051b4 <HAL_GPIO_Init+0x32c>)
 8005040:	f043 0301 	orr.w	r3, r3, #1
 8005044:	6613      	str	r3, [r2, #96]	; 0x60
 8005046:	4b5b      	ldr	r3, [pc, #364]	; (80051b4 <HAL_GPIO_Init+0x32c>)
 8005048:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800504a:	f003 0301 	and.w	r3, r3, #1
 800504e:	60bb      	str	r3, [r7, #8]
 8005050:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005052:	4a59      	ldr	r2, [pc, #356]	; (80051b8 <HAL_GPIO_Init+0x330>)
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	089b      	lsrs	r3, r3, #2
 8005058:	3302      	adds	r3, #2
 800505a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800505e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	f003 0303 	and.w	r3, r3, #3
 8005066:	009b      	lsls	r3, r3, #2
 8005068:	220f      	movs	r2, #15
 800506a:	fa02 f303 	lsl.w	r3, r2, r3
 800506e:	43db      	mvns	r3, r3
 8005070:	693a      	ldr	r2, [r7, #16]
 8005072:	4013      	ands	r3, r2
 8005074:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800507c:	d025      	beq.n	80050ca <HAL_GPIO_Init+0x242>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	4a4e      	ldr	r2, [pc, #312]	; (80051bc <HAL_GPIO_Init+0x334>)
 8005082:	4293      	cmp	r3, r2
 8005084:	d01f      	beq.n	80050c6 <HAL_GPIO_Init+0x23e>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	4a4d      	ldr	r2, [pc, #308]	; (80051c0 <HAL_GPIO_Init+0x338>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d019      	beq.n	80050c2 <HAL_GPIO_Init+0x23a>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	4a4c      	ldr	r2, [pc, #304]	; (80051c4 <HAL_GPIO_Init+0x33c>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d013      	beq.n	80050be <HAL_GPIO_Init+0x236>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	4a4b      	ldr	r2, [pc, #300]	; (80051c8 <HAL_GPIO_Init+0x340>)
 800509a:	4293      	cmp	r3, r2
 800509c:	d00d      	beq.n	80050ba <HAL_GPIO_Init+0x232>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	4a4a      	ldr	r2, [pc, #296]	; (80051cc <HAL_GPIO_Init+0x344>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d007      	beq.n	80050b6 <HAL_GPIO_Init+0x22e>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	4a49      	ldr	r2, [pc, #292]	; (80051d0 <HAL_GPIO_Init+0x348>)
 80050aa:	4293      	cmp	r3, r2
 80050ac:	d101      	bne.n	80050b2 <HAL_GPIO_Init+0x22a>
 80050ae:	2306      	movs	r3, #6
 80050b0:	e00c      	b.n	80050cc <HAL_GPIO_Init+0x244>
 80050b2:	2307      	movs	r3, #7
 80050b4:	e00a      	b.n	80050cc <HAL_GPIO_Init+0x244>
 80050b6:	2305      	movs	r3, #5
 80050b8:	e008      	b.n	80050cc <HAL_GPIO_Init+0x244>
 80050ba:	2304      	movs	r3, #4
 80050bc:	e006      	b.n	80050cc <HAL_GPIO_Init+0x244>
 80050be:	2303      	movs	r3, #3
 80050c0:	e004      	b.n	80050cc <HAL_GPIO_Init+0x244>
 80050c2:	2302      	movs	r3, #2
 80050c4:	e002      	b.n	80050cc <HAL_GPIO_Init+0x244>
 80050c6:	2301      	movs	r3, #1
 80050c8:	e000      	b.n	80050cc <HAL_GPIO_Init+0x244>
 80050ca:	2300      	movs	r3, #0
 80050cc:	697a      	ldr	r2, [r7, #20]
 80050ce:	f002 0203 	and.w	r2, r2, #3
 80050d2:	0092      	lsls	r2, r2, #2
 80050d4:	4093      	lsls	r3, r2
 80050d6:	693a      	ldr	r2, [r7, #16]
 80050d8:	4313      	orrs	r3, r2
 80050da:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80050dc:	4936      	ldr	r1, [pc, #216]	; (80051b8 <HAL_GPIO_Init+0x330>)
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	089b      	lsrs	r3, r3, #2
 80050e2:	3302      	adds	r3, #2
 80050e4:	693a      	ldr	r2, [r7, #16]
 80050e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80050ea:	4b3a      	ldr	r3, [pc, #232]	; (80051d4 <HAL_GPIO_Init+0x34c>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	43db      	mvns	r3, r3
 80050f4:	693a      	ldr	r2, [r7, #16]
 80050f6:	4013      	ands	r3, r2
 80050f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	685b      	ldr	r3, [r3, #4]
 80050fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005102:	2b00      	cmp	r3, #0
 8005104:	d003      	beq.n	800510e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8005106:	693a      	ldr	r2, [r7, #16]
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	4313      	orrs	r3, r2
 800510c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800510e:	4a31      	ldr	r2, [pc, #196]	; (80051d4 <HAL_GPIO_Init+0x34c>)
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8005114:	4b2f      	ldr	r3, [pc, #188]	; (80051d4 <HAL_GPIO_Init+0x34c>)
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	43db      	mvns	r3, r3
 800511e:	693a      	ldr	r2, [r7, #16]
 8005120:	4013      	ands	r3, r2
 8005122:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800512c:	2b00      	cmp	r3, #0
 800512e:	d003      	beq.n	8005138 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8005130:	693a      	ldr	r2, [r7, #16]
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	4313      	orrs	r3, r2
 8005136:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005138:	4a26      	ldr	r2, [pc, #152]	; (80051d4 <HAL_GPIO_Init+0x34c>)
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800513e:	4b25      	ldr	r3, [pc, #148]	; (80051d4 <HAL_GPIO_Init+0x34c>)
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	43db      	mvns	r3, r3
 8005148:	693a      	ldr	r2, [r7, #16]
 800514a:	4013      	ands	r3, r2
 800514c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800514e:	683b      	ldr	r3, [r7, #0]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005156:	2b00      	cmp	r3, #0
 8005158:	d003      	beq.n	8005162 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	4313      	orrs	r3, r2
 8005160:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005162:	4a1c      	ldr	r2, [pc, #112]	; (80051d4 <HAL_GPIO_Init+0x34c>)
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005168:	4b1a      	ldr	r3, [pc, #104]	; (80051d4 <HAL_GPIO_Init+0x34c>)
 800516a:	68db      	ldr	r3, [r3, #12]
 800516c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	43db      	mvns	r3, r3
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	4013      	ands	r3, r2
 8005176:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005180:	2b00      	cmp	r3, #0
 8005182:	d003      	beq.n	800518c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8005184:	693a      	ldr	r2, [r7, #16]
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	4313      	orrs	r3, r2
 800518a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800518c:	4a11      	ldr	r2, [pc, #68]	; (80051d4 <HAL_GPIO_Init+0x34c>)
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005192:	697b      	ldr	r3, [r7, #20]
 8005194:	3301      	adds	r3, #1
 8005196:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	681a      	ldr	r2, [r3, #0]
 800519c:	697b      	ldr	r3, [r7, #20]
 800519e:	fa22 f303 	lsr.w	r3, r2, r3
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	f47f ae78 	bne.w	8004e98 <HAL_GPIO_Init+0x10>
  }
}
 80051a8:	bf00      	nop
 80051aa:	371c      	adds	r7, #28
 80051ac:	46bd      	mov	sp, r7
 80051ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b2:	4770      	bx	lr
 80051b4:	40021000 	.word	0x40021000
 80051b8:	40010000 	.word	0x40010000
 80051bc:	48000400 	.word	0x48000400
 80051c0:	48000800 	.word	0x48000800
 80051c4:	48000c00 	.word	0x48000c00
 80051c8:	48001000 	.word	0x48001000
 80051cc:	48001400 	.word	0x48001400
 80051d0:	48001800 	.word	0x48001800
 80051d4:	40010400 	.word	0x40010400

080051d8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80051d8:	b480      	push	{r7}
 80051da:	b085      	sub	sp, #20
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
 80051e0:	460b      	mov	r3, r1
 80051e2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	691a      	ldr	r2, [r3, #16]
 80051e8:	887b      	ldrh	r3, [r7, #2]
 80051ea:	4013      	ands	r3, r2
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d002      	beq.n	80051f6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80051f0:	2301      	movs	r3, #1
 80051f2:	73fb      	strb	r3, [r7, #15]
 80051f4:	e001      	b.n	80051fa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80051f6:	2300      	movs	r3, #0
 80051f8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80051fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3714      	adds	r7, #20
 8005200:	46bd      	mov	sp, r7
 8005202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005206:	4770      	bx	lr

08005208 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005208:	b480      	push	{r7}
 800520a:	b083      	sub	sp, #12
 800520c:	af00      	add	r7, sp, #0
 800520e:	6078      	str	r0, [r7, #4]
 8005210:	460b      	mov	r3, r1
 8005212:	807b      	strh	r3, [r7, #2]
 8005214:	4613      	mov	r3, r2
 8005216:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005218:	787b      	ldrb	r3, [r7, #1]
 800521a:	2b00      	cmp	r3, #0
 800521c:	d003      	beq.n	8005226 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800521e:	887a      	ldrh	r2, [r7, #2]
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005224:	e002      	b.n	800522c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005226:	887a      	ldrh	r2, [r7, #2]
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800522c:	bf00      	nop
 800522e:	370c      	adds	r7, #12
 8005230:	46bd      	mov	sp, r7
 8005232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005236:	4770      	bx	lr

08005238 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	460b      	mov	r3, r1
 8005242:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	695a      	ldr	r2, [r3, #20]
 8005248:	887b      	ldrh	r3, [r7, #2]
 800524a:	4013      	ands	r3, r2
 800524c:	2b00      	cmp	r3, #0
 800524e:	d003      	beq.n	8005258 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005250:	887a      	ldrh	r2, [r7, #2]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8005256:	e002      	b.n	800525e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005258:	887a      	ldrh	r2, [r7, #2]
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	619a      	str	r2, [r3, #24]
}
 800525e:	bf00      	nop
 8005260:	370c      	adds	r7, #12
 8005262:	46bd      	mov	sp, r7
 8005264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005268:	4770      	bx	lr

0800526a <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800526a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800526c:	b08f      	sub	sp, #60	; 0x3c
 800526e:	af0a      	add	r7, sp, #40	; 0x28
 8005270:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d101      	bne.n	800527c <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8005278:	2301      	movs	r3, #1
 800527a:	e054      	b.n	8005326 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	f893 32b9 	ldrb.w	r3, [r3, #697]	; 0x2b9
 8005288:	b2db      	uxtb	r3, r3
 800528a:	2b00      	cmp	r3, #0
 800528c:	d106      	bne.n	800529c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f006 ff16 	bl	800c0c8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2203      	movs	r2, #3
 80052a0:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d102      	bne.n	80052b6 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	4618      	mov	r0, r3
 80052bc:	f005 f8aa 	bl	800a414 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	603b      	str	r3, [r7, #0]
 80052c6:	687e      	ldr	r6, [r7, #4]
 80052c8:	466d      	mov	r5, sp
 80052ca:	f106 0410 	add.w	r4, r6, #16
 80052ce:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052d2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052d4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052d6:	e894 0003 	ldmia.w	r4, {r0, r1}
 80052da:	e885 0003 	stmia.w	r5, {r0, r1}
 80052de:	1d33      	adds	r3, r6, #4
 80052e0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80052e2:	6838      	ldr	r0, [r7, #0]
 80052e4:	f005 f833 	bl	800a34e <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	2101      	movs	r1, #1
 80052ee:	4618      	mov	r0, r3
 80052f0:	f005 f8a1 	bl	800a436 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	603b      	str	r3, [r7, #0]
 80052fa:	687e      	ldr	r6, [r7, #4]
 80052fc:	466d      	mov	r5, sp
 80052fe:	f106 0410 	add.w	r4, r6, #16
 8005302:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005304:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005306:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005308:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800530a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800530e:	e885 0003 	stmia.w	r5, {r0, r1}
 8005312:	1d33      	adds	r3, r6, #4
 8005314:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005316:	6838      	ldr	r0, [r7, #0]
 8005318:	f005 f9b0 	bl	800a67c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 22b9 	strb.w	r2, [r3, #697]	; 0x2b9

  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	3714      	adds	r7, #20
 800532a:	46bd      	mov	sp, r7
 800532c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800532e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800532e:	b590      	push	{r4, r7, lr}
 8005330:	b089      	sub	sp, #36	; 0x24
 8005332:	af04      	add	r7, sp, #16
 8005334:	6078      	str	r0, [r7, #4]
 8005336:	4608      	mov	r0, r1
 8005338:	4611      	mov	r1, r2
 800533a:	461a      	mov	r2, r3
 800533c:	4603      	mov	r3, r0
 800533e:	70fb      	strb	r3, [r7, #3]
 8005340:	460b      	mov	r3, r1
 8005342:	70bb      	strb	r3, [r7, #2]
 8005344:	4613      	mov	r3, r2
 8005346:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 800534e:	2b01      	cmp	r3, #1
 8005350:	d101      	bne.n	8005356 <HAL_HCD_HC_Init+0x28>
 8005352:	2302      	movs	r3, #2
 8005354:	e07f      	b.n	8005456 <HAL_HCD_HC_Init+0x128>
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  hhcd->hc[ch_num].do_ping = 0U;
 800535e:	78fa      	ldrb	r2, [r7, #3]
 8005360:	6879      	ldr	r1, [r7, #4]
 8005362:	4613      	mov	r3, r2
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	4413      	add	r3, r2
 8005368:	00db      	lsls	r3, r3, #3
 800536a:	440b      	add	r3, r1
 800536c:	333d      	adds	r3, #61	; 0x3d
 800536e:	2200      	movs	r2, #0
 8005370:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8005372:	78fa      	ldrb	r2, [r7, #3]
 8005374:	6879      	ldr	r1, [r7, #4]
 8005376:	4613      	mov	r3, r2
 8005378:	009b      	lsls	r3, r3, #2
 800537a:	4413      	add	r3, r2
 800537c:	00db      	lsls	r3, r3, #3
 800537e:	440b      	add	r3, r1
 8005380:	3338      	adds	r3, #56	; 0x38
 8005382:	787a      	ldrb	r2, [r7, #1]
 8005384:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 8005386:	78fa      	ldrb	r2, [r7, #3]
 8005388:	6879      	ldr	r1, [r7, #4]
 800538a:	4613      	mov	r3, r2
 800538c:	009b      	lsls	r3, r3, #2
 800538e:	4413      	add	r3, r2
 8005390:	00db      	lsls	r3, r3, #3
 8005392:	440b      	add	r3, r1
 8005394:	3340      	adds	r3, #64	; 0x40
 8005396:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8005398:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 800539a:	78fa      	ldrb	r2, [r7, #3]
 800539c:	6879      	ldr	r1, [r7, #4]
 800539e:	4613      	mov	r3, r2
 80053a0:	009b      	lsls	r3, r3, #2
 80053a2:	4413      	add	r3, r2
 80053a4:	00db      	lsls	r3, r3, #3
 80053a6:	440b      	add	r3, r1
 80053a8:	3339      	adds	r3, #57	; 0x39
 80053aa:	78fa      	ldrb	r2, [r7, #3]
 80053ac:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80053ae:	78fa      	ldrb	r2, [r7, #3]
 80053b0:	6879      	ldr	r1, [r7, #4]
 80053b2:	4613      	mov	r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	4413      	add	r3, r2
 80053b8:	00db      	lsls	r3, r3, #3
 80053ba:	440b      	add	r3, r1
 80053bc:	333f      	adds	r3, #63	; 0x3f
 80053be:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 80053c2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80053c4:	78fa      	ldrb	r2, [r7, #3]
 80053c6:	78bb      	ldrb	r3, [r7, #2]
 80053c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80053cc:	b2d8      	uxtb	r0, r3
 80053ce:	6879      	ldr	r1, [r7, #4]
 80053d0:	4613      	mov	r3, r2
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	4413      	add	r3, r2
 80053d6:	00db      	lsls	r3, r3, #3
 80053d8:	440b      	add	r3, r1
 80053da:	333a      	adds	r3, #58	; 0x3a
 80053dc:	4602      	mov	r2, r0
 80053de:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 80053e0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	da0a      	bge.n	80053fe <HAL_HCD_HC_Init+0xd0>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 80053e8:	78fa      	ldrb	r2, [r7, #3]
 80053ea:	6879      	ldr	r1, [r7, #4]
 80053ec:	4613      	mov	r3, r2
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	4413      	add	r3, r2
 80053f2:	00db      	lsls	r3, r3, #3
 80053f4:	440b      	add	r3, r1
 80053f6:	333b      	adds	r3, #59	; 0x3b
 80053f8:	2201      	movs	r2, #1
 80053fa:	701a      	strb	r2, [r3, #0]
 80053fc:	e009      	b.n	8005412 <HAL_HCD_HC_Init+0xe4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 80053fe:	78fa      	ldrb	r2, [r7, #3]
 8005400:	6879      	ldr	r1, [r7, #4]
 8005402:	4613      	mov	r3, r2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	4413      	add	r3, r2
 8005408:	00db      	lsls	r3, r3, #3
 800540a:	440b      	add	r3, r1
 800540c:	333b      	adds	r3, #59	; 0x3b
 800540e:	2200      	movs	r2, #0
 8005410:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8005412:	78fa      	ldrb	r2, [r7, #3]
 8005414:	6879      	ldr	r1, [r7, #4]
 8005416:	4613      	mov	r3, r2
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	4413      	add	r3, r2
 800541c:	00db      	lsls	r3, r3, #3
 800541e:	440b      	add	r3, r1
 8005420:	333c      	adds	r3, #60	; 0x3c
 8005422:	f897 2020 	ldrb.w	r2, [r7, #32]
 8005426:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6818      	ldr	r0, [r3, #0]
 800542c:	787c      	ldrb	r4, [r7, #1]
 800542e:	78ba      	ldrb	r2, [r7, #2]
 8005430:	78f9      	ldrb	r1, [r7, #3]
 8005432:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8005434:	9302      	str	r3, [sp, #8]
 8005436:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800543a:	9301      	str	r3, [sp, #4]
 800543c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8005440:	9300      	str	r3, [sp, #0]
 8005442:	4623      	mov	r3, r4
 8005444:	f005 fa1c 	bl	800a880 <USB_HC_Init>
 8005448:	4603      	mov	r3, r0
 800544a:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 8005454:	7bfb      	ldrb	r3, [r7, #15]
}
 8005456:	4618      	mov	r0, r3
 8005458:	3714      	adds	r7, #20
 800545a:	46bd      	mov	sp, r7
 800545c:	bd90      	pop	{r4, r7, pc}

0800545e <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800545e:	b580      	push	{r7, lr}
 8005460:	b084      	sub	sp, #16
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
 8005466:	460b      	mov	r3, r1
 8005468:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800546a:	2300      	movs	r3, #0
 800546c:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005474:	2b01      	cmp	r3, #1
 8005476:	d101      	bne.n	800547c <HAL_HCD_HC_Halt+0x1e>
 8005478:	2302      	movs	r3, #2
 800547a:	e00f      	b.n	800549c <HAL_HCD_HC_Halt+0x3e>
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	78fa      	ldrb	r2, [r7, #3]
 800548a:	4611      	mov	r1, r2
 800548c:	4618      	mov	r0, r3
 800548e:	f005 fbfa 	bl	800ac86 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	2200      	movs	r2, #0
 8005496:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8

  return status;
 800549a:	7bfb      	ldrb	r3, [r7, #15]
}
 800549c:	4618      	mov	r0, r3
 800549e:	3710      	adds	r7, #16
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b082      	sub	sp, #8
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	4608      	mov	r0, r1
 80054ae:	4611      	mov	r1, r2
 80054b0:	461a      	mov	r2, r3
 80054b2:	4603      	mov	r3, r0
 80054b4:	70fb      	strb	r3, [r7, #3]
 80054b6:	460b      	mov	r3, r1
 80054b8:	70bb      	strb	r3, [r7, #2]
 80054ba:	4613      	mov	r3, r2
 80054bc:	707b      	strb	r3, [r7, #1]
  UNUSED(do_ping);

  hhcd->hc[ch_num].ep_is_in = direction;
 80054be:	78fa      	ldrb	r2, [r7, #3]
 80054c0:	6879      	ldr	r1, [r7, #4]
 80054c2:	4613      	mov	r3, r2
 80054c4:	009b      	lsls	r3, r3, #2
 80054c6:	4413      	add	r3, r2
 80054c8:	00db      	lsls	r3, r3, #3
 80054ca:	440b      	add	r3, r1
 80054cc:	333b      	adds	r3, #59	; 0x3b
 80054ce:	78ba      	ldrb	r2, [r7, #2]
 80054d0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 80054d2:	78fa      	ldrb	r2, [r7, #3]
 80054d4:	6879      	ldr	r1, [r7, #4]
 80054d6:	4613      	mov	r3, r2
 80054d8:	009b      	lsls	r3, r3, #2
 80054da:	4413      	add	r3, r2
 80054dc:	00db      	lsls	r3, r3, #3
 80054de:	440b      	add	r3, r1
 80054e0:	333f      	adds	r3, #63	; 0x3f
 80054e2:	787a      	ldrb	r2, [r7, #1]
 80054e4:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 80054e6:	7c3b      	ldrb	r3, [r7, #16]
 80054e8:	2b00      	cmp	r3, #0
 80054ea:	d10a      	bne.n	8005502 <HAL_HCD_HC_SubmitRequest+0x5e>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 80054ec:	78fa      	ldrb	r2, [r7, #3]
 80054ee:	6879      	ldr	r1, [r7, #4]
 80054f0:	4613      	mov	r3, r2
 80054f2:	009b      	lsls	r3, r3, #2
 80054f4:	4413      	add	r3, r2
 80054f6:	00db      	lsls	r3, r3, #3
 80054f8:	440b      	add	r3, r1
 80054fa:	3342      	adds	r3, #66	; 0x42
 80054fc:	2203      	movs	r2, #3
 80054fe:	701a      	strb	r2, [r3, #0]
 8005500:	e009      	b.n	8005516 <HAL_HCD_HC_SubmitRequest+0x72>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005502:	78fa      	ldrb	r2, [r7, #3]
 8005504:	6879      	ldr	r1, [r7, #4]
 8005506:	4613      	mov	r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	4413      	add	r3, r2
 800550c:	00db      	lsls	r3, r3, #3
 800550e:	440b      	add	r3, r1
 8005510:	3342      	adds	r3, #66	; 0x42
 8005512:	2202      	movs	r2, #2
 8005514:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8005516:	787b      	ldrb	r3, [r7, #1]
 8005518:	2b03      	cmp	r3, #3
 800551a:	f200 80d6 	bhi.w	80056ca <HAL_HCD_HC_SubmitRequest+0x226>
 800551e:	a201      	add	r2, pc, #4	; (adr r2, 8005524 <HAL_HCD_HC_SubmitRequest+0x80>)
 8005520:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005524:	08005535 	.word	0x08005535
 8005528:	080056b5 	.word	0x080056b5
 800552c:	080055a1 	.word	0x080055a1
 8005530:	0800562b 	.word	0x0800562b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8005534:	7c3b      	ldrb	r3, [r7, #16]
 8005536:	2b01      	cmp	r3, #1
 8005538:	f040 80c9 	bne.w	80056ce <HAL_HCD_HC_SubmitRequest+0x22a>
 800553c:	78bb      	ldrb	r3, [r7, #2]
 800553e:	2b00      	cmp	r3, #0
 8005540:	f040 80c5 	bne.w	80056ce <HAL_HCD_HC_SubmitRequest+0x22a>
      {
        if (length == 0U)
 8005544:	8b3b      	ldrh	r3, [r7, #24]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d109      	bne.n	800555e <HAL_HCD_HC_SubmitRequest+0xba>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 800554a:	78fa      	ldrb	r2, [r7, #3]
 800554c:	6879      	ldr	r1, [r7, #4]
 800554e:	4613      	mov	r3, r2
 8005550:	009b      	lsls	r3, r3, #2
 8005552:	4413      	add	r3, r2
 8005554:	00db      	lsls	r3, r3, #3
 8005556:	440b      	add	r3, r1
 8005558:	3351      	adds	r3, #81	; 0x51
 800555a:	2201      	movs	r2, #1
 800555c:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 800555e:	78fa      	ldrb	r2, [r7, #3]
 8005560:	6879      	ldr	r1, [r7, #4]
 8005562:	4613      	mov	r3, r2
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	4413      	add	r3, r2
 8005568:	00db      	lsls	r3, r3, #3
 800556a:	440b      	add	r3, r1
 800556c:	3351      	adds	r3, #81	; 0x51
 800556e:	781b      	ldrb	r3, [r3, #0]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d10a      	bne.n	800558a <HAL_HCD_HC_SubmitRequest+0xe6>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005574:	78fa      	ldrb	r2, [r7, #3]
 8005576:	6879      	ldr	r1, [r7, #4]
 8005578:	4613      	mov	r3, r2
 800557a:	009b      	lsls	r3, r3, #2
 800557c:	4413      	add	r3, r2
 800557e:	00db      	lsls	r3, r3, #3
 8005580:	440b      	add	r3, r1
 8005582:	3342      	adds	r3, #66	; 0x42
 8005584:	2200      	movs	r2, #0
 8005586:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8005588:	e0a1      	b.n	80056ce <HAL_HCD_HC_SubmitRequest+0x22a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800558a:	78fa      	ldrb	r2, [r7, #3]
 800558c:	6879      	ldr	r1, [r7, #4]
 800558e:	4613      	mov	r3, r2
 8005590:	009b      	lsls	r3, r3, #2
 8005592:	4413      	add	r3, r2
 8005594:	00db      	lsls	r3, r3, #3
 8005596:	440b      	add	r3, r1
 8005598:	3342      	adds	r3, #66	; 0x42
 800559a:	2202      	movs	r2, #2
 800559c:	701a      	strb	r2, [r3, #0]
      break;
 800559e:	e096      	b.n	80056ce <HAL_HCD_HC_SubmitRequest+0x22a>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80055a0:	78bb      	ldrb	r3, [r7, #2]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d120      	bne.n	80055e8 <HAL_HCD_HC_SubmitRequest+0x144>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80055a6:	78fa      	ldrb	r2, [r7, #3]
 80055a8:	6879      	ldr	r1, [r7, #4]
 80055aa:	4613      	mov	r3, r2
 80055ac:	009b      	lsls	r3, r3, #2
 80055ae:	4413      	add	r3, r2
 80055b0:	00db      	lsls	r3, r3, #3
 80055b2:	440b      	add	r3, r1
 80055b4:	3351      	adds	r3, #81	; 0x51
 80055b6:	781b      	ldrb	r3, [r3, #0]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d10a      	bne.n	80055d2 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80055bc:	78fa      	ldrb	r2, [r7, #3]
 80055be:	6879      	ldr	r1, [r7, #4]
 80055c0:	4613      	mov	r3, r2
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	4413      	add	r3, r2
 80055c6:	00db      	lsls	r3, r3, #3
 80055c8:	440b      	add	r3, r1
 80055ca:	3342      	adds	r3, #66	; 0x42
 80055cc:	2200      	movs	r2, #0
 80055ce:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80055d0:	e07e      	b.n	80056d0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80055d2:	78fa      	ldrb	r2, [r7, #3]
 80055d4:	6879      	ldr	r1, [r7, #4]
 80055d6:	4613      	mov	r3, r2
 80055d8:	009b      	lsls	r3, r3, #2
 80055da:	4413      	add	r3, r2
 80055dc:	00db      	lsls	r3, r3, #3
 80055de:	440b      	add	r3, r1
 80055e0:	3342      	adds	r3, #66	; 0x42
 80055e2:	2202      	movs	r2, #2
 80055e4:	701a      	strb	r2, [r3, #0]
      break;
 80055e6:	e073      	b.n	80056d0 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80055e8:	78fa      	ldrb	r2, [r7, #3]
 80055ea:	6879      	ldr	r1, [r7, #4]
 80055ec:	4613      	mov	r3, r2
 80055ee:	009b      	lsls	r3, r3, #2
 80055f0:	4413      	add	r3, r2
 80055f2:	00db      	lsls	r3, r3, #3
 80055f4:	440b      	add	r3, r1
 80055f6:	3350      	adds	r3, #80	; 0x50
 80055f8:	781b      	ldrb	r3, [r3, #0]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10a      	bne.n	8005614 <HAL_HCD_HC_SubmitRequest+0x170>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80055fe:	78fa      	ldrb	r2, [r7, #3]
 8005600:	6879      	ldr	r1, [r7, #4]
 8005602:	4613      	mov	r3, r2
 8005604:	009b      	lsls	r3, r3, #2
 8005606:	4413      	add	r3, r2
 8005608:	00db      	lsls	r3, r3, #3
 800560a:	440b      	add	r3, r1
 800560c:	3342      	adds	r3, #66	; 0x42
 800560e:	2200      	movs	r2, #0
 8005610:	701a      	strb	r2, [r3, #0]
      break;
 8005612:	e05d      	b.n	80056d0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8005614:	78fa      	ldrb	r2, [r7, #3]
 8005616:	6879      	ldr	r1, [r7, #4]
 8005618:	4613      	mov	r3, r2
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	4413      	add	r3, r2
 800561e:	00db      	lsls	r3, r3, #3
 8005620:	440b      	add	r3, r1
 8005622:	3342      	adds	r3, #66	; 0x42
 8005624:	2202      	movs	r2, #2
 8005626:	701a      	strb	r2, [r3, #0]
      break;
 8005628:	e052      	b.n	80056d0 <HAL_HCD_HC_SubmitRequest+0x22c>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800562a:	78bb      	ldrb	r3, [r7, #2]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d120      	bne.n	8005672 <HAL_HCD_HC_SubmitRequest+0x1ce>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8005630:	78fa      	ldrb	r2, [r7, #3]
 8005632:	6879      	ldr	r1, [r7, #4]
 8005634:	4613      	mov	r3, r2
 8005636:	009b      	lsls	r3, r3, #2
 8005638:	4413      	add	r3, r2
 800563a:	00db      	lsls	r3, r3, #3
 800563c:	440b      	add	r3, r1
 800563e:	3351      	adds	r3, #81	; 0x51
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d10a      	bne.n	800565c <HAL_HCD_HC_SubmitRequest+0x1b8>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005646:	78fa      	ldrb	r2, [r7, #3]
 8005648:	6879      	ldr	r1, [r7, #4]
 800564a:	4613      	mov	r3, r2
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	4413      	add	r3, r2
 8005650:	00db      	lsls	r3, r3, #3
 8005652:	440b      	add	r3, r1
 8005654:	3342      	adds	r3, #66	; 0x42
 8005656:	2200      	movs	r2, #0
 8005658:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800565a:	e039      	b.n	80056d0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800565c:	78fa      	ldrb	r2, [r7, #3]
 800565e:	6879      	ldr	r1, [r7, #4]
 8005660:	4613      	mov	r3, r2
 8005662:	009b      	lsls	r3, r3, #2
 8005664:	4413      	add	r3, r2
 8005666:	00db      	lsls	r3, r3, #3
 8005668:	440b      	add	r3, r1
 800566a:	3342      	adds	r3, #66	; 0x42
 800566c:	2202      	movs	r2, #2
 800566e:	701a      	strb	r2, [r3, #0]
      break;
 8005670:	e02e      	b.n	80056d0 <HAL_HCD_HC_SubmitRequest+0x22c>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8005672:	78fa      	ldrb	r2, [r7, #3]
 8005674:	6879      	ldr	r1, [r7, #4]
 8005676:	4613      	mov	r3, r2
 8005678:	009b      	lsls	r3, r3, #2
 800567a:	4413      	add	r3, r2
 800567c:	00db      	lsls	r3, r3, #3
 800567e:	440b      	add	r3, r1
 8005680:	3350      	adds	r3, #80	; 0x50
 8005682:	781b      	ldrb	r3, [r3, #0]
 8005684:	2b00      	cmp	r3, #0
 8005686:	d10a      	bne.n	800569e <HAL_HCD_HC_SubmitRequest+0x1fa>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8005688:	78fa      	ldrb	r2, [r7, #3]
 800568a:	6879      	ldr	r1, [r7, #4]
 800568c:	4613      	mov	r3, r2
 800568e:	009b      	lsls	r3, r3, #2
 8005690:	4413      	add	r3, r2
 8005692:	00db      	lsls	r3, r3, #3
 8005694:	440b      	add	r3, r1
 8005696:	3342      	adds	r3, #66	; 0x42
 8005698:	2200      	movs	r2, #0
 800569a:	701a      	strb	r2, [r3, #0]
      break;
 800569c:	e018      	b.n	80056d0 <HAL_HCD_HC_SubmitRequest+0x22c>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800569e:	78fa      	ldrb	r2, [r7, #3]
 80056a0:	6879      	ldr	r1, [r7, #4]
 80056a2:	4613      	mov	r3, r2
 80056a4:	009b      	lsls	r3, r3, #2
 80056a6:	4413      	add	r3, r2
 80056a8:	00db      	lsls	r3, r3, #3
 80056aa:	440b      	add	r3, r1
 80056ac:	3342      	adds	r3, #66	; 0x42
 80056ae:	2202      	movs	r2, #2
 80056b0:	701a      	strb	r2, [r3, #0]
      break;
 80056b2:	e00d      	b.n	80056d0 <HAL_HCD_HC_SubmitRequest+0x22c>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80056b4:	78fa      	ldrb	r2, [r7, #3]
 80056b6:	6879      	ldr	r1, [r7, #4]
 80056b8:	4613      	mov	r3, r2
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	4413      	add	r3, r2
 80056be:	00db      	lsls	r3, r3, #3
 80056c0:	440b      	add	r3, r1
 80056c2:	3342      	adds	r3, #66	; 0x42
 80056c4:	2200      	movs	r2, #0
 80056c6:	701a      	strb	r2, [r3, #0]
      break;
 80056c8:	e002      	b.n	80056d0 <HAL_HCD_HC_SubmitRequest+0x22c>

    default:
      break;
 80056ca:	bf00      	nop
 80056cc:	e000      	b.n	80056d0 <HAL_HCD_HC_SubmitRequest+0x22c>
      break;
 80056ce:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80056d0:	78fa      	ldrb	r2, [r7, #3]
 80056d2:	6879      	ldr	r1, [r7, #4]
 80056d4:	4613      	mov	r3, r2
 80056d6:	009b      	lsls	r3, r3, #2
 80056d8:	4413      	add	r3, r2
 80056da:	00db      	lsls	r3, r3, #3
 80056dc:	440b      	add	r3, r1
 80056de:	3344      	adds	r3, #68	; 0x44
 80056e0:	697a      	ldr	r2, [r7, #20]
 80056e2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80056e4:	78fa      	ldrb	r2, [r7, #3]
 80056e6:	8b39      	ldrh	r1, [r7, #24]
 80056e8:	6878      	ldr	r0, [r7, #4]
 80056ea:	4613      	mov	r3, r2
 80056ec:	009b      	lsls	r3, r3, #2
 80056ee:	4413      	add	r3, r2
 80056f0:	00db      	lsls	r3, r3, #3
 80056f2:	4403      	add	r3, r0
 80056f4:	3348      	adds	r3, #72	; 0x48
 80056f6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80056f8:	78fa      	ldrb	r2, [r7, #3]
 80056fa:	6879      	ldr	r1, [r7, #4]
 80056fc:	4613      	mov	r3, r2
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	4413      	add	r3, r2
 8005702:	00db      	lsls	r3, r3, #3
 8005704:	440b      	add	r3, r1
 8005706:	335c      	adds	r3, #92	; 0x5c
 8005708:	2200      	movs	r2, #0
 800570a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 800570c:	78fa      	ldrb	r2, [r7, #3]
 800570e:	6879      	ldr	r1, [r7, #4]
 8005710:	4613      	mov	r3, r2
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	4413      	add	r3, r2
 8005716:	00db      	lsls	r3, r3, #3
 8005718:	440b      	add	r3, r1
 800571a:	334c      	adds	r3, #76	; 0x4c
 800571c:	2200      	movs	r2, #0
 800571e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8005720:	78fa      	ldrb	r2, [r7, #3]
 8005722:	6879      	ldr	r1, [r7, #4]
 8005724:	4613      	mov	r3, r2
 8005726:	009b      	lsls	r3, r3, #2
 8005728:	4413      	add	r3, r2
 800572a:	00db      	lsls	r3, r3, #3
 800572c:	440b      	add	r3, r1
 800572e:	3339      	adds	r3, #57	; 0x39
 8005730:	78fa      	ldrb	r2, [r7, #3]
 8005732:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8005734:	78fa      	ldrb	r2, [r7, #3]
 8005736:	6879      	ldr	r1, [r7, #4]
 8005738:	4613      	mov	r3, r2
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	4413      	add	r3, r2
 800573e:	00db      	lsls	r3, r3, #3
 8005740:	440b      	add	r3, r1
 8005742:	335d      	adds	r3, #93	; 0x5d
 8005744:	2200      	movs	r2, #0
 8005746:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	6818      	ldr	r0, [r3, #0]
 800574c:	78fa      	ldrb	r2, [r7, #3]
 800574e:	4613      	mov	r3, r2
 8005750:	009b      	lsls	r3, r3, #2
 8005752:	4413      	add	r3, r2
 8005754:	00db      	lsls	r3, r3, #3
 8005756:	3338      	adds	r3, #56	; 0x38
 8005758:	687a      	ldr	r2, [r7, #4]
 800575a:	4413      	add	r3, r2
 800575c:	4619      	mov	r1, r3
 800575e:	f005 f981 	bl	800aa64 <USB_HC_StartXfer>
 8005762:	4603      	mov	r3, r0
}
 8005764:	4618      	mov	r0, r3
 8005766:	3708      	adds	r7, #8
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	60fb      	str	r3, [r7, #12]
  uint32_t i, interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	4618      	mov	r0, r3
 8005784:	f004 ff37 	bl	800a5f6 <USB_GetMode>
 8005788:	4603      	mov	r3, r0
 800578a:	2b01      	cmp	r3, #1
 800578c:	f040 80f1 	bne.w	8005972 <HAL_HCD_IRQHandler+0x206>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4618      	mov	r0, r3
 8005796:	f004 ff1b 	bl	800a5d0 <USB_ReadInterrupts>
 800579a:	4603      	mov	r3, r0
 800579c:	2b00      	cmp	r3, #0
 800579e:	f000 80e7 	beq.w	8005970 <HAL_HCD_IRQHandler+0x204>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4618      	mov	r0, r3
 80057a8:	f004 ff12 	bl	800a5d0 <USB_ReadInterrupts>
 80057ac:	4603      	mov	r3, r0
 80057ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80057b6:	d104      	bne.n	80057c2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80057c0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4618      	mov	r0, r3
 80057c8:	f004 ff02 	bl	800a5d0 <USB_ReadInterrupts>
 80057cc:	4603      	mov	r3, r0
 80057ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057d6:	d104      	bne.n	80057e2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80057e0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f004 fef2 	bl	800a5d0 <USB_ReadInterrupts>
 80057ec:	4603      	mov	r3, r0
 80057ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80057f2:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80057f6:	d104      	bne.n	8005802 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005800:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	4618      	mov	r0, r3
 8005808:	f004 fee2 	bl	800a5d0 <USB_ReadInterrupts>
 800580c:	4603      	mov	r3, r0
 800580e:	f003 0302 	and.w	r3, r3, #2
 8005812:	2b02      	cmp	r3, #2
 8005814:	d103      	bne.n	800581e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	2202      	movs	r2, #2
 800581c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4618      	mov	r0, r3
 8005824:	f004 fed4 	bl	800a5d0 <USB_ReadInterrupts>
 8005828:	4603      	mov	r3, r0
 800582a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800582e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005832:	d117      	bne.n	8005864 <HAL_HCD_IRQHandler+0xf8>
    {

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005842:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005846:	6013      	str	r3, [r2, #0]

      /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->DisconnectCallback(hhcd);
#else
      HAL_HCD_Disconnect_Callback(hhcd);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f006 fcbf 	bl	800c1cc <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	2101      	movs	r1, #1
 8005854:	4618      	mov	r0, r3
 8005856:	f004 ff8f 	bl	800a778 <USB_InitFSLSPClkSel>
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8005862:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	4618      	mov	r0, r3
 800586a:	f004 feb1 	bl	800a5d0 <USB_ReadInterrupts>
 800586e:	4603      	mov	r3, r0
 8005870:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005874:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005878:	d102      	bne.n	8005880 <HAL_HCD_IRQHandler+0x114>
    {
      HCD_Port_IRQHandler(hhcd);
 800587a:	6878      	ldr	r0, [r7, #4]
 800587c:	f001 f868 	bl	8006950 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	4618      	mov	r0, r3
 8005886:	f004 fea3 	bl	800a5d0 <USB_ReadInterrupts>
 800588a:	4603      	mov	r3, r0
 800588c:	f003 0308 	and.w	r3, r3, #8
 8005890:	2b08      	cmp	r3, #8
 8005892:	d106      	bne.n	80058a2 <HAL_HCD_IRQHandler+0x136>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f006 fc7d 	bl	800c194 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	2208      	movs	r2, #8
 80058a0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	4618      	mov	r0, r3
 80058a8:	f004 fe92 	bl	800a5d0 <USB_ReadInterrupts>
 80058ac:	4603      	mov	r3, r0
 80058ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058b2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80058b6:	d138      	bne.n	800592a <HAL_HCD_IRQHandler+0x1be>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	4618      	mov	r0, r3
 80058be:	f005 f9d1 	bl	800ac64 <USB_HC_ReadInterrupt>
 80058c2:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80058c4:	2300      	movs	r3, #0
 80058c6:	617b      	str	r3, [r7, #20]
 80058c8:	e025      	b.n	8005916 <HAL_HCD_IRQHandler+0x1aa>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80058ca:	697b      	ldr	r3, [r7, #20]
 80058cc:	f003 030f 	and.w	r3, r3, #15
 80058d0:	68ba      	ldr	r2, [r7, #8]
 80058d2:	fa22 f303 	lsr.w	r3, r2, r3
 80058d6:	f003 0301 	and.w	r3, r3, #1
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d018      	beq.n	8005910 <HAL_HCD_IRQHandler+0x1a4>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80058de:	697b      	ldr	r3, [r7, #20]
 80058e0:	015a      	lsls	r2, r3, #5
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	4413      	add	r3, r2
 80058e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80058f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80058f4:	d106      	bne.n	8005904 <HAL_HCD_IRQHandler+0x198>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	b2db      	uxtb	r3, r3
 80058fa:	4619      	mov	r1, r3
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f000 f8b3 	bl	8005a68 <HCD_HC_IN_IRQHandler>
 8005902:	e005      	b.n	8005910 <HAL_HCD_IRQHandler+0x1a4>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	b2db      	uxtb	r3, r3
 8005908:	4619      	mov	r1, r3
 800590a:	6878      	ldr	r0, [r7, #4]
 800590c:	f000 fc1f 	bl	800614e <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8005910:	697b      	ldr	r3, [r7, #20]
 8005912:	3301      	adds	r3, #1
 8005914:	617b      	str	r3, [r7, #20]
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	689b      	ldr	r3, [r3, #8]
 800591a:	697a      	ldr	r2, [r7, #20]
 800591c:	429a      	cmp	r2, r3
 800591e:	d3d4      	bcc.n	80058ca <HAL_HCD_IRQHandler+0x15e>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005928:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	4618      	mov	r0, r3
 8005930:	f004 fe4e 	bl	800a5d0 <USB_ReadInterrupts>
 8005934:	4603      	mov	r3, r0
 8005936:	f003 0310 	and.w	r3, r3, #16
 800593a:	2b10      	cmp	r3, #16
 800593c:	d101      	bne.n	8005942 <HAL_HCD_IRQHandler+0x1d6>
 800593e:	2301      	movs	r3, #1
 8005940:	e000      	b.n	8005944 <HAL_HCD_IRQHandler+0x1d8>
 8005942:	2300      	movs	r3, #0
 8005944:	2b00      	cmp	r3, #0
 8005946:	d014      	beq.n	8005972 <HAL_HCD_IRQHandler+0x206>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	699a      	ldr	r2, [r3, #24]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f022 0210 	bic.w	r2, r2, #16
 8005956:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8005958:	6878      	ldr	r0, [r7, #4]
 800595a:	f000 ff4d 	bl	80067f8 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	699a      	ldr	r2, [r3, #24]
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f042 0210 	orr.w	r2, r2, #16
 800596c:	619a      	str	r2, [r3, #24]
 800596e:	e000      	b.n	8005972 <HAL_HCD_IRQHandler+0x206>
      return;
 8005970:	bf00      	nop
    }
  }
}
 8005972:	3718      	adds	r7, #24
 8005974:	46bd      	mov	sp, r7
 8005976:	bd80      	pop	{r7, pc}

08005978 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b082      	sub	sp, #8
 800597c:	af00      	add	r7, sp, #0
 800597e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 8005986:	2b01      	cmp	r3, #1
 8005988:	d101      	bne.n	800598e <HAL_HCD_Start+0x16>
 800598a:	2302      	movs	r3, #2
 800598c:	e013      	b.n	80059b6 <HAL_HCD_Start+0x3e>
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2201      	movs	r2, #1
 8005992:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  __HAL_HCD_ENABLE(hhcd);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4618      	mov	r0, r3
 800599c:	f004 fd29 	bl	800a3f2 <USB_EnableGlobalInt>
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2101      	movs	r1, #1
 80059a6:	4618      	mov	r0, r3
 80059a8:	f004 ff20 	bl	800a7ec <USB_DriveVbus>
  __HAL_UNLOCK(hhcd);
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3708      	adds	r7, #8
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bd80      	pop	{r7, pc}

080059be <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b082      	sub	sp, #8
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f893 32b8 	ldrb.w	r3, [r3, #696]	; 0x2b8
 80059cc:	2b01      	cmp	r3, #1
 80059ce:	d101      	bne.n	80059d4 <HAL_HCD_Stop+0x16>
 80059d0:	2302      	movs	r3, #2
 80059d2:	e00d      	b.n	80059f0 <HAL_HCD_Stop+0x32>
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	2201      	movs	r2, #1
 80059d8:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  (void)USB_StopHost(hhcd->Instance);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4618      	mov	r0, r3
 80059e2:	f005 fa4f 	bl	800ae84 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 22b8 	strb.w	r2, [r3, #696]	; 0x2b8
  return HAL_OK;
 80059ee:	2300      	movs	r3, #0
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	3708      	adds	r7, #8
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	460b      	mov	r3, r1
 8005a02:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8005a04:	78fa      	ldrb	r2, [r7, #3]
 8005a06:	6879      	ldr	r1, [r7, #4]
 8005a08:	4613      	mov	r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	4413      	add	r3, r2
 8005a0e:	00db      	lsls	r3, r3, #3
 8005a10:	440b      	add	r3, r1
 8005a12:	335c      	adds	r3, #92	; 0x5c
 8005a14:	781b      	ldrb	r3, [r3, #0]
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	370c      	adds	r7, #12
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr

08005a22 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005a22:	b480      	push	{r7}
 8005a24:	b083      	sub	sp, #12
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8005a2e:	78fa      	ldrb	r2, [r7, #3]
 8005a30:	6879      	ldr	r1, [r7, #4]
 8005a32:	4613      	mov	r3, r2
 8005a34:	009b      	lsls	r3, r3, #2
 8005a36:	4413      	add	r3, r2
 8005a38:	00db      	lsls	r3, r3, #3
 8005a3a:	440b      	add	r3, r1
 8005a3c:	334c      	adds	r3, #76	; 0x4c
 8005a3e:	681b      	ldr	r3, [r3, #0]
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	370c      	adds	r7, #12
 8005a44:	46bd      	mov	sp, r7
 8005a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a4a:	4770      	bx	lr

08005a4c <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b082      	sub	sp, #8
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f004 ff00 	bl	800a85e <USB_GetCurrentFrame>
 8005a5e:	4603      	mov	r3, r0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3708      	adds	r7, #8
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}

08005a68 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	b086      	sub	sp, #24
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	460b      	mov	r3, r1
 8005a72:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a7a:	697b      	ldr	r3, [r7, #20]
 8005a7c:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8005a7e:	78fb      	ldrb	r3, [r7, #3]
 8005a80:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	015a      	lsls	r2, r3, #5
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	4413      	add	r3, r2
 8005a8a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	f003 0304 	and.w	r3, r3, #4
 8005a94:	2b04      	cmp	r3, #4
 8005a96:	d119      	bne.n	8005acc <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	015a      	lsls	r2, r3, #5
 8005a9c:	693b      	ldr	r3, [r7, #16]
 8005a9e:	4413      	add	r3, r2
 8005aa0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aa4:	461a      	mov	r2, r3
 8005aa6:	2304      	movs	r3, #4
 8005aa8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	015a      	lsls	r2, r3, #5
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	4413      	add	r3, r2
 8005ab2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ab6:	68db      	ldr	r3, [r3, #12]
 8005ab8:	68fa      	ldr	r2, [r7, #12]
 8005aba:	0151      	lsls	r1, r2, #5
 8005abc:	693a      	ldr	r2, [r7, #16]
 8005abe:	440a      	add	r2, r1
 8005ac0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ac4:	f043 0302 	orr.w	r3, r3, #2
 8005ac8:	60d3      	str	r3, [r2, #12]
 8005aca:	e095      	b.n	8005bf8 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	015a      	lsls	r2, r3, #5
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	4413      	add	r3, r2
 8005ad4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f003 0320 	and.w	r3, r3, #32
 8005ade:	2b20      	cmp	r3, #32
 8005ae0:	d109      	bne.n	8005af6 <HCD_HC_IN_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	015a      	lsls	r2, r3, #5
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	4413      	add	r3, r2
 8005aea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005aee:	461a      	mov	r2, r3
 8005af0:	2320      	movs	r3, #32
 8005af2:	6093      	str	r3, [r2, #8]
 8005af4:	e080      	b.n	8005bf8 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	015a      	lsls	r2, r3, #5
 8005afa:	693b      	ldr	r3, [r7, #16]
 8005afc:	4413      	add	r3, r2
 8005afe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	f003 0308 	and.w	r3, r3, #8
 8005b08:	2b08      	cmp	r3, #8
 8005b0a:	d134      	bne.n	8005b76 <HCD_HC_IN_IRQHandler+0x10e>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	015a      	lsls	r2, r3, #5
 8005b10:	693b      	ldr	r3, [r7, #16]
 8005b12:	4413      	add	r3, r2
 8005b14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	68fa      	ldr	r2, [r7, #12]
 8005b1c:	0151      	lsls	r1, r2, #5
 8005b1e:	693a      	ldr	r2, [r7, #16]
 8005b20:	440a      	add	r2, r1
 8005b22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b26:	f043 0302 	orr.w	r3, r3, #2
 8005b2a:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].state = HC_STALL;
 8005b2c:	6879      	ldr	r1, [r7, #4]
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	4613      	mov	r3, r2
 8005b32:	009b      	lsls	r3, r3, #2
 8005b34:	4413      	add	r3, r2
 8005b36:	00db      	lsls	r3, r3, #3
 8005b38:	440b      	add	r3, r1
 8005b3a:	335d      	adds	r3, #93	; 0x5d
 8005b3c:	2205      	movs	r2, #5
 8005b3e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	015a      	lsls	r2, r3, #5
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	4413      	add	r3, r2
 8005b48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b4c:	461a      	mov	r2, r3
 8005b4e:	2310      	movs	r3, #16
 8005b50:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	015a      	lsls	r2, r3, #5
 8005b56:	693b      	ldr	r3, [r7, #16]
 8005b58:	4413      	add	r3, r2
 8005b5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b5e:	461a      	mov	r2, r3
 8005b60:	2308      	movs	r3, #8
 8005b62:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68fa      	ldr	r2, [r7, #12]
 8005b6a:	b2d2      	uxtb	r2, r2
 8005b6c:	4611      	mov	r1, r2
 8005b6e:	4618      	mov	r0, r3
 8005b70:	f005 f889 	bl	800ac86 <USB_HC_Halt>
 8005b74:	e040      	b.n	8005bf8 <HCD_HC_IN_IRQHandler+0x190>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	015a      	lsls	r2, r3, #5
 8005b7a:	693b      	ldr	r3, [r7, #16]
 8005b7c:	4413      	add	r3, r2
 8005b7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005b88:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005b8c:	d134      	bne.n	8005bf8 <HCD_HC_IN_IRQHandler+0x190>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	015a      	lsls	r2, r3, #5
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	4413      	add	r3, r2
 8005b96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b9a:	68db      	ldr	r3, [r3, #12]
 8005b9c:	68fa      	ldr	r2, [r7, #12]
 8005b9e:	0151      	lsls	r1, r2, #5
 8005ba0:	693a      	ldr	r2, [r7, #16]
 8005ba2:	440a      	add	r2, r1
 8005ba4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ba8:	f043 0302 	orr.w	r3, r3, #2
 8005bac:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	68fa      	ldr	r2, [r7, #12]
 8005bb4:	b2d2      	uxtb	r2, r2
 8005bb6:	4611      	mov	r1, r2
 8005bb8:	4618      	mov	r0, r3
 8005bba:	f005 f864 	bl	800ac86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	015a      	lsls	r2, r3, #5
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	4413      	add	r3, r2
 8005bc6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bca:	461a      	mov	r2, r3
 8005bcc:	2310      	movs	r3, #16
 8005bce:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8005bd0:	6879      	ldr	r1, [r7, #4]
 8005bd2:	68fa      	ldr	r2, [r7, #12]
 8005bd4:	4613      	mov	r3, r2
 8005bd6:	009b      	lsls	r3, r3, #2
 8005bd8:	4413      	add	r3, r2
 8005bda:	00db      	lsls	r3, r3, #3
 8005bdc:	440b      	add	r3, r1
 8005bde:	335d      	adds	r3, #93	; 0x5d
 8005be0:	2208      	movs	r2, #8
 8005be2:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	015a      	lsls	r2, r3, #5
 8005be8:	693b      	ldr	r3, [r7, #16]
 8005bea:	4413      	add	r3, r2
 8005bec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005bf6:	6093      	str	r3, [r2, #8]
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	015a      	lsls	r2, r3, #5
 8005bfc:	693b      	ldr	r3, [r7, #16]
 8005bfe:	4413      	add	r3, r2
 8005c00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c04:	689b      	ldr	r3, [r3, #8]
 8005c06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005c0e:	d122      	bne.n	8005c56 <HCD_HC_IN_IRQHandler+0x1ee>
  {
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	015a      	lsls	r2, r3, #5
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	4413      	add	r3, r2
 8005c18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	68fa      	ldr	r2, [r7, #12]
 8005c20:	0151      	lsls	r1, r2, #5
 8005c22:	693a      	ldr	r2, [r7, #16]
 8005c24:	440a      	add	r2, r1
 8005c26:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c2a:	f043 0302 	orr.w	r3, r3, #2
 8005c2e:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68fa      	ldr	r2, [r7, #12]
 8005c36:	b2d2      	uxtb	r2, r2
 8005c38:	4611      	mov	r1, r2
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	f005 f823 	bl	800ac86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	015a      	lsls	r2, r3, #5
 8005c44:	693b      	ldr	r3, [r7, #16]
 8005c46:	4413      	add	r3, r2
 8005c48:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005c52:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8005c54:	e277      	b.n	8006146 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	015a      	lsls	r2, r3, #5
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	4413      	add	r3, r2
 8005c5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c62:	689b      	ldr	r3, [r3, #8]
 8005c64:	f003 0301 	and.w	r3, r3, #1
 8005c68:	2b01      	cmp	r3, #1
 8005c6a:	f040 80a1 	bne.w	8005db0 <HCD_HC_IN_IRQHandler+0x348>
    hhcd->hc[ch_num].state = HC_XFRC;
 8005c6e:	6879      	ldr	r1, [r7, #4]
 8005c70:	68fa      	ldr	r2, [r7, #12]
 8005c72:	4613      	mov	r3, r2
 8005c74:	009b      	lsls	r3, r3, #2
 8005c76:	4413      	add	r3, r2
 8005c78:	00db      	lsls	r3, r3, #3
 8005c7a:	440b      	add	r3, r1
 8005c7c:	335d      	adds	r3, #93	; 0x5d
 8005c7e:	2201      	movs	r2, #1
 8005c80:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8005c82:	6879      	ldr	r1, [r7, #4]
 8005c84:	68fa      	ldr	r2, [r7, #12]
 8005c86:	4613      	mov	r3, r2
 8005c88:	009b      	lsls	r3, r3, #2
 8005c8a:	4413      	add	r3, r2
 8005c8c:	00db      	lsls	r3, r3, #3
 8005c8e:	440b      	add	r3, r1
 8005c90:	3358      	adds	r3, #88	; 0x58
 8005c92:	2200      	movs	r2, #0
 8005c94:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	015a      	lsls	r2, r3, #5
 8005c9a:	693b      	ldr	r3, [r7, #16]
 8005c9c:	4413      	add	r3, r2
 8005c9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ca2:	461a      	mov	r2, r3
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005ca8:	6879      	ldr	r1, [r7, #4]
 8005caa:	68fa      	ldr	r2, [r7, #12]
 8005cac:	4613      	mov	r3, r2
 8005cae:	009b      	lsls	r3, r3, #2
 8005cb0:	4413      	add	r3, r2
 8005cb2:	00db      	lsls	r3, r3, #3
 8005cb4:	440b      	add	r3, r1
 8005cb6:	333f      	adds	r3, #63	; 0x3f
 8005cb8:	781b      	ldrb	r3, [r3, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00a      	beq.n	8005cd4 <HCD_HC_IN_IRQHandler+0x26c>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8005cbe:	6879      	ldr	r1, [r7, #4]
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	4613      	mov	r3, r2
 8005cc4:	009b      	lsls	r3, r3, #2
 8005cc6:	4413      	add	r3, r2
 8005cc8:	00db      	lsls	r3, r3, #3
 8005cca:	440b      	add	r3, r1
 8005ccc:	333f      	adds	r3, #63	; 0x3f
 8005cce:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8005cd0:	2b02      	cmp	r3, #2
 8005cd2:	d121      	bne.n	8005d18 <HCD_HC_IN_IRQHandler+0x2b0>
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	015a      	lsls	r2, r3, #5
 8005cd8:	693b      	ldr	r3, [r7, #16]
 8005cda:	4413      	add	r3, r2
 8005cdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	0151      	lsls	r1, r2, #5
 8005ce6:	693a      	ldr	r2, [r7, #16]
 8005ce8:	440a      	add	r2, r1
 8005cea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cee:	f043 0302 	orr.w	r3, r3, #2
 8005cf2:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	b2d2      	uxtb	r2, r2
 8005cfc:	4611      	mov	r1, r2
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f004 ffc1 	bl	800ac86 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	015a      	lsls	r2, r3, #5
 8005d08:	693b      	ldr	r3, [r7, #16]
 8005d0a:	4413      	add	r3, r2
 8005d0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d10:	461a      	mov	r2, r3
 8005d12:	2310      	movs	r3, #16
 8005d14:	6093      	str	r3, [r2, #8]
 8005d16:	e034      	b.n	8005d82 <HCD_HC_IN_IRQHandler+0x31a>
    else if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8005d18:	6879      	ldr	r1, [r7, #4]
 8005d1a:	68fa      	ldr	r2, [r7, #12]
 8005d1c:	4613      	mov	r3, r2
 8005d1e:	009b      	lsls	r3, r3, #2
 8005d20:	4413      	add	r3, r2
 8005d22:	00db      	lsls	r3, r3, #3
 8005d24:	440b      	add	r3, r1
 8005d26:	333f      	adds	r3, #63	; 0x3f
 8005d28:	781b      	ldrb	r3, [r3, #0]
 8005d2a:	2b03      	cmp	r3, #3
 8005d2c:	d129      	bne.n	8005d82 <HCD_HC_IN_IRQHandler+0x31a>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	015a      	lsls	r2, r3, #5
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	4413      	add	r3, r2
 8005d36:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68fa      	ldr	r2, [r7, #12]
 8005d3e:	0151      	lsls	r1, r2, #5
 8005d40:	693a      	ldr	r2, [r7, #16]
 8005d42:	440a      	add	r2, r1
 8005d44:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005d48:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005d4c:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8005d4e:	6879      	ldr	r1, [r7, #4]
 8005d50:	68fa      	ldr	r2, [r7, #12]
 8005d52:	4613      	mov	r3, r2
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	4413      	add	r3, r2
 8005d58:	00db      	lsls	r3, r3, #3
 8005d5a:	440b      	add	r3, r1
 8005d5c:	335c      	adds	r3, #92	; 0x5c
 8005d5e:	2201      	movs	r2, #1
 8005d60:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	b2d8      	uxtb	r0, r3
 8005d66:	6879      	ldr	r1, [r7, #4]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	4613      	mov	r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	4413      	add	r3, r2
 8005d70:	00db      	lsls	r3, r3, #3
 8005d72:	440b      	add	r3, r1
 8005d74:	335c      	adds	r3, #92	; 0x5c
 8005d76:	781b      	ldrb	r3, [r3, #0]
 8005d78:	461a      	mov	r2, r3
 8005d7a:	4601      	mov	r1, r0
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f006 fa33 	bl	800c1e8 <HAL_HCD_HC_NotifyURBChange_Callback>
    hhcd->hc[ch_num].toggle_in ^= 1U;
 8005d82:	6879      	ldr	r1, [r7, #4]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	4613      	mov	r3, r2
 8005d88:	009b      	lsls	r3, r3, #2
 8005d8a:	4413      	add	r3, r2
 8005d8c:	00db      	lsls	r3, r3, #3
 8005d8e:	440b      	add	r3, r1
 8005d90:	3350      	adds	r3, #80	; 0x50
 8005d92:	781b      	ldrb	r3, [r3, #0]
 8005d94:	f083 0301 	eor.w	r3, r3, #1
 8005d98:	b2d8      	uxtb	r0, r3
 8005d9a:	6879      	ldr	r1, [r7, #4]
 8005d9c:	68fa      	ldr	r2, [r7, #12]
 8005d9e:	4613      	mov	r3, r2
 8005da0:	009b      	lsls	r3, r3, #2
 8005da2:	4413      	add	r3, r2
 8005da4:	00db      	lsls	r3, r3, #3
 8005da6:	440b      	add	r3, r1
 8005da8:	3350      	adds	r3, #80	; 0x50
 8005daa:	4602      	mov	r2, r0
 8005dac:	701a      	strb	r2, [r3, #0]
}
 8005dae:	e1ca      	b.n	8006146 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	015a      	lsls	r2, r3, #5
 8005db4:	693b      	ldr	r3, [r7, #16]
 8005db6:	4413      	add	r3, r2
 8005db8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dbc:	689b      	ldr	r3, [r3, #8]
 8005dbe:	f003 0302 	and.w	r3, r3, #2
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	f040 80f1 	bne.w	8005faa <HCD_HC_IN_IRQHandler+0x542>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	015a      	lsls	r2, r3, #5
 8005dcc:	693b      	ldr	r3, [r7, #16]
 8005dce:	4413      	add	r3, r2
 8005dd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dd4:	68db      	ldr	r3, [r3, #12]
 8005dd6:	68fa      	ldr	r2, [r7, #12]
 8005dd8:	0151      	lsls	r1, r2, #5
 8005dda:	693a      	ldr	r2, [r7, #16]
 8005ddc:	440a      	add	r2, r1
 8005dde:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005de2:	f023 0302 	bic.w	r3, r3, #2
 8005de6:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8005de8:	6879      	ldr	r1, [r7, #4]
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	4613      	mov	r3, r2
 8005dee:	009b      	lsls	r3, r3, #2
 8005df0:	4413      	add	r3, r2
 8005df2:	00db      	lsls	r3, r3, #3
 8005df4:	440b      	add	r3, r1
 8005df6:	335d      	adds	r3, #93	; 0x5d
 8005df8:	781b      	ldrb	r3, [r3, #0]
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d10a      	bne.n	8005e14 <HCD_HC_IN_IRQHandler+0x3ac>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8005dfe:	6879      	ldr	r1, [r7, #4]
 8005e00:	68fa      	ldr	r2, [r7, #12]
 8005e02:	4613      	mov	r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	4413      	add	r3, r2
 8005e08:	00db      	lsls	r3, r3, #3
 8005e0a:	440b      	add	r3, r1
 8005e0c:	335c      	adds	r3, #92	; 0x5c
 8005e0e:	2201      	movs	r2, #1
 8005e10:	701a      	strb	r2, [r3, #0]
 8005e12:	e0b0      	b.n	8005f76 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8005e14:	6879      	ldr	r1, [r7, #4]
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	4613      	mov	r3, r2
 8005e1a:	009b      	lsls	r3, r3, #2
 8005e1c:	4413      	add	r3, r2
 8005e1e:	00db      	lsls	r3, r3, #3
 8005e20:	440b      	add	r3, r1
 8005e22:	335d      	adds	r3, #93	; 0x5d
 8005e24:	781b      	ldrb	r3, [r3, #0]
 8005e26:	2b05      	cmp	r3, #5
 8005e28:	d10a      	bne.n	8005e40 <HCD_HC_IN_IRQHandler+0x3d8>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8005e2a:	6879      	ldr	r1, [r7, #4]
 8005e2c:	68fa      	ldr	r2, [r7, #12]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	4413      	add	r3, r2
 8005e34:	00db      	lsls	r3, r3, #3
 8005e36:	440b      	add	r3, r1
 8005e38:	335c      	adds	r3, #92	; 0x5c
 8005e3a:	2205      	movs	r2, #5
 8005e3c:	701a      	strb	r2, [r3, #0]
 8005e3e:	e09a      	b.n	8005f76 <HCD_HC_IN_IRQHandler+0x50e>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005e40:	6879      	ldr	r1, [r7, #4]
 8005e42:	68fa      	ldr	r2, [r7, #12]
 8005e44:	4613      	mov	r3, r2
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	4413      	add	r3, r2
 8005e4a:	00db      	lsls	r3, r3, #3
 8005e4c:	440b      	add	r3, r1
 8005e4e:	335d      	adds	r3, #93	; 0x5d
 8005e50:	781b      	ldrb	r3, [r3, #0]
 8005e52:	2b06      	cmp	r3, #6
 8005e54:	d00a      	beq.n	8005e6c <HCD_HC_IN_IRQHandler+0x404>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8005e56:	6879      	ldr	r1, [r7, #4]
 8005e58:	68fa      	ldr	r2, [r7, #12]
 8005e5a:	4613      	mov	r3, r2
 8005e5c:	009b      	lsls	r3, r3, #2
 8005e5e:	4413      	add	r3, r2
 8005e60:	00db      	lsls	r3, r3, #3
 8005e62:	440b      	add	r3, r1
 8005e64:	335d      	adds	r3, #93	; 0x5d
 8005e66:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8005e68:	2b08      	cmp	r3, #8
 8005e6a:	d156      	bne.n	8005f1a <HCD_HC_IN_IRQHandler+0x4b2>
      hhcd->hc[ch_num].ErrCnt++;
 8005e6c:	6879      	ldr	r1, [r7, #4]
 8005e6e:	68fa      	ldr	r2, [r7, #12]
 8005e70:	4613      	mov	r3, r2
 8005e72:	009b      	lsls	r3, r3, #2
 8005e74:	4413      	add	r3, r2
 8005e76:	00db      	lsls	r3, r3, #3
 8005e78:	440b      	add	r3, r1
 8005e7a:	3358      	adds	r3, #88	; 0x58
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	1c59      	adds	r1, r3, #1
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	68fa      	ldr	r2, [r7, #12]
 8005e84:	4613      	mov	r3, r2
 8005e86:	009b      	lsls	r3, r3, #2
 8005e88:	4413      	add	r3, r2
 8005e8a:	00db      	lsls	r3, r3, #3
 8005e8c:	4403      	add	r3, r0
 8005e8e:	3358      	adds	r3, #88	; 0x58
 8005e90:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8005e92:	6879      	ldr	r1, [r7, #4]
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	4613      	mov	r3, r2
 8005e98:	009b      	lsls	r3, r3, #2
 8005e9a:	4413      	add	r3, r2
 8005e9c:	00db      	lsls	r3, r3, #3
 8005e9e:	440b      	add	r3, r1
 8005ea0:	3358      	adds	r3, #88	; 0x58
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	2b03      	cmp	r3, #3
 8005ea6:	d914      	bls.n	8005ed2 <HCD_HC_IN_IRQHandler+0x46a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8005ea8:	6879      	ldr	r1, [r7, #4]
 8005eaa:	68fa      	ldr	r2, [r7, #12]
 8005eac:	4613      	mov	r3, r2
 8005eae:	009b      	lsls	r3, r3, #2
 8005eb0:	4413      	add	r3, r2
 8005eb2:	00db      	lsls	r3, r3, #3
 8005eb4:	440b      	add	r3, r1
 8005eb6:	3358      	adds	r3, #88	; 0x58
 8005eb8:	2200      	movs	r2, #0
 8005eba:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8005ebc:	6879      	ldr	r1, [r7, #4]
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	4413      	add	r3, r2
 8005ec6:	00db      	lsls	r3, r3, #3
 8005ec8:	440b      	add	r3, r1
 8005eca:	335c      	adds	r3, #92	; 0x5c
 8005ecc:	2204      	movs	r2, #4
 8005ece:	701a      	strb	r2, [r3, #0]
 8005ed0:	e009      	b.n	8005ee6 <HCD_HC_IN_IRQHandler+0x47e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8005ed2:	6879      	ldr	r1, [r7, #4]
 8005ed4:	68fa      	ldr	r2, [r7, #12]
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	4413      	add	r3, r2
 8005edc:	00db      	lsls	r3, r3, #3
 8005ede:	440b      	add	r3, r1
 8005ee0:	335c      	adds	r3, #92	; 0x5c
 8005ee2:	2202      	movs	r2, #2
 8005ee4:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	015a      	lsls	r2, r3, #5
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	4413      	add	r3, r2
 8005eee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005efc:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005efe:	68bb      	ldr	r3, [r7, #8]
 8005f00:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f04:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	015a      	lsls	r2, r3, #5
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	4413      	add	r3, r2
 8005f0e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f12:	461a      	mov	r2, r3
 8005f14:	68bb      	ldr	r3, [r7, #8]
 8005f16:	6013      	str	r3, [r2, #0]
 8005f18:	e02d      	b.n	8005f76 <HCD_HC_IN_IRQHandler+0x50e>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8005f1a:	6879      	ldr	r1, [r7, #4]
 8005f1c:	68fa      	ldr	r2, [r7, #12]
 8005f1e:	4613      	mov	r3, r2
 8005f20:	009b      	lsls	r3, r3, #2
 8005f22:	4413      	add	r3, r2
 8005f24:	00db      	lsls	r3, r3, #3
 8005f26:	440b      	add	r3, r1
 8005f28:	335d      	adds	r3, #93	; 0x5d
 8005f2a:	781b      	ldrb	r3, [r3, #0]
 8005f2c:	2b03      	cmp	r3, #3
 8005f2e:	d122      	bne.n	8005f76 <HCD_HC_IN_IRQHandler+0x50e>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8005f30:	6879      	ldr	r1, [r7, #4]
 8005f32:	68fa      	ldr	r2, [r7, #12]
 8005f34:	4613      	mov	r3, r2
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	4413      	add	r3, r2
 8005f3a:	00db      	lsls	r3, r3, #3
 8005f3c:	440b      	add	r3, r1
 8005f3e:	335c      	adds	r3, #92	; 0x5c
 8005f40:	2202      	movs	r2, #2
 8005f42:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	015a      	lsls	r2, r3, #5
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	4413      	add	r3, r2
 8005f4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005f5a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f62:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	015a      	lsls	r2, r3, #5
 8005f68:	693b      	ldr	r3, [r7, #16]
 8005f6a:	4413      	add	r3, r2
 8005f6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f70:	461a      	mov	r2, r3
 8005f72:	68bb      	ldr	r3, [r7, #8]
 8005f74:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	015a      	lsls	r2, r3, #5
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	4413      	add	r3, r2
 8005f7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f82:	461a      	mov	r2, r3
 8005f84:	2302      	movs	r3, #2
 8005f86:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	b2d8      	uxtb	r0, r3
 8005f8c:	6879      	ldr	r1, [r7, #4]
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	4613      	mov	r3, r2
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	4413      	add	r3, r2
 8005f96:	00db      	lsls	r3, r3, #3
 8005f98:	440b      	add	r3, r1
 8005f9a:	335c      	adds	r3, #92	; 0x5c
 8005f9c:	781b      	ldrb	r3, [r3, #0]
 8005f9e:	461a      	mov	r2, r3
 8005fa0:	4601      	mov	r1, r0
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f006 f920 	bl	800c1e8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8005fa8:	e0cd      	b.n	8006146 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	015a      	lsls	r2, r3, #5
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	4413      	add	r3, r2
 8005fb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fbc:	2b80      	cmp	r3, #128	; 0x80
 8005fbe:	d13e      	bne.n	800603e <HCD_HC_IN_IRQHandler+0x5d6>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	015a      	lsls	r2, r3, #5
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	4413      	add	r3, r2
 8005fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fcc:	68db      	ldr	r3, [r3, #12]
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	0151      	lsls	r1, r2, #5
 8005fd2:	693a      	ldr	r2, [r7, #16]
 8005fd4:	440a      	add	r2, r1
 8005fd6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005fda:	f043 0302 	orr.w	r3, r3, #2
 8005fde:	60d3      	str	r3, [r2, #12]
    hhcd->hc[ch_num].ErrCnt++;
 8005fe0:	6879      	ldr	r1, [r7, #4]
 8005fe2:	68fa      	ldr	r2, [r7, #12]
 8005fe4:	4613      	mov	r3, r2
 8005fe6:	009b      	lsls	r3, r3, #2
 8005fe8:	4413      	add	r3, r2
 8005fea:	00db      	lsls	r3, r3, #3
 8005fec:	440b      	add	r3, r1
 8005fee:	3358      	adds	r3, #88	; 0x58
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	1c59      	adds	r1, r3, #1
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	68fa      	ldr	r2, [r7, #12]
 8005ff8:	4613      	mov	r3, r2
 8005ffa:	009b      	lsls	r3, r3, #2
 8005ffc:	4413      	add	r3, r2
 8005ffe:	00db      	lsls	r3, r3, #3
 8006000:	4403      	add	r3, r0
 8006002:	3358      	adds	r3, #88	; 0x58
 8006004:	6019      	str	r1, [r3, #0]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8006006:	6879      	ldr	r1, [r7, #4]
 8006008:	68fa      	ldr	r2, [r7, #12]
 800600a:	4613      	mov	r3, r2
 800600c:	009b      	lsls	r3, r3, #2
 800600e:	4413      	add	r3, r2
 8006010:	00db      	lsls	r3, r3, #3
 8006012:	440b      	add	r3, r1
 8006014:	335d      	adds	r3, #93	; 0x5d
 8006016:	2206      	movs	r2, #6
 8006018:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	68fa      	ldr	r2, [r7, #12]
 8006020:	b2d2      	uxtb	r2, r2
 8006022:	4611      	mov	r1, r2
 8006024:	4618      	mov	r0, r3
 8006026:	f004 fe2e 	bl	800ac86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	015a      	lsls	r2, r3, #5
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	4413      	add	r3, r2
 8006032:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006036:	461a      	mov	r2, r3
 8006038:	2380      	movs	r3, #128	; 0x80
 800603a:	6093      	str	r3, [r2, #8]
}
 800603c:	e083      	b.n	8006146 <HCD_HC_IN_IRQHandler+0x6de>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	015a      	lsls	r2, r3, #5
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	4413      	add	r3, r2
 8006046:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f003 0310 	and.w	r3, r3, #16
 8006050:	2b10      	cmp	r3, #16
 8006052:	d178      	bne.n	8006146 <HCD_HC_IN_IRQHandler+0x6de>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 8006054:	6879      	ldr	r1, [r7, #4]
 8006056:	68fa      	ldr	r2, [r7, #12]
 8006058:	4613      	mov	r3, r2
 800605a:	009b      	lsls	r3, r3, #2
 800605c:	4413      	add	r3, r2
 800605e:	00db      	lsls	r3, r3, #3
 8006060:	440b      	add	r3, r1
 8006062:	333f      	adds	r3, #63	; 0x3f
 8006064:	781b      	ldrb	r3, [r3, #0]
 8006066:	2b03      	cmp	r3, #3
 8006068:	d122      	bne.n	80060b0 <HCD_HC_IN_IRQHandler+0x648>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800606a:	6879      	ldr	r1, [r7, #4]
 800606c:	68fa      	ldr	r2, [r7, #12]
 800606e:	4613      	mov	r3, r2
 8006070:	009b      	lsls	r3, r3, #2
 8006072:	4413      	add	r3, r2
 8006074:	00db      	lsls	r3, r3, #3
 8006076:	440b      	add	r3, r1
 8006078:	3358      	adds	r3, #88	; 0x58
 800607a:	2200      	movs	r2, #0
 800607c:	601a      	str	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	015a      	lsls	r2, r3, #5
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	4413      	add	r3, r2
 8006086:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	68fa      	ldr	r2, [r7, #12]
 800608e:	0151      	lsls	r1, r2, #5
 8006090:	693a      	ldr	r2, [r7, #16]
 8006092:	440a      	add	r2, r1
 8006094:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006098:	f043 0302 	orr.w	r3, r3, #2
 800609c:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	b2d2      	uxtb	r2, r2
 80060a6:	4611      	mov	r1, r2
 80060a8:	4618      	mov	r0, r3
 80060aa:	f004 fdec 	bl	800ac86 <USB_HC_Halt>
 80060ae:	e041      	b.n	8006134 <HCD_HC_IN_IRQHandler+0x6cc>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80060b0:	6879      	ldr	r1, [r7, #4]
 80060b2:	68fa      	ldr	r2, [r7, #12]
 80060b4:	4613      	mov	r3, r2
 80060b6:	009b      	lsls	r3, r3, #2
 80060b8:	4413      	add	r3, r2
 80060ba:	00db      	lsls	r3, r3, #3
 80060bc:	440b      	add	r3, r1
 80060be:	333f      	adds	r3, #63	; 0x3f
 80060c0:	781b      	ldrb	r3, [r3, #0]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d00a      	beq.n	80060dc <HCD_HC_IN_IRQHandler+0x674>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 80060c6:	6879      	ldr	r1, [r7, #4]
 80060c8:	68fa      	ldr	r2, [r7, #12]
 80060ca:	4613      	mov	r3, r2
 80060cc:	009b      	lsls	r3, r3, #2
 80060ce:	4413      	add	r3, r2
 80060d0:	00db      	lsls	r3, r3, #3
 80060d2:	440b      	add	r3, r1
 80060d4:	333f      	adds	r3, #63	; 0x3f
 80060d6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80060d8:	2b02      	cmp	r3, #2
 80060da:	d12b      	bne.n	8006134 <HCD_HC_IN_IRQHandler+0x6cc>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80060dc:	6879      	ldr	r1, [r7, #4]
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	4613      	mov	r3, r2
 80060e2:	009b      	lsls	r3, r3, #2
 80060e4:	4413      	add	r3, r2
 80060e6:	00db      	lsls	r3, r3, #3
 80060e8:	440b      	add	r3, r1
 80060ea:	3358      	adds	r3, #88	; 0x58
 80060ec:	2200      	movs	r2, #0
 80060ee:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].state = HC_NAK;
 80060f0:	6879      	ldr	r1, [r7, #4]
 80060f2:	68fa      	ldr	r2, [r7, #12]
 80060f4:	4613      	mov	r3, r2
 80060f6:	009b      	lsls	r3, r3, #2
 80060f8:	4413      	add	r3, r2
 80060fa:	00db      	lsls	r3, r3, #3
 80060fc:	440b      	add	r3, r1
 80060fe:	335d      	adds	r3, #93	; 0x5d
 8006100:	2203      	movs	r2, #3
 8006102:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	015a      	lsls	r2, r3, #5
 8006108:	693b      	ldr	r3, [r7, #16]
 800610a:	4413      	add	r3, r2
 800610c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006110:	68db      	ldr	r3, [r3, #12]
 8006112:	68fa      	ldr	r2, [r7, #12]
 8006114:	0151      	lsls	r1, r2, #5
 8006116:	693a      	ldr	r2, [r7, #16]
 8006118:	440a      	add	r2, r1
 800611a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800611e:	f043 0302 	orr.w	r3, r3, #2
 8006122:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	b2d2      	uxtb	r2, r2
 800612c:	4611      	mov	r1, r2
 800612e:	4618      	mov	r0, r3
 8006130:	f004 fda9 	bl	800ac86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	015a      	lsls	r2, r3, #5
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	4413      	add	r3, r2
 800613c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006140:	461a      	mov	r2, r3
 8006142:	2310      	movs	r3, #16
 8006144:	6093      	str	r3, [r2, #8]
}
 8006146:	bf00      	nop
 8006148:	3718      	adds	r7, #24
 800614a:	46bd      	mov	sp, r7
 800614c:	bd80      	pop	{r7, pc}

0800614e <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800614e:	b580      	push	{r7, lr}
 8006150:	b086      	sub	sp, #24
 8006152:	af00      	add	r7, sp, #0
 8006154:	6078      	str	r0, [r7, #4]
 8006156:	460b      	mov	r3, r1
 8006158:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006160:	697b      	ldr	r3, [r7, #20]
 8006162:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8006164:	78fb      	ldrb	r3, [r7, #3]
 8006166:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	015a      	lsls	r2, r3, #5
 800616c:	693b      	ldr	r3, [r7, #16]
 800616e:	4413      	add	r3, r2
 8006170:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006174:	689b      	ldr	r3, [r3, #8]
 8006176:	f003 0304 	and.w	r3, r3, #4
 800617a:	2b04      	cmp	r3, #4
 800617c:	d119      	bne.n	80061b2 <HCD_HC_OUT_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	015a      	lsls	r2, r3, #5
 8006182:	693b      	ldr	r3, [r7, #16]
 8006184:	4413      	add	r3, r2
 8006186:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800618a:	461a      	mov	r2, r3
 800618c:	2304      	movs	r3, #4
 800618e:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	015a      	lsls	r2, r3, #5
 8006194:	693b      	ldr	r3, [r7, #16]
 8006196:	4413      	add	r3, r2
 8006198:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800619c:	68db      	ldr	r3, [r3, #12]
 800619e:	68fa      	ldr	r2, [r7, #12]
 80061a0:	0151      	lsls	r1, r2, #5
 80061a2:	693a      	ldr	r2, [r7, #16]
 80061a4:	440a      	add	r2, r1
 80061a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80061aa:	f043 0302 	orr.w	r3, r3, #2
 80061ae:	60d3      	str	r3, [r2, #12]
  }
  else
  {
    /* ... */
  }
}
 80061b0:	e31e      	b.n	80067f0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	015a      	lsls	r2, r3, #5
 80061b6:	693b      	ldr	r3, [r7, #16]
 80061b8:	4413      	add	r3, r2
 80061ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	f003 0320 	and.w	r3, r3, #32
 80061c4:	2b20      	cmp	r3, #32
 80061c6:	d141      	bne.n	800624c <HCD_HC_OUT_IRQHandler+0xfe>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	015a      	lsls	r2, r3, #5
 80061cc:	693b      	ldr	r3, [r7, #16]
 80061ce:	4413      	add	r3, r2
 80061d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061d4:	461a      	mov	r2, r3
 80061d6:	2320      	movs	r3, #32
 80061d8:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 80061da:	6879      	ldr	r1, [r7, #4]
 80061dc:	68fa      	ldr	r2, [r7, #12]
 80061de:	4613      	mov	r3, r2
 80061e0:	009b      	lsls	r3, r3, #2
 80061e2:	4413      	add	r3, r2
 80061e4:	00db      	lsls	r3, r3, #3
 80061e6:	440b      	add	r3, r1
 80061e8:	333d      	adds	r3, #61	; 0x3d
 80061ea:	781b      	ldrb	r3, [r3, #0]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	f040 82ff 	bne.w	80067f0 <HCD_HC_OUT_IRQHandler+0x6a2>
      hhcd->hc[ch_num].do_ping = 0U;
 80061f2:	6879      	ldr	r1, [r7, #4]
 80061f4:	68fa      	ldr	r2, [r7, #12]
 80061f6:	4613      	mov	r3, r2
 80061f8:	009b      	lsls	r3, r3, #2
 80061fa:	4413      	add	r3, r2
 80061fc:	00db      	lsls	r3, r3, #3
 80061fe:	440b      	add	r3, r1
 8006200:	333d      	adds	r3, #61	; 0x3d
 8006202:	2200      	movs	r2, #0
 8006204:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8006206:	6879      	ldr	r1, [r7, #4]
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	4613      	mov	r3, r2
 800620c:	009b      	lsls	r3, r3, #2
 800620e:	4413      	add	r3, r2
 8006210:	00db      	lsls	r3, r3, #3
 8006212:	440b      	add	r3, r1
 8006214:	335c      	adds	r3, #92	; 0x5c
 8006216:	2202      	movs	r2, #2
 8006218:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	015a      	lsls	r2, r3, #5
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	4413      	add	r3, r2
 8006222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006226:	68db      	ldr	r3, [r3, #12]
 8006228:	68fa      	ldr	r2, [r7, #12]
 800622a:	0151      	lsls	r1, r2, #5
 800622c:	693a      	ldr	r2, [r7, #16]
 800622e:	440a      	add	r2, r1
 8006230:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006234:	f043 0302 	orr.w	r3, r3, #2
 8006238:	60d3      	str	r3, [r2, #12]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	68fa      	ldr	r2, [r7, #12]
 8006240:	b2d2      	uxtb	r2, r2
 8006242:	4611      	mov	r1, r2
 8006244:	4618      	mov	r0, r3
 8006246:	f004 fd1e 	bl	800ac86 <USB_HC_Halt>
}
 800624a:	e2d1      	b.n	80067f0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	015a      	lsls	r2, r3, #5
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	4413      	add	r3, r2
 8006254:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800625e:	2b40      	cmp	r3, #64	; 0x40
 8006260:	d13f      	bne.n	80062e2 <HCD_HC_OUT_IRQHandler+0x194>
    hhcd->hc[ch_num].state = HC_NYET;
 8006262:	6879      	ldr	r1, [r7, #4]
 8006264:	68fa      	ldr	r2, [r7, #12]
 8006266:	4613      	mov	r3, r2
 8006268:	009b      	lsls	r3, r3, #2
 800626a:	4413      	add	r3, r2
 800626c:	00db      	lsls	r3, r3, #3
 800626e:	440b      	add	r3, r1
 8006270:	335d      	adds	r3, #93	; 0x5d
 8006272:	2204      	movs	r2, #4
 8006274:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8006276:	6879      	ldr	r1, [r7, #4]
 8006278:	68fa      	ldr	r2, [r7, #12]
 800627a:	4613      	mov	r3, r2
 800627c:	009b      	lsls	r3, r3, #2
 800627e:	4413      	add	r3, r2
 8006280:	00db      	lsls	r3, r3, #3
 8006282:	440b      	add	r3, r1
 8006284:	333d      	adds	r3, #61	; 0x3d
 8006286:	2201      	movs	r2, #1
 8006288:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800628a:	6879      	ldr	r1, [r7, #4]
 800628c:	68fa      	ldr	r2, [r7, #12]
 800628e:	4613      	mov	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	4413      	add	r3, r2
 8006294:	00db      	lsls	r3, r3, #3
 8006296:	440b      	add	r3, r1
 8006298:	3358      	adds	r3, #88	; 0x58
 800629a:	2200      	movs	r2, #0
 800629c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	015a      	lsls	r2, r3, #5
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	4413      	add	r3, r2
 80062a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062aa:	68db      	ldr	r3, [r3, #12]
 80062ac:	68fa      	ldr	r2, [r7, #12]
 80062ae:	0151      	lsls	r1, r2, #5
 80062b0:	693a      	ldr	r2, [r7, #16]
 80062b2:	440a      	add	r2, r1
 80062b4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80062b8:	f043 0302 	orr.w	r3, r3, #2
 80062bc:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	68fa      	ldr	r2, [r7, #12]
 80062c4:	b2d2      	uxtb	r2, r2
 80062c6:	4611      	mov	r1, r2
 80062c8:	4618      	mov	r0, r3
 80062ca:	f004 fcdc 	bl	800ac86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	015a      	lsls	r2, r3, #5
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	4413      	add	r3, r2
 80062d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062da:	461a      	mov	r2, r3
 80062dc:	2340      	movs	r3, #64	; 0x40
 80062de:	6093      	str	r3, [r2, #8]
}
 80062e0:	e286      	b.n	80067f0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	015a      	lsls	r2, r3, #5
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	4413      	add	r3, r2
 80062ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80062f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80062f8:	d122      	bne.n	8006340 <HCD_HC_OUT_IRQHandler+0x1f2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	015a      	lsls	r2, r3, #5
 80062fe:	693b      	ldr	r3, [r7, #16]
 8006300:	4413      	add	r3, r2
 8006302:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	68fa      	ldr	r2, [r7, #12]
 800630a:	0151      	lsls	r1, r2, #5
 800630c:	693a      	ldr	r2, [r7, #16]
 800630e:	440a      	add	r2, r1
 8006310:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006314:	f043 0302 	orr.w	r3, r3, #2
 8006318:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	68fa      	ldr	r2, [r7, #12]
 8006320:	b2d2      	uxtb	r2, r2
 8006322:	4611      	mov	r1, r2
 8006324:	4618      	mov	r0, r3
 8006326:	f004 fcae 	bl	800ac86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	015a      	lsls	r2, r3, #5
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	4413      	add	r3, r2
 8006332:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006336:	461a      	mov	r2, r3
 8006338:	f44f 7300 	mov.w	r3, #512	; 0x200
 800633c:	6093      	str	r3, [r2, #8]
}
 800633e:	e257      	b.n	80067f0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	015a      	lsls	r2, r3, #5
 8006344:	693b      	ldr	r3, [r7, #16]
 8006346:	4413      	add	r3, r2
 8006348:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800634c:	689b      	ldr	r3, [r3, #8]
 800634e:	f003 0301 	and.w	r3, r3, #1
 8006352:	2b01      	cmp	r3, #1
 8006354:	d135      	bne.n	80063c2 <HCD_HC_OUT_IRQHandler+0x274>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006356:	6879      	ldr	r1, [r7, #4]
 8006358:	68fa      	ldr	r2, [r7, #12]
 800635a:	4613      	mov	r3, r2
 800635c:	009b      	lsls	r3, r3, #2
 800635e:	4413      	add	r3, r2
 8006360:	00db      	lsls	r3, r3, #3
 8006362:	440b      	add	r3, r1
 8006364:	3358      	adds	r3, #88	; 0x58
 8006366:	2200      	movs	r2, #0
 8006368:	601a      	str	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	015a      	lsls	r2, r3, #5
 800636e:	693b      	ldr	r3, [r7, #16]
 8006370:	4413      	add	r3, r2
 8006372:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	0151      	lsls	r1, r2, #5
 800637c:	693a      	ldr	r2, [r7, #16]
 800637e:	440a      	add	r2, r1
 8006380:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006384:	f043 0302 	orr.w	r3, r3, #2
 8006388:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	68fa      	ldr	r2, [r7, #12]
 8006390:	b2d2      	uxtb	r2, r2
 8006392:	4611      	mov	r1, r2
 8006394:	4618      	mov	r0, r3
 8006396:	f004 fc76 	bl	800ac86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	015a      	lsls	r2, r3, #5
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	4413      	add	r3, r2
 80063a2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063a6:	461a      	mov	r2, r3
 80063a8:	2301      	movs	r3, #1
 80063aa:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 80063ac:	6879      	ldr	r1, [r7, #4]
 80063ae:	68fa      	ldr	r2, [r7, #12]
 80063b0:	4613      	mov	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	4413      	add	r3, r2
 80063b6:	00db      	lsls	r3, r3, #3
 80063b8:	440b      	add	r3, r1
 80063ba:	335d      	adds	r3, #93	; 0x5d
 80063bc:	2201      	movs	r2, #1
 80063be:	701a      	strb	r2, [r3, #0]
}
 80063c0:	e216      	b.n	80067f0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	015a      	lsls	r2, r3, #5
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	4413      	add	r3, r2
 80063ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	f003 0308 	and.w	r3, r3, #8
 80063d4:	2b08      	cmp	r3, #8
 80063d6:	d12b      	bne.n	8006430 <HCD_HC_OUT_IRQHandler+0x2e2>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	015a      	lsls	r2, r3, #5
 80063dc:	693b      	ldr	r3, [r7, #16]
 80063de:	4413      	add	r3, r2
 80063e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063e4:	461a      	mov	r2, r3
 80063e6:	2308      	movs	r3, #8
 80063e8:	6093      	str	r3, [r2, #8]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	015a      	lsls	r2, r3, #5
 80063ee:	693b      	ldr	r3, [r7, #16]
 80063f0:	4413      	add	r3, r2
 80063f2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063f6:	68db      	ldr	r3, [r3, #12]
 80063f8:	68fa      	ldr	r2, [r7, #12]
 80063fa:	0151      	lsls	r1, r2, #5
 80063fc:	693a      	ldr	r2, [r7, #16]
 80063fe:	440a      	add	r2, r1
 8006400:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006404:	f043 0302 	orr.w	r3, r3, #2
 8006408:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	68fa      	ldr	r2, [r7, #12]
 8006410:	b2d2      	uxtb	r2, r2
 8006412:	4611      	mov	r1, r2
 8006414:	4618      	mov	r0, r3
 8006416:	f004 fc36 	bl	800ac86 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_STALL;
 800641a:	6879      	ldr	r1, [r7, #4]
 800641c:	68fa      	ldr	r2, [r7, #12]
 800641e:	4613      	mov	r3, r2
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	4413      	add	r3, r2
 8006424:	00db      	lsls	r3, r3, #3
 8006426:	440b      	add	r3, r1
 8006428:	335d      	adds	r3, #93	; 0x5d
 800642a:	2205      	movs	r2, #5
 800642c:	701a      	strb	r2, [r3, #0]
}
 800642e:	e1df      	b.n	80067f0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	015a      	lsls	r2, r3, #5
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	4413      	add	r3, r2
 8006438:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	f003 0310 	and.w	r3, r3, #16
 8006442:	2b10      	cmp	r3, #16
 8006444:	d135      	bne.n	80064b2 <HCD_HC_OUT_IRQHandler+0x364>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8006446:	6879      	ldr	r1, [r7, #4]
 8006448:	68fa      	ldr	r2, [r7, #12]
 800644a:	4613      	mov	r3, r2
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	4413      	add	r3, r2
 8006450:	00db      	lsls	r3, r3, #3
 8006452:	440b      	add	r3, r1
 8006454:	3358      	adds	r3, #88	; 0x58
 8006456:	2200      	movs	r2, #0
 8006458:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 800645a:	6879      	ldr	r1, [r7, #4]
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	4613      	mov	r3, r2
 8006460:	009b      	lsls	r3, r3, #2
 8006462:	4413      	add	r3, r2
 8006464:	00db      	lsls	r3, r3, #3
 8006466:	440b      	add	r3, r1
 8006468:	335d      	adds	r3, #93	; 0x5d
 800646a:	2203      	movs	r2, #3
 800646c:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	015a      	lsls	r2, r3, #5
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	4413      	add	r3, r2
 8006476:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	68fa      	ldr	r2, [r7, #12]
 800647e:	0151      	lsls	r1, r2, #5
 8006480:	693a      	ldr	r2, [r7, #16]
 8006482:	440a      	add	r2, r1
 8006484:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006488:	f043 0302 	orr.w	r3, r3, #2
 800648c:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68fa      	ldr	r2, [r7, #12]
 8006494:	b2d2      	uxtb	r2, r2
 8006496:	4611      	mov	r1, r2
 8006498:	4618      	mov	r0, r3
 800649a:	f004 fbf4 	bl	800ac86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	015a      	lsls	r2, r3, #5
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	4413      	add	r3, r2
 80064a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064aa:	461a      	mov	r2, r3
 80064ac:	2310      	movs	r3, #16
 80064ae:	6093      	str	r3, [r2, #8]
}
 80064b0:	e19e      	b.n	80067f0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	015a      	lsls	r2, r3, #5
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	4413      	add	r3, r2
 80064ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064c4:	2b80      	cmp	r3, #128	; 0x80
 80064c6:	d12b      	bne.n	8006520 <HCD_HC_OUT_IRQHandler+0x3d2>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	015a      	lsls	r2, r3, #5
 80064cc:	693b      	ldr	r3, [r7, #16]
 80064ce:	4413      	add	r3, r2
 80064d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064d4:	68db      	ldr	r3, [r3, #12]
 80064d6:	68fa      	ldr	r2, [r7, #12]
 80064d8:	0151      	lsls	r1, r2, #5
 80064da:	693a      	ldr	r2, [r7, #16]
 80064dc:	440a      	add	r2, r1
 80064de:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064e2:	f043 0302 	orr.w	r3, r3, #2
 80064e6:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68fa      	ldr	r2, [r7, #12]
 80064ee:	b2d2      	uxtb	r2, r2
 80064f0:	4611      	mov	r1, r2
 80064f2:	4618      	mov	r0, r3
 80064f4:	f004 fbc7 	bl	800ac86 <USB_HC_Halt>
    hhcd->hc[ch_num].state = HC_XACTERR;
 80064f8:	6879      	ldr	r1, [r7, #4]
 80064fa:	68fa      	ldr	r2, [r7, #12]
 80064fc:	4613      	mov	r3, r2
 80064fe:	009b      	lsls	r3, r3, #2
 8006500:	4413      	add	r3, r2
 8006502:	00db      	lsls	r3, r3, #3
 8006504:	440b      	add	r3, r1
 8006506:	335d      	adds	r3, #93	; 0x5d
 8006508:	2206      	movs	r2, #6
 800650a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	015a      	lsls	r2, r3, #5
 8006510:	693b      	ldr	r3, [r7, #16]
 8006512:	4413      	add	r3, r2
 8006514:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006518:	461a      	mov	r2, r3
 800651a:	2380      	movs	r3, #128	; 0x80
 800651c:	6093      	str	r3, [r2, #8]
}
 800651e:	e167      	b.n	80067f0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	015a      	lsls	r2, r3, #5
 8006524:	693b      	ldr	r3, [r7, #16]
 8006526:	4413      	add	r3, r2
 8006528:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800652c:	689b      	ldr	r3, [r3, #8]
 800652e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006532:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006536:	d135      	bne.n	80065a4 <HCD_HC_OUT_IRQHandler+0x456>
    __HAL_HCD_UNMASK_HALT_HC_INT(ch_num);
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	015a      	lsls	r2, r3, #5
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	4413      	add	r3, r2
 8006540:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006544:	68db      	ldr	r3, [r3, #12]
 8006546:	68fa      	ldr	r2, [r7, #12]
 8006548:	0151      	lsls	r1, r2, #5
 800654a:	693a      	ldr	r2, [r7, #16]
 800654c:	440a      	add	r2, r1
 800654e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006552:	f043 0302 	orr.w	r3, r3, #2
 8006556:	60d3      	str	r3, [r2, #12]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	b2d2      	uxtb	r2, r2
 8006560:	4611      	mov	r1, r2
 8006562:	4618      	mov	r0, r3
 8006564:	f004 fb8f 	bl	800ac86 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	015a      	lsls	r2, r3, #5
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	4413      	add	r3, r2
 8006570:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006574:	461a      	mov	r2, r3
 8006576:	2310      	movs	r3, #16
 8006578:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	015a      	lsls	r2, r3, #5
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	4413      	add	r3, r2
 8006582:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006586:	461a      	mov	r2, r3
 8006588:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800658c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800658e:	6879      	ldr	r1, [r7, #4]
 8006590:	68fa      	ldr	r2, [r7, #12]
 8006592:	4613      	mov	r3, r2
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	4413      	add	r3, r2
 8006598:	00db      	lsls	r3, r3, #3
 800659a:	440b      	add	r3, r1
 800659c:	335d      	adds	r3, #93	; 0x5d
 800659e:	2208      	movs	r2, #8
 80065a0:	701a      	strb	r2, [r3, #0]
}
 80065a2:	e125      	b.n	80067f0 <HCD_HC_OUT_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	015a      	lsls	r2, r3, #5
 80065a8:	693b      	ldr	r3, [r7, #16]
 80065aa:	4413      	add	r3, r2
 80065ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	f003 0302 	and.w	r3, r3, #2
 80065b6:	2b02      	cmp	r3, #2
 80065b8:	f040 811a 	bne.w	80067f0 <HCD_HC_OUT_IRQHandler+0x6a2>
    __HAL_HCD_MASK_HALT_HC_INT(ch_num);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	015a      	lsls	r2, r3, #5
 80065c0:	693b      	ldr	r3, [r7, #16]
 80065c2:	4413      	add	r3, r2
 80065c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065c8:	68db      	ldr	r3, [r3, #12]
 80065ca:	68fa      	ldr	r2, [r7, #12]
 80065cc:	0151      	lsls	r1, r2, #5
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	440a      	add	r2, r1
 80065d2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80065d6:	f023 0302 	bic.w	r3, r3, #2
 80065da:	60d3      	str	r3, [r2, #12]
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80065dc:	6879      	ldr	r1, [r7, #4]
 80065de:	68fa      	ldr	r2, [r7, #12]
 80065e0:	4613      	mov	r3, r2
 80065e2:	009b      	lsls	r3, r3, #2
 80065e4:	4413      	add	r3, r2
 80065e6:	00db      	lsls	r3, r3, #3
 80065e8:	440b      	add	r3, r1
 80065ea:	335d      	adds	r3, #93	; 0x5d
 80065ec:	781b      	ldrb	r3, [r3, #0]
 80065ee:	2b01      	cmp	r3, #1
 80065f0:	d137      	bne.n	8006662 <HCD_HC_OUT_IRQHandler+0x514>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80065f2:	6879      	ldr	r1, [r7, #4]
 80065f4:	68fa      	ldr	r2, [r7, #12]
 80065f6:	4613      	mov	r3, r2
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	4413      	add	r3, r2
 80065fc:	00db      	lsls	r3, r3, #3
 80065fe:	440b      	add	r3, r1
 8006600:	335c      	adds	r3, #92	; 0x5c
 8006602:	2201      	movs	r2, #1
 8006604:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8006606:	6879      	ldr	r1, [r7, #4]
 8006608:	68fa      	ldr	r2, [r7, #12]
 800660a:	4613      	mov	r3, r2
 800660c:	009b      	lsls	r3, r3, #2
 800660e:	4413      	add	r3, r2
 8006610:	00db      	lsls	r3, r3, #3
 8006612:	440b      	add	r3, r1
 8006614:	333f      	adds	r3, #63	; 0x3f
 8006616:	781b      	ldrb	r3, [r3, #0]
 8006618:	2b02      	cmp	r3, #2
 800661a:	d00b      	beq.n	8006634 <HCD_HC_OUT_IRQHandler+0x4e6>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 800661c:	6879      	ldr	r1, [r7, #4]
 800661e:	68fa      	ldr	r2, [r7, #12]
 8006620:	4613      	mov	r3, r2
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	4413      	add	r3, r2
 8006626:	00db      	lsls	r3, r3, #3
 8006628:	440b      	add	r3, r1
 800662a:	333f      	adds	r3, #63	; 0x3f
 800662c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800662e:	2b03      	cmp	r3, #3
 8006630:	f040 80c5 	bne.w	80067be <HCD_HC_OUT_IRQHandler+0x670>
        hhcd->hc[ch_num].toggle_out ^= 1U;
 8006634:	6879      	ldr	r1, [r7, #4]
 8006636:	68fa      	ldr	r2, [r7, #12]
 8006638:	4613      	mov	r3, r2
 800663a:	009b      	lsls	r3, r3, #2
 800663c:	4413      	add	r3, r2
 800663e:	00db      	lsls	r3, r3, #3
 8006640:	440b      	add	r3, r1
 8006642:	3351      	adds	r3, #81	; 0x51
 8006644:	781b      	ldrb	r3, [r3, #0]
 8006646:	f083 0301 	eor.w	r3, r3, #1
 800664a:	b2d8      	uxtb	r0, r3
 800664c:	6879      	ldr	r1, [r7, #4]
 800664e:	68fa      	ldr	r2, [r7, #12]
 8006650:	4613      	mov	r3, r2
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	4413      	add	r3, r2
 8006656:	00db      	lsls	r3, r3, #3
 8006658:	440b      	add	r3, r1
 800665a:	3351      	adds	r3, #81	; 0x51
 800665c:	4602      	mov	r2, r0
 800665e:	701a      	strb	r2, [r3, #0]
 8006660:	e0ad      	b.n	80067be <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8006662:	6879      	ldr	r1, [r7, #4]
 8006664:	68fa      	ldr	r2, [r7, #12]
 8006666:	4613      	mov	r3, r2
 8006668:	009b      	lsls	r3, r3, #2
 800666a:	4413      	add	r3, r2
 800666c:	00db      	lsls	r3, r3, #3
 800666e:	440b      	add	r3, r1
 8006670:	335d      	adds	r3, #93	; 0x5d
 8006672:	781b      	ldrb	r3, [r3, #0]
 8006674:	2b03      	cmp	r3, #3
 8006676:	d10a      	bne.n	800668e <HCD_HC_OUT_IRQHandler+0x540>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006678:	6879      	ldr	r1, [r7, #4]
 800667a:	68fa      	ldr	r2, [r7, #12]
 800667c:	4613      	mov	r3, r2
 800667e:	009b      	lsls	r3, r3, #2
 8006680:	4413      	add	r3, r2
 8006682:	00db      	lsls	r3, r3, #3
 8006684:	440b      	add	r3, r1
 8006686:	335c      	adds	r3, #92	; 0x5c
 8006688:	2202      	movs	r2, #2
 800668a:	701a      	strb	r2, [r3, #0]
 800668c:	e097      	b.n	80067be <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 800668e:	6879      	ldr	r1, [r7, #4]
 8006690:	68fa      	ldr	r2, [r7, #12]
 8006692:	4613      	mov	r3, r2
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	4413      	add	r3, r2
 8006698:	00db      	lsls	r3, r3, #3
 800669a:	440b      	add	r3, r1
 800669c:	335d      	adds	r3, #93	; 0x5d
 800669e:	781b      	ldrb	r3, [r3, #0]
 80066a0:	2b04      	cmp	r3, #4
 80066a2:	d10a      	bne.n	80066ba <HCD_HC_OUT_IRQHandler+0x56c>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 80066a4:	6879      	ldr	r1, [r7, #4]
 80066a6:	68fa      	ldr	r2, [r7, #12]
 80066a8:	4613      	mov	r3, r2
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	4413      	add	r3, r2
 80066ae:	00db      	lsls	r3, r3, #3
 80066b0:	440b      	add	r3, r1
 80066b2:	335c      	adds	r3, #92	; 0x5c
 80066b4:	2202      	movs	r2, #2
 80066b6:	701a      	strb	r2, [r3, #0]
 80066b8:	e081      	b.n	80067be <HCD_HC_OUT_IRQHandler+0x670>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80066ba:	6879      	ldr	r1, [r7, #4]
 80066bc:	68fa      	ldr	r2, [r7, #12]
 80066be:	4613      	mov	r3, r2
 80066c0:	009b      	lsls	r3, r3, #2
 80066c2:	4413      	add	r3, r2
 80066c4:	00db      	lsls	r3, r3, #3
 80066c6:	440b      	add	r3, r1
 80066c8:	335d      	adds	r3, #93	; 0x5d
 80066ca:	781b      	ldrb	r3, [r3, #0]
 80066cc:	2b05      	cmp	r3, #5
 80066ce:	d10a      	bne.n	80066e6 <HCD_HC_OUT_IRQHandler+0x598>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 80066d0:	6879      	ldr	r1, [r7, #4]
 80066d2:	68fa      	ldr	r2, [r7, #12]
 80066d4:	4613      	mov	r3, r2
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	4413      	add	r3, r2
 80066da:	00db      	lsls	r3, r3, #3
 80066dc:	440b      	add	r3, r1
 80066de:	335c      	adds	r3, #92	; 0x5c
 80066e0:	2205      	movs	r2, #5
 80066e2:	701a      	strb	r2, [r3, #0]
 80066e4:	e06b      	b.n	80067be <HCD_HC_OUT_IRQHandler+0x670>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 80066e6:	6879      	ldr	r1, [r7, #4]
 80066e8:	68fa      	ldr	r2, [r7, #12]
 80066ea:	4613      	mov	r3, r2
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	4413      	add	r3, r2
 80066f0:	00db      	lsls	r3, r3, #3
 80066f2:	440b      	add	r3, r1
 80066f4:	335d      	adds	r3, #93	; 0x5d
 80066f6:	781b      	ldrb	r3, [r3, #0]
 80066f8:	2b06      	cmp	r3, #6
 80066fa:	d00a      	beq.n	8006712 <HCD_HC_OUT_IRQHandler+0x5c4>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 80066fc:	6879      	ldr	r1, [r7, #4]
 80066fe:	68fa      	ldr	r2, [r7, #12]
 8006700:	4613      	mov	r3, r2
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	4413      	add	r3, r2
 8006706:	00db      	lsls	r3, r3, #3
 8006708:	440b      	add	r3, r1
 800670a:	335d      	adds	r3, #93	; 0x5d
 800670c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800670e:	2b08      	cmp	r3, #8
 8006710:	d155      	bne.n	80067be <HCD_HC_OUT_IRQHandler+0x670>
      hhcd->hc[ch_num].ErrCnt++;
 8006712:	6879      	ldr	r1, [r7, #4]
 8006714:	68fa      	ldr	r2, [r7, #12]
 8006716:	4613      	mov	r3, r2
 8006718:	009b      	lsls	r3, r3, #2
 800671a:	4413      	add	r3, r2
 800671c:	00db      	lsls	r3, r3, #3
 800671e:	440b      	add	r3, r1
 8006720:	3358      	adds	r3, #88	; 0x58
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	1c59      	adds	r1, r3, #1
 8006726:	6878      	ldr	r0, [r7, #4]
 8006728:	68fa      	ldr	r2, [r7, #12]
 800672a:	4613      	mov	r3, r2
 800672c:	009b      	lsls	r3, r3, #2
 800672e:	4413      	add	r3, r2
 8006730:	00db      	lsls	r3, r3, #3
 8006732:	4403      	add	r3, r0
 8006734:	3358      	adds	r3, #88	; 0x58
 8006736:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 3U)
 8006738:	6879      	ldr	r1, [r7, #4]
 800673a:	68fa      	ldr	r2, [r7, #12]
 800673c:	4613      	mov	r3, r2
 800673e:	009b      	lsls	r3, r3, #2
 8006740:	4413      	add	r3, r2
 8006742:	00db      	lsls	r3, r3, #3
 8006744:	440b      	add	r3, r1
 8006746:	3358      	adds	r3, #88	; 0x58
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	2b03      	cmp	r3, #3
 800674c:	d914      	bls.n	8006778 <HCD_HC_OUT_IRQHandler+0x62a>
        hhcd->hc[ch_num].ErrCnt = 0U;
 800674e:	6879      	ldr	r1, [r7, #4]
 8006750:	68fa      	ldr	r2, [r7, #12]
 8006752:	4613      	mov	r3, r2
 8006754:	009b      	lsls	r3, r3, #2
 8006756:	4413      	add	r3, r2
 8006758:	00db      	lsls	r3, r3, #3
 800675a:	440b      	add	r3, r1
 800675c:	3358      	adds	r3, #88	; 0x58
 800675e:	2200      	movs	r2, #0
 8006760:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8006762:	6879      	ldr	r1, [r7, #4]
 8006764:	68fa      	ldr	r2, [r7, #12]
 8006766:	4613      	mov	r3, r2
 8006768:	009b      	lsls	r3, r3, #2
 800676a:	4413      	add	r3, r2
 800676c:	00db      	lsls	r3, r3, #3
 800676e:	440b      	add	r3, r1
 8006770:	335c      	adds	r3, #92	; 0x5c
 8006772:	2204      	movs	r2, #4
 8006774:	701a      	strb	r2, [r3, #0]
 8006776:	e009      	b.n	800678c <HCD_HC_OUT_IRQHandler+0x63e>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8006778:	6879      	ldr	r1, [r7, #4]
 800677a:	68fa      	ldr	r2, [r7, #12]
 800677c:	4613      	mov	r3, r2
 800677e:	009b      	lsls	r3, r3, #2
 8006780:	4413      	add	r3, r2
 8006782:	00db      	lsls	r3, r3, #3
 8006784:	440b      	add	r3, r1
 8006786:	335c      	adds	r3, #92	; 0x5c
 8006788:	2202      	movs	r2, #2
 800678a:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 800678c:	68fb      	ldr	r3, [r7, #12]
 800678e:	015a      	lsls	r2, r3, #5
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	4413      	add	r3, r2
 8006794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80067a2:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 80067a4:	68bb      	ldr	r3, [r7, #8]
 80067a6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80067aa:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	015a      	lsls	r2, r3, #5
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	4413      	add	r3, r2
 80067b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067b8:	461a      	mov	r2, r3
 80067ba:	68bb      	ldr	r3, [r7, #8]
 80067bc:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	015a      	lsls	r2, r3, #5
 80067c2:	693b      	ldr	r3, [r7, #16]
 80067c4:	4413      	add	r3, r2
 80067c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80067ca:	461a      	mov	r2, r3
 80067cc:	2302      	movs	r3, #2
 80067ce:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	b2d8      	uxtb	r0, r3
 80067d4:	6879      	ldr	r1, [r7, #4]
 80067d6:	68fa      	ldr	r2, [r7, #12]
 80067d8:	4613      	mov	r3, r2
 80067da:	009b      	lsls	r3, r3, #2
 80067dc:	4413      	add	r3, r2
 80067de:	00db      	lsls	r3, r3, #3
 80067e0:	440b      	add	r3, r1
 80067e2:	335c      	adds	r3, #92	; 0x5c
 80067e4:	781b      	ldrb	r3, [r3, #0]
 80067e6:	461a      	mov	r2, r3
 80067e8:	4601      	mov	r1, r0
 80067ea:	6878      	ldr	r0, [r7, #4]
 80067ec:	f005 fcfc 	bl	800c1e8 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80067f0:	bf00      	nop
 80067f2:	3718      	adds	r7, #24
 80067f4:	46bd      	mov	sp, r7
 80067f6:	bd80      	pop	{r7, pc}

080067f8 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80067f8:	b580      	push	{r7, lr}
 80067fa:	b08a      	sub	sp, #40	; 0x28
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006808:	623b      	str	r3, [r7, #32]
  uint32_t pktcnt;
  uint32_t temp;
  uint32_t tmpreg;
  uint32_t ch_num;

  temp = hhcd->Instance->GRXSTSP;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	6a1b      	ldr	r3, [r3, #32]
 8006810:	61fb      	str	r3, [r7, #28]
  ch_num = temp & USB_OTG_GRXSTSP_EPNUM;
 8006812:	69fb      	ldr	r3, [r7, #28]
 8006814:	f003 030f 	and.w	r3, r3, #15
 8006818:	61bb      	str	r3, [r7, #24]
  pktsts = (temp & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800681a:	69fb      	ldr	r3, [r7, #28]
 800681c:	0c5b      	lsrs	r3, r3, #17
 800681e:	f003 030f 	and.w	r3, r3, #15
 8006822:	617b      	str	r3, [r7, #20]
  pktcnt = (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006824:	69fb      	ldr	r3, [r7, #28]
 8006826:	091b      	lsrs	r3, r3, #4
 8006828:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800682c:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	2b02      	cmp	r3, #2
 8006832:	d003      	beq.n	800683c <HCD_RXQLVL_IRQHandler+0x44>
 8006834:	2b05      	cmp	r3, #5
 8006836:	f000 8082 	beq.w	800693e <HCD_RXQLVL_IRQHandler+0x146>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800683a:	e083      	b.n	8006944 <HCD_RXQLVL_IRQHandler+0x14c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d07f      	beq.n	8006942 <HCD_RXQLVL_IRQHandler+0x14a>
 8006842:	6879      	ldr	r1, [r7, #4]
 8006844:	69ba      	ldr	r2, [r7, #24]
 8006846:	4613      	mov	r3, r2
 8006848:	009b      	lsls	r3, r3, #2
 800684a:	4413      	add	r3, r2
 800684c:	00db      	lsls	r3, r3, #3
 800684e:	440b      	add	r3, r1
 8006850:	3344      	adds	r3, #68	; 0x44
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	2b00      	cmp	r3, #0
 8006856:	d074      	beq.n	8006942 <HCD_RXQLVL_IRQHandler+0x14a>
        (void)USB_ReadPacket(hhcd->Instance, hhcd->hc[ch_num].xfer_buff, (uint16_t)pktcnt);
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6818      	ldr	r0, [r3, #0]
 800685c:	6879      	ldr	r1, [r7, #4]
 800685e:	69ba      	ldr	r2, [r7, #24]
 8006860:	4613      	mov	r3, r2
 8006862:	009b      	lsls	r3, r3, #2
 8006864:	4413      	add	r3, r2
 8006866:	00db      	lsls	r3, r3, #3
 8006868:	440b      	add	r3, r1
 800686a:	3344      	adds	r3, #68	; 0x44
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	693a      	ldr	r2, [r7, #16]
 8006870:	b292      	uxth	r2, r2
 8006872:	4619      	mov	r1, r3
 8006874:	f003 fe83 	bl	800a57e <USB_ReadPacket>
        hhcd->hc[ch_num].xfer_buff += pktcnt;
 8006878:	6879      	ldr	r1, [r7, #4]
 800687a:	69ba      	ldr	r2, [r7, #24]
 800687c:	4613      	mov	r3, r2
 800687e:	009b      	lsls	r3, r3, #2
 8006880:	4413      	add	r3, r2
 8006882:	00db      	lsls	r3, r3, #3
 8006884:	440b      	add	r3, r1
 8006886:	3344      	adds	r3, #68	; 0x44
 8006888:	681a      	ldr	r2, [r3, #0]
 800688a:	693b      	ldr	r3, [r7, #16]
 800688c:	18d1      	adds	r1, r2, r3
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	69ba      	ldr	r2, [r7, #24]
 8006892:	4613      	mov	r3, r2
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	4413      	add	r3, r2
 8006898:	00db      	lsls	r3, r3, #3
 800689a:	4403      	add	r3, r0
 800689c:	3344      	adds	r3, #68	; 0x44
 800689e:	6019      	str	r1, [r3, #0]
        hhcd->hc[ch_num].xfer_count  += pktcnt;
 80068a0:	6879      	ldr	r1, [r7, #4]
 80068a2:	69ba      	ldr	r2, [r7, #24]
 80068a4:	4613      	mov	r3, r2
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	4413      	add	r3, r2
 80068aa:	00db      	lsls	r3, r3, #3
 80068ac:	440b      	add	r3, r1
 80068ae:	334c      	adds	r3, #76	; 0x4c
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	693b      	ldr	r3, [r7, #16]
 80068b4:	18d1      	adds	r1, r2, r3
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	69ba      	ldr	r2, [r7, #24]
 80068ba:	4613      	mov	r3, r2
 80068bc:	009b      	lsls	r3, r3, #2
 80068be:	4413      	add	r3, r2
 80068c0:	00db      	lsls	r3, r3, #3
 80068c2:	4403      	add	r3, r0
 80068c4:	334c      	adds	r3, #76	; 0x4c
 80068c6:	6019      	str	r1, [r3, #0]
        if ((USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) > 0U)
 80068c8:	69bb      	ldr	r3, [r7, #24]
 80068ca:	015a      	lsls	r2, r3, #5
 80068cc:	6a3b      	ldr	r3, [r7, #32]
 80068ce:	4413      	add	r3, r2
 80068d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068d4:	691a      	ldr	r2, [r3, #16]
 80068d6:	4b1d      	ldr	r3, [pc, #116]	; (800694c <HCD_RXQLVL_IRQHandler+0x154>)
 80068d8:	4013      	ands	r3, r2
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d031      	beq.n	8006942 <HCD_RXQLVL_IRQHandler+0x14a>
          tmpreg = USBx_HC(ch_num)->HCCHAR;
 80068de:	69bb      	ldr	r3, [r7, #24]
 80068e0:	015a      	lsls	r2, r3, #5
 80068e2:	6a3b      	ldr	r3, [r7, #32]
 80068e4:	4413      	add	r3, r2
 80068e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80068f4:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80068fc:	60fb      	str	r3, [r7, #12]
          USBx_HC(ch_num)->HCCHAR = tmpreg;
 80068fe:	69bb      	ldr	r3, [r7, #24]
 8006900:	015a      	lsls	r2, r3, #5
 8006902:	6a3b      	ldr	r3, [r7, #32]
 8006904:	4413      	add	r3, r2
 8006906:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800690a:	461a      	mov	r2, r3
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	6013      	str	r3, [r2, #0]
          hhcd->hc[ch_num].toggle_in ^= 1U;
 8006910:	6879      	ldr	r1, [r7, #4]
 8006912:	69ba      	ldr	r2, [r7, #24]
 8006914:	4613      	mov	r3, r2
 8006916:	009b      	lsls	r3, r3, #2
 8006918:	4413      	add	r3, r2
 800691a:	00db      	lsls	r3, r3, #3
 800691c:	440b      	add	r3, r1
 800691e:	3350      	adds	r3, #80	; 0x50
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	f083 0301 	eor.w	r3, r3, #1
 8006926:	b2d8      	uxtb	r0, r3
 8006928:	6879      	ldr	r1, [r7, #4]
 800692a:	69ba      	ldr	r2, [r7, #24]
 800692c:	4613      	mov	r3, r2
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	4413      	add	r3, r2
 8006932:	00db      	lsls	r3, r3, #3
 8006934:	440b      	add	r3, r1
 8006936:	3350      	adds	r3, #80	; 0x50
 8006938:	4602      	mov	r2, r0
 800693a:	701a      	strb	r2, [r3, #0]
      break;
 800693c:	e001      	b.n	8006942 <HCD_RXQLVL_IRQHandler+0x14a>
      break;
 800693e:	bf00      	nop
 8006940:	e000      	b.n	8006944 <HCD_RXQLVL_IRQHandler+0x14c>
      break;
 8006942:	bf00      	nop
  }
}
 8006944:	bf00      	nop
 8006946:	3728      	adds	r7, #40	; 0x28
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}
 800694c:	1ff80000 	.word	0x1ff80000

08006950 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b086      	sub	sp, #24
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800695e:	697b      	ldr	r3, [r7, #20]
 8006960:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0, hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8006962:	693b      	ldr	r3, [r7, #16]
 8006964:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800696c:	693b      	ldr	r3, [r7, #16]
 800696e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800697c:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f003 0302 	and.w	r3, r3, #2
 8006984:	2b02      	cmp	r3, #2
 8006986:	d113      	bne.n	80069b0 <HCD_Port_IRQHandler+0x60>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	f003 0301 	and.w	r3, r3, #1
 800698e:	2b01      	cmp	r3, #1
 8006990:	d10a      	bne.n	80069a8 <HCD_Port_IRQHandler+0x58>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	699a      	ldr	r2, [r3, #24]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80069a0:	619a      	str	r2, [r3, #24]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f005 fc04 	bl	800c1b0 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup  |= USB_OTG_HPRT_PCDET;
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	f043 0302 	orr.w	r3, r3, #2
 80069ae:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f003 0308 	and.w	r3, r3, #8
 80069b6:	2b08      	cmp	r3, #8
 80069b8:	d147      	bne.n	8006a4a <HCD_Port_IRQHandler+0xfa>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 80069ba:	68bb      	ldr	r3, [r7, #8]
 80069bc:	f043 0308 	orr.w	r3, r3, #8
 80069c0:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	f003 0304 	and.w	r3, r3, #4
 80069c8:	2b04      	cmp	r3, #4
 80069ca:	d129      	bne.n	8006a20 <HCD_Port_IRQHandler+0xd0>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	699b      	ldr	r3, [r3, #24]
 80069d0:	2b02      	cmp	r3, #2
 80069d2:	d113      	bne.n	80069fc <HCD_Port_IRQHandler+0xac>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 80069da:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80069de:	d106      	bne.n	80069ee <HCD_Port_IRQHandler+0x9e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	2102      	movs	r1, #2
 80069e6:	4618      	mov	r0, r3
 80069e8:	f003 fec6 	bl	800a778 <USB_InitFSLSPClkSel>
 80069ec:	e011      	b.n	8006a12 <HCD_Port_IRQHandler+0xc2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	2101      	movs	r1, #1
 80069f4:	4618      	mov	r0, r3
 80069f6:	f003 febf 	bl	800a778 <USB_InitFSLSPClkSel>
 80069fa:	e00a      	b.n	8006a12 <HCD_Port_IRQHandler+0xc2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	2b01      	cmp	r3, #1
 8006a02:	d106      	bne.n	8006a12 <HCD_Port_IRQHandler+0xc2>
        {
          USBx_HOST->HFIR = 60000U;
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8006a10:	6053      	str	r3, [r2, #4]
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f005 fbf6 	bl	800c204 <HAL_HCD_PortEnabled_Callback>
      HAL_HCD_Connect_Callback(hhcd);
 8006a18:	6878      	ldr	r0, [r7, #4]
 8006a1a:	f005 fbc9 	bl	800c1b0 <HAL_HCD_Connect_Callback>
 8006a1e:	e014      	b.n	8006a4a <HCD_Port_IRQHandler+0xfa>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f005 fbfd 	bl	800c220 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      /* Cleanup HPRT */
      USBx_HPRT0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	693a      	ldr	r2, [r7, #16]
 8006a30:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8006a34:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8006a38:	6013      	str	r3, [r2, #0]
                      USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_DISCINT);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	699a      	ldr	r2, [r3, #24]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006a48:	619a      	str	r2, [r3, #24]
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	f003 0320 	and.w	r3, r3, #32
 8006a50:	2b20      	cmp	r3, #32
 8006a52:	d103      	bne.n	8006a5c <HCD_Port_IRQHandler+0x10c>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	f043 0320 	orr.w	r3, r3, #32
 8006a5a:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8006a5c:	693b      	ldr	r3, [r7, #16]
 8006a5e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006a62:	461a      	mov	r2, r3
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	6013      	str	r3, [r2, #0]
}
 8006a68:	bf00      	nop
 8006a6a:	3718      	adds	r7, #24
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b082      	sub	sp, #8
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d101      	bne.n	8006a82 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a7e:	2301      	movs	r3, #1
 8006a80:	e081      	b.n	8006b86 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a88:	b2db      	uxtb	r3, r3
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d106      	bne.n	8006a9c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f7fb fa00 	bl	8001e9c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2224      	movs	r2, #36	; 0x24
 8006aa0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f022 0201 	bic.w	r2, r2, #1
 8006ab2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	685a      	ldr	r2, [r3, #4]
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006ac0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	689a      	ldr	r2, [r3, #8]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006ad0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	68db      	ldr	r3, [r3, #12]
 8006ad6:	2b01      	cmp	r3, #1
 8006ad8:	d107      	bne.n	8006aea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	689a      	ldr	r2, [r3, #8]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ae6:	609a      	str	r2, [r3, #8]
 8006ae8:	e006      	b.n	8006af8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	689a      	ldr	r2, [r3, #8]
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006af6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	68db      	ldr	r3, [r3, #12]
 8006afc:	2b02      	cmp	r3, #2
 8006afe:	d104      	bne.n	8006b0a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b08:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	685b      	ldr	r3, [r3, #4]
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	6812      	ldr	r2, [r2, #0]
 8006b14:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006b18:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006b1c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	68da      	ldr	r2, [r3, #12]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006b2c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	691a      	ldr	r2, [r3, #16]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	695b      	ldr	r3, [r3, #20]
 8006b36:	ea42 0103 	orr.w	r1, r2, r3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	021a      	lsls	r2, r3, #8
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	430a      	orrs	r2, r1
 8006b46:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	69d9      	ldr	r1, [r3, #28]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6a1a      	ldr	r2, [r3, #32]
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	430a      	orrs	r2, r1
 8006b56:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681a      	ldr	r2, [r3, #0]
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f042 0201 	orr.w	r2, r2, #1
 8006b66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	2200      	movs	r2, #0
 8006b6c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	2220      	movs	r2, #32
 8006b72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2200      	movs	r2, #0
 8006b80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006b84:	2300      	movs	r3, #0
}
 8006b86:	4618      	mov	r0, r3
 8006b88:	3708      	adds	r7, #8
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bd80      	pop	{r7, pc}

08006b8e <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006b8e:	b480      	push	{r7}
 8006b90:	b083      	sub	sp, #12
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
 8006b96:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b9e:	b2db      	uxtb	r3, r3
 8006ba0:	2b20      	cmp	r3, #32
 8006ba2:	d138      	bne.n	8006c16 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006baa:	2b01      	cmp	r3, #1
 8006bac:	d101      	bne.n	8006bb2 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006bae:	2302      	movs	r3, #2
 8006bb0:	e032      	b.n	8006c18 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	2201      	movs	r2, #1
 8006bb6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2224      	movs	r2, #36	; 0x24
 8006bbe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f022 0201 	bic.w	r2, r2, #1
 8006bd0:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	681a      	ldr	r2, [r3, #0]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006be0:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	6819      	ldr	r1, [r3, #0]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	683a      	ldr	r2, [r7, #0]
 8006bee:	430a      	orrs	r2, r1
 8006bf0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f042 0201 	orr.w	r2, r2, #1
 8006c00:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2220      	movs	r2, #32
 8006c06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	2200      	movs	r2, #0
 8006c0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006c12:	2300      	movs	r3, #0
 8006c14:	e000      	b.n	8006c18 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006c16:	2302      	movs	r3, #2
  }
}
 8006c18:	4618      	mov	r0, r3
 8006c1a:	370c      	adds	r7, #12
 8006c1c:	46bd      	mov	sp, r7
 8006c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c22:	4770      	bx	lr

08006c24 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b085      	sub	sp, #20
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c34:	b2db      	uxtb	r3, r3
 8006c36:	2b20      	cmp	r3, #32
 8006c38:	d139      	bne.n	8006cae <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006c40:	2b01      	cmp	r3, #1
 8006c42:	d101      	bne.n	8006c48 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006c44:	2302      	movs	r3, #2
 8006c46:	e033      	b.n	8006cb0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	2224      	movs	r2, #36	; 0x24
 8006c54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f022 0201 	bic.w	r2, r2, #1
 8006c66:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006c76:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	021b      	lsls	r3, r3, #8
 8006c7c:	68fa      	ldr	r2, [r7, #12]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	68fa      	ldr	r2, [r7, #12]
 8006c88:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	681a      	ldr	r2, [r3, #0]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f042 0201 	orr.w	r2, r2, #1
 8006c98:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2220      	movs	r2, #32
 8006c9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006caa:	2300      	movs	r3, #0
 8006cac:	e000      	b.n	8006cb0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006cae:	2302      	movs	r3, #2
  }
}
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	3714      	adds	r7, #20
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b086      	sub	sp, #24
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d101      	bne.n	8006cce <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	e0af      	b.n	8006e2e <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d106      	bne.n	8006ce8 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 8006ce2:	6878      	ldr	r0, [r7, #4]
 8006ce4:	f7fb f94e 	bl	8001f84 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2202      	movs	r2, #2
 8006cec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f022 0201 	bic.w	r2, r2, #1
 8006cfe:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006d00:	2300      	movs	r3, #0
 8006d02:	617b      	str	r3, [r7, #20]
 8006d04:	e00a      	b.n	8006d1c <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681a      	ldr	r2, [r3, #0]
 8006d0a:	697b      	ldr	r3, [r7, #20]
 8006d0c:	3304      	adds	r3, #4
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	4413      	add	r3, r2
 8006d12:	2200      	movs	r2, #0
 8006d14:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006d16:	697b      	ldr	r3, [r7, #20]
 8006d18:	3301      	adds	r3, #1
 8006d1a:	617b      	str	r3, [r7, #20]
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	2b0f      	cmp	r3, #15
 8006d20:	d9f1      	bls.n	8006d06 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	689a      	ldr	r2, [r3, #8]
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f042 0204 	orr.w	r2, r2, #4
 8006d30:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	685a      	ldr	r2, [r3, #4]
 8006d38:	4b3f      	ldr	r3, [pc, #252]	; (8006e38 <HAL_LCD_Init+0x17c>)
 8006d3a:	4013      	ands	r3, r2
 8006d3c:	687a      	ldr	r2, [r7, #4]
 8006d3e:	6851      	ldr	r1, [r2, #4]
 8006d40:	687a      	ldr	r2, [r7, #4]
 8006d42:	6892      	ldr	r2, [r2, #8]
 8006d44:	4311      	orrs	r1, r2
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006d4a:	4311      	orrs	r1, r2
 8006d4c:	687a      	ldr	r2, [r7, #4]
 8006d4e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8006d50:	4311      	orrs	r1, r2
 8006d52:	687a      	ldr	r2, [r7, #4]
 8006d54:	69d2      	ldr	r2, [r2, #28]
 8006d56:	4311      	orrs	r1, r2
 8006d58:	687a      	ldr	r2, [r7, #4]
 8006d5a:	6a12      	ldr	r2, [r2, #32]
 8006d5c:	4311      	orrs	r1, r2
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	6992      	ldr	r2, [r2, #24]
 8006d62:	4311      	orrs	r1, r2
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006d68:	4311      	orrs	r1, r2
 8006d6a:	687a      	ldr	r2, [r7, #4]
 8006d6c:	6812      	ldr	r2, [r2, #0]
 8006d6e:	430b      	orrs	r3, r1
 8006d70:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f000 f94c 	bl	8007010 <LCD_WaitForSynchro>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 8006d7c:	7cfb      	ldrb	r3, [r7, #19]
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d001      	beq.n	8006d86 <HAL_LCD_Init+0xca>
  {
    return status;
 8006d82:	7cfb      	ldrb	r3, [r7, #19]
 8006d84:	e053      	b.n	8006e2e <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	68da      	ldr	r2, [r3, #12]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	691b      	ldr	r3, [r3, #16]
 8006d98:	431a      	orrs	r2, r3
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	695b      	ldr	r3, [r3, #20]
 8006d9e:	431a      	orrs	r2, r3
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da4:	431a      	orrs	r2, r3
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	430a      	orrs	r2, r1
 8006dac:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f042 0201 	orr.w	r2, r2, #1
 8006dbc:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006dbe:	f7fc f9c5 	bl	800314c <HAL_GetTick>
 8006dc2:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006dc4:	e00c      	b.n	8006de0 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006dc6:	f7fc f9c1 	bl	800314c <HAL_GetTick>
 8006dca:	4602      	mov	r2, r0
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	1ad3      	subs	r3, r2, r3
 8006dd0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006dd4:	d904      	bls.n	8006de0 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2208      	movs	r2, #8
 8006dda:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006ddc:	2303      	movs	r3, #3
 8006dde:	e026      	b.n	8006e2e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	689b      	ldr	r3, [r3, #8]
 8006de6:	f003 0301 	and.w	r3, r3, #1
 8006dea:	2b01      	cmp	r3, #1
 8006dec:	d1eb      	bne.n	8006dc6 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006dee:	f7fc f9ad 	bl	800314c <HAL_GetTick>
 8006df2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006df4:	e00c      	b.n	8006e10 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006df6:	f7fc f9a9 	bl	800314c <HAL_GetTick>
 8006dfa:	4602      	mov	r2, r0
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	1ad3      	subs	r3, r2, r3
 8006e00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e04:	d904      	bls.n	8006e10 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2210      	movs	r2, #16
 8006e0a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8006e0c:	2303      	movs	r3, #3
 8006e0e:	e00e      	b.n	8006e2e <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	f003 0310 	and.w	r3, r3, #16
 8006e1a:	2b10      	cmp	r3, #16
 8006e1c:	d1eb      	bne.n	8006df6 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 8006e2c:	7cfb      	ldrb	r3, [r7, #19]
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3718      	adds	r7, #24
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}
 8006e36:	bf00      	nop
 8006e38:	fc00000e 	.word	0xfc00000e

08006e3c <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b086      	sub	sp, #24
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	60f8      	str	r0, [r7, #12]
 8006e44:	60b9      	str	r1, [r7, #8]
 8006e46:	607a      	str	r2, [r7, #4]
 8006e48:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e50:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8006e52:	7dfb      	ldrb	r3, [r7, #23]
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d002      	beq.n	8006e5e <HAL_LCD_Write+0x22>
 8006e58:	7dfb      	ldrb	r3, [r7, #23]
 8006e5a:	2b02      	cmp	r3, #2
 8006e5c:	d144      	bne.n	8006ee8 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e64:	b2db      	uxtb	r3, r3
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d12a      	bne.n	8006ec0 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	d101      	bne.n	8006e78 <HAL_LCD_Write+0x3c>
 8006e74:	2302      	movs	r3, #2
 8006e76:	e038      	b.n	8006eea <HAL_LCD_Write+0xae>
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2201      	movs	r2, #1
 8006e7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	2202      	movs	r2, #2
 8006e84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8006e88:	f7fc f960 	bl	800314c <HAL_GetTick>
 8006e8c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006e8e:	e010      	b.n	8006eb2 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006e90:	f7fc f95c 	bl	800314c <HAL_GetTick>
 8006e94:	4602      	mov	r2, r0
 8006e96:	693b      	ldr	r3, [r7, #16]
 8006e98:	1ad3      	subs	r3, r2, r3
 8006e9a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006e9e:	d908      	bls.n	8006eb2 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	2202      	movs	r2, #2
 8006ea4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8006eae:	2303      	movs	r3, #3
 8006eb0:	e01b      	b.n	8006eea <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	689b      	ldr	r3, [r3, #8]
 8006eb8:	f003 0304 	and.w	r3, r3, #4
 8006ebc:	2b04      	cmp	r3, #4
 8006ebe:	d0e7      	beq.n	8006e90 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	681a      	ldr	r2, [r3, #0]
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	3304      	adds	r3, #4
 8006ec8:	009b      	lsls	r3, r3, #2
 8006eca:	4413      	add	r3, r2
 8006ecc:	685a      	ldr	r2, [r3, #4]
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	401a      	ands	r2, r3
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	6819      	ldr	r1, [r3, #0]
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	431a      	orrs	r2, r3
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	3304      	adds	r3, #4
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	440b      	add	r3, r1
 8006ee2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8006ee4:	2300      	movs	r3, #0
 8006ee6:	e000      	b.n	8006eea <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8006ee8:	2301      	movs	r3, #1
  }
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3718      	adds	r7, #24
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8006ef2:	b580      	push	{r7, lr}
 8006ef4:	b086      	sub	sp, #24
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8006efa:	2301      	movs	r3, #1
 8006efc:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006f04:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8006f06:	7cbb      	ldrb	r3, [r7, #18]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d002      	beq.n	8006f12 <HAL_LCD_Clear+0x20>
 8006f0c:	7cbb      	ldrb	r3, [r7, #18]
 8006f0e:	2b02      	cmp	r3, #2
 8006f10:	d140      	bne.n	8006f94 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006f18:	2b01      	cmp	r3, #1
 8006f1a:	d101      	bne.n	8006f20 <HAL_LCD_Clear+0x2e>
 8006f1c:	2302      	movs	r3, #2
 8006f1e:	e03a      	b.n	8006f96 <HAL_LCD_Clear+0xa4>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2201      	movs	r2, #1
 8006f24:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2202      	movs	r2, #2
 8006f2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8006f30:	f7fc f90c 	bl	800314c <HAL_GetTick>
 8006f34:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006f36:	e010      	b.n	8006f5a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006f38:	f7fc f908 	bl	800314c <HAL_GetTick>
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	1ad3      	subs	r3, r2, r3
 8006f42:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006f46:	d908      	bls.n	8006f5a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2202      	movs	r2, #2
 8006f4c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	2200      	movs	r2, #0
 8006f52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8006f56:	2303      	movs	r3, #3
 8006f58:	e01d      	b.n	8006f96 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	689b      	ldr	r3, [r3, #8]
 8006f60:	f003 0304 	and.w	r3, r3, #4
 8006f64:	2b04      	cmp	r3, #4
 8006f66:	d0e7      	beq.n	8006f38 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006f68:	2300      	movs	r3, #0
 8006f6a:	617b      	str	r3, [r7, #20]
 8006f6c:	e00a      	b.n	8006f84 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681a      	ldr	r2, [r3, #0]
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	3304      	adds	r3, #4
 8006f76:	009b      	lsls	r3, r3, #2
 8006f78:	4413      	add	r3, r2
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	3301      	adds	r3, #1
 8006f82:	617b      	str	r3, [r7, #20]
 8006f84:	697b      	ldr	r3, [r7, #20]
 8006f86:	2b0f      	cmp	r3, #15
 8006f88:	d9f1      	bls.n	8006f6e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f000 f807 	bl	8006f9e <HAL_LCD_UpdateDisplayRequest>
 8006f90:	4603      	mov	r3, r0
 8006f92:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8006f94:	7cfb      	ldrb	r3, [r7, #19]
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3718      	adds	r7, #24
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}

08006f9e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8006f9e:	b580      	push	{r7, lr}
 8006fa0:	b084      	sub	sp, #16
 8006fa2:	af00      	add	r7, sp, #0
 8006fa4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2208      	movs	r2, #8
 8006fac:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	689a      	ldr	r2, [r3, #8]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f042 0204 	orr.w	r2, r2, #4
 8006fbc:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006fbe:	f7fc f8c5 	bl	800314c <HAL_GetTick>
 8006fc2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006fc4:	e010      	b.n	8006fe8 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8006fc6:	f7fc f8c1 	bl	800314c <HAL_GetTick>
 8006fca:	4602      	mov	r2, r0
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	1ad3      	subs	r3, r2, r3
 8006fd0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006fd4:	d908      	bls.n	8006fe8 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	2204      	movs	r2, #4
 8006fda:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2200      	movs	r2, #0
 8006fe0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8006fe4:	2303      	movs	r3, #3
 8006fe6:	e00f      	b.n	8007008 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	689b      	ldr	r3, [r3, #8]
 8006fee:	f003 0308 	and.w	r3, r3, #8
 8006ff2:	2b08      	cmp	r3, #8
 8006ff4:	d1e7      	bne.n	8006fc6 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2200      	movs	r2, #0
 8007002:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8007006:	2300      	movs	r3, #0
}
 8007008:	4618      	mov	r0, r3
 800700a:	3710      	adds	r7, #16
 800700c:	46bd      	mov	sp, r7
 800700e:	bd80      	pop	{r7, pc}

08007010 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8007010:	b580      	push	{r7, lr}
 8007012:	b084      	sub	sp, #16
 8007014:	af00      	add	r7, sp, #0
 8007016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8007018:	f7fc f898 	bl	800314c <HAL_GetTick>
 800701c:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800701e:	e00c      	b.n	800703a <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8007020:	f7fc f894 	bl	800314c <HAL_GetTick>
 8007024:	4602      	mov	r2, r0
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800702e:	d904      	bls.n	800703a <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	2201      	movs	r2, #1
 8007034:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8007036:	2303      	movs	r3, #3
 8007038:	e007      	b.n	800704a <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	f003 0320 	and.w	r3, r3, #32
 8007044:	2b20      	cmp	r3, #32
 8007046:	d1eb      	bne.n	8007020 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8007048:	2300      	movs	r3, #0
}
 800704a:	4618      	mov	r0, r3
 800704c:	3710      	adds	r7, #16
 800704e:	46bd      	mov	sp, r7
 8007050:	bd80      	pop	{r7, pc}
	...

08007054 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8007054:	b480      	push	{r7}
 8007056:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007058:	4b05      	ldr	r3, [pc, #20]	; (8007070 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	4a04      	ldr	r2, [pc, #16]	; (8007070 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800705e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007062:	6013      	str	r3, [r2, #0]
}
 8007064:	bf00      	nop
 8007066:	46bd      	mov	sp, r7
 8007068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706c:	4770      	bx	lr
 800706e:	bf00      	nop
 8007070:	40007000 	.word	0x40007000

08007074 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8007074:	b480      	push	{r7}
 8007076:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8007078:	4b04      	ldr	r3, [pc, #16]	; (800708c <HAL_PWREx_GetVoltageRange+0x18>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8007080:	4618      	mov	r0, r3
 8007082:	46bd      	mov	sp, r7
 8007084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007088:	4770      	bx	lr
 800708a:	bf00      	nop
 800708c:	40007000 	.word	0x40007000

08007090 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007090:	b480      	push	{r7}
 8007092:	b085      	sub	sp, #20
 8007094:	af00      	add	r7, sp, #0
 8007096:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800709e:	d130      	bne.n	8007102 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80070a0:	4b23      	ldr	r3, [pc, #140]	; (8007130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80070a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80070ac:	d038      	beq.n	8007120 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80070ae:	4b20      	ldr	r3, [pc, #128]	; (8007130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80070b6:	4a1e      	ldr	r2, [pc, #120]	; (8007130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80070bc:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80070be:	4b1d      	ldr	r3, [pc, #116]	; (8007134 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	2232      	movs	r2, #50	; 0x32
 80070c4:	fb02 f303 	mul.w	r3, r2, r3
 80070c8:	4a1b      	ldr	r2, [pc, #108]	; (8007138 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80070ca:	fba2 2303 	umull	r2, r3, r2, r3
 80070ce:	0c9b      	lsrs	r3, r3, #18
 80070d0:	3301      	adds	r3, #1
 80070d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070d4:	e002      	b.n	80070dc <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	3b01      	subs	r3, #1
 80070da:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80070dc:	4b14      	ldr	r3, [pc, #80]	; (8007130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070de:	695b      	ldr	r3, [r3, #20]
 80070e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070e8:	d102      	bne.n	80070f0 <HAL_PWREx_ControlVoltageScaling+0x60>
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d1f2      	bne.n	80070d6 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80070f0:	4b0f      	ldr	r3, [pc, #60]	; (8007130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80070f2:	695b      	ldr	r3, [r3, #20]
 80070f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80070fc:	d110      	bne.n	8007120 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80070fe:	2303      	movs	r3, #3
 8007100:	e00f      	b.n	8007122 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8007102:	4b0b      	ldr	r3, [pc, #44]	; (8007130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800710a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800710e:	d007      	beq.n	8007120 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8007110:	4b07      	ldr	r3, [pc, #28]	; (8007130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8007118:	4a05      	ldr	r2, [pc, #20]	; (8007130 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800711a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800711e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8007120:	2300      	movs	r3, #0
}
 8007122:	4618      	mov	r0, r3
 8007124:	3714      	adds	r7, #20
 8007126:	46bd      	mov	sp, r7
 8007128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop
 8007130:	40007000 	.word	0x40007000
 8007134:	20000004 	.word	0x20000004
 8007138:	431bde83 	.word	0x431bde83

0800713c <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 800713c:	b480      	push	{r7}
 800713e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8007140:	4b05      	ldr	r3, [pc, #20]	; (8007158 <HAL_PWREx_EnableVddUSB+0x1c>)
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	4a04      	ldr	r2, [pc, #16]	; (8007158 <HAL_PWREx_EnableVddUSB+0x1c>)
 8007146:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800714a:	6053      	str	r3, [r2, #4]
}
 800714c:	bf00      	nop
 800714e:	46bd      	mov	sp, r7
 8007150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007154:	4770      	bx	lr
 8007156:	bf00      	nop
 8007158:	40007000 	.word	0x40007000

0800715c <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi : QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800715c:	b580      	push	{r7, lr}
 800715e:	b086      	sub	sp, #24
 8007160:	af02      	add	r7, sp, #8
 8007162:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8007164:	f7fb fff2 	bl	800314c <HAL_GetTick>
 8007168:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d101      	bne.n	8007174 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8007170:	2301      	movs	r3, #1
 8007172:	e06f      	b.n	8007254 <HAL_QSPI_Init+0xf8>
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }
#endif

  /* Process locked */
  __HAL_LOCK(hqspi);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800717a:	b2db      	uxtb	r3, r3
 800717c:	2b01      	cmp	r3, #1
 800717e:	d101      	bne.n	8007184 <HAL_QSPI_Init+0x28>
 8007180:	2302      	movs	r3, #2
 8007182:	e067      	b.n	8007254 <HAL_QSPI_Init+0xf8>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007192:	b2db      	uxtb	r3, r3
 8007194:	2b00      	cmp	r3, #0
 8007196:	d10b      	bne.n	80071b0 <HAL_QSPI_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2200      	movs	r2, #0
 800719c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80071a0:	6878      	ldr	r0, [r7, #4]
 80071a2:	f7fa ff91 	bl	80020c8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80071a6:	f241 3188 	movw	r1, #5000	; 0x1388
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f000 f858 	bl	8007260 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f423 6170 	bic.w	r1, r3, #3840	; 0xf00
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	3b01      	subs	r3, #1
 80071c0:	021a      	lsls	r2, r3, #8
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	430a      	orrs	r2, r1
 80071c8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ce:	9300      	str	r3, [sp, #0]
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2200      	movs	r2, #0
 80071d4:	2120      	movs	r1, #32
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f000 f850 	bl	800727c <QSPI_WaitFlagStateUntilTimeout>
 80071dc:	4603      	mov	r3, r0
 80071de:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 80071e0:	7afb      	ldrb	r3, [r7, #11]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d131      	bne.n	800724a <HAL_QSPI_Init+0xee>
#if defined(QUADSPI_CR_DFM)
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));
#else
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80071f0:	f023 0310 	bic.w	r3, r3, #16
 80071f4:	687a      	ldr	r2, [r7, #4]
 80071f6:	6852      	ldr	r2, [r2, #4]
 80071f8:	0611      	lsls	r1, r2, #24
 80071fa:	687a      	ldr	r2, [r7, #4]
 80071fc:	68d2      	ldr	r2, [r2, #12]
 80071fe:	4311      	orrs	r1, r2
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	6812      	ldr	r2, [r2, #0]
 8007204:	430b      	orrs	r3, r1
 8007206:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));
#endif

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	685a      	ldr	r2, [r3, #4]
 800720e:	4b13      	ldr	r3, [pc, #76]	; (800725c <HAL_QSPI_Init+0x100>)
 8007210:	4013      	ands	r3, r2
 8007212:	687a      	ldr	r2, [r7, #4]
 8007214:	6912      	ldr	r2, [r2, #16]
 8007216:	0411      	lsls	r1, r2, #16
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	6952      	ldr	r2, [r2, #20]
 800721c:	4311      	orrs	r1, r2
 800721e:	687a      	ldr	r2, [r7, #4]
 8007220:	6992      	ldr	r2, [r2, #24]
 8007222:	4311      	orrs	r1, r2
 8007224:	687a      	ldr	r2, [r7, #4]
 8007226:	6812      	ldr	r2, [r2, #0]
 8007228:	430b      	orrs	r3, r1
 800722a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	681a      	ldr	r2, [r3, #0]
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	f042 0201 	orr.w	r2, r2, #1
 800723a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2200      	movs	r2, #0
 8007240:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	2201      	movs	r2, #1
 8007246:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2200      	movs	r2, #0
 800724e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Return function status */
  return status;
 8007252:	7afb      	ldrb	r3, [r7, #11]
}
 8007254:	4618      	mov	r0, r3
 8007256:	3710      	adds	r7, #16
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	ffe0f8fe 	.word	0xffe0f8fe

08007260 <HAL_QSPI_SetTimeout>:
  * @param  hqspi : QSPI handle.
  * @param  Timeout : Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8007260:	b480      	push	{r7}
 8007262:	b083      	sub	sp, #12
 8007264:	af00      	add	r7, sp, #0
 8007266:	6078      	str	r0, [r7, #4]
 8007268:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	683a      	ldr	r2, [r7, #0]
 800726e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8007270:	bf00      	nop
 8007272:	370c      	adds	r7, #12
 8007274:	46bd      	mov	sp, r7
 8007276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727a:	4770      	bx	lr

0800727c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout : Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	60b9      	str	r1, [r7, #8]
 8007286:	603b      	str	r3, [r7, #0]
 8007288:	4613      	mov	r3, r2
 800728a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800728c:	e01a      	b.n	80072c4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800728e:	69bb      	ldr	r3, [r7, #24]
 8007290:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007294:	d016      	beq.n	80072c4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007296:	f7fb ff59 	bl	800314c <HAL_GetTick>
 800729a:	4602      	mov	r2, r0
 800729c:	683b      	ldr	r3, [r7, #0]
 800729e:	1ad3      	subs	r3, r2, r3
 80072a0:	69ba      	ldr	r2, [r7, #24]
 80072a2:	429a      	cmp	r2, r3
 80072a4:	d302      	bcc.n	80072ac <QSPI_WaitFlagStateUntilTimeout+0x30>
 80072a6:	69bb      	ldr	r3, [r7, #24]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d10b      	bne.n	80072c4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2204      	movs	r2, #4
 80072b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072b8:	f043 0201 	orr.w	r2, r3, #1
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	63da      	str	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80072c0:	2301      	movs	r3, #1
 80072c2:	e00e      	b.n	80072e2 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	689a      	ldr	r2, [r3, #8]
 80072ca:	68bb      	ldr	r3, [r7, #8]
 80072cc:	4013      	ands	r3, r2
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	bf14      	ite	ne
 80072d2:	2301      	movne	r3, #1
 80072d4:	2300      	moveq	r3, #0
 80072d6:	b2db      	uxtb	r3, r3
 80072d8:	461a      	mov	r2, r3
 80072da:	79fb      	ldrb	r3, [r7, #7]
 80072dc:	429a      	cmp	r2, r3
 80072de:	d1d6      	bne.n	800728e <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80072e0:	2300      	movs	r3, #0
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3710      	adds	r7, #16
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}
	...

080072ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b088      	sub	sp, #32
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d101      	bne.n	80072fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e39d      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80072fe:	4ba4      	ldr	r3, [pc, #656]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f003 030c 	and.w	r3, r3, #12
 8007306:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007308:	4ba1      	ldr	r3, [pc, #644]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 800730a:	68db      	ldr	r3, [r3, #12]
 800730c:	f003 0303 	and.w	r3, r3, #3
 8007310:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	f003 0310 	and.w	r3, r3, #16
 800731a:	2b00      	cmp	r3, #0
 800731c:	f000 80e1 	beq.w	80074e2 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007320:	69bb      	ldr	r3, [r7, #24]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d007      	beq.n	8007336 <HAL_RCC_OscConfig+0x4a>
 8007326:	69bb      	ldr	r3, [r7, #24]
 8007328:	2b0c      	cmp	r3, #12
 800732a:	f040 8088 	bne.w	800743e <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	2b01      	cmp	r3, #1
 8007332:	f040 8084 	bne.w	800743e <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8007336:	4b96      	ldr	r3, [pc, #600]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0302 	and.w	r3, r3, #2
 800733e:	2b00      	cmp	r3, #0
 8007340:	d005      	beq.n	800734e <HAL_RCC_OscConfig+0x62>
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	699b      	ldr	r3, [r3, #24]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d101      	bne.n	800734e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	e375      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6a1a      	ldr	r2, [r3, #32]
 8007352:	4b8f      	ldr	r3, [pc, #572]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f003 0308 	and.w	r3, r3, #8
 800735a:	2b00      	cmp	r3, #0
 800735c:	d004      	beq.n	8007368 <HAL_RCC_OscConfig+0x7c>
 800735e:	4b8c      	ldr	r3, [pc, #560]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007366:	e005      	b.n	8007374 <HAL_RCC_OscConfig+0x88>
 8007368:	4b89      	ldr	r3, [pc, #548]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 800736a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800736e:	091b      	lsrs	r3, r3, #4
 8007370:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007374:	4293      	cmp	r3, r2
 8007376:	d223      	bcs.n	80073c0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	6a1b      	ldr	r3, [r3, #32]
 800737c:	4618      	mov	r0, r3
 800737e:	f000 fd09 	bl	8007d94 <RCC_SetFlashLatencyFromMSIRange>
 8007382:	4603      	mov	r3, r0
 8007384:	2b00      	cmp	r3, #0
 8007386:	d001      	beq.n	800738c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8007388:	2301      	movs	r3, #1
 800738a:	e356      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800738c:	4b80      	ldr	r3, [pc, #512]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	4a7f      	ldr	r2, [pc, #508]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007392:	f043 0308 	orr.w	r3, r3, #8
 8007396:	6013      	str	r3, [r2, #0]
 8007398:	4b7d      	ldr	r3, [pc, #500]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6a1b      	ldr	r3, [r3, #32]
 80073a4:	497a      	ldr	r1, [pc, #488]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80073a6:	4313      	orrs	r3, r2
 80073a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80073aa:	4b79      	ldr	r3, [pc, #484]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80073ac:	685b      	ldr	r3, [r3, #4]
 80073ae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	69db      	ldr	r3, [r3, #28]
 80073b6:	021b      	lsls	r3, r3, #8
 80073b8:	4975      	ldr	r1, [pc, #468]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80073ba:	4313      	orrs	r3, r2
 80073bc:	604b      	str	r3, [r1, #4]
 80073be:	e022      	b.n	8007406 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80073c0:	4b73      	ldr	r3, [pc, #460]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4a72      	ldr	r2, [pc, #456]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80073c6:	f043 0308 	orr.w	r3, r3, #8
 80073ca:	6013      	str	r3, [r2, #0]
 80073cc:	4b70      	ldr	r3, [pc, #448]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	6a1b      	ldr	r3, [r3, #32]
 80073d8:	496d      	ldr	r1, [pc, #436]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80073da:	4313      	orrs	r3, r2
 80073dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80073de:	4b6c      	ldr	r3, [pc, #432]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80073e0:	685b      	ldr	r3, [r3, #4]
 80073e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	69db      	ldr	r3, [r3, #28]
 80073ea:	021b      	lsls	r3, r3, #8
 80073ec:	4968      	ldr	r1, [pc, #416]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80073ee:	4313      	orrs	r3, r2
 80073f0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6a1b      	ldr	r3, [r3, #32]
 80073f6:	4618      	mov	r0, r3
 80073f8:	f000 fccc 	bl	8007d94 <RCC_SetFlashLatencyFromMSIRange>
 80073fc:	4603      	mov	r3, r0
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d001      	beq.n	8007406 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8007402:	2301      	movs	r3, #1
 8007404:	e319      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007406:	f000 fc03 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 800740a:	4601      	mov	r1, r0
 800740c:	4b60      	ldr	r3, [pc, #384]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	091b      	lsrs	r3, r3, #4
 8007412:	f003 030f 	and.w	r3, r3, #15
 8007416:	4a5f      	ldr	r2, [pc, #380]	; (8007594 <HAL_RCC_OscConfig+0x2a8>)
 8007418:	5cd3      	ldrb	r3, [r2, r3]
 800741a:	f003 031f 	and.w	r3, r3, #31
 800741e:	fa21 f303 	lsr.w	r3, r1, r3
 8007422:	4a5d      	ldr	r2, [pc, #372]	; (8007598 <HAL_RCC_OscConfig+0x2ac>)
 8007424:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8007426:	4b5d      	ldr	r3, [pc, #372]	; (800759c <HAL_RCC_OscConfig+0x2b0>)
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	4618      	mov	r0, r3
 800742c:	f7fb fe42 	bl	80030b4 <HAL_InitTick>
 8007430:	4603      	mov	r3, r0
 8007432:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8007434:	7bfb      	ldrb	r3, [r7, #15]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d052      	beq.n	80074e0 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 800743a:	7bfb      	ldrb	r3, [r7, #15]
 800743c:	e2fd      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	699b      	ldr	r3, [r3, #24]
 8007442:	2b00      	cmp	r3, #0
 8007444:	d032      	beq.n	80074ac <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8007446:	4b52      	ldr	r3, [pc, #328]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	4a51      	ldr	r2, [pc, #324]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 800744c:	f043 0301 	orr.w	r3, r3, #1
 8007450:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8007452:	f7fb fe7b 	bl	800314c <HAL_GetTick>
 8007456:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007458:	e008      	b.n	800746c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800745a:	f7fb fe77 	bl	800314c <HAL_GetTick>
 800745e:	4602      	mov	r2, r0
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	1ad3      	subs	r3, r2, r3
 8007464:	2b02      	cmp	r3, #2
 8007466:	d901      	bls.n	800746c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8007468:	2303      	movs	r3, #3
 800746a:	e2e6      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800746c:	4b48      	ldr	r3, [pc, #288]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f003 0302 	and.w	r3, r3, #2
 8007474:	2b00      	cmp	r3, #0
 8007476:	d0f0      	beq.n	800745a <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8007478:	4b45      	ldr	r3, [pc, #276]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	4a44      	ldr	r2, [pc, #272]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 800747e:	f043 0308 	orr.w	r3, r3, #8
 8007482:	6013      	str	r3, [r2, #0]
 8007484:	4b42      	ldr	r3, [pc, #264]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6a1b      	ldr	r3, [r3, #32]
 8007490:	493f      	ldr	r1, [pc, #252]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007492:	4313      	orrs	r3, r2
 8007494:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8007496:	4b3e      	ldr	r3, [pc, #248]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007498:	685b      	ldr	r3, [r3, #4]
 800749a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	69db      	ldr	r3, [r3, #28]
 80074a2:	021b      	lsls	r3, r3, #8
 80074a4:	493a      	ldr	r1, [pc, #232]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80074a6:	4313      	orrs	r3, r2
 80074a8:	604b      	str	r3, [r1, #4]
 80074aa:	e01a      	b.n	80074e2 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80074ac:	4b38      	ldr	r3, [pc, #224]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a37      	ldr	r2, [pc, #220]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80074b2:	f023 0301 	bic.w	r3, r3, #1
 80074b6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80074b8:	f7fb fe48 	bl	800314c <HAL_GetTick>
 80074bc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80074be:	e008      	b.n	80074d2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80074c0:	f7fb fe44 	bl	800314c <HAL_GetTick>
 80074c4:	4602      	mov	r2, r0
 80074c6:	693b      	ldr	r3, [r7, #16]
 80074c8:	1ad3      	subs	r3, r2, r3
 80074ca:	2b02      	cmp	r3, #2
 80074cc:	d901      	bls.n	80074d2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80074ce:	2303      	movs	r3, #3
 80074d0:	e2b3      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80074d2:	4b2f      	ldr	r3, [pc, #188]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f003 0302 	and.w	r3, r3, #2
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d1f0      	bne.n	80074c0 <HAL_RCC_OscConfig+0x1d4>
 80074de:	e000      	b.n	80074e2 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80074e0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f003 0301 	and.w	r3, r3, #1
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d074      	beq.n	80075d8 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80074ee:	69bb      	ldr	r3, [r7, #24]
 80074f0:	2b08      	cmp	r3, #8
 80074f2:	d005      	beq.n	8007500 <HAL_RCC_OscConfig+0x214>
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	2b0c      	cmp	r3, #12
 80074f8:	d10e      	bne.n	8007518 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80074fa:	697b      	ldr	r3, [r7, #20]
 80074fc:	2b03      	cmp	r3, #3
 80074fe:	d10b      	bne.n	8007518 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007500:	4b23      	ldr	r3, [pc, #140]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007508:	2b00      	cmp	r3, #0
 800750a:	d064      	beq.n	80075d6 <HAL_RCC_OscConfig+0x2ea>
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	685b      	ldr	r3, [r3, #4]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d160      	bne.n	80075d6 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	e290      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	685b      	ldr	r3, [r3, #4]
 800751c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007520:	d106      	bne.n	8007530 <HAL_RCC_OscConfig+0x244>
 8007522:	4b1b      	ldr	r3, [pc, #108]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	4a1a      	ldr	r2, [pc, #104]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007528:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800752c:	6013      	str	r3, [r2, #0]
 800752e:	e01d      	b.n	800756c <HAL_RCC_OscConfig+0x280>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007538:	d10c      	bne.n	8007554 <HAL_RCC_OscConfig+0x268>
 800753a:	4b15      	ldr	r3, [pc, #84]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	4a14      	ldr	r2, [pc, #80]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007540:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007544:	6013      	str	r3, [r2, #0]
 8007546:	4b12      	ldr	r3, [pc, #72]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	4a11      	ldr	r2, [pc, #68]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 800754c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007550:	6013      	str	r3, [r2, #0]
 8007552:	e00b      	b.n	800756c <HAL_RCC_OscConfig+0x280>
 8007554:	4b0e      	ldr	r3, [pc, #56]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a0d      	ldr	r2, [pc, #52]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 800755a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800755e:	6013      	str	r3, [r2, #0]
 8007560:	4b0b      	ldr	r3, [pc, #44]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	4a0a      	ldr	r2, [pc, #40]	; (8007590 <HAL_RCC_OscConfig+0x2a4>)
 8007566:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800756a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	685b      	ldr	r3, [r3, #4]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d01c      	beq.n	80075ae <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007574:	f7fb fdea 	bl	800314c <HAL_GetTick>
 8007578:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800757a:	e011      	b.n	80075a0 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800757c:	f7fb fde6 	bl	800314c <HAL_GetTick>
 8007580:	4602      	mov	r2, r0
 8007582:	693b      	ldr	r3, [r7, #16]
 8007584:	1ad3      	subs	r3, r2, r3
 8007586:	2b64      	cmp	r3, #100	; 0x64
 8007588:	d90a      	bls.n	80075a0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 800758a:	2303      	movs	r3, #3
 800758c:	e255      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
 800758e:	bf00      	nop
 8007590:	40021000 	.word	0x40021000
 8007594:	0800c85c 	.word	0x0800c85c
 8007598:	20000004 	.word	0x20000004
 800759c:	2000001c 	.word	0x2000001c
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80075a0:	4bae      	ldr	r3, [pc, #696]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d0e7      	beq.n	800757c <HAL_RCC_OscConfig+0x290>
 80075ac:	e014      	b.n	80075d8 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80075ae:	f7fb fdcd 	bl	800314c <HAL_GetTick>
 80075b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80075b4:	e008      	b.n	80075c8 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80075b6:	f7fb fdc9 	bl	800314c <HAL_GetTick>
 80075ba:	4602      	mov	r2, r0
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	1ad3      	subs	r3, r2, r3
 80075c0:	2b64      	cmp	r3, #100	; 0x64
 80075c2:	d901      	bls.n	80075c8 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 80075c4:	2303      	movs	r3, #3
 80075c6:	e238      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80075c8:	4ba4      	ldr	r3, [pc, #656]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d1f0      	bne.n	80075b6 <HAL_RCC_OscConfig+0x2ca>
 80075d4:	e000      	b.n	80075d8 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80075d6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	f003 0302 	and.w	r3, r3, #2
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d060      	beq.n	80076a6 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80075e4:	69bb      	ldr	r3, [r7, #24]
 80075e6:	2b04      	cmp	r3, #4
 80075e8:	d005      	beq.n	80075f6 <HAL_RCC_OscConfig+0x30a>
 80075ea:	69bb      	ldr	r3, [r7, #24]
 80075ec:	2b0c      	cmp	r3, #12
 80075ee:	d119      	bne.n	8007624 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	2b02      	cmp	r3, #2
 80075f4:	d116      	bne.n	8007624 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80075f6:	4b99      	ldr	r3, [pc, #612]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d005      	beq.n	800760e <HAL_RCC_OscConfig+0x322>
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d101      	bne.n	800760e <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 800760a:	2301      	movs	r3, #1
 800760c:	e215      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800760e:	4b93      	ldr	r3, [pc, #588]	; (800785c <HAL_RCC_OscConfig+0x570>)
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	691b      	ldr	r3, [r3, #16]
 800761a:	061b      	lsls	r3, r3, #24
 800761c:	498f      	ldr	r1, [pc, #572]	; (800785c <HAL_RCC_OscConfig+0x570>)
 800761e:	4313      	orrs	r3, r2
 8007620:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8007622:	e040      	b.n	80076a6 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	68db      	ldr	r3, [r3, #12]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d023      	beq.n	8007674 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800762c:	4b8b      	ldr	r3, [pc, #556]	; (800785c <HAL_RCC_OscConfig+0x570>)
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a8a      	ldr	r2, [pc, #552]	; (800785c <HAL_RCC_OscConfig+0x570>)
 8007632:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007636:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007638:	f7fb fd88 	bl	800314c <HAL_GetTick>
 800763c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800763e:	e008      	b.n	8007652 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007640:	f7fb fd84 	bl	800314c <HAL_GetTick>
 8007644:	4602      	mov	r2, r0
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	1ad3      	subs	r3, r2, r3
 800764a:	2b02      	cmp	r3, #2
 800764c:	d901      	bls.n	8007652 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800764e:	2303      	movs	r3, #3
 8007650:	e1f3      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007652:	4b82      	ldr	r3, [pc, #520]	; (800785c <HAL_RCC_OscConfig+0x570>)
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800765a:	2b00      	cmp	r3, #0
 800765c:	d0f0      	beq.n	8007640 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800765e:	4b7f      	ldr	r3, [pc, #508]	; (800785c <HAL_RCC_OscConfig+0x570>)
 8007660:	685b      	ldr	r3, [r3, #4]
 8007662:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	691b      	ldr	r3, [r3, #16]
 800766a:	061b      	lsls	r3, r3, #24
 800766c:	497b      	ldr	r1, [pc, #492]	; (800785c <HAL_RCC_OscConfig+0x570>)
 800766e:	4313      	orrs	r3, r2
 8007670:	604b      	str	r3, [r1, #4]
 8007672:	e018      	b.n	80076a6 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007674:	4b79      	ldr	r3, [pc, #484]	; (800785c <HAL_RCC_OscConfig+0x570>)
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	4a78      	ldr	r2, [pc, #480]	; (800785c <HAL_RCC_OscConfig+0x570>)
 800767a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800767e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007680:	f7fb fd64 	bl	800314c <HAL_GetTick>
 8007684:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007686:	e008      	b.n	800769a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007688:	f7fb fd60 	bl	800314c <HAL_GetTick>
 800768c:	4602      	mov	r2, r0
 800768e:	693b      	ldr	r3, [r7, #16]
 8007690:	1ad3      	subs	r3, r2, r3
 8007692:	2b02      	cmp	r3, #2
 8007694:	d901      	bls.n	800769a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8007696:	2303      	movs	r3, #3
 8007698:	e1cf      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800769a:	4b70      	ldr	r3, [pc, #448]	; (800785c <HAL_RCC_OscConfig+0x570>)
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d1f0      	bne.n	8007688 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f003 0308 	and.w	r3, r3, #8
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d03c      	beq.n	800772c <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	695b      	ldr	r3, [r3, #20]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d01c      	beq.n	80076f4 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80076ba:	4b68      	ldr	r3, [pc, #416]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80076bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80076c0:	4a66      	ldr	r2, [pc, #408]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80076c2:	f043 0301 	orr.w	r3, r3, #1
 80076c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076ca:	f7fb fd3f 	bl	800314c <HAL_GetTick>
 80076ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80076d0:	e008      	b.n	80076e4 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80076d2:	f7fb fd3b 	bl	800314c <HAL_GetTick>
 80076d6:	4602      	mov	r2, r0
 80076d8:	693b      	ldr	r3, [r7, #16]
 80076da:	1ad3      	subs	r3, r2, r3
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d901      	bls.n	80076e4 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80076e0:	2303      	movs	r3, #3
 80076e2:	e1aa      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80076e4:	4b5d      	ldr	r3, [pc, #372]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80076e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80076ea:	f003 0302 	and.w	r3, r3, #2
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d0ef      	beq.n	80076d2 <HAL_RCC_OscConfig+0x3e6>
 80076f2:	e01b      	b.n	800772c <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80076f4:	4b59      	ldr	r3, [pc, #356]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80076f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80076fa:	4a58      	ldr	r2, [pc, #352]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80076fc:	f023 0301 	bic.w	r3, r3, #1
 8007700:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007704:	f7fb fd22 	bl	800314c <HAL_GetTick>
 8007708:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800770a:	e008      	b.n	800771e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800770c:	f7fb fd1e 	bl	800314c <HAL_GetTick>
 8007710:	4602      	mov	r2, r0
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	1ad3      	subs	r3, r2, r3
 8007716:	2b02      	cmp	r3, #2
 8007718:	d901      	bls.n	800771e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800771a:	2303      	movs	r3, #3
 800771c:	e18d      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800771e:	4b4f      	ldr	r3, [pc, #316]	; (800785c <HAL_RCC_OscConfig+0x570>)
 8007720:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007724:	f003 0302 	and.w	r3, r3, #2
 8007728:	2b00      	cmp	r3, #0
 800772a:	d1ef      	bne.n	800770c <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	681b      	ldr	r3, [r3, #0]
 8007730:	f003 0304 	and.w	r3, r3, #4
 8007734:	2b00      	cmp	r3, #0
 8007736:	f000 80a5 	beq.w	8007884 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 800773a:	2300      	movs	r3, #0
 800773c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800773e:	4b47      	ldr	r3, [pc, #284]	; (800785c <HAL_RCC_OscConfig+0x570>)
 8007740:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007742:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007746:	2b00      	cmp	r3, #0
 8007748:	d10d      	bne.n	8007766 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800774a:	4b44      	ldr	r3, [pc, #272]	; (800785c <HAL_RCC_OscConfig+0x570>)
 800774c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800774e:	4a43      	ldr	r2, [pc, #268]	; (800785c <HAL_RCC_OscConfig+0x570>)
 8007750:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007754:	6593      	str	r3, [r2, #88]	; 0x58
 8007756:	4b41      	ldr	r3, [pc, #260]	; (800785c <HAL_RCC_OscConfig+0x570>)
 8007758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800775a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800775e:	60bb      	str	r3, [r7, #8]
 8007760:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007762:	2301      	movs	r3, #1
 8007764:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007766:	4b3e      	ldr	r3, [pc, #248]	; (8007860 <HAL_RCC_OscConfig+0x574>)
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800776e:	2b00      	cmp	r3, #0
 8007770:	d118      	bne.n	80077a4 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007772:	4b3b      	ldr	r3, [pc, #236]	; (8007860 <HAL_RCC_OscConfig+0x574>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a3a      	ldr	r2, [pc, #232]	; (8007860 <HAL_RCC_OscConfig+0x574>)
 8007778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800777c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800777e:	f7fb fce5 	bl	800314c <HAL_GetTick>
 8007782:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007784:	e008      	b.n	8007798 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007786:	f7fb fce1 	bl	800314c <HAL_GetTick>
 800778a:	4602      	mov	r2, r0
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	1ad3      	subs	r3, r2, r3
 8007790:	2b02      	cmp	r3, #2
 8007792:	d901      	bls.n	8007798 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8007794:	2303      	movs	r3, #3
 8007796:	e150      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007798:	4b31      	ldr	r3, [pc, #196]	; (8007860 <HAL_RCC_OscConfig+0x574>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d0f0      	beq.n	8007786 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d108      	bne.n	80077be <HAL_RCC_OscConfig+0x4d2>
 80077ac:	4b2b      	ldr	r3, [pc, #172]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80077ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077b2:	4a2a      	ldr	r2, [pc, #168]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80077b4:	f043 0301 	orr.w	r3, r3, #1
 80077b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80077bc:	e024      	b.n	8007808 <HAL_RCC_OscConfig+0x51c>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	2b05      	cmp	r3, #5
 80077c4:	d110      	bne.n	80077e8 <HAL_RCC_OscConfig+0x4fc>
 80077c6:	4b25      	ldr	r3, [pc, #148]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80077c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077cc:	4a23      	ldr	r2, [pc, #140]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80077ce:	f043 0304 	orr.w	r3, r3, #4
 80077d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80077d6:	4b21      	ldr	r3, [pc, #132]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80077d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077dc:	4a1f      	ldr	r2, [pc, #124]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80077de:	f043 0301 	orr.w	r3, r3, #1
 80077e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80077e6:	e00f      	b.n	8007808 <HAL_RCC_OscConfig+0x51c>
 80077e8:	4b1c      	ldr	r3, [pc, #112]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80077ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077ee:	4a1b      	ldr	r2, [pc, #108]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80077f0:	f023 0301 	bic.w	r3, r3, #1
 80077f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80077f8:	4b18      	ldr	r3, [pc, #96]	; (800785c <HAL_RCC_OscConfig+0x570>)
 80077fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077fe:	4a17      	ldr	r2, [pc, #92]	; (800785c <HAL_RCC_OscConfig+0x570>)
 8007800:	f023 0304 	bic.w	r3, r3, #4
 8007804:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	689b      	ldr	r3, [r3, #8]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d016      	beq.n	800783e <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007810:	f7fb fc9c 	bl	800314c <HAL_GetTick>
 8007814:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007816:	e00a      	b.n	800782e <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007818:	f7fb fc98 	bl	800314c <HAL_GetTick>
 800781c:	4602      	mov	r2, r0
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	1ad3      	subs	r3, r2, r3
 8007822:	f241 3288 	movw	r2, #5000	; 0x1388
 8007826:	4293      	cmp	r3, r2
 8007828:	d901      	bls.n	800782e <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 800782a:	2303      	movs	r3, #3
 800782c:	e105      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800782e:	4b0b      	ldr	r3, [pc, #44]	; (800785c <HAL_RCC_OscConfig+0x570>)
 8007830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007834:	f003 0302 	and.w	r3, r3, #2
 8007838:	2b00      	cmp	r3, #0
 800783a:	d0ed      	beq.n	8007818 <HAL_RCC_OscConfig+0x52c>
 800783c:	e019      	b.n	8007872 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800783e:	f7fb fc85 	bl	800314c <HAL_GetTick>
 8007842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007844:	e00e      	b.n	8007864 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007846:	f7fb fc81 	bl	800314c <HAL_GetTick>
 800784a:	4602      	mov	r2, r0
 800784c:	693b      	ldr	r3, [r7, #16]
 800784e:	1ad3      	subs	r3, r2, r3
 8007850:	f241 3288 	movw	r2, #5000	; 0x1388
 8007854:	4293      	cmp	r3, r2
 8007856:	d905      	bls.n	8007864 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8007858:	2303      	movs	r3, #3
 800785a:	e0ee      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
 800785c:	40021000 	.word	0x40021000
 8007860:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007864:	4b77      	ldr	r3, [pc, #476]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 8007866:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800786a:	f003 0302 	and.w	r3, r3, #2
 800786e:	2b00      	cmp	r3, #0
 8007870:	d1e9      	bne.n	8007846 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007872:	7ffb      	ldrb	r3, [r7, #31]
 8007874:	2b01      	cmp	r3, #1
 8007876:	d105      	bne.n	8007884 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007878:	4b72      	ldr	r3, [pc, #456]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 800787a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800787c:	4a71      	ldr	r2, [pc, #452]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 800787e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007882:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007888:	2b00      	cmp	r3, #0
 800788a:	f000 80d5 	beq.w	8007a38 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800788e:	69bb      	ldr	r3, [r7, #24]
 8007890:	2b0c      	cmp	r3, #12
 8007892:	f000 808e 	beq.w	80079b2 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800789a:	2b02      	cmp	r3, #2
 800789c:	d15b      	bne.n	8007956 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800789e:	4b69      	ldr	r3, [pc, #420]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	4a68      	ldr	r2, [pc, #416]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 80078a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80078a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80078aa:	f7fb fc4f 	bl	800314c <HAL_GetTick>
 80078ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80078b0:	e008      	b.n	80078c4 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80078b2:	f7fb fc4b 	bl	800314c <HAL_GetTick>
 80078b6:	4602      	mov	r2, r0
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	1ad3      	subs	r3, r2, r3
 80078bc:	2b02      	cmp	r3, #2
 80078be:	d901      	bls.n	80078c4 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 80078c0:	2303      	movs	r3, #3
 80078c2:	e0ba      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80078c4:	4b5f      	ldr	r3, [pc, #380]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d1f0      	bne.n	80078b2 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80078d0:	4b5c      	ldr	r3, [pc, #368]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 80078d2:	68da      	ldr	r2, [r3, #12]
 80078d4:	4b5c      	ldr	r3, [pc, #368]	; (8007a48 <HAL_RCC_OscConfig+0x75c>)
 80078d6:	4013      	ands	r3, r2
 80078d8:	687a      	ldr	r2, [r7, #4]
 80078da:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80078dc:	687a      	ldr	r2, [r7, #4]
 80078de:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80078e0:	3a01      	subs	r2, #1
 80078e2:	0112      	lsls	r2, r2, #4
 80078e4:	4311      	orrs	r1, r2
 80078e6:	687a      	ldr	r2, [r7, #4]
 80078e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80078ea:	0212      	lsls	r2, r2, #8
 80078ec:	4311      	orrs	r1, r2
 80078ee:	687a      	ldr	r2, [r7, #4]
 80078f0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80078f2:	0852      	lsrs	r2, r2, #1
 80078f4:	3a01      	subs	r2, #1
 80078f6:	0552      	lsls	r2, r2, #21
 80078f8:	4311      	orrs	r1, r2
 80078fa:	687a      	ldr	r2, [r7, #4]
 80078fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80078fe:	0852      	lsrs	r2, r2, #1
 8007900:	3a01      	subs	r2, #1
 8007902:	0652      	lsls	r2, r2, #25
 8007904:	4311      	orrs	r1, r2
 8007906:	687a      	ldr	r2, [r7, #4]
 8007908:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800790a:	0912      	lsrs	r2, r2, #4
 800790c:	0452      	lsls	r2, r2, #17
 800790e:	430a      	orrs	r2, r1
 8007910:	494c      	ldr	r1, [pc, #304]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 8007912:	4313      	orrs	r3, r2
 8007914:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007916:	4b4b      	ldr	r3, [pc, #300]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4a4a      	ldr	r2, [pc, #296]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 800791c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007920:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007922:	4b48      	ldr	r3, [pc, #288]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 8007924:	68db      	ldr	r3, [r3, #12]
 8007926:	4a47      	ldr	r2, [pc, #284]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 8007928:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800792c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800792e:	f7fb fc0d 	bl	800314c <HAL_GetTick>
 8007932:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007934:	e008      	b.n	8007948 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007936:	f7fb fc09 	bl	800314c <HAL_GetTick>
 800793a:	4602      	mov	r2, r0
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	1ad3      	subs	r3, r2, r3
 8007940:	2b02      	cmp	r3, #2
 8007942:	d901      	bls.n	8007948 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8007944:	2303      	movs	r3, #3
 8007946:	e078      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007948:	4b3e      	ldr	r3, [pc, #248]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007950:	2b00      	cmp	r3, #0
 8007952:	d0f0      	beq.n	8007936 <HAL_RCC_OscConfig+0x64a>
 8007954:	e070      	b.n	8007a38 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007956:	4b3b      	ldr	r3, [pc, #236]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	4a3a      	ldr	r2, [pc, #232]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 800795c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007960:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8007962:	4b38      	ldr	r3, [pc, #224]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800796a:	2b00      	cmp	r3, #0
 800796c:	d105      	bne.n	800797a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800796e:	4b35      	ldr	r3, [pc, #212]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 8007970:	68db      	ldr	r3, [r3, #12]
 8007972:	4a34      	ldr	r2, [pc, #208]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 8007974:	f023 0303 	bic.w	r3, r3, #3
 8007978:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800797a:	4b32      	ldr	r3, [pc, #200]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 800797c:	68db      	ldr	r3, [r3, #12]
 800797e:	4a31      	ldr	r2, [pc, #196]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 8007980:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007984:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007988:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800798a:	f7fb fbdf 	bl	800314c <HAL_GetTick>
 800798e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007990:	e008      	b.n	80079a4 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007992:	f7fb fbdb 	bl	800314c <HAL_GetTick>
 8007996:	4602      	mov	r2, r0
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	1ad3      	subs	r3, r2, r3
 800799c:	2b02      	cmp	r3, #2
 800799e:	d901      	bls.n	80079a4 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 80079a0:	2303      	movs	r3, #3
 80079a2:	e04a      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80079a4:	4b27      	ldr	r3, [pc, #156]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80079ac:	2b00      	cmp	r3, #0
 80079ae:	d1f0      	bne.n	8007992 <HAL_RCC_OscConfig+0x6a6>
 80079b0:	e042      	b.n	8007a38 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079b6:	2b01      	cmp	r3, #1
 80079b8:	d101      	bne.n	80079be <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 80079ba:	2301      	movs	r3, #1
 80079bc:	e03d      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 80079be:	4b21      	ldr	r3, [pc, #132]	; (8007a44 <HAL_RCC_OscConfig+0x758>)
 80079c0:	68db      	ldr	r3, [r3, #12]
 80079c2:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80079c4:	697b      	ldr	r3, [r7, #20]
 80079c6:	f003 0203 	and.w	r2, r3, #3
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d130      	bne.n	8007a34 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80079d2:	697b      	ldr	r3, [r7, #20]
 80079d4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079dc:	3b01      	subs	r3, #1
 80079de:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80079e0:	429a      	cmp	r2, r3
 80079e2:	d127      	bne.n	8007a34 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079ee:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80079f0:	429a      	cmp	r2, r3
 80079f2:	d11f      	bne.n	8007a34 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079fa:	687a      	ldr	r2, [r7, #4]
 80079fc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80079fe:	2a07      	cmp	r2, #7
 8007a00:	bf14      	ite	ne
 8007a02:	2201      	movne	r2, #1
 8007a04:	2200      	moveq	r2, #0
 8007a06:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d113      	bne.n	8007a34 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007a0c:	697b      	ldr	r3, [r7, #20]
 8007a0e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a16:	085b      	lsrs	r3, r3, #1
 8007a18:	3b01      	subs	r3, #1
 8007a1a:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007a1c:	429a      	cmp	r2, r3
 8007a1e:	d109      	bne.n	8007a34 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a2a:	085b      	lsrs	r3, r3, #1
 8007a2c:	3b01      	subs	r3, #1
 8007a2e:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d001      	beq.n	8007a38 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8007a34:	2301      	movs	r3, #1
 8007a36:	e000      	b.n	8007a3a <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8007a38:	2300      	movs	r3, #0
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3720      	adds	r7, #32
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}
 8007a42:	bf00      	nop
 8007a44:	40021000 	.word	0x40021000
 8007a48:	f99d808c 	.word	0xf99d808c

08007a4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b084      	sub	sp, #16
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d101      	bne.n	8007a60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e0c8      	b.n	8007bf2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007a60:	4b66      	ldr	r3, [pc, #408]	; (8007bfc <HAL_RCC_ClockConfig+0x1b0>)
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0307 	and.w	r3, r3, #7
 8007a68:	683a      	ldr	r2, [r7, #0]
 8007a6a:	429a      	cmp	r2, r3
 8007a6c:	d910      	bls.n	8007a90 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a6e:	4b63      	ldr	r3, [pc, #396]	; (8007bfc <HAL_RCC_ClockConfig+0x1b0>)
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f023 0207 	bic.w	r2, r3, #7
 8007a76:	4961      	ldr	r1, [pc, #388]	; (8007bfc <HAL_RCC_ClockConfig+0x1b0>)
 8007a78:	683b      	ldr	r3, [r7, #0]
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a7e:	4b5f      	ldr	r3, [pc, #380]	; (8007bfc <HAL_RCC_ClockConfig+0x1b0>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f003 0307 	and.w	r3, r3, #7
 8007a86:	683a      	ldr	r2, [r7, #0]
 8007a88:	429a      	cmp	r2, r3
 8007a8a:	d001      	beq.n	8007a90 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8007a8c:	2301      	movs	r3, #1
 8007a8e:	e0b0      	b.n	8007bf2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f003 0301 	and.w	r3, r3, #1
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d04c      	beq.n	8007b36 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	2b03      	cmp	r3, #3
 8007aa2:	d107      	bne.n	8007ab4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007aa4:	4b56      	ldr	r3, [pc, #344]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	d121      	bne.n	8007af4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8007ab0:	2301      	movs	r3, #1
 8007ab2:	e09e      	b.n	8007bf2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	685b      	ldr	r3, [r3, #4]
 8007ab8:	2b02      	cmp	r3, #2
 8007aba:	d107      	bne.n	8007acc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8007abc:	4b50      	ldr	r3, [pc, #320]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d115      	bne.n	8007af4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007ac8:	2301      	movs	r3, #1
 8007aca:	e092      	b.n	8007bf2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	685b      	ldr	r3, [r3, #4]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d107      	bne.n	8007ae4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007ad4:	4b4a      	ldr	r3, [pc, #296]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f003 0302 	and.w	r3, r3, #2
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d109      	bne.n	8007af4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	e086      	b.n	8007bf2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007ae4:	4b46      	ldr	r3, [pc, #280]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d101      	bne.n	8007af4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8007af0:	2301      	movs	r3, #1
 8007af2:	e07e      	b.n	8007bf2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007af4:	4b42      	ldr	r3, [pc, #264]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007af6:	689b      	ldr	r3, [r3, #8]
 8007af8:	f023 0203 	bic.w	r2, r3, #3
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	685b      	ldr	r3, [r3, #4]
 8007b00:	493f      	ldr	r1, [pc, #252]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007b02:	4313      	orrs	r3, r2
 8007b04:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b06:	f7fb fb21 	bl	800314c <HAL_GetTick>
 8007b0a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b0c:	e00a      	b.n	8007b24 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b0e:	f7fb fb1d 	bl	800314c <HAL_GetTick>
 8007b12:	4602      	mov	r2, r0
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	1ad3      	subs	r3, r2, r3
 8007b18:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d901      	bls.n	8007b24 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8007b20:	2303      	movs	r3, #3
 8007b22:	e066      	b.n	8007bf2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b24:	4b36      	ldr	r3, [pc, #216]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007b26:	689b      	ldr	r3, [r3, #8]
 8007b28:	f003 020c 	and.w	r2, r3, #12
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	009b      	lsls	r3, r3, #2
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d1eb      	bne.n	8007b0e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f003 0302 	and.w	r3, r3, #2
 8007b3e:	2b00      	cmp	r3, #0
 8007b40:	d008      	beq.n	8007b54 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007b42:	4b2f      	ldr	r3, [pc, #188]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	689b      	ldr	r3, [r3, #8]
 8007b4e:	492c      	ldr	r1, [pc, #176]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007b50:	4313      	orrs	r3, r2
 8007b52:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007b54:	4b29      	ldr	r3, [pc, #164]	; (8007bfc <HAL_RCC_ClockConfig+0x1b0>)
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f003 0307 	and.w	r3, r3, #7
 8007b5c:	683a      	ldr	r2, [r7, #0]
 8007b5e:	429a      	cmp	r2, r3
 8007b60:	d210      	bcs.n	8007b84 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b62:	4b26      	ldr	r3, [pc, #152]	; (8007bfc <HAL_RCC_ClockConfig+0x1b0>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	f023 0207 	bic.w	r2, r3, #7
 8007b6a:	4924      	ldr	r1, [pc, #144]	; (8007bfc <HAL_RCC_ClockConfig+0x1b0>)
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	4313      	orrs	r3, r2
 8007b70:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b72:	4b22      	ldr	r3, [pc, #136]	; (8007bfc <HAL_RCC_ClockConfig+0x1b0>)
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	f003 0307 	and.w	r3, r3, #7
 8007b7a:	683a      	ldr	r2, [r7, #0]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d001      	beq.n	8007b84 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	e036      	b.n	8007bf2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	f003 0304 	and.w	r3, r3, #4
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d008      	beq.n	8007ba2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b90:	4b1b      	ldr	r3, [pc, #108]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007b92:	689b      	ldr	r3, [r3, #8]
 8007b94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	68db      	ldr	r3, [r3, #12]
 8007b9c:	4918      	ldr	r1, [pc, #96]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f003 0308 	and.w	r3, r3, #8
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d009      	beq.n	8007bc2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007bae:	4b14      	ldr	r3, [pc, #80]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007bb0:	689b      	ldr	r3, [r3, #8]
 8007bb2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	691b      	ldr	r3, [r3, #16]
 8007bba:	00db      	lsls	r3, r3, #3
 8007bbc:	4910      	ldr	r1, [pc, #64]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007bbe:	4313      	orrs	r3, r2
 8007bc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007bc2:	f000 f825 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 8007bc6:	4601      	mov	r1, r0
 8007bc8:	4b0d      	ldr	r3, [pc, #52]	; (8007c00 <HAL_RCC_ClockConfig+0x1b4>)
 8007bca:	689b      	ldr	r3, [r3, #8]
 8007bcc:	091b      	lsrs	r3, r3, #4
 8007bce:	f003 030f 	and.w	r3, r3, #15
 8007bd2:	4a0c      	ldr	r2, [pc, #48]	; (8007c04 <HAL_RCC_ClockConfig+0x1b8>)
 8007bd4:	5cd3      	ldrb	r3, [r2, r3]
 8007bd6:	f003 031f 	and.w	r3, r3, #31
 8007bda:	fa21 f303 	lsr.w	r3, r1, r3
 8007bde:	4a0a      	ldr	r2, [pc, #40]	; (8007c08 <HAL_RCC_ClockConfig+0x1bc>)
 8007be0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007be2:	4b0a      	ldr	r3, [pc, #40]	; (8007c0c <HAL_RCC_ClockConfig+0x1c0>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4618      	mov	r0, r3
 8007be8:	f7fb fa64 	bl	80030b4 <HAL_InitTick>
 8007bec:	4603      	mov	r3, r0
 8007bee:	72fb      	strb	r3, [r7, #11]

  return status;
 8007bf0:	7afb      	ldrb	r3, [r7, #11]
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3710      	adds	r7, #16
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
 8007bfa:	bf00      	nop
 8007bfc:	40022000 	.word	0x40022000
 8007c00:	40021000 	.word	0x40021000
 8007c04:	0800c85c 	.word	0x0800c85c
 8007c08:	20000004 	.word	0x20000004
 8007c0c:	2000001c 	.word	0x2000001c

08007c10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c10:	b480      	push	{r7}
 8007c12:	b089      	sub	sp, #36	; 0x24
 8007c14:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007c16:	2300      	movs	r3, #0
 8007c18:	61fb      	str	r3, [r7, #28]
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007c1e:	4b3d      	ldr	r3, [pc, #244]	; (8007d14 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	f003 030c 	and.w	r3, r3, #12
 8007c26:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007c28:	4b3a      	ldr	r3, [pc, #232]	; (8007d14 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c2a:	68db      	ldr	r3, [r3, #12]
 8007c2c:	f003 0303 	and.w	r3, r3, #3
 8007c30:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007c32:	693b      	ldr	r3, [r7, #16]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d005      	beq.n	8007c44 <HAL_RCC_GetSysClockFreq+0x34>
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	2b0c      	cmp	r3, #12
 8007c3c:	d121      	bne.n	8007c82 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	d11e      	bne.n	8007c82 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007c44:	4b33      	ldr	r3, [pc, #204]	; (8007d14 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f003 0308 	and.w	r3, r3, #8
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d107      	bne.n	8007c60 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8007c50:	4b30      	ldr	r3, [pc, #192]	; (8007d14 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007c56:	0a1b      	lsrs	r3, r3, #8
 8007c58:	f003 030f 	and.w	r3, r3, #15
 8007c5c:	61fb      	str	r3, [r7, #28]
 8007c5e:	e005      	b.n	8007c6c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8007c60:	4b2c      	ldr	r3, [pc, #176]	; (8007d14 <HAL_RCC_GetSysClockFreq+0x104>)
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	091b      	lsrs	r3, r3, #4
 8007c66:	f003 030f 	and.w	r3, r3, #15
 8007c6a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8007c6c:	4a2a      	ldr	r2, [pc, #168]	; (8007d18 <HAL_RCC_GetSysClockFreq+0x108>)
 8007c6e:	69fb      	ldr	r3, [r7, #28]
 8007c70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c74:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007c76:	693b      	ldr	r3, [r7, #16]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d10d      	bne.n	8007c98 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8007c7c:	69fb      	ldr	r3, [r7, #28]
 8007c7e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8007c80:	e00a      	b.n	8007c98 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	2b04      	cmp	r3, #4
 8007c86:	d102      	bne.n	8007c8e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8007c88:	4b24      	ldr	r3, [pc, #144]	; (8007d1c <HAL_RCC_GetSysClockFreq+0x10c>)
 8007c8a:	61bb      	str	r3, [r7, #24]
 8007c8c:	e004      	b.n	8007c98 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8007c8e:	693b      	ldr	r3, [r7, #16]
 8007c90:	2b08      	cmp	r3, #8
 8007c92:	d101      	bne.n	8007c98 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8007c94:	4b22      	ldr	r3, [pc, #136]	; (8007d20 <HAL_RCC_GetSysClockFreq+0x110>)
 8007c96:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8007c98:	693b      	ldr	r3, [r7, #16]
 8007c9a:	2b0c      	cmp	r3, #12
 8007c9c:	d133      	bne.n	8007d06 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007c9e:	4b1d      	ldr	r3, [pc, #116]	; (8007d14 <HAL_RCC_GetSysClockFreq+0x104>)
 8007ca0:	68db      	ldr	r3, [r3, #12]
 8007ca2:	f003 0303 	and.w	r3, r3, #3
 8007ca6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	2b02      	cmp	r3, #2
 8007cac:	d002      	beq.n	8007cb4 <HAL_RCC_GetSysClockFreq+0xa4>
 8007cae:	2b03      	cmp	r3, #3
 8007cb0:	d003      	beq.n	8007cba <HAL_RCC_GetSysClockFreq+0xaa>
 8007cb2:	e005      	b.n	8007cc0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007cb4:	4b19      	ldr	r3, [pc, #100]	; (8007d1c <HAL_RCC_GetSysClockFreq+0x10c>)
 8007cb6:	617b      	str	r3, [r7, #20]
      break;
 8007cb8:	e005      	b.n	8007cc6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8007cba:	4b19      	ldr	r3, [pc, #100]	; (8007d20 <HAL_RCC_GetSysClockFreq+0x110>)
 8007cbc:	617b      	str	r3, [r7, #20]
      break;
 8007cbe:	e002      	b.n	8007cc6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007cc0:	69fb      	ldr	r3, [r7, #28]
 8007cc2:	617b      	str	r3, [r7, #20]
      break;
 8007cc4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007cc6:	4b13      	ldr	r3, [pc, #76]	; (8007d14 <HAL_RCC_GetSysClockFreq+0x104>)
 8007cc8:	68db      	ldr	r3, [r3, #12]
 8007cca:	091b      	lsrs	r3, r3, #4
 8007ccc:	f003 0307 	and.w	r3, r3, #7
 8007cd0:	3301      	adds	r3, #1
 8007cd2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007cd4:	4b0f      	ldr	r3, [pc, #60]	; (8007d14 <HAL_RCC_GetSysClockFreq+0x104>)
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	0a1b      	lsrs	r3, r3, #8
 8007cda:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007cde:	697a      	ldr	r2, [r7, #20]
 8007ce0:	fb02 f203 	mul.w	r2, r2, r3
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007cea:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007cec:	4b09      	ldr	r3, [pc, #36]	; (8007d14 <HAL_RCC_GetSysClockFreq+0x104>)
 8007cee:	68db      	ldr	r3, [r3, #12]
 8007cf0:	0e5b      	lsrs	r3, r3, #25
 8007cf2:	f003 0303 	and.w	r3, r3, #3
 8007cf6:	3301      	adds	r3, #1
 8007cf8:	005b      	lsls	r3, r3, #1
 8007cfa:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8007cfc:	697a      	ldr	r2, [r7, #20]
 8007cfe:	683b      	ldr	r3, [r7, #0]
 8007d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d04:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007d06:	69bb      	ldr	r3, [r7, #24]
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3724      	adds	r7, #36	; 0x24
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr
 8007d14:	40021000 	.word	0x40021000
 8007d18:	0800c874 	.word	0x0800c874
 8007d1c:	00f42400 	.word	0x00f42400
 8007d20:	007a1200 	.word	0x007a1200

08007d24 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007d24:	b480      	push	{r7}
 8007d26:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007d28:	4b03      	ldr	r3, [pc, #12]	; (8007d38 <HAL_RCC_GetHCLKFreq+0x14>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
}
 8007d2c:	4618      	mov	r0, r3
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d34:	4770      	bx	lr
 8007d36:	bf00      	nop
 8007d38:	20000004 	.word	0x20000004

08007d3c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007d40:	f7ff fff0 	bl	8007d24 <HAL_RCC_GetHCLKFreq>
 8007d44:	4601      	mov	r1, r0
 8007d46:	4b06      	ldr	r3, [pc, #24]	; (8007d60 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007d48:	689b      	ldr	r3, [r3, #8]
 8007d4a:	0a1b      	lsrs	r3, r3, #8
 8007d4c:	f003 0307 	and.w	r3, r3, #7
 8007d50:	4a04      	ldr	r2, [pc, #16]	; (8007d64 <HAL_RCC_GetPCLK1Freq+0x28>)
 8007d52:	5cd3      	ldrb	r3, [r2, r3]
 8007d54:	f003 031f 	and.w	r3, r3, #31
 8007d58:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007d5c:	4618      	mov	r0, r3
 8007d5e:	bd80      	pop	{r7, pc}
 8007d60:	40021000 	.word	0x40021000
 8007d64:	0800c86c 	.word	0x0800c86c

08007d68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007d68:	b580      	push	{r7, lr}
 8007d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007d6c:	f7ff ffda 	bl	8007d24 <HAL_RCC_GetHCLKFreq>
 8007d70:	4601      	mov	r1, r0
 8007d72:	4b06      	ldr	r3, [pc, #24]	; (8007d8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8007d74:	689b      	ldr	r3, [r3, #8]
 8007d76:	0adb      	lsrs	r3, r3, #11
 8007d78:	f003 0307 	and.w	r3, r3, #7
 8007d7c:	4a04      	ldr	r2, [pc, #16]	; (8007d90 <HAL_RCC_GetPCLK2Freq+0x28>)
 8007d7e:	5cd3      	ldrb	r3, [r2, r3]
 8007d80:	f003 031f 	and.w	r3, r3, #31
 8007d84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	bd80      	pop	{r7, pc}
 8007d8c:	40021000 	.word	0x40021000
 8007d90:	0800c86c 	.word	0x0800c86c

08007d94 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b086      	sub	sp, #24
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8007da0:	4b2a      	ldr	r3, [pc, #168]	; (8007e4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007da2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007da4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d003      	beq.n	8007db4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007dac:	f7ff f962 	bl	8007074 <HAL_PWREx_GetVoltageRange>
 8007db0:	6178      	str	r0, [r7, #20]
 8007db2:	e014      	b.n	8007dde <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007db4:	4b25      	ldr	r3, [pc, #148]	; (8007e4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007db6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007db8:	4a24      	ldr	r2, [pc, #144]	; (8007e4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007dba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007dbe:	6593      	str	r3, [r2, #88]	; 0x58
 8007dc0:	4b22      	ldr	r3, [pc, #136]	; (8007e4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007dc2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007dc8:	60fb      	str	r3, [r7, #12]
 8007dca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007dcc:	f7ff f952 	bl	8007074 <HAL_PWREx_GetVoltageRange>
 8007dd0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007dd2:	4b1e      	ldr	r3, [pc, #120]	; (8007e4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007dd6:	4a1d      	ldr	r2, [pc, #116]	; (8007e4c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007dd8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007ddc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007de4:	d10b      	bne.n	8007dfe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2b80      	cmp	r3, #128	; 0x80
 8007dea:	d919      	bls.n	8007e20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	2ba0      	cmp	r3, #160	; 0xa0
 8007df0:	d902      	bls.n	8007df8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007df2:	2302      	movs	r3, #2
 8007df4:	613b      	str	r3, [r7, #16]
 8007df6:	e013      	b.n	8007e20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007df8:	2301      	movs	r3, #1
 8007dfa:	613b      	str	r3, [r7, #16]
 8007dfc:	e010      	b.n	8007e20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2b80      	cmp	r3, #128	; 0x80
 8007e02:	d902      	bls.n	8007e0a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007e04:	2303      	movs	r3, #3
 8007e06:	613b      	str	r3, [r7, #16]
 8007e08:	e00a      	b.n	8007e20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2b80      	cmp	r3, #128	; 0x80
 8007e0e:	d102      	bne.n	8007e16 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007e10:	2302      	movs	r3, #2
 8007e12:	613b      	str	r3, [r7, #16]
 8007e14:	e004      	b.n	8007e20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2b70      	cmp	r3, #112	; 0x70
 8007e1a:	d101      	bne.n	8007e20 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007e20:	4b0b      	ldr	r3, [pc, #44]	; (8007e50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f023 0207 	bic.w	r2, r3, #7
 8007e28:	4909      	ldr	r1, [pc, #36]	; (8007e50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007e30:	4b07      	ldr	r3, [pc, #28]	; (8007e50 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f003 0307 	and.w	r3, r3, #7
 8007e38:	693a      	ldr	r2, [r7, #16]
 8007e3a:	429a      	cmp	r2, r3
 8007e3c:	d001      	beq.n	8007e42 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007e3e:	2301      	movs	r3, #1
 8007e40:	e000      	b.n	8007e44 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007e42:	2300      	movs	r3, #0
}
 8007e44:	4618      	mov	r0, r3
 8007e46:	3718      	adds	r7, #24
 8007e48:	46bd      	mov	sp, r7
 8007e4a:	bd80      	pop	{r7, pc}
 8007e4c:	40021000 	.word	0x40021000
 8007e50:	40022000 	.word	0x40022000

08007e54 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007e54:	b580      	push	{r7, lr}
 8007e56:	b086      	sub	sp, #24
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8007e5c:	2300      	movs	r3, #0
 8007e5e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007e60:	2300      	movs	r3, #0
 8007e62:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d03f      	beq.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007e74:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e78:	d01c      	beq.n	8007eb4 <HAL_RCCEx_PeriphCLKConfig+0x60>
 8007e7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007e7e:	d802      	bhi.n	8007e86 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d00e      	beq.n	8007ea2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8007e84:	e01f      	b.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8007e86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007e8a:	d003      	beq.n	8007e94 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8007e8c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8007e90:	d01c      	beq.n	8007ecc <HAL_RCCEx_PeriphCLKConfig+0x78>
 8007e92:	e018      	b.n	8007ec6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007e94:	4b85      	ldr	r3, [pc, #532]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e96:	68db      	ldr	r3, [r3, #12]
 8007e98:	4a84      	ldr	r2, [pc, #528]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007e9a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007e9e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007ea0:	e015      	b.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	3304      	adds	r3, #4
 8007ea6:	2100      	movs	r1, #0
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	f000 ff41 	bl	8008d30 <RCCEx_PLLSAI1_Config>
 8007eae:	4603      	mov	r3, r0
 8007eb0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007eb2:	e00c      	b.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	3320      	adds	r3, #32
 8007eb8:	2100      	movs	r1, #0
 8007eba:	4618      	mov	r0, r3
 8007ebc:	f001 f828 	bl	8008f10 <RCCEx_PLLSAI2_Config>
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8007ec4:	e003      	b.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	74fb      	strb	r3, [r7, #19]
      break;
 8007eca:	e000      	b.n	8007ece <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 8007ecc:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007ece:	7cfb      	ldrb	r3, [r7, #19]
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d10b      	bne.n	8007eec <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007ed4:	4b75      	ldr	r3, [pc, #468]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007eda:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007ee2:	4972      	ldr	r1, [pc, #456]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007eea:	e001      	b.n	8007ef0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007eec:	7cfb      	ldrb	r3, [r7, #19]
 8007eee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d03f      	beq.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f00:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007f04:	d01c      	beq.n	8007f40 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8007f06:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007f0a:	d802      	bhi.n	8007f12 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d00e      	beq.n	8007f2e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8007f10:	e01f      	b.n	8007f52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8007f12:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007f16:	d003      	beq.n	8007f20 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8007f18:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007f1c:	d01c      	beq.n	8007f58 <HAL_RCCEx_PeriphCLKConfig+0x104>
 8007f1e:	e018      	b.n	8007f52 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8007f20:	4b62      	ldr	r3, [pc, #392]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f22:	68db      	ldr	r3, [r3, #12]
 8007f24:	4a61      	ldr	r2, [pc, #388]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f2a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007f2c:	e015      	b.n	8007f5a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	3304      	adds	r3, #4
 8007f32:	2100      	movs	r1, #0
 8007f34:	4618      	mov	r0, r3
 8007f36:	f000 fefb 	bl	8008d30 <RCCEx_PLLSAI1_Config>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007f3e:	e00c      	b.n	8007f5a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	3320      	adds	r3, #32
 8007f44:	2100      	movs	r1, #0
 8007f46:	4618      	mov	r0, r3
 8007f48:	f000 ffe2 	bl	8008f10 <RCCEx_PLLSAI2_Config>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007f50:	e003      	b.n	8007f5a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8007f52:	2301      	movs	r3, #1
 8007f54:	74fb      	strb	r3, [r7, #19]
      break;
 8007f56:	e000      	b.n	8007f5a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8007f58:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007f5a:	7cfb      	ldrb	r3, [r7, #19]
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d10b      	bne.n	8007f78 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007f60:	4b52      	ldr	r3, [pc, #328]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007f66:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007f6e:	494f      	ldr	r1, [pc, #316]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f70:	4313      	orrs	r3, r2
 8007f72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007f76:	e001      	b.n	8007f7c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007f78:	7cfb      	ldrb	r3, [r7, #19]
 8007f7a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	f000 80a0 	beq.w	80080ca <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007f8e:	4b47      	ldr	r3, [pc, #284]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d101      	bne.n	8007f9e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	e000      	b.n	8007fa0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d00d      	beq.n	8007fc0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007fa4:	4b41      	ldr	r3, [pc, #260]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007fa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fa8:	4a40      	ldr	r2, [pc, #256]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007faa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007fae:	6593      	str	r3, [r2, #88]	; 0x58
 8007fb0:	4b3e      	ldr	r3, [pc, #248]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007fb2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fb4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fb8:	60bb      	str	r3, [r7, #8]
 8007fba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007fc0:	4b3b      	ldr	r3, [pc, #236]	; (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	4a3a      	ldr	r2, [pc, #232]	; (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007fc6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007fca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007fcc:	f7fb f8be 	bl	800314c <HAL_GetTick>
 8007fd0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007fd2:	e009      	b.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007fd4:	f7fb f8ba 	bl	800314c <HAL_GetTick>
 8007fd8:	4602      	mov	r2, r0
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	1ad3      	subs	r3, r2, r3
 8007fde:	2b02      	cmp	r3, #2
 8007fe0:	d902      	bls.n	8007fe8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 8007fe2:	2303      	movs	r3, #3
 8007fe4:	74fb      	strb	r3, [r7, #19]
        break;
 8007fe6:	e005      	b.n	8007ff4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007fe8:	4b31      	ldr	r3, [pc, #196]	; (80080b0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d0ef      	beq.n	8007fd4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 8007ff4:	7cfb      	ldrb	r3, [r7, #19]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d15c      	bne.n	80080b4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007ffa:	4b2c      	ldr	r3, [pc, #176]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8007ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008000:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008004:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008006:	697b      	ldr	r3, [r7, #20]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d01f      	beq.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	429a      	cmp	r2, r3
 8008016:	d019      	beq.n	800804c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008018:	4b24      	ldr	r3, [pc, #144]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800801a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800801e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008022:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008024:	4b21      	ldr	r3, [pc, #132]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008026:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800802a:	4a20      	ldr	r2, [pc, #128]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800802c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008030:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008034:	4b1d      	ldr	r3, [pc, #116]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008036:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800803a:	4a1c      	ldr	r2, [pc, #112]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800803c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008040:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008044:	4a19      	ldr	r2, [pc, #100]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008046:	697b      	ldr	r3, [r7, #20]
 8008048:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800804c:	697b      	ldr	r3, [r7, #20]
 800804e:	f003 0301 	and.w	r3, r3, #1
 8008052:	2b00      	cmp	r3, #0
 8008054:	d016      	beq.n	8008084 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008056:	f7fb f879 	bl	800314c <HAL_GetTick>
 800805a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800805c:	e00b      	b.n	8008076 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800805e:	f7fb f875 	bl	800314c <HAL_GetTick>
 8008062:	4602      	mov	r2, r0
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	1ad3      	subs	r3, r2, r3
 8008068:	f241 3288 	movw	r2, #5000	; 0x1388
 800806c:	4293      	cmp	r3, r2
 800806e:	d902      	bls.n	8008076 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8008070:	2303      	movs	r3, #3
 8008072:	74fb      	strb	r3, [r7, #19]
            break;
 8008074:	e006      	b.n	8008084 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008076:	4b0d      	ldr	r3, [pc, #52]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8008078:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800807c:	f003 0302 	and.w	r3, r3, #2
 8008080:	2b00      	cmp	r3, #0
 8008082:	d0ec      	beq.n	800805e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8008084:	7cfb      	ldrb	r3, [r7, #19]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d10c      	bne.n	80080a4 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800808a:	4b08      	ldr	r3, [pc, #32]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800808c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008090:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800809a:	4904      	ldr	r1, [pc, #16]	; (80080ac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800809c:	4313      	orrs	r3, r2
 800809e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80080a2:	e009      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80080a4:	7cfb      	ldrb	r3, [r7, #19]
 80080a6:	74bb      	strb	r3, [r7, #18]
 80080a8:	e006      	b.n	80080b8 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80080aa:	bf00      	nop
 80080ac:	40021000 	.word	0x40021000
 80080b0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80080b4:	7cfb      	ldrb	r3, [r7, #19]
 80080b6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80080b8:	7c7b      	ldrb	r3, [r7, #17]
 80080ba:	2b01      	cmp	r3, #1
 80080bc:	d105      	bne.n	80080ca <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80080be:	4b9e      	ldr	r3, [pc, #632]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80080c2:	4a9d      	ldr	r2, [pc, #628]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80080c8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f003 0301 	and.w	r3, r3, #1
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00a      	beq.n	80080ec <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80080d6:	4b98      	ldr	r3, [pc, #608]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080dc:	f023 0203 	bic.w	r2, r3, #3
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080e4:	4994      	ldr	r1, [pc, #592]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080e6:	4313      	orrs	r3, r2
 80080e8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	f003 0302 	and.w	r3, r3, #2
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00a      	beq.n	800810e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80080f8:	4b8f      	ldr	r3, [pc, #572]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80080fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80080fe:	f023 020c 	bic.w	r2, r3, #12
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008106:	498c      	ldr	r1, [pc, #560]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008108:	4313      	orrs	r3, r2
 800810a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f003 0304 	and.w	r3, r3, #4
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00a      	beq.n	8008130 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800811a:	4b87      	ldr	r3, [pc, #540]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800811c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008120:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008128:	4983      	ldr	r1, [pc, #524]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800812a:	4313      	orrs	r3, r2
 800812c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f003 0308 	and.w	r3, r3, #8
 8008138:	2b00      	cmp	r3, #0
 800813a:	d00a      	beq.n	8008152 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800813c:	4b7e      	ldr	r3, [pc, #504]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800813e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008142:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800814a:	497b      	ldr	r1, [pc, #492]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800814c:	4313      	orrs	r3, r2
 800814e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	f003 0310 	and.w	r3, r3, #16
 800815a:	2b00      	cmp	r3, #0
 800815c:	d00a      	beq.n	8008174 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800815e:	4b76      	ldr	r3, [pc, #472]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008164:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800816c:	4972      	ldr	r1, [pc, #456]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800816e:	4313      	orrs	r3, r2
 8008170:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f003 0320 	and.w	r3, r3, #32
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00a      	beq.n	8008196 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008180:	4b6d      	ldr	r3, [pc, #436]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008182:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008186:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800818e:	496a      	ldr	r1, [pc, #424]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008190:	4313      	orrs	r3, r2
 8008192:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d00a      	beq.n	80081b8 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80081a2:	4b65      	ldr	r3, [pc, #404]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80081a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081a8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80081b0:	4961      	ldr	r1, [pc, #388]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80081b2:	4313      	orrs	r3, r2
 80081b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d00a      	beq.n	80081da <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80081c4:	4b5c      	ldr	r3, [pc, #368]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80081c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081ca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80081d2:	4959      	ldr	r1, [pc, #356]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80081d4:	4313      	orrs	r3, r2
 80081d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d00a      	beq.n	80081fc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80081e6:	4b54      	ldr	r3, [pc, #336]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80081e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081ec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081f4:	4950      	ldr	r1, [pc, #320]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80081f6:	4313      	orrs	r3, r2
 80081f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008204:	2b00      	cmp	r3, #0
 8008206:	d00a      	beq.n	800821e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008208:	4b4b      	ldr	r3, [pc, #300]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800820a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800820e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008216:	4948      	ldr	r1, [pc, #288]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008218:	4313      	orrs	r3, r2
 800821a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008226:	2b00      	cmp	r3, #0
 8008228:	d00a      	beq.n	8008240 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800822a:	4b43      	ldr	r3, [pc, #268]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800822c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008230:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008238:	493f      	ldr	r1, [pc, #252]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800823a:	4313      	orrs	r3, r2
 800823c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008248:	2b00      	cmp	r3, #0
 800824a:	d028      	beq.n	800829e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800824c:	4b3a      	ldr	r3, [pc, #232]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800824e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008252:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800825a:	4937      	ldr	r1, [pc, #220]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800825c:	4313      	orrs	r3, r2
 800825e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008266:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800826a:	d106      	bne.n	800827a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800826c:	4b32      	ldr	r3, [pc, #200]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800826e:	68db      	ldr	r3, [r3, #12]
 8008270:	4a31      	ldr	r2, [pc, #196]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008272:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008276:	60d3      	str	r3, [r2, #12]
 8008278:	e011      	b.n	800829e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800827e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008282:	d10c      	bne.n	800829e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	3304      	adds	r3, #4
 8008288:	2101      	movs	r1, #1
 800828a:	4618      	mov	r0, r3
 800828c:	f000 fd50 	bl	8008d30 <RCCEx_PLLSAI1_Config>
 8008290:	4603      	mov	r3, r0
 8008292:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8008294:	7cfb      	ldrb	r3, [r7, #19]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d001      	beq.n	800829e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 800829a:	7cfb      	ldrb	r3, [r7, #19]
 800829c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d028      	beq.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80082aa:	4b23      	ldr	r3, [pc, #140]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80082ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80082b0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082b8:	491f      	ldr	r1, [pc, #124]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80082ba:	4313      	orrs	r3, r2
 80082bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80082c8:	d106      	bne.n	80082d8 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80082ca:	4b1b      	ldr	r3, [pc, #108]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80082cc:	68db      	ldr	r3, [r3, #12]
 80082ce:	4a1a      	ldr	r2, [pc, #104]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 80082d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80082d4:	60d3      	str	r3, [r2, #12]
 80082d6:	e011      	b.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80082dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80082e0:	d10c      	bne.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	3304      	adds	r3, #4
 80082e6:	2101      	movs	r1, #1
 80082e8:	4618      	mov	r0, r3
 80082ea:	f000 fd21 	bl	8008d30 <RCCEx_PLLSAI1_Config>
 80082ee:	4603      	mov	r3, r0
 80082f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80082f2:	7cfb      	ldrb	r3, [r7, #19]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d001      	beq.n	80082fc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 80082f8:	7cfb      	ldrb	r3, [r7, #19]
 80082fa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008304:	2b00      	cmp	r3, #0
 8008306:	d02b      	beq.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008308:	4b0b      	ldr	r3, [pc, #44]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800830a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800830e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008316:	4908      	ldr	r1, [pc, #32]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8008318:	4313      	orrs	r3, r2
 800831a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008322:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008326:	d109      	bne.n	800833c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008328:	4b03      	ldr	r3, [pc, #12]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800832a:	68db      	ldr	r3, [r3, #12]
 800832c:	4a02      	ldr	r2, [pc, #8]	; (8008338 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 800832e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008332:	60d3      	str	r3, [r2, #12]
 8008334:	e014      	b.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8008336:	bf00      	nop
 8008338:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008340:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008344:	d10c      	bne.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	3304      	adds	r3, #4
 800834a:	2101      	movs	r1, #1
 800834c:	4618      	mov	r0, r3
 800834e:	f000 fcef 	bl	8008d30 <RCCEx_PLLSAI1_Config>
 8008352:	4603      	mov	r3, r0
 8008354:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8008356:	7cfb      	ldrb	r3, [r7, #19]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d001      	beq.n	8008360 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 800835c:	7cfb      	ldrb	r3, [r7, #19]
 800835e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008368:	2b00      	cmp	r3, #0
 800836a:	d02f      	beq.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800836c:	4b2b      	ldr	r3, [pc, #172]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800836e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008372:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800837a:	4928      	ldr	r1, [pc, #160]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800837c:	4313      	orrs	r3, r2
 800837e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008386:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800838a:	d10d      	bne.n	80083a8 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	3304      	adds	r3, #4
 8008390:	2102      	movs	r1, #2
 8008392:	4618      	mov	r0, r3
 8008394:	f000 fccc 	bl	8008d30 <RCCEx_PLLSAI1_Config>
 8008398:	4603      	mov	r3, r0
 800839a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800839c:	7cfb      	ldrb	r3, [r7, #19]
 800839e:	2b00      	cmp	r3, #0
 80083a0:	d014      	beq.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80083a2:	7cfb      	ldrb	r3, [r7, #19]
 80083a4:	74bb      	strb	r3, [r7, #18]
 80083a6:	e011      	b.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80083ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80083b0:	d10c      	bne.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	3320      	adds	r3, #32
 80083b6:	2102      	movs	r1, #2
 80083b8:	4618      	mov	r0, r3
 80083ba:	f000 fda9 	bl	8008f10 <RCCEx_PLLSAI2_Config>
 80083be:	4603      	mov	r3, r0
 80083c0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80083c2:	7cfb      	ldrb	r3, [r7, #19]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d001      	beq.n	80083cc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 80083c8:	7cfb      	ldrb	r3, [r7, #19]
 80083ca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d00a      	beq.n	80083ee <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80083d8:	4b10      	ldr	r3, [pc, #64]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083de:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80083e6:	490d      	ldr	r1, [pc, #52]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083e8:	4313      	orrs	r3, r2
 80083ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d00b      	beq.n	8008412 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80083fa:	4b08      	ldr	r3, [pc, #32]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80083fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008400:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800840a:	4904      	ldr	r1, [pc, #16]	; (800841c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800840c:	4313      	orrs	r3, r2
 800840e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8008412:	7cbb      	ldrb	r3, [r7, #18]
}
 8008414:	4618      	mov	r0, r3
 8008416:	3718      	adds	r7, #24
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}
 800841c:	40021000 	.word	0x40021000

08008420 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSPI)
  @endif
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b088      	sub	sp, #32
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8008428:	2300      	movs	r3, #0
 800842a:	61fb      	str	r3, [r7, #28]
#endif

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if(PeriphClk == RCC_PERIPHCLK_RTC)
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008432:	d137      	bne.n	80084a4 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8008434:	4bb8      	ldr	r3, [pc, #736]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008436:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800843a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800843e:	613b      	str	r3, [r7, #16]

    switch(srcclk)
 8008440:	693b      	ldr	r3, [r7, #16]
 8008442:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008446:	d014      	beq.n	8008472 <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8008448:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800844c:	d01e      	beq.n	800848c <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
 800844e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008452:	d001      	beq.n	8008458 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
        frequency = HSE_VALUE / 32U;
      }
      break;
    default:
      /* No clock source, frequency default init at 0 */
      break;
 8008454:	f000 bc53 	b.w	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008458:	4baf      	ldr	r3, [pc, #700]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800845a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800845e:	f003 0302 	and.w	r3, r3, #2
 8008462:	2b02      	cmp	r3, #2
 8008464:	f040 8446 	bne.w	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
        frequency = LSE_VALUE;
 8008468:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800846c:	61fb      	str	r3, [r7, #28]
      break;
 800846e:	f000 bc41 	b.w	8008cf4 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
      if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008472:	4ba9      	ldr	r3, [pc, #676]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008474:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008478:	f003 0302 	and.w	r3, r3, #2
 800847c:	2b02      	cmp	r3, #2
 800847e:	f040 843b 	bne.w	8008cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
          frequency = LSI_VALUE;
 8008482:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008486:	61fb      	str	r3, [r7, #28]
      break;
 8008488:	f000 bc36 	b.w	8008cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x8d8>
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800848c:	4ba2      	ldr	r3, [pc, #648]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008494:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008498:	f040 8430 	bne.w	8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
        frequency = HSE_VALUE / 32U;
 800849c:	4b9f      	ldr	r3, [pc, #636]	; (800871c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800849e:	61fb      	str	r3, [r7, #28]
      break;
 80084a0:	f000 bc2c 	b.w	8008cfc <HAL_RCCEx_GetPeriphCLKFreq+0x8dc>
    }
  }
  else
  {
    /* Other external peripheral clock source than RTC */
    pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80084a4:	4b9c      	ldr	r3, [pc, #624]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084a6:	68db      	ldr	r3, [r3, #12]
 80084a8:	f003 0303 	and.w	r3, r3, #3
 80084ac:	617b      	str	r3, [r7, #20]

    /* Compute PLL clock input */
    switch(pll_oscsource)
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	2b02      	cmp	r3, #2
 80084b2:	d023      	beq.n	80084fc <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80084b4:	2b03      	cmp	r3, #3
 80084b6:	d02e      	beq.n	8008516 <HAL_RCCEx_GetPeriphCLKFreq+0xf6>
 80084b8:	2b01      	cmp	r3, #1
 80084ba:	d139      	bne.n	8008530 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
    {
    case RCC_PLLSOURCE_MSI:   /* MSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 80084bc:	4b96      	ldr	r3, [pc, #600]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	f003 0302 	and.w	r3, r3, #2
 80084c4:	2b02      	cmp	r3, #2
 80084c6:	d116      	bne.n	80084f6 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
      {
        /*MSI frequency range in HZ*/
        pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 80084c8:	4b93      	ldr	r3, [pc, #588]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f003 0308 	and.w	r3, r3, #8
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d005      	beq.n	80084e0 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>
 80084d4:	4b90      	ldr	r3, [pc, #576]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	091b      	lsrs	r3, r3, #4
 80084da:	f003 030f 	and.w	r3, r3, #15
 80084de:	e005      	b.n	80084ec <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
 80084e0:	4b8d      	ldr	r3, [pc, #564]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80084e6:	0a1b      	lsrs	r3, r3, #8
 80084e8:	f003 030f 	and.w	r3, r3, #15
 80084ec:	4a8c      	ldr	r2, [pc, #560]	; (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 80084ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80084f2:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 80084f4:	e01f      	b.n	8008536 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 80084f6:	2300      	movs	r3, #0
 80084f8:	61bb      	str	r3, [r7, #24]
      break;
 80084fa:	e01c      	b.n	8008536 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSI:   /* HSI ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80084fc:	4b86      	ldr	r3, [pc, #536]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008504:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008508:	d102      	bne.n	8008510 <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
      {
        pllvco = HSI_VALUE;
 800850a:	4b86      	ldr	r3, [pc, #536]	; (8008724 <HAL_RCCEx_GetPeriphCLKFreq+0x304>)
 800850c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 800850e:	e012      	b.n	8008536 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 8008510:	2300      	movs	r3, #0
 8008512:	61bb      	str	r3, [r7, #24]
      break;
 8008514:	e00f      	b.n	8008536 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    case RCC_PLLSOURCE_HSE:   /* HSE ? */
      if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8008516:	4b80      	ldr	r3, [pc, #512]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800851e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008522:	d102      	bne.n	800852a <HAL_RCCEx_GetPeriphCLKFreq+0x10a>
      {
        pllvco = HSE_VALUE;
 8008524:	4b80      	ldr	r3, [pc, #512]	; (8008728 <HAL_RCCEx_GetPeriphCLKFreq+0x308>)
 8008526:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        pllvco = 0U;
      }
      break;
 8008528:	e005      	b.n	8008536 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
        pllvco = 0U;
 800852a:	2300      	movs	r3, #0
 800852c:	61bb      	str	r3, [r7, #24]
      break;
 800852e:	e002      	b.n	8008536 <HAL_RCCEx_GetPeriphCLKFreq+0x116>
    default:
      /* No source */
      pllvco = 0U;
 8008530:	2300      	movs	r3, #0
 8008532:	61bb      	str	r3, [r7, #24]
      break;
 8008534:	bf00      	nop
    }

    switch(PeriphClk)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800853c:	f000 8337 	beq.w	8008bae <HAL_RCCEx_GetPeriphCLKFreq+0x78e>
 8008540:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008544:	d825      	bhi.n	8008592 <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 8008546:	2b10      	cmp	r3, #16
 8008548:	f000 81df 	beq.w	800890a <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 800854c:	2b10      	cmp	r3, #16
 800854e:	d80f      	bhi.n	8008570 <HAL_RCCEx_GetPeriphCLKFreq+0x150>
 8008550:	2b02      	cmp	r3, #2
 8008552:	f000 8128 	beq.w	80087a6 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
 8008556:	2b02      	cmp	r3, #2
 8008558:	d803      	bhi.n	8008562 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
 800855a:	2b01      	cmp	r3, #1
 800855c:	f000 80ec 	beq.w	8008738 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
      }

#endif /* OCTOSPI1 || OCTOSPI2 */

    default:
      break;
 8008560:	e3cd      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008562:	2b04      	cmp	r3, #4
 8008564:	f000 8169 	beq.w	800883a <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
 8008568:	2b08      	cmp	r3, #8
 800856a:	f000 819a 	beq.w	80088a2 <HAL_RCCEx_GetPeriphCLKFreq+0x482>
      break;
 800856e:	e3c6      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008570:	2b40      	cmp	r3, #64	; 0x40
 8008572:	f000 82b3 	beq.w	8008adc <HAL_RCCEx_GetPeriphCLKFreq+0x6bc>
 8008576:	2b40      	cmp	r3, #64	; 0x40
 8008578:	d803      	bhi.n	8008582 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
 800857a:	2b20      	cmp	r3, #32
 800857c:	f000 81fd 	beq.w	800897a <HAL_RCCEx_GetPeriphCLKFreq+0x55a>
      break;
 8008580:	e3bd      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008582:	2b80      	cmp	r3, #128	; 0x80
 8008584:	f000 82cd 	beq.w	8008b22 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8008588:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800858c:	f000 82ec 	beq.w	8008b68 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
      break;
 8008590:	e3b5      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 8008592:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008596:	f000 822d 	beq.w	80089f4 <HAL_RCCEx_GetPeriphCLKFreq+0x5d4>
 800859a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800859e:	d811      	bhi.n	80085c4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80085a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80085a4:	d021      	beq.n	80085ea <HAL_RCCEx_GetPeriphCLKFreq+0x1ca>
 80085a6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80085aa:	d804      	bhi.n	80085b6 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 80085ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80085b0:	f000 833e 	beq.w	8008c30 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
      break;
 80085b4:	e3a3      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 80085b6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085ba:	d01d      	beq.n	80085f8 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
 80085bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80085c0:	d021      	beq.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 80085c2:	e39c      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 80085c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085c8:	f000 8277 	beq.w	8008aba <HAL_RCCEx_GetPeriphCLKFreq+0x69a>
 80085cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085d0:	d804      	bhi.n	80085dc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80085d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80085d6:	f000 8371 	beq.w	8008cbc <HAL_RCCEx_GetPeriphCLKFreq+0x89c>
      break;
 80085da:	e390      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
    switch(PeriphClk)
 80085dc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80085e0:	d011      	beq.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 80085e2:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80085e6:	d00e      	beq.n	8008606 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
      break;
 80085e8:	e389      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
 80085ea:	69b9      	ldr	r1, [r7, #24]
 80085ec:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80085f0:	f000 fd68 	bl	80090c4 <RCCEx_GetSAIxPeriphCLKFreq>
 80085f4:	61f8      	str	r0, [r7, #28]
      break;
 80085f6:	e382      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
 80085f8:	69b9      	ldr	r1, [r7, #24]
 80085fa:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80085fe:	f000 fd61 	bl	80090c4 <RCCEx_GetSAIxPeriphCLKFreq>
 8008602:	61f8      	str	r0, [r7, #28]
      break;
 8008604:	e37b      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
 8008606:	4b44      	ldr	r3, [pc, #272]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800860c:	f003 6340 	and.w	r3, r3, #201326592	; 0xc000000
 8008610:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008618:	d023      	beq.n	8008662 <HAL_RCCEx_GetPeriphCLKFreq+0x242>
 800861a:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 800861e:	d003      	beq.n	8008628 <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 8008620:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8008624:	d04a      	beq.n	80086bc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
          break;
 8008626:	e086      	b.n	8008736 <HAL_RCCEx_GetPeriphCLKFreq+0x316>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
 8008628:	4b3b      	ldr	r3, [pc, #236]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	f003 0302 	and.w	r3, r3, #2
 8008630:	2b02      	cmp	r3, #2
 8008632:	d17b      	bne.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
 8008634:	4b38      	ldr	r3, [pc, #224]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	f003 0308 	and.w	r3, r3, #8
 800863c:	2b00      	cmp	r3, #0
 800863e:	d005      	beq.n	800864c <HAL_RCCEx_GetPeriphCLKFreq+0x22c>
 8008640:	4b35      	ldr	r3, [pc, #212]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	091b      	lsrs	r3, r3, #4
 8008646:	f003 030f 	and.w	r3, r3, #15
 800864a:	e005      	b.n	8008658 <HAL_RCCEx_GetPeriphCLKFreq+0x238>
 800864c:	4b32      	ldr	r3, [pc, #200]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800864e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008652:	0a1b      	lsrs	r3, r3, #8
 8008654:	f003 030f 	and.w	r3, r3, #15
 8008658:	4a31      	ldr	r2, [pc, #196]	; (8008720 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 800865a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800865e:	61fb      	str	r3, [r7, #28]
          break;
 8008660:	e064      	b.n	800872c <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
 8008662:	4b2d      	ldr	r3, [pc, #180]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800866a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800866e:	d15f      	bne.n	8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
            if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
 8008670:	4b29      	ldr	r3, [pc, #164]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008672:	68db      	ldr	r3, [r3, #12]
 8008674:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008678:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800867c:	d158      	bne.n	8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
              plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800867e:	4b26      	ldr	r3, [pc, #152]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008680:	68db      	ldr	r3, [r3, #12]
 8008682:	0a1b      	lsrs	r3, r3, #8
 8008684:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008688:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 800868a:	69bb      	ldr	r3, [r7, #24]
 800868c:	68fa      	ldr	r2, [r7, #12]
 800868e:	fb02 f203 	mul.w	r2, r2, r3
 8008692:	4b21      	ldr	r3, [pc, #132]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008694:	68db      	ldr	r3, [r3, #12]
 8008696:	091b      	lsrs	r3, r3, #4
 8008698:	f003 0307 	and.w	r3, r3, #7
 800869c:	3301      	adds	r3, #1
 800869e:	fbb2 f3f3 	udiv	r3, r2, r3
 80086a2:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U) << 1U));
 80086a4:	4b1c      	ldr	r3, [pc, #112]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80086a6:	68db      	ldr	r3, [r3, #12]
 80086a8:	0d5b      	lsrs	r3, r3, #21
 80086aa:	f003 0303 	and.w	r3, r3, #3
 80086ae:	3301      	adds	r3, #1
 80086b0:	005b      	lsls	r3, r3, #1
 80086b2:	69ba      	ldr	r2, [r7, #24]
 80086b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80086b8:	61fb      	str	r3, [r7, #28]
          break;
 80086ba:	e039      	b.n	8008730 <HAL_RCCEx_GetPeriphCLKFreq+0x310>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
 80086bc:	4b16      	ldr	r3, [pc, #88]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80086c4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80086c8:	d134      	bne.n	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
            if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
 80086ca:	4b13      	ldr	r3, [pc, #76]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80086cc:	691b      	ldr	r3, [r3, #16]
 80086ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80086d2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80086d6:	d12d      	bne.n	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
              plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80086d8:	4b0f      	ldr	r3, [pc, #60]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80086da:	691b      	ldr	r3, [r3, #16]
 80086dc:	0a1b      	lsrs	r3, r3, #8
 80086de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80086e2:	60fb      	str	r3, [r7, #12]
              pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80086e4:	69bb      	ldr	r3, [r7, #24]
 80086e6:	68fa      	ldr	r2, [r7, #12]
 80086e8:	fb02 f203 	mul.w	r2, r2, r3
 80086ec:	4b0a      	ldr	r3, [pc, #40]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80086ee:	68db      	ldr	r3, [r3, #12]
 80086f0:	091b      	lsrs	r3, r3, #4
 80086f2:	f003 0307 	and.w	r3, r3, #7
 80086f6:	3301      	adds	r3, #1
 80086f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80086fc:	61bb      	str	r3, [r7, #24]
              frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) + 1U) << 1U));
 80086fe:	4b06      	ldr	r3, [pc, #24]	; (8008718 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8008700:	691b      	ldr	r3, [r3, #16]
 8008702:	0d5b      	lsrs	r3, r3, #21
 8008704:	f003 0303 	and.w	r3, r3, #3
 8008708:	3301      	adds	r3, #1
 800870a:	005b      	lsls	r3, r3, #1
 800870c:	69ba      	ldr	r2, [r7, #24]
 800870e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008712:	61fb      	str	r3, [r7, #28]
          break;
 8008714:	e00e      	b.n	8008734 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8008716:	bf00      	nop
 8008718:	40021000 	.word	0x40021000
 800871c:	0003d090 	.word	0x0003d090
 8008720:	0800c874 	.word	0x0800c874
 8008724:	00f42400 	.word	0x00f42400
 8008728:	007a1200 	.word	0x007a1200
          break;
 800872c:	bf00      	nop
 800872e:	e2e6      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008730:	bf00      	nop
 8008732:	e2e4      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008734:	bf00      	nop
        break;
 8008736:	e2e2      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8008738:	4bac      	ldr	r3, [pc, #688]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800873a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800873e:	f003 0303 	and.w	r3, r3, #3
 8008742:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008744:	693b      	ldr	r3, [r7, #16]
 8008746:	2b03      	cmp	r3, #3
 8008748:	d827      	bhi.n	800879a <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 800874a:	a201      	add	r2, pc, #4	; (adr r2, 8008750 <HAL_RCCEx_GetPeriphCLKFreq+0x330>)
 800874c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008750:	08008761 	.word	0x08008761
 8008754:	08008769 	.word	0x08008769
 8008758:	08008771 	.word	0x08008771
 800875c:	08008785 	.word	0x08008785
          frequency = HAL_RCC_GetPCLK2Freq();
 8008760:	f7ff fb02 	bl	8007d68 <HAL_RCC_GetPCLK2Freq>
 8008764:	61f8      	str	r0, [r7, #28]
          break;
 8008766:	e01d      	b.n	80087a4 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          frequency = HAL_RCC_GetSysClockFreq();
 8008768:	f7ff fa52 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 800876c:	61f8      	str	r0, [r7, #28]
          break;
 800876e:	e019      	b.n	80087a4 <HAL_RCCEx_GetPeriphCLKFreq+0x384>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008770:	4b9e      	ldr	r3, [pc, #632]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008778:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800877c:	d10f      	bne.n	800879e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
            frequency = HSI_VALUE;
 800877e:	4b9c      	ldr	r3, [pc, #624]	; (80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008780:	61fb      	str	r3, [r7, #28]
          break;
 8008782:	e00c      	b.n	800879e <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008784:	4b99      	ldr	r3, [pc, #612]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008786:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800878a:	f003 0302 	and.w	r3, r3, #2
 800878e:	2b02      	cmp	r3, #2
 8008790:	d107      	bne.n	80087a2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
            frequency = LSE_VALUE;
 8008792:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008796:	61fb      	str	r3, [r7, #28]
          break;
 8008798:	e003      	b.n	80087a2 <HAL_RCCEx_GetPeriphCLKFreq+0x382>
          break;
 800879a:	bf00      	nop
 800879c:	e2af      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800879e:	bf00      	nop
 80087a0:	e2ad      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80087a2:	bf00      	nop
        break;
 80087a4:	e2ab      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 80087a6:	4b91      	ldr	r3, [pc, #580]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80087a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80087ac:	f003 030c 	and.w	r3, r3, #12
 80087b0:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80087b2:	693b      	ldr	r3, [r7, #16]
 80087b4:	2b0c      	cmp	r3, #12
 80087b6:	d83a      	bhi.n	800882e <HAL_RCCEx_GetPeriphCLKFreq+0x40e>
 80087b8:	a201      	add	r2, pc, #4	; (adr r2, 80087c0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>)
 80087ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087be:	bf00      	nop
 80087c0:	080087f5 	.word	0x080087f5
 80087c4:	0800882f 	.word	0x0800882f
 80087c8:	0800882f 	.word	0x0800882f
 80087cc:	0800882f 	.word	0x0800882f
 80087d0:	080087fd 	.word	0x080087fd
 80087d4:	0800882f 	.word	0x0800882f
 80087d8:	0800882f 	.word	0x0800882f
 80087dc:	0800882f 	.word	0x0800882f
 80087e0:	08008805 	.word	0x08008805
 80087e4:	0800882f 	.word	0x0800882f
 80087e8:	0800882f 	.word	0x0800882f
 80087ec:	0800882f 	.word	0x0800882f
 80087f0:	08008819 	.word	0x08008819
          frequency = HAL_RCC_GetPCLK1Freq();
 80087f4:	f7ff faa2 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 80087f8:	61f8      	str	r0, [r7, #28]
          break;
 80087fa:	e01d      	b.n	8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          frequency = HAL_RCC_GetSysClockFreq();
 80087fc:	f7ff fa08 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 8008800:	61f8      	str	r0, [r7, #28]
          break;
 8008802:	e019      	b.n	8008838 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008804:	4b79      	ldr	r3, [pc, #484]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800880c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008810:	d10f      	bne.n	8008832 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
            frequency = HSI_VALUE;
 8008812:	4b77      	ldr	r3, [pc, #476]	; (80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008814:	61fb      	str	r3, [r7, #28]
          break;
 8008816:	e00c      	b.n	8008832 <HAL_RCCEx_GetPeriphCLKFreq+0x412>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008818:	4b74      	ldr	r3, [pc, #464]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800881a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800881e:	f003 0302 	and.w	r3, r3, #2
 8008822:	2b02      	cmp	r3, #2
 8008824:	d107      	bne.n	8008836 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
            frequency = LSE_VALUE;
 8008826:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800882a:	61fb      	str	r3, [r7, #28]
          break;
 800882c:	e003      	b.n	8008836 <HAL_RCCEx_GetPeriphCLKFreq+0x416>
          break;
 800882e:	bf00      	nop
 8008830:	e265      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008832:	bf00      	nop
 8008834:	e263      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008836:	bf00      	nop
        break;
 8008838:	e261      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800883a:	4b6c      	ldr	r3, [pc, #432]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800883c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008840:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008844:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008846:	693b      	ldr	r3, [r7, #16]
 8008848:	2b10      	cmp	r3, #16
 800884a:	d00d      	beq.n	8008868 <HAL_RCCEx_GetPeriphCLKFreq+0x448>
 800884c:	2b10      	cmp	r3, #16
 800884e:	d802      	bhi.n	8008856 <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 8008850:	2b00      	cmp	r3, #0
 8008852:	d005      	beq.n	8008860 <HAL_RCCEx_GetPeriphCLKFreq+0x440>
          break;
 8008854:	e024      	b.n	80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
        switch(srcclk)
 8008856:	2b20      	cmp	r3, #32
 8008858:	d00a      	beq.n	8008870 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 800885a:	2b30      	cmp	r3, #48	; 0x30
 800885c:	d012      	beq.n	8008884 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          break;
 800885e:	e01f      	b.n	80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008860:	f7ff fa6c 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 8008864:	61f8      	str	r0, [r7, #28]
          break;
 8008866:	e01b      	b.n	80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          frequency = HAL_RCC_GetSysClockFreq();
 8008868:	f7ff f9d2 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 800886c:	61f8      	str	r0, [r7, #28]
          break;
 800886e:	e017      	b.n	80088a0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008870:	4b5e      	ldr	r3, [pc, #376]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008878:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800887c:	d10d      	bne.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
            frequency = HSI_VALUE;
 800887e:	4b5c      	ldr	r3, [pc, #368]	; (80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008880:	61fb      	str	r3, [r7, #28]
          break;
 8008882:	e00a      	b.n	800889a <HAL_RCCEx_GetPeriphCLKFreq+0x47a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008884:	4b59      	ldr	r3, [pc, #356]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 8008886:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800888a:	f003 0302 	and.w	r3, r3, #2
 800888e:	2b02      	cmp	r3, #2
 8008890:	d105      	bne.n	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = LSE_VALUE;
 8008892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008896:	61fb      	str	r3, [r7, #28]
          break;
 8008898:	e001      	b.n	800889e <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          break;
 800889a:	bf00      	nop
 800889c:	e22f      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 800889e:	bf00      	nop
        break;
 80088a0:	e22d      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80088a2:	4b52      	ldr	r3, [pc, #328]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80088a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80088a8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80088ac:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 80088ae:	693b      	ldr	r3, [r7, #16]
 80088b0:	2b40      	cmp	r3, #64	; 0x40
 80088b2:	d00d      	beq.n	80088d0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b0>
 80088b4:	2b40      	cmp	r3, #64	; 0x40
 80088b6:	d802      	bhi.n	80088be <HAL_RCCEx_GetPeriphCLKFreq+0x49e>
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d005      	beq.n	80088c8 <HAL_RCCEx_GetPeriphCLKFreq+0x4a8>
          break;
 80088bc:	e024      	b.n	8008908 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
        switch(srcclk)
 80088be:	2b80      	cmp	r3, #128	; 0x80
 80088c0:	d00a      	beq.n	80088d8 <HAL_RCCEx_GetPeriphCLKFreq+0x4b8>
 80088c2:	2bc0      	cmp	r3, #192	; 0xc0
 80088c4:	d012      	beq.n	80088ec <HAL_RCCEx_GetPeriphCLKFreq+0x4cc>
          break;
 80088c6:	e01f      	b.n	8008908 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80088c8:	f7ff fa38 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 80088cc:	61f8      	str	r0, [r7, #28]
          break;
 80088ce:	e01b      	b.n	8008908 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          frequency = HAL_RCC_GetSysClockFreq();
 80088d0:	f7ff f99e 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 80088d4:	61f8      	str	r0, [r7, #28]
          break;
 80088d6:	e017      	b.n	8008908 <HAL_RCCEx_GetPeriphCLKFreq+0x4e8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80088d8:	4b44      	ldr	r3, [pc, #272]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80088e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80088e4:	d10d      	bne.n	8008902 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
            frequency = HSI_VALUE;
 80088e6:	4b42      	ldr	r3, [pc, #264]	; (80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80088e8:	61fb      	str	r3, [r7, #28]
          break;
 80088ea:	e00a      	b.n	8008902 <HAL_RCCEx_GetPeriphCLKFreq+0x4e2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80088ec:	4b3f      	ldr	r3, [pc, #252]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80088ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088f2:	f003 0302 	and.w	r3, r3, #2
 80088f6:	2b02      	cmp	r3, #2
 80088f8:	d105      	bne.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
            frequency = LSE_VALUE;
 80088fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80088fe:	61fb      	str	r3, [r7, #28]
          break;
 8008900:	e001      	b.n	8008906 <HAL_RCCEx_GetPeriphCLKFreq+0x4e6>
          break;
 8008902:	bf00      	nop
 8008904:	e1fb      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008906:	bf00      	nop
        break;
 8008908:	e1f9      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800890a:	4b38      	ldr	r3, [pc, #224]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800890c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008910:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008914:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008916:	693b      	ldr	r3, [r7, #16]
 8008918:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800891c:	d010      	beq.n	8008940 <HAL_RCCEx_GetPeriphCLKFreq+0x520>
 800891e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008922:	d802      	bhi.n	800892a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 8008924:	2b00      	cmp	r3, #0
 8008926:	d007      	beq.n	8008938 <HAL_RCCEx_GetPeriphCLKFreq+0x518>
          break;
 8008928:	e026      	b.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
        switch(srcclk)
 800892a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800892e:	d00b      	beq.n	8008948 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
 8008930:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008934:	d012      	beq.n	800895c <HAL_RCCEx_GetPeriphCLKFreq+0x53c>
          break;
 8008936:	e01f      	b.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008938:	f7ff fa00 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 800893c:	61f8      	str	r0, [r7, #28]
          break;
 800893e:	e01b      	b.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          frequency = HAL_RCC_GetSysClockFreq();
 8008940:	f7ff f966 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 8008944:	61f8      	str	r0, [r7, #28]
          break;
 8008946:	e017      	b.n	8008978 <HAL_RCCEx_GetPeriphCLKFreq+0x558>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008948:	4b28      	ldr	r3, [pc, #160]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008950:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008954:	d10d      	bne.n	8008972 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
            frequency = HSI_VALUE;
 8008956:	4b26      	ldr	r3, [pc, #152]	; (80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 8008958:	61fb      	str	r3, [r7, #28]
          break;
 800895a:	e00a      	b.n	8008972 <HAL_RCCEx_GetPeriphCLKFreq+0x552>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 800895c:	4b23      	ldr	r3, [pc, #140]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800895e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008962:	f003 0302 	and.w	r3, r3, #2
 8008966:	2b02      	cmp	r3, #2
 8008968:	d105      	bne.n	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
            frequency = LSE_VALUE;
 800896a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800896e:	61fb      	str	r3, [r7, #28]
          break;
 8008970:	e001      	b.n	8008976 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
          break;
 8008972:	bf00      	nop
 8008974:	e1c3      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008976:	bf00      	nop
        break;
 8008978:	e1c1      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 800897a:	4b1c      	ldr	r3, [pc, #112]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 800897c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008980:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008984:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800898c:	d010      	beq.n	80089b0 <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 800898e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008992:	d802      	bhi.n	800899a <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8008994:	2b00      	cmp	r3, #0
 8008996:	d007      	beq.n	80089a8 <HAL_RCCEx_GetPeriphCLKFreq+0x588>
          break;
 8008998:	e026      	b.n	80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
        switch(srcclk)
 800899a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800899e:	d00b      	beq.n	80089b8 <HAL_RCCEx_GetPeriphCLKFreq+0x598>
 80089a0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80089a4:	d012      	beq.n	80089cc <HAL_RCCEx_GetPeriphCLKFreq+0x5ac>
          break;
 80089a6:	e01f      	b.n	80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 80089a8:	f7ff f9c8 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 80089ac:	61f8      	str	r0, [r7, #28]
          break;
 80089ae:	e01b      	b.n	80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          frequency = HAL_RCC_GetSysClockFreq();
 80089b0:	f7ff f92e 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 80089b4:	61f8      	str	r0, [r7, #28]
          break;
 80089b6:	e017      	b.n	80089e8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c8>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80089b8:	4b0c      	ldr	r3, [pc, #48]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80089c0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80089c4:	d10d      	bne.n	80089e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
            frequency = HSI_VALUE;
 80089c6:	4b0a      	ldr	r3, [pc, #40]	; (80089f0 <HAL_RCCEx_GetPeriphCLKFreq+0x5d0>)
 80089c8:	61fb      	str	r3, [r7, #28]
          break;
 80089ca:	e00a      	b.n	80089e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c2>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 80089cc:	4b07      	ldr	r3, [pc, #28]	; (80089ec <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>)
 80089ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089d2:	f003 0302 	and.w	r3, r3, #2
 80089d6:	2b02      	cmp	r3, #2
 80089d8:	d105      	bne.n	80089e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
            frequency = LSE_VALUE;
 80089da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80089de:	61fb      	str	r3, [r7, #28]
          break;
 80089e0:	e001      	b.n	80089e6 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
          break;
 80089e2:	bf00      	nop
 80089e4:	e18b      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 80089e6:	bf00      	nop
        break;
 80089e8:	e189      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 80089ea:	bf00      	nop
 80089ec:	40021000 	.word	0x40021000
 80089f0:	00f42400 	.word	0x00f42400
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 80089f4:	4bae      	ldr	r3, [pc, #696]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 80089f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80089fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80089fe:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008a00:	693b      	ldr	r3, [r7, #16]
 8008a02:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008a06:	d02f      	beq.n	8008a68 <HAL_RCCEx_GetPeriphCLKFreq+0x648>
 8008a08:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8008a0c:	d003      	beq.n	8008a16 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8008a0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008a12:	d004      	beq.n	8008a1e <HAL_RCCEx_GetPeriphCLKFreq+0x5fe>
          break;
 8008a14:	e050      	b.n	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          frequency = HAL_RCC_GetSysClockFreq();
 8008a16:	f7ff f8fb 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 8008a1a:	61f8      	str	r0, [r7, #28]
          break;
 8008a1c:	e04c      	b.n	8008ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x698>
          if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
 8008a1e:	4ba4      	ldr	r3, [pc, #656]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a20:	691b      	ldr	r3, [r3, #16]
 8008a22:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d043      	beq.n	8008ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
            plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 8008a2a:	4ba1      	ldr	r3, [pc, #644]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a2c:	691b      	ldr	r3, [r3, #16]
 8008a2e:	0a1b      	lsrs	r3, r3, #8
 8008a30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a34:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008a36:	69bb      	ldr	r3, [r7, #24]
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	fb02 f203 	mul.w	r2, r2, r3
 8008a3e:	4b9c      	ldr	r3, [pc, #624]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a40:	68db      	ldr	r3, [r3, #12]
 8008a42:	091b      	lsrs	r3, r3, #4
 8008a44:	f003 0307 	and.w	r3, r3, #7
 8008a48:	3301      	adds	r3, #1
 8008a4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a4e:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_PLLSAI1CFGR_PLLSAI1R_Pos) + 1U) << 1U));
 8008a50:	4b97      	ldr	r3, [pc, #604]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a52:	691b      	ldr	r3, [r3, #16]
 8008a54:	0e5b      	lsrs	r3, r3, #25
 8008a56:	f003 0303 	and.w	r3, r3, #3
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	005b      	lsls	r3, r3, #1
 8008a5e:	69ba      	ldr	r2, [r7, #24]
 8008a60:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a64:	61fb      	str	r3, [r7, #28]
          break;
 8008a66:	e024      	b.n	8008ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x692>
          if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
 8008a68:	4b91      	ldr	r3, [pc, #580]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a6a:	695b      	ldr	r3, [r3, #20]
 8008a6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d020      	beq.n	8008ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
            plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8008a74:	4b8e      	ldr	r3, [pc, #568]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a76:	695b      	ldr	r3, [r3, #20]
 8008a78:	0a1b      	lsrs	r3, r3, #8
 8008a7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a7e:	60fb      	str	r3, [r7, #12]
            pllvco = ((pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8008a80:	69bb      	ldr	r3, [r7, #24]
 8008a82:	68fa      	ldr	r2, [r7, #12]
 8008a84:	fb02 f203 	mul.w	r2, r2, r3
 8008a88:	4b89      	ldr	r3, [pc, #548]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a8a:	68db      	ldr	r3, [r3, #12]
 8008a8c:	091b      	lsrs	r3, r3, #4
 8008a8e:	f003 0307 	and.w	r3, r3, #7
 8008a92:	3301      	adds	r3, #1
 8008a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a98:	61bb      	str	r3, [r7, #24]
            frequency = (pllvco / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >> RCC_PLLSAI2CFGR_PLLSAI2R_Pos) + 1U) << 1U));
 8008a9a:	4b85      	ldr	r3, [pc, #532]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008a9c:	695b      	ldr	r3, [r3, #20]
 8008a9e:	0e5b      	lsrs	r3, r3, #25
 8008aa0:	f003 0303 	and.w	r3, r3, #3
 8008aa4:	3301      	adds	r3, #1
 8008aa6:	005b      	lsls	r3, r3, #1
 8008aa8:	69ba      	ldr	r2, [r7, #24]
 8008aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8008aae:	61fb      	str	r3, [r7, #28]
          break;
 8008ab0:	e001      	b.n	8008ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x696>
          break;
 8008ab2:	bf00      	nop
 8008ab4:	e123      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008ab6:	bf00      	nop
        break;
 8008ab8:	e121      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
 8008aba:	4b7d      	ldr	r3, [pc, #500]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008abc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ac0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008ac4:	613b      	str	r3, [r7, #16]
        if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d103      	bne.n	8008ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
          frequency = HAL_RCC_GetPCLK2Freq();
 8008acc:	f7ff f94c 	bl	8007d68 <HAL_RCC_GetPCLK2Freq>
 8008ad0:	61f8      	str	r0, [r7, #28]
        break;
 8008ad2:	e114      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          frequency = HAL_RCC_GetSysClockFreq();
 8008ad4:	f7ff f89c 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 8008ad8:	61f8      	str	r0, [r7, #28]
        break;
 8008ada:	e110      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8008adc:	4b74      	ldr	r3, [pc, #464]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008ade:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ae2:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008ae6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008ae8:	693b      	ldr	r3, [r7, #16]
 8008aea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008aee:	d009      	beq.n	8008b04 <HAL_RCCEx_GetPeriphCLKFreq+0x6e4>
 8008af0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008af4:	d00a      	beq.n	8008b0c <HAL_RCCEx_GetPeriphCLKFreq+0x6ec>
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d000      	beq.n	8008afc <HAL_RCCEx_GetPeriphCLKFreq+0x6dc>
          break;
 8008afa:	e011      	b.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008afc:	f7ff f91e 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 8008b00:	61f8      	str	r0, [r7, #28]
          break;
 8008b02:	e00d      	b.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          frequency = HAL_RCC_GetSysClockFreq();
 8008b04:	f7ff f884 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 8008b08:	61f8      	str	r0, [r7, #28]
          break;
 8008b0a:	e009      	b.n	8008b20 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b0c:	4b68      	ldr	r3, [pc, #416]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b18:	d101      	bne.n	8008b1e <HAL_RCCEx_GetPeriphCLKFreq+0x6fe>
            frequency = HSI_VALUE;
 8008b1a:	4b66      	ldr	r3, [pc, #408]	; (8008cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008b1c:	61fb      	str	r3, [r7, #28]
          break;
 8008b1e:	bf00      	nop
        break;
 8008b20:	e0ed      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8008b22:	4b63      	ldr	r3, [pc, #396]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008b24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b28:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008b2c:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008b2e:	693b      	ldr	r3, [r7, #16]
 8008b30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008b34:	d009      	beq.n	8008b4a <HAL_RCCEx_GetPeriphCLKFreq+0x72a>
 8008b36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b3a:	d00a      	beq.n	8008b52 <HAL_RCCEx_GetPeriphCLKFreq+0x732>
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d000      	beq.n	8008b42 <HAL_RCCEx_GetPeriphCLKFreq+0x722>
          break;
 8008b40:	e011      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008b42:	f7ff f8fb 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 8008b46:	61f8      	str	r0, [r7, #28]
          break;
 8008b48:	e00d      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          frequency = HAL_RCC_GetSysClockFreq();
 8008b4a:	f7ff f861 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 8008b4e:	61f8      	str	r0, [r7, #28]
          break;
 8008b50:	e009      	b.n	8008b66 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b52:	4b57      	ldr	r3, [pc, #348]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008b54:	681b      	ldr	r3, [r3, #0]
 8008b56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008b5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b5e:	d101      	bne.n	8008b64 <HAL_RCCEx_GetPeriphCLKFreq+0x744>
            frequency = HSI_VALUE;
 8008b60:	4b54      	ldr	r3, [pc, #336]	; (8008cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008b62:	61fb      	str	r3, [r7, #28]
          break;
 8008b64:	bf00      	nop
        break;
 8008b66:	e0ca      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8008b68:	4b51      	ldr	r3, [pc, #324]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008b6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008b6e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008b72:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008b74:	693b      	ldr	r3, [r7, #16]
 8008b76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b7a:	d009      	beq.n	8008b90 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 8008b7c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008b80:	d00a      	beq.n	8008b98 <HAL_RCCEx_GetPeriphCLKFreq+0x778>
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d000      	beq.n	8008b88 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
          break;
 8008b86:	e011      	b.n	8008bac <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008b88:	f7ff f8d8 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 8008b8c:	61f8      	str	r0, [r7, #28]
          break;
 8008b8e:	e00d      	b.n	8008bac <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          frequency = HAL_RCC_GetSysClockFreq();
 8008b90:	f7ff f83e 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 8008b94:	61f8      	str	r0, [r7, #28]
          break;
 8008b96:	e009      	b.n	8008bac <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008b98:	4b45      	ldr	r3, [pc, #276]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ba0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008ba4:	d101      	bne.n	8008baa <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
            frequency = HSI_VALUE;
 8008ba6:	4b43      	ldr	r3, [pc, #268]	; (8008cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008ba8:	61fb      	str	r3, [r7, #28]
          break;
 8008baa:	bf00      	nop
        break;
 8008bac:	e0a7      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8008bae:	4b40      	ldr	r3, [pc, #256]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008bb4:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008bb8:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008bba:	693b      	ldr	r3, [r7, #16]
 8008bbc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008bc0:	d010      	beq.n	8008be4 <HAL_RCCEx_GetPeriphCLKFreq+0x7c4>
 8008bc2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008bc6:	d802      	bhi.n	8008bce <HAL_RCCEx_GetPeriphCLKFreq+0x7ae>
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d007      	beq.n	8008bdc <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
          break;
 8008bcc:	e02f      	b.n	8008c2e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
        switch(srcclk)
 8008bce:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008bd2:	d012      	beq.n	8008bfa <HAL_RCCEx_GetPeriphCLKFreq+0x7da>
 8008bd4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8008bd8:	d019      	beq.n	8008c0e <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 8008bda:	e028      	b.n	8008c2e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008bdc:	f7ff f8ae 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 8008be0:	61f8      	str	r0, [r7, #28]
          break;
 8008be2:	e024      	b.n	8008c2e <HAL_RCCEx_GetPeriphCLKFreq+0x80e>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008be4:	4b32      	ldr	r3, [pc, #200]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008be6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008bea:	f003 0302 	and.w	r3, r3, #2
 8008bee:	2b02      	cmp	r3, #2
 8008bf0:	d118      	bne.n	8008c24 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
              frequency = LSI_VALUE;
 8008bf2:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008bf6:	61fb      	str	r3, [r7, #28]
          break;
 8008bf8:	e014      	b.n	8008c24 <HAL_RCCEx_GetPeriphCLKFreq+0x804>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008bfa:	4b2d      	ldr	r3, [pc, #180]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008bfc:	681b      	ldr	r3, [r3, #0]
 8008bfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c06:	d10f      	bne.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
            frequency = HSI_VALUE;
 8008c08:	4b2a      	ldr	r3, [pc, #168]	; (8008cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008c0a:	61fb      	str	r3, [r7, #28]
          break;
 8008c0c:	e00c      	b.n	8008c28 <HAL_RCCEx_GetPeriphCLKFreq+0x808>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008c0e:	4b28      	ldr	r3, [pc, #160]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008c10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c14:	f003 0302 	and.w	r3, r3, #2
 8008c18:	2b02      	cmp	r3, #2
 8008c1a:	d107      	bne.n	8008c2c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
            frequency = LSE_VALUE;
 8008c1c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c20:	61fb      	str	r3, [r7, #28]
          break;
 8008c22:	e003      	b.n	8008c2c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>
          break;
 8008c24:	bf00      	nop
 8008c26:	e06a      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008c28:	bf00      	nop
 8008c2a:	e068      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008c2c:	bf00      	nop
        break;
 8008c2e:	e066      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
       srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8008c30:	4b1f      	ldr	r3, [pc, #124]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008c32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008c36:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8008c3a:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c42:	d010      	beq.n	8008c66 <HAL_RCCEx_GetPeriphCLKFreq+0x846>
 8008c44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008c48:	d802      	bhi.n	8008c50 <HAL_RCCEx_GetPeriphCLKFreq+0x830>
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d007      	beq.n	8008c5e <HAL_RCCEx_GetPeriphCLKFreq+0x83e>
          break;
 8008c4e:	e034      	b.n	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
        switch(srcclk)
 8008c50:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008c54:	d012      	beq.n	8008c7c <HAL_RCCEx_GetPeriphCLKFreq+0x85c>
 8008c56:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008c5a:	d019      	beq.n	8008c90 <HAL_RCCEx_GetPeriphCLKFreq+0x870>
          break;
 8008c5c:	e02d      	b.n	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008c5e:	f7ff f86d 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 8008c62:	61f8      	str	r0, [r7, #28]
          break;
 8008c64:	e029      	b.n	8008cba <HAL_RCCEx_GetPeriphCLKFreq+0x89a>
          if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
 8008c66:	4b12      	ldr	r3, [pc, #72]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008c68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008c6c:	f003 0302 	and.w	r3, r3, #2
 8008c70:	2b02      	cmp	r3, #2
 8008c72:	d118      	bne.n	8008ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
              frequency = LSI_VALUE;
 8008c74:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8008c78:	61fb      	str	r3, [r7, #28]
          break;
 8008c7a:	e014      	b.n	8008ca6 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008c7c:	4b0c      	ldr	r3, [pc, #48]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c88:	d10f      	bne.n	8008caa <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
            frequency = HSI_VALUE;
 8008c8a:	4b0a      	ldr	r3, [pc, #40]	; (8008cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x894>)
 8008c8c:	61fb      	str	r3, [r7, #28]
          break;
 8008c8e:	e00c      	b.n	8008caa <HAL_RCCEx_GetPeriphCLKFreq+0x88a>
          if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
 8008c90:	4b07      	ldr	r3, [pc, #28]	; (8008cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x890>)
 8008c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008c96:	f003 0302 	and.w	r3, r3, #2
 8008c9a:	2b02      	cmp	r3, #2
 8008c9c:	d10c      	bne.n	8008cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
            frequency = LSE_VALUE;
 8008c9e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008ca2:	61fb      	str	r3, [r7, #28]
          break;
 8008ca4:	e008      	b.n	8008cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
          break;
 8008ca6:	bf00      	nop
 8008ca8:	e029      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
          break;
 8008caa:	bf00      	nop
 8008cac:	e027      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
 8008cae:	bf00      	nop
 8008cb0:	40021000 	.word	0x40021000
 8008cb4:	00f42400 	.word	0x00f42400
          break;
 8008cb8:	bf00      	nop
        break;
 8008cba:	e020      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
        srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
 8008cbc:	4b12      	ldr	r3, [pc, #72]	; (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8008cbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008cc2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008cc6:	613b      	str	r3, [r7, #16]
        switch(srcclk)
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d003      	beq.n	8008cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x8b6>
 8008cce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cd2:	d004      	beq.n	8008cde <HAL_RCCEx_GetPeriphCLKFreq+0x8be>
          break;
 8008cd4:	e00d      	b.n	8008cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8008cd6:	f7ff f831 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 8008cda:	61f8      	str	r0, [r7, #28]
          break;
 8008cdc:	e009      	b.n	8008cf2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d2>
          if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8008cde:	4b0a      	ldr	r3, [pc, #40]	; (8008d08 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008ce6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cea:	d101      	bne.n	8008cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x8d0>
            frequency = HSI_VALUE;
 8008cec:	4b07      	ldr	r3, [pc, #28]	; (8008d0c <HAL_RCCEx_GetPeriphCLKFreq+0x8ec>)
 8008cee:	61fb      	str	r3, [r7, #28]
          break;
 8008cf0:	bf00      	nop
        break;
 8008cf2:	e004      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008cf4:	bf00      	nop
 8008cf6:	e002      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008cf8:	bf00      	nop
 8008cfa:	e000      	b.n	8008cfe <HAL_RCCEx_GetPeriphCLKFreq+0x8de>
      break;
 8008cfc:	bf00      	nop
    }
  }

  return(frequency);
 8008cfe:	69fb      	ldr	r3, [r7, #28]
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3720      	adds	r7, #32
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}
 8008d08:	40021000 	.word	0x40021000
 8008d0c:	00f42400 	.word	0x00f42400

08008d10 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8008d10:	b480      	push	{r7}
 8008d12:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8008d14:	4b05      	ldr	r3, [pc, #20]	; (8008d2c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a04      	ldr	r2, [pc, #16]	; (8008d2c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8008d1a:	f043 0304 	orr.w	r3, r3, #4
 8008d1e:	6013      	str	r3, [r2, #0]
}
 8008d20:	bf00      	nop
 8008d22:	46bd      	mov	sp, r7
 8008d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop
 8008d2c:	40021000 	.word	0x40021000

08008d30 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b084      	sub	sp, #16
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
 8008d38:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008d3e:	4b73      	ldr	r3, [pc, #460]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d40:	68db      	ldr	r3, [r3, #12]
 8008d42:	f003 0303 	and.w	r3, r3, #3
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d018      	beq.n	8008d7c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8008d4a:	4b70      	ldr	r3, [pc, #448]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d4c:	68db      	ldr	r3, [r3, #12]
 8008d4e:	f003 0203 	and.w	r2, r3, #3
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	429a      	cmp	r2, r3
 8008d58:	d10d      	bne.n	8008d76 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
       ||
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d009      	beq.n	8008d76 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8008d62:	4b6a      	ldr	r3, [pc, #424]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d64:	68db      	ldr	r3, [r3, #12]
 8008d66:	091b      	lsrs	r3, r3, #4
 8008d68:	f003 0307 	and.w	r3, r3, #7
 8008d6c:	1c5a      	adds	r2, r3, #1
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	685b      	ldr	r3, [r3, #4]
       ||
 8008d72:	429a      	cmp	r2, r3
 8008d74:	d044      	beq.n	8008e00 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8008d76:	2301      	movs	r3, #1
 8008d78:	73fb      	strb	r3, [r7, #15]
 8008d7a:	e041      	b.n	8008e00 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	2b02      	cmp	r3, #2
 8008d82:	d00c      	beq.n	8008d9e <RCCEx_PLLSAI1_Config+0x6e>
 8008d84:	2b03      	cmp	r3, #3
 8008d86:	d013      	beq.n	8008db0 <RCCEx_PLLSAI1_Config+0x80>
 8008d88:	2b01      	cmp	r3, #1
 8008d8a:	d120      	bne.n	8008dce <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008d8c:	4b5f      	ldr	r3, [pc, #380]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f003 0302 	and.w	r3, r3, #2
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d11d      	bne.n	8008dd4 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8008d98:	2301      	movs	r3, #1
 8008d9a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008d9c:	e01a      	b.n	8008dd4 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008d9e:	4b5b      	ldr	r3, [pc, #364]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d116      	bne.n	8008dd8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8008daa:	2301      	movs	r3, #1
 8008dac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008dae:	e013      	b.n	8008dd8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008db0:	4b56      	ldr	r3, [pc, #344]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d10f      	bne.n	8008ddc <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008dbc:	4b53      	ldr	r3, [pc, #332]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d109      	bne.n	8008ddc <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8008dc8:	2301      	movs	r3, #1
 8008dca:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008dcc:	e006      	b.n	8008ddc <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8008dce:	2301      	movs	r3, #1
 8008dd0:	73fb      	strb	r3, [r7, #15]
      break;
 8008dd2:	e004      	b.n	8008dde <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008dd4:	bf00      	nop
 8008dd6:	e002      	b.n	8008dde <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008dd8:	bf00      	nop
 8008dda:	e000      	b.n	8008dde <RCCEx_PLLSAI1_Config+0xae>
      break;
 8008ddc:	bf00      	nop
    }

    if(status == HAL_OK)
 8008dde:	7bfb      	ldrb	r3, [r7, #15]
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d10d      	bne.n	8008e00 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008de4:	4b49      	ldr	r3, [pc, #292]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008de6:	68db      	ldr	r3, [r3, #12]
 8008de8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	6819      	ldr	r1, [r3, #0]
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	685b      	ldr	r3, [r3, #4]
 8008df4:	3b01      	subs	r3, #1
 8008df6:	011b      	lsls	r3, r3, #4
 8008df8:	430b      	orrs	r3, r1
 8008dfa:	4944      	ldr	r1, [pc, #272]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008dfc:	4313      	orrs	r3, r2
 8008dfe:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008e00:	7bfb      	ldrb	r3, [r7, #15]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d17d      	bne.n	8008f02 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8008e06:	4b41      	ldr	r3, [pc, #260]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	4a40      	ldr	r2, [pc, #256]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e0c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8008e10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008e12:	f7fa f99b 	bl	800314c <HAL_GetTick>
 8008e16:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008e18:	e009      	b.n	8008e2e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008e1a:	f7fa f997 	bl	800314c <HAL_GetTick>
 8008e1e:	4602      	mov	r2, r0
 8008e20:	68bb      	ldr	r3, [r7, #8]
 8008e22:	1ad3      	subs	r3, r2, r3
 8008e24:	2b02      	cmp	r3, #2
 8008e26:	d902      	bls.n	8008e2e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8008e28:	2303      	movs	r3, #3
 8008e2a:	73fb      	strb	r3, [r7, #15]
        break;
 8008e2c:	e005      	b.n	8008e3a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8008e2e:	4b37      	ldr	r3, [pc, #220]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d1ef      	bne.n	8008e1a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8008e3a:	7bfb      	ldrb	r3, [r7, #15]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d160      	bne.n	8008f02 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8008e40:	683b      	ldr	r3, [r7, #0]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d111      	bne.n	8008e6a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008e46:	4b31      	ldr	r3, [pc, #196]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e48:	691b      	ldr	r3, [r3, #16]
 8008e4a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008e4e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	6892      	ldr	r2, [r2, #8]
 8008e56:	0211      	lsls	r1, r2, #8
 8008e58:	687a      	ldr	r2, [r7, #4]
 8008e5a:	68d2      	ldr	r2, [r2, #12]
 8008e5c:	0912      	lsrs	r2, r2, #4
 8008e5e:	0452      	lsls	r2, r2, #17
 8008e60:	430a      	orrs	r2, r1
 8008e62:	492a      	ldr	r1, [pc, #168]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e64:	4313      	orrs	r3, r2
 8008e66:	610b      	str	r3, [r1, #16]
 8008e68:	e027      	b.n	8008eba <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8008e6a:	683b      	ldr	r3, [r7, #0]
 8008e6c:	2b01      	cmp	r3, #1
 8008e6e:	d112      	bne.n	8008e96 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008e70:	4b26      	ldr	r3, [pc, #152]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e72:	691b      	ldr	r3, [r3, #16]
 8008e74:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8008e78:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008e7c:	687a      	ldr	r2, [r7, #4]
 8008e7e:	6892      	ldr	r2, [r2, #8]
 8008e80:	0211      	lsls	r1, r2, #8
 8008e82:	687a      	ldr	r2, [r7, #4]
 8008e84:	6912      	ldr	r2, [r2, #16]
 8008e86:	0852      	lsrs	r2, r2, #1
 8008e88:	3a01      	subs	r2, #1
 8008e8a:	0552      	lsls	r2, r2, #21
 8008e8c:	430a      	orrs	r2, r1
 8008e8e:	491f      	ldr	r1, [pc, #124]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e90:	4313      	orrs	r3, r2
 8008e92:	610b      	str	r3, [r1, #16]
 8008e94:	e011      	b.n	8008eba <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8008e96:	4b1d      	ldr	r3, [pc, #116]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008e98:	691b      	ldr	r3, [r3, #16]
 8008e9a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8008e9e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8008ea2:	687a      	ldr	r2, [r7, #4]
 8008ea4:	6892      	ldr	r2, [r2, #8]
 8008ea6:	0211      	lsls	r1, r2, #8
 8008ea8:	687a      	ldr	r2, [r7, #4]
 8008eaa:	6952      	ldr	r2, [r2, #20]
 8008eac:	0852      	lsrs	r2, r2, #1
 8008eae:	3a01      	subs	r2, #1
 8008eb0:	0652      	lsls	r2, r2, #25
 8008eb2:	430a      	orrs	r2, r1
 8008eb4:	4915      	ldr	r1, [pc, #84]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008eb6:	4313      	orrs	r3, r2
 8008eb8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8008eba:	4b14      	ldr	r3, [pc, #80]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	4a13      	ldr	r2, [pc, #76]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008ec0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008ec4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008ec6:	f7fa f941 	bl	800314c <HAL_GetTick>
 8008eca:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008ecc:	e009      	b.n	8008ee2 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008ece:	f7fa f93d 	bl	800314c <HAL_GetTick>
 8008ed2:	4602      	mov	r2, r0
 8008ed4:	68bb      	ldr	r3, [r7, #8]
 8008ed6:	1ad3      	subs	r3, r2, r3
 8008ed8:	2b02      	cmp	r3, #2
 8008eda:	d902      	bls.n	8008ee2 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8008edc:	2303      	movs	r3, #3
 8008ede:	73fb      	strb	r3, [r7, #15]
          break;
 8008ee0:	e005      	b.n	8008eee <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008ee2:	4b0a      	ldr	r3, [pc, #40]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d0ef      	beq.n	8008ece <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8008eee:	7bfb      	ldrb	r3, [r7, #15]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d106      	bne.n	8008f02 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008ef4:	4b05      	ldr	r3, [pc, #20]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008ef6:	691a      	ldr	r2, [r3, #16]
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	699b      	ldr	r3, [r3, #24]
 8008efc:	4903      	ldr	r1, [pc, #12]	; (8008f0c <RCCEx_PLLSAI1_Config+0x1dc>)
 8008efe:	4313      	orrs	r3, r2
 8008f00:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008f02:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3710      	adds	r7, #16
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}
 8008f0c:	40021000 	.word	0x40021000

08008f10 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008f10:	b580      	push	{r7, lr}
 8008f12:	b084      	sub	sp, #16
 8008f14:	af00      	add	r7, sp, #0
 8008f16:	6078      	str	r0, [r7, #4]
 8008f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008f1e:	4b68      	ldr	r3, [pc, #416]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f20:	68db      	ldr	r3, [r3, #12]
 8008f22:	f003 0303 	and.w	r3, r3, #3
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d018      	beq.n	8008f5c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8008f2a:	4b65      	ldr	r3, [pc, #404]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f2c:	68db      	ldr	r3, [r3, #12]
 8008f2e:	f003 0203 	and.w	r2, r3, #3
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	429a      	cmp	r2, r3
 8008f38:	d10d      	bne.n	8008f56 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	681b      	ldr	r3, [r3, #0]
       ||
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d009      	beq.n	8008f56 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008f42:	4b5f      	ldr	r3, [pc, #380]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f44:	68db      	ldr	r3, [r3, #12]
 8008f46:	091b      	lsrs	r3, r3, #4
 8008f48:	f003 0307 	and.w	r3, r3, #7
 8008f4c:	1c5a      	adds	r2, r3, #1
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	685b      	ldr	r3, [r3, #4]
       ||
 8008f52:	429a      	cmp	r2, r3
 8008f54:	d044      	beq.n	8008fe0 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8008f56:	2301      	movs	r3, #1
 8008f58:	73fb      	strb	r3, [r7, #15]
 8008f5a:	e041      	b.n	8008fe0 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	2b02      	cmp	r3, #2
 8008f62:	d00c      	beq.n	8008f7e <RCCEx_PLLSAI2_Config+0x6e>
 8008f64:	2b03      	cmp	r3, #3
 8008f66:	d013      	beq.n	8008f90 <RCCEx_PLLSAI2_Config+0x80>
 8008f68:	2b01      	cmp	r3, #1
 8008f6a:	d120      	bne.n	8008fae <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8008f6c:	4b54      	ldr	r3, [pc, #336]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f003 0302 	and.w	r3, r3, #2
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d11d      	bne.n	8008fb4 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8008f78:	2301      	movs	r3, #1
 8008f7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008f7c:	e01a      	b.n	8008fb4 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8008f7e:	4b50      	ldr	r3, [pc, #320]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d116      	bne.n	8008fb8 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008f8e:	e013      	b.n	8008fb8 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8008f90:	4b4b      	ldr	r3, [pc, #300]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d10f      	bne.n	8008fbc <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8008f9c:	4b48      	ldr	r3, [pc, #288]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d109      	bne.n	8008fbc <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8008fa8:	2301      	movs	r3, #1
 8008faa:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008fac:	e006      	b.n	8008fbc <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 8008fae:	2301      	movs	r3, #1
 8008fb0:	73fb      	strb	r3, [r7, #15]
      break;
 8008fb2:	e004      	b.n	8008fbe <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008fb4:	bf00      	nop
 8008fb6:	e002      	b.n	8008fbe <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008fb8:	bf00      	nop
 8008fba:	e000      	b.n	8008fbe <RCCEx_PLLSAI2_Config+0xae>
      break;
 8008fbc:	bf00      	nop
    }

    if(status == HAL_OK)
 8008fbe:	7bfb      	ldrb	r3, [r7, #15]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d10d      	bne.n	8008fe0 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8008fc4:	4b3e      	ldr	r3, [pc, #248]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008fc6:	68db      	ldr	r3, [r3, #12]
 8008fc8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	6819      	ldr	r1, [r3, #0]
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	3b01      	subs	r3, #1
 8008fd6:	011b      	lsls	r3, r3, #4
 8008fd8:	430b      	orrs	r3, r1
 8008fda:	4939      	ldr	r1, [pc, #228]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8008fe0:	7bfb      	ldrb	r3, [r7, #15]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d167      	bne.n	80090b6 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008fe6:	4b36      	ldr	r3, [pc, #216]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a35      	ldr	r2, [pc, #212]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8008fec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008ff0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008ff2:	f7fa f8ab 	bl	800314c <HAL_GetTick>
 8008ff6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008ff8:	e009      	b.n	800900e <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008ffa:	f7fa f8a7 	bl	800314c <HAL_GetTick>
 8008ffe:	4602      	mov	r2, r0
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	1ad3      	subs	r3, r2, r3
 8009004:	2b02      	cmp	r3, #2
 8009006:	d902      	bls.n	800900e <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8009008:	2303      	movs	r3, #3
 800900a:	73fb      	strb	r3, [r7, #15]
        break;
 800900c:	e005      	b.n	800901a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800900e:	4b2c      	ldr	r3, [pc, #176]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009016:	2b00      	cmp	r3, #0
 8009018:	d1ef      	bne.n	8008ffa <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800901a:	7bfb      	ldrb	r3, [r7, #15]
 800901c:	2b00      	cmp	r3, #0
 800901e:	d14a      	bne.n	80090b6 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8009020:	683b      	ldr	r3, [r7, #0]
 8009022:	2b00      	cmp	r3, #0
 8009024:	d111      	bne.n	800904a <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8009026:	4b26      	ldr	r3, [pc, #152]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009028:	695b      	ldr	r3, [r3, #20]
 800902a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800902e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009032:	687a      	ldr	r2, [r7, #4]
 8009034:	6892      	ldr	r2, [r2, #8]
 8009036:	0211      	lsls	r1, r2, #8
 8009038:	687a      	ldr	r2, [r7, #4]
 800903a:	68d2      	ldr	r2, [r2, #12]
 800903c:	0912      	lsrs	r2, r2, #4
 800903e:	0452      	lsls	r2, r2, #17
 8009040:	430a      	orrs	r2, r1
 8009042:	491f      	ldr	r1, [pc, #124]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009044:	4313      	orrs	r3, r2
 8009046:	614b      	str	r3, [r1, #20]
 8009048:	e011      	b.n	800906e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800904a:	4b1d      	ldr	r3, [pc, #116]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800904c:	695b      	ldr	r3, [r3, #20]
 800904e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8009052:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8009056:	687a      	ldr	r2, [r7, #4]
 8009058:	6892      	ldr	r2, [r2, #8]
 800905a:	0211      	lsls	r1, r2, #8
 800905c:	687a      	ldr	r2, [r7, #4]
 800905e:	6912      	ldr	r2, [r2, #16]
 8009060:	0852      	lsrs	r2, r2, #1
 8009062:	3a01      	subs	r2, #1
 8009064:	0652      	lsls	r2, r2, #25
 8009066:	430a      	orrs	r2, r1
 8009068:	4915      	ldr	r1, [pc, #84]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800906a:	4313      	orrs	r3, r2
 800906c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800906e:	4b14      	ldr	r3, [pc, #80]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a13      	ldr	r2, [pc, #76]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009074:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009078:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800907a:	f7fa f867 	bl	800314c <HAL_GetTick>
 800907e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8009080:	e009      	b.n	8009096 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8009082:	f7fa f863 	bl	800314c <HAL_GetTick>
 8009086:	4602      	mov	r2, r0
 8009088:	68bb      	ldr	r3, [r7, #8]
 800908a:	1ad3      	subs	r3, r2, r3
 800908c:	2b02      	cmp	r3, #2
 800908e:	d902      	bls.n	8009096 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8009090:	2303      	movs	r3, #3
 8009092:	73fb      	strb	r3, [r7, #15]
          break;
 8009094:	e005      	b.n	80090a2 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8009096:	4b0a      	ldr	r3, [pc, #40]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d0ef      	beq.n	8009082 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 80090a2:	7bfb      	ldrb	r3, [r7, #15]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d106      	bne.n	80090b6 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80090a8:	4b05      	ldr	r3, [pc, #20]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80090aa:	695a      	ldr	r2, [r3, #20]
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	695b      	ldr	r3, [r3, #20]
 80090b0:	4903      	ldr	r1, [pc, #12]	; (80090c0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80090b2:	4313      	orrs	r3, r2
 80090b4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80090b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80090b8:	4618      	mov	r0, r3
 80090ba:	3710      	adds	r7, #16
 80090bc:	46bd      	mov	sp, r7
 80090be:	bd80      	pop	{r7, pc}
 80090c0:	40021000 	.word	0x40021000

080090c4 <RCCEx_GetSAIxPeriphCLKFreq>:
#endif /* RCC_PLLSAI2_SUPPORT */

#if defined(SAI1)

static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
{
 80090c4:	b480      	push	{r7}
 80090c6:	b089      	sub	sp, #36	; 0x24
 80090c8:	af00      	add	r7, sp, #0
 80090ca:	6078      	str	r0, [r7, #4]
 80090cc:	6039      	str	r1, [r7, #0]
  uint32_t frequency = 0U;
 80090ce:	2300      	movs	r3, #0
 80090d0:	61fb      	str	r3, [r7, #28]
  uint32_t srcclk = 0U;
 80090d2:	2300      	movs	r3, #0
 80090d4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, plln;    /* no init needed */
#if defined(RCC_PLLP_SUPPORT)
  uint32_t pllp = 0U;
 80090d6:	2300      	movs	r3, #0
 80090d8:	617b      	str	r3, [r7, #20]
#endif /* RCC_PLLP_SUPPORT */

  /* Handle SAIs */
  if(PeriphClk == RCC_PERIPHCLK_SAI1)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80090e0:	d10c      	bne.n	80090fc <RCCEx_GetSAIxPeriphCLKFreq+0x38>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80090e2:	4b62      	ldr	r3, [pc, #392]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80090e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090e8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80090ec:	61bb      	str	r3, [r7, #24]
    if(srcclk == RCC_SAI1CLKSOURCE_PIN)
 80090ee:	69bb      	ldr	r3, [r7, #24]
 80090f0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80090f4:	d112      	bne.n	800911c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 80090f6:	4b5e      	ldr	r3, [pc, #376]	; (8009270 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 80090f8:	61fb      	str	r3, [r7, #28]
 80090fa:	e00f      	b.n	800911c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    /* Else, PLL clock output to check below */
  }
#if defined(SAI2)
  else
  {
    if(PeriphClk == RCC_PERIPHCLK_SAI2)
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009102:	d10b      	bne.n	800911c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
    {
      srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 8009104:	4b59      	ldr	r3, [pc, #356]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800910a:	f003 7340 	and.w	r3, r3, #50331648	; 0x3000000
 800910e:	61bb      	str	r3, [r7, #24]
      if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 8009110:	69bb      	ldr	r3, [r7, #24]
 8009112:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009116:	d101      	bne.n	800911c <RCCEx_GetSAIxPeriphCLKFreq+0x58>
      {
        frequency = EXTERNAL_SAI2_CLOCK_VALUE;
 8009118:	4b55      	ldr	r3, [pc, #340]	; (8009270 <RCCEx_GetSAIxPeriphCLKFreq+0x1ac>)
 800911a:	61fb      	str	r3, [r7, #28]
      /* Else, PLL clock output to check below */
    }
  }
#endif /* SAI2 */

  if(frequency == 0U)
 800911c:	69fb      	ldr	r3, [r7, #28]
 800911e:	2b00      	cmp	r3, #0
 8009120:	f040 809c 	bne.w	800925c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
  {
    pllvco = InputFrequency;
 8009124:	683b      	ldr	r3, [r7, #0]
 8009126:	613b      	str	r3, [r7, #16]

#if defined(SAI2)
    if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
 8009128:	69bb      	ldr	r3, [r7, #24]
 800912a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800912e:	d003      	beq.n	8009138 <RCCEx_GetSAIxPeriphCLKFreq+0x74>
 8009130:	69bb      	ldr	r3, [r7, #24]
 8009132:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009136:	d12d      	bne.n	8009194 <RCCEx_GetSAIxPeriphCLKFreq+0xd0>
    {
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8009138:	4b4c      	ldr	r3, [pc, #304]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800913a:	68db      	ldr	r3, [r3, #12]
 800913c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009140:	2b00      	cmp	r3, #0
 8009142:	f000 808b 	beq.w	800925c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      {
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009146:	4b49      	ldr	r3, [pc, #292]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009148:	68db      	ldr	r3, [r3, #12]
 800914a:	091b      	lsrs	r3, r3, #4
 800914c:	f003 0307 	and.w	r3, r3, #7
 8009150:	3301      	adds	r3, #1
 8009152:	693a      	ldr	r2, [r7, #16]
 8009154:	fbb2 f3f3 	udiv	r3, r2, r3
 8009158:	613b      	str	r3, [r7, #16]
        /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
        plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800915a:	4b44      	ldr	r3, [pc, #272]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800915c:	68db      	ldr	r3, [r3, #12]
 800915e:	0a1b      	lsrs	r3, r3, #8
 8009160:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009164:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
#endif
        if(pllp == 0U)
 8009166:	697b      	ldr	r3, [r7, #20]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d10a      	bne.n	8009182 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
        {
          if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
 800916c:	4b3f      	ldr	r3, [pc, #252]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800916e:	68db      	ldr	r3, [r3, #12]
 8009170:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009174:	2b00      	cmp	r3, #0
 8009176:	d002      	beq.n	800917e <RCCEx_GetSAIxPeriphCLKFreq+0xba>
          {
            pllp = 17U;
 8009178:	2311      	movs	r3, #17
 800917a:	617b      	str	r3, [r7, #20]
 800917c:	e001      	b.n	8009182 <RCCEx_GetSAIxPeriphCLKFreq+0xbe>
          }
          else
          {
            pllp = 7U;
 800917e:	2307      	movs	r3, #7
 8009180:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 8009182:	693b      	ldr	r3, [r7, #16]
 8009184:	68fa      	ldr	r2, [r7, #12]
 8009186:	fb02 f203 	mul.w	r2, r2, r3
 800918a:	697b      	ldr	r3, [r7, #20]
 800918c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009190:	61fb      	str	r3, [r7, #28]
      if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
 8009192:	e063      	b.n	800925c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
      }
    }
    else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
 8009194:	69bb      	ldr	r3, [r7, #24]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d12c      	bne.n	80091f4 <RCCEx_GetSAIxPeriphCLKFreq+0x130>
    {
      if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
 800919a:	4b34      	ldr	r3, [pc, #208]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 800919c:	691b      	ldr	r3, [r3, #16]
 800919e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d05a      	beq.n	800925c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
        /* f(PLLSAI1 Source) / PLLSAI1M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFGR_PLLSAI1M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 80091a6:	4b31      	ldr	r3, [pc, #196]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80091a8:	68db      	ldr	r3, [r3, #12]
 80091aa:	091b      	lsrs	r3, r3, #4
 80091ac:	f003 0307 	and.w	r3, r3, #7
 80091b0:	3301      	adds	r3, #1
 80091b2:	693a      	ldr	r2, [r7, #16]
 80091b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80091b8:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
        plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos;
 80091ba:	4b2c      	ldr	r3, [pc, #176]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80091bc:	691b      	ldr	r3, [r3, #16]
 80091be:	0a1b      	lsrs	r3, r3, #8
 80091c0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80091c4:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos;
#endif
        if(pllp == 0U)
 80091c6:	697b      	ldr	r3, [r7, #20]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d10a      	bne.n	80091e2 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
        {
          if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
 80091cc:	4b27      	ldr	r3, [pc, #156]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 80091ce:	691b      	ldr	r3, [r3, #16]
 80091d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d002      	beq.n	80091de <RCCEx_GetSAIxPeriphCLKFreq+0x11a>
          {
            pllp = 17U;
 80091d8:	2311      	movs	r3, #17
 80091da:	617b      	str	r3, [r7, #20]
 80091dc:	e001      	b.n	80091e2 <RCCEx_GetSAIxPeriphCLKFreq+0x11e>
          }
          else
          {
            pllp = 7U;
 80091de:	2307      	movs	r3, #7
 80091e0:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 80091e2:	693b      	ldr	r3, [r7, #16]
 80091e4:	68fa      	ldr	r2, [r7, #12]
 80091e6:	fb02 f203 	mul.w	r2, r2, r3
 80091ea:	697b      	ldr	r3, [r7, #20]
 80091ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80091f0:	61fb      	str	r3, [r7, #28]
 80091f2:	e033      	b.n	800925c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    }
#endif /* SAI2 */

#if defined(RCC_PLLSAI2_SUPPORT)

    else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 80091f4:	69bb      	ldr	r3, [r7, #24]
 80091f6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80091fa:	d003      	beq.n	8009204 <RCCEx_GetSAIxPeriphCLKFreq+0x140>
 80091fc:	69bb      	ldr	r3, [r7, #24]
 80091fe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009202:	d12b      	bne.n	800925c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
    {
      if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 8009204:	4b19      	ldr	r3, [pc, #100]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009206:	695b      	ldr	r3, [r3, #20]
 8009208:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800920c:	2b00      	cmp	r3, #0
 800920e:	d025      	beq.n	800925c <RCCEx_GetSAIxPeriphCLKFreq+0x198>
        /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
        /* f(PLLSAI2 Source) / PLLSAI2M */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFGR_PLLSAI2M_Pos) + 1U));
#else
        /* f(PLL Source) / PLLM */
        pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8009210:	4b16      	ldr	r3, [pc, #88]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009212:	68db      	ldr	r3, [r3, #12]
 8009214:	091b      	lsrs	r3, r3, #4
 8009216:	f003 0307 	and.w	r3, r3, #7
 800921a:	3301      	adds	r3, #1
 800921c:	693a      	ldr	r2, [r7, #16]
 800921e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009222:	613b      	str	r3, [r7, #16]
#endif
        /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
        plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos;
 8009224:	4b11      	ldr	r3, [pc, #68]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009226:	695b      	ldr	r3, [r3, #20]
 8009228:	0a1b      	lsrs	r3, r3, #8
 800922a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800922e:	60fb      	str	r3, [r7, #12]
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos;
#endif
        if(pllp == 0U)
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d10a      	bne.n	800924c <RCCEx_GetSAIxPeriphCLKFreq+0x188>
        {
          if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 8009236:	4b0d      	ldr	r3, [pc, #52]	; (800926c <RCCEx_GetSAIxPeriphCLKFreq+0x1a8>)
 8009238:	695b      	ldr	r3, [r3, #20]
 800923a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800923e:	2b00      	cmp	r3, #0
 8009240:	d002      	beq.n	8009248 <RCCEx_GetSAIxPeriphCLKFreq+0x184>
          {
            pllp = 17U;
 8009242:	2311      	movs	r3, #17
 8009244:	617b      	str	r3, [r7, #20]
 8009246:	e001      	b.n	800924c <RCCEx_GetSAIxPeriphCLKFreq+0x188>
          }
          else
          {
            pllp = 7U;
 8009248:	2307      	movs	r3, #7
 800924a:	617b      	str	r3, [r7, #20]
          }
        }
        frequency = (pllvco * plln) / pllp;
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	68fa      	ldr	r2, [r7, #12]
 8009250:	fb02 f203 	mul.w	r2, r2, r3
 8009254:	697b      	ldr	r3, [r7, #20]
 8009256:	fbb2 f3f3 	udiv	r3, r2, r3
 800925a:	61fb      	str	r3, [r7, #28]
      /* No clock source, frequency default init at 0 */
    }
  }


  return frequency;
 800925c:	69fb      	ldr	r3, [r7, #28]
}
 800925e:	4618      	mov	r0, r3
 8009260:	3724      	adds	r7, #36	; 0x24
 8009262:	46bd      	mov	sp, r7
 8009264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009268:	4770      	bx	lr
 800926a:	bf00      	nop
 800926c:	40021000 	.word	0x40021000
 8009270:	001fff68 	.word	0x001fff68

08009274 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b088      	sub	sp, #32
 8009278:	af00      	add	r7, sp, #0
 800927a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR;
  uint32_t ckstr_bits;
  uint32_t syncen_bits;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d101      	bne.n	8009286 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 8009282:	2301      	movs	r3, #1
 8009284:	e14a      	b.n	800951c <HAL_SAI_Init+0x2a8>
      return HAL_ERROR;
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->State == HAL_SAI_STATE_RESET)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 800928c:	b2db      	uxtb	r3, r3
 800928e:	2b00      	cmp	r3, #0
 8009290:	d106      	bne.n	80092a0 <HAL_SAI_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800929a:	6878      	ldr	r0, [r7, #4]
 800929c:	f7f9 f806 	bl	80022ac <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if (SAI_Disable(hsai) != HAL_OK)
 80092a0:	6878      	ldr	r0, [r7, #4]
 80092a2:	f000 f94d 	bl	8009540 <SAI_Disable>
 80092a6:	4603      	mov	r3, r0
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d001      	beq.n	80092b0 <HAL_SAI_Init+0x3c>
  {
    return HAL_ERROR;
 80092ac:	2301      	movs	r3, #1
 80092ae:	e135      	b.n	800951c <HAL_SAI_Init+0x2a8>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2202      	movs	r2, #2
 80092b4:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	68db      	ldr	r3, [r3, #12]
 80092bc:	2b01      	cmp	r3, #1
 80092be:	d007      	beq.n	80092d0 <HAL_SAI_Init+0x5c>
 80092c0:	2b01      	cmp	r3, #1
 80092c2:	d302      	bcc.n	80092ca <HAL_SAI_Init+0x56>
 80092c4:	2b02      	cmp	r3, #2
 80092c6:	d006      	beq.n	80092d6 <HAL_SAI_Init+0x62>
 80092c8:	e008      	b.n	80092dc <HAL_SAI_Init+0x68>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 80092ca:	2300      	movs	r3, #0
 80092cc:	61fb      	str	r3, [r7, #28]
      break;
 80092ce:	e008      	b.n	80092e2 <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 80092d0:	2310      	movs	r3, #16
 80092d2:	61fb      	str	r3, [r7, #28]
      break;
 80092d4:	e005      	b.n	80092e2 <HAL_SAI_Init+0x6e>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 80092d6:	2320      	movs	r3, #32
 80092d8:	61fb      	str	r3, [r7, #28]
      break;
 80092da:	e002      	b.n	80092e2 <HAL_SAI_Init+0x6e>
    default :
      tmpregisterGCR = 0;
 80092dc:	2300      	movs	r3, #0
 80092de:	61fb      	str	r3, [r7, #28]
      break;
 80092e0:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	689b      	ldr	r3, [r3, #8]
 80092e6:	2b03      	cmp	r3, #3
 80092e8:	d81d      	bhi.n	8009326 <HAL_SAI_Init+0xb2>
 80092ea:	a201      	add	r2, pc, #4	; (adr r2, 80092f0 <HAL_SAI_Init+0x7c>)
 80092ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092f0:	08009301 	.word	0x08009301
 80092f4:	08009307 	.word	0x08009307
 80092f8:	0800930f 	.word	0x0800930f
 80092fc:	08009317 	.word	0x08009317
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8009300:	2300      	movs	r3, #0
 8009302:	617b      	str	r3, [r7, #20]
      break;
 8009304:	e012      	b.n	800932c <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8009306:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800930a:	617b      	str	r3, [r7, #20]
      break;
 800930c:	e00e      	b.n	800932c <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800930e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009312:	617b      	str	r3, [r7, #20]
      break;
 8009314:	e00a      	b.n	800932c <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8009316:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800931a:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800931c:	69fb      	ldr	r3, [r7, #28]
 800931e:	f043 0301 	orr.w	r3, r3, #1
 8009322:	61fb      	str	r3, [r7, #28]
      break;
 8009324:	e002      	b.n	800932c <HAL_SAI_Init+0xb8>
    default :
      syncen_bits = 0;
 8009326:	2300      	movs	r3, #0
 8009328:	617b      	str	r3, [r7, #20]
      break;
 800932a:	bf00      	nop

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	4a7c      	ldr	r2, [pc, #496]	; (8009524 <HAL_SAI_Init+0x2b0>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d004      	beq.n	8009340 <HAL_SAI_Init+0xcc>
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	4a7b      	ldr	r2, [pc, #492]	; (8009528 <HAL_SAI_Init+0x2b4>)
 800933c:	4293      	cmp	r3, r2
 800933e:	d103      	bne.n	8009348 <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 8009340:	4a7a      	ldr	r2, [pc, #488]	; (800952c <HAL_SAI_Init+0x2b8>)
 8009342:	69fb      	ldr	r3, [r7, #28]
 8009344:	6013      	str	r3, [r2, #0]
 8009346:	e002      	b.n	800934e <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 8009348:	4a79      	ldr	r2, [pc, #484]	; (8009530 <HAL_SAI_Init+0x2bc>)
 800934a:	69fb      	ldr	r3, [r7, #28]
 800934c:	6013      	str	r3, [r2, #0]

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || */
  /* STM32L496xx || STM32L4A6xx || */
  /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	69db      	ldr	r3, [r3, #28]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d038      	beq.n	80093c8 <HAL_SAI_Init+0x154>
    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	4a72      	ldr	r2, [pc, #456]	; (8009524 <HAL_SAI_Init+0x2b0>)
 800935c:	4293      	cmp	r3, r2
 800935e:	d004      	beq.n	800936a <HAL_SAI_Init+0xf6>
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	4a70      	ldr	r2, [pc, #448]	; (8009528 <HAL_SAI_Init+0x2b4>)
 8009366:	4293      	cmp	r3, r2
 8009368:	d105      	bne.n	8009376 <HAL_SAI_Init+0x102>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800936a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800936e:	f7ff f857 	bl	8008420 <HAL_RCCEx_GetPeriphCLKFreq>
 8009372:	6138      	str	r0, [r7, #16]
 8009374:	e004      	b.n	8009380 <HAL_SAI_Init+0x10c>
    }
    else
    {
      /* SAI2_Block_A or SAI2_Block_B */
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 8009376:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800937a:	f7ff f851 	bl	8008420 <HAL_RCCEx_GetPeriphCLKFreq>
 800937e:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * 2U * 256U);
 8009380:	693a      	ldr	r2, [r7, #16]
 8009382:	4613      	mov	r3, r2
 8009384:	009b      	lsls	r3, r3, #2
 8009386:	4413      	add	r3, r2
 8009388:	005b      	lsls	r3, r3, #1
 800938a:	461a      	mov	r2, r3
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	69db      	ldr	r3, [r3, #28]
 8009390:	025b      	lsls	r3, r3, #9
 8009392:	fbb2 f3f3 	udiv	r3, r2, r3
 8009396:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10U;
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	4a66      	ldr	r2, [pc, #408]	; (8009534 <HAL_SAI_Init+0x2c0>)
 800939c:	fba2 2303 	umull	r2, r3, r2, r3
 80093a0:	08da      	lsrs	r2, r3, #3
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 80093a6:	68f9      	ldr	r1, [r7, #12]
 80093a8:	4b62      	ldr	r3, [pc, #392]	; (8009534 <HAL_SAI_Init+0x2c0>)
 80093aa:	fba3 2301 	umull	r2, r3, r3, r1
 80093ae:	08da      	lsrs	r2, r3, #3
 80093b0:	4613      	mov	r3, r2
 80093b2:	009b      	lsls	r3, r3, #2
 80093b4:	4413      	add	r3, r2
 80093b6:	005b      	lsls	r3, r3, #1
 80093b8:	1aca      	subs	r2, r1, r3
 80093ba:	2a08      	cmp	r2, #8
 80093bc:	d904      	bls.n	80093c8 <HAL_SAI_Init+0x154>
    {
      hsai->Init.Mckdiv += 1U;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6a1b      	ldr	r3, [r3, #32]
 80093c2:	1c5a      	adds	r2, r3, #1
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	685b      	ldr	r3, [r3, #4]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d003      	beq.n	80093d8 <HAL_SAI_Init+0x164>
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	685b      	ldr	r3, [r3, #4]
 80093d4:	2b02      	cmp	r3, #2
 80093d6:	d109      	bne.n	80093ec <HAL_SAI_Init+0x178>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093dc:	2b01      	cmp	r3, #1
 80093de:	d101      	bne.n	80093e4 <HAL_SAI_Init+0x170>
 80093e0:	2300      	movs	r3, #0
 80093e2:	e001      	b.n	80093e8 <HAL_SAI_Init+0x174>
 80093e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80093e8:	61bb      	str	r3, [r7, #24]
 80093ea:	e008      	b.n	80093fe <HAL_SAI_Init+0x18a>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80093f0:	2b01      	cmp	r3, #1
 80093f2:	d102      	bne.n	80093fa <HAL_SAI_Init+0x186>
 80093f4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80093f8:	e000      	b.n	80093fc <HAL_SAI_Init+0x188>
 80093fa:	2300      	movs	r3, #0
 80093fc:	61bb      	str	r3, [r7, #24]
                          ckstr_bits | syncen_bits |                             \
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling);
#else
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	6819      	ldr	r1, [r3, #0]
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681a      	ldr	r2, [r3, #0]
 8009408:	4b4b      	ldr	r3, [pc, #300]	; (8009538 <HAL_SAI_Init+0x2c4>)
 800940a:	400b      	ands	r3, r1
 800940c:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	681b      	ldr	r3, [r3, #0]
 8009412:	6819      	ldr	r1, [r3, #0]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	685a      	ldr	r2, [r3, #4]
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800941c:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8009422:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009428:	431a      	orrs	r2, r3
 800942a:	69bb      	ldr	r3, [r7, #24]
 800942c:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                             \
 800942e:	697b      	ldr	r3, [r7, #20]
 8009430:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          ckstr_bits | syncen_bits |                             \
 8009436:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	691b      	ldr	r3, [r3, #16]
 800943c:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8009442:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6a1b      	ldr	r3, [r3, #32]
 8009448:	051b      	lsls	r3, r3, #20
 800944a:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	430a      	orrs	r2, r1
 8009452:	601a      	str	r2, [r3, #0]
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	685b      	ldr	r3, [r3, #4]
 800945a:	687a      	ldr	r2, [r7, #4]
 800945c:	6812      	ldr	r2, [r2, #0]
 800945e:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8009462:	f023 030f 	bic.w	r3, r3, #15
 8009466:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	6859      	ldr	r1, [r3, #4]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	699a      	ldr	r2, [r3, #24]
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009476:	431a      	orrs	r2, r3
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800947c:	431a      	orrs	r2, r3
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	430a      	orrs	r2, r1
 8009484:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	6899      	ldr	r1, [r3, #8]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681a      	ldr	r2, [r3, #0]
 8009490:	4b2a      	ldr	r3, [pc, #168]	; (800953c <HAL_SAI_Init+0x2c8>)
 8009492:	400b      	ands	r3, r1
 8009494:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	681b      	ldr	r3, [r3, #0]
 800949a:	6899      	ldr	r1, [r3, #8]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094a0:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80094a6:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                           hsai->FrameInit.FSOffset |
 80094ac:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                           hsai->FrameInit.FSDefinition |
 80094b2:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80094b8:	3b01      	subs	r3, #1
 80094ba:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 80094bc:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	430a      	orrs	r2, r1
 80094c4:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	68d9      	ldr	r1, [r3, #12]
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681a      	ldr	r2, [r3, #0]
 80094d0:	f24f 0320 	movw	r3, #61472	; 0xf020
 80094d4:	400b      	ands	r3, r1
 80094d6:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	68d9      	ldr	r1, [r3, #12]
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094e6:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80094ec:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80094ee:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80094f4:	3b01      	subs	r3, #1
 80094f6:	021b      	lsls	r3, r3, #8
 80094f8:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	430a      	orrs	r2, r1
 8009500:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2200      	movs	r2, #0
 8009506:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	2201      	movs	r2, #1
 800950e:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 800951a:	2300      	movs	r3, #0
}
 800951c:	4618      	mov	r0, r3
 800951e:	3720      	adds	r7, #32
 8009520:	46bd      	mov	sp, r7
 8009522:	bd80      	pop	{r7, pc}
 8009524:	40015404 	.word	0x40015404
 8009528:	40015424 	.word	0x40015424
 800952c:	40015400 	.word	0x40015400
 8009530:	40015800 	.word	0x40015800
 8009534:	cccccccd 	.word	0xcccccccd
 8009538:	ff05c010 	.word	0xff05c010
 800953c:	fff88000 	.word	0xfff88000

08009540 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8009540:	b490      	push	{r4, r7}
 8009542:	b084      	sub	sp, #16
 8009544:	af00      	add	r7, sp, #0
 8009546:	6078      	str	r0, [r7, #4]
  register uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8009548:	4b15      	ldr	r3, [pc, #84]	; (80095a0 <SAI_Disable+0x60>)
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	4a15      	ldr	r2, [pc, #84]	; (80095a4 <SAI_Disable+0x64>)
 800954e:	fba2 2303 	umull	r2, r3, r2, r3
 8009552:	0b1b      	lsrs	r3, r3, #12
 8009554:	009c      	lsls	r4, r3, #2
  HAL_StatusTypeDef status = HAL_OK;
 8009556:	2300      	movs	r3, #0
 8009558:	73fb      	strb	r3, [r7, #15]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	681a      	ldr	r2, [r3, #0]
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009568:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 800956a:	2c00      	cmp	r4, #0
 800956c:	d10a      	bne.n	8009584 <SAI_Disable+0x44>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009574:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      status = HAL_TIMEOUT;
 800957e:	2303      	movs	r3, #3
 8009580:	73fb      	strb	r3, [r7, #15]
      break;
 8009582:	e007      	b.n	8009594 <SAI_Disable+0x54>
    }
    count--;
 8009584:	3c01      	subs	r4, #1
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009590:	2b00      	cmp	r3, #0
 8009592:	d1ea      	bne.n	800956a <SAI_Disable+0x2a>

  return status;
 8009594:	7bfb      	ldrb	r3, [r7, #15]
}
 8009596:	4618      	mov	r0, r3
 8009598:	3710      	adds	r7, #16
 800959a:	46bd      	mov	sp, r7
 800959c:	bc90      	pop	{r4, r7}
 800959e:	4770      	bx	lr
 80095a0:	20000004 	.word	0x20000004
 80095a4:	95cbec1b 	.word	0x95cbec1b

080095a8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d101      	bne.n	80095ba <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80095b6:	2301      	movs	r3, #1
 80095b8:	e07c      	b.n	80096b4 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	2200      	movs	r2, #0
 80095be:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80095c6:	b2db      	uxtb	r3, r3
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d106      	bne.n	80095da <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	2200      	movs	r2, #0
 80095d0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80095d4:	6878      	ldr	r0, [r7, #4]
 80095d6:	f7f8 fdbb 	bl	8002150 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2202      	movs	r2, #2
 80095de:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80095e2:	687b      	ldr	r3, [r7, #4]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	681a      	ldr	r2, [r3, #0]
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095f0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	68db      	ldr	r3, [r3, #12]
 80095f6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80095fa:	d902      	bls.n	8009602 <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80095fc:	2300      	movs	r3, #0
 80095fe:	60fb      	str	r3, [r7, #12]
 8009600:	e002      	b.n	8009608 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009602:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009606:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	68db      	ldr	r3, [r3, #12]
 800960c:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009610:	d007      	beq.n	8009622 <HAL_SPI_Init+0x7a>
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	68db      	ldr	r3, [r3, #12]
 8009616:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800961a:	d002      	beq.n	8009622 <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2200      	movs	r2, #0
 8009620:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009626:	2b00      	cmp	r3, #0
 8009628:	d10b      	bne.n	8009642 <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	68db      	ldr	r3, [r3, #12]
 800962e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009632:	d903      	bls.n	800963c <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	2202      	movs	r2, #2
 8009638:	631a      	str	r2, [r3, #48]	; 0x30
 800963a:	e002      	b.n	8009642 <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	2201      	movs	r2, #1
 8009640:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	685a      	ldr	r2, [r3, #4]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	689b      	ldr	r3, [r3, #8]
 800964a:	431a      	orrs	r2, r3
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	691b      	ldr	r3, [r3, #16]
 8009650:	431a      	orrs	r2, r3
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	695b      	ldr	r3, [r3, #20]
 8009656:	431a      	orrs	r2, r3
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	699b      	ldr	r3, [r3, #24]
 800965c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009660:	431a      	orrs	r2, r3
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	69db      	ldr	r3, [r3, #28]
 8009666:	431a      	orrs	r2, r3
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	6a1b      	ldr	r3, [r3, #32]
 800966c:	ea42 0103 	orr.w	r1, r2, r3
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	430a      	orrs	r2, r1
 800967a:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	699b      	ldr	r3, [r3, #24]
 8009680:	0c1b      	lsrs	r3, r3, #16
 8009682:	f003 0204 	and.w	r2, r3, #4
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800968a:	431a      	orrs	r2, r3
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009690:	431a      	orrs	r2, r3
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	68db      	ldr	r3, [r3, #12]
 8009696:	ea42 0103 	orr.w	r1, r2, r3
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	68fa      	ldr	r2, [r7, #12]
 80096a0:	430a      	orrs	r2, r1
 80096a2:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2200      	movs	r2, #0
 80096a8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	2201      	movs	r2, #1
 80096ae:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80096b2:	2300      	movs	r3, #0
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	3710      	adds	r7, #16
 80096b8:	46bd      	mov	sp, r7
 80096ba:	bd80      	pop	{r7, pc}

080096bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b082      	sub	sp, #8
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d101      	bne.n	80096ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80096ca:	2301      	movs	r3, #1
 80096cc:	e01d      	b.n	800970a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80096d4:	b2db      	uxtb	r3, r3
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d106      	bne.n	80096e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2200      	movs	r2, #0
 80096de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f7f8 fd78 	bl	80021d8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	2202      	movs	r2, #2
 80096ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	681a      	ldr	r2, [r3, #0]
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	3304      	adds	r3, #4
 80096f8:	4619      	mov	r1, r3
 80096fa:	4610      	mov	r0, r2
 80096fc:	f000 f834 	bl	8009768 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	2201      	movs	r2, #1
 8009704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009708:	2300      	movs	r3, #0
}
 800970a:	4618      	mov	r0, r3
 800970c:	3708      	adds	r7, #8
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}
	...

08009714 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009714:	b480      	push	{r7}
 8009716:	b085      	sub	sp, #20
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	68da      	ldr	r2, [r3, #12]
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	f042 0201 	orr.w	r2, r2, #1
 800972a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	681b      	ldr	r3, [r3, #0]
 8009730:	689a      	ldr	r2, [r3, #8]
 8009732:	4b0c      	ldr	r3, [pc, #48]	; (8009764 <HAL_TIM_Base_Start_IT+0x50>)
 8009734:	4013      	ands	r3, r2
 8009736:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2b06      	cmp	r3, #6
 800973c:	d00b      	beq.n	8009756 <HAL_TIM_Base_Start_IT+0x42>
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009744:	d007      	beq.n	8009756 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	681b      	ldr	r3, [r3, #0]
 800974a:	681a      	ldr	r2, [r3, #0]
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	f042 0201 	orr.w	r2, r2, #1
 8009754:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009756:	2300      	movs	r3, #0
}
 8009758:	4618      	mov	r0, r3
 800975a:	3714      	adds	r7, #20
 800975c:	46bd      	mov	sp, r7
 800975e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009762:	4770      	bx	lr
 8009764:	00010007 	.word	0x00010007

08009768 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009768:	b480      	push	{r7}
 800976a:	b085      	sub	sp, #20
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
 8009770:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	4a40      	ldr	r2, [pc, #256]	; (800987c <TIM_Base_SetConfig+0x114>)
 800977c:	4293      	cmp	r3, r2
 800977e:	d013      	beq.n	80097a8 <TIM_Base_SetConfig+0x40>
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009786:	d00f      	beq.n	80097a8 <TIM_Base_SetConfig+0x40>
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	4a3d      	ldr	r2, [pc, #244]	; (8009880 <TIM_Base_SetConfig+0x118>)
 800978c:	4293      	cmp	r3, r2
 800978e:	d00b      	beq.n	80097a8 <TIM_Base_SetConfig+0x40>
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	4a3c      	ldr	r2, [pc, #240]	; (8009884 <TIM_Base_SetConfig+0x11c>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d007      	beq.n	80097a8 <TIM_Base_SetConfig+0x40>
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	4a3b      	ldr	r2, [pc, #236]	; (8009888 <TIM_Base_SetConfig+0x120>)
 800979c:	4293      	cmp	r3, r2
 800979e:	d003      	beq.n	80097a8 <TIM_Base_SetConfig+0x40>
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	4a3a      	ldr	r2, [pc, #232]	; (800988c <TIM_Base_SetConfig+0x124>)
 80097a4:	4293      	cmp	r3, r2
 80097a6:	d108      	bne.n	80097ba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80097b0:	683b      	ldr	r3, [r7, #0]
 80097b2:	685b      	ldr	r3, [r3, #4]
 80097b4:	68fa      	ldr	r2, [r7, #12]
 80097b6:	4313      	orrs	r3, r2
 80097b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	4a2f      	ldr	r2, [pc, #188]	; (800987c <TIM_Base_SetConfig+0x114>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d01f      	beq.n	8009802 <TIM_Base_SetConfig+0x9a>
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097c8:	d01b      	beq.n	8009802 <TIM_Base_SetConfig+0x9a>
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	4a2c      	ldr	r2, [pc, #176]	; (8009880 <TIM_Base_SetConfig+0x118>)
 80097ce:	4293      	cmp	r3, r2
 80097d0:	d017      	beq.n	8009802 <TIM_Base_SetConfig+0x9a>
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	4a2b      	ldr	r2, [pc, #172]	; (8009884 <TIM_Base_SetConfig+0x11c>)
 80097d6:	4293      	cmp	r3, r2
 80097d8:	d013      	beq.n	8009802 <TIM_Base_SetConfig+0x9a>
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	4a2a      	ldr	r2, [pc, #168]	; (8009888 <TIM_Base_SetConfig+0x120>)
 80097de:	4293      	cmp	r3, r2
 80097e0:	d00f      	beq.n	8009802 <TIM_Base_SetConfig+0x9a>
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	4a29      	ldr	r2, [pc, #164]	; (800988c <TIM_Base_SetConfig+0x124>)
 80097e6:	4293      	cmp	r3, r2
 80097e8:	d00b      	beq.n	8009802 <TIM_Base_SetConfig+0x9a>
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	4a28      	ldr	r2, [pc, #160]	; (8009890 <TIM_Base_SetConfig+0x128>)
 80097ee:	4293      	cmp	r3, r2
 80097f0:	d007      	beq.n	8009802 <TIM_Base_SetConfig+0x9a>
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	4a27      	ldr	r2, [pc, #156]	; (8009894 <TIM_Base_SetConfig+0x12c>)
 80097f6:	4293      	cmp	r3, r2
 80097f8:	d003      	beq.n	8009802 <TIM_Base_SetConfig+0x9a>
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	4a26      	ldr	r2, [pc, #152]	; (8009898 <TIM_Base_SetConfig+0x130>)
 80097fe:	4293      	cmp	r3, r2
 8009800:	d108      	bne.n	8009814 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009808:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800980a:	683b      	ldr	r3, [r7, #0]
 800980c:	68db      	ldr	r3, [r3, #12]
 800980e:	68fa      	ldr	r2, [r7, #12]
 8009810:	4313      	orrs	r3, r2
 8009812:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	695b      	ldr	r3, [r3, #20]
 800981e:	4313      	orrs	r3, r2
 8009820:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	68fa      	ldr	r2, [r7, #12]
 8009826:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009828:	683b      	ldr	r3, [r7, #0]
 800982a:	689a      	ldr	r2, [r3, #8]
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009830:	683b      	ldr	r3, [r7, #0]
 8009832:	681a      	ldr	r2, [r3, #0]
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	4a10      	ldr	r2, [pc, #64]	; (800987c <TIM_Base_SetConfig+0x114>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d00f      	beq.n	8009860 <TIM_Base_SetConfig+0xf8>
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	4a12      	ldr	r2, [pc, #72]	; (800988c <TIM_Base_SetConfig+0x124>)
 8009844:	4293      	cmp	r3, r2
 8009846:	d00b      	beq.n	8009860 <TIM_Base_SetConfig+0xf8>
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	4a11      	ldr	r2, [pc, #68]	; (8009890 <TIM_Base_SetConfig+0x128>)
 800984c:	4293      	cmp	r3, r2
 800984e:	d007      	beq.n	8009860 <TIM_Base_SetConfig+0xf8>
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	4a10      	ldr	r2, [pc, #64]	; (8009894 <TIM_Base_SetConfig+0x12c>)
 8009854:	4293      	cmp	r3, r2
 8009856:	d003      	beq.n	8009860 <TIM_Base_SetConfig+0xf8>
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	4a0f      	ldr	r2, [pc, #60]	; (8009898 <TIM_Base_SetConfig+0x130>)
 800985c:	4293      	cmp	r3, r2
 800985e:	d103      	bne.n	8009868 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	691a      	ldr	r2, [r3, #16]
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2201      	movs	r2, #1
 800986c:	615a      	str	r2, [r3, #20]
}
 800986e:	bf00      	nop
 8009870:	3714      	adds	r7, #20
 8009872:	46bd      	mov	sp, r7
 8009874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009878:	4770      	bx	lr
 800987a:	bf00      	nop
 800987c:	40012c00 	.word	0x40012c00
 8009880:	40000400 	.word	0x40000400
 8009884:	40000800 	.word	0x40000800
 8009888:	40000c00 	.word	0x40000c00
 800988c:	40013400 	.word	0x40013400
 8009890:	40014000 	.word	0x40014000
 8009894:	40014400 	.word	0x40014400
 8009898:	40014800 	.word	0x40014800

0800989c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800989c:	b580      	push	{r7, lr}
 800989e:	b082      	sub	sp, #8
 80098a0:	af00      	add	r7, sp, #0
 80098a2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d101      	bne.n	80098ae <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80098aa:	2301      	movs	r3, #1
 80098ac:	e040      	b.n	8009930 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d106      	bne.n	80098c4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	2200      	movs	r2, #0
 80098ba:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f7f8 fcb0 	bl	8002224 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2224      	movs	r2, #36	; 0x24
 80098c8:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	681a      	ldr	r2, [r3, #0]
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	f022 0201 	bic.w	r2, r2, #1
 80098d8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	f000 f8c0 	bl	8009a60 <UART_SetConfig>
 80098e0:	4603      	mov	r3, r0
 80098e2:	2b01      	cmp	r3, #1
 80098e4:	d101      	bne.n	80098ea <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80098e6:	2301      	movs	r3, #1
 80098e8:	e022      	b.n	8009930 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d002      	beq.n	80098f8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 fbfc 	bl	800a0f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	685a      	ldr	r2, [r3, #4]
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8009906:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	689a      	ldr	r2, [r3, #8]
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009916:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	681a      	ldr	r2, [r3, #0]
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	f042 0201 	orr.w	r2, r2, #1
 8009926:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009928:	6878      	ldr	r0, [r7, #4]
 800992a:	f000 fc83 	bl	800a234 <UART_CheckIdleState>
 800992e:	4603      	mov	r3, r0
}
 8009930:	4618      	mov	r0, r3
 8009932:	3708      	adds	r7, #8
 8009934:	46bd      	mov	sp, r7
 8009936:	bd80      	pop	{r7, pc}

08009938 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009938:	b580      	push	{r7, lr}
 800993a:	b08a      	sub	sp, #40	; 0x28
 800993c:	af02      	add	r7, sp, #8
 800993e:	60f8      	str	r0, [r7, #12]
 8009940:	60b9      	str	r1, [r7, #8]
 8009942:	603b      	str	r3, [r7, #0]
 8009944:	4613      	mov	r3, r2
 8009946:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800994c:	2b20      	cmp	r3, #32
 800994e:	f040 8081 	bne.w	8009a54 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8009952:	68bb      	ldr	r3, [r7, #8]
 8009954:	2b00      	cmp	r3, #0
 8009956:	d002      	beq.n	800995e <HAL_UART_Transmit+0x26>
 8009958:	88fb      	ldrh	r3, [r7, #6]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d101      	bne.n	8009962 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800995e:	2301      	movs	r3, #1
 8009960:	e079      	b.n	8009a56 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8009968:	2b01      	cmp	r3, #1
 800996a:	d101      	bne.n	8009970 <HAL_UART_Transmit+0x38>
 800996c:	2302      	movs	r3, #2
 800996e:	e072      	b.n	8009a56 <HAL_UART_Transmit+0x11e>
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	2201      	movs	r2, #1
 8009974:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	2200      	movs	r2, #0
 800997c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	2221      	movs	r2, #33	; 0x21
 8009982:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8009984:	f7f9 fbe2 	bl	800314c <HAL_GetTick>
 8009988:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	88fa      	ldrh	r2, [r7, #6]
 800998e:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	88fa      	ldrh	r2, [r7, #6]
 8009996:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099a2:	d108      	bne.n	80099b6 <HAL_UART_Transmit+0x7e>
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	691b      	ldr	r3, [r3, #16]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d104      	bne.n	80099b6 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80099ac:	2300      	movs	r3, #0
 80099ae:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80099b0:	68bb      	ldr	r3, [r7, #8]
 80099b2:	61bb      	str	r3, [r7, #24]
 80099b4:	e003      	b.n	80099be <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80099b6:	68bb      	ldr	r3, [r7, #8]
 80099b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80099ba:	2300      	movs	r3, #0
 80099bc:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80099be:	e02d      	b.n	8009a1c <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	9300      	str	r3, [sp, #0]
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	2200      	movs	r2, #0
 80099c8:	2180      	movs	r1, #128	; 0x80
 80099ca:	68f8      	ldr	r0, [r7, #12]
 80099cc:	f000 fc77 	bl	800a2be <UART_WaitOnFlagUntilTimeout>
 80099d0:	4603      	mov	r3, r0
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d001      	beq.n	80099da <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80099d6:	2303      	movs	r3, #3
 80099d8:	e03d      	b.n	8009a56 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80099da:	69fb      	ldr	r3, [r7, #28]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d10b      	bne.n	80099f8 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80099e0:	69bb      	ldr	r3, [r7, #24]
 80099e2:	881a      	ldrh	r2, [r3, #0]
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80099ec:	b292      	uxth	r2, r2
 80099ee:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80099f0:	69bb      	ldr	r3, [r7, #24]
 80099f2:	3302      	adds	r3, #2
 80099f4:	61bb      	str	r3, [r7, #24]
 80099f6:	e008      	b.n	8009a0a <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80099f8:	69fb      	ldr	r3, [r7, #28]
 80099fa:	781a      	ldrb	r2, [r3, #0]
 80099fc:	68fb      	ldr	r3, [r7, #12]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	b292      	uxth	r2, r2
 8009a02:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009a04:	69fb      	ldr	r3, [r7, #28]
 8009a06:	3301      	adds	r3, #1
 8009a08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009a10:	b29b      	uxth	r3, r3
 8009a12:	3b01      	subs	r3, #1
 8009a14:	b29a      	uxth	r2, r3
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009a22:	b29b      	uxth	r3, r3
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d1cb      	bne.n	80099c0 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009a28:	683b      	ldr	r3, [r7, #0]
 8009a2a:	9300      	str	r3, [sp, #0]
 8009a2c:	697b      	ldr	r3, [r7, #20]
 8009a2e:	2200      	movs	r2, #0
 8009a30:	2140      	movs	r1, #64	; 0x40
 8009a32:	68f8      	ldr	r0, [r7, #12]
 8009a34:	f000 fc43 	bl	800a2be <UART_WaitOnFlagUntilTimeout>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d001      	beq.n	8009a42 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8009a3e:	2303      	movs	r3, #3
 8009a40:	e009      	b.n	8009a56 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2220      	movs	r2, #32
 8009a46:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2200      	movs	r2, #0
 8009a4c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8009a50:	2300      	movs	r3, #0
 8009a52:	e000      	b.n	8009a56 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8009a54:	2302      	movs	r3, #2
  }
}
 8009a56:	4618      	mov	r0, r3
 8009a58:	3720      	adds	r7, #32
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	bd80      	pop	{r7, pc}
	...

08009a60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a60:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8009a64:	b088      	sub	sp, #32
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8009a72:	2300      	movs	r3, #0
 8009a74:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	689a      	ldr	r2, [r3, #8]
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	691b      	ldr	r3, [r3, #16]
 8009a7e:	431a      	orrs	r2, r3
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	695b      	ldr	r3, [r3, #20]
 8009a84:	431a      	orrs	r2, r3
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	69db      	ldr	r3, [r3, #28]
 8009a8a:	4313      	orrs	r3, r2
 8009a8c:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	4bac      	ldr	r3, [pc, #688]	; (8009d48 <UART_SetConfig+0x2e8>)
 8009a96:	4013      	ands	r3, r2
 8009a98:	687a      	ldr	r2, [r7, #4]
 8009a9a:	6812      	ldr	r2, [r2, #0]
 8009a9c:	69f9      	ldr	r1, [r7, #28]
 8009a9e:	430b      	orrs	r3, r1
 8009aa0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	685b      	ldr	r3, [r3, #4]
 8009aa8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	68da      	ldr	r2, [r3, #12]
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	430a      	orrs	r2, r1
 8009ab6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	699b      	ldr	r3, [r3, #24]
 8009abc:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	4aa2      	ldr	r2, [pc, #648]	; (8009d4c <UART_SetConfig+0x2ec>)
 8009ac4:	4293      	cmp	r3, r2
 8009ac6:	d004      	beq.n	8009ad2 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	6a1b      	ldr	r3, [r3, #32]
 8009acc:	69fa      	ldr	r2, [r7, #28]
 8009ace:	4313      	orrs	r3, r2
 8009ad0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	689b      	ldr	r3, [r3, #8]
 8009ad8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	69fa      	ldr	r2, [r7, #28]
 8009ae2:	430a      	orrs	r2, r1
 8009ae4:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	4a99      	ldr	r2, [pc, #612]	; (8009d50 <UART_SetConfig+0x2f0>)
 8009aec:	4293      	cmp	r3, r2
 8009aee:	d121      	bne.n	8009b34 <UART_SetConfig+0xd4>
 8009af0:	4b98      	ldr	r3, [pc, #608]	; (8009d54 <UART_SetConfig+0x2f4>)
 8009af2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009af6:	f003 0303 	and.w	r3, r3, #3
 8009afa:	2b03      	cmp	r3, #3
 8009afc:	d816      	bhi.n	8009b2c <UART_SetConfig+0xcc>
 8009afe:	a201      	add	r2, pc, #4	; (adr r2, 8009b04 <UART_SetConfig+0xa4>)
 8009b00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b04:	08009b15 	.word	0x08009b15
 8009b08:	08009b21 	.word	0x08009b21
 8009b0c:	08009b1b 	.word	0x08009b1b
 8009b10:	08009b27 	.word	0x08009b27
 8009b14:	2301      	movs	r3, #1
 8009b16:	76fb      	strb	r3, [r7, #27]
 8009b18:	e0e8      	b.n	8009cec <UART_SetConfig+0x28c>
 8009b1a:	2302      	movs	r3, #2
 8009b1c:	76fb      	strb	r3, [r7, #27]
 8009b1e:	e0e5      	b.n	8009cec <UART_SetConfig+0x28c>
 8009b20:	2304      	movs	r3, #4
 8009b22:	76fb      	strb	r3, [r7, #27]
 8009b24:	e0e2      	b.n	8009cec <UART_SetConfig+0x28c>
 8009b26:	2308      	movs	r3, #8
 8009b28:	76fb      	strb	r3, [r7, #27]
 8009b2a:	e0df      	b.n	8009cec <UART_SetConfig+0x28c>
 8009b2c:	2310      	movs	r3, #16
 8009b2e:	76fb      	strb	r3, [r7, #27]
 8009b30:	bf00      	nop
 8009b32:	e0db      	b.n	8009cec <UART_SetConfig+0x28c>
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4a87      	ldr	r2, [pc, #540]	; (8009d58 <UART_SetConfig+0x2f8>)
 8009b3a:	4293      	cmp	r3, r2
 8009b3c:	d134      	bne.n	8009ba8 <UART_SetConfig+0x148>
 8009b3e:	4b85      	ldr	r3, [pc, #532]	; (8009d54 <UART_SetConfig+0x2f4>)
 8009b40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009b44:	f003 030c 	and.w	r3, r3, #12
 8009b48:	2b0c      	cmp	r3, #12
 8009b4a:	d829      	bhi.n	8009ba0 <UART_SetConfig+0x140>
 8009b4c:	a201      	add	r2, pc, #4	; (adr r2, 8009b54 <UART_SetConfig+0xf4>)
 8009b4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b52:	bf00      	nop
 8009b54:	08009b89 	.word	0x08009b89
 8009b58:	08009ba1 	.word	0x08009ba1
 8009b5c:	08009ba1 	.word	0x08009ba1
 8009b60:	08009ba1 	.word	0x08009ba1
 8009b64:	08009b95 	.word	0x08009b95
 8009b68:	08009ba1 	.word	0x08009ba1
 8009b6c:	08009ba1 	.word	0x08009ba1
 8009b70:	08009ba1 	.word	0x08009ba1
 8009b74:	08009b8f 	.word	0x08009b8f
 8009b78:	08009ba1 	.word	0x08009ba1
 8009b7c:	08009ba1 	.word	0x08009ba1
 8009b80:	08009ba1 	.word	0x08009ba1
 8009b84:	08009b9b 	.word	0x08009b9b
 8009b88:	2300      	movs	r3, #0
 8009b8a:	76fb      	strb	r3, [r7, #27]
 8009b8c:	e0ae      	b.n	8009cec <UART_SetConfig+0x28c>
 8009b8e:	2302      	movs	r3, #2
 8009b90:	76fb      	strb	r3, [r7, #27]
 8009b92:	e0ab      	b.n	8009cec <UART_SetConfig+0x28c>
 8009b94:	2304      	movs	r3, #4
 8009b96:	76fb      	strb	r3, [r7, #27]
 8009b98:	e0a8      	b.n	8009cec <UART_SetConfig+0x28c>
 8009b9a:	2308      	movs	r3, #8
 8009b9c:	76fb      	strb	r3, [r7, #27]
 8009b9e:	e0a5      	b.n	8009cec <UART_SetConfig+0x28c>
 8009ba0:	2310      	movs	r3, #16
 8009ba2:	76fb      	strb	r3, [r7, #27]
 8009ba4:	bf00      	nop
 8009ba6:	e0a1      	b.n	8009cec <UART_SetConfig+0x28c>
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	4a6b      	ldr	r2, [pc, #428]	; (8009d5c <UART_SetConfig+0x2fc>)
 8009bae:	4293      	cmp	r3, r2
 8009bb0:	d120      	bne.n	8009bf4 <UART_SetConfig+0x194>
 8009bb2:	4b68      	ldr	r3, [pc, #416]	; (8009d54 <UART_SetConfig+0x2f4>)
 8009bb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009bb8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009bbc:	2b10      	cmp	r3, #16
 8009bbe:	d00f      	beq.n	8009be0 <UART_SetConfig+0x180>
 8009bc0:	2b10      	cmp	r3, #16
 8009bc2:	d802      	bhi.n	8009bca <UART_SetConfig+0x16a>
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d005      	beq.n	8009bd4 <UART_SetConfig+0x174>
 8009bc8:	e010      	b.n	8009bec <UART_SetConfig+0x18c>
 8009bca:	2b20      	cmp	r3, #32
 8009bcc:	d005      	beq.n	8009bda <UART_SetConfig+0x17a>
 8009bce:	2b30      	cmp	r3, #48	; 0x30
 8009bd0:	d009      	beq.n	8009be6 <UART_SetConfig+0x186>
 8009bd2:	e00b      	b.n	8009bec <UART_SetConfig+0x18c>
 8009bd4:	2300      	movs	r3, #0
 8009bd6:	76fb      	strb	r3, [r7, #27]
 8009bd8:	e088      	b.n	8009cec <UART_SetConfig+0x28c>
 8009bda:	2302      	movs	r3, #2
 8009bdc:	76fb      	strb	r3, [r7, #27]
 8009bde:	e085      	b.n	8009cec <UART_SetConfig+0x28c>
 8009be0:	2304      	movs	r3, #4
 8009be2:	76fb      	strb	r3, [r7, #27]
 8009be4:	e082      	b.n	8009cec <UART_SetConfig+0x28c>
 8009be6:	2308      	movs	r3, #8
 8009be8:	76fb      	strb	r3, [r7, #27]
 8009bea:	e07f      	b.n	8009cec <UART_SetConfig+0x28c>
 8009bec:	2310      	movs	r3, #16
 8009bee:	76fb      	strb	r3, [r7, #27]
 8009bf0:	bf00      	nop
 8009bf2:	e07b      	b.n	8009cec <UART_SetConfig+0x28c>
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	4a59      	ldr	r2, [pc, #356]	; (8009d60 <UART_SetConfig+0x300>)
 8009bfa:	4293      	cmp	r3, r2
 8009bfc:	d120      	bne.n	8009c40 <UART_SetConfig+0x1e0>
 8009bfe:	4b55      	ldr	r3, [pc, #340]	; (8009d54 <UART_SetConfig+0x2f4>)
 8009c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c04:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009c08:	2b40      	cmp	r3, #64	; 0x40
 8009c0a:	d00f      	beq.n	8009c2c <UART_SetConfig+0x1cc>
 8009c0c:	2b40      	cmp	r3, #64	; 0x40
 8009c0e:	d802      	bhi.n	8009c16 <UART_SetConfig+0x1b6>
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d005      	beq.n	8009c20 <UART_SetConfig+0x1c0>
 8009c14:	e010      	b.n	8009c38 <UART_SetConfig+0x1d8>
 8009c16:	2b80      	cmp	r3, #128	; 0x80
 8009c18:	d005      	beq.n	8009c26 <UART_SetConfig+0x1c6>
 8009c1a:	2bc0      	cmp	r3, #192	; 0xc0
 8009c1c:	d009      	beq.n	8009c32 <UART_SetConfig+0x1d2>
 8009c1e:	e00b      	b.n	8009c38 <UART_SetConfig+0x1d8>
 8009c20:	2300      	movs	r3, #0
 8009c22:	76fb      	strb	r3, [r7, #27]
 8009c24:	e062      	b.n	8009cec <UART_SetConfig+0x28c>
 8009c26:	2302      	movs	r3, #2
 8009c28:	76fb      	strb	r3, [r7, #27]
 8009c2a:	e05f      	b.n	8009cec <UART_SetConfig+0x28c>
 8009c2c:	2304      	movs	r3, #4
 8009c2e:	76fb      	strb	r3, [r7, #27]
 8009c30:	e05c      	b.n	8009cec <UART_SetConfig+0x28c>
 8009c32:	2308      	movs	r3, #8
 8009c34:	76fb      	strb	r3, [r7, #27]
 8009c36:	e059      	b.n	8009cec <UART_SetConfig+0x28c>
 8009c38:	2310      	movs	r3, #16
 8009c3a:	76fb      	strb	r3, [r7, #27]
 8009c3c:	bf00      	nop
 8009c3e:	e055      	b.n	8009cec <UART_SetConfig+0x28c>
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	4a47      	ldr	r2, [pc, #284]	; (8009d64 <UART_SetConfig+0x304>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d124      	bne.n	8009c94 <UART_SetConfig+0x234>
 8009c4a:	4b42      	ldr	r3, [pc, #264]	; (8009d54 <UART_SetConfig+0x2f4>)
 8009c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009c50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009c54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c58:	d012      	beq.n	8009c80 <UART_SetConfig+0x220>
 8009c5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009c5e:	d802      	bhi.n	8009c66 <UART_SetConfig+0x206>
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d007      	beq.n	8009c74 <UART_SetConfig+0x214>
 8009c64:	e012      	b.n	8009c8c <UART_SetConfig+0x22c>
 8009c66:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c6a:	d006      	beq.n	8009c7a <UART_SetConfig+0x21a>
 8009c6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009c70:	d009      	beq.n	8009c86 <UART_SetConfig+0x226>
 8009c72:	e00b      	b.n	8009c8c <UART_SetConfig+0x22c>
 8009c74:	2300      	movs	r3, #0
 8009c76:	76fb      	strb	r3, [r7, #27]
 8009c78:	e038      	b.n	8009cec <UART_SetConfig+0x28c>
 8009c7a:	2302      	movs	r3, #2
 8009c7c:	76fb      	strb	r3, [r7, #27]
 8009c7e:	e035      	b.n	8009cec <UART_SetConfig+0x28c>
 8009c80:	2304      	movs	r3, #4
 8009c82:	76fb      	strb	r3, [r7, #27]
 8009c84:	e032      	b.n	8009cec <UART_SetConfig+0x28c>
 8009c86:	2308      	movs	r3, #8
 8009c88:	76fb      	strb	r3, [r7, #27]
 8009c8a:	e02f      	b.n	8009cec <UART_SetConfig+0x28c>
 8009c8c:	2310      	movs	r3, #16
 8009c8e:	76fb      	strb	r3, [r7, #27]
 8009c90:	bf00      	nop
 8009c92:	e02b      	b.n	8009cec <UART_SetConfig+0x28c>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	4a2c      	ldr	r2, [pc, #176]	; (8009d4c <UART_SetConfig+0x2ec>)
 8009c9a:	4293      	cmp	r3, r2
 8009c9c:	d124      	bne.n	8009ce8 <UART_SetConfig+0x288>
 8009c9e:	4b2d      	ldr	r3, [pc, #180]	; (8009d54 <UART_SetConfig+0x2f4>)
 8009ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009ca4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009ca8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009cac:	d012      	beq.n	8009cd4 <UART_SetConfig+0x274>
 8009cae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009cb2:	d802      	bhi.n	8009cba <UART_SetConfig+0x25a>
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d007      	beq.n	8009cc8 <UART_SetConfig+0x268>
 8009cb8:	e012      	b.n	8009ce0 <UART_SetConfig+0x280>
 8009cba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009cbe:	d006      	beq.n	8009cce <UART_SetConfig+0x26e>
 8009cc0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009cc4:	d009      	beq.n	8009cda <UART_SetConfig+0x27a>
 8009cc6:	e00b      	b.n	8009ce0 <UART_SetConfig+0x280>
 8009cc8:	2300      	movs	r3, #0
 8009cca:	76fb      	strb	r3, [r7, #27]
 8009ccc:	e00e      	b.n	8009cec <UART_SetConfig+0x28c>
 8009cce:	2302      	movs	r3, #2
 8009cd0:	76fb      	strb	r3, [r7, #27]
 8009cd2:	e00b      	b.n	8009cec <UART_SetConfig+0x28c>
 8009cd4:	2304      	movs	r3, #4
 8009cd6:	76fb      	strb	r3, [r7, #27]
 8009cd8:	e008      	b.n	8009cec <UART_SetConfig+0x28c>
 8009cda:	2308      	movs	r3, #8
 8009cdc:	76fb      	strb	r3, [r7, #27]
 8009cde:	e005      	b.n	8009cec <UART_SetConfig+0x28c>
 8009ce0:	2310      	movs	r3, #16
 8009ce2:	76fb      	strb	r3, [r7, #27]
 8009ce4:	bf00      	nop
 8009ce6:	e001      	b.n	8009cec <UART_SetConfig+0x28c>
 8009ce8:	2310      	movs	r3, #16
 8009cea:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	4a16      	ldr	r2, [pc, #88]	; (8009d4c <UART_SetConfig+0x2ec>)
 8009cf2:	4293      	cmp	r3, r2
 8009cf4:	f040 80fa 	bne.w	8009eec <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009cf8:	7efb      	ldrb	r3, [r7, #27]
 8009cfa:	2b08      	cmp	r3, #8
 8009cfc:	d836      	bhi.n	8009d6c <UART_SetConfig+0x30c>
 8009cfe:	a201      	add	r2, pc, #4	; (adr r2, 8009d04 <UART_SetConfig+0x2a4>)
 8009d00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d04:	08009d29 	.word	0x08009d29
 8009d08:	08009d6d 	.word	0x08009d6d
 8009d0c:	08009d31 	.word	0x08009d31
 8009d10:	08009d6d 	.word	0x08009d6d
 8009d14:	08009d37 	.word	0x08009d37
 8009d18:	08009d6d 	.word	0x08009d6d
 8009d1c:	08009d6d 	.word	0x08009d6d
 8009d20:	08009d6d 	.word	0x08009d6d
 8009d24:	08009d3f 	.word	0x08009d3f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8009d28:	f7fe f808 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 8009d2c:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d2e:	e020      	b.n	8009d72 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8009d30:	4b0d      	ldr	r3, [pc, #52]	; (8009d68 <UART_SetConfig+0x308>)
 8009d32:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d34:	e01d      	b.n	8009d72 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8009d36:	f7fd ff6b 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 8009d3a:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d3c:	e019      	b.n	8009d72 <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8009d3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d42:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009d44:	e015      	b.n	8009d72 <UART_SetConfig+0x312>
 8009d46:	bf00      	nop
 8009d48:	efff69f3 	.word	0xefff69f3
 8009d4c:	40008000 	.word	0x40008000
 8009d50:	40013800 	.word	0x40013800
 8009d54:	40021000 	.word	0x40021000
 8009d58:	40004400 	.word	0x40004400
 8009d5c:	40004800 	.word	0x40004800
 8009d60:	40004c00 	.word	0x40004c00
 8009d64:	40005000 	.word	0x40005000
 8009d68:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009d6c:	2301      	movs	r3, #1
 8009d6e:	74fb      	strb	r3, [r7, #19]
        break;
 8009d70:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	f000 81ac 	beq.w	800a0d2 <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	685a      	ldr	r2, [r3, #4]
 8009d7e:	4613      	mov	r3, r2
 8009d80:	005b      	lsls	r3, r3, #1
 8009d82:	4413      	add	r3, r2
 8009d84:	68fa      	ldr	r2, [r7, #12]
 8009d86:	429a      	cmp	r2, r3
 8009d88:	d305      	bcc.n	8009d96 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	685b      	ldr	r3, [r3, #4]
 8009d8e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d90:	68fa      	ldr	r2, [r7, #12]
 8009d92:	429a      	cmp	r2, r3
 8009d94:	d902      	bls.n	8009d9c <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8009d96:	2301      	movs	r3, #1
 8009d98:	74fb      	strb	r3, [r7, #19]
 8009d9a:	e19a      	b.n	800a0d2 <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8009d9c:	7efb      	ldrb	r3, [r7, #27]
 8009d9e:	2b08      	cmp	r3, #8
 8009da0:	f200 8091 	bhi.w	8009ec6 <UART_SetConfig+0x466>
 8009da4:	a201      	add	r2, pc, #4	; (adr r2, 8009dac <UART_SetConfig+0x34c>)
 8009da6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009daa:	bf00      	nop
 8009dac:	08009dd1 	.word	0x08009dd1
 8009db0:	08009ec7 	.word	0x08009ec7
 8009db4:	08009e1d 	.word	0x08009e1d
 8009db8:	08009ec7 	.word	0x08009ec7
 8009dbc:	08009e51 	.word	0x08009e51
 8009dc0:	08009ec7 	.word	0x08009ec7
 8009dc4:	08009ec7 	.word	0x08009ec7
 8009dc8:	08009ec7 	.word	0x08009ec7
 8009dcc:	08009e9d 	.word	0x08009e9d
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009dd0:	f7fd ffb4 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 8009dd4:	4603      	mov	r3, r0
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	f04f 0200 	mov.w	r2, #0
 8009ddc:	f04f 0300 	mov.w	r3, #0
 8009de0:	f04f 0400 	mov.w	r4, #0
 8009de4:	0214      	lsls	r4, r2, #8
 8009de6:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009dea:	020b      	lsls	r3, r1, #8
 8009dec:	687a      	ldr	r2, [r7, #4]
 8009dee:	6852      	ldr	r2, [r2, #4]
 8009df0:	0852      	lsrs	r2, r2, #1
 8009df2:	4611      	mov	r1, r2
 8009df4:	f04f 0200 	mov.w	r2, #0
 8009df8:	eb13 0b01 	adds.w	fp, r3, r1
 8009dfc:	eb44 0c02 	adc.w	ip, r4, r2
 8009e00:	4658      	mov	r0, fp
 8009e02:	4661      	mov	r1, ip
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	f04f 0400 	mov.w	r4, #0
 8009e0c:	461a      	mov	r2, r3
 8009e0e:	4623      	mov	r3, r4
 8009e10:	f7f6 fe58 	bl	8000ac4 <__aeabi_uldivmod>
 8009e14:	4603      	mov	r3, r0
 8009e16:	460c      	mov	r4, r1
 8009e18:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009e1a:	e057      	b.n	8009ecc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	685b      	ldr	r3, [r3, #4]
 8009e20:	085b      	lsrs	r3, r3, #1
 8009e22:	f04f 0400 	mov.w	r4, #0
 8009e26:	49b1      	ldr	r1, [pc, #708]	; (800a0ec <UART_SetConfig+0x68c>)
 8009e28:	f04f 0200 	mov.w	r2, #0
 8009e2c:	eb13 0b01 	adds.w	fp, r3, r1
 8009e30:	eb44 0c02 	adc.w	ip, r4, r2
 8009e34:	4658      	mov	r0, fp
 8009e36:	4661      	mov	r1, ip
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	f04f 0400 	mov.w	r4, #0
 8009e40:	461a      	mov	r2, r3
 8009e42:	4623      	mov	r3, r4
 8009e44:	f7f6 fe3e 	bl	8000ac4 <__aeabi_uldivmod>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	460c      	mov	r4, r1
 8009e4c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009e4e:	e03d      	b.n	8009ecc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009e50:	f7fd fede 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 8009e54:	4603      	mov	r3, r0
 8009e56:	4619      	mov	r1, r3
 8009e58:	f04f 0200 	mov.w	r2, #0
 8009e5c:	f04f 0300 	mov.w	r3, #0
 8009e60:	f04f 0400 	mov.w	r4, #0
 8009e64:	0214      	lsls	r4, r2, #8
 8009e66:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8009e6a:	020b      	lsls	r3, r1, #8
 8009e6c:	687a      	ldr	r2, [r7, #4]
 8009e6e:	6852      	ldr	r2, [r2, #4]
 8009e70:	0852      	lsrs	r2, r2, #1
 8009e72:	4611      	mov	r1, r2
 8009e74:	f04f 0200 	mov.w	r2, #0
 8009e78:	eb13 0b01 	adds.w	fp, r3, r1
 8009e7c:	eb44 0c02 	adc.w	ip, r4, r2
 8009e80:	4658      	mov	r0, fp
 8009e82:	4661      	mov	r1, ip
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	685b      	ldr	r3, [r3, #4]
 8009e88:	f04f 0400 	mov.w	r4, #0
 8009e8c:	461a      	mov	r2, r3
 8009e8e:	4623      	mov	r3, r4
 8009e90:	f7f6 fe18 	bl	8000ac4 <__aeabi_uldivmod>
 8009e94:	4603      	mov	r3, r0
 8009e96:	460c      	mov	r4, r1
 8009e98:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009e9a:	e017      	b.n	8009ecc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8009e9c:	687b      	ldr	r3, [r7, #4]
 8009e9e:	685b      	ldr	r3, [r3, #4]
 8009ea0:	085b      	lsrs	r3, r3, #1
 8009ea2:	f04f 0400 	mov.w	r4, #0
 8009ea6:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8009eaa:	f144 0100 	adc.w	r1, r4, #0
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	685b      	ldr	r3, [r3, #4]
 8009eb2:	f04f 0400 	mov.w	r4, #0
 8009eb6:	461a      	mov	r2, r3
 8009eb8:	4623      	mov	r3, r4
 8009eba:	f7f6 fe03 	bl	8000ac4 <__aeabi_uldivmod>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	460c      	mov	r4, r1
 8009ec2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8009ec4:	e002      	b.n	8009ecc <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	74fb      	strb	r3, [r7, #19]
            break;
 8009eca:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009ecc:	697b      	ldr	r3, [r7, #20]
 8009ece:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009ed2:	d308      	bcc.n	8009ee6 <UART_SetConfig+0x486>
 8009ed4:	697b      	ldr	r3, [r7, #20]
 8009ed6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009eda:	d204      	bcs.n	8009ee6 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	697a      	ldr	r2, [r7, #20]
 8009ee2:	60da      	str	r2, [r3, #12]
 8009ee4:	e0f5      	b.n	800a0d2 <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8009ee6:	2301      	movs	r3, #1
 8009ee8:	74fb      	strb	r3, [r7, #19]
 8009eea:	e0f2      	b.n	800a0d2 <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	69db      	ldr	r3, [r3, #28]
 8009ef0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009ef4:	d17f      	bne.n	8009ff6 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8009ef6:	7efb      	ldrb	r3, [r7, #27]
 8009ef8:	2b08      	cmp	r3, #8
 8009efa:	d85c      	bhi.n	8009fb6 <UART_SetConfig+0x556>
 8009efc:	a201      	add	r2, pc, #4	; (adr r2, 8009f04 <UART_SetConfig+0x4a4>)
 8009efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f02:	bf00      	nop
 8009f04:	08009f29 	.word	0x08009f29
 8009f08:	08009f47 	.word	0x08009f47
 8009f0c:	08009f65 	.word	0x08009f65
 8009f10:	08009fb7 	.word	0x08009fb7
 8009f14:	08009f81 	.word	0x08009f81
 8009f18:	08009fb7 	.word	0x08009fb7
 8009f1c:	08009fb7 	.word	0x08009fb7
 8009f20:	08009fb7 	.word	0x08009fb7
 8009f24:	08009f9f 	.word	0x08009f9f
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8009f28:	f7fd ff08 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	005a      	lsls	r2, r3, #1
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	685b      	ldr	r3, [r3, #4]
 8009f34:	085b      	lsrs	r3, r3, #1
 8009f36:	441a      	add	r2, r3
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	685b      	ldr	r3, [r3, #4]
 8009f3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f40:	b29b      	uxth	r3, r3
 8009f42:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009f44:	e03a      	b.n	8009fbc <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8009f46:	f7fd ff0f 	bl	8007d68 <HAL_RCC_GetPCLK2Freq>
 8009f4a:	4603      	mov	r3, r0
 8009f4c:	005a      	lsls	r2, r3, #1
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	685b      	ldr	r3, [r3, #4]
 8009f52:	085b      	lsrs	r3, r3, #1
 8009f54:	441a      	add	r2, r3
 8009f56:	687b      	ldr	r3, [r7, #4]
 8009f58:	685b      	ldr	r3, [r3, #4]
 8009f5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f5e:	b29b      	uxth	r3, r3
 8009f60:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009f62:	e02b      	b.n	8009fbc <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	685b      	ldr	r3, [r3, #4]
 8009f68:	085b      	lsrs	r3, r3, #1
 8009f6a:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8009f6e:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	6852      	ldr	r2, [r2, #4]
 8009f76:	fbb3 f3f2 	udiv	r3, r3, r2
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009f7e:	e01d      	b.n	8009fbc <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8009f80:	f7fd fe46 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 8009f84:	4603      	mov	r3, r0
 8009f86:	005a      	lsls	r2, r3, #1
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	685b      	ldr	r3, [r3, #4]
 8009f8c:	085b      	lsrs	r3, r3, #1
 8009f8e:	441a      	add	r2, r3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	685b      	ldr	r3, [r3, #4]
 8009f94:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f98:	b29b      	uxth	r3, r3
 8009f9a:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009f9c:	e00e      	b.n	8009fbc <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	685b      	ldr	r3, [r3, #4]
 8009fa2:	085b      	lsrs	r3, r3, #1
 8009fa4:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	685b      	ldr	r3, [r3, #4]
 8009fac:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fb0:	b29b      	uxth	r3, r3
 8009fb2:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8009fb4:	e002      	b.n	8009fbc <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8009fb6:	2301      	movs	r3, #1
 8009fb8:	74fb      	strb	r3, [r7, #19]
        break;
 8009fba:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fbc:	697b      	ldr	r3, [r7, #20]
 8009fbe:	2b0f      	cmp	r3, #15
 8009fc0:	d916      	bls.n	8009ff0 <UART_SetConfig+0x590>
 8009fc2:	697b      	ldr	r3, [r7, #20]
 8009fc4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009fc8:	d212      	bcs.n	8009ff0 <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009fca:	697b      	ldr	r3, [r7, #20]
 8009fcc:	b29b      	uxth	r3, r3
 8009fce:	f023 030f 	bic.w	r3, r3, #15
 8009fd2:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	085b      	lsrs	r3, r3, #1
 8009fd8:	b29b      	uxth	r3, r3
 8009fda:	f003 0307 	and.w	r3, r3, #7
 8009fde:	b29a      	uxth	r2, r3
 8009fe0:	897b      	ldrh	r3, [r7, #10]
 8009fe2:	4313      	orrs	r3, r2
 8009fe4:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	897a      	ldrh	r2, [r7, #10]
 8009fec:	60da      	str	r2, [r3, #12]
 8009fee:	e070      	b.n	800a0d2 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 8009ff0:	2301      	movs	r3, #1
 8009ff2:	74fb      	strb	r3, [r7, #19]
 8009ff4:	e06d      	b.n	800a0d2 <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8009ff6:	7efb      	ldrb	r3, [r7, #27]
 8009ff8:	2b08      	cmp	r3, #8
 8009ffa:	d859      	bhi.n	800a0b0 <UART_SetConfig+0x650>
 8009ffc:	a201      	add	r2, pc, #4	; (adr r2, 800a004 <UART_SetConfig+0x5a4>)
 8009ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a002:	bf00      	nop
 800a004:	0800a029 	.word	0x0800a029
 800a008:	0800a045 	.word	0x0800a045
 800a00c:	0800a061 	.word	0x0800a061
 800a010:	0800a0b1 	.word	0x0800a0b1
 800a014:	0800a07d 	.word	0x0800a07d
 800a018:	0800a0b1 	.word	0x0800a0b1
 800a01c:	0800a0b1 	.word	0x0800a0b1
 800a020:	0800a0b1 	.word	0x0800a0b1
 800a024:	0800a099 	.word	0x0800a099
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800a028:	f7fd fe88 	bl	8007d3c <HAL_RCC_GetPCLK1Freq>
 800a02c:	4602      	mov	r2, r0
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	685b      	ldr	r3, [r3, #4]
 800a032:	085b      	lsrs	r3, r3, #1
 800a034:	441a      	add	r2, r3
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a03e:	b29b      	uxth	r3, r3
 800a040:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a042:	e038      	b.n	800a0b6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800a044:	f7fd fe90 	bl	8007d68 <HAL_RCC_GetPCLK2Freq>
 800a048:	4602      	mov	r2, r0
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	685b      	ldr	r3, [r3, #4]
 800a04e:	085b      	lsrs	r3, r3, #1
 800a050:	441a      	add	r2, r3
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	685b      	ldr	r3, [r3, #4]
 800a056:	fbb2 f3f3 	udiv	r3, r2, r3
 800a05a:	b29b      	uxth	r3, r3
 800a05c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a05e:	e02a      	b.n	800a0b6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	685b      	ldr	r3, [r3, #4]
 800a064:	085b      	lsrs	r3, r3, #1
 800a066:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 800a06a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 800a06e:	687a      	ldr	r2, [r7, #4]
 800a070:	6852      	ldr	r2, [r2, #4]
 800a072:	fbb3 f3f2 	udiv	r3, r3, r2
 800a076:	b29b      	uxth	r3, r3
 800a078:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a07a:	e01c      	b.n	800a0b6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800a07c:	f7fd fdc8 	bl	8007c10 <HAL_RCC_GetSysClockFreq>
 800a080:	4602      	mov	r2, r0
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	685b      	ldr	r3, [r3, #4]
 800a086:	085b      	lsrs	r3, r3, #1
 800a088:	441a      	add	r2, r3
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	685b      	ldr	r3, [r3, #4]
 800a08e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a092:	b29b      	uxth	r3, r3
 800a094:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a096:	e00e      	b.n	800a0b6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	685b      	ldr	r3, [r3, #4]
 800a09c:	085b      	lsrs	r3, r3, #1
 800a09e:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	685b      	ldr	r3, [r3, #4]
 800a0a6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0aa:	b29b      	uxth	r3, r3
 800a0ac:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800a0ae:	e002      	b.n	800a0b6 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800a0b0:	2301      	movs	r3, #1
 800a0b2:	74fb      	strb	r3, [r7, #19]
        break;
 800a0b4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	2b0f      	cmp	r3, #15
 800a0ba:	d908      	bls.n	800a0ce <UART_SetConfig+0x66e>
 800a0bc:	697b      	ldr	r3, [r7, #20]
 800a0be:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a0c2:	d204      	bcs.n	800a0ce <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	697a      	ldr	r2, [r7, #20]
 800a0ca:	60da      	str	r2, [r3, #12]
 800a0cc:	e001      	b.n	800a0d2 <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800a0ce:	2301      	movs	r3, #1
 800a0d0:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	2200      	movs	r2, #0
 800a0d6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800a0de:	7cfb      	ldrb	r3, [r7, #19]
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	3720      	adds	r7, #32
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800a0ea:	bf00      	nop
 800a0ec:	f4240000 	.word	0xf4240000

0800a0f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b083      	sub	sp, #12
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0fc:	f003 0301 	and.w	r3, r3, #1
 800a100:	2b00      	cmp	r3, #0
 800a102:	d00a      	beq.n	800a11a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	681b      	ldr	r3, [r3, #0]
 800a108:	685b      	ldr	r3, [r3, #4]
 800a10a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	430a      	orrs	r2, r1
 800a118:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a11e:	f003 0302 	and.w	r3, r3, #2
 800a122:	2b00      	cmp	r3, #0
 800a124:	d00a      	beq.n	800a13c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	685b      	ldr	r3, [r3, #4]
 800a12c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a134:	687b      	ldr	r3, [r7, #4]
 800a136:	681b      	ldr	r3, [r3, #0]
 800a138:	430a      	orrs	r2, r1
 800a13a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a140:	f003 0304 	and.w	r3, r3, #4
 800a144:	2b00      	cmp	r3, #0
 800a146:	d00a      	beq.n	800a15e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	685b      	ldr	r3, [r3, #4]
 800a14e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	430a      	orrs	r2, r1
 800a15c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a162:	f003 0308 	and.w	r3, r3, #8
 800a166:	2b00      	cmp	r3, #0
 800a168:	d00a      	beq.n	800a180 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	685b      	ldr	r3, [r3, #4]
 800a170:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	430a      	orrs	r2, r1
 800a17e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a184:	f003 0310 	and.w	r3, r3, #16
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d00a      	beq.n	800a1a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	689b      	ldr	r3, [r3, #8]
 800a192:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	430a      	orrs	r2, r1
 800a1a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1a6:	f003 0320 	and.w	r3, r3, #32
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	d00a      	beq.n	800a1c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	689b      	ldr	r3, [r3, #8]
 800a1b4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	430a      	orrs	r2, r1
 800a1c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d01a      	beq.n	800a206 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	685b      	ldr	r3, [r3, #4]
 800a1d6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	430a      	orrs	r2, r1
 800a1e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1ea:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a1ee:	d10a      	bne.n	800a206 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	685b      	ldr	r3, [r3, #4]
 800a1f6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	430a      	orrs	r2, r1
 800a204:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a20a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d00a      	beq.n	800a228 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	685b      	ldr	r3, [r3, #4]
 800a218:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	430a      	orrs	r2, r1
 800a226:	605a      	str	r2, [r3, #4]
  }
}
 800a228:	bf00      	nop
 800a22a:	370c      	adds	r7, #12
 800a22c:	46bd      	mov	sp, r7
 800a22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a232:	4770      	bx	lr

0800a234 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b086      	sub	sp, #24
 800a238:	af02      	add	r7, sp, #8
 800a23a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	2200      	movs	r2, #0
 800a240:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800a242:	f7f8 ff83 	bl	800314c <HAL_GetTick>
 800a246:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f003 0308 	and.w	r3, r3, #8
 800a252:	2b08      	cmp	r3, #8
 800a254:	d10e      	bne.n	800a274 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a256:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a25a:	9300      	str	r3, [sp, #0]
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	2200      	movs	r2, #0
 800a260:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a264:	6878      	ldr	r0, [r7, #4]
 800a266:	f000 f82a 	bl	800a2be <UART_WaitOnFlagUntilTimeout>
 800a26a:	4603      	mov	r3, r0
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d001      	beq.n	800a274 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a270:	2303      	movs	r3, #3
 800a272:	e020      	b.n	800a2b6 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	f003 0304 	and.w	r3, r3, #4
 800a27e:	2b04      	cmp	r3, #4
 800a280:	d10e      	bne.n	800a2a0 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a282:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a286:	9300      	str	r3, [sp, #0]
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	2200      	movs	r2, #0
 800a28c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a290:	6878      	ldr	r0, [r7, #4]
 800a292:	f000 f814 	bl	800a2be <UART_WaitOnFlagUntilTimeout>
 800a296:	4603      	mov	r3, r0
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d001      	beq.n	800a2a0 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a29c:	2303      	movs	r3, #3
 800a29e:	e00a      	b.n	800a2b6 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2220      	movs	r2, #32
 800a2a4:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2220      	movs	r2, #32
 800a2aa:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3710      	adds	r7, #16
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}

0800a2be <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a2be:	b580      	push	{r7, lr}
 800a2c0:	b084      	sub	sp, #16
 800a2c2:	af00      	add	r7, sp, #0
 800a2c4:	60f8      	str	r0, [r7, #12]
 800a2c6:	60b9      	str	r1, [r7, #8]
 800a2c8:	603b      	str	r3, [r7, #0]
 800a2ca:	4613      	mov	r3, r2
 800a2cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2ce:	e02a      	b.n	800a326 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2d0:	69bb      	ldr	r3, [r7, #24]
 800a2d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2d6:	d026      	beq.n	800a326 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2d8:	f7f8 ff38 	bl	800314c <HAL_GetTick>
 800a2dc:	4602      	mov	r2, r0
 800a2de:	683b      	ldr	r3, [r7, #0]
 800a2e0:	1ad3      	subs	r3, r2, r3
 800a2e2:	69ba      	ldr	r2, [r7, #24]
 800a2e4:	429a      	cmp	r2, r3
 800a2e6:	d302      	bcc.n	800a2ee <UART_WaitOnFlagUntilTimeout+0x30>
 800a2e8:	69bb      	ldr	r3, [r7, #24]
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d11b      	bne.n	800a326 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	681a      	ldr	r2, [r3, #0]
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a2fc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	689a      	ldr	r2, [r3, #8]
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	f022 0201 	bic.w	r2, r2, #1
 800a30c:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	2220      	movs	r2, #32
 800a312:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800a314:	68fb      	ldr	r3, [r7, #12]
 800a316:	2220      	movs	r2, #32
 800a318:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2200      	movs	r2, #0
 800a31e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800a322:	2303      	movs	r3, #3
 800a324:	e00f      	b.n	800a346 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	69da      	ldr	r2, [r3, #28]
 800a32c:	68bb      	ldr	r3, [r7, #8]
 800a32e:	4013      	ands	r3, r2
 800a330:	68ba      	ldr	r2, [r7, #8]
 800a332:	429a      	cmp	r2, r3
 800a334:	bf0c      	ite	eq
 800a336:	2301      	moveq	r3, #1
 800a338:	2300      	movne	r3, #0
 800a33a:	b2db      	uxtb	r3, r3
 800a33c:	461a      	mov	r2, r3
 800a33e:	79fb      	ldrb	r3, [r7, #7]
 800a340:	429a      	cmp	r2, r3
 800a342:	d0c5      	beq.n	800a2d0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a344:	2300      	movs	r3, #0
}
 800a346:	4618      	mov	r0, r3
 800a348:	3710      	adds	r7, #16
 800a34a:	46bd      	mov	sp, r7
 800a34c:	bd80      	pop	{r7, pc}

0800a34e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a34e:	b084      	sub	sp, #16
 800a350:	b580      	push	{r7, lr}
 800a352:	b084      	sub	sp, #16
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
 800a358:	f107 001c 	add.w	r0, r7, #28
 800a35c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a360:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a362:	2b01      	cmp	r3, #1
 800a364:	d122      	bne.n	800a3ac <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a36a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	68db      	ldr	r3, [r3, #12]
 800a376:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a37a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a37e:	687a      	ldr	r2, [r7, #4]
 800a380:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	68db      	ldr	r3, [r3, #12]
 800a386:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a38e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a390:	2b01      	cmp	r3, #1
 800a392:	d105      	bne.n	800a3a0 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	68db      	ldr	r3, [r3, #12]
 800a398:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a3a0:	6878      	ldr	r0, [r7, #4]
 800a3a2:	f000 f937 	bl	800a614 <USB_CoreReset>
 800a3a6:	4603      	mov	r3, r0
 800a3a8:	73fb      	strb	r3, [r7, #15]
 800a3aa:	e01a      	b.n	800a3e2 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	68db      	ldr	r3, [r3, #12]
 800a3b0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f000 f92b 	bl	800a614 <USB_CoreReset>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a3c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d106      	bne.n	800a3d6 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3cc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	639a      	str	r2, [r3, #56]	; 0x38
 800a3d4:	e005      	b.n	800a3e2 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a3da:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 800a3e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	3710      	adds	r7, #16
 800a3e8:	46bd      	mov	sp, r7
 800a3ea:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a3ee:	b004      	add	sp, #16
 800a3f0:	4770      	bx	lr

0800a3f2 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a3f2:	b480      	push	{r7}
 800a3f4:	b083      	sub	sp, #12
 800a3f6:	af00      	add	r7, sp, #0
 800a3f8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a3fa:	687b      	ldr	r3, [r7, #4]
 800a3fc:	689b      	ldr	r3, [r3, #8]
 800a3fe:	f043 0201 	orr.w	r2, r3, #1
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a406:	2300      	movs	r3, #0
}
 800a408:	4618      	mov	r0, r3
 800a40a:	370c      	adds	r7, #12
 800a40c:	46bd      	mov	sp, r7
 800a40e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a412:	4770      	bx	lr

0800a414 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a414:	b480      	push	{r7}
 800a416:	b083      	sub	sp, #12
 800a418:	af00      	add	r7, sp, #0
 800a41a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	689b      	ldr	r3, [r3, #8]
 800a420:	f023 0201 	bic.w	r2, r3, #1
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a428:	2300      	movs	r3, #0
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	370c      	adds	r7, #12
 800a42e:	46bd      	mov	sp, r7
 800a430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a434:	4770      	bx	lr

0800a436 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800a436:	b580      	push	{r7, lr}
 800a438:	b082      	sub	sp, #8
 800a43a:	af00      	add	r7, sp, #0
 800a43c:	6078      	str	r0, [r7, #4]
 800a43e:	460b      	mov	r3, r1
 800a440:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	68db      	ldr	r3, [r3, #12]
 800a446:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a44e:	78fb      	ldrb	r3, [r7, #3]
 800a450:	2b01      	cmp	r3, #1
 800a452:	d106      	bne.n	800a462 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	68db      	ldr	r3, [r3, #12]
 800a458:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	60da      	str	r2, [r3, #12]
 800a460:	e00b      	b.n	800a47a <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a462:	78fb      	ldrb	r3, [r7, #3]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d106      	bne.n	800a476 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	68db      	ldr	r3, [r3, #12]
 800a46c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	60da      	str	r2, [r3, #12]
 800a474:	e001      	b.n	800a47a <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a476:	2301      	movs	r3, #1
 800a478:	e003      	b.n	800a482 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a47a:	2032      	movs	r0, #50	; 0x32
 800a47c:	f7f8 fe72 	bl	8003164 <HAL_Delay>

  return HAL_OK;
 800a480:	2300      	movs	r3, #0
}
 800a482:	4618      	mov	r0, r3
 800a484:	3708      	adds	r7, #8
 800a486:	46bd      	mov	sp, r7
 800a488:	bd80      	pop	{r7, pc}
	...

0800a48c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a48c:	b480      	push	{r7}
 800a48e:	b085      	sub	sp, #20
 800a490:	af00      	add	r7, sp, #0
 800a492:	6078      	str	r0, [r7, #4]
 800a494:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a496:	2300      	movs	r3, #0
 800a498:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a49a:	683b      	ldr	r3, [r7, #0]
 800a49c:	019b      	lsls	r3, r3, #6
 800a49e:	f043 0220 	orr.w	r2, r3, #32
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	3301      	adds	r3, #1
 800a4aa:	60fb      	str	r3, [r7, #12]
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	4a09      	ldr	r2, [pc, #36]	; (800a4d4 <USB_FlushTxFifo+0x48>)
 800a4b0:	4293      	cmp	r3, r2
 800a4b2:	d901      	bls.n	800a4b8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a4b4:	2303      	movs	r3, #3
 800a4b6:	e006      	b.n	800a4c6 <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	691b      	ldr	r3, [r3, #16]
 800a4bc:	f003 0320 	and.w	r3, r3, #32
 800a4c0:	2b20      	cmp	r3, #32
 800a4c2:	d0f0      	beq.n	800a4a6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a4c4:	2300      	movs	r3, #0
}
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	3714      	adds	r7, #20
 800a4ca:	46bd      	mov	sp, r7
 800a4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d0:	4770      	bx	lr
 800a4d2:	bf00      	nop
 800a4d4:	00030d40 	.word	0x00030d40

0800a4d8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a4d8:	b480      	push	{r7}
 800a4da:	b085      	sub	sp, #20
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a4e0:	2300      	movs	r3, #0
 800a4e2:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2210      	movs	r2, #16
 800a4e8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	3301      	adds	r3, #1
 800a4ee:	60fb      	str	r3, [r7, #12]
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	4a09      	ldr	r2, [pc, #36]	; (800a518 <USB_FlushRxFifo+0x40>)
 800a4f4:	4293      	cmp	r3, r2
 800a4f6:	d901      	bls.n	800a4fc <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a4f8:	2303      	movs	r3, #3
 800a4fa:	e006      	b.n	800a50a <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	691b      	ldr	r3, [r3, #16]
 800a500:	f003 0310 	and.w	r3, r3, #16
 800a504:	2b10      	cmp	r3, #16
 800a506:	d0f0      	beq.n	800a4ea <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a508:	2300      	movs	r3, #0
}
 800a50a:	4618      	mov	r0, r3
 800a50c:	3714      	adds	r7, #20
 800a50e:	46bd      	mov	sp, r7
 800a510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a514:	4770      	bx	lr
 800a516:	bf00      	nop
 800a518:	00030d40 	.word	0x00030d40

0800a51c <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 800a51c:	b480      	push	{r7}
 800a51e:	b089      	sub	sp, #36	; 0x24
 800a520:	af00      	add	r7, sp, #0
 800a522:	60f8      	str	r0, [r7, #12]
 800a524:	60b9      	str	r1, [r7, #8]
 800a526:	4611      	mov	r1, r2
 800a528:	461a      	mov	r2, r3
 800a52a:	460b      	mov	r3, r1
 800a52c:	71fb      	strb	r3, [r7, #7]
 800a52e:	4613      	mov	r3, r2
 800a530:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800a536:	68bb      	ldr	r3, [r7, #8]
 800a538:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800a53a:	88bb      	ldrh	r3, [r7, #4]
 800a53c:	3303      	adds	r3, #3
 800a53e:	089b      	lsrs	r3, r3, #2
 800a540:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800a542:	2300      	movs	r3, #0
 800a544:	61bb      	str	r3, [r7, #24]
 800a546:	e00f      	b.n	800a568 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a548:	79fb      	ldrb	r3, [r7, #7]
 800a54a:	031a      	lsls	r2, r3, #12
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	4413      	add	r3, r2
 800a550:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a554:	461a      	mov	r2, r3
 800a556:	69fb      	ldr	r3, [r7, #28]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	6013      	str	r3, [r2, #0]
    pSrc++;
 800a55c:	69fb      	ldr	r3, [r7, #28]
 800a55e:	3304      	adds	r3, #4
 800a560:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a562:	69bb      	ldr	r3, [r7, #24]
 800a564:	3301      	adds	r3, #1
 800a566:	61bb      	str	r3, [r7, #24]
 800a568:	69ba      	ldr	r2, [r7, #24]
 800a56a:	693b      	ldr	r3, [r7, #16]
 800a56c:	429a      	cmp	r2, r3
 800a56e:	d3eb      	bcc.n	800a548 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800a570:	2300      	movs	r3, #0
}
 800a572:	4618      	mov	r0, r3
 800a574:	3724      	adds	r7, #36	; 0x24
 800a576:	46bd      	mov	sp, r7
 800a578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57c:	4770      	bx	lr

0800a57e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a57e:	b480      	push	{r7}
 800a580:	b089      	sub	sp, #36	; 0x24
 800a582:	af00      	add	r7, sp, #0
 800a584:	60f8      	str	r0, [r7, #12]
 800a586:	60b9      	str	r1, [r7, #8]
 800a588:	4613      	mov	r3, r2
 800a58a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800a590:	68bb      	ldr	r3, [r7, #8]
 800a592:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800a594:	88fb      	ldrh	r3, [r7, #6]
 800a596:	3303      	adds	r3, #3
 800a598:	089b      	lsrs	r3, r3, #2
 800a59a:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800a59c:	2300      	movs	r3, #0
 800a59e:	61bb      	str	r3, [r7, #24]
 800a5a0:	e00b      	b.n	800a5ba <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a5a2:	697b      	ldr	r3, [r7, #20]
 800a5a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a5a8:	681a      	ldr	r2, [r3, #0]
 800a5aa:	69fb      	ldr	r3, [r7, #28]
 800a5ac:	601a      	str	r2, [r3, #0]
    pDest++;
 800a5ae:	69fb      	ldr	r3, [r7, #28]
 800a5b0:	3304      	adds	r3, #4
 800a5b2:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800a5b4:	69bb      	ldr	r3, [r7, #24]
 800a5b6:	3301      	adds	r3, #1
 800a5b8:	61bb      	str	r3, [r7, #24]
 800a5ba:	69ba      	ldr	r2, [r7, #24]
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	429a      	cmp	r2, r3
 800a5c0:	d3ef      	bcc.n	800a5a2 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800a5c2:	69fb      	ldr	r3, [r7, #28]
}
 800a5c4:	4618      	mov	r0, r3
 800a5c6:	3724      	adds	r7, #36	; 0x24
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5ce:	4770      	bx	lr

0800a5d0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800a5d0:	b480      	push	{r7}
 800a5d2:	b085      	sub	sp, #20
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	695b      	ldr	r3, [r3, #20]
 800a5dc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	699b      	ldr	r3, [r3, #24]
 800a5e2:	68fa      	ldr	r2, [r7, #12]
 800a5e4:	4013      	ands	r3, r2
 800a5e6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
}
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	3714      	adds	r7, #20
 800a5ee:	46bd      	mov	sp, r7
 800a5f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f4:	4770      	bx	lr

0800a5f6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800a5f6:	b480      	push	{r7}
 800a5f8:	b083      	sub	sp, #12
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	695b      	ldr	r3, [r3, #20]
 800a602:	f003 0301 	and.w	r3, r3, #1
}
 800a606:	4618      	mov	r0, r3
 800a608:	370c      	adds	r7, #12
 800a60a:	46bd      	mov	sp, r7
 800a60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a610:	4770      	bx	lr
	...

0800a614 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a614:	b480      	push	{r7}
 800a616:	b085      	sub	sp, #20
 800a618:	af00      	add	r7, sp, #0
 800a61a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800a61c:	2300      	movs	r3, #0
 800a61e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	3301      	adds	r3, #1
 800a624:	60fb      	str	r3, [r7, #12]
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	4a13      	ldr	r2, [pc, #76]	; (800a678 <USB_CoreReset+0x64>)
 800a62a:	4293      	cmp	r3, r2
 800a62c:	d901      	bls.n	800a632 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a62e:	2303      	movs	r3, #3
 800a630:	e01b      	b.n	800a66a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	691b      	ldr	r3, [r3, #16]
 800a636:	2b00      	cmp	r3, #0
 800a638:	daf2      	bge.n	800a620 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800a63a:	2300      	movs	r3, #0
 800a63c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	691b      	ldr	r3, [r3, #16]
 800a642:	f043 0201 	orr.w	r2, r3, #1
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	3301      	adds	r3, #1
 800a64e:	60fb      	str	r3, [r7, #12]
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	4a09      	ldr	r2, [pc, #36]	; (800a678 <USB_CoreReset+0x64>)
 800a654:	4293      	cmp	r3, r2
 800a656:	d901      	bls.n	800a65c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800a658:	2303      	movs	r3, #3
 800a65a:	e006      	b.n	800a66a <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	691b      	ldr	r3, [r3, #16]
 800a660:	f003 0301 	and.w	r3, r3, #1
 800a664:	2b01      	cmp	r3, #1
 800a666:	d0f0      	beq.n	800a64a <USB_CoreReset+0x36>

  return HAL_OK;
 800a668:	2300      	movs	r3, #0
}
 800a66a:	4618      	mov	r0, r3
 800a66c:	3714      	adds	r7, #20
 800a66e:	46bd      	mov	sp, r7
 800a670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a674:	4770      	bx	lr
 800a676:	bf00      	nop
 800a678:	00030d40 	.word	0x00030d40

0800a67c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a67c:	b084      	sub	sp, #16
 800a67e:	b580      	push	{r7, lr}
 800a680:	b084      	sub	sp, #16
 800a682:	af00      	add	r7, sp, #0
 800a684:	6078      	str	r0, [r7, #4]
 800a686:	f107 001c 	add.w	r0, r7, #28
 800a68a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	60bb      	str	r3, [r7, #8]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a692:	68bb      	ldr	r3, [r7, #8]
 800a694:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a698:	461a      	mov	r2, r3
 800a69a:	2300      	movs	r3, #0
 800a69c:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6a2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	639a      	str	r2, [r3, #56]	; 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6ae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	639a      	str	r2, [r3, #56]	; 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800a6b6:	68bb      	ldr	r3, [r7, #8]
 800a6b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	68ba      	ldr	r2, [r7, #8]
 800a6c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a6c4:	f023 0304 	bic.w	r3, r3, #4
 800a6c8:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  (void)USB_FlushTxFifo(USBx, 0x10U); /* all Tx FIFOs */
 800a6ca:	2110      	movs	r1, #16
 800a6cc:	6878      	ldr	r0, [r7, #4]
 800a6ce:	f7ff fedd 	bl	800a48c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f7ff ff00 	bl	800a4d8 <USB_FlushRxFifo>

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800a6d8:	2300      	movs	r3, #0
 800a6da:	60fb      	str	r3, [r7, #12]
 800a6dc:	e015      	b.n	800a70a <USB_HostInit+0x8e>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	015a      	lsls	r2, r3, #5
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	4413      	add	r3, r2
 800a6e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6ea:	461a      	mov	r2, r3
 800a6ec:	f04f 33ff 	mov.w	r3, #4294967295
 800a6f0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	015a      	lsls	r2, r3, #5
 800a6f6:	68bb      	ldr	r3, [r7, #8]
 800a6f8:	4413      	add	r3, r2
 800a6fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a6fe:	461a      	mov	r2, r3
 800a700:	2300      	movs	r3, #0
 800a702:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800a704:	68fb      	ldr	r3, [r7, #12]
 800a706:	3301      	adds	r3, #1
 800a708:	60fb      	str	r3, [r7, #12]
 800a70a:	6a3b      	ldr	r3, [r7, #32]
 800a70c:	68fa      	ldr	r2, [r7, #12]
 800a70e:	429a      	cmp	r2, r3
 800a710:	d3e5      	bcc.n	800a6de <USB_HostInit+0x62>
  }

  /* Enable VBUS driving */
  (void)USB_DriveVbus(USBx, 1U);
 800a712:	2101      	movs	r1, #1
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f000 f869 	bl	800a7ec <USB_DriveVbus>

  HAL_Delay(200U);
 800a71a:	20c8      	movs	r0, #200	; 0xc8
 800a71c:	f7f8 fd22 	bl	8003164 <HAL_Delay>

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2200      	movs	r2, #0
 800a724:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	f04f 32ff 	mov.w	r2, #4294967295
 800a72c:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2280      	movs	r2, #128	; 0x80
 800a732:	625a      	str	r2, [r3, #36]	; 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	4a0d      	ldr	r2, [pc, #52]	; (800a76c <USB_HostInit+0xf0>)
 800a738:	629a      	str	r2, [r3, #40]	; 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	4a0c      	ldr	r2, [pc, #48]	; (800a770 <USB_HostInit+0xf4>)
 800a73e:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	699b      	ldr	r3, [r3, #24]
 800a746:	f043 0210 	orr.w	r2, r3, #16
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	699a      	ldr	r2, [r3, #24]
 800a752:	4b08      	ldr	r3, [pc, #32]	; (800a774 <USB_HostInit+0xf8>)
 800a754:	4313      	orrs	r3, r2
 800a756:	687a      	ldr	r2, [r7, #4]
 800a758:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return HAL_OK;
 800a75a:	2300      	movs	r3, #0
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a766:	b004      	add	sp, #16
 800a768:	4770      	bx	lr
 800a76a:	bf00      	nop
 800a76c:	00600080 	.word	0x00600080
 800a770:	004000e0 	.word	0x004000e0
 800a774:	a3200008 	.word	0xa3200008

0800a778 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800a778:	b480      	push	{r7}
 800a77a:	b085      	sub	sp, #20
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	460b      	mov	r3, r1
 800a782:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	68fa      	ldr	r2, [r7, #12]
 800a792:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800a796:	f023 0303 	bic.w	r3, r3, #3
 800a79a:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a7a2:	681a      	ldr	r2, [r3, #0]
 800a7a4:	78fb      	ldrb	r3, [r7, #3]
 800a7a6:	f003 0303 	and.w	r3, r3, #3
 800a7aa:	68f9      	ldr	r1, [r7, #12]
 800a7ac:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a7b0:	4313      	orrs	r3, r2
 800a7b2:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800a7b4:	78fb      	ldrb	r3, [r7, #3]
 800a7b6:	2b01      	cmp	r3, #1
 800a7b8:	d107      	bne.n	800a7ca <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a7c0:	461a      	mov	r2, r3
 800a7c2:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800a7c6:	6053      	str	r3, [r2, #4]
 800a7c8:	e009      	b.n	800a7de <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800a7ca:	78fb      	ldrb	r3, [r7, #3]
 800a7cc:	2b02      	cmp	r3, #2
 800a7ce:	d106      	bne.n	800a7de <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800a7d0:	68fb      	ldr	r3, [r7, #12]
 800a7d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a7d6:	461a      	mov	r2, r3
 800a7d8:	f241 7370 	movw	r3, #6000	; 0x1770
 800a7dc:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800a7de:	2300      	movs	r3, #0
}
 800a7e0:	4618      	mov	r0, r3
 800a7e2:	3714      	adds	r7, #20
 800a7e4:	46bd      	mov	sp, r7
 800a7e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ea:	4770      	bx	lr

0800a7ec <USB_DriveVbus>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800a7ec:	b480      	push	{r7}
 800a7ee:	b085      	sub	sp, #20
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
 800a7f4:	460b      	mov	r3, r1
 800a7f6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800a7fc:	2300      	movs	r3, #0
 800a7fe:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800a80a:	68bb      	ldr	r3, [r7, #8]
 800a80c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800a810:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800a812:	68bb      	ldr	r3, [r7, #8]
 800a814:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d109      	bne.n	800a830 <USB_DriveVbus+0x44>
 800a81c:	78fb      	ldrb	r3, [r7, #3]
 800a81e:	2b01      	cmp	r3, #1
 800a820:	d106      	bne.n	800a830 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	68fa      	ldr	r2, [r7, #12]
 800a826:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a82a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800a82e:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800a830:	68bb      	ldr	r3, [r7, #8]
 800a832:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a836:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a83a:	d109      	bne.n	800a850 <USB_DriveVbus+0x64>
 800a83c:	78fb      	ldrb	r3, [r7, #3]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d106      	bne.n	800a850 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800a842:	68bb      	ldr	r3, [r7, #8]
 800a844:	68fa      	ldr	r2, [r7, #12]
 800a846:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800a84a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a84e:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800a850:	2300      	movs	r3, #0
}
 800a852:	4618      	mov	r0, r3
 800a854:	3714      	adds	r7, #20
 800a856:	46bd      	mov	sp, r7
 800a858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85c:	4770      	bx	lr

0800a85e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
*/
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800a85e:	b480      	push	{r7}
 800a860:	b085      	sub	sp, #20
 800a862:	af00      	add	r7, sp, #0
 800a864:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a870:	689b      	ldr	r3, [r3, #8]
 800a872:	b29b      	uxth	r3, r3
}
 800a874:	4618      	mov	r0, r3
 800a876:	3714      	adds	r7, #20
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr

0800a880 <USB_HC_Init>:
                              uint8_t epnum,
                              uint8_t dev_address,
                              uint8_t speed,
                              uint8_t ep_type,
                              uint16_t mps)
{
 800a880:	b480      	push	{r7}
 800a882:	b087      	sub	sp, #28
 800a884:	af00      	add	r7, sp, #0
 800a886:	6078      	str	r0, [r7, #4]
 800a888:	4608      	mov	r0, r1
 800a88a:	4611      	mov	r1, r2
 800a88c:	461a      	mov	r2, r3
 800a88e:	4603      	mov	r3, r0
 800a890:	70fb      	strb	r3, [r7, #3]
 800a892:	460b      	mov	r3, r1
 800a894:	70bb      	strb	r3, [r7, #2]
 800a896:	4613      	mov	r3, r2
 800a898:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800a89a:	2300      	movs	r3, #0
 800a89c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	60bb      	str	r3, [r7, #8]
  uint32_t HCcharEpDir, HCcharLowSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800a8a2:	78fb      	ldrb	r3, [r7, #3]
 800a8a4:	015a      	lsls	r2, r3, #5
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	4413      	add	r3, r2
 800a8aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a8b4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800a8b6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800a8ba:	2b03      	cmp	r3, #3
 800a8bc:	d867      	bhi.n	800a98e <USB_HC_Init+0x10e>
 800a8be:	a201      	add	r2, pc, #4	; (adr r2, 800a8c4 <USB_HC_Init+0x44>)
 800a8c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8c4:	0800a8d5 	.word	0x0800a8d5
 800a8c8:	0800a951 	.word	0x0800a951
 800a8cc:	0800a8d5 	.word	0x0800a8d5
 800a8d0:	0800a913 	.word	0x0800a913
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a8d4:	78fb      	ldrb	r3, [r7, #3]
 800a8d6:	015a      	lsls	r2, r3, #5
 800a8d8:	68bb      	ldr	r3, [r7, #8]
 800a8da:	4413      	add	r3, r2
 800a8dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8e0:	461a      	mov	r2, r3
 800a8e2:	f240 439d 	movw	r3, #1181	; 0x49d
 800a8e6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800a8e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	da51      	bge.n	800a994 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a8f0:	78fb      	ldrb	r3, [r7, #3]
 800a8f2:	015a      	lsls	r2, r3, #5
 800a8f4:	68bb      	ldr	r3, [r7, #8]
 800a8f6:	4413      	add	r3, r2
 800a8f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a8fc:	68db      	ldr	r3, [r3, #12]
 800a8fe:	78fa      	ldrb	r2, [r7, #3]
 800a900:	0151      	lsls	r1, r2, #5
 800a902:	68ba      	ldr	r2, [r7, #8]
 800a904:	440a      	add	r2, r1
 800a906:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a90a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a90e:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a910:	e040      	b.n	800a994 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a912:	78fb      	ldrb	r3, [r7, #3]
 800a914:	015a      	lsls	r2, r3, #5
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	4413      	add	r3, r2
 800a91a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a91e:	461a      	mov	r2, r3
 800a920:	f240 639d 	movw	r3, #1693	; 0x69d
 800a924:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a926:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	da34      	bge.n	800a998 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800a92e:	78fb      	ldrb	r3, [r7, #3]
 800a930:	015a      	lsls	r2, r3, #5
 800a932:	68bb      	ldr	r3, [r7, #8]
 800a934:	4413      	add	r3, r2
 800a936:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a93a:	68db      	ldr	r3, [r3, #12]
 800a93c:	78fa      	ldrb	r2, [r7, #3]
 800a93e:	0151      	lsls	r1, r2, #5
 800a940:	68ba      	ldr	r2, [r7, #8]
 800a942:	440a      	add	r2, r1
 800a944:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a948:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a94c:	60d3      	str	r3, [r2, #12]
      }

      break;
 800a94e:	e023      	b.n	800a998 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800a950:	78fb      	ldrb	r3, [r7, #3]
 800a952:	015a      	lsls	r2, r3, #5
 800a954:	68bb      	ldr	r3, [r7, #8]
 800a956:	4413      	add	r3, r2
 800a958:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a95c:	461a      	mov	r2, r3
 800a95e:	f240 2325 	movw	r3, #549	; 0x225
 800a962:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800a964:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a968:	2b00      	cmp	r3, #0
 800a96a:	da17      	bge.n	800a99c <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800a96c:	78fb      	ldrb	r3, [r7, #3]
 800a96e:	015a      	lsls	r2, r3, #5
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	4413      	add	r3, r2
 800a974:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800a978:	68db      	ldr	r3, [r3, #12]
 800a97a:	78fa      	ldrb	r2, [r7, #3]
 800a97c:	0151      	lsls	r1, r2, #5
 800a97e:	68ba      	ldr	r2, [r7, #8]
 800a980:	440a      	add	r2, r1
 800a982:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800a986:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800a98a:	60d3      	str	r3, [r2, #12]
      }
      break;
 800a98c:	e006      	b.n	800a99c <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 800a98e:	2301      	movs	r3, #1
 800a990:	75fb      	strb	r3, [r7, #23]
      break;
 800a992:	e004      	b.n	800a99e <USB_HC_Init+0x11e>
      break;
 800a994:	bf00      	nop
 800a996:	e002      	b.n	800a99e <USB_HC_Init+0x11e>
      break;
 800a998:	bf00      	nop
 800a99a:	e000      	b.n	800a99e <USB_HC_Init+0x11e>
      break;
 800a99c:	bf00      	nop
  }

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800a9a4:	699a      	ldr	r2, [r3, #24]
 800a9a6:	78fb      	ldrb	r3, [r7, #3]
 800a9a8:	f003 030f 	and.w	r3, r3, #15
 800a9ac:	2101      	movs	r1, #1
 800a9ae:	fa01 f303 	lsl.w	r3, r1, r3
 800a9b2:	68b9      	ldr	r1, [r7, #8]
 800a9b4:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	699b      	ldr	r3, [r3, #24]
 800a9c0:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800a9c8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	da03      	bge.n	800a9d8 <USB_HC_Init+0x158>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800a9d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a9d4:	613b      	str	r3, [r7, #16]
 800a9d6:	e001      	b.n	800a9dc <USB_HC_Init+0x15c>
  }
  else
  {
    HCcharEpDir = 0U;
 800a9d8:	2300      	movs	r3, #0
 800a9da:	613b      	str	r3, [r7, #16]
  }

  if (speed == HPRT0_PRTSPD_LOW_SPEED)
 800a9dc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a9e0:	2b02      	cmp	r3, #2
 800a9e2:	d103      	bne.n	800a9ec <USB_HC_Init+0x16c>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800a9e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800a9e8:	60fb      	str	r3, [r7, #12]
 800a9ea:	e001      	b.n	800a9f0 <USB_HC_Init+0x170>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800a9ec:	2300      	movs	r3, #0
 800a9ee:	60fb      	str	r3, [r7, #12]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800a9f0:	787b      	ldrb	r3, [r7, #1]
 800a9f2:	059b      	lsls	r3, r3, #22
 800a9f4:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800a9f8:	78bb      	ldrb	r3, [r7, #2]
 800a9fa:	02db      	lsls	r3, r3, #11
 800a9fc:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800aa00:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800aa02:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800aa06:	049b      	lsls	r3, r3, #18
 800aa08:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800aa0c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800aa0e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800aa10:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800aa14:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800aa16:	693b      	ldr	r3, [r7, #16]
 800aa18:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800aa1a:	78fb      	ldrb	r3, [r7, #3]
 800aa1c:	0159      	lsls	r1, r3, #5
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	440b      	add	r3, r1
 800aa22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa26:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800aa2c:	600b      	str	r3, [r1, #0]

  if (ep_type == EP_TYPE_INTR)
 800aa2e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800aa32:	2b03      	cmp	r3, #3
 800aa34:	d10f      	bne.n	800aa56 <USB_HC_Init+0x1d6>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM ;
 800aa36:	78fb      	ldrb	r3, [r7, #3]
 800aa38:	015a      	lsls	r2, r3, #5
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	4413      	add	r3, r2
 800aa3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	78fa      	ldrb	r2, [r7, #3]
 800aa46:	0151      	lsls	r1, r2, #5
 800aa48:	68ba      	ldr	r2, [r7, #8]
 800aa4a:	440a      	add	r2, r1
 800aa4c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800aa50:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aa54:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800aa56:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa58:	4618      	mov	r0, r3
 800aa5a:	371c      	adds	r7, #28
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa62:	4770      	bx	lr

0800aa64 <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 800aa64:	b580      	push	{r7, lr}
 800aa66:	b088      	sub	sp, #32
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
 800aa6c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	785b      	ldrb	r3, [r3, #1]
 800aa76:	617b      	str	r3, [r7, #20]
  static __IO uint32_t tmpreg = 0U;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800aa78:	f44f 7380 	mov.w	r3, #256	; 0x100
 800aa7c:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800aa7e:	683b      	ldr	r3, [r7, #0]
 800aa80:	691b      	ldr	r3, [r3, #16]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d018      	beq.n	800aab8 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800aa86:	683b      	ldr	r3, [r7, #0]
 800aa88:	691b      	ldr	r3, [r3, #16]
 800aa8a:	683a      	ldr	r2, [r7, #0]
 800aa8c:	8912      	ldrh	r2, [r2, #8]
 800aa8e:	4413      	add	r3, r2
 800aa90:	3b01      	subs	r3, #1
 800aa92:	683a      	ldr	r2, [r7, #0]
 800aa94:	8912      	ldrh	r2, [r2, #8]
 800aa96:	fbb3 f3f2 	udiv	r3, r3, r2
 800aa9a:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 800aa9c:	8bfa      	ldrh	r2, [r7, #30]
 800aa9e:	8a7b      	ldrh	r3, [r7, #18]
 800aaa0:	429a      	cmp	r2, r3
 800aaa2:	d90b      	bls.n	800aabc <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 800aaa4:	8a7b      	ldrh	r3, [r7, #18]
 800aaa6:	83fb      	strh	r3, [r7, #30]
      hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800aaa8:	8bfb      	ldrh	r3, [r7, #30]
 800aaaa:	683a      	ldr	r2, [r7, #0]
 800aaac:	8912      	ldrh	r2, [r2, #8]
 800aaae:	fb02 f203 	mul.w	r2, r2, r3
 800aab2:	683b      	ldr	r3, [r7, #0]
 800aab4:	611a      	str	r2, [r3, #16]
 800aab6:	e001      	b.n	800aabc <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 800aab8:	2301      	movs	r3, #1
 800aaba:	83fb      	strh	r3, [r7, #30]
  }
  if (hc->ep_is_in != 0U)
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	78db      	ldrb	r3, [r3, #3]
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d006      	beq.n	800aad2 <USB_HC_StartXfer+0x6e>
  {
    hc->xfer_len = (uint32_t)num_packets * hc->max_packet;
 800aac4:	8bfb      	ldrh	r3, [r7, #30]
 800aac6:	683a      	ldr	r2, [r7, #0]
 800aac8:	8912      	ldrh	r2, [r2, #8]
 800aaca:	fb02 f203 	mul.w	r2, r2, r3
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	691b      	ldr	r3, [r3, #16]
 800aad6:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aada:	8bfb      	ldrh	r3, [r7, #30]
 800aadc:	04d9      	lsls	r1, r3, #19
 800aade:	4b5f      	ldr	r3, [pc, #380]	; (800ac5c <USB_HC_StartXfer+0x1f8>)
 800aae0:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800aae2:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	7a9b      	ldrb	r3, [r3, #10]
 800aae8:	075b      	lsls	r3, r3, #29
 800aaea:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800aaee:	6979      	ldr	r1, [r7, #20]
 800aaf0:	0148      	lsls	r0, r1, #5
 800aaf2:	69b9      	ldr	r1, [r7, #24]
 800aaf4:	4401      	add	r1, r0
 800aaf6:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800aafa:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->xfer_len & USB_OTG_HCTSIZ_XFRSIZ) |
 800aafc:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800aafe:	69bb      	ldr	r3, [r7, #24]
 800ab00:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ab04:	689b      	ldr	r3, [r3, #8]
 800ab06:	f003 0301 	and.w	r3, r3, #1
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	bf0c      	ite	eq
 800ab0e:	2301      	moveq	r3, #1
 800ab10:	2300      	movne	r3, #0
 800ab12:	b2db      	uxtb	r3, r3
 800ab14:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800ab16:	697b      	ldr	r3, [r7, #20]
 800ab18:	015a      	lsls	r2, r3, #5
 800ab1a:	69bb      	ldr	r3, [r7, #24]
 800ab1c:	4413      	add	r3, r2
 800ab1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	697a      	ldr	r2, [r7, #20]
 800ab26:	0151      	lsls	r1, r2, #5
 800ab28:	69ba      	ldr	r2, [r7, #24]
 800ab2a:	440a      	add	r2, r1
 800ab2c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ab30:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800ab34:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800ab36:	697b      	ldr	r3, [r7, #20]
 800ab38:	015a      	lsls	r2, r3, #5
 800ab3a:	69bb      	ldr	r3, [r7, #24]
 800ab3c:	4413      	add	r3, r2
 800ab3e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab42:	681a      	ldr	r2, [r3, #0]
 800ab44:	7c7b      	ldrb	r3, [r7, #17]
 800ab46:	075b      	lsls	r3, r3, #29
 800ab48:	6979      	ldr	r1, [r7, #20]
 800ab4a:	0148      	lsls	r0, r1, #5
 800ab4c:	69b9      	ldr	r1, [r7, #24]
 800ab4e:	4401      	add	r1, r0
 800ab50:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800ab54:	4313      	orrs	r3, r2
 800ab56:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	015a      	lsls	r2, r3, #5
 800ab5c:	69bb      	ldr	r3, [r7, #24]
 800ab5e:	4413      	add	r3, r2
 800ab60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	4a3e      	ldr	r2, [pc, #248]	; (800ac60 <USB_HC_StartXfer+0x1fc>)
 800ab68:	6013      	str	r3, [r2, #0]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800ab6a:	4b3d      	ldr	r3, [pc, #244]	; (800ac60 <USB_HC_StartXfer+0x1fc>)
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ab72:	4a3b      	ldr	r2, [pc, #236]	; (800ac60 <USB_HC_StartXfer+0x1fc>)
 800ab74:	6013      	str	r3, [r2, #0]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800ab76:	683b      	ldr	r3, [r7, #0]
 800ab78:	78db      	ldrb	r3, [r3, #3]
 800ab7a:	2b00      	cmp	r3, #0
 800ab7c:	d006      	beq.n	800ab8c <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800ab7e:	4b38      	ldr	r3, [pc, #224]	; (800ac60 <USB_HC_StartXfer+0x1fc>)
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800ab86:	4a36      	ldr	r2, [pc, #216]	; (800ac60 <USB_HC_StartXfer+0x1fc>)
 800ab88:	6013      	str	r3, [r2, #0]
 800ab8a:	e005      	b.n	800ab98 <USB_HC_StartXfer+0x134>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800ab8c:	4b34      	ldr	r3, [pc, #208]	; (800ac60 <USB_HC_StartXfer+0x1fc>)
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ab94:	4a32      	ldr	r2, [pc, #200]	; (800ac60 <USB_HC_StartXfer+0x1fc>)
 800ab96:	6013      	str	r3, [r2, #0]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800ab98:	4b31      	ldr	r3, [pc, #196]	; (800ac60 <USB_HC_StartXfer+0x1fc>)
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800aba0:	4a2f      	ldr	r2, [pc, #188]	; (800ac60 <USB_HC_StartXfer+0x1fc>)
 800aba2:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800aba4:	697b      	ldr	r3, [r7, #20]
 800aba6:	015a      	lsls	r2, r3, #5
 800aba8:	69bb      	ldr	r3, [r7, #24]
 800abaa:	4413      	add	r3, r2
 800abac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800abb0:	461a      	mov	r2, r3
 800abb2:	4b2b      	ldr	r3, [pc, #172]	; (800ac60 <USB_HC_StartXfer+0x1fc>)
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	6013      	str	r3, [r2, #0]

    if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	78db      	ldrb	r3, [r3, #3]
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d148      	bne.n	800ac52 <USB_HC_StartXfer+0x1ee>
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	691b      	ldr	r3, [r3, #16]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	d044      	beq.n	800ac52 <USB_HC_StartXfer+0x1ee>
    {
      switch (hc->ep_type)
 800abc8:	683b      	ldr	r3, [r7, #0]
 800abca:	79db      	ldrb	r3, [r3, #7]
 800abcc:	2b03      	cmp	r3, #3
 800abce:	d831      	bhi.n	800ac34 <USB_HC_StartXfer+0x1d0>
 800abd0:	a201      	add	r2, pc, #4	; (adr r2, 800abd8 <USB_HC_StartXfer+0x174>)
 800abd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800abd6:	bf00      	nop
 800abd8:	0800abe9 	.word	0x0800abe9
 800abdc:	0800ac0d 	.word	0x0800ac0d
 800abe0:	0800abe9 	.word	0x0800abe9
 800abe4:	0800ac0d 	.word	0x0800ac0d
      {
        /* Non periodic transfer */
        case EP_TYPE_CTRL:
        case EP_TYPE_BULK:

          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	691b      	ldr	r3, [r3, #16]
 800abec:	3303      	adds	r3, #3
 800abee:	089b      	lsrs	r3, r3, #2
 800abf0:	81fb      	strh	r3, [r7, #14]

          /* check if there is enough space in FIFO space */
          if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800abf2:	89fa      	ldrh	r2, [r7, #14]
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800abf8:	b29b      	uxth	r3, r3
 800abfa:	429a      	cmp	r2, r3
 800abfc:	d91c      	bls.n	800ac38 <USB_HC_StartXfer+0x1d4>
          {
            /* need to process data in nptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	699b      	ldr	r3, [r3, #24]
 800ac02:	f043 0220 	orr.w	r2, r3, #32
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	619a      	str	r2, [r3, #24]
          }
          break;
 800ac0a:	e015      	b.n	800ac38 <USB_HC_StartXfer+0x1d4>

        /* Periodic transfer */
        case EP_TYPE_INTR:
        case EP_TYPE_ISOC:
          len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	691b      	ldr	r3, [r3, #16]
 800ac10:	3303      	adds	r3, #3
 800ac12:	089b      	lsrs	r3, r3, #2
 800ac14:	81fb      	strh	r3, [r7, #14]
          /* check if there is enough space in FIFO space */
          if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800ac16:	89fa      	ldrh	r2, [r7, #14]
 800ac18:	69bb      	ldr	r3, [r7, #24]
 800ac1a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac1e:	691b      	ldr	r3, [r3, #16]
 800ac20:	b29b      	uxth	r3, r3
 800ac22:	429a      	cmp	r2, r3
 800ac24:	d90a      	bls.n	800ac3c <USB_HC_StartXfer+0x1d8>
          {
            /* need to process data in ptxfempty interrupt */
            USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	699b      	ldr	r3, [r3, #24]
 800ac2a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	619a      	str	r2, [r3, #24]
          }
          break;
 800ac32:	e003      	b.n	800ac3c <USB_HC_StartXfer+0x1d8>

        default:
          break;
 800ac34:	bf00      	nop
 800ac36:	e002      	b.n	800ac3e <USB_HC_StartXfer+0x1da>
          break;
 800ac38:	bf00      	nop
 800ac3a:	e000      	b.n	800ac3e <USB_HC_StartXfer+0x1da>
          break;
 800ac3c:	bf00      	nop
      }

      /* Write packet into the Tx FIFO. */
      (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	68d9      	ldr	r1, [r3, #12]
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	785a      	ldrb	r2, [r3, #1]
 800ac46:	683b      	ldr	r3, [r7, #0]
 800ac48:	691b      	ldr	r3, [r3, #16]
 800ac4a:	b29b      	uxth	r3, r3
 800ac4c:	6878      	ldr	r0, [r7, #4]
 800ac4e:	f7ff fc65 	bl	800a51c <USB_WritePacket>
    }

  return HAL_OK;
 800ac52:	2300      	movs	r3, #0
}
 800ac54:	4618      	mov	r0, r3
 800ac56:	3720      	adds	r7, #32
 800ac58:	46bd      	mov	sp, r7
 800ac5a:	bd80      	pop	{r7, pc}
 800ac5c:	1ff80000 	.word	0x1ff80000
 800ac60:	200000dc 	.word	0x200000dc

0800ac64 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800ac64:	b480      	push	{r7}
 800ac66:	b085      	sub	sp, #20
 800ac68:	af00      	add	r7, sp, #0
 800ac6a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ac76:	695b      	ldr	r3, [r3, #20]
 800ac78:	b29b      	uxth	r3, r3
}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	3714      	adds	r7, #20
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr

0800ac86 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800ac86:	b480      	push	{r7}
 800ac88:	b087      	sub	sp, #28
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	6078      	str	r0, [r7, #4]
 800ac8e:	460b      	mov	r3, r1
 800ac90:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	613b      	str	r3, [r7, #16]
  uint32_t hcnum = (uint32_t)hc_num;
 800ac96:	78fb      	ldrb	r3, [r7, #3]
 800ac98:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	617b      	str	r3, [r7, #20]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	015a      	lsls	r2, r3, #5
 800aca2:	693b      	ldr	r3, [r7, #16]
 800aca4:	4413      	add	r3, r2
 800aca6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	0c9b      	lsrs	r3, r3, #18
 800acae:	f003 0303 	and.w	r3, r3, #3
 800acb2:	60bb      	str	r3, [r7, #8]

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d002      	beq.n	800acc0 <USB_HC_Halt+0x3a>
 800acba:	68bb      	ldr	r3, [r7, #8]
 800acbc:	2b02      	cmp	r3, #2
 800acbe:	d16c      	bne.n	800ad9a <USB_HC_Halt+0x114>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	015a      	lsls	r2, r3, #5
 800acc4:	693b      	ldr	r3, [r7, #16]
 800acc6:	4413      	add	r3, r2
 800acc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	68fa      	ldr	r2, [r7, #12]
 800acd0:	0151      	lsls	r1, r2, #5
 800acd2:	693a      	ldr	r2, [r7, #16]
 800acd4:	440a      	add	r2, r1
 800acd6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800acda:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800acde:	6013      	str	r3, [r2, #0]

    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ace4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ace8:	2b00      	cmp	r3, #0
 800acea:	d143      	bne.n	800ad74 <USB_HC_Halt+0xee>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	015a      	lsls	r2, r3, #5
 800acf0:	693b      	ldr	r3, [r7, #16]
 800acf2:	4413      	add	r3, r2
 800acf4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	68fa      	ldr	r2, [r7, #12]
 800acfc:	0151      	lsls	r1, r2, #5
 800acfe:	693a      	ldr	r2, [r7, #16]
 800ad00:	440a      	add	r2, r1
 800ad02:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad06:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ad0a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ad0c:	68fb      	ldr	r3, [r7, #12]
 800ad0e:	015a      	lsls	r2, r3, #5
 800ad10:	693b      	ldr	r3, [r7, #16]
 800ad12:	4413      	add	r3, r2
 800ad14:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	68fa      	ldr	r2, [r7, #12]
 800ad1c:	0151      	lsls	r1, r2, #5
 800ad1e:	693a      	ldr	r2, [r7, #16]
 800ad20:	440a      	add	r2, r1
 800ad22:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad26:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad2a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	015a      	lsls	r2, r3, #5
 800ad30:	693b      	ldr	r3, [r7, #16]
 800ad32:	4413      	add	r3, r2
 800ad34:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	68fa      	ldr	r2, [r7, #12]
 800ad3c:	0151      	lsls	r1, r2, #5
 800ad3e:	693a      	ldr	r2, [r7, #16]
 800ad40:	440a      	add	r2, r1
 800ad42:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad46:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ad4a:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800ad4c:	697b      	ldr	r3, [r7, #20]
 800ad4e:	3301      	adds	r3, #1
 800ad50:	617b      	str	r3, [r7, #20]
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ad58:	d81d      	bhi.n	800ad96 <USB_HC_Halt+0x110>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ad5a:	68fb      	ldr	r3, [r7, #12]
 800ad5c:	015a      	lsls	r2, r3, #5
 800ad5e:	693b      	ldr	r3, [r7, #16]
 800ad60:	4413      	add	r3, r2
 800ad62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ad6c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ad70:	d0ec      	beq.n	800ad4c <USB_HC_Halt+0xc6>
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ad72:	e080      	b.n	800ae76 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	015a      	lsls	r2, r3, #5
 800ad78:	693b      	ldr	r3, [r7, #16]
 800ad7a:	4413      	add	r3, r2
 800ad7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ad80:	681b      	ldr	r3, [r3, #0]
 800ad82:	68fa      	ldr	r2, [r7, #12]
 800ad84:	0151      	lsls	r1, r2, #5
 800ad86:	693a      	ldr	r2, [r7, #16]
 800ad88:	440a      	add	r2, r1
 800ad8a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ad8e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad92:	6013      	str	r3, [r2, #0]
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ad94:	e06f      	b.n	800ae76 <USB_HC_Halt+0x1f0>
          break;
 800ad96:	bf00      	nop
    if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800ad98:	e06d      	b.n	800ae76 <USB_HC_Halt+0x1f0>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	015a      	lsls	r2, r3, #5
 800ad9e:	693b      	ldr	r3, [r7, #16]
 800ada0:	4413      	add	r3, r2
 800ada2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	68fa      	ldr	r2, [r7, #12]
 800adaa:	0151      	lsls	r1, r2, #5
 800adac:	693a      	ldr	r2, [r7, #16]
 800adae:	440a      	add	r2, r1
 800adb0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800adb4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800adb8:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800adba:	693b      	ldr	r3, [r7, #16]
 800adbc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800adc0:	691b      	ldr	r3, [r3, #16]
 800adc2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d143      	bne.n	800ae52 <USB_HC_Halt+0x1cc>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	015a      	lsls	r2, r3, #5
 800adce:	693b      	ldr	r3, [r7, #16]
 800add0:	4413      	add	r3, r2
 800add2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	68fa      	ldr	r2, [r7, #12]
 800adda:	0151      	lsls	r1, r2, #5
 800addc:	693a      	ldr	r2, [r7, #16]
 800adde:	440a      	add	r2, r1
 800ade0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ade4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ade8:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	015a      	lsls	r2, r3, #5
 800adee:	693b      	ldr	r3, [r7, #16]
 800adf0:	4413      	add	r3, r2
 800adf2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	68fa      	ldr	r2, [r7, #12]
 800adfa:	0151      	lsls	r1, r2, #5
 800adfc:	693a      	ldr	r2, [r7, #16]
 800adfe:	440a      	add	r2, r1
 800ae00:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae04:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ae08:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_EPDIR;
 800ae0a:	68fb      	ldr	r3, [r7, #12]
 800ae0c:	015a      	lsls	r2, r3, #5
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	4413      	add	r3, r2
 800ae12:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	68fa      	ldr	r2, [r7, #12]
 800ae1a:	0151      	lsls	r1, r2, #5
 800ae1c:	693a      	ldr	r2, [r7, #16]
 800ae1e:	440a      	add	r2, r1
 800ae20:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae24:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800ae28:	6013      	str	r3, [r2, #0]
      do
      {
        if (++count > 1000U)
 800ae2a:	697b      	ldr	r3, [r7, #20]
 800ae2c:	3301      	adds	r3, #1
 800ae2e:	617b      	str	r3, [r7, #20]
 800ae30:	697b      	ldr	r3, [r7, #20]
 800ae32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ae36:	d81d      	bhi.n	800ae74 <USB_HC_Halt+0x1ee>
        {
          break;
        }
      }
      while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	015a      	lsls	r2, r3, #5
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	4413      	add	r3, r2
 800ae40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ae4a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ae4e:	d0ec      	beq.n	800ae2a <USB_HC_Halt+0x1a4>
 800ae50:	e011      	b.n	800ae76 <USB_HC_Halt+0x1f0>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	015a      	lsls	r2, r3, #5
 800ae56:	693b      	ldr	r3, [r7, #16]
 800ae58:	4413      	add	r3, r2
 800ae5a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	68fa      	ldr	r2, [r7, #12]
 800ae62:	0151      	lsls	r1, r2, #5
 800ae64:	693a      	ldr	r2, [r7, #16]
 800ae66:	440a      	add	r2, r1
 800ae68:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ae6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ae70:	6013      	str	r3, [r2, #0]
 800ae72:	e000      	b.n	800ae76 <USB_HC_Halt+0x1f0>
          break;
 800ae74:	bf00      	nop
    }
  }

  return HAL_OK;
 800ae76:	2300      	movs	r3, #0
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	371c      	adds	r7, #28
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae82:	4770      	bx	lr

0800ae84 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b086      	sub	sp, #24
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	60fb      	str	r3, [r7, #12]
  uint32_t count = 0U;
 800ae90:	2300      	movs	r3, #0
 800ae92:	617b      	str	r3, [r7, #20]
  uint32_t value;
  uint32_t i;


  (void)USB_DisableGlobalInt(USBx);
 800ae94:	6878      	ldr	r0, [r7, #4]
 800ae96:	f7ff fabd 	bl	800a414 <USB_DisableGlobalInt>

  /* Flush FIFO */
  (void)USB_FlushTxFifo(USBx, 0x10U);
 800ae9a:	2110      	movs	r1, #16
 800ae9c:	6878      	ldr	r0, [r7, #4]
 800ae9e:	f7ff faf5 	bl	800a48c <USB_FlushTxFifo>
  (void)USB_FlushRxFifo(USBx);
 800aea2:	6878      	ldr	r0, [r7, #4]
 800aea4:	f7ff fb18 	bl	800a4d8 <USB_FlushRxFifo>

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800aea8:	2300      	movs	r3, #0
 800aeaa:	613b      	str	r3, [r7, #16]
 800aeac:	e01f      	b.n	800aeee <USB_StopHost+0x6a>
  {
    value = USBx_HC(i)->HCCHAR;
 800aeae:	693b      	ldr	r3, [r7, #16]
 800aeb0:	015a      	lsls	r2, r3, #5
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	4413      	add	r3, r2
 800aeb6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	60bb      	str	r3, [r7, #8]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800aebe:	68bb      	ldr	r3, [r7, #8]
 800aec0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aec4:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aecc:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800aed4:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800aed6:	693b      	ldr	r3, [r7, #16]
 800aed8:	015a      	lsls	r2, r3, #5
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	4413      	add	r3, r2
 800aede:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800aee2:	461a      	mov	r2, r3
 800aee4:	68bb      	ldr	r3, [r7, #8]
 800aee6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800aee8:	693b      	ldr	r3, [r7, #16]
 800aeea:	3301      	adds	r3, #1
 800aeec:	613b      	str	r3, [r7, #16]
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	2b0f      	cmp	r3, #15
 800aef2:	d9dc      	bls.n	800aeae <USB_StopHost+0x2a>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800aef4:	2300      	movs	r3, #0
 800aef6:	613b      	str	r3, [r7, #16]
 800aef8:	e034      	b.n	800af64 <USB_StopHost+0xe0>
  {
    value = USBx_HC(i)->HCCHAR;
 800aefa:	693b      	ldr	r3, [r7, #16]
 800aefc:	015a      	lsls	r2, r3, #5
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	4413      	add	r3, r2
 800af02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHDIS;
 800af0a:	68bb      	ldr	r3, [r7, #8]
 800af0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800af10:	60bb      	str	r3, [r7, #8]
    value |= USB_OTG_HCCHAR_CHENA;
 800af12:	68bb      	ldr	r3, [r7, #8]
 800af14:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800af18:	60bb      	str	r3, [r7, #8]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800af1a:	68bb      	ldr	r3, [r7, #8]
 800af1c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800af20:	60bb      	str	r3, [r7, #8]
    USBx_HC(i)->HCCHAR = value;
 800af22:	693b      	ldr	r3, [r7, #16]
 800af24:	015a      	lsls	r2, r3, #5
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	4413      	add	r3, r2
 800af2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af2e:	461a      	mov	r2, r3
 800af30:	68bb      	ldr	r3, [r7, #8]
 800af32:	6013      	str	r3, [r2, #0]

    do
    {
      if (++count > 1000U)
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	3301      	adds	r3, #1
 800af38:	617b      	str	r3, [r7, #20]
 800af3a:	697b      	ldr	r3, [r7, #20]
 800af3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800af40:	d80c      	bhi.n	800af5c <USB_StopHost+0xd8>
      {
        break;
      }
    }
    while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800af42:	693b      	ldr	r3, [r7, #16]
 800af44:	015a      	lsls	r2, r3, #5
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	4413      	add	r3, r2
 800af4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800af4e:	681b      	ldr	r3, [r3, #0]
 800af50:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800af54:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800af58:	d0ec      	beq.n	800af34 <USB_StopHost+0xb0>
 800af5a:	e000      	b.n	800af5e <USB_StopHost+0xda>
        break;
 800af5c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	3301      	adds	r3, #1
 800af62:	613b      	str	r3, [r7, #16]
 800af64:	693b      	ldr	r3, [r7, #16]
 800af66:	2b0f      	cmp	r3, #15
 800af68:	d9c7      	bls.n	800aefa <USB_StopHost+0x76>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800af70:	461a      	mov	r2, r3
 800af72:	f04f 33ff 	mov.w	r3, #4294967295
 800af76:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	f04f 32ff 	mov.w	r2, #4294967295
 800af7e:	615a      	str	r2, [r3, #20]
  (void)USB_EnableGlobalInt(USBx);
 800af80:	6878      	ldr	r0, [r7, #4]
 800af82:	f7ff fa36 	bl	800a3f2 <USB_EnableGlobalInt>

  return HAL_OK;
 800af86:	2300      	movs	r3, #0
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3718      	adds	r7, #24
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit (USBH_HandleTypeDef *phost)
{
 800af90:	b590      	push	{r4, r7, lr}
 800af92:	b089      	sub	sp, #36	; 0x24
 800af94:	af04      	add	r7, sp, #16
 800af96:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status = USBH_FAIL ;
 800af98:	2302      	movs	r3, #2
 800af9a:	73fb      	strb	r3, [r7, #15]
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost,
 800af9c:	2301      	movs	r3, #1
 800af9e:	2202      	movs	r2, #2
 800afa0:	2102      	movs	r1, #2
 800afa2:	6878      	ldr	r0, [r7, #4]
 800afa4:	f000 fc3a 	bl	800b81c <USBH_FindInterface>
 800afa8:	4603      	mov	r3, r0
 800afaa:	73bb      	strb	r3, [r7, #14]
                                 COMMUNICATION_INTERFACE_CLASS_CODE,
                                 ABSTRACT_CONTROL_MODEL,
                                 COMMON_AT_COMMAND);

  if(interface == 0xFFU) /* No Valid Interface */
 800afac:	7bbb      	ldrb	r3, [r7, #14]
 800afae:	2bff      	cmp	r3, #255	; 0xff
 800afb0:	f000 812a 	beq.w	800b208 <USBH_CDC_InterfaceInit+0x278>
  {
    USBH_DbgLog ("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
  }
  else
  {
    USBH_SelectInterface (phost, interface);
 800afb4:	7bbb      	ldrb	r3, [r7, #14]
 800afb6:	4619      	mov	r1, r3
 800afb8:	6878      	ldr	r0, [r7, #4]
 800afba:	f000 fc13 	bl	800b7e4 <USBH_SelectInterface>
    phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc (sizeof(CDC_HandleTypeDef));
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	f8d3 4378 	ldr.w	r4, [r3, #888]	; 0x378
 800afc4:	2050      	movs	r0, #80	; 0x50
 800afc6:	f001 fb27 	bl	800c618 <malloc>
 800afca:	4603      	mov	r3, r0
 800afcc:	61e3      	str	r3, [r4, #28]
    CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800afd4:	69db      	ldr	r3, [r3, #28]
 800afd6:	60bb      	str	r3, [r7, #8]

    /*Collect the notification endpoint address and length*/
    if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800afd8:	7bbb      	ldrb	r3, [r7, #14]
 800afda:	687a      	ldr	r2, [r7, #4]
 800afdc:	211a      	movs	r1, #26
 800afde:	fb01 f303 	mul.w	r3, r1, r3
 800afe2:	4413      	add	r3, r2
 800afe4:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800afe8:	781b      	ldrb	r3, [r3, #0]
 800afea:	b25b      	sxtb	r3, r3
 800afec:	2b00      	cmp	r3, #0
 800afee:	da15      	bge.n	800b01c <USBH_CDC_InterfaceInit+0x8c>
    {
      CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800aff0:	7bbb      	ldrb	r3, [r7, #14]
 800aff2:	687a      	ldr	r2, [r7, #4]
 800aff4:	211a      	movs	r1, #26
 800aff6:	fb01 f303 	mul.w	r3, r1, r3
 800affa:	4413      	add	r3, r2
 800affc:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b000:	781a      	ldrb	r2, [r3, #0]
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	705a      	strb	r2, [r3, #1]
      CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b006:	7bbb      	ldrb	r3, [r7, #14]
 800b008:	687a      	ldr	r2, [r7, #4]
 800b00a:	211a      	movs	r1, #26
 800b00c:	fb01 f303 	mul.w	r3, r1, r3
 800b010:	4413      	add	r3, r2
 800b012:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b016:	881a      	ldrh	r2, [r3, #0]
 800b018:	68bb      	ldr	r3, [r7, #8]
 800b01a:	815a      	strh	r2, [r3, #10]
    }

    /*Allocate the length for host channel number in*/
    CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800b01c:	68bb      	ldr	r3, [r7, #8]
 800b01e:	785b      	ldrb	r3, [r3, #1]
 800b020:	4619      	mov	r1, r3
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	f000 ff9f 	bl	800bf66 <USBH_AllocPipe>
 800b028:	4603      	mov	r3, r0
 800b02a:	461a      	mov	r2, r3
 800b02c:	68bb      	ldr	r3, [r7, #8]
 800b02e:	701a      	strb	r2, [r3, #0]

    /* Open pipe for Notification endpoint */
    USBH_OpenPipe  (phost,
 800b030:	68bb      	ldr	r3, [r7, #8]
 800b032:	7819      	ldrb	r1, [r3, #0]
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	7858      	ldrb	r0, [r3, #1]
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b044:	68ba      	ldr	r2, [r7, #8]
 800b046:	8952      	ldrh	r2, [r2, #10]
 800b048:	9202      	str	r2, [sp, #8]
 800b04a:	2203      	movs	r2, #3
 800b04c:	9201      	str	r2, [sp, #4]
 800b04e:	9300      	str	r3, [sp, #0]
 800b050:	4623      	mov	r3, r4
 800b052:	4602      	mov	r2, r0
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f000 ff57 	bl	800bf08 <USBH_OpenPipe>
                    phost->device.address,
                    phost->device.speed,
                    USB_EP_TYPE_INTR,
                    CDC_Handle->CommItf.NotifEpSize);

    USBH_LL_SetToggle (phost, CDC_Handle->CommItf.NotifPipe, 0U);
 800b05a:	68bb      	ldr	r3, [r7, #8]
 800b05c:	781b      	ldrb	r3, [r3, #0]
 800b05e:	2200      	movs	r2, #0
 800b060:	4619      	mov	r1, r3
 800b062:	6878      	ldr	r0, [r7, #4]
 800b064:	f001 fa18 	bl	800c498 <USBH_LL_SetToggle>

    interface = USBH_FindInterface(phost,
 800b068:	2300      	movs	r3, #0
 800b06a:	2200      	movs	r2, #0
 800b06c:	210a      	movs	r1, #10
 800b06e:	6878      	ldr	r0, [r7, #4]
 800b070:	f000 fbd4 	bl	800b81c <USBH_FindInterface>
 800b074:	4603      	mov	r3, r0
 800b076:	73bb      	strb	r3, [r7, #14]
                                   DATA_INTERFACE_CLASS_CODE,
                                   RESERVED,
                                   NO_CLASS_SPECIFIC_PROTOCOL_CODE);

    if(interface == 0xFFU) /* No Valid Interface */
 800b078:	7bbb      	ldrb	r3, [r7, #14]
 800b07a:	2bff      	cmp	r3, #255	; 0xff
 800b07c:	f000 80c4 	beq.w	800b208 <USBH_CDC_InterfaceInit+0x278>
      USBH_DbgLog ("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    }
    else
    {
      /*Collect the class specific endpoint address and length*/
      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U)
 800b080:	7bbb      	ldrb	r3, [r7, #14]
 800b082:	687a      	ldr	r2, [r7, #4]
 800b084:	211a      	movs	r1, #26
 800b086:	fb01 f303 	mul.w	r3, r1, r3
 800b08a:	4413      	add	r3, r2
 800b08c:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b090:	781b      	ldrb	r3, [r3, #0]
 800b092:	b25b      	sxtb	r3, r3
 800b094:	2b00      	cmp	r3, #0
 800b096:	da16      	bge.n	800b0c6 <USBH_CDC_InterfaceInit+0x136>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b098:	7bbb      	ldrb	r3, [r7, #14]
 800b09a:	687a      	ldr	r2, [r7, #4]
 800b09c:	211a      	movs	r1, #26
 800b09e:	fb01 f303 	mul.w	r3, r1, r3
 800b0a2:	4413      	add	r3, r2
 800b0a4:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b0a8:	781a      	ldrb	r2, [r3, #0]
 800b0aa:	68bb      	ldr	r3, [r7, #8]
 800b0ac:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b0ae:	7bbb      	ldrb	r3, [r7, #14]
 800b0b0:	687a      	ldr	r2, [r7, #4]
 800b0b2:	211a      	movs	r1, #26
 800b0b4:	fb01 f303 	mul.w	r3, r1, r3
 800b0b8:	4413      	add	r3, r2
 800b0ba:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b0be:	881a      	ldrh	r2, [r3, #0]
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	835a      	strh	r2, [r3, #26]
 800b0c4:	e015      	b.n	800b0f2 <USBH_CDC_InterfaceInit+0x162>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800b0c6:	7bbb      	ldrb	r3, [r7, #14]
 800b0c8:	687a      	ldr	r2, [r7, #4]
 800b0ca:	211a      	movs	r1, #26
 800b0cc:	fb01 f303 	mul.w	r3, r1, r3
 800b0d0:	4413      	add	r3, r2
 800b0d2:	f203 334a 	addw	r3, r3, #842	; 0x34a
 800b0d6:	781a      	ldrb	r2, [r3, #0]
 800b0d8:	68bb      	ldr	r3, [r7, #8]
 800b0da:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 800b0dc:	7bbb      	ldrb	r3, [r7, #14]
 800b0de:	687a      	ldr	r2, [r7, #4]
 800b0e0:	211a      	movs	r1, #26
 800b0e2:	fb01 f303 	mul.w	r3, r1, r3
 800b0e6:	4413      	add	r3, r2
 800b0e8:	f503 7353 	add.w	r3, r3, #844	; 0x34c
 800b0ec:	881a      	ldrh	r2, [r3, #0]
 800b0ee:	68bb      	ldr	r3, [r7, #8]
 800b0f0:	831a      	strh	r2, [r3, #24]
      }

      if(phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U)
 800b0f2:	7bbb      	ldrb	r3, [r7, #14]
 800b0f4:	687a      	ldr	r2, [r7, #4]
 800b0f6:	211a      	movs	r1, #26
 800b0f8:	fb01 f303 	mul.w	r3, r1, r3
 800b0fc:	4413      	add	r3, r2
 800b0fe:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b102:	781b      	ldrb	r3, [r3, #0]
 800b104:	b25b      	sxtb	r3, r3
 800b106:	2b00      	cmp	r3, #0
 800b108:	da16      	bge.n	800b138 <USBH_CDC_InterfaceInit+0x1a8>
      {
        CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b10a:	7bbb      	ldrb	r3, [r7, #14]
 800b10c:	687a      	ldr	r2, [r7, #4]
 800b10e:	211a      	movs	r1, #26
 800b110:	fb01 f303 	mul.w	r3, r1, r3
 800b114:	4413      	add	r3, r2
 800b116:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b11a:	781a      	ldrb	r2, [r3, #0]
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	73da      	strb	r2, [r3, #15]
        CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b120:	7bbb      	ldrb	r3, [r7, #14]
 800b122:	687a      	ldr	r2, [r7, #4]
 800b124:	211a      	movs	r1, #26
 800b126:	fb01 f303 	mul.w	r3, r1, r3
 800b12a:	4413      	add	r3, r2
 800b12c:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800b130:	881a      	ldrh	r2, [r3, #0]
 800b132:	68bb      	ldr	r3, [r7, #8]
 800b134:	835a      	strh	r2, [r3, #26]
 800b136:	e015      	b.n	800b164 <USBH_CDC_InterfaceInit+0x1d4>
      }
      else
      {
        CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800b138:	7bbb      	ldrb	r3, [r7, #14]
 800b13a:	687a      	ldr	r2, [r7, #4]
 800b13c:	211a      	movs	r1, #26
 800b13e:	fb01 f303 	mul.w	r3, r1, r3
 800b142:	4413      	add	r3, r2
 800b144:	f203 3352 	addw	r3, r3, #850	; 0x352
 800b148:	781a      	ldrb	r2, [r3, #0]
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	739a      	strb	r2, [r3, #14]
        CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 800b14e:	7bbb      	ldrb	r3, [r7, #14]
 800b150:	687a      	ldr	r2, [r7, #4]
 800b152:	211a      	movs	r1, #26
 800b154:	fb01 f303 	mul.w	r3, r1, r3
 800b158:	4413      	add	r3, r2
 800b15a:	f503 7355 	add.w	r3, r3, #852	; 0x354
 800b15e:	881a      	ldrh	r2, [r3, #0]
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	831a      	strh	r2, [r3, #24]
      }

      /*Allocate the length for host channel number out*/
      CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	7b9b      	ldrb	r3, [r3, #14]
 800b168:	4619      	mov	r1, r3
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f000 fefb 	bl	800bf66 <USBH_AllocPipe>
 800b170:	4603      	mov	r3, r0
 800b172:	461a      	mov	r2, r3
 800b174:	68bb      	ldr	r3, [r7, #8]
 800b176:	735a      	strb	r2, [r3, #13]

      /*Allocate the length for host channel number in*/
      CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 800b178:	68bb      	ldr	r3, [r7, #8]
 800b17a:	7bdb      	ldrb	r3, [r3, #15]
 800b17c:	4619      	mov	r1, r3
 800b17e:	6878      	ldr	r0, [r7, #4]
 800b180:	f000 fef1 	bl	800bf66 <USBH_AllocPipe>
 800b184:	4603      	mov	r3, r0
 800b186:	461a      	mov	r2, r3
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	731a      	strb	r2, [r3, #12]

      /* Open channel for OUT endpoint */
      USBH_OpenPipe  (phost,
 800b18c:	68bb      	ldr	r3, [r7, #8]
 800b18e:	7b59      	ldrb	r1, [r3, #13]
 800b190:	68bb      	ldr	r3, [r7, #8]
 800b192:	7b98      	ldrb	r0, [r3, #14]
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b1a0:	68ba      	ldr	r2, [r7, #8]
 800b1a2:	8b12      	ldrh	r2, [r2, #24]
 800b1a4:	9202      	str	r2, [sp, #8]
 800b1a6:	2202      	movs	r2, #2
 800b1a8:	9201      	str	r2, [sp, #4]
 800b1aa:	9300      	str	r3, [sp, #0]
 800b1ac:	4623      	mov	r3, r4
 800b1ae:	4602      	mov	r2, r0
 800b1b0:	6878      	ldr	r0, [r7, #4]
 800b1b2:	f000 fea9 	bl	800bf08 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);
      /* Open channel for IN endpoint */
      USBH_OpenPipe  (phost,
 800b1b6:	68bb      	ldr	r3, [r7, #8]
 800b1b8:	7b19      	ldrb	r1, [r3, #12]
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	7bd8      	ldrb	r0, [r3, #15]
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800b1ca:	68ba      	ldr	r2, [r7, #8]
 800b1cc:	8b52      	ldrh	r2, [r2, #26]
 800b1ce:	9202      	str	r2, [sp, #8]
 800b1d0:	2202      	movs	r2, #2
 800b1d2:	9201      	str	r2, [sp, #4]
 800b1d4:	9300      	str	r3, [sp, #0]
 800b1d6:	4623      	mov	r3, r4
 800b1d8:	4602      	mov	r2, r0
 800b1da:	6878      	ldr	r0, [r7, #4]
 800b1dc:	f000 fe94 	bl	800bf08 <USBH_OpenPipe>
                      phost->device.address,
                      phost->device.speed,
                      USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

      CDC_Handle->state = CDC_IDLE_STATE;
 800b1e0:	68bb      	ldr	r3, [r7, #8]
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.OutPipe, 0U);
 800b1e8:	68bb      	ldr	r3, [r7, #8]
 800b1ea:	7b5b      	ldrb	r3, [r3, #13]
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	4619      	mov	r1, r3
 800b1f0:	6878      	ldr	r0, [r7, #4]
 800b1f2:	f001 f951 	bl	800c498 <USBH_LL_SetToggle>
      USBH_LL_SetToggle (phost, CDC_Handle->DataItf.InPipe, 0U);
 800b1f6:	68bb      	ldr	r3, [r7, #8]
 800b1f8:	7b1b      	ldrb	r3, [r3, #12]
 800b1fa:	2200      	movs	r2, #0
 800b1fc:	4619      	mov	r1, r3
 800b1fe:	6878      	ldr	r0, [r7, #4]
 800b200:	f001 f94a 	bl	800c498 <USBH_LL_SetToggle>
      status = USBH_OK;
 800b204:	2300      	movs	r3, #0
 800b206:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 800b208:	7bfb      	ldrb	r3, [r7, #15]
}
 800b20a:	4618      	mov	r0, r3
 800b20c:	3714      	adds	r7, #20
 800b20e:	46bd      	mov	sp, r7
 800b210:	bd90      	pop	{r4, r7, pc}

0800b212 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800b212:	b580      	push	{r7, lr}
 800b214:	b084      	sub	sp, #16
 800b216:	af00      	add	r7, sp, #0
 800b218:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b220:	69db      	ldr	r3, [r3, #28]
 800b222:	60fb      	str	r3, [r7, #12]

  if ( CDC_Handle->CommItf.NotifPipe)
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	781b      	ldrb	r3, [r3, #0]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	d00e      	beq.n	800b24a <USBH_CDC_InterfaceDeInit+0x38>
  {
    USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	781b      	ldrb	r3, [r3, #0]
 800b230:	4619      	mov	r1, r3
 800b232:	6878      	ldr	r0, [r7, #4]
 800b234:	f000 fe87 	bl	800bf46 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->CommItf.NotifPipe);
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	781b      	ldrb	r3, [r3, #0]
 800b23c:	4619      	mov	r1, r3
 800b23e:	6878      	ldr	r0, [r7, #4]
 800b240:	f000 feaf 	bl	800bfa2 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	2200      	movs	r2, #0
 800b248:	701a      	strb	r2, [r3, #0]
  }

  if ( CDC_Handle->DataItf.InPipe)
 800b24a:	68fb      	ldr	r3, [r7, #12]
 800b24c:	7b1b      	ldrb	r3, [r3, #12]
 800b24e:	2b00      	cmp	r3, #0
 800b250:	d00e      	beq.n	800b270 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	7b1b      	ldrb	r3, [r3, #12]
 800b256:	4619      	mov	r1, r3
 800b258:	6878      	ldr	r0, [r7, #4]
 800b25a:	f000 fe74 	bl	800bf46 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.InPipe);
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	7b1b      	ldrb	r3, [r3, #12]
 800b262:	4619      	mov	r1, r3
 800b264:	6878      	ldr	r0, [r7, #4]
 800b266:	f000 fe9c 	bl	800bfa2 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	2200      	movs	r2, #0
 800b26e:	731a      	strb	r2, [r3, #12]
  }

  if ( CDC_Handle->DataItf.OutPipe)
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	7b5b      	ldrb	r3, [r3, #13]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d00e      	beq.n	800b296 <USBH_CDC_InterfaceDeInit+0x84>
  {
    USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	7b5b      	ldrb	r3, [r3, #13]
 800b27c:	4619      	mov	r1, r3
 800b27e:	6878      	ldr	r0, [r7, #4]
 800b280:	f000 fe61 	bl	800bf46 <USBH_ClosePipe>
    USBH_FreePipe  (phost, CDC_Handle->DataItf.OutPipe);
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	7b5b      	ldrb	r3, [r3, #13]
 800b288:	4619      	mov	r1, r3
 800b28a:	6878      	ldr	r0, [r7, #4]
 800b28c:	f000 fe89 	bl	800bfa2 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	2200      	movs	r2, #0
 800b294:	735a      	strb	r2, [r3, #13]
  }

  if(phost->pActiveClass->pData)
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b29c:	69db      	ldr	r3, [r3, #28]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d00b      	beq.n	800b2ba <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free (phost->pActiveClass->pData);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2a8:	69db      	ldr	r3, [r3, #28]
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	f001 f9bc 	bl	800c628 <free>
    phost->pActiveClass->pData = 0U;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2b6:	2200      	movs	r2, #0
 800b2b8:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800b2ba:	2300      	movs	r3, #0
}
 800b2bc:	4618      	mov	r0, r3
 800b2be:	3710      	adds	r7, #16
 800b2c0:	46bd      	mov	sp, r7
 800b2c2:	bd80      	pop	{r7, pc}

0800b2c4 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest (USBH_HandleTypeDef *phost)
{
 800b2c4:	b580      	push	{r7, lr}
 800b2c6:	b084      	sub	sp, #16
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL ;
 800b2cc:	2302      	movs	r3, #2
 800b2ce:	73fb      	strb	r3, [r7, #15]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b2d6:	69db      	ldr	r3, [r3, #28]
 800b2d8:	60bb      	str	r3, [r7, #8]

  /*Issue the get line coding request*/
  status =   GetLineCoding(phost, &CDC_Handle->LineCoding);
 800b2da:	68bb      	ldr	r3, [r7, #8]
 800b2dc:	3340      	adds	r3, #64	; 0x40
 800b2de:	4619      	mov	r1, r3
 800b2e0:	6878      	ldr	r0, [r7, #4]
 800b2e2:	f000 f8b2 	bl	800b44a <GetLineCoding>
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	73fb      	strb	r3, [r7, #15]
  if(status == USBH_OK)
 800b2ea:	7bfb      	ldrb	r3, [r7, #15]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d105      	bne.n	800b2fc <USBH_CDC_ClassRequest+0x38>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b2f6:	2102      	movs	r1, #2
 800b2f8:	6878      	ldr	r0, [r7, #4]
 800b2fa:	4798      	blx	r3
  }
  return status;
 800b2fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2fe:	4618      	mov	r0, r3
 800b300:	3710      	adds	r7, #16
 800b302:	46bd      	mov	sp, r7
 800b304:	bd80      	pop	{r7, pc}
	...

0800b308 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process (USBH_HandleTypeDef *phost)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b084      	sub	sp, #16
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 800b310:	2301      	movs	r3, #1
 800b312:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 800b314:	2300      	movs	r3, #0
 800b316:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b31e:	69db      	ldr	r3, [r3, #28]
 800b320:	60bb      	str	r3, [r7, #8]

  switch(CDC_Handle->state)
 800b322:	68bb      	ldr	r3, [r7, #8]
 800b324:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800b328:	2b04      	cmp	r3, #4
 800b32a:	d877      	bhi.n	800b41c <USBH_CDC_Process+0x114>
 800b32c:	a201      	add	r2, pc, #4	; (adr r2, 800b334 <USBH_CDC_Process+0x2c>)
 800b32e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b332:	bf00      	nop
 800b334:	0800b349 	.word	0x0800b349
 800b338:	0800b34f 	.word	0x0800b34f
 800b33c:	0800b37f 	.word	0x0800b37f
 800b340:	0800b3f3 	.word	0x0800b3f3
 800b344:	0800b401 	.word	0x0800b401
  {

  case CDC_IDLE_STATE:
    status = USBH_OK;
 800b348:	2300      	movs	r3, #0
 800b34a:	73fb      	strb	r3, [r7, #15]
    break;
 800b34c:	e06d      	b.n	800b42a <USBH_CDC_Process+0x122>

  case CDC_SET_LINE_CODING_STATE:
    req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 800b34e:	68bb      	ldr	r3, [r7, #8]
 800b350:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b352:	4619      	mov	r1, r3
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f000 f897 	bl	800b488 <SetLineCoding>
 800b35a:	4603      	mov	r3, r0
 800b35c:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800b35e:	7bbb      	ldrb	r3, [r7, #14]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d104      	bne.n	800b36e <USBH_CDC_Process+0x66>
    {
      CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	2202      	movs	r2, #2
 800b368:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800b36c:	e058      	b.n	800b420 <USBH_CDC_Process+0x118>
      if(req_status != USBH_BUSY)
 800b36e:	7bbb      	ldrb	r3, [r7, #14]
 800b370:	2b01      	cmp	r3, #1
 800b372:	d055      	beq.n	800b420 <USBH_CDC_Process+0x118>
        CDC_Handle->state = CDC_ERROR_STATE;
 800b374:	68bb      	ldr	r3, [r7, #8]
 800b376:	2204      	movs	r2, #4
 800b378:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800b37c:	e050      	b.n	800b420 <USBH_CDC_Process+0x118>


  case CDC_GET_LAST_LINE_CODING_STATE:
    req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	3340      	adds	r3, #64	; 0x40
 800b382:	4619      	mov	r1, r3
 800b384:	6878      	ldr	r0, [r7, #4]
 800b386:	f000 f860 	bl	800b44a <GetLineCoding>
 800b38a:	4603      	mov	r3, r0
 800b38c:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK)
 800b38e:	7bbb      	ldrb	r3, [r7, #14]
 800b390:	2b00      	cmp	r3, #0
 800b392:	d126      	bne.n	800b3e2 <USBH_CDC_Process+0xda>
    {
      CDC_Handle->state = CDC_IDLE_STATE;
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	2200      	movs	r2, #0
 800b398:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b39c:	68bb      	ldr	r3, [r7, #8]
 800b39e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800b3a2:	68bb      	ldr	r3, [r7, #8]
 800b3a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b3a6:	791b      	ldrb	r3, [r3, #4]
 800b3a8:	429a      	cmp	r2, r3
 800b3aa:	d13b      	bne.n	800b424 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 800b3b2:	68bb      	ldr	r3, [r7, #8]
 800b3b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b3b6:	799b      	ldrb	r3, [r3, #6]
      if((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800b3b8:	429a      	cmp	r2, r3
 800b3ba:	d133      	bne.n	800b424 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b3bc:	68bb      	ldr	r3, [r7, #8]
 800b3be:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 800b3c2:	68bb      	ldr	r3, [r7, #8]
 800b3c4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b3c6:	795b      	ldrb	r3, [r3, #5]
         (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800b3c8:	429a      	cmp	r2, r3
 800b3ca:	d12b      	bne.n	800b424 <USBH_CDC_Process+0x11c>
         (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800b3cc:	68bb      	ldr	r3, [r7, #8]
 800b3ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b3d4:	681b      	ldr	r3, [r3, #0]
         (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800b3d6:	429a      	cmp	r2, r3
 800b3d8:	d124      	bne.n	800b424 <USBH_CDC_Process+0x11c>
      {
        USBH_CDC_LineCodingChanged(phost);
 800b3da:	6878      	ldr	r0, [r7, #4]
 800b3dc:	f000 f95a 	bl	800b694 <USBH_CDC_LineCodingChanged>
      if(req_status != USBH_BUSY)
      {
        CDC_Handle->state = CDC_ERROR_STATE;
      }
    }
    break;
 800b3e0:	e020      	b.n	800b424 <USBH_CDC_Process+0x11c>
      if(req_status != USBH_BUSY)
 800b3e2:	7bbb      	ldrb	r3, [r7, #14]
 800b3e4:	2b01      	cmp	r3, #1
 800b3e6:	d01d      	beq.n	800b424 <USBH_CDC_Process+0x11c>
        CDC_Handle->state = CDC_ERROR_STATE;
 800b3e8:	68bb      	ldr	r3, [r7, #8]
 800b3ea:	2204      	movs	r2, #4
 800b3ec:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    break;
 800b3f0:	e018      	b.n	800b424 <USBH_CDC_Process+0x11c>

  case CDC_TRANSFER_DATA:
    CDC_ProcessTransmission(phost);
 800b3f2:	6878      	ldr	r0, [r7, #4]
 800b3f4:	f000 f867 	bl	800b4c6 <CDC_ProcessTransmission>
    CDC_ProcessReception(phost);
 800b3f8:	6878      	ldr	r0, [r7, #4]
 800b3fa:	f000 f8dc 	bl	800b5b6 <CDC_ProcessReception>
    break;
 800b3fe:	e014      	b.n	800b42a <USBH_CDC_Process+0x122>

  case CDC_ERROR_STATE:
    req_status = USBH_ClrFeature(phost, 0x00U);
 800b400:	2100      	movs	r1, #0
 800b402:	6878      	ldr	r0, [r7, #4]
 800b404:	f000 fb08 	bl	800ba18 <USBH_ClrFeature>
 800b408:	4603      	mov	r3, r0
 800b40a:	73bb      	strb	r3, [r7, #14]

    if(req_status == USBH_OK )
 800b40c:	7bbb      	ldrb	r3, [r7, #14]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d10a      	bne.n	800b428 <USBH_CDC_Process+0x120>
    {
      /*Change the state to waiting*/
      CDC_Handle->state = CDC_IDLE_STATE ;
 800b412:	68bb      	ldr	r3, [r7, #8]
 800b414:	2200      	movs	r2, #0
 800b416:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
    }
    break;
 800b41a:	e005      	b.n	800b428 <USBH_CDC_Process+0x120>

  default:
    break;
 800b41c:	bf00      	nop
 800b41e:	e004      	b.n	800b42a <USBH_CDC_Process+0x122>
    break;
 800b420:	bf00      	nop
 800b422:	e002      	b.n	800b42a <USBH_CDC_Process+0x122>
    break;
 800b424:	bf00      	nop
 800b426:	e000      	b.n	800b42a <USBH_CDC_Process+0x122>
    break;
 800b428:	bf00      	nop

  }

  return status;
 800b42a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b42c:	4618      	mov	r0, r3
 800b42e:	3710      	adds	r7, #16
 800b430:	46bd      	mov	sp, r7
 800b432:	bd80      	pop	{r7, pc}

0800b434 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess (USBH_HandleTypeDef *phost)
{
 800b434:	b480      	push	{r7}
 800b436:	b083      	sub	sp, #12
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  return USBH_OK;
 800b43c:	2300      	movs	r3, #0
}
 800b43e:	4618      	mov	r0, r3
 800b440:	370c      	adds	r7, #12
 800b442:	46bd      	mov	sp, r7
 800b444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b448:	4770      	bx	lr

0800b44a <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 800b44a:	b580      	push	{r7, lr}
 800b44c:	b082      	sub	sp, #8
 800b44e:	af00      	add	r7, sp, #0
 800b450:	6078      	str	r0, [r7, #4]
 800b452:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	22a1      	movs	r2, #161	; 0xa1
 800b458:	741a      	strb	r2, [r3, #16]
                              USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	2221      	movs	r2, #33	; 0x21
 800b45e:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	2200      	movs	r2, #0
 800b464:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	2200      	movs	r2, #0
 800b46a:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2207      	movs	r2, #7
 800b470:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	2207      	movs	r2, #7
 800b476:	4619      	mov	r1, r3
 800b478:	6878      	ldr	r0, [r7, #4]
 800b47a:	f000 faf1 	bl	800ba60 <USBH_CtlReq>
 800b47e:	4603      	mov	r3, r0
}
 800b480:	4618      	mov	r0, r3
 800b482:	3708      	adds	r7, #8
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}

0800b488 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 800b488:	b580      	push	{r7, lr}
 800b48a:	b082      	sub	sp, #8
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
 800b490:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	2221      	movs	r2, #33	; 0x21
 800b496:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	2220      	movs	r2, #32
 800b49c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	2207      	movs	r2, #7
 800b4ae:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	2207      	movs	r2, #7
 800b4b4:	4619      	mov	r1, r3
 800b4b6:	6878      	ldr	r0, [r7, #4]
 800b4b8:	f000 fad2 	bl	800ba60 <USBH_CtlReq>
 800b4bc:	4603      	mov	r3, r0
}
 800b4be:	4618      	mov	r0, r3
 800b4c0:	3708      	adds	r7, #8
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	bd80      	pop	{r7, pc}

0800b4c6 <CDC_ProcessTransmission>:
* @brief  The function is responsible for sending data to the device
*  @param  pdev: Selected device
* @retval None
*/
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800b4c6:	b580      	push	{r7, lr}
 800b4c8:	b086      	sub	sp, #24
 800b4ca:	af02      	add	r7, sp, #8
 800b4cc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b4ce:	687b      	ldr	r3, [r7, #4]
 800b4d0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b4d4:	69db      	ldr	r3, [r3, #28]
 800b4d6:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b4d8:	2300      	movs	r3, #0
 800b4da:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800b4e2:	2b01      	cmp	r3, #1
 800b4e4:	d002      	beq.n	800b4ec <CDC_ProcessTransmission+0x26>
 800b4e6:	2b02      	cmp	r3, #2
 800b4e8:	d025      	beq.n	800b536 <CDC_ProcessTransmission+0x70>
      }
    }
    break;

  default:
    break;
 800b4ea:	e060      	b.n	800b5ae <CDC_ProcessTransmission+0xe8>
    if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b4f0:	68fa      	ldr	r2, [r7, #12]
 800b4f2:	8b12      	ldrh	r2, [r2, #24]
 800b4f4:	4293      	cmp	r3, r2
 800b4f6:	d90c      	bls.n	800b512 <CDC_ProcessTransmission+0x4c>
      USBH_BulkSendData (phost,
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	69d9      	ldr	r1, [r3, #28]
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	8b1a      	ldrh	r2, [r3, #24]
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	7b58      	ldrb	r0, [r3, #13]
 800b504:	2301      	movs	r3, #1
 800b506:	9300      	str	r3, [sp, #0]
 800b508:	4603      	mov	r3, r0
 800b50a:	6878      	ldr	r0, [r7, #4]
 800b50c:	f000 fcb9 	bl	800be82 <USBH_BulkSendData>
 800b510:	e00c      	b.n	800b52c <CDC_ProcessTransmission+0x66>
      USBH_BulkSendData (phost,
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	69d9      	ldr	r1, [r3, #28]
                         (uint16_t)CDC_Handle->TxDataLength,
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
      USBH_BulkSendData (phost,
 800b51a:	b29a      	uxth	r2, r3
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	7b58      	ldrb	r0, [r3, #13]
 800b520:	2301      	movs	r3, #1
 800b522:	9300      	str	r3, [sp, #0]
 800b524:	4603      	mov	r3, r0
 800b526:	6878      	ldr	r0, [r7, #4]
 800b528:	f000 fcab 	bl	800be82 <USBH_BulkSendData>
    CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800b52c:	68fb      	ldr	r3, [r7, #12]
 800b52e:	2202      	movs	r2, #2
 800b530:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b534:	e03b      	b.n	800b5ae <CDC_ProcessTransmission+0xe8>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	7b5b      	ldrb	r3, [r3, #13]
 800b53a:	4619      	mov	r1, r3
 800b53c:	6878      	ldr	r0, [r7, #4]
 800b53e:	f000 ff81 	bl	800c444 <USBH_LL_GetURBState>
 800b542:	4603      	mov	r3, r0
 800b544:	72fb      	strb	r3, [r7, #11]
    if (URB_Status == USBH_URB_DONE)
 800b546:	7afb      	ldrb	r3, [r7, #11]
 800b548:	2b01      	cmp	r3, #1
 800b54a:	d128      	bne.n	800b59e <CDC_ProcessTransmission+0xd8>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b550:	68fa      	ldr	r2, [r7, #12]
 800b552:	8b12      	ldrh	r2, [r2, #24]
 800b554:	4293      	cmp	r3, r2
 800b556:	d90e      	bls.n	800b576 <CDC_ProcessTransmission+0xb0>
        CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b55c:	68fa      	ldr	r2, [r7, #12]
 800b55e:	8b12      	ldrh	r2, [r2, #24]
 800b560:	1a9a      	subs	r2, r3, r2
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	625a      	str	r2, [r3, #36]	; 0x24
        CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	69db      	ldr	r3, [r3, #28]
 800b56a:	68fa      	ldr	r2, [r7, #12]
 800b56c:	8b12      	ldrh	r2, [r2, #24]
 800b56e:	441a      	add	r2, r3
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	61da      	str	r2, [r3, #28]
 800b574:	e002      	b.n	800b57c <CDC_ProcessTransmission+0xb6>
        CDC_Handle->TxDataLength = 0U;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	2200      	movs	r2, #0
 800b57a:	625a      	str	r2, [r3, #36]	; 0x24
      if (CDC_Handle->TxDataLength > 0U)
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b580:	2b00      	cmp	r3, #0
 800b582:	d004      	beq.n	800b58e <CDC_ProcessTransmission+0xc8>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b584:	68fb      	ldr	r3, [r7, #12]
 800b586:	2201      	movs	r2, #1
 800b588:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b58c:	e00e      	b.n	800b5ac <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_IDLE;
 800b58e:	68fb      	ldr	r3, [r7, #12]
 800b590:	2200      	movs	r2, #0
 800b592:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        USBH_CDC_TransmitCallback(phost);
 800b596:	6878      	ldr	r0, [r7, #4]
 800b598:	f000 f868 	bl	800b66c <USBH_CDC_TransmitCallback>
    break;
 800b59c:	e006      	b.n	800b5ac <CDC_ProcessTransmission+0xe6>
      if (URB_Status == USBH_URB_NOTREADY)
 800b59e:	7afb      	ldrb	r3, [r7, #11]
 800b5a0:	2b02      	cmp	r3, #2
 800b5a2:	d103      	bne.n	800b5ac <CDC_ProcessTransmission+0xe6>
        CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	2201      	movs	r2, #1
 800b5a8:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
    break;
 800b5ac:	bf00      	nop
  }
}
 800b5ae:	bf00      	nop
 800b5b0:	3710      	adds	r7, #16
 800b5b2:	46bd      	mov	sp, r7
 800b5b4:	bd80      	pop	{r7, pc}

0800b5b6 <CDC_ProcessReception>:
*  @param  pdev: Selected device
* @retval None
*/

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800b5b6:	b580      	push	{r7, lr}
 800b5b8:	b086      	sub	sp, #24
 800b5ba:	af00      	add	r7, sp, #0
 800b5bc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle =  (CDC_HandleTypeDef*) phost->pActiveClass->pData;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b5c4:	69db      	ldr	r3, [r3, #28]
 800b5c6:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch(CDC_Handle->data_rx_state)
 800b5cc:	697b      	ldr	r3, [r7, #20]
 800b5ce:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800b5d2:	2b03      	cmp	r3, #3
 800b5d4:	d002      	beq.n	800b5dc <CDC_ProcessReception+0x26>
 800b5d6:	2b04      	cmp	r3, #4
 800b5d8:	d00e      	beq.n	800b5f8 <CDC_ProcessReception+0x42>
#endif
    }
    break;

  default:
    break;
 800b5da:	e043      	b.n	800b664 <CDC_ProcessReception+0xae>
    USBH_BulkReceiveData (phost,
 800b5dc:	697b      	ldr	r3, [r7, #20]
 800b5de:	6a19      	ldr	r1, [r3, #32]
 800b5e0:	697b      	ldr	r3, [r7, #20]
 800b5e2:	8b5a      	ldrh	r2, [r3, #26]
 800b5e4:	697b      	ldr	r3, [r7, #20]
 800b5e6:	7b1b      	ldrb	r3, [r3, #12]
 800b5e8:	6878      	ldr	r0, [r7, #4]
 800b5ea:	f000 fc6f 	bl	800becc <USBH_BulkReceiveData>
    CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800b5ee:	697b      	ldr	r3, [r7, #20]
 800b5f0:	2204      	movs	r2, #4
 800b5f2:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800b5f6:	e035      	b.n	800b664 <CDC_ProcessReception+0xae>
    URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800b5f8:	697b      	ldr	r3, [r7, #20]
 800b5fa:	7b1b      	ldrb	r3, [r3, #12]
 800b5fc:	4619      	mov	r1, r3
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f000 ff20 	bl	800c444 <USBH_LL_GetURBState>
 800b604:	4603      	mov	r3, r0
 800b606:	74fb      	strb	r3, [r7, #19]
    if(URB_Status == USBH_URB_DONE)
 800b608:	7cfb      	ldrb	r3, [r7, #19]
 800b60a:	2b01      	cmp	r3, #1
 800b60c:	d129      	bne.n	800b662 <CDC_ProcessReception+0xac>
      length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800b60e:	697b      	ldr	r3, [r7, #20]
 800b610:	7b1b      	ldrb	r3, [r3, #12]
 800b612:	4619      	mov	r1, r3
 800b614:	6878      	ldr	r0, [r7, #4]
 800b616:	f000 fe83 	bl	800c320 <USBH_LL_GetLastXferSize>
 800b61a:	60f8      	str	r0, [r7, #12]
      if(((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 800b61c:	697b      	ldr	r3, [r7, #20]
 800b61e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b620:	68fa      	ldr	r2, [r7, #12]
 800b622:	429a      	cmp	r2, r3
 800b624:	d016      	beq.n	800b654 <CDC_ProcessReception+0x9e>
 800b626:	697b      	ldr	r3, [r7, #20]
 800b628:	8b5b      	ldrh	r3, [r3, #26]
 800b62a:	461a      	mov	r2, r3
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	4293      	cmp	r3, r2
 800b630:	d910      	bls.n	800b654 <CDC_ProcessReception+0x9e>
        CDC_Handle->RxDataLength -= length ;
 800b632:	697b      	ldr	r3, [r7, #20]
 800b634:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800b636:	68fb      	ldr	r3, [r7, #12]
 800b638:	1ad2      	subs	r2, r2, r3
 800b63a:	697b      	ldr	r3, [r7, #20]
 800b63c:	629a      	str	r2, [r3, #40]	; 0x28
        CDC_Handle->pRxData += length;
 800b63e:	697b      	ldr	r3, [r7, #20]
 800b640:	6a1a      	ldr	r2, [r3, #32]
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	441a      	add	r2, r3
 800b646:	697b      	ldr	r3, [r7, #20]
 800b648:	621a      	str	r2, [r3, #32]
        CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800b64a:	697b      	ldr	r3, [r7, #20]
 800b64c:	2203      	movs	r2, #3
 800b64e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
    break;
 800b652:	e006      	b.n	800b662 <CDC_ProcessReception+0xac>
        CDC_Handle->data_rx_state = CDC_IDLE;
 800b654:	697b      	ldr	r3, [r7, #20]
 800b656:	2200      	movs	r2, #0
 800b658:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
        USBH_CDC_ReceiveCallback(phost);
 800b65c:	6878      	ldr	r0, [r7, #4]
 800b65e:	f000 f80f 	bl	800b680 <USBH_CDC_ReceiveCallback>
    break;
 800b662:	bf00      	nop
  }
}
 800b664:	bf00      	nop
 800b666:	3718      	adds	r7, #24
 800b668:	46bd      	mov	sp, r7
 800b66a:	bd80      	pop	{r7, pc}

0800b66c <USBH_CDC_TransmitCallback>:
* @brief  The function informs user that data have been received
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800b66c:	b480      	push	{r7}
 800b66e:	b083      	sub	sp, #12
 800b670:	af00      	add	r7, sp, #0
 800b672:	6078      	str	r0, [r7, #4]

}
 800b674:	bf00      	nop
 800b676:	370c      	adds	r7, #12
 800b678:	46bd      	mov	sp, r7
 800b67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b67e:	4770      	bx	lr

0800b680 <USBH_CDC_ReceiveCallback>:
* @brief  The function informs user that data have been sent
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800b680:	b480      	push	{r7}
 800b682:	b083      	sub	sp, #12
 800b684:	af00      	add	r7, sp, #0
 800b686:	6078      	str	r0, [r7, #4]

}
 800b688:	bf00      	nop
 800b68a:	370c      	adds	r7, #12
 800b68c:	46bd      	mov	sp, r7
 800b68e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b692:	4770      	bx	lr

0800b694 <USBH_CDC_LineCodingChanged>:
* @brief  The function informs user that Settings have been changed
*  @param  pdev: Selected device
* @retval None
*/
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800b694:	b480      	push	{r7}
 800b696:	b083      	sub	sp, #12
 800b698:	af00      	add	r7, sp, #0
 800b69a:	6078      	str	r0, [r7, #4]

}
 800b69c:	bf00      	nop
 800b69e:	370c      	adds	r7, #12
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a6:	4770      	bx	lr

0800b6a8 <USBH_Init>:
  * @param  phost: Host Handle
  * @param  pUsrFunc: User Callback
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost, void (*pUsrFunc)(USBH_HandleTypeDef *phost, uint8_t id), uint8_t id)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b084      	sub	sp, #16
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	60f8      	str	r0, [r7, #12]
 800b6b0:	60b9      	str	r1, [r7, #8]
 800b6b2:	4613      	mov	r3, r2
 800b6b4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(phost == NULL)
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	2b00      	cmp	r3, #0
 800b6ba:	d101      	bne.n	800b6c0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800b6bc:	2302      	movs	r3, #2
 800b6be:	e019      	b.n	800b6f4 <USBH_Init+0x4c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	79fa      	ldrb	r2, [r7, #7]
 800b6c4:	f883 23c0 	strb.w	r2, [r3, #960]	; 0x3c0

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	f8c3 2378 	str.w	r2, [r3, #888]	; 0x378
  phost->ClassNumber = 0U;
 800b6d0:	68fb      	ldr	r3, [r7, #12]
 800b6d2:	2200      	movs	r2, #0
 800b6d4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800b6d8:	68f8      	ldr	r0, [r7, #12]
 800b6da:	f000 f80f 	bl	800b6fc <DeInitStateMachine>

  /* Assign User process */
  if(pUsrFunc != NULL)
 800b6de:	68bb      	ldr	r3, [r7, #8]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d003      	beq.n	800b6ec <USBH_Init+0x44>
  {
    phost->pUser = pUsrFunc;
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	68ba      	ldr	r2, [r7, #8]
 800b6e8:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800b6ec:	68f8      	ldr	r0, [r7, #12]
 800b6ee:	f000 fda5 	bl	800c23c <USBH_LL_Init>

  return USBH_OK;
 800b6f2:	2300      	movs	r3, #0
}
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	3710      	adds	r7, #16
 800b6f8:	46bd      	mov	sp, r7
 800b6fa:	bd80      	pop	{r7, pc}

0800b6fc <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef  DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b085      	sub	sp, #20
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800b704:	2300      	movs	r3, #0
 800b706:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800b708:	e008      	b.n	800b71c <DeInitStateMachine+0x20>
  {
    phost->Pipes[i] = 0U;
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	68fa      	ldr	r2, [r7, #12]
 800b70e:	32e0      	adds	r2, #224	; 0xe0
 800b710:	2100      	movs	r1, #0
 800b712:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for ( ; i < USBH_MAX_PIPES_NBR; i++)
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	3301      	adds	r3, #1
 800b71a:	60fb      	str	r3, [r7, #12]
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	2b0e      	cmp	r3, #14
 800b720:	d9f3      	bls.n	800b70a <DeInitStateMachine+0xe>
  }

  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800b722:	2300      	movs	r3, #0
 800b724:	60fb      	str	r3, [r7, #12]
 800b726:	e009      	b.n	800b73c <DeInitStateMachine+0x40>
  {
    phost->device.Data[i] = 0U;
 800b728:	687a      	ldr	r2, [r7, #4]
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	4413      	add	r3, r2
 800b72e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800b732:	2200      	movs	r2, #0
 800b734:	701a      	strb	r2, [r3, #0]
  for(i = 0U; i< USBH_MAX_DATA_BUFFER; i++)
 800b736:	68fb      	ldr	r3, [r7, #12]
 800b738:	3301      	adds	r3, #1
 800b73a:	60fb      	str	r3, [r7, #12]
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b742:	d3f1      	bcc.n	800b728 <DeInitStateMachine+0x2c>
  }

  phost->gState = HOST_IDLE;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2200      	movs	r2, #0
 800b748:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	2200      	movs	r2, #0
 800b74e:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	2201      	movs	r2, #1
 800b754:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	2200      	movs	r2, #0
 800b75a:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc

  phost->Control.state = CTRL_SETUP;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	2201      	movs	r2, #1
 800b762:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	2240      	movs	r2, #64	; 0x40
 800b768:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	2200      	movs	r2, #0
 800b76e:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2200      	movs	r2, #0
 800b774:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed   = USBH_SPEED_FULL;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2201      	movs	r2, #1
 800b77c:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

  return USBH_OK;
 800b780:	2300      	movs	r3, #0
}
 800b782:	4618      	mov	r0, r3
 800b784:	3714      	adds	r7, #20
 800b786:	46bd      	mov	sp, r7
 800b788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b78c:	4770      	bx	lr

0800b78e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800b78e:	b480      	push	{r7}
 800b790:	b085      	sub	sp, #20
 800b792:	af00      	add	r7, sp, #0
 800b794:	6078      	str	r0, [r7, #4]
 800b796:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef   status = USBH_OK;
 800b798:	2300      	movs	r3, #0
 800b79a:	73fb      	strb	r3, [r7, #15]

  if(pclass != 0)
 800b79c:	683b      	ldr	r3, [r7, #0]
 800b79e:	2b00      	cmp	r3, #0
 800b7a0:	d017      	beq.n	800b7d2 <USBH_RegisterClass+0x44>
  {
    if(phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	d10f      	bne.n	800b7cc <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800b7b2:	1c59      	adds	r1, r3, #1
 800b7b4:	687a      	ldr	r2, [r7, #4]
 800b7b6:	f8c2 137c 	str.w	r1, [r2, #892]	; 0x37c
 800b7ba:	687a      	ldr	r2, [r7, #4]
 800b7bc:	33dc      	adds	r3, #220	; 0xdc
 800b7be:	009b      	lsls	r3, r3, #2
 800b7c0:	4413      	add	r3, r2
 800b7c2:	683a      	ldr	r2, [r7, #0]
 800b7c4:	605a      	str	r2, [r3, #4]
      status = USBH_OK;
 800b7c6:	2300      	movs	r3, #0
 800b7c8:	73fb      	strb	r3, [r7, #15]
 800b7ca:	e004      	b.n	800b7d6 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800b7cc:	2302      	movs	r3, #2
 800b7ce:	73fb      	strb	r3, [r7, #15]
 800b7d0:	e001      	b.n	800b7d6 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800b7d2:	2302      	movs	r3, #2
 800b7d4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800b7d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7d8:	4618      	mov	r0, r3
 800b7da:	3714      	adds	r7, #20
 800b7dc:	46bd      	mov	sp, r7
 800b7de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e2:	4770      	bx	lr

0800b7e4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800b7e4:	b480      	push	{r7}
 800b7e6:	b085      	sub	sp, #20
 800b7e8:	af00      	add	r7, sp, #0
 800b7ea:	6078      	str	r0, [r7, #4]
 800b7ec:	460b      	mov	r3, r1
 800b7ee:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef   status = USBH_OK;
 800b7f0:	2300      	movs	r3, #0
 800b7f2:	73fb      	strb	r3, [r7, #15]

  if(interface < phost->device.CfgDesc.bNumInterfaces)
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f893 3338 	ldrb.w	r3, [r3, #824]	; 0x338
 800b7fa:	78fa      	ldrb	r2, [r7, #3]
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d204      	bcs.n	800b80a <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800b800:	687b      	ldr	r3, [r7, #4]
 800b802:	78fa      	ldrb	r2, [r7, #3]
 800b804:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
 800b808:	e001      	b.n	800b80e <USBH_SelectInterface+0x2a>
    USBH_UsrLog ("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol );
  }
  else
  {
    USBH_ErrLog ("Cannot Select This Interface.");
    status = USBH_FAIL;
 800b80a:	2302      	movs	r3, #2
 800b80c:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800b80e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b810:	4618      	mov	r0, r3
 800b812:	3714      	adds	r7, #20
 800b814:	46bd      	mov	sp, r7
 800b816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81a:	4770      	bx	lr

0800b81c <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800b81c:	b480      	push	{r7}
 800b81e:	b087      	sub	sp, #28
 800b820:	af00      	add	r7, sp, #0
 800b822:	6078      	str	r0, [r7, #4]
 800b824:	4608      	mov	r0, r1
 800b826:	4611      	mov	r1, r2
 800b828:	461a      	mov	r2, r3
 800b82a:	4603      	mov	r3, r0
 800b82c:	70fb      	strb	r3, [r7, #3]
 800b82e:	460b      	mov	r3, r1
 800b830:	70bb      	strb	r3, [r7, #2]
 800b832:	4613      	mov	r3, r2
 800b834:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_CfgDescTypeDef          *pcfg ;
  uint8_t                        if_ix = 0U;
 800b836:	2300      	movs	r3, #0
 800b838:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800b83a:	2300      	movs	r3, #0
 800b83c:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	f503 734d 	add.w	r3, r3, #820	; 0x334
 800b844:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b846:	e025      	b.n	800b894 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800b848:	7dfb      	ldrb	r3, [r7, #23]
 800b84a:	221a      	movs	r2, #26
 800b84c:	fb02 f303 	mul.w	r3, r2, r3
 800b850:	3308      	adds	r3, #8
 800b852:	68fa      	ldr	r2, [r7, #12]
 800b854:	4413      	add	r3, r2
 800b856:	3302      	adds	r3, #2
 800b858:	613b      	str	r3, [r7, #16]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800b85a:	693b      	ldr	r3, [r7, #16]
 800b85c:	795b      	ldrb	r3, [r3, #5]
 800b85e:	78fa      	ldrb	r2, [r7, #3]
 800b860:	429a      	cmp	r2, r3
 800b862:	d002      	beq.n	800b86a <USBH_FindInterface+0x4e>
 800b864:	78fb      	ldrb	r3, [r7, #3]
 800b866:	2bff      	cmp	r3, #255	; 0xff
 800b868:	d111      	bne.n	800b88e <USBH_FindInterface+0x72>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b86a:	693b      	ldr	r3, [r7, #16]
 800b86c:	799b      	ldrb	r3, [r3, #6]
    if(((pif->bInterfaceClass == Class) || (Class == 0xFFU))&&
 800b86e:	78ba      	ldrb	r2, [r7, #2]
 800b870:	429a      	cmp	r2, r3
 800b872:	d002      	beq.n	800b87a <USBH_FindInterface+0x5e>
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b874:	78bb      	ldrb	r3, [r7, #2]
 800b876:	2bff      	cmp	r3, #255	; 0xff
 800b878:	d109      	bne.n	800b88e <USBH_FindInterface+0x72>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b87a:	693b      	ldr	r3, [r7, #16]
 800b87c:	79db      	ldrb	r3, [r3, #7]
       ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU))&&
 800b87e:	787a      	ldrb	r2, [r7, #1]
 800b880:	429a      	cmp	r2, r3
 800b882:	d002      	beq.n	800b88a <USBH_FindInterface+0x6e>
         ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800b884:	787b      	ldrb	r3, [r7, #1]
 800b886:	2bff      	cmp	r3, #255	; 0xff
 800b888:	d101      	bne.n	800b88e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800b88a:	7dfb      	ldrb	r3, [r7, #23]
 800b88c:	e006      	b.n	800b89c <USBH_FindInterface+0x80>
    }
    if_ix++;
 800b88e:	7dfb      	ldrb	r3, [r7, #23]
 800b890:	3301      	adds	r3, #1
 800b892:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800b894:	7dfb      	ldrb	r3, [r7, #23]
 800b896:	2b01      	cmp	r3, #1
 800b898:	d9d6      	bls.n	800b848 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800b89a:	23ff      	movs	r3, #255	; 0xff
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	371c      	adds	r7, #28
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a6:	4770      	bx	lr

0800b8a8 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start  (USBH_HandleTypeDef *phost)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b082      	sub	sp, #8
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f000 fcff 	bl	800c2b4 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS (phost, TRUE);
 800b8b6:	2101      	movs	r1, #1
 800b8b8:	6878      	ldr	r0, [r7, #4]
 800b8ba:	f000 fdd6 	bl	800c46a <USBH_LL_DriverVBUS>

  return USBH_OK;
 800b8be:	2300      	movs	r3, #0
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3708      	adds	r7, #8
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}

0800b8c8 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer  (USBH_HandleTypeDef *phost, uint32_t time)
{
 800b8c8:	b480      	push	{r7}
 800b8ca:	b083      	sub	sp, #12
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
 800b8d0:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	683a      	ldr	r2, [r7, #0]
 800b8d6:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
}
 800b8da:	bf00      	nop
 800b8dc:	370c      	adds	r7, #12
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e4:	4770      	bx	lr

0800b8e6 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer  (USBH_HandleTypeDef *phost)
{
 800b8e6:	b580      	push	{r7, lr}
 800b8e8:	b082      	sub	sp, #8
 800b8ea:	af00      	add	r7, sp, #0
 800b8ec:	6078      	str	r0, [r7, #4]
  phost->Timer ++;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800b8f4:	1c5a      	adds	r2, r3, #1
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	f8c3 23bc 	str.w	r2, [r3, #956]	; 0x3bc
  USBH_HandleSof(phost);
 800b8fc:	6878      	ldr	r0, [r7, #4]
 800b8fe:	f000 f804 	bl	800b90a <USBH_HandleSof>
}
 800b902:	bf00      	nop
 800b904:	3708      	adds	r7, #8
 800b906:	46bd      	mov	sp, r7
 800b908:	bd80      	pop	{r7, pc}

0800b90a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof  (USBH_HandleTypeDef *phost)
{
 800b90a:	b580      	push	{r7, lr}
 800b90c:	b082      	sub	sp, #8
 800b90e:	af00      	add	r7, sp, #0
 800b910:	6078      	str	r0, [r7, #4]
  if((phost->gState == HOST_CLASS)&&(phost->pActiveClass != NULL))
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	781b      	ldrb	r3, [r3, #0]
 800b916:	b2db      	uxtb	r3, r3
 800b918:	2b0b      	cmp	r3, #11
 800b91a:	d10a      	bne.n	800b932 <USBH_HandleSof+0x28>
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b922:	2b00      	cmp	r3, #0
 800b924:	d005      	beq.n	800b932 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f8d3 3378 	ldr.w	r3, [r3, #888]	; 0x378
 800b92c:	699b      	ldr	r3, [r3, #24]
 800b92e:	6878      	ldr	r0, [r7, #4]
 800b930:	4798      	blx	r3
  }
}
 800b932:	bf00      	nop
 800b934:	3708      	adds	r7, #8
 800b936:	46bd      	mov	sp, r7
 800b938:	bd80      	pop	{r7, pc}

0800b93a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled (USBH_HandleTypeDef *phost)
{
 800b93a:	b480      	push	{r7}
 800b93c:	b083      	sub	sp, #12
 800b93e:	af00      	add	r7, sp, #0
 800b940:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2201      	movs	r2, #1
 800b946:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b94a:	bf00      	nop
}
 800b94c:	370c      	adds	r7, #12
 800b94e:	46bd      	mov	sp, r7
 800b950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b954:	4770      	bx	lr

0800b956 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled (USBH_HandleTypeDef *phost)
{
 800b956:	b480      	push	{r7}
 800b958:	b083      	sub	sp, #12
 800b95a:	af00      	add	r7, sp, #0
 800b95c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2200      	movs	r2, #0
 800b962:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f

  return;
 800b966:	bf00      	nop
}
 800b968:	370c      	adds	r7, #12
 800b96a:	46bd      	mov	sp, r7
 800b96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b970:	4770      	bx	lr

0800b972 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect (USBH_HandleTypeDef *phost)
{
 800b972:	b580      	push	{r7, lr}
 800b974:	b082      	sub	sp, #8
 800b976:	af00      	add	r7, sp, #0
 800b978:	6078      	str	r0, [r7, #4]
  if(phost->gState == HOST_IDLE )
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	781b      	ldrb	r3, [r3, #0]
 800b97e:	b2db      	uxtb	r3, r3
 800b980:	2b00      	cmp	r3, #0
 800b982:	d10f      	bne.n	800b9a4 <USBH_LL_Connect+0x32>
  {
    phost->device.is_connected = 1U;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2201      	movs	r2, #1
 800b988:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

    if(phost->pUser != NULL)
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b992:	2b00      	cmp	r3, #0
 800b994:	d00e      	beq.n	800b9b4 <USBH_LL_Connect+0x42>
    {
      phost->pUser(phost, HOST_USER_CONNECTION);
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b99c:	2104      	movs	r1, #4
 800b99e:	6878      	ldr	r0, [r7, #4]
 800b9a0:	4798      	blx	r3
 800b9a2:	e007      	b.n	800b9b4 <USBH_LL_Connect+0x42>
    }
  }
  else
  {
    if (phost->device.PortEnabled == 1U)
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800b9aa:	2b01      	cmp	r3, #1
 800b9ac:	d102      	bne.n	800b9b4 <USBH_LL_Connect+0x42>
    {
      phost->gState = HOST_DEV_ATTACHED;
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	2202      	movs	r2, #2
 800b9b2:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800b9b4:	2300      	movs	r3, #0
}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	3708      	adds	r7, #8
 800b9ba:	46bd      	mov	sp, r7
 800b9bc:	bd80      	pop	{r7, pc}

0800b9be <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect  (USBH_HandleTypeDef *phost)
{
 800b9be:	b580      	push	{r7, lr}
 800b9c0:	b082      	sub	sp, #8
 800b9c2:	af00      	add	r7, sp, #0
 800b9c4:	6078      	str	r0, [r7, #4]
  /*Stop Host */
  USBH_LL_Stop(phost);
 800b9c6:	6878      	ldr	r0, [r7, #4]
 800b9c8:	f000 fc8f 	bl	800c2ea <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe  (phost, phost->Control.pipe_in);
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	791b      	ldrb	r3, [r3, #4]
 800b9d0:	4619      	mov	r1, r3
 800b9d2:	6878      	ldr	r0, [r7, #4]
 800b9d4:	f000 fae5 	bl	800bfa2 <USBH_FreePipe>
  USBH_FreePipe  (phost, phost->Control.pipe_out);
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	795b      	ldrb	r3, [r3, #5]
 800b9dc:	4619      	mov	r1, r3
 800b9de:	6878      	ldr	r0, [r7, #4]
 800b9e0:	f000 fadf 	bl	800bfa2 <USBH_FreePipe>

  phost->device.is_connected = 0U;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  if(phost->pUser != NULL)
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b9f2:	2b00      	cmp	r3, #0
 800b9f4:	d005      	beq.n	800ba02 <USBH_LL_Disconnect+0x44>
  {
    phost->pUser(phost, HOST_USER_DISCONNECTION);
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800b9fc:	2105      	movs	r1, #5
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	4798      	blx	r3
  }
  USBH_UsrLog("USB Device disconnected");

  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800ba02:	6878      	ldr	r0, [r7, #4]
 800ba04:	f000 fc56 	bl	800c2b4 <USBH_LL_Start>

  phost->gState = HOST_DEV_DISCONNECTED;
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2203      	movs	r2, #3
 800ba0c:	701a      	strb	r2, [r3, #0]
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800ba0e:	2300      	movs	r3, #0
}
 800ba10:	4618      	mov	r0, r3
 800ba12:	3708      	adds	r7, #8
 800ba14:	46bd      	mov	sp, r7
 800ba16:	bd80      	pop	{r7, pc}

0800ba18 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800ba18:	b580      	push	{r7, lr}
 800ba1a:	b082      	sub	sp, #8
 800ba1c:	af00      	add	r7, sp, #0
 800ba1e:	6078      	str	r0, [r7, #4]
 800ba20:	460b      	mov	r3, r1
 800ba22:	70fb      	strb	r3, [r7, #3]
  if(phost->RequestState == CMD_SEND)
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	789b      	ldrb	r3, [r3, #2]
 800ba28:	2b01      	cmp	r3, #1
 800ba2a:	d10f      	bne.n	800ba4c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2202      	movs	r2, #2
 800ba30:	741a      	strb	r2, [r3, #16]
                                                   | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	2201      	movs	r2, #1
 800ba36:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	2200      	movs	r2, #0
 800ba3c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800ba3e:	78fb      	ldrb	r3, [r7, #3]
 800ba40:	b29a      	uxth	r2, r3
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	2200      	movs	r2, #0
 800ba4a:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U , 0U);
 800ba4c:	2200      	movs	r2, #0
 800ba4e:	2100      	movs	r1, #0
 800ba50:	6878      	ldr	r0, [r7, #4]
 800ba52:	f000 f805 	bl	800ba60 <USBH_CtlReq>
 800ba56:	4603      	mov	r3, r0
}
 800ba58:	4618      	mov	r0, r3
 800ba5a:	3708      	adds	r7, #8
 800ba5c:	46bd      	mov	sp, r7
 800ba5e:	bd80      	pop	{r7, pc}

0800ba60 <USBH_CtlReq>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq     (USBH_HandleTypeDef *phost,
                             uint8_t             *buff,
                             uint16_t            length)
{
 800ba60:	b580      	push	{r7, lr}
 800ba62:	b086      	sub	sp, #24
 800ba64:	af00      	add	r7, sp, #0
 800ba66:	60f8      	str	r0, [r7, #12]
 800ba68:	60b9      	str	r1, [r7, #8]
 800ba6a:	4613      	mov	r3, r2
 800ba6c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800ba6e:	2301      	movs	r3, #1
 800ba70:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	789b      	ldrb	r3, [r3, #2]
 800ba76:	2b01      	cmp	r3, #1
 800ba78:	d002      	beq.n	800ba80 <USBH_CtlReq+0x20>
 800ba7a:	2b02      	cmp	r3, #2
 800ba7c:	d00f      	beq.n	800ba9e <USBH_CtlReq+0x3e>
      }
    }
    break;

  default:
    break;
 800ba7e:	e034      	b.n	800baea <USBH_CtlReq+0x8a>
    phost->Control.buff = buff;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	68ba      	ldr	r2, [r7, #8]
 800ba84:	609a      	str	r2, [r3, #8]
    phost->Control.length = length;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	88fa      	ldrh	r2, [r7, #6]
 800ba8a:	819a      	strh	r2, [r3, #12]
    phost->Control.state = CTRL_SETUP;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	2201      	movs	r2, #1
 800ba90:	761a      	strb	r2, [r3, #24]
    phost->RequestState = CMD_WAIT;
 800ba92:	68fb      	ldr	r3, [r7, #12]
 800ba94:	2202      	movs	r2, #2
 800ba96:	709a      	strb	r2, [r3, #2]
    status = USBH_BUSY;
 800ba98:	2301      	movs	r3, #1
 800ba9a:	75fb      	strb	r3, [r7, #23]
    break;
 800ba9c:	e025      	b.n	800baea <USBH_CtlReq+0x8a>
    status = USBH_HandleControl(phost);
 800ba9e:	68f8      	ldr	r0, [r7, #12]
 800baa0:	f000 f828 	bl	800baf4 <USBH_HandleControl>
 800baa4:	4603      	mov	r3, r0
 800baa6:	75fb      	strb	r3, [r7, #23]
    if (status == USBH_OK)
 800baa8:	7dfb      	ldrb	r3, [r7, #23]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d108      	bne.n	800bac0 <USBH_CtlReq+0x60>
      phost->RequestState = CMD_SEND;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	2201      	movs	r2, #1
 800bab2:	709a      	strb	r2, [r3, #2]
      phost->Control.state =CTRL_IDLE;
 800bab4:	68fb      	ldr	r3, [r7, #12]
 800bab6:	2200      	movs	r2, #0
 800bab8:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800baba:	2300      	movs	r3, #0
 800babc:	75fb      	strb	r3, [r7, #23]
    break;
 800babe:	e013      	b.n	800bae8 <USBH_CtlReq+0x88>
    else if (status == USBH_NOT_SUPPORTED)
 800bac0:	7dfb      	ldrb	r3, [r7, #23]
 800bac2:	2b03      	cmp	r3, #3
 800bac4:	d108      	bne.n	800bad8 <USBH_CtlReq+0x78>
      phost->RequestState = CMD_SEND;
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	2201      	movs	r2, #1
 800baca:	709a      	strb	r2, [r3, #2]
      phost->Control.state = CTRL_IDLE;
 800bacc:	68fb      	ldr	r3, [r7, #12]
 800bace:	2200      	movs	r2, #0
 800bad0:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800bad2:	2303      	movs	r3, #3
 800bad4:	75fb      	strb	r3, [r7, #23]
    break;
 800bad6:	e007      	b.n	800bae8 <USBH_CtlReq+0x88>
      if (status == USBH_FAIL)
 800bad8:	7dfb      	ldrb	r3, [r7, #23]
 800bada:	2b02      	cmp	r3, #2
 800badc:	d104      	bne.n	800bae8 <USBH_CtlReq+0x88>
        phost->RequestState = CMD_SEND;
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	2201      	movs	r2, #1
 800bae2:	709a      	strb	r2, [r3, #2]
        status = USBH_FAIL;
 800bae4:	2302      	movs	r3, #2
 800bae6:	75fb      	strb	r3, [r7, #23]
    break;
 800bae8:	bf00      	nop
  }
  return status;
 800baea:	7dfb      	ldrb	r3, [r7, #23]
}
 800baec:	4618      	mov	r0, r3
 800baee:	3718      	adds	r7, #24
 800baf0:	46bd      	mov	sp, r7
 800baf2:	bd80      	pop	{r7, pc}

0800baf4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl (USBH_HandleTypeDef *phost)
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b086      	sub	sp, #24
 800baf8:	af02      	add	r7, sp, #8
 800bafa:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800bafc:	2301      	movs	r3, #1
 800bafe:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800bb00:	2300      	movs	r3, #0
 800bb02:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	7e1b      	ldrb	r3, [r3, #24]
 800bb08:	3b01      	subs	r3, #1
 800bb0a:	2b0a      	cmp	r3, #10
 800bb0c:	f200 814c 	bhi.w	800bda8 <USBH_HandleControl+0x2b4>
 800bb10:	a201      	add	r2, pc, #4	; (adr r2, 800bb18 <USBH_HandleControl+0x24>)
 800bb12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb16:	bf00      	nop
 800bb18:	0800bb45 	.word	0x0800bb45
 800bb1c:	0800bb5f 	.word	0x0800bb5f
 800bb20:	0800bbc9 	.word	0x0800bbc9
 800bb24:	0800bbef 	.word	0x0800bbef
 800bb28:	0800bc27 	.word	0x0800bc27
 800bb2c:	0800bc53 	.word	0x0800bc53
 800bb30:	0800bca5 	.word	0x0800bca5
 800bb34:	0800bcc7 	.word	0x0800bcc7
 800bb38:	0800bd03 	.word	0x0800bd03
 800bb3c:	0800bd2b 	.word	0x0800bd2b
 800bb40:	0800bd69 	.word	0x0800bd69
  {
  case CTRL_SETUP:
    /* send a SETUP packet */
    USBH_CtlSendSetup (phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	f103 0110 	add.w	r1, r3, #16
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	795b      	ldrb	r3, [r3, #5]
 800bb4e:	461a      	mov	r2, r3
 800bb50:	6878      	ldr	r0, [r7, #4]
 800bb52:	f000 f939 	bl	800bdc8 <USBH_CtlSendSetup>
	                     phost->Control.pipe_out);

    phost->Control.state = CTRL_SETUP_WAIT;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	2202      	movs	r2, #2
 800bb5a:	761a      	strb	r2, [r3, #24]
    break;
 800bb5c:	e12f      	b.n	800bdbe <USBH_HandleControl+0x2ca>

  case CTRL_SETUP_WAIT:

    URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	795b      	ldrb	r3, [r3, #5]
 800bb62:	4619      	mov	r1, r3
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f000 fc6d 	bl	800c444 <USBH_LL_GetURBState>
 800bb6a:	4603      	mov	r3, r0
 800bb6c:	73bb      	strb	r3, [r7, #14]
    /* case SETUP packet sent successfully */
    if(URB_Status == USBH_URB_DONE)
 800bb6e:	7bbb      	ldrb	r3, [r7, #14]
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	d11e      	bne.n	800bbb2 <USBH_HandleControl+0xbe>
    {
      direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	7c1b      	ldrb	r3, [r3, #16]
 800bb78:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800bb7c:	737b      	strb	r3, [r7, #13]

      /* check if there is a data stage */
      if (phost->Control.setup.b.wLength.w != 0U)
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	8adb      	ldrh	r3, [r3, #22]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d00a      	beq.n	800bb9c <USBH_HandleControl+0xa8>
      {
        if (direction == USB_D2H)
 800bb86:	7b7b      	ldrb	r3, [r7, #13]
 800bb88:	2b80      	cmp	r3, #128	; 0x80
 800bb8a:	d103      	bne.n	800bb94 <USBH_HandleControl+0xa0>
        {
          /* Data Direction is IN */
          phost->Control.state = CTRL_DATA_IN;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2203      	movs	r2, #3
 800bb90:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bb92:	e10b      	b.n	800bdac <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_DATA_OUT;
 800bb94:	687b      	ldr	r3, [r7, #4]
 800bb96:	2205      	movs	r2, #5
 800bb98:	761a      	strb	r2, [r3, #24]
    break;
 800bb9a:	e107      	b.n	800bdac <USBH_HandleControl+0x2b8>
        if (direction == USB_D2H)
 800bb9c:	7b7b      	ldrb	r3, [r7, #13]
 800bb9e:	2b80      	cmp	r3, #128	; 0x80
 800bba0:	d103      	bne.n	800bbaa <USBH_HandleControl+0xb6>
          phost->Control.state = CTRL_STATUS_OUT;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2209      	movs	r2, #9
 800bba6:	761a      	strb	r2, [r3, #24]
    break;
 800bba8:	e100      	b.n	800bdac <USBH_HandleControl+0x2b8>
          phost->Control.state = CTRL_STATUS_IN;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	2207      	movs	r2, #7
 800bbae:	761a      	strb	r2, [r3, #24]
    break;
 800bbb0:	e0fc      	b.n	800bdac <USBH_HandleControl+0x2b8>
      if((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800bbb2:	7bbb      	ldrb	r3, [r7, #14]
 800bbb4:	2b04      	cmp	r3, #4
 800bbb6:	d003      	beq.n	800bbc0 <USBH_HandleControl+0xcc>
 800bbb8:	7bbb      	ldrb	r3, [r7, #14]
 800bbba:	2b02      	cmp	r3, #2
 800bbbc:	f040 80f6 	bne.w	800bdac <USBH_HandleControl+0x2b8>
        phost->Control.state = CTRL_ERROR;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	220b      	movs	r2, #11
 800bbc4:	761a      	strb	r2, [r3, #24]
    break;
 800bbc6:	e0f1      	b.n	800bdac <USBH_HandleControl+0x2b8>

  case CTRL_DATA_IN:
    /* Issue an IN token */
    phost->Control.timer = (uint16_t)phost->Timer;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bbce:	b29a      	uxth	r2, r3
 800bbd0:	687b      	ldr	r3, [r7, #4]
 800bbd2:	81da      	strh	r2, [r3, #14]
    USBH_CtlReceiveData(phost,
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	6899      	ldr	r1, [r3, #8]
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	899a      	ldrh	r2, [r3, #12]
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	791b      	ldrb	r3, [r3, #4]
 800bbe0:	6878      	ldr	r0, [r7, #4]
 800bbe2:	f000 f930 	bl	800be46 <USBH_CtlReceiveData>
                        phost->Control.buff,
                        phost->Control.length,
                        phost->Control.pipe_in);

    phost->Control.state = CTRL_DATA_IN_WAIT;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	2204      	movs	r2, #4
 800bbea:	761a      	strb	r2, [r3, #24]
    break;
 800bbec:	e0e7      	b.n	800bdbe <USBH_HandleControl+0x2ca>

  case CTRL_DATA_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	791b      	ldrb	r3, [r3, #4]
 800bbf2:	4619      	mov	r1, r3
 800bbf4:	6878      	ldr	r0, [r7, #4]
 800bbf6:	f000 fc25 	bl	800c444 <USBH_LL_GetURBState>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	73bb      	strb	r3, [r7, #14]

    /* check is DATA packet transferred successfully */
    if  (URB_Status == USBH_URB_DONE)
 800bbfe:	7bbb      	ldrb	r3, [r7, #14]
 800bc00:	2b01      	cmp	r3, #1
 800bc02:	d102      	bne.n	800bc0a <USBH_HandleControl+0x116>
    {
      phost->Control.state = CTRL_STATUS_OUT;
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	2209      	movs	r2, #9
 800bc08:	761a      	strb	r2, [r3, #24]
#endif
#endif
    }

    /* manage error cases*/
    if  (URB_Status == USBH_URB_STALL)
 800bc0a:	7bbb      	ldrb	r3, [r7, #14]
 800bc0c:	2b05      	cmp	r3, #5
 800bc0e:	d102      	bne.n	800bc16 <USBH_HandleControl+0x122>
    {
      /* In stall case, return to previous machine state*/
      status = USBH_NOT_SUPPORTED;
 800bc10:	2303      	movs	r3, #3
 800bc12:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bc14:	e0cc      	b.n	800bdb0 <USBH_HandleControl+0x2bc>
      if (URB_Status == USBH_URB_ERROR)
 800bc16:	7bbb      	ldrb	r3, [r7, #14]
 800bc18:	2b04      	cmp	r3, #4
 800bc1a:	f040 80c9 	bne.w	800bdb0 <USBH_HandleControl+0x2bc>
        phost->Control.state = CTRL_ERROR;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	220b      	movs	r2, #11
 800bc22:	761a      	strb	r2, [r3, #24]
    break;
 800bc24:	e0c4      	b.n	800bdb0 <USBH_HandleControl+0x2bc>

  case CTRL_DATA_OUT:

    USBH_CtlSendData (phost,
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	6899      	ldr	r1, [r3, #8]
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	899a      	ldrh	r2, [r3, #12]
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	7958      	ldrb	r0, [r3, #5]
 800bc32:	2301      	movs	r3, #1
 800bc34:	9300      	str	r3, [sp, #0]
 800bc36:	4603      	mov	r3, r0
 800bc38:	6878      	ldr	r0, [r7, #4]
 800bc3a:	f000 f8df 	bl	800bdfc <USBH_CtlSendData>
                      phost->Control.buff,
                      phost->Control.length ,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bc44:	b29a      	uxth	r2, r3
 800bc46:	687b      	ldr	r3, [r7, #4]
 800bc48:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_DATA_OUT_WAIT;
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	2206      	movs	r2, #6
 800bc4e:	761a      	strb	r2, [r3, #24]
    break;
 800bc50:	e0b5      	b.n	800bdbe <USBH_HandleControl+0x2ca>

  case CTRL_DATA_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	795b      	ldrb	r3, [r3, #5]
 800bc56:	4619      	mov	r1, r3
 800bc58:	6878      	ldr	r0, [r7, #4]
 800bc5a:	f000 fbf3 	bl	800c444 <USBH_LL_GetURBState>
 800bc5e:	4603      	mov	r3, r0
 800bc60:	73bb      	strb	r3, [r7, #14]

    if  (URB_Status == USBH_URB_DONE)
 800bc62:	7bbb      	ldrb	r3, [r7, #14]
 800bc64:	2b01      	cmp	r3, #1
 800bc66:	d103      	bne.n	800bc70 <USBH_HandleControl+0x17c>
    { /* If the Setup Pkt is sent successful, then change the state */
      phost->Control.state = CTRL_STATUS_IN;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2207      	movs	r2, #7
 800bc6c:	761a      	strb	r2, [r3, #24]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bc6e:	e0a1      	b.n	800bdb4 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_STALL)
 800bc70:	7bbb      	ldrb	r3, [r7, #14]
 800bc72:	2b05      	cmp	r3, #5
 800bc74:	d105      	bne.n	800bc82 <USBH_HandleControl+0x18e>
      phost->Control.state = CTRL_STALLED;
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	220c      	movs	r2, #12
 800bc7a:	761a      	strb	r2, [r3, #24]
      status = USBH_NOT_SUPPORTED;
 800bc7c:	2303      	movs	r3, #3
 800bc7e:	73fb      	strb	r3, [r7, #15]
    break;
 800bc80:	e098      	b.n	800bdb4 <USBH_HandleControl+0x2c0>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800bc82:	7bbb      	ldrb	r3, [r7, #14]
 800bc84:	2b02      	cmp	r3, #2
 800bc86:	d103      	bne.n	800bc90 <USBH_HandleControl+0x19c>
      phost->Control.state = CTRL_DATA_OUT;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2205      	movs	r2, #5
 800bc8c:	761a      	strb	r2, [r3, #24]
    break;
 800bc8e:	e091      	b.n	800bdb4 <USBH_HandleControl+0x2c0>
      if (URB_Status == USBH_URB_ERROR)
 800bc90:	7bbb      	ldrb	r3, [r7, #14]
 800bc92:	2b04      	cmp	r3, #4
 800bc94:	f040 808e 	bne.w	800bdb4 <USBH_HandleControl+0x2c0>
        phost->Control.state = CTRL_ERROR;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	220b      	movs	r2, #11
 800bc9c:	761a      	strb	r2, [r3, #24]
        status = USBH_FAIL;
 800bc9e:	2302      	movs	r3, #2
 800bca0:	73fb      	strb	r3, [r7, #15]
    break;
 800bca2:	e087      	b.n	800bdb4 <USBH_HandleControl+0x2c0>


  case CTRL_STATUS_IN:
    /* Send 0 bytes out packet */
    USBH_CtlReceiveData (phost,
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	791b      	ldrb	r3, [r3, #4]
 800bca8:	2200      	movs	r2, #0
 800bcaa:	2100      	movs	r1, #0
 800bcac:	6878      	ldr	r0, [r7, #4]
 800bcae:	f000 f8ca 	bl	800be46 <USBH_CtlReceiveData>
                         0U,
                         0U,
                         phost->Control.pipe_in);
    phost->Control.timer = (uint16_t)phost->Timer;
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bcb8:	b29a      	uxth	r2, r3
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_IN_WAIT;
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	2208      	movs	r2, #8
 800bcc2:	761a      	strb	r2, [r3, #24]

    break;
 800bcc4:	e07b      	b.n	800bdbe <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_IN_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_in);
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	791b      	ldrb	r3, [r3, #4]
 800bcca:	4619      	mov	r1, r3
 800bccc:	6878      	ldr	r0, [r7, #4]
 800bcce:	f000 fbb9 	bl	800c444 <USBH_LL_GetURBState>
 800bcd2:	4603      	mov	r3, r0
 800bcd4:	73bb      	strb	r3, [r7, #14]

    if  ( URB_Status == USBH_URB_DONE)
 800bcd6:	7bbb      	ldrb	r3, [r7, #14]
 800bcd8:	2b01      	cmp	r3, #1
 800bcda:	d105      	bne.n	800bce8 <USBH_HandleControl+0x1f4>
    { /* Control transfers completed, Exit the State Machine */
      phost->Control.state = CTRL_COMPLETE;
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	220d      	movs	r2, #13
 800bce0:	761a      	strb	r2, [r3, #24]
      status = USBH_OK;
 800bce2:	2300      	movs	r3, #0
 800bce4:	73fb      	strb	r3, [r7, #15]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800bce6:	e067      	b.n	800bdb8 <USBH_HandleControl+0x2c4>
    else if (URB_Status == USBH_URB_ERROR)
 800bce8:	7bbb      	ldrb	r3, [r7, #14]
 800bcea:	2b04      	cmp	r3, #4
 800bcec:	d103      	bne.n	800bcf6 <USBH_HandleControl+0x202>
      phost->Control.state = CTRL_ERROR;
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	220b      	movs	r2, #11
 800bcf2:	761a      	strb	r2, [r3, #24]
    break;
 800bcf4:	e060      	b.n	800bdb8 <USBH_HandleControl+0x2c4>
      if(URB_Status == USBH_URB_STALL)
 800bcf6:	7bbb      	ldrb	r3, [r7, #14]
 800bcf8:	2b05      	cmp	r3, #5
 800bcfa:	d15d      	bne.n	800bdb8 <USBH_HandleControl+0x2c4>
        status = USBH_NOT_SUPPORTED;
 800bcfc:	2303      	movs	r3, #3
 800bcfe:	73fb      	strb	r3, [r7, #15]
    break;
 800bd00:	e05a      	b.n	800bdb8 <USBH_HandleControl+0x2c4>

  case CTRL_STATUS_OUT:
    USBH_CtlSendData (phost,
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	795a      	ldrb	r2, [r3, #5]
 800bd06:	2301      	movs	r3, #1
 800bd08:	9300      	str	r3, [sp, #0]
 800bd0a:	4613      	mov	r3, r2
 800bd0c:	2200      	movs	r2, #0
 800bd0e:	2100      	movs	r1, #0
 800bd10:	6878      	ldr	r0, [r7, #4]
 800bd12:	f000 f873 	bl	800bdfc <USBH_CtlSendData>
                      0U,
                      0U,
                      phost->Control.pipe_out,
                      1U);
     phost->Control.timer = (uint16_t)phost->Timer;
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	f8d3 33bc 	ldr.w	r3, [r3, #956]	; 0x3bc
 800bd1c:	b29a      	uxth	r2, r3
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	81da      	strh	r2, [r3, #14]
    phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	220a      	movs	r2, #10
 800bd26:	761a      	strb	r2, [r3, #24]
    break;
 800bd28:	e049      	b.n	800bdbe <USBH_HandleControl+0x2ca>

  case CTRL_STATUS_OUT_WAIT:

    URB_Status = USBH_LL_GetURBState(phost , phost->Control.pipe_out);
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	795b      	ldrb	r3, [r3, #5]
 800bd2e:	4619      	mov	r1, r3
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f000 fb87 	bl	800c444 <USBH_LL_GetURBState>
 800bd36:	4603      	mov	r3, r0
 800bd38:	73bb      	strb	r3, [r7, #14]
    if  (URB_Status == USBH_URB_DONE)
 800bd3a:	7bbb      	ldrb	r3, [r7, #14]
 800bd3c:	2b01      	cmp	r3, #1
 800bd3e:	d105      	bne.n	800bd4c <USBH_HandleControl+0x258>
    {
      status = USBH_OK;
 800bd40:	2300      	movs	r3, #0
 800bd42:	73fb      	strb	r3, [r7, #15]
      phost->Control.state = CTRL_COMPLETE;
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	220d      	movs	r2, #13
 800bd48:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

    }
    break;
 800bd4a:	e037      	b.n	800bdbc <USBH_HandleControl+0x2c8>
    else if  (URB_Status == USBH_URB_NOTREADY)
 800bd4c:	7bbb      	ldrb	r3, [r7, #14]
 800bd4e:	2b02      	cmp	r3, #2
 800bd50:	d103      	bne.n	800bd5a <USBH_HandleControl+0x266>
      phost->Control.state = CTRL_STATUS_OUT;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	2209      	movs	r2, #9
 800bd56:	761a      	strb	r2, [r3, #24]
    break;
 800bd58:	e030      	b.n	800bdbc <USBH_HandleControl+0x2c8>
      if (URB_Status == USBH_URB_ERROR)
 800bd5a:	7bbb      	ldrb	r3, [r7, #14]
 800bd5c:	2b04      	cmp	r3, #4
 800bd5e:	d12d      	bne.n	800bdbc <USBH_HandleControl+0x2c8>
        phost->Control.state = CTRL_ERROR;
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	220b      	movs	r2, #11
 800bd64:	761a      	strb	r2, [r3, #24]
    break;
 800bd66:	e029      	b.n	800bdbc <USBH_HandleControl+0x2c8>
    PID; i.e., recovery actions via some other pipe are not required for control
    endpoints. For the Default Control Pipe, a device reset will ultimately be
    required to clear the halt or error condition if the next Setup PID is not
    accepted.
    */
    if (++ phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	7e5b      	ldrb	r3, [r3, #25]
 800bd6c:	3301      	adds	r3, #1
 800bd6e:	b2da      	uxtb	r2, r3
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	765a      	strb	r2, [r3, #25]
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	7e5b      	ldrb	r3, [r3, #25]
 800bd78:	2b02      	cmp	r3, #2
 800bd7a:	d809      	bhi.n	800bd90 <USBH_HandleControl+0x29c>
    {
      /* try to recover control */
      USBH_LL_Stop(phost);
 800bd7c:	6878      	ldr	r0, [r7, #4]
 800bd7e:	f000 fab4 	bl	800c2ea <USBH_LL_Stop>

      /* Do the transmission again, starting from SETUP Packet */
      phost->Control.state = CTRL_SETUP;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	2201      	movs	r2, #1
 800bd86:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_SEND;
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	2201      	movs	r2, #1
 800bd8c:	709a      	strb	r2, [r3, #2]
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
      phost->Control.errorcount = 0U;
      USBH_ErrLog("Control error");
      status = USBH_FAIL;
    }
    break;
 800bd8e:	e016      	b.n	800bdbe <USBH_HandleControl+0x2ca>
      phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800bd96:	2106      	movs	r1, #6
 800bd98:	6878      	ldr	r0, [r7, #4]
 800bd9a:	4798      	blx	r3
      phost->Control.errorcount = 0U;
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2200      	movs	r2, #0
 800bda0:	765a      	strb	r2, [r3, #25]
      status = USBH_FAIL;
 800bda2:	2302      	movs	r3, #2
 800bda4:	73fb      	strb	r3, [r7, #15]
    break;
 800bda6:	e00a      	b.n	800bdbe <USBH_HandleControl+0x2ca>

  default:
    break;
 800bda8:	bf00      	nop
 800bdaa:	e008      	b.n	800bdbe <USBH_HandleControl+0x2ca>
    break;
 800bdac:	bf00      	nop
 800bdae:	e006      	b.n	800bdbe <USBH_HandleControl+0x2ca>
    break;
 800bdb0:	bf00      	nop
 800bdb2:	e004      	b.n	800bdbe <USBH_HandleControl+0x2ca>
    break;
 800bdb4:	bf00      	nop
 800bdb6:	e002      	b.n	800bdbe <USBH_HandleControl+0x2ca>
    break;
 800bdb8:	bf00      	nop
 800bdba:	e000      	b.n	800bdbe <USBH_HandleControl+0x2ca>
    break;
 800bdbc:	bf00      	nop
  }
  return status;
 800bdbe:	7bfb      	ldrb	r3, [r7, #15]
}
 800bdc0:	4618      	mov	r0, r3
 800bdc2:	3710      	adds	r7, #16
 800bdc4:	46bd      	mov	sp, r7
 800bdc6:	bd80      	pop	{r7, pc}

0800bdc8 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint8_t pipe_num)
{
 800bdc8:	b580      	push	{r7, lr}
 800bdca:	b088      	sub	sp, #32
 800bdcc:	af04      	add	r7, sp, #16
 800bdce:	60f8      	str	r0, [r7, #12]
 800bdd0:	60b9      	str	r1, [r7, #8]
 800bdd2:	4613      	mov	r3, r2
 800bdd4:	71fb      	strb	r3, [r7, #7]

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bdd6:	79f9      	ldrb	r1, [r7, #7]
 800bdd8:	2300      	movs	r3, #0
 800bdda:	9303      	str	r3, [sp, #12]
 800bddc:	2308      	movs	r3, #8
 800bdde:	9302      	str	r3, [sp, #8]
 800bde0:	68bb      	ldr	r3, [r7, #8]
 800bde2:	9301      	str	r3, [sp, #4]
 800bde4:	2300      	movs	r3, #0
 800bde6:	9300      	str	r3, [sp, #0]
 800bde8:	2300      	movs	r3, #0
 800bdea:	2200      	movs	r2, #0
 800bdec:	68f8      	ldr	r0, [r7, #12]
 800bdee:	f000 faf8 	bl	800c3e2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800bdf2:	2300      	movs	r3, #0
}
 800bdf4:	4618      	mov	r0, r3
 800bdf6:	3710      	adds	r7, #16
 800bdf8:	46bd      	mov	sp, r7
 800bdfa:	bd80      	pop	{r7, pc}

0800bdfc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping )
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b088      	sub	sp, #32
 800be00:	af04      	add	r7, sp, #16
 800be02:	60f8      	str	r0, [r7, #12]
 800be04:	60b9      	str	r1, [r7, #8]
 800be06:	4611      	mov	r1, r2
 800be08:	461a      	mov	r2, r3
 800be0a:	460b      	mov	r3, r1
 800be0c:	80fb      	strh	r3, [r7, #6]
 800be0e:	4613      	mov	r3, r2
 800be10:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d001      	beq.n	800be20 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800be1c:	2300      	movs	r3, #0
 800be1e:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800be20:	7979      	ldrb	r1, [r7, #5]
 800be22:	7e3b      	ldrb	r3, [r7, #24]
 800be24:	9303      	str	r3, [sp, #12]
 800be26:	88fb      	ldrh	r3, [r7, #6]
 800be28:	9302      	str	r3, [sp, #8]
 800be2a:	68bb      	ldr	r3, [r7, #8]
 800be2c:	9301      	str	r3, [sp, #4]
 800be2e:	2301      	movs	r3, #1
 800be30:	9300      	str	r3, [sp, #0]
 800be32:	2300      	movs	r3, #0
 800be34:	2200      	movs	r2, #0
 800be36:	68f8      	ldr	r0, [r7, #12]
 800be38:	f000 fad3 	bl	800c3e2 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800be3c:	2300      	movs	r3, #0
}
 800be3e:	4618      	mov	r0, r3
 800be40:	3710      	adds	r7, #16
 800be42:	46bd      	mov	sp, r7
 800be44:	bd80      	pop	{r7, pc}

0800be46 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t* buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800be46:	b580      	push	{r7, lr}
 800be48:	b088      	sub	sp, #32
 800be4a:	af04      	add	r7, sp, #16
 800be4c:	60f8      	str	r0, [r7, #12]
 800be4e:	60b9      	str	r1, [r7, #8]
 800be50:	4611      	mov	r1, r2
 800be52:	461a      	mov	r2, r3
 800be54:	460b      	mov	r3, r1
 800be56:	80fb      	strh	r3, [r7, #6]
 800be58:	4613      	mov	r3, r2
 800be5a:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800be5c:	7979      	ldrb	r1, [r7, #5]
 800be5e:	2300      	movs	r3, #0
 800be60:	9303      	str	r3, [sp, #12]
 800be62:	88fb      	ldrh	r3, [r7, #6]
 800be64:	9302      	str	r3, [sp, #8]
 800be66:	68bb      	ldr	r3, [r7, #8]
 800be68:	9301      	str	r3, [sp, #4]
 800be6a:	2301      	movs	r3, #1
 800be6c:	9300      	str	r3, [sp, #0]
 800be6e:	2300      	movs	r3, #0
 800be70:	2201      	movs	r2, #1
 800be72:	68f8      	ldr	r0, [r7, #12]
 800be74:	f000 fab5 	bl	800c3e2 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800be78:	2300      	movs	r3, #0

}
 800be7a:	4618      	mov	r0, r3
 800be7c:	3710      	adds	r7, #16
 800be7e:	46bd      	mov	sp, r7
 800be80:	bd80      	pop	{r7, pc}

0800be82 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData (USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num,
                                uint8_t do_ping)
{
 800be82:	b580      	push	{r7, lr}
 800be84:	b088      	sub	sp, #32
 800be86:	af04      	add	r7, sp, #16
 800be88:	60f8      	str	r0, [r7, #12]
 800be8a:	60b9      	str	r1, [r7, #8]
 800be8c:	4611      	mov	r1, r2
 800be8e:	461a      	mov	r2, r3
 800be90:	460b      	mov	r3, r1
 800be92:	80fb      	strh	r3, [r7, #6]
 800be94:	4613      	mov	r3, r2
 800be96:	717b      	strb	r3, [r7, #5]
  if(phost->device.speed != USBH_SPEED_HIGH)
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d001      	beq.n	800bea6 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800bea2:	2300      	movs	r3, #0
 800bea4:	763b      	strb	r3, [r7, #24]
  }

  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bea6:	7979      	ldrb	r1, [r7, #5]
 800bea8:	7e3b      	ldrb	r3, [r7, #24]
 800beaa:	9303      	str	r3, [sp, #12]
 800beac:	88fb      	ldrh	r3, [r7, #6]
 800beae:	9302      	str	r3, [sp, #8]
 800beb0:	68bb      	ldr	r3, [r7, #8]
 800beb2:	9301      	str	r3, [sp, #4]
 800beb4:	2301      	movs	r3, #1
 800beb6:	9300      	str	r3, [sp, #0]
 800beb8:	2302      	movs	r3, #2
 800beba:	2200      	movs	r2, #0
 800bebc:	68f8      	ldr	r0, [r7, #12]
 800bebe:	f000 fa90 	bl	800c3e2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800bec2:	2300      	movs	r3, #0
}
 800bec4:	4618      	mov	r0, r3
 800bec6:	3710      	adds	r7, #16
 800bec8:	46bd      	mov	sp, r7
 800beca:	bd80      	pop	{r7, pc}

0800becc <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                uint8_t *buff,
                                uint16_t length,
                                uint8_t pipe_num)
{
 800becc:	b580      	push	{r7, lr}
 800bece:	b088      	sub	sp, #32
 800bed0:	af04      	add	r7, sp, #16
 800bed2:	60f8      	str	r0, [r7, #12]
 800bed4:	60b9      	str	r1, [r7, #8]
 800bed6:	4611      	mov	r1, r2
 800bed8:	461a      	mov	r2, r3
 800beda:	460b      	mov	r3, r1
 800bedc:	80fb      	strh	r3, [r7, #6]
 800bede:	4613      	mov	r3, r2
 800bee0:	717b      	strb	r3, [r7, #5]
  USBH_LL_SubmitURB (phost,                     /* Driver handle    */
 800bee2:	7979      	ldrb	r1, [r7, #5]
 800bee4:	2300      	movs	r3, #0
 800bee6:	9303      	str	r3, [sp, #12]
 800bee8:	88fb      	ldrh	r3, [r7, #6]
 800beea:	9302      	str	r3, [sp, #8]
 800beec:	68bb      	ldr	r3, [r7, #8]
 800beee:	9301      	str	r3, [sp, #4]
 800bef0:	2301      	movs	r3, #1
 800bef2:	9300      	str	r3, [sp, #0]
 800bef4:	2302      	movs	r3, #2
 800bef6:	2201      	movs	r2, #1
 800bef8:	68f8      	ldr	r0, [r7, #12]
 800befa:	f000 fa72 	bl	800c3e2 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800befe:	2300      	movs	r3, #0
}
 800bf00:	4618      	mov	r0, r3
 800bf02:	3710      	adds	r7, #16
 800bf04:	46bd      	mov	sp, r7
 800bf06:	bd80      	pop	{r7, pc}

0800bf08 <USBH_OpenPipe>:
                            uint8_t epnum,
                            uint8_t dev_address,
                            uint8_t speed,
                            uint8_t ep_type,
                            uint16_t mps)
{
 800bf08:	b580      	push	{r7, lr}
 800bf0a:	b086      	sub	sp, #24
 800bf0c:	af04      	add	r7, sp, #16
 800bf0e:	6078      	str	r0, [r7, #4]
 800bf10:	4608      	mov	r0, r1
 800bf12:	4611      	mov	r1, r2
 800bf14:	461a      	mov	r2, r3
 800bf16:	4603      	mov	r3, r0
 800bf18:	70fb      	strb	r3, [r7, #3]
 800bf1a:	460b      	mov	r3, r1
 800bf1c:	70bb      	strb	r3, [r7, #2]
 800bf1e:	4613      	mov	r3, r2
 800bf20:	707b      	strb	r3, [r7, #1]

  USBH_LL_OpenPipe(phost,
 800bf22:	7878      	ldrb	r0, [r7, #1]
 800bf24:	78ba      	ldrb	r2, [r7, #2]
 800bf26:	78f9      	ldrb	r1, [r7, #3]
 800bf28:	8b3b      	ldrh	r3, [r7, #24]
 800bf2a:	9302      	str	r3, [sp, #8]
 800bf2c:	7d3b      	ldrb	r3, [r7, #20]
 800bf2e:	9301      	str	r3, [sp, #4]
 800bf30:	7c3b      	ldrb	r3, [r7, #16]
 800bf32:	9300      	str	r3, [sp, #0]
 800bf34:	4603      	mov	r3, r0
 800bf36:	6878      	ldr	r0, [r7, #4]
 800bf38:	f000 fa05 	bl	800c346 <USBH_LL_OpenPipe>
                        dev_address,
                        speed,
                        ep_type,
                        mps);

  return USBH_OK;
 800bf3c:	2300      	movs	r3, #0

}
 800bf3e:	4618      	mov	r0, r3
 800bf40:	3708      	adds	r7, #8
 800bf42:	46bd      	mov	sp, r7
 800bf44:	bd80      	pop	{r7, pc}

0800bf46 <USBH_ClosePipe>:
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe  (USBH_HandleTypeDef *phost,
                            uint8_t pipe_num)
{
 800bf46:	b580      	push	{r7, lr}
 800bf48:	b082      	sub	sp, #8
 800bf4a:	af00      	add	r7, sp, #0
 800bf4c:	6078      	str	r0, [r7, #4]
 800bf4e:	460b      	mov	r3, r1
 800bf50:	70fb      	strb	r3, [r7, #3]

  USBH_LL_ClosePipe(phost, pipe_num);
 800bf52:	78fb      	ldrb	r3, [r7, #3]
 800bf54:	4619      	mov	r1, r3
 800bf56:	6878      	ldr	r0, [r7, #4]
 800bf58:	f000 fa24 	bl	800c3a4 <USBH_LL_ClosePipe>

  return USBH_OK;
 800bf5c:	2300      	movs	r3, #0

}
 800bf5e:	4618      	mov	r0, r3
 800bf60:	3708      	adds	r7, #8
 800bf62:	46bd      	mov	sp, r7
 800bf64:	bd80      	pop	{r7, pc}

0800bf66 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe  (USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800bf66:	b580      	push	{r7, lr}
 800bf68:	b084      	sub	sp, #16
 800bf6a:	af00      	add	r7, sp, #0
 800bf6c:	6078      	str	r0, [r7, #4]
 800bf6e:	460b      	mov	r3, r1
 800bf70:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800bf72:	6878      	ldr	r0, [r7, #4]
 800bf74:	f000 f831 	bl	800bfda <USBH_GetFreePipe>
 800bf78:	4603      	mov	r3, r0
 800bf7a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800bf7c:	89fb      	ldrh	r3, [r7, #14]
 800bf7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d007      	beq.n	800bf96 <USBH_AllocPipe+0x30>
  {
	phost->Pipes[pipe] = 0x8000U | ep_addr;
 800bf86:	78fb      	ldrb	r3, [r7, #3]
 800bf88:	89fa      	ldrh	r2, [r7, #14]
 800bf8a:	f443 4100 	orr.w	r1, r3, #32768	; 0x8000
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	32e0      	adds	r2, #224	; 0xe0
 800bf92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }
  return (uint8_t)pipe;
 800bf96:	89fb      	ldrh	r3, [r7, #14]
 800bf98:	b2db      	uxtb	r3, r3
}
 800bf9a:	4618      	mov	r0, r3
 800bf9c:	3710      	adds	r7, #16
 800bf9e:	46bd      	mov	sp, r7
 800bfa0:	bd80      	pop	{r7, pc}

0800bfa2 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe  (USBH_HandleTypeDef *phost, uint8_t idx)
{
 800bfa2:	b480      	push	{r7}
 800bfa4:	b083      	sub	sp, #12
 800bfa6:	af00      	add	r7, sp, #0
 800bfa8:	6078      	str	r0, [r7, #4]
 800bfaa:	460b      	mov	r3, r1
 800bfac:	70fb      	strb	r3, [r7, #3]
   if(idx < 11U)
 800bfae:	78fb      	ldrb	r3, [r7, #3]
 800bfb0:	2b0a      	cmp	r3, #10
 800bfb2:	d80b      	bhi.n	800bfcc <USBH_FreePipe+0x2a>
   {
	 phost->Pipes[idx] &= 0x7FFFU;
 800bfb4:	78fa      	ldrb	r2, [r7, #3]
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	32e0      	adds	r2, #224	; 0xe0
 800bfba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfbe:	78fa      	ldrb	r2, [r7, #3]
 800bfc0:	f3c3 010e 	ubfx	r1, r3, #0, #15
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	32e0      	adds	r2, #224	; 0xe0
 800bfc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   }
   return USBH_OK;
 800bfcc:	2300      	movs	r3, #0
}
 800bfce:	4618      	mov	r0, r3
 800bfd0:	370c      	adds	r7, #12
 800bfd2:	46bd      	mov	sp, r7
 800bfd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfd8:	4770      	bx	lr

0800bfda <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe (USBH_HandleTypeDef *phost)
{
 800bfda:	b480      	push	{r7}
 800bfdc:	b085      	sub	sp, #20
 800bfde:	af00      	add	r7, sp, #0
 800bfe0:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800bfe2:	2300      	movs	r3, #0
 800bfe4:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < 11U ; idx++)
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	73fb      	strb	r3, [r7, #15]
 800bfea:	e00e      	b.n	800c00a <USBH_GetFreePipe+0x30>
  {
	if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800bfec:	7bfa      	ldrb	r2, [r7, #15]
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	32e0      	adds	r2, #224	; 0xe0
 800bff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bff6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d102      	bne.n	800c004 <USBH_GetFreePipe+0x2a>
	{
	   return (uint16_t)idx;
 800bffe:	7bfb      	ldrb	r3, [r7, #15]
 800c000:	b29b      	uxth	r3, r3
 800c002:	e007      	b.n	800c014 <USBH_GetFreePipe+0x3a>
  for (idx = 0U ; idx < 11U ; idx++)
 800c004:	7bfb      	ldrb	r3, [r7, #15]
 800c006:	3301      	adds	r3, #1
 800c008:	73fb      	strb	r3, [r7, #15]
 800c00a:	7bfb      	ldrb	r3, [r7, #15]
 800c00c:	2b0a      	cmp	r3, #10
 800c00e:	d9ed      	bls.n	800bfec <USBH_GetFreePipe+0x12>
	}
  }
  return 0xFFFFU;
 800c010:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800c014:	4618      	mov	r0, r3
 800c016:	3714      	adds	r7, #20
 800c018:	46bd      	mov	sp, r7
 800c01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01e:	4770      	bx	lr

0800c020 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800c020:	b580      	push	{r7, lr}
 800c022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
  
  /* USER CODE END USB_HOST_Init_PreTreatment */
  
  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800c024:	2201      	movs	r2, #1
 800c026:	490e      	ldr	r1, [pc, #56]	; (800c060 <MX_USB_HOST_Init+0x40>)
 800c028:	480e      	ldr	r0, [pc, #56]	; (800c064 <MX_USB_HOST_Init+0x44>)
 800c02a:	f7ff fb3d 	bl	800b6a8 <USBH_Init>
 800c02e:	4603      	mov	r3, r0
 800c030:	2b00      	cmp	r3, #0
 800c032:	d001      	beq.n	800c038 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800c034:	f7f5 fea6 	bl	8001d84 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800c038:	490b      	ldr	r1, [pc, #44]	; (800c068 <MX_USB_HOST_Init+0x48>)
 800c03a:	480a      	ldr	r0, [pc, #40]	; (800c064 <MX_USB_HOST_Init+0x44>)
 800c03c:	f7ff fba7 	bl	800b78e <USBH_RegisterClass>
 800c040:	4603      	mov	r3, r0
 800c042:	2b00      	cmp	r3, #0
 800c044:	d001      	beq.n	800c04a <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800c046:	f7f5 fe9d 	bl	8001d84 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800c04a:	4806      	ldr	r0, [pc, #24]	; (800c064 <MX_USB_HOST_Init+0x44>)
 800c04c:	f7ff fc2c 	bl	800b8a8 <USBH_Start>
 800c050:	4603      	mov	r3, r0
 800c052:	2b00      	cmp	r3, #0
 800c054:	d001      	beq.n	800c05a <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800c056:	f7f5 fe95 	bl	8001d84 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
  
  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800c05a:	bf00      	nop
 800c05c:	bd80      	pop	{r7, pc}
 800c05e:	bf00      	nop
 800c060:	0800c06d 	.word	0x0800c06d
 800c064:	20000574 	.word	0x20000574
 800c068:	20000024 	.word	0x20000024

0800c06c <USBH_UserProcess>:
}
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800c06c:	b480      	push	{r7}
 800c06e:	b083      	sub	sp, #12
 800c070:	af00      	add	r7, sp, #0
 800c072:	6078      	str	r0, [r7, #4]
 800c074:	460b      	mov	r3, r1
 800c076:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800c078:	78fb      	ldrb	r3, [r7, #3]
 800c07a:	3b01      	subs	r3, #1
 800c07c:	2b04      	cmp	r3, #4
 800c07e:	d819      	bhi.n	800c0b4 <USBH_UserProcess+0x48>
 800c080:	a201      	add	r2, pc, #4	; (adr r2, 800c088 <USBH_UserProcess+0x1c>)
 800c082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c086:	bf00      	nop
 800c088:	0800c0b5 	.word	0x0800c0b5
 800c08c:	0800c0a5 	.word	0x0800c0a5
 800c090:	0800c0b5 	.word	0x0800c0b5
 800c094:	0800c0ad 	.word	0x0800c0ad
 800c098:	0800c09d 	.word	0x0800c09d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800c09c:	4b09      	ldr	r3, [pc, #36]	; (800c0c4 <USBH_UserProcess+0x58>)
 800c09e:	2203      	movs	r2, #3
 800c0a0:	701a      	strb	r2, [r3, #0]
  break;
 800c0a2:	e008      	b.n	800c0b6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800c0a4:	4b07      	ldr	r3, [pc, #28]	; (800c0c4 <USBH_UserProcess+0x58>)
 800c0a6:	2202      	movs	r2, #2
 800c0a8:	701a      	strb	r2, [r3, #0]
  break;
 800c0aa:	e004      	b.n	800c0b6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800c0ac:	4b05      	ldr	r3, [pc, #20]	; (800c0c4 <USBH_UserProcess+0x58>)
 800c0ae:	2201      	movs	r2, #1
 800c0b0:	701a      	strb	r2, [r3, #0]
  break;
 800c0b2:	e000      	b.n	800c0b6 <USBH_UserProcess+0x4a>

  default:
  break;
 800c0b4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800c0b6:	bf00      	nop
 800c0b8:	370c      	adds	r7, #12
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c0:	4770      	bx	lr
 800c0c2:	bf00      	nop
 800c0c4:	200000e0 	.word	0x200000e0

0800c0c8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b08a      	sub	sp, #40	; 0x28
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800c0d0:	f107 0314 	add.w	r3, r7, #20
 800c0d4:	2200      	movs	r2, #0
 800c0d6:	601a      	str	r2, [r3, #0]
 800c0d8:	605a      	str	r2, [r3, #4]
 800c0da:	609a      	str	r2, [r3, #8]
 800c0dc:	60da      	str	r2, [r3, #12]
 800c0de:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800c0e8:	d14e      	bne.n	800c188 <HAL_HCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800c0ea:	4b29      	ldr	r3, [pc, #164]	; (800c190 <HAL_HCD_MspInit+0xc8>)
 800c0ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0ee:	4a28      	ldr	r2, [pc, #160]	; (800c190 <HAL_HCD_MspInit+0xc8>)
 800c0f0:	f043 0301 	orr.w	r3, r3, #1
 800c0f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c0f6:	4b26      	ldr	r3, [pc, #152]	; (800c190 <HAL_HCD_MspInit+0xc8>)
 800c0f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c0fa:	f003 0301 	and.w	r3, r3, #1
 800c0fe:	613b      	str	r3, [r7, #16]
 800c100:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800c102:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800c106:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800c108:	2302      	movs	r3, #2
 800c10a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800c10c:	2300      	movs	r3, #0
 800c10e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800c110:	2303      	movs	r3, #3
 800c112:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800c114:	230a      	movs	r3, #10
 800c116:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800c118:	f107 0314 	add.w	r3, r7, #20
 800c11c:	4619      	mov	r1, r3
 800c11e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800c122:	f7f8 feb1 	bl	8004e88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800c126:	4b1a      	ldr	r3, [pc, #104]	; (800c190 <HAL_HCD_MspInit+0xc8>)
 800c128:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c12a:	4a19      	ldr	r2, [pc, #100]	; (800c190 <HAL_HCD_MspInit+0xc8>)
 800c12c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c130:	64d3      	str	r3, [r2, #76]	; 0x4c
 800c132:	4b17      	ldr	r3, [pc, #92]	; (800c190 <HAL_HCD_MspInit+0xc8>)
 800c134:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c136:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c13a:	60fb      	str	r3, [r7, #12]
 800c13c:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800c13e:	4b14      	ldr	r3, [pc, #80]	; (800c190 <HAL_HCD_MspInit+0xc8>)
 800c140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c146:	2b00      	cmp	r3, #0
 800c148:	d114      	bne.n	800c174 <HAL_HCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800c14a:	4b11      	ldr	r3, [pc, #68]	; (800c190 <HAL_HCD_MspInit+0xc8>)
 800c14c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c14e:	4a10      	ldr	r2, [pc, #64]	; (800c190 <HAL_HCD_MspInit+0xc8>)
 800c150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c154:	6593      	str	r3, [r2, #88]	; 0x58
 800c156:	4b0e      	ldr	r3, [pc, #56]	; (800c190 <HAL_HCD_MspInit+0xc8>)
 800c158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c15a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c15e:	60bb      	str	r3, [r7, #8]
 800c160:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800c162:	f7fa ffeb 	bl	800713c <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800c166:	4b0a      	ldr	r3, [pc, #40]	; (800c190 <HAL_HCD_MspInit+0xc8>)
 800c168:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c16a:	4a09      	ldr	r2, [pc, #36]	; (800c190 <HAL_HCD_MspInit+0xc8>)
 800c16c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c170:	6593      	str	r3, [r2, #88]	; 0x58
 800c172:	e001      	b.n	800c178 <HAL_HCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800c174:	f7fa ffe2 	bl	800713c <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800c178:	2200      	movs	r2, #0
 800c17a:	2100      	movs	r1, #0
 800c17c:	2043      	movs	r0, #67	; 0x43
 800c17e:	f7f8 fe4c 	bl	8004e1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800c182:	2043      	movs	r0, #67	; 0x43
 800c184:	f7f8 fe65 	bl	8004e52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800c188:	bf00      	nop
 800c18a:	3728      	adds	r7, #40	; 0x28
 800c18c:	46bd      	mov	sp, r7
 800c18e:	bd80      	pop	{r7, pc}
 800c190:	40021000 	.word	0x40021000

0800c194 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800c194:	b580      	push	{r7, lr}
 800c196:	b082      	sub	sp, #8
 800c198:	af00      	add	r7, sp, #0
 800c19a:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800c19c:	687b      	ldr	r3, [r7, #4]
 800c19e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	f7ff fb9f 	bl	800b8e6 <USBH_LL_IncTimer>
}
 800c1a8:	bf00      	nop
 800c1aa:	3708      	adds	r7, #8
 800c1ac:	46bd      	mov	sp, r7
 800c1ae:	bd80      	pop	{r7, pc}

0800c1b0 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b082      	sub	sp, #8
 800c1b4:	af00      	add	r7, sp, #0
 800c1b6:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c1be:	4618      	mov	r0, r3
 800c1c0:	f7ff fbd7 	bl	800b972 <USBH_LL_Connect>
}
 800c1c4:	bf00      	nop
 800c1c6:	3708      	adds	r7, #8
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	bd80      	pop	{r7, pc}

0800c1cc <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800c1cc:	b580      	push	{r7, lr}
 800c1ce:	b082      	sub	sp, #8
 800c1d0:	af00      	add	r7, sp, #0
 800c1d2:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800c1d4:	687b      	ldr	r3, [r7, #4]
 800c1d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c1da:	4618      	mov	r0, r3
 800c1dc:	f7ff fbef 	bl	800b9be <USBH_LL_Disconnect>
}
 800c1e0:	bf00      	nop
 800c1e2:	3708      	adds	r7, #8
 800c1e4:	46bd      	mov	sp, r7
 800c1e6:	bd80      	pop	{r7, pc}

0800c1e8 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800c1e8:	b480      	push	{r7}
 800c1ea:	b083      	sub	sp, #12
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	6078      	str	r0, [r7, #4]
 800c1f0:	460b      	mov	r3, r1
 800c1f2:	70fb      	strb	r3, [r7, #3]
 800c1f4:	4613      	mov	r3, r2
 800c1f6:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800c1f8:	bf00      	nop
 800c1fa:	370c      	adds	r7, #12
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c202:	4770      	bx	lr

0800c204 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c204:	b580      	push	{r7, lr}
 800c206:	b082      	sub	sp, #8
 800c208:	af00      	add	r7, sp, #0
 800c20a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c212:	4618      	mov	r0, r3
 800c214:	f7ff fb91 	bl	800b93a <USBH_LL_PortEnabled>
} 
 800c218:	bf00      	nop
 800c21a:	3708      	adds	r7, #8
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}

0800c220 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800c220:	b580      	push	{r7, lr}
 800c222:	b082      	sub	sp, #8
 800c224:	af00      	add	r7, sp, #0
 800c226:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800c22e:	4618      	mov	r0, r3
 800c230:	f7ff fb91 	bl	800b956 <USBH_LL_PortDisabled>
} 
 800c234:	bf00      	nop
 800c236:	3708      	adds	r7, #8
 800c238:	46bd      	mov	sp, r7
 800c23a:	bd80      	pop	{r7, pc}

0800c23c <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800c23c:	b580      	push	{r7, lr}
 800c23e:	b082      	sub	sp, #8
 800c240:	af00      	add	r7, sp, #0
 800c242:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800c244:	687b      	ldr	r3, [r7, #4]
 800c246:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c24a:	2b01      	cmp	r3, #1
 800c24c:	d12a      	bne.n	800c2a4 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800c24e:	4a18      	ldr	r2, [pc, #96]	; (800c2b0 <USBH_LL_Init+0x74>)
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	f8c2 32c0 	str.w	r3, [r2, #704]	; 0x2c0
  phost->pData = &hhcd_USB_OTG_FS;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	4a15      	ldr	r2, [pc, #84]	; (800c2b0 <USBH_LL_Init+0x74>)
 800c25a:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800c25e:	4b14      	ldr	r3, [pc, #80]	; (800c2b0 <USBH_LL_Init+0x74>)
 800c260:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800c264:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800c266:	4b12      	ldr	r3, [pc, #72]	; (800c2b0 <USBH_LL_Init+0x74>)
 800c268:	2208      	movs	r2, #8
 800c26a:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800c26c:	4b10      	ldr	r3, [pc, #64]	; (800c2b0 <USBH_LL_Init+0x74>)
 800c26e:	2201      	movs	r2, #1
 800c270:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800c272:	4b0f      	ldr	r3, [pc, #60]	; (800c2b0 <USBH_LL_Init+0x74>)
 800c274:	2200      	movs	r2, #0
 800c276:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800c278:	4b0d      	ldr	r3, [pc, #52]	; (800c2b0 <USBH_LL_Init+0x74>)
 800c27a:	2202      	movs	r2, #2
 800c27c:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800c27e:	4b0c      	ldr	r3, [pc, #48]	; (800c2b0 <USBH_LL_Init+0x74>)
 800c280:	2200      	movs	r2, #0
 800c282:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800c284:	480a      	ldr	r0, [pc, #40]	; (800c2b0 <USBH_LL_Init+0x74>)
 800c286:	f7f8 fff0 	bl	800526a <HAL_HCD_Init>
 800c28a:	4603      	mov	r3, r0
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d001      	beq.n	800c294 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800c290:	f7f5 fd78 	bl	8001d84 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800c294:	4806      	ldr	r0, [pc, #24]	; (800c2b0 <USBH_LL_Init+0x74>)
 800c296:	f7f9 fbd9 	bl	8005a4c <HAL_HCD_GetCurrentFrame>
 800c29a:	4603      	mov	r3, r0
 800c29c:	4619      	mov	r1, r3
 800c29e:	6878      	ldr	r0, [r7, #4]
 800c2a0:	f7ff fb12 	bl	800b8c8 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800c2a4:	2300      	movs	r3, #0
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	3708      	adds	r7, #8
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	bd80      	pop	{r7, pc}
 800c2ae:	bf00      	nop
 800c2b0:	20000940 	.word	0x20000940

0800c2b4 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800c2b4:	b580      	push	{r7, lr}
 800c2b6:	b084      	sub	sp, #16
 800c2b8:	af00      	add	r7, sp, #0
 800c2ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2bc:	2300      	movs	r3, #0
 800c2be:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c2ca:	4618      	mov	r0, r3
 800c2cc:	f7f9 fb54 	bl	8005978 <HAL_HCD_Start>
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c2d4:	7bfb      	ldrb	r3, [r7, #15]
 800c2d6:	4618      	mov	r0, r3
 800c2d8:	f000 f912 	bl	800c500 <USBH_Get_USB_Status>
 800c2dc:	4603      	mov	r3, r0
 800c2de:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c2e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	3710      	adds	r7, #16
 800c2e6:	46bd      	mov	sp, r7
 800c2e8:	bd80      	pop	{r7, pc}

0800c2ea <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800c2ea:	b580      	push	{r7, lr}
 800c2ec:	b084      	sub	sp, #16
 800c2ee:	af00      	add	r7, sp, #0
 800c2f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c2f2:	2300      	movs	r3, #0
 800c2f4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c2f6:	2300      	movs	r3, #0
 800c2f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c300:	4618      	mov	r0, r3
 800c302:	f7f9 fb5c 	bl	80059be <HAL_HCD_Stop>
 800c306:	4603      	mov	r3, r0
 800c308:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c30a:	7bfb      	ldrb	r3, [r7, #15]
 800c30c:	4618      	mov	r0, r3
 800c30e:	f000 f8f7 	bl	800c500 <USBH_Get_USB_Status>
 800c312:	4603      	mov	r3, r0
 800c314:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c316:	7bbb      	ldrb	r3, [r7, #14]
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3710      	adds	r7, #16
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b082      	sub	sp, #8
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
 800c328:	460b      	mov	r3, r1
 800c32a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c332:	78fa      	ldrb	r2, [r7, #3]
 800c334:	4611      	mov	r1, r2
 800c336:	4618      	mov	r0, r3
 800c338:	f7f9 fb73 	bl	8005a22 <HAL_HCD_HC_GetXferCount>
 800c33c:	4603      	mov	r3, r0
}
 800c33e:	4618      	mov	r0, r3
 800c340:	3708      	adds	r7, #8
 800c342:	46bd      	mov	sp, r7
 800c344:	bd80      	pop	{r7, pc}

0800c346 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800c346:	b590      	push	{r4, r7, lr}
 800c348:	b089      	sub	sp, #36	; 0x24
 800c34a:	af04      	add	r7, sp, #16
 800c34c:	6078      	str	r0, [r7, #4]
 800c34e:	4608      	mov	r0, r1
 800c350:	4611      	mov	r1, r2
 800c352:	461a      	mov	r2, r3
 800c354:	4603      	mov	r3, r0
 800c356:	70fb      	strb	r3, [r7, #3]
 800c358:	460b      	mov	r3, r1
 800c35a:	70bb      	strb	r3, [r7, #2]
 800c35c:	4613      	mov	r3, r2
 800c35e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c360:	2300      	movs	r3, #0
 800c362:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c364:	2300      	movs	r3, #0
 800c366:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c36e:	787c      	ldrb	r4, [r7, #1]
 800c370:	78ba      	ldrb	r2, [r7, #2]
 800c372:	78f9      	ldrb	r1, [r7, #3]
 800c374:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c376:	9302      	str	r3, [sp, #8]
 800c378:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800c37c:	9301      	str	r3, [sp, #4]
 800c37e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c382:	9300      	str	r3, [sp, #0]
 800c384:	4623      	mov	r3, r4
 800c386:	f7f8 ffd2 	bl	800532e <HAL_HCD_HC_Init>
 800c38a:	4603      	mov	r3, r0
 800c38c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c38e:	7bfb      	ldrb	r3, [r7, #15]
 800c390:	4618      	mov	r0, r3
 800c392:	f000 f8b5 	bl	800c500 <USBH_Get_USB_Status>
 800c396:	4603      	mov	r3, r0
 800c398:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c39a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3714      	adds	r7, #20
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	bd90      	pop	{r4, r7, pc}

0800c3a4 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b084      	sub	sp, #16
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	6078      	str	r0, [r7, #4]
 800c3ac:	460b      	mov	r3, r1
 800c3ae:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3b0:	2300      	movs	r3, #0
 800c3b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c3be:	78fa      	ldrb	r2, [r7, #3]
 800c3c0:	4611      	mov	r1, r2
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f7f9 f84b 	bl	800545e <HAL_HCD_HC_Halt>
 800c3c8:	4603      	mov	r3, r0
 800c3ca:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800c3cc:	7bfb      	ldrb	r3, [r7, #15]
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f000 f896 	bl	800c500 <USBH_Get_USB_Status>
 800c3d4:	4603      	mov	r3, r0
 800c3d6:	73bb      	strb	r3, [r7, #14]
   
  return usb_status;
 800c3d8:	7bbb      	ldrb	r3, [r7, #14]
}
 800c3da:	4618      	mov	r0, r3
 800c3dc:	3710      	adds	r7, #16
 800c3de:	46bd      	mov	sp, r7
 800c3e0:	bd80      	pop	{r7, pc}

0800c3e2 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800c3e2:	b590      	push	{r4, r7, lr}
 800c3e4:	b089      	sub	sp, #36	; 0x24
 800c3e6:	af04      	add	r7, sp, #16
 800c3e8:	6078      	str	r0, [r7, #4]
 800c3ea:	4608      	mov	r0, r1
 800c3ec:	4611      	mov	r1, r2
 800c3ee:	461a      	mov	r2, r3
 800c3f0:	4603      	mov	r3, r0
 800c3f2:	70fb      	strb	r3, [r7, #3]
 800c3f4:	460b      	mov	r3, r1
 800c3f6:	70bb      	strb	r3, [r7, #2]
 800c3f8:	4613      	mov	r3, r2
 800c3fa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c3fc:	2300      	movs	r3, #0
 800c3fe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c400:	2300      	movs	r3, #0
 800c402:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	f8d3 03c4 	ldr.w	r0, [r3, #964]	; 0x3c4
 800c40a:	787c      	ldrb	r4, [r7, #1]
 800c40c:	78ba      	ldrb	r2, [r7, #2]
 800c40e:	78f9      	ldrb	r1, [r7, #3]
 800c410:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c414:	9303      	str	r3, [sp, #12]
 800c416:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800c418:	9302      	str	r3, [sp, #8]
 800c41a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c41c:	9301      	str	r3, [sp, #4]
 800c41e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c422:	9300      	str	r3, [sp, #0]
 800c424:	4623      	mov	r3, r4
 800c426:	f7f9 f83d 	bl	80054a4 <HAL_HCD_HC_SubmitRequest>
 800c42a:	4603      	mov	r3, r0
 800c42c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800c42e:	7bfb      	ldrb	r3, [r7, #15]
 800c430:	4618      	mov	r0, r3
 800c432:	f000 f865 	bl	800c500 <USBH_Get_USB_Status>
 800c436:	4603      	mov	r3, r0
 800c438:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800c43a:	7bbb      	ldrb	r3, [r7, #14]
}
 800c43c:	4618      	mov	r0, r3
 800c43e:	3714      	adds	r7, #20
 800c440:	46bd      	mov	sp, r7
 800c442:	bd90      	pop	{r4, r7, pc}

0800c444 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c444:	b580      	push	{r7, lr}
 800c446:	b082      	sub	sp, #8
 800c448:	af00      	add	r7, sp, #0
 800c44a:	6078      	str	r0, [r7, #4]
 800c44c:	460b      	mov	r3, r1
 800c44e:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c456:	78fa      	ldrb	r2, [r7, #3]
 800c458:	4611      	mov	r1, r2
 800c45a:	4618      	mov	r0, r3
 800c45c:	f7f9 facc 	bl	80059f8 <HAL_HCD_HC_GetURBState>
 800c460:	4603      	mov	r3, r0
}
 800c462:	4618      	mov	r0, r3
 800c464:	3708      	adds	r7, #8
 800c466:	46bd      	mov	sp, r7
 800c468:	bd80      	pop	{r7, pc}

0800c46a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Active
  *           1 : VBUS Inactive
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c46a:	b580      	push	{r7, lr}
 800c46c:	b082      	sub	sp, #8
 800c46e:	af00      	add	r7, sp, #0
 800c470:	6078      	str	r0, [r7, #4]
 800c472:	460b      	mov	r3, r1
 800c474:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c476:	687b      	ldr	r3, [r7, #4]
 800c478:	f893 33c0 	ldrb.w	r3, [r3, #960]	; 0x3c0
 800c47c:	2b01      	cmp	r3, #1
 800c47e:	d103      	bne.n	800c488 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c480:	78fb      	ldrb	r3, [r7, #3]
 800c482:	4618      	mov	r0, r3
 800c484:	f000 f868 	bl	800c558 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c488:	20c8      	movs	r0, #200	; 0xc8
 800c48a:	f7f6 fe6b 	bl	8003164 <HAL_Delay>
  return USBH_OK;
 800c48e:	2300      	movs	r3, #0
}
 800c490:	4618      	mov	r0, r3
 800c492:	3708      	adds	r7, #8
 800c494:	46bd      	mov	sp, r7
 800c496:	bd80      	pop	{r7, pc}

0800c498 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c498:	b480      	push	{r7}
 800c49a:	b085      	sub	sp, #20
 800c49c:	af00      	add	r7, sp, #0
 800c49e:	6078      	str	r0, [r7, #4]
 800c4a0:	460b      	mov	r3, r1
 800c4a2:	70fb      	strb	r3, [r7, #3]
 800c4a4:	4613      	mov	r3, r2
 800c4a6:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800c4ae:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c4b0:	78fa      	ldrb	r2, [r7, #3]
 800c4b2:	68f9      	ldr	r1, [r7, #12]
 800c4b4:	4613      	mov	r3, r2
 800c4b6:	009b      	lsls	r3, r3, #2
 800c4b8:	4413      	add	r3, r2
 800c4ba:	00db      	lsls	r3, r3, #3
 800c4bc:	440b      	add	r3, r1
 800c4be:	333b      	adds	r3, #59	; 0x3b
 800c4c0:	781b      	ldrb	r3, [r3, #0]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d00a      	beq.n	800c4dc <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c4c6:	78fa      	ldrb	r2, [r7, #3]
 800c4c8:	68f9      	ldr	r1, [r7, #12]
 800c4ca:	4613      	mov	r3, r2
 800c4cc:	009b      	lsls	r3, r3, #2
 800c4ce:	4413      	add	r3, r2
 800c4d0:	00db      	lsls	r3, r3, #3
 800c4d2:	440b      	add	r3, r1
 800c4d4:	3350      	adds	r3, #80	; 0x50
 800c4d6:	78ba      	ldrb	r2, [r7, #2]
 800c4d8:	701a      	strb	r2, [r3, #0]
 800c4da:	e009      	b.n	800c4f0 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c4dc:	78fa      	ldrb	r2, [r7, #3]
 800c4de:	68f9      	ldr	r1, [r7, #12]
 800c4e0:	4613      	mov	r3, r2
 800c4e2:	009b      	lsls	r3, r3, #2
 800c4e4:	4413      	add	r3, r2
 800c4e6:	00db      	lsls	r3, r3, #3
 800c4e8:	440b      	add	r3, r1
 800c4ea:	3351      	adds	r3, #81	; 0x51
 800c4ec:	78ba      	ldrb	r2, [r7, #2]
 800c4ee:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c4f0:	2300      	movs	r3, #0
}
 800c4f2:	4618      	mov	r0, r3
 800c4f4:	3714      	adds	r7, #20
 800c4f6:	46bd      	mov	sp, r7
 800c4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4fc:	4770      	bx	lr
	...

0800c500 <USBH_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c500:	b480      	push	{r7}
 800c502:	b085      	sub	sp, #20
 800c504:	af00      	add	r7, sp, #0
 800c506:	4603      	mov	r3, r0
 800c508:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c50a:	2300      	movs	r3, #0
 800c50c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c50e:	79fb      	ldrb	r3, [r7, #7]
 800c510:	2b03      	cmp	r3, #3
 800c512:	d817      	bhi.n	800c544 <USBH_Get_USB_Status+0x44>
 800c514:	a201      	add	r2, pc, #4	; (adr r2, 800c51c <USBH_Get_USB_Status+0x1c>)
 800c516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c51a:	bf00      	nop
 800c51c:	0800c52d 	.word	0x0800c52d
 800c520:	0800c533 	.word	0x0800c533
 800c524:	0800c539 	.word	0x0800c539
 800c528:	0800c53f 	.word	0x0800c53f
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c52c:	2300      	movs	r3, #0
 800c52e:	73fb      	strb	r3, [r7, #15]
    break;
 800c530:	e00b      	b.n	800c54a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c532:	2302      	movs	r3, #2
 800c534:	73fb      	strb	r3, [r7, #15]
    break;
 800c536:	e008      	b.n	800c54a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c538:	2301      	movs	r3, #1
 800c53a:	73fb      	strb	r3, [r7, #15]
    break;
 800c53c:	e005      	b.n	800c54a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c53e:	2302      	movs	r3, #2
 800c540:	73fb      	strb	r3, [r7, #15]
    break;
 800c542:	e002      	b.n	800c54a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c544:	2302      	movs	r3, #2
 800c546:	73fb      	strb	r3, [r7, #15]
    break;
 800c548:	bf00      	nop
  }
  return usb_status;
 800c54a:	7bfb      	ldrb	r3, [r7, #15]
}
 800c54c:	4618      	mov	r0, r3
 800c54e:	3714      	adds	r7, #20
 800c550:	46bd      	mov	sp, r7
 800c552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c556:	4770      	bx	lr

0800c558 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 0 : VBUS Active
  *           - 1 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{ 
 800c558:	b580      	push	{r7, lr}
 800c55a:	b084      	sub	sp, #16
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	4603      	mov	r3, r0
 800c560:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state; 
 800c562:	79fb      	ldrb	r3, [r7, #7]
 800c564:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c566:	79fb      	ldrb	r3, [r7, #7]
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d102      	bne.n	800c572 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */ 	     
    data = GPIO_PIN_SET;
 800c56c:	2301      	movs	r3, #1
 800c56e:	73fb      	strb	r3, [r7, #15]
 800c570:	e001      	b.n	800c576 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800c572:	2300      	movs	r3, #0
 800c574:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9,(GPIO_PinState)data);
 800c576:	7bfb      	ldrb	r3, [r7, #15]
 800c578:	461a      	mov	r2, r3
 800c57a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800c57e:	4803      	ldr	r0, [pc, #12]	; (800c58c <MX_DriverVbusFS+0x34>)
 800c580:	f7f8 fe42 	bl	8005208 <HAL_GPIO_WritePin>
}
 800c584:	bf00      	nop
 800c586:	3710      	adds	r7, #16
 800c588:	46bd      	mov	sp, r7
 800c58a:	bd80      	pop	{r7, pc}
 800c58c:	48000800 	.word	0x48000800

0800c590 <__errno>:
 800c590:	4b01      	ldr	r3, [pc, #4]	; (800c598 <__errno+0x8>)
 800c592:	6818      	ldr	r0, [r3, #0]
 800c594:	4770      	bx	lr
 800c596:	bf00      	nop
 800c598:	20000044 	.word	0x20000044

0800c59c <__libc_init_array>:
 800c59c:	b570      	push	{r4, r5, r6, lr}
 800c59e:	4e0d      	ldr	r6, [pc, #52]	; (800c5d4 <__libc_init_array+0x38>)
 800c5a0:	4c0d      	ldr	r4, [pc, #52]	; (800c5d8 <__libc_init_array+0x3c>)
 800c5a2:	1ba4      	subs	r4, r4, r6
 800c5a4:	10a4      	asrs	r4, r4, #2
 800c5a6:	2500      	movs	r5, #0
 800c5a8:	42a5      	cmp	r5, r4
 800c5aa:	d109      	bne.n	800c5c0 <__libc_init_array+0x24>
 800c5ac:	4e0b      	ldr	r6, [pc, #44]	; (800c5dc <__libc_init_array+0x40>)
 800c5ae:	4c0c      	ldr	r4, [pc, #48]	; (800c5e0 <__libc_init_array+0x44>)
 800c5b0:	f000 f942 	bl	800c838 <_init>
 800c5b4:	1ba4      	subs	r4, r4, r6
 800c5b6:	10a4      	asrs	r4, r4, #2
 800c5b8:	2500      	movs	r5, #0
 800c5ba:	42a5      	cmp	r5, r4
 800c5bc:	d105      	bne.n	800c5ca <__libc_init_array+0x2e>
 800c5be:	bd70      	pop	{r4, r5, r6, pc}
 800c5c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c5c4:	4798      	blx	r3
 800c5c6:	3501      	adds	r5, #1
 800c5c8:	e7ee      	b.n	800c5a8 <__libc_init_array+0xc>
 800c5ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c5ce:	4798      	blx	r3
 800c5d0:	3501      	adds	r5, #1
 800c5d2:	e7f2      	b.n	800c5ba <__libc_init_array+0x1e>
 800c5d4:	0800c928 	.word	0x0800c928
 800c5d8:	0800c928 	.word	0x0800c928
 800c5dc:	0800c928 	.word	0x0800c928
 800c5e0:	0800c92c 	.word	0x0800c92c

0800c5e4 <__itoa>:
 800c5e4:	1e93      	subs	r3, r2, #2
 800c5e6:	2b22      	cmp	r3, #34	; 0x22
 800c5e8:	b510      	push	{r4, lr}
 800c5ea:	460c      	mov	r4, r1
 800c5ec:	d904      	bls.n	800c5f8 <__itoa+0x14>
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	700b      	strb	r3, [r1, #0]
 800c5f2:	461c      	mov	r4, r3
 800c5f4:	4620      	mov	r0, r4
 800c5f6:	bd10      	pop	{r4, pc}
 800c5f8:	2a0a      	cmp	r2, #10
 800c5fa:	d109      	bne.n	800c610 <__itoa+0x2c>
 800c5fc:	2800      	cmp	r0, #0
 800c5fe:	da07      	bge.n	800c610 <__itoa+0x2c>
 800c600:	232d      	movs	r3, #45	; 0x2d
 800c602:	700b      	strb	r3, [r1, #0]
 800c604:	4240      	negs	r0, r0
 800c606:	2101      	movs	r1, #1
 800c608:	4421      	add	r1, r4
 800c60a:	f000 f8d5 	bl	800c7b8 <__utoa>
 800c60e:	e7f1      	b.n	800c5f4 <__itoa+0x10>
 800c610:	2100      	movs	r1, #0
 800c612:	e7f9      	b.n	800c608 <__itoa+0x24>

0800c614 <itoa>:
 800c614:	f7ff bfe6 	b.w	800c5e4 <__itoa>

0800c618 <malloc>:
 800c618:	4b02      	ldr	r3, [pc, #8]	; (800c624 <malloc+0xc>)
 800c61a:	4601      	mov	r1, r0
 800c61c:	6818      	ldr	r0, [r3, #0]
 800c61e:	f000 b861 	b.w	800c6e4 <_malloc_r>
 800c622:	bf00      	nop
 800c624:	20000044 	.word	0x20000044

0800c628 <free>:
 800c628:	4b02      	ldr	r3, [pc, #8]	; (800c634 <free+0xc>)
 800c62a:	4601      	mov	r1, r0
 800c62c:	6818      	ldr	r0, [r3, #0]
 800c62e:	f000 b80b 	b.w	800c648 <_free_r>
 800c632:	bf00      	nop
 800c634:	20000044 	.word	0x20000044

0800c638 <memset>:
 800c638:	4402      	add	r2, r0
 800c63a:	4603      	mov	r3, r0
 800c63c:	4293      	cmp	r3, r2
 800c63e:	d100      	bne.n	800c642 <memset+0xa>
 800c640:	4770      	bx	lr
 800c642:	f803 1b01 	strb.w	r1, [r3], #1
 800c646:	e7f9      	b.n	800c63c <memset+0x4>

0800c648 <_free_r>:
 800c648:	b538      	push	{r3, r4, r5, lr}
 800c64a:	4605      	mov	r5, r0
 800c64c:	2900      	cmp	r1, #0
 800c64e:	d045      	beq.n	800c6dc <_free_r+0x94>
 800c650:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c654:	1f0c      	subs	r4, r1, #4
 800c656:	2b00      	cmp	r3, #0
 800c658:	bfb8      	it	lt
 800c65a:	18e4      	addlt	r4, r4, r3
 800c65c:	f000 f8ea 	bl	800c834 <__malloc_lock>
 800c660:	4a1f      	ldr	r2, [pc, #124]	; (800c6e0 <_free_r+0x98>)
 800c662:	6813      	ldr	r3, [r2, #0]
 800c664:	4610      	mov	r0, r2
 800c666:	b933      	cbnz	r3, 800c676 <_free_r+0x2e>
 800c668:	6063      	str	r3, [r4, #4]
 800c66a:	6014      	str	r4, [r2, #0]
 800c66c:	4628      	mov	r0, r5
 800c66e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c672:	f000 b8e0 	b.w	800c836 <__malloc_unlock>
 800c676:	42a3      	cmp	r3, r4
 800c678:	d90c      	bls.n	800c694 <_free_r+0x4c>
 800c67a:	6821      	ldr	r1, [r4, #0]
 800c67c:	1862      	adds	r2, r4, r1
 800c67e:	4293      	cmp	r3, r2
 800c680:	bf04      	itt	eq
 800c682:	681a      	ldreq	r2, [r3, #0]
 800c684:	685b      	ldreq	r3, [r3, #4]
 800c686:	6063      	str	r3, [r4, #4]
 800c688:	bf04      	itt	eq
 800c68a:	1852      	addeq	r2, r2, r1
 800c68c:	6022      	streq	r2, [r4, #0]
 800c68e:	6004      	str	r4, [r0, #0]
 800c690:	e7ec      	b.n	800c66c <_free_r+0x24>
 800c692:	4613      	mov	r3, r2
 800c694:	685a      	ldr	r2, [r3, #4]
 800c696:	b10a      	cbz	r2, 800c69c <_free_r+0x54>
 800c698:	42a2      	cmp	r2, r4
 800c69a:	d9fa      	bls.n	800c692 <_free_r+0x4a>
 800c69c:	6819      	ldr	r1, [r3, #0]
 800c69e:	1858      	adds	r0, r3, r1
 800c6a0:	42a0      	cmp	r0, r4
 800c6a2:	d10b      	bne.n	800c6bc <_free_r+0x74>
 800c6a4:	6820      	ldr	r0, [r4, #0]
 800c6a6:	4401      	add	r1, r0
 800c6a8:	1858      	adds	r0, r3, r1
 800c6aa:	4282      	cmp	r2, r0
 800c6ac:	6019      	str	r1, [r3, #0]
 800c6ae:	d1dd      	bne.n	800c66c <_free_r+0x24>
 800c6b0:	6810      	ldr	r0, [r2, #0]
 800c6b2:	6852      	ldr	r2, [r2, #4]
 800c6b4:	605a      	str	r2, [r3, #4]
 800c6b6:	4401      	add	r1, r0
 800c6b8:	6019      	str	r1, [r3, #0]
 800c6ba:	e7d7      	b.n	800c66c <_free_r+0x24>
 800c6bc:	d902      	bls.n	800c6c4 <_free_r+0x7c>
 800c6be:	230c      	movs	r3, #12
 800c6c0:	602b      	str	r3, [r5, #0]
 800c6c2:	e7d3      	b.n	800c66c <_free_r+0x24>
 800c6c4:	6820      	ldr	r0, [r4, #0]
 800c6c6:	1821      	adds	r1, r4, r0
 800c6c8:	428a      	cmp	r2, r1
 800c6ca:	bf04      	itt	eq
 800c6cc:	6811      	ldreq	r1, [r2, #0]
 800c6ce:	6852      	ldreq	r2, [r2, #4]
 800c6d0:	6062      	str	r2, [r4, #4]
 800c6d2:	bf04      	itt	eq
 800c6d4:	1809      	addeq	r1, r1, r0
 800c6d6:	6021      	streq	r1, [r4, #0]
 800c6d8:	605c      	str	r4, [r3, #4]
 800c6da:	e7c7      	b.n	800c66c <_free_r+0x24>
 800c6dc:	bd38      	pop	{r3, r4, r5, pc}
 800c6de:	bf00      	nop
 800c6e0:	200000e4 	.word	0x200000e4

0800c6e4 <_malloc_r>:
 800c6e4:	b570      	push	{r4, r5, r6, lr}
 800c6e6:	1ccd      	adds	r5, r1, #3
 800c6e8:	f025 0503 	bic.w	r5, r5, #3
 800c6ec:	3508      	adds	r5, #8
 800c6ee:	2d0c      	cmp	r5, #12
 800c6f0:	bf38      	it	cc
 800c6f2:	250c      	movcc	r5, #12
 800c6f4:	2d00      	cmp	r5, #0
 800c6f6:	4606      	mov	r6, r0
 800c6f8:	db01      	blt.n	800c6fe <_malloc_r+0x1a>
 800c6fa:	42a9      	cmp	r1, r5
 800c6fc:	d903      	bls.n	800c706 <_malloc_r+0x22>
 800c6fe:	230c      	movs	r3, #12
 800c700:	6033      	str	r3, [r6, #0]
 800c702:	2000      	movs	r0, #0
 800c704:	bd70      	pop	{r4, r5, r6, pc}
 800c706:	f000 f895 	bl	800c834 <__malloc_lock>
 800c70a:	4a21      	ldr	r2, [pc, #132]	; (800c790 <_malloc_r+0xac>)
 800c70c:	6814      	ldr	r4, [r2, #0]
 800c70e:	4621      	mov	r1, r4
 800c710:	b991      	cbnz	r1, 800c738 <_malloc_r+0x54>
 800c712:	4c20      	ldr	r4, [pc, #128]	; (800c794 <_malloc_r+0xb0>)
 800c714:	6823      	ldr	r3, [r4, #0]
 800c716:	b91b      	cbnz	r3, 800c720 <_malloc_r+0x3c>
 800c718:	4630      	mov	r0, r6
 800c71a:	f000 f83d 	bl	800c798 <_sbrk_r>
 800c71e:	6020      	str	r0, [r4, #0]
 800c720:	4629      	mov	r1, r5
 800c722:	4630      	mov	r0, r6
 800c724:	f000 f838 	bl	800c798 <_sbrk_r>
 800c728:	1c43      	adds	r3, r0, #1
 800c72a:	d124      	bne.n	800c776 <_malloc_r+0x92>
 800c72c:	230c      	movs	r3, #12
 800c72e:	6033      	str	r3, [r6, #0]
 800c730:	4630      	mov	r0, r6
 800c732:	f000 f880 	bl	800c836 <__malloc_unlock>
 800c736:	e7e4      	b.n	800c702 <_malloc_r+0x1e>
 800c738:	680b      	ldr	r3, [r1, #0]
 800c73a:	1b5b      	subs	r3, r3, r5
 800c73c:	d418      	bmi.n	800c770 <_malloc_r+0x8c>
 800c73e:	2b0b      	cmp	r3, #11
 800c740:	d90f      	bls.n	800c762 <_malloc_r+0x7e>
 800c742:	600b      	str	r3, [r1, #0]
 800c744:	50cd      	str	r5, [r1, r3]
 800c746:	18cc      	adds	r4, r1, r3
 800c748:	4630      	mov	r0, r6
 800c74a:	f000 f874 	bl	800c836 <__malloc_unlock>
 800c74e:	f104 000b 	add.w	r0, r4, #11
 800c752:	1d23      	adds	r3, r4, #4
 800c754:	f020 0007 	bic.w	r0, r0, #7
 800c758:	1ac3      	subs	r3, r0, r3
 800c75a:	d0d3      	beq.n	800c704 <_malloc_r+0x20>
 800c75c:	425a      	negs	r2, r3
 800c75e:	50e2      	str	r2, [r4, r3]
 800c760:	e7d0      	b.n	800c704 <_malloc_r+0x20>
 800c762:	428c      	cmp	r4, r1
 800c764:	684b      	ldr	r3, [r1, #4]
 800c766:	bf16      	itet	ne
 800c768:	6063      	strne	r3, [r4, #4]
 800c76a:	6013      	streq	r3, [r2, #0]
 800c76c:	460c      	movne	r4, r1
 800c76e:	e7eb      	b.n	800c748 <_malloc_r+0x64>
 800c770:	460c      	mov	r4, r1
 800c772:	6849      	ldr	r1, [r1, #4]
 800c774:	e7cc      	b.n	800c710 <_malloc_r+0x2c>
 800c776:	1cc4      	adds	r4, r0, #3
 800c778:	f024 0403 	bic.w	r4, r4, #3
 800c77c:	42a0      	cmp	r0, r4
 800c77e:	d005      	beq.n	800c78c <_malloc_r+0xa8>
 800c780:	1a21      	subs	r1, r4, r0
 800c782:	4630      	mov	r0, r6
 800c784:	f000 f808 	bl	800c798 <_sbrk_r>
 800c788:	3001      	adds	r0, #1
 800c78a:	d0cf      	beq.n	800c72c <_malloc_r+0x48>
 800c78c:	6025      	str	r5, [r4, #0]
 800c78e:	e7db      	b.n	800c748 <_malloc_r+0x64>
 800c790:	200000e4 	.word	0x200000e4
 800c794:	200000e8 	.word	0x200000e8

0800c798 <_sbrk_r>:
 800c798:	b538      	push	{r3, r4, r5, lr}
 800c79a:	4c06      	ldr	r4, [pc, #24]	; (800c7b4 <_sbrk_r+0x1c>)
 800c79c:	2300      	movs	r3, #0
 800c79e:	4605      	mov	r5, r0
 800c7a0:	4608      	mov	r0, r1
 800c7a2:	6023      	str	r3, [r4, #0]
 800c7a4:	f7f5 fe3c 	bl	8002420 <_sbrk>
 800c7a8:	1c43      	adds	r3, r0, #1
 800c7aa:	d102      	bne.n	800c7b2 <_sbrk_r+0x1a>
 800c7ac:	6823      	ldr	r3, [r4, #0]
 800c7ae:	b103      	cbz	r3, 800c7b2 <_sbrk_r+0x1a>
 800c7b0:	602b      	str	r3, [r5, #0]
 800c7b2:	bd38      	pop	{r3, r4, r5, pc}
 800c7b4:	20000c04 	.word	0x20000c04

0800c7b8 <__utoa>:
 800c7b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c7ba:	4b1d      	ldr	r3, [pc, #116]	; (800c830 <__utoa+0x78>)
 800c7bc:	b08b      	sub	sp, #44	; 0x2c
 800c7be:	4605      	mov	r5, r0
 800c7c0:	460c      	mov	r4, r1
 800c7c2:	466e      	mov	r6, sp
 800c7c4:	f103 0c20 	add.w	ip, r3, #32
 800c7c8:	6818      	ldr	r0, [r3, #0]
 800c7ca:	6859      	ldr	r1, [r3, #4]
 800c7cc:	4637      	mov	r7, r6
 800c7ce:	c703      	stmia	r7!, {r0, r1}
 800c7d0:	3308      	adds	r3, #8
 800c7d2:	4563      	cmp	r3, ip
 800c7d4:	463e      	mov	r6, r7
 800c7d6:	d1f7      	bne.n	800c7c8 <__utoa+0x10>
 800c7d8:	6818      	ldr	r0, [r3, #0]
 800c7da:	791b      	ldrb	r3, [r3, #4]
 800c7dc:	713b      	strb	r3, [r7, #4]
 800c7de:	1e93      	subs	r3, r2, #2
 800c7e0:	2b22      	cmp	r3, #34	; 0x22
 800c7e2:	6038      	str	r0, [r7, #0]
 800c7e4:	f04f 0300 	mov.w	r3, #0
 800c7e8:	d904      	bls.n	800c7f4 <__utoa+0x3c>
 800c7ea:	7023      	strb	r3, [r4, #0]
 800c7ec:	461c      	mov	r4, r3
 800c7ee:	4620      	mov	r0, r4
 800c7f0:	b00b      	add	sp, #44	; 0x2c
 800c7f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c7f4:	1e66      	subs	r6, r4, #1
 800c7f6:	fbb5 f0f2 	udiv	r0, r5, r2
 800c7fa:	af0a      	add	r7, sp, #40	; 0x28
 800c7fc:	fb02 5510 	mls	r5, r2, r0, r5
 800c800:	443d      	add	r5, r7
 800c802:	1c59      	adds	r1, r3, #1
 800c804:	f815 5c28 	ldrb.w	r5, [r5, #-40]
 800c808:	f806 5f01 	strb.w	r5, [r6, #1]!
 800c80c:	4605      	mov	r5, r0
 800c80e:	b968      	cbnz	r0, 800c82c <__utoa+0x74>
 800c810:	5460      	strb	r0, [r4, r1]
 800c812:	4423      	add	r3, r4
 800c814:	4622      	mov	r2, r4
 800c816:	1b19      	subs	r1, r3, r4
 800c818:	1b10      	subs	r0, r2, r4
 800c81a:	4281      	cmp	r1, r0
 800c81c:	dde7      	ble.n	800c7ee <__utoa+0x36>
 800c81e:	7811      	ldrb	r1, [r2, #0]
 800c820:	7818      	ldrb	r0, [r3, #0]
 800c822:	f802 0b01 	strb.w	r0, [r2], #1
 800c826:	f803 1901 	strb.w	r1, [r3], #-1
 800c82a:	e7f4      	b.n	800c816 <__utoa+0x5e>
 800c82c:	460b      	mov	r3, r1
 800c82e:	e7e2      	b.n	800c7f6 <__utoa+0x3e>
 800c830:	0800c8f8 	.word	0x0800c8f8

0800c834 <__malloc_lock>:
 800c834:	4770      	bx	lr

0800c836 <__malloc_unlock>:
 800c836:	4770      	bx	lr

0800c838 <_init>:
 800c838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c83a:	bf00      	nop
 800c83c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c83e:	bc08      	pop	{r3}
 800c840:	469e      	mov	lr, r3
 800c842:	4770      	bx	lr

0800c844 <_fini>:
 800c844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c846:	bf00      	nop
 800c848:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c84a:	bc08      	pop	{r3}
 800c84c:	469e      	mov	lr, r3
 800c84e:	4770      	bx	lr
