// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module add_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        state_matrix_address0,
        state_matrix_ce0,
        state_matrix_we0,
        state_matrix_d0,
        state_matrix_q0,
        index1,
        index2,
        arr1_address0,
        arr1_ce0,
        arr1_we0,
        arr1_d0,
        arr1_q0,
        arr2_address0,
        arr2_ce0,
        arr2_we0,
        arr2_d0,
        arr2_q0,
        arr3_address0,
        arr3_ce0,
        arr3_we0,
        arr3_d0,
        arr3_q0,
        arr3_address1,
        arr3_ce1,
        arr3_we1,
        arr3_d1,
        arr3_q1,
        arr4_address0,
        arr4_ce0,
        arr4_we0,
        arr4_d0,
        arr4_q0,
        arr4_address1,
        arr4_ce1,
        arr4_we1,
        arr4_d1
);

parameter    ap_ST_fsm_state1 = 13'd1;
parameter    ap_ST_fsm_pp0_stage0 = 13'd2;
parameter    ap_ST_fsm_state4 = 13'd4;
parameter    ap_ST_fsm_pp1_stage0 = 13'd8;
parameter    ap_ST_fsm_state7 = 13'd16;
parameter    ap_ST_fsm_state8 = 13'd32;
parameter    ap_ST_fsm_pp2_stage0 = 13'd64;
parameter    ap_ST_fsm_state11 = 13'd128;
parameter    ap_ST_fsm_pp3_stage0 = 13'd256;
parameter    ap_ST_fsm_pp3_stage1 = 13'd512;
parameter    ap_ST_fsm_state16 = 13'd1024;
parameter    ap_ST_fsm_pp4_stage0 = 13'd2048;
parameter    ap_ST_fsm_state19 = 13'd4096;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] state_matrix_address0;
output   state_matrix_ce0;
output   state_matrix_we0;
output  [7:0] state_matrix_d0;
input  [7:0] state_matrix_q0;
input  [5:0] index1;
input  [4:0] index2;
output  [2:0] arr1_address0;
output   arr1_ce0;
output   arr1_we0;
output  [7:0] arr1_d0;
input  [7:0] arr1_q0;
output  [2:0] arr2_address0;
output   arr2_ce0;
output   arr2_we0;
output  [7:0] arr2_d0;
input  [7:0] arr2_q0;
output  [4:0] arr3_address0;
output   arr3_ce0;
output   arr3_we0;
output  [6:0] arr3_d0;
input  [6:0] arr3_q0;
output  [4:0] arr3_address1;
output   arr3_ce1;
output   arr3_we1;
output  [6:0] arr3_d1;
input  [6:0] arr3_q1;
output  [4:0] arr4_address0;
output   arr4_ce0;
output   arr4_we0;
output  [6:0] arr4_d0;
input  [6:0] arr4_q0;
output  [4:0] arr4_address1;
output   arr4_ce1;
output   arr4_we1;
output  [6:0] arr4_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[7:0] state_matrix_address0;
reg state_matrix_ce0;
reg state_matrix_we0;
reg[2:0] arr1_address0;
reg arr1_ce0;
reg arr1_we0;
reg[7:0] arr1_d0;
reg[2:0] arr2_address0;
reg arr2_ce0;
reg arr2_we0;
reg[4:0] arr3_address0;
reg arr3_ce0;
reg arr3_we0;
reg[4:0] arr3_address1;
reg arr3_ce1;
reg arr3_we1;
reg[6:0] arr3_d1;
reg[4:0] arr4_address0;
reg arr4_ce0;
reg arr4_we0;
reg arr4_ce1;
reg arr4_we1;

(* fsm_encoding = "none" *) reg   [12:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [3:0] i_0_reg_282;
reg   [3:0] i1_0_reg_294;
reg   [5:0] i2_0_reg_306;
reg   [3:0] i_0_i_reg_317;
reg   [3:0] i_0_i_reg_317_pp3_iter1_reg;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state12_pp3_stage0_iter0;
wire    ap_block_state14_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
reg   [3:0] i3_0_reg_329;
wire   [7:0] add_ln266_fu_398_p2;
reg   [7:0] add_ln266_reg_846;
wire   [0:0] icmp_ln264_fu_404_p2;
reg   [0:0] icmp_ln264_reg_852;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] i_fu_410_p2;
reg   [3:0] i_reg_856;
reg    ap_enable_reg_pp0_iter0;
wire   [7:0] add_ln271_fu_454_p2;
reg   [7:0] add_ln271_reg_866;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln269_fu_460_p2;
reg   [0:0] icmp_ln269_reg_871;
wire    ap_CS_fsm_pp1_stage0;
wire    ap_block_state5_pp1_stage0_iter0;
wire    ap_block_state6_pp1_stage0_iter1;
wire    ap_block_pp1_stage0_11001;
wire   [3:0] i_29_fu_466_p2;
reg   [3:0] i_29_reg_875;
reg    ap_enable_reg_pp1_iter0;
wire   [0:0] tmp_17_fu_491_p3;
wire    ap_CS_fsm_pp2_stage0;
wire    ap_block_state9_pp2_stage0_iter0;
wire    ap_block_state10_pp2_stage0_iter1;
wire    ap_block_pp2_stage0_11001;
reg   [4:0] arr3_addr19_reg_896;
wire   [5:0] i_31_fu_505_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] icmp_ln114_fu_550_p2;
reg   [0:0] icmp_ln114_reg_915;
reg   [0:0] icmp_ln114_reg_915_pp3_iter1_reg;
wire   [3:0] i_30_fu_556_p2;
reg   [3:0] i_30_reg_919;
reg    ap_enable_reg_pp3_iter0;
wire   [4:0] shl_ln_fu_566_p3;
reg   [4:0] shl_ln_reg_924;
wire   [0:0] grp_fu_366_p2;
reg   [0:0] icmp_ln116_reg_940;
wire    ap_CS_fsm_pp3_stage1;
wire    ap_block_state13_pp3_stage1_iter0;
wire    ap_block_state15_pp3_stage1_iter1;
wire    ap_block_pp3_stage1_11001;
wire   [0:0] grp_fu_372_p2;
reg   [0:0] icmp_ln117_reg_948;
reg   [0:0] icmp_ln118_reg_966;
reg    ap_enable_reg_pp3_iter1;
reg   [0:0] icmp_ln119_reg_973;
wire   [0:0] xor_ln118_fu_652_p2;
reg   [0:0] xor_ln118_reg_982;
wire   [6:0] select_ln118_13_fu_664_p3;
reg   [6:0] select_ln118_13_reg_988;
wire   [0:0] icmp_ln292_fu_811_p2;
reg   [0:0] icmp_ln292_reg_993;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state17_pp4_stage0_iter0;
wire    ap_block_state18_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
wire   [3:0] i_32_fu_817_p2;
reg    ap_enable_reg_pp4_iter0;
wire   [7:0] add_ln294_fu_832_p2;
reg   [7:0] add_ln294_reg_1002;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state5;
reg    ap_enable_reg_pp1_iter1;
wire    ap_CS_fsm_state8;
wire    grp_convert_hex_to_binar_fu_340_ap_ready;
wire    grp_convert_hex_to_binar_fu_340_ap_done;
wire    grp_convert_hex_to_binar_fu_348_ap_ready;
wire    grp_convert_hex_to_binar_fu_348_ap_done;
reg    ap_block_state8_on_subcall_done;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state9;
reg    ap_enable_reg_pp2_iter1;
wire    ap_CS_fsm_state11;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state12;
wire    ap_block_pp3_stage1_subdone;
wire    ap_CS_fsm_state16;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state17;
reg    ap_enable_reg_pp4_iter1;
wire    grp_convert_hex_to_binar_fu_340_ap_start;
wire    grp_convert_hex_to_binar_fu_340_ap_idle;
wire   [2:0] grp_convert_hex_to_binar_fu_340_hex_address0;
wire    grp_convert_hex_to_binar_fu_340_hex_ce0;
wire   [4:0] grp_convert_hex_to_binar_fu_340_bin_address0;
wire    grp_convert_hex_to_binar_fu_340_bin_ce0;
wire    grp_convert_hex_to_binar_fu_340_bin_we0;
wire   [6:0] grp_convert_hex_to_binar_fu_340_bin_d0;
wire   [4:0] grp_convert_hex_to_binar_fu_340_bin_address1;
wire    grp_convert_hex_to_binar_fu_340_bin_ce1;
wire    grp_convert_hex_to_binar_fu_340_bin_we1;
wire   [6:0] grp_convert_hex_to_binar_fu_340_bin_d1;
wire    grp_convert_hex_to_binar_fu_348_ap_start;
wire    grp_convert_hex_to_binar_fu_348_ap_idle;
wire   [2:0] grp_convert_hex_to_binar_fu_348_hex_address0;
wire    grp_convert_hex_to_binar_fu_348_hex_ce0;
wire   [4:0] grp_convert_hex_to_binar_fu_348_bin_address0;
wire    grp_convert_hex_to_binar_fu_348_bin_ce0;
wire    grp_convert_hex_to_binar_fu_348_bin_we0;
wire   [6:0] grp_convert_hex_to_binar_fu_348_bin_d0;
wire   [4:0] grp_convert_hex_to_binar_fu_348_bin_address1;
wire    grp_convert_hex_to_binar_fu_348_bin_ce1;
wire    grp_convert_hex_to_binar_fu_348_bin_we1;
wire   [6:0] grp_convert_hex_to_binar_fu_348_bin_d1;
reg   [3:0] ap_phi_mux_i_0_phi_fu_286_p4;
wire    ap_block_pp0_stage0;
reg   [3:0] ap_phi_mux_i1_0_phi_fu_298_p4;
wire    ap_block_pp1_stage0;
reg   [3:0] ap_phi_mux_i_0_i_phi_fu_321_p4;
wire    ap_block_pp3_stage0;
reg    grp_convert_hex_to_binar_fu_340_ap_start_reg;
wire    ap_CS_fsm_state7;
reg    grp_convert_hex_to_binar_fu_348_ap_start_reg;
wire   [63:0] zext_ln266_4_fu_425_p1;
wire   [63:0] zext_ln266_fu_430_p1;
wire   [63:0] zext_ln271_4_fu_481_p1;
wire   [63:0] zext_ln271_fu_486_p1;
wire   [63:0] zext_ln281_fu_499_p1;
wire    ap_block_pp2_stage0;
wire   [63:0] zext_ln116_fu_574_p1;
wire   [63:0] zext_ln117_fu_585_p1;
wire   [63:0] zext_ln118_fu_595_p1;
wire    ap_block_pp3_stage1;
wire   [63:0] zext_ln119_fu_605_p1;
wire   [63:0] zext_ln119_3_fu_672_p1;
wire   [63:0] zext_ln294_fu_823_p1;
wire    ap_block_pp4_stage0;
wire   [63:0] zext_ln294_2_fu_837_p1;
reg   [1:0] carry_0_fu_128;
wire   [8:0] sum1_fu_544_p2;
wire   [7:0] zext_ln118_3_fu_806_p1;
wire   [3:0] trunc_ln266_fu_378_p1;
wire   [6:0] tmp_18_fu_386_p3;
wire   [7:0] zext_ln266_2_fu_394_p1;
wire   [7:0] zext_ln266_1_fu_382_p1;
wire   [7:0] zext_ln266_3_fu_416_p1;
wire   [7:0] add_ln266_1_fu_420_p2;
wire   [3:0] trunc_ln271_fu_435_p1;
wire   [6:0] tmp_19_fu_442_p3;
wire   [7:0] zext_ln271_2_fu_450_p1;
wire   [7:0] zext_ln271_1_fu_438_p1;
wire   [7:0] zext_ln271_3_fu_472_p1;
wire   [7:0] add_ln271_1_fu_476_p2;
wire  signed [6:0] sext_ln281_fu_514_p0;
wire   [7:0] or_ln_fu_522_p3;
wire  signed [7:0] sext_ln281_1_fu_518_p1;
wire  signed [7:0] sext_ln281_fu_514_p1;
wire   [7:0] add_ln281_fu_534_p2;
wire  signed [8:0] sext_ln281_2_fu_530_p1;
wire  signed [8:0] sext_ln281_3_fu_540_p1;
wire   [2:0] trunc_ln116_fu_562_p1;
wire   [4:0] or_ln117_fu_579_p2;
wire   [4:0] or_ln118_fu_590_p2;
wire   [4:0] or_ln119_fu_600_p2;
wire   [0:0] and_ln117_fu_634_p2;
wire   [0:0] and_ln118_fu_638_p2;
wire   [6:0] select_ln119_fu_610_p3;
wire   [6:0] select_ln155_fu_626_p3;
wire   [0:0] and_ln118_13_fu_658_p2;
wire   [6:0] select_ln123_fu_618_p3;
wire   [6:0] select_ln118_fu_644_p3;
wire   [0:0] xor_ln117_fu_712_p2;
wire   [0:0] and_ln117_5_fu_717_p2;
wire   [0:0] and_ln118_14_fu_722_p2;
wire   [6:0] select_ln129_fu_677_p3;
wire   [0:0] and_ln118_15_fu_734_p2;
wire   [6:0] select_ln133_fu_684_p3;
wire   [6:0] select_ln118_14_fu_727_p3;
wire   [0:0] xor_ln116_fu_747_p2;
wire   [0:0] and_ln117_6_fu_752_p2;
wire   [0:0] and_ln118_16_fu_757_p2;
wire   [6:0] select_ln141_fu_691_p3;
wire   [6:0] select_ln118_15_fu_739_p3;
wire   [0:0] and_ln118_17_fu_770_p2;
wire   [6:0] select_ln145_fu_698_p3;
wire   [6:0] select_ln118_16_fu_762_p3;
wire   [0:0] or_ln117_3_fu_783_p2;
wire   [0:0] xor_ln117_3_fu_787_p2;
wire   [0:0] and_ln118_18_fu_793_p2;
wire   [6:0] select_ln151_fu_705_p3;
wire   [6:0] select_ln118_17_fu_775_p3;
wire   [6:0] select_ln118_18_fu_798_p3;
wire   [7:0] zext_ln294_1_fu_828_p1;
wire    ap_CS_fsm_state19;
reg   [12:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;

// power-on initialization
initial begin
#0 ap_CS_fsm = 13'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 grp_convert_hex_to_binar_fu_340_ap_start_reg = 1'b0;
#0 grp_convert_hex_to_binar_fu_348_ap_start_reg = 1'b0;
end

convert_hex_to_binar grp_convert_hex_to_binar_fu_340(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convert_hex_to_binar_fu_340_ap_start),
    .ap_done(grp_convert_hex_to_binar_fu_340_ap_done),
    .ap_idle(grp_convert_hex_to_binar_fu_340_ap_idle),
    .ap_ready(grp_convert_hex_to_binar_fu_340_ap_ready),
    .hex_address0(grp_convert_hex_to_binar_fu_340_hex_address0),
    .hex_ce0(grp_convert_hex_to_binar_fu_340_hex_ce0),
    .hex_q0(arr1_q0),
    .bin_address0(grp_convert_hex_to_binar_fu_340_bin_address0),
    .bin_ce0(grp_convert_hex_to_binar_fu_340_bin_ce0),
    .bin_we0(grp_convert_hex_to_binar_fu_340_bin_we0),
    .bin_d0(grp_convert_hex_to_binar_fu_340_bin_d0),
    .bin_address1(grp_convert_hex_to_binar_fu_340_bin_address1),
    .bin_ce1(grp_convert_hex_to_binar_fu_340_bin_ce1),
    .bin_we1(grp_convert_hex_to_binar_fu_340_bin_we1),
    .bin_d1(grp_convert_hex_to_binar_fu_340_bin_d1)
);

convert_hex_to_binar grp_convert_hex_to_binar_fu_348(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_convert_hex_to_binar_fu_348_ap_start),
    .ap_done(grp_convert_hex_to_binar_fu_348_ap_done),
    .ap_idle(grp_convert_hex_to_binar_fu_348_ap_idle),
    .ap_ready(grp_convert_hex_to_binar_fu_348_ap_ready),
    .hex_address0(grp_convert_hex_to_binar_fu_348_hex_address0),
    .hex_ce0(grp_convert_hex_to_binar_fu_348_hex_ce0),
    .hex_q0(arr2_q0),
    .bin_address0(grp_convert_hex_to_binar_fu_348_bin_address0),
    .bin_ce0(grp_convert_hex_to_binar_fu_348_bin_ce0),
    .bin_we0(grp_convert_hex_to_binar_fu_348_bin_we0),
    .bin_d0(grp_convert_hex_to_binar_fu_348_bin_d0),
    .bin_address1(grp_convert_hex_to_binar_fu_348_bin_address1),
    .bin_ce1(grp_convert_hex_to_binar_fu_348_bin_ce1),
    .bin_we1(grp_convert_hex_to_binar_fu_348_bin_we1),
    .bin_d1(grp_convert_hex_to_binar_fu_348_bin_d1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state5))) begin
            ap_enable_reg_pp1_iter1 <= (1'b1 ^ ap_condition_pp1_exit_iter0_state5);
        end else if ((1'b0 == ap_block_pp1_stage0_subdone)) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp2_stage0_subdone) & (1'b1 == ap_condition_pp2_exit_iter0_state9))) begin
            ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state9);
        end else if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage0_subdone) & (1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state12))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp3_stage1_subdone) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state17) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp4_stage0_subdone) & (1'b1 == ap_condition_pp4_exit_iter0_state17))) begin
            ap_enable_reg_pp4_iter1 <= (1'b1 ^ ap_condition_pp4_exit_iter0_state17);
        end else if ((1'b0 == ap_block_pp4_stage0_subdone)) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if ((1'b1 == ap_CS_fsm_state16)) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convert_hex_to_binar_fu_340_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_convert_hex_to_binar_fu_340_ap_start_reg <= 1'b1;
        end else if ((grp_convert_hex_to_binar_fu_340_ap_ready == 1'b1)) begin
            grp_convert_hex_to_binar_fu_340_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_convert_hex_to_binar_fu_348_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_convert_hex_to_binar_fu_348_ap_start_reg <= 1'b1;
        end else if ((grp_convert_hex_to_binar_fu_348_ap_ready == 1'b1)) begin
            grp_convert_hex_to_binar_fu_348_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((sum1_fu_544_p2 == 9'd2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((sum1_fu_544_p2 == 9'd3) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
                carry_0_fu_128[0] <= 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state7) | ((sum1_fu_544_p2 == 9'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((sum1_fu_544_p2 == 9'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
                carry_0_fu_128[0] <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        i1_0_reg_294 <= 4'd0;
    end else if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln269_reg_871 == 1'd0))) begin
        i1_0_reg_294 <= i_29_reg_875;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (tmp_17_fu_491_p3 == 1'd0))) begin
        i2_0_reg_306 <= i_31_fu_505_p2;
    end else if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
        i2_0_reg_306 <= 6'd31;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        i3_0_reg_329 <= 4'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln292_fu_811_p2 == 1'd0))) begin
        i3_0_reg_329 <= i_32_fu_817_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_0_i_reg_317 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln114_reg_915 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i_0_i_reg_317 <= i_30_reg_919;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln264_reg_852 == 1'd0))) begin
        i_0_reg_282 <= i_reg_856;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_0_reg_282 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        add_ln266_reg_846 <= add_ln266_fu_398_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln271_reg_866 <= add_ln271_fu_454_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln292_fu_811_p2 == 1'd0))) begin
        add_ln294_reg_1002 <= add_ln294_fu_832_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001) & (tmp_17_fu_491_p3 == 1'd0))) begin
        arr3_addr19_reg_896 <= zext_ln281_fu_499_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i_0_i_reg_317_pp3_iter1_reg <= i_0_i_reg_317;
        icmp_ln114_reg_915 <= icmp_ln114_fu_550_p2;
        icmp_ln114_reg_915_pp3_iter1_reg <= icmp_ln114_reg_915;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        i_29_reg_875 <= i_29_fu_466_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        i_30_reg_919 <= i_30_fu_556_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        i_reg_856 <= i_fu_410_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln114_reg_915 == 1'd0))) begin
        icmp_ln116_reg_940 <= grp_fu_366_p2;
        icmp_ln117_reg_948 <= grp_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln114_reg_915 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        icmp_ln118_reg_966 <= grp_fu_366_p2;
        icmp_ln119_reg_973 <= grp_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln264_reg_852 <= icmp_ln264_fu_404_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        icmp_ln269_reg_871 <= icmp_ln269_fu_460_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln292_reg_993 <= icmp_ln292_fu_811_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln114_reg_915 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        select_ln118_13_reg_988[2 : 0] <= select_ln118_13_fu_664_p3[2 : 0];
select_ln118_13_reg_988[4] <= select_ln118_13_fu_664_p3[4];
select_ln118_13_reg_988[6] <= select_ln118_13_fu_664_p3[6];
        xor_ln118_reg_982 <= xor_ln118_fu_652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (icmp_ln114_fu_550_p2 == 1'd0) & (1'b0 == ap_block_pp3_stage0_11001))) begin
        shl_ln_reg_924[4 : 2] <= shl_ln_fu_566_p3[4 : 2];
    end
end

always @ (*) begin
    if ((icmp_ln264_fu_404_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln269_fu_460_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_17_fu_491_p3 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln114_fu_550_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln292_fu_811_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state17 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state17 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state19) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter1 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter1 == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln269_reg_871 == 1'd0))) begin
        ap_phi_mux_i1_0_phi_fu_298_p4 = i_29_reg_875;
    end else begin
        ap_phi_mux_i1_0_phi_fu_298_p4 = i1_0_reg_294;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (icmp_ln114_reg_915 == 1'd0))) begin
        ap_phi_mux_i_0_i_phi_fu_321_p4 = i_30_reg_919;
    end else begin
        ap_phi_mux_i_0_i_phi_fu_321_p4 = i_0_i_reg_317;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln264_reg_852 == 1'd0))) begin
        ap_phi_mux_i_0_phi_fu_286_p4 = i_reg_856;
    end else begin
        ap_phi_mux_i_0_phi_fu_286_p4 = i_0_reg_282;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        arr1_address0 = zext_ln294_fu_823_p1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        arr1_address0 = zext_ln119_3_fu_672_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        arr1_address0 = zext_ln266_fu_430_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        arr1_address0 = grp_convert_hex_to_binar_fu_340_hex_address0;
    end else begin
        arr1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        arr1_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        arr1_ce0 = grp_convert_hex_to_binar_fu_340_hex_ce0;
    end else begin
        arr1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        arr1_d0 = zext_ln118_3_fu_806_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        arr1_d0 = state_matrix_q0;
    end else begin
        arr1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (icmp_ln114_reg_915_pp3_iter1_reg == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln264_reg_852 == 1'd0)))) begin
        arr1_we0 = 1'b1;
    end else begin
        arr1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        arr2_address0 = zext_ln271_fu_486_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        arr2_address0 = grp_convert_hex_to_binar_fu_348_hex_address0;
    end else begin
        arr2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001))) begin
        arr2_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        arr2_ce0 = grp_convert_hex_to_binar_fu_348_hex_ce0;
    end else begin
        arr2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001) & (icmp_ln269_reg_871 == 1'd0))) begin
        arr2_we0 = 1'b1;
    end else begin
        arr2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        arr3_address0 = zext_ln118_fu_595_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        arr3_address0 = zext_ln116_fu_574_p1;
    end else if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        arr3_address0 = zext_ln281_fu_499_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        arr3_address0 = grp_convert_hex_to_binar_fu_340_bin_address0;
    end else begin
        arr3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp3_stage1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        arr3_address1 = zext_ln119_fu_605_p1;
    end else if (((1'b0 == ap_block_pp3_stage0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        arr3_address1 = zext_ln117_fu_585_p1;
    end else if ((((sum1_fu_544_p2 == 9'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((sum1_fu_544_p2 == 9'd1) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((sum1_fu_544_p2 == 9'd2) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((sum1_fu_544_p2 == 9'd3) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        arr3_address1 = arr3_addr19_reg_896;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        arr3_address1 = grp_convert_hex_to_binar_fu_340_bin_address1;
    end else begin
        arr3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        arr3_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        arr3_ce0 = grp_convert_hex_to_binar_fu_340_bin_ce0;
    end else begin
        arr3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_11001)) | ((1'b0 == ap_block_pp3_stage1_11001) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1)) | ((sum1_fu_544_p2 == 9'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((sum1_fu_544_p2 == 9'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((sum1_fu_544_p2 == 9'd2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((sum1_fu_544_p2 == 9'd3) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        arr3_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        arr3_ce1 = grp_convert_hex_to_binar_fu_340_bin_ce1;
    end else begin
        arr3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((((sum1_fu_544_p2 == 9'd0) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((sum1_fu_544_p2 == 9'd2) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        arr3_d1 = 7'd48;
    end else if ((((sum1_fu_544_p2 == 9'd1) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)) | ((sum1_fu_544_p2 == 9'd3) & (1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        arr3_d1 = 7'd49;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        arr3_d1 = grp_convert_hex_to_binar_fu_340_bin_d1;
    end else begin
        arr3_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        arr3_we0 = grp_convert_hex_to_binar_fu_340_bin_we0;
    end else begin
        arr3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((sum1_fu_544_p2 == 9'd0) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((sum1_fu_544_p2 == 9'd1) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((sum1_fu_544_p2 == 9'd2) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)) | ((sum1_fu_544_p2 == 9'd3) & (ap_enable_reg_pp2_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        arr3_we1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        arr3_we1 = grp_convert_hex_to_binar_fu_340_bin_we1;
    end else begin
        arr3_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp2_stage0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        arr4_address0 = zext_ln281_fu_499_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        arr4_address0 = grp_convert_hex_to_binar_fu_348_bin_address0;
    end else begin
        arr4_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        arr4_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        arr4_ce0 = grp_convert_hex_to_binar_fu_348_bin_ce0;
    end else begin
        arr4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        arr4_ce1 = grp_convert_hex_to_binar_fu_348_bin_ce1;
    end else begin
        arr4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        arr4_we0 = grp_convert_hex_to_binar_fu_348_bin_we0;
    end else begin
        arr4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        arr4_we1 = grp_convert_hex_to_binar_fu_348_bin_we1;
    end else begin
        arr4_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        state_matrix_address0 = zext_ln294_2_fu_837_p1;
    end else if (((1'b0 == ap_block_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        state_matrix_address0 = zext_ln271_4_fu_481_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        state_matrix_address0 = zext_ln266_4_fu_425_p1;
    end else begin
        state_matrix_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state_matrix_ce0 = 1'b1;
    end else begin
        state_matrix_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage0) & (icmp_ln292_reg_993 == 1'd0))) begin
        state_matrix_we0 = 1'b1;
    end else begin
        state_matrix_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln264_fu_404_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln264_fu_404_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if (~((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln269_fu_460_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (ap_enable_reg_pp1_iter0 == 1'b1) & (icmp_ln269_fu_460_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b0 == ap_block_state8_on_subcall_done) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_pp2_stage0 : begin
            if (~((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (tmp_17_fu_491_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter0 == 1'b1) & (tmp_17_fu_491_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp3_stage0;
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln114_fu_550_p2 == 1'd1)) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((1'b0 == ap_block_pp3_stage0_subdone) & (ap_enable_reg_pp3_iter1 == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (icmp_ln114_fu_550_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((~((1'b0 == ap_block_pp3_stage1_subdone) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b0)) & (1'b0 == ap_block_pp3_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else if (((1'b0 == ap_block_pp3_stage1_subdone) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if (~((1'b0 == ap_block_pp4_stage0_subdone) & (icmp_ln292_fu_811_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else if (((1'b0 == ap_block_pp4_stage0_subdone) & (icmp_ln292_fu_811_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln266_1_fu_420_p2 = (add_ln266_reg_846 + zext_ln266_3_fu_416_p1);

assign add_ln266_fu_398_p2 = (zext_ln266_2_fu_394_p1 + zext_ln266_1_fu_382_p1);

assign add_ln271_1_fu_476_p2 = (add_ln271_reg_866 + zext_ln271_3_fu_472_p1);

assign add_ln271_fu_454_p2 = (zext_ln271_2_fu_450_p1 + zext_ln271_1_fu_438_p1);

assign add_ln281_fu_534_p2 = ($signed(sext_ln281_1_fu_518_p1) + $signed(sext_ln281_fu_514_p1));

assign add_ln294_fu_832_p2 = (add_ln266_reg_846 + zext_ln294_1_fu_828_p1);

assign and_ln117_5_fu_717_p2 = (xor_ln117_fu_712_p2 & icmp_ln116_reg_940);

assign and_ln117_6_fu_752_p2 = (xor_ln116_fu_747_p2 & icmp_ln117_reg_948);

assign and_ln117_fu_634_p2 = (icmp_ln117_reg_948 & icmp_ln116_reg_940);

assign and_ln118_13_fu_658_p2 = (xor_ln118_fu_652_p2 & and_ln117_fu_634_p2);

assign and_ln118_14_fu_722_p2 = (icmp_ln118_reg_966 & and_ln117_5_fu_717_p2);

assign and_ln118_15_fu_734_p2 = (xor_ln118_reg_982 & and_ln117_5_fu_717_p2);

assign and_ln118_16_fu_757_p2 = (icmp_ln118_reg_966 & and_ln117_6_fu_752_p2);

assign and_ln118_17_fu_770_p2 = (xor_ln118_reg_982 & and_ln117_6_fu_752_p2);

assign and_ln118_18_fu_793_p2 = (xor_ln117_3_fu_787_p2 & icmp_ln118_reg_966);

assign and_ln118_fu_638_p2 = (grp_fu_366_p2 & and_ln117_fu_634_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp1_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp3_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp3_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state8_on_subcall_done = ((grp_convert_hex_to_binar_fu_348_ap_done == 1'b0) | (grp_convert_hex_to_binar_fu_340_ap_done == 1'b0));
end

assign ap_block_state9_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign arr2_d0 = state_matrix_q0;

assign arr3_d0 = grp_convert_hex_to_binar_fu_340_bin_d0;

assign arr4_address1 = grp_convert_hex_to_binar_fu_348_bin_address1;

assign arr4_d0 = grp_convert_hex_to_binar_fu_348_bin_d0;

assign arr4_d1 = grp_convert_hex_to_binar_fu_348_bin_d1;

assign grp_convert_hex_to_binar_fu_340_ap_start = grp_convert_hex_to_binar_fu_340_ap_start_reg;

assign grp_convert_hex_to_binar_fu_348_ap_start = grp_convert_hex_to_binar_fu_348_ap_start_reg;

assign grp_fu_366_p2 = ((arr3_q0 == 7'd48) ? 1'b1 : 1'b0);

assign grp_fu_372_p2 = ((arr3_q1 == 7'd48) ? 1'b1 : 1'b0);

assign i_29_fu_466_p2 = (ap_phi_mux_i1_0_phi_fu_298_p4 + 4'd1);

assign i_30_fu_556_p2 = (ap_phi_mux_i_0_i_phi_fu_321_p4 + 4'd1);

assign i_31_fu_505_p2 = ($signed(i2_0_reg_306) + $signed(6'd63));

assign i_32_fu_817_p2 = (i3_0_reg_329 + 4'd1);

assign i_fu_410_p2 = (ap_phi_mux_i_0_phi_fu_286_p4 + 4'd1);

assign icmp_ln114_fu_550_p2 = ((ap_phi_mux_i_0_i_phi_fu_321_p4 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln264_fu_404_p2 = ((ap_phi_mux_i_0_phi_fu_286_p4 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln269_fu_460_p2 = ((ap_phi_mux_i1_0_phi_fu_298_p4 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln292_fu_811_p2 = ((i3_0_reg_329 == 4'd8) ? 1'b1 : 1'b0);

assign or_ln117_3_fu_783_p2 = (icmp_ln117_reg_948 | icmp_ln116_reg_940);

assign or_ln117_fu_579_p2 = (shl_ln_fu_566_p3 | 5'd1);

assign or_ln118_fu_590_p2 = (shl_ln_reg_924 | 5'd2);

assign or_ln119_fu_600_p2 = (shl_ln_reg_924 | 5'd3);

assign or_ln_fu_522_p3 = {{6'd40}, {carry_0_fu_128}};

assign select_ln118_13_fu_664_p3 = ((and_ln118_13_fu_658_p2[0:0] === 1'b1) ? select_ln123_fu_618_p3 : select_ln118_fu_644_p3);

assign select_ln118_14_fu_727_p3 = ((and_ln118_14_fu_722_p2[0:0] === 1'b1) ? select_ln129_fu_677_p3 : select_ln118_13_reg_988);

assign select_ln118_15_fu_739_p3 = ((and_ln118_15_fu_734_p2[0:0] === 1'b1) ? select_ln133_fu_684_p3 : select_ln118_14_fu_727_p3);

assign select_ln118_16_fu_762_p3 = ((and_ln118_16_fu_757_p2[0:0] === 1'b1) ? select_ln141_fu_691_p3 : select_ln118_15_fu_739_p3);

assign select_ln118_17_fu_775_p3 = ((and_ln118_17_fu_770_p2[0:0] === 1'b1) ? select_ln145_fu_698_p3 : select_ln118_16_fu_762_p3);

assign select_ln118_18_fu_798_p3 = ((and_ln118_18_fu_793_p2[0:0] === 1'b1) ? select_ln151_fu_705_p3 : select_ln118_17_fu_775_p3);

assign select_ln118_fu_644_p3 = ((and_ln118_fu_638_p2[0:0] === 1'b1) ? select_ln119_fu_610_p3 : select_ln155_fu_626_p3);

assign select_ln119_fu_610_p3 = ((grp_fu_372_p2[0:0] === 1'b1) ? 7'd48 : 7'd49);

assign select_ln123_fu_618_p3 = ((grp_fu_372_p2[0:0] === 1'b1) ? 7'd50 : 7'd51);

assign select_ln129_fu_677_p3 = ((icmp_ln119_reg_973[0:0] === 1'b1) ? 7'd52 : 7'd53);

assign select_ln133_fu_684_p3 = ((icmp_ln119_reg_973[0:0] === 1'b1) ? 7'd54 : 7'd55);

assign select_ln141_fu_691_p3 = ((icmp_ln119_reg_973[0:0] === 1'b1) ? 7'd56 : 7'd57);

assign select_ln145_fu_698_p3 = ((icmp_ln119_reg_973[0:0] === 1'b1) ? 7'd97 : 7'd98);

assign select_ln151_fu_705_p3 = ((icmp_ln119_reg_973[0:0] === 1'b1) ? 7'd99 : 7'd100);

assign select_ln155_fu_626_p3 = ((grp_fu_372_p2[0:0] === 1'b1) ? 7'd101 : 7'd102);

assign sext_ln281_1_fu_518_p1 = $signed(arr4_q0);

assign sext_ln281_2_fu_530_p1 = $signed(or_ln_fu_522_p3);

assign sext_ln281_3_fu_540_p1 = $signed(add_ln281_fu_534_p2);

assign sext_ln281_fu_514_p0 = arr3_q0;

assign sext_ln281_fu_514_p1 = sext_ln281_fu_514_p0;

assign shl_ln_fu_566_p3 = {{trunc_ln116_fu_562_p1}, {2'd0}};

assign state_matrix_d0 = arr1_q0;

assign sum1_fu_544_p2 = ($signed(sext_ln281_2_fu_530_p1) + $signed(sext_ln281_3_fu_540_p1));

assign tmp_17_fu_491_p3 = i2_0_reg_306[32'd5];

assign tmp_18_fu_386_p3 = {{trunc_ln266_fu_378_p1}, {3'd0}};

assign tmp_19_fu_442_p3 = {{trunc_ln271_fu_435_p1}, {3'd0}};

assign trunc_ln116_fu_562_p1 = ap_phi_mux_i_0_i_phi_fu_321_p4[2:0];

assign trunc_ln266_fu_378_p1 = index1[3:0];

assign trunc_ln271_fu_435_p1 = index2[3:0];

assign xor_ln116_fu_747_p2 = (icmp_ln116_reg_940 ^ 1'd1);

assign xor_ln117_3_fu_787_p2 = (or_ln117_3_fu_783_p2 ^ 1'd1);

assign xor_ln117_fu_712_p2 = (icmp_ln117_reg_948 ^ 1'd1);

assign xor_ln118_fu_652_p2 = (grp_fu_366_p2 ^ 1'd1);

assign zext_ln116_fu_574_p1 = shl_ln_fu_566_p3;

assign zext_ln117_fu_585_p1 = or_ln117_fu_579_p2;

assign zext_ln118_3_fu_806_p1 = select_ln118_18_fu_798_p3;

assign zext_ln118_fu_595_p1 = or_ln118_fu_590_p2;

assign zext_ln119_3_fu_672_p1 = i_0_i_reg_317_pp3_iter1_reg;

assign zext_ln119_fu_605_p1 = or_ln119_fu_600_p2;

assign zext_ln266_1_fu_382_p1 = trunc_ln266_fu_378_p1;

assign zext_ln266_2_fu_394_p1 = tmp_18_fu_386_p3;

assign zext_ln266_3_fu_416_p1 = ap_phi_mux_i_0_phi_fu_286_p4;

assign zext_ln266_4_fu_425_p1 = add_ln266_1_fu_420_p2;

assign zext_ln266_fu_430_p1 = i_0_reg_282;

assign zext_ln271_1_fu_438_p1 = trunc_ln271_fu_435_p1;

assign zext_ln271_2_fu_450_p1 = tmp_19_fu_442_p3;

assign zext_ln271_3_fu_472_p1 = ap_phi_mux_i1_0_phi_fu_298_p4;

assign zext_ln271_4_fu_481_p1 = add_ln271_1_fu_476_p2;

assign zext_ln271_fu_486_p1 = i1_0_reg_294;

assign zext_ln281_fu_499_p1 = i2_0_reg_306;

assign zext_ln294_1_fu_828_p1 = i3_0_reg_329;

assign zext_ln294_2_fu_837_p1 = add_ln294_reg_1002;

assign zext_ln294_fu_823_p1 = i3_0_reg_329;

always @ (posedge ap_clk) begin
    shl_ln_reg_924[1:0] <= 2'b00;
    select_ln118_13_reg_988[3] <= 1'b0;
    select_ln118_13_reg_988[5] <= 1'b1;
    carry_0_fu_128[1] <= 1'b0;
end

endmodule //add_hw
