# [triton] Support 2-CTA in Triton with ctas_per_cga

**Task:** T259718487
**Base Diff:** D96323995 (`[TLX] Add two_cta support to async_descriptor_load`)
**Reference:** D97215251 (Draft OSS PR #1059: compiler automation with `Transform2CTALoads`)
**Author:** Zhijing Li (tissue030)

---

## Table of Contents

1. [Background](#background)
2. [Problem Statement](#problem-statement)
3. [Design](#design)
4. [Implementation](#implementation)
5. [Generated TTGIR Example](#generated-ttgir-example)
6. [Files Changed](#files-changed)
7. [How to Test](#how-to-test)
8. [Known Limitations and Future Work](#known-limitations-and-future-work)
9. [Auto-WS + 2-CTA Integration](#auto-ws--2-cta-integration)

---

## Background

### What is 2-CTA MMA?

On NVIDIA Blackwell (SM100+) GPUs, two CTAs (Cooperative Thread Arrays) in a
cluster can cooperatively execute a single MMA (Matrix Multiply-Accumulate)
instruction via `tcgen05.mma.cta_group::2`. This effectively doubles the tile
size (up to 256x256) and improves tensor core utilization.

In 2-CTA mode:
- **CTA 0** (leader, even-ranked) loads **A** and **half of B** (`B[:, :N/2]`)
- **CTA 1** (odd-ranked) loads the **other half of B** (`B[:, N/2:]`)
- Both CTAs issue `tcgen05.mma.cta_group::2`, which reads A from CTA 0 and B
  from both CTAs' SMEM
- The hardware synchronizes execution across both CTAs

### Two Approaches to 2-CTA

| Approach | `num_ctas` | CTA Layout | B Splitting | Who manages sync? |
|----------|-----------|------------|-------------|-------------------|
| **PlanCTA** (compiler-driven) | 2 | `CTASplitNum=[2,1]` | `splitBOperand()` in AccelerateMatmul | Compiler via CTA layout encoding |
| **ctas_per_cga** (user-driven) | 1 | `CTASplitNum=[1,1]` | `Transform2CTALoads` pass | Compiler via explicit IR transforms |

The reviewer (@manman-ren) directed us to use the **ctas_per_cga approach** because
PlanCTA is unreliable for 2-CTA. With `ctas_per_cga=(2,1,1)`, the user sets the
cluster shape and `num_ctas=1` is set automatically — bypassing PlanCTA entirely.

### Related Diffs

| Diff | Description |
|------|-------------|
| **D96323995** (base) | Adds `two_cta` to `AsyncTMACopyGlobalToLocalOp`; emits `.cta_group::2` on TMA PTX. Demonstrates the `remote_view` pattern for cross-CTA barrier mapping in TLX. |
| **D97215251** (reference) | Draft OSS PR #1059: full compiler automation with 3 passes (`Propagate2CTAAttr`, `Transform2CTALoads`, `Insert2CTASync`). We port `Transform2CTALoads` and reuse our existing `Insert2CTASync`. `Propagate2CTAAttr` is NOT needed since AccelerateMatmul already propagates the attribute. |

### Reference Implementations

- **`fbcode/generative_recommenders/ops/triton/triton_addmm.py`** -- Production
  TLX kernel with manual 2-CTA + WS ("arrive remote, wait local" pattern)
- **`third_party/tlx/tutorials/blackwell_gemm_2cta.py`** -- TLX 2-CTA GEMM tutorial

---

## Problem Statement

When `tl.dot(two_ctas=True)` is used with `ctas_per_cga=(2,1,1)` on Blackwell:
1. The user writes standard Triton code loading **full B** (`BLOCK_K × BLOCK_N`)
2. The compiler must split B loads so each CTA loads only half (`BLOCK_K × BLOCK_N/2`)
3. After pipelining, cross-CTA sync must be inserted before MMA
4. TLX kernels (which also use `ctas_per_cga`) must not be affected

With `ctas_per_cga=(2,1,1)`, `num_ctas=1` is set automatically. This means:
- PlanCTA sees `num_ctas=1` and does nothing (no CTA split)
- AccelerateMatmul's `canUseTwoCTAs()` returns false (`CTASplitNum=[1,1]`)
- `splitBOperand()` cannot work (requires `CTASplitNum=[1,2]` from PlanCTA)

Therefore, a new `Transform2CTALoads` pass is needed to physically transform
B descriptor loads at the IR level.

---

## Design

### User API

The user writes standard Triton code with two additions:
1. `tl.dot(a, b, acc, two_ctas=True)` — opt in to 2-CTA MMA
2. `ctas_per_cga=(2, 1, 1)` — set cluster shape at kernel launch

```python
@triton.jit
def matmul_2cta(
    a_ptr,         # [M, K] input matrix
    b_ptr,         # [K, N] input matrix
    c_ptr,         # [M, N] output matrix
    M, N, K,
    stride_am, stride_ak,
    stride_bk, stride_bn,
    stride_cm, stride_cn,
    BLOCK_M: tl.constexpr,
    BLOCK_N: tl.constexpr,
    BLOCK_K: tl.constexpr,
):
    pid_m = tl.program_id(0)
    pid_n = tl.program_id(1)
    offs_am = pid_m * BLOCK_M
    offs_bn = pid_n * BLOCK_N

    # Device-side TMA descriptors
    a_desc = tl.make_tensor_descriptor(
        a_ptr, shape=[M, K], strides=[stride_am, stride_ak],
        block_shape=[BLOCK_M, BLOCK_K],
    )
    b_desc = tl.make_tensor_descriptor(
        b_ptr, shape=[K, N], strides=[stride_bk, stride_bn],
        block_shape=[BLOCK_K, BLOCK_N],
    )
    c_desc = tl.make_tensor_descriptor(
        c_ptr, shape=[M, N], strides=[stride_cm, stride_cn],
        block_shape=[BLOCK_M, BLOCK_N],
    )

    accumulator = tl.zeros((BLOCK_M, BLOCK_N), dtype=tl.float32)
    k_tiles = tl.cdiv(K, BLOCK_K)
    for k in range(k_tiles):
        offs_k = k * BLOCK_K
        a = a_desc.load([offs_am, offs_k])
        b = b_desc.load([offs_k, offs_bn])  # Full B — compiler splits this
        accumulator = tl.dot(a, b, accumulator, two_ctas=True)

    c = accumulator.to(tl.float16)
    c_desc.store([offs_am, offs_bn], c)

# Launch with ctas_per_cga=(2,1,1) — bypasses PlanCTA
grid = (triton.cdiv(M, BLOCK_M), triton.cdiv(N, BLOCK_N))
matmul_2cta[grid](
    a, b, c,
    M, N, K,
    a.stride(0), a.stride(1),
    b.stride(0), b.stride(1),
    c.stride(0), c.stride(1),
    BLOCK_M=128,
    BLOCK_N=128,
    BLOCK_K=64,
    ctas_per_cga=(2, 1, 1),
)
```

### Supported Configurations

| Configuration | Status |
|---|---|
| `two_ctas=True` + `ctas_per_cga=(2,1,1)` | **Supported** |
| `two_ctas=True` without `ctas_per_cga` | **Warn + fallback** — no cluster, compiler emits 1-CTA MMA |
| `two_ctas=True` + `ctas_per_cga=(4,1,1)` | **Future work** — even-X CGA should work in principle |
| `two_ctas=True` + `ctas_per_cga=(2,2,1)` | **Unsupported** — Y/Z must be 1 |
| Mixed `two_ctas` per dot in same kernel | **Impossible** — hardware requires all tcgen05 ops use same `cta_group` |

### Hardware Constraint: Consistent `cta_group`

The PTX ISA mandates:

> "All tcgen05 instructions in a kernel **must** use the same `.cta_group` value."

This means a kernel cannot selectively enable 2-CTA on some dots but not others
(e.g., FA with 2-CTA on the main GEMM but 1-CTA on softmax). It must be all or
nothing. This is enforced at compile time by `CheckMatmulTwoCTAs`, which emits an
error if any matmul ops disagree on `two_ctas`.

The `two_ctas` attribute flows through:

```
tl.dot(a, b, acc, two_ctas=True)    # Python (core.py)
  -> semantic.dot(..., two_ctas=True)  # semantic.py
    -> builder.create_dot(..., true)   # ir.cc
      -> tt.dot ... {two_ctas}         # TTIR DotOp (TritonOps.td)
```

### Pipeline

```
TTIR: tt.dot {two_ctas}
  |
convert_to_ttgpuir            <-- preserves {two_ctas} on DotOp
  |
AccelerateMatmul               <-- getTwoCtas()=true: skips splitBOperand,
  |                                sets two_ctas on TCGen5MMAOp
Transform2CTALoads             <-- NEW: splits B descriptor loads per CTA
  |
schedule_loops + Meta WS       <-- 4 partitions: default/gemm/load/epilogue
  |
pipeline + hoist_tmem_alloc
  |
Insert2CTASync                 <-- "arrive remote, wait local" cross-CTA sync
  |                                (AFTER all WS passes to avoid interference;
  |                                 skips TLX kernels via tlx.has_tlx_ops check)
tma_lowering
```

### AccelerateMatmul: User-Driven 2-CTA Path

When `dotOp.getTwoCtas()` is true, AccelerateMatmul takes the user-driven path:

```cpp
if (dotOp.getTwoCtas()) {
    // User-driven 2-CTA (ctas_per_cga): no splitBOperand needed.
    // Transform2CTALoads will handle B splitting later.
    if (clusterDimX < 2 || blockM < 128) {
        // Unsupported or unsafe for the current compiler implementation.
        // Warn and lower as a normal 1-CTA MMA instead of failing compilation.
        useTwoCTAs = false;
    } else {
        useTwoCTAs = true;
    }
} else {
    // Compiler-driven 2-CTA (PlanCTA heuristic): split B at IR level.
    useTwoCTAs = canUseTwoCTAs(dotOp);
    if (useTwoCTAs) {
        b = splitBOperand(b, rewriter);
    }
}
// ...
mma.setTwoCtas(useTwoCTAs);  // Propagates to TCGen5MMAOp
```

### Transform2CTALoads Pass

This pass runs before pipelining/WS and transforms B descriptor loads for non-async
(non-TLX) 2-CTA MMAs. For each `TCGen5MMAOp` with `two_ctas=true && !is_async`:

1. **Trace B operand** back through `LocalAllocOp` → `DescriptorLoadOp` → descriptor source
2. **Create half-width descriptor** (depends on descriptor source):
   - **Device-side TMA** (`MakeTensorDescOp`): clone the op with half-width block
     shape `[BLOCK_K, BLOCK_N/2]`
   - **Host-side TMA** (function argument): mutate the argument's `TensorDescType`
     to half-width block shape and update the `FuncOp` signature (see below)
3. **Insert CTA offset computation**:
   ```
   cta_rank = nvgpu.cluster_id
   cta_mod2 = cta_rank % 2
   offset = cta_mod2 * (BLOCK_N / 2)
   new_offs_n = offs_bn + offset
   ```
4. **Create new `DescriptorLoadOp`** with half-width result type and new descriptor
5. **Create new `LocalAllocOp`** with half-width SMEM memdesc

#### Host-Side TMA Support

For host-side TMA descriptors (passed as kernel function arguments), the pass
updates the argument's `TensorDescType` in-place from `tensor<KxNxf16>` to
`tensor<Kx(N/2)xf16>` and rebuilds the `FuncOp` type signature to match. This
follows the same pattern as Data Partitioning (`WSDataPartition.cpp`).

The runtime infrastructure handles the rest automatically:
1. `getTensorDescMetadata()` reads the block shape from the final IR type
2. The Python runtime calls `cuTensorMapEncodeTiled()` with the half-width `box_dim`
3. No runtime-side changes are needed

After this transform:
- CTA 0 loads `B[:, offs_bn : offs_bn + BLOCK_N/2]`
- CTA 1 loads `B[:, offs_bn + BLOCK_N/2 : offs_bn + BLOCK_N]`

### Insert2CTASync: "Arrive Remote, Wait Local" Pattern

Before each 2-CTA MMA, the `Insert2CTASync` pass inserts:

1. `nvgpu.cluster_id` -- get CTA rank
2. `arith.andi %rank, -2` -- compute leader rank (even CTA)
3. `ttng.map_to_remote_buffer` -- map local barrier to leader CTA's SMEM
4. `ttng.arrive_barrier` -- both CTAs arrive on leader's barrier (count=1 each)
5. `ttng.wait_barrier` -- only leader waits (pred = rank % 2 == 0)
6. `ttng.tc_gen5_mma {two_ctas}` -- 2-CTA MMA executes

**TLX guard:** The pass checks for `tlx.has_tlx_ops` module attribute and
returns early for TLX kernels. This is necessary because TLX kernels with
`ctas_per_cga=(2,1,1)` manage their own cross-CTA sync via explicit barrier ops.
Running `Insert2CTASync` on warp-specialized TLX IR causes barrier placement
errors (`"Barrier init outside of the first block in function"`).

---

## Implementation

### Changes Summary

| Component | File | Change |
|-----------|------|--------|
| **Python API** | `core.py` | Add `two_ctas=False` param to `tl.dot()` |
| **Semantic** | `semantic.py` | Thread `two_ctas` through `dot()` to `create_dot()` |
| **IR binding** | `ir.cc` | Add `bool twoCtas` to `create_dot`, set attr on DotOp |
| **DotOp IR** | `TritonOps.td` | Add `UnitAttr:$two_ctas` to DotOp arguments |
| **TTIR→TTGIR** | `TritonToTritonGPUPass.cpp` | Preserve `two_ctas` during DotOp conversion |
| **AccelerateMatmul** | `AccelerateMatmul.cpp` | User-driven path: skip `splitBOperand` when `getTwoCtas()`, propagate `two_ctas` to MMA |
| **Transform loads** | `Transform2CTALoads.cpp` | **NEW**: Split B descriptor loads per CTA (half-width) |
| **Sync pass** | `Insert2CTASync.cpp` | Insert cross-CTA sync; skip TLX via `tlx.has_tlx_ops` |
| **Pass def** | `Passes.td` | Add `NVGPU2CTATransformLoads` + `NVGPUInsert2CTASync` pass definitions |
| **Build** | `CMakeLists.txt` | Add `Transform2CTALoads.cpp`, `Insert2CTASync.cpp` |
| **Pass wrapper** | `triton_nvidia.cc` | Add `add_2cta_transform_loads`, `add_insert_2cta_sync` wrappers |
| **Pipeline** | `compiler.py` | `Transform2CTALoads` for `ctas_per_cga`, `Insert2CTASync` for all cluster (with TLX guard); for Meta WS, `Insert2CTASync` runs after all WS passes |

### Key Design Decisions

1. **`tl.dot(two_ctas=True)` as explicit opt-in**: Prevents backward compat
   issues. Without this, any kernel with `cluster_dims >= 2` + `tl.dot()` would
   silently get 2-CTA behavior.

2. **`ctas_per_cga` bypass of PlanCTA**: Following the reviewer's direction, we
   use `ctas_per_cga=(2,1,1)` which sets `num_ctas=1`, bypassing PlanCTA entirely.
   `Transform2CTALoads` handles B splitting at the IR level instead of relying on
   CTA layout encoding (`CTASplitNum`).

3. **`Transform2CTALoads` from D97215251**: The pass is ported from D97215251's
   design but written fresh following `Insert2CTASync`'s pattern. The key
   transform: clone `MakeTensorDescOp` with half block shape, add CTA-based offset.
   `Propagate2CTAAttr` from D97215251 is NOT needed — AccelerateMatmul already
   propagates `two_ctas` from `DotOp` to `TCGen5MMAOp`.

4. **`Insert2CTASync` with `tlx.has_tlx_ops` guard**: The pass runs for all
   cluster kernels but checks the `tlx.has_tlx_ops` module attribute and returns
   early for TLX kernels. This is needed because both TLX and pure Triton kernels
   use `ctas_per_cga=(2,1,1)`, but TLX manages its own barriers. The per-MMA
   `is_async` check alone was insufficient — warp-specialized TLX IR causes
   barrier placement errors even when the pass finds no ops to transform.

5. **Per-MMA cross-CTA sync barriers**: When a loop contains multiple 2-CTA
   MMAs, `Insert2CTASync` allocates one cross-CTA barrier slot per MMA. Reusing
   one barrier for all MMAs in the loop would conflate independent MMA phases
   and can deadlock. This is required by AutoWS data partitioning, where a
   larger logical tile can be split into multiple MMA ops in the same loop.

6. **`TritonToTritonGPUPass.cpp` fix**: The `TritonDotPattern` was dropping
   `two_ctas` when recreating `DotOp` during TTIR→TTGIR conversion. Fixed by
   explicitly copying the attribute.

---

## Files Changed

### New Files

| File | Lines | Description |
|------|-------|-------------|
| `hopper/lib/Transforms/Transform2CTALoads.cpp` | ~200 | B descriptor load splitting pass |
| `hopper/lib/Transforms/Insert2CTASync.cpp` | ~200 | Cross-CTA sync pass |
| `test/Hopper/TwoCTA/transform_2cta_loads.mlir` | ~120 | MLIR lit test for load splitting |
| `test/Hopper/TwoCTA/insert_2cta_sync.mlir` | ~125 | MLIR lit test for sync pass |
| `third_party/tlx/tutorials/blackwell-triton-addmm-2cta_test.py` | ~490 | Pure Triton E2E test + auto-WS 2CTA + perf benchmark |

### Modified Files

| File | Change |
|------|--------|
| `include/triton/Dialect/Triton/IR/TritonOps.td` | `UnitAttr:$two_ctas` on DotOp |
| `python/triton/language/core.py` | `two_ctas=False` param on `tl.dot()` |
| `python/triton/language/semantic.py` | Thread `two_ctas` through `dot()` |
| `python/src/ir.cc` | `bool twoCtas` on `create_dot` |
| `lib/Conversion/TritonToTritonGPU/TritonToTritonGPUPass.cpp` | Preserve `two_ctas` during conversion |
| `lib/Dialect/TritonGPU/Transforms/AccelerateMatmul.cpp` | User-driven 2-CTA path |
| `hopper/include/Transforms/Passes.td` | `NVGPU2CTATransformLoads` + `NVGPUInsert2CTASync` definitions |
| `hopper/lib/Transforms/CMakeLists.txt` | Add `Transform2CTALoads.cpp`, `Insert2CTASync.cpp` |
| `third_party/nvidia/triton_nvidia.cc` | Add pass wrappers |
| `third_party/nvidia/backend/compiler.py` | Pipeline integration with TLX guard; Meta WS: `Insert2CTASync` after all WS passes |
| `third_party/nvidia/lib/TritonNVIDIAGPUToLLVM/DotOpToLLVM/MMAv5.cpp` | Skip cluster barrier for WS; cluster0 predicate on `TCGen5CommitOp` lowering |
| `third_party/nvidia/hopper/lib/Transforms/WarpSpecialization/WSCodePartition.cpp` | Propagate `two_ctas` from MMA to `TCGen5CommitOp` (2 locations) |
| `third_party/nvidia/lib/TritonNVIDIAGPUToLLVM/ConvertWarpSpecializeToLLVM.cpp` | Exit cluster barrier for auto-WS with cluster-dim-x >= 2 |
| `third_party/nvidia/lib/NVGPUToLLVM/NVGPUToLLVMPass.cpp` | TMEM `cta_group::2` when cluster-dim-x >= 2 (not just num-ctas == 2) |
| `third_party/nvidia/hopper/lib/Transforms/WarpSpecialization.cpp` | Remove `doInsert2CTASync` call (now handled by separate pass in compiler.py) |

---

## How to Test

### Step 1: Build the Triton Compiler

```bash
buck2 build @fbcode//mode/opt \
  -m ovr_config//triton:beta \
  //third-party/triton/beta/triton:triton-opt
```

### Step 2: Run MLIR Lit Tests (no GPU needed)

```bash
buck2 test @fbcode//mode/opt \
  -m ovr_config//triton:beta \
  '//third-party/triton/beta/triton:lit_test/Hopper/TwoCTA/transform_2cta_loads.mlir' \
  '//third-party/triton/beta/triton:lit_test/Hopper/TwoCTA/insert_2cta_sync.mlir'
```

Expected: `Tests finished: Pass 2. Fail 0.`

### Step 3: Run TLX Regression Test (requires Blackwell GPU)

```bash
buck2 test @fbcode//mode/opt \
  -m ovr_config//triton:beta \
  '//third-party/triton/beta/triton:py_tlx_blackwell_test' \
  -- test_async_dot_blackwell_2cta_tma
```

Expected: `Tests finished: Pass 2. Fail 0.`

### Step 4: Run Pure Triton E2E Test (requires Blackwell GPU)

```bash
buck2 test @fbcode//mode/opt \
  -m ovr_config//triton:beta \
  '//third-party/triton/beta/triton:py_tlx_blackwell_triton-addmm-2cta'
```

Expected: `Tests finished: Pass 11. Fail 0.` (non-WS 2CTA correctness + compilation, auto-WS 2CTA correctness + compilation, perf benchmark)

### Step 5: Run Auto-WS + 2CTA Correctness Only (requires Blackwell GPU)

```bash
buck2 test @fbcode//mode/opt \
  '//third-party/triton/beta/triton:py_tlx_blackwell_triton-addmm-2cta' \
  -- test_matmul_2cta_ws_correctness
```

Expected: `Tests finished: Pass 4. Fail 0.` (128-128-128, 256-256-64, 128-256-128, 256-256-128)

### Debugging Tips

To see the TTGIR output at each pass stage:

```bash
TRITON_ALWAYS_COMPILE=1 MLIR_ENABLE_DUMP=1 python your_kernel.py 2>&1 | grep -A1000 "make_ttgir"
```

To run Transform2CTALoads in isolation on an MLIR file:

```bash
buck2 run @fbcode//mode/opt -m ovr_config//triton:beta \
  //third-party/triton/beta/triton:triton-opt -- \
  --nvgpu-2cta-transform-loads your_input.mlir
```

---

## Known Limitations and Future Work

### Current Limitations

1. **Single phase bit per per-MMA barrier**: `Insert2CTASync` uses one barrier
   slot per MMA with `phase = (iv - lb) % 2`. This is enough for the current
   pipeline pattern, but deeper or more complex pipelines may need
   multi-buffered cross-CTA barriers.

2. **Pair-aligned tile scheduler requirement**: In 2-CTA mode, CTAs launch in
   pairs and the paired CTAs must map to compatible logical tiles. For the
   persistent matmul schedule used in the addmm repro, the CTA pair must stay on
   the same `pid_n` and cover adjacent `pid_m` tiles, so an odd `grid_m` must be
   padded to an even value. Otherwise, the final pair can cross an N-tile
   boundary and break the B-sharing contract. The compiler currently cannot
   prove arbitrary user tile schedulers are pair-aligned.

3. **`BLOCK_M < 128` falls back to 1-CTA**: When `BLOCK_M < 128`, the TMEM
   instruction shape is 64, which requires `TensorMemoryCTAMode::TwoCTA_LHS` or
   `TensorMemoryCTAMode::TwoCTA_RHS` instead of `DEFAULT`. The compiler currently
   emits a warning and falls back to 1-CTA MMA if `two_ctas=True` with
   `BLOCK_M < 128`.

4. **`TCGen5MMAScaledOp` is not handled by the load transform**: The current
   `Transform2CTALoads` implementation handles `TCGen5MMAOp`. The scaled variant
   still needs explicit support before scaled MMA can use this 2-CTA path.

5. **Mixed 2-CTA per kernel is impossible**: The PTX ISA requires all tcgen05
   instructions in a kernel to use the same `cta_group`. FA with selective 2-CTA
   on only some dots is impossible; a kernel must use 2-CTA on all dots or none.

6. **Dependent 2-CTA dot chains require a supported exchange shape**: FA-style
   chains are classified as either a collective contraction or a peer gather.
   Rank-3 transpose/reshape/split sequences used only to statically subtile a
   contraction remain collective contractions; they do not request a cross-CTA
   peer gather. Rank-2 matrix transposes, such as the dQ path, still require the
   peer-gather layouts recognized by `Plan2CTAExchange`.

7. **Data partitioning remaps pinned AutoWS buffer IDs**: When DP clones an MMA,
   each full channel annotation is remapped as
   `partitioned_id = source_id * num_partitions + partition`. This preserves
   source-level reuse relationships within a compute group without aliasing the
   independently executing DP groups. Memtype-only annotations are unchanged.

8. **Shared-producer classification is dependency-group based**: An op that
   appears in multiple MMA backward slices is shared only when those MMAs
   belong to different final dependency groups. Serial K-sliced MMAs that
   accumulate into the same output stay in one group, so their common
   qK/softmax/P producer remains in that computation task instead of being
   staged through the correction task.

9. **Data-partition chains are serialized after slicing**: Recursive DP slicing
   initially interleaves corresponding operations from both partitions. A
   temporary partition id and dependency-preserving block schedule group the
   complete DP0 chain before DP1, matching TLX and preventing both accumulator
   halves from being live in the correction task at once.

10. **Host-side TMA descriptor shape is updated through IR type metadata**:
    `Transform2CTALoads` supports host-side TMA by updating the function argument's
    `TensorDescType` to half-width block shape. The runtime reads that final IR
    type via `getTensorDescMetadata()` and creates the `CuTensorMap` accordingly.
    The `cta_group::2` mode is carried by the PTX instruction qualifier, not a
    separate descriptor-side flag.

11. **Pointer-store epilogues are not recognized by Meta WS partitioning**:
    WS + 2-CTA test kernels must use descriptor/TMA stores for the output. Pointer
    stores do not currently create the expected epilogue partition.

12. **AutoWS still materializes more channel state than hand-written TLX**:
    At the pinned non-causal `(B=4,H=48,S=4096,D=128)` BM256/DP2 configuration,
    both kernels emit 12 TTGIR MMAs and 64 `UTCHMMA.2CTA` SASS instructions.
    AutoWS nevertheless has 69 warp-specialize operands, 87 initialized
    barriers, and 66/74 local loads/stores, versus TLX's 40 operands, 50
    barriers, and 5/4 local loads/stores. AutoWS measures 1.84-1.85 ms while TLX
    measures 1.15-1.22 ms. The next matching target is channel/barrier coalescing
    and default-task operand liveness, not tile, DP, 2-CTA, or MMA count.

### Verified Non-Future Items

1. **WS commit paths use the correct `cta_group`**: `TCGen5CommitOp` does not
   carry its own 2-CTA attribute. Its LLVM lowering queries the module
   `ttng.two-ctas` attribute and emits `tcgen05.commit.cta_group::2` with the
   leader-CTA predicate when the module contains 2-CTA MMA ops. This covers
   commit ops created by Auto-WS paths, including fused commits, because the
   conversion is module-level.

2. **Commit completion semantics are sufficient for B-empty signaling**:
   `TCGen5CommitOp` is defined to make an mbarrier track completion of all prior
   async tcgen05 operations, with completion mechanisms ordered by commit issue
   order. For a prior `tcgen05.mma.cta_group::2`, this means the local WS
   `b_empty` signal is issued only after the 2-CTA MMA has completed.

3. **A/B shared-barrier byte counts use half-width B**: `Transform2CTALoads`
   rewrites the B `DescriptorLoadOp` to a half-width result type before Auto-WS
   lowers TMA loads. `WSLowerMem` computes `BarrierExpectOp` byte counts from
   the descriptor-load result type, so any shared A/B barrier sees the
   half-width B size.

4. **Host-side TMA descriptors work with the same mechanism**: Host-side TMA
   descriptor arguments have their `TensorDescType` updated to the half-width
   block type. The runtime consumes that final IR type when creating the
   `CuTensorMap`; no separate descriptor-side 2-CTA flag is required for the
   tested path.

5. **TLX/Auto-WS fix matrix has been re-verified for current coverage**: The
   focused non-performance 2-CTA Python test suite passes for non-WS, Auto-WS,
   host-side TMA, and host-side TMA + Auto-WS cases. The focused MLIR checks for
   B-load splitting, cross-CTA sync insertion, and Blackwell LLVM lowering also
   pass.

6. **`clearLoopScheduleInfo()` placement is not a future feature**: The
   `replaceCommitWithBarrierSync` path is currently disabled, so the current
   implementation always follows the normal commit creation path and clears loop
   schedule info immediately after creating the commit. If commit replacement is
   re-enabled, its schedule-info handling should be revisited with that change.

### Future Work

1. **Unify 2-CTA detection**: 2-CTA mode is currently detected through a mix of
   `TCGen5MMAOp::getTwoCtas()`, module attribute `ttng.two-ctas`, cluster
   dimensions, `num_ctas`, `ctas_per_cga`, and TLX-specific helpers. Add one
   authoritative helper and audit fragmented check sites so future cherry-picks
   do not accidentally miss the `ctas_per_cga` path.

2. **Add scheduler safety diagnostics**: Recognize supported pair-aligned
   program-id schedules, including the current M-paired persistent matmul
   schedule where odd `grid_m` must be padded. If pair alignment cannot be
   established, warn and fall back to 1-CTA instead of compiling an unsafe 2-CTA
   kernel.

3. **Support `BLOCK_M < 128`**: Plumb the required
   `TensorMemoryCTAMode::TwoCTA_LHS` / `TwoCTA_RHS` mode for the m=64
   instruction shape instead of falling back to 1-CTA.

4. **Evaluate `.cta_group::2` TMA loads**: D96323995 added `.cta_group::2`
   support for TMA loads, which routes barrier arrivals to the leader CTA in
   hardware. A future optimization could use this on B-operand TMA loads and
   potentially eliminate the explicit cross-CTA sync inserted by `Insert2CTASync`.

5. **Support larger even-X CGAs**: `two_ctas=True` should be compatible with
   larger even-sized CGA-X shapes such as `ctas_per_cga=(4,1,1)`. Requiring
   Y/Z == 1 is reasonable, but extending beyond `(2,1,1)` remains future work.

6. **Improve diagnostics**: Replace internal asserts for unsupported 2-CTA
   patterns with user-facing compiler diagnostics if those cases can be reached
   from normal user code.

7. **Improve pointer-store epilogue support**: Either expand Meta WS
   `isEpilogueStoreOp` to recognize pointer stores, or handle the same-partition
   producer case gracefully.

8. **Evaluate the `BtAt` transposed-matmul trick**: The current `AB` 2-CTA path
   pairs CTAs along original output rows: same `pid_n`, adjacent `pid_m`.
   Computing `AB` as `(B^T A^T)^T` would transpose the logical output tile grid,
   so the safe pairing would need to become same original `pid_m`, adjacent
   original `pid_n`. `Transform2CTALoads` already maps the B split dimension
   through simple transpose ops, but the scheduler/cluster pairing contract and
   tests for this variant remain future work.

---

## Auto-WS + 2-CTA Integration

### Overview

When `tl.dot(two_ctas=True)` is combined with `warp_specialize=True` and
`TRITON_USE_META_WS=1`, the auto-WS framework (Meta's `WSCodePartition` +
`WSLowerMem`) handles the warp-specialized pipeline while the 2-CTA passes
handle cross-CTA B-splitting and synchronization.

### Pipeline Order (compiler.py)

```
AccelerateMatmul        ← sets two_ctas on TCGen5MMAOp
Transform2CTALoads      ← splits B descriptor loads per CTA
schedule_loops + WS     ← Meta WS partitioning (4 partitions: default/gemm/load/epilogue)
pipeline                ← software pipelining of the K-loop
hoist_tmem_alloc        ← hoists TMEM alloc before WarpSpecializeOp
Insert2CTASync          ← cross-CTA sync (AFTER all WS passes to avoid interference)
```

`Insert2CTASync` runs after all WS-related passes to avoid scheduling/pipeline
interference. The barrier ops won't be reordered or erased by subsequent WS passes.
`getThreadId()` returns relative IDs inside `WarpSpecializeOp` partition regions,
so `InitBarrierOp` and `ArriveBarrierOp` work correctly in the consumer warp group.

### Synchronization Rules

There are **two independent barrier systems** in a 2-CTA auto-WS kernel:

1. **WS pipeline barriers** (per-CTA, managed by WSCodePartition)
2. **Cross-CTA sync barriers** (cluster-wide, managed by Insert2CTASync)

These do not interact — they are allocated separately, have separate arrive/wait
pairs, and serve different purposes.

#### WS Pipeline Barriers (per-CTA)

Each CTA has its own local SMEM barriers for the producer-consumer pipeline:

```
Producer (load partition)          Consumer (gemm partition)
─────────────────────────          ─────────────────────────
TMA load B_half into SMEM          wait b_full
  → arrive b_full                  MMA reads B_half from local SMEM
                                   tcgen05.commit
wait b_empty                         → arrive b_empty (B SMEM is free)
overwrite B_half buffer
```

In 2-CTA mode, `Transform2CTALoads` splits B so each CTA loads only half:
- CTA 0 loads `B[:, 0:N/2]` into CTA 0's SMEM
- CTA 1 loads `B[:, N/2:N]` into CTA 1's SMEM

Each CTA runs its own independent WS pipeline with local barriers. CTA 0's
`b_full`/`b_empty` barriers are in CTA 0's SMEM; CTA 1's are in CTA 1's SMEM.
They never cross CTA boundaries.

**A and B may share a barrier** via `groupChannels()` in WSCodePartition. When both
A and B loads feed the same MMA with the same taskIds, they merge into one
`CommChannel` with a shared mbarrier. `BarrierExpectOp` sums the expected bytes
from both TMA loads. In 2-CTA mode, B is half-width per CTA, so the expected byte
count reflects the half-width load (not full-width).

#### Cross-CTA Sync Barriers (Insert2CTASync)

Before each 2-CTA MMA, both CTAs must confirm that their B halves are loaded.
The `tcgen05.mma.cta_group::2` instruction reads A from CTA 0's SMEM and B from
**both** CTAs' SMEM, so CTA 0 must know CTA 1's B is ready.

`Insert2CTASync` inserts a dedicated cross-CTA barrier with `arriveCount=2`:

```
CTA 0 (leader)                     CTA 1
──────────────                     ──────
leaderRank = ctaRank & ~1          leaderRank = ctaRank & ~1
remoteBar = mapa(localBar,         remoteBar = mapa(localBar,
                 leaderRank)                        leaderRank)
arrive(remoteBar, count=1)         arrive(remoteBar, count=1)
wait(localBar, phase)              [no wait — only leader waits]
tcgen05.mma cta_group::2           tcgen05.mma cta_group::2
```

Key properties:
- The barrier is allocated in the **leader CTA's SMEM** with `InitBarrierOp(count=2)`
- Both CTAs arrive via `MapToRemoteBufferOp` (PTX `mapa` instruction)
- Only the leader waits (predicated on `ctaRank % 2 == 0`)
- The barrier is **single-buffered** with `phase = (iv - lb) / step % 2`
- This barrier is completely separate from the WS pipeline barriers

#### B-Empty Signaling Across CTAs

When the MMA completes, `tcgen05.commit.cta_group::2` fires, which tracks
completion of all prior `cta_group::2` async tcgen05 ops. Per the PTX ISA,
this means all inputs (A from CTA 0, B from both CTAs) have been consumed.

Each CTA's WS consumer then signals `b_empty` on its **local** barrier, telling
its local producer that the local B SMEM buffer is free to overwrite. Since each
CTA only overwrites its own SMEM, the local `b_empty` is sufficient — CTA 0
doesn't need to signal CTA 1 or vice versa.

**Open question (pending hardware confirmation):** Does `tcgen05.commit.cta_group::2`
guarantee that **both** CTAs' SMEM inputs are fully consumed before the arrive-on
fires? The PTX ISA says it "tracks completion of prior async tcgen05 ops" — we
interpret "completion" as meaning SMEM is safe to overwrite, but this should be
confirmed with NVIDIA or Peng/Hongtao.

#### MMA PTX Lowering (MMAv5.cpp)

At LLVM lowering, `twoCTAs=true` (from `getModuleTwoCTAs()`) triggers:
- `tcgen05.mma.cta_group::2` — both CTAs issue the MMA cooperatively
- `tcgen05.commit.cta_group::2` — commit tracks both CTAs' ops
- Instruction descriptor M is doubled (e.g., 64→128 or 128→256)
- B operand shape is halved (expects Transform2CTALoads already split B)
- MMA is predicated to CTA 0 only (leader issues the instruction)
- Commit is predicated to CTA 0 only (prevents double-arrive)
- In WS mode: cluster sync (ClusterArriveOp) is **skipped** because
  `Insert2CTASync` provides the mbarrier-based sync instead

#### Entry Cluster Barrier for Worker Warps

In WS mode, worker warps sit in a switch loop and never execute main code.
If the main code contains `barrier.cluster.arrive/wait`, worker warps must
still participate or the cluster barrier deadlocks.

Rather than have each pass rediscover whether a kernel needs that entry sync,
the pass that inserts it stamps a marker and the others read it:

1. `maybeInsertClusterSync` (`TritonGPUToLLVM.cpp`) decides. It runs only for a
   physical cluster (`triton::gpu::isPhysicalCluster`) that contains a remote
   barrier or a multicast arrive, inserts the kernel-entry cluster sync, and
   records `tlx.cluster_sync_kernel_init` on the module.
2. `ConvertWarpSpecializeToLLVM.cpp` reads that marker and emits a predicated
   `@!isDefault barrier.cluster.arrive.relaxed.aligned` in the entry header, so
   the worker warps join the barrier the default warps are waiting on.
3. `ClusterOpsToLLVM.cpp` (`lowerClusterSyncForAllWarps`) reads the same marker
   and skips its all-warps wrapping for that sync. Wrapping it there as well
   would add a second worker arrive, imbalancing the barrier.

The arrive-once pattern assumes the main code has at most one cluster barrier
per kernel invocation.

Note this path is physical-cluster only: a logical `num_ctas > 1` kernel never
reaches step 1, so its cross-CTA barrier initialization is handled entirely by
`runCrossCTAMBarrierInitSyncInsertion`.

### Bugs Fixed for Auto-WS + 2-CTA

**1. Deadlock: Cluster barrier inside WS MMA loop (`MMAv5.cpp`)**

The PTX lowering inserted `ClusterArriveOp` + `ClusterWaitOp` (cluster-wide
`barrier.cluster.arrive/wait`) inside each MMA loop iteration for non-TLX
`cta_group::2` kernels. In WS mode, only the consumer warp group executes this,
but `barrier.cluster` requires ALL threads in the CTA → deadlock.

Fix: Skip `ClusterArriveOp`/`ClusterWaitOp` when inside a `WarpSpecializeOp`
(detected via `getParentOfType<WarpSpecializeOp>()`). The `cluster0` MMA predicate
(`cluster_cta_id & 1 == 0`) is kept unconditional for all `twoCTAs` cases.

**2. Correctness: `TCGen5CommitOp` wrong `cta_group` (`WSCodePartition.cpp`)**

The WS framework's `TCGen5CommitOp` (gemm→epilogue completion barrier) was created
without the `two_ctas` attribute, producing `tcgen05.commit.cta_group::1` in PTX.
But the MMA uses `cta_group::2`. A `cta_group::1` commit does NOT wait for
`cta_group::2` MMA operations, so the epilogue could read TMEM before the MMA
finished writing.

Fix: Propagate `two_ctas` from the MMA op when creating `TCGen5CommitOp`:
```cpp
bool twoCTAs = cast<ttng::TCGen5MMAOp>(mmaOp).getTwoCtas();
builder.createWithAsyncTaskIds<ttng::TCGen5CommitOp>(
    mmaOp->getLoc(), barrier, twoCTAs);
```

**3. Correctness: `TCGen5CommitOp` missing cluster0 predicate (`MMAv5.cpp`)**

After fixing Bug 2, both CTAs issued the `cta_group::2.multicast::cluster`
commit, causing the barrier to get double-arrived (2 arrives instead of 1),
advancing the barrier phase too fast and desynchronizing the pipeline.

Fix: Add `cluster0` predicate to `TCGen5CommitOpConversion` when `twoCTAs=true`:
```cpp
if (twoCTAs) {
    Value clusterCTARank = nvgpu::ClusterCTAIdOp::create(rewriter, loc);
    Value isLeader =
        b.icmp_eq(b.and_(clusterCTARank, b.i32_val(1)), b.i32_val(0));
    pred = b.and_(pred, isLeader);
}
```

**4. TMEM `cta_group::2` for auto-WS (`NVGPUToLLVMPass.cpp`)**

TMEM alloc/dealloc used `cta_group::1` for auto-WS 2CTA because `num-ctas=1`.
Fix: Check `cluster-dim-x >= 2` in addition to `num-ctas`.

**5. Exit cluster barrier for auto-WS (`ConvertWarpSpecializeToLLVM.cpp`)**

The exit cluster barrier (before `return`) was only emitted for TLX kernels.
Fix: Also emit for auto-WS kernels when `cluster-dim-x >= 2`.

### Known Issue: WS + 2-CTA requires descriptor stores

The Meta WS partition scheduler (`PartitionSchedulingMeta`) only creates an
epilogue partition when the kernel has descriptor stores (`DescriptorStoreOp`,
`AsyncTMACopyLocalToGlobalOp`). Pointer-based stores (`tl.store`) are not
recognized as epilogue ops. Without a separate epilogue partition, the MMA and
TMEMLoad end up in the same partition (task ID 0), causing an assertion in
`handleOperandD` (`CodePartitionUtility.cpp`):

```
Assertion `false && "Unexpected Producer Found"' failed
```

**Workaround:** WS + 2-CTA test kernels must use TMA descriptor stores
(`tl.store_tensor_descriptor` / `tt.descriptor_store`) for the output, not
pointer-based `tl.store`. This matches production kernel patterns.

**Future fix:** Either expand `isEpilogueStoreOp` to recognize pointer stores,
or handle the same-partition case gracefully in `handleOperandD`.

### Additional Files Changed for Auto-WS + 2-CTA

| File | Change |
|------|--------|
| `MMAv5.cpp` | Skip cluster barrier for WS; cluster0 predicate on `TCGen5CommitOp` |
| `WSCodePartition.cpp` | Propagate `two_ctas` to `TCGen5CommitOp` (2 locations) |
| `ConvertWarpSpecializeToLLVM.cpp` | Exit cluster barrier for cluster-dim-x >= 2 |
| `NVGPUToLLVMPass.cpp` | TMEM `cta_group::2` for cluster-dim-x >= 2 |
| `compiler.py` | `Insert2CTASync` after all WS passes for Meta WS |
| `WarpSpecialization.cpp` | Remove `doInsert2CTASync` call (handled by separate pass) |

### Test Commands

```bash
# Auto-WS + 2CTA correctness (all 4 sizes)
buck2 test @fbcode//mode/opt //third-party/triton/beta/triton:py_tlx_blackwell_triton-addmm-2cta -- test_matmul_2cta_ws_correctness

# Non-WS 2CTA regression
buck2 test @fbcode//mode/opt //third-party/triton/beta/triton:py_tlx_blackwell_triton-addmm-2cta -- test_matmul_2cta_correctness

# TLX WS+2CTA regression
buck2 test @fbcode//mode/opt //third-party/triton/beta/triton:py_tlx_blackwell_triton-addmm-2cta -- test_tlx_ws_2cta_correctness
```
