
*** Running vivado
    with args -log xfft_0.vds -m64 -mode batch -messageDb vivado.pb -source xfft_0.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source xfft_0.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language VHDL [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_ip /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'xfft_0' generated file not found '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xfft_0' generated file not found '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xfft_0' generated file not found '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xfft_0' generated file not found '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0_funcsim.vhdl'. Please regenerate to continue.
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0.xci]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.cache/wt [current_project]
# set_property parent.project_dir /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2 [current_project]
# catch { write_hwdef -file xfft_0.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top xfft_0 -part xc7a100tcsg324-1 -mode out_of_context
Command: synth_design -top xfft_0 -part xc7a100tcsg324-1 -mode out_of_context

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 900.738 ; gain = 168.129
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'xfft_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/synth/xfft_0.vhd:88]
INFO: [Synth 8-3491] module 'xfft_v9_0' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0.vhd:111' bound to instance 'U0' of component 'xfft_v9_0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/synth/xfft_0.vhd:188]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0.vhd:191]
INFO: [Synth 8-3491] module 'xfft_v9_0_viv' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:110' bound to instance 'i_synth' of component 'xfft_v9_0_viv' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0.vhd:200]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_viv__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:202]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:390]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper_input_fifo.vhd:153]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:166]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:196' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:199]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized0' (1#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (2#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo' (3#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper_input_fifo.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper_input_fifo.vhd:153]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:166]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:196' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:199]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized2' (3#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave__parameterized0' (3#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_ifx_slave.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo__parameterized0' (3#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper_input_fifo.vhd:153]
INFO: [Synth 8-226] default block is never used [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:2165]
INFO: [Synth 8-226] default block is never used [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:2226]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper_output_fifo.vhd:158]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_ifx_master.vhd:159]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:196' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_ifx_master.vhd:195]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized4' (3#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master' (4#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_ifx_master.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo' (5#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper_output_fifo.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper_output_fifo.vhd:158]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_ifx_master.vhd:159]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:196' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_ifx_master.vhd:195]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized6' (5#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_srl_fifo.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master__parameterized0' (5#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/axi_utils_v2_0/hdl/glb_ifx_master.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo__parameterized0' (5#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper_output_fifo.vhd:158]
WARNING: [Synth 8-3848] Net config_fifo_out_cp_len in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:482]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch0 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:495]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv1 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:484]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv2 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:485]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv3 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:486]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv4 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:487]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv5 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:488]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv6 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:489]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv7 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:490]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv8 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:491]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv9 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:492]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv10 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:493]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv11 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:494]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch1 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:496]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch2 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:497]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch3 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:498]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch4 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:499]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch5 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:500]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch6 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:501]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch7 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:502]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch8 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:503]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch9 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:504]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch10 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:505]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch11 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:506]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (6#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:390]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_core' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_core.vhd:322]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_b' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_b.vhd:295]
INFO: [Synth 8-638] synthesizing module 'r4_control' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/r4_control.vhd:198]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 100000 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/r4_control.vhd:172]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 100000 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/r4_control.vhd:302]
INFO: [Synth 8-638] synthesizing module 'flow_control_b' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:184]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:219]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:220]
INFO: [Synth 8-113] binding component instance 'i_nfft_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:368]
INFO: [Synth 8-113] binding component instance 'i_nfft_reg' to cell 'FDSE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:357]
INFO: [Synth 8-113] binding component instance 'i_nfft_reg' to cell 'FDSE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:357]
INFO: [Synth 8-113] binding component instance 'i_nfft_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:368]
INFO: [Synth 8-113] binding component instance 'i_nfft_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:446]
INFO: [Synth 8-113] binding component instance 'i_nfft_reg' to cell 'FDSE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:435]
INFO: [Synth 8-113] binding component instance 'i_nfft_reg' to cell 'FDSE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:435]
INFO: [Synth 8-113] binding component instance 'i_nfft_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:446]
INFO: [Synth 8-113] binding component instance 'i_nfft_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:446]
INFO: [Synth 8-638] synthesizing module 'reg_rs_rtl' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/reg_rs_rtl.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'reg_rs_rtl' (7#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/reg_rs_rtl.vhd:117]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: dynamic assertion statement [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:789]
INFO: [Synth 8-113] binding component instance 'max_reg_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:844]
INFO: [Synth 8-113] binding component instance 'max_reg_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:844]
INFO: [Synth 8-113] binding component instance 'max_reg_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:844]
INFO: [Synth 8-113] binding component instance 'max_reg_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:844]
INFO: [Synth 8-113] binding component instance 'max_reg_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:844]
INFO: [Synth 8-113] binding component instance 'max_reg_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:844]
INFO: [Synth 8-113] binding component instance 'max_reg_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:844]
INFO: [Synth 8-113] binding component instance 'max_reg_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:844]
INFO: [Synth 8-113] binding component instance 'max_reg_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:844]
INFO: [Synth 8-113] binding component instance 'max_reg_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:844]
INFO: [Synth 8-113] binding component instance 'max_rank_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:854]
INFO: [Synth 8-113] binding component instance 'max_rank_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:854]
INFO: [Synth 8-113] binding component instance 'max_rank_ff' to cell 'FDE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:854]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:136]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:140' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:308]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:151' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:507]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:142' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:220]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1115]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1123]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1135]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' (8#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' (9#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized0' (10#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv' (11#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-638] synthesizing module 'equ_rtl' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:127]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:252]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:252]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:252]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:252]
INFO: [Synth 8-113] binding component instance 'fast_xor_out' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl' (12#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:136]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:136]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:140' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:308]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:151' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:507]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:142' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:220]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1115]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1123]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1135]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1157]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:1165]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized2' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized0' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:184]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:127]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:252]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized0' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl__parameterized0' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:136]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:136]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:140' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:308]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:151' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:507]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:142' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:220]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized4' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized1' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized1' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl__parameterized1' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:136]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:136]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:140' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:308]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:151' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:507]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:142' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:220]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized6' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized2' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized2' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl__parameterized2' (13#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cnt_tc_rtl.vhd:136]
INFO: [Synth 8-638] synthesizing module 'shift_ram' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy' (14#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv' (15#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram' (16#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-3936] Found unconnected internal register 'dig_rev_asy_reg' and it is trimmed from '16' to '12' bits. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:1129]
INFO: [Synth 8-256] done synthesizing module 'flow_control_b' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:184]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized0' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized1' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized1' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized2' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized3' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized2' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized2' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized3' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized3' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized3' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized3' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized3' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized4' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized5' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized5' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized4' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized4' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized6' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized7' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized5' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized5' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized5' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized5' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized7' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized8' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized6' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized6' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized6' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized8' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized9' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized9' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized10' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized10' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized11' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized11' (17#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized12' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized7' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized7' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:134' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_viv' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:708]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized7' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized7' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized12' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized13' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized8' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized8' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized8' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized8' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized13' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized14' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized9' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized9' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized9' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized9' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized14' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized15' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized10' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized10' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:134' bound to instance 'output_regs' of component 'c_reg_fd_v12_0_viv' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:708]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized10' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized10' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized15' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized16' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized11' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized11' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized11' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized11' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized16' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized17' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized12' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized12' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized12' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized12' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized17' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized18' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized18' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'rw_addr_gen_b' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/rw_addr_gen_b.vhd:132]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized19' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized19' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized20' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized20' (18#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'xor_bit_gate' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xor_bit_gate.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'xor_bit_gate' (19#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xor_bit_gate.vhd:116]
INFO: [Synth 8-638] synthesizing module 'xor_bit_gate__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xor_bit_gate.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'xor_bit_gate__parameterized0' (19#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xor_bit_gate.vhd:116]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized21' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized21' (19#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'subtracter' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/subtracter.vhd:132]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized3' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:140' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:308]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized8' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:151' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:507]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:142' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:220]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:134' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:791]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' (19#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' (19#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' (19#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized8' (19#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized3' (19#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'subtracter' (20#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/subtracter.vhd:132]
INFO: [Synth 8-638] synthesizing module 'mux_bus4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus4.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4' (21#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'mux_bus8' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus8.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'mux_bus8' (22#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus8.vhd:138]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus2.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2' (23#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus2.vhd:128]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus2.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized0' (23#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus2.vhd:128]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus2.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized1' (23#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus2.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'rw_addr_gen_b' (24#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/rw_addr_gen_b.vhd:132]
INFO: [Synth 8-638] synthesizing module 'out_addr_gen_b' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/out_addr_gen_b.vhd:125]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus2.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized2' (24#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus2.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'out_addr_gen_b' (25#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/out_addr_gen_b.vhd:125]
INFO: [Synth 8-638] synthesizing module 'tw_addr_gen' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/tw_addr_gen.vhd:131]
INFO: [Synth 8-638] synthesizing module 'tw_gen_p4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/tw_gen_p4.vhd:135]
INFO: [Synth 8-638] synthesizing module 'mux_bus8__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus8.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'mux_bus8__parameterized0' (25#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus8.vhd:138]
INFO: [Synth 8-638] synthesizing module 'mux_bus8__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus8.vhd:138]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus4.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized0' (25#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus4.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'mux_bus8__parameterized1' (25#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus8.vhd:138]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:140' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:308]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized10' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:151' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:507]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:142' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:220]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' (25#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' (25#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized10' (25#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized4' (25#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'tw_gen_p4' (26#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/tw_gen_p4.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'tw_addr_gen' (27#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/tw_addr_gen.vhd:131]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized22' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized22' (27#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized23' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized13' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized13' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized13' (27#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_legacy.vhd:291]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized13' (27#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_viv.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized23' (27#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized24' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized24' (27#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/twiddle_gen.vhd:133]
INFO: [Synth 8-638] synthesizing module 'twgen_quarter_sin' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/twgen_quarter_sin.vhd:141]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/twgen_quarter_sin.vhd:169]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_twos_comp' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/twos_comp.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_twos_comp' (28#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/twos_comp.vhd:121]
INFO: [Synth 8-638] synthesizing module 'logic_gate' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/logic_gate.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'logic_gate' (29#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/logic_gate.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'twgen_quarter_sin' (30#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/twgen_quarter_sin.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen' (31#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/twiddle_gen.vhd:133]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized25' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized25' (31#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'r4_control' (32#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/r4_control.vhd:198]
INFO: [Synth 8-638] synthesizing module 'r4_datapath' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/r4_datapath.vhd:184]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized26' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized26' (32#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized3' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus2.vhd:128]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized3' (32#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus2.vhd:128]
INFO: [Synth 8-638] synthesizing module 'dpm' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/dpm.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'dpm' (33#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/dpm.vhd:170]
INFO: [Synth 8-638] synthesizing module 'in_switch4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/in_switch4.vhd:135]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus4.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized1' (33#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus4.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'in_switch4' (34#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/in_switch4.vhd:135]
INFO: [Synth 8-638] synthesizing module 'pe4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/pe4.vhd:165]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized27' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized27' (34#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'cmpy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cmpy.vhd:161]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_synth' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_synth.vhd:151]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_3_dsp48.vhd:166]
INFO: [Synth 8-63] RTL assertion: "mult1 pps: a b extra_b  1 1 0" [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp_pkg.vhd:1634]
INFO: [Synth 8-63] RTL assertion: "mult2 pps: a b extra_b  1 1 0" [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp_pkg.vhd:1635]
INFO: [Synth 8-638] synthesizing module 'input_negation' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/input_negation.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'input_negation' (35#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/input_negation.vhd:138]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line' (36#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized0' (36#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/delay_line.vhd:358]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized1' (36#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_3_dsp48_mult.vhd:158]
INFO: [Synth 8-638] synthesizing module 'dsp' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (37#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line' (38#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-3919] null assignment ignored [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp.vhd:1002]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/delay_line.vhd:360]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized0' (38#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-3919] null assignment ignored [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp.vhd:1085]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized1' (38#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'dsp' (39#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult' (40#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_3_dsp48_mult.vhd:158]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_3_dsp48_mult.vhd:158]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-638] synthesizing module 'op_resize__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'op_resize__parameterized0' (40#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/op_resize.vhd:130]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized2' (40#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-3919] null assignment ignored [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp.vhd:1002]
INFO: [Synth 8-638] synthesizing module 'mult_gen_v12_0_delay_line__parameterized3' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_v12_0_delay_line__parameterized3' (40#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/delay_line.vhd:135]
INFO: [Synth 8-3919] null assignment ignored [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp.vhd:1085]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized0' (40#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized0' (40#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_3_dsp48_mult.vhd:158]
INFO: [Synth 8-638] synthesizing module 'cmpy_3_dsp48_mult__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_3_dsp48_mult.vhd:158]
INFO: [Synth 8-638] synthesizing module 'dsp__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-3919] null assignment ignored [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp.vhd:1002]
INFO: [Synth 8-3919] null assignment ignored [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp.vhd:1085]
INFO: [Synth 8-256] done synthesizing module 'dsp__parameterized1' (40#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/mult_gen_v12_0/hdl/dsp.vhd:188]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48_mult__parameterized1' (40#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_3_dsp48_mult.vhd:158]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized2' (40#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/delay_line.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'cmpy_3_dsp48' (41#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_3_dsp48.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_synth' (42#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/cmpy_v6_0_synth.vhd:151]
INFO: [Synth 8-256] done synthesizing module 'cmpy' (43#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/cmpy.vhd:161]
INFO: [Synth 8-638] synthesizing module 'dragonfly_DSP48_bypass' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/dragonfly_dsp48_bypass.vhd:125]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized28' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized28' (43#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'bf_dsp_bypass' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/bf_dsp_bypass.vhd:136]
INFO: [Synth 8-638] synthesizing module 'butterfly_DSP48E_SIMD_bypass' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd_bypass.vhd:138]
INFO: [Synth 8-637] synthesizing blackbox instance 'A_ir' of component 'DSP48E' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd_bypass.vhd:240]
INFO: [Synth 8-637] synthesizing blackbox instance 'B_ir' of component 'DSP48E' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd_bypass.vhd:303]
INFO: [Synth 8-256] done synthesizing module 'butterfly_DSP48E_SIMD_bypass' (44#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd_bypass.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'bf_dsp_bypass' (45#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/bf_dsp_bypass.vhd:136]
INFO: [Synth 8-638] synthesizing module 'bf_dsp_mul_j_bypass' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/bf_dsp_mul_j_bypass.vhd:130]
INFO: [Synth 8-638] synthesizing module 'butterfly_DSP48E_SIMD_mul_j_bypass' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd_mul_j_bypass.vhd:135]
INFO: [Synth 8-637] synthesizing blackbox instance 'Y0' of component 'DSP48E' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd_mul_j_bypass.vhd:249]
INFO: [Synth 8-637] synthesizing blackbox instance 'Y1' of component 'DSP48E' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd_mul_j_bypass.vhd:312]
INFO: [Synth 8-256] done synthesizing module 'butterfly_DSP48E_SIMD_mul_j_bypass' (46#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd_mul_j_bypass.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'bf_dsp_mul_j_bypass' (47#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/bf_dsp_mul_j_bypass.vhd:130]
INFO: [Synth 8-638] synthesizing module 'bf_dsp' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/bf_dsp.vhd:136]
INFO: [Synth 8-638] synthesizing module 'butterfly_DSP48E_SIMD' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd.vhd:131]
INFO: [Synth 8-637] synthesizing blackbox instance 'A_ir' of component 'DSP48E' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd.vhd:184]
INFO: [Synth 8-637] synthesizing blackbox instance 'B_ir' of component 'DSP48E' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'butterfly_DSP48E_SIMD' (48#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd.vhd:131]
INFO: [Synth 8-256] done synthesizing module 'bf_dsp' (49#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/bf_dsp.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'dragonfly_DSP48_bypass' (50#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/dragonfly_dsp48_bypass.vhd:125]
INFO: [Synth 8-638] synthesizing module 'arith_shift3' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/arith_shift3.vhd:128]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus4.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized2' (50#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus4.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'arith_shift3' (51#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/arith_shift3.vhd:128]
INFO: [Synth 8-638] synthesizing module 'unbiased_round' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/unbiased_round.vhd:141]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized0' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/logic_gate.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized0' (51#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/logic_gate.vhd:132]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized1' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/logic_gate.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized1' (51#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/logic_gate.vhd:132]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized29' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized29' (51#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:166]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized5' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:140' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:308]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized12' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:151' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:507]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:142' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:220]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' (51#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_lut6_legacy.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' (51#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_fabric_legacy.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized12' (51#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_legacy.vhd:216]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized5' (51#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/c_addsub_v12_0/hdl/c_addsub_v12_0_viv.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'unbiased_round' (52#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/unbiased_round.vhd:141]
INFO: [Synth 8-256] done synthesizing module 'pe4' (53#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/pe4.vhd:165]
INFO: [Synth 8-638] synthesizing module 'out_switch4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/out_switch4.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'out_switch4' (54#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/out_switch4.vhd:153]
INFO: [Synth 8-638] synthesizing module 'in_ranger' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/in_ranger.vhd:127]
INFO: [Synth 8-638] synthesizing module 'max2_2' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/max2_2.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'max2_2' (55#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/max2_2.vhd:119]
INFO: [Synth 8-256] done synthesizing module 'in_ranger' (56#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/in_ranger.vhd:127]
INFO: [Synth 8-638] synthesizing module 'r4_ranger' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/r4_ranger.vhd:130]
INFO: [Synth 8-638] synthesizing module 'range_r4' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/range_r4.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'range_r4' (57#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/range_r4.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'r4_ranger' (58#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/r4_ranger.vhd:130]
INFO: [Synth 8-638] synthesizing module 'scale_logic' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/scale_logic.vhd:121]
INFO: [Synth 8-256] done synthesizing module 'scale_logic' (59#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/scale_logic.vhd:121]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized3' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus4.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized3' (59#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/mux_bus4.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'r4_datapath' (60#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/r4_datapath.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_b' (61#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_b.vhd:295]
WARNING: [Synth 8-3848] Net RFS in module/entity xfft_v9_0_core does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_core.vhd:260]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_core' (62#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_core.vhd:322]
WARNING: [Synth 8-3848] Net xk_re_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[4] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[3] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[2] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[1] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_im_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[4] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[3] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[2] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[1] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net blk_exp_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:462]
WARNING: [Synth 8-3848] Net blk_exp_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:462]
WARNING: [Synth 8-3848] Net blk_exp_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:462]
WARNING: [Synth 8-3848] Net blk_exp_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:462]
WARNING: [Synth 8-3848] Net blk_exp_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:462]
WARNING: [Synth 8-3848] Net blk_exp_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:462]
WARNING: [Synth 8-3848] Net blk_exp_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:462]
WARNING: [Synth 8-3848] Net blk_exp_array[4] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:462]
WARNING: [Synth 8-3848] Net blk_exp_array[3] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:462]
WARNING: [Synth 8-3848] Net blk_exp_array[2] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:462]
WARNING: [Synth 8-3848] Net blk_exp_array[1] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:462]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_viv__parameterized0' (63#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0__parameterized0' (64#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'xfft_0' (65#1) [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/synth/xfft_0.vhd:88]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:17 ; elapsed = 00:01:21 . Memory (MB): peak = 1062.609 ; gain = 330.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I2 to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I3 to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I4 to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I5 to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[1].xnor_lut6 :I4 to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[1].xnor_lut6 :I5 to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/equ_rtl.vhd:236]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.AND_or_NAND_gate.and_lut6 :I4 to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/logic_gate.vhd:281]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.AND_or_NAND_gate.and_lut6 :I5 to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/logic_gate.vhd:281]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[2].is_LUT6.AND_or_NAND_gate.and_lut6 :I4 to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/logic_gate.vhd:281]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[2].is_LUT6.AND_or_NAND_gate.and_lut6 :I5 to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/logic_gate.vhd:281]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [50] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [49] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [48] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [47] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [46] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [45] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [44] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [43] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [42] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [41] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [40] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [39] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [38] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [37] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [36] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [35] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [34] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [33] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [32] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [31] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [30] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [29] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [28] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [27] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [26] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [25] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [24] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [23] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [22] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [21] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [20] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [19] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [18] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [17] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [16] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [15] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [14] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [13] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [12] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [11] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [10] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [9] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [8] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [7] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [6] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [5] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [4] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [3] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [2] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [1] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [0] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [50] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [49] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [48] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [47] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [46] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [45] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [44] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [43] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [42] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [41] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [40] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [39] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [38] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [37] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [36] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [35] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [34] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [33] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [32] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [31] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [30] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [29] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [28] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [27] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [26] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [25] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [24] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [23] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [22] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [21] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [20] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [19] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [18] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [17] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [16] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [15] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [14] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [13] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [12] to constant 0 [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:574]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/artix7/ConfigModes.xml

Processing XDC Constraints
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/xfft_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/xfft_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 195 instances were transformed.
  DSP48E => DSP48E1: 8 instances
  FDE => FDRE: 179 instances
  RAMB18 => RAMB18E1: 8 instances

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1228.953 ; gain = 496.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/xfft_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1228.953 ; gain = 496.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 1228.953 ; gain = 496.344
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'CP_LEN_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1718]
INFO: [Synth 8-4471] merging register 'SCALE_SCH_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1720]
INFO: [Synth 8-4471] merging register 'FWD_INV0_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1721]
INFO: [Synth 8-4471] merging register 'FWD_INV1_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1722]
INFO: [Synth 8-4471] merging register 'FWD_INV2_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1723]
INFO: [Synth 8-4471] merging register 'FWD_INV3_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1724]
INFO: [Synth 8-4471] merging register 'FWD_INV4_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1725]
INFO: [Synth 8-4471] merging register 'FWD_INV5_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1726]
INFO: [Synth 8-4471] merging register 'FWD_INV6_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1727]
INFO: [Synth 8-4471] merging register 'FWD_INV7_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1728]
INFO: [Synth 8-4471] merging register 'FWD_INV8_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1729]
INFO: [Synth 8-4471] merging register 'FWD_INV9_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1730]
INFO: [Synth 8-4471] merging register 'FWD_INV10_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1731]
INFO: [Synth 8-4471] merging register 'FWD_INV11_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1732]
INFO: [Synth 8-4471] merging register 'SCALE_SCH0_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1733]
INFO: [Synth 8-4471] merging register 'SCALE_SCH1_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1734]
INFO: [Synth 8-4471] merging register 'SCALE_SCH2_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1735]
INFO: [Synth 8-4471] merging register 'SCALE_SCH3_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1736]
INFO: [Synth 8-4471] merging register 'SCALE_SCH4_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1737]
INFO: [Synth 8-4471] merging register 'SCALE_SCH5_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1738]
INFO: [Synth 8-4471] merging register 'SCALE_SCH6_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1739]
INFO: [Synth 8-4471] merging register 'SCALE_SCH7_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1740]
INFO: [Synth 8-4471] merging register 'SCALE_SCH8_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1741]
INFO: [Synth 8-4471] merging register 'SCALE_SCH9_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1742]
INFO: [Synth 8-4471] merging register 'SCALE_SCH10_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1743]
INFO: [Synth 8-4471] merging register 'SCALE_SCH11_WE_reg' into 'fwd_inv_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1744]
INFO: [Synth 8-4471] merging register 'gen_has_nfft.NFFT_WE_reg' into 'gen_has_nfft.nfft_we_int_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:1906]
INFO: [Synth 8-4471] merging register 'has_unload.unload_state_s_2_reg' into 'load_state_s_2_reg' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/flow_control_b.vhd:751]
INFO: [Synth 8-3936] Found unconnected internal register 'cnt_reg2_reg' and it is trimmed from '10' to '9' bits. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/rw_addr_gen_b.vhd:251]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult1_reg.mlplied1_re_reg' and it is trimmed from '22' to '20' bits. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/pe4.vhd:299]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult1_reg.mlplied1_im_reg' and it is trimmed from '22' to '20' bits. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/pe4.vhd:308]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult2_reg.mlplied2_re_reg' and it is trimmed from '22' to '20' bits. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/pe4.vhd:349]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult2_reg.mlplied2_im_reg' and it is trimmed from '22' to '20' bits. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/pe4.vhd:358]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult3_reg.mlplied3_re_reg' and it is trimmed from '22' to '20' bits. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/pe4.vhd:399]
INFO: [Synth 8-3936] Found unconnected internal register 'mult_gen.mult3_reg.mlplied3_im_reg' and it is trimmed from '22' to '20' bits. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/pe4.vhd:408]
WARNING: [Synth 8-3848] Net config_fifo_out_cp_len in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:482]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch0 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:495]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv1 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:484]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv2 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:485]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv3 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:486]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv4 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:487]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv5 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:488]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv6 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:489]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv7 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:490]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv8 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:491]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv9 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:492]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv10 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:493]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv11 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:494]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch1 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:496]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch2 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:497]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch3 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:498]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch4 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:499]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch5 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:500]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch6 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:501]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch7 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:502]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch8 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:503]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch9 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:504]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch10 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:505]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch11 in module/entity axi_wrapper does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/axi_wrapper.vhd:506]
WARNING: [Synth 8-3848] Net RFS in module/entity xfft_v9_0_core does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_core.vhd:260]
WARNING: [Synth 8-3848] Net xk_re_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[4] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[3] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[2] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_re_array[1] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:460]
WARNING: [Synth 8-3848] Net xk_im_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
WARNING: [Synth 8-3848] Net xk_im_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/xfft_v9_0_viv.vhd:461]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:01:30 ; elapsed = 00:01:35 . Memory (MB): peak = 1251.977 ; gain = 519.367
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'sin_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '11' to '10' bits. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/twos_comp.vhd:178]
INFO: [Synth 8-3936] Found unconnected internal register 'cos_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '11' to '10' bits. [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/twos_comp.vhd:178]
INFO: [Synth 8-4471] merging register 'dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' into 'dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[0][24:0]' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/delay_line.vhd:366]
INFO: [Synth 8-4471] merging register 'dsp_preadder_3.reg_mult3_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' into 'dsp_preadder_1.reg_mult1_preadd_d/dN.std_srl.shift_reg_reg[1][24:0]' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/cmpy_v6_0/hdl/delay_line.vhd:366]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_twiddle_rn/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[9:0]' into 'xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/cnt_reg_reg[9:0]' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/shift_ram.vhd:294]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/rank_reg_reg[2:0]' into 'xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_twiddle_rank/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[2:0]' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/rw_addr_gen_b.vhd:260]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_address_generator/N_MAX_P4.p4/cnt_rank_signal.cnt_rn_delay_reg[8:0]' into 'xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/cnt_reg2_reg[8:0]' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/tw_gen_p4.vhd:437]
INFO: [Synth 8-4471] merging register 'xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.dsp48_dragonfly.dragonfly_inst/BF_0/dsp48e_simd.bf_dsp48e_simd_bypass/reg_SUB_B_reg' into 'xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/mult_gen.dsp48_dragonfly.dragonfly_inst/needs_bypass_balancer.bypass_balancer/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0:0]' [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_v9_0/hdl/butterfly_dsp48e_simd_bypass.vhd:231]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 1251.977 ; gain = 519.367
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:01:32 ; elapsed = 00:01:36 . Memory (MB): peak = 1251.977 ; gain = 519.367
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[4].gen_reset.i_nfft_reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[3].gen_set.i_nfft_reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[2].gen_set.i_nfft_reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[1].gen_reset.i_nfft_reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nfft_from_port_cp.i_nfft_gen[0].gen_reset.i_nfft_reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\f0.srl_sig_reg[4][0] ) is unused and will be removed from module c_shift_ram_v12_0_legacy__parameterized8.
INFO: [Synth 8-3332] Sequential element (\f0.srl_sig_reg[3][0] ) is unused and will be removed from module c_shift_ram_v12_0_legacy__parameterized8.
INFO: [Synth 8-3332] Sequential element (\f0.srl_sig_reg[2][0] ) is unused and will be removed from module c_shift_ram_v12_0_legacy__parameterized8.
INFO: [Synth 8-3332] Sequential element (\f0.srl_sig_reg[1][0] ) is unused and will be removed from module c_shift_ram_v12_0_legacy__parameterized8.
INFO: [Synth 8-3332] Sequential element (\f0.srl_sig_reg[0][0] ) is unused and will be removed from module c_shift_ram_v12_0_legacy__parameterized8.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre1 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/delay_line_for_xk_index/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre1 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_0i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_1i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_2i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3r/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[24].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[23].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/scaler_gen.scaler_3i/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[22].latency1.reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0r/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_0i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_1r/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_1i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_2r/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_2i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_3r/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/single_channel.datapath/pe/rounder_inst.with_mults.rounder_3i/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out.out_addr_reg_reg[11] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out.out_addr_reg_reg[10] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out.out_addr_reg_reg[9] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out.out_addr_reg_reg[8] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out.out_addr_reg_reg[7] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out.out_addr_reg_reg[6] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out.out_addr_reg_reg[5] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out.out_addr_reg_reg[4] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out.out_addr_reg_reg[3] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out.out_addr_reg_reg[2] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out.out_addr_reg_reg[1] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/nat_out.out_addr_reg_reg[0] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_d_1_reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_d_3_reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/processing_address_generator/addr_p2_last_rk_reg_reg[9] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/out_address_gen/p2_mux/use_lut6_2.latency1.Q_reg[11] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/out_address_gen/p2_mux/use_lut6_2.latency1.Q_reg[10] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/control/has_unload.unloading_d_2_reg ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/theta_i_reg[9] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/theta_i_reg[8] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/theta_i_reg[7] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/theta_i_reg[6] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/theta_i_reg[5] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/theta_i_reg[4] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/theta_i_reg[3] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/theta_i_reg[2] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/theta_i_reg[1] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator1/tw1.twgen1/theta_i_reg[0] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/theta_i_reg[9] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/theta_i_reg[8] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/theta_i_reg[7] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/theta_i_reg[6] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/theta_i_reg[5] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/theta_i_reg[4] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/theta_i_reg[3] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/theta_i_reg[2] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/theta_i_reg[1] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator2/tw1.twgen1/theta_i_reg[0] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/theta_i_reg[9] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/theta_i_reg[8] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/theta_i_reg[7] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/theta_i_reg[6] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/theta_i_reg[5] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/theta_i_reg[4] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/theta_i_reg[3] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Synth 8-3332] Sequential element (\xfft_inst/non_floating_point.arch_b.xfft_inst/control/twiddle_generator3/tw1.twgen1/theta_i_reg[2] ) is unused and will be removed from module xfft_v9_0_viv__parameterized0.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 1261.984 ; gain = 529.375
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 1261.984 ; gain = 529.375
Finished Parallel Section  : Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 1261.984 ; gain = 529.375
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:45 ; elapsed = 00:01:49 . Memory (MB): peak = 1302.984 ; gain = 570.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:01:50 . Memory (MB): peak = 1310.984 ; gain = 578.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:49 ; elapsed = 00:01:53 . Memory (MB): peak = 1334.445 ; gain = 601.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:49 ; elapsed = 00:01:54 . Memory (MB): peak = 1334.445 ; gain = 601.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 1334.445 ; gain = 601.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_2049_0' in module 'cmpy_3_dsp48' to reference 'cmpy_v6_0_delay_line' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2049_0' in module 'cmpy_3_dsp48_82' to reference 'cmpy_v6_0_delay_line_95' which has no pins
WARNING: [Synth 8-115] binding instance 'i_2049_0' in module 'cmpy_3_dsp48_109' to reference 'cmpy_v6_0_delay_line_122' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 1334.445 ; gain = 601.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |DSP48E        |         8|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |DSP48E_bbox      |     1|
|2     |DSP48E_bbox_0    |     1|
|3     |DSP48E_bbox_1    |     1|
|4     |DSP48E_bbox_2    |     1|
|5     |DSP48E_bbox_3    |     1|
|6     |DSP48E_bbox_3__1 |     1|
|7     |DSP48E_bbox_4    |     1|
|8     |DSP48E_bbox_4__1 |     1|
|9     |CARRY4           |    31|
|10    |DSP48E1          |     6|
|11    |DSP48E1_1        |     3|
|12    |LUT1             |    57|
|13    |LUT2             |   155|
|14    |LUT3             |   502|
|15    |LUT4             |   142|
|16    |LUT5             |    98|
|17    |LUT6             |   720|
|18    |MUXCY            |   221|
|19    |MUXCY_L          |    11|
|20    |MUXF7            |    47|
|21    |MUXF8            |     8|
|22    |RAMB18           |     8|
|23    |RAMB18E1_1       |     3|
|24    |SRL16E           |   312|
|25    |SRLC32E          |    51|
|26    |XORCY            |   219|
|27    |FDE              |   179|
|28    |FDRE             |  3142|
|29    |FDSE             |    45|
+------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:51 ; elapsed = 00:01:55 . Memory (MB): peak = 1334.445 ; gain = 601.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 61 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:01:51 ; elapsed = 00:01:56 . Memory (MB): peak = 1334.445 ; gain = 601.836
INFO: [Netlist 29-17] Analyzing 468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 266 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 71 instances
  DSP48E => DSP48E1: 8 instances
  FDE => FDRE: 179 instances
  RAMB18 => RAMB18E1: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
778 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:51 ; elapsed = 00:01:54 . Memory (MB): peak = 1334.449 ; gain = 483.715
# rename_ref -prefix_all xfft_0_
INFO: [Coretcl 2-1174] Renamed 409 cell refs.
# write_checkpoint -noxdef xfft_0.dcp
# report_utilization -file xfft_0_utilization_synth.rpt -pb xfft_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1335.445 ; gain = 0.000
# if { [catch {
#   file copy -force /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.runs/xfft_0_synth_1/xfft_0.dcp /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0.dcp
#   write_verilog -force -mode synth_stub /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0_stub.v
#   write_vhdl -force -mode synth_stub /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0_stub.vhdl
#   write_verilog -force -mode funcsim /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0_funcsim.v
#   write_vhdl -force -mode funcsim /home/jmurra15/classes/ECE551-Spring-2015/ECE551hw/final/john/top_level2_2014.2/top_level2_2014.2.srcs/sources_1/ip/xfft_0/xfft_0_funcsim.vhdl
# } _RESULT ] } { 
#   send_msg_id runtcl-3 error "Unable to successfully create or copy supporting IP files."
#   return -code error
# }
write_vhdl: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1335.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 14:40:19 2015...
