module sub (
	    input [31:0] cyc
	    );
endmodule