OPT_DESIGN_PATH=D:/RTL_FPGA/VERILOG/logic_func_3bit/sim_logic_3bits/work/@_opt
