<?xml version="1.0" encoding="us-ascii"?>

<deviceData version="1"
  xmlns="http://cypress.com/xsd/cydevicedata"
  xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
  xsi:schemaLocation="http://cypress.com/xsd/cydevicedata cydevicedata.xsd">

  <block name="`$INSTANCE_NAME`" desc="" visible="true">

    <block name="`$INSTANCE_NAME`" desc="" visible="true"> 
          <register name="Control_Register0"
                    address="`$INSTANCE_NAME`_SC__CR0" bitWidth="8" desc="SC_CR0 Register">
           
              <field name="mode" from="3" to="1" access="R" 
                     desc="Configuration selection for SC block">         
                  <value name="SC_MODE_NAKED_OPAMP" value="0" desc="Naked Op-Amp"/>
                  <value name="SC_MODE_TIA" value="001" desc="Transimpedance Amplifier (TIA)"/>
                  <value name="SC_MODE_CTMIXER" value="010" desc="Continuous Time Mixer"/>
                  <value name="SC_MODE_NRZ_SH" value="011" desc="Discrete Time Mixer - NRZ S/H"/>
                  <value name="SC_MODE_UNITY" value="100" desc="Unity Gain Buffer"/>
                  <value name="SC_MODE_1ST_MOD" value="101" desc="First Order Modulator"/>
                  <value name="SC_MODE_PGA" value="110" desc="Programmable Gain Amplifier (PGA)"/>
                  <value name="SC_MODE_TRACKANDHOLD" value="111" desc="Track and Hold"/>
              </field>
              
              <field name="dft" from="5" to="4" access="RW" 
                     desc="Enable DFT mode for switch cap block">         
                  <value name="SC_DFT_NORMAL" value="0" desc="Normal Operation"/>
                  <value name="SC_DFT_VBOOST" value="01" desc="Vboost DFT"/>
                  <value name="SC_DFT_MODE_DEPENDENT" value="10" desc="Mode Dependent (PGA Mode = Voltage Integrator, TIA Mode = Charge Integrator, Naked Opamp Mode = Comparator)"/>
                  <value name="SC_DFT_RESET" value="11" desc="DFT Rreset"/>
              </field>
          </register>
          
          <register name="Control_Register1"
                    address="`$INSTANCE_NAME`_SC__CR1" bitWidth="8" desc="SC_CR1 Register">
           
              <field name="gain" from="5" to="5" access="RW" 
                     desc="Controls the ratio of the feedback cap for S/H Mixer mode and PGA mode">         
                  <value name="GAIN_0DB" value="0" desc="0 dB"/>
                  <value name="GAIN_6DB" value="1" desc="6 dB"/>
              </field>
              
              <field name="div2" from="4" to="4" access="RW" 
                     desc="When 0, the sample clock only needs to be half the desired sample frequency for S/H Mixer mode">         
                  <value name="SC_DIV2_DISABLE" value="0" desc="no frequency division"/>
                  <value name="SC_DIV2_ENABLE" value="1" desc="SC CLK is divided by two"/>
              </field>
              
              <field name="comp" from="3" to="2" access="RW" 
                     desc="Selects between various compensation capacitor sizes">         
                  <value name="SC_COMP_3P0PF" value="0" desc="3.0pF"/>
                  <value name="SC_COMP_3P6PF" value="1" desc="3.6pF"/>
                  <value name="SC_COMP_4P35PF" value="10" desc="4.35pF"/>
                  <value name="SC_COMP_5P1PF" value="11" desc="5.1pF"/>
              </field>
              
              <field name="drive" from="1" to="0" access="RW" 
                     desc="Selects between current settings (I_Load (uA)) in the output buffer">         
                  <value name="I_LOAD_175UA" value="0" desc="175 uA"/>
                  <value name="I_LOAD_260UA" value="1" desc="260 uA"/>
                  <value name="I_LOAD_330UA" value="10" desc="330 uA"/>
                  <value name="I_LOAD_400UA" value="11" desc="400 uA"/>
              </field>
          </register>
          
          <register name="Control_Register2"
                    address="`$INSTANCE_NAME`_SC__CR2" bitWidth="8" desc="SC_CR2 Register">
          
              <field name="pga_gndvref" from="7" to="7" access="RW" 
                     desc="Programmable Gain Amplifier Application - Ground VREF">         
                  <value name="SC_PGA_GNDVREF_DIS" value="0" desc="VREF not grounded"/>
                  <value name="SC_PGA_GNDVREF_EN" value="1" desc="VREF grounded"/>
              </field>
              
              <field name="rval" from="6" to="4" access="RW" 
                     desc="Programmable Gain Amplifier (PGA) and Transimpedance Amplifier (TIA): Feedback resistor (Rfb)">         
                  <value name="SC_RVAL_20" value="0" desc="20 kOhm"/>
                  <value name="SC_RVAL_30" value="1" desc="30 kOhm"/>
                  <value name="SC_RVAL_40" value="10" desc="40 kOhm"/>
                  <value name="SC_RVAL_80" value="11" desc="80 kOhm"/>
                  <value name="SC_RVAL_120" value="100" desc="120 kOhm"/>
                  <value name="SC_RVAL_250" value="101" desc="250 kOhm"/>
                  <value name="SC_RVAL_500" value="110" desc="500 kOhm"/>
                  <value name="SC_RVAL_1000" value="111" desc="1 MegaOhm"/>
              </field>
              
              <field name="redc" from="3" to="2" access="RW" 
                     desc="Stability control setting. Adjusts capactiance between amplifier output and first stage">         
                  <value name="SC_REDC_00" value="0" desc="Varies depending on mode. See Switched Cap documentation"/>
                  <value name="SC_REDC_01" value="1" desc="Varies depending on mode. See Switched Cap documentation"/>
                  <value name="SC_REDC_10" value="10" desc="Varies depending on mode. See Switched Cap documentation"/>
                  <value name="SC_REDC_11" value="11" desc="Varies depending on mode. See Switched Cap documentation"/>
              </field>
              
              <field name="r20_40b" from="1" to="1" access="RW" 
                     desc="PGA Mode: input impedance (Rin), Mixer Mode: input and feedback impedance (Rmix)">         
                  <value name="SC_R20_40B_40K" value="0" desc="40kOhm"/>
                  <value name="SC_R20_40B_20K" value="1" desc="20kOhm"/>
              </field>
              
              <field name="bias_ctrl" from="0" to="0" access="RW" 
                     desc="Toggles the bias current in the amplifier between normal and 1/2">         
                  <value name="BIAS_1X" value="0" desc="1x current reference reduces bandwidth to increase stability"/>
                  <value name="BIAS_2X" value="1" desc="normal operation - 2x current reference to increase bandwidth"/>
              </field>              
          </register>
          
          <register name="Active_Power_Manager_Register"
                    address="`$INSTANCE_NAME`_SC__PM_ACT_CFG" bitWidth="8" desc="SC Active Power Manager Register">
          
              <field name="en_swcap" from="3" to="0" access="RW" 
                     desc="Enable switchcap block(s). Populated subsystems are counted from the LSB, for example bit 0 corresponds to switchcap block 0.">         
              </field>
          </register>
          
          <register name="Standby_Power_Manager_Register"
                    address="`$INSTANCE_NAME`_SC__PM_STBY_CFG" bitWidth="8" desc="SC StandBy power Manager Register">
              <field name="en_swcap" from="3" to="0" access="RW" 
                     desc="Enable switchcap block(s) during the standby Power mode. Populated subsystems are counted from the LSB, for example bit 0 corresponds to switchcap block 0.">         
              </field>
          </register>
          
          <register name="Boost_Register"
                    address="`$INSTANCE_NAME`_SC__BST" bitWidth="8" desc="SC__BST Register">
          
              <field name="bst_clk_en" from="3" to="3" access="RW" 
                     desc="Clock gating control">         
                  <value name="CLK_EN_0" value="0" desc="disable clock"/>
                  <value name="CLK_EN_1" value="1" desc="enable clock"/>
              </field>
              
              <field name="mx_bst_clk" from="2" to="0" access="RW" 
                     desc="Clock Selection">         
                  <value name="MX_CLK_0" value="0" desc="Select clk_a0 and clk_a0_dig"/>
                  <value name="MX_CLK_1" value="1" desc="Select clk_a1 and clk_a1_dig"/>
                  <value name="MX_CLK_2" value="10" desc="Select clk_a2 and clk_a2_dig"/>
                  <value name="MX_CLK_3" value="11" desc="Select clk_a3 and clk_a3_dig"/>
                  <value name="MX_CLK_4" value="100" desc="Select UDB generated clock"/>
                  <value name="MX_CLK_5" value="101" desc="Reserved"/>
                  <value name="MX_CLK_6" value="110" desc="Reserved"/>
                  <value name="MX_CLK_7" value="111" desc="Reserved"/>
              </field>              
          </register>
          
          <register name="Clock_Register"
                    address="`$INSTANCE_NAME`_SC__CLK" bitWidth="8" desc="SC_CLK Register">
          
              <field name="dyn_cntl_en" from="5" to="5" access="RW" 
                     desc="Enable Dynamic Control (UDB generated clock source drives dynamic control)">         
                  <value name="DYN_CNTL_DIS" value="0" desc="Dynamic Control Disabled"/>
                  <value name="DYN_CNTL_EN" value="1" desc="Dynamic Control Enabled"/>
              </field>
              
              <field name="bypass_sync" from="4" to="4" access="RW" 
                     desc="Bypass Synchronization">         
                  <value name="BYPASS_SYNC_0" value="0" desc="Synchronization not bypassed (Synchronization enabled)"/>
                  <value name="BYPASS_SYNC_1" value="1" desc="Synchronization bypassed (Synchronization disabled)"/>
              </field>
              
              <field name="clk_en" from="3" to="3" access="RW" 
                     desc="Clock gating control">         
                  <value name="CLK_EN_0" value="0" desc="disable clock"/>
                  <value name="CLK_EN_1" value="1" desc="enable clock"/>
              </field>
              
              <field name="mx_clk" from="2" to="0" access="RW" 
                     desc="Clock Selection">         
                  <value name="MX_CLK_0" value="0" desc="Select clk_a0 and clk_a0_dig"/>
                  <value name="MX_CLK_1" value="1" desc="Select clk_a1 and clk_a1_dig"/>
                  <value name="MX_CLK_2" value="10" desc="Select clk_a2 and clk_a2_dig"/>
                  <value name="MX_CLK_3" value="11" desc="Select clk_a3 and clk_a3_dig"/>
                  <value name="MX_CLK_4" value="100" desc="Select UDB generated clock"/>
                  <value name="MX_CLK_5" value="101" desc="Reserved"/>
                  <value name="MX_CLK_6" value="110" desc="Reserved"/>
                  <value name="MX_CLK_7" value="111" desc="Reserved"/>
              </field>              
          </register>
          
          <register name="Miscallaneous_Register"
                    address="CYDEV_ANAIF_RT_SC_MISC" bitWidth="8" desc="SC_MISC Register">
          
              <field name="sc_pump_force" from="5" to="5" access="RW" 
                     desc="force pumping - if block enabled enable pump regardless of voltage state">         
                  <value name="Disable_Force_Pumping" value="0" desc="Force Pumping Disabled"/>
                  <value name="Enable_Force_Pumping" value="1" desc="Force pumping Enabled"/>
              </field>
              
              <field name="sc_pump_auto" from="4" to="4" access="RW" 
                     desc="enable autopumping - if block enabled pump when low voltage detected">         
                  <value name="Disable_Auto_Pumping" value="0" desc="Auto pumping disabled"/>
                  <value name="Enable_Auto_Pumping" value="1" desc="Auto pumping enabled"/>
              </field>
              
              <field name="diff_pga_1_3" from="1" to="1" access="RW" 
                     desc="Switched Cap Pair Connect for Differential Amplifier Applications">         
                  <value name="SC_DIFF_PGA_DISABLED" value="0" desc="Differential PGA pair 1_3 connect disabled"/>
                  <value name="SC_DIFF_PGA_ENABLED" value="1" desc="Differential PGA pair 1_3 connect enabled"/>
              </field>
              
              <field name="diff_pga_0_2" from="0" to="0" access="RW" 
                     desc="Switched Cap Pair Connect for Differential Amplifier Applications">         
                  <value name="SC_DIFF_PGA_DISABLED" value="0" desc="Differential PGA pair 0_2 connect disabled"/>
                  <value name="SC_DIFF_PGA_ENABLED" value="1" desc="Differential PGA pair 0_2 connect Enabled"/>
              </field>          
          </register>
      </block>
    
  </block>
</deviceData>