0.7
2020.2
Nov 18 2020
09:20:35
/home/caohy/Work/dual_line_process/xdma_bpu_tx/xdma_bpu_ex.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v,1611826644,verilog,,,,STATE_LOGIC_v8_4;beh_vlog_ff_ce_clr_v8_4;beh_vlog_ff_clr_v8_4;beh_vlog_ff_pre_v8_4;beh_vlog_muxf7_v8_4;blk_mem_axi_read_wrapper_beh_v8_4;blk_mem_axi_regs_fwd_v8_4;blk_mem_axi_write_wrapper_beh_v8_4;blk_mem_gen_v8_4_4;blk_mem_gen_v8_4_4_mem_module;blk_mem_gen_v8_4_4_output_stage;blk_mem_gen_v8_4_4_softecc_output_reg_stage;read_netlist_v8_4;write_netlist_v8_4,,uvm;xdma_v4_1_8,../../../../../../xdma_bpu_ex.gen/sources_1/ip/xdma_bpu/hdl/verilog;../../../../imports;../../../../xdma_bpu_ex.gen/sources_1/ip/tpu_transmit_clock;../../../../xdma_bpu_ex.ip_user_files/ipstatic/hdl;../../../../xdma_bpu_ex.srcs/sources_1/imports/imports;/tools/Xilinx/Vivado/2020.2/data/xilinx_vip/include,,,,,
