use doublejit_vm::frontend::elf::ElfFile;
use doublejit_vm::frontend::instruction::Instruction;
use doublejit_vm::middleend::{AddressMap, WasmEmitter, RiscVState};
use doublejit_vm::backend::RuntimeBuilder;
use std::sync::{Arc, Mutex};

fn main() -> Result<(), Box<dyn std::error::Error>> {
    // Parse command line arguments
    let args: Vec<String> = std::env::args().collect();
    if args.len() < 2 {
        eprintln!("Usage: {} <path-to-riscv-binary>", args[0]);
        eprintln!("\nExample: {} hello-riscv.elf", args[0]);
        std::process::exit(1);
    }

    let path = &args[1];
    println!("‚ïî‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïó");
    println!("‚ïë          DoubleJIT VM - RISC-V to Native x86/ARM        ‚ïë");
    println!("‚ïö‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïù\n");

    // ========================================================================
    // STEP 1: Frontend - Parse RISC-V ELF Binary
    // ========================================================================
    println!("[1/5] üì• Loading RISC-V binary: {}", path);

    let binary_data = std::fs::read(path)?;
    let elf_file = ElfFile::new(&binary_data).map_err(|e| format!("ELF parse error: {:?}", e))?;

    println!("      ‚úì ELF class: {:?}", elf_file.header_part1.get_class());
    println!("      ‚úì Machine: {:?}", elf_file.header_part2.get_machine());
    println!("      ‚úì Entry point: 0x{:x}", elf_file.header_part2.get_entry_point());

    // ========================================================================
    // STEP 2: Middleend - Create Address Map for Memory Layout
    // ========================================================================
    println!("\n[2/5] üó∫Ô∏è  Creating address map and loading sections...");

    let address_map = AddressMap::from_sections(&elf_file, elf_file.section_iter());

    println!("      ‚úì Memory base: 0x{:x}", address_map.memory_base);
    println!("      ‚úì Required pages: {} ({}KB)",
             address_map.required_pages(),
             address_map.required_memory_size() / 1024);
    println!("      ‚úì Sections loaded: {}", address_map.segments().len());

    // ========================================================================
    // STEP 3: Middleend - Translate RISC-V Instructions to WAT
    // ========================================================================
    println!("\n[3/5] üîÑ Translating RISC-V instructions to WebAssembly...");

    let mut emitter = WasmEmitter::new();
    emitter.start_function("translated_code");

    let entry_point = elf_file.header_part2.get_entry_point();
    let mut pc = entry_point;
    let mut total_instructions = 0;
    let mut translated_instructions = 0;

    // Find and translate text sections
    for section in elf_file.section_iter() {
        let section_name = section.get_name(&elf_file).unwrap_or("");

        if section_name.contains("text") {
            println!("      üìù Processing section: {}", section_name);

            let section_data = match section {
                doublejit_vm::frontend::elf::SectionHeader::SectionHeader32(h) => {
                    let offset = h.offset as usize;
                    let size = h.size as usize;
                    &elf_file.input[offset..offset + size]
                }
                doublejit_vm::frontend::elf::SectionHeader::SectionHeader64(h) => {
                    let offset = h.offset as usize;
                    let size = h.size as usize;
                    &elf_file.input[offset..offset + size]
                }
            };

            let mut offset = 0;
            while offset + 4 <= section_data.len() {
                let instr_bytes = &section_data[offset..offset + 4];
                total_instructions += 1;

                // Parse and emit instruction
                let instr = Instruction::parse(instr_bytes);
                match emitter.emit_instruction(pc, &instr) {
                    Ok(_) => {
                        translated_instructions += 1;
                    }
                    Err(e) => {
                        eprintln!("         ‚ö† Warning at 0x{:x}: {}", pc, e);
                    }
                }

                pc += 4;
                offset += 4;
            }
        }
    }

    emitter.end_function();
    let function_code = emitter.finalize();

    println!("      ‚úì Total instructions scanned: {}", total_instructions);
    println!("      ‚úì Successfully translated: {}", translated_instructions);
    println!("      ‚úì WAT code size: {} bytes", function_code.len());

    // Build complete WASM module with imports, memory, and globals
    // IMPORTANT: In WASM, imports must come BEFORE globals
    let vaddr_base = address_map.vaddr_base();
    println!("      ‚úì Virtual address base: 0x{:x}", vaddr_base);
    println!("      ‚úì Memory mapping: vaddr 0x{:x} ‚Üí offset 0x{:x}", vaddr_base, address_map.memory_base);

    // Print all mapped segments for debugging
    println!("      üìç Mapped address ranges:");
    for seg in address_map.segments() {
        let end_addr = seg.vaddr + seg.size as u64 - 1;
        println!("         0x{:x}-0x{:x} ({})", seg.vaddr, end_addr,
                 if seg.executable { "exec" } else if seg.writable { "rw" } else { "ro" });
    }

    let complete_wat = format!(r#"(module
  ;; Import syscall handler (must come before globals)
  (import "env" "syscall" (func $syscall (param i64 i64 i64 i64 i64 i64 i64) (result i64)))
  (import "env" "debug_print" (func $debug_print (param i32)))

  ;; Memory: 2048 pages initially (128MB), max 4096 pages (256MB)
  ;; This accommodates programs that expect larger address spaces (stack, heap, TLS)
  (memory (export "memory") 2048 4096)

  ;; Globals for RISC-V register file (x0-x31)
  (global $x0 (mut i64) (i64.const 0))
  (global $x1 (mut i64) (i64.const 0))
  (global $x2 (mut i64) (i64.const 0))
  (global $x3 (mut i64) (i64.const 0))
  (global $x4 (mut i64) (i64.const 0))
  (global $x5 (mut i64) (i64.const 0))
  (global $x6 (mut i64) (i64.const 0))
  (global $x7 (mut i64) (i64.const 0))
  (global $x8 (mut i64) (i64.const 0))
  (global $x9 (mut i64) (i64.const 0))
  (global $x10 (mut i64) (i64.const 0))
  (global $x11 (mut i64) (i64.const 0))
  (global $x12 (mut i64) (i64.const 0))
  (global $x13 (mut i64) (i64.const 0))
  (global $x14 (mut i64) (i64.const 0))
  (global $x15 (mut i64) (i64.const 0))
  (global $x16 (mut i64) (i64.const 0))
  (global $x17 (mut i64) (i64.const 0))
  (global $x18 (mut i64) (i64.const 0))
  (global $x19 (mut i64) (i64.const 0))
  (global $x20 (mut i64) (i64.const 0))
  (global $x21 (mut i64) (i64.const 0))
  (global $x22 (mut i64) (i64.const 0))
  (global $x23 (mut i64) (i64.const 0))
  (global $x24 (mut i64) (i64.const 0))
  (global $x25 (mut i64) (i64.const 0))
  (global $x26 (mut i64) (i64.const 0))
  (global $x27 (mut i64) (i64.const 0))
  (global $x28 (mut i64) (i64.const 0))
  (global $x29 (mut i64) (i64.const 0))
  (global $x30 (mut i64) (i64.const 0))
  (global $x31 (mut i64) (i64.const 0))

  ;; Program counter
  (global $pc (mut i64) (i64.const 0))

  ;; Memory mapping base - RISC-V virtual addresses need this offset subtracted
  (global $vaddr_offset (mut i64) (i64.const {}))

  ;; Vector CSRs
  (global $vl (mut i64) (i64.const 0))
  (global $vtype (mut i64) (i64.const 0))
  (global $vstart (mut i64) (i64.const 0))
  (global $vlenb (mut i64) (i64.const 256))

  ;; Helper function: Translate RISC-V virtual address to WASM linear memory offset
  (func $vaddr_to_offset (param $vaddr i64) (result i32)
    ;; Just do the translation - trust that the address is valid
    ;; The WASM runtime will trap if we access out of bounds anyway
    local.get $vaddr
    global.get $vaddr_offset
    i64.sub
    i64.const {}
    i64.add
    i32.wrap_i64
  )

{}

  ;; Main entry point - wraps translated_code
  (func $main (export "main") (result i32)
    call $translated_code
    i32.const 0
  )
)"#, vaddr_base, address_map.memory_base, function_code);

    // ========================================================================
    // STEP 4: Backend - Compile WAT to Native Code using Cranelift
    // ========================================================================
    println!("\n[4/5] ‚öôÔ∏è  Compiling to native code (Cranelift)...");

    let runtime_builder = RuntimeBuilder::new()?;
    let state = Arc::new(Mutex::new(RiscVState::default()));

    // Set up initial PC and memory base (stack will be initialized after loading memory)
    {
        let mut s = state.lock().unwrap();
        s.pc = entry_point;
        s.memory_base = address_map.memory_base;
    }

    // Compile WAT to native code
    println!("      üî® Compiling WASM bytecode to native x86-64/ARM...");
    let mut runtime = match runtime_builder.build_from_wat(&complete_wat, state.clone()) {
        Ok(rt) => {
            println!("      ‚úì Native code compilation successful!");
            println!("      ‚úì Target: {} architecture", std::env::consts::ARCH);
            rt
        }
        Err(e) => {
            eprintln!("\n‚ùå Compilation failed: {}", e);
            eprintln!("\nGenerated WAT code:");
            eprintln!("{}", complete_wat);
            return Err(e);
        }
    };

    // ========================================================================
    // STEP 5: Load Memory and Execute Native Code
    // ========================================================================
    println!("\n[5/5] üöÄ Loading memory and executing native code...");

    // Load initial memory from binary sections
    let memory_initializers = address_map.get_memory_initializers();
    println!("      üì¶ Loading {} memory segments...", memory_initializers.len());

    for (offset, data) in memory_initializers {
        runtime.load_memory(offset, &data)?;
        println!("         ‚Ä¢ Loaded {} bytes at offset 0x{:x}", data.len(), offset);
    }

    // ========================================================================
    // Initialize stack with argc, argv, envp for C runtime
    // ========================================================================
    println!("\n      üìã Initializing stack with program arguments...");

    // Set up minimal argc/argv/envp on the stack
    // RISC-V Linux ABI expects stack layout on program entry:
    //   sp+0:  argc
    //   sp+8:  argv[0] (pointer to program name)
    //   sp+16: argv[1..n] (additional arguments)
    //   sp+X:  NULL (argv terminator)
    //   sp+X+8: envp[0..n] (environment variables)
    //   sp+Y:  NULL (envp terminator)
    //   sp+Y+8: auxv[] (auxiliary vector with AT_* entries)

    const WASM_MEMORY_SIZE: u64 = 128 * 1024 * 1024; // 128MB
    let stack_top = WASM_MEMORY_SIZE - 0x1000; // Leave 4KB at top for safety

    // Program name and arguments
    let program_name = path.as_bytes();
    let argc = 1i64; // Just the program name for now

    // Layout strings at top of stack, then build pointer array below
    let mut current_addr = stack_top;

    // Write program name string
    current_addr -= program_name.len() as u64 + 1; // +1 for null terminator
    let program_name_addr = current_addr;
    runtime.load_memory(current_addr as u32, program_name)?;
    runtime.load_memory((current_addr + program_name.len() as u64) as u32, &[0])?; // null terminator
    println!("         ‚Ä¢ Program name at 0x{:x}: {:?}", program_name_addr, path);

    // Align to 16-byte boundary (RISC-V calling convention)
    current_addr = current_addr & !0xF;

    // Now build the argc/argv/envp structure
    // First, add auxiliary vector (auxv) entries
    // AT_NULL = 0 (terminator)
    current_addr -= 8;
    runtime.load_memory(current_addr as u32, &0u64.to_le_bytes())?; // value
    current_addr -= 8;
    runtime.load_memory(current_addr as u32, &0u64.to_le_bytes())?; // AT_NULL

    // AT_PAGESZ = 6 (page size)
    current_addr -= 8;
    runtime.load_memory(current_addr as u32, &4096u64.to_le_bytes())?; // 4KB pages
    current_addr -= 8;
    runtime.load_memory(current_addr as u32, &6u64.to_le_bytes())?; // AT_PAGESZ

    // AT_RANDOM = 25 (random bytes for stack canary, etc.)
    let random_addr = current_addr - 16;
    current_addr -= 8;
    runtime.load_memory(current_addr as u32, &random_addr.to_le_bytes())?; // pointer to random bytes
    current_addr -= 8;
    runtime.load_memory(current_addr as u32, &25u64.to_le_bytes())?; // AT_RANDOM

    // Write 16 random bytes (actually just zeros for now)
    current_addr -= 16;
    runtime.load_memory(current_addr as u32, &[0u8; 16])?;

    current_addr -= 8; // Space for envp NULL terminator
    runtime.load_memory(current_addr as u32, &0u64.to_le_bytes())?;

    current_addr -= 8; // Space for argv NULL terminator
    runtime.load_memory(current_addr as u32, &0u64.to_le_bytes())?;

    current_addr -= 8; // argv[0] = pointer to program name
    runtime.load_memory(current_addr as u32, &program_name_addr.to_le_bytes())?;
    let argv_addr = current_addr;

    current_addr -= 8; // argc
    runtime.load_memory(current_addr as u32, &argc.to_le_bytes())?;

    let final_sp = current_addr;

    // Set up Thread Local Storage (TLS)
    // In RISC-V, tp (x4) points to the Thread Control Block (TCB)
    // TLS variables are accessed at negative offsets from tp
    // We need to allocate space for .tdata and .tbss sections

    // Allocate TLS area above the stack (should be at a high address)
    let tls_size = 4096u64; // 4KB for TLS (more than enough for small programs)
    let tls_area_end = current_addr - 256; // Leave gap between stack and TLS
    let tls_area_start = tls_area_end - tls_size;
    let tp = tls_area_end; // tp points to END of TLS area (variables at negative offsets)

    // Initialize TLS area to zeros
    runtime.load_memory(tls_area_start as u32, &vec![0u8; tls_size as usize])?;
    println!("         ‚Ä¢ TLS area: 0x{:x} - 0x{:x}", tls_area_start, tls_area_end);

    // Update the stack pointer and other registers in the state
    {
        let mut s = state.lock().unwrap();
        s.x_regs[2] = final_sp as i64; // sp = x2
        s.x_regs[4] = tp as i64; // tp = x4 (thread pointer)
        s.x_regs[10] = argc; // a0 = argc (first argument to main)
        s.x_regs[11] = argv_addr as i64; // a1 = argv (second argument to main)
        println!("         ‚Ä¢ Stack pointer (sp/x2) = 0x{:x}", final_sp);
        println!("         ‚Ä¢ Thread pointer (tp/x4) = 0x{:x}", tp);
        println!("         ‚Ä¢ argc (a0/x10) = {}", argc);
        println!("         ‚Ä¢ argv (a1/x11) = 0x{:x}", argv_addr);
    }

    println!("\n      ‚ñ∂Ô∏è  Executing native code...\n");
    println!("‚ïî‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïó");
    println!("‚ïë                   Program Output                         ‚ïë");
    println!("‚ïö‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïù\n");

    // Execute the compiled native code
    match runtime.execute() {
        Ok(exit_code) => {
            println!("\n‚ïî‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïó");
            println!("‚ïë                  Execution Complete                      ‚ïë");
            println!("‚ïö‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïê‚ïù");
            println!("Exit code: {}", exit_code);

            // Print final state
            let final_state = state.lock().unwrap();
            println!("\nFinal state:");
            println!("  PC: 0x{:x}", final_state.pc);
            println!("  Registers:");
            for i in 0..32 {
                if final_state.x_regs[i] != 0 {
                    println!("    x{}: 0x{:x} ({})", i, final_state.x_regs[i], final_state.x_regs[i]);
                }
            }

            Ok(())
        }
        Err(e) => {
            eprintln!("\n‚ùå Execution error: {}", e);
            Err(e)
        }
    }
}
