`timescale 1ns / 1ps
module ModeSelect_sim();

reg [31:0] A, B;
reg Cin;
wire [31:0] Sum;
wire CarryOut;

ModeSelect AST(.A(A), .B(B), .mode(Cin), .Results(Sum), .Cout(CarryOut));
initial begin
    //A = 5, B = 7
    //A+B
    A = 32'b00000000000000000000000000000101;
    B = 32'b00000000000000000000000000000111;
    Cin = 1'b0;
    #10;
    //A-B
    A = 32'b00000000000000000000000000000101;
    B = 32'b00000000000000000000000000000111;
    Cin = 1'b1;
    #10;
    //A = 53, B = 103
    //A+B
    A = 32'b00000000000000000000000000110101;
    B = 32'b00000000000000000000000001100111;
    Cin = 1'b0;
    #10;
    //A-B
    A = 32'b00000000000000000000000000110101;
    B = 32'b00000000000000000000000001100111;
    Cin = 1'b1;
    #10;
end

endmodule
