,question,A,B,C,D,true_answer,predict_answer,predict_data,tag
0,Computer technology is changing at a pace.,Slow,Slow to medium,Rapid,Nonexistent,C,C,"['rapid', 'rapid', 'rapid pace']",1
1,Computer refers to those attributes that have a direct impact on the logical execution of a program.,Organization,Specifics,Design,Architecture,D,D,"['computer architecture', 'computer architecture', 'aspect computation interest follow operation perform determine function perform processor interaction memory operand use type operand frequency use deter mine memory organization store address mode access execution sequence', 'configuration logic component design specifically computation could construct think process connect various component desire configuration form program result program form hardware']",1
2,Architectural attributes include .,IO mechanisms,Control signals,Interfaces,Memory technology used,A,A,"['explicit operand reference use one address mode describe section 13 1', 'instruction set number bite use represent various data type e', 'input output instruction specify 8bit io port number']",1
3,attributes include hardware details transparent to the programmer.,Interface,Organizational,Memory,Architectural,B,B,"['organizational attribute', 'organizational attribute', 'memory protection', 'architectural attribute include instruction set number bite']",1
4,It is an design issue whether a computer will have a multiply instruction.,Architectural,Memory,Elementary,Organizational,A,A,"['architectural design issue', 'organizational issue', 'organizational decision may base anticipate frequency use multiply instruction', 'update program counter contain address instruction memory']",1
5,It is an issue whether the multiply instruction will be implemented by a special multiply unit or by a mechanism that makes repeated use of the add unit of the system.,Architectural,Memory,Mechanical,Organizational,D,D,"['organizational issue', 'organizational decision may base anticipate frequency use multiply instruction relative speed two approach cost physical size special multiply unit', 'organizational issue']",1
6,A system is a set of interrelated subsystems.,Secondary,Hierarchical,Complex,Functional,B,B,"['hierarchical system', 'box represent functional hardware unit storage unit']",1
7,An IO device is referred to as a .,CPU,Control device,Peripheral,Register,C,C,"['peripheral device', 'io address register', 'peripheral', 'device queue', 'give device', 'address 10000000 refer device attach io module module 1', 'external device', 'register rename']",1
8,"When data are moved over longer distances, to or from a remote device, the process is known as .",Data communications,Registering,Structuring,Data transport,A,A,"['data communication', 'data communication', 'communication device', 'power interrupt data lose', 'external memory data often transfer much larger unit word refer block', 'transfer data one peripheral communication line another', 'data buffer io module send peripheral device data rate', 'second length data transfer must indicate', 'virtual lane temporarily dedicate transfer data one end node another infiniband fabric', 'io module transfer data external device cpu memory vice versa', 'data movement', 'communication system', 'either data item result load store instruction instruction fetch']",1
9,The stores data.,System bus,IO,Main memory,Control unit,C,C,"['main memory', 'operand store write result memory io', 'alu f2 memory reference translate data virtual address physical use tlb mem f1 memory reference send physical address data cache', 'user system data view store logical disk logical disk divide strip', 'identifier state priority program counter memory pointer context data io status information account information figure 8']",1
10,The moves data between the computer and its external environment.,Data transport,IO,Register,CPU interconnection,B,B,"['io', 'computer must able move data outside world', 'manage data transfer memory external device', 'data receive deliver device directly connect computer process know input output io device refer peripheral data move longer distance remote device', 'data exchange processor external memory data bus', 'io module', 'external device io operation accomplish wide assortment external device', 'data data exchange processor io module data bus', 'data transfer disk location read source track main memory buffer write data buffer target track', 'external data path input output data external device', 'data communication data transfer device', 'user system data view store logical disk', 'data movement', 'dma transfer data io port memory address two io port two memory location', 'transfer io module processor', 'cpu exchange data memory', 'data receive deliver device directly connect computer process know input output io device refer peripheral data move longer distance remote device process know data communication', '2a simply transfer data one peripheral communication line another also function data storage device figure 1 2b', 'processor read word data io module store memory restore context program work program resume execution']",1
11,A common example of system interconnection is by means of a .,Register,System bus,Data transport,Control device,B,B,"['bus time', 'system bus', 'bus structure system bus consist typically fifty hundred separate line line assign particular mean function', 'bus support', '1 bus various multiplebus structure 2 pointtopoint interconnection structure packetized data transfer', 'bus interconnection', 'system bus', 'pointtopoint interconnection rather share bus', 'bus', 'peripheral device communication line', '3 4 bus interconnection', 'database man agement system']",1
12,"A is a mechanism that provides for communication among CPU, main memory, and IO.",System interconnection,CPU interconnection,Peripheral,Processor,A,A,"['system interconnection', 'cpu interconnection', 'cpu interconnection', 'interface processor main memory crucial pathway']",1
13,provide storage internal to the CPU.,Control units,ALUs,Main memory,Registers,D,D,"['register', 'register highspeed memory', 'memory address register mar specify address memory next read write memory buffer register mbr', 'main memory', 'io module transfer data external device cpu memory vice versa contain internal buffer', 'logical data memory', 'cpu memory', 'main memory', 'multiprocessor computer two processor common access main storage', 'store data main memory input', 'cache memory', 'register', 'blade cpu memory', 'processor register cache main memory external', 'secondary memory', 'memory subsystem internal system directly accessible processor']",1
14,The performs the computers data processing functions.,Register,CPU interconnection,ALU,System bus,C,C,"['arithmetic logic unit alu', 'generalpurpose hardware system accept data control signal produce result', 'alu', 'invoke file system software', 'cpu exchange data memory', 'integrate operate system']",1
15,The was the worlds first generalpurpose electronic digital computer.,UNIVAC,MARK IV,ENIAC,Holleriths Counting Machine,C,A,"['univac', 'eniac', 'univac']",0
16,The Electronic Numerical Integrator and Computer project was a response to U.S. needs during .,The Civil War,The FrenchAmerican War,World War I,World War II,D,D,['world war ii'],1
17,The ENIAC used .,Vacuum tubes,Integrated circuits,IAS,Transistors,A,A,"['use equation sumy nn12 write ia program', '10 vacuum tube']",1
18,The ENIAC is an example of a generation computer.,First,Second,Third,Fourth,A,A,"['first generation vacuum tube eniac', 'second generation']",1
19,The interprets the instructions in memory and causes them to be executed.,Main memory,Control unit,IO,Arithmetic and logic unit,B,B,"['need store instruction data tem porarily instruction execute word processor need small internal memory', 'control circuitry', 'control unit', 'cpu initiate io transfer send control signal data channel', 'load store instruction access memory location arithmetic logical instruction perform register immediate value encode instruction', 'eu complete execution instruction pas result biu destine memory io proceed next instruction', 'compiler reorder instruction one subsequent instruction depend memory load begin flow pipeline scheme le effective case superscalar pipeline independent instruction execute load likely execute first cycle load']",1
20,The memory of the IAS consists of 1000 storage locations called .,Opcodes,Wafers,VLSIs,Words,D,D,['9 location 1024 first word load module destine region memory address 1024'],1
21,The contains the 8bit opcode instruction being executed.,Memory buffer register,Instruction buffer register,Instruction register,Memory address register,C,C,"['instruction register ir', 'specify io opera tion follow 8bit port address', 'instruction extend additional opcode bite elsewhere format', 'instruction consist 1 2byte opcode follow zero six operand specifier depend opcode minimal instruction length 1 byte instruction 37 byte construct', 'opcode portion first 8 bite specify 21 instruction execute', 'machine language instruction binary string contain opcode operand reference', '300 different instruction 8 bite', 'format singleaddress memory reference instruction include page bite indirect bite', 'instruction format provide 4 bite', 'translate operand name appropriate register memory code', 'first byte contain opcode remainder immediate oper operand address', 'execute instruction ei perform indicate operation store result specify destination operand location', '16bit dx register many port 8088 address io address mode 7', 'processor instruction encode single 32bit word format']",1
22,During the the opcode of the next instruction is loaded into the IR and the address portion is loaded into the MAR.,Execute cycle,Fetch cycle,Instruction cycle,Clock cycle,B,B,"['fetch cycle', 'instruction value 1940 hexadecimal load instruction register ir pc incremented', 'instruction execution', 'one instruction execute', 'fetch instruction load register processor', 'instruction cycle 2 3', 'load instruction register target load lock processor', 'content register plus address next instruction n 1 push onto stack', 'opcode next instruction load ir address portion load mar', 'conditional branch encounter instruction fetch', 'transfer address instruction follow call place stack', 'opcode next instruction load ir address portion load mar', 'opcode next instruction load ir address portion load mar']",1
23,Second generation computers used .,Integrated circuits,Transistors,Vacuum tubes,Largescale integration,B,B,"['use transistor', 'transistor', '10000 transistor', 'second rapid pace change always characterize computer technology continue letup change cover aspect computer technology underlie integrate circuit technology use construct computer component increase use parallel organization concept combine component']",1
24,The defines the third generation of computers.,Integrated circuit,Vacuum tube,Transistor,VLSI,A,A,"['integrate circuit', 'use transistor', 'integrate circuit level three principal constituent computer system', 'third generation integrate circuit']",1
25,The use of multiple processors on the same chip is referred to as and provides the potential to increase performance without increasing the clock rate.,Multicore,GPU,Data channels,MPC,A,A,['multiple core multicore'],1
26,"With the , Intel introduced the use of superscalar techniques that allow multiple instructions to execute in parallel.",Core,8080,80486,Pentium,D,D,['pentium'],1
27,The measures the ability of a computer to complete a single task.,Clock speed,Speed metric,Execute cycle,Cycle time,B,B,"['speed metric', 'rate metric', 'total execution time machine cycle time program single computer b', 'double internal clock speed', 'let total execution time', 'instruction cycle', 'interactive compute facility often meet use dedicate microcomputer option available 1960s computer big costly instead time share', 'remain ing time application run single computer calculate effective speedup', 'assume remain code must execute sequentially single processor']",1
28,ARM processors are designed to meet the needs of .,Embedded realtime systems,Application platforms,Secure applications,All of the above,D,A,"['highperformance lowpowerconsumption smallsize lowcost processor embed appli cation', 'three system category', 'embed processor run complex operate system wireless consumer image application', 'requirement greater system power failsafe capability', 'embed processor architecture']",0
29,"One increment, or pulse, of the system clock is referred to as a .",Clock tick,Cycle time,Clock rate,Cycle speed,A,A,"['clock cycle clock tick', 'clock cycle clock tick', 'delay flipflop delay 0 1 apply input single clock pulse', 'counter incremented clock pulse j k input flipflop hold constant 1', '10 clock cycle', 'ratio reference run time system run time', 'cycle per second hertz hz', 'proportional sum inverse execution time']",1
30,"Virtually all contemporary computer designs are based on concepts developed by at the Institute for Advanced Studies, Princeton.",John Maulchy,John von Neumann,Herman Hollerith,John Eckert,B,B,['john von neumann institute advance study princeton design refer von neumann architecture'],1
31,The von Neumann architecture is based on which concept,Data and instructions are stored in a single readwrite memory,The contents of this memory are addressable by location,Execution occurs in a sequential fashion,All of the above,D,A,"['program could represent form suitable store memory alongside data', 'nonuniform memory access']",0
32,A sequence of codes or instructions is called .,Software,Memory,An interconnect,A register,A,A,"['software', 'software', 'register']",1
33,The processing required for a single instruction is called an cycle.,Execute,Fetch,Instruction,Packet,C,C,"['instruction typically take single clock cycle', 'instruction cycle', 'fetch add instruction', 'fewer cycle would need older processor example include instruction contain one memory address', 'three instruction describe three fetch three execute cycle require 1', 'one l instruction issue per cycle', 'common operation system automatically part instruction cycle', 'machine cycle define time take fetch two oper ands register perform alu operation store result register', 'execute cycle', 'sufficient thread active usually possible issue maximum number instruction cycle', 'single basic instruction may require three machine instruction', 'case one instruction issue pending queue', 'fetch cycle', 'two instruction', 'n thread execute one instruction every n cycle', 'proc essor assign thread issue two instruction per cycle', 'simple integer arithmetic logical instruction execute stage take one cycle load memory five cycle consume execute stage', 'instruc tions register register instruction cycle follow two stage instruction fetch e execute', 'instruction must execute serial rather parallel portion pipeline']",1
34,An is generated by a failure such as power failure or memory parity error.,IO interrupt,Hardware failure interrupt,Timer interrupt,Program interrupt,B,B,"['hardware failure', 'error correction semiconductor memory system subject error categorize hard failure soft error', 'raid make use store parity information enable recovery data lose due disk failure', 'hard failure', 'reliability bus essentially passive medium failure attach device cause failure whole system', 'machine check interrupt', 'mean time failure mtbf', 'hardware performance issue']",1
35,An is generated by some condition that occurs as a result of an instruction execution.,Timer interrupt,IO interrupt,Program interrupt,Hardware failure interrupt,C,C,"['program exception', 'interrupt program', 'result next instruction execute previously interrupt program', 'enable interrupt', 'interrupt', 'interrupt', 'io operation', 'program cannot restart', 'program exception', 'define instruction count ic program number machine instruction execute program run completion define time interval note number instruction execution number instruction object code program important parameter average cycle per instruction cpi']",1
36,The interconnection structure must support which transfer,Memory to processor,Processor to memory,IO to or from memory,All of the above,D,D,"['high transfer capacity must exist along entire path host memory individual disk drive', 'relate concept unit transfer internal memory unit transfer equal number electrical line memory', 'signal path available establish connection among io block logic block']",1
37,"A bus that connects major computer components processor, memory, IO is called a .",System bus,Address bus,Data bus,Control bus,A,A,"['system bus', 'common bus', 'front side bus', 'local bus connect processor cache controller', 'local bus connect processor cache memory may support one local device cache memory controller connect cache local bus system bus', 'system bus', 'internal controller bus host system io bus io adapter host memory bus', 'share bus', 'data bus', 'bus organization one device typically processor cache main memory', 'system bus similar interface would need interconnection structure describe chapter 3 reader recall major component processor arithmetic logic unit alu control unit', 'system bus', 'front side bus', 'io address register ioar']",1
38,The are used to designate the source or destination of the data on the data bus.,System lines,Data lines,Control lines,Address lines,D,D,"['address line', 'data bus portion system bus use transfer data', 'use store data', 'value transfer either data item result load store instruction instruction fetch', 'data move longer distance remote device process know data communication', 'assert acknowledge line signal processor data available', 'data receive deliver device directly connect computer process know input output io device refer peripheral', 'show data represent memory', 'address line', 'address', 'data buffer', 'two address line specify one three io port control register', 'number line refer width data bus', 'increase data rate bus carry use wider bus', 'external data path input output data external device', 'address', 'data bus width']",1
39,The data lines provide a path for moving data among system modules and are collectively called the .,Control bus,Address bus,Data bus,System bus,C,C,"['data bus', 'request module place vector data line aforementioned technique serve identify request io module', 'data buffer io module', 'data bus', 'memory module recognize address', 'data register', 'io module send control signal request permission send data', 'io module take item data byte word data bus', 'data movement', 'address io module unique identifier', 'address line', 'dma module act surrogate processor u program io exchange data memory io module dma module', 'dma module transfer one word return control processor', 'assert acknowledge line signal processor data available']",1
40,A is the highlevel set of rules for exchanging packets of data between devices.,Bus,Protocol,Packet,QPI,B,B,"['protocol', 'set communication protocol', 'set communication protocol', 'software layer generate read write request transport transaction layer io device use packetbased transaction protocol', 'protocol adapter', 'higherspeed interconnection bus', 'sequence packet include control header error control code', 'data link layer packet dllps']",1
41,Each data path consists of a pair of wires referred to as a that transmits data one bit at a time.,Lane,Path,Line,Bus,A,A,"['lane', 'bus', 'transfer direction lane', 'virtual lane temporarily dedicate transfer data one end node another infiniband fabric', 'external data path', 'one line associate binary 1 one line associate binary 0']",1
42,The receives read and write requests from the software above the TL and creates request packets for transmission to a destination via the link layer.,Transaction layer,Root layer,Configuration layer,Transport layer,A,A,"['pcie transaction layer transaction layer tl', 'tl software layer generate read write request transport transaction layer io device', 'upper layer software', 'tl software layer generate read write request transport transaction layer io device use packetbased transaction protocol', 'create request packet transmission destination via link layer', 'link layer', 'packetbased transaction protocol', 'link layer', 'pcie transaction layer transaction layer tl']",1
43,The TL supports which of the following address spaces,Memory,IO,Message,All of the above,D,B,"['entry available tlb tlb directly send physical address main memory read write operation', 'readwrite configuration register associate io device', 'io address space treat separately main memory address space', 'indirect address direct address length address field usually le word length thus limit address range one solution address field refer address word memory turn contain fulllength address operand']",0
44,The QPI layer is used to determine the course that a packet will traverse across the available system interconnects.,Link,Protocol,Routing,Physical,C,C,"['qpi rout layer', 'qpi protocol layer layer packet define unit transfer', 'qpi rout layer', 'link', 'pcie transaction layer transaction layer tl receive read write request software tl create request packet transmission destination via link layer', 'pcie data link layer', 'data link layer packet data link layer packet originate data link layer transmit device terminate dll device end link']",1
45,Internal memory capacity is typically expressed in terms of .,Hertz,Nanos,Bytes,LOR,C,C,"['byte', 'byte 1 byte 8 bite word', 'byte 1 byte 8 bite word', 'byte 1 byte 8 bite word']",1
46,refers to whether memory is internal or external to the computer.,Location,Access,Hierarchy,Tag,A,D,[],0
47,"For internal memory, the is equal to the number of electrical lines into and out of the memory module.",Access time,Unit of transfer,Capacity,Memory ratio,B,B,"['unit transfer', 'number electrical line memory module', 'equal number electrical line memory module', '15 suggest type exchange need indicate major form input output module type2 memory typically memory module consist n word equal length', 'volatile memory', 'main memory principal internal memory system computer location main memory unique address', 'interrupt entire block transfer', 'number electrical line memory module', 'unit transfer', 'equal number electrical line memory module', 'volatile memory', 'relocation multiprogramming system available main memory generally share among number process', 'io functionally similar memory two operation read write', 'equal number electrical line memory module', 'equal number electrical line memory module', 'equal number electrical line memory module']",1
48,Memory is organized into records and access must be made in a specific linear sequence is a description of .,Sequential access,Direct access,Random access,Associative,A,A,"['access must make specific linear sequence', 'access must make specific linear sequence', 'access must make specific linear sequence', 'memory organize record access must make specific linear sequence', 'access must make specific linear sequence']",1
49,individual blocks or records have a unique address based on physical location with .,Associative,Physical access,Direct access,Sequential access,C,C,"['access accomplish direct access reach general vicinity plus sequential search count wait reach final location', 'physical address actual location main memory processor exe cutis process automatically convert logical physical address add current start location process call base address logical address', 'real physical address generate combine frame number offset', 'logical address physical address logical address express location relative begin program', 'direct address', 'page frame address provide physical address page']",1
50,"For randomaccess memory, is the time from the instant that an address is presented to the memory to the instant that data have been stored or made available for use.",Memory cycle time,Direct access,Transfer rate,Access time,D,D,"['access time latency', 'time instant address present memory instant data store make available use', 'time instant address present memory instant data store make available use', 'time access give location independent sequence prior access', 'retrieval time constant independent location prior access pattern', 'time instant address present memory instant data store make available use', 'time instant address present memory instant data store make available use', 'time instant address present memory instant data store make available use', 'time instant address present memory instant data store make available use', 'time instant address present memory instant data store make available use', 'time instant address present memory instant data store make available use', 'time instant address present memory instant data store make available use', 'time instant address present memory instant data store make available use', 'time instant address present memory instant data store make available use', 'time access give location inde pendent sequence prior access constant', '1cycle time', 'time instant address present memory instant data store make available use', 'time instant address present memory instant data store make available use', 'time instant address present memory instant data store make available use', 'memory cycle time']",1
51,The consists of the access time plus any additional time required before a second access can commence.,Latency,Memory cycle time,Direct access,Transfer rate,B,B,"['memory cycle time', 'increase access time decrease frequency access memory processor', 'minimum time response one access request read write response next access request', 'access time twolevel memory provide significant performance improvement need approximately equal t1 t1', 'time access give location independent sequence prior access', 'time access give location inde pendent sequence prior access', 'access time variable', 'increase access time 1 5 n condition must meet change result improve performance', 'sum seek time rotational delay', 'memory access time', 'memory reference consist segment number offset form address', 'cache t1 access time level 1 t2 access time level 2', 'access time plus additional time require', 'access time plus additional time require', 'recharge time', 'time period successive refresh request b', 'burst mode eliminate address setup time row column line precharge time', 'access time plus additional time require', 'rotational latency', 'access time plus additional time require']",1
52,A portion of main memory used as a buffer to hold data temporarily that is to be read out to disk is referred to as a .,Disk cache,Latency,Virtual address,Miss,A,A,"['disk cache', 'buffer hold data temporarily read disk refer', 'write buffer full either already maxi mum number word data buffer slot new address processor stall sufficient space buffer nonwrite operation proceed write buffer continue write main memory buffer completely empty', 'word block memory read block transfer one line cache', 'cache memory', 'buffer hold data temporarily read disk refer']",1
53,A line includes a that identifies which particular block is currently being stored.,Cache,Hit,Tag,Locality,C,C,"['tag', 'mean need determine main memory block currently occupy cache line', 'real address generate form tag remainder', 'cache determine pair block least recently use mark replacement', 'line tag', 'set number set cache', 'cache size tag', 'tag', 'tag field uniquely identify block main memory determine whether block cache cache control logic must simultaneously examine every line tag', 'tag', 'cache size tag']",1
54,is the simplest mapping technique and maps each block of main memory into only one possible cache line.,Direct mapping,Associative mapping,Set associative mapping,None of the above,A,A,"['direct map', 'block main memory map one unique line cache', 'give two main memory address different tag map cache slot directmapped cache', 'associative map associative map', 'simplest map technique map block main memory one possible cache line', 'associative', 'simplest map technique map block main memory one possible cache line', 'map block main memory one possible cache line', 'simplest map technique map block main memory one possible cache line']",1
55,When using the technique all write operations made to main memory are made to the cache as well.,Write back,LRU,Write through,Unified cache,A,A,"['write write operation make main memory well cache ensure main memory always valid', 'write occur data cache write back main memory thus data write transfer cache write buffer', 'write back', 'least one write operation perform word line cache main mem ory must update write line cache block memory bring new block', 'write', 'access share memory cache miss', 'however write buffer full', 'data transfer main memory cache block 4 byte mean cache organize 16k 214 line 4 byte', 'cache memory special buffer storage smaller faster main storage', 'number cache cache originally introduce typical system single cache', 'add external cache use faster memory technology', 'writeback policy data write main mem ory remove cache update', 'one processor modify word cache', 'one cache modify copy line cache block memory read provide line request cache share bus', 'cache 10 time faster main memory', 'current instruction update memory compute value send cache businterface write buffer time', 'word block memory read block transfer one line cache', 'discus key element cache design', 'block main memory map one unique line cache next block 4 3 element cache design 127 main memory map cache fashion block bm main memory map line l0 cache']",1
56,The key advantage of the design is that it eliminates contention for the cache between the instruction fetchdecode unit and the execution unit.,Logical cache,Split cache,Unified cache,Physical cache,B,B,"['split cache design', 'eliminate contention cache instruction fetchdecode unit execution unit', 'eliminate contention cache', 'eliminate contention cache instruction fetchdecode unit execution unit', 'split cache', 'eliminate contention cache', 'eliminate contention cache instruction fetchdecode unit execution unit', 'fix cache location give block', 'eliminate contention cache', 'eliminate contention cache instruction fetchdecode unit execution unit', 'eliminate contention cache', 'eliminate contention cache', 'eliminate contention cache']",1
57,"The Pentium 4 component executes microoperations, fetching the required data from the L1 data cache and temporarily storing results in registers.",Fetchdecode unit,Outoforder execution logic,Execution unit,Memory subsystem,C,C,['cache memory execution unit'],1
58,"In reference to access time to a twolevel memory, a occurs if an accessed word is not found in the faster memory.",Miss,Hit,Line,Tag,A,A,"['miss', 'miss', 'hit ratio h']",1
59,A logical cache stores data using .,Physical addresses,Virtual addresses,Random addresses,None of the above,B,B,"['virtual address', 'main memory physical address']",1
60,Which properties do all semiconductor memory cells share,They exhibit two stable states which can be used to represent binary 1 and 0,They are capable of being written into to set the state,They are capable of being read to sense the state,All of the above,D,D,[],0
61,One distinguishing characteristic of memory that is designated as is that it is possible to both to read data from the memory and to write new data into the memory easily and rapidly.,RAM,ROM,EPROM,EEPROM,A,A,['ram'],1
62,Which of the following memory types are nonvolatile,Erasable PROM,Programmable ROM,Flash memory,All of the above,D,C,"['nonvolatile memory memory whose content stable require constant power source', 'noneras able memory', 'external nonvolatile memory also refer secondary memory auxiliary memory', 'semicon ductor memory come variety type differ speed cost data store permanently external mass storage device com mon hard disk removable medium', 'static memory cell', 'nonvolatile memory memory whose content stable require constant power source', 'word block memory read block transfer one line cache block line individual line cannot uniquely permanently dedicate particular block', 'virtual memory', 'rom', 'main memory location use fashion make sense employ efficiently every operand bring regis ter main memory', 'faster memory']",0
63,"In a , binary values are stored using traditional flipflop logicgate configurations.",ROM,SRAM,DRAM,RAM,B,D,[],0
64,"A contains a permanent pattern of data that cannot be changed, is nonvolatile, and cannot have new data written into it.",RAM,SRAM,ROM,Flash memory,C,C,"['readonly memory rom', 'nonvolatile memory information record remain without deterio ration deliberately change electrical power need retain informa tion magneticsurface memory nonvolatile', 'nonvolatile memory memory', 'nonerasable memory', 'volatile memory', 'static ram']",1
65,With the microchip is organized so that a section of memory cells are erased in a single action.,Flash memory,SDRAM,DRAM,EEPROM,A,A,"['flash memory', 'chip contain array memory cell', 'flash memory', 'memory cell device store one bite data', 'shin intense ultraviolet light window design memory chip', 'organization basic element semiconductor memory memory cell', '1mbyte memory organization', 'allocation resource main memory control jointly memorymanagement hardware processor', '8bit memory c architectural feature allow microprocessor access separate io space']",1
66,"can be caused by harsh environmental abuse, manufacturing defects, and wear.",SEC errors,Hard errors,Syndrome errors,Soft errors,B,B,"['hard error', 'soft error', 'errordetecting code often use detect transmission error', 'hard error', 'possibili tie hide error']",1
67,can be caused by power supply problems or alpha particles.,Soft errors,AGT errors,Hard errors,SEC errors,A,A,['soft error'],1
68,The exchanges data with the processor synchronized to an external clock signal and running at the full speed of the processormemory bus without imposing wait states.,DDRDRAM,SDRAM,CDRAM,None of the above,B,B,['sdram'],1
69,can send data to the processor twice per clock cycle.,CDRAM,SDRAM,DDRSDRAM,RDRAM,C,C,['ddr sdram'],1
70,increases the data transfer rate by increasing the operational frequency of the RAM chip and by increasing the prefetch buffer from 2 bits to 4 bits per chip.,DDR2,RDRAM,CDRAM,DDR3,A,A,"['ddr2', 'theoretically ddr module transfer data clock rate range 200 600 mhz ddr2 module transfer clock rate 400 1066 mhz ddr3 module transfer clock rate 800 1600 mhz']",1
71,increases the prefetch buffer size to 8 bits.,CDRAM,RDRAM,DDR3,All of the above,C,C,"['ddr3', 'ddr3']",1
72,"Theoretically, a DDR module can transfer data at a clock rate in the range of MHz.",200 to 600,400 to 1066,600 to 1400,800 to 1600,A,A,['200 600 mhz'],1
73,A DDR3 module transfers data at a clock rate of MHz.,600 to 1200,800 to 1600,1000 to 2000,1500 to 3000,B,B,['800 1600 mhz'],1
74,The enables the RAM chip to preposition bits to be placed on the data bus as rapidly as possible.,Flash memory,Hamming code,RamBus,Buffer,D,D,"['buffer', 'buffer', 'read data memory write new data memory easily rapidly read write accomplish use electrical signal', 'buffer', 'noncacheable memory identify use chipselect logic highaddress bite', 'give array configuration chip memory board show quired input output signal assign memory lowest address space', 'fast memory']",1
75,"Greater ability to withstand shock and damage, improvement in the uniformity of the magnet film surface to increase disk reliability, and a significant reduction in overall surface defects to help reduce readwrite errors, are all benefits of .",magnetic read and write mechanisms,platters,the glass substrate,a solid state drive,C,C,['glass substrate'],1
76,Adjacent tracks are separated by .,sectors,gaps,pits,heads,B,B,"['gap', 'track width head', 'gap', 'j head currently position track', 'intervene sector', 'intratrack intersec tor gap', 'successive track cylinder read without head movement disk capacity', 'head mount rigid arm extend across track', 'define term track cylinder sector', 'intratrack intersec tor gap', '32 sector per track store linear order sector 0 sector 31']",1
77,Data are transferred to and from the disk in .,tracks,gaps,sectors,pits,C,C,"['sector figure 6 2', 'data transfer disk location read source track main memory buffer']",1
78,"In most contemporary systems fixedlength sectors are used, with bytes being the nearly universal sector size.",64,128,256,512,D,D,"['512 byte', '512 byte']",1
79,Scanning information at the same rate by rotating the disk at a fixed speed is known as the .,constant angular velocity,magnetoresistive,rotational delay,constant linear velocity,A,A,"['constant angular velocity cav', 'disk drive operate disk rotate constant speed']",1
80,The disadvantage of is that the amount of data that can be stored on the long outer tracks is only the same as what can be stored on the short inner tracks.,SSD,CAV,ROM,CLV,B,B,"['cav', 'cav amount data store long outer track store short inner track']",1
81,"A disk is permanently mounted in the disk drive, such as the hard disk in a personal computer.",nonremovable,movablehead,double sided,removable,A,A,"['nonremovable disk', 'nonremovable disk']",1
82,When the magnetizable coating is applied to both sides of the platter the disk is then referred to as .,multiple sided,substrate,double sided,all of the above,C,C,"['double side', 'substrate', 'magnetizable coat apply side platter disk', 'magnetizable coat apply side platter disk refer', 'magnetizable coat apply side platter disk refer', 'magnetic disk flat circular plate magnetizable surface layer one side data store magnetic tape', 'magnetizable coat apply side platter disk', 'magnetizable coat apply side platter disk refer', 'magnetizable coat apply side platter disk refer', 'magnetizable coat apply side platter disk refer', 'magnetizable coat apply side platter disk refer', 'magnetizable coat apply side platter disk refer', 'magnetizable coat apply side platter disk']",1
83,The set of all the tracks in the same relative position on the platter is referred to as a .,floppy disk,singlesided disk,sector,cylinder,D,D,"['cylinder', 'cylinder', 'multipleplatter disk employ movable head']",1
84,"The sum of the seek time and the rotational delay equals the , which is the time it takes to get into position to read or write.",access time,gap time,transfer time,constant angular velocity,A,A,"['access time', 'one involve larger seek time plus rotational latency', 'memory cycle time', 'transfer time', 'average seek time', 'minimum seek time plus rotational latency', 'sum seek time rotational delay', 'sum seek time rotational delay', 'instruction cycle time', 'sum seek time rotational delay', 'fetch execute stage equal duration instruction cycle time would halve', 'average seek 4 rotational delay 2 read 1 sector 0 008 6 008 total time 2500 6', 'sum seek time rotational delay', 'access time', 'larger seek time plus rotational latency', 'sum seek time rotational delay', 'sum seek time rotational delay equal time take get position read write', 'transfer time', 'sum seek time rotational delay']",1
85,is the standardized scheme for multipledisk database design.,RAID,CAV,CLV,SSD,A,A,"['industry agree standardize scheme multipledisk database design know 196 chapter 6 external memory raid redundant array independent disk', '196 chapter 6 external memory raid redundant array independent disk']",1
86,RAID level has the highest disk overhead of all RAID types.,0,1,3,5,B,A,"['raid 0', '0', 'raid level 1 raid level 2', 'raid level 3', 'raid 0']",0
87,A is a highdefinition video disk that can store 25 Gbytes on a single layer on a single side.,DVD,DVDR,DVDRW,Bluray DVD,D,A,"['hd dvd', 'bluray', 'highdefinition optical disk highdefinition optical disk design store highdefinition video provide significantly greater storage capacity compare dvd', 'bluray dvd']",0
88,is when the disk rotates more slowly for accesses near the outer edge than for those near the center.,Constant angular velocity CAV,Magnetoresistive,Constant linear velocity CLV,Seek time,C,C,"['pit read laser constant linear velocity clv disk rotate slowly', 'rotate constant speed', 'lower access time latency rate 10 time faster spin disk hdd currently hdds enjoy cost per bite advantage capacity advantage difference shrink']",1
89,The areas between pits are called .,lands,sectors,cylinders,strips,A,A,"['land', 'land']",1
90,The contains logic for performing a communication function between the peripheral and the bus.,IO channel,IO module,IO processor,IO command,B,B,"['io module', 'io module', 'io module', 'processor communi cation involve follow command decode io module', 'one module wish send data another must two thing 1 obtain use bus 2 transfer data via bus one module wish request data another module must 1 obtain use bus 2 transfer request module appropriate control address line', 'expansion bus interface buffer data transfer system bus io controller', 'logic within module', 'would impractical incorporate necessary logic within processor']",1
91,The most common means of computeruser interaction is a .,keyboardmonitor,mouseprinter,modemprinter,monitorprinter,A,A,['keyboardmonitor'],1
92,The IO function includes a requirement to coordinate the flow of traffic between internal resources and external devices.,cycle,status reporting,control and timing,data,C,C,"['control time requirement', 'link use exchange control status data io module external device', 'manage data transfer memory external device', 'io move data computer external environment', 'io device require specific set instruc tions control signal operation', 'control signal', 'data receive deliver device directly connect computer process know input output io', 'data need tag io system prioritize flow throughout platform', 'data buffer io module send peripheral device data rate']",1
93,"An IO module that takes on most of the detailed processing burden, presenting a highlevel interface to the processor, is usually referred to as an .",IO channel,IO command,IO controller,device controller,A,A,"['io channel io processor', 'io channel', 'io controller device controller', 'device give unique identifier address', 'io module', 'peripheral device', 'processor memory io module unique priority', 'io processor', 'io command execute iorelated instruction processor issue address']",1
94,An IO module that is quite primitive and requires detailed control is usually referred to as an .,IO command,IO controller,IO channel,IO processor,B,B,"['io controller device controller', 'io controller', 'io controller', 'io controller device controller', 'io channel', '7 3 program io three', 'processor', 'interface io module form control data status signal', 'responsible error detection subse quently report error processor', 'controller', 'controller', 'arbitration io module temporarily function master']",1
95,The command causes the IO module to take an item of data from the data bus and subsequently transmit that data item to the peripheral.,control,test,read,write,D,D,"['write', 'write', 'read', 'control signal request permission send data', 'data module data register module signal interrupt processor control line', 'write', 'control signal', 'iow write peripheral', 'processor read word data io module store memory', 'write data', 'one module wish request data another module must 1 obtain use bus 2 transfer request module appropriate control address line', 'direct memory access dma form io special module call dma module control exchange data main memory io module cpu send request transfer block data dma module interrupt entire block transfer']",1
96,The command is used to activate a peripheral and tell it what to do.,control,test,read,write,A,A,"['control', 'tailor particular type peripheral device test', 'cause next job read another portion main memory', 'cpu directly control peripheral device', 'processor u control line issue command io module', 'control signal', 'control circuitry interpret opcode execute instruction send appropriate control signal cause data move operation perform alu', 'read cause io module obtain item data peripheral place internal buffer', 'control pas job', 'request control function', 'control signal gate perform function data input produce data output', '82c55a programmable via control register']",1
97,is when the DMA module must force the processor to suspend operation temporarily.,Interrupt,Thunderbolt,Cycle stealing,Lock down,C,C,"['cycle steal', 'transfer complete dma module send interrupt signal processor thus processor involve begin end transfer', 'interrupt', 'interrupt', 'interrupt pending', 'interrupt entire block transfer', 'transfer complete dma module send interrupt signal processor thus processor involve begin end transfer figure', 'disable interrupt', 'without use interrupt command issue', 'interrupt handler routine complete interrupt enable resume user program processor check see additional interrupt occur', 'interrupt']",1
98,The 8237 DMA is known as a DMA controller.,command,cycle stealing,interrupt,flyby,D,D,"['flyby', 'cpu finish present bus cycle necessarily present instruc tion respond dma request put high hdla hold acknowledge thus tell 8237 dma go ahead use bus perform task']",1
99,"is a digital display interface standard now widely adopted for computer monitors, laptop displays, and other graphics and video interfaces.",DisplayPort,PCI Express,Thunderbolt,InfiniBand,A,A,"['displayport', 'pci', 'thunderbolt', 'displayport', 'target channel adapter tca tca use connect storage system router peripheral device infiniband switch']",1
100,The layer is the key to the operation of Thunderbolt and what makes it attractive as a highspeed peripheral IO technology.,cable,application,common transport,physical,C,C,"['common transport layer', 'common transport layer', 'one thunderbolt cable manage work previously require multiple cable technology combine data video audio power', 'common transport layer', 'thunderbolt protocol physical layer responsible link maintenance', 'thunderbolt protocol physical layer responsible link maintenance', 'cable connector layer provide transmission medium access']",1
101,The Thunderbolt protocol layer is responsible for link maintenance including hotplug detection and data encoding to provide highly efficient data transfer.,cable,application,common transport,physical,D,D,"['thunderbolt protocol physical layer', 'thunderbolt protocol physical layer']",1
102,The contains IO protocols that are mapped on to the transport layer.,cable,application,common transport,physical,B,B,"['application layer', 'contain io protocol map transport layer', 'contain io protocol map transport layer', 'contain io protocol map transport layer']",1
103,"A is used to connect storage systems, routers, and other peripheral devices to an InfiniBand switch.",target channel adapter,InfiniBand switch,host channel adapter,subnet,A,A,"['target channel adapter tca tca', 'channel adapter', 'infiniband remote storage network connection server accomplish attach device central fabric switch link', 'infiniband enable server remote storage network device attach central fabric switch link', 'infiniband multiplexors', 'infiniband switch switch', 'allow external drive network adapter peripheral plug', 'infiniband remote storage network connection server accomplish attach device central fabric switch link', 'pcie switch connect number io device controller typical example zenterprise 196 1gbps 10gbps ethernet fiber channel', 'host channel adapter hca fanout']",1
104,"A connects InfiniBand subnets, or connects an InfiniBand switch to a network such as a local area network, wide area network, or storage area network.",memory controller,TCA,HCA,router,D,D,"['router', 'router']",1
105,The is a program that controls the execution of application programs and acts as an interface between applications and the computer hardware.,job control language,operating system,batch system,nucleus,B,B,"['system software', 'privilege operate system program', 'machine language machine code', 'special type program language use provide instruction monitor']",1
106,Facilities and services provided by the OS that assist the programmer in creating programs are in the form of programs that are not actually part of the OS but are accessible through the OS.,utility,multitasking,JCL,logical address,A,A,"['utility program', 'utility', 'utility']",1
107,The defines the repertoire of machine language instructions that a computer can follow.,ABI,API,HLL,ISA,D,D,['isa isa'],1
108,The defines the system call interface to the operating system and the hardware resources and services available in a system through the user instruction set architecture.,HLL,API,ABI,ISA,C,C,"['abi', 'isa', 'abi', 'application program interface api']",1
109,The gives a program access to the hardware resources and services available in a system through the user instruction set architecture supplemented with highlevel language library calls.,JCL,ISA,ABI,API,D,D,"['api', 'abi', 'isa']",1
110,A system works only one program at a time.,batch,uniprogramming,kernel,privileged instruction,B,B,"['uniprogramming system', 'instruction single thread issue single cycle', 'assume program execute eight parallel task thread roughly equal number instruction execute task', 'two program take turn single instruction first program execute single instruction second', 'two program take turn single instruction first program execute single instruction second']",1
111,A is a special type of programming language used to provide instructions to the monitor.,job control language,multiprogram,kernel,utility,A,A,"['special type program language use provide instruction monitor simple example user submit program write fortran', 'microprogramming language', 'special type program language', 'special type program language', 'system control system control instruction', 'assembly language', 'instruction set programmer mean control processor']",1
112,The scheduler determines which programs are admitted to the system for processing.,longterm,mediumterm,shortterm,IO,A,A,"['longterm schedule', 'add queue mediumterm scheduler']",1
113,The scheduler is also known as the dispatcher.,longterm,mediumterm,shortterm,IO,C,C,"['shortterm scheduler also know dispatcher', 'longterm schedule', 'shortterm scheduler']",1
114,A is an actual location in main memory.,logical address,partition address,base address,physical address,D,D,"['physical address', 'unique address', 'address', 'unique address', 'actual map physical address', 'actual map physical address', 'memory address register mar', 'io use another main virtual memory address', 'physical address', 'address', 'remain address mode reference location memory memory location must specify term segment', 'physical address', 'assume main memory initially empty 8 10 vax computer user page table locate virtual address system space']",1
115,is when the processor spends most of its time swapping pages rather than executing instructions.,Swapping,Thrashing,Paging,Multitasking,B,B,['thrash'],1
116,Virtual memory schemes make use of a special cache called a for page table entries.,TLB,HLL,VMC,SPB,A,A,"['translation lookaside buffer tlb', 'virtual memory mechanism must interact cache system tlb cache main memory cache', 'translation lookaside buffer tlb']",1
117,With the virtual address is the same as the physical address.,unsegmented unpaged memory,unsegmented paged memory,segmented unpaged memory,segmented paged memory,A,A,"['physical address actual location main memory', 'actual map physical address function memory management unit mmu invisible programmer', 'translate virtual real memory address', 'read write main memory hardware memory management unit mmu translate virtual address physical address main memory', 'preindex memory address form way offset address ing', 'sum start address segment effective address produce linear address', 'page use linear address must pa page translation mechanism', 'actual map physical address function memory management unit mmu invisible programmer', 'location main memory unique address main memory usually extend higherspeed smaller cache']",1
118,A is a collection of memory regions.,APX,nucleus,domain,page table,C,C,"['domain', 'domain']",1
119,The OS maintains a for each process that shows the frame location for each page of the process.,kernel,page table,TLB,logical address,B,B,"['page table', 'page table', 'page frame', 'average number second page frame system go untouched', 'process reference five page', 'page table structure basic mechanism read word memory involve translation virtual logical address consist page number offset physical address consist frame number offset use page table', 'page frame address', 'page table', 'convention indicate address mode', '8 must page process main memory contiguous', '9 necessary page process main memory sequential order', 'page table', 'virtual address space hold process image']",1
120,A is an electronic circuit that produces an output signal that is a simple Boolean operation on its input signals.,gate,decoder,counter,flipflop,A,A,"['gate', 'gate', 'network gate', 'network gate', 'decoder', 'control signal gate', 'gate', 'gate', 'decoder decoder']",1
121,For more than four variables an alternative approach is a tabular technique referred to as the method.,DeMorgan,QuineMcCluskey,Karnaugh map,BooleShannon,B,B,"['quinemccluskey method', 'quinemccluskey method']",1
122,are used in digital circuits to control signal and data routing.,Multiplexers,Program counters,Flipflops,Gates,A,A,"['multiplexer', 'control signal gate', 'transistor exploit property semiconductor small voltage apply gate use control flow large current source drain', 'control status register use control unit control operation processor privilege operate system program control execution program', 'control signal label load control write register signal line d11 d18 line might output multiplexer']",1
123,is implemented with combinational circuits.,Nano memory,Random access memory,Read only memory,No memory,C,D,['readonly memory rom'],0
124,"The exists in one of two states and, in the absence of input, remains in that state.",assert,complex PLD,decoder,flipflop,D,D,['flipflop circuit device contain active element'],1
125,The flipflop has two inputs and all possible combinations of input values are valid.,JK,D,SR,clocked SR,A,A,"['jk flipflop', 'like sr flipflop', 'jk flipflop']",1
126,A accepts andor transfers information serially.,SR latch,shift register,FPGA,parallel register,B,B,"['shift register', 'uservisible register']",1
127,Counters can be designated as .,asynchronous,synchronous,both asynchronous and synchronous,neither asynchronous or synchronous,C,C,"['asynchronous synchronous', 'asynchronous synchronous']",1
128,"CPUs make use of counters, in which all of the flipflops of the counter change at the same time.",synchronous,asynchronous,clocked SR,timed ripple,A,A,"['synchronous counter', 'synchronous counter', 'synchronous', 'synchronous', 'asynchronous', 'synchronous counter', 'synchronous counter', 'use flipflops respond transi tion clock pulse rather pulse provide better time control complex circuit', 'sr flipflop', 'asynchronous synchronous']",1
129,A is a PLD featuring a general structure that allows very high logic capacity and offers more narrow logic resources and a higher ration of flipflops to logic resources than do CPLDs.,SPLD,FPGA,PAL,PLA,B,B,"['fieldprogrammable gate array fpga', 'fieldprogrammable gate array fpga', 'programmable logic array pla relatively small pld contain two level logic andplane orplane level programmable programmable array logic pal', 'fpga', 'fpga', 'programmable logic array pla introduce perhaps important widely use type pld fieldprogrammable gate array fpga']",1
130,The specifies the operation to be performed.,source operand reference,opcode,next instruction reference,processor register,B,B,"['modify line another processor attempt read line follow ing action occur 1 line content transfer modify line processor initiate read', 'execute interpret opcode perform indicate operation', 'execute instruction ei perform indicate operation', 'one operation two source operand one result operand', 'instruction operation decode iod analyze instruction', 'io device instruction must specify io module device', 'io device instruction must specify io module device', 'operand']",1
131,An expresses operations in a concise algebraic form using variables.,opcode,highlevel language,machine language,register,B,B,"['highlevel language express operation concise alge braic form use variable', 'opcode abbreviate form operation code operand', 'assembly language element statement', 'movement data register']",1
132,There must be instructions for moving data between memory and the registers.,branch,logic,memory,IO,C,C,"['memory instruction mov ing data memory register', 'register versus memory machine must register data bring processor process', 'different instruction register register register memory memory register memory memory transfer', 'io instruction need transfer program data memory result computation back user', 'memory buffer register', 'store multiple instruction store subset possibly generalpurpose register memory list register load store specify 16bit field instruction bite', 'memory address register mar register process unit contain address storage location access', 'device stag movement data main memory processor register', 'memory address register mar', 'allocation control information register memory', 'processor must least two register store memory value', 'store main memory', 'register toregister operation vector quantity must load vector register prior computation store memory afterward', 'local variable must save register memory register reuse call procedure', 'machine instruction need include memory reference implicitly operate top stack']",1
133,"instructions operate on the bits of a word as bits rather than as numbers, providing capabilities for processing any other type of data the user may wish to employ.",Logic,Arithmetic,Memory,Test,A,A,"['logic boolean', 'basic unit access bite logical organization resemble logic device', 'use ham al gorithm determine check bite would store memory data word']",1
134,instructions provide computational capabilities for processing number data.,Boolean,Logic,Memory,Arithmetic,D,D,"['process data execution instruction may require perform arithmetic logical operation data', 'many machine provide arithmetic instruction perform operation directly pack decimal number', 'arithmetic', 'arithmetic', 'use multiword arithmetic operation equal set logical compare result equality overflow', 'arithmetic', 'computer arithmetic commonly perform two different type number integer float point']",1
135,instructions are needed to transfer programs and data into memory and the results of computations back out to the user.,IO,Transfer,Control,Branch,A,A,"['io', 'io', 'interrupt io', 'oneword io transfer require processor execute two instruction', 'data write transfer cache write buffer']",1
136,"The x86 data type that is a signed binary value contained in a byte, word, or doubleword, using twos complement representation is .",general,ordinal,integer,packed BCD,C,C,"['integer', 'two complement sign integer', 'ordinal', 'positive integer', 'positive integer', 'sign integer', 'two complement sign integer', 'integer', 'sign integer', 'positive integer represent way sign magnitude']",1
137,The most fundamental type of machine instruction is the instruction.,conversion,data transfer,arithmetic,logical,B,C,"['arithmetic', 'operand use typical machine instruction set present overview x86 arm data type describe type operand support']",0
138,The instruction includes an implied address.,skip,rotate,stack,push,A,A,"['skip instruction include imply address typically skip imply one instruction skip thus imply address equal address next instruction plus one instruction length', 'skip imply one instruction skip thus imply address equal address next instruction plus one instruction length']",1
139,Which of the following is a true statement,a procedure can be called from more than one location,a procedure call can appear in a procedure,each procedure call is matched by a return in the called program,all of the above,D,C,"['follow sequence statement b 1 assembly language 705 control point call', 'equivalent statement precede one mov eax 100000000b mov eax 256']",0
140,"The entire set of parameters, including return address, which is stored for a procedure invocation is referred to as a .",branch,stack frame,pop,push,B,B,"['stack frame', 'return stack use pre dict subroutine return address return stack eight 32bit entry store link register value r14 arm thumb state call function', 'three common place store return address register start call procedure top stack', 'stack frame next store pointer begin previous frame']",1
141,"Which ARM operation category includes logical instructions AND, OR, XOR, add and subtract instructions, and test and compare instructions",dataprocessing instructions,branch instructions,load and store instructions,extend instructions,A,A,"['dataprocessing instruction', 'parallel addition subtraction instruction addition normal data process multiply instruction set parallel addition subtraction instruction portion two operand operate parallel', 'load store instruction', 'singleoperand instruction', 'add subtract instruction test compare instruction', 'x86 arm instruction format', 'thumb instruction 32bit arm instruction', 'logical instruction xor add subtract instruction test compare instruction', 'add subtract instruction test compare instruction', 'add subtract instruction test compare instruction', 'composite instruction', 'multicycle instruction', 'add subtract instruction test compare instruction', 'logical instruction xor add subtract instruction test compare instruction', 'logical instruction xor add subtract instruction test compare instruction', 'add subtract instruction test compare instruction', 'instruction branch instruction']",1
142,In the ARM architecture only instructions access memory locations.,data processing,status register access,load and store,branch,C,C,"['simple load store instruction reference memory', 'memory instruction mov ing data memory register', 'memory address register mar', 'instruction access memory location', 'let average access time', 'arm architecture instruction access memory location', '1 loadstore address load store instruction', 'instruction access memory location', 'thread one core access main memory location', 'main memory access', 'arm architecture instruction access memory location']",1
143,Which data type is defined in MMX,packed byte,packed word,packed doubleword,all of the above,D,A,"['pack byte b pack word', 'data data field 4096 byte may include tlp']",0
144,A branch instruction in which the branch is always taken is .,conditional branch,unconditional branch,jump,biendian,B,B,"['unconditional branch', 'cannot execute branch execute', 'assume branch take', 'long succeed conditional branch instruction encounter take', 'delay branch', 'always assume branch take always fetch branch tar get', 'use branch different set instruction depend decision make', 'instruction branch branch target virtual address calculate branch condition check', '11 branch take determine end time unit 7', 'conditional instruction', 'branch take target already prefetched', 'conditional branch instruction', 'conditional branch instruction', 'conditional branch branch make dependent condition', 'additional branch instruction may enter pipeline either stream original branch decision resolve', 'branch determine 4bit condition field instruction', 'branch']",1
145,The advantage of is that no memory reference other than the instruction fetch is required to obtain the operand.,direct addressing,immediate addressing,register addressing,stack addressing,B,B,"['immediate address', 'explicit reference need main memory virtual memory address must supply', 'main vir tual memory address must supply', 'indirect address require make one memory access get address another operand memory', 'machine instruction need include memory reference implicitly operate top stack', 'calculation must perform operand reference instruction determine main virtual memory address', 'fewer operand andor le powerful address', 'indirect address', 'require contain four address reference two source operand one destination operand address next instruction']",1
146,The principal advantage of addressing is that it is a very simple form of addressing.,displacement,register,stack,direct,D,D,"['direct address', 'simple address mode almost risc instruction use simple register address', 'displacement relative address instruction', 'indirect address direct address length address field usually le word length', 'register', 'displacement address', '18bit address field make direct address desirable', 'machine instruction need include memory reference implicitly operate top stack', 'system without virtual memory effective address either main memory address register']",1
147,"has the advantage of large address space, however it has the disadvantage of multiple memory references.",Indirect addressing,Direct addressing,Immediate addressing,Stack addressing,A,A,"['disadvantage valuable memory address space use', 'address space range address memory io reference', 'application see virtual memory start address 0', 'obvious advantage approach word length n address space 2n available disadvantage instruction execution require two mem ory reference fetch operand one get address second get value', 'disadvantage register address address space limit', 'large address space however disadvantage multiple memory reference']",1
148,The advantages of addressing are that only a small address field is needed in the instruction and no timeconsuming memory references are required.,direct,indirect,register,displacement,C,C,"['register address', 'baseregister address baseregister address interpretation follow reference register contain main memory address address field contain displacement usually unsigned integer representation address', 'indirect address direct address length address field usually le word length']",1
149,"has the advantage of flexibility, but the disadvantage of complexity.",Stack addressing,Displacement addressing,Direct addressing,Register addressing,B,D,[],0
150,"For , the address field references a main memory address and the referenced register contains a positive displacement from that address.",indexing,baseregister addressing,relative addressing,all of the above,A,B,"['index index interpretation typically follow address field reference main memory address reference register contain positive displacement address note usage opposite interpretation baseregister address', 'baseregister address baseregister address interpretation follow reference register contain main memory address address field contain displacement usually unsigned integer representation address', 'address field indicate start memory address read', 'reference register contain positive displacement address', 'implicit reference base opcode refer register whose content add produce effective address', 'positive displacement address', 'address field reference main memory address reference register contain positive displacement address', 'positive displacement address', 'address range address reference memory range address reference relate number address bite', 'positive displacement address', 'positive displacement address', 'reference register contain positive displacement address', 'address field reference main memory address reference register contain positive displacement address', 'displacement address ea r displacement address require instruction two address field least one explicit value contain one address field value use directly address field implicit reference base opcode refer register whose content add', 'address field refer register', 'refer address location memory r refer particular register']",0
151,Indexing performed after the indirection is .,relative addressing,autoindexing,postindexing,preindexing,C,D,"['preindexing', 'indirect address allow generalpurpose register also use index register index register memory address 0 8 9 12 14 17 18 35 indirect bite', 'prior execution computer instruction index technique address modification mean index register', 'technique address modification mean index register index register register whose content use modify operand address execu tion computer instruction', 'register address e register indirect address 13', 'increment decrement index register 458 chapter 13 instruction set address mode', 'autoindexing form index address index register automatically incremented decremented memory reference', 'mode address', 'offset address method index use']",0
152,"For the mode, the operand is included in the instruction.",immediate,base,register,displacement,A,A,"['immediate mode', 'register operand mode operand locate register', 'immediate value operand contain field instruction execute', 'operand 1 field may depend mode field content specify one 16 generalpurpose register', 'instead operand register remain use multiple operation', 'general location memory register operand indicate either specifica tion opcode operand', 'register memory part operand']",1
153,The only form of addressing for branch instructions is addressing.,register,relative,base,immediate,D,D,"['immediate address', 'immediate address', 'relative address', 'effective address displacement relative address instruction', 'immediate address', 'calculation address branch instruction also overlap instruction decode register fetch branch instruction address icache access instruction 2', 'loadstore address load store instruction instruction reference memory always indirectly base register plus offset']",1
154,Which of the following interrelated factors go into determining the use of the addressing bits,number of operands,number of register sets,address range,all of the above,D,C,"['instruction set address mode format', 'ignore translation virtual physical address', 'relationship length bite address number n addressable unit', 'address range address reference memory range address reference relate number address bite', 'significant bite bite seven bite field operand specify 1 base address select one byte memory 2 bite field offset indicate leftmost base bite bite field relation significant bite base byte 3 bite field width', 'address line', 'set bite specify one n 2d set bite tag set field specify one 2 block main memory', 'number address able unit number block main memory number line cache size tag', 'number addressable unit number block main memory number line cache size tag', 'three bite identify register remain 3 bite identify address mode', 'db bite code segment bite indicate whether operand address mode 16 32 bite', 'address granularity', 'entry descriptor associate 1mb virtual address range', 'architectural attribute include instruction set number bite use represent various data type e g number character io mechanism technique address memory']",0
155,is a principle by which two variables are independent of each other.,Opcode,Orthogonality,Completeness,Autoindexing,B,B,['orthogonality'],1
156,The was designed to provide a powerful and flexible instruction set within the constraints of a 16bit minicomputer.,PDP1,PDP8,PDP11,PDP10,C,C,['pdp11 pdp11'],1
157,"The byte consists of three fields the Scale field, the Index field and the Base field.",SIB,VAX,PDP11,ModRM,A,D,['modrm byte'],0
158,All instructions in the ARM architecture are bits long and follow a regular format.,8,16,32,64,C,C,"['arm instruction format instruction arm architecture 32 bite long follow regular mat figure 13 10', '16 bite long']",1
159,is a design principle employed in designing the PDP10 instruction set.,Orthogonality,Completeness,Direct addressing,All of the above,D,A,"['follow bell78c orthogonality orthogonality', 'one use stack pointer spe cialpurpose stack operation one use program counter con tains address next instruction', 'bell78c orthogonality orthogonality', 'number address per instruction']",0
160,are a set of storage locations.,Processors,PSWs,Registers,Control units,C,C,"['internal e g processor register cache main memory external', 'box represent functional hardware unit storage unit', 'parallel register', 'control storage', 'call register']",1
161,The controls the movement of data and instructions into and out of the processor.,control unit,ALU,shifter,branch,A,A,"['control unit', 'u control signal', 'control unit', 'control return monitor', 'control pas interrupthandling program', 'control unit', 'io processor take care task involve control terminal', 'data movement path among component use move data memory memory memory gate memory control path among component carry control signal', 'control transfer data external device processor', 'control unit', 'control circuitry', 'control status register']",1
162,registers may be used only to hold data and cannot be employed in the calculation of an operand address.,General purpose,Data,Address,Condition code,B,B,"['data register', 'virtual memory address', 'eight data register use primarily data manipulation also use address index register', 'data oper ations register register memory reference pure loadstore operation', 'register use store data use store address displacement address', 'generalpurpose register register usually explicitly addressable within set register use different purpose', 'data operation perform operation indicate instruction', 'type x86 instruction also hold operand address calculation', 'instructionset format allow one register specify operand address operand', 'data register use general purpose instruction others register use implicitly', 'memory address']",1
163,are bits set by the processor hardware as the result of operations.,MIPS,Condition codes,Stacks,PSWs,B,B,"['condition code', '1bit multiplebit con dition code', 'program processor code load via input device', '22 indicate condition processor help control operation include six condition code define table 12 9 carry parity auxiliary zero sign overflow', 'operation specify binary code']",1
164,The contains the address of an instruction to be fetched.,instruction register,memory address register,memory buffer register,program counter,D,D,"['real address virtual address', 'immediate address', 'loop buffer contain instruction sequentially ahead current instruction fetch address', 'indirect address', 'direct address', 'indirect address involve require operand fetch use indirect address', 'one 8 16 32bit register', 'branch take fetch instruction must discard new instruction fetch', 'address field contain effective address operand', 'instruction pointer', 'instruction address register', 'data virtual address calculate', 'program counter pc', 'contain fulllength address operand', 'f2 send physical address instruction address', 'jump instruction fetch time 2 add instruction fetch time 3', 'branch instruction', 'program counter', 'third field contain address target instruction', 'program counter pc']",1
165,The contains a word of data to be written to memory or the word most recently read.,MAR,PC,MBR,IR,C,C,"['memory buffer register mbr', 'memory address register mar']",1
166,The determines the opcode and the operand specifiers.,decode instruction,fetch operands,calculate operands,execute instruction,A,A,"['decode instruction di', 'generalpurpose register contain operand', 'opcode operand instruction issue', 'general location memory register operand', 'operand', 'use opcode determine format instruction location length various field instruction', 'instruction format must include opcode implicitly explicitly zero operand', 'second field contain threeletter symbol opcode memoryreferencing instruction third field contain address', 'operand specifier minimum 1byte format leftmost 4 bite address mode specifier', 'oac operation involve reference operand memory available via io determine address operand', 'operand byte word doubleword data', 'execute', 'symbol use operand enter symbol table', 'operand 2 field zero original opcodes take new mean', 'first constant value one byte may immediately follow first byte operand specifier', 'operand specifier often consist one byte rightmost 4 bite specify one 16 generalpurpose register']",1
167,is a pipeline hazard.,Control,Resource,Data,All of the above,D,B,"['control hazard control hazard also know branch hazard occur pipeline make wrong decision branch prediction', 'resource hazard', 'wait multiply unit branch resource hazard one branch per cycle', 'control hazard next 1 add eax ebx clock cycle fi sub ecx eax i3 i4 2 3 4 5 6 7 8 9 10 di fo ei wo fi di idle fo ei wo fi di fo ei wo fi di fo ei wo figure 14']",0
168,A hazard occurs when there is a conflict in the access of an operand location.,resource,data,structural,control,B,B,"['data hazard', 'resource hazard']",1
169,"A is a small, veryhighspeed memory maintained by the instruction fetch stage of the pipeline and containing the n most recently fetched instructions in sequence.",loop buffer,delayed branch,multiple stream,branch prediction,A,A,"['loop buffer', 'long buffer full', 'prefetch buffer', 'branch history table']",1
170,The is a small cache memory associated with the instruction fetch stage of the pipeline.,dynamic branch,loop table,branch history table,flag,C,C,"['branch history table', 'loop buffer loop buffer', 'instruction fetch stage include branch prediction use form dynamic stream instruction', 'loop buffer', 'branch history table', 'fetch stage fetch next instruction memory branch instruction']",1
171,"The stage includes ALU operations, cache access, and register update.",decode,execute,fetch,write back,B,B,"['execute', 'fix field opcode decode register operand access occur simultaneously', 'f1 calculate address use fetch instruction l1 instruction cache parallel fetch address use access branch prediction array determine next fetch address base branch prediction', 'instruction cache tag check make operand fetch register file']",1
172,The ARM architecture supports execution modes.,2,8,11,7,D,D,"['seven execution mode', 'seven type exception', 'seven execution mode', '2 x86 arm address mode', '8']",1
173,The OS usually runs in .,supervisor mode,abort mode,undefined mode,fast interrupt mode,A,A,['exception mode'],1
174,"The Patterson study examined the dynamic behavior of programs, independent of the underlying architecture.",HLL,RISC,CISC,all of the above,A,D,[],0
175,which is the fastest available storage device.,Main memory,Cache,Register storage,HLL,C,C,"['register storage', 'logical data memory', 'cache memory', 'flash memory flash memory type semiconductor memory around num ber year use many consumer electronic product include smart phone gps device mp3 player digital camera usb device', 'main memory', 'external memory', 'flash memory']",1
176,The first commercial RISC product was .,SPARC,CISC,VAX,the Pyramid,D,D,"['pyramid raga83', 'cisc v risc', 'sparc implementation k register window number n physical register']",1
177,instructions are used to position quantities in registers temporarily for computational operations.,Loadandstore,Window,Complex,Branch,A,A,"['loadandstore', 'loadandstore', 'status flag bite special register may set certain operation use conditional branch instruction']",1
178,Which stage is required for load and store operations,I,E,D,all of the above,D,D,[],0
179,The instruction location immediately following the delayed branch is referred to as the .,delay load,delay file,delay slot,delay register,C,C,"['delay slot', 'instruction represent btb address instruction load entry btb']",1
180,"A tactic similar to the delayed branch is the , which can be used on LOAD instructions.",delayed load,delayed program,delayed slot,delayed register,A,A,"['delay load', 'delay branch way increase efficiency pipeline make use branch take effect execution follow instruction hence term delay instruction location immediately follow branch refer delay slot', 'reorder instruction one subsequent instruction depend memory load begin flow pipeline', 'instruction location immediately follow branch refer delay slot', 'chance alter program counter', 'instruction thread execute successively event occur may cause delay cache miss event induce switch another thread', 'delay branch', 'delay branch', 'delay branch', 'delay branch']",1
181,All MIPS R series processor instructions are encoded in a single word format.,4bit,8bit,16bit,32bit,D,D,"['9 list basic instruction set mips r series processor processor instruction encode single 32bit word format', 'single 32bit instruction length', 'one 32bit word']",1
182,"A architecture is one that makes use of more, and more finegrained pipeline stages.",parallel,superpipelined,superscalar,hybrid,B,B,"['superpipelined', 'superpipelined', 'superpipelined', 'superscalar', 'superpipelined processor', 'superscalar organization']",1
183,The R4000 can have as many as instructions in the pipeline at the same time.,8,10,5,3,A,D,"['eight instruc tions', 'three']",0
184,SPARC refers to an architecture defined by .,Microsoft,Apple,Sun Microsystems,IBM,C,C,"['sun microsystems', 'sun sparc architecture describe section 15 7']",1
185,The R4000 pipeline stage where the instruction result is written back to the register file is the stage.,write back,tag check,data cache,instruction execute,A,A,"['decode stage pipeline first execute stage', 'result write back register file end execution pipeline', 'data memory reference', 'r4000 pipeline stage instruction result write back register file', 'precede execute stage', 'load next instruction sequence instruction 4 proceed', 'instruction fetch stage exe cutememory stage', 'r4000 pipeline stage instruction result write back register file', 'r4000 pipeline stage instruction result write back register file', 'first stage pas buffer instruction', 'replay signal issue instruction retrieve replay queue reenter pipeline']",1
186,The superscalar approach can be used on architecture.,RISC,CISC,neither RISC nor CISC,both RISC and CISC,D,D,"['risc cisc architecture', 'cisc machine']",1
187,The essence of the approach is the ability to execute instructions independently and concurrently in different pipelines.,scalar,branch,superscalar,flow dependency,C,C,"['superscalar', 'superscalar', 'superscalar approach depend ability execute multiple instruction parallel', 'superscalar architecture replicate pipeline stage two instruction stage pipeline process simultaneously', 'dependency two instruction fetch execute parallel', 'superscalar', 'superscalar multiple pipeline construct replicate execution resource', 'speculative execution execution instruction along one path branch', 'superscalar approach depend ability execute multiple instruction parallel', 'let p probability encounter conditional unconditional branch instruction let q probability execution branch instruction cause jump nonconsecutive address']",1
188,Which of the following is a fundamental limitation to parallelism with which the system must cope,procedural dependency,resource conflicts,antidependency,all of the above,D,D,"['john91 list five limitation true data dependency procedural dependency resource conflict output dependency antidependency', 'discus dependency resource conflict']",1
189,The situation where the second instruction needs data produced by the first instruction to execute is referred to as .,true data dependency,output dependency,procedural dependency,antidependency,A,A,['fetch data'],1
190,The instructions following a branch have a on the branch and cannot be executed until the branch is executed.,resource dependency,procedural dependency,output dependency,true data dependency,B,B,['procedural dependency'],1
191,refers to the process of initiating instruction execution in the processors functional units.,Instruction issue,Inorder issue,Outoforder issue,Procedural issue,A,A,"['instruction issue', 'instruction issue', 'instruction issue', 'parallel execution instruction within processor', 'instruction issue', 'cease execute instruction begin execute instruction area', 'processor dispatch instruction window execution', 'execute instruction execute user process', 'instruction execution instruction read instruction register ir processor', 'increase effective speed instruction execution', 'processor execute program execute machine instruction sequence one time', 'processor actual work execute instruction specify program', 'instruction cycle', 'execute instruction dif ferent order way occur instruction stream']",1
192,"Instead of the first instruction producing a value that the second instruction uses, with the second instruction destroys a value that the first instruction uses.",inorder issue,resource conflict,antidependency,outoforder completion,C,D,[],0
193,"indicates whether this microop is scheduled for execution, has been dispatched for execution, or has completed execution and is ready for retirement.",State,Memory address,Microop,Alias register,A,C,"['one microop available give execution unit scheduler dispatch sequence queue', 'execution unit need microop available scheduler fetch microop dispatch appropriate execution unit', 'indicate microop operand', 'indicate whether microop schedule execution dispatch execution complete execution', 'indicate microop operand', 'indicate whether microop schedule execution dispatch execution complete execution']",0
194,exists when instructions in a sequence are independent and thus can be executed in parallel by overlapping.,Flow dependency,Instructionlevel parallelism,Machine parallelism,Instruction issue,B,B,"['instructionlevel parallelism', 'dependency', 'instructionlevel parallelism', 'exist instruction sequence independent thus execute parallel overlap', 'exist instruction sequence independent thus execute parallel overlap', 'instruction stream divide several smaller stream know thread thread execute parallel', 'exist instruction sequence independent', 'parallel addition subtraction instruction addition normal data process multiply instruction set parallel addition subtraction instruction portion two operand operate parallel', 'exist instruction sequence independent', 'exist instruction sequence independent', 'exist instruction sequence independent', 'exist instruction sequence independent', 'exist instruction sequence independent thus execute parallel overlap', 'exist instruction sequence independent thus execute parallel overlap', 'exist instruction sequence independent', 'instructionlevel parallelism', 'exist instruction sequence independent thus execute parallel overlap']",1
195,is determined by the number of instructions that can be fetched and executed at the same time and by the speed and sophistication of the mechanisms that the processor uses to find independent instructions.,Machine parallelism,Instructionlevel parallelism,Output dependency,Procedural dependency,A,A,"['machine parallelism', 'processor must also able identify instructionlevel parallelism orchestrate fetch decode execution instruction parallel']",1
196,is a protocol used to issue instructions.,Microops,Scalar,SIMD,Instruction issue policy,D,D,"['instruction issue policy', 'interpret instruction instruction decode determine action require', 'instruction issue process initiate instruction execution processor func tional unit', 'code effect instruction part hardware interpret instruction generate control signal distinguish new method program sequence code instruction call software', 'program exception instruction generate exception', 'provide 1 need particular functional unit available 2 conflict dependency block instruction', 'organizational issue whether instruction implement special multiply unit mechanism make repeat use add unit system', 'sethi instruction special instruction use form 32bit constant', 'bite indicate whether instruction interpret normal arm instruction thumb instruction', 'specify immediate value instruction data process instruction address data process instruction use either register address mixture register immediate address register address value one register operand may scale use one five shift operator', 'let u assume use instruction specify two source operand result', 'discus whether condition code set result instruction c simple statement 7 b implement', 'instruction load store data virtual address calculate instruction branch', 'transfer address instruction follow call place stack', 'privilege instruction execute operate system', 'computer instruction instruction recognize process unit computer design']",1
197,is used in scalar RISC processors to improve the performance of instructions that require multiple cycles.,Inorder completion,Inorder issue,Outoforder completion,Outoforder issue,C,A,"['inorder issue outoforder completion outoforder completion', 'instruction issue approach']",0
198,Which of the following is a hardware technique that can be used in a superscalar processor to enhance performance,duplication of resources,outoforder issue,renaming,all of the above,D,D,"['duplication resource outoforder issue rename', 'issue instruction one thread parallel', 'resource conflict']",1
199,"Utilizing a branch target buffer BTB, the uses a dynamic branch prediction strategy based on the history of recent executions of branch instructions.",486,Pentium,Pentium 4,Pentium Pro,C,D,[],0
