{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@254:284@HdlStmProcess", "  // All trigger signals that are to be outputted on the external trigger after a\n  // trigger out is acknowledged by the hold counter will be disregarded for 1ms.\n  // This was done to avoid noise created by high frequency switches on long\n  // wires.\n\n  always @(posedge clk) begin\n    // trigger_o[0] hold start\n    if (trig_o_hold_cnt_0 != 17'd0) begin\n      trig_o_hold_cnt_0 <= trig_o_hold_cnt_0 - 17'd1;\n    end else if (trig_o_hold_0 != trigger_o_m[0]) begin\n      trig_o_hold_cnt_0 <= trigger_out_hold_pins;\n      trig_o_hold_0 <= trigger_o_m[0];\n    end\n\n    // trigger_o[1] hold start\n    if (trig_o_hold_cnt_1 != 17'd0) begin\n      trig_o_hold_cnt_1 <= trig_o_hold_cnt_1 - 17'd1;\n    end else if (trig_o_hold_1 != trigger_o_m[1]) begin\n      trig_o_hold_cnt_1 <= trigger_out_hold_pins;\n      trig_o_hold_1 <= trigger_o_m[1];\n    end\n\n    // hold\n    trigger_o[0] <= (trig_o_hold_cnt_0 == 'd0) ? trigger_o_m[0] : trig_o_hold_0;\n    trigger_o[1] <= (trig_o_hold_cnt_1 == 'd0) ? trigger_o_m[1] : trig_o_hold_1;\n  end\n\n\n  // 1. keep data in sync with the trigger. The trigger bypasses the variable\n  // fifo. The data goes through and it is delayed with 4 clock cycles)\n  // 2. For non max sample rate of the ADC, the trigger signal that originates\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[261, "    if (trig_o_hold_cnt_0 != 17'd0) begin\n"], [262, "      trig_o_hold_cnt_0 <= trig_o_hold_cnt_0 - 17'd1;\n"], [269, "    if (trig_o_hold_cnt_1 != 17'd0) begin\n"], [270, "      trig_o_hold_cnt_1 <= trig_o_hold_cnt_1 - 17'd1;\n"]], "Add": [[262, "    if (trig_o_hold_cnt_0 != 20'd0) begin\n"], [262, "      trig_o_hold_cnt_0 <= trig_o_hold_cnt_0 - 20'd1;\n"], [270, "    if (trig_o_hold_cnt_1 != 20'd0) begin\n"], [270, "      trig_o_hold_cnt_1 <= trig_o_hold_cnt_1 - 20'd1;\n"]]}}