Library ieee;
use ieee.std_logic_1164.all;

entity Special_Regs is
  generic(N: integer := 16);
  port(clk, rst: in STD_LOGIC;
       PC_IN, SP_IN, SRC_IN, DST_IN, TMP_IN: in STD_LOGIC;
       PC_OUT, SP_OUT, SRC_OUT, DST_OUT, TMP_OUT: in STD_LOGIC;
       db: inout STD_LOGIC_VECTOR(N-1 downto 0));
end Special_Regs;

architecture Special_RegsII of Special_Regs is
  
  type RAM_R is array(4 downto 0) of STD_LOGIC_VECTOR(N-1 downto 0);
  signal q: RAM_R;
  signal en_src, en_dst: STD_LOGIC_VECTOR(4 downto 0);
  
  begin
    
    pc: entity work.my_nDFF generic map(N) port map(clk, rst, PC_IN, db, q(0));
    tri0: entity work.tri_state generic map(N) port map(q(0), db, PC_OUT);
    
    sp: entity work.my_nDFF generic map(N) port map(clk, rst, SP_IN, db, q(1));
    tri1: entity work.tri_state generic map(N) port map(q(1), db, SP_OUT);
      
    src: entity work.my_nDFF generic map(N) port map(clk, rst, SRC_IN, db, q(2));
    tri2: entity work.tri_state generic map(N) port map(q(2), db, SRC_OUT);
    
    dst: entity work.my_nDFF generic map(N) port map(clk, rst, DST_IN, db, q(3));
    tri3: entity work.tri_state generic map(N) port map(q(3), db, DST_OUT);
      
    tmp: entity work.my_nDFF generic map(N) port map(clk, rst, TMP_IN, db, q(4));
    tri4: entity work.tri_state generic map(N) port map(q(4), db, TMP_OUT);
      
    --src_decoder: entity work.decoder generic map(3) port map(src_reg, en_src, RE);
    --dst_decoder: entity work.decoder generic map(3) port map(dst_reg, en_dst, WE);
    
  end;