Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto cfb58efca6fd4d14ba8a0ccd943021c3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_tb_behav xil_defaultlib.riscv_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 7 for port 'instr' [D:/Projects/Vivado/Assignment_2/Assignment_2.srcs/sources_1/new/riscv.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.sum
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_control
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.imm_gen
Compiling module xil_defaultlib.riscv
Compiling module xil_defaultlib.riscv_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_tb_behav
