# ğŸ§® Simple 4-bit Adder (Verilog)

ì´ í”„ë¡œì íŠ¸ëŠ” Verilog HDL(Hardware Description Language)ì„ ì´ìš©í•´ ë§Œë“  **4ë¹„íŠ¸ ë§ì…ˆê¸° íšŒë¡œ** ì˜ˆì œì…ë‹ˆë‹¤.  
ì†Œí”„íŠ¸ì›¨ì–´ì²˜ëŸ¼ ì‹¤í–‰ë˜ëŠ” ì½”ë“œê°€ ì•„ë‹ˆë¼, **ë””ì§€í„¸ íšŒë¡œë¥¼ ë¬˜ì‚¬í•˜ê³  ì‹œë®¬ë ˆì´ì…˜**í•˜ëŠ” ê°„ë‹¨í•œ í•˜ë“œì›¨ì–´ ì„¤ê³„ í”„ë¡œì íŠ¸ì…ë‹ˆë‹¤.

---

## ğŸ“˜ ê°œë…

VerilogëŠ” **HDL (Hardware Description Language)**, ì¦‰ í•˜ë“œì›¨ì–´ë¥¼ "ì½”ë“œë¡œ ì„¤ëª…"í•˜ëŠ” ì–¸ì–´ì…ë‹ˆë‹¤.  
ì¼ë°˜ì ì¸ í”„ë¡œê·¸ë˜ë° ì–¸ì–´(C, Python ë“±)ê°€ ìˆœì°¨ì  ëª…ë ¹ì„ ì‹¤í–‰í•˜ëŠ” ê²ƒê³¼ ë‹¬ë¦¬,  
VerilogëŠ” **ì „ê¸°ì  ì—°ê²°ê³¼ ë³‘ë ¬ ë™ì‘**ì„ í‘œí˜„í•©ë‹ˆë‹¤.

ì˜ˆë¥¼ ë“¤ì–´, ë‹¤ìŒ í•œ ì¤„

```verilog
assign sum = a + b;
```
ì€ "`a`ì™€ `b`ë¥¼ ë”í•˜ëŠ” ì—°ì‚°ì„ ìˆ˜í–‰í•˜ë¼"ê°€ ì•„ë‹ˆë¼
**"íšŒë¡œìƒì—ì„œ `sum`ì´ í•­ìƒ `a+b`ì˜ ê²°ê³¼ë¥¼ ë‚˜íƒ€ë‚´ë„ë¡ ì—°ê²°í•œë‹¤"**ëŠ” ì˜ë¯¸ì…ë‹ˆë‹¤.

## ğŸ“˜ íŒŒì¼ êµ¬ì„±

```bash
verilog_test/
â”œâ”€â”€ adder.v        # ë§ì…ˆê¸° íšŒë¡œ ì •ì˜
â””â”€â”€ tb_adder.v     # í…ŒìŠ¤íŠ¸ë²¤ì¹˜ (ì‹œë®¬ë ˆì´ì…˜ìš©)
```
`adder.v`

```verilog
module adder (
    input wire [3:0] a, b,
    output wire [4:0] sum
);
    assign sum = a + b;
endmodule
```
4ë¹„íŠ¸ ì…ë ¥ ë‘ ê°œ(`a`, `b`)ë¥¼ ë°›ì•„, 5ë¹„íŠ¸ ë§ì…ˆ ê²°ê³¼ (`sum`)ë¥¼ ì¶œë ¥í•˜ëŠ” ë‹¨ìˆœ ì¡°í•©ë…¼ë¦¬ íšŒë¡œì…ë‹ˆë‹¤.
`tb_adder.v`

```verilog
`timescale 1ns/1ps

module tb_adder;
    reg [3:0] a, b;
    wire [4:0] sum;

    adder uut (.a(a), .b(b), .sum(sum));

    initial begin
        $dumpfile("dump.vcd");
        $dumpvars(0, tb_adder);

        a = 4'b0011; b = 4'b0101; #10;
        a = 4'b1111; b = 4'b0001; #10;
        a = 4'b0110; b = 4'b0110; #10;

        $finish;
    end

    initial begin
        $monitor("time=%0t, a=%b, b=%b, sum=%b", $time, a, b, sum);
    end
endmodule

```
ì´ íŒŒì¼ì€ ì‹¤ì œ íšŒë¡œ (`adder`)ë¥¼ ë¶ˆëŸ¬ì™€ì„œ ì…ë ¥ ì‹ í˜¸ë¥¼ ë°”ê¾¸ê³ , ì¶œë ¥ ê²°ê³¼ë¥¼ ëª¨ë‹ˆí„°ë§í•˜ëŠ” ì‹œë®¬ë ˆì´ì…˜ ìŠ¤í¬ë¦½íŠ¸ì…ë‹ˆë‹¤.
ì‹œë®¬ë ˆì´ì…˜ ê²°ê³¼ëŠ” ì½˜ì†” ì¶œë ¥ê³¼ í•¨ê»˜ **íŒŒí˜•(waveform)** íŒŒì¼ (`dump.vcd`)ë¡œ ì €ì¥ë©ë‹ˆë‹¤.

## ğŸ“˜ ì‹¤í–‰ ë°©ë²•

### í•„ìˆ˜ ë„êµ¬ ì„¤ì¹˜ (Ubuntu/Linux)
```bash
sudo apt update
sudo apt install iverilog gtkwave -y
```

### í”„ë¡œì íŠ¸ í´ë” ì¤€ë¹„
```bash
git clone https://github.com/<your-username>/verilog-adder.git
cd verilog-adder
```

### ì»´íŒŒì¼
```bash
iverilog -o testbench.out tb_adder.v adder.v
```

### ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰
```bash
vvp testbench.out
```

í„°ë¯¸ë„ì—ì„œ ì•„ë˜ì™€ ê°™ì€ ì¶œë ¥ í™•ì¸ ê°€ëŠ¥ :
```
time=0, a=0011, b=0101, sum=01000
time=10, a=1111, b=0001, sum=10000
time=20, a=0110, b=0110, sum=01100
```

### íŒŒí˜• ë³´ê¸°
```bash
gtkwave dump.vcd
```
GTKWaveì°½ì—ì„œ `a`, `b`, `sum` ì‹ í˜¸ë¥¼ ì„ íƒí•˜ë©´, ì‹œê°„ì— ë”°ë¼ ê°’ì´ ë³€í•˜ëŠ” ê²ƒì„ ì‹œê°ì ìœ¼ë¡œ í™•ì¸í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

## ë°°ìš´ ê°œë… ì •ë¦¬
| ê°œë… | ì„¤ëª… |
|-----|-----|
| module | íšŒë¡œ ë¸”ë¡ ì •ì˜ |
| assign | ì‹ í˜¸ ê°„ì˜ ì—°ê²° ê´€ê³„ í‘œí˜„ |
| input / output | íšŒë¡œì˜ ì…ì¶œë ¥ í¬íŠ¸ |
| reg / wire | ì‹œë®¬ë ˆì´ì…˜ ë³€ìˆ˜ ë° ì—°ê²°ì„  |
| testbench | íšŒë¡œ í…ŒìŠ¤íŠ¸ìš© í™˜ê²½ (ì…ë ¥/ì¶œë ¥ ê´€ì°°) |
| $dumpfile / $dumpvars | íŒŒí˜• íŒŒì¼ ìƒì„± |
| #10 | ì‹œë®¬ë ˆì´ì…˜ ì‹œê°„ ì§€ì—° (10ms) |
| $monitor | ê°’ ë³€í™”ë¥¼ ì½˜ì†”ì— ì¶œë ¥ |

## í™•ì¥ ì•„ì´ë””ì–´
- ë§ì…ˆê¸°(Adder)ì— **ê°ì‚° ê¸°ëŠ¥** ì¶”ê°€í•˜ê¸°
- `always @(posedge clk)` êµ¬ë¬¸ì„ ì‚¬ìš©í•´ **í´ëŸ­ ê¸°ë°˜ ëˆ„ì‚°ê¸°(accumulator)** ë§Œë“¤ê¸°
- **Verilator**ë¡œ ì‹œë®¬ë ˆì´ì…˜ ì†ë„ë¥¼ êµ¬í•˜ê¸°
- FPGAë³´ë“œ (Vivado, Quartusë“±)ì—ì„œ ì‹¤ì œë¡œ ë™ì‘ì‹œí‚¤ê¸°