Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 22:45:50 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_36/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.075        0.000                      0                 2561        0.011        0.000                      0                 2561        2.075        0.000                       0                  2562  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.351}        4.701           212.721         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.075        0.000                      0                 2561        0.011        0.000                      0                 2561        2.075        0.000                       0                  2562  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.351ns period=4.701ns})
  Destination:            demux/sel_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.351ns period=4.701ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.701ns  (vclock rise@4.701ns - vclock rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 2.057ns (44.883%)  route 2.526ns (55.117%))
  Logic Levels:           18  (CARRY8=10 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.365ns = ( 7.066 - 4.701 ) 
    Source Clock Delay      (SCD):    2.875ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 1.050ns, distribution 0.864ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.953ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=2561, routed)        1.914     2.875    demux/CLK
    SLICE_X109Y456       FDRE                                         r  demux/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y456       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.954 r  demux/sel_reg[0]/Q
                         net (fo=160, routed)         0.238     3.192    demux/sel[0]
    SLICE_X108Y455       CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.216     3.408 r  demux/sel_reg[8]_i_6/O[6]
                         net (fo=42, routed)          0.340     3.748    demux/sel_reg[0]_0[6]
    SLICE_X109Y448       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     3.894 r  demux/sel[8]_i_233/O
                         net (fo=1, routed)           0.009     3.903    demux/sel[8]_i_233_n_0
    SLICE_X109Y448       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     4.057 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, routed)           0.026     4.083    demux/sel_reg[8]_i_196_n_0
    SLICE_X109Y449       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[5])
                                                      0.077     4.160 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, routed)          0.272     4.432    demux_n_10
    SLICE_X110Y450       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     4.531 r  sel[8]_i_139/O
                         net (fo=2, routed)           0.168     4.699    sel[8]_i_139_n_0
    SLICE_X110Y450       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     4.798 r  sel[8]_i_146/O
                         net (fo=1, routed)           0.025     4.823    demux/sel[8]_i_73_0[2]
    SLICE_X110Y450       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.986 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     5.012    demux/sel_reg[8]_i_81_n_0
    SLICE_X110Y451       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     5.088 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.208     5.296    demux_n_89
    SLICE_X108Y451       LUT3 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.139     5.435 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.129     5.564    sel[8]_i_32_n_0
    SLICE_X108Y451       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     5.615 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     5.637    demux/sel[8]_i_25_0[5]
    SLICE_X108Y451       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.796 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, routed)           0.026     5.822    demux/sel_reg[8]_i_19_n_0
    SLICE_X108Y452       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.878 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, routed)           0.327     6.205    demux_n_104
    SLICE_X107Y452       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     6.411 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, routed)           0.232     6.643    sel_reg[8]_i_18_n_11
    SLICE_X108Y453       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     6.682 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.015     6.697    demux/sel_reg[5]_0[6]
    SLICE_X108Y453       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.814 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, routed)           0.026     6.840    demux/sel_reg[8]_i_4_n_0
    SLICE_X108Y454       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     6.896 r  demux/sel_reg[8]_i_5/O[0]
                         net (fo=10, routed)          0.236     7.132    demux/sel_reg[8]_i_5_n_15
    SLICE_X109Y456       LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     7.167 r  demux/sel[3]_i_2/O
                         net (fo=4, routed)           0.152     7.319    demux/sel[3]_i_2_n_0
    SLICE_X109Y455       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     7.409 r  demux/sel[1]_i_1/O
                         net (fo=1, routed)           0.049     7.458    demux/sel20_in[1]
    SLICE_X109Y455       FDRE                                         r  demux/sel_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.701     4.701 r  
    AR14                                              0.000     4.701 r  clk (IN)
                         net (fo=0)                   0.000     4.701    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.060 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.060    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.060 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.347    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.371 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=2561, routed)        1.695     7.066    demux/CLK
    SLICE_X109Y455       FDRE                                         r  demux/sel_reg[1]/C
                         clock pessimism              0.477     7.543    
                         clock uncertainty           -0.035     7.508    
    SLICE_X109Y455       FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     7.533    demux/sel_reg[1]
  -------------------------------------------------------------------
                         required time                          7.533    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                  0.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 demux/genblk1[306].z_reg[306][6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.351ns period=4.701ns})
  Destination:            genblk1[306].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.351ns period=4.701ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.058ns (37.179%)  route 0.098ns (62.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.007ns
    Source Clock Delay      (SCD):    2.486ns
    Clock Pessimism Removal (CPR):    0.436ns
  Clock Net Delay (Source):      1.816ns (routing 0.953ns, distribution 0.863ns)
  Clock Net Delay (Destination): 2.046ns (routing 1.050ns, distribution 0.996ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=2561, routed)        1.816     2.486    demux/CLK
    SLICE_X114Y432       FDRE                                         r  demux/genblk1[306].z_reg[306][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y432       FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.544 r  demux/genblk1[306].z_reg[306][6]/Q
                         net (fo=1, routed)           0.098     2.642    genblk1[306].reg_in/D[6]
    SLICE_X115Y432       FDRE                                         r  genblk1[306].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X3Y6 (CLOCK_ROOT)    net (fo=2561, routed)        2.046     3.007    genblk1[306].reg_in/CLK
    SLICE_X115Y432       FDRE                                         r  genblk1[306].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.436     2.571    
    SLICE_X115Y432       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.631    genblk1[306].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.631    
                         arrival time                           2.642    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.351 }
Period(ns):         4.701
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.701       3.411      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.350       2.075      SLICE_X119Y432  genblk1[299].reg_in/reg_out_reg[7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.350       2.075      SLICE_X114Y430  genblk1[288].reg_in/reg_out_reg[0]/C



