|phase4
reset => control_unit:b2v_inst11.reset
reset => clock_divider:b2v_inst14.reset
stop => control_unit:b2v_inst11.stop
clk_in => clock_divider:b2v_inst14.clk_in
in_port_input[0] => in_port_reg:b2v_inst13.q[0]
in_port_input[1] => in_port_reg:b2v_inst13.q[1]
in_port_input[2] => in_port_reg:b2v_inst13.q[2]
in_port_input[3] => in_port_reg:b2v_inst13.q[3]
in_port_input[4] => in_port_reg:b2v_inst13.q[4]
in_port_input[5] => in_port_reg:b2v_inst13.q[5]
in_port_input[6] => in_port_reg:b2v_inst13.q[6]
in_port_input[7] => in_port_reg:b2v_inst13.q[7]
in_port_input[8] => in_port_reg:b2v_inst13.q[8]
in_port_input[9] => in_port_reg:b2v_inst13.q[9]
in_port_input[10] => in_port_reg:b2v_inst13.q[10]
in_port_input[11] => in_port_reg:b2v_inst13.q[11]
in_port_input[12] => in_port_reg:b2v_inst13.q[12]
in_port_input[13] => in_port_reg:b2v_inst13.q[13]
in_port_input[14] => in_port_reg:b2v_inst13.q[14]
in_port_input[15] => in_port_reg:b2v_inst13.q[15]
in_port_input[16] => in_port_reg:b2v_inst13.q[16]
in_port_input[17] => in_port_reg:b2v_inst13.q[17]
in_port_input[18] => in_port_reg:b2v_inst13.q[18]
in_port_input[19] => in_port_reg:b2v_inst13.q[19]
in_port_input[20] => in_port_reg:b2v_inst13.q[20]
in_port_input[21] => in_port_reg:b2v_inst13.q[21]
in_port_input[22] => in_port_reg:b2v_inst13.q[22]
in_port_input[23] => in_port_reg:b2v_inst13.q[23]
in_port_input[24] => in_port_reg:b2v_inst13.q[24]
in_port_input[25] => in_port_reg:b2v_inst13.q[25]
in_port_input[26] => in_port_reg:b2v_inst13.q[26]
in_port_input[27] => in_port_reg:b2v_inst13.q[27]
in_port_input[28] => in_port_reg:b2v_inst13.q[28]
in_port_input[29] => in_port_reg:b2v_inst13.q[29]
in_port_input[30] => in_port_reg:b2v_inst13.q[30]
in_port_input[31] => in_port_reg:b2v_inst13.q[31]
run <= control_unit:b2v_inst11.run
output1[0] <= seven_seg_display_out:b2v_inst15.output[0]
output1[1] <= seven_seg_display_out:b2v_inst15.output[1]
output1[2] <= seven_seg_display_out:b2v_inst15.output[2]
output1[3] <= seven_seg_display_out:b2v_inst15.output[3]
output1[4] <= seven_seg_display_out:b2v_inst15.output[4]
output1[5] <= seven_seg_display_out:b2v_inst15.output[5]
output1[6] <= seven_seg_display_out:b2v_inst15.output[6]
output1[7] <= seven_seg_display_out:b2v_inst15.output[7]
output2[0] <= seven_seg_display_out:b2v_inst19.output[0]
output2[1] <= seven_seg_display_out:b2v_inst19.output[1]
output2[2] <= seven_seg_display_out:b2v_inst19.output[2]
output2[3] <= seven_seg_display_out:b2v_inst19.output[3]
output2[4] <= seven_seg_display_out:b2v_inst19.output[4]
output2[5] <= seven_seg_display_out:b2v_inst19.output[5]
output2[6] <= seven_seg_display_out:b2v_inst19.output[6]
output2[7] <= seven_seg_display_out:b2v_inst19.output[7]


|phase4|register_32:b2v_C_sign_extended
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_HI
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|encoder_32_to_5:b2v_inst
R0out => S.IN0
R0out => S.IN0
R0out => S.IN0
R1out => S.IN1
R1out => S.IN1
R1out => S.IN1
R2out => S.IN1
R2out => S.IN1
R2out => S.IN1
R2out => S.IN1
R3out => S.IN1
R3out => S.IN1
R3out => S.IN1
R3out => S.IN1
R3out => S.IN1
R4out => S.IN1
R4out => S.IN1
R4out => S.IN1
R4out => S.IN1
R4out => S.IN1
R4out => S.IN1
R5out => S.IN1
R5out => S.IN1
R5out => S.IN1
R5out => S.IN1
R5out => S.IN1
R5out => S.IN1
R5out => S.IN1
R6out => S.IN1
R6out => S.IN1
R6out => S.IN1
R6out => S.IN1
R6out => S.IN1
R6out => S.IN1
R6out => S.IN1
R6out => S.IN1
R7out => S.IN1
R7out => S.IN1
R7out => S.IN1
R7out => S.IN1
R7out => S.IN1
R7out => S.IN1
R7out => S.IN1
R7out => S.IN1
R7out => S.IN1
R8out => S.IN1
R8out => S.IN1
R8out => S.IN1
R8out => S.IN1
R8out => S.IN1
R8out => S.IN1
R8out => S.IN1
R8out => S.IN1
R8out => S.IN1
R8out => S.IN1
R9out => S.IN1
R9out => S.IN1
R9out => S.IN1
R9out => S.IN1
R9out => S.IN1
R9out => S.IN1
R9out => S.IN1
R9out => S.IN1
R9out => S.IN1
R9out => S.IN1
R9out => S.IN1
R10out => S.IN1
R10out => S.IN1
R10out => S.IN1
R10out => S.IN1
R10out => S.IN1
R10out => S.IN1
R10out => S.IN1
R10out => S.IN1
R10out => S.IN1
R10out => S.IN1
R10out => S.IN1
R10out => S.IN1
R11out => S.IN1
R11out => S.IN1
R11out => S.IN1
R11out => S.IN1
R11out => S.IN1
R11out => S.IN1
R11out => S.IN1
R11out => S.IN1
R11out => S.IN1
R11out => S.IN1
R11out => S.IN1
R11out => S.IN1
R11out => S.IN1
R12out => S.IN1
R12out => S.IN1
R12out => S.IN1
R12out => S.IN1
R12out => S.IN1
R12out => S.IN1
R12out => S.IN1
R12out => S.IN1
R12out => S.IN1
R12out => S.IN1
R12out => S.IN1
R12out => S.IN1
R12out => S.IN1
R12out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R13out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R14out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
R15out => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
HIout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
LOout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zlowout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
Zhighout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
PCout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
MDRout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
In_portout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
Cout => S.IN1
S[0] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[1] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[2] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[3] <= S.DB_MAX_OUTPUT_PORT_TYPE
S[4] <= S.DB_MAX_OUTPUT_PORT_TYPE


|phase4|bus_mux_32_to_1:b2v_inst1
BusMuxIn_R0[0] => Mux31.IN8
BusMuxIn_R0[1] => Mux30.IN8
BusMuxIn_R0[2] => Mux29.IN8
BusMuxIn_R0[3] => Mux28.IN8
BusMuxIn_R0[4] => Mux27.IN8
BusMuxIn_R0[5] => Mux26.IN8
BusMuxIn_R0[6] => Mux25.IN8
BusMuxIn_R0[7] => Mux24.IN8
BusMuxIn_R0[8] => Mux23.IN8
BusMuxIn_R0[9] => Mux22.IN8
BusMuxIn_R0[10] => Mux21.IN8
BusMuxIn_R0[11] => Mux20.IN8
BusMuxIn_R0[12] => Mux19.IN8
BusMuxIn_R0[13] => Mux18.IN8
BusMuxIn_R0[14] => Mux17.IN8
BusMuxIn_R0[15] => Mux16.IN8
BusMuxIn_R0[16] => Mux15.IN8
BusMuxIn_R0[17] => Mux14.IN8
BusMuxIn_R0[18] => Mux13.IN8
BusMuxIn_R0[19] => Mux12.IN8
BusMuxIn_R0[20] => Mux11.IN8
BusMuxIn_R0[21] => Mux10.IN8
BusMuxIn_R0[22] => Mux9.IN8
BusMuxIn_R0[23] => Mux8.IN8
BusMuxIn_R0[24] => Mux7.IN8
BusMuxIn_R0[25] => Mux6.IN8
BusMuxIn_R0[26] => Mux5.IN8
BusMuxIn_R0[27] => Mux4.IN8
BusMuxIn_R0[28] => Mux3.IN8
BusMuxIn_R0[29] => Mux2.IN8
BusMuxIn_R0[30] => Mux1.IN8
BusMuxIn_R0[31] => Mux0.IN8
BusMuxIn_R1[0] => Mux31.IN9
BusMuxIn_R1[1] => Mux30.IN9
BusMuxIn_R1[2] => Mux29.IN9
BusMuxIn_R1[3] => Mux28.IN9
BusMuxIn_R1[4] => Mux27.IN9
BusMuxIn_R1[5] => Mux26.IN9
BusMuxIn_R1[6] => Mux25.IN9
BusMuxIn_R1[7] => Mux24.IN9
BusMuxIn_R1[8] => Mux23.IN9
BusMuxIn_R1[9] => Mux22.IN9
BusMuxIn_R1[10] => Mux21.IN9
BusMuxIn_R1[11] => Mux20.IN9
BusMuxIn_R1[12] => Mux19.IN9
BusMuxIn_R1[13] => Mux18.IN9
BusMuxIn_R1[14] => Mux17.IN9
BusMuxIn_R1[15] => Mux16.IN9
BusMuxIn_R1[16] => Mux15.IN9
BusMuxIn_R1[17] => Mux14.IN9
BusMuxIn_R1[18] => Mux13.IN9
BusMuxIn_R1[19] => Mux12.IN9
BusMuxIn_R1[20] => Mux11.IN9
BusMuxIn_R1[21] => Mux10.IN9
BusMuxIn_R1[22] => Mux9.IN9
BusMuxIn_R1[23] => Mux8.IN9
BusMuxIn_R1[24] => Mux7.IN9
BusMuxIn_R1[25] => Mux6.IN9
BusMuxIn_R1[26] => Mux5.IN9
BusMuxIn_R1[27] => Mux4.IN9
BusMuxIn_R1[28] => Mux3.IN9
BusMuxIn_R1[29] => Mux2.IN9
BusMuxIn_R1[30] => Mux1.IN9
BusMuxIn_R1[31] => Mux0.IN9
BusMuxIn_R2[0] => Mux31.IN10
BusMuxIn_R2[1] => Mux30.IN10
BusMuxIn_R2[2] => Mux29.IN10
BusMuxIn_R2[3] => Mux28.IN10
BusMuxIn_R2[4] => Mux27.IN10
BusMuxIn_R2[5] => Mux26.IN10
BusMuxIn_R2[6] => Mux25.IN10
BusMuxIn_R2[7] => Mux24.IN10
BusMuxIn_R2[8] => Mux23.IN10
BusMuxIn_R2[9] => Mux22.IN10
BusMuxIn_R2[10] => Mux21.IN10
BusMuxIn_R2[11] => Mux20.IN10
BusMuxIn_R2[12] => Mux19.IN10
BusMuxIn_R2[13] => Mux18.IN10
BusMuxIn_R2[14] => Mux17.IN10
BusMuxIn_R2[15] => Mux16.IN10
BusMuxIn_R2[16] => Mux15.IN10
BusMuxIn_R2[17] => Mux14.IN10
BusMuxIn_R2[18] => Mux13.IN10
BusMuxIn_R2[19] => Mux12.IN10
BusMuxIn_R2[20] => Mux11.IN10
BusMuxIn_R2[21] => Mux10.IN10
BusMuxIn_R2[22] => Mux9.IN10
BusMuxIn_R2[23] => Mux8.IN10
BusMuxIn_R2[24] => Mux7.IN10
BusMuxIn_R2[25] => Mux6.IN10
BusMuxIn_R2[26] => Mux5.IN10
BusMuxIn_R2[27] => Mux4.IN10
BusMuxIn_R2[28] => Mux3.IN10
BusMuxIn_R2[29] => Mux2.IN10
BusMuxIn_R2[30] => Mux1.IN10
BusMuxIn_R2[31] => Mux0.IN10
BusMuxIn_R3[0] => Mux31.IN11
BusMuxIn_R3[1] => Mux30.IN11
BusMuxIn_R3[2] => Mux29.IN11
BusMuxIn_R3[3] => Mux28.IN11
BusMuxIn_R3[4] => Mux27.IN11
BusMuxIn_R3[5] => Mux26.IN11
BusMuxIn_R3[6] => Mux25.IN11
BusMuxIn_R3[7] => Mux24.IN11
BusMuxIn_R3[8] => Mux23.IN11
BusMuxIn_R3[9] => Mux22.IN11
BusMuxIn_R3[10] => Mux21.IN11
BusMuxIn_R3[11] => Mux20.IN11
BusMuxIn_R3[12] => Mux19.IN11
BusMuxIn_R3[13] => Mux18.IN11
BusMuxIn_R3[14] => Mux17.IN11
BusMuxIn_R3[15] => Mux16.IN11
BusMuxIn_R3[16] => Mux15.IN11
BusMuxIn_R3[17] => Mux14.IN11
BusMuxIn_R3[18] => Mux13.IN11
BusMuxIn_R3[19] => Mux12.IN11
BusMuxIn_R3[20] => Mux11.IN11
BusMuxIn_R3[21] => Mux10.IN11
BusMuxIn_R3[22] => Mux9.IN11
BusMuxIn_R3[23] => Mux8.IN11
BusMuxIn_R3[24] => Mux7.IN11
BusMuxIn_R3[25] => Mux6.IN11
BusMuxIn_R3[26] => Mux5.IN11
BusMuxIn_R3[27] => Mux4.IN11
BusMuxIn_R3[28] => Mux3.IN11
BusMuxIn_R3[29] => Mux2.IN11
BusMuxIn_R3[30] => Mux1.IN11
BusMuxIn_R3[31] => Mux0.IN11
BusMuxIn_R4[0] => Mux31.IN12
BusMuxIn_R4[1] => Mux30.IN12
BusMuxIn_R4[2] => Mux29.IN12
BusMuxIn_R4[3] => Mux28.IN12
BusMuxIn_R4[4] => Mux27.IN12
BusMuxIn_R4[5] => Mux26.IN12
BusMuxIn_R4[6] => Mux25.IN12
BusMuxIn_R4[7] => Mux24.IN12
BusMuxIn_R4[8] => Mux23.IN12
BusMuxIn_R4[9] => Mux22.IN12
BusMuxIn_R4[10] => Mux21.IN12
BusMuxIn_R4[11] => Mux20.IN12
BusMuxIn_R4[12] => Mux19.IN12
BusMuxIn_R4[13] => Mux18.IN12
BusMuxIn_R4[14] => Mux17.IN12
BusMuxIn_R4[15] => Mux16.IN12
BusMuxIn_R4[16] => Mux15.IN12
BusMuxIn_R4[17] => Mux14.IN12
BusMuxIn_R4[18] => Mux13.IN12
BusMuxIn_R4[19] => Mux12.IN12
BusMuxIn_R4[20] => Mux11.IN12
BusMuxIn_R4[21] => Mux10.IN12
BusMuxIn_R4[22] => Mux9.IN12
BusMuxIn_R4[23] => Mux8.IN12
BusMuxIn_R4[24] => Mux7.IN12
BusMuxIn_R4[25] => Mux6.IN12
BusMuxIn_R4[26] => Mux5.IN12
BusMuxIn_R4[27] => Mux4.IN12
BusMuxIn_R4[28] => Mux3.IN12
BusMuxIn_R4[29] => Mux2.IN12
BusMuxIn_R4[30] => Mux1.IN12
BusMuxIn_R4[31] => Mux0.IN12
BusMuxIn_R5[0] => Mux31.IN13
BusMuxIn_R5[1] => Mux30.IN13
BusMuxIn_R5[2] => Mux29.IN13
BusMuxIn_R5[3] => Mux28.IN13
BusMuxIn_R5[4] => Mux27.IN13
BusMuxIn_R5[5] => Mux26.IN13
BusMuxIn_R5[6] => Mux25.IN13
BusMuxIn_R5[7] => Mux24.IN13
BusMuxIn_R5[8] => Mux23.IN13
BusMuxIn_R5[9] => Mux22.IN13
BusMuxIn_R5[10] => Mux21.IN13
BusMuxIn_R5[11] => Mux20.IN13
BusMuxIn_R5[12] => Mux19.IN13
BusMuxIn_R5[13] => Mux18.IN13
BusMuxIn_R5[14] => Mux17.IN13
BusMuxIn_R5[15] => Mux16.IN13
BusMuxIn_R5[16] => Mux15.IN13
BusMuxIn_R5[17] => Mux14.IN13
BusMuxIn_R5[18] => Mux13.IN13
BusMuxIn_R5[19] => Mux12.IN13
BusMuxIn_R5[20] => Mux11.IN13
BusMuxIn_R5[21] => Mux10.IN13
BusMuxIn_R5[22] => Mux9.IN13
BusMuxIn_R5[23] => Mux8.IN13
BusMuxIn_R5[24] => Mux7.IN13
BusMuxIn_R5[25] => Mux6.IN13
BusMuxIn_R5[26] => Mux5.IN13
BusMuxIn_R5[27] => Mux4.IN13
BusMuxIn_R5[28] => Mux3.IN13
BusMuxIn_R5[29] => Mux2.IN13
BusMuxIn_R5[30] => Mux1.IN13
BusMuxIn_R5[31] => Mux0.IN13
BusMuxIn_R6[0] => Mux31.IN14
BusMuxIn_R6[1] => Mux30.IN14
BusMuxIn_R6[2] => Mux29.IN14
BusMuxIn_R6[3] => Mux28.IN14
BusMuxIn_R6[4] => Mux27.IN14
BusMuxIn_R6[5] => Mux26.IN14
BusMuxIn_R6[6] => Mux25.IN14
BusMuxIn_R6[7] => Mux24.IN14
BusMuxIn_R6[8] => Mux23.IN14
BusMuxIn_R6[9] => Mux22.IN14
BusMuxIn_R6[10] => Mux21.IN14
BusMuxIn_R6[11] => Mux20.IN14
BusMuxIn_R6[12] => Mux19.IN14
BusMuxIn_R6[13] => Mux18.IN14
BusMuxIn_R6[14] => Mux17.IN14
BusMuxIn_R6[15] => Mux16.IN14
BusMuxIn_R6[16] => Mux15.IN14
BusMuxIn_R6[17] => Mux14.IN14
BusMuxIn_R6[18] => Mux13.IN14
BusMuxIn_R6[19] => Mux12.IN14
BusMuxIn_R6[20] => Mux11.IN14
BusMuxIn_R6[21] => Mux10.IN14
BusMuxIn_R6[22] => Mux9.IN14
BusMuxIn_R6[23] => Mux8.IN14
BusMuxIn_R6[24] => Mux7.IN14
BusMuxIn_R6[25] => Mux6.IN14
BusMuxIn_R6[26] => Mux5.IN14
BusMuxIn_R6[27] => Mux4.IN14
BusMuxIn_R6[28] => Mux3.IN14
BusMuxIn_R6[29] => Mux2.IN14
BusMuxIn_R6[30] => Mux1.IN14
BusMuxIn_R6[31] => Mux0.IN14
BusMuxIn_R7[0] => Mux31.IN15
BusMuxIn_R7[1] => Mux30.IN15
BusMuxIn_R7[2] => Mux29.IN15
BusMuxIn_R7[3] => Mux28.IN15
BusMuxIn_R7[4] => Mux27.IN15
BusMuxIn_R7[5] => Mux26.IN15
BusMuxIn_R7[6] => Mux25.IN15
BusMuxIn_R7[7] => Mux24.IN15
BusMuxIn_R7[8] => Mux23.IN15
BusMuxIn_R7[9] => Mux22.IN15
BusMuxIn_R7[10] => Mux21.IN15
BusMuxIn_R7[11] => Mux20.IN15
BusMuxIn_R7[12] => Mux19.IN15
BusMuxIn_R7[13] => Mux18.IN15
BusMuxIn_R7[14] => Mux17.IN15
BusMuxIn_R7[15] => Mux16.IN15
BusMuxIn_R7[16] => Mux15.IN15
BusMuxIn_R7[17] => Mux14.IN15
BusMuxIn_R7[18] => Mux13.IN15
BusMuxIn_R7[19] => Mux12.IN15
BusMuxIn_R7[20] => Mux11.IN15
BusMuxIn_R7[21] => Mux10.IN15
BusMuxIn_R7[22] => Mux9.IN15
BusMuxIn_R7[23] => Mux8.IN15
BusMuxIn_R7[24] => Mux7.IN15
BusMuxIn_R7[25] => Mux6.IN15
BusMuxIn_R7[26] => Mux5.IN15
BusMuxIn_R7[27] => Mux4.IN15
BusMuxIn_R7[28] => Mux3.IN15
BusMuxIn_R7[29] => Mux2.IN15
BusMuxIn_R7[30] => Mux1.IN15
BusMuxIn_R7[31] => Mux0.IN15
BusMuxIn_R8[0] => Mux31.IN16
BusMuxIn_R8[1] => Mux30.IN16
BusMuxIn_R8[2] => Mux29.IN16
BusMuxIn_R8[3] => Mux28.IN16
BusMuxIn_R8[4] => Mux27.IN16
BusMuxIn_R8[5] => Mux26.IN16
BusMuxIn_R8[6] => Mux25.IN16
BusMuxIn_R8[7] => Mux24.IN16
BusMuxIn_R8[8] => Mux23.IN16
BusMuxIn_R8[9] => Mux22.IN16
BusMuxIn_R8[10] => Mux21.IN16
BusMuxIn_R8[11] => Mux20.IN16
BusMuxIn_R8[12] => Mux19.IN16
BusMuxIn_R8[13] => Mux18.IN16
BusMuxIn_R8[14] => Mux17.IN16
BusMuxIn_R8[15] => Mux16.IN16
BusMuxIn_R8[16] => Mux15.IN16
BusMuxIn_R8[17] => Mux14.IN16
BusMuxIn_R8[18] => Mux13.IN16
BusMuxIn_R8[19] => Mux12.IN16
BusMuxIn_R8[20] => Mux11.IN16
BusMuxIn_R8[21] => Mux10.IN16
BusMuxIn_R8[22] => Mux9.IN16
BusMuxIn_R8[23] => Mux8.IN16
BusMuxIn_R8[24] => Mux7.IN16
BusMuxIn_R8[25] => Mux6.IN16
BusMuxIn_R8[26] => Mux5.IN16
BusMuxIn_R8[27] => Mux4.IN16
BusMuxIn_R8[28] => Mux3.IN16
BusMuxIn_R8[29] => Mux2.IN16
BusMuxIn_R8[30] => Mux1.IN16
BusMuxIn_R8[31] => Mux0.IN16
BusMuxIn_R9[0] => Mux31.IN17
BusMuxIn_R9[1] => Mux30.IN17
BusMuxIn_R9[2] => Mux29.IN17
BusMuxIn_R9[3] => Mux28.IN17
BusMuxIn_R9[4] => Mux27.IN17
BusMuxIn_R9[5] => Mux26.IN17
BusMuxIn_R9[6] => Mux25.IN17
BusMuxIn_R9[7] => Mux24.IN17
BusMuxIn_R9[8] => Mux23.IN17
BusMuxIn_R9[9] => Mux22.IN17
BusMuxIn_R9[10] => Mux21.IN17
BusMuxIn_R9[11] => Mux20.IN17
BusMuxIn_R9[12] => Mux19.IN17
BusMuxIn_R9[13] => Mux18.IN17
BusMuxIn_R9[14] => Mux17.IN17
BusMuxIn_R9[15] => Mux16.IN17
BusMuxIn_R9[16] => Mux15.IN17
BusMuxIn_R9[17] => Mux14.IN17
BusMuxIn_R9[18] => Mux13.IN17
BusMuxIn_R9[19] => Mux12.IN17
BusMuxIn_R9[20] => Mux11.IN17
BusMuxIn_R9[21] => Mux10.IN17
BusMuxIn_R9[22] => Mux9.IN17
BusMuxIn_R9[23] => Mux8.IN17
BusMuxIn_R9[24] => Mux7.IN17
BusMuxIn_R9[25] => Mux6.IN17
BusMuxIn_R9[26] => Mux5.IN17
BusMuxIn_R9[27] => Mux4.IN17
BusMuxIn_R9[28] => Mux3.IN17
BusMuxIn_R9[29] => Mux2.IN17
BusMuxIn_R9[30] => Mux1.IN17
BusMuxIn_R9[31] => Mux0.IN17
BusMuxIn_R10x[0] => Mux31.IN18
BusMuxIn_R10x[1] => Mux30.IN18
BusMuxIn_R10x[2] => Mux29.IN18
BusMuxIn_R10x[3] => Mux28.IN18
BusMuxIn_R10x[4] => Mux27.IN18
BusMuxIn_R10x[5] => Mux26.IN18
BusMuxIn_R10x[6] => Mux25.IN18
BusMuxIn_R10x[7] => Mux24.IN18
BusMuxIn_R10x[8] => Mux23.IN18
BusMuxIn_R10x[9] => Mux22.IN18
BusMuxIn_R10x[10] => Mux21.IN18
BusMuxIn_R10x[11] => Mux20.IN18
BusMuxIn_R10x[12] => Mux19.IN18
BusMuxIn_R10x[13] => Mux18.IN18
BusMuxIn_R10x[14] => Mux17.IN18
BusMuxIn_R10x[15] => Mux16.IN18
BusMuxIn_R10x[16] => Mux15.IN18
BusMuxIn_R10x[17] => Mux14.IN18
BusMuxIn_R10x[18] => Mux13.IN18
BusMuxIn_R10x[19] => Mux12.IN18
BusMuxIn_R10x[20] => Mux11.IN18
BusMuxIn_R10x[21] => Mux10.IN18
BusMuxIn_R10x[22] => Mux9.IN18
BusMuxIn_R10x[23] => Mux8.IN18
BusMuxIn_R10x[24] => Mux7.IN18
BusMuxIn_R10x[25] => Mux6.IN18
BusMuxIn_R10x[26] => Mux5.IN18
BusMuxIn_R10x[27] => Mux4.IN18
BusMuxIn_R10x[28] => Mux3.IN18
BusMuxIn_R10x[29] => Mux2.IN18
BusMuxIn_R10x[30] => Mux1.IN18
BusMuxIn_R10x[31] => Mux0.IN18
BusMuxIn_R11x[0] => Mux31.IN19
BusMuxIn_R11x[1] => Mux30.IN19
BusMuxIn_R11x[2] => Mux29.IN19
BusMuxIn_R11x[3] => Mux28.IN19
BusMuxIn_R11x[4] => Mux27.IN19
BusMuxIn_R11x[5] => Mux26.IN19
BusMuxIn_R11x[6] => Mux25.IN19
BusMuxIn_R11x[7] => Mux24.IN19
BusMuxIn_R11x[8] => Mux23.IN19
BusMuxIn_R11x[9] => Mux22.IN19
BusMuxIn_R11x[10] => Mux21.IN19
BusMuxIn_R11x[11] => Mux20.IN19
BusMuxIn_R11x[12] => Mux19.IN19
BusMuxIn_R11x[13] => Mux18.IN19
BusMuxIn_R11x[14] => Mux17.IN19
BusMuxIn_R11x[15] => Mux16.IN19
BusMuxIn_R11x[16] => Mux15.IN19
BusMuxIn_R11x[17] => Mux14.IN19
BusMuxIn_R11x[18] => Mux13.IN19
BusMuxIn_R11x[19] => Mux12.IN19
BusMuxIn_R11x[20] => Mux11.IN19
BusMuxIn_R11x[21] => Mux10.IN19
BusMuxIn_R11x[22] => Mux9.IN19
BusMuxIn_R11x[23] => Mux8.IN19
BusMuxIn_R11x[24] => Mux7.IN19
BusMuxIn_R11x[25] => Mux6.IN19
BusMuxIn_R11x[26] => Mux5.IN19
BusMuxIn_R11x[27] => Mux4.IN19
BusMuxIn_R11x[28] => Mux3.IN19
BusMuxIn_R11x[29] => Mux2.IN19
BusMuxIn_R11x[30] => Mux1.IN19
BusMuxIn_R11x[31] => Mux0.IN19
BusMuxIn_R12x[0] => Mux31.IN20
BusMuxIn_R12x[1] => Mux30.IN20
BusMuxIn_R12x[2] => Mux29.IN20
BusMuxIn_R12x[3] => Mux28.IN20
BusMuxIn_R12x[4] => Mux27.IN20
BusMuxIn_R12x[5] => Mux26.IN20
BusMuxIn_R12x[6] => Mux25.IN20
BusMuxIn_R12x[7] => Mux24.IN20
BusMuxIn_R12x[8] => Mux23.IN20
BusMuxIn_R12x[9] => Mux22.IN20
BusMuxIn_R12x[10] => Mux21.IN20
BusMuxIn_R12x[11] => Mux20.IN20
BusMuxIn_R12x[12] => Mux19.IN20
BusMuxIn_R12x[13] => Mux18.IN20
BusMuxIn_R12x[14] => Mux17.IN20
BusMuxIn_R12x[15] => Mux16.IN20
BusMuxIn_R12x[16] => Mux15.IN20
BusMuxIn_R12x[17] => Mux14.IN20
BusMuxIn_R12x[18] => Mux13.IN20
BusMuxIn_R12x[19] => Mux12.IN20
BusMuxIn_R12x[20] => Mux11.IN20
BusMuxIn_R12x[21] => Mux10.IN20
BusMuxIn_R12x[22] => Mux9.IN20
BusMuxIn_R12x[23] => Mux8.IN20
BusMuxIn_R12x[24] => Mux7.IN20
BusMuxIn_R12x[25] => Mux6.IN20
BusMuxIn_R12x[26] => Mux5.IN20
BusMuxIn_R12x[27] => Mux4.IN20
BusMuxIn_R12x[28] => Mux3.IN20
BusMuxIn_R12x[29] => Mux2.IN20
BusMuxIn_R12x[30] => Mux1.IN20
BusMuxIn_R12x[31] => Mux0.IN20
BusMuxIn_R13x[0] => Mux31.IN21
BusMuxIn_R13x[1] => Mux30.IN21
BusMuxIn_R13x[2] => Mux29.IN21
BusMuxIn_R13x[3] => Mux28.IN21
BusMuxIn_R13x[4] => Mux27.IN21
BusMuxIn_R13x[5] => Mux26.IN21
BusMuxIn_R13x[6] => Mux25.IN21
BusMuxIn_R13x[7] => Mux24.IN21
BusMuxIn_R13x[8] => Mux23.IN21
BusMuxIn_R13x[9] => Mux22.IN21
BusMuxIn_R13x[10] => Mux21.IN21
BusMuxIn_R13x[11] => Mux20.IN21
BusMuxIn_R13x[12] => Mux19.IN21
BusMuxIn_R13x[13] => Mux18.IN21
BusMuxIn_R13x[14] => Mux17.IN21
BusMuxIn_R13x[15] => Mux16.IN21
BusMuxIn_R13x[16] => Mux15.IN21
BusMuxIn_R13x[17] => Mux14.IN21
BusMuxIn_R13x[18] => Mux13.IN21
BusMuxIn_R13x[19] => Mux12.IN21
BusMuxIn_R13x[20] => Mux11.IN21
BusMuxIn_R13x[21] => Mux10.IN21
BusMuxIn_R13x[22] => Mux9.IN21
BusMuxIn_R13x[23] => Mux8.IN21
BusMuxIn_R13x[24] => Mux7.IN21
BusMuxIn_R13x[25] => Mux6.IN21
BusMuxIn_R13x[26] => Mux5.IN21
BusMuxIn_R13x[27] => Mux4.IN21
BusMuxIn_R13x[28] => Mux3.IN21
BusMuxIn_R13x[29] => Mux2.IN21
BusMuxIn_R13x[30] => Mux1.IN21
BusMuxIn_R13x[31] => Mux0.IN21
BusMuxIn_R14x[0] => Mux31.IN22
BusMuxIn_R14x[1] => Mux30.IN22
BusMuxIn_R14x[2] => Mux29.IN22
BusMuxIn_R14x[3] => Mux28.IN22
BusMuxIn_R14x[4] => Mux27.IN22
BusMuxIn_R14x[5] => Mux26.IN22
BusMuxIn_R14x[6] => Mux25.IN22
BusMuxIn_R14x[7] => Mux24.IN22
BusMuxIn_R14x[8] => Mux23.IN22
BusMuxIn_R14x[9] => Mux22.IN22
BusMuxIn_R14x[10] => Mux21.IN22
BusMuxIn_R14x[11] => Mux20.IN22
BusMuxIn_R14x[12] => Mux19.IN22
BusMuxIn_R14x[13] => Mux18.IN22
BusMuxIn_R14x[14] => Mux17.IN22
BusMuxIn_R14x[15] => Mux16.IN22
BusMuxIn_R14x[16] => Mux15.IN22
BusMuxIn_R14x[17] => Mux14.IN22
BusMuxIn_R14x[18] => Mux13.IN22
BusMuxIn_R14x[19] => Mux12.IN22
BusMuxIn_R14x[20] => Mux11.IN22
BusMuxIn_R14x[21] => Mux10.IN22
BusMuxIn_R14x[22] => Mux9.IN22
BusMuxIn_R14x[23] => Mux8.IN22
BusMuxIn_R14x[24] => Mux7.IN22
BusMuxIn_R14x[25] => Mux6.IN22
BusMuxIn_R14x[26] => Mux5.IN22
BusMuxIn_R14x[27] => Mux4.IN22
BusMuxIn_R14x[28] => Mux3.IN22
BusMuxIn_R14x[29] => Mux2.IN22
BusMuxIn_R14x[30] => Mux1.IN22
BusMuxIn_R14x[31] => Mux0.IN22
BusMuxIn_R15x[0] => Mux31.IN23
BusMuxIn_R15x[1] => Mux30.IN23
BusMuxIn_R15x[2] => Mux29.IN23
BusMuxIn_R15x[3] => Mux28.IN23
BusMuxIn_R15x[4] => Mux27.IN23
BusMuxIn_R15x[5] => Mux26.IN23
BusMuxIn_R15x[6] => Mux25.IN23
BusMuxIn_R15x[7] => Mux24.IN23
BusMuxIn_R15x[8] => Mux23.IN23
BusMuxIn_R15x[9] => Mux22.IN23
BusMuxIn_R15x[10] => Mux21.IN23
BusMuxIn_R15x[11] => Mux20.IN23
BusMuxIn_R15x[12] => Mux19.IN23
BusMuxIn_R15x[13] => Mux18.IN23
BusMuxIn_R15x[14] => Mux17.IN23
BusMuxIn_R15x[15] => Mux16.IN23
BusMuxIn_R15x[16] => Mux15.IN23
BusMuxIn_R15x[17] => Mux14.IN23
BusMuxIn_R15x[18] => Mux13.IN23
BusMuxIn_R15x[19] => Mux12.IN23
BusMuxIn_R15x[20] => Mux11.IN23
BusMuxIn_R15x[21] => Mux10.IN23
BusMuxIn_R15x[22] => Mux9.IN23
BusMuxIn_R15x[23] => Mux8.IN23
BusMuxIn_R15x[24] => Mux7.IN23
BusMuxIn_R15x[25] => Mux6.IN23
BusMuxIn_R15x[26] => Mux5.IN23
BusMuxIn_R15x[27] => Mux4.IN23
BusMuxIn_R15x[28] => Mux3.IN23
BusMuxIn_R15x[29] => Mux2.IN23
BusMuxIn_R15x[30] => Mux1.IN23
BusMuxIn_R15x[31] => Mux0.IN23
BusMuxIn_HI[0] => Mux31.IN24
BusMuxIn_HI[1] => Mux30.IN24
BusMuxIn_HI[2] => Mux29.IN24
BusMuxIn_HI[3] => Mux28.IN24
BusMuxIn_HI[4] => Mux27.IN24
BusMuxIn_HI[5] => Mux26.IN24
BusMuxIn_HI[6] => Mux25.IN24
BusMuxIn_HI[7] => Mux24.IN24
BusMuxIn_HI[8] => Mux23.IN24
BusMuxIn_HI[9] => Mux22.IN24
BusMuxIn_HI[10] => Mux21.IN24
BusMuxIn_HI[11] => Mux20.IN24
BusMuxIn_HI[12] => Mux19.IN24
BusMuxIn_HI[13] => Mux18.IN24
BusMuxIn_HI[14] => Mux17.IN24
BusMuxIn_HI[15] => Mux16.IN24
BusMuxIn_HI[16] => Mux15.IN24
BusMuxIn_HI[17] => Mux14.IN24
BusMuxIn_HI[18] => Mux13.IN24
BusMuxIn_HI[19] => Mux12.IN24
BusMuxIn_HI[20] => Mux11.IN24
BusMuxIn_HI[21] => Mux10.IN24
BusMuxIn_HI[22] => Mux9.IN24
BusMuxIn_HI[23] => Mux8.IN24
BusMuxIn_HI[24] => Mux7.IN24
BusMuxIn_HI[25] => Mux6.IN24
BusMuxIn_HI[26] => Mux5.IN24
BusMuxIn_HI[27] => Mux4.IN24
BusMuxIn_HI[28] => Mux3.IN24
BusMuxIn_HI[29] => Mux2.IN24
BusMuxIn_HI[30] => Mux1.IN24
BusMuxIn_HI[31] => Mux0.IN24
BusMuxIn_LO[0] => Mux31.IN25
BusMuxIn_LO[1] => Mux30.IN25
BusMuxIn_LO[2] => Mux29.IN25
BusMuxIn_LO[3] => Mux28.IN25
BusMuxIn_LO[4] => Mux27.IN25
BusMuxIn_LO[5] => Mux26.IN25
BusMuxIn_LO[6] => Mux25.IN25
BusMuxIn_LO[7] => Mux24.IN25
BusMuxIn_LO[8] => Mux23.IN25
BusMuxIn_LO[9] => Mux22.IN25
BusMuxIn_LO[10] => Mux21.IN25
BusMuxIn_LO[11] => Mux20.IN25
BusMuxIn_LO[12] => Mux19.IN25
BusMuxIn_LO[13] => Mux18.IN25
BusMuxIn_LO[14] => Mux17.IN25
BusMuxIn_LO[15] => Mux16.IN25
BusMuxIn_LO[16] => Mux15.IN25
BusMuxIn_LO[17] => Mux14.IN25
BusMuxIn_LO[18] => Mux13.IN25
BusMuxIn_LO[19] => Mux12.IN25
BusMuxIn_LO[20] => Mux11.IN25
BusMuxIn_LO[21] => Mux10.IN25
BusMuxIn_LO[22] => Mux9.IN25
BusMuxIn_LO[23] => Mux8.IN25
BusMuxIn_LO[24] => Mux7.IN25
BusMuxIn_LO[25] => Mux6.IN25
BusMuxIn_LO[26] => Mux5.IN25
BusMuxIn_LO[27] => Mux4.IN25
BusMuxIn_LO[28] => Mux3.IN25
BusMuxIn_LO[29] => Mux2.IN25
BusMuxIn_LO[30] => Mux1.IN25
BusMuxIn_LO[31] => Mux0.IN25
BusMuxIn_Zlow[0] => Mux31.IN26
BusMuxIn_Zlow[1] => Mux30.IN26
BusMuxIn_Zlow[2] => Mux29.IN26
BusMuxIn_Zlow[3] => Mux28.IN26
BusMuxIn_Zlow[4] => Mux27.IN26
BusMuxIn_Zlow[5] => Mux26.IN26
BusMuxIn_Zlow[6] => Mux25.IN26
BusMuxIn_Zlow[7] => Mux24.IN26
BusMuxIn_Zlow[8] => Mux23.IN26
BusMuxIn_Zlow[9] => Mux22.IN26
BusMuxIn_Zlow[10] => Mux21.IN26
BusMuxIn_Zlow[11] => Mux20.IN26
BusMuxIn_Zlow[12] => Mux19.IN26
BusMuxIn_Zlow[13] => Mux18.IN26
BusMuxIn_Zlow[14] => Mux17.IN26
BusMuxIn_Zlow[15] => Mux16.IN26
BusMuxIn_Zlow[16] => Mux15.IN26
BusMuxIn_Zlow[17] => Mux14.IN26
BusMuxIn_Zlow[18] => Mux13.IN26
BusMuxIn_Zlow[19] => Mux12.IN26
BusMuxIn_Zlow[20] => Mux11.IN26
BusMuxIn_Zlow[21] => Mux10.IN26
BusMuxIn_Zlow[22] => Mux9.IN26
BusMuxIn_Zlow[23] => Mux8.IN26
BusMuxIn_Zlow[24] => Mux7.IN26
BusMuxIn_Zlow[25] => Mux6.IN26
BusMuxIn_Zlow[26] => Mux5.IN26
BusMuxIn_Zlow[27] => Mux4.IN26
BusMuxIn_Zlow[28] => Mux3.IN26
BusMuxIn_Zlow[29] => Mux2.IN26
BusMuxIn_Zlow[30] => Mux1.IN26
BusMuxIn_Zlow[31] => Mux0.IN26
BusMuxIn_Zhigh[0] => Mux31.IN27
BusMuxIn_Zhigh[1] => Mux30.IN27
BusMuxIn_Zhigh[2] => Mux29.IN27
BusMuxIn_Zhigh[3] => Mux28.IN27
BusMuxIn_Zhigh[4] => Mux27.IN27
BusMuxIn_Zhigh[5] => Mux26.IN27
BusMuxIn_Zhigh[6] => Mux25.IN27
BusMuxIn_Zhigh[7] => Mux24.IN27
BusMuxIn_Zhigh[8] => Mux23.IN27
BusMuxIn_Zhigh[9] => Mux22.IN27
BusMuxIn_Zhigh[10] => Mux21.IN27
BusMuxIn_Zhigh[11] => Mux20.IN27
BusMuxIn_Zhigh[12] => Mux19.IN27
BusMuxIn_Zhigh[13] => Mux18.IN27
BusMuxIn_Zhigh[14] => Mux17.IN27
BusMuxIn_Zhigh[15] => Mux16.IN27
BusMuxIn_Zhigh[16] => Mux15.IN27
BusMuxIn_Zhigh[17] => Mux14.IN27
BusMuxIn_Zhigh[18] => Mux13.IN27
BusMuxIn_Zhigh[19] => Mux12.IN27
BusMuxIn_Zhigh[20] => Mux11.IN27
BusMuxIn_Zhigh[21] => Mux10.IN27
BusMuxIn_Zhigh[22] => Mux9.IN27
BusMuxIn_Zhigh[23] => Mux8.IN27
BusMuxIn_Zhigh[24] => Mux7.IN27
BusMuxIn_Zhigh[25] => Mux6.IN27
BusMuxIn_Zhigh[26] => Mux5.IN27
BusMuxIn_Zhigh[27] => Mux4.IN27
BusMuxIn_Zhigh[28] => Mux3.IN27
BusMuxIn_Zhigh[29] => Mux2.IN27
BusMuxIn_Zhigh[30] => Mux1.IN27
BusMuxIn_Zhigh[31] => Mux0.IN27
BusMuxIn_PC[0] => Mux31.IN28
BusMuxIn_PC[1] => Mux30.IN28
BusMuxIn_PC[2] => Mux29.IN28
BusMuxIn_PC[3] => Mux28.IN28
BusMuxIn_PC[4] => Mux27.IN28
BusMuxIn_PC[5] => Mux26.IN28
BusMuxIn_PC[6] => Mux25.IN28
BusMuxIn_PC[7] => Mux24.IN28
BusMuxIn_PC[8] => Mux23.IN28
BusMuxIn_PC[9] => Mux22.IN28
BusMuxIn_PC[10] => Mux21.IN28
BusMuxIn_PC[11] => Mux20.IN28
BusMuxIn_PC[12] => Mux19.IN28
BusMuxIn_PC[13] => Mux18.IN28
BusMuxIn_PC[14] => Mux17.IN28
BusMuxIn_PC[15] => Mux16.IN28
BusMuxIn_PC[16] => Mux15.IN28
BusMuxIn_PC[17] => Mux14.IN28
BusMuxIn_PC[18] => Mux13.IN28
BusMuxIn_PC[19] => Mux12.IN28
BusMuxIn_PC[20] => Mux11.IN28
BusMuxIn_PC[21] => Mux10.IN28
BusMuxIn_PC[22] => Mux9.IN28
BusMuxIn_PC[23] => Mux8.IN28
BusMuxIn_PC[24] => Mux7.IN28
BusMuxIn_PC[25] => Mux6.IN28
BusMuxIn_PC[26] => Mux5.IN28
BusMuxIn_PC[27] => Mux4.IN28
BusMuxIn_PC[28] => Mux3.IN28
BusMuxIn_PC[29] => Mux2.IN28
BusMuxIn_PC[30] => Mux1.IN28
BusMuxIn_PC[31] => Mux0.IN28
BusMuxIn_MDR[0] => Mux31.IN29
BusMuxIn_MDR[1] => Mux30.IN29
BusMuxIn_MDR[2] => Mux29.IN29
BusMuxIn_MDR[3] => Mux28.IN29
BusMuxIn_MDR[4] => Mux27.IN29
BusMuxIn_MDR[5] => Mux26.IN29
BusMuxIn_MDR[6] => Mux25.IN29
BusMuxIn_MDR[7] => Mux24.IN29
BusMuxIn_MDR[8] => Mux23.IN29
BusMuxIn_MDR[9] => Mux22.IN29
BusMuxIn_MDR[10] => Mux21.IN29
BusMuxIn_MDR[11] => Mux20.IN29
BusMuxIn_MDR[12] => Mux19.IN29
BusMuxIn_MDR[13] => Mux18.IN29
BusMuxIn_MDR[14] => Mux17.IN29
BusMuxIn_MDR[15] => Mux16.IN29
BusMuxIn_MDR[16] => Mux15.IN29
BusMuxIn_MDR[17] => Mux14.IN29
BusMuxIn_MDR[18] => Mux13.IN29
BusMuxIn_MDR[19] => Mux12.IN29
BusMuxIn_MDR[20] => Mux11.IN29
BusMuxIn_MDR[21] => Mux10.IN29
BusMuxIn_MDR[22] => Mux9.IN29
BusMuxIn_MDR[23] => Mux8.IN29
BusMuxIn_MDR[24] => Mux7.IN29
BusMuxIn_MDR[25] => Mux6.IN29
BusMuxIn_MDR[26] => Mux5.IN29
BusMuxIn_MDR[27] => Mux4.IN29
BusMuxIn_MDR[28] => Mux3.IN29
BusMuxIn_MDR[29] => Mux2.IN29
BusMuxIn_MDR[30] => Mux1.IN29
BusMuxIn_MDR[31] => Mux0.IN29
BusMuxIn_In_port[0] => Mux31.IN30
BusMuxIn_In_port[1] => Mux30.IN30
BusMuxIn_In_port[2] => Mux29.IN30
BusMuxIn_In_port[3] => Mux28.IN30
BusMuxIn_In_port[4] => Mux27.IN30
BusMuxIn_In_port[5] => Mux26.IN30
BusMuxIn_In_port[6] => Mux25.IN30
BusMuxIn_In_port[7] => Mux24.IN30
BusMuxIn_In_port[8] => Mux23.IN30
BusMuxIn_In_port[9] => Mux22.IN30
BusMuxIn_In_port[10] => Mux21.IN30
BusMuxIn_In_port[11] => Mux20.IN30
BusMuxIn_In_port[12] => Mux19.IN30
BusMuxIn_In_port[13] => Mux18.IN30
BusMuxIn_In_port[14] => Mux17.IN30
BusMuxIn_In_port[15] => Mux16.IN30
BusMuxIn_In_port[16] => Mux15.IN30
BusMuxIn_In_port[17] => Mux14.IN30
BusMuxIn_In_port[18] => Mux13.IN30
BusMuxIn_In_port[19] => Mux12.IN30
BusMuxIn_In_port[20] => Mux11.IN30
BusMuxIn_In_port[21] => Mux10.IN30
BusMuxIn_In_port[22] => Mux9.IN30
BusMuxIn_In_port[23] => Mux8.IN30
BusMuxIn_In_port[24] => Mux7.IN30
BusMuxIn_In_port[25] => Mux6.IN30
BusMuxIn_In_port[26] => Mux5.IN30
BusMuxIn_In_port[27] => Mux4.IN30
BusMuxIn_In_port[28] => Mux3.IN30
BusMuxIn_In_port[29] => Mux2.IN30
BusMuxIn_In_port[30] => Mux1.IN30
BusMuxIn_In_port[31] => Mux0.IN30
C_sign_extended[0] => Mux31.IN31
C_sign_extended[1] => Mux30.IN31
C_sign_extended[2] => Mux29.IN31
C_sign_extended[3] => Mux28.IN31
C_sign_extended[4] => Mux27.IN31
C_sign_extended[5] => Mux26.IN31
C_sign_extended[6] => Mux25.IN31
C_sign_extended[7] => Mux24.IN31
C_sign_extended[8] => Mux23.IN31
C_sign_extended[9] => Mux22.IN31
C_sign_extended[10] => Mux21.IN31
C_sign_extended[11] => Mux20.IN31
C_sign_extended[12] => Mux19.IN31
C_sign_extended[13] => Mux18.IN31
C_sign_extended[14] => Mux17.IN31
C_sign_extended[15] => Mux16.IN31
C_sign_extended[16] => Mux15.IN31
C_sign_extended[17] => Mux14.IN31
C_sign_extended[18] => Mux13.IN31
C_sign_extended[19] => Mux12.IN31
C_sign_extended[20] => Mux11.IN31
C_sign_extended[21] => Mux10.IN31
C_sign_extended[22] => Mux9.IN31
C_sign_extended[23] => Mux8.IN31
C_sign_extended[24] => Mux7.IN31
C_sign_extended[25] => Mux6.IN31
C_sign_extended[26] => Mux5.IN31
C_sign_extended[27] => Mux4.IN31
C_sign_extended[28] => Mux3.IN31
C_sign_extended[29] => Mux2.IN31
C_sign_extended[30] => Mux1.IN31
C_sign_extended[31] => Mux0.IN31
S[0] => Mux0.IN36
S[0] => Mux1.IN36
S[0] => Mux2.IN36
S[0] => Mux3.IN36
S[0] => Mux4.IN36
S[0] => Mux5.IN36
S[0] => Mux6.IN36
S[0] => Mux7.IN36
S[0] => Mux8.IN36
S[0] => Mux9.IN36
S[0] => Mux10.IN36
S[0] => Mux11.IN36
S[0] => Mux12.IN36
S[0] => Mux13.IN36
S[0] => Mux14.IN36
S[0] => Mux15.IN36
S[0] => Mux16.IN36
S[0] => Mux17.IN36
S[0] => Mux18.IN36
S[0] => Mux19.IN36
S[0] => Mux20.IN36
S[0] => Mux21.IN36
S[0] => Mux22.IN36
S[0] => Mux23.IN36
S[0] => Mux24.IN36
S[0] => Mux25.IN36
S[0] => Mux26.IN36
S[0] => Mux27.IN36
S[0] => Mux28.IN36
S[0] => Mux29.IN36
S[0] => Mux30.IN36
S[0] => Mux31.IN36
S[1] => Mux0.IN35
S[1] => Mux1.IN35
S[1] => Mux2.IN35
S[1] => Mux3.IN35
S[1] => Mux4.IN35
S[1] => Mux5.IN35
S[1] => Mux6.IN35
S[1] => Mux7.IN35
S[1] => Mux8.IN35
S[1] => Mux9.IN35
S[1] => Mux10.IN35
S[1] => Mux11.IN35
S[1] => Mux12.IN35
S[1] => Mux13.IN35
S[1] => Mux14.IN35
S[1] => Mux15.IN35
S[1] => Mux16.IN35
S[1] => Mux17.IN35
S[1] => Mux18.IN35
S[1] => Mux19.IN35
S[1] => Mux20.IN35
S[1] => Mux21.IN35
S[1] => Mux22.IN35
S[1] => Mux23.IN35
S[1] => Mux24.IN35
S[1] => Mux25.IN35
S[1] => Mux26.IN35
S[1] => Mux27.IN35
S[1] => Mux28.IN35
S[1] => Mux29.IN35
S[1] => Mux30.IN35
S[1] => Mux31.IN35
S[2] => Mux0.IN34
S[2] => Mux1.IN34
S[2] => Mux2.IN34
S[2] => Mux3.IN34
S[2] => Mux4.IN34
S[2] => Mux5.IN34
S[2] => Mux6.IN34
S[2] => Mux7.IN34
S[2] => Mux8.IN34
S[2] => Mux9.IN34
S[2] => Mux10.IN34
S[2] => Mux11.IN34
S[2] => Mux12.IN34
S[2] => Mux13.IN34
S[2] => Mux14.IN34
S[2] => Mux15.IN34
S[2] => Mux16.IN34
S[2] => Mux17.IN34
S[2] => Mux18.IN34
S[2] => Mux19.IN34
S[2] => Mux20.IN34
S[2] => Mux21.IN34
S[2] => Mux22.IN34
S[2] => Mux23.IN34
S[2] => Mux24.IN34
S[2] => Mux25.IN34
S[2] => Mux26.IN34
S[2] => Mux27.IN34
S[2] => Mux28.IN34
S[2] => Mux29.IN34
S[2] => Mux30.IN34
S[2] => Mux31.IN34
S[3] => Mux0.IN33
S[3] => Mux1.IN33
S[3] => Mux2.IN33
S[3] => Mux3.IN33
S[3] => Mux4.IN33
S[3] => Mux5.IN33
S[3] => Mux6.IN33
S[3] => Mux7.IN33
S[3] => Mux8.IN33
S[3] => Mux9.IN33
S[3] => Mux10.IN33
S[3] => Mux11.IN33
S[3] => Mux12.IN33
S[3] => Mux13.IN33
S[3] => Mux14.IN33
S[3] => Mux15.IN33
S[3] => Mux16.IN33
S[3] => Mux17.IN33
S[3] => Mux18.IN33
S[3] => Mux19.IN33
S[3] => Mux20.IN33
S[3] => Mux21.IN33
S[3] => Mux22.IN33
S[3] => Mux23.IN33
S[3] => Mux24.IN33
S[3] => Mux25.IN33
S[3] => Mux26.IN33
S[3] => Mux27.IN33
S[3] => Mux28.IN33
S[3] => Mux29.IN33
S[3] => Mux30.IN33
S[3] => Mux31.IN33
S[4] => Mux0.IN32
S[4] => Mux1.IN32
S[4] => Mux2.IN32
S[4] => Mux3.IN32
S[4] => Mux4.IN32
S[4] => Mux5.IN32
S[4] => Mux6.IN32
S[4] => Mux7.IN32
S[4] => Mux8.IN32
S[4] => Mux9.IN32
S[4] => Mux10.IN32
S[4] => Mux11.IN32
S[4] => Mux12.IN32
S[4] => Mux13.IN32
S[4] => Mux14.IN32
S[4] => Mux15.IN32
S[4] => Mux16.IN32
S[4] => Mux17.IN32
S[4] => Mux18.IN32
S[4] => Mux19.IN32
S[4] => Mux20.IN32
S[4] => Mux21.IN32
S[4] => Mux22.IN32
S[4] => Mux23.IN32
S[4] => Mux24.IN32
S[4] => Mux25.IN32
S[4] => Mux26.IN32
S[4] => Mux27.IN32
S[4] => Mux28.IN32
S[4] => Mux29.IN32
S[4] => Mux30.IN32
S[4] => Mux31.IN32
BusMuxOut[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
BusMuxOut[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|IncPC:b2v_inst10
A[0] => Add0.IN64
A[0] => B.DATAA
A[1] => Add0.IN63
A[1] => B.DATAA
A[2] => Add0.IN62
A[2] => B.DATAA
A[3] => Add0.IN61
A[3] => B.DATAA
A[4] => Add0.IN60
A[4] => B.DATAA
A[5] => Add0.IN59
A[5] => B.DATAA
A[6] => Add0.IN58
A[6] => B.DATAA
A[7] => Add0.IN57
A[7] => B.DATAA
A[8] => Add0.IN56
A[8] => B.DATAA
A[9] => Add0.IN55
A[9] => B.DATAA
A[10] => Add0.IN54
A[10] => B.DATAA
A[11] => Add0.IN53
A[11] => B.DATAA
A[12] => Add0.IN52
A[12] => B.DATAA
A[13] => Add0.IN51
A[13] => B.DATAA
A[14] => Add0.IN50
A[14] => B.DATAA
A[15] => Add0.IN49
A[15] => B.DATAA
A[16] => Add0.IN48
A[16] => B.DATAA
A[17] => Add0.IN47
A[17] => B.DATAA
A[18] => Add0.IN46
A[18] => B.DATAA
A[19] => Add0.IN45
A[19] => B.DATAA
A[20] => Add0.IN44
A[20] => B.DATAA
A[21] => Add0.IN43
A[21] => B.DATAA
A[22] => Add0.IN42
A[22] => B.DATAA
A[23] => Add0.IN41
A[23] => B.DATAA
A[24] => Add0.IN40
A[24] => B.DATAA
A[25] => Add0.IN39
A[25] => B.DATAA
A[26] => Add0.IN38
A[26] => B.DATAA
A[27] => Add0.IN37
A[27] => B.DATAA
A[28] => Add0.IN36
A[28] => B.DATAA
A[29] => Add0.IN35
A[29] => B.DATAA
A[30] => Add0.IN34
A[30] => B.DATAA
A[31] => Add0.IN33
A[31] => B.DATAA
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[16] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[17] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[18] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[19] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[20] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[21] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[22] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[23] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[24] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[25] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[26] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[27] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[28] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[29] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[30] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[31] <= B.DB_MAX_OUTPUT_PORT_TYPE
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT
enable => B.OUTPUTSELECT


|phase4|control_unit:b2v_inst11
clk => present_state.halt.CLK
clk => present_state.nop.CLK
clk => present_state.out3b.CLK
clk => present_state.out3a.CLK
clk => present_state.in3b.CLK
clk => present_state.in3a.CLK
clk => present_state.mflo3b.CLK
clk => present_state.mflo3a.CLK
clk => present_state.mfhi3b.CLK
clk => present_state.mfhi3a.CLK
clk => present_state.jal3b.CLK
clk => present_state.jal3a.CLK
clk => present_state.jal_init.CLK
clk => present_state.jr3b.CLK
clk => present_state.jr3a.CLK
clk => present_state.brpl4b.CLK
clk => present_state.brpl4a.CLK
clk => present_state.brpl3b.CLK
clk => present_state.brpl3a.CLK
clk => present_state.brmi4b.CLK
clk => present_state.brmi4a.CLK
clk => present_state.brmi3b.CLK
clk => present_state.brmi3a.CLK
clk => present_state.brnz4b.CLK
clk => present_state.brnz4a.CLK
clk => present_state.brnz3b.CLK
clk => present_state.brnz3a.CLK
clk => present_state.brzr4b.CLK
clk => present_state.brzr4a.CLK
clk => present_state.brzr3b.CLK
clk => present_state.brzr3a.CLK
clk => present_state.rol5b.CLK
clk => present_state.rol5a.CLK
clk => present_state.rol4b.CLK
clk => present_state.rol4a.CLK
clk => present_state.rol3b.CLK
clk => present_state.rol3a.CLK
clk => present_state.ror5b.CLK
clk => present_state.ror5a.CLK
clk => present_state.ror4b.CLK
clk => present_state.ror4a.CLK
clk => present_state.ror3b.CLK
clk => present_state.ror3a.CLK
clk => present_state.shl5b.CLK
clk => present_state.shl5a.CLK
clk => present_state.shl4b.CLK
clk => present_state.shl4a.CLK
clk => present_state.shl3b.CLK
clk => present_state.shl3a.CLK
clk => present_state.shr5b.CLK
clk => present_state.shr5a.CLK
clk => present_state.shr4b.CLK
clk => present_state.shr4a.CLK
clk => present_state.shr3b.CLK
clk => present_state.shr3a.CLK
clk => present_state.ori5b.CLK
clk => present_state.ori5a.CLK
clk => present_state.ori4b.CLK
clk => present_state.ori4a.CLK
clk => present_state.ori3b.CLK
clk => present_state.ori3a.CLK
clk => present_state.or5b.CLK
clk => present_state.or5a.CLK
clk => present_state.or4b.CLK
clk => present_state.or4a.CLK
clk => present_state.or3b.CLK
clk => present_state.or3a.CLK
clk => present_state.andi5b.CLK
clk => present_state.andi5a.CLK
clk => present_state.andi4b.CLK
clk => present_state.andi4a.CLK
clk => present_state.andi3b.CLK
clk => present_state.andi3a.CLK
clk => present_state.and5b.CLK
clk => present_state.and5a.CLK
clk => present_state.and4b.CLK
clk => present_state.and4a.CLK
clk => present_state.and3b.CLK
clk => present_state.and3a.CLK
clk => present_state.not4b.CLK
clk => present_state.not4a.CLK
clk => present_state.not3b.CLK
clk => present_state.not3a.CLK
clk => present_state.neg4b.CLK
clk => present_state.neg4a.CLK
clk => present_state.neg3b.CLK
clk => present_state.neg3a.CLK
clk => present_state.div6b.CLK
clk => present_state.div6a.CLK
clk => present_state.div5b.CLK
clk => present_state.div5a.CLK
clk => present_state.div4b.CLK
clk => present_state.div4a.CLK
clk => present_state.div3b.CLK
clk => present_state.div3a.CLK
clk => present_state.mul6b.CLK
clk => present_state.mul6a.CLK
clk => present_state.mul5b.CLK
clk => present_state.mul5a.CLK
clk => present_state.mul4b.CLK
clk => present_state.mul4a.CLK
clk => present_state.mul3b.CLK
clk => present_state.mul3a.CLK
clk => present_state.sub5b.CLK
clk => present_state.sub5a.CLK
clk => present_state.sub4b.CLK
clk => present_state.sub4a.CLK
clk => present_state.sub3b.CLK
clk => present_state.sub3a.CLK
clk => present_state.add5b.CLK
clk => present_state.add5a.CLK
clk => present_state.add4b.CLK
clk => present_state.add4a.CLK
clk => present_state.add3b.CLK
clk => present_state.add3a.CLK
clk => present_state.addi5b.CLK
clk => present_state.addi5a.CLK
clk => present_state.addi4b.CLK
clk => present_state.addi4a.CLK
clk => present_state.addi3b.CLK
clk => present_state.addi3a.CLK
clk => present_state.str6b.CLK
clk => present_state.str6a.CLK
clk => present_state.str5b.CLK
clk => present_state.str5a.CLK
clk => present_state.str4b.CLK
clk => present_state.str4a.CLK
clk => present_state.str3b.CLK
clk => present_state.str3a.CLK
clk => present_state.str_init.CLK
clk => present_state.st7b.CLK
clk => present_state.st7a.CLK
clk => present_state.st6b.CLK
clk => present_state.st6a.CLK
clk => present_state.st5b.CLK
clk => present_state.st5a.CLK
clk => present_state.st4b.CLK
clk => present_state.st4a.CLK
clk => present_state.st3b.CLK
clk => present_state.st3a.CLK
clk => present_state.ldr6b.CLK
clk => present_state.ldr6a.CLK
clk => present_state.ldr5b.CLK
clk => present_state.ldr5a.CLK
clk => present_state.ldr4b.CLK
clk => present_state.ldr4a.CLK
clk => present_state.ldr3b.CLK
clk => present_state.ldr3a.CLK
clk => present_state.ldr_init.CLK
clk => present_state.ldi5b.CLK
clk => present_state.ldi5a.CLK
clk => present_state.ldi4b.CLK
clk => present_state.ldi4a.CLK
clk => present_state.ldi3b.CLK
clk => present_state.ldi3a.CLK
clk => present_state.ld7b.CLK
clk => present_state.ld7a.CLK
clk => present_state.ld6b.CLK
clk => present_state.ld6a.CLK
clk => present_state.ld5b.CLK
clk => present_state.ld5a.CLK
clk => present_state.ld4b.CLK
clk => present_state.ld4a.CLK
clk => present_state.ld3b.CLK
clk => present_state.ld3a.CLK
clk => present_state.fetch2b.CLK
clk => present_state.fetch2a.CLK
clk => present_state.fetch1b.CLK
clk => present_state.fetch1a.CLK
clk => present_state.fetch0b.CLK
clk => present_state.fetch0a.CLK
clk => present_state.reset_stateb.CLK
clk => present_state.reset_statea.CLK
reset => present_state.halt.ACLR
reset => present_state.reset_stateb.IN0
reset => present_state.reset_statea.PRESET
reset => present_state.halt.IN0
stop => present_state.halt.IN1
stop => present_state.reset_stateb.IN1
CON_FF => ~NO_FANOUT~
IR[0] => Mux0.IN5
IR[0] => Mux1.IN5
IR[0] => Mux2.IN5
IR[0] => Mux3.IN5
IR[1] => Mux0.IN4
IR[1] => Mux1.IN4
IR[1] => Mux2.IN4
IR[1] => Mux3.IN4
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => ~NO_FANOUT~
IR[10] => ~NO_FANOUT~
IR[11] => ~NO_FANOUT~
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
IR[16] => ~NO_FANOUT~
IR[17] => ~NO_FANOUT~
IR[18] => ~NO_FANOUT~
IR[19] => ~NO_FANOUT~
IR[20] => ~NO_FANOUT~
IR[21] => ~NO_FANOUT~
IR[22] => ~NO_FANOUT~
IR[23] => ~NO_FANOUT~
IR[24] => ~NO_FANOUT~
IR[25] => ~NO_FANOUT~
IR[26] => ~NO_FANOUT~
IR[27] => Mux4.IN33
IR[27] => Mux5.IN33
IR[27] => Mux6.IN33
IR[27] => Mux7.IN33
IR[27] => Mux8.IN33
IR[27] => Mux9.IN33
IR[27] => Mux10.IN33
IR[27] => Mux11.IN33
IR[27] => Mux12.IN33
IR[27] => Mux13.IN33
IR[27] => Mux14.IN33
IR[27] => Mux15.IN33
IR[27] => Mux16.IN33
IR[27] => Mux17.IN33
IR[27] => Mux18.IN33
IR[27] => Mux19.IN33
IR[27] => Mux20.IN33
IR[27] => Mux21.IN33
IR[27] => Mux22.IN33
IR[27] => Mux23.IN33
IR[27] => Mux24.IN33
IR[27] => Mux25.IN33
IR[27] => Mux26.IN33
IR[27] => Mux27.IN33
IR[27] => Mux28.IN33
IR[27] => Mux29.IN33
IR[27] => Mux30.IN33
IR[27] => Mux31.IN33
IR[27] => Mux32.IN33
IR[27] => Mux33.IN33
IR[27] => Mux34.IN33
IR[27] => Mux35.IN33
IR[27] => Mux36.IN33
IR[27] => Mux37.IN33
IR[27] => Mux38.IN33
IR[27] => Mux39.IN33
IR[27] => Mux40.IN33
IR[27] => Mux41.IN33
IR[27] => Mux42.IN33
IR[27] => Mux43.IN33
IR[27] => Mux44.IN33
IR[27] => Mux45.IN33
IR[27] => Mux46.IN33
IR[27] => Mux47.IN33
IR[27] => Mux48.IN33
IR[27] => Mux49.IN33
IR[27] => Mux50.IN33
IR[27] => Mux51.IN33
IR[27] => Mux52.IN33
IR[27] => Mux53.IN33
IR[27] => Mux54.IN33
IR[27] => Mux55.IN33
IR[27] => Mux56.IN33
IR[27] => Mux57.IN33
IR[27] => Mux58.IN33
IR[27] => Mux59.IN33
IR[27] => Mux60.IN33
IR[27] => Mux61.IN33
IR[27] => Mux62.IN33
IR[27] => Mux63.IN33
IR[27] => Mux64.IN33
IR[27] => Mux65.IN33
IR[27] => Mux66.IN33
IR[27] => Mux67.IN33
IR[27] => Mux68.IN33
IR[27] => Mux69.IN33
IR[27] => Mux70.IN33
IR[27] => Mux71.IN33
IR[27] => Mux72.IN33
IR[27] => Mux73.IN33
IR[27] => Mux74.IN33
IR[27] => Mux75.IN33
IR[27] => Mux76.IN33
IR[27] => Mux77.IN33
IR[27] => Mux78.IN33
IR[27] => Mux79.IN33
IR[27] => Mux80.IN33
IR[27] => Mux81.IN33
IR[27] => Mux82.IN33
IR[27] => Mux83.IN33
IR[27] => Mux84.IN33
IR[27] => Mux85.IN33
IR[27] => Mux86.IN33
IR[27] => Mux87.IN33
IR[27] => Mux88.IN33
IR[27] => Mux89.IN33
IR[27] => Mux90.IN33
IR[27] => Mux91.IN33
IR[27] => Mux92.IN33
IR[27] => Mux93.IN33
IR[27] => Mux94.IN33
IR[27] => Mux95.IN33
IR[27] => Mux96.IN33
IR[27] => Mux97.IN33
IR[27] => Mux98.IN33
IR[27] => Mux99.IN33
IR[27] => Mux100.IN33
IR[27] => Mux101.IN33
IR[27] => Mux102.IN33
IR[27] => Mux103.IN33
IR[27] => Mux104.IN33
IR[27] => Mux105.IN33
IR[27] => Mux106.IN33
IR[27] => Mux107.IN33
IR[27] => Mux108.IN33
IR[27] => Mux109.IN33
IR[27] => Mux110.IN33
IR[27] => Mux111.IN33
IR[27] => Mux112.IN33
IR[27] => Mux113.IN33
IR[27] => Mux114.IN33
IR[27] => Mux115.IN33
IR[27] => Mux116.IN33
IR[27] => Mux117.IN33
IR[27] => Mux118.IN33
IR[27] => Mux119.IN33
IR[27] => Mux120.IN33
IR[27] => Mux121.IN33
IR[27] => Mux122.IN33
IR[27] => Mux123.IN33
IR[27] => Mux124.IN33
IR[27] => Mux125.IN33
IR[27] => Mux126.IN33
IR[27] => Mux127.IN33
IR[27] => Mux128.IN33
IR[27] => Mux129.IN33
IR[27] => Mux130.IN33
IR[27] => Mux131.IN33
IR[27] => Mux132.IN33
IR[27] => Mux133.IN33
IR[27] => Mux134.IN33
IR[27] => Mux135.IN33
IR[27] => Mux136.IN33
IR[27] => Mux137.IN33
IR[27] => Mux138.IN33
IR[27] => Mux139.IN33
IR[27] => Mux140.IN33
IR[27] => Mux141.IN33
IR[27] => Mux142.IN33
IR[27] => Mux143.IN33
IR[27] => Mux144.IN33
IR[27] => Mux145.IN33
IR[27] => Mux146.IN33
IR[27] => Mux147.IN33
IR[27] => Mux148.IN33
IR[27] => Mux149.IN33
IR[27] => Mux150.IN33
IR[27] => Mux151.IN33
IR[27] => Mux152.IN33
IR[27] => Mux153.IN33
IR[27] => Mux154.IN33
IR[27] => Mux155.IN33
IR[27] => Mux156.IN33
IR[27] => Mux157.IN33
IR[27] => Mux158.IN33
IR[27] => Mux159.IN33
IR[27] => Mux160.IN33
IR[27] => Mux161.IN33
IR[27] => Mux162.IN33
IR[27] => Mux163.IN33
IR[27] => Mux164.IN33
IR[27] => Mux165.IN33
IR[27] => Mux166.IN33
IR[27] => Mux167.IN33
IR[27] => Mux168.IN33
IR[27] => Mux169.IN33
IR[27] => Mux170.IN33
IR[27] => Mux171.IN33
IR[27] => Mux172.IN33
IR[27] => Mux173.IN33
IR[27] => Mux174.IN33
IR[27] => Mux175.IN33
IR[27] => Mux176.IN33
IR[28] => Mux4.IN32
IR[28] => Mux5.IN32
IR[28] => Mux6.IN32
IR[28] => Mux7.IN32
IR[28] => Mux8.IN32
IR[28] => Mux9.IN32
IR[28] => Mux10.IN32
IR[28] => Mux11.IN32
IR[28] => Mux12.IN32
IR[28] => Mux13.IN32
IR[28] => Mux14.IN32
IR[28] => Mux15.IN32
IR[28] => Mux16.IN32
IR[28] => Mux17.IN32
IR[28] => Mux18.IN32
IR[28] => Mux19.IN32
IR[28] => Mux20.IN32
IR[28] => Mux21.IN32
IR[28] => Mux22.IN32
IR[28] => Mux23.IN32
IR[28] => Mux24.IN32
IR[28] => Mux25.IN32
IR[28] => Mux26.IN32
IR[28] => Mux27.IN32
IR[28] => Mux28.IN32
IR[28] => Mux29.IN32
IR[28] => Mux30.IN32
IR[28] => Mux31.IN32
IR[28] => Mux32.IN32
IR[28] => Mux33.IN32
IR[28] => Mux34.IN32
IR[28] => Mux35.IN32
IR[28] => Mux36.IN32
IR[28] => Mux37.IN32
IR[28] => Mux38.IN32
IR[28] => Mux39.IN32
IR[28] => Mux40.IN32
IR[28] => Mux41.IN32
IR[28] => Mux42.IN32
IR[28] => Mux43.IN32
IR[28] => Mux44.IN32
IR[28] => Mux45.IN32
IR[28] => Mux46.IN32
IR[28] => Mux47.IN32
IR[28] => Mux48.IN32
IR[28] => Mux49.IN32
IR[28] => Mux50.IN32
IR[28] => Mux51.IN32
IR[28] => Mux52.IN32
IR[28] => Mux53.IN32
IR[28] => Mux54.IN32
IR[28] => Mux55.IN32
IR[28] => Mux56.IN32
IR[28] => Mux57.IN32
IR[28] => Mux58.IN32
IR[28] => Mux59.IN32
IR[28] => Mux60.IN32
IR[28] => Mux61.IN32
IR[28] => Mux62.IN32
IR[28] => Mux63.IN32
IR[28] => Mux64.IN32
IR[28] => Mux65.IN32
IR[28] => Mux66.IN32
IR[28] => Mux67.IN32
IR[28] => Mux68.IN32
IR[28] => Mux69.IN32
IR[28] => Mux70.IN32
IR[28] => Mux71.IN32
IR[28] => Mux72.IN32
IR[28] => Mux73.IN32
IR[28] => Mux74.IN32
IR[28] => Mux75.IN32
IR[28] => Mux76.IN32
IR[28] => Mux77.IN32
IR[28] => Mux78.IN32
IR[28] => Mux79.IN32
IR[28] => Mux80.IN32
IR[28] => Mux81.IN32
IR[28] => Mux82.IN32
IR[28] => Mux83.IN32
IR[28] => Mux84.IN32
IR[28] => Mux85.IN32
IR[28] => Mux86.IN32
IR[28] => Mux87.IN32
IR[28] => Mux88.IN32
IR[28] => Mux89.IN32
IR[28] => Mux90.IN32
IR[28] => Mux91.IN32
IR[28] => Mux92.IN32
IR[28] => Mux93.IN32
IR[28] => Mux94.IN32
IR[28] => Mux95.IN32
IR[28] => Mux96.IN32
IR[28] => Mux97.IN32
IR[28] => Mux98.IN32
IR[28] => Mux99.IN32
IR[28] => Mux100.IN32
IR[28] => Mux101.IN32
IR[28] => Mux102.IN32
IR[28] => Mux103.IN32
IR[28] => Mux104.IN32
IR[28] => Mux105.IN32
IR[28] => Mux106.IN32
IR[28] => Mux107.IN32
IR[28] => Mux108.IN32
IR[28] => Mux109.IN32
IR[28] => Mux110.IN32
IR[28] => Mux111.IN32
IR[28] => Mux112.IN32
IR[28] => Mux113.IN32
IR[28] => Mux114.IN32
IR[28] => Mux115.IN32
IR[28] => Mux116.IN32
IR[28] => Mux117.IN32
IR[28] => Mux118.IN32
IR[28] => Mux119.IN32
IR[28] => Mux120.IN32
IR[28] => Mux121.IN32
IR[28] => Mux122.IN32
IR[28] => Mux123.IN32
IR[28] => Mux124.IN32
IR[28] => Mux125.IN32
IR[28] => Mux126.IN32
IR[28] => Mux127.IN32
IR[28] => Mux128.IN32
IR[28] => Mux129.IN32
IR[28] => Mux130.IN32
IR[28] => Mux131.IN32
IR[28] => Mux132.IN32
IR[28] => Mux133.IN32
IR[28] => Mux134.IN32
IR[28] => Mux135.IN32
IR[28] => Mux136.IN32
IR[28] => Mux137.IN32
IR[28] => Mux138.IN32
IR[28] => Mux139.IN32
IR[28] => Mux140.IN32
IR[28] => Mux141.IN32
IR[28] => Mux142.IN32
IR[28] => Mux143.IN32
IR[28] => Mux144.IN32
IR[28] => Mux145.IN32
IR[28] => Mux146.IN32
IR[28] => Mux147.IN32
IR[28] => Mux148.IN32
IR[28] => Mux149.IN32
IR[28] => Mux150.IN32
IR[28] => Mux151.IN32
IR[28] => Mux152.IN32
IR[28] => Mux153.IN32
IR[28] => Mux154.IN32
IR[28] => Mux155.IN32
IR[28] => Mux156.IN32
IR[28] => Mux157.IN32
IR[28] => Mux158.IN32
IR[28] => Mux159.IN32
IR[28] => Mux160.IN32
IR[28] => Mux161.IN32
IR[28] => Mux162.IN32
IR[28] => Mux163.IN32
IR[28] => Mux164.IN32
IR[28] => Mux165.IN32
IR[28] => Mux166.IN32
IR[28] => Mux167.IN32
IR[28] => Mux168.IN32
IR[28] => Mux169.IN32
IR[28] => Mux170.IN32
IR[28] => Mux171.IN32
IR[28] => Mux172.IN32
IR[28] => Mux173.IN32
IR[28] => Mux174.IN32
IR[28] => Mux175.IN32
IR[28] => Mux176.IN32
IR[29] => Mux4.IN31
IR[29] => Mux5.IN31
IR[29] => Mux6.IN31
IR[29] => Mux7.IN31
IR[29] => Mux8.IN31
IR[29] => Mux9.IN31
IR[29] => Mux10.IN31
IR[29] => Mux11.IN31
IR[29] => Mux12.IN31
IR[29] => Mux13.IN31
IR[29] => Mux14.IN31
IR[29] => Mux15.IN31
IR[29] => Mux16.IN31
IR[29] => Mux17.IN31
IR[29] => Mux18.IN31
IR[29] => Mux19.IN31
IR[29] => Mux20.IN31
IR[29] => Mux21.IN31
IR[29] => Mux22.IN31
IR[29] => Mux23.IN31
IR[29] => Mux24.IN31
IR[29] => Mux25.IN31
IR[29] => Mux26.IN31
IR[29] => Mux27.IN31
IR[29] => Mux28.IN31
IR[29] => Mux29.IN31
IR[29] => Mux30.IN31
IR[29] => Mux31.IN31
IR[29] => Mux32.IN31
IR[29] => Mux33.IN31
IR[29] => Mux34.IN31
IR[29] => Mux35.IN31
IR[29] => Mux36.IN31
IR[29] => Mux37.IN31
IR[29] => Mux38.IN31
IR[29] => Mux39.IN31
IR[29] => Mux40.IN31
IR[29] => Mux41.IN31
IR[29] => Mux42.IN31
IR[29] => Mux43.IN31
IR[29] => Mux44.IN31
IR[29] => Mux45.IN31
IR[29] => Mux46.IN31
IR[29] => Mux47.IN31
IR[29] => Mux48.IN31
IR[29] => Mux49.IN31
IR[29] => Mux50.IN31
IR[29] => Mux51.IN31
IR[29] => Mux52.IN31
IR[29] => Mux53.IN31
IR[29] => Mux54.IN31
IR[29] => Mux55.IN31
IR[29] => Mux56.IN31
IR[29] => Mux57.IN31
IR[29] => Mux58.IN31
IR[29] => Mux59.IN31
IR[29] => Mux60.IN31
IR[29] => Mux61.IN31
IR[29] => Mux62.IN31
IR[29] => Mux63.IN31
IR[29] => Mux64.IN31
IR[29] => Mux65.IN31
IR[29] => Mux66.IN31
IR[29] => Mux67.IN31
IR[29] => Mux68.IN31
IR[29] => Mux69.IN31
IR[29] => Mux70.IN31
IR[29] => Mux71.IN31
IR[29] => Mux72.IN31
IR[29] => Mux73.IN31
IR[29] => Mux74.IN31
IR[29] => Mux75.IN31
IR[29] => Mux76.IN31
IR[29] => Mux77.IN31
IR[29] => Mux78.IN31
IR[29] => Mux79.IN31
IR[29] => Mux80.IN31
IR[29] => Mux81.IN31
IR[29] => Mux82.IN31
IR[29] => Mux83.IN31
IR[29] => Mux84.IN31
IR[29] => Mux85.IN31
IR[29] => Mux86.IN31
IR[29] => Mux87.IN31
IR[29] => Mux88.IN31
IR[29] => Mux89.IN31
IR[29] => Mux90.IN31
IR[29] => Mux91.IN31
IR[29] => Mux92.IN31
IR[29] => Mux93.IN31
IR[29] => Mux94.IN31
IR[29] => Mux95.IN31
IR[29] => Mux96.IN31
IR[29] => Mux97.IN31
IR[29] => Mux98.IN31
IR[29] => Mux99.IN31
IR[29] => Mux100.IN31
IR[29] => Mux101.IN31
IR[29] => Mux102.IN31
IR[29] => Mux103.IN31
IR[29] => Mux104.IN31
IR[29] => Mux105.IN31
IR[29] => Mux106.IN31
IR[29] => Mux107.IN31
IR[29] => Mux108.IN31
IR[29] => Mux109.IN31
IR[29] => Mux110.IN31
IR[29] => Mux111.IN31
IR[29] => Mux112.IN31
IR[29] => Mux113.IN31
IR[29] => Mux114.IN31
IR[29] => Mux115.IN31
IR[29] => Mux116.IN31
IR[29] => Mux117.IN31
IR[29] => Mux118.IN31
IR[29] => Mux119.IN31
IR[29] => Mux120.IN31
IR[29] => Mux121.IN31
IR[29] => Mux122.IN31
IR[29] => Mux123.IN31
IR[29] => Mux124.IN31
IR[29] => Mux125.IN31
IR[29] => Mux126.IN31
IR[29] => Mux127.IN31
IR[29] => Mux128.IN31
IR[29] => Mux129.IN31
IR[29] => Mux130.IN31
IR[29] => Mux131.IN31
IR[29] => Mux132.IN31
IR[29] => Mux133.IN31
IR[29] => Mux134.IN31
IR[29] => Mux135.IN31
IR[29] => Mux136.IN31
IR[29] => Mux137.IN31
IR[29] => Mux138.IN31
IR[29] => Mux139.IN31
IR[29] => Mux140.IN31
IR[29] => Mux141.IN31
IR[29] => Mux142.IN31
IR[29] => Mux143.IN31
IR[29] => Mux144.IN31
IR[29] => Mux145.IN31
IR[29] => Mux146.IN31
IR[29] => Mux147.IN31
IR[29] => Mux148.IN31
IR[29] => Mux149.IN31
IR[29] => Mux150.IN31
IR[29] => Mux151.IN31
IR[29] => Mux152.IN31
IR[29] => Mux153.IN31
IR[29] => Mux154.IN31
IR[29] => Mux155.IN31
IR[29] => Mux156.IN31
IR[29] => Mux157.IN31
IR[29] => Mux158.IN31
IR[29] => Mux159.IN31
IR[29] => Mux160.IN31
IR[29] => Mux161.IN31
IR[29] => Mux162.IN31
IR[29] => Mux163.IN31
IR[29] => Mux164.IN31
IR[29] => Mux165.IN31
IR[29] => Mux166.IN31
IR[29] => Mux167.IN31
IR[29] => Mux168.IN31
IR[29] => Mux169.IN31
IR[29] => Mux170.IN31
IR[29] => Mux171.IN31
IR[29] => Mux172.IN31
IR[29] => Mux173.IN31
IR[29] => Mux174.IN31
IR[29] => Mux175.IN31
IR[29] => Mux176.IN31
IR[30] => Mux4.IN30
IR[30] => Mux5.IN30
IR[30] => Mux6.IN30
IR[30] => Mux7.IN30
IR[30] => Mux8.IN30
IR[30] => Mux9.IN30
IR[30] => Mux10.IN30
IR[30] => Mux11.IN30
IR[30] => Mux12.IN30
IR[30] => Mux13.IN30
IR[30] => Mux14.IN30
IR[30] => Mux15.IN30
IR[30] => Mux16.IN30
IR[30] => Mux17.IN30
IR[30] => Mux18.IN30
IR[30] => Mux19.IN30
IR[30] => Mux20.IN30
IR[30] => Mux21.IN30
IR[30] => Mux22.IN30
IR[30] => Mux23.IN30
IR[30] => Mux24.IN30
IR[30] => Mux25.IN30
IR[30] => Mux26.IN30
IR[30] => Mux27.IN30
IR[30] => Mux28.IN30
IR[30] => Mux29.IN30
IR[30] => Mux30.IN30
IR[30] => Mux31.IN30
IR[30] => Mux32.IN30
IR[30] => Mux33.IN30
IR[30] => Mux34.IN30
IR[30] => Mux35.IN30
IR[30] => Mux36.IN30
IR[30] => Mux37.IN30
IR[30] => Mux38.IN30
IR[30] => Mux39.IN30
IR[30] => Mux40.IN30
IR[30] => Mux41.IN30
IR[30] => Mux42.IN30
IR[30] => Mux43.IN30
IR[30] => Mux44.IN30
IR[30] => Mux45.IN30
IR[30] => Mux46.IN30
IR[30] => Mux47.IN30
IR[30] => Mux48.IN30
IR[30] => Mux49.IN30
IR[30] => Mux50.IN30
IR[30] => Mux51.IN30
IR[30] => Mux52.IN30
IR[30] => Mux53.IN30
IR[30] => Mux54.IN30
IR[30] => Mux55.IN30
IR[30] => Mux56.IN30
IR[30] => Mux57.IN30
IR[30] => Mux58.IN30
IR[30] => Mux59.IN30
IR[30] => Mux60.IN30
IR[30] => Mux61.IN30
IR[30] => Mux62.IN30
IR[30] => Mux63.IN30
IR[30] => Mux64.IN30
IR[30] => Mux65.IN30
IR[30] => Mux66.IN30
IR[30] => Mux67.IN30
IR[30] => Mux68.IN30
IR[30] => Mux69.IN30
IR[30] => Mux70.IN30
IR[30] => Mux71.IN30
IR[30] => Mux72.IN30
IR[30] => Mux73.IN30
IR[30] => Mux74.IN30
IR[30] => Mux75.IN30
IR[30] => Mux76.IN30
IR[30] => Mux77.IN30
IR[30] => Mux78.IN30
IR[30] => Mux79.IN30
IR[30] => Mux80.IN30
IR[30] => Mux81.IN30
IR[30] => Mux82.IN30
IR[30] => Mux83.IN30
IR[30] => Mux84.IN30
IR[30] => Mux85.IN30
IR[30] => Mux86.IN30
IR[30] => Mux87.IN30
IR[30] => Mux88.IN30
IR[30] => Mux89.IN30
IR[30] => Mux90.IN30
IR[30] => Mux91.IN30
IR[30] => Mux92.IN30
IR[30] => Mux93.IN30
IR[30] => Mux94.IN30
IR[30] => Mux95.IN30
IR[30] => Mux96.IN30
IR[30] => Mux97.IN30
IR[30] => Mux98.IN30
IR[30] => Mux99.IN30
IR[30] => Mux100.IN30
IR[30] => Mux101.IN30
IR[30] => Mux102.IN30
IR[30] => Mux103.IN30
IR[30] => Mux104.IN30
IR[30] => Mux105.IN30
IR[30] => Mux106.IN30
IR[30] => Mux107.IN30
IR[30] => Mux108.IN30
IR[30] => Mux109.IN30
IR[30] => Mux110.IN30
IR[30] => Mux111.IN30
IR[30] => Mux112.IN30
IR[30] => Mux113.IN30
IR[30] => Mux114.IN30
IR[30] => Mux115.IN30
IR[30] => Mux116.IN30
IR[30] => Mux117.IN30
IR[30] => Mux118.IN30
IR[30] => Mux119.IN30
IR[30] => Mux120.IN30
IR[30] => Mux121.IN30
IR[30] => Mux122.IN30
IR[30] => Mux123.IN30
IR[30] => Mux124.IN30
IR[30] => Mux125.IN30
IR[30] => Mux126.IN30
IR[30] => Mux127.IN30
IR[30] => Mux128.IN30
IR[30] => Mux129.IN30
IR[30] => Mux130.IN30
IR[30] => Mux131.IN30
IR[30] => Mux132.IN30
IR[30] => Mux133.IN30
IR[30] => Mux134.IN30
IR[30] => Mux135.IN30
IR[30] => Mux136.IN30
IR[30] => Mux137.IN30
IR[30] => Mux138.IN30
IR[30] => Mux139.IN30
IR[30] => Mux140.IN30
IR[30] => Mux141.IN30
IR[30] => Mux142.IN30
IR[30] => Mux143.IN30
IR[30] => Mux144.IN30
IR[30] => Mux145.IN30
IR[30] => Mux146.IN30
IR[30] => Mux147.IN30
IR[30] => Mux148.IN30
IR[30] => Mux149.IN30
IR[30] => Mux150.IN30
IR[30] => Mux151.IN30
IR[30] => Mux152.IN30
IR[30] => Mux153.IN30
IR[30] => Mux154.IN30
IR[30] => Mux155.IN30
IR[30] => Mux156.IN30
IR[30] => Mux157.IN30
IR[30] => Mux158.IN30
IR[30] => Mux159.IN30
IR[30] => Mux160.IN30
IR[30] => Mux161.IN30
IR[30] => Mux162.IN30
IR[30] => Mux163.IN30
IR[30] => Mux164.IN30
IR[30] => Mux165.IN30
IR[30] => Mux166.IN30
IR[30] => Mux167.IN30
IR[30] => Mux168.IN30
IR[30] => Mux169.IN30
IR[30] => Mux170.IN30
IR[30] => Mux171.IN30
IR[30] => Mux172.IN30
IR[30] => Mux173.IN30
IR[30] => Mux174.IN30
IR[30] => Mux175.IN30
IR[30] => Mux176.IN30
IR[31] => Mux4.IN29
IR[31] => Mux5.IN29
IR[31] => Mux6.IN29
IR[31] => Mux7.IN29
IR[31] => Mux8.IN29
IR[31] => Mux9.IN29
IR[31] => Mux10.IN29
IR[31] => Mux11.IN29
IR[31] => Mux12.IN29
IR[31] => Mux13.IN29
IR[31] => Mux14.IN29
IR[31] => Mux15.IN29
IR[31] => Mux16.IN29
IR[31] => Mux17.IN29
IR[31] => Mux18.IN29
IR[31] => Mux19.IN29
IR[31] => Mux20.IN29
IR[31] => Mux21.IN29
IR[31] => Mux22.IN29
IR[31] => Mux23.IN29
IR[31] => Mux24.IN29
IR[31] => Mux25.IN29
IR[31] => Mux26.IN29
IR[31] => Mux27.IN29
IR[31] => Mux28.IN29
IR[31] => Mux29.IN29
IR[31] => Mux30.IN29
IR[31] => Mux31.IN29
IR[31] => Mux32.IN29
IR[31] => Mux33.IN29
IR[31] => Mux34.IN29
IR[31] => Mux35.IN29
IR[31] => Mux36.IN29
IR[31] => Mux37.IN29
IR[31] => Mux38.IN29
IR[31] => Mux39.IN29
IR[31] => Mux40.IN29
IR[31] => Mux41.IN29
IR[31] => Mux42.IN29
IR[31] => Mux43.IN29
IR[31] => Mux44.IN29
IR[31] => Mux45.IN29
IR[31] => Mux46.IN29
IR[31] => Mux47.IN29
IR[31] => Mux48.IN29
IR[31] => Mux49.IN29
IR[31] => Mux50.IN29
IR[31] => Mux51.IN29
IR[31] => Mux52.IN29
IR[31] => Mux53.IN29
IR[31] => Mux54.IN29
IR[31] => Mux55.IN29
IR[31] => Mux56.IN29
IR[31] => Mux57.IN29
IR[31] => Mux58.IN29
IR[31] => Mux59.IN29
IR[31] => Mux60.IN29
IR[31] => Mux61.IN29
IR[31] => Mux62.IN29
IR[31] => Mux63.IN29
IR[31] => Mux64.IN29
IR[31] => Mux65.IN29
IR[31] => Mux66.IN29
IR[31] => Mux67.IN29
IR[31] => Mux68.IN29
IR[31] => Mux69.IN29
IR[31] => Mux70.IN29
IR[31] => Mux71.IN29
IR[31] => Mux72.IN29
IR[31] => Mux73.IN29
IR[31] => Mux74.IN29
IR[31] => Mux75.IN29
IR[31] => Mux76.IN29
IR[31] => Mux77.IN29
IR[31] => Mux78.IN29
IR[31] => Mux79.IN29
IR[31] => Mux80.IN29
IR[31] => Mux81.IN29
IR[31] => Mux82.IN29
IR[31] => Mux83.IN29
IR[31] => Mux84.IN29
IR[31] => Mux85.IN29
IR[31] => Mux86.IN29
IR[31] => Mux87.IN29
IR[31] => Mux88.IN29
IR[31] => Mux89.IN29
IR[31] => Mux90.IN29
IR[31] => Mux91.IN29
IR[31] => Mux92.IN29
IR[31] => Mux93.IN29
IR[31] => Mux94.IN29
IR[31] => Mux95.IN29
IR[31] => Mux96.IN29
IR[31] => Mux97.IN29
IR[31] => Mux98.IN29
IR[31] => Mux99.IN29
IR[31] => Mux100.IN29
IR[31] => Mux101.IN29
IR[31] => Mux102.IN29
IR[31] => Mux103.IN29
IR[31] => Mux104.IN29
IR[31] => Mux105.IN29
IR[31] => Mux106.IN29
IR[31] => Mux107.IN29
IR[31] => Mux108.IN29
IR[31] => Mux109.IN29
IR[31] => Mux110.IN29
IR[31] => Mux111.IN29
IR[31] => Mux112.IN29
IR[31] => Mux113.IN29
IR[31] => Mux114.IN29
IR[31] => Mux115.IN29
IR[31] => Mux116.IN29
IR[31] => Mux117.IN29
IR[31] => Mux118.IN29
IR[31] => Mux119.IN29
IR[31] => Mux120.IN29
IR[31] => Mux121.IN29
IR[31] => Mux122.IN29
IR[31] => Mux123.IN29
IR[31] => Mux124.IN29
IR[31] => Mux125.IN29
IR[31] => Mux126.IN29
IR[31] => Mux127.IN29
IR[31] => Mux128.IN29
IR[31] => Mux129.IN29
IR[31] => Mux130.IN29
IR[31] => Mux131.IN29
IR[31] => Mux132.IN29
IR[31] => Mux133.IN29
IR[31] => Mux134.IN29
IR[31] => Mux135.IN29
IR[31] => Mux136.IN29
IR[31] => Mux137.IN29
IR[31] => Mux138.IN29
IR[31] => Mux139.IN29
IR[31] => Mux140.IN29
IR[31] => Mux141.IN29
IR[31] => Mux142.IN29
IR[31] => Mux143.IN29
IR[31] => Mux144.IN29
IR[31] => Mux145.IN29
IR[31] => Mux146.IN29
IR[31] => Mux147.IN29
IR[31] => Mux148.IN29
IR[31] => Mux149.IN29
IR[31] => Mux150.IN29
IR[31] => Mux151.IN29
IR[31] => Mux152.IN29
IR[31] => Mux153.IN29
IR[31] => Mux154.IN29
IR[31] => Mux155.IN29
IR[31] => Mux156.IN29
IR[31] => Mux157.IN29
IR[31] => Mux158.IN29
IR[31] => Mux159.IN29
IR[31] => Mux160.IN29
IR[31] => Mux161.IN29
IR[31] => Mux162.IN29
IR[31] => Mux163.IN29
IR[31] => Mux164.IN29
IR[31] => Mux165.IN29
IR[31] => Mux166.IN29
IR[31] => Mux167.IN29
IR[31] => Mux168.IN29
IR[31] => Mux169.IN29
IR[31] => Mux170.IN29
IR[31] => Mux171.IN29
IR[31] => Mux172.IN29
IR[31] => Mux173.IN29
IR[31] => Mux174.IN29
IR[31] => Mux175.IN29
IR[31] => Mux176.IN29
Gra <= Gra$latch.DB_MAX_OUTPUT_PORT_TYPE
Grb <= Grb$latch.DB_MAX_OUTPUT_PORT_TYPE
Grc <= Grc$latch.DB_MAX_OUTPUT_PORT_TYPE
Rin <= Rin$latch.DB_MAX_OUTPUT_PORT_TYPE
Rout <= Rout$latch.DB_MAX_OUTPUT_PORT_TYPE
PCout <= PCout$latch.DB_MAX_OUTPUT_PORT_TYPE
MDRout <= MDRout$latch.DB_MAX_OUTPUT_PORT_TYPE
Zhighout <= Zhighout$latch.DB_MAX_OUTPUT_PORT_TYPE
Zlowout <= Zlowout$latch.DB_MAX_OUTPUT_PORT_TYPE
HIout <= HIout$latch.DB_MAX_OUTPUT_PORT_TYPE
LOout <= LOout$latch.DB_MAX_OUTPUT_PORT_TYPE
In_portout <= In_portout$latch.DB_MAX_OUTPUT_PORT_TYPE
Cout <= Cout$latch.DB_MAX_OUTPUT_PORT_TYPE
HIin <= HIin$latch.DB_MAX_OUTPUT_PORT_TYPE
LOin <= LOin$latch.DB_MAX_OUTPUT_PORT_TYPE
Con_in <= Con_in$latch.DB_MAX_OUTPUT_PORT_TYPE
PCin <= PCin$latch.DB_MAX_OUTPUT_PORT_TYPE
IRin <= IRin$latch.DB_MAX_OUTPUT_PORT_TYPE
Cin <= <VCC>
Yin <= Yin$latch.DB_MAX_OUTPUT_PORT_TYPE
Zin <= Zin$latch.DB_MAX_OUTPUT_PORT_TYPE
Zhighin <= Zhighin$latch.DB_MAX_OUTPUT_PORT_TYPE
ZLowin <= ZLowin$latch.DB_MAX_OUTPUT_PORT_TYPE
MARin <= MARin$latch.DB_MAX_OUTPUT_PORT_TYPE
MDRin <= MDRin$latch.DB_MAX_OUTPUT_PORT_TYPE
Out_portin <= Out_portin$latch.DB_MAX_OUTPUT_PORT_TYPE
BAout <= BAout$latch.DB_MAX_OUTPUT_PORT_TYPE
R14MUX_enable <= R14MUX_enable$latch.DB_MAX_OUTPUT_PORT_TYPE
IncPC_enable <= IncPC_enable$latch.DB_MAX_OUTPUT_PORT_TYPE
run <= run$latch.DB_MAX_OUTPUT_PORT_TYPE
clear <= clear$latch.DB_MAX_OUTPUT_PORT_TYPE
read_signal <= read_signal$latch.DB_MAX_OUTPUT_PORT_TYPE
write_signal <= write_signal$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_cs[0] <= ALU_cs[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_cs[1] <= ALU_cs[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_cs[2] <= ALU_cs[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_cs[3] <= ALU_cs[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|phase4|R14MUX:b2v_inst12
select_encode_enable => R14MUX_out.DATAA
R14MUX_enable => R14MUX_out.OUTPUTSELECT
R14MUX_out <= R14MUX_out.DB_MAX_OUTPUT_PORT_TYPE


|phase4|in_port_reg:b2v_inst13
q[0] => output.DATAA
q[1] => output.DATAA
q[2] => output.DATAA
q[3] => output.DATAA
q[4] => output.DATAA
q[5] => output.DATAA
q[6] => output.DATAA
q[7] => output.DATAA
q[8] => output.DATAA
q[9] => output.DATAA
q[10] => output.DATAA
q[11] => output.DATAA
q[12] => output.DATAA
q[13] => output.DATAA
q[14] => output.DATAA
q[15] => output.DATAA
q[16] => output.DATAA
q[17] => output.DATAA
q[18] => output.DATAA
q[19] => output.DATAA
q[20] => output.DATAA
q[21] => output.DATAA
q[22] => output.DATAA
q[23] => output.DATAA
q[24] => output.DATAA
q[25] => output.DATAA
q[26] => output.DATAA
q[27] => output.DATAA
q[28] => output.DATAA
q[29] => output.DATAA
q[30] => output.DATAA
q[31] => output.DATAA
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|clock_divider:b2v_inst14
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => count[2].CLK
clk_in => count[3].CLK
clk_in => count[4].CLK
clk_in => count[5].CLK
clk_in => count[6].CLK
clk_in => count[7].CLK
clk_in => count[8].CLK
clk_in => count[9].CLK
clk_in => count[10].CLK
clk_in => count[11].CLK
clk_in => count[12].CLK
clk_in => count[13].CLK
clk_in => count[14].CLK
clk_in => count[15].CLK
clk_in => count[16].CLK
clk_in => count[17].CLK
clk_in => count[18].CLK
clk_in => count[19].CLK
clk_in => count[20].CLK
clk_in => count[21].CLK
clk_in => count[22].CLK
clk_in => count[23].CLK
clk_in => count[24].CLK
clk_in => count[25].CLK
clk_in => count[26].CLK
clk_in => count[27].CLK
clk_in => count[28].CLK
clk_in => count[29].CLK
clk_in => count[30].CLK
clk_in => count[31].CLK
clk_in => temp.CLK
reset => count[0].PRESET
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
reset => temp.ACLR
clk_out <= temp.DB_MAX_OUTPUT_PORT_TYPE


|phase4|Seven_Seg_Display_Out:b2v_inst15
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_R0:b2v_inst16
q[0] => temp.DATAB
q[1] => temp.DATAB
q[2] => temp.DATAB
q[3] => temp.DATAB
q[4] => temp.DATAB
q[5] => temp.DATAB
q[6] => temp.DATAB
q[7] => temp.DATAB
q[8] => temp.DATAB
q[9] => temp.DATAB
q[10] => temp.DATAB
q[11] => temp.DATAB
q[12] => temp.DATAB
q[13] => temp.DATAB
q[14] => temp.DATAB
q[15] => temp.DATAB
q[16] => temp.DATAB
q[17] => temp.DATAB
q[18] => temp.DATAB
q[19] => temp.DATAB
q[20] => temp.DATAB
q[21] => temp.DATAB
q[22] => temp.DATAB
q[23] => temp.DATAB
q[24] => temp.DATAB
q[25] => temp.DATAB
q[26] => temp.DATAB
q[27] => temp.DATAB
q[28] => temp.DATAB
q[29] => temp.DATAB
q[30] => temp.DATAB
q[31] => temp.DATAB
clk => temp[0].CLK
clk => temp[1].CLK
clk => temp[2].CLK
clk => temp[3].CLK
clk => temp[4].CLK
clk => temp[5].CLK
clk => temp[6].CLK
clk => temp[7].CLK
clk => temp[8].CLK
clk => temp[9].CLK
clk => temp[10].CLK
clk => temp[11].CLK
clk => temp[12].CLK
clk => temp[13].CLK
clk => temp[14].CLK
clk => temp[15].CLK
clk => temp[16].CLK
clk => temp[17].CLK
clk => temp[18].CLK
clk => temp[19].CLK
clk => temp[20].CLK
clk => temp[21].CLK
clk => temp[22].CLK
clk => temp[23].CLK
clk => temp[24].CLK
clk => temp[25].CLK
clk => temp[26].CLK
clk => temp[27].CLK
clk => temp[28].CLK
clk => temp[29].CLK
clk => temp[30].CLK
clk => temp[31].CLK
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
clear => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
register_in => temp.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
BAout => output.OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output.DB_MAX_OUTPUT_PORT_TYPE


|phase4|con_ff_logic:b2v_inst17
IR_low_bits[0] => Mux0.IN5
IR_low_bits[0] => Mux1.IN5
IR_low_bits[0] => Mux2.IN5
IR_low_bits[0] => Mux3.IN5
IR_low_bits[1] => Mux0.IN4
IR_low_bits[1] => Mux1.IN4
IR_low_bits[1] => Mux2.IN4
IR_low_bits[1] => Mux3.IN4
register_in[0] => register_nor.IN0
register_in[1] => register_nor.IN1
register_in[2] => register_nor.IN1
register_in[3] => register_nor.IN1
register_in[4] => register_nor.IN1
register_in[5] => register_nor.IN1
register_in[6] => register_nor.IN1
register_in[7] => register_nor.IN1
register_in[8] => register_nor.IN1
register_in[9] => register_nor.IN1
register_in[10] => register_nor.IN1
register_in[11] => register_nor.IN1
register_in[12] => register_nor.IN1
register_in[13] => register_nor.IN1
register_in[14] => register_nor.IN1
register_in[15] => register_nor.IN1
register_in[16] => register_nor.IN1
register_in[17] => register_nor.IN1
register_in[18] => register_nor.IN1
register_in[19] => register_nor.IN1
register_in[20] => register_nor.IN1
register_in[21] => register_nor.IN1
register_in[22] => register_nor.IN1
register_in[23] => register_nor.IN1
register_in[24] => register_nor.IN1
register_in[25] => register_nor.IN1
register_in[26] => register_nor.IN1
register_in[27] => register_nor.IN1
register_in[28] => register_nor.IN1
register_in[29] => register_nor.IN1
register_in[30] => register_nor.IN1
register_in[31] => register_nor.IN1
register_in[31] => and3.IN1
register_in[31] => and2.IN1
Con_in => D_flipflop:d_ff_con.enable
con_clk => D_flipflop:d_ff_con.clk
con_out <= D_flipflop:d_ff_con.q


|phase4|con_ff_logic:b2v_inst17|d_flipflop:d_ff_con
clk => q~reg0.CLK
d => q~reg0.DATAIN
enable => q~reg0.ENA
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|IR_ConFF_Split:b2v_inst18
IR[0] => IR_sliced[0].DATAIN
IR[1] => IR_sliced[1].DATAIN
IR[2] => ~NO_FANOUT~
IR[3] => ~NO_FANOUT~
IR[4] => ~NO_FANOUT~
IR[5] => ~NO_FANOUT~
IR[6] => ~NO_FANOUT~
IR[7] => ~NO_FANOUT~
IR[8] => ~NO_FANOUT~
IR[9] => ~NO_FANOUT~
IR[10] => ~NO_FANOUT~
IR[11] => ~NO_FANOUT~
IR[12] => ~NO_FANOUT~
IR[13] => ~NO_FANOUT~
IR[14] => ~NO_FANOUT~
IR[15] => ~NO_FANOUT~
IR[16] => ~NO_FANOUT~
IR[17] => ~NO_FANOUT~
IR[18] => ~NO_FANOUT~
IR[19] => ~NO_FANOUT~
IR[20] => ~NO_FANOUT~
IR[21] => ~NO_FANOUT~
IR[22] => ~NO_FANOUT~
IR[23] => ~NO_FANOUT~
IR[24] => ~NO_FANOUT~
IR[25] => ~NO_FANOUT~
IR[26] => ~NO_FANOUT~
IR[27] => ~NO_FANOUT~
IR[28] => ~NO_FANOUT~
IR[29] => ~NO_FANOUT~
IR[30] => ~NO_FANOUT~
IR[31] => ~NO_FANOUT~
IR_sliced[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
IR_sliced[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE


|phase4|Seven_Seg_Display_Out:b2v_inst19
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
data[0] => Mux0.IN19
data[0] => Mux1.IN19
data[0] => Mux2.IN19
data[0] => Mux3.IN19
data[0] => Mux4.IN19
data[0] => Mux5.IN19
data[0] => Mux6.IN19
data[1] => Mux0.IN18
data[1] => Mux1.IN18
data[1] => Mux2.IN18
data[1] => Mux3.IN18
data[1] => Mux4.IN18
data[1] => Mux5.IN18
data[1] => Mux6.IN18
data[2] => Mux0.IN17
data[2] => Mux1.IN17
data[2] => Mux2.IN17
data[2] => Mux3.IN17
data[2] => Mux4.IN17
data[2] => Mux5.IN17
data[2] => Mux6.IN17
data[3] => Mux0.IN16
data[3] => Mux1.IN16
data[3] => Mux2.IN16
data[3] => Mux3.IN16
data[3] => Mux4.IN16
data[3] => Mux5.IN16
data[3] => Mux6.IN16
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|ram_TA:b2v_inst2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
rden => altsyncram:altsyncram_component.rden_a
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|phase4|ram_TA:b2v_inst2|altsyncram:altsyncram_component
wren_a => altsyncram_k7i1:auto_generated.wren_a
rden_a => altsyncram_k7i1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_k7i1:auto_generated.data_a[0]
data_a[1] => altsyncram_k7i1:auto_generated.data_a[1]
data_a[2] => altsyncram_k7i1:auto_generated.data_a[2]
data_a[3] => altsyncram_k7i1:auto_generated.data_a[3]
data_a[4] => altsyncram_k7i1:auto_generated.data_a[4]
data_a[5] => altsyncram_k7i1:auto_generated.data_a[5]
data_a[6] => altsyncram_k7i1:auto_generated.data_a[6]
data_a[7] => altsyncram_k7i1:auto_generated.data_a[7]
data_a[8] => altsyncram_k7i1:auto_generated.data_a[8]
data_a[9] => altsyncram_k7i1:auto_generated.data_a[9]
data_a[10] => altsyncram_k7i1:auto_generated.data_a[10]
data_a[11] => altsyncram_k7i1:auto_generated.data_a[11]
data_a[12] => altsyncram_k7i1:auto_generated.data_a[12]
data_a[13] => altsyncram_k7i1:auto_generated.data_a[13]
data_a[14] => altsyncram_k7i1:auto_generated.data_a[14]
data_a[15] => altsyncram_k7i1:auto_generated.data_a[15]
data_a[16] => altsyncram_k7i1:auto_generated.data_a[16]
data_a[17] => altsyncram_k7i1:auto_generated.data_a[17]
data_a[18] => altsyncram_k7i1:auto_generated.data_a[18]
data_a[19] => altsyncram_k7i1:auto_generated.data_a[19]
data_a[20] => altsyncram_k7i1:auto_generated.data_a[20]
data_a[21] => altsyncram_k7i1:auto_generated.data_a[21]
data_a[22] => altsyncram_k7i1:auto_generated.data_a[22]
data_a[23] => altsyncram_k7i1:auto_generated.data_a[23]
data_a[24] => altsyncram_k7i1:auto_generated.data_a[24]
data_a[25] => altsyncram_k7i1:auto_generated.data_a[25]
data_a[26] => altsyncram_k7i1:auto_generated.data_a[26]
data_a[27] => altsyncram_k7i1:auto_generated.data_a[27]
data_a[28] => altsyncram_k7i1:auto_generated.data_a[28]
data_a[29] => altsyncram_k7i1:auto_generated.data_a[29]
data_a[30] => altsyncram_k7i1:auto_generated.data_a[30]
data_a[31] => altsyncram_k7i1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_k7i1:auto_generated.address_a[0]
address_a[1] => altsyncram_k7i1:auto_generated.address_a[1]
address_a[2] => altsyncram_k7i1:auto_generated.address_a[2]
address_a[3] => altsyncram_k7i1:auto_generated.address_a[3]
address_a[4] => altsyncram_k7i1:auto_generated.address_a[4]
address_a[5] => altsyncram_k7i1:auto_generated.address_a[5]
address_a[6] => altsyncram_k7i1:auto_generated.address_a[6]
address_a[7] => altsyncram_k7i1:auto_generated.address_a[7]
address_a[8] => altsyncram_k7i1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_k7i1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_k7i1:auto_generated.q_a[0]
q_a[1] <= altsyncram_k7i1:auto_generated.q_a[1]
q_a[2] <= altsyncram_k7i1:auto_generated.q_a[2]
q_a[3] <= altsyncram_k7i1:auto_generated.q_a[3]
q_a[4] <= altsyncram_k7i1:auto_generated.q_a[4]
q_a[5] <= altsyncram_k7i1:auto_generated.q_a[5]
q_a[6] <= altsyncram_k7i1:auto_generated.q_a[6]
q_a[7] <= altsyncram_k7i1:auto_generated.q_a[7]
q_a[8] <= altsyncram_k7i1:auto_generated.q_a[8]
q_a[9] <= altsyncram_k7i1:auto_generated.q_a[9]
q_a[10] <= altsyncram_k7i1:auto_generated.q_a[10]
q_a[11] <= altsyncram_k7i1:auto_generated.q_a[11]
q_a[12] <= altsyncram_k7i1:auto_generated.q_a[12]
q_a[13] <= altsyncram_k7i1:auto_generated.q_a[13]
q_a[14] <= altsyncram_k7i1:auto_generated.q_a[14]
q_a[15] <= altsyncram_k7i1:auto_generated.q_a[15]
q_a[16] <= altsyncram_k7i1:auto_generated.q_a[16]
q_a[17] <= altsyncram_k7i1:auto_generated.q_a[17]
q_a[18] <= altsyncram_k7i1:auto_generated.q_a[18]
q_a[19] <= altsyncram_k7i1:auto_generated.q_a[19]
q_a[20] <= altsyncram_k7i1:auto_generated.q_a[20]
q_a[21] <= altsyncram_k7i1:auto_generated.q_a[21]
q_a[22] <= altsyncram_k7i1:auto_generated.q_a[22]
q_a[23] <= altsyncram_k7i1:auto_generated.q_a[23]
q_a[24] <= altsyncram_k7i1:auto_generated.q_a[24]
q_a[25] <= altsyncram_k7i1:auto_generated.q_a[25]
q_a[26] <= altsyncram_k7i1:auto_generated.q_a[26]
q_a[27] <= altsyncram_k7i1:auto_generated.q_a[27]
q_a[28] <= altsyncram_k7i1:auto_generated.q_a[28]
q_a[29] <= altsyncram_k7i1:auto_generated.q_a[29]
q_a[30] <= altsyncram_k7i1:auto_generated.q_a[30]
q_a[31] <= altsyncram_k7i1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|phase4|ram_TA:b2v_inst2|altsyncram:altsyncram_component|altsyncram_k7i1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
rden_a => ram_block1a8.PORTARE
rden_a => ram_block1a9.PORTARE
rden_a => ram_block1a10.PORTARE
rden_a => ram_block1a11.PORTARE
rden_a => ram_block1a12.PORTARE
rden_a => ram_block1a13.PORTARE
rden_a => ram_block1a14.PORTARE
rden_a => ram_block1a15.PORTARE
rden_a => ram_block1a16.PORTARE
rden_a => ram_block1a17.PORTARE
rden_a => ram_block1a18.PORTARE
rden_a => ram_block1a19.PORTARE
rden_a => ram_block1a20.PORTARE
rden_a => ram_block1a21.PORTARE
rden_a => ram_block1a22.PORTARE
rden_a => ram_block1a23.PORTARE
rden_a => ram_block1a24.PORTARE
rden_a => ram_block1a25.PORTARE
rden_a => ram_block1a26.PORTARE
rden_a => ram_block1a27.PORTARE
rden_a => ram_block1a28.PORTARE
rden_a => ram_block1a29.PORTARE
rden_a => ram_block1a30.PORTARE
rden_a => ram_block1a31.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|phase4|display_splitter:b2v_inst20
input[0] => output1[0].DATAIN
input[1] => output1[1].DATAIN
input[2] => output1[2].DATAIN
input[3] => output1[3].DATAIN
input[4] => output2[0].DATAIN
input[5] => output2[1].DATAIN
input[6] => output2[2].DATAIN
input[7] => output2[3].DATAIN
input[8] => ~NO_FANOUT~
input[9] => ~NO_FANOUT~
input[10] => ~NO_FANOUT~
input[11] => ~NO_FANOUT~
input[12] => ~NO_FANOUT~
input[13] => ~NO_FANOUT~
input[14] => ~NO_FANOUT~
input[15] => ~NO_FANOUT~
input[16] => ~NO_FANOUT~
input[17] => ~NO_FANOUT~
input[18] => ~NO_FANOUT~
input[19] => ~NO_FANOUT~
input[20] => ~NO_FANOUT~
input[21] => ~NO_FANOUT~
input[22] => ~NO_FANOUT~
input[23] => ~NO_FANOUT~
input[24] => ~NO_FANOUT~
input[25] => ~NO_FANOUT~
input[26] => ~NO_FANOUT~
input[27] => ~NO_FANOUT~
input[28] => ~NO_FANOUT~
input[29] => ~NO_FANOUT~
input[30] => ~NO_FANOUT~
input[31] => ~NO_FANOUT~
output1[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output1[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output1[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output1[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output2[0] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output2[1] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output2[2] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output2[3] <= input[7].DB_MAX_OUTPUT_PORT_TYPE


|phase4|ALU:b2v_inst3
A[0] => Add0.IN32
A[0] => Add1.IN64
A[0] => Mult0.IN31
A[0] => temp_C.IN0
A[0] => Mod0.IN31
A[0] => Div0.IN31
A[0] => RESULT.IN0
A[0] => RESULT.IN0
A[0] => ShiftRight0.IN32
A[0] => ShiftLeft0.IN66
A[0] => ShiftLeft1.IN32
A[0] => ShiftRight1.IN66
A[0] => RotateRight0.IN31
A[0] => RotateLeft0.IN65
A[0] => RotateLeft1.IN31
A[0] => RotateRight1.IN65
A[1] => Add0.IN31
A[1] => Add1.IN63
A[1] => Mult0.IN30
A[1] => temp_C.IN0
A[1] => Mod0.IN30
A[1] => Div0.IN30
A[1] => RESULT.IN0
A[1] => RESULT.IN0
A[1] => ShiftRight0.IN31
A[1] => ShiftLeft0.IN65
A[1] => ShiftLeft1.IN31
A[1] => ShiftRight1.IN65
A[1] => RotateRight0.IN30
A[1] => RotateLeft0.IN64
A[1] => RotateLeft1.IN30
A[1] => RotateRight1.IN64
A[2] => Add0.IN30
A[2] => Add1.IN62
A[2] => Mult0.IN29
A[2] => temp_C.IN0
A[2] => Mod0.IN29
A[2] => Div0.IN29
A[2] => RESULT.IN0
A[2] => RESULT.IN0
A[2] => ShiftRight0.IN30
A[2] => ShiftLeft0.IN64
A[2] => ShiftLeft1.IN30
A[2] => ShiftRight1.IN64
A[2] => RotateRight0.IN29
A[2] => RotateLeft0.IN63
A[2] => RotateLeft1.IN29
A[2] => RotateRight1.IN63
A[3] => Add0.IN29
A[3] => Add1.IN61
A[3] => Mult0.IN28
A[3] => temp_C.IN0
A[3] => Mod0.IN28
A[3] => Div0.IN28
A[3] => RESULT.IN0
A[3] => RESULT.IN0
A[3] => ShiftRight0.IN29
A[3] => ShiftLeft0.IN63
A[3] => ShiftLeft1.IN29
A[3] => ShiftRight1.IN63
A[3] => RotateRight0.IN28
A[3] => RotateLeft0.IN62
A[3] => RotateLeft1.IN28
A[3] => RotateRight1.IN62
A[4] => Add0.IN28
A[4] => Add1.IN60
A[4] => Mult0.IN27
A[4] => temp_C.IN0
A[4] => Mod0.IN27
A[4] => Div0.IN27
A[4] => RESULT.IN0
A[4] => RESULT.IN0
A[4] => ShiftRight0.IN28
A[4] => ShiftLeft0.IN62
A[4] => ShiftLeft1.IN28
A[4] => ShiftRight1.IN62
A[4] => RotateRight0.IN27
A[4] => RotateLeft0.IN61
A[4] => RotateLeft1.IN27
A[4] => RotateRight1.IN61
A[5] => Add0.IN27
A[5] => Add1.IN59
A[5] => Mult0.IN26
A[5] => temp_C.IN0
A[5] => Mod0.IN26
A[5] => Div0.IN26
A[5] => RESULT.IN0
A[5] => RESULT.IN0
A[5] => ShiftRight0.IN27
A[5] => ShiftLeft0.IN61
A[5] => ShiftLeft1.IN27
A[5] => ShiftRight1.IN61
A[5] => RotateRight0.IN26
A[5] => RotateLeft0.IN60
A[5] => RotateLeft1.IN26
A[5] => RotateRight1.IN60
A[6] => Add0.IN26
A[6] => Add1.IN58
A[6] => Mult0.IN25
A[6] => temp_C.IN0
A[6] => Mod0.IN25
A[6] => Div0.IN25
A[6] => RESULT.IN0
A[6] => RESULT.IN0
A[6] => ShiftRight0.IN26
A[6] => ShiftLeft0.IN60
A[6] => ShiftLeft1.IN26
A[6] => ShiftRight1.IN60
A[6] => RotateRight0.IN25
A[6] => RotateLeft0.IN59
A[6] => RotateLeft1.IN25
A[6] => RotateRight1.IN59
A[7] => Add0.IN25
A[7] => Add1.IN57
A[7] => Mult0.IN24
A[7] => temp_C.IN0
A[7] => Mod0.IN24
A[7] => Div0.IN24
A[7] => RESULT.IN0
A[7] => RESULT.IN0
A[7] => ShiftRight0.IN25
A[7] => ShiftLeft0.IN59
A[7] => ShiftLeft1.IN25
A[7] => ShiftRight1.IN59
A[7] => RotateRight0.IN24
A[7] => RotateLeft0.IN58
A[7] => RotateLeft1.IN24
A[7] => RotateRight1.IN58
A[8] => Add0.IN24
A[8] => Add1.IN56
A[8] => Mult0.IN23
A[8] => temp_C.IN0
A[8] => Mod0.IN23
A[8] => Div0.IN23
A[8] => RESULT.IN0
A[8] => RESULT.IN0
A[8] => ShiftRight0.IN24
A[8] => ShiftLeft0.IN58
A[8] => ShiftLeft1.IN24
A[8] => ShiftRight1.IN58
A[8] => RotateRight0.IN23
A[8] => RotateLeft0.IN57
A[8] => RotateLeft1.IN23
A[8] => RotateRight1.IN57
A[9] => Add0.IN23
A[9] => Add1.IN55
A[9] => Mult0.IN22
A[9] => temp_C.IN0
A[9] => Mod0.IN22
A[9] => Div0.IN22
A[9] => RESULT.IN0
A[9] => RESULT.IN0
A[9] => ShiftRight0.IN23
A[9] => ShiftLeft0.IN57
A[9] => ShiftLeft1.IN23
A[9] => ShiftRight1.IN57
A[9] => RotateRight0.IN22
A[9] => RotateLeft0.IN56
A[9] => RotateLeft1.IN22
A[9] => RotateRight1.IN56
A[10] => Add0.IN22
A[10] => Add1.IN54
A[10] => Mult0.IN21
A[10] => temp_C.IN0
A[10] => Mod0.IN21
A[10] => Div0.IN21
A[10] => RESULT.IN0
A[10] => RESULT.IN0
A[10] => ShiftRight0.IN22
A[10] => ShiftLeft0.IN56
A[10] => ShiftLeft1.IN22
A[10] => ShiftRight1.IN56
A[10] => RotateRight0.IN21
A[10] => RotateLeft0.IN55
A[10] => RotateLeft1.IN21
A[10] => RotateRight1.IN55
A[11] => Add0.IN21
A[11] => Add1.IN53
A[11] => Mult0.IN20
A[11] => temp_C.IN0
A[11] => Mod0.IN20
A[11] => Div0.IN20
A[11] => RESULT.IN0
A[11] => RESULT.IN0
A[11] => ShiftRight0.IN21
A[11] => ShiftLeft0.IN55
A[11] => ShiftLeft1.IN21
A[11] => ShiftRight1.IN55
A[11] => RotateRight0.IN20
A[11] => RotateLeft0.IN54
A[11] => RotateLeft1.IN20
A[11] => RotateRight1.IN54
A[12] => Add0.IN20
A[12] => Add1.IN52
A[12] => Mult0.IN19
A[12] => temp_C.IN0
A[12] => Mod0.IN19
A[12] => Div0.IN19
A[12] => RESULT.IN0
A[12] => RESULT.IN0
A[12] => ShiftRight0.IN20
A[12] => ShiftLeft0.IN54
A[12] => ShiftLeft1.IN20
A[12] => ShiftRight1.IN54
A[12] => RotateRight0.IN19
A[12] => RotateLeft0.IN53
A[12] => RotateLeft1.IN19
A[12] => RotateRight1.IN53
A[13] => Add0.IN19
A[13] => Add1.IN51
A[13] => Mult0.IN18
A[13] => temp_C.IN0
A[13] => Mod0.IN18
A[13] => Div0.IN18
A[13] => RESULT.IN0
A[13] => RESULT.IN0
A[13] => ShiftRight0.IN19
A[13] => ShiftLeft0.IN53
A[13] => ShiftLeft1.IN19
A[13] => ShiftRight1.IN53
A[13] => RotateRight0.IN18
A[13] => RotateLeft0.IN52
A[13] => RotateLeft1.IN18
A[13] => RotateRight1.IN52
A[14] => Add0.IN18
A[14] => Add1.IN50
A[14] => Mult0.IN17
A[14] => temp_C.IN0
A[14] => Mod0.IN17
A[14] => Div0.IN17
A[14] => RESULT.IN0
A[14] => RESULT.IN0
A[14] => ShiftRight0.IN18
A[14] => ShiftLeft0.IN52
A[14] => ShiftLeft1.IN18
A[14] => ShiftRight1.IN52
A[14] => RotateRight0.IN17
A[14] => RotateLeft0.IN51
A[14] => RotateLeft1.IN17
A[14] => RotateRight1.IN51
A[15] => Add0.IN17
A[15] => Add1.IN49
A[15] => Mult0.IN16
A[15] => temp_C.IN0
A[15] => Mod0.IN16
A[15] => Div0.IN16
A[15] => RESULT.IN0
A[15] => RESULT.IN0
A[15] => ShiftRight0.IN17
A[15] => ShiftLeft0.IN51
A[15] => ShiftLeft1.IN17
A[15] => ShiftRight1.IN51
A[15] => RotateRight0.IN16
A[15] => RotateLeft0.IN50
A[15] => RotateLeft1.IN16
A[15] => RotateRight1.IN50
A[16] => Add0.IN16
A[16] => Add1.IN48
A[16] => Mult0.IN15
A[16] => temp_C.IN0
A[16] => Mod0.IN15
A[16] => Div0.IN15
A[16] => RESULT.IN0
A[16] => RESULT.IN0
A[16] => ShiftRight0.IN16
A[16] => ShiftLeft0.IN50
A[16] => ShiftLeft1.IN16
A[16] => ShiftRight1.IN50
A[16] => RotateRight0.IN15
A[16] => RotateLeft0.IN49
A[16] => RotateLeft1.IN15
A[16] => RotateRight1.IN49
A[17] => Add0.IN15
A[17] => Add1.IN47
A[17] => Mult0.IN14
A[17] => temp_C.IN0
A[17] => Mod0.IN14
A[17] => Div0.IN14
A[17] => RESULT.IN0
A[17] => RESULT.IN0
A[17] => ShiftRight0.IN15
A[17] => ShiftLeft0.IN49
A[17] => ShiftLeft1.IN15
A[17] => ShiftRight1.IN49
A[17] => RotateRight0.IN14
A[17] => RotateLeft0.IN48
A[17] => RotateLeft1.IN14
A[17] => RotateRight1.IN48
A[18] => Add0.IN14
A[18] => Add1.IN46
A[18] => Mult0.IN13
A[18] => temp_C.IN0
A[18] => Mod0.IN13
A[18] => Div0.IN13
A[18] => RESULT.IN0
A[18] => RESULT.IN0
A[18] => ShiftRight0.IN14
A[18] => ShiftLeft0.IN48
A[18] => ShiftLeft1.IN14
A[18] => ShiftRight1.IN48
A[18] => RotateRight0.IN13
A[18] => RotateLeft0.IN47
A[18] => RotateLeft1.IN13
A[18] => RotateRight1.IN47
A[19] => Add0.IN13
A[19] => Add1.IN45
A[19] => Mult0.IN12
A[19] => temp_C.IN0
A[19] => Mod0.IN12
A[19] => Div0.IN12
A[19] => RESULT.IN0
A[19] => RESULT.IN0
A[19] => ShiftRight0.IN13
A[19] => ShiftLeft0.IN47
A[19] => ShiftLeft1.IN13
A[19] => ShiftRight1.IN47
A[19] => RotateRight0.IN12
A[19] => RotateLeft0.IN46
A[19] => RotateLeft1.IN12
A[19] => RotateRight1.IN46
A[20] => Add0.IN12
A[20] => Add1.IN44
A[20] => Mult0.IN11
A[20] => temp_C.IN0
A[20] => Mod0.IN11
A[20] => Div0.IN11
A[20] => RESULT.IN0
A[20] => RESULT.IN0
A[20] => ShiftRight0.IN12
A[20] => ShiftLeft0.IN46
A[20] => ShiftLeft1.IN12
A[20] => ShiftRight1.IN46
A[20] => RotateRight0.IN11
A[20] => RotateLeft0.IN45
A[20] => RotateLeft1.IN11
A[20] => RotateRight1.IN45
A[21] => Add0.IN11
A[21] => Add1.IN43
A[21] => Mult0.IN10
A[21] => temp_C.IN0
A[21] => Mod0.IN10
A[21] => Div0.IN10
A[21] => RESULT.IN0
A[21] => RESULT.IN0
A[21] => ShiftRight0.IN11
A[21] => ShiftLeft0.IN45
A[21] => ShiftLeft1.IN11
A[21] => ShiftRight1.IN45
A[21] => RotateRight0.IN10
A[21] => RotateLeft0.IN44
A[21] => RotateLeft1.IN10
A[21] => RotateRight1.IN44
A[22] => Add0.IN10
A[22] => Add1.IN42
A[22] => Mult0.IN9
A[22] => temp_C.IN0
A[22] => Mod0.IN9
A[22] => Div0.IN9
A[22] => RESULT.IN0
A[22] => RESULT.IN0
A[22] => ShiftRight0.IN10
A[22] => ShiftLeft0.IN44
A[22] => ShiftLeft1.IN10
A[22] => ShiftRight1.IN44
A[22] => RotateRight0.IN9
A[22] => RotateLeft0.IN43
A[22] => RotateLeft1.IN9
A[22] => RotateRight1.IN43
A[23] => Add0.IN9
A[23] => Add1.IN41
A[23] => Mult0.IN8
A[23] => temp_C.IN0
A[23] => Mod0.IN8
A[23] => Div0.IN8
A[23] => RESULT.IN0
A[23] => RESULT.IN0
A[23] => ShiftRight0.IN9
A[23] => ShiftLeft0.IN43
A[23] => ShiftLeft1.IN9
A[23] => ShiftRight1.IN43
A[23] => RotateRight0.IN8
A[23] => RotateLeft0.IN42
A[23] => RotateLeft1.IN8
A[23] => RotateRight1.IN42
A[24] => Add0.IN8
A[24] => Add1.IN40
A[24] => Mult0.IN7
A[24] => temp_C.IN0
A[24] => Mod0.IN7
A[24] => Div0.IN7
A[24] => RESULT.IN0
A[24] => RESULT.IN0
A[24] => ShiftRight0.IN8
A[24] => ShiftLeft0.IN42
A[24] => ShiftLeft1.IN8
A[24] => ShiftRight1.IN42
A[24] => RotateRight0.IN7
A[24] => RotateLeft0.IN41
A[24] => RotateLeft1.IN7
A[24] => RotateRight1.IN41
A[25] => Add0.IN7
A[25] => Add1.IN39
A[25] => Mult0.IN6
A[25] => temp_C.IN0
A[25] => Mod0.IN6
A[25] => Div0.IN6
A[25] => RESULT.IN0
A[25] => RESULT.IN0
A[25] => ShiftRight0.IN7
A[25] => ShiftLeft0.IN41
A[25] => ShiftLeft1.IN7
A[25] => ShiftRight1.IN41
A[25] => RotateRight0.IN6
A[25] => RotateLeft0.IN40
A[25] => RotateLeft1.IN6
A[25] => RotateRight1.IN40
A[26] => Add0.IN6
A[26] => Add1.IN38
A[26] => Mult0.IN5
A[26] => temp_C.IN0
A[26] => Mod0.IN5
A[26] => Div0.IN5
A[26] => RESULT.IN0
A[26] => RESULT.IN0
A[26] => ShiftRight0.IN6
A[26] => ShiftLeft0.IN40
A[26] => ShiftLeft1.IN6
A[26] => ShiftRight1.IN40
A[26] => RotateRight0.IN5
A[26] => RotateLeft0.IN39
A[26] => RotateLeft1.IN5
A[26] => RotateRight1.IN39
A[27] => Add0.IN5
A[27] => Add1.IN37
A[27] => Mult0.IN4
A[27] => temp_C.IN0
A[27] => Mod0.IN4
A[27] => Div0.IN4
A[27] => RESULT.IN0
A[27] => RESULT.IN0
A[27] => ShiftRight0.IN5
A[27] => ShiftLeft0.IN39
A[27] => ShiftLeft1.IN5
A[27] => ShiftRight1.IN39
A[27] => RotateRight0.IN4
A[27] => RotateLeft0.IN38
A[27] => RotateLeft1.IN4
A[27] => RotateRight1.IN38
A[28] => Add0.IN4
A[28] => Add1.IN36
A[28] => Mult0.IN3
A[28] => temp_C.IN0
A[28] => Mod0.IN3
A[28] => Div0.IN3
A[28] => RESULT.IN0
A[28] => RESULT.IN0
A[28] => ShiftRight0.IN4
A[28] => ShiftLeft0.IN38
A[28] => ShiftLeft1.IN4
A[28] => ShiftRight1.IN38
A[28] => RotateRight0.IN3
A[28] => RotateLeft0.IN37
A[28] => RotateLeft1.IN3
A[28] => RotateRight1.IN37
A[29] => Add0.IN3
A[29] => Add1.IN35
A[29] => Mult0.IN2
A[29] => temp_C.IN0
A[29] => Mod0.IN2
A[29] => Div0.IN2
A[29] => RESULT.IN0
A[29] => RESULT.IN0
A[29] => ShiftRight0.IN3
A[29] => ShiftLeft0.IN37
A[29] => ShiftLeft1.IN3
A[29] => ShiftRight1.IN37
A[29] => RotateRight0.IN2
A[29] => RotateLeft0.IN36
A[29] => RotateLeft1.IN2
A[29] => RotateRight1.IN36
A[30] => Add0.IN2
A[30] => Add1.IN34
A[30] => Mult0.IN1
A[30] => temp_C.IN0
A[30] => Mod0.IN1
A[30] => Div0.IN1
A[30] => RESULT.IN0
A[30] => RESULT.IN0
A[30] => ShiftRight0.IN2
A[30] => ShiftLeft0.IN36
A[30] => ShiftLeft1.IN2
A[30] => ShiftRight1.IN36
A[30] => RotateRight0.IN1
A[30] => RotateLeft0.IN35
A[30] => RotateLeft1.IN1
A[30] => RotateRight1.IN35
A[31] => Add0.IN1
A[31] => Add1.IN33
A[31] => Mult0.IN0
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => temp_C.IN1
A[31] => Mod0.IN0
A[31] => temp_C.IN0
A[31] => Div0.IN0
A[31] => RESULT.IN0
A[31] => RESULT.IN0
A[31] => ShiftRight0.IN1
A[31] => ShiftLeft0.IN35
A[31] => ShiftLeft1.IN1
A[31] => ShiftRight1.IN35
A[31] => RotateRight0.IN0
A[31] => RotateLeft0.IN34
A[31] => RotateLeft1.IN0
A[31] => RotateRight1.IN34
A[31] => Add3.IN63
B[0] => Add0.IN64
B[0] => Mult0.IN63
B[0] => temp_C.IN0
B[0] => Mod0.IN63
B[0] => Add4.IN64
B[0] => Div0.IN63
B[0] => RESULT.IN1
B[0] => RESULT.IN1
B[0] => ShiftRight0.IN64
B[0] => ShiftLeft1.IN64
B[0] => RotateRight0.IN63
B[0] => RotateLeft1.IN63
B[0] => Add6.IN63
B[0] => Add5.IN64
B[0] => Add1.IN31
B[0] => Mux63.IN10
B[1] => Add0.IN63
B[1] => Mult0.IN62
B[1] => temp_C.IN0
B[1] => Mod0.IN62
B[1] => Add4.IN63
B[1] => Div0.IN62
B[1] => RESULT.IN1
B[1] => RESULT.IN1
B[1] => ShiftRight0.IN63
B[1] => ShiftLeft1.IN63
B[1] => RotateRight0.IN62
B[1] => RotateLeft1.IN62
B[1] => Add6.IN62
B[1] => Add5.IN63
B[1] => Add1.IN30
B[1] => Mux62.IN10
B[2] => Add0.IN62
B[2] => Mult0.IN61
B[2] => temp_C.IN0
B[2] => Mod0.IN61
B[2] => Add4.IN62
B[2] => Div0.IN61
B[2] => RESULT.IN1
B[2] => RESULT.IN1
B[2] => ShiftRight0.IN62
B[2] => ShiftLeft1.IN62
B[2] => RotateRight0.IN61
B[2] => RotateLeft1.IN61
B[2] => Add6.IN61
B[2] => Add5.IN62
B[2] => Add1.IN29
B[2] => Mux61.IN10
B[3] => Add0.IN61
B[3] => Mult0.IN60
B[3] => temp_C.IN0
B[3] => Mod0.IN60
B[3] => Add4.IN61
B[3] => Div0.IN60
B[3] => RESULT.IN1
B[3] => RESULT.IN1
B[3] => ShiftRight0.IN61
B[3] => ShiftLeft1.IN61
B[3] => RotateRight0.IN60
B[3] => RotateLeft1.IN60
B[3] => Add6.IN60
B[3] => Add5.IN61
B[3] => Add1.IN28
B[3] => Mux60.IN10
B[4] => Add0.IN60
B[4] => Mult0.IN59
B[4] => temp_C.IN0
B[4] => Mod0.IN59
B[4] => Add4.IN60
B[4] => Div0.IN59
B[4] => RESULT.IN1
B[4] => RESULT.IN1
B[4] => ShiftRight0.IN60
B[4] => ShiftLeft1.IN60
B[4] => RotateRight0.IN59
B[4] => RotateLeft1.IN59
B[4] => Add6.IN59
B[4] => Add5.IN60
B[4] => Add1.IN27
B[4] => Mux59.IN10
B[5] => Add0.IN59
B[5] => Mult0.IN58
B[5] => temp_C.IN0
B[5] => Mod0.IN58
B[5] => Add4.IN59
B[5] => Div0.IN58
B[5] => RESULT.IN1
B[5] => RESULT.IN1
B[5] => ShiftRight0.IN59
B[5] => ShiftLeft1.IN59
B[5] => RotateRight0.IN58
B[5] => RotateLeft1.IN58
B[5] => Add6.IN58
B[5] => Add5.IN59
B[5] => Add1.IN26
B[5] => Mux58.IN10
B[6] => Add0.IN58
B[6] => Mult0.IN57
B[6] => temp_C.IN0
B[6] => Mod0.IN57
B[6] => Add4.IN58
B[6] => Div0.IN57
B[6] => RESULT.IN1
B[6] => RESULT.IN1
B[6] => ShiftRight0.IN58
B[6] => ShiftLeft1.IN58
B[6] => RotateRight0.IN57
B[6] => RotateLeft1.IN57
B[6] => Add6.IN57
B[6] => Add5.IN58
B[6] => Add1.IN25
B[6] => Mux57.IN10
B[7] => Add0.IN57
B[7] => Mult0.IN56
B[7] => temp_C.IN0
B[7] => Mod0.IN56
B[7] => Add4.IN57
B[7] => Div0.IN56
B[7] => RESULT.IN1
B[7] => RESULT.IN1
B[7] => ShiftRight0.IN57
B[7] => ShiftLeft1.IN57
B[7] => RotateRight0.IN56
B[7] => RotateLeft1.IN56
B[7] => Add6.IN56
B[7] => Add5.IN57
B[7] => Add1.IN24
B[7] => Mux56.IN10
B[8] => Add0.IN56
B[8] => Mult0.IN55
B[8] => temp_C.IN0
B[8] => Mod0.IN55
B[8] => Add4.IN56
B[8] => Div0.IN55
B[8] => RESULT.IN1
B[8] => RESULT.IN1
B[8] => ShiftRight0.IN56
B[8] => ShiftLeft1.IN56
B[8] => RotateRight0.IN55
B[8] => RotateLeft1.IN55
B[8] => Add6.IN55
B[8] => Add5.IN56
B[8] => Add1.IN23
B[8] => Mux55.IN10
B[9] => Add0.IN55
B[9] => Mult0.IN54
B[9] => temp_C.IN0
B[9] => Mod0.IN54
B[9] => Add4.IN55
B[9] => Div0.IN54
B[9] => RESULT.IN1
B[9] => RESULT.IN1
B[9] => ShiftRight0.IN55
B[9] => ShiftLeft1.IN55
B[9] => RotateRight0.IN54
B[9] => RotateLeft1.IN54
B[9] => Add6.IN54
B[9] => Add5.IN55
B[9] => Add1.IN22
B[9] => Mux54.IN10
B[10] => Add0.IN54
B[10] => Mult0.IN53
B[10] => temp_C.IN0
B[10] => Mod0.IN53
B[10] => Add4.IN54
B[10] => Div0.IN53
B[10] => RESULT.IN1
B[10] => RESULT.IN1
B[10] => ShiftRight0.IN54
B[10] => ShiftLeft1.IN54
B[10] => RotateRight0.IN53
B[10] => RotateLeft1.IN53
B[10] => Add6.IN53
B[10] => Add5.IN54
B[10] => Add1.IN21
B[10] => Mux53.IN10
B[11] => Add0.IN53
B[11] => Mult0.IN52
B[11] => temp_C.IN0
B[11] => Mod0.IN52
B[11] => Add4.IN53
B[11] => Div0.IN52
B[11] => RESULT.IN1
B[11] => RESULT.IN1
B[11] => ShiftRight0.IN53
B[11] => ShiftLeft1.IN53
B[11] => RotateRight0.IN52
B[11] => RotateLeft1.IN52
B[11] => Add6.IN52
B[11] => Add5.IN53
B[11] => Add1.IN20
B[11] => Mux52.IN10
B[12] => Add0.IN52
B[12] => Mult0.IN51
B[12] => temp_C.IN0
B[12] => Mod0.IN51
B[12] => Add4.IN52
B[12] => Div0.IN51
B[12] => RESULT.IN1
B[12] => RESULT.IN1
B[12] => ShiftRight0.IN52
B[12] => ShiftLeft1.IN52
B[12] => RotateRight0.IN51
B[12] => RotateLeft1.IN51
B[12] => Add6.IN51
B[12] => Add5.IN52
B[12] => Add1.IN19
B[12] => Mux51.IN10
B[13] => Add0.IN51
B[13] => Mult0.IN50
B[13] => temp_C.IN0
B[13] => Mod0.IN50
B[13] => Add4.IN51
B[13] => Div0.IN50
B[13] => RESULT.IN1
B[13] => RESULT.IN1
B[13] => ShiftRight0.IN51
B[13] => ShiftLeft1.IN51
B[13] => RotateRight0.IN50
B[13] => RotateLeft1.IN50
B[13] => Add6.IN50
B[13] => Add5.IN51
B[13] => Add1.IN18
B[13] => Mux50.IN10
B[14] => Add0.IN50
B[14] => Mult0.IN49
B[14] => temp_C.IN0
B[14] => Mod0.IN49
B[14] => Add4.IN50
B[14] => Div0.IN49
B[14] => RESULT.IN1
B[14] => RESULT.IN1
B[14] => ShiftRight0.IN50
B[14] => ShiftLeft1.IN50
B[14] => RotateRight0.IN49
B[14] => RotateLeft1.IN49
B[14] => Add6.IN49
B[14] => Add5.IN50
B[14] => Add1.IN17
B[14] => Mux49.IN10
B[15] => Add0.IN49
B[15] => Mult0.IN48
B[15] => temp_C.IN0
B[15] => Mod0.IN48
B[15] => Add4.IN49
B[15] => Div0.IN48
B[15] => RESULT.IN1
B[15] => RESULT.IN1
B[15] => ShiftRight0.IN49
B[15] => ShiftLeft1.IN49
B[15] => RotateRight0.IN48
B[15] => RotateLeft1.IN48
B[15] => Add6.IN48
B[15] => Add5.IN49
B[15] => Add1.IN16
B[15] => Mux48.IN10
B[16] => Add0.IN48
B[16] => Mult0.IN47
B[16] => temp_C.IN0
B[16] => Mod0.IN47
B[16] => Add4.IN48
B[16] => Div0.IN47
B[16] => RESULT.IN1
B[16] => RESULT.IN1
B[16] => ShiftRight0.IN48
B[16] => ShiftLeft1.IN48
B[16] => RotateRight0.IN47
B[16] => RotateLeft1.IN47
B[16] => Add6.IN47
B[16] => Add5.IN48
B[16] => Add1.IN15
B[16] => Mux47.IN10
B[17] => Add0.IN47
B[17] => Mult0.IN46
B[17] => temp_C.IN0
B[17] => Mod0.IN46
B[17] => Add4.IN47
B[17] => Div0.IN46
B[17] => RESULT.IN1
B[17] => RESULT.IN1
B[17] => ShiftRight0.IN47
B[17] => ShiftLeft1.IN47
B[17] => RotateRight0.IN46
B[17] => RotateLeft1.IN46
B[17] => Add6.IN46
B[17] => Add5.IN47
B[17] => Add1.IN14
B[17] => Mux46.IN10
B[18] => Add0.IN46
B[18] => Mult0.IN45
B[18] => temp_C.IN0
B[18] => Mod0.IN45
B[18] => Add4.IN46
B[18] => Div0.IN45
B[18] => RESULT.IN1
B[18] => RESULT.IN1
B[18] => ShiftRight0.IN46
B[18] => ShiftLeft1.IN46
B[18] => RotateRight0.IN45
B[18] => RotateLeft1.IN45
B[18] => Add6.IN45
B[18] => Add5.IN46
B[18] => Add1.IN13
B[18] => Mux45.IN10
B[19] => Add0.IN45
B[19] => Mult0.IN44
B[19] => temp_C.IN0
B[19] => Mod0.IN44
B[19] => Add4.IN45
B[19] => Div0.IN44
B[19] => RESULT.IN1
B[19] => RESULT.IN1
B[19] => ShiftRight0.IN45
B[19] => ShiftLeft1.IN45
B[19] => RotateRight0.IN44
B[19] => RotateLeft1.IN44
B[19] => Add6.IN44
B[19] => Add5.IN45
B[19] => Add1.IN12
B[19] => Mux44.IN10
B[20] => Add0.IN44
B[20] => Mult0.IN43
B[20] => temp_C.IN0
B[20] => Mod0.IN43
B[20] => Add4.IN44
B[20] => Div0.IN43
B[20] => RESULT.IN1
B[20] => RESULT.IN1
B[20] => ShiftRight0.IN44
B[20] => ShiftLeft1.IN44
B[20] => RotateRight0.IN43
B[20] => RotateLeft1.IN43
B[20] => Add6.IN43
B[20] => Add5.IN44
B[20] => Add1.IN11
B[20] => Mux43.IN10
B[21] => Add0.IN43
B[21] => Mult0.IN42
B[21] => temp_C.IN0
B[21] => Mod0.IN42
B[21] => Add4.IN43
B[21] => Div0.IN42
B[21] => RESULT.IN1
B[21] => RESULT.IN1
B[21] => ShiftRight0.IN43
B[21] => ShiftLeft1.IN43
B[21] => RotateRight0.IN42
B[21] => RotateLeft1.IN42
B[21] => Add6.IN42
B[21] => Add5.IN43
B[21] => Add1.IN10
B[21] => Mux42.IN10
B[22] => Add0.IN42
B[22] => Mult0.IN41
B[22] => temp_C.IN0
B[22] => Mod0.IN41
B[22] => Add4.IN42
B[22] => Div0.IN41
B[22] => RESULT.IN1
B[22] => RESULT.IN1
B[22] => ShiftRight0.IN42
B[22] => ShiftLeft1.IN42
B[22] => RotateRight0.IN41
B[22] => RotateLeft1.IN41
B[22] => Add6.IN41
B[22] => Add5.IN42
B[22] => Add1.IN9
B[22] => Mux41.IN10
B[23] => Add0.IN41
B[23] => Mult0.IN40
B[23] => temp_C.IN0
B[23] => Mod0.IN40
B[23] => Add4.IN41
B[23] => Div0.IN40
B[23] => RESULT.IN1
B[23] => RESULT.IN1
B[23] => ShiftRight0.IN41
B[23] => ShiftLeft1.IN41
B[23] => RotateRight0.IN40
B[23] => RotateLeft1.IN40
B[23] => Add6.IN40
B[23] => Add5.IN41
B[23] => Add1.IN8
B[23] => Mux40.IN10
B[24] => Add0.IN40
B[24] => Mult0.IN39
B[24] => temp_C.IN0
B[24] => Mod0.IN39
B[24] => Add4.IN40
B[24] => Div0.IN39
B[24] => RESULT.IN1
B[24] => RESULT.IN1
B[24] => ShiftRight0.IN40
B[24] => ShiftLeft1.IN40
B[24] => RotateRight0.IN39
B[24] => RotateLeft1.IN39
B[24] => Add6.IN39
B[24] => Add5.IN40
B[24] => Add1.IN7
B[24] => Mux39.IN10
B[25] => Add0.IN39
B[25] => Mult0.IN38
B[25] => temp_C.IN0
B[25] => Mod0.IN38
B[25] => Add4.IN39
B[25] => Div0.IN38
B[25] => RESULT.IN1
B[25] => RESULT.IN1
B[25] => ShiftRight0.IN39
B[25] => ShiftLeft1.IN39
B[25] => RotateRight0.IN38
B[25] => RotateLeft1.IN38
B[25] => Add6.IN38
B[25] => Add5.IN39
B[25] => Add1.IN6
B[25] => Mux38.IN10
B[26] => Add0.IN38
B[26] => Mult0.IN37
B[26] => temp_C.IN0
B[26] => Mod0.IN37
B[26] => Add4.IN38
B[26] => Div0.IN37
B[26] => RESULT.IN1
B[26] => RESULT.IN1
B[26] => ShiftRight0.IN38
B[26] => ShiftLeft1.IN38
B[26] => RotateRight0.IN37
B[26] => RotateLeft1.IN37
B[26] => Add6.IN37
B[26] => Add5.IN38
B[26] => Add1.IN5
B[26] => Mux37.IN10
B[27] => Add0.IN37
B[27] => Mult0.IN36
B[27] => temp_C.IN0
B[27] => Mod0.IN36
B[27] => Add4.IN37
B[27] => Div0.IN36
B[27] => RESULT.IN1
B[27] => RESULT.IN1
B[27] => ShiftRight0.IN37
B[27] => ShiftLeft1.IN37
B[27] => RotateRight0.IN36
B[27] => RotateLeft1.IN36
B[27] => Add6.IN36
B[27] => Add5.IN37
B[27] => Add1.IN4
B[27] => Mux36.IN10
B[28] => Add0.IN36
B[28] => Mult0.IN35
B[28] => temp_C.IN0
B[28] => Mod0.IN35
B[28] => Add4.IN36
B[28] => Div0.IN35
B[28] => RESULT.IN1
B[28] => RESULT.IN1
B[28] => ShiftRight0.IN36
B[28] => ShiftLeft1.IN36
B[28] => RotateRight0.IN35
B[28] => RotateLeft1.IN35
B[28] => Add6.IN35
B[28] => Add5.IN36
B[28] => Add1.IN3
B[28] => Mux35.IN10
B[29] => Add0.IN35
B[29] => Mult0.IN34
B[29] => temp_C.IN0
B[29] => Mod0.IN34
B[29] => Add4.IN35
B[29] => Div0.IN34
B[29] => RESULT.IN1
B[29] => RESULT.IN1
B[29] => ShiftRight0.IN35
B[29] => ShiftLeft1.IN35
B[29] => RotateRight0.IN34
B[29] => RotateLeft1.IN34
B[29] => Add6.IN34
B[29] => Add5.IN35
B[29] => Add1.IN2
B[29] => Mux34.IN10
B[30] => Add0.IN34
B[30] => Mult0.IN33
B[30] => temp_C.IN0
B[30] => Mod0.IN33
B[30] => Add4.IN34
B[30] => Div0.IN33
B[30] => RESULT.IN1
B[30] => RESULT.IN1
B[30] => ShiftRight0.IN34
B[30] => ShiftLeft1.IN34
B[30] => RotateRight0.IN33
B[30] => RotateLeft1.IN33
B[30] => Add6.IN33
B[30] => Add5.IN34
B[30] => Add1.IN1
B[30] => Mux33.IN10
B[31] => Add0.IN33
B[31] => Mult0.IN32
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => temp_C.IN1
B[31] => Mod0.IN32
B[31] => temp_C.IN1
B[31] => Add4.IN33
B[31] => Div0.IN32
B[31] => RESULT.IN1
B[31] => RESULT.IN1
B[31] => ShiftRight0.IN33
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => ShiftLeft1.IN33
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => RotateRight0.IN32
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => RotateLeft1.IN32
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => temp_C.OUTPUTSELECT
B[31] => Add2.IN63
B[31] => Mux0.IN11
B[31] => Mux1.IN11
B[31] => Mux2.IN11
B[31] => Mux3.IN11
B[31] => Mux4.IN11
B[31] => Mux5.IN11
B[31] => Mux6.IN11
B[31] => Mux7.IN11
B[31] => Mux8.IN11
B[31] => Mux9.IN11
B[31] => Mux10.IN11
B[31] => Mux11.IN11
B[31] => Mux12.IN11
B[31] => Mux13.IN11
B[31] => Mux14.IN11
B[31] => Mux15.IN11
B[31] => Mux16.IN11
B[31] => Mux17.IN11
B[31] => Mux18.IN11
B[31] => Mux19.IN11
B[31] => Mux20.IN11
B[31] => Mux21.IN11
B[31] => Mux22.IN11
B[31] => Mux23.IN11
B[31] => Mux24.IN11
B[31] => Mux25.IN11
B[31] => Mux26.IN11
B[31] => Mux27.IN11
B[31] => Mux28.IN11
B[31] => Mux29.IN11
B[31] => Mux30.IN11
B[31] => Mux31.IN11
B[31] => Mux32.IN11
B[31] => Add6.IN64
B[31] => Add5.IN65
B[31] => Add5.IN66
B[31] => Add1.IN32
B[31] => Add5.IN69
C[0] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
C[1] <= C[1].DB_MAX_OUTPUT_PORT_TYPE
C[2] <= C[2].DB_MAX_OUTPUT_PORT_TYPE
C[3] <= C[3].DB_MAX_OUTPUT_PORT_TYPE
C[4] <= C[4].DB_MAX_OUTPUT_PORT_TYPE
C[5] <= C[5].DB_MAX_OUTPUT_PORT_TYPE
C[6] <= C[6].DB_MAX_OUTPUT_PORT_TYPE
C[7] <= C[7].DB_MAX_OUTPUT_PORT_TYPE
C[8] <= C[8].DB_MAX_OUTPUT_PORT_TYPE
C[9] <= C[9].DB_MAX_OUTPUT_PORT_TYPE
C[10] <= C[10].DB_MAX_OUTPUT_PORT_TYPE
C[11] <= C[11].DB_MAX_OUTPUT_PORT_TYPE
C[12] <= C[12].DB_MAX_OUTPUT_PORT_TYPE
C[13] <= C[13].DB_MAX_OUTPUT_PORT_TYPE
C[14] <= C[14].DB_MAX_OUTPUT_PORT_TYPE
C[15] <= C[15].DB_MAX_OUTPUT_PORT_TYPE
C[16] <= C[16].DB_MAX_OUTPUT_PORT_TYPE
C[17] <= C[17].DB_MAX_OUTPUT_PORT_TYPE
C[18] <= C[18].DB_MAX_OUTPUT_PORT_TYPE
C[19] <= C[19].DB_MAX_OUTPUT_PORT_TYPE
C[20] <= C[20].DB_MAX_OUTPUT_PORT_TYPE
C[21] <= C[21].DB_MAX_OUTPUT_PORT_TYPE
C[22] <= C[22].DB_MAX_OUTPUT_PORT_TYPE
C[23] <= C[23].DB_MAX_OUTPUT_PORT_TYPE
C[24] <= C[24].DB_MAX_OUTPUT_PORT_TYPE
C[25] <= C[25].DB_MAX_OUTPUT_PORT_TYPE
C[26] <= C[26].DB_MAX_OUTPUT_PORT_TYPE
C[27] <= C[27].DB_MAX_OUTPUT_PORT_TYPE
C[28] <= C[28].DB_MAX_OUTPUT_PORT_TYPE
C[29] <= C[29].DB_MAX_OUTPUT_PORT_TYPE
C[30] <= C[30].DB_MAX_OUTPUT_PORT_TYPE
C[31] <= C[31].DB_MAX_OUTPUT_PORT_TYPE
C[32] <= C[32].DB_MAX_OUTPUT_PORT_TYPE
C[33] <= C[33].DB_MAX_OUTPUT_PORT_TYPE
C[34] <= C[34].DB_MAX_OUTPUT_PORT_TYPE
C[35] <= C[35].DB_MAX_OUTPUT_PORT_TYPE
C[36] <= C[36].DB_MAX_OUTPUT_PORT_TYPE
C[37] <= C[37].DB_MAX_OUTPUT_PORT_TYPE
C[38] <= C[38].DB_MAX_OUTPUT_PORT_TYPE
C[39] <= C[39].DB_MAX_OUTPUT_PORT_TYPE
C[40] <= C[40].DB_MAX_OUTPUT_PORT_TYPE
C[41] <= C[41].DB_MAX_OUTPUT_PORT_TYPE
C[42] <= C[42].DB_MAX_OUTPUT_PORT_TYPE
C[43] <= C[43].DB_MAX_OUTPUT_PORT_TYPE
C[44] <= C[44].DB_MAX_OUTPUT_PORT_TYPE
C[45] <= C[45].DB_MAX_OUTPUT_PORT_TYPE
C[46] <= C[46].DB_MAX_OUTPUT_PORT_TYPE
C[47] <= C[47].DB_MAX_OUTPUT_PORT_TYPE
C[48] <= C[48].DB_MAX_OUTPUT_PORT_TYPE
C[49] <= C[49].DB_MAX_OUTPUT_PORT_TYPE
C[50] <= C[50].DB_MAX_OUTPUT_PORT_TYPE
C[51] <= C[51].DB_MAX_OUTPUT_PORT_TYPE
C[52] <= C[52].DB_MAX_OUTPUT_PORT_TYPE
C[53] <= C[53].DB_MAX_OUTPUT_PORT_TYPE
C[54] <= C[54].DB_MAX_OUTPUT_PORT_TYPE
C[55] <= C[55].DB_MAX_OUTPUT_PORT_TYPE
C[56] <= C[56].DB_MAX_OUTPUT_PORT_TYPE
C[57] <= C[57].DB_MAX_OUTPUT_PORT_TYPE
C[58] <= C[58].DB_MAX_OUTPUT_PORT_TYPE
C[59] <= C[59].DB_MAX_OUTPUT_PORT_TYPE
C[60] <= C[60].DB_MAX_OUTPUT_PORT_TYPE
C[61] <= C[61].DB_MAX_OUTPUT_PORT_TYPE
C[62] <= C[62].DB_MAX_OUTPUT_PORT_TYPE
C[63] <= C[63].DB_MAX_OUTPUT_PORT_TYPE
cs[0] => Mux0.IN15
cs[0] => Mux1.IN15
cs[0] => Mux2.IN15
cs[0] => Mux3.IN15
cs[0] => Mux4.IN15
cs[0] => Mux5.IN15
cs[0] => Mux6.IN15
cs[0] => Mux7.IN15
cs[0] => Mux8.IN15
cs[0] => Mux9.IN15
cs[0] => Mux10.IN15
cs[0] => Mux11.IN15
cs[0] => Mux12.IN15
cs[0] => Mux13.IN15
cs[0] => Mux14.IN15
cs[0] => Mux15.IN15
cs[0] => Mux16.IN15
cs[0] => Mux17.IN15
cs[0] => Mux18.IN15
cs[0] => Mux19.IN15
cs[0] => Mux20.IN15
cs[0] => Mux21.IN15
cs[0] => Mux22.IN15
cs[0] => Mux23.IN15
cs[0] => Mux24.IN15
cs[0] => Mux25.IN15
cs[0] => Mux26.IN15
cs[0] => Mux27.IN15
cs[0] => Mux28.IN15
cs[0] => Mux29.IN15
cs[0] => Mux30.IN15
cs[0] => Mux31.IN15
cs[0] => Mux32.IN15
cs[0] => Mux33.IN15
cs[0] => Mux34.IN15
cs[0] => Mux35.IN15
cs[0] => Mux36.IN15
cs[0] => Mux37.IN15
cs[0] => Mux38.IN15
cs[0] => Mux39.IN15
cs[0] => Mux40.IN15
cs[0] => Mux41.IN15
cs[0] => Mux42.IN15
cs[0] => Mux43.IN15
cs[0] => Mux44.IN15
cs[0] => Mux45.IN15
cs[0] => Mux46.IN15
cs[0] => Mux47.IN15
cs[0] => Mux48.IN15
cs[0] => Mux49.IN15
cs[0] => Mux50.IN15
cs[0] => Mux51.IN15
cs[0] => Mux52.IN15
cs[0] => Mux53.IN15
cs[0] => Mux54.IN15
cs[0] => Mux55.IN15
cs[0] => Mux56.IN15
cs[0] => Mux57.IN15
cs[0] => Mux58.IN15
cs[0] => Mux59.IN15
cs[0] => Mux60.IN15
cs[0] => Mux61.IN15
cs[0] => Mux62.IN15
cs[0] => Mux63.IN15
cs[1] => Mux0.IN14
cs[1] => Mux1.IN14
cs[1] => Mux2.IN14
cs[1] => Mux3.IN14
cs[1] => Mux4.IN14
cs[1] => Mux5.IN14
cs[1] => Mux6.IN14
cs[1] => Mux7.IN14
cs[1] => Mux8.IN14
cs[1] => Mux9.IN14
cs[1] => Mux10.IN14
cs[1] => Mux11.IN14
cs[1] => Mux12.IN14
cs[1] => Mux13.IN14
cs[1] => Mux14.IN14
cs[1] => Mux15.IN14
cs[1] => Mux16.IN14
cs[1] => Mux17.IN14
cs[1] => Mux18.IN14
cs[1] => Mux19.IN14
cs[1] => Mux20.IN14
cs[1] => Mux21.IN14
cs[1] => Mux22.IN14
cs[1] => Mux23.IN14
cs[1] => Mux24.IN14
cs[1] => Mux25.IN14
cs[1] => Mux26.IN14
cs[1] => Mux27.IN14
cs[1] => Mux28.IN14
cs[1] => Mux29.IN14
cs[1] => Mux30.IN14
cs[1] => Mux31.IN14
cs[1] => Mux32.IN14
cs[1] => Mux33.IN14
cs[1] => Mux34.IN14
cs[1] => Mux35.IN14
cs[1] => Mux36.IN14
cs[1] => Mux37.IN14
cs[1] => Mux38.IN14
cs[1] => Mux39.IN14
cs[1] => Mux40.IN14
cs[1] => Mux41.IN14
cs[1] => Mux42.IN14
cs[1] => Mux43.IN14
cs[1] => Mux44.IN14
cs[1] => Mux45.IN14
cs[1] => Mux46.IN14
cs[1] => Mux47.IN14
cs[1] => Mux48.IN14
cs[1] => Mux49.IN14
cs[1] => Mux50.IN14
cs[1] => Mux51.IN14
cs[1] => Mux52.IN14
cs[1] => Mux53.IN14
cs[1] => Mux54.IN14
cs[1] => Mux55.IN14
cs[1] => Mux56.IN14
cs[1] => Mux57.IN14
cs[1] => Mux58.IN14
cs[1] => Mux59.IN14
cs[1] => Mux60.IN14
cs[1] => Mux61.IN14
cs[1] => Mux62.IN14
cs[1] => Mux63.IN14
cs[2] => Mux0.IN13
cs[2] => Mux1.IN13
cs[2] => Mux2.IN13
cs[2] => Mux3.IN13
cs[2] => Mux4.IN13
cs[2] => Mux5.IN13
cs[2] => Mux6.IN13
cs[2] => Mux7.IN13
cs[2] => Mux8.IN13
cs[2] => Mux9.IN13
cs[2] => Mux10.IN13
cs[2] => Mux11.IN13
cs[2] => Mux12.IN13
cs[2] => Mux13.IN13
cs[2] => Mux14.IN13
cs[2] => Mux15.IN13
cs[2] => Mux16.IN13
cs[2] => Mux17.IN13
cs[2] => Mux18.IN13
cs[2] => Mux19.IN13
cs[2] => Mux20.IN13
cs[2] => Mux21.IN13
cs[2] => Mux22.IN13
cs[2] => Mux23.IN13
cs[2] => Mux24.IN13
cs[2] => Mux25.IN13
cs[2] => Mux26.IN13
cs[2] => Mux27.IN13
cs[2] => Mux28.IN13
cs[2] => Mux29.IN13
cs[2] => Mux30.IN13
cs[2] => Mux31.IN13
cs[2] => Mux32.IN13
cs[2] => Mux33.IN13
cs[2] => Mux34.IN13
cs[2] => Mux35.IN13
cs[2] => Mux36.IN13
cs[2] => Mux37.IN13
cs[2] => Mux38.IN13
cs[2] => Mux39.IN13
cs[2] => Mux40.IN13
cs[2] => Mux41.IN13
cs[2] => Mux42.IN13
cs[2] => Mux43.IN13
cs[2] => Mux44.IN13
cs[2] => Mux45.IN13
cs[2] => Mux46.IN13
cs[2] => Mux47.IN13
cs[2] => Mux48.IN13
cs[2] => Mux49.IN13
cs[2] => Mux50.IN13
cs[2] => Mux51.IN13
cs[2] => Mux52.IN13
cs[2] => Mux53.IN13
cs[2] => Mux54.IN13
cs[2] => Mux55.IN13
cs[2] => Mux56.IN13
cs[2] => Mux57.IN13
cs[2] => Mux58.IN13
cs[2] => Mux59.IN13
cs[2] => Mux60.IN13
cs[2] => Mux61.IN13
cs[2] => Mux62.IN13
cs[2] => Mux63.IN13
cs[3] => Mux0.IN12
cs[3] => Mux1.IN12
cs[3] => Mux2.IN12
cs[3] => Mux3.IN12
cs[3] => Mux4.IN12
cs[3] => Mux5.IN12
cs[3] => Mux6.IN12
cs[3] => Mux7.IN12
cs[3] => Mux8.IN12
cs[3] => Mux9.IN12
cs[3] => Mux10.IN12
cs[3] => Mux11.IN12
cs[3] => Mux12.IN12
cs[3] => Mux13.IN12
cs[3] => Mux14.IN12
cs[3] => Mux15.IN12
cs[3] => Mux16.IN12
cs[3] => Mux17.IN12
cs[3] => Mux18.IN12
cs[3] => Mux19.IN12
cs[3] => Mux20.IN12
cs[3] => Mux21.IN12
cs[3] => Mux22.IN12
cs[3] => Mux23.IN12
cs[3] => Mux24.IN12
cs[3] => Mux25.IN12
cs[3] => Mux26.IN12
cs[3] => Mux27.IN12
cs[3] => Mux28.IN12
cs[3] => Mux29.IN12
cs[3] => Mux30.IN12
cs[3] => Mux31.IN12
cs[3] => Mux32.IN12
cs[3] => Mux33.IN12
cs[3] => Mux34.IN12
cs[3] => Mux35.IN12
cs[3] => Mux36.IN12
cs[3] => Mux37.IN12
cs[3] => Mux38.IN12
cs[3] => Mux39.IN12
cs[3] => Mux40.IN12
cs[3] => Mux41.IN12
cs[3] => Mux42.IN12
cs[3] => Mux43.IN12
cs[3] => Mux44.IN12
cs[3] => Mux45.IN12
cs[3] => Mux46.IN12
cs[3] => Mux47.IN12
cs[3] => Mux48.IN12
cs[3] => Mux49.IN12
cs[3] => Mux50.IN12
cs[3] => Mux51.IN12
cs[3] => Mux52.IN12
cs[3] => Mux53.IN12
cs[3] => Mux54.IN12
cs[3] => Mux55.IN12
cs[3] => Mux56.IN12
cs[3] => Mux57.IN12
cs[3] => Mux58.IN12
cs[3] => Mux59.IN12
cs[3] => Mux60.IN12
cs[3] => Mux61.IN12
cs[3] => Mux62.IN12
cs[3] => Mux63.IN12


|phase4|Z_split:b2v_inst4
Zin[0] => Zlow[0].DATAIN
Zin[1] => Zlow[1].DATAIN
Zin[2] => Zlow[2].DATAIN
Zin[3] => Zlow[3].DATAIN
Zin[4] => Zlow[4].DATAIN
Zin[5] => Zlow[5].DATAIN
Zin[6] => Zlow[6].DATAIN
Zin[7] => Zlow[7].DATAIN
Zin[8] => Zlow[8].DATAIN
Zin[9] => Zlow[9].DATAIN
Zin[10] => Zlow[10].DATAIN
Zin[11] => Zlow[11].DATAIN
Zin[12] => Zlow[12].DATAIN
Zin[13] => Zlow[13].DATAIN
Zin[14] => Zlow[14].DATAIN
Zin[15] => Zlow[15].DATAIN
Zin[16] => Zlow[16].DATAIN
Zin[17] => Zlow[17].DATAIN
Zin[18] => Zlow[18].DATAIN
Zin[19] => Zlow[19].DATAIN
Zin[20] => Zlow[20].DATAIN
Zin[21] => Zlow[21].DATAIN
Zin[22] => Zlow[22].DATAIN
Zin[23] => Zlow[23].DATAIN
Zin[24] => Zlow[24].DATAIN
Zin[25] => Zlow[25].DATAIN
Zin[26] => Zlow[26].DATAIN
Zin[27] => Zlow[27].DATAIN
Zin[28] => Zlow[28].DATAIN
Zin[29] => Zlow[29].DATAIN
Zin[30] => Zlow[30].DATAIN
Zin[31] => Zlow[31].DATAIN
Zin[32] => Zhigh[0].DATAIN
Zin[33] => Zhigh[1].DATAIN
Zin[34] => Zhigh[2].DATAIN
Zin[35] => Zhigh[3].DATAIN
Zin[36] => Zhigh[4].DATAIN
Zin[37] => Zhigh[5].DATAIN
Zin[38] => Zhigh[6].DATAIN
Zin[39] => Zhigh[7].DATAIN
Zin[40] => Zhigh[8].DATAIN
Zin[41] => Zhigh[9].DATAIN
Zin[42] => Zhigh[10].DATAIN
Zin[43] => Zhigh[11].DATAIN
Zin[44] => Zhigh[12].DATAIN
Zin[45] => Zhigh[13].DATAIN
Zin[46] => Zhigh[14].DATAIN
Zin[47] => Zhigh[15].DATAIN
Zin[48] => Zhigh[16].DATAIN
Zin[49] => Zhigh[17].DATAIN
Zin[50] => Zhigh[18].DATAIN
Zin[51] => Zhigh[19].DATAIN
Zin[52] => Zhigh[20].DATAIN
Zin[53] => Zhigh[21].DATAIN
Zin[54] => Zhigh[22].DATAIN
Zin[55] => Zhigh[23].DATAIN
Zin[56] => Zhigh[24].DATAIN
Zin[57] => Zhigh[25].DATAIN
Zin[58] => Zhigh[26].DATAIN
Zin[59] => Zhigh[27].DATAIN
Zin[60] => Zhigh[28].DATAIN
Zin[61] => Zhigh[29].DATAIN
Zin[62] => Zhigh[30].DATAIN
Zin[63] => Zhigh[31].DATAIN
Zhigh[0] <= Zin[32].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[1] <= Zin[33].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[2] <= Zin[34].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[3] <= Zin[35].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[4] <= Zin[36].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[5] <= Zin[37].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[6] <= Zin[38].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[7] <= Zin[39].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[8] <= Zin[40].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[9] <= Zin[41].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[10] <= Zin[42].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[11] <= Zin[43].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[12] <= Zin[44].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[13] <= Zin[45].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[14] <= Zin[46].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[15] <= Zin[47].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[16] <= Zin[48].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[17] <= Zin[49].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[18] <= Zin[50].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[19] <= Zin[51].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[20] <= Zin[52].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[21] <= Zin[53].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[22] <= Zin[54].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[23] <= Zin[55].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[24] <= Zin[56].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[25] <= Zin[57].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[26] <= Zin[58].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[27] <= Zin[59].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[28] <= Zin[60].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[29] <= Zin[61].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[30] <= Zin[62].DB_MAX_OUTPUT_PORT_TYPE
Zhigh[31] <= Zin[63].DB_MAX_OUTPUT_PORT_TYPE
Zlow[0] <= Zin[0].DB_MAX_OUTPUT_PORT_TYPE
Zlow[1] <= Zin[1].DB_MAX_OUTPUT_PORT_TYPE
Zlow[2] <= Zin[2].DB_MAX_OUTPUT_PORT_TYPE
Zlow[3] <= Zin[3].DB_MAX_OUTPUT_PORT_TYPE
Zlow[4] <= Zin[4].DB_MAX_OUTPUT_PORT_TYPE
Zlow[5] <= Zin[5].DB_MAX_OUTPUT_PORT_TYPE
Zlow[6] <= Zin[6].DB_MAX_OUTPUT_PORT_TYPE
Zlow[7] <= Zin[7].DB_MAX_OUTPUT_PORT_TYPE
Zlow[8] <= Zin[8].DB_MAX_OUTPUT_PORT_TYPE
Zlow[9] <= Zin[9].DB_MAX_OUTPUT_PORT_TYPE
Zlow[10] <= Zin[10].DB_MAX_OUTPUT_PORT_TYPE
Zlow[11] <= Zin[11].DB_MAX_OUTPUT_PORT_TYPE
Zlow[12] <= Zin[12].DB_MAX_OUTPUT_PORT_TYPE
Zlow[13] <= Zin[13].DB_MAX_OUTPUT_PORT_TYPE
Zlow[14] <= Zin[14].DB_MAX_OUTPUT_PORT_TYPE
Zlow[15] <= Zin[15].DB_MAX_OUTPUT_PORT_TYPE
Zlow[16] <= Zin[16].DB_MAX_OUTPUT_PORT_TYPE
Zlow[17] <= Zin[17].DB_MAX_OUTPUT_PORT_TYPE
Zlow[18] <= Zin[18].DB_MAX_OUTPUT_PORT_TYPE
Zlow[19] <= Zin[19].DB_MAX_OUTPUT_PORT_TYPE
Zlow[20] <= Zin[20].DB_MAX_OUTPUT_PORT_TYPE
Zlow[21] <= Zin[21].DB_MAX_OUTPUT_PORT_TYPE
Zlow[22] <= Zin[22].DB_MAX_OUTPUT_PORT_TYPE
Zlow[23] <= Zin[23].DB_MAX_OUTPUT_PORT_TYPE
Zlow[24] <= Zin[24].DB_MAX_OUTPUT_PORT_TYPE
Zlow[25] <= Zin[25].DB_MAX_OUTPUT_PORT_TYPE
Zlow[26] <= Zin[26].DB_MAX_OUTPUT_PORT_TYPE
Zlow[27] <= Zin[27].DB_MAX_OUTPUT_PORT_TYPE
Zlow[28] <= Zin[28].DB_MAX_OUTPUT_PORT_TYPE
Zlow[29] <= Zin[29].DB_MAX_OUTPUT_PORT_TYPE
Zlow[30] <= Zin[30].DB_MAX_OUTPUT_PORT_TYPE
Zlow[31] <= Zin[31].DB_MAX_OUTPUT_PORT_TYPE


|phase4|select_encode_logic_sel:b2v_inst5
IR_in[0] => C_sign_extended[0].DATAIN
IR_in[1] => C_sign_extended[1].DATAIN
IR_in[2] => C_sign_extended[2].DATAIN
IR_in[3] => C_sign_extended[3].DATAIN
IR_in[4] => C_sign_extended[4].DATAIN
IR_in[5] => C_sign_extended[5].DATAIN
IR_in[6] => C_sign_extended[6].DATAIN
IR_in[7] => C_sign_extended[7].DATAIN
IR_in[8] => C_sign_extended[8].DATAIN
IR_in[9] => C_sign_extended[9].DATAIN
IR_in[10] => C_sign_extended[10].DATAIN
IR_in[11] => C_sign_extended[11].DATAIN
IR_in[12] => C_sign_extended[12].DATAIN
IR_in[13] => C_sign_extended[13].DATAIN
IR_in[14] => C_sign_extended[14].DATAIN
IR_in[15] => In_decoder.IN0
IR_in[15] => C_sign_extended[15].DATAIN
IR_in[16] => In_decoder.IN0
IR_in[16] => C_sign_extended[16].DATAIN
IR_in[17] => In_decoder.IN0
IR_in[17] => C_sign_extended[17].DATAIN
IR_in[18] => In_decoder.IN0
IR_in[18] => C_sign_extended[31].DATAIN
IR_in[18] => C_sign_extended[30].DATAIN
IR_in[18] => C_sign_extended[29].DATAIN
IR_in[18] => C_sign_extended[28].DATAIN
IR_in[18] => C_sign_extended[27].DATAIN
IR_in[18] => C_sign_extended[26].DATAIN
IR_in[18] => C_sign_extended[25].DATAIN
IR_in[18] => C_sign_extended[24].DATAIN
IR_in[18] => C_sign_extended[23].DATAIN
IR_in[18] => C_sign_extended[22].DATAIN
IR_in[18] => C_sign_extended[21].DATAIN
IR_in[18] => C_sign_extended[20].DATAIN
IR_in[18] => C_sign_extended[19].DATAIN
IR_in[18] => C_sign_extended[18].DATAIN
IR_in[19] => In_decoder.IN0
IR_in[20] => In_decoder.IN0
IR_in[21] => In_decoder.IN0
IR_in[22] => In_decoder.IN0
IR_in[23] => In_decoder.IN0
IR_in[24] => In_decoder.IN0
IR_in[25] => In_decoder.IN0
IR_in[26] => In_decoder.IN0
IR_in[27] => ~NO_FANOUT~
IR_in[28] => ~NO_FANOUT~
IR_in[29] => ~NO_FANOUT~
IR_in[30] => ~NO_FANOUT~
IR_in[31] => ~NO_FANOUT~
Gra => In_decoder.IN1
Gra => In_decoder.IN1
Gra => In_decoder.IN1
Gra => In_decoder.IN1
Grb => In_decoder.IN1
Grb => In_decoder.IN1
Grb => In_decoder.IN1
Grb => In_decoder.IN1
Grc => In_decoder.IN1
Grc => In_decoder.IN1
Grc => In_decoder.IN1
Grc => In_decoder.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rin => Reg_in.IN1
Rout => Reg_out.IN0
BAout => Reg_out.IN1
C_sign_extended[0] <= IR_in[0].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[1] <= IR_in[1].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[2] <= IR_in[2].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[3] <= IR_in[3].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[4] <= IR_in[4].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[5] <= IR_in[5].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[6] <= IR_in[6].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[7] <= IR_in[7].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[8] <= IR_in[8].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[9] <= IR_in[9].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[10] <= IR_in[10].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[11] <= IR_in[11].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[12] <= IR_in[12].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[13] <= IR_in[13].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[14] <= IR_in[14].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[15] <= IR_in[15].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[16] <= IR_in[16].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[17] <= IR_in[17].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[18] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[19] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[20] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[21] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[22] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[23] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[24] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[25] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[26] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[27] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[28] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[29] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[30] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
C_sign_extended[31] <= IR_in[18].DB_MAX_OUTPUT_PORT_TYPE
Reg_in[0] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[1] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[2] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[3] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[4] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[5] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[6] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[7] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[8] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[9] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[10] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[11] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[12] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[13] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[14] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_in[15] <= Reg_in.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[0] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[1] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[2] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[3] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[4] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[5] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[6] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[7] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[8] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[9] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[10] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[11] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[12] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[13] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[14] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE
Reg_out[15] <= Reg_out.DB_MAX_OUTPUT_PORT_TYPE


|phase4|MDMUX:b2v_inst6
BusMuxOut[0] => MDMux_out.DATAA
BusMuxOut[1] => MDMux_out.DATAA
BusMuxOut[2] => MDMux_out.DATAA
BusMuxOut[3] => MDMux_out.DATAA
BusMuxOut[4] => MDMux_out.DATAA
BusMuxOut[5] => MDMux_out.DATAA
BusMuxOut[6] => MDMux_out.DATAA
BusMuxOut[7] => MDMux_out.DATAA
BusMuxOut[8] => MDMux_out.DATAA
BusMuxOut[9] => MDMux_out.DATAA
BusMuxOut[10] => MDMux_out.DATAA
BusMuxOut[11] => MDMux_out.DATAA
BusMuxOut[12] => MDMux_out.DATAA
BusMuxOut[13] => MDMux_out.DATAA
BusMuxOut[14] => MDMux_out.DATAA
BusMuxOut[15] => MDMux_out.DATAA
BusMuxOut[16] => MDMux_out.DATAA
BusMuxOut[17] => MDMux_out.DATAA
BusMuxOut[18] => MDMux_out.DATAA
BusMuxOut[19] => MDMux_out.DATAA
BusMuxOut[20] => MDMux_out.DATAA
BusMuxOut[21] => MDMux_out.DATAA
BusMuxOut[22] => MDMux_out.DATAA
BusMuxOut[23] => MDMux_out.DATAA
BusMuxOut[24] => MDMux_out.DATAA
BusMuxOut[25] => MDMux_out.DATAA
BusMuxOut[26] => MDMux_out.DATAA
BusMuxOut[27] => MDMux_out.DATAA
BusMuxOut[28] => MDMux_out.DATAA
BusMuxOut[29] => MDMux_out.DATAA
BusMuxOut[30] => MDMux_out.DATAA
BusMuxOut[31] => MDMux_out.DATAA
Mdatain[0] => MDMux_out.DATAB
Mdatain[1] => MDMux_out.DATAB
Mdatain[2] => MDMux_out.DATAB
Mdatain[3] => MDMux_out.DATAB
Mdatain[4] => MDMux_out.DATAB
Mdatain[5] => MDMux_out.DATAB
Mdatain[6] => MDMux_out.DATAB
Mdatain[7] => MDMux_out.DATAB
Mdatain[8] => MDMux_out.DATAB
Mdatain[9] => MDMux_out.DATAB
Mdatain[10] => MDMux_out.DATAB
Mdatain[11] => MDMux_out.DATAB
Mdatain[12] => MDMux_out.DATAB
Mdatain[13] => MDMux_out.DATAB
Mdatain[14] => MDMux_out.DATAB
Mdatain[15] => MDMux_out.DATAB
Mdatain[16] => MDMux_out.DATAB
Mdatain[17] => MDMux_out.DATAB
Mdatain[18] => MDMux_out.DATAB
Mdatain[19] => MDMux_out.DATAB
Mdatain[20] => MDMux_out.DATAB
Mdatain[21] => MDMux_out.DATAB
Mdatain[22] => MDMux_out.DATAB
Mdatain[23] => MDMux_out.DATAB
Mdatain[24] => MDMux_out.DATAB
Mdatain[25] => MDMux_out.DATAB
Mdatain[26] => MDMux_out.DATAB
Mdatain[27] => MDMux_out.DATAB
Mdatain[28] => MDMux_out.DATAB
Mdatain[29] => MDMux_out.DATAB
Mdatain[30] => MDMux_out.DATAB
Mdatain[31] => MDMux_out.DATAB
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
Read_input => MDMux_out.OUTPUTSELECT
MDMux_out[0] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[1] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[2] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[3] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[4] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[5] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[6] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[7] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[8] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[9] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[10] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[11] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[12] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[13] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[14] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[15] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[16] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[17] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[18] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[19] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[20] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[21] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[22] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[23] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[24] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[25] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[26] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[27] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[28] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[29] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[30] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE
MDMux_out[31] <= MDMux_out.DB_MAX_OUTPUT_PORT_TYPE


|phase4|MAR_splicer:b2v_inst7
MAR_input[0] => address_out[0].DATAIN
MAR_input[1] => address_out[1].DATAIN
MAR_input[2] => address_out[2].DATAIN
MAR_input[3] => address_out[3].DATAIN
MAR_input[4] => address_out[4].DATAIN
MAR_input[5] => address_out[5].DATAIN
MAR_input[6] => address_out[6].DATAIN
MAR_input[7] => address_out[7].DATAIN
MAR_input[8] => address_out[8].DATAIN
MAR_input[9] => ~NO_FANOUT~
MAR_input[10] => ~NO_FANOUT~
MAR_input[11] => ~NO_FANOUT~
MAR_input[12] => ~NO_FANOUT~
MAR_input[13] => ~NO_FANOUT~
MAR_input[14] => ~NO_FANOUT~
MAR_input[15] => ~NO_FANOUT~
MAR_input[16] => ~NO_FANOUT~
MAR_input[17] => ~NO_FANOUT~
MAR_input[18] => ~NO_FANOUT~
MAR_input[19] => ~NO_FANOUT~
MAR_input[20] => ~NO_FANOUT~
MAR_input[21] => ~NO_FANOUT~
MAR_input[22] => ~NO_FANOUT~
MAR_input[23] => ~NO_FANOUT~
MAR_input[24] => ~NO_FANOUT~
MAR_input[25] => ~NO_FANOUT~
MAR_input[26] => ~NO_FANOUT~
MAR_input[27] => ~NO_FANOUT~
MAR_input[28] => ~NO_FANOUT~
MAR_input[29] => ~NO_FANOUT~
MAR_input[30] => ~NO_FANOUT~
MAR_input[31] => ~NO_FANOUT~
address_out[0] <= MAR_input[0].DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= MAR_input[1].DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= MAR_input[2].DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= MAR_input[3].DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= MAR_input[4].DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= MAR_input[5].DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= MAR_input[6].DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= MAR_input[7].DB_MAX_OUTPUT_PORT_TYPE
address_out[8] <= MAR_input[8].DB_MAX_OUTPUT_PORT_TYPE


|phase4|SelectEncodeLogic_R_splitter:b2v_inst8
data_in[0] => r0.DATAIN
data_in[1] => r1.DATAIN
data_in[2] => r2.DATAIN
data_in[3] => r3.DATAIN
data_in[4] => r4.DATAIN
data_in[5] => r5.DATAIN
data_in[6] => r6.DATAIN
data_in[7] => r7.DATAIN
data_in[8] => r8.DATAIN
data_in[9] => r9.DATAIN
data_in[10] => r10.DATAIN
data_in[11] => r11.DATAIN
data_in[12] => r12.DATAIN
data_in[13] => r13.DATAIN
data_in[14] => r14.DATAIN
data_in[15] => r15.DATAIN
r0 <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
r1 <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
r2 <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
r3 <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
r4 <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
r5 <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
r6 <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
r7 <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
r8 <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
r9 <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
r10 <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
r11 <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
r12 <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
r13 <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
r14 <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
r15 <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|phase4|SelectEncodeLogic_R_splitter:b2v_inst9
data_in[0] => r0.DATAIN
data_in[1] => r1.DATAIN
data_in[2] => r2.DATAIN
data_in[3] => r3.DATAIN
data_in[4] => r4.DATAIN
data_in[5] => r5.DATAIN
data_in[6] => r6.DATAIN
data_in[7] => r7.DATAIN
data_in[8] => r8.DATAIN
data_in[9] => r9.DATAIN
data_in[10] => r10.DATAIN
data_in[11] => r11.DATAIN
data_in[12] => r12.DATAIN
data_in[13] => r13.DATAIN
data_in[14] => r14.DATAIN
data_in[15] => r15.DATAIN
r0 <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
r1 <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
r2 <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
r3 <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
r4 <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
r5 <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
r6 <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
r7 <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
r8 <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
r9 <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
r10 <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
r11 <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
r12 <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
r13 <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
r14 <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
r15 <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_IR
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_LO
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_MAR
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_MDR
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_Out_port
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_PC
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R1
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R10
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R11
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R12
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R13
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R14
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R15
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R2
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R3
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R4
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R5
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R6
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R7
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R8
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_R9
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_Y
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_64:b2v_Z
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
q[32] => output.DATAB
q[33] => output.DATAB
q[34] => output.DATAB
q[35] => output.DATAB
q[36] => output.DATAB
q[37] => output.DATAB
q[38] => output.DATAB
q[39] => output.DATAB
q[40] => output.DATAB
q[41] => output.DATAB
q[42] => output.DATAB
q[43] => output.DATAB
q[44] => output.DATAB
q[45] => output.DATAB
q[46] => output.DATAB
q[47] => output.DATAB
q[48] => output.DATAB
q[49] => output.DATAB
q[50] => output.DATAB
q[51] => output.DATAB
q[52] => output.DATAB
q[53] => output.DATAB
q[54] => output.DATAB
q[55] => output.DATAB
q[56] => output.DATAB
q[57] => output.DATAB
q[58] => output.DATAB
q[59] => output.DATAB
q[60] => output.DATAB
q[61] => output.DATAB
q[62] => output.DATAB
q[63] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clk => output[32]~reg0.CLK
clk => output[33]~reg0.CLK
clk => output[34]~reg0.CLK
clk => output[35]~reg0.CLK
clk => output[36]~reg0.CLK
clk => output[37]~reg0.CLK
clk => output[38]~reg0.CLK
clk => output[39]~reg0.CLK
clk => output[40]~reg0.CLK
clk => output[41]~reg0.CLK
clk => output[42]~reg0.CLK
clk => output[43]~reg0.CLK
clk => output[44]~reg0.CLK
clk => output[45]~reg0.CLK
clk => output[46]~reg0.CLK
clk => output[47]~reg0.CLK
clk => output[48]~reg0.CLK
clk => output[49]~reg0.CLK
clk => output[50]~reg0.CLK
clk => output[51]~reg0.CLK
clk => output[52]~reg0.CLK
clk => output[53]~reg0.CLK
clk => output[54]~reg0.CLK
clk => output[55]~reg0.CLK
clk => output[56]~reg0.CLK
clk => output[57]~reg0.CLK
clk => output[58]~reg0.CLK
clk => output[59]~reg0.CLK
clk => output[60]~reg0.CLK
clk => output[61]~reg0.CLK
clk => output[62]~reg0.CLK
clk => output[63]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[32] <= output[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[33] <= output[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[34] <= output[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[35] <= output[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[36] <= output[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[37] <= output[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[38] <= output[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[39] <= output[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[40] <= output[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[41] <= output[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[42] <= output[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[43] <= output[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[44] <= output[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[45] <= output[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[46] <= output[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[47] <= output[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[48] <= output[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[49] <= output[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[50] <= output[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[51] <= output[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[52] <= output[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[53] <= output[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[54] <= output[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[55] <= output[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[56] <= output[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[57] <= output[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[58] <= output[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[59] <= output[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[60] <= output[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[61] <= output[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[62] <= output[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[63] <= output[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_Zhigh
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|phase4|register_32:b2v_Zlow
q[0] => output.DATAB
q[1] => output.DATAB
q[2] => output.DATAB
q[3] => output.DATAB
q[4] => output.DATAB
q[5] => output.DATAB
q[6] => output.DATAB
q[7] => output.DATAB
q[8] => output.DATAB
q[9] => output.DATAB
q[10] => output.DATAB
q[11] => output.DATAB
q[12] => output.DATAB
q[13] => output.DATAB
q[14] => output.DATAB
q[15] => output.DATAB
q[16] => output.DATAB
q[17] => output.DATAB
q[18] => output.DATAB
q[19] => output.DATAB
q[20] => output.DATAB
q[21] => output.DATAB
q[22] => output.DATAB
q[23] => output.DATAB
q[24] => output.DATAB
q[25] => output.DATAB
q[26] => output.DATAB
q[27] => output.DATAB
q[28] => output.DATAB
q[29] => output.DATAB
q[30] => output.DATAB
q[31] => output.DATAB
clk => output[0]~reg0.CLK
clk => output[1]~reg0.CLK
clk => output[2]~reg0.CLK
clk => output[3]~reg0.CLK
clk => output[4]~reg0.CLK
clk => output[5]~reg0.CLK
clk => output[6]~reg0.CLK
clk => output[7]~reg0.CLK
clk => output[8]~reg0.CLK
clk => output[9]~reg0.CLK
clk => output[10]~reg0.CLK
clk => output[11]~reg0.CLK
clk => output[12]~reg0.CLK
clk => output[13]~reg0.CLK
clk => output[14]~reg0.CLK
clk => output[15]~reg0.CLK
clk => output[16]~reg0.CLK
clk => output[17]~reg0.CLK
clk => output[18]~reg0.CLK
clk => output[19]~reg0.CLK
clk => output[20]~reg0.CLK
clk => output[21]~reg0.CLK
clk => output[22]~reg0.CLK
clk => output[23]~reg0.CLK
clk => output[24]~reg0.CLK
clk => output[25]~reg0.CLK
clk => output[26]~reg0.CLK
clk => output[27]~reg0.CLK
clk => output[28]~reg0.CLK
clk => output[29]~reg0.CLK
clk => output[30]~reg0.CLK
clk => output[31]~reg0.CLK
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
clear => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
register_in => output.OUTPUTSELECT
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[24] <= output[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[25] <= output[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[26] <= output[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[27] <= output[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[28] <= output[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[29] <= output[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[30] <= output[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[31] <= output[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


