============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Apr 20 2023  04:19:14 pm
  Module:                 alu
  Technology library:     fsa0m_a_generic_core_tt1p8v25c 2009Q2v2.0
  Operating conditions:   _nominal_ (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

              Pin                       Type       Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                           launch                                    0 R 
(constraints_top.sdc_line_5_6_1)      ext delay                     +1000    1000 R 
A[1]                                  in port           6 54.3    0    +0    1000 R 
g3292/I                                                                +0    1000   
g3292/O                               INV1S             2 15.1   99   +60    1060 F 
g3273/I2                                                               +0    1060   
g3273/O                               NR2               2 14.6  241  +135    1194 R 
g3259/B1                                                               +0    1194   
g3259/O                               AN2B1S            5 35.7  233  +165    1359 F 
g3213/A1                                                               +0    1359   
g3213/O                               MOAI1S            4 31.5  934  +497    1857 R 
g3197/B1                                                               +0    1857   
g3197/O                               OR2B1S            3 19.1  276  +122    1979 F 
g3178/I1                                                               +0    1979   
g3178/O                               OR2B1S            3 17.2  241  +203    2182 F 
g3171/I1                                                               +0    2182   
g3171/O                               OR2B1S            3 17.2  253  +195    2377 F 
g3154/I1                                                               +0    2377   
g3154/O                               OR2B1S            3 17.2  262  +197    2574 F 
g3133/I1                                                               +0    2574   
g3133/O                               OR2B1S            3 17.5  264  +201    2775 F 
g3116/I1                                                               +0    2775   
g3116/O                               OR2B1S            3 19.1  273  +206    2981 F 
g3106/B2                                                               +0    2981   
g3106/O                               MOAI1S            1  6.2  251  +222    3203 F 
g3098/B1                                                               +0    3203   
g3098/O                               AO222S            1  7.5  115  +275    3477 F 
g3093/B1                                                               +0    3477   
g3093/O                               AN4B1S            2 12.1  229  +137    3614 R 
g3089/I1                                                               +0    3614   
g3089/O                               AN4B1S            1  4.9  144  +159    3773 R 
g3088/I1                                                               +0    3773   
g3088/O                               AN4B1S            1  9.4  200  +179    3952 R 
flag_zero_reg/D                  <<<  QDFFS                            +0    3952   
flag_zero_reg/CK                      setup                     100   +55    4007 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                           capture                               10000 R 
                                      uncertainty                     -10    9990 R 
------------------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    5983ps 
Start-point  : A[1]
End-point    : flag_zero_reg/D

