
WS2812_FUNCTIONS_TEST_ARDUINO_GAME.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000342c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  080034ec  080034ec  000044ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003540  08003540  00005018  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003540  08003540  00005018  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003540  08003540  00005018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003540  08003540  00004540  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003544  08003544  00004544  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08003548  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000918  20000018  08003560  00005018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000930  08003560  00005930  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008407  00000000  00000000  00005040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001885  00000000  00000000  0000d447  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009d8  00000000  00000000  0000ecd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007a6  00000000  00000000  0000f6a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001000b  00000000  00000000  0000fe4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000acb8  00000000  00000000  0001fe59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000624ae  00000000  00000000  0002ab11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0008cfbf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002358  00000000  00000000  0008d004  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  0008f35c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000018 	.word	0x20000018
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080034d4 	.word	0x080034d4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000001c 	.word	0x2000001c
 8000104:	080034d4 	.word	0x080034d4

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	@ 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	@ 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	@ 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			@ (mov r8, r8)

080003f4 <HAL_TIM_PWM_PulseFinishedCallback>:
uint16_t pwmData[24 * noOfLEDs + 50]; // Bu dizi main.c'de tanımlı olmalı

// -----------------------------------------------------------
// WS2812 TEST FONSKIYONLARI
// -----------------------------------------------------------
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	6078      	str	r0, [r7, #4]
	HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 80003fc:	4b06      	ldr	r3, [pc, #24]	@ (8000418 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 80003fe:	2100      	movs	r1, #0
 8000400:	0018      	movs	r0, r3
 8000402:	f002 f96b 	bl	80026dc <HAL_TIM_PWM_Stop_DMA>
	htim3.Instance->CCR1 = 0;
 8000406:	4b04      	ldr	r3, [pc, #16]	@ (8000418 <HAL_TIM_PWM_PulseFinishedCallback+0x24>)
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	2200      	movs	r2, #0
 800040c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800040e:	46c0      	nop			@ (mov r8, r8)
 8000410:	46bd      	mov	sp, r7
 8000412:	b002      	add	sp, #8
 8000414:	bd80      	pop	{r7, pc}
 8000416:	46c0      	nop			@ (mov r8, r8)
 8000418:	20000034 	.word	0x20000034

0800041c <setLED>:
	for (int i = 0; i < 24 * noOfLEDs; i++)
		pwmData[i] = 2;
}

// led'in rengini ayarlamak icin fonksiyon
void setLED(int LEDposition, int Red, int Green, int Blue) {
 800041c:	b580      	push	{r7, lr}
 800041e:	b088      	sub	sp, #32
 8000420:	af00      	add	r7, sp, #0
 8000422:	60f8      	str	r0, [r7, #12]
 8000424:	60b9      	str	r1, [r7, #8]
 8000426:	607a      	str	r2, [r7, #4]
 8000428:	603b      	str	r3, [r7, #0]
	for (int i = 7; i >= 0; i--) // Set the first 8 out of 24 to green
 800042a:	2307      	movs	r3, #7
 800042c:	61fb      	str	r3, [r7, #28]
 800042e:	e017      	b.n	8000460 <setLED+0x44>
			{
		pwmData[24 * LEDposition + 7 - i] = ((Green >> i) & 1) + 1;
 8000430:	687a      	ldr	r2, [r7, #4]
 8000432:	69fb      	ldr	r3, [r7, #28]
 8000434:	411a      	asrs	r2, r3
 8000436:	0013      	movs	r3, r2
 8000438:	b29b      	uxth	r3, r3
 800043a:	2201      	movs	r2, #1
 800043c:	4013      	ands	r3, r2
 800043e:	b299      	uxth	r1, r3
 8000440:	68fa      	ldr	r2, [r7, #12]
 8000442:	0013      	movs	r3, r2
 8000444:	005b      	lsls	r3, r3, #1
 8000446:	189b      	adds	r3, r3, r2
 8000448:	00db      	lsls	r3, r3, #3
 800044a:	1dda      	adds	r2, r3, #7
 800044c:	69fb      	ldr	r3, [r7, #28]
 800044e:	1ad2      	subs	r2, r2, r3
 8000450:	1c4b      	adds	r3, r1, #1
 8000452:	b299      	uxth	r1, r3
 8000454:	4b25      	ldr	r3, [pc, #148]	@ (80004ec <setLED+0xd0>)
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	52d1      	strh	r1, [r2, r3]
	for (int i = 7; i >= 0; i--) // Set the first 8 out of 24 to green
 800045a:	69fb      	ldr	r3, [r7, #28]
 800045c:	3b01      	subs	r3, #1
 800045e:	61fb      	str	r3, [r7, #28]
 8000460:	69fb      	ldr	r3, [r7, #28]
 8000462:	2b00      	cmp	r3, #0
 8000464:	dae4      	bge.n	8000430 <setLED+0x14>
	}
	for (int i = 7; i >= 0; i--) // Set the second 8 out of 24 to red
 8000466:	2307      	movs	r3, #7
 8000468:	61bb      	str	r3, [r7, #24]
 800046a:	e018      	b.n	800049e <setLED+0x82>
			{
		pwmData[24 * LEDposition + 15 - i] = ((Red >> i) & 1) + 1;
 800046c:	68ba      	ldr	r2, [r7, #8]
 800046e:	69bb      	ldr	r3, [r7, #24]
 8000470:	411a      	asrs	r2, r3
 8000472:	0013      	movs	r3, r2
 8000474:	b29b      	uxth	r3, r3
 8000476:	2201      	movs	r2, #1
 8000478:	4013      	ands	r3, r2
 800047a:	b299      	uxth	r1, r3
 800047c:	68fa      	ldr	r2, [r7, #12]
 800047e:	0013      	movs	r3, r2
 8000480:	005b      	lsls	r3, r3, #1
 8000482:	189b      	adds	r3, r3, r2
 8000484:	00db      	lsls	r3, r3, #3
 8000486:	330f      	adds	r3, #15
 8000488:	001a      	movs	r2, r3
 800048a:	69bb      	ldr	r3, [r7, #24]
 800048c:	1ad2      	subs	r2, r2, r3
 800048e:	1c4b      	adds	r3, r1, #1
 8000490:	b299      	uxth	r1, r3
 8000492:	4b16      	ldr	r3, [pc, #88]	@ (80004ec <setLED+0xd0>)
 8000494:	0052      	lsls	r2, r2, #1
 8000496:	52d1      	strh	r1, [r2, r3]
	for (int i = 7; i >= 0; i--) // Set the second 8 out of 24 to red
 8000498:	69bb      	ldr	r3, [r7, #24]
 800049a:	3b01      	subs	r3, #1
 800049c:	61bb      	str	r3, [r7, #24]
 800049e:	69bb      	ldr	r3, [r7, #24]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	dae3      	bge.n	800046c <setLED+0x50>
	}
	for (int i = 7; i >= 0; i--) // Set the third 8 out of 24 to blue
 80004a4:	2307      	movs	r3, #7
 80004a6:	617b      	str	r3, [r7, #20]
 80004a8:	e018      	b.n	80004dc <setLED+0xc0>
			{
		pwmData[24 * LEDposition + 23 - i] = ((Blue >> i) & 1) + 1;
 80004aa:	683a      	ldr	r2, [r7, #0]
 80004ac:	697b      	ldr	r3, [r7, #20]
 80004ae:	411a      	asrs	r2, r3
 80004b0:	0013      	movs	r3, r2
 80004b2:	b29b      	uxth	r3, r3
 80004b4:	2201      	movs	r2, #1
 80004b6:	4013      	ands	r3, r2
 80004b8:	b299      	uxth	r1, r3
 80004ba:	68fa      	ldr	r2, [r7, #12]
 80004bc:	0013      	movs	r3, r2
 80004be:	005b      	lsls	r3, r3, #1
 80004c0:	189b      	adds	r3, r3, r2
 80004c2:	00db      	lsls	r3, r3, #3
 80004c4:	3317      	adds	r3, #23
 80004c6:	001a      	movs	r2, r3
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	1ad2      	subs	r2, r2, r3
 80004cc:	1c4b      	adds	r3, r1, #1
 80004ce:	b299      	uxth	r1, r3
 80004d0:	4b06      	ldr	r3, [pc, #24]	@ (80004ec <setLED+0xd0>)
 80004d2:	0052      	lsls	r2, r2, #1
 80004d4:	52d1      	strh	r1, [r2, r3]
	for (int i = 7; i >= 0; i--) // Set the third 8 out of 24 to blue
 80004d6:	697b      	ldr	r3, [r7, #20]
 80004d8:	3b01      	subs	r3, #1
 80004da:	617b      	str	r3, [r7, #20]
 80004dc:	697b      	ldr	r3, [r7, #20]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	dae3      	bge.n	80004aa <setLED+0x8e>
	}
}
 80004e2:	46c0      	nop			@ (mov r8, r8)
 80004e4:	46c0      	nop			@ (mov r8, r8)
 80004e6:	46bd      	mov	sp, r7
 80004e8:	b008      	add	sp, #32
 80004ea:	bd80      	pop	{r7, pc}
 80004ec:	200000c0 	.word	0x200000c0

080004f0 <ws2812Send>:

// DMA baslatan fonksiyon
void ws2812Send(void) {
 80004f0:	b580      	push	{r7, lr}
 80004f2:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t*) pwmData,
 80004f4:	4b04      	ldr	r3, [pc, #16]	@ (8000508 <ws2812Send+0x18>)
 80004f6:	4a05      	ldr	r2, [pc, #20]	@ (800050c <ws2812Send+0x1c>)
 80004f8:	4805      	ldr	r0, [pc, #20]	@ (8000510 <ws2812Send+0x20>)
 80004fa:	2100      	movs	r1, #0
 80004fc:	f001 ff44 	bl	8002388 <HAL_TIM_PWM_Start_DMA>
			24 * noOfLEDs + 50);
}
 8000500:	46c0      	nop			@ (mov r8, r8)
 8000502:	46bd      	mov	sp, r7
 8000504:	bd80      	pop	{r7, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)
 8000508:	000003f2 	.word	0x000003f2
 800050c:	200000c0 	.word	0x200000c0
 8000510:	20000034 	.word	0x20000034

08000514 <set_led_color_in_strip>:
        default:rgb->r = v; rgb->g = p; rgb->b = q; break; // case 5
    }
}

// Gölge LED dizisindeki bir LED'in rengini ayarlar
void set_led_color_in_strip(int index, uint8_t r, uint8_t g, uint8_t b) {
 8000514:	b590      	push	{r4, r7, lr}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]
 800051c:	000c      	movs	r4, r1
 800051e:	0010      	movs	r0, r2
 8000520:	0019      	movs	r1, r3
 8000522:	1cfb      	adds	r3, r7, #3
 8000524:	1c22      	adds	r2, r4, #0
 8000526:	701a      	strb	r2, [r3, #0]
 8000528:	1cbb      	adds	r3, r7, #2
 800052a:	1c02      	adds	r2, r0, #0
 800052c:	701a      	strb	r2, [r3, #0]
 800052e:	1c7b      	adds	r3, r7, #1
 8000530:	1c0a      	adds	r2, r1, #0
 8000532:	701a      	strb	r2, [r3, #0]
    if (index >= 0 && index < NUM_LEDS) {
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	2b00      	cmp	r3, #0
 8000538:	db1e      	blt.n	8000578 <set_led_color_in_strip+0x64>
 800053a:	687b      	ldr	r3, [r7, #4]
 800053c:	2b27      	cmp	r3, #39	@ 0x27
 800053e:	dc1b      	bgt.n	8000578 <set_led_color_in_strip+0x64>
        led_strip[index].r = r;
 8000540:	490f      	ldr	r1, [pc, #60]	@ (8000580 <set_led_color_in_strip+0x6c>)
 8000542:	687a      	ldr	r2, [r7, #4]
 8000544:	0013      	movs	r3, r2
 8000546:	005b      	lsls	r3, r3, #1
 8000548:	189b      	adds	r3, r3, r2
 800054a:	1cfa      	adds	r2, r7, #3
 800054c:	7812      	ldrb	r2, [r2, #0]
 800054e:	545a      	strb	r2, [r3, r1]
        led_strip[index].g = g;
 8000550:	490b      	ldr	r1, [pc, #44]	@ (8000580 <set_led_color_in_strip+0x6c>)
 8000552:	687a      	ldr	r2, [r7, #4]
 8000554:	0013      	movs	r3, r2
 8000556:	005b      	lsls	r3, r3, #1
 8000558:	189b      	adds	r3, r3, r2
 800055a:	18cb      	adds	r3, r1, r3
 800055c:	3301      	adds	r3, #1
 800055e:	1cba      	adds	r2, r7, #2
 8000560:	7812      	ldrb	r2, [r2, #0]
 8000562:	701a      	strb	r2, [r3, #0]
        led_strip[index].b = b;
 8000564:	4906      	ldr	r1, [pc, #24]	@ (8000580 <set_led_color_in_strip+0x6c>)
 8000566:	687a      	ldr	r2, [r7, #4]
 8000568:	0013      	movs	r3, r2
 800056a:	005b      	lsls	r3, r3, #1
 800056c:	189b      	adds	r3, r3, r2
 800056e:	18cb      	adds	r3, r1, r3
 8000570:	3302      	adds	r3, #2
 8000572:	1c7a      	adds	r2, r7, #1
 8000574:	7812      	ldrb	r2, [r2, #0]
 8000576:	701a      	strb	r2, [r3, #0]
    }
}
 8000578:	46c0      	nop			@ (mov r8, r8)
 800057a:	46bd      	mov	sp, r7
 800057c:	b003      	add	sp, #12
 800057e:	bd90      	pop	{r4, r7, pc}
 8000580:	200008b0 	.word	0x200008b0

08000584 <fill_strip_solid>:

// Tüm gölge LED dizisini belirli bir renkle doldurur
void fill_strip_solid(uint8_t r, uint8_t g, uint8_t b) {
 8000584:	b590      	push	{r4, r7, lr}
 8000586:	b085      	sub	sp, #20
 8000588:	af00      	add	r7, sp, #0
 800058a:	0004      	movs	r4, r0
 800058c:	0008      	movs	r0, r1
 800058e:	0011      	movs	r1, r2
 8000590:	1dfb      	adds	r3, r7, #7
 8000592:	1c22      	adds	r2, r4, #0
 8000594:	701a      	strb	r2, [r3, #0]
 8000596:	1dbb      	adds	r3, r7, #6
 8000598:	1c02      	adds	r2, r0, #0
 800059a:	701a      	strb	r2, [r3, #0]
 800059c:	1d7b      	adds	r3, r7, #5
 800059e:	1c0a      	adds	r2, r1, #0
 80005a0:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_LEDS; i++) {
 80005a2:	2300      	movs	r3, #0
 80005a4:	60fb      	str	r3, [r7, #12]
 80005a6:	e00c      	b.n	80005c2 <fill_strip_solid+0x3e>
        set_led_color_in_strip(i, r, g, b);
 80005a8:	1d7b      	adds	r3, r7, #5
 80005aa:	781c      	ldrb	r4, [r3, #0]
 80005ac:	1dbb      	adds	r3, r7, #6
 80005ae:	781a      	ldrb	r2, [r3, #0]
 80005b0:	1dfb      	adds	r3, r7, #7
 80005b2:	7819      	ldrb	r1, [r3, #0]
 80005b4:	68f8      	ldr	r0, [r7, #12]
 80005b6:	0023      	movs	r3, r4
 80005b8:	f7ff ffac 	bl	8000514 <set_led_color_in_strip>
    for (int i = 0; i < NUM_LEDS; i++) {
 80005bc:	68fb      	ldr	r3, [r7, #12]
 80005be:	3301      	adds	r3, #1
 80005c0:	60fb      	str	r3, [r7, #12]
 80005c2:	68fb      	ldr	r3, [r7, #12]
 80005c4:	2b27      	cmp	r3, #39	@ 0x27
 80005c6:	ddef      	ble.n	80005a8 <fill_strip_solid+0x24>
    }
}
 80005c8:	46c0      	nop			@ (mov r8, r8)
 80005ca:	46c0      	nop			@ (mov r8, r8)
 80005cc:	46bd      	mov	sp, r7
 80005ce:	b005      	add	sp, #20
 80005d0:	bd90      	pop	{r4, r7, pc}
	...

080005d4 <update_led_strip_to_physical_leds>:

// Gölge LED dizisindeki renkleri parlaklık ayarıyla fiziksel LED'lere gönderir
void update_led_strip_to_physical_leds(void) {
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_LEDS; i++) {
 80005da:	2300      	movs	r3, #0
 80005dc:	607b      	str	r3, [r7, #4]
 80005de:	e045      	b.n	800066c <update_led_strip_to_physical_leds+0x98>
        uint8_t r_adj = ((uint16_t)led_strip[i].r * global_brightness) / 255;
 80005e0:	4927      	ldr	r1, [pc, #156]	@ (8000680 <update_led_strip_to_physical_leds+0xac>)
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	0013      	movs	r3, r2
 80005e6:	005b      	lsls	r3, r3, #1
 80005e8:	189b      	adds	r3, r3, r2
 80005ea:	5c5b      	ldrb	r3, [r3, r1]
 80005ec:	001a      	movs	r2, r3
 80005ee:	4b25      	ldr	r3, [pc, #148]	@ (8000684 <update_led_strip_to_physical_leds+0xb0>)
 80005f0:	781b      	ldrb	r3, [r3, #0]
 80005f2:	4353      	muls	r3, r2
 80005f4:	21ff      	movs	r1, #255	@ 0xff
 80005f6:	0018      	movs	r0, r3
 80005f8:	f7ff fe10 	bl	800021c <__divsi3>
 80005fc:	0003      	movs	r3, r0
 80005fe:	001a      	movs	r2, r3
 8000600:	1cfb      	adds	r3, r7, #3
 8000602:	701a      	strb	r2, [r3, #0]
        uint8_t g_adj = ((uint16_t)led_strip[i].g * global_brightness) / 255;
 8000604:	491e      	ldr	r1, [pc, #120]	@ (8000680 <update_led_strip_to_physical_leds+0xac>)
 8000606:	687a      	ldr	r2, [r7, #4]
 8000608:	0013      	movs	r3, r2
 800060a:	005b      	lsls	r3, r3, #1
 800060c:	189b      	adds	r3, r3, r2
 800060e:	18cb      	adds	r3, r1, r3
 8000610:	3301      	adds	r3, #1
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	001a      	movs	r2, r3
 8000616:	4b1b      	ldr	r3, [pc, #108]	@ (8000684 <update_led_strip_to_physical_leds+0xb0>)
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	4353      	muls	r3, r2
 800061c:	21ff      	movs	r1, #255	@ 0xff
 800061e:	0018      	movs	r0, r3
 8000620:	f7ff fdfc 	bl	800021c <__divsi3>
 8000624:	0003      	movs	r3, r0
 8000626:	001a      	movs	r2, r3
 8000628:	1cbb      	adds	r3, r7, #2
 800062a:	701a      	strb	r2, [r3, #0]
        uint8_t b_adj = ((uint16_t)led_strip[i].b * global_brightness) / 255;
 800062c:	4914      	ldr	r1, [pc, #80]	@ (8000680 <update_led_strip_to_physical_leds+0xac>)
 800062e:	687a      	ldr	r2, [r7, #4]
 8000630:	0013      	movs	r3, r2
 8000632:	005b      	lsls	r3, r3, #1
 8000634:	189b      	adds	r3, r3, r2
 8000636:	18cb      	adds	r3, r1, r3
 8000638:	3302      	adds	r3, #2
 800063a:	781b      	ldrb	r3, [r3, #0]
 800063c:	001a      	movs	r2, r3
 800063e:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <update_led_strip_to_physical_leds+0xb0>)
 8000640:	781b      	ldrb	r3, [r3, #0]
 8000642:	4353      	muls	r3, r2
 8000644:	21ff      	movs	r1, #255	@ 0xff
 8000646:	0018      	movs	r0, r3
 8000648:	f7ff fde8 	bl	800021c <__divsi3>
 800064c:	0003      	movs	r3, r0
 800064e:	001a      	movs	r2, r3
 8000650:	1c7b      	adds	r3, r7, #1
 8000652:	701a      	strb	r2, [r3, #0]
        // Eğer FastLED RGB sırasında gönderiyorsa ve WS2811'iniz RGB ise, setLED'e R,G,B vermek doğrudur.
        // Eğer WS2811'iniz GRB ise ve FastLED RGB gönderiyorsa, FastLED kendi içinde çeviriyordu.
        // Sizin setLED fonksiyonunuzun argümanları (Red, Green, Blue) ise ve WS2811'iniz GRB ise,
        // setLED(pos, Kirmizi, Yesil, Mavi) -> pwmData'ya Yesil, Kirmizi, Mavi bitlerini yazar.
        // Bu durumda bizim RGBColor {r,g,b} yapımızdaki değerleri doğrudan kullanabiliriz.
        setLED(i, r_adj, g_adj, b_adj);
 8000654:	1cfb      	adds	r3, r7, #3
 8000656:	7819      	ldrb	r1, [r3, #0]
 8000658:	1cbb      	adds	r3, r7, #2
 800065a:	781a      	ldrb	r2, [r3, #0]
 800065c:	1c7b      	adds	r3, r7, #1
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	6878      	ldr	r0, [r7, #4]
 8000662:	f7ff fedb 	bl	800041c <setLED>
    for (int i = 0; i < NUM_LEDS; i++) {
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	3301      	adds	r3, #1
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	2b27      	cmp	r3, #39	@ 0x27
 8000670:	ddb6      	ble.n	80005e0 <update_led_strip_to_physical_leds+0xc>
    }
    ws2812Send();
 8000672:	f7ff ff3d 	bl	80004f0 <ws2812Send>
}
 8000676:	46c0      	nop			@ (mov r8, r8)
 8000678:	46bd      	mov	sp, r7
 800067a:	b002      	add	sp, #8
 800067c:	bd80      	pop	{r7, pc}
 800067e:	46c0      	nop			@ (mov r8, r8)
 8000680:	200008b0 	.word	0x200008b0
 8000684:	20000008 	.word	0x20000008

08000688 <game_setup>:


// Oyun başlangıç ayarları
void game_setup(void) {
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
    // STM32 HAL başlatmaları (GPIO, TIM, DMA) main() içinde yapılmış olmalı.
    // Oyun mantığı için başlangıç ayarları:
    fill_strip_solid(0, 0, 0); // Tüm LED'leri siyah yap
 800068c:	2200      	movs	r2, #0
 800068e:	2100      	movs	r1, #0
 8000690:	2000      	movs	r0, #0
 8000692:	f7ff ff77 	bl	8000584 <fill_strip_solid>
    update_led_strip_to_physical_leds(); // Siyah rengi LED'lere gönder
 8000696:	f7ff ff9d 	bl	80005d4 <update_led_strip_to_physical_leds>
    // Gerekirse STM32 UART başlatma kodları eklenebilir (Serial.begin eşdeğeri)
}
 800069a:	46c0      	nop			@ (mov r8, r8)
 800069c:	46bd      	mov	sp, r7
 800069e:	bd80      	pop	{r7, pc}

080006a0 <game_loop>:

// Ana oyun döngüsü
void game_loop(void) {
 80006a0:	b590      	push	{r4, r7, lr}
 80006a2:	b089      	sub	sp, #36	@ 0x24
 80006a4:	af00      	add	r7, sp, #0
    // GPIO_PinState currentButtonState = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin); // KALDIRILDI

    // OYUN SONU MANTIĞI
    // Interrupt, Playing'i false yapar. Bu blok şimdi Playing false olduğunda çalışır.
    if (!Playing) {
 80006a6:	4b6b      	ldr	r3, [pc, #428]	@ (8000854 <game_loop+0x1b4>)
 80006a8:	781b      	ldrb	r3, [r3, #0]
 80006aa:	b2db      	uxtb	r3, r3
 80006ac:	2201      	movs	r2, #1
 80006ae:	4053      	eors	r3, r2
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d100      	bne.n	80006b8 <game_loop+0x18>
 80006b6:	e090      	b.n	80007da <game_loop+0x13a>
        // Bu blok, Arduino kodundaki `if (buttonState == HIGH)` içindeki kısma karşılık gelir.
        // Sadece bir kez çalışması gereken win/loss kontrolü
        if (CycleEnded) { // Interrupt tarafından true yapıldıysa
 80006b8:	4b67      	ldr	r3, [pc, #412]	@ (8000858 <game_loop+0x1b8>)
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d065      	beq.n	800078e <game_loop+0xee>
            // Hedef LED ve seçilen LED dışındaki tüm LED'leri kapat
            for (int i = 0; i < NUM_LEDS; i++) {
 80006c2:	2300      	movs	r3, #0
 80006c4:	61fb      	str	r3, [r7, #28]
 80006c6:	e008      	b.n	80006da <game_loop+0x3a>
                set_led_color_in_strip(i, 0, 0, 0); // Siyah
 80006c8:	69f8      	ldr	r0, [r7, #28]
 80006ca:	2300      	movs	r3, #0
 80006cc:	2200      	movs	r2, #0
 80006ce:	2100      	movs	r1, #0
 80006d0:	f7ff ff20 	bl	8000514 <set_led_color_in_strip>
            for (int i = 0; i < NUM_LEDS; i++) {
 80006d4:	69fb      	ldr	r3, [r7, #28]
 80006d6:	3301      	adds	r3, #1
 80006d8:	61fb      	str	r3, [r7, #28]
 80006da:	69fb      	ldr	r3, [r7, #28]
 80006dc:	2b27      	cmp	r3, #39	@ 0x27
 80006de:	ddf3      	ble.n	80006c8 <game_loop+0x28>
            }
            set_led_color_in_strip(CENTER_LED, 255, 0, 0); // Merkez LED Kırmızı
 80006e0:	2300      	movs	r3, #0
 80006e2:	2200      	movs	r2, #0
 80006e4:	21ff      	movs	r1, #255	@ 0xff
 80006e6:	2015      	movs	r0, #21
 80006e8:	f7ff ff14 	bl	8000514 <set_led_color_in_strip>
            set_led_color_in_strip(LEDaddress, 0, 255, 0); // Durdurulan LED Yeşil
 80006ec:	4b5b      	ldr	r3, [pc, #364]	@ (800085c <game_loop+0x1bc>)
 80006ee:	6818      	ldr	r0, [r3, #0]
 80006f0:	2300      	movs	r3, #0
 80006f2:	22ff      	movs	r2, #255	@ 0xff
 80006f4:	2100      	movs	r1, #0
 80006f6:	f7ff ff0d 	bl	8000514 <set_led_color_in_strip>
            update_led_strip_to_physical_leds();
 80006fa:	f7ff ff6b 	bl	80005d4 <update_led_strip_to_physical_leds>

            int diff = abs(CENTER_LED - LEDaddress);
 80006fe:	4b57      	ldr	r3, [pc, #348]	@ (800085c <game_loop+0x1bc>)
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	2215      	movs	r2, #21
 8000704:	1ad3      	subs	r3, r2, r3
 8000706:	17da      	asrs	r2, r3, #31
 8000708:	189b      	adds	r3, r3, r2
 800070a:	4053      	eors	r3, r2
 800070c:	60bb      	str	r3, [r7, #8]
            if (diff == 0) { // KAZANDI
 800070e:	68bb      	ldr	r3, [r7, #8]
 8000710:	2b00      	cmp	r3, #0
 8000712:	d126      	bne.n	8000762 <game_loop+0xc2>
                wonThisRound = true;
 8000714:	4b52      	ldr	r3, [pc, #328]	@ (8000860 <game_loop+0x1c0>)
 8000716:	2201      	movs	r2, #1
 8000718:	701a      	strb	r2, [r3, #0]
                if (difficulty != MISSION_IMPOSSIBLE) {
 800071a:	4b52      	ldr	r3, [pc, #328]	@ (8000864 <game_loop+0x1c4>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	2b08      	cmp	r3, #8
 8000720:	d00b      	beq.n	800073a <game_loop+0x9a>
                    for (int i = 0; i < 2; i++) {
 8000722:	2300      	movs	r3, #0
 8000724:	61bb      	str	r3, [r7, #24]
 8000726:	e004      	b.n	8000732 <game_loop+0x92>
                        play_cylon_animation();
 8000728:	f000 f980 	bl	8000a2c <play_cylon_animation>
                    for (int i = 0; i < 2; i++) {
 800072c:	69bb      	ldr	r3, [r7, #24]
 800072e:	3301      	adds	r3, #1
 8000730:	61bb      	str	r3, [r7, #24]
 8000732:	69bb      	ldr	r3, [r7, #24]
 8000734:	2b01      	cmp	r3, #1
 8000736:	ddf7      	ble.n	8000728 <game_loop+0x88>
 8000738:	e00d      	b.n	8000756 <game_loop+0xb6>
                    }
                } else { // MISSION_IMPOSSIBLE kazanıldı
                    for (int i = 0; i < 8; i++) {
 800073a:	2300      	movs	r3, #0
 800073c:	617b      	str	r3, [r7, #20]
 800073e:	e004      	b.n	800074a <game_loop+0xaa>
                        play_cylon_animation();
 8000740:	f000 f974 	bl	8000a2c <play_cylon_animation>
                    for (int i = 0; i < 8; i++) {
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	3301      	adds	r3, #1
 8000748:	617b      	str	r3, [r7, #20]
 800074a:	697b      	ldr	r3, [r7, #20]
 800074c:	2b07      	cmp	r3, #7
 800074e:	ddf7      	ble.n	8000740 <game_loop+0xa0>
                    }
                    difficulty = 0;
 8000750:	4b44      	ldr	r3, [pc, #272]	@ (8000864 <game_loop+0x1c4>)
 8000752:	2200      	movs	r2, #0
 8000754:	601a      	str	r2, [r3, #0]
                }
                increase_game_difficulty();
 8000756:	f000 f8b7 	bl	80008c8 <increase_game_difficulty>
                wonThisRound = false;
 800075a:	4b41      	ldr	r3, [pc, #260]	@ (8000860 <game_loop+0x1c0>)
 800075c:	2200      	movs	r2, #0
 800075e:	701a      	strb	r2, [r3, #0]
 8000760:	e012      	b.n	8000788 <game_loop+0xe8>
            } else { // KAYBETTİ
                HAL_Delay(1000); // Bu gecikme hala burada, oyun durmuşken sorun olmaz
 8000762:	23fa      	movs	r3, #250	@ 0xfa
 8000764:	009b      	lsls	r3, r3, #2
 8000766:	0018      	movs	r0, r3
 8000768:	f000 fca6 	bl	80010b8 <HAL_Delay>
                for (int i = 0; i < 2; i++) {
 800076c:	2300      	movs	r3, #0
 800076e:	613b      	str	r3, [r7, #16]
 8000770:	e004      	b.n	800077c <game_loop+0xdc>
                    play_flash_animation();
 8000772:	f000 f8c7 	bl	8000904 <play_flash_animation>
                for (int i = 0; i < 2; i++) {
 8000776:	693b      	ldr	r3, [r7, #16]
 8000778:	3301      	adds	r3, #1
 800077a:	613b      	str	r3, [r7, #16]
 800077c:	693b      	ldr	r3, [r7, #16]
 800077e:	2b01      	cmp	r3, #1
 8000780:	ddf7      	ble.n	8000772 <game_loop+0xd2>
                }
                difficulty = 1;
 8000782:	4b38      	ldr	r3, [pc, #224]	@ (8000864 <game_loop+0x1c4>)
 8000784:	2201      	movs	r2, #1
 8000786:	601a      	str	r2, [r3, #0]
            }
            CycleEnded = false; // Bu kazanma/kaybetme durumu işlendi
 8000788:	4b33      	ldr	r3, [pc, #204]	@ (8000858 <game_loop+0x1b8>)
 800078a:	2200      	movs	r2, #0
 800078c:	701a      	strb	r2, [r3, #0]
        }

        // Buton bırakılana kadar bekle (yeniden başlatmak için)
        GPIO_PinState button_release_check = HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 800078e:	1dfc      	adds	r4, r7, #7
 8000790:	2390      	movs	r3, #144	@ 0x90
 8000792:	05db      	lsls	r3, r3, #23
 8000794:	2101      	movs	r1, #1
 8000796:	0018      	movs	r0, r3
 8000798:	f001 f8d6 	bl	8001948 <HAL_GPIO_ReadPin>
 800079c:	0003      	movs	r3, r0
 800079e:	7023      	strb	r3, [r4, #0]
        // PULLDOWN konfigürasyonunda, bırakıldığında RESET (LOW) olur.
        if (button_release_check == GPIO_PIN_RESET) { // Buton bırakıldıysa
 80007a0:	1dfb      	adds	r3, r7, #7
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d118      	bne.n	80007da <game_loop+0x13a>
            Playing = true;       // Oyunu yeniden başlat
 80007a8:	4b2a      	ldr	r3, [pc, #168]	@ (8000854 <game_loop+0x1b4>)
 80007aa:	2201      	movs	r2, #1
 80007ac:	701a      	strb	r2, [r3, #0]
            LEDaddress = 0;       // LED adresini sıfırla
 80007ae:	4b2b      	ldr	r3, [pc, #172]	@ (800085c <game_loop+0x1bc>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	601a      	str	r2, [r3, #0]
            HAL_Delay(10);       // Kısa bir bekleme
 80007b4:	200a      	movs	r0, #10
 80007b6:	f000 fc7f 	bl	80010b8 <HAL_Delay>

            fill_strip_solid(0,0,0);
 80007ba:	2200      	movs	r2, #0
 80007bc:	2100      	movs	r1, #0
 80007be:	2000      	movs	r0, #0
 80007c0:	f7ff fee0 	bl	8000584 <fill_strip_solid>
            set_led_color_in_strip(CENTER_LED, 255, 0, 0);
 80007c4:	2300      	movs	r3, #0
 80007c6:	2200      	movs	r2, #0
 80007c8:	21ff      	movs	r1, #255	@ 0xff
 80007ca:	2015      	movs	r0, #21
 80007cc:	f7ff fea2 	bl	8000514 <set_led_color_in_strip>
            update_led_strip_to_physical_leds();
 80007d0:	f7ff ff00 	bl	80005d4 <update_led_strip_to_physical_leds>
            // Bir sonraki game_loop turunda Playing true olacağı için LED'ler hareket etmeye başlayacak.
            HAL_Delay(10);
 80007d4:	200a      	movs	r0, #10
 80007d6:	f000 fc6f 	bl	80010b8 <HAL_Delay>
        }
    }

    // OYNANIŞ MANTIĞI
    if (Playing) {
 80007da:	4b1e      	ldr	r3, [pc, #120]	@ (8000854 <game_loop+0x1b4>)
 80007dc:	781b      	ldrb	r3, [r3, #0]
 80007de:	b2db      	uxtb	r3, r3
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d032      	beq.n	800084a <game_loop+0x1aa>
        for (int i = 0; i < NUM_LEDS; i++) {
 80007e4:	2300      	movs	r3, #0
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	e008      	b.n	80007fc <game_loop+0x15c>
            set_led_color_in_strip(i, 0, 0, 0);
 80007ea:	68f8      	ldr	r0, [r7, #12]
 80007ec:	2300      	movs	r3, #0
 80007ee:	2200      	movs	r2, #0
 80007f0:	2100      	movs	r1, #0
 80007f2:	f7ff fe8f 	bl	8000514 <set_led_color_in_strip>
        for (int i = 0; i < NUM_LEDS; i++) {
 80007f6:	68fb      	ldr	r3, [r7, #12]
 80007f8:	3301      	adds	r3, #1
 80007fa:	60fb      	str	r3, [r7, #12]
 80007fc:	68fb      	ldr	r3, [r7, #12]
 80007fe:	2b27      	cmp	r3, #39	@ 0x27
 8000800:	ddf3      	ble.n	80007ea <game_loop+0x14a>
        }
        set_led_color_in_strip(CENTER_LED, 255, 0, 0);
 8000802:	2300      	movs	r3, #0
 8000804:	2200      	movs	r2, #0
 8000806:	21ff      	movs	r1, #255	@ 0xff
 8000808:	2015      	movs	r0, #21
 800080a:	f7ff fe83 	bl	8000514 <set_led_color_in_strip>
        set_led_color_in_strip(LEDaddress, 0, 255, 0);
 800080e:	4b13      	ldr	r3, [pc, #76]	@ (800085c <game_loop+0x1bc>)
 8000810:	6818      	ldr	r0, [r3, #0]
 8000812:	2300      	movs	r3, #0
 8000814:	22ff      	movs	r2, #255	@ 0xff
 8000816:	2100      	movs	r1, #0
 8000818:	f7ff fe7c 	bl	8000514 <set_led_color_in_strip>
        update_led_strip_to_physical_leds();
 800081c:	f7ff feda 	bl	80005d4 <update_led_strip_to_physical_leds>

        LEDaddress++;
 8000820:	4b0e      	ldr	r3, [pc, #56]	@ (800085c <game_loop+0x1bc>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	1c5a      	adds	r2, r3, #1
 8000826:	4b0d      	ldr	r3, [pc, #52]	@ (800085c <game_loop+0x1bc>)
 8000828:	601a      	str	r2, [r3, #0]
        if (LEDaddress == NUM_LEDS) {
 800082a:	4b0c      	ldr	r3, [pc, #48]	@ (800085c <game_loop+0x1bc>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	2b28      	cmp	r3, #40	@ 0x28
 8000830:	d102      	bne.n	8000838 <game_loop+0x198>
            LEDaddress = 0;
 8000832:	4b0a      	ldr	r3, [pc, #40]	@ (800085c <game_loop+0x1bc>)
 8000834:	2200      	movs	r2, #0
 8000836:	601a      	str	r2, [r3, #0]
        }
        HAL_Delay(getTime(difficulty)); // Bu gecikme artık buton tepkisini etkilemeyecek
 8000838:	4b0a      	ldr	r3, [pc, #40]	@ (8000864 <game_loop+0x1c4>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	0018      	movs	r0, r3
 800083e:	f000 f813 	bl	8000868 <getTime>
 8000842:	0003      	movs	r3, r0
 8000844:	0018      	movs	r0, r3
 8000846:	f000 fc37 	bl	80010b8 <HAL_Delay>
        // if (playingButtonCheck == BUTTON_PRESSED_STATE) { // KALDIRILDI
        //     Playing = false;    // KALDIRILDI
        //     CycleEnded = true;  // KALDIRILDI
        // } // KALDIRILDI
    }
}
 800084a:	46c0      	nop			@ (mov r8, r8)
 800084c:	46bd      	mov	sp, r7
 800084e:	b009      	add	sp, #36	@ 0x24
 8000850:	bd90      	pop	{r4, r7, pc}
 8000852:	46c0      	nop			@ (mov r8, r8)
 8000854:	20000000 	.word	0x20000000
 8000858:	20000001 	.word	0x20000001
 800085c:	200008ac 	.word	0x200008ac
 8000860:	200008a8 	.word	0x200008a8
 8000864:	20000004 	.word	0x20000004

08000868 <getTime>:
// Zorluğa göre LED hareket gecikmesini döndürür
int getTime(int diff_level) {
 8000868:	b580      	push	{r7, lr}
 800086a:	b084      	sub	sp, #16
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
    int timeValue = 0;
 8000870:	2300      	movs	r3, #0
 8000872:	60fb      	str	r3, [r7, #12]
    switch (diff_level) {
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	2b08      	cmp	r3, #8
 8000878:	d81d      	bhi.n	80008b6 <getTime+0x4e>
 800087a:	687b      	ldr	r3, [r7, #4]
 800087c:	009a      	lsls	r2, r3, #2
 800087e:	4b11      	ldr	r3, [pc, #68]	@ (80008c4 <getTime+0x5c>)
 8000880:	18d3      	adds	r3, r2, r3
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	469f      	mov	pc, r3
        case EASY: timeValue = 200; break;
 8000886:	23c8      	movs	r3, #200	@ 0xc8
 8000888:	60fb      	str	r3, [r7, #12]
 800088a:	e016      	b.n	80008ba <getTime+0x52>
        case MEDIUM: timeValue = 150; break;
 800088c:	2396      	movs	r3, #150	@ 0x96
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	e013      	b.n	80008ba <getTime+0x52>
        case HARD: timeValue = 100; break;
 8000892:	2364      	movs	r3, #100	@ 0x64
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	e010      	b.n	80008ba <getTime+0x52>
        case ON_SPEED: timeValue = 80; break;
 8000898:	2350      	movs	r3, #80	@ 0x50
 800089a:	60fb      	str	r3, [r7, #12]
 800089c:	e00d      	b.n	80008ba <getTime+0x52>
        case SONIC_SPEED: timeValue = 60; break;
 800089e:	233c      	movs	r3, #60	@ 0x3c
 80008a0:	60fb      	str	r3, [r7, #12]
 80008a2:	e00a      	b.n	80008ba <getTime+0x52>
        case ROCKET_SPEED: timeValue = 50; break;
 80008a4:	2332      	movs	r3, #50	@ 0x32
 80008a6:	60fb      	str	r3, [r7, #12]
 80008a8:	e007      	b.n	80008ba <getTime+0x52>
        case LIGHT_SPEED: timeValue = 30; break;
 80008aa:	231e      	movs	r3, #30
 80008ac:	60fb      	str	r3, [r7, #12]
 80008ae:	e004      	b.n	80008ba <getTime+0x52>
        case MISSION_IMPOSSIBLE: timeValue = 20; break;
 80008b0:	2314      	movs	r3, #20
 80008b2:	60fb      	str	r3, [r7, #12]
 80008b4:	e001      	b.n	80008ba <getTime+0x52>
        default: timeValue = 100; // Hata durumunda varsayılan
 80008b6:	2364      	movs	r3, #100	@ 0x64
 80008b8:	60fb      	str	r3, [r7, #12]
    }
    return timeValue;
 80008ba:	68fb      	ldr	r3, [r7, #12]
}
 80008bc:	0018      	movs	r0, r3
 80008be:	46bd      	mov	sp, r7
 80008c0:	b004      	add	sp, #16
 80008c2:	bd80      	pop	{r7, pc}
 80008c4:	080034ec 	.word	0x080034ec

080008c8 <increase_game_difficulty>:

// Kazanma durumunda zorluğu artırır
void increase_game_difficulty() {
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
    // Orijinal Arduino kodu: void increaseDifficulty() { if (difficulty != MISSION_IMPOSSIBLE && wonThisRound) { difficulty++; } }
    // Ve MISSION_IMPOSSIBLE kazanıldığında ana döngüde difficulty = 0; yapılıp sonra bu fonksiyon çağrılıyordu.
    // Bu mantık korunuyor:
    if (wonThisRound) { // Sadece kazanıldıysa zorluk değişir
 80008cc:	4b0b      	ldr	r3, [pc, #44]	@ (80008fc <increase_game_difficulty+0x34>)
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d010      	beq.n	80008f6 <increase_game_difficulty+0x2e>
        if (difficulty == 0) { // Bu, MISSION_IMPOSSIBLE'dan sonraki sıfırlamadır
 80008d4:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <increase_game_difficulty+0x38>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d103      	bne.n	80008e4 <increase_game_difficulty+0x1c>
            difficulty = 1; // EASY'ye geç
 80008dc:	4b08      	ldr	r3, [pc, #32]	@ (8000900 <increase_game_difficulty+0x38>)
 80008de:	2201      	movs	r2, #1
 80008e0:	601a      	str	r2, [r3, #0]
        }
        // Eğer difficulty zaten MISSION_IMPOSSIBLE ise ve kazanıldıysa,
        // game_loop içinde difficulty = 0 olarak ayarlandı. wonThisRound true olduğu için
        // bir sonraki adımda difficulty = 1 olacak.
    }
}
 80008e2:	e008      	b.n	80008f6 <increase_game_difficulty+0x2e>
        } else if (difficulty < MISSION_IMPOSSIBLE) {
 80008e4:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <increase_game_difficulty+0x38>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2b07      	cmp	r3, #7
 80008ea:	dc04      	bgt.n	80008f6 <increase_game_difficulty+0x2e>
            difficulty++;
 80008ec:	4b04      	ldr	r3, [pc, #16]	@ (8000900 <increase_game_difficulty+0x38>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	1c5a      	adds	r2, r3, #1
 80008f2:	4b03      	ldr	r3, [pc, #12]	@ (8000900 <increase_game_difficulty+0x38>)
 80008f4:	601a      	str	r2, [r3, #0]
}
 80008f6:	46c0      	nop			@ (mov r8, r8)
 80008f8:	46bd      	mov	sp, r7
 80008fa:	bd80      	pop	{r7, pc}
 80008fc:	200008a8 	.word	0x200008a8
 8000900:	20000004 	.word	0x20000004

08000904 <play_flash_animation>:


// Kaybetme durumunda LED animasyonu (iki kez kırmızı flaş)
void play_flash_animation() {
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
    uint16_t flash_duration = 300; // Kırmızı ışığın yanık kalma süresi (ms)
 800090a:	1dbb      	adds	r3, r7, #6
 800090c:	2296      	movs	r2, #150	@ 0x96
 800090e:	0052      	lsls	r2, r2, #1
 8000910:	801a      	strh	r2, [r3, #0]
    uint16_t off_duration = 300;   // LED'lerin sönük kalma süresi (ms)
 8000912:	1d3b      	adds	r3, r7, #4
 8000914:	2296      	movs	r2, #150	@ 0x96
 8000916:	0052      	lsls	r2, r2, #1
 8000918:	801a      	strh	r2, [r3, #0]

    // Birinci flaş
    fill_strip_solid(255, 0, 0); // Tüm LED'ler Kırmızı
 800091a:	2200      	movs	r2, #0
 800091c:	2100      	movs	r1, #0
 800091e:	20ff      	movs	r0, #255	@ 0xff
 8000920:	f7ff fe30 	bl	8000584 <fill_strip_solid>
    update_led_strip_to_physical_leds();
 8000924:	f7ff fe56 	bl	80005d4 <update_led_strip_to_physical_leds>
    HAL_Delay(flash_duration);
 8000928:	1dbb      	adds	r3, r7, #6
 800092a:	881b      	ldrh	r3, [r3, #0]
 800092c:	0018      	movs	r0, r3
 800092e:	f000 fbc3 	bl	80010b8 <HAL_Delay>

    fill_strip_solid(0, 0, 0);   // Tüm LED'ler Siyah (Sönük)
 8000932:	2200      	movs	r2, #0
 8000934:	2100      	movs	r1, #0
 8000936:	2000      	movs	r0, #0
 8000938:	f7ff fe24 	bl	8000584 <fill_strip_solid>
    update_led_strip_to_physical_leds();
 800093c:	f7ff fe4a 	bl	80005d4 <update_led_strip_to_physical_leds>
    HAL_Delay(off_duration);
 8000940:	1d3b      	adds	r3, r7, #4
 8000942:	881b      	ldrh	r3, [r3, #0]
 8000944:	0018      	movs	r0, r3
 8000946:	f000 fbb7 	bl	80010b8 <HAL_Delay>
//    // İkinci flaş
//    fill_strip_solid(255, 0, 0); // Tüm LED'ler Kırmızı
//    update_led_strip_to_physical_leds();
//    HAL_Delay(flash_duration);

    fill_strip_solid(0, 0, 0);   // Tüm LED'ler Siyah (Sönük)
 800094a:	2200      	movs	r2, #0
 800094c:	2100      	movs	r1, #0
 800094e:	2000      	movs	r0, #0
 8000950:	f7ff fe18 	bl	8000584 <fill_strip_solid>
    update_led_strip_to_physical_leds();
 8000954:	f7ff fe3e 	bl	80005d4 <update_led_strip_to_physical_leds>
    // Animasyon bittikten sonra LED'lerin sönük kalması için çok kısa bir bekleme,
    // bir sonraki LED güncellemesine kadar durumun korunmasına yardımcı olabilir.
    HAL_Delay(50);
 8000958:	2032      	movs	r0, #50	@ 0x32
 800095a:	f000 fbad 	bl	80010b8 <HAL_Delay>
}
 800095e:	46c0      	nop			@ (mov r8, r8)
 8000960:	46bd      	mov	sp, r7
 8000962:	b002      	add	sp, #8
 8000964:	bd80      	pop	{r7, pc}

08000966 <rgb_color_wheel>:
    }
}

// Helper function to generate a color from a 0-255 position on a color wheel
// Pozisyon 0-255 arası bir değer alır ve bir gökkuşağı rengi döndürür.
void rgb_color_wheel(uint8_t wheel_pos, RGBColor* color) {
 8000966:	b580      	push	{r7, lr}
 8000968:	b082      	sub	sp, #8
 800096a:	af00      	add	r7, sp, #0
 800096c:	0002      	movs	r2, r0
 800096e:	6039      	str	r1, [r7, #0]
 8000970:	1dfb      	adds	r3, r7, #7
 8000972:	701a      	strb	r2, [r3, #0]
    wheel_pos = 255 - wheel_pos; // Renk döngüsünün yönünü değiştirebilirsiniz (isteğe bağlı)
 8000974:	1dfb      	adds	r3, r7, #7
 8000976:	1dfa      	adds	r2, r7, #7
 8000978:	7812      	ldrb	r2, [r2, #0]
 800097a:	43d2      	mvns	r2, r2
 800097c:	701a      	strb	r2, [r3, #0]
    if (wheel_pos < 85) {
 800097e:	1dfb      	adds	r3, r7, #7
 8000980:	781b      	ldrb	r3, [r3, #0]
 8000982:	2b54      	cmp	r3, #84	@ 0x54
 8000984:	d815      	bhi.n	80009b2 <rgb_color_wheel+0x4c>
        color->r = 255 - wheel_pos * 3;
 8000986:	1dfb      	adds	r3, r7, #7
 8000988:	781b      	ldrb	r3, [r3, #0]
 800098a:	1c1a      	adds	r2, r3, #0
 800098c:	009b      	lsls	r3, r3, #2
 800098e:	1ad3      	subs	r3, r2, r3
 8000990:	b2db      	uxtb	r3, r3
 8000992:	3b01      	subs	r3, #1
 8000994:	b2da      	uxtb	r2, r3
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	701a      	strb	r2, [r3, #0]
        color->g = 0;
 800099a:	683b      	ldr	r3, [r7, #0]
 800099c:	2200      	movs	r2, #0
 800099e:	705a      	strb	r2, [r3, #1]
        color->b = wheel_pos * 3;
 80009a0:	1dfb      	adds	r3, r7, #7
 80009a2:	781b      	ldrb	r3, [r3, #0]
 80009a4:	1c1a      	adds	r2, r3, #0
 80009a6:	1892      	adds	r2, r2, r2
 80009a8:	18d3      	adds	r3, r2, r3
 80009aa:	b2da      	uxtb	r2, r3
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	709a      	strb	r2, [r3, #2]
    // Not: Bu fonksiyonun ürettiği renkler tam parlaklıktadır (bir bileşen 255'e ulaşır).
    // Global parlaklık (global_brightness) daha sonra update_led_strip_to_physical_leds içinde uygulanacaktır.
    // Eğer bu animasyonun kendi parlaklığını ayrıca kısmak isterseniz,
    // burada üretilen r,g,b değerlerini bir miktar ölçekleyebilirsiniz.
    // Örn: color->r = color->r * anim_brightness_scale / 255; (anim_brightness_scale < 255)
}
 80009b0:	e038      	b.n	8000a24 <rgb_color_wheel+0xbe>
    } else if (wheel_pos < 170) {
 80009b2:	1dfb      	adds	r3, r7, #7
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	2ba9      	cmp	r3, #169	@ 0xa9
 80009b8:	d81a      	bhi.n	80009f0 <rgb_color_wheel+0x8a>
        wheel_pos -= 85;
 80009ba:	1dfb      	adds	r3, r7, #7
 80009bc:	1dfa      	adds	r2, r7, #7
 80009be:	7812      	ldrb	r2, [r2, #0]
 80009c0:	3a55      	subs	r2, #85	@ 0x55
 80009c2:	701a      	strb	r2, [r3, #0]
        color->r = 0;
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	2200      	movs	r2, #0
 80009c8:	701a      	strb	r2, [r3, #0]
        color->g = wheel_pos * 3;
 80009ca:	1dfb      	adds	r3, r7, #7
 80009cc:	781b      	ldrb	r3, [r3, #0]
 80009ce:	1c1a      	adds	r2, r3, #0
 80009d0:	1892      	adds	r2, r2, r2
 80009d2:	18d3      	adds	r3, r2, r3
 80009d4:	b2da      	uxtb	r2, r3
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	705a      	strb	r2, [r3, #1]
        color->b = 255 - wheel_pos * 3;
 80009da:	1dfb      	adds	r3, r7, #7
 80009dc:	781b      	ldrb	r3, [r3, #0]
 80009de:	1c1a      	adds	r2, r3, #0
 80009e0:	009b      	lsls	r3, r3, #2
 80009e2:	1ad3      	subs	r3, r2, r3
 80009e4:	b2db      	uxtb	r3, r3
 80009e6:	3b01      	subs	r3, #1
 80009e8:	b2da      	uxtb	r2, r3
 80009ea:	683b      	ldr	r3, [r7, #0]
 80009ec:	709a      	strb	r2, [r3, #2]
}
 80009ee:	e019      	b.n	8000a24 <rgb_color_wheel+0xbe>
        wheel_pos -= 170;
 80009f0:	1dfb      	adds	r3, r7, #7
 80009f2:	1dfa      	adds	r2, r7, #7
 80009f4:	7812      	ldrb	r2, [r2, #0]
 80009f6:	3256      	adds	r2, #86	@ 0x56
 80009f8:	701a      	strb	r2, [r3, #0]
        color->r = wheel_pos * 3;
 80009fa:	1dfb      	adds	r3, r7, #7
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	1c1a      	adds	r2, r3, #0
 8000a00:	1892      	adds	r2, r2, r2
 8000a02:	18d3      	adds	r3, r2, r3
 8000a04:	b2da      	uxtb	r2, r3
 8000a06:	683b      	ldr	r3, [r7, #0]
 8000a08:	701a      	strb	r2, [r3, #0]
        color->g = 255 - wheel_pos * 3;
 8000a0a:	1dfb      	adds	r3, r7, #7
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	1c1a      	adds	r2, r3, #0
 8000a10:	009b      	lsls	r3, r3, #2
 8000a12:	1ad3      	subs	r3, r2, r3
 8000a14:	b2db      	uxtb	r3, r3
 8000a16:	3b01      	subs	r3, #1
 8000a18:	b2da      	uxtb	r2, r3
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	705a      	strb	r2, [r3, #1]
        color->b = 0;
 8000a1e:	683b      	ldr	r3, [r7, #0]
 8000a20:	2200      	movs	r2, #0
 8000a22:	709a      	strb	r2, [r3, #2]
}
 8000a24:	46c0      	nop			@ (mov r8, r8)
 8000a26:	46bd      	mov	sp, r7
 8000a28:	b002      	add	sp, #8
 8000a2a:	bd80      	pop	{r7, pc}

08000a2c <play_cylon_animation>:
// Kazanma durumunda Cylon LED animasyonu
// Kazanma durumunda Cylon LED animasyonu (RGB Renk Tekerleği ile)
void play_cylon_animation() {
 8000a2c:	b590      	push	{r4, r7, lr}
 8000a2e:	b087      	sub	sp, #28
 8000a30:	af00      	add	r7, sp, #0
    static uint8_t wheel_position = 0; // Renk tekerleğindeki mevcut pozisyon, çağrılar arasında devam eder.

    // Animasyon adımları arasındaki gecikme (ms).
    // Arduino'daki delay(10)'a karşılık gelir. Gerekirse artırılabilir.
    uint16_t step_delay = 10;
 8000a32:	230e      	movs	r3, #14
 8000a34:	18fb      	adds	r3, r7, r3
 8000a36:	220a      	movs	r2, #10
 8000a38:	801a      	strh	r2, [r3, #0]

    // İleri yönde
    for (int i = 0; i < NUM_LEDS; i++) {
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	617b      	str	r3, [r7, #20]
 8000a3e:	e020      	b.n	8000a82 <play_cylon_animation+0x56>
        RGBColor current_color;
        // Her LED için renk tekerleğinden bir sonraki rengi al
        // wheel_position uint8_t olduğu için 255'ten sonra otomatik olarak 0'a döner.
        rgb_color_wheel(wheel_position++, &current_color);
 8000a40:	4b26      	ldr	r3, [pc, #152]	@ (8000adc <play_cylon_animation+0xb0>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	1c5a      	adds	r2, r3, #1
 8000a46:	b2d1      	uxtb	r1, r2
 8000a48:	4a24      	ldr	r2, [pc, #144]	@ (8000adc <play_cylon_animation+0xb0>)
 8000a4a:	7011      	strb	r1, [r2, #0]
 8000a4c:	2408      	movs	r4, #8
 8000a4e:	193a      	adds	r2, r7, r4
 8000a50:	0011      	movs	r1, r2
 8000a52:	0018      	movs	r0, r3
 8000a54:	f7ff ff87 	bl	8000966 <rgb_color_wheel>

        set_led_color_in_strip(i, current_color.r, current_color.g, current_color.b);
 8000a58:	0020      	movs	r0, r4
 8000a5a:	183b      	adds	r3, r7, r0
 8000a5c:	7819      	ldrb	r1, [r3, #0]
 8000a5e:	183b      	adds	r3, r7, r0
 8000a60:	785a      	ldrb	r2, [r3, #1]
 8000a62:	183b      	adds	r3, r7, r0
 8000a64:	789b      	ldrb	r3, [r3, #2]
 8000a66:	6978      	ldr	r0, [r7, #20]
 8000a68:	f7ff fd54 	bl	8000514 <set_led_color_in_strip>
        update_led_strip_to_physical_leds();
 8000a6c:	f7ff fdb2 	bl	80005d4 <update_led_strip_to_physical_leds>
        // BUNU YAPINCA LEDLERIN RENKLERI BOZULUYO
//        apply_fade_to_all_leds(); // Kuyruk efekti için (fade_amount'ı deneyerek ayarlayın)
        HAL_Delay(step_delay);
 8000a70:	230e      	movs	r3, #14
 8000a72:	18fb      	adds	r3, r7, r3
 8000a74:	881b      	ldrh	r3, [r3, #0]
 8000a76:	0018      	movs	r0, r3
 8000a78:	f000 fb1e 	bl	80010b8 <HAL_Delay>
    for (int i = 0; i < NUM_LEDS; i++) {
 8000a7c:	697b      	ldr	r3, [r7, #20]
 8000a7e:	3301      	adds	r3, #1
 8000a80:	617b      	str	r3, [r7, #20]
 8000a82:	697b      	ldr	r3, [r7, #20]
 8000a84:	2b27      	cmp	r3, #39	@ 0x27
 8000a86:	dddb      	ble.n	8000a40 <play_cylon_animation+0x14>
    }

    // Geri yönde
    for (int i = (NUM_LEDS) - 1; i >= 0; i--) {
 8000a88:	2327      	movs	r3, #39	@ 0x27
 8000a8a:	613b      	str	r3, [r7, #16]
 8000a8c:	e01e      	b.n	8000acc <play_cylon_animation+0xa0>
        RGBColor current_color;
        rgb_color_wheel(wheel_position++, &current_color);
 8000a8e:	4b13      	ldr	r3, [pc, #76]	@ (8000adc <play_cylon_animation+0xb0>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	1c5a      	adds	r2, r3, #1
 8000a94:	b2d1      	uxtb	r1, r2
 8000a96:	4a11      	ldr	r2, [pc, #68]	@ (8000adc <play_cylon_animation+0xb0>)
 8000a98:	7011      	strb	r1, [r2, #0]
 8000a9a:	1d3a      	adds	r2, r7, #4
 8000a9c:	0011      	movs	r1, r2
 8000a9e:	0018      	movs	r0, r3
 8000aa0:	f7ff ff61 	bl	8000966 <rgb_color_wheel>

        set_led_color_in_strip(i, current_color.r, current_color.g, current_color.b);
 8000aa4:	1d3b      	adds	r3, r7, #4
 8000aa6:	7819      	ldrb	r1, [r3, #0]
 8000aa8:	1d3b      	adds	r3, r7, #4
 8000aaa:	785a      	ldrb	r2, [r3, #1]
 8000aac:	1d3b      	adds	r3, r7, #4
 8000aae:	789b      	ldrb	r3, [r3, #2]
 8000ab0:	6938      	ldr	r0, [r7, #16]
 8000ab2:	f7ff fd2f 	bl	8000514 <set_led_color_in_strip>
        update_led_strip_to_physical_leds();
 8000ab6:	f7ff fd8d 	bl	80005d4 <update_led_strip_to_physical_leds>
//        apply_fade_to_all_leds();
        HAL_Delay(step_delay);
 8000aba:	230e      	movs	r3, #14
 8000abc:	18fb      	adds	r3, r7, r3
 8000abe:	881b      	ldrh	r3, [r3, #0]
 8000ac0:	0018      	movs	r0, r3
 8000ac2:	f000 faf9 	bl	80010b8 <HAL_Delay>
    for (int i = (NUM_LEDS) - 1; i >= 0; i--) {
 8000ac6:	693b      	ldr	r3, [r7, #16]
 8000ac8:	3b01      	subs	r3, #1
 8000aca:	613b      	str	r3, [r7, #16]
 8000acc:	693b      	ldr	r3, [r7, #16]
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	dadd      	bge.n	8000a8e <play_cylon_animation+0x62>
    }
}
 8000ad2:	46c0      	nop			@ (mov r8, r8)
 8000ad4:	46c0      	nop			@ (mov r8, r8)
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	b007      	add	sp, #28
 8000ada:	bd90      	pop	{r4, r7, pc}
 8000adc:	20000928 	.word	0x20000928

08000ae0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	LEDaddress = 0; // Oyun başlamadan hemen önce kesin olarak 0'a ayarla
 8000ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8000b10 <main+0x30>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aea:	f000 fa81 	bl	8000ff0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aee:	f000 f811 	bl	8000b14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000af2:	f000 f8f5 	bl	8000ce0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000af6:	f000 f8d5 	bl	8000ca4 <MX_DMA_Init>
  MX_TIM3_Init();
 8000afa:	f000 f855 	bl	8000ba8 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  game_setup();
 8000afe:	f7ff fdc3 	bl	8000688 <game_setup>
  HAL_Delay(10); // WS2812B reset/hazırlık süresi için
 8000b02:	200a      	movs	r0, #10
 8000b04:	f000 fad8 	bl	80010b8 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  game_loop();
 8000b08:	f7ff fdca 	bl	80006a0 <game_loop>
 8000b0c:	e7fc      	b.n	8000b08 <main+0x28>
 8000b0e:	46c0      	nop			@ (mov r8, r8)
 8000b10:	200008ac 	.word	0x200008ac

08000b14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b14:	b590      	push	{r4, r7, lr}
 8000b16:	b091      	sub	sp, #68	@ 0x44
 8000b18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b1a:	2410      	movs	r4, #16
 8000b1c:	193b      	adds	r3, r7, r4
 8000b1e:	0018      	movs	r0, r3
 8000b20:	2330      	movs	r3, #48	@ 0x30
 8000b22:	001a      	movs	r2, r3
 8000b24:	2100      	movs	r1, #0
 8000b26:	f002 fca9 	bl	800347c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b2a:	003b      	movs	r3, r7
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	2310      	movs	r3, #16
 8000b30:	001a      	movs	r2, r3
 8000b32:	2100      	movs	r1, #0
 8000b34:	f002 fca2 	bl	800347c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b38:	0021      	movs	r1, r4
 8000b3a:	187b      	adds	r3, r7, r1
 8000b3c:	2202      	movs	r2, #2
 8000b3e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b40:	187b      	adds	r3, r7, r1
 8000b42:	2201      	movs	r2, #1
 8000b44:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b46:	187b      	adds	r3, r7, r1
 8000b48:	2210      	movs	r2, #16
 8000b4a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b4c:	187b      	adds	r3, r7, r1
 8000b4e:	2202      	movs	r2, #2
 8000b50:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000b52:	187b      	adds	r3, r7, r1
 8000b54:	2200      	movs	r2, #0
 8000b56:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000b58:	187b      	adds	r3, r7, r1
 8000b5a:	22a0      	movs	r2, #160	@ 0xa0
 8000b5c:	0392      	lsls	r2, r2, #14
 8000b5e:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000b60:	187b      	adds	r3, r7, r1
 8000b62:	2200      	movs	r2, #0
 8000b64:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b66:	187b      	adds	r3, r7, r1
 8000b68:	0018      	movs	r0, r3
 8000b6a:	f000 ff27 	bl	80019bc <HAL_RCC_OscConfig>
 8000b6e:	1e03      	subs	r3, r0, #0
 8000b70:	d001      	beq.n	8000b76 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000b72:	f000 f927 	bl	8000dc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b76:	003b      	movs	r3, r7
 8000b78:	2207      	movs	r2, #7
 8000b7a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b7c:	003b      	movs	r3, r7
 8000b7e:	2202      	movs	r2, #2
 8000b80:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b82:	003b      	movs	r3, r7
 8000b84:	2200      	movs	r2, #0
 8000b86:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b88:	003b      	movs	r3, r7
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000b8e:	003b      	movs	r3, r7
 8000b90:	2101      	movs	r1, #1
 8000b92:	0018      	movs	r0, r3
 8000b94:	f001 fa2c 	bl	8001ff0 <HAL_RCC_ClockConfig>
 8000b98:	1e03      	subs	r3, r0, #0
 8000b9a:	d001      	beq.n	8000ba0 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000b9c:	f000 f912 	bl	8000dc4 <Error_Handler>
  }
}
 8000ba0:	46c0      	nop			@ (mov r8, r8)
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	b011      	add	sp, #68	@ 0x44
 8000ba6:	bd90      	pop	{r4, r7, pc}

08000ba8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	b08e      	sub	sp, #56	@ 0x38
 8000bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bae:	2328      	movs	r3, #40	@ 0x28
 8000bb0:	18fb      	adds	r3, r7, r3
 8000bb2:	0018      	movs	r0, r3
 8000bb4:	2310      	movs	r3, #16
 8000bb6:	001a      	movs	r2, r3
 8000bb8:	2100      	movs	r1, #0
 8000bba:	f002 fc5f 	bl	800347c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bbe:	2320      	movs	r3, #32
 8000bc0:	18fb      	adds	r3, r7, r3
 8000bc2:	0018      	movs	r0, r3
 8000bc4:	2308      	movs	r3, #8
 8000bc6:	001a      	movs	r2, r3
 8000bc8:	2100      	movs	r1, #0
 8000bca:	f002 fc57 	bl	800347c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000bce:	1d3b      	adds	r3, r7, #4
 8000bd0:	0018      	movs	r0, r3
 8000bd2:	231c      	movs	r3, #28
 8000bd4:	001a      	movs	r2, r3
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	f002 fc50 	bl	800347c <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000bdc:	4b2f      	ldr	r3, [pc, #188]	@ (8000c9c <MX_TIM3_Init+0xf4>)
 8000bde:	4a30      	ldr	r2, [pc, #192]	@ (8000ca0 <MX_TIM3_Init+0xf8>)
 8000be0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 20-1;
 8000be2:	4b2e      	ldr	r3, [pc, #184]	@ (8000c9c <MX_TIM3_Init+0xf4>)
 8000be4:	2213      	movs	r2, #19
 8000be6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000be8:	4b2c      	ldr	r3, [pc, #176]	@ (8000c9c <MX_TIM3_Init+0xf4>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3-1;
 8000bee:	4b2b      	ldr	r3, [pc, #172]	@ (8000c9c <MX_TIM3_Init+0xf4>)
 8000bf0:	2202      	movs	r2, #2
 8000bf2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bf4:	4b29      	ldr	r3, [pc, #164]	@ (8000c9c <MX_TIM3_Init+0xf4>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bfa:	4b28      	ldr	r3, [pc, #160]	@ (8000c9c <MX_TIM3_Init+0xf4>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000c00:	4b26      	ldr	r3, [pc, #152]	@ (8000c9c <MX_TIM3_Init+0xf4>)
 8000c02:	0018      	movs	r0, r3
 8000c04:	f001 fb18 	bl	8002238 <HAL_TIM_Base_Init>
 8000c08:	1e03      	subs	r3, r0, #0
 8000c0a:	d001      	beq.n	8000c10 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8000c0c:	f000 f8da 	bl	8000dc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c10:	2128      	movs	r1, #40	@ 0x28
 8000c12:	187b      	adds	r3, r7, r1
 8000c14:	2280      	movs	r2, #128	@ 0x80
 8000c16:	0152      	lsls	r2, r2, #5
 8000c18:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000c1a:	187a      	adds	r2, r7, r1
 8000c1c:	4b1f      	ldr	r3, [pc, #124]	@ (8000c9c <MX_TIM3_Init+0xf4>)
 8000c1e:	0011      	movs	r1, r2
 8000c20:	0018      	movs	r0, r3
 8000c22:	f001 fef9 	bl	8002a18 <HAL_TIM_ConfigClockSource>
 8000c26:	1e03      	subs	r3, r0, #0
 8000c28:	d001      	beq.n	8000c2e <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8000c2a:	f000 f8cb 	bl	8000dc4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000c2e:	4b1b      	ldr	r3, [pc, #108]	@ (8000c9c <MX_TIM3_Init+0xf4>)
 8000c30:	0018      	movs	r0, r3
 8000c32:	f001 fb51 	bl	80022d8 <HAL_TIM_PWM_Init>
 8000c36:	1e03      	subs	r3, r0, #0
 8000c38:	d001      	beq.n	8000c3e <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8000c3a:	f000 f8c3 	bl	8000dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c3e:	2120      	movs	r1, #32
 8000c40:	187b      	adds	r3, r7, r1
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c46:	187b      	adds	r3, r7, r1
 8000c48:	2200      	movs	r2, #0
 8000c4a:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000c4c:	187a      	adds	r2, r7, r1
 8000c4e:	4b13      	ldr	r3, [pc, #76]	@ (8000c9c <MX_TIM3_Init+0xf4>)
 8000c50:	0011      	movs	r1, r2
 8000c52:	0018      	movs	r0, r3
 8000c54:	f002 fbba 	bl	80033cc <HAL_TIMEx_MasterConfigSynchronization>
 8000c58:	1e03      	subs	r3, r0, #0
 8000c5a:	d001      	beq.n	8000c60 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8000c5c:	f000 f8b2 	bl	8000dc4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c60:	1d3b      	adds	r3, r7, #4
 8000c62:	2260      	movs	r2, #96	@ 0x60
 8000c64:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	2200      	movs	r2, #0
 8000c6a:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c6c:	1d3b      	adds	r3, r7, #4
 8000c6e:	2200      	movs	r2, #0
 8000c70:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c72:	1d3b      	adds	r3, r7, #4
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c78:	1d39      	adds	r1, r7, #4
 8000c7a:	4b08      	ldr	r3, [pc, #32]	@ (8000c9c <MX_TIM3_Init+0xf4>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	0018      	movs	r0, r3
 8000c80:	f001 fe04 	bl	800288c <HAL_TIM_PWM_ConfigChannel>
 8000c84:	1e03      	subs	r3, r0, #0
 8000c86:	d001      	beq.n	8000c8c <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8000c88:	f000 f89c 	bl	8000dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000c8c:	4b03      	ldr	r3, [pc, #12]	@ (8000c9c <MX_TIM3_Init+0xf4>)
 8000c8e:	0018      	movs	r0, r3
 8000c90:	f000 f912 	bl	8000eb8 <HAL_TIM_MspPostInit>

}
 8000c94:	46c0      	nop			@ (mov r8, r8)
 8000c96:	46bd      	mov	sp, r7
 8000c98:	b00e      	add	sp, #56	@ 0x38
 8000c9a:	bd80      	pop	{r7, pc}
 8000c9c:	20000034 	.word	0x20000034
 8000ca0:	40000400 	.word	0x40000400

08000ca4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000caa:	4b0c      	ldr	r3, [pc, #48]	@ (8000cdc <MX_DMA_Init+0x38>)
 8000cac:	695a      	ldr	r2, [r3, #20]
 8000cae:	4b0b      	ldr	r3, [pc, #44]	@ (8000cdc <MX_DMA_Init+0x38>)
 8000cb0:	2101      	movs	r1, #1
 8000cb2:	430a      	orrs	r2, r1
 8000cb4:	615a      	str	r2, [r3, #20]
 8000cb6:	4b09      	ldr	r3, [pc, #36]	@ (8000cdc <MX_DMA_Init+0x38>)
 8000cb8:	695b      	ldr	r3, [r3, #20]
 8000cba:	2201      	movs	r2, #1
 8000cbc:	4013      	ands	r3, r2
 8000cbe:	607b      	str	r3, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2100      	movs	r1, #0
 8000cc6:	200b      	movs	r0, #11
 8000cc8:	f000 fac6 	bl	8001258 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000ccc:	200b      	movs	r0, #11
 8000cce:	f000 fad8 	bl	8001282 <HAL_NVIC_EnableIRQ>

}
 8000cd2:	46c0      	nop			@ (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b002      	add	sp, #8
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	46c0      	nop			@ (mov r8, r8)
 8000cdc:	40021000 	.word	0x40021000

08000ce0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ce0:	b590      	push	{r4, r7, lr}
 8000ce2:	b089      	sub	sp, #36	@ 0x24
 8000ce4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ce6:	240c      	movs	r4, #12
 8000ce8:	193b      	adds	r3, r7, r4
 8000cea:	0018      	movs	r0, r3
 8000cec:	2314      	movs	r3, #20
 8000cee:	001a      	movs	r2, r3
 8000cf0:	2100      	movs	r1, #0
 8000cf2:	f002 fbc3 	bl	800347c <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8000d68 <MX_GPIO_Init+0x88>)
 8000cf8:	695a      	ldr	r2, [r3, #20]
 8000cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8000d68 <MX_GPIO_Init+0x88>)
 8000cfc:	2180      	movs	r1, #128	@ 0x80
 8000cfe:	03c9      	lsls	r1, r1, #15
 8000d00:	430a      	orrs	r2, r1
 8000d02:	615a      	str	r2, [r3, #20]
 8000d04:	4b18      	ldr	r3, [pc, #96]	@ (8000d68 <MX_GPIO_Init+0x88>)
 8000d06:	695a      	ldr	r2, [r3, #20]
 8000d08:	2380      	movs	r3, #128	@ 0x80
 8000d0a:	03db      	lsls	r3, r3, #15
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	60bb      	str	r3, [r7, #8]
 8000d10:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d12:	4b15      	ldr	r3, [pc, #84]	@ (8000d68 <MX_GPIO_Init+0x88>)
 8000d14:	695a      	ldr	r2, [r3, #20]
 8000d16:	4b14      	ldr	r3, [pc, #80]	@ (8000d68 <MX_GPIO_Init+0x88>)
 8000d18:	2180      	movs	r1, #128	@ 0x80
 8000d1a:	0289      	lsls	r1, r1, #10
 8000d1c:	430a      	orrs	r2, r1
 8000d1e:	615a      	str	r2, [r3, #20]
 8000d20:	4b11      	ldr	r3, [pc, #68]	@ (8000d68 <MX_GPIO_Init+0x88>)
 8000d22:	695a      	ldr	r2, [r3, #20]
 8000d24:	2380      	movs	r3, #128	@ 0x80
 8000d26:	029b      	lsls	r3, r3, #10
 8000d28:	4013      	ands	r3, r2
 8000d2a:	607b      	str	r3, [r7, #4]
 8000d2c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d2e:	193b      	adds	r3, r7, r4
 8000d30:	2201      	movs	r2, #1
 8000d32:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d34:	193b      	adds	r3, r7, r4
 8000d36:	2288      	movs	r2, #136	@ 0x88
 8000d38:	0352      	lsls	r2, r2, #13
 8000d3a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000d3c:	193b      	adds	r3, r7, r4
 8000d3e:	2202      	movs	r2, #2
 8000d40:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d42:	193a      	adds	r2, r7, r4
 8000d44:	2390      	movs	r3, #144	@ 0x90
 8000d46:	05db      	lsls	r3, r3, #23
 8000d48:	0011      	movs	r1, r2
 8000d4a:	0018      	movs	r0, r3
 8000d4c:	f000 fc94 	bl	8001678 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 8000d50:	2200      	movs	r2, #0
 8000d52:	2100      	movs	r1, #0
 8000d54:	2005      	movs	r0, #5
 8000d56:	f000 fa7f 	bl	8001258 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_1_IRQn);
 8000d5a:	2005      	movs	r0, #5
 8000d5c:	f000 fa91 	bl	8001282 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d60:	46c0      	nop			@ (mov r8, r8)
 8000d62:	46bd      	mov	sp, r7
 8000d64:	b009      	add	sp, #36	@ 0x24
 8000d66:	bd90      	pop	{r4, r7, pc}
 8000d68:	40021000 	.word	0x40021000

08000d6c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	0002      	movs	r2, r0
 8000d74:	1dbb      	adds	r3, r7, #6
 8000d76:	801a      	strh	r2, [r3, #0]
  if (GPIO_Pin == BUTTON_Pin) // Bizim butonumuz mu?
 8000d78:	1dbb      	adds	r3, r7, #6
 8000d7a:	881b      	ldrh	r3, [r3, #0]
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d117      	bne.n	8000db0 <HAL_GPIO_EXTI_Callback+0x44>
  {
    uint32_t current_time = HAL_GetTick();
 8000d80:	f000 f990 	bl	80010a4 <HAL_GetTick>
 8000d84:	0003      	movs	r3, r0
 8000d86:	60fb      	str	r3, [r7, #12]
    if (current_time - last_button_interrupt_time > DEBOUNCE_TIME_MS)
 8000d88:	4b0b      	ldr	r3, [pc, #44]	@ (8000db8 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	68fa      	ldr	r2, [r7, #12]
 8000d8e:	1ad3      	subs	r3, r2, r3
 8000d90:	2b64      	cmp	r3, #100	@ 0x64
 8000d92:	d90d      	bls.n	8000db0 <HAL_GPIO_EXTI_Callback+0x44>
    {
      last_button_interrupt_time = current_time;
 8000d94:	4b08      	ldr	r3, [pc, #32]	@ (8000db8 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000d96:	68fa      	ldr	r2, [r7, #12]
 8000d98:	601a      	str	r2, [r3, #0]

      // Orijinal koddaki `if (currentButtonState == BUTTON_PRESSED_STATE && Playing)` mantığı
      if (Playing) // Eğer oyun zaten oynanıyorsa, butona basış oyunu durdurur
 8000d9a:	4b08      	ldr	r3, [pc, #32]	@ (8000dbc <HAL_GPIO_EXTI_Callback+0x50>)
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	b2db      	uxtb	r3, r3
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d005      	beq.n	8000db0 <HAL_GPIO_EXTI_Callback+0x44>
      {
        Playing = false;    // Oyunu durdur (bu bayrak game_loop tarafından okunacak)
 8000da4:	4b05      	ldr	r3, [pc, #20]	@ (8000dbc <HAL_GPIO_EXTI_Callback+0x50>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	701a      	strb	r2, [r3, #0]
        CycleEnded = true;  // Sonucun işlenmesi için bayrağı ayarla
 8000daa:	4b05      	ldr	r3, [pc, #20]	@ (8000dc0 <HAL_GPIO_EXTI_Callback+0x54>)
 8000dac:	2201      	movs	r2, #1
 8000dae:	701a      	strb	r2, [r3, #0]
      // Eğer basılı tutarken bir şeylerin değişmesini istemiyorsanız, bu yeterli.
      // Eğer butona basar basmaz yeniden başlatma (Playing = true) olsaydı,
      // o zaman buraya ek bir mantık gerekirdi. Ama mevcut oyun akışınız buna uygun değil.
    }
  }
}
 8000db0:	46c0      	nop			@ (mov r8, r8)
 8000db2:	46bd      	mov	sp, r7
 8000db4:	b004      	add	sp, #16
 8000db6:	bd80      	pop	{r7, pc}
 8000db8:	200008a4 	.word	0x200008a4
 8000dbc:	20000000 	.word	0x20000000
 8000dc0:	20000001 	.word	0x20000001

08000dc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dc8:	b672      	cpsid	i
}
 8000dca:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000dcc:	46c0      	nop			@ (mov r8, r8)
 8000dce:	e7fd      	b.n	8000dcc <Error_Handler+0x8>

08000dd0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dd6:	4b0f      	ldr	r3, [pc, #60]	@ (8000e14 <HAL_MspInit+0x44>)
 8000dd8:	699a      	ldr	r2, [r3, #24]
 8000dda:	4b0e      	ldr	r3, [pc, #56]	@ (8000e14 <HAL_MspInit+0x44>)
 8000ddc:	2101      	movs	r1, #1
 8000dde:	430a      	orrs	r2, r1
 8000de0:	619a      	str	r2, [r3, #24]
 8000de2:	4b0c      	ldr	r3, [pc, #48]	@ (8000e14 <HAL_MspInit+0x44>)
 8000de4:	699b      	ldr	r3, [r3, #24]
 8000de6:	2201      	movs	r2, #1
 8000de8:	4013      	ands	r3, r2
 8000dea:	607b      	str	r3, [r7, #4]
 8000dec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dee:	4b09      	ldr	r3, [pc, #36]	@ (8000e14 <HAL_MspInit+0x44>)
 8000df0:	69da      	ldr	r2, [r3, #28]
 8000df2:	4b08      	ldr	r3, [pc, #32]	@ (8000e14 <HAL_MspInit+0x44>)
 8000df4:	2180      	movs	r1, #128	@ 0x80
 8000df6:	0549      	lsls	r1, r1, #21
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	61da      	str	r2, [r3, #28]
 8000dfc:	4b05      	ldr	r3, [pc, #20]	@ (8000e14 <HAL_MspInit+0x44>)
 8000dfe:	69da      	ldr	r2, [r3, #28]
 8000e00:	2380      	movs	r3, #128	@ 0x80
 8000e02:	055b      	lsls	r3, r3, #21
 8000e04:	4013      	ands	r3, r2
 8000e06:	603b      	str	r3, [r7, #0]
 8000e08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e0a:	46c0      	nop			@ (mov r8, r8)
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	b002      	add	sp, #8
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	46c0      	nop			@ (mov r8, r8)
 8000e14:	40021000 	.word	0x40021000

08000e18 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a20      	ldr	r2, [pc, #128]	@ (8000ea8 <HAL_TIM_Base_MspInit+0x90>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d139      	bne.n	8000e9e <HAL_TIM_Base_MspInit+0x86>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e2a:	4b20      	ldr	r3, [pc, #128]	@ (8000eac <HAL_TIM_Base_MspInit+0x94>)
 8000e2c:	69da      	ldr	r2, [r3, #28]
 8000e2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000eac <HAL_TIM_Base_MspInit+0x94>)
 8000e30:	2102      	movs	r1, #2
 8000e32:	430a      	orrs	r2, r1
 8000e34:	61da      	str	r2, [r3, #28]
 8000e36:	4b1d      	ldr	r3, [pc, #116]	@ (8000eac <HAL_TIM_Base_MspInit+0x94>)
 8000e38:	69db      	ldr	r3, [r3, #28]
 8000e3a:	2202      	movs	r2, #2
 8000e3c:	4013      	ands	r3, r2
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Channel4;
 8000e42:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e44:	4a1b      	ldr	r2, [pc, #108]	@ (8000eb4 <HAL_TIM_Base_MspInit+0x9c>)
 8000e46:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e48:	4b19      	ldr	r3, [pc, #100]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e4a:	2210      	movs	r2, #16
 8000e4c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e4e:	4b18      	ldr	r3, [pc, #96]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8000e54:	4b16      	ldr	r3, [pc, #88]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e56:	2280      	movs	r2, #128	@ 0x80
 8000e58:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e5a:	4b15      	ldr	r3, [pc, #84]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e5c:	2280      	movs	r2, #128	@ 0x80
 8000e5e:	0052      	lsls	r2, r2, #1
 8000e60:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000e62:	4b13      	ldr	r3, [pc, #76]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e64:	2280      	movs	r2, #128	@ 0x80
 8000e66:	00d2      	lsls	r2, r2, #3
 8000e68:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8000e6a:	4b11      	ldr	r3, [pc, #68]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8000e70:	4b0f      	ldr	r3, [pc, #60]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8000e76:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f000 fa1f 	bl	80012bc <HAL_DMA_Init>
 8000e7e:	1e03      	subs	r3, r0, #0
 8000e80:	d001      	beq.n	8000e86 <HAL_TIM_Base_MspInit+0x6e>
    {
      Error_Handler();
 8000e82:	f7ff ff9f 	bl	8000dc4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4a09      	ldr	r2, [pc, #36]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e8a:	625a      	str	r2, [r3, #36]	@ 0x24
 8000e8c:	4b08      	ldr	r3, [pc, #32]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	625a      	str	r2, [r3, #36]	@ 0x24
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4a06      	ldr	r2, [pc, #24]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e96:	639a      	str	r2, [r3, #56]	@ 0x38
 8000e98:	4b05      	ldr	r3, [pc, #20]	@ (8000eb0 <HAL_TIM_Base_MspInit+0x98>)
 8000e9a:	687a      	ldr	r2, [r7, #4]
 8000e9c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8000e9e:	46c0      	nop			@ (mov r8, r8)
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b004      	add	sp, #16
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	46c0      	nop			@ (mov r8, r8)
 8000ea8:	40000400 	.word	0x40000400
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	2000007c 	.word	0x2000007c
 8000eb4:	40020044 	.word	0x40020044

08000eb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000eb8:	b590      	push	{r4, r7, lr}
 8000eba:	b089      	sub	sp, #36	@ 0x24
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec0:	240c      	movs	r4, #12
 8000ec2:	193b      	adds	r3, r7, r4
 8000ec4:	0018      	movs	r0, r3
 8000ec6:	2314      	movs	r3, #20
 8000ec8:	001a      	movs	r2, r3
 8000eca:	2100      	movs	r1, #0
 8000ecc:	f002 fad6 	bl	800347c <memset>
  if(htim->Instance==TIM3)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a15      	ldr	r2, [pc, #84]	@ (8000f2c <HAL_TIM_MspPostInit+0x74>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d124      	bne.n	8000f24 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eda:	4b15      	ldr	r3, [pc, #84]	@ (8000f30 <HAL_TIM_MspPostInit+0x78>)
 8000edc:	695a      	ldr	r2, [r3, #20]
 8000ede:	4b14      	ldr	r3, [pc, #80]	@ (8000f30 <HAL_TIM_MspPostInit+0x78>)
 8000ee0:	2180      	movs	r1, #128	@ 0x80
 8000ee2:	0289      	lsls	r1, r1, #10
 8000ee4:	430a      	orrs	r2, r1
 8000ee6:	615a      	str	r2, [r3, #20]
 8000ee8:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <HAL_TIM_MspPostInit+0x78>)
 8000eea:	695a      	ldr	r2, [r3, #20]
 8000eec:	2380      	movs	r3, #128	@ 0x80
 8000eee:	029b      	lsls	r3, r3, #10
 8000ef0:	4013      	ands	r3, r2
 8000ef2:	60bb      	str	r3, [r7, #8]
 8000ef4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000ef6:	0021      	movs	r1, r4
 8000ef8:	187b      	adds	r3, r7, r1
 8000efa:	2240      	movs	r2, #64	@ 0x40
 8000efc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efe:	187b      	adds	r3, r7, r1
 8000f00:	2202      	movs	r2, #2
 8000f02:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	187b      	adds	r3, r7, r1
 8000f06:	2200      	movs	r2, #0
 8000f08:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f0a:	187b      	adds	r3, r7, r1
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8000f10:	187b      	adds	r3, r7, r1
 8000f12:	2201      	movs	r2, #1
 8000f14:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f16:	187a      	adds	r2, r7, r1
 8000f18:	2390      	movs	r3, #144	@ 0x90
 8000f1a:	05db      	lsls	r3, r3, #23
 8000f1c:	0011      	movs	r1, r2
 8000f1e:	0018      	movs	r0, r3
 8000f20:	f000 fbaa 	bl	8001678 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000f24:	46c0      	nop			@ (mov r8, r8)
 8000f26:	46bd      	mov	sp, r7
 8000f28:	b009      	add	sp, #36	@ 0x24
 8000f2a:	bd90      	pop	{r4, r7, pc}
 8000f2c:	40000400 	.word	0x40000400
 8000f30:	40021000 	.word	0x40021000

08000f34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f38:	46c0      	nop			@ (mov r8, r8)
 8000f3a:	e7fd      	b.n	8000f38 <NMI_Handler+0x4>

08000f3c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f40:	46c0      	nop			@ (mov r8, r8)
 8000f42:	e7fd      	b.n	8000f40 <HardFault_Handler+0x4>

08000f44 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f48:	46c0      	nop			@ (mov r8, r8)
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f52:	46c0      	nop			@ (mov r8, r8)
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bd80      	pop	{r7, pc}

08000f58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f5c:	f000 f890 	bl	8001080 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f60:	46c0      	nop			@ (mov r8, r8)
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <EXTI0_1_IRQHandler>:

/**
  * @brief This function handles EXTI line 0 and 1 interrupts.
  */
void EXTI0_1_IRQHandler(void)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_1_IRQn 0 */

  /* USER CODE END EXTI0_1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000f6a:	2001      	movs	r0, #1
 8000f6c:	f000 fd0a 	bl	8001984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_1_IRQn 1 */

  /* USER CODE END EXTI0_1_IRQn 1 */
}
 8000f70:	46c0      	nop			@ (mov r8, r8)
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
	...

08000f78 <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */


  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8000f7c:	4b03      	ldr	r3, [pc, #12]	@ (8000f8c <DMA1_Channel4_5_IRQHandler+0x14>)
 8000f7e:	0018      	movs	r0, r3
 8000f80:	f000 fa8f 	bl	80014a2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8000f84:	46c0      	nop			@ (mov r8, r8)
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	46c0      	nop			@ (mov r8, r8)
 8000f8c:	2000007c 	.word	0x2000007c

08000f90 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000f94:	46c0      	nop			@ (mov r8, r8)
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
	...

08000f9c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f9c:	480d      	ldr	r0, [pc, #52]	@ (8000fd4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f9e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000fa0:	f7ff fff6 	bl	8000f90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fa4:	480c      	ldr	r0, [pc, #48]	@ (8000fd8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fa6:	490d      	ldr	r1, [pc, #52]	@ (8000fdc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8000fe0 <LoopForever+0xe>)
  movs r3, #0
 8000faa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fac:	e002      	b.n	8000fb4 <LoopCopyDataInit>

08000fae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000fae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fb2:	3304      	adds	r3, #4

08000fb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fb8:	d3f9      	bcc.n	8000fae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fba:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fbc:	4c0a      	ldr	r4, [pc, #40]	@ (8000fe8 <LoopForever+0x16>)
  movs r3, #0
 8000fbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fc0:	e001      	b.n	8000fc6 <LoopFillZerobss>

08000fc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fc4:	3204      	adds	r2, #4

08000fc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fc8:	d3fb      	bcc.n	8000fc2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000fca:	f002 fa5f 	bl	800348c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fce:	f7ff fd87 	bl	8000ae0 <main>

08000fd2 <LoopForever>:

LoopForever:
    b LoopForever
 8000fd2:	e7fe      	b.n	8000fd2 <LoopForever>
  ldr   r0, =_estack
 8000fd4:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000fd8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fdc:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000fe0:	08003548 	.word	0x08003548
  ldr r2, =_sbss
 8000fe4:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000fe8:	20000930 	.word	0x20000930

08000fec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fec:	e7fe      	b.n	8000fec <ADC1_IRQHandler>
	...

08000ff0 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ff4:	4b07      	ldr	r3, [pc, #28]	@ (8001014 <HAL_Init+0x24>)
 8000ff6:	681a      	ldr	r2, [r3, #0]
 8000ff8:	4b06      	ldr	r3, [pc, #24]	@ (8001014 <HAL_Init+0x24>)
 8000ffa:	2110      	movs	r1, #16
 8000ffc:	430a      	orrs	r2, r1
 8000ffe:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001000:	2003      	movs	r0, #3
 8001002:	f000 f809 	bl	8001018 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001006:	f7ff fee3 	bl	8000dd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800100a:	2300      	movs	r3, #0
}
 800100c:	0018      	movs	r0, r3
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	46c0      	nop			@ (mov r8, r8)
 8001014:	40022000 	.word	0x40022000

08001018 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001018:	b590      	push	{r4, r7, lr}
 800101a:	b083      	sub	sp, #12
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001020:	4b14      	ldr	r3, [pc, #80]	@ (8001074 <HAL_InitTick+0x5c>)
 8001022:	681c      	ldr	r4, [r3, #0]
 8001024:	4b14      	ldr	r3, [pc, #80]	@ (8001078 <HAL_InitTick+0x60>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	0019      	movs	r1, r3
 800102a:	23fa      	movs	r3, #250	@ 0xfa
 800102c:	0098      	lsls	r0, r3, #2
 800102e:	f7ff f86b 	bl	8000108 <__udivsi3>
 8001032:	0003      	movs	r3, r0
 8001034:	0019      	movs	r1, r3
 8001036:	0020      	movs	r0, r4
 8001038:	f7ff f866 	bl	8000108 <__udivsi3>
 800103c:	0003      	movs	r3, r0
 800103e:	0018      	movs	r0, r3
 8001040:	f000 f92f 	bl	80012a2 <HAL_SYSTICK_Config>
 8001044:	1e03      	subs	r3, r0, #0
 8001046:	d001      	beq.n	800104c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001048:	2301      	movs	r3, #1
 800104a:	e00f      	b.n	800106c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	2b03      	cmp	r3, #3
 8001050:	d80b      	bhi.n	800106a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001052:	6879      	ldr	r1, [r7, #4]
 8001054:	2301      	movs	r3, #1
 8001056:	425b      	negs	r3, r3
 8001058:	2200      	movs	r2, #0
 800105a:	0018      	movs	r0, r3
 800105c:	f000 f8fc 	bl	8001258 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001060:	4b06      	ldr	r3, [pc, #24]	@ (800107c <HAL_InitTick+0x64>)
 8001062:	687a      	ldr	r2, [r7, #4]
 8001064:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8001066:	2300      	movs	r3, #0
 8001068:	e000      	b.n	800106c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
}
 800106c:	0018      	movs	r0, r3
 800106e:	46bd      	mov	sp, r7
 8001070:	b003      	add	sp, #12
 8001072:	bd90      	pop	{r4, r7, pc}
 8001074:	2000000c 	.word	0x2000000c
 8001078:	20000014 	.word	0x20000014
 800107c:	20000010 	.word	0x20000010

08001080 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001084:	4b05      	ldr	r3, [pc, #20]	@ (800109c <HAL_IncTick+0x1c>)
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	001a      	movs	r2, r3
 800108a:	4b05      	ldr	r3, [pc, #20]	@ (80010a0 <HAL_IncTick+0x20>)
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	18d2      	adds	r2, r2, r3
 8001090:	4b03      	ldr	r3, [pc, #12]	@ (80010a0 <HAL_IncTick+0x20>)
 8001092:	601a      	str	r2, [r3, #0]
}
 8001094:	46c0      	nop			@ (mov r8, r8)
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	46c0      	nop			@ (mov r8, r8)
 800109c:	20000014 	.word	0x20000014
 80010a0:	2000092c 	.word	0x2000092c

080010a4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  return uwTick;
 80010a8:	4b02      	ldr	r3, [pc, #8]	@ (80010b4 <HAL_GetTick+0x10>)
 80010aa:	681b      	ldr	r3, [r3, #0]
}
 80010ac:	0018      	movs	r0, r3
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}
 80010b2:	46c0      	nop			@ (mov r8, r8)
 80010b4:	2000092c 	.word	0x2000092c

080010b8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010c0:	f7ff fff0 	bl	80010a4 <HAL_GetTick>
 80010c4:	0003      	movs	r3, r0
 80010c6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	3301      	adds	r3, #1
 80010d0:	d005      	beq.n	80010de <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80010d2:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <HAL_Delay+0x44>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	001a      	movs	r2, r3
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	189b      	adds	r3, r3, r2
 80010dc:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80010de:	46c0      	nop			@ (mov r8, r8)
 80010e0:	f7ff ffe0 	bl	80010a4 <HAL_GetTick>
 80010e4:	0002      	movs	r2, r0
 80010e6:	68bb      	ldr	r3, [r7, #8]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	68fa      	ldr	r2, [r7, #12]
 80010ec:	429a      	cmp	r2, r3
 80010ee:	d8f7      	bhi.n	80010e0 <HAL_Delay+0x28>
  {
  }
}
 80010f0:	46c0      	nop			@ (mov r8, r8)
 80010f2:	46c0      	nop			@ (mov r8, r8)
 80010f4:	46bd      	mov	sp, r7
 80010f6:	b004      	add	sp, #16
 80010f8:	bd80      	pop	{r7, pc}
 80010fa:	46c0      	nop			@ (mov r8, r8)
 80010fc:	20000014 	.word	0x20000014

08001100 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
 8001106:	0002      	movs	r2, r0
 8001108:	1dfb      	adds	r3, r7, #7
 800110a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800110c:	1dfb      	adds	r3, r7, #7
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2b7f      	cmp	r3, #127	@ 0x7f
 8001112:	d809      	bhi.n	8001128 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001114:	1dfb      	adds	r3, r7, #7
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	001a      	movs	r2, r3
 800111a:	231f      	movs	r3, #31
 800111c:	401a      	ands	r2, r3
 800111e:	4b04      	ldr	r3, [pc, #16]	@ (8001130 <__NVIC_EnableIRQ+0x30>)
 8001120:	2101      	movs	r1, #1
 8001122:	4091      	lsls	r1, r2
 8001124:	000a      	movs	r2, r1
 8001126:	601a      	str	r2, [r3, #0]
  }
}
 8001128:	46c0      	nop			@ (mov r8, r8)
 800112a:	46bd      	mov	sp, r7
 800112c:	b002      	add	sp, #8
 800112e:	bd80      	pop	{r7, pc}
 8001130:	e000e100 	.word	0xe000e100

08001134 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001134:	b590      	push	{r4, r7, lr}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	0002      	movs	r2, r0
 800113c:	6039      	str	r1, [r7, #0]
 800113e:	1dfb      	adds	r3, r7, #7
 8001140:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001142:	1dfb      	adds	r3, r7, #7
 8001144:	781b      	ldrb	r3, [r3, #0]
 8001146:	2b7f      	cmp	r3, #127	@ 0x7f
 8001148:	d828      	bhi.n	800119c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800114a:	4a2f      	ldr	r2, [pc, #188]	@ (8001208 <__NVIC_SetPriority+0xd4>)
 800114c:	1dfb      	adds	r3, r7, #7
 800114e:	781b      	ldrb	r3, [r3, #0]
 8001150:	b25b      	sxtb	r3, r3
 8001152:	089b      	lsrs	r3, r3, #2
 8001154:	33c0      	adds	r3, #192	@ 0xc0
 8001156:	009b      	lsls	r3, r3, #2
 8001158:	589b      	ldr	r3, [r3, r2]
 800115a:	1dfa      	adds	r2, r7, #7
 800115c:	7812      	ldrb	r2, [r2, #0]
 800115e:	0011      	movs	r1, r2
 8001160:	2203      	movs	r2, #3
 8001162:	400a      	ands	r2, r1
 8001164:	00d2      	lsls	r2, r2, #3
 8001166:	21ff      	movs	r1, #255	@ 0xff
 8001168:	4091      	lsls	r1, r2
 800116a:	000a      	movs	r2, r1
 800116c:	43d2      	mvns	r2, r2
 800116e:	401a      	ands	r2, r3
 8001170:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	019b      	lsls	r3, r3, #6
 8001176:	22ff      	movs	r2, #255	@ 0xff
 8001178:	401a      	ands	r2, r3
 800117a:	1dfb      	adds	r3, r7, #7
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	0018      	movs	r0, r3
 8001180:	2303      	movs	r3, #3
 8001182:	4003      	ands	r3, r0
 8001184:	00db      	lsls	r3, r3, #3
 8001186:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001188:	481f      	ldr	r0, [pc, #124]	@ (8001208 <__NVIC_SetPriority+0xd4>)
 800118a:	1dfb      	adds	r3, r7, #7
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	b25b      	sxtb	r3, r3
 8001190:	089b      	lsrs	r3, r3, #2
 8001192:	430a      	orrs	r2, r1
 8001194:	33c0      	adds	r3, #192	@ 0xc0
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800119a:	e031      	b.n	8001200 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800119c:	4a1b      	ldr	r2, [pc, #108]	@ (800120c <__NVIC_SetPriority+0xd8>)
 800119e:	1dfb      	adds	r3, r7, #7
 80011a0:	781b      	ldrb	r3, [r3, #0]
 80011a2:	0019      	movs	r1, r3
 80011a4:	230f      	movs	r3, #15
 80011a6:	400b      	ands	r3, r1
 80011a8:	3b08      	subs	r3, #8
 80011aa:	089b      	lsrs	r3, r3, #2
 80011ac:	3306      	adds	r3, #6
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	18d3      	adds	r3, r2, r3
 80011b2:	3304      	adds	r3, #4
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	1dfa      	adds	r2, r7, #7
 80011b8:	7812      	ldrb	r2, [r2, #0]
 80011ba:	0011      	movs	r1, r2
 80011bc:	2203      	movs	r2, #3
 80011be:	400a      	ands	r2, r1
 80011c0:	00d2      	lsls	r2, r2, #3
 80011c2:	21ff      	movs	r1, #255	@ 0xff
 80011c4:	4091      	lsls	r1, r2
 80011c6:	000a      	movs	r2, r1
 80011c8:	43d2      	mvns	r2, r2
 80011ca:	401a      	ands	r2, r3
 80011cc:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	019b      	lsls	r3, r3, #6
 80011d2:	22ff      	movs	r2, #255	@ 0xff
 80011d4:	401a      	ands	r2, r3
 80011d6:	1dfb      	adds	r3, r7, #7
 80011d8:	781b      	ldrb	r3, [r3, #0]
 80011da:	0018      	movs	r0, r3
 80011dc:	2303      	movs	r3, #3
 80011de:	4003      	ands	r3, r0
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80011e4:	4809      	ldr	r0, [pc, #36]	@ (800120c <__NVIC_SetPriority+0xd8>)
 80011e6:	1dfb      	adds	r3, r7, #7
 80011e8:	781b      	ldrb	r3, [r3, #0]
 80011ea:	001c      	movs	r4, r3
 80011ec:	230f      	movs	r3, #15
 80011ee:	4023      	ands	r3, r4
 80011f0:	3b08      	subs	r3, #8
 80011f2:	089b      	lsrs	r3, r3, #2
 80011f4:	430a      	orrs	r2, r1
 80011f6:	3306      	adds	r3, #6
 80011f8:	009b      	lsls	r3, r3, #2
 80011fa:	18c3      	adds	r3, r0, r3
 80011fc:	3304      	adds	r3, #4
 80011fe:	601a      	str	r2, [r3, #0]
}
 8001200:	46c0      	nop			@ (mov r8, r8)
 8001202:	46bd      	mov	sp, r7
 8001204:	b003      	add	sp, #12
 8001206:	bd90      	pop	{r4, r7, pc}
 8001208:	e000e100 	.word	0xe000e100
 800120c:	e000ed00 	.word	0xe000ed00

08001210 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	1e5a      	subs	r2, r3, #1
 800121c:	2380      	movs	r3, #128	@ 0x80
 800121e:	045b      	lsls	r3, r3, #17
 8001220:	429a      	cmp	r2, r3
 8001222:	d301      	bcc.n	8001228 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001224:	2301      	movs	r3, #1
 8001226:	e010      	b.n	800124a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001228:	4b0a      	ldr	r3, [pc, #40]	@ (8001254 <SysTick_Config+0x44>)
 800122a:	687a      	ldr	r2, [r7, #4]
 800122c:	3a01      	subs	r2, #1
 800122e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001230:	2301      	movs	r3, #1
 8001232:	425b      	negs	r3, r3
 8001234:	2103      	movs	r1, #3
 8001236:	0018      	movs	r0, r3
 8001238:	f7ff ff7c 	bl	8001134 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800123c:	4b05      	ldr	r3, [pc, #20]	@ (8001254 <SysTick_Config+0x44>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001242:	4b04      	ldr	r3, [pc, #16]	@ (8001254 <SysTick_Config+0x44>)
 8001244:	2207      	movs	r2, #7
 8001246:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001248:	2300      	movs	r3, #0
}
 800124a:	0018      	movs	r0, r3
 800124c:	46bd      	mov	sp, r7
 800124e:	b002      	add	sp, #8
 8001250:	bd80      	pop	{r7, pc}
 8001252:	46c0      	nop			@ (mov r8, r8)
 8001254:	e000e010 	.word	0xe000e010

08001258 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	b084      	sub	sp, #16
 800125c:	af00      	add	r7, sp, #0
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	607a      	str	r2, [r7, #4]
 8001262:	210f      	movs	r1, #15
 8001264:	187b      	adds	r3, r7, r1
 8001266:	1c02      	adds	r2, r0, #0
 8001268:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800126a:	68ba      	ldr	r2, [r7, #8]
 800126c:	187b      	adds	r3, r7, r1
 800126e:	781b      	ldrb	r3, [r3, #0]
 8001270:	b25b      	sxtb	r3, r3
 8001272:	0011      	movs	r1, r2
 8001274:	0018      	movs	r0, r3
 8001276:	f7ff ff5d 	bl	8001134 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 800127a:	46c0      	nop			@ (mov r8, r8)
 800127c:	46bd      	mov	sp, r7
 800127e:	b004      	add	sp, #16
 8001280:	bd80      	pop	{r7, pc}

08001282 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001282:	b580      	push	{r7, lr}
 8001284:	b082      	sub	sp, #8
 8001286:	af00      	add	r7, sp, #0
 8001288:	0002      	movs	r2, r0
 800128a:	1dfb      	adds	r3, r7, #7
 800128c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800128e:	1dfb      	adds	r3, r7, #7
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	b25b      	sxtb	r3, r3
 8001294:	0018      	movs	r0, r3
 8001296:	f7ff ff33 	bl	8001100 <__NVIC_EnableIRQ>
}
 800129a:	46c0      	nop			@ (mov r8, r8)
 800129c:	46bd      	mov	sp, r7
 800129e:	b002      	add	sp, #8
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b082      	sub	sp, #8
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	0018      	movs	r0, r3
 80012ae:	f7ff ffaf 	bl	8001210 <SysTick_Config>
 80012b2:	0003      	movs	r3, r0
}
 80012b4:	0018      	movs	r0, r3
 80012b6:	46bd      	mov	sp, r7
 80012b8:	b002      	add	sp, #8
 80012ba:	bd80      	pop	{r7, pc}

080012bc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80012c4:	2300      	movs	r3, #0
 80012c6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d101      	bne.n	80012d2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80012ce:	2301      	movs	r3, #1
 80012d0:	e036      	b.n	8001340 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	2221      	movs	r2, #33	@ 0x21
 80012d6:	2102      	movs	r1, #2
 80012d8:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	4a18      	ldr	r2, [pc, #96]	@ (8001348 <HAL_DMA_Init+0x8c>)
 80012e6:	4013      	ands	r3, r2
 80012e8:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80012f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80012fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	695b      	ldr	r3, [r3, #20]
 8001304:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800130a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	69db      	ldr	r3, [r3, #28]
 8001310:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001312:	68fa      	ldr	r2, [r7, #12]
 8001314:	4313      	orrs	r3, r2
 8001316:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	68fa      	ldr	r2, [r7, #12]
 800131e:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	0018      	movs	r0, r3
 8001324:	f000 f98c 	bl	8001640 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	2200      	movs	r2, #0
 800132c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	2221      	movs	r2, #33	@ 0x21
 8001332:	2101      	movs	r1, #1
 8001334:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2220      	movs	r2, #32
 800133a:	2100      	movs	r1, #0
 800133c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800133e:	2300      	movs	r3, #0
}
 8001340:	0018      	movs	r0, r3
 8001342:	46bd      	mov	sp, r7
 8001344:	b004      	add	sp, #16
 8001346:	bd80      	pop	{r7, pc}
 8001348:	ffffc00f 	.word	0xffffc00f

0800134c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b086      	sub	sp, #24
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
 8001358:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800135a:	2317      	movs	r3, #23
 800135c:	18fb      	adds	r3, r7, r3
 800135e:	2200      	movs	r2, #0
 8001360:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001362:	68fb      	ldr	r3, [r7, #12]
 8001364:	2220      	movs	r2, #32
 8001366:	5c9b      	ldrb	r3, [r3, r2]
 8001368:	2b01      	cmp	r3, #1
 800136a:	d101      	bne.n	8001370 <HAL_DMA_Start_IT+0x24>
 800136c:	2302      	movs	r3, #2
 800136e:	e04f      	b.n	8001410 <HAL_DMA_Start_IT+0xc4>
 8001370:	68fb      	ldr	r3, [r7, #12]
 8001372:	2220      	movs	r2, #32
 8001374:	2101      	movs	r1, #1
 8001376:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001378:	68fb      	ldr	r3, [r7, #12]
 800137a:	2221      	movs	r2, #33	@ 0x21
 800137c:	5c9b      	ldrb	r3, [r3, r2]
 800137e:	b2db      	uxtb	r3, r3
 8001380:	2b01      	cmp	r3, #1
 8001382:	d13a      	bne.n	80013fa <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	2221      	movs	r2, #33	@ 0x21
 8001388:	2102      	movs	r1, #2
 800138a:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	2200      	movs	r2, #0
 8001390:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	681a      	ldr	r2, [r3, #0]
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2101      	movs	r1, #1
 800139e:	438a      	bics	r2, r1
 80013a0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	68b9      	ldr	r1, [r7, #8]
 80013a8:	68f8      	ldr	r0, [r7, #12]
 80013aa:	f000 f91c 	bl	80015e6 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d008      	beq.n	80013c8 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	681a      	ldr	r2, [r3, #0]
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	210e      	movs	r1, #14
 80013c2:	430a      	orrs	r2, r1
 80013c4:	601a      	str	r2, [r3, #0]
 80013c6:	e00f      	b.n	80013e8 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	681a      	ldr	r2, [r3, #0]
 80013ce:	68fb      	ldr	r3, [r7, #12]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	210a      	movs	r1, #10
 80013d4:	430a      	orrs	r2, r1
 80013d6:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2104      	movs	r1, #4
 80013e4:	438a      	bics	r2, r1
 80013e6:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	681a      	ldr	r2, [r3, #0]
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	2101      	movs	r1, #1
 80013f4:	430a      	orrs	r2, r1
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	e007      	b.n	800140a <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	2220      	movs	r2, #32
 80013fe:	2100      	movs	r1, #0
 8001400:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001402:	2317      	movs	r3, #23
 8001404:	18fb      	adds	r3, r7, r3
 8001406:	2202      	movs	r2, #2
 8001408:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800140a:	2317      	movs	r3, #23
 800140c:	18fb      	adds	r3, r7, r3
 800140e:	781b      	ldrb	r3, [r3, #0]
}
 8001410:	0018      	movs	r0, r3
 8001412:	46bd      	mov	sp, r7
 8001414:	b006      	add	sp, #24
 8001416:	bd80      	pop	{r7, pc}

08001418 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b084      	sub	sp, #16
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001420:	210f      	movs	r1, #15
 8001422:	187b      	adds	r3, r7, r1
 8001424:	2200      	movs	r2, #0
 8001426:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	2221      	movs	r2, #33	@ 0x21
 800142c:	5c9b      	ldrb	r3, [r3, r2]
 800142e:	b2db      	uxtb	r3, r3
 8001430:	2b02      	cmp	r3, #2
 8001432:	d006      	beq.n	8001442 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2204      	movs	r2, #4
 8001438:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 800143a:	187b      	adds	r3, r7, r1
 800143c:	2201      	movs	r2, #1
 800143e:	701a      	strb	r2, [r3, #0]
 8001440:	e028      	b.n	8001494 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	210e      	movs	r1, #14
 800144e:	438a      	bics	r2, r1
 8001450:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	2101      	movs	r1, #1
 800145e:	438a      	bics	r2, r1
 8001460:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800146a:	2101      	movs	r1, #1
 800146c:	4091      	lsls	r1, r2
 800146e:	000a      	movs	r2, r1
 8001470:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	2221      	movs	r2, #33	@ 0x21
 8001476:	2101      	movs	r1, #1
 8001478:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	2220      	movs	r2, #32
 800147e:	2100      	movs	r1, #0
 8001480:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001486:	2b00      	cmp	r3, #0
 8001488:	d004      	beq.n	8001494 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800148e:	687a      	ldr	r2, [r7, #4]
 8001490:	0010      	movs	r0, r2
 8001492:	4798      	blx	r3
    }
  }
  return status;
 8001494:	230f      	movs	r3, #15
 8001496:	18fb      	adds	r3, r7, r3
 8001498:	781b      	ldrb	r3, [r3, #0]
}
 800149a:	0018      	movs	r0, r3
 800149c:	46bd      	mov	sp, r7
 800149e:	b004      	add	sp, #16
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	b084      	sub	sp, #16
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014be:	2204      	movs	r2, #4
 80014c0:	409a      	lsls	r2, r3
 80014c2:	0013      	movs	r3, r2
 80014c4:	68fa      	ldr	r2, [r7, #12]
 80014c6:	4013      	ands	r3, r2
 80014c8:	d024      	beq.n	8001514 <HAL_DMA_IRQHandler+0x72>
 80014ca:	68bb      	ldr	r3, [r7, #8]
 80014cc:	2204      	movs	r2, #4
 80014ce:	4013      	ands	r3, r2
 80014d0:	d020      	beq.n	8001514 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	2220      	movs	r2, #32
 80014da:	4013      	ands	r3, r2
 80014dc:	d107      	bne.n	80014ee <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	2104      	movs	r1, #4
 80014ea:	438a      	bics	r2, r1
 80014ec:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80014f6:	2104      	movs	r1, #4
 80014f8:	4091      	lsls	r1, r2
 80014fa:	000a      	movs	r2, r1
 80014fc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001502:	2b00      	cmp	r3, #0
 8001504:	d100      	bne.n	8001508 <HAL_DMA_IRQHandler+0x66>
 8001506:	e06a      	b.n	80015de <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800150c:	687a      	ldr	r2, [r7, #4]
 800150e:	0010      	movs	r0, r2
 8001510:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001512:	e064      	b.n	80015de <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001518:	2202      	movs	r2, #2
 800151a:	409a      	lsls	r2, r3
 800151c:	0013      	movs	r3, r2
 800151e:	68fa      	ldr	r2, [r7, #12]
 8001520:	4013      	ands	r3, r2
 8001522:	d02b      	beq.n	800157c <HAL_DMA_IRQHandler+0xda>
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	2202      	movs	r2, #2
 8001528:	4013      	ands	r3, r2
 800152a:	d027      	beq.n	800157c <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2220      	movs	r2, #32
 8001534:	4013      	ands	r3, r2
 8001536:	d10b      	bne.n	8001550 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681a      	ldr	r2, [r3, #0]
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	210a      	movs	r1, #10
 8001544:	438a      	bics	r2, r1
 8001546:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2221      	movs	r2, #33	@ 0x21
 800154c:	2101      	movs	r1, #1
 800154e:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001558:	2102      	movs	r1, #2
 800155a:	4091      	lsls	r1, r2
 800155c:	000a      	movs	r2, r1
 800155e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	2220      	movs	r2, #32
 8001564:	2100      	movs	r1, #0
 8001566:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800156c:	2b00      	cmp	r3, #0
 800156e:	d036      	beq.n	80015de <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	0010      	movs	r0, r2
 8001578:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800157a:	e030      	b.n	80015de <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001580:	2208      	movs	r2, #8
 8001582:	409a      	lsls	r2, r3
 8001584:	0013      	movs	r3, r2
 8001586:	68fa      	ldr	r2, [r7, #12]
 8001588:	4013      	ands	r3, r2
 800158a:	d028      	beq.n	80015de <HAL_DMA_IRQHandler+0x13c>
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	2208      	movs	r2, #8
 8001590:	4013      	ands	r3, r2
 8001592:	d024      	beq.n	80015de <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	210e      	movs	r1, #14
 80015a0:	438a      	bics	r2, r1
 80015a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015ac:	2101      	movs	r1, #1
 80015ae:	4091      	lsls	r1, r2
 80015b0:	000a      	movs	r2, r1
 80015b2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2201      	movs	r2, #1
 80015b8:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2221      	movs	r2, #33	@ 0x21
 80015be:	2101      	movs	r1, #1
 80015c0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2220      	movs	r2, #32
 80015c6:	2100      	movs	r1, #0
 80015c8:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d005      	beq.n	80015de <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	0010      	movs	r0, r2
 80015da:	4798      	blx	r3
    }
  }
}
 80015dc:	e7ff      	b.n	80015de <HAL_DMA_IRQHandler+0x13c>
 80015de:	46c0      	nop			@ (mov r8, r8)
 80015e0:	46bd      	mov	sp, r7
 80015e2:	b004      	add	sp, #16
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80015e6:	b580      	push	{r7, lr}
 80015e8:	b084      	sub	sp, #16
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	60f8      	str	r0, [r7, #12]
 80015ee:	60b9      	str	r1, [r7, #8]
 80015f0:	607a      	str	r2, [r7, #4]
 80015f2:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80015fc:	2101      	movs	r1, #1
 80015fe:	4091      	lsls	r1, r2
 8001600:	000a      	movs	r2, r1
 8001602:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	683a      	ldr	r2, [r7, #0]
 800160a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	2b10      	cmp	r3, #16
 8001612:	d108      	bne.n	8001626 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	68ba      	ldr	r2, [r7, #8]
 8001622:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001624:	e007      	b.n	8001636 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	68ba      	ldr	r2, [r7, #8]
 800162c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	60da      	str	r2, [r3, #12]
}
 8001636:	46c0      	nop			@ (mov r8, r8)
 8001638:	46bd      	mov	sp, r7
 800163a:	b004      	add	sp, #16
 800163c:	bd80      	pop	{r7, pc}
	...

08001640 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b082      	sub	sp, #8
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	4a08      	ldr	r2, [pc, #32]	@ (8001670 <DMA_CalcBaseAndBitshift+0x30>)
 800164e:	4694      	mov	ip, r2
 8001650:	4463      	add	r3, ip
 8001652:	2114      	movs	r1, #20
 8001654:	0018      	movs	r0, r3
 8001656:	f7fe fd57 	bl	8000108 <__udivsi3>
 800165a:	0003      	movs	r3, r0
 800165c:	009a      	lsls	r2, r3, #2
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	4a03      	ldr	r2, [pc, #12]	@ (8001674 <DMA_CalcBaseAndBitshift+0x34>)
 8001666:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8001668:	46c0      	nop			@ (mov r8, r8)
 800166a:	46bd      	mov	sp, r7
 800166c:	b002      	add	sp, #8
 800166e:	bd80      	pop	{r7, pc}
 8001670:	bffdfff8 	.word	0xbffdfff8
 8001674:	40020000 	.word	0x40020000

08001678 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	b086      	sub	sp, #24
 800167c:	af00      	add	r7, sp, #0
 800167e:	6078      	str	r0, [r7, #4]
 8001680:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001682:	2300      	movs	r3, #0
 8001684:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001686:	e149      	b.n	800191c <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	2101      	movs	r1, #1
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	4091      	lsls	r1, r2
 8001692:	000a      	movs	r2, r1
 8001694:	4013      	ands	r3, r2
 8001696:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d100      	bne.n	80016a0 <HAL_GPIO_Init+0x28>
 800169e:	e13a      	b.n	8001916 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	2203      	movs	r2, #3
 80016a6:	4013      	ands	r3, r2
 80016a8:	2b01      	cmp	r3, #1
 80016aa:	d005      	beq.n	80016b8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	2203      	movs	r2, #3
 80016b2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d130      	bne.n	800171a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	2203      	movs	r2, #3
 80016c4:	409a      	lsls	r2, r3
 80016c6:	0013      	movs	r3, r2
 80016c8:	43da      	mvns	r2, r3
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	4013      	ands	r3, r2
 80016ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	68da      	ldr	r2, [r3, #12]
 80016d4:	697b      	ldr	r3, [r7, #20]
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	409a      	lsls	r2, r3
 80016da:	0013      	movs	r3, r2
 80016dc:	693a      	ldr	r2, [r7, #16]
 80016de:	4313      	orrs	r3, r2
 80016e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	693a      	ldr	r2, [r7, #16]
 80016e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016ee:	2201      	movs	r2, #1
 80016f0:	697b      	ldr	r3, [r7, #20]
 80016f2:	409a      	lsls	r2, r3
 80016f4:	0013      	movs	r3, r2
 80016f6:	43da      	mvns	r2, r3
 80016f8:	693b      	ldr	r3, [r7, #16]
 80016fa:	4013      	ands	r3, r2
 80016fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	091b      	lsrs	r3, r3, #4
 8001704:	2201      	movs	r2, #1
 8001706:	401a      	ands	r2, r3
 8001708:	697b      	ldr	r3, [r7, #20]
 800170a:	409a      	lsls	r2, r3
 800170c:	0013      	movs	r3, r2
 800170e:	693a      	ldr	r2, [r7, #16]
 8001710:	4313      	orrs	r3, r2
 8001712:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	693a      	ldr	r2, [r7, #16]
 8001718:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	685b      	ldr	r3, [r3, #4]
 800171e:	2203      	movs	r2, #3
 8001720:	4013      	ands	r3, r2
 8001722:	2b03      	cmp	r3, #3
 8001724:	d017      	beq.n	8001756 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	68db      	ldr	r3, [r3, #12]
 800172a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	2203      	movs	r2, #3
 8001732:	409a      	lsls	r2, r3
 8001734:	0013      	movs	r3, r2
 8001736:	43da      	mvns	r2, r3
 8001738:	693b      	ldr	r3, [r7, #16]
 800173a:	4013      	ands	r3, r2
 800173c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800173e:	683b      	ldr	r3, [r7, #0]
 8001740:	689a      	ldr	r2, [r3, #8]
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	005b      	lsls	r3, r3, #1
 8001746:	409a      	lsls	r2, r3
 8001748:	0013      	movs	r3, r2
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	4313      	orrs	r3, r2
 800174e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	693a      	ldr	r2, [r7, #16]
 8001754:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	2203      	movs	r2, #3
 800175c:	4013      	ands	r3, r2
 800175e:	2b02      	cmp	r3, #2
 8001760:	d123      	bne.n	80017aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	08da      	lsrs	r2, r3, #3
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	3208      	adds	r2, #8
 800176a:	0092      	lsls	r2, r2, #2
 800176c:	58d3      	ldr	r3, [r2, r3]
 800176e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	2207      	movs	r2, #7
 8001774:	4013      	ands	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	220f      	movs	r2, #15
 800177a:	409a      	lsls	r2, r3
 800177c:	0013      	movs	r3, r2
 800177e:	43da      	mvns	r2, r3
 8001780:	693b      	ldr	r3, [r7, #16]
 8001782:	4013      	ands	r3, r2
 8001784:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	691a      	ldr	r2, [r3, #16]
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	2107      	movs	r1, #7
 800178e:	400b      	ands	r3, r1
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	409a      	lsls	r2, r3
 8001794:	0013      	movs	r3, r2
 8001796:	693a      	ldr	r2, [r7, #16]
 8001798:	4313      	orrs	r3, r2
 800179a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800179c:	697b      	ldr	r3, [r7, #20]
 800179e:	08da      	lsrs	r2, r3, #3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	3208      	adds	r2, #8
 80017a4:	0092      	lsls	r2, r2, #2
 80017a6:	6939      	ldr	r1, [r7, #16]
 80017a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	005b      	lsls	r3, r3, #1
 80017b4:	2203      	movs	r2, #3
 80017b6:	409a      	lsls	r2, r3
 80017b8:	0013      	movs	r3, r2
 80017ba:	43da      	mvns	r2, r3
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	4013      	ands	r3, r2
 80017c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	2203      	movs	r2, #3
 80017c8:	401a      	ands	r2, r3
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	005b      	lsls	r3, r3, #1
 80017ce:	409a      	lsls	r2, r3
 80017d0:	0013      	movs	r3, r2
 80017d2:	693a      	ldr	r2, [r7, #16]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	685a      	ldr	r2, [r3, #4]
 80017e2:	23c0      	movs	r3, #192	@ 0xc0
 80017e4:	029b      	lsls	r3, r3, #10
 80017e6:	4013      	ands	r3, r2
 80017e8:	d100      	bne.n	80017ec <HAL_GPIO_Init+0x174>
 80017ea:	e094      	b.n	8001916 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017ec:	4b51      	ldr	r3, [pc, #324]	@ (8001934 <HAL_GPIO_Init+0x2bc>)
 80017ee:	699a      	ldr	r2, [r3, #24]
 80017f0:	4b50      	ldr	r3, [pc, #320]	@ (8001934 <HAL_GPIO_Init+0x2bc>)
 80017f2:	2101      	movs	r1, #1
 80017f4:	430a      	orrs	r2, r1
 80017f6:	619a      	str	r2, [r3, #24]
 80017f8:	4b4e      	ldr	r3, [pc, #312]	@ (8001934 <HAL_GPIO_Init+0x2bc>)
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	2201      	movs	r2, #1
 80017fe:	4013      	ands	r3, r2
 8001800:	60bb      	str	r3, [r7, #8]
 8001802:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001804:	4a4c      	ldr	r2, [pc, #304]	@ (8001938 <HAL_GPIO_Init+0x2c0>)
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	089b      	lsrs	r3, r3, #2
 800180a:	3302      	adds	r3, #2
 800180c:	009b      	lsls	r3, r3, #2
 800180e:	589b      	ldr	r3, [r3, r2]
 8001810:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	2203      	movs	r2, #3
 8001816:	4013      	ands	r3, r2
 8001818:	009b      	lsls	r3, r3, #2
 800181a:	220f      	movs	r2, #15
 800181c:	409a      	lsls	r2, r3
 800181e:	0013      	movs	r3, r2
 8001820:	43da      	mvns	r2, r3
 8001822:	693b      	ldr	r3, [r7, #16]
 8001824:	4013      	ands	r3, r2
 8001826:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001828:	687a      	ldr	r2, [r7, #4]
 800182a:	2390      	movs	r3, #144	@ 0x90
 800182c:	05db      	lsls	r3, r3, #23
 800182e:	429a      	cmp	r2, r3
 8001830:	d00d      	beq.n	800184e <HAL_GPIO_Init+0x1d6>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4a41      	ldr	r2, [pc, #260]	@ (800193c <HAL_GPIO_Init+0x2c4>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d007      	beq.n	800184a <HAL_GPIO_Init+0x1d2>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4a40      	ldr	r2, [pc, #256]	@ (8001940 <HAL_GPIO_Init+0x2c8>)
 800183e:	4293      	cmp	r3, r2
 8001840:	d101      	bne.n	8001846 <HAL_GPIO_Init+0x1ce>
 8001842:	2302      	movs	r3, #2
 8001844:	e004      	b.n	8001850 <HAL_GPIO_Init+0x1d8>
 8001846:	2305      	movs	r3, #5
 8001848:	e002      	b.n	8001850 <HAL_GPIO_Init+0x1d8>
 800184a:	2301      	movs	r3, #1
 800184c:	e000      	b.n	8001850 <HAL_GPIO_Init+0x1d8>
 800184e:	2300      	movs	r3, #0
 8001850:	697a      	ldr	r2, [r7, #20]
 8001852:	2103      	movs	r1, #3
 8001854:	400a      	ands	r2, r1
 8001856:	0092      	lsls	r2, r2, #2
 8001858:	4093      	lsls	r3, r2
 800185a:	693a      	ldr	r2, [r7, #16]
 800185c:	4313      	orrs	r3, r2
 800185e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001860:	4935      	ldr	r1, [pc, #212]	@ (8001938 <HAL_GPIO_Init+0x2c0>)
 8001862:	697b      	ldr	r3, [r7, #20]
 8001864:	089b      	lsrs	r3, r3, #2
 8001866:	3302      	adds	r3, #2
 8001868:	009b      	lsls	r3, r3, #2
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800186e:	4b35      	ldr	r3, [pc, #212]	@ (8001944 <HAL_GPIO_Init+0x2cc>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001874:	68fb      	ldr	r3, [r7, #12]
 8001876:	43da      	mvns	r2, r3
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	4013      	ands	r3, r2
 800187c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	685a      	ldr	r2, [r3, #4]
 8001882:	2380      	movs	r3, #128	@ 0x80
 8001884:	035b      	lsls	r3, r3, #13
 8001886:	4013      	ands	r3, r2
 8001888:	d003      	beq.n	8001892 <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 800188a:	693a      	ldr	r2, [r7, #16]
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	4313      	orrs	r3, r2
 8001890:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001892:	4b2c      	ldr	r3, [pc, #176]	@ (8001944 <HAL_GPIO_Init+0x2cc>)
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001898:	4b2a      	ldr	r3, [pc, #168]	@ (8001944 <HAL_GPIO_Init+0x2cc>)
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	43da      	mvns	r2, r3
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	4013      	ands	r3, r2
 80018a6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	2380      	movs	r3, #128	@ 0x80
 80018ae:	039b      	lsls	r3, r3, #14
 80018b0:	4013      	ands	r3, r2
 80018b2:	d003      	beq.n	80018bc <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 80018b4:	693a      	ldr	r2, [r7, #16]
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	4313      	orrs	r3, r2
 80018ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80018bc:	4b21      	ldr	r3, [pc, #132]	@ (8001944 <HAL_GPIO_Init+0x2cc>)
 80018be:	693a      	ldr	r2, [r7, #16]
 80018c0:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 80018c2:	4b20      	ldr	r3, [pc, #128]	@ (8001944 <HAL_GPIO_Init+0x2cc>)
 80018c4:	685b      	ldr	r3, [r3, #4]
 80018c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	43da      	mvns	r2, r3
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	4013      	ands	r3, r2
 80018d0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	685a      	ldr	r2, [r3, #4]
 80018d6:	2380      	movs	r3, #128	@ 0x80
 80018d8:	029b      	lsls	r3, r3, #10
 80018da:	4013      	ands	r3, r2
 80018dc:	d003      	beq.n	80018e6 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 80018de:	693a      	ldr	r2, [r7, #16]
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80018e6:	4b17      	ldr	r3, [pc, #92]	@ (8001944 <HAL_GPIO_Init+0x2cc>)
 80018e8:	693a      	ldr	r2, [r7, #16]
 80018ea:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 80018ec:	4b15      	ldr	r3, [pc, #84]	@ (8001944 <HAL_GPIO_Init+0x2cc>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	43da      	mvns	r2, r3
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	4013      	ands	r3, r2
 80018fa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	685a      	ldr	r2, [r3, #4]
 8001900:	2380      	movs	r3, #128	@ 0x80
 8001902:	025b      	lsls	r3, r3, #9
 8001904:	4013      	ands	r3, r2
 8001906:	d003      	beq.n	8001910 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001908:	693a      	ldr	r2, [r7, #16]
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	4313      	orrs	r3, r2
 800190e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001910:	4b0c      	ldr	r3, [pc, #48]	@ (8001944 <HAL_GPIO_Init+0x2cc>)
 8001912:	693a      	ldr	r2, [r7, #16]
 8001914:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	3301      	adds	r3, #1
 800191a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800191c:	683b      	ldr	r3, [r7, #0]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	697b      	ldr	r3, [r7, #20]
 8001922:	40da      	lsrs	r2, r3
 8001924:	1e13      	subs	r3, r2, #0
 8001926:	d000      	beq.n	800192a <HAL_GPIO_Init+0x2b2>
 8001928:	e6ae      	b.n	8001688 <HAL_GPIO_Init+0x10>
  } 
}
 800192a:	46c0      	nop			@ (mov r8, r8)
 800192c:	46c0      	nop			@ (mov r8, r8)
 800192e:	46bd      	mov	sp, r7
 8001930:	b006      	add	sp, #24
 8001932:	bd80      	pop	{r7, pc}
 8001934:	40021000 	.word	0x40021000
 8001938:	40010000 	.word	0x40010000
 800193c:	48000400 	.word	0x48000400
 8001940:	48000800 	.word	0x48000800
 8001944:	40010400 	.word	0x40010400

08001948 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	000a      	movs	r2, r1
 8001952:	1cbb      	adds	r3, r7, #2
 8001954:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	691b      	ldr	r3, [r3, #16]
 800195a:	1cba      	adds	r2, r7, #2
 800195c:	8812      	ldrh	r2, [r2, #0]
 800195e:	4013      	ands	r3, r2
 8001960:	d004      	beq.n	800196c <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001962:	230f      	movs	r3, #15
 8001964:	18fb      	adds	r3, r7, r3
 8001966:	2201      	movs	r2, #1
 8001968:	701a      	strb	r2, [r3, #0]
 800196a:	e003      	b.n	8001974 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800196c:	230f      	movs	r3, #15
 800196e:	18fb      	adds	r3, r7, r3
 8001970:	2200      	movs	r2, #0
 8001972:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001974:	230f      	movs	r3, #15
 8001976:	18fb      	adds	r3, r7, r3
 8001978:	781b      	ldrb	r3, [r3, #0]
  }
 800197a:	0018      	movs	r0, r3
 800197c:	46bd      	mov	sp, r7
 800197e:	b004      	add	sp, #16
 8001980:	bd80      	pop	{r7, pc}
	...

08001984 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	0002      	movs	r2, r0
 800198c:	1dbb      	adds	r3, r7, #6
 800198e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001990:	4b09      	ldr	r3, [pc, #36]	@ (80019b8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8001992:	695b      	ldr	r3, [r3, #20]
 8001994:	1dba      	adds	r2, r7, #6
 8001996:	8812      	ldrh	r2, [r2, #0]
 8001998:	4013      	ands	r3, r2
 800199a:	d008      	beq.n	80019ae <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800199c:	4b06      	ldr	r3, [pc, #24]	@ (80019b8 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800199e:	1dba      	adds	r2, r7, #6
 80019a0:	8812      	ldrh	r2, [r2, #0]
 80019a2:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80019a4:	1dbb      	adds	r3, r7, #6
 80019a6:	881b      	ldrh	r3, [r3, #0]
 80019a8:	0018      	movs	r0, r3
 80019aa:	f7ff f9df 	bl	8000d6c <HAL_GPIO_EXTI_Callback>
  }
}
 80019ae:	46c0      	nop			@ (mov r8, r8)
 80019b0:	46bd      	mov	sp, r7
 80019b2:	b002      	add	sp, #8
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	46c0      	nop			@ (mov r8, r8)
 80019b8:	40010400 	.word	0x40010400

080019bc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b088      	sub	sp, #32
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d101      	bne.n	80019ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019ca:	2301      	movs	r3, #1
 80019cc:	e301      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2201      	movs	r2, #1
 80019d4:	4013      	ands	r3, r2
 80019d6:	d100      	bne.n	80019da <HAL_RCC_OscConfig+0x1e>
 80019d8:	e08d      	b.n	8001af6 <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80019da:	4bc3      	ldr	r3, [pc, #780]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 80019dc:	685b      	ldr	r3, [r3, #4]
 80019de:	220c      	movs	r2, #12
 80019e0:	4013      	ands	r3, r2
 80019e2:	2b04      	cmp	r3, #4
 80019e4:	d00e      	beq.n	8001a04 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80019e6:	4bc0      	ldr	r3, [pc, #768]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	220c      	movs	r2, #12
 80019ec:	4013      	ands	r3, r2
 80019ee:	2b08      	cmp	r3, #8
 80019f0:	d116      	bne.n	8001a20 <HAL_RCC_OscConfig+0x64>
 80019f2:	4bbd      	ldr	r3, [pc, #756]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 80019f4:	685a      	ldr	r2, [r3, #4]
 80019f6:	2380      	movs	r3, #128	@ 0x80
 80019f8:	025b      	lsls	r3, r3, #9
 80019fa:	401a      	ands	r2, r3
 80019fc:	2380      	movs	r3, #128	@ 0x80
 80019fe:	025b      	lsls	r3, r3, #9
 8001a00:	429a      	cmp	r2, r3
 8001a02:	d10d      	bne.n	8001a20 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a04:	4bb8      	ldr	r3, [pc, #736]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	2380      	movs	r3, #128	@ 0x80
 8001a0a:	029b      	lsls	r3, r3, #10
 8001a0c:	4013      	ands	r3, r2
 8001a0e:	d100      	bne.n	8001a12 <HAL_RCC_OscConfig+0x56>
 8001a10:	e070      	b.n	8001af4 <HAL_RCC_OscConfig+0x138>
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	685b      	ldr	r3, [r3, #4]
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d000      	beq.n	8001a1c <HAL_RCC_OscConfig+0x60>
 8001a1a:	e06b      	b.n	8001af4 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e2d8      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d107      	bne.n	8001a38 <HAL_RCC_OscConfig+0x7c>
 8001a28:	4baf      	ldr	r3, [pc, #700]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	4bae      	ldr	r3, [pc, #696]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a2e:	2180      	movs	r1, #128	@ 0x80
 8001a30:	0249      	lsls	r1, r1, #9
 8001a32:	430a      	orrs	r2, r1
 8001a34:	601a      	str	r2, [r3, #0]
 8001a36:	e02f      	b.n	8001a98 <HAL_RCC_OscConfig+0xdc>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d10c      	bne.n	8001a5a <HAL_RCC_OscConfig+0x9e>
 8001a40:	4ba9      	ldr	r3, [pc, #676]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	4ba8      	ldr	r3, [pc, #672]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a46:	49a9      	ldr	r1, [pc, #676]	@ (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a48:	400a      	ands	r2, r1
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	4ba6      	ldr	r3, [pc, #664]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4ba5      	ldr	r3, [pc, #660]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a52:	49a7      	ldr	r1, [pc, #668]	@ (8001cf0 <HAL_RCC_OscConfig+0x334>)
 8001a54:	400a      	ands	r2, r1
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	e01e      	b.n	8001a98 <HAL_RCC_OscConfig+0xdc>
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b05      	cmp	r3, #5
 8001a60:	d10e      	bne.n	8001a80 <HAL_RCC_OscConfig+0xc4>
 8001a62:	4ba1      	ldr	r3, [pc, #644]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	4ba0      	ldr	r3, [pc, #640]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a68:	2180      	movs	r1, #128	@ 0x80
 8001a6a:	02c9      	lsls	r1, r1, #11
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	601a      	str	r2, [r3, #0]
 8001a70:	4b9d      	ldr	r3, [pc, #628]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a72:	681a      	ldr	r2, [r3, #0]
 8001a74:	4b9c      	ldr	r3, [pc, #624]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a76:	2180      	movs	r1, #128	@ 0x80
 8001a78:	0249      	lsls	r1, r1, #9
 8001a7a:	430a      	orrs	r2, r1
 8001a7c:	601a      	str	r2, [r3, #0]
 8001a7e:	e00b      	b.n	8001a98 <HAL_RCC_OscConfig+0xdc>
 8001a80:	4b99      	ldr	r3, [pc, #612]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a82:	681a      	ldr	r2, [r3, #0]
 8001a84:	4b98      	ldr	r3, [pc, #608]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a86:	4999      	ldr	r1, [pc, #612]	@ (8001cec <HAL_RCC_OscConfig+0x330>)
 8001a88:	400a      	ands	r2, r1
 8001a8a:	601a      	str	r2, [r3, #0]
 8001a8c:	4b96      	ldr	r3, [pc, #600]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a8e:	681a      	ldr	r2, [r3, #0]
 8001a90:	4b95      	ldr	r3, [pc, #596]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001a92:	4997      	ldr	r1, [pc, #604]	@ (8001cf0 <HAL_RCC_OscConfig+0x334>)
 8001a94:	400a      	ands	r2, r1
 8001a96:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d014      	beq.n	8001aca <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa0:	f7ff fb00 	bl	80010a4 <HAL_GetTick>
 8001aa4:	0003      	movs	r3, r0
 8001aa6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001aa8:	e008      	b.n	8001abc <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001aaa:	f7ff fafb 	bl	80010a4 <HAL_GetTick>
 8001aae:	0002      	movs	r2, r0
 8001ab0:	69bb      	ldr	r3, [r7, #24]
 8001ab2:	1ad3      	subs	r3, r2, r3
 8001ab4:	2b64      	cmp	r3, #100	@ 0x64
 8001ab6:	d901      	bls.n	8001abc <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001ab8:	2303      	movs	r3, #3
 8001aba:	e28a      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001abc:	4b8a      	ldr	r3, [pc, #552]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	2380      	movs	r3, #128	@ 0x80
 8001ac2:	029b      	lsls	r3, r3, #10
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	d0f0      	beq.n	8001aaa <HAL_RCC_OscConfig+0xee>
 8001ac8:	e015      	b.n	8001af6 <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aca:	f7ff faeb 	bl	80010a4 <HAL_GetTick>
 8001ace:	0003      	movs	r3, r0
 8001ad0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ad2:	e008      	b.n	8001ae6 <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ad4:	f7ff fae6 	bl	80010a4 <HAL_GetTick>
 8001ad8:	0002      	movs	r2, r0
 8001ada:	69bb      	ldr	r3, [r7, #24]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b64      	cmp	r3, #100	@ 0x64
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e275      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ae6:	4b80      	ldr	r3, [pc, #512]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001ae8:	681a      	ldr	r2, [r3, #0]
 8001aea:	2380      	movs	r3, #128	@ 0x80
 8001aec:	029b      	lsls	r3, r3, #10
 8001aee:	4013      	ands	r3, r2
 8001af0:	d1f0      	bne.n	8001ad4 <HAL_RCC_OscConfig+0x118>
 8001af2:	e000      	b.n	8001af6 <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001af4:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2202      	movs	r2, #2
 8001afc:	4013      	ands	r3, r2
 8001afe:	d100      	bne.n	8001b02 <HAL_RCC_OscConfig+0x146>
 8001b00:	e069      	b.n	8001bd6 <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001b02:	4b79      	ldr	r3, [pc, #484]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	220c      	movs	r2, #12
 8001b08:	4013      	ands	r3, r2
 8001b0a:	d00b      	beq.n	8001b24 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001b0c:	4b76      	ldr	r3, [pc, #472]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001b0e:	685b      	ldr	r3, [r3, #4]
 8001b10:	220c      	movs	r2, #12
 8001b12:	4013      	ands	r3, r2
 8001b14:	2b08      	cmp	r3, #8
 8001b16:	d11c      	bne.n	8001b52 <HAL_RCC_OscConfig+0x196>
 8001b18:	4b73      	ldr	r3, [pc, #460]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001b1a:	685a      	ldr	r2, [r3, #4]
 8001b1c:	2380      	movs	r3, #128	@ 0x80
 8001b1e:	025b      	lsls	r3, r3, #9
 8001b20:	4013      	ands	r3, r2
 8001b22:	d116      	bne.n	8001b52 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b24:	4b70      	ldr	r3, [pc, #448]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2202      	movs	r2, #2
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	d005      	beq.n	8001b3a <HAL_RCC_OscConfig+0x17e>
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d001      	beq.n	8001b3a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e24b      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b3a:	4b6b      	ldr	r3, [pc, #428]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	22f8      	movs	r2, #248	@ 0xf8
 8001b40:	4393      	bics	r3, r2
 8001b42:	0019      	movs	r1, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	691b      	ldr	r3, [r3, #16]
 8001b48:	00da      	lsls	r2, r3, #3
 8001b4a:	4b67      	ldr	r3, [pc, #412]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001b4c:	430a      	orrs	r2, r1
 8001b4e:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b50:	e041      	b.n	8001bd6 <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d024      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b5a:	4b63      	ldr	r3, [pc, #396]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	4b62      	ldr	r3, [pc, #392]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001b60:	2101      	movs	r1, #1
 8001b62:	430a      	orrs	r2, r1
 8001b64:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b66:	f7ff fa9d 	bl	80010a4 <HAL_GetTick>
 8001b6a:	0003      	movs	r3, r0
 8001b6c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b6e:	e008      	b.n	8001b82 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b70:	f7ff fa98 	bl	80010a4 <HAL_GetTick>
 8001b74:	0002      	movs	r2, r0
 8001b76:	69bb      	ldr	r3, [r7, #24]
 8001b78:	1ad3      	subs	r3, r2, r3
 8001b7a:	2b02      	cmp	r3, #2
 8001b7c:	d901      	bls.n	8001b82 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8001b7e:	2303      	movs	r3, #3
 8001b80:	e227      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b82:	4b59      	ldr	r3, [pc, #356]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	2202      	movs	r2, #2
 8001b88:	4013      	ands	r3, r2
 8001b8a:	d0f1      	beq.n	8001b70 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b8c:	4b56      	ldr	r3, [pc, #344]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	22f8      	movs	r2, #248	@ 0xf8
 8001b92:	4393      	bics	r3, r2
 8001b94:	0019      	movs	r1, r3
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	691b      	ldr	r3, [r3, #16]
 8001b9a:	00da      	lsls	r2, r3, #3
 8001b9c:	4b52      	ldr	r3, [pc, #328]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001b9e:	430a      	orrs	r2, r1
 8001ba0:	601a      	str	r2, [r3, #0]
 8001ba2:	e018      	b.n	8001bd6 <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ba4:	4b50      	ldr	r3, [pc, #320]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001ba6:	681a      	ldr	r2, [r3, #0]
 8001ba8:	4b4f      	ldr	r3, [pc, #316]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001baa:	2101      	movs	r1, #1
 8001bac:	438a      	bics	r2, r1
 8001bae:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb0:	f7ff fa78 	bl	80010a4 <HAL_GetTick>
 8001bb4:	0003      	movs	r3, r0
 8001bb6:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bb8:	e008      	b.n	8001bcc <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bba:	f7ff fa73 	bl	80010a4 <HAL_GetTick>
 8001bbe:	0002      	movs	r2, r0
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d901      	bls.n	8001bcc <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	e202      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bcc:	4b46      	ldr	r3, [pc, #280]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	2202      	movs	r2, #2
 8001bd2:	4013      	ands	r3, r2
 8001bd4:	d1f1      	bne.n	8001bba <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2208      	movs	r2, #8
 8001bdc:	4013      	ands	r3, r2
 8001bde:	d036      	beq.n	8001c4e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	69db      	ldr	r3, [r3, #28]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d019      	beq.n	8001c1c <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001be8:	4b3f      	ldr	r3, [pc, #252]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001bea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001bec:	4b3e      	ldr	r3, [pc, #248]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001bee:	2101      	movs	r1, #1
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bf4:	f7ff fa56 	bl	80010a4 <HAL_GetTick>
 8001bf8:	0003      	movs	r3, r0
 8001bfa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bfc:	e008      	b.n	8001c10 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bfe:	f7ff fa51 	bl	80010a4 <HAL_GetTick>
 8001c02:	0002      	movs	r2, r0
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	1ad3      	subs	r3, r2, r3
 8001c08:	2b02      	cmp	r3, #2
 8001c0a:	d901      	bls.n	8001c10 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	e1e0      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c10:	4b35      	ldr	r3, [pc, #212]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001c12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c14:	2202      	movs	r2, #2
 8001c16:	4013      	ands	r3, r2
 8001c18:	d0f1      	beq.n	8001bfe <HAL_RCC_OscConfig+0x242>
 8001c1a:	e018      	b.n	8001c4e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c1c:	4b32      	ldr	r3, [pc, #200]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001c1e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c20:	4b31      	ldr	r3, [pc, #196]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001c22:	2101      	movs	r1, #1
 8001c24:	438a      	bics	r2, r1
 8001c26:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c28:	f7ff fa3c 	bl	80010a4 <HAL_GetTick>
 8001c2c:	0003      	movs	r3, r0
 8001c2e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c30:	e008      	b.n	8001c44 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c32:	f7ff fa37 	bl	80010a4 <HAL_GetTick>
 8001c36:	0002      	movs	r2, r0
 8001c38:	69bb      	ldr	r3, [r7, #24]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	2b02      	cmp	r3, #2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e1c6      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c44:	4b28      	ldr	r3, [pc, #160]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c48:	2202      	movs	r2, #2
 8001c4a:	4013      	ands	r3, r2
 8001c4c:	d1f1      	bne.n	8001c32 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2204      	movs	r2, #4
 8001c54:	4013      	ands	r3, r2
 8001c56:	d100      	bne.n	8001c5a <HAL_RCC_OscConfig+0x29e>
 8001c58:	e0b4      	b.n	8001dc4 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c5a:	201f      	movs	r0, #31
 8001c5c:	183b      	adds	r3, r7, r0
 8001c5e:	2200      	movs	r2, #0
 8001c60:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c62:	4b21      	ldr	r3, [pc, #132]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001c64:	69da      	ldr	r2, [r3, #28]
 8001c66:	2380      	movs	r3, #128	@ 0x80
 8001c68:	055b      	lsls	r3, r3, #21
 8001c6a:	4013      	ands	r3, r2
 8001c6c:	d110      	bne.n	8001c90 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001c70:	69da      	ldr	r2, [r3, #28]
 8001c72:	4b1d      	ldr	r3, [pc, #116]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001c74:	2180      	movs	r1, #128	@ 0x80
 8001c76:	0549      	lsls	r1, r1, #21
 8001c78:	430a      	orrs	r2, r1
 8001c7a:	61da      	str	r2, [r3, #28]
 8001c7c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001c7e:	69da      	ldr	r2, [r3, #28]
 8001c80:	2380      	movs	r3, #128	@ 0x80
 8001c82:	055b      	lsls	r3, r3, #21
 8001c84:	4013      	ands	r3, r2
 8001c86:	60fb      	str	r3, [r7, #12]
 8001c88:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001c8a:	183b      	adds	r3, r7, r0
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c90:	4b18      	ldr	r3, [pc, #96]	@ (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	2380      	movs	r3, #128	@ 0x80
 8001c96:	005b      	lsls	r3, r3, #1
 8001c98:	4013      	ands	r3, r2
 8001c9a:	d11a      	bne.n	8001cd2 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c9c:	4b15      	ldr	r3, [pc, #84]	@ (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001c9e:	681a      	ldr	r2, [r3, #0]
 8001ca0:	4b14      	ldr	r3, [pc, #80]	@ (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001ca2:	2180      	movs	r1, #128	@ 0x80
 8001ca4:	0049      	lsls	r1, r1, #1
 8001ca6:	430a      	orrs	r2, r1
 8001ca8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001caa:	f7ff f9fb 	bl	80010a4 <HAL_GetTick>
 8001cae:	0003      	movs	r3, r0
 8001cb0:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cb2:	e008      	b.n	8001cc6 <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cb4:	f7ff f9f6 	bl	80010a4 <HAL_GetTick>
 8001cb8:	0002      	movs	r2, r0
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	1ad3      	subs	r3, r2, r3
 8001cbe:	2b64      	cmp	r3, #100	@ 0x64
 8001cc0:	d901      	bls.n	8001cc6 <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 8001cc2:	2303      	movs	r3, #3
 8001cc4:	e185      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8001cf4 <HAL_RCC_OscConfig+0x338>)
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	2380      	movs	r3, #128	@ 0x80
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	4013      	ands	r3, r2
 8001cd0:	d0f0      	beq.n	8001cb4 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d10e      	bne.n	8001cf8 <HAL_RCC_OscConfig+0x33c>
 8001cda:	4b03      	ldr	r3, [pc, #12]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001cdc:	6a1a      	ldr	r2, [r3, #32]
 8001cde:	4b02      	ldr	r3, [pc, #8]	@ (8001ce8 <HAL_RCC_OscConfig+0x32c>)
 8001ce0:	2101      	movs	r1, #1
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	621a      	str	r2, [r3, #32]
 8001ce6:	e035      	b.n	8001d54 <HAL_RCC_OscConfig+0x398>
 8001ce8:	40021000 	.word	0x40021000
 8001cec:	fffeffff 	.word	0xfffeffff
 8001cf0:	fffbffff 	.word	0xfffbffff
 8001cf4:	40007000 	.word	0x40007000
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d10c      	bne.n	8001d1a <HAL_RCC_OscConfig+0x35e>
 8001d00:	4bb6      	ldr	r3, [pc, #728]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d02:	6a1a      	ldr	r2, [r3, #32]
 8001d04:	4bb5      	ldr	r3, [pc, #724]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d06:	2101      	movs	r1, #1
 8001d08:	438a      	bics	r2, r1
 8001d0a:	621a      	str	r2, [r3, #32]
 8001d0c:	4bb3      	ldr	r3, [pc, #716]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d0e:	6a1a      	ldr	r2, [r3, #32]
 8001d10:	4bb2      	ldr	r3, [pc, #712]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d12:	2104      	movs	r1, #4
 8001d14:	438a      	bics	r2, r1
 8001d16:	621a      	str	r2, [r3, #32]
 8001d18:	e01c      	b.n	8001d54 <HAL_RCC_OscConfig+0x398>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	2b05      	cmp	r3, #5
 8001d20:	d10c      	bne.n	8001d3c <HAL_RCC_OscConfig+0x380>
 8001d22:	4bae      	ldr	r3, [pc, #696]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d24:	6a1a      	ldr	r2, [r3, #32]
 8001d26:	4bad      	ldr	r3, [pc, #692]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d28:	2104      	movs	r1, #4
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	621a      	str	r2, [r3, #32]
 8001d2e:	4bab      	ldr	r3, [pc, #684]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d30:	6a1a      	ldr	r2, [r3, #32]
 8001d32:	4baa      	ldr	r3, [pc, #680]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d34:	2101      	movs	r1, #1
 8001d36:	430a      	orrs	r2, r1
 8001d38:	621a      	str	r2, [r3, #32]
 8001d3a:	e00b      	b.n	8001d54 <HAL_RCC_OscConfig+0x398>
 8001d3c:	4ba7      	ldr	r3, [pc, #668]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d3e:	6a1a      	ldr	r2, [r3, #32]
 8001d40:	4ba6      	ldr	r3, [pc, #664]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d42:	2101      	movs	r1, #1
 8001d44:	438a      	bics	r2, r1
 8001d46:	621a      	str	r2, [r3, #32]
 8001d48:	4ba4      	ldr	r3, [pc, #656]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d4a:	6a1a      	ldr	r2, [r3, #32]
 8001d4c:	4ba3      	ldr	r3, [pc, #652]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d4e:	2104      	movs	r1, #4
 8001d50:	438a      	bics	r2, r1
 8001d52:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d014      	beq.n	8001d86 <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d5c:	f7ff f9a2 	bl	80010a4 <HAL_GetTick>
 8001d60:	0003      	movs	r3, r0
 8001d62:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d64:	e009      	b.n	8001d7a <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d66:	f7ff f99d 	bl	80010a4 <HAL_GetTick>
 8001d6a:	0002      	movs	r2, r0
 8001d6c:	69bb      	ldr	r3, [r7, #24]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	4a9b      	ldr	r2, [pc, #620]	@ (8001fe0 <HAL_RCC_OscConfig+0x624>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e12b      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d7a:	4b98      	ldr	r3, [pc, #608]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001d7c:	6a1b      	ldr	r3, [r3, #32]
 8001d7e:	2202      	movs	r2, #2
 8001d80:	4013      	ands	r3, r2
 8001d82:	d0f0      	beq.n	8001d66 <HAL_RCC_OscConfig+0x3aa>
 8001d84:	e013      	b.n	8001dae <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d86:	f7ff f98d 	bl	80010a4 <HAL_GetTick>
 8001d8a:	0003      	movs	r3, r0
 8001d8c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d8e:	e009      	b.n	8001da4 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d90:	f7ff f988 	bl	80010a4 <HAL_GetTick>
 8001d94:	0002      	movs	r2, r0
 8001d96:	69bb      	ldr	r3, [r7, #24]
 8001d98:	1ad3      	subs	r3, r2, r3
 8001d9a:	4a91      	ldr	r2, [pc, #580]	@ (8001fe0 <HAL_RCC_OscConfig+0x624>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d901      	bls.n	8001da4 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e116      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001da4:	4b8d      	ldr	r3, [pc, #564]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001da6:	6a1b      	ldr	r3, [r3, #32]
 8001da8:	2202      	movs	r2, #2
 8001daa:	4013      	ands	r3, r2
 8001dac:	d1f0      	bne.n	8001d90 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001dae:	231f      	movs	r3, #31
 8001db0:	18fb      	adds	r3, r7, r3
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d105      	bne.n	8001dc4 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001db8:	4b88      	ldr	r3, [pc, #544]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001dba:	69da      	ldr	r2, [r3, #28]
 8001dbc:	4b87      	ldr	r3, [pc, #540]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001dbe:	4989      	ldr	r1, [pc, #548]	@ (8001fe4 <HAL_RCC_OscConfig+0x628>)
 8001dc0:	400a      	ands	r2, r1
 8001dc2:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	2210      	movs	r2, #16
 8001dca:	4013      	ands	r3, r2
 8001dcc:	d063      	beq.n	8001e96 <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	695b      	ldr	r3, [r3, #20]
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d12a      	bne.n	8001e2c <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001dd6:	4b81      	ldr	r3, [pc, #516]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001dd8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001dda:	4b80      	ldr	r3, [pc, #512]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001ddc:	2104      	movs	r1, #4
 8001dde:	430a      	orrs	r2, r1
 8001de0:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001de2:	4b7e      	ldr	r3, [pc, #504]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001de4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001de6:	4b7d      	ldr	r3, [pc, #500]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001de8:	2101      	movs	r1, #1
 8001dea:	430a      	orrs	r2, r1
 8001dec:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001dee:	f7ff f959 	bl	80010a4 <HAL_GetTick>
 8001df2:	0003      	movs	r3, r0
 8001df4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001df6:	e008      	b.n	8001e0a <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001df8:	f7ff f954 	bl	80010a4 <HAL_GetTick>
 8001dfc:	0002      	movs	r2, r0
 8001dfe:	69bb      	ldr	r3, [r7, #24]
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	2b02      	cmp	r3, #2
 8001e04:	d901      	bls.n	8001e0a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001e06:	2303      	movs	r3, #3
 8001e08:	e0e3      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001e0a:	4b74      	ldr	r3, [pc, #464]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001e0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e0e:	2202      	movs	r2, #2
 8001e10:	4013      	ands	r3, r2
 8001e12:	d0f1      	beq.n	8001df8 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e14:	4b71      	ldr	r3, [pc, #452]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001e16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e18:	22f8      	movs	r2, #248	@ 0xf8
 8001e1a:	4393      	bics	r3, r2
 8001e1c:	0019      	movs	r1, r3
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	699b      	ldr	r3, [r3, #24]
 8001e22:	00da      	lsls	r2, r3, #3
 8001e24:	4b6d      	ldr	r3, [pc, #436]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001e26:	430a      	orrs	r2, r1
 8001e28:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e2a:	e034      	b.n	8001e96 <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	695b      	ldr	r3, [r3, #20]
 8001e30:	3305      	adds	r3, #5
 8001e32:	d111      	bne.n	8001e58 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001e34:	4b69      	ldr	r3, [pc, #420]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001e36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e38:	4b68      	ldr	r3, [pc, #416]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001e3a:	2104      	movs	r1, #4
 8001e3c:	438a      	bics	r2, r1
 8001e3e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001e40:	4b66      	ldr	r3, [pc, #408]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001e42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e44:	22f8      	movs	r2, #248	@ 0xf8
 8001e46:	4393      	bics	r3, r2
 8001e48:	0019      	movs	r1, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	699b      	ldr	r3, [r3, #24]
 8001e4e:	00da      	lsls	r2, r3, #3
 8001e50:	4b62      	ldr	r3, [pc, #392]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001e52:	430a      	orrs	r2, r1
 8001e54:	635a      	str	r2, [r3, #52]	@ 0x34
 8001e56:	e01e      	b.n	8001e96 <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001e58:	4b60      	ldr	r3, [pc, #384]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001e5a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e5c:	4b5f      	ldr	r3, [pc, #380]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001e5e:	2104      	movs	r1, #4
 8001e60:	430a      	orrs	r2, r1
 8001e62:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001e64:	4b5d      	ldr	r3, [pc, #372]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001e66:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e68:	4b5c      	ldr	r3, [pc, #368]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	438a      	bics	r2, r1
 8001e6e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001e70:	f7ff f918 	bl	80010a4 <HAL_GetTick>
 8001e74:	0003      	movs	r3, r0
 8001e76:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001e78:	e008      	b.n	8001e8c <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001e7a:	f7ff f913 	bl	80010a4 <HAL_GetTick>
 8001e7e:	0002      	movs	r2, r0
 8001e80:	69bb      	ldr	r3, [r7, #24]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e0a2      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001e8c:	4b53      	ldr	r3, [pc, #332]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001e8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e90:	2202      	movs	r2, #2
 8001e92:	4013      	ands	r3, r2
 8001e94:	d1f1      	bne.n	8001e7a <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	6a1b      	ldr	r3, [r3, #32]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d100      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x4e4>
 8001e9e:	e097      	b.n	8001fd0 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ea0:	4b4e      	ldr	r3, [pc, #312]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	220c      	movs	r2, #12
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	2b08      	cmp	r3, #8
 8001eaa:	d100      	bne.n	8001eae <HAL_RCC_OscConfig+0x4f2>
 8001eac:	e06b      	b.n	8001f86 <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	6a1b      	ldr	r3, [r3, #32]
 8001eb2:	2b02      	cmp	r3, #2
 8001eb4:	d14c      	bne.n	8001f50 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001eb6:	4b49      	ldr	r3, [pc, #292]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001eb8:	681a      	ldr	r2, [r3, #0]
 8001eba:	4b48      	ldr	r3, [pc, #288]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001ebc:	494a      	ldr	r1, [pc, #296]	@ (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001ebe:	400a      	ands	r2, r1
 8001ec0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ec2:	f7ff f8ef 	bl	80010a4 <HAL_GetTick>
 8001ec6:	0003      	movs	r3, r0
 8001ec8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eca:	e008      	b.n	8001ede <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ecc:	f7ff f8ea 	bl	80010a4 <HAL_GetTick>
 8001ed0:	0002      	movs	r2, r0
 8001ed2:	69bb      	ldr	r3, [r7, #24]
 8001ed4:	1ad3      	subs	r3, r2, r3
 8001ed6:	2b02      	cmp	r3, #2
 8001ed8:	d901      	bls.n	8001ede <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001eda:	2303      	movs	r3, #3
 8001edc:	e079      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ede:	4b3f      	ldr	r3, [pc, #252]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	2380      	movs	r3, #128	@ 0x80
 8001ee4:	049b      	lsls	r3, r3, #18
 8001ee6:	4013      	ands	r3, r2
 8001ee8:	d1f0      	bne.n	8001ecc <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001eea:	4b3c      	ldr	r3, [pc, #240]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001eec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eee:	220f      	movs	r2, #15
 8001ef0:	4393      	bics	r3, r2
 8001ef2:	0019      	movs	r1, r3
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001ef8:	4b38      	ldr	r3, [pc, #224]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001efa:	430a      	orrs	r2, r1
 8001efc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001efe:	4b37      	ldr	r3, [pc, #220]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	4a3a      	ldr	r2, [pc, #232]	@ (8001fec <HAL_RCC_OscConfig+0x630>)
 8001f04:	4013      	ands	r3, r2
 8001f06:	0019      	movs	r1, r3
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f10:	431a      	orrs	r2, r3
 8001f12:	4b32      	ldr	r3, [pc, #200]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001f14:	430a      	orrs	r2, r1
 8001f16:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f18:	4b30      	ldr	r3, [pc, #192]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	4b2f      	ldr	r3, [pc, #188]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001f1e:	2180      	movs	r1, #128	@ 0x80
 8001f20:	0449      	lsls	r1, r1, #17
 8001f22:	430a      	orrs	r2, r1
 8001f24:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f26:	f7ff f8bd 	bl	80010a4 <HAL_GetTick>
 8001f2a:	0003      	movs	r3, r0
 8001f2c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f2e:	e008      	b.n	8001f42 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f30:	f7ff f8b8 	bl	80010a4 <HAL_GetTick>
 8001f34:	0002      	movs	r2, r0
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d901      	bls.n	8001f42 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e047      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001f42:	4b26      	ldr	r3, [pc, #152]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	2380      	movs	r3, #128	@ 0x80
 8001f48:	049b      	lsls	r3, r3, #18
 8001f4a:	4013      	ands	r3, r2
 8001f4c:	d0f0      	beq.n	8001f30 <HAL_RCC_OscConfig+0x574>
 8001f4e:	e03f      	b.n	8001fd0 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f50:	4b22      	ldr	r3, [pc, #136]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001f52:	681a      	ldr	r2, [r3, #0]
 8001f54:	4b21      	ldr	r3, [pc, #132]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001f56:	4924      	ldr	r1, [pc, #144]	@ (8001fe8 <HAL_RCC_OscConfig+0x62c>)
 8001f58:	400a      	ands	r2, r1
 8001f5a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f5c:	f7ff f8a2 	bl	80010a4 <HAL_GetTick>
 8001f60:	0003      	movs	r3, r0
 8001f62:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f64:	e008      	b.n	8001f78 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001f66:	f7ff f89d 	bl	80010a4 <HAL_GetTick>
 8001f6a:	0002      	movs	r2, r0
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	1ad3      	subs	r3, r2, r3
 8001f70:	2b02      	cmp	r3, #2
 8001f72:	d901      	bls.n	8001f78 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001f74:	2303      	movs	r3, #3
 8001f76:	e02c      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001f78:	4b18      	ldr	r3, [pc, #96]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001f7a:	681a      	ldr	r2, [r3, #0]
 8001f7c:	2380      	movs	r3, #128	@ 0x80
 8001f7e:	049b      	lsls	r3, r3, #18
 8001f80:	4013      	ands	r3, r2
 8001f82:	d1f0      	bne.n	8001f66 <HAL_RCC_OscConfig+0x5aa>
 8001f84:	e024      	b.n	8001fd0 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6a1b      	ldr	r3, [r3, #32]
 8001f8a:	2b01      	cmp	r3, #1
 8001f8c:	d101      	bne.n	8001f92 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e01f      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001f92:	4b12      	ldr	r3, [pc, #72]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001f98:	4b10      	ldr	r3, [pc, #64]	@ (8001fdc <HAL_RCC_OscConfig+0x620>)
 8001f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f9c:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001f9e:	697a      	ldr	r2, [r7, #20]
 8001fa0:	2380      	movs	r3, #128	@ 0x80
 8001fa2:	025b      	lsls	r3, r3, #9
 8001fa4:	401a      	ands	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001faa:	429a      	cmp	r2, r3
 8001fac:	d10e      	bne.n	8001fcc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	220f      	movs	r2, #15
 8001fb2:	401a      	ands	r2, r3
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	d107      	bne.n	8001fcc <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001fbc:	697a      	ldr	r2, [r7, #20]
 8001fbe:	23f0      	movs	r3, #240	@ 0xf0
 8001fc0:	039b      	lsls	r3, r3, #14
 8001fc2:	401a      	ands	r2, r3
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001fc8:	429a      	cmp	r2, r3
 8001fca:	d001      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001fcc:	2301      	movs	r3, #1
 8001fce:	e000      	b.n	8001fd2 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001fd0:	2300      	movs	r3, #0
}
 8001fd2:	0018      	movs	r0, r3
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	b008      	add	sp, #32
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	46c0      	nop			@ (mov r8, r8)
 8001fdc:	40021000 	.word	0x40021000
 8001fe0:	00001388 	.word	0x00001388
 8001fe4:	efffffff 	.word	0xefffffff
 8001fe8:	feffffff 	.word	0xfeffffff
 8001fec:	ffc2ffff 	.word	0xffc2ffff

08001ff0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
 8001ff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d101      	bne.n	8002004 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e0b3      	b.n	800216c <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002004:	4b5b      	ldr	r3, [pc, #364]	@ (8002174 <HAL_RCC_ClockConfig+0x184>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2201      	movs	r2, #1
 800200a:	4013      	ands	r3, r2
 800200c:	683a      	ldr	r2, [r7, #0]
 800200e:	429a      	cmp	r2, r3
 8002010:	d911      	bls.n	8002036 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002012:	4b58      	ldr	r3, [pc, #352]	@ (8002174 <HAL_RCC_ClockConfig+0x184>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	2201      	movs	r2, #1
 8002018:	4393      	bics	r3, r2
 800201a:	0019      	movs	r1, r3
 800201c:	4b55      	ldr	r3, [pc, #340]	@ (8002174 <HAL_RCC_ClockConfig+0x184>)
 800201e:	683a      	ldr	r2, [r7, #0]
 8002020:	430a      	orrs	r2, r1
 8002022:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002024:	4b53      	ldr	r3, [pc, #332]	@ (8002174 <HAL_RCC_ClockConfig+0x184>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2201      	movs	r2, #1
 800202a:	4013      	ands	r3, r2
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d001      	beq.n	8002036 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002032:	2301      	movs	r3, #1
 8002034:	e09a      	b.n	800216c <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	2202      	movs	r2, #2
 800203c:	4013      	ands	r3, r2
 800203e:	d015      	beq.n	800206c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	2204      	movs	r2, #4
 8002046:	4013      	ands	r3, r2
 8002048:	d006      	beq.n	8002058 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800204a:	4b4b      	ldr	r3, [pc, #300]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 800204c:	685a      	ldr	r2, [r3, #4]
 800204e:	4b4a      	ldr	r3, [pc, #296]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 8002050:	21e0      	movs	r1, #224	@ 0xe0
 8002052:	00c9      	lsls	r1, r1, #3
 8002054:	430a      	orrs	r2, r1
 8002056:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002058:	4b47      	ldr	r3, [pc, #284]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 800205a:	685b      	ldr	r3, [r3, #4]
 800205c:	22f0      	movs	r2, #240	@ 0xf0
 800205e:	4393      	bics	r3, r2
 8002060:	0019      	movs	r1, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689a      	ldr	r2, [r3, #8]
 8002066:	4b44      	ldr	r3, [pc, #272]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 8002068:	430a      	orrs	r2, r1
 800206a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	2201      	movs	r2, #1
 8002072:	4013      	ands	r3, r2
 8002074:	d040      	beq.n	80020f8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d107      	bne.n	800208e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800207e:	4b3e      	ldr	r3, [pc, #248]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 8002080:	681a      	ldr	r2, [r3, #0]
 8002082:	2380      	movs	r3, #128	@ 0x80
 8002084:	029b      	lsls	r3, r3, #10
 8002086:	4013      	ands	r3, r2
 8002088:	d114      	bne.n	80020b4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e06e      	b.n	800216c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	2b02      	cmp	r3, #2
 8002094:	d107      	bne.n	80020a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002096:	4b38      	ldr	r3, [pc, #224]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	2380      	movs	r3, #128	@ 0x80
 800209c:	049b      	lsls	r3, r3, #18
 800209e:	4013      	ands	r3, r2
 80020a0:	d108      	bne.n	80020b4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e062      	b.n	800216c <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80020a6:	4b34      	ldr	r3, [pc, #208]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	2202      	movs	r2, #2
 80020ac:	4013      	ands	r3, r2
 80020ae:	d101      	bne.n	80020b4 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e05b      	b.n	800216c <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020b4:	4b30      	ldr	r3, [pc, #192]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	2203      	movs	r2, #3
 80020ba:	4393      	bics	r3, r2
 80020bc:	0019      	movs	r1, r3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685a      	ldr	r2, [r3, #4]
 80020c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 80020c4:	430a      	orrs	r2, r1
 80020c6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020c8:	f7fe ffec 	bl	80010a4 <HAL_GetTick>
 80020cc:	0003      	movs	r3, r0
 80020ce:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020d0:	e009      	b.n	80020e6 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020d2:	f7fe ffe7 	bl	80010a4 <HAL_GetTick>
 80020d6:	0002      	movs	r2, r0
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	1ad3      	subs	r3, r2, r3
 80020dc:	4a27      	ldr	r2, [pc, #156]	@ (800217c <HAL_RCC_ClockConfig+0x18c>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e042      	b.n	800216c <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020e6:	4b24      	ldr	r3, [pc, #144]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	220c      	movs	r2, #12
 80020ec:	401a      	ands	r2, r3
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	009b      	lsls	r3, r3, #2
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d1ec      	bne.n	80020d2 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80020f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002174 <HAL_RCC_ClockConfig+0x184>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2201      	movs	r2, #1
 80020fe:	4013      	ands	r3, r2
 8002100:	683a      	ldr	r2, [r7, #0]
 8002102:	429a      	cmp	r2, r3
 8002104:	d211      	bcs.n	800212a <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002106:	4b1b      	ldr	r3, [pc, #108]	@ (8002174 <HAL_RCC_ClockConfig+0x184>)
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	2201      	movs	r2, #1
 800210c:	4393      	bics	r3, r2
 800210e:	0019      	movs	r1, r3
 8002110:	4b18      	ldr	r3, [pc, #96]	@ (8002174 <HAL_RCC_ClockConfig+0x184>)
 8002112:	683a      	ldr	r2, [r7, #0]
 8002114:	430a      	orrs	r2, r1
 8002116:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002118:	4b16      	ldr	r3, [pc, #88]	@ (8002174 <HAL_RCC_ClockConfig+0x184>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2201      	movs	r2, #1
 800211e:	4013      	ands	r3, r2
 8002120:	683a      	ldr	r2, [r7, #0]
 8002122:	429a      	cmp	r2, r3
 8002124:	d001      	beq.n	800212a <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8002126:	2301      	movs	r3, #1
 8002128:	e020      	b.n	800216c <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	2204      	movs	r2, #4
 8002130:	4013      	ands	r3, r2
 8002132:	d009      	beq.n	8002148 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002134:	4b10      	ldr	r3, [pc, #64]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	4a11      	ldr	r2, [pc, #68]	@ (8002180 <HAL_RCC_ClockConfig+0x190>)
 800213a:	4013      	ands	r3, r2
 800213c:	0019      	movs	r1, r3
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	68da      	ldr	r2, [r3, #12]
 8002142:	4b0d      	ldr	r3, [pc, #52]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 8002144:	430a      	orrs	r2, r1
 8002146:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002148:	f000 f820 	bl	800218c <HAL_RCC_GetSysClockFreq>
 800214c:	0001      	movs	r1, r0
 800214e:	4b0a      	ldr	r3, [pc, #40]	@ (8002178 <HAL_RCC_ClockConfig+0x188>)
 8002150:	685b      	ldr	r3, [r3, #4]
 8002152:	091b      	lsrs	r3, r3, #4
 8002154:	220f      	movs	r2, #15
 8002156:	4013      	ands	r3, r2
 8002158:	4a0a      	ldr	r2, [pc, #40]	@ (8002184 <HAL_RCC_ClockConfig+0x194>)
 800215a:	5cd3      	ldrb	r3, [r2, r3]
 800215c:	000a      	movs	r2, r1
 800215e:	40da      	lsrs	r2, r3
 8002160:	4b09      	ldr	r3, [pc, #36]	@ (8002188 <HAL_RCC_ClockConfig+0x198>)
 8002162:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002164:	2003      	movs	r0, #3
 8002166:	f7fe ff57 	bl	8001018 <HAL_InitTick>
  
  return HAL_OK;
 800216a:	2300      	movs	r3, #0
}
 800216c:	0018      	movs	r0, r3
 800216e:	46bd      	mov	sp, r7
 8002170:	b004      	add	sp, #16
 8002172:	bd80      	pop	{r7, pc}
 8002174:	40022000 	.word	0x40022000
 8002178:	40021000 	.word	0x40021000
 800217c:	00001388 	.word	0x00001388
 8002180:	fffff8ff 	.word	0xfffff8ff
 8002184:	08003510 	.word	0x08003510
 8002188:	2000000c 	.word	0x2000000c

0800218c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b086      	sub	sp, #24
 8002190:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002192:	2300      	movs	r3, #0
 8002194:	60fb      	str	r3, [r7, #12]
 8002196:	2300      	movs	r3, #0
 8002198:	60bb      	str	r3, [r7, #8]
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]
 800219e:	2300      	movs	r3, #0
 80021a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80021a2:	2300      	movs	r3, #0
 80021a4:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80021a6:	4b20      	ldr	r3, [pc, #128]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	220c      	movs	r2, #12
 80021b0:	4013      	ands	r3, r2
 80021b2:	2b04      	cmp	r3, #4
 80021b4:	d002      	beq.n	80021bc <HAL_RCC_GetSysClockFreq+0x30>
 80021b6:	2b08      	cmp	r3, #8
 80021b8:	d003      	beq.n	80021c2 <HAL_RCC_GetSysClockFreq+0x36>
 80021ba:	e02c      	b.n	8002216 <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80021bc:	4b1b      	ldr	r3, [pc, #108]	@ (800222c <HAL_RCC_GetSysClockFreq+0xa0>)
 80021be:	613b      	str	r3, [r7, #16]
      break;
 80021c0:	e02c      	b.n	800221c <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	0c9b      	lsrs	r3, r3, #18
 80021c6:	220f      	movs	r2, #15
 80021c8:	4013      	ands	r3, r2
 80021ca:	4a19      	ldr	r2, [pc, #100]	@ (8002230 <HAL_RCC_GetSysClockFreq+0xa4>)
 80021cc:	5cd3      	ldrb	r3, [r2, r3]
 80021ce:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80021d0:	4b15      	ldr	r3, [pc, #84]	@ (8002228 <HAL_RCC_GetSysClockFreq+0x9c>)
 80021d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d4:	220f      	movs	r2, #15
 80021d6:	4013      	ands	r3, r2
 80021d8:	4a16      	ldr	r2, [pc, #88]	@ (8002234 <HAL_RCC_GetSysClockFreq+0xa8>)
 80021da:	5cd3      	ldrb	r3, [r2, r3]
 80021dc:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	2380      	movs	r3, #128	@ 0x80
 80021e2:	025b      	lsls	r3, r3, #9
 80021e4:	4013      	ands	r3, r2
 80021e6:	d009      	beq.n	80021fc <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80021e8:	68b9      	ldr	r1, [r7, #8]
 80021ea:	4810      	ldr	r0, [pc, #64]	@ (800222c <HAL_RCC_GetSysClockFreq+0xa0>)
 80021ec:	f7fd ff8c 	bl	8000108 <__udivsi3>
 80021f0:	0003      	movs	r3, r0
 80021f2:	001a      	movs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4353      	muls	r3, r2
 80021f8:	617b      	str	r3, [r7, #20]
 80021fa:	e009      	b.n	8002210 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	000a      	movs	r2, r1
 8002200:	0152      	lsls	r2, r2, #5
 8002202:	1a52      	subs	r2, r2, r1
 8002204:	0193      	lsls	r3, r2, #6
 8002206:	1a9b      	subs	r3, r3, r2
 8002208:	00db      	lsls	r3, r3, #3
 800220a:	185b      	adds	r3, r3, r1
 800220c:	021b      	lsls	r3, r3, #8
 800220e:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	613b      	str	r3, [r7, #16]
      break;
 8002214:	e002      	b.n	800221c <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002216:	4b05      	ldr	r3, [pc, #20]	@ (800222c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002218:	613b      	str	r3, [r7, #16]
      break;
 800221a:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800221c:	693b      	ldr	r3, [r7, #16]
}
 800221e:	0018      	movs	r0, r3
 8002220:	46bd      	mov	sp, r7
 8002222:	b006      	add	sp, #24
 8002224:	bd80      	pop	{r7, pc}
 8002226:	46c0      	nop			@ (mov r8, r8)
 8002228:	40021000 	.word	0x40021000
 800222c:	007a1200 	.word	0x007a1200
 8002230:	08003520 	.word	0x08003520
 8002234:	08003530 	.word	0x08003530

08002238 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d101      	bne.n	800224a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e042      	b.n	80022d0 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	223d      	movs	r2, #61	@ 0x3d
 800224e:	5c9b      	ldrb	r3, [r3, r2]
 8002250:	b2db      	uxtb	r3, r3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d107      	bne.n	8002266 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	223c      	movs	r2, #60	@ 0x3c
 800225a:	2100      	movs	r1, #0
 800225c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	0018      	movs	r0, r3
 8002262:	f7fe fdd9 	bl	8000e18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	223d      	movs	r2, #61	@ 0x3d
 800226a:	2102      	movs	r1, #2
 800226c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681a      	ldr	r2, [r3, #0]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	3304      	adds	r3, #4
 8002276:	0019      	movs	r1, r3
 8002278:	0010      	movs	r0, r2
 800227a:	f000 fd85 	bl	8002d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	2246      	movs	r2, #70	@ 0x46
 8002282:	2101      	movs	r1, #1
 8002284:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	223e      	movs	r2, #62	@ 0x3e
 800228a:	2101      	movs	r1, #1
 800228c:	5499      	strb	r1, [r3, r2]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	223f      	movs	r2, #63	@ 0x3f
 8002292:	2101      	movs	r1, #1
 8002294:	5499      	strb	r1, [r3, r2]
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2240      	movs	r2, #64	@ 0x40
 800229a:	2101      	movs	r1, #1
 800229c:	5499      	strb	r1, [r3, r2]
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2241      	movs	r2, #65	@ 0x41
 80022a2:	2101      	movs	r1, #1
 80022a4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2242      	movs	r2, #66	@ 0x42
 80022aa:	2101      	movs	r1, #1
 80022ac:	5499      	strb	r1, [r3, r2]
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2243      	movs	r2, #67	@ 0x43
 80022b2:	2101      	movs	r1, #1
 80022b4:	5499      	strb	r1, [r3, r2]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2244      	movs	r2, #68	@ 0x44
 80022ba:	2101      	movs	r1, #1
 80022bc:	5499      	strb	r1, [r3, r2]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2245      	movs	r2, #69	@ 0x45
 80022c2:	2101      	movs	r1, #1
 80022c4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	223d      	movs	r2, #61	@ 0x3d
 80022ca:	2101      	movs	r1, #1
 80022cc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	0018      	movs	r0, r3
 80022d2:	46bd      	mov	sp, r7
 80022d4:	b002      	add	sp, #8
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e042      	b.n	8002370 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	223d      	movs	r2, #61	@ 0x3d
 80022ee:	5c9b      	ldrb	r3, [r3, r2]
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d107      	bne.n	8002306 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	223c      	movs	r2, #60	@ 0x3c
 80022fa:	2100      	movs	r1, #0
 80022fc:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	0018      	movs	r0, r3
 8002302:	f000 f839 	bl	8002378 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	223d      	movs	r2, #61	@ 0x3d
 800230a:	2102      	movs	r1, #2
 800230c:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	3304      	adds	r3, #4
 8002316:	0019      	movs	r1, r3
 8002318:	0010      	movs	r0, r2
 800231a:	f000 fd35 	bl	8002d88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2246      	movs	r2, #70	@ 0x46
 8002322:	2101      	movs	r1, #1
 8002324:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	223e      	movs	r2, #62	@ 0x3e
 800232a:	2101      	movs	r1, #1
 800232c:	5499      	strb	r1, [r3, r2]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	223f      	movs	r2, #63	@ 0x3f
 8002332:	2101      	movs	r1, #1
 8002334:	5499      	strb	r1, [r3, r2]
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2240      	movs	r2, #64	@ 0x40
 800233a:	2101      	movs	r1, #1
 800233c:	5499      	strb	r1, [r3, r2]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	2241      	movs	r2, #65	@ 0x41
 8002342:	2101      	movs	r1, #1
 8002344:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	2242      	movs	r2, #66	@ 0x42
 800234a:	2101      	movs	r1, #1
 800234c:	5499      	strb	r1, [r3, r2]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2243      	movs	r2, #67	@ 0x43
 8002352:	2101      	movs	r1, #1
 8002354:	5499      	strb	r1, [r3, r2]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2244      	movs	r2, #68	@ 0x44
 800235a:	2101      	movs	r1, #1
 800235c:	5499      	strb	r1, [r3, r2]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2245      	movs	r2, #69	@ 0x45
 8002362:	2101      	movs	r1, #1
 8002364:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	223d      	movs	r2, #61	@ 0x3d
 800236a:	2101      	movs	r1, #1
 800236c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800236e:	2300      	movs	r3, #0
}
 8002370:	0018      	movs	r0, r3
 8002372:	46bd      	mov	sp, r7
 8002374:	b002      	add	sp, #8
 8002376:	bd80      	pop	{r7, pc}

08002378 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002380:	46c0      	nop			@ (mov r8, r8)
 8002382:	46bd      	mov	sp, r7
 8002384:	b002      	add	sp, #8
 8002386:	bd80      	pop	{r7, pc}

08002388 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b086      	sub	sp, #24
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
 8002394:	001a      	movs	r2, r3
 8002396:	1cbb      	adds	r3, r7, #2
 8002398:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800239a:	2317      	movs	r3, #23
 800239c:	18fb      	adds	r3, r7, r3
 800239e:	2200      	movs	r2, #0
 80023a0:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 80023a2:	68bb      	ldr	r3, [r7, #8]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d108      	bne.n	80023ba <HAL_TIM_PWM_Start_DMA+0x32>
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	223e      	movs	r2, #62	@ 0x3e
 80023ac:	5c9b      	ldrb	r3, [r3, r2]
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	3b02      	subs	r3, #2
 80023b2:	425a      	negs	r2, r3
 80023b4:	4153      	adcs	r3, r2
 80023b6:	b2db      	uxtb	r3, r3
 80023b8:	e01f      	b.n	80023fa <HAL_TIM_PWM_Start_DMA+0x72>
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	2b04      	cmp	r3, #4
 80023be:	d108      	bne.n	80023d2 <HAL_TIM_PWM_Start_DMA+0x4a>
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	223f      	movs	r2, #63	@ 0x3f
 80023c4:	5c9b      	ldrb	r3, [r3, r2]
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	3b02      	subs	r3, #2
 80023ca:	425a      	negs	r2, r3
 80023cc:	4153      	adcs	r3, r2
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	e013      	b.n	80023fa <HAL_TIM_PWM_Start_DMA+0x72>
 80023d2:	68bb      	ldr	r3, [r7, #8]
 80023d4:	2b08      	cmp	r3, #8
 80023d6:	d108      	bne.n	80023ea <HAL_TIM_PWM_Start_DMA+0x62>
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2240      	movs	r2, #64	@ 0x40
 80023dc:	5c9b      	ldrb	r3, [r3, r2]
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	3b02      	subs	r3, #2
 80023e2:	425a      	negs	r2, r3
 80023e4:	4153      	adcs	r3, r2
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	e007      	b.n	80023fa <HAL_TIM_PWM_Start_DMA+0x72>
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	2241      	movs	r2, #65	@ 0x41
 80023ee:	5c9b      	ldrb	r3, [r3, r2]
 80023f0:	b2db      	uxtb	r3, r3
 80023f2:	3b02      	subs	r3, #2
 80023f4:	425a      	negs	r2, r3
 80023f6:	4153      	adcs	r3, r2
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 80023fe:	2302      	movs	r3, #2
 8002400:	e15a      	b.n	80026b8 <HAL_TIM_PWM_Start_DMA+0x330>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d108      	bne.n	800241a <HAL_TIM_PWM_Start_DMA+0x92>
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	223e      	movs	r2, #62	@ 0x3e
 800240c:	5c9b      	ldrb	r3, [r3, r2]
 800240e:	b2db      	uxtb	r3, r3
 8002410:	3b01      	subs	r3, #1
 8002412:	425a      	negs	r2, r3
 8002414:	4153      	adcs	r3, r2
 8002416:	b2db      	uxtb	r3, r3
 8002418:	e01f      	b.n	800245a <HAL_TIM_PWM_Start_DMA+0xd2>
 800241a:	68bb      	ldr	r3, [r7, #8]
 800241c:	2b04      	cmp	r3, #4
 800241e:	d108      	bne.n	8002432 <HAL_TIM_PWM_Start_DMA+0xaa>
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	223f      	movs	r2, #63	@ 0x3f
 8002424:	5c9b      	ldrb	r3, [r3, r2]
 8002426:	b2db      	uxtb	r3, r3
 8002428:	3b01      	subs	r3, #1
 800242a:	425a      	negs	r2, r3
 800242c:	4153      	adcs	r3, r2
 800242e:	b2db      	uxtb	r3, r3
 8002430:	e013      	b.n	800245a <HAL_TIM_PWM_Start_DMA+0xd2>
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	2b08      	cmp	r3, #8
 8002436:	d108      	bne.n	800244a <HAL_TIM_PWM_Start_DMA+0xc2>
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2240      	movs	r2, #64	@ 0x40
 800243c:	5c9b      	ldrb	r3, [r3, r2]
 800243e:	b2db      	uxtb	r3, r3
 8002440:	3b01      	subs	r3, #1
 8002442:	425a      	negs	r2, r3
 8002444:	4153      	adcs	r3, r2
 8002446:	b2db      	uxtb	r3, r3
 8002448:	e007      	b.n	800245a <HAL_TIM_PWM_Start_DMA+0xd2>
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2241      	movs	r2, #65	@ 0x41
 800244e:	5c9b      	ldrb	r3, [r3, r2]
 8002450:	b2db      	uxtb	r3, r3
 8002452:	3b01      	subs	r3, #1
 8002454:	425a      	negs	r2, r3
 8002456:	4153      	adcs	r3, r2
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d025      	beq.n	80024aa <HAL_TIM_PWM_Start_DMA+0x122>
  {
    if ((pData == NULL) || (Length == 0U))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d003      	beq.n	800246c <HAL_TIM_PWM_Start_DMA+0xe4>
 8002464:	1cbb      	adds	r3, r7, #2
 8002466:	881b      	ldrh	r3, [r3, #0]
 8002468:	2b00      	cmp	r3, #0
 800246a:	d101      	bne.n	8002470 <HAL_TIM_PWM_Start_DMA+0xe8>
    {
      return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e123      	b.n	80026b8 <HAL_TIM_PWM_Start_DMA+0x330>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d104      	bne.n	8002480 <HAL_TIM_PWM_Start_DMA+0xf8>
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	223e      	movs	r2, #62	@ 0x3e
 800247a:	2102      	movs	r1, #2
 800247c:	5499      	strb	r1, [r3, r2]
 800247e:	e016      	b.n	80024ae <HAL_TIM_PWM_Start_DMA+0x126>
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	2b04      	cmp	r3, #4
 8002484:	d104      	bne.n	8002490 <HAL_TIM_PWM_Start_DMA+0x108>
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	223f      	movs	r2, #63	@ 0x3f
 800248a:	2102      	movs	r1, #2
 800248c:	5499      	strb	r1, [r3, r2]
 800248e:	e00e      	b.n	80024ae <HAL_TIM_PWM_Start_DMA+0x126>
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	2b08      	cmp	r3, #8
 8002494:	d104      	bne.n	80024a0 <HAL_TIM_PWM_Start_DMA+0x118>
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2240      	movs	r2, #64	@ 0x40
 800249a:	2102      	movs	r1, #2
 800249c:	5499      	strb	r1, [r3, r2]
 800249e:	e006      	b.n	80024ae <HAL_TIM_PWM_Start_DMA+0x126>
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	2241      	movs	r2, #65	@ 0x41
 80024a4:	2102      	movs	r1, #2
 80024a6:	5499      	strb	r1, [r3, r2]
 80024a8:	e001      	b.n	80024ae <HAL_TIM_PWM_Start_DMA+0x126>
    }
  }
  else
  {
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e104      	b.n	80026b8 <HAL_TIM_PWM_Start_DMA+0x330>
  }

  switch (Channel)
 80024ae:	68bb      	ldr	r3, [r7, #8]
 80024b0:	2b0c      	cmp	r3, #12
 80024b2:	d100      	bne.n	80024b6 <HAL_TIM_PWM_Start_DMA+0x12e>
 80024b4:	e080      	b.n	80025b8 <HAL_TIM_PWM_Start_DMA+0x230>
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	2b0c      	cmp	r3, #12
 80024ba:	d900      	bls.n	80024be <HAL_TIM_PWM_Start_DMA+0x136>
 80024bc:	e0a1      	b.n	8002602 <HAL_TIM_PWM_Start_DMA+0x27a>
 80024be:	68bb      	ldr	r3, [r7, #8]
 80024c0:	2b08      	cmp	r3, #8
 80024c2:	d054      	beq.n	800256e <HAL_TIM_PWM_Start_DMA+0x1e6>
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d900      	bls.n	80024cc <HAL_TIM_PWM_Start_DMA+0x144>
 80024ca:	e09a      	b.n	8002602 <HAL_TIM_PWM_Start_DMA+0x27a>
 80024cc:	68bb      	ldr	r3, [r7, #8]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d003      	beq.n	80024da <HAL_TIM_PWM_Start_DMA+0x152>
 80024d2:	68bb      	ldr	r3, [r7, #8]
 80024d4:	2b04      	cmp	r3, #4
 80024d6:	d025      	beq.n	8002524 <HAL_TIM_PWM_Start_DMA+0x19c>
 80024d8:	e093      	b.n	8002602 <HAL_TIM_PWM_Start_DMA+0x27a>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024de:	4a78      	ldr	r2, [pc, #480]	@ (80026c0 <HAL_TIM_PWM_Start_DMA+0x338>)
 80024e0:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024e6:	4a77      	ldr	r2, [pc, #476]	@ (80026c4 <HAL_TIM_PWM_Start_DMA+0x33c>)
 80024e8:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ee:	4a76      	ldr	r2, [pc, #472]	@ (80026c8 <HAL_TIM_PWM_Start_DMA+0x340>)
 80024f0:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80024f6:	6879      	ldr	r1, [r7, #4]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	3334      	adds	r3, #52	@ 0x34
 80024fe:	001a      	movs	r2, r3
 8002500:	1cbb      	adds	r3, r7, #2
 8002502:	881b      	ldrh	r3, [r3, #0]
 8002504:	f7fe ff22 	bl	800134c <HAL_DMA_Start_IT>
 8002508:	1e03      	subs	r3, r0, #0
 800250a:	d001      	beq.n	8002510 <HAL_TIM_PWM_Start_DMA+0x188>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e0d3      	b.n	80026b8 <HAL_TIM_PWM_Start_DMA+0x330>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	68da      	ldr	r2, [r3, #12]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	2180      	movs	r1, #128	@ 0x80
 800251c:	0089      	lsls	r1, r1, #2
 800251e:	430a      	orrs	r2, r1
 8002520:	60da      	str	r2, [r3, #12]
      break;
 8002522:	e073      	b.n	800260c <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002528:	4a65      	ldr	r2, [pc, #404]	@ (80026c0 <HAL_TIM_PWM_Start_DMA+0x338>)
 800252a:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002530:	4a64      	ldr	r2, [pc, #400]	@ (80026c4 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8002532:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002538:	4a63      	ldr	r2, [pc, #396]	@ (80026c8 <HAL_TIM_PWM_Start_DMA+0x340>)
 800253a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 8002540:	6879      	ldr	r1, [r7, #4]
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	3338      	adds	r3, #56	@ 0x38
 8002548:	001a      	movs	r2, r3
 800254a:	1cbb      	adds	r3, r7, #2
 800254c:	881b      	ldrh	r3, [r3, #0]
 800254e:	f7fe fefd 	bl	800134c <HAL_DMA_Start_IT>
 8002552:	1e03      	subs	r3, r0, #0
 8002554:	d001      	beq.n	800255a <HAL_TIM_PWM_Start_DMA+0x1d2>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e0ae      	b.n	80026b8 <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	68da      	ldr	r2, [r3, #12]
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2180      	movs	r1, #128	@ 0x80
 8002566:	00c9      	lsls	r1, r1, #3
 8002568:	430a      	orrs	r2, r1
 800256a:	60da      	str	r2, [r3, #12]
      break;
 800256c:	e04e      	b.n	800260c <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002572:	4a53      	ldr	r2, [pc, #332]	@ (80026c0 <HAL_TIM_PWM_Start_DMA+0x338>)
 8002574:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800257a:	4a52      	ldr	r2, [pc, #328]	@ (80026c4 <HAL_TIM_PWM_Start_DMA+0x33c>)
 800257c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002582:	4a51      	ldr	r2, [pc, #324]	@ (80026c8 <HAL_TIM_PWM_Start_DMA+0x340>)
 8002584:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	333c      	adds	r3, #60	@ 0x3c
 8002592:	001a      	movs	r2, r3
 8002594:	1cbb      	adds	r3, r7, #2
 8002596:	881b      	ldrh	r3, [r3, #0]
 8002598:	f7fe fed8 	bl	800134c <HAL_DMA_Start_IT>
 800259c:	1e03      	subs	r3, r0, #0
 800259e:	d001      	beq.n	80025a4 <HAL_TIM_PWM_Start_DMA+0x21c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e089      	b.n	80026b8 <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	68da      	ldr	r2, [r3, #12]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	2180      	movs	r1, #128	@ 0x80
 80025b0:	0109      	lsls	r1, r1, #4
 80025b2:	430a      	orrs	r2, r1
 80025b4:	60da      	str	r2, [r3, #12]
      break;
 80025b6:	e029      	b.n	800260c <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025bc:	4a40      	ldr	r2, [pc, #256]	@ (80026c0 <HAL_TIM_PWM_Start_DMA+0x338>)
 80025be:	629a      	str	r2, [r3, #40]	@ 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025c4:	4a3f      	ldr	r2, [pc, #252]	@ (80026c4 <HAL_TIM_PWM_Start_DMA+0x33c>)
 80025c6:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025cc:	4a3e      	ldr	r2, [pc, #248]	@ (80026c8 <HAL_TIM_PWM_Start_DMA+0x340>)
 80025ce:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80025d4:	6879      	ldr	r1, [r7, #4]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	3340      	adds	r3, #64	@ 0x40
 80025dc:	001a      	movs	r2, r3
 80025de:	1cbb      	adds	r3, r7, #2
 80025e0:	881b      	ldrh	r3, [r3, #0]
 80025e2:	f7fe feb3 	bl	800134c <HAL_DMA_Start_IT>
 80025e6:	1e03      	subs	r3, r0, #0
 80025e8:	d001      	beq.n	80025ee <HAL_TIM_PWM_Start_DMA+0x266>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80025ea:	2301      	movs	r3, #1
 80025ec:	e064      	b.n	80026b8 <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68da      	ldr	r2, [r3, #12]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2180      	movs	r1, #128	@ 0x80
 80025fa:	0149      	lsls	r1, r1, #5
 80025fc:	430a      	orrs	r2, r1
 80025fe:	60da      	str	r2, [r3, #12]
      break;
 8002600:	e004      	b.n	800260c <HAL_TIM_PWM_Start_DMA+0x284>
    }

    default:
      status = HAL_ERROR;
 8002602:	2317      	movs	r3, #23
 8002604:	18fb      	adds	r3, r7, r3
 8002606:	2201      	movs	r2, #1
 8002608:	701a      	strb	r2, [r3, #0]
      break;
 800260a:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 800260c:	2317      	movs	r3, #23
 800260e:	18fb      	adds	r3, r7, r3
 8002610:	781b      	ldrb	r3, [r3, #0]
 8002612:	2b00      	cmp	r3, #0
 8002614:	d14d      	bne.n	80026b2 <HAL_TIM_PWM_Start_DMA+0x32a>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	68b9      	ldr	r1, [r7, #8]
 800261c:	2201      	movs	r2, #1
 800261e:	0018      	movs	r0, r3
 8002620:	f000 feb0 	bl	8003384 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a28      	ldr	r2, [pc, #160]	@ (80026cc <HAL_TIM_PWM_Start_DMA+0x344>)
 800262a:	4293      	cmp	r3, r2
 800262c:	d009      	beq.n	8002642 <HAL_TIM_PWM_Start_DMA+0x2ba>
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a27      	ldr	r2, [pc, #156]	@ (80026d0 <HAL_TIM_PWM_Start_DMA+0x348>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d004      	beq.n	8002642 <HAL_TIM_PWM_Start_DMA+0x2ba>
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a25      	ldr	r2, [pc, #148]	@ (80026d4 <HAL_TIM_PWM_Start_DMA+0x34c>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d101      	bne.n	8002646 <HAL_TIM_PWM_Start_DMA+0x2be>
 8002642:	2301      	movs	r3, #1
 8002644:	e000      	b.n	8002648 <HAL_TIM_PWM_Start_DMA+0x2c0>
 8002646:	2300      	movs	r3, #0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d008      	beq.n	800265e <HAL_TIM_PWM_Start_DMA+0x2d6>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	2180      	movs	r1, #128	@ 0x80
 8002658:	0209      	lsls	r1, r1, #8
 800265a:	430a      	orrs	r2, r1
 800265c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a1a      	ldr	r2, [pc, #104]	@ (80026cc <HAL_TIM_PWM_Start_DMA+0x344>)
 8002664:	4293      	cmp	r3, r2
 8002666:	d00a      	beq.n	800267e <HAL_TIM_PWM_Start_DMA+0x2f6>
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681a      	ldr	r2, [r3, #0]
 800266c:	2380      	movs	r3, #128	@ 0x80
 800266e:	05db      	lsls	r3, r3, #23
 8002670:	429a      	cmp	r2, r3
 8002672:	d004      	beq.n	800267e <HAL_TIM_PWM_Start_DMA+0x2f6>
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a17      	ldr	r2, [pc, #92]	@ (80026d8 <HAL_TIM_PWM_Start_DMA+0x350>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d111      	bne.n	80026a2 <HAL_TIM_PWM_Start_DMA+0x31a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	2207      	movs	r2, #7
 8002686:	4013      	ands	r3, r2
 8002688:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	2b06      	cmp	r3, #6
 800268e:	d010      	beq.n	80026b2 <HAL_TIM_PWM_Start_DMA+0x32a>
      {
        __HAL_TIM_ENABLE(htim);
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2101      	movs	r1, #1
 800269c:	430a      	orrs	r2, r1
 800269e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026a0:	e007      	b.n	80026b2 <HAL_TIM_PWM_Start_DMA+0x32a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	2101      	movs	r1, #1
 80026ae:	430a      	orrs	r2, r1
 80026b0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80026b2:	2317      	movs	r3, #23
 80026b4:	18fb      	adds	r3, r7, r3
 80026b6:	781b      	ldrb	r3, [r3, #0]
}
 80026b8:	0018      	movs	r0, r3
 80026ba:	46bd      	mov	sp, r7
 80026bc:	b006      	add	sp, #24
 80026be:	bd80      	pop	{r7, pc}
 80026c0:	08002c75 	.word	0x08002c75
 80026c4:	08002d1f 	.word	0x08002d1f
 80026c8:	08002be1 	.word	0x08002be1
 80026cc:	40012c00 	.word	0x40012c00
 80026d0:	40014400 	.word	0x40014400
 80026d4:	40014800 	.word	0x40014800
 80026d8:	40000400 	.word	0x40000400

080026dc <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026e6:	230f      	movs	r3, #15
 80026e8:	18fb      	adds	r3, r7, r3
 80026ea:	2200      	movs	r2, #0
 80026ec:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	2b0c      	cmp	r3, #12
 80026f2:	d039      	beq.n	8002768 <HAL_TIM_PWM_Stop_DMA+0x8c>
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	2b0c      	cmp	r3, #12
 80026f8:	d844      	bhi.n	8002784 <HAL_TIM_PWM_Stop_DMA+0xa8>
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	2b08      	cmp	r3, #8
 80026fe:	d025      	beq.n	800274c <HAL_TIM_PWM_Stop_DMA+0x70>
 8002700:	683b      	ldr	r3, [r7, #0]
 8002702:	2b08      	cmp	r3, #8
 8002704:	d83e      	bhi.n	8002784 <HAL_TIM_PWM_Stop_DMA+0xa8>
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d003      	beq.n	8002714 <HAL_TIM_PWM_Stop_DMA+0x38>
 800270c:	683b      	ldr	r3, [r7, #0]
 800270e:	2b04      	cmp	r3, #4
 8002710:	d00e      	beq.n	8002730 <HAL_TIM_PWM_Stop_DMA+0x54>
 8002712:	e037      	b.n	8002784 <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4951      	ldr	r1, [pc, #324]	@ (8002864 <HAL_TIM_PWM_Stop_DMA+0x188>)
 8002720:	400a      	ands	r2, r1
 8002722:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002728:	0018      	movs	r0, r3
 800272a:	f7fe fe75 	bl	8001418 <HAL_DMA_Abort_IT>
      break;
 800272e:	e02e      	b.n	800278e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	68da      	ldr	r2, [r3, #12]
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	494b      	ldr	r1, [pc, #300]	@ (8002868 <HAL_TIM_PWM_Stop_DMA+0x18c>)
 800273c:	400a      	ands	r2, r1
 800273e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002744:	0018      	movs	r0, r3
 8002746:	f7fe fe67 	bl	8001418 <HAL_DMA_Abort_IT>
      break;
 800274a:	e020      	b.n	800278e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68da      	ldr	r2, [r3, #12]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4945      	ldr	r1, [pc, #276]	@ (800286c <HAL_TIM_PWM_Stop_DMA+0x190>)
 8002758:	400a      	ands	r2, r1
 800275a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002760:	0018      	movs	r0, r3
 8002762:	f7fe fe59 	bl	8001418 <HAL_DMA_Abort_IT>
      break;
 8002766:	e012      	b.n	800278e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	68da      	ldr	r2, [r3, #12]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	493f      	ldr	r1, [pc, #252]	@ (8002870 <HAL_TIM_PWM_Stop_DMA+0x194>)
 8002774:	400a      	ands	r2, r1
 8002776:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277c:	0018      	movs	r0, r3
 800277e:	f7fe fe4b 	bl	8001418 <HAL_DMA_Abort_IT>
      break;
 8002782:	e004      	b.n	800278e <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 8002784:	230f      	movs	r3, #15
 8002786:	18fb      	adds	r3, r7, r3
 8002788:	2201      	movs	r2, #1
 800278a:	701a      	strb	r2, [r3, #0]
      break;
 800278c:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 800278e:	230f      	movs	r3, #15
 8002790:	18fb      	adds	r3, r7, r3
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	2b00      	cmp	r3, #0
 8002796:	d15e      	bne.n	8002856 <HAL_TIM_PWM_Stop_DMA+0x17a>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	6839      	ldr	r1, [r7, #0]
 800279e:	2200      	movs	r2, #0
 80027a0:	0018      	movs	r0, r3
 80027a2:	f000 fdef 	bl	8003384 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4a32      	ldr	r2, [pc, #200]	@ (8002874 <HAL_TIM_PWM_Stop_DMA+0x198>)
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d009      	beq.n	80027c4 <HAL_TIM_PWM_Stop_DMA+0xe8>
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a30      	ldr	r2, [pc, #192]	@ (8002878 <HAL_TIM_PWM_Stop_DMA+0x19c>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d004      	beq.n	80027c4 <HAL_TIM_PWM_Stop_DMA+0xe8>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a2f      	ldr	r2, [pc, #188]	@ (800287c <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d101      	bne.n	80027c8 <HAL_TIM_PWM_Stop_DMA+0xec>
 80027c4:	2301      	movs	r3, #1
 80027c6:	e000      	b.n	80027ca <HAL_TIM_PWM_Stop_DMA+0xee>
 80027c8:	2300      	movs	r3, #0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d013      	beq.n	80027f6 <HAL_TIM_PWM_Stop_DMA+0x11a>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	6a1b      	ldr	r3, [r3, #32]
 80027d4:	4a2a      	ldr	r2, [pc, #168]	@ (8002880 <HAL_TIM_PWM_Stop_DMA+0x1a4>)
 80027d6:	4013      	ands	r3, r2
 80027d8:	d10d      	bne.n	80027f6 <HAL_TIM_PWM_Stop_DMA+0x11a>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	6a1b      	ldr	r3, [r3, #32]
 80027e0:	4a28      	ldr	r2, [pc, #160]	@ (8002884 <HAL_TIM_PWM_Stop_DMA+0x1a8>)
 80027e2:	4013      	ands	r3, r2
 80027e4:	d107      	bne.n	80027f6 <HAL_TIM_PWM_Stop_DMA+0x11a>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	4925      	ldr	r1, [pc, #148]	@ (8002888 <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 80027f2:	400a      	ands	r2, r1
 80027f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	4a20      	ldr	r2, [pc, #128]	@ (8002880 <HAL_TIM_PWM_Stop_DMA+0x1a4>)
 80027fe:	4013      	ands	r3, r2
 8002800:	d10d      	bne.n	800281e <HAL_TIM_PWM_Stop_DMA+0x142>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	6a1b      	ldr	r3, [r3, #32]
 8002808:	4a1e      	ldr	r2, [pc, #120]	@ (8002884 <HAL_TIM_PWM_Stop_DMA+0x1a8>)
 800280a:	4013      	ands	r3, r2
 800280c:	d107      	bne.n	800281e <HAL_TIM_PWM_Stop_DMA+0x142>
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	2101      	movs	r1, #1
 800281a:	438a      	bics	r2, r1
 800281c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800281e:	683b      	ldr	r3, [r7, #0]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d104      	bne.n	800282e <HAL_TIM_PWM_Stop_DMA+0x152>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	223e      	movs	r2, #62	@ 0x3e
 8002828:	2101      	movs	r1, #1
 800282a:	5499      	strb	r1, [r3, r2]
 800282c:	e013      	b.n	8002856 <HAL_TIM_PWM_Stop_DMA+0x17a>
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	2b04      	cmp	r3, #4
 8002832:	d104      	bne.n	800283e <HAL_TIM_PWM_Stop_DMA+0x162>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	223f      	movs	r2, #63	@ 0x3f
 8002838:	2101      	movs	r1, #1
 800283a:	5499      	strb	r1, [r3, r2]
 800283c:	e00b      	b.n	8002856 <HAL_TIM_PWM_Stop_DMA+0x17a>
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	2b08      	cmp	r3, #8
 8002842:	d104      	bne.n	800284e <HAL_TIM_PWM_Stop_DMA+0x172>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2240      	movs	r2, #64	@ 0x40
 8002848:	2101      	movs	r1, #1
 800284a:	5499      	strb	r1, [r3, r2]
 800284c:	e003      	b.n	8002856 <HAL_TIM_PWM_Stop_DMA+0x17a>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2241      	movs	r2, #65	@ 0x41
 8002852:	2101      	movs	r1, #1
 8002854:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8002856:	230f      	movs	r3, #15
 8002858:	18fb      	adds	r3, r7, r3
 800285a:	781b      	ldrb	r3, [r3, #0]
}
 800285c:	0018      	movs	r0, r3
 800285e:	46bd      	mov	sp, r7
 8002860:	b004      	add	sp, #16
 8002862:	bd80      	pop	{r7, pc}
 8002864:	fffffdff 	.word	0xfffffdff
 8002868:	fffffbff 	.word	0xfffffbff
 800286c:	fffff7ff 	.word	0xfffff7ff
 8002870:	ffffefff 	.word	0xffffefff
 8002874:	40012c00 	.word	0x40012c00
 8002878:	40014400 	.word	0x40014400
 800287c:	40014800 	.word	0x40014800
 8002880:	00001111 	.word	0x00001111
 8002884:	00000444 	.word	0x00000444
 8002888:	ffff7fff 	.word	0xffff7fff

0800288c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b086      	sub	sp, #24
 8002890:	af00      	add	r7, sp, #0
 8002892:	60f8      	str	r0, [r7, #12]
 8002894:	60b9      	str	r1, [r7, #8]
 8002896:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002898:	2317      	movs	r3, #23
 800289a:	18fb      	adds	r3, r7, r3
 800289c:	2200      	movs	r2, #0
 800289e:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	223c      	movs	r2, #60	@ 0x3c
 80028a4:	5c9b      	ldrb	r3, [r3, r2]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d101      	bne.n	80028ae <HAL_TIM_PWM_ConfigChannel+0x22>
 80028aa:	2302      	movs	r3, #2
 80028ac:	e0ad      	b.n	8002a0a <HAL_TIM_PWM_ConfigChannel+0x17e>
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	223c      	movs	r2, #60	@ 0x3c
 80028b2:	2101      	movs	r1, #1
 80028b4:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b0c      	cmp	r3, #12
 80028ba:	d100      	bne.n	80028be <HAL_TIM_PWM_ConfigChannel+0x32>
 80028bc:	e076      	b.n	80029ac <HAL_TIM_PWM_ConfigChannel+0x120>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	2b0c      	cmp	r3, #12
 80028c2:	d900      	bls.n	80028c6 <HAL_TIM_PWM_ConfigChannel+0x3a>
 80028c4:	e095      	b.n	80029f2 <HAL_TIM_PWM_ConfigChannel+0x166>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2b08      	cmp	r3, #8
 80028ca:	d04e      	beq.n	800296a <HAL_TIM_PWM_ConfigChannel+0xde>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2b08      	cmp	r3, #8
 80028d0:	d900      	bls.n	80028d4 <HAL_TIM_PWM_ConfigChannel+0x48>
 80028d2:	e08e      	b.n	80029f2 <HAL_TIM_PWM_ConfigChannel+0x166>
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d003      	beq.n	80028e2 <HAL_TIM_PWM_ConfigChannel+0x56>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	2b04      	cmp	r3, #4
 80028de:	d021      	beq.n	8002924 <HAL_TIM_PWM_ConfigChannel+0x98>
 80028e0:	e087      	b.n	80029f2 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	68ba      	ldr	r2, [r7, #8]
 80028e8:	0011      	movs	r1, r2
 80028ea:	0018      	movs	r0, r3
 80028ec:	f000 fad0 	bl	8002e90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	699a      	ldr	r2, [r3, #24]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2108      	movs	r1, #8
 80028fc:	430a      	orrs	r2, r1
 80028fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	699a      	ldr	r2, [r3, #24]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	2104      	movs	r1, #4
 800290c:	438a      	bics	r2, r1
 800290e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	6999      	ldr	r1, [r3, #24]
 8002916:	68bb      	ldr	r3, [r7, #8]
 8002918:	691a      	ldr	r2, [r3, #16]
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	430a      	orrs	r2, r1
 8002920:	619a      	str	r2, [r3, #24]
      break;
 8002922:	e06b      	b.n	80029fc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002924:	68fb      	ldr	r3, [r7, #12]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	68ba      	ldr	r2, [r7, #8]
 800292a:	0011      	movs	r1, r2
 800292c:	0018      	movs	r0, r3
 800292e:	f000 fb2d 	bl	8002f8c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	699a      	ldr	r2, [r3, #24]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2180      	movs	r1, #128	@ 0x80
 800293e:	0109      	lsls	r1, r1, #4
 8002940:	430a      	orrs	r2, r1
 8002942:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	699a      	ldr	r2, [r3, #24]
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4931      	ldr	r1, [pc, #196]	@ (8002a14 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8002950:	400a      	ands	r2, r1
 8002952:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	6999      	ldr	r1, [r3, #24]
 800295a:	68bb      	ldr	r3, [r7, #8]
 800295c:	691b      	ldr	r3, [r3, #16]
 800295e:	021a      	lsls	r2, r3, #8
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	430a      	orrs	r2, r1
 8002966:	619a      	str	r2, [r3, #24]
      break;
 8002968:	e048      	b.n	80029fc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	68ba      	ldr	r2, [r7, #8]
 8002970:	0011      	movs	r1, r2
 8002972:	0018      	movs	r0, r3
 8002974:	f000 fb88 	bl	8003088 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	69da      	ldr	r2, [r3, #28]
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	2108      	movs	r1, #8
 8002984:	430a      	orrs	r2, r1
 8002986:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	69da      	ldr	r2, [r3, #28]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2104      	movs	r1, #4
 8002994:	438a      	bics	r2, r1
 8002996:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	69d9      	ldr	r1, [r3, #28]
 800299e:	68bb      	ldr	r3, [r7, #8]
 80029a0:	691a      	ldr	r2, [r3, #16]
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	61da      	str	r2, [r3, #28]
      break;
 80029aa:	e027      	b.n	80029fc <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68ba      	ldr	r2, [r7, #8]
 80029b2:	0011      	movs	r1, r2
 80029b4:	0018      	movs	r0, r3
 80029b6:	f000 fbe7 	bl	8003188 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	69da      	ldr	r2, [r3, #28]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	2180      	movs	r1, #128	@ 0x80
 80029c6:	0109      	lsls	r1, r1, #4
 80029c8:	430a      	orrs	r2, r1
 80029ca:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	69da      	ldr	r2, [r3, #28]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	490f      	ldr	r1, [pc, #60]	@ (8002a14 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80029d8:	400a      	ands	r2, r1
 80029da:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	69d9      	ldr	r1, [r3, #28]
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	691b      	ldr	r3, [r3, #16]
 80029e6:	021a      	lsls	r2, r3, #8
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	430a      	orrs	r2, r1
 80029ee:	61da      	str	r2, [r3, #28]
      break;
 80029f0:	e004      	b.n	80029fc <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80029f2:	2317      	movs	r3, #23
 80029f4:	18fb      	adds	r3, r7, r3
 80029f6:	2201      	movs	r2, #1
 80029f8:	701a      	strb	r2, [r3, #0]
      break;
 80029fa:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	223c      	movs	r2, #60	@ 0x3c
 8002a00:	2100      	movs	r1, #0
 8002a02:	5499      	strb	r1, [r3, r2]

  return status;
 8002a04:	2317      	movs	r3, #23
 8002a06:	18fb      	adds	r3, r7, r3
 8002a08:	781b      	ldrb	r3, [r3, #0]
}
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	b006      	add	sp, #24
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	46c0      	nop			@ (mov r8, r8)
 8002a14:	fffffbff 	.word	0xfffffbff

08002a18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a22:	230f      	movs	r3, #15
 8002a24:	18fb      	adds	r3, r7, r3
 8002a26:	2200      	movs	r2, #0
 8002a28:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	223c      	movs	r2, #60	@ 0x3c
 8002a2e:	5c9b      	ldrb	r3, [r3, r2]
 8002a30:	2b01      	cmp	r3, #1
 8002a32:	d101      	bne.n	8002a38 <HAL_TIM_ConfigClockSource+0x20>
 8002a34:	2302      	movs	r3, #2
 8002a36:	e0bc      	b.n	8002bb2 <HAL_TIM_ConfigClockSource+0x19a>
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	223c      	movs	r2, #60	@ 0x3c
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	223d      	movs	r2, #61	@ 0x3d
 8002a44:	2102      	movs	r1, #2
 8002a46:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	2277      	movs	r2, #119	@ 0x77
 8002a54:	4393      	bics	r3, r2
 8002a56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	4a58      	ldr	r2, [pc, #352]	@ (8002bbc <HAL_TIM_ConfigClockSource+0x1a4>)
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	68ba      	ldr	r2, [r7, #8]
 8002a66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	2280      	movs	r2, #128	@ 0x80
 8002a6e:	0192      	lsls	r2, r2, #6
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d040      	beq.n	8002af6 <HAL_TIM_ConfigClockSource+0xde>
 8002a74:	2280      	movs	r2, #128	@ 0x80
 8002a76:	0192      	lsls	r2, r2, #6
 8002a78:	4293      	cmp	r3, r2
 8002a7a:	d900      	bls.n	8002a7e <HAL_TIM_ConfigClockSource+0x66>
 8002a7c:	e088      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x178>
 8002a7e:	2280      	movs	r2, #128	@ 0x80
 8002a80:	0152      	lsls	r2, r2, #5
 8002a82:	4293      	cmp	r3, r2
 8002a84:	d100      	bne.n	8002a88 <HAL_TIM_ConfigClockSource+0x70>
 8002a86:	e088      	b.n	8002b9a <HAL_TIM_ConfigClockSource+0x182>
 8002a88:	2280      	movs	r2, #128	@ 0x80
 8002a8a:	0152      	lsls	r2, r2, #5
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d900      	bls.n	8002a92 <HAL_TIM_ConfigClockSource+0x7a>
 8002a90:	e07e      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x178>
 8002a92:	2b70      	cmp	r3, #112	@ 0x70
 8002a94:	d018      	beq.n	8002ac8 <HAL_TIM_ConfigClockSource+0xb0>
 8002a96:	d900      	bls.n	8002a9a <HAL_TIM_ConfigClockSource+0x82>
 8002a98:	e07a      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x178>
 8002a9a:	2b60      	cmp	r3, #96	@ 0x60
 8002a9c:	d04f      	beq.n	8002b3e <HAL_TIM_ConfigClockSource+0x126>
 8002a9e:	d900      	bls.n	8002aa2 <HAL_TIM_ConfigClockSource+0x8a>
 8002aa0:	e076      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x178>
 8002aa2:	2b50      	cmp	r3, #80	@ 0x50
 8002aa4:	d03b      	beq.n	8002b1e <HAL_TIM_ConfigClockSource+0x106>
 8002aa6:	d900      	bls.n	8002aaa <HAL_TIM_ConfigClockSource+0x92>
 8002aa8:	e072      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x178>
 8002aaa:	2b40      	cmp	r3, #64	@ 0x40
 8002aac:	d057      	beq.n	8002b5e <HAL_TIM_ConfigClockSource+0x146>
 8002aae:	d900      	bls.n	8002ab2 <HAL_TIM_ConfigClockSource+0x9a>
 8002ab0:	e06e      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x178>
 8002ab2:	2b30      	cmp	r3, #48	@ 0x30
 8002ab4:	d063      	beq.n	8002b7e <HAL_TIM_ConfigClockSource+0x166>
 8002ab6:	d86b      	bhi.n	8002b90 <HAL_TIM_ConfigClockSource+0x178>
 8002ab8:	2b20      	cmp	r3, #32
 8002aba:	d060      	beq.n	8002b7e <HAL_TIM_ConfigClockSource+0x166>
 8002abc:	d868      	bhi.n	8002b90 <HAL_TIM_ConfigClockSource+0x178>
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d05d      	beq.n	8002b7e <HAL_TIM_ConfigClockSource+0x166>
 8002ac2:	2b10      	cmp	r3, #16
 8002ac4:	d05b      	beq.n	8002b7e <HAL_TIM_ConfigClockSource+0x166>
 8002ac6:	e063      	b.n	8002b90 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002ad8:	f000 fc34 	bl	8003344 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	689b      	ldr	r3, [r3, #8]
 8002ae2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	2277      	movs	r2, #119	@ 0x77
 8002ae8:	4313      	orrs	r3, r2
 8002aea:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	68ba      	ldr	r2, [r7, #8]
 8002af2:	609a      	str	r2, [r3, #8]
      break;
 8002af4:	e052      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002afe:	683b      	ldr	r3, [r7, #0]
 8002b00:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b06:	f000 fc1d 	bl	8003344 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	689a      	ldr	r2, [r3, #8]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2180      	movs	r1, #128	@ 0x80
 8002b16:	01c9      	lsls	r1, r1, #7
 8002b18:	430a      	orrs	r2, r1
 8002b1a:	609a      	str	r2, [r3, #8]
      break;
 8002b1c:	e03e      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b2a:	001a      	movs	r2, r3
 8002b2c:	f000 fb90 	bl	8003250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2150      	movs	r1, #80	@ 0x50
 8002b36:	0018      	movs	r0, r3
 8002b38:	f000 fbea 	bl	8003310 <TIM_ITRx_SetConfig>
      break;
 8002b3c:	e02e      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b4a:	001a      	movs	r2, r3
 8002b4c:	f000 fbae 	bl	80032ac <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	2160      	movs	r1, #96	@ 0x60
 8002b56:	0018      	movs	r0, r3
 8002b58:	f000 fbda 	bl	8003310 <TIM_ITRx_SetConfig>
      break;
 8002b5c:	e01e      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b6a:	001a      	movs	r2, r3
 8002b6c:	f000 fb70 	bl	8003250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	2140      	movs	r1, #64	@ 0x40
 8002b76:	0018      	movs	r0, r3
 8002b78:	f000 fbca 	bl	8003310 <TIM_ITRx_SetConfig>
      break;
 8002b7c:	e00e      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	0019      	movs	r1, r3
 8002b88:	0010      	movs	r0, r2
 8002b8a:	f000 fbc1 	bl	8003310 <TIM_ITRx_SetConfig>
      break;
 8002b8e:	e005      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8002b90:	230f      	movs	r3, #15
 8002b92:	18fb      	adds	r3, r7, r3
 8002b94:	2201      	movs	r2, #1
 8002b96:	701a      	strb	r2, [r3, #0]
      break;
 8002b98:	e000      	b.n	8002b9c <HAL_TIM_ConfigClockSource+0x184>
      break;
 8002b9a:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	223d      	movs	r2, #61	@ 0x3d
 8002ba0:	2101      	movs	r1, #1
 8002ba2:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	223c      	movs	r2, #60	@ 0x3c
 8002ba8:	2100      	movs	r1, #0
 8002baa:	5499      	strb	r1, [r3, r2]

  return status;
 8002bac:	230f      	movs	r3, #15
 8002bae:	18fb      	adds	r3, r7, r3
 8002bb0:	781b      	ldrb	r3, [r3, #0]
}
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	b004      	add	sp, #16
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	46c0      	nop			@ (mov r8, r8)
 8002bbc:	ffff00ff 	.word	0xffff00ff

08002bc0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8002bc8:	46c0      	nop			@ (mov r8, r8)
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	b002      	add	sp, #8
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b082      	sub	sp, #8
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8002bd8:	46c0      	nop			@ (mov r8, r8)
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	b002      	add	sp, #8
 8002bde:	bd80      	pop	{r7, pc}

08002be0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b084      	sub	sp, #16
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bec:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	429a      	cmp	r2, r3
 8002bf6:	d107      	bne.n	8002c08 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2201      	movs	r2, #1
 8002bfc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	223e      	movs	r2, #62	@ 0x3e
 8002c02:	2101      	movs	r1, #1
 8002c04:	5499      	strb	r1, [r3, r2]
 8002c06:	e02a      	b.n	8002c5e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c0c:	687a      	ldr	r2, [r7, #4]
 8002c0e:	429a      	cmp	r2, r3
 8002c10:	d107      	bne.n	8002c22 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2202      	movs	r2, #2
 8002c16:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	223f      	movs	r2, #63	@ 0x3f
 8002c1c:	2101      	movs	r1, #1
 8002c1e:	5499      	strb	r1, [r3, r2]
 8002c20:	e01d      	b.n	8002c5e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d107      	bne.n	8002c3c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2204      	movs	r2, #4
 8002c30:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2240      	movs	r2, #64	@ 0x40
 8002c36:	2101      	movs	r1, #1
 8002c38:	5499      	strb	r1, [r3, r2]
 8002c3a:	e010      	b.n	8002c5e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	429a      	cmp	r2, r3
 8002c44:	d107      	bne.n	8002c56 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2208      	movs	r2, #8
 8002c4a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2241      	movs	r2, #65	@ 0x41
 8002c50:	2101      	movs	r1, #1
 8002c52:	5499      	strb	r1, [r3, r2]
 8002c54:	e003      	b.n	8002c5e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	223d      	movs	r2, #61	@ 0x3d
 8002c5a:	2101      	movs	r1, #1
 8002c5c:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	0018      	movs	r0, r3
 8002c62:	f7ff ffb5 	bl	8002bd0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	2200      	movs	r2, #0
 8002c6a:	771a      	strb	r2, [r3, #28]
}
 8002c6c:	46c0      	nop			@ (mov r8, r8)
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	b004      	add	sp, #16
 8002c72:	bd80      	pop	{r7, pc}

08002c74 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c80:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c86:	687a      	ldr	r2, [r7, #4]
 8002c88:	429a      	cmp	r2, r3
 8002c8a:	d10b      	bne.n	8002ca4 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2201      	movs	r2, #1
 8002c90:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	699b      	ldr	r3, [r3, #24]
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d136      	bne.n	8002d08 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	223e      	movs	r2, #62	@ 0x3e
 8002c9e:	2101      	movs	r1, #1
 8002ca0:	5499      	strb	r1, [r3, r2]
 8002ca2:	e031      	b.n	8002d08 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ca8:	687a      	ldr	r2, [r7, #4]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	d10b      	bne.n	8002cc6 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2202      	movs	r2, #2
 8002cb2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	699b      	ldr	r3, [r3, #24]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d125      	bne.n	8002d08 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	223f      	movs	r2, #63	@ 0x3f
 8002cc0:	2101      	movs	r1, #1
 8002cc2:	5499      	strb	r1, [r3, r2]
 8002cc4:	e020      	b.n	8002d08 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d10b      	bne.n	8002ce8 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	2204      	movs	r2, #4
 8002cd4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d114      	bne.n	8002d08 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	2240      	movs	r2, #64	@ 0x40
 8002ce2:	2101      	movs	r1, #1
 8002ce4:	5499      	strb	r1, [r3, r2]
 8002ce6:	e00f      	b.n	8002d08 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d10a      	bne.n	8002d08 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2208      	movs	r2, #8
 8002cf6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d103      	bne.n	8002d08 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	2241      	movs	r2, #65	@ 0x41
 8002d04:	2101      	movs	r1, #1
 8002d06:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	0018      	movs	r0, r3
 8002d0c:	f7fd fb72 	bl	80003f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2200      	movs	r2, #0
 8002d14:	771a      	strb	r2, [r3, #28]
}
 8002d16:	46c0      	nop			@ (mov r8, r8)
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	b004      	add	sp, #16
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b084      	sub	sp, #16
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d2a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d103      	bne.n	8002d3e <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	771a      	strb	r2, [r3, #28]
 8002d3c:	e019      	b.n	8002d72 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d42:	687a      	ldr	r2, [r7, #4]
 8002d44:	429a      	cmp	r2, r3
 8002d46:	d103      	bne.n	8002d50 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2202      	movs	r2, #2
 8002d4c:	771a      	strb	r2, [r3, #28]
 8002d4e:	e010      	b.n	8002d72 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d54:	687a      	ldr	r2, [r7, #4]
 8002d56:	429a      	cmp	r2, r3
 8002d58:	d103      	bne.n	8002d62 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2204      	movs	r2, #4
 8002d5e:	771a      	strb	r2, [r3, #28]
 8002d60:	e007      	b.n	8002d72 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	429a      	cmp	r2, r3
 8002d6a:	d102      	bne.n	8002d72 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	2208      	movs	r2, #8
 8002d70:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	0018      	movs	r0, r3
 8002d76:	f7ff ff23 	bl	8002bc0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	771a      	strb	r2, [r3, #28]
}
 8002d80:	46c0      	nop			@ (mov r8, r8)
 8002d82:	46bd      	mov	sp, r7
 8002d84:	b004      	add	sp, #16
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a37      	ldr	r2, [pc, #220]	@ (8002e78 <TIM_Base_SetConfig+0xf0>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d008      	beq.n	8002db2 <TIM_Base_SetConfig+0x2a>
 8002da0:	687a      	ldr	r2, [r7, #4]
 8002da2:	2380      	movs	r3, #128	@ 0x80
 8002da4:	05db      	lsls	r3, r3, #23
 8002da6:	429a      	cmp	r2, r3
 8002da8:	d003      	beq.n	8002db2 <TIM_Base_SetConfig+0x2a>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	4a33      	ldr	r2, [pc, #204]	@ (8002e7c <TIM_Base_SetConfig+0xf4>)
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d108      	bne.n	8002dc4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2270      	movs	r2, #112	@ 0x70
 8002db6:	4393      	bics	r3, r2
 8002db8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	685b      	ldr	r3, [r3, #4]
 8002dbe:	68fa      	ldr	r2, [r7, #12]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a2c      	ldr	r2, [pc, #176]	@ (8002e78 <TIM_Base_SetConfig+0xf0>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d014      	beq.n	8002df6 <TIM_Base_SetConfig+0x6e>
 8002dcc:	687a      	ldr	r2, [r7, #4]
 8002dce:	2380      	movs	r3, #128	@ 0x80
 8002dd0:	05db      	lsls	r3, r3, #23
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d00f      	beq.n	8002df6 <TIM_Base_SetConfig+0x6e>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a28      	ldr	r2, [pc, #160]	@ (8002e7c <TIM_Base_SetConfig+0xf4>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d00b      	beq.n	8002df6 <TIM_Base_SetConfig+0x6e>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a27      	ldr	r2, [pc, #156]	@ (8002e80 <TIM_Base_SetConfig+0xf8>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d007      	beq.n	8002df6 <TIM_Base_SetConfig+0x6e>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a26      	ldr	r2, [pc, #152]	@ (8002e84 <TIM_Base_SetConfig+0xfc>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d003      	beq.n	8002df6 <TIM_Base_SetConfig+0x6e>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a25      	ldr	r2, [pc, #148]	@ (8002e88 <TIM_Base_SetConfig+0x100>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d108      	bne.n	8002e08 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	4a24      	ldr	r2, [pc, #144]	@ (8002e8c <TIM_Base_SetConfig+0x104>)
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	68fa      	ldr	r2, [r7, #12]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2280      	movs	r2, #128	@ 0x80
 8002e0c:	4393      	bics	r3, r2
 8002e0e:	001a      	movs	r2, r3
 8002e10:	683b      	ldr	r3, [r7, #0]
 8002e12:	695b      	ldr	r3, [r3, #20]
 8002e14:	4313      	orrs	r3, r2
 8002e16:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	68fa      	ldr	r2, [r7, #12]
 8002e1c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	689a      	ldr	r2, [r3, #8]
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	681a      	ldr	r2, [r3, #0]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a11      	ldr	r2, [pc, #68]	@ (8002e78 <TIM_Base_SetConfig+0xf0>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d007      	beq.n	8002e46 <TIM_Base_SetConfig+0xbe>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a12      	ldr	r2, [pc, #72]	@ (8002e84 <TIM_Base_SetConfig+0xfc>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d003      	beq.n	8002e46 <TIM_Base_SetConfig+0xbe>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a11      	ldr	r2, [pc, #68]	@ (8002e88 <TIM_Base_SetConfig+0x100>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d103      	bne.n	8002e4e <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	691a      	ldr	r2, [r3, #16]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	2201      	movs	r2, #1
 8002e52:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	691b      	ldr	r3, [r3, #16]
 8002e58:	2201      	movs	r2, #1
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	2b01      	cmp	r3, #1
 8002e5e:	d106      	bne.n	8002e6e <TIM_Base_SetConfig+0xe6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	691b      	ldr	r3, [r3, #16]
 8002e64:	2201      	movs	r2, #1
 8002e66:	4393      	bics	r3, r2
 8002e68:	001a      	movs	r2, r3
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	611a      	str	r2, [r3, #16]
  }
}
 8002e6e:	46c0      	nop			@ (mov r8, r8)
 8002e70:	46bd      	mov	sp, r7
 8002e72:	b004      	add	sp, #16
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	46c0      	nop			@ (mov r8, r8)
 8002e78:	40012c00 	.word	0x40012c00
 8002e7c:	40000400 	.word	0x40000400
 8002e80:	40002000 	.word	0x40002000
 8002e84:	40014400 	.word	0x40014400
 8002e88:	40014800 	.word	0x40014800
 8002e8c:	fffffcff 	.word	0xfffffcff

08002e90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b086      	sub	sp, #24
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	6a1b      	ldr	r3, [r3, #32]
 8002e9e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6a1b      	ldr	r3, [r3, #32]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	4393      	bics	r3, r2
 8002ea8:	001a      	movs	r2, r3
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	2270      	movs	r2, #112	@ 0x70
 8002ebe:	4393      	bics	r3, r2
 8002ec0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	2203      	movs	r2, #3
 8002ec6:	4393      	bics	r3, r2
 8002ec8:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002eca:	683b      	ldr	r3, [r7, #0]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68fa      	ldr	r2, [r7, #12]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	2202      	movs	r2, #2
 8002ed8:	4393      	bics	r3, r2
 8002eda:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	697a      	ldr	r2, [r7, #20]
 8002ee2:	4313      	orrs	r3, r2
 8002ee4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4a23      	ldr	r2, [pc, #140]	@ (8002f78 <TIM_OC1_SetConfig+0xe8>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	d007      	beq.n	8002efe <TIM_OC1_SetConfig+0x6e>
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a22      	ldr	r2, [pc, #136]	@ (8002f7c <TIM_OC1_SetConfig+0xec>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d003      	beq.n	8002efe <TIM_OC1_SetConfig+0x6e>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a21      	ldr	r2, [pc, #132]	@ (8002f80 <TIM_OC1_SetConfig+0xf0>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d10c      	bne.n	8002f18 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002efe:	697b      	ldr	r3, [r7, #20]
 8002f00:	2208      	movs	r2, #8
 8002f02:	4393      	bics	r3, r2
 8002f04:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	68db      	ldr	r3, [r3, #12]
 8002f0a:	697a      	ldr	r2, [r7, #20]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	2204      	movs	r2, #4
 8002f14:	4393      	bics	r3, r2
 8002f16:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a17      	ldr	r2, [pc, #92]	@ (8002f78 <TIM_OC1_SetConfig+0xe8>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d007      	beq.n	8002f30 <TIM_OC1_SetConfig+0xa0>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a16      	ldr	r2, [pc, #88]	@ (8002f7c <TIM_OC1_SetConfig+0xec>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d003      	beq.n	8002f30 <TIM_OC1_SetConfig+0xa0>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a15      	ldr	r2, [pc, #84]	@ (8002f80 <TIM_OC1_SetConfig+0xf0>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d111      	bne.n	8002f54 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	4a14      	ldr	r2, [pc, #80]	@ (8002f84 <TIM_OC1_SetConfig+0xf4>)
 8002f34:	4013      	ands	r3, r2
 8002f36:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	4a13      	ldr	r2, [pc, #76]	@ (8002f88 <TIM_OC1_SetConfig+0xf8>)
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	695b      	ldr	r3, [r3, #20]
 8002f44:	693a      	ldr	r2, [r7, #16]
 8002f46:	4313      	orrs	r3, r2
 8002f48:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	699b      	ldr	r3, [r3, #24]
 8002f4e:	693a      	ldr	r2, [r7, #16]
 8002f50:	4313      	orrs	r3, r2
 8002f52:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	693a      	ldr	r2, [r7, #16]
 8002f58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	68fa      	ldr	r2, [r7, #12]
 8002f5e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685a      	ldr	r2, [r3, #4]
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	697a      	ldr	r2, [r7, #20]
 8002f6c:	621a      	str	r2, [r3, #32]
}
 8002f6e:	46c0      	nop			@ (mov r8, r8)
 8002f70:	46bd      	mov	sp, r7
 8002f72:	b006      	add	sp, #24
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	46c0      	nop			@ (mov r8, r8)
 8002f78:	40012c00 	.word	0x40012c00
 8002f7c:	40014400 	.word	0x40014400
 8002f80:	40014800 	.word	0x40014800
 8002f84:	fffffeff 	.word	0xfffffeff
 8002f88:	fffffdff 	.word	0xfffffdff

08002f8c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	6a1b      	ldr	r3, [r3, #32]
 8002f9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	2210      	movs	r2, #16
 8002fa2:	4393      	bics	r3, r2
 8002fa4:	001a      	movs	r2, r3
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	699b      	ldr	r3, [r3, #24]
 8002fb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	4a2c      	ldr	r2, [pc, #176]	@ (800306c <TIM_OC2_SetConfig+0xe0>)
 8002fba:	4013      	ands	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	4a2b      	ldr	r2, [pc, #172]	@ (8003070 <TIM_OC2_SetConfig+0xe4>)
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	021b      	lsls	r3, r3, #8
 8002fcc:	68fa      	ldr	r2, [r7, #12]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	2220      	movs	r2, #32
 8002fd6:	4393      	bics	r3, r2
 8002fd8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002fda:	683b      	ldr	r3, [r7, #0]
 8002fdc:	689b      	ldr	r3, [r3, #8]
 8002fde:	011b      	lsls	r3, r3, #4
 8002fe0:	697a      	ldr	r2, [r7, #20]
 8002fe2:	4313      	orrs	r3, r2
 8002fe4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4a22      	ldr	r2, [pc, #136]	@ (8003074 <TIM_OC2_SetConfig+0xe8>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d10d      	bne.n	800300a <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	2280      	movs	r2, #128	@ 0x80
 8002ff2:	4393      	bics	r3, r2
 8002ff4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	68db      	ldr	r3, [r3, #12]
 8002ffa:	011b      	lsls	r3, r3, #4
 8002ffc:	697a      	ldr	r2, [r7, #20]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003002:	697b      	ldr	r3, [r7, #20]
 8003004:	2240      	movs	r2, #64	@ 0x40
 8003006:	4393      	bics	r3, r2
 8003008:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a19      	ldr	r2, [pc, #100]	@ (8003074 <TIM_OC2_SetConfig+0xe8>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d007      	beq.n	8003022 <TIM_OC2_SetConfig+0x96>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a18      	ldr	r2, [pc, #96]	@ (8003078 <TIM_OC2_SetConfig+0xec>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d003      	beq.n	8003022 <TIM_OC2_SetConfig+0x96>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	4a17      	ldr	r2, [pc, #92]	@ (800307c <TIM_OC2_SetConfig+0xf0>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d113      	bne.n	800304a <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003022:	693b      	ldr	r3, [r7, #16]
 8003024:	4a16      	ldr	r2, [pc, #88]	@ (8003080 <TIM_OC2_SetConfig+0xf4>)
 8003026:	4013      	ands	r3, r2
 8003028:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	4a15      	ldr	r2, [pc, #84]	@ (8003084 <TIM_OC2_SetConfig+0xf8>)
 800302e:	4013      	ands	r3, r2
 8003030:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	695b      	ldr	r3, [r3, #20]
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	693a      	ldr	r2, [r7, #16]
 800303a:	4313      	orrs	r3, r2
 800303c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	699b      	ldr	r3, [r3, #24]
 8003042:	009b      	lsls	r3, r3, #2
 8003044:	693a      	ldr	r2, [r7, #16]
 8003046:	4313      	orrs	r3, r2
 8003048:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	693a      	ldr	r2, [r7, #16]
 800304e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	68fa      	ldr	r2, [r7, #12]
 8003054:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	697a      	ldr	r2, [r7, #20]
 8003062:	621a      	str	r2, [r3, #32]
}
 8003064:	46c0      	nop			@ (mov r8, r8)
 8003066:	46bd      	mov	sp, r7
 8003068:	b006      	add	sp, #24
 800306a:	bd80      	pop	{r7, pc}
 800306c:	ffff8fff 	.word	0xffff8fff
 8003070:	fffffcff 	.word	0xfffffcff
 8003074:	40012c00 	.word	0x40012c00
 8003078:	40014400 	.word	0x40014400
 800307c:	40014800 	.word	0x40014800
 8003080:	fffffbff 	.word	0xfffffbff
 8003084:	fffff7ff 	.word	0xfffff7ff

08003088 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b086      	sub	sp, #24
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	6a1b      	ldr	r3, [r3, #32]
 8003096:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6a1b      	ldr	r3, [r3, #32]
 800309c:	4a31      	ldr	r2, [pc, #196]	@ (8003164 <TIM_OC3_SetConfig+0xdc>)
 800309e:	401a      	ands	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	2270      	movs	r2, #112	@ 0x70
 80030b4:	4393      	bics	r3, r2
 80030b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	2203      	movs	r2, #3
 80030bc:	4393      	bics	r3, r2
 80030be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	68fa      	ldr	r2, [r7, #12]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80030ca:	697b      	ldr	r3, [r7, #20]
 80030cc:	4a26      	ldr	r2, [pc, #152]	@ (8003168 <TIM_OC3_SetConfig+0xe0>)
 80030ce:	4013      	ands	r3, r2
 80030d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80030d2:	683b      	ldr	r3, [r7, #0]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	021b      	lsls	r3, r3, #8
 80030d8:	697a      	ldr	r2, [r7, #20]
 80030da:	4313      	orrs	r3, r2
 80030dc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	4a22      	ldr	r2, [pc, #136]	@ (800316c <TIM_OC3_SetConfig+0xe4>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d10d      	bne.n	8003102 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	4a21      	ldr	r2, [pc, #132]	@ (8003170 <TIM_OC3_SetConfig+0xe8>)
 80030ea:	4013      	ands	r3, r2
 80030ec:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	68db      	ldr	r3, [r3, #12]
 80030f2:	021b      	lsls	r3, r3, #8
 80030f4:	697a      	ldr	r2, [r7, #20]
 80030f6:	4313      	orrs	r3, r2
 80030f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	4a1d      	ldr	r2, [pc, #116]	@ (8003174 <TIM_OC3_SetConfig+0xec>)
 80030fe:	4013      	ands	r3, r2
 8003100:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a19      	ldr	r2, [pc, #100]	@ (800316c <TIM_OC3_SetConfig+0xe4>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d007      	beq.n	800311a <TIM_OC3_SetConfig+0x92>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a1a      	ldr	r2, [pc, #104]	@ (8003178 <TIM_OC3_SetConfig+0xf0>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d003      	beq.n	800311a <TIM_OC3_SetConfig+0x92>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	4a19      	ldr	r2, [pc, #100]	@ (800317c <TIM_OC3_SetConfig+0xf4>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d113      	bne.n	8003142 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	4a18      	ldr	r2, [pc, #96]	@ (8003180 <TIM_OC3_SetConfig+0xf8>)
 800311e:	4013      	ands	r3, r2
 8003120:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	4a17      	ldr	r2, [pc, #92]	@ (8003184 <TIM_OC3_SetConfig+0xfc>)
 8003126:	4013      	ands	r3, r2
 8003128:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	4313      	orrs	r3, r2
 8003134:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	699b      	ldr	r3, [r3, #24]
 800313a:	011b      	lsls	r3, r3, #4
 800313c:	693a      	ldr	r2, [r7, #16]
 800313e:	4313      	orrs	r3, r2
 8003140:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	68fa      	ldr	r2, [r7, #12]
 800314c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	685a      	ldr	r2, [r3, #4]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	697a      	ldr	r2, [r7, #20]
 800315a:	621a      	str	r2, [r3, #32]
}
 800315c:	46c0      	nop			@ (mov r8, r8)
 800315e:	46bd      	mov	sp, r7
 8003160:	b006      	add	sp, #24
 8003162:	bd80      	pop	{r7, pc}
 8003164:	fffffeff 	.word	0xfffffeff
 8003168:	fffffdff 	.word	0xfffffdff
 800316c:	40012c00 	.word	0x40012c00
 8003170:	fffff7ff 	.word	0xfffff7ff
 8003174:	fffffbff 	.word	0xfffffbff
 8003178:	40014400 	.word	0x40014400
 800317c:	40014800 	.word	0x40014800
 8003180:	ffffefff 	.word	0xffffefff
 8003184:	ffffdfff 	.word	0xffffdfff

08003188 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b086      	sub	sp, #24
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
 8003190:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a1b      	ldr	r3, [r3, #32]
 8003196:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6a1b      	ldr	r3, [r3, #32]
 800319c:	4a24      	ldr	r2, [pc, #144]	@ (8003230 <TIM_OC4_SetConfig+0xa8>)
 800319e:	401a      	ands	r2, r3
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	4a20      	ldr	r2, [pc, #128]	@ (8003234 <TIM_OC4_SetConfig+0xac>)
 80031b4:	4013      	ands	r3, r2
 80031b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	4a1f      	ldr	r2, [pc, #124]	@ (8003238 <TIM_OC4_SetConfig+0xb0>)
 80031bc:	4013      	ands	r3, r2
 80031be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	021b      	lsls	r3, r3, #8
 80031c6:	68fa      	ldr	r2, [r7, #12]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	4a1b      	ldr	r2, [pc, #108]	@ (800323c <TIM_OC4_SetConfig+0xb4>)
 80031d0:	4013      	ands	r3, r2
 80031d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	031b      	lsls	r3, r3, #12
 80031da:	693a      	ldr	r2, [r7, #16]
 80031dc:	4313      	orrs	r3, r2
 80031de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a17      	ldr	r2, [pc, #92]	@ (8003240 <TIM_OC4_SetConfig+0xb8>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d007      	beq.n	80031f8 <TIM_OC4_SetConfig+0x70>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a16      	ldr	r2, [pc, #88]	@ (8003244 <TIM_OC4_SetConfig+0xbc>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d003      	beq.n	80031f8 <TIM_OC4_SetConfig+0x70>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a15      	ldr	r2, [pc, #84]	@ (8003248 <TIM_OC4_SetConfig+0xc0>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d109      	bne.n	800320c <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	4a14      	ldr	r2, [pc, #80]	@ (800324c <TIM_OC4_SetConfig+0xc4>)
 80031fc:	4013      	ands	r3, r2
 80031fe:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	019b      	lsls	r3, r3, #6
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	4313      	orrs	r3, r2
 800320a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	68fa      	ldr	r2, [r7, #12]
 8003216:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	685a      	ldr	r2, [r3, #4]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	693a      	ldr	r2, [r7, #16]
 8003224:	621a      	str	r2, [r3, #32]
}
 8003226:	46c0      	nop			@ (mov r8, r8)
 8003228:	46bd      	mov	sp, r7
 800322a:	b006      	add	sp, #24
 800322c:	bd80      	pop	{r7, pc}
 800322e:	46c0      	nop			@ (mov r8, r8)
 8003230:	ffffefff 	.word	0xffffefff
 8003234:	ffff8fff 	.word	0xffff8fff
 8003238:	fffffcff 	.word	0xfffffcff
 800323c:	ffffdfff 	.word	0xffffdfff
 8003240:	40012c00 	.word	0x40012c00
 8003244:	40014400 	.word	0x40014400
 8003248:	40014800 	.word	0x40014800
 800324c:	ffffbfff 	.word	0xffffbfff

08003250 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b086      	sub	sp, #24
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6a1b      	ldr	r3, [r3, #32]
 8003266:	2201      	movs	r2, #1
 8003268:	4393      	bics	r3, r2
 800326a:	001a      	movs	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003276:	693b      	ldr	r3, [r7, #16]
 8003278:	22f0      	movs	r2, #240	@ 0xf0
 800327a:	4393      	bics	r3, r2
 800327c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	011b      	lsls	r3, r3, #4
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	4313      	orrs	r3, r2
 8003286:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003288:	697b      	ldr	r3, [r7, #20]
 800328a:	220a      	movs	r2, #10
 800328c:	4393      	bics	r3, r2
 800328e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003290:	697a      	ldr	r2, [r7, #20]
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	4313      	orrs	r3, r2
 8003296:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	693a      	ldr	r2, [r7, #16]
 800329c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800329e:	68fb      	ldr	r3, [r7, #12]
 80032a0:	697a      	ldr	r2, [r7, #20]
 80032a2:	621a      	str	r2, [r3, #32]
}
 80032a4:	46c0      	nop			@ (mov r8, r8)
 80032a6:	46bd      	mov	sp, r7
 80032a8:	b006      	add	sp, #24
 80032aa:	bd80      	pop	{r7, pc}

080032ac <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b086      	sub	sp, #24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6a1b      	ldr	r3, [r3, #32]
 80032bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	6a1b      	ldr	r3, [r3, #32]
 80032c2:	2210      	movs	r2, #16
 80032c4:	4393      	bics	r3, r2
 80032c6:	001a      	movs	r2, r3
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	699b      	ldr	r3, [r3, #24]
 80032d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	4a0d      	ldr	r2, [pc, #52]	@ (800330c <TIM_TI2_ConfigInputStage+0x60>)
 80032d6:	4013      	ands	r3, r2
 80032d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	031b      	lsls	r3, r3, #12
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	22a0      	movs	r2, #160	@ 0xa0
 80032e8:	4393      	bics	r3, r2
 80032ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	011b      	lsls	r3, r3, #4
 80032f0:	697a      	ldr	r2, [r7, #20]
 80032f2:	4313      	orrs	r3, r2
 80032f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	693a      	ldr	r2, [r7, #16]
 80032fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	697a      	ldr	r2, [r7, #20]
 8003300:	621a      	str	r2, [r3, #32]
}
 8003302:	46c0      	nop			@ (mov r8, r8)
 8003304:	46bd      	mov	sp, r7
 8003306:	b006      	add	sp, #24
 8003308:	bd80      	pop	{r7, pc}
 800330a:	46c0      	nop			@ (mov r8, r8)
 800330c:	ffff0fff 	.word	0xffff0fff

08003310 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b084      	sub	sp, #16
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
 8003318:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	689b      	ldr	r3, [r3, #8]
 800331e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2270      	movs	r2, #112	@ 0x70
 8003324:	4393      	bics	r3, r2
 8003326:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	4313      	orrs	r3, r2
 800332e:	2207      	movs	r2, #7
 8003330:	4313      	orrs	r3, r2
 8003332:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	68fa      	ldr	r2, [r7, #12]
 8003338:	609a      	str	r2, [r3, #8]
}
 800333a:	46c0      	nop			@ (mov r8, r8)
 800333c:	46bd      	mov	sp, r7
 800333e:	b004      	add	sp, #16
 8003340:	bd80      	pop	{r7, pc}
	...

08003344 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b086      	sub	sp, #24
 8003348:	af00      	add	r7, sp, #0
 800334a:	60f8      	str	r0, [r7, #12]
 800334c:	60b9      	str	r1, [r7, #8]
 800334e:	607a      	str	r2, [r7, #4]
 8003350:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	4a09      	ldr	r2, [pc, #36]	@ (8003380 <TIM_ETR_SetConfig+0x3c>)
 800335c:	4013      	ands	r3, r2
 800335e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	021a      	lsls	r2, r3, #8
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	431a      	orrs	r2, r3
 8003368:	68bb      	ldr	r3, [r7, #8]
 800336a:	4313      	orrs	r3, r2
 800336c:	697a      	ldr	r2, [r7, #20]
 800336e:	4313      	orrs	r3, r2
 8003370:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	697a      	ldr	r2, [r7, #20]
 8003376:	609a      	str	r2, [r3, #8]
}
 8003378:	46c0      	nop			@ (mov r8, r8)
 800337a:	46bd      	mov	sp, r7
 800337c:	b006      	add	sp, #24
 800337e:	bd80      	pop	{r7, pc}
 8003380:	ffff00ff 	.word	0xffff00ff

08003384 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	221f      	movs	r2, #31
 8003394:	4013      	ands	r3, r2
 8003396:	2201      	movs	r2, #1
 8003398:	409a      	lsls	r2, r3
 800339a:	0013      	movs	r3, r2
 800339c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6a1b      	ldr	r3, [r3, #32]
 80033a2:	697a      	ldr	r2, [r7, #20]
 80033a4:	43d2      	mvns	r2, r2
 80033a6:	401a      	ands	r2, r3
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6a1a      	ldr	r2, [r3, #32]
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	211f      	movs	r1, #31
 80033b4:	400b      	ands	r3, r1
 80033b6:	6879      	ldr	r1, [r7, #4]
 80033b8:	4099      	lsls	r1, r3
 80033ba:	000b      	movs	r3, r1
 80033bc:	431a      	orrs	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	621a      	str	r2, [r3, #32]
}
 80033c2:	46c0      	nop			@ (mov r8, r8)
 80033c4:	46bd      	mov	sp, r7
 80033c6:	b006      	add	sp, #24
 80033c8:	bd80      	pop	{r7, pc}
	...

080033cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b084      	sub	sp, #16
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	223c      	movs	r2, #60	@ 0x3c
 80033da:	5c9b      	ldrb	r3, [r3, r2]
 80033dc:	2b01      	cmp	r3, #1
 80033de:	d101      	bne.n	80033e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80033e0:	2302      	movs	r3, #2
 80033e2:	e042      	b.n	800346a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	223c      	movs	r2, #60	@ 0x3c
 80033e8:	2101      	movs	r1, #1
 80033ea:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	223d      	movs	r2, #61	@ 0x3d
 80033f0:	2102      	movs	r1, #2
 80033f2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	2270      	movs	r2, #112	@ 0x70
 8003408:	4393      	bics	r3, r2
 800340a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	68fa      	ldr	r2, [r7, #12]
 8003412:	4313      	orrs	r3, r2
 8003414:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	68fa      	ldr	r2, [r7, #12]
 800341c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a14      	ldr	r2, [pc, #80]	@ (8003474 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d00a      	beq.n	800343e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	2380      	movs	r3, #128	@ 0x80
 800342e:	05db      	lsls	r3, r3, #23
 8003430:	429a      	cmp	r2, r3
 8003432:	d004      	beq.n	800343e <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a0f      	ldr	r2, [pc, #60]	@ (8003478 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d10c      	bne.n	8003458 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800343e:	68bb      	ldr	r3, [r7, #8]
 8003440:	2280      	movs	r2, #128	@ 0x80
 8003442:	4393      	bics	r3, r2
 8003444:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	685b      	ldr	r3, [r3, #4]
 800344a:	68ba      	ldr	r2, [r7, #8]
 800344c:	4313      	orrs	r3, r2
 800344e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68ba      	ldr	r2, [r7, #8]
 8003456:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	223d      	movs	r2, #61	@ 0x3d
 800345c:	2101      	movs	r1, #1
 800345e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	223c      	movs	r2, #60	@ 0x3c
 8003464:	2100      	movs	r1, #0
 8003466:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	0018      	movs	r0, r3
 800346c:	46bd      	mov	sp, r7
 800346e:	b004      	add	sp, #16
 8003470:	bd80      	pop	{r7, pc}
 8003472:	46c0      	nop			@ (mov r8, r8)
 8003474:	40012c00 	.word	0x40012c00
 8003478:	40000400 	.word	0x40000400

0800347c <memset>:
 800347c:	0003      	movs	r3, r0
 800347e:	1882      	adds	r2, r0, r2
 8003480:	4293      	cmp	r3, r2
 8003482:	d100      	bne.n	8003486 <memset+0xa>
 8003484:	4770      	bx	lr
 8003486:	7019      	strb	r1, [r3, #0]
 8003488:	3301      	adds	r3, #1
 800348a:	e7f9      	b.n	8003480 <memset+0x4>

0800348c <__libc_init_array>:
 800348c:	b570      	push	{r4, r5, r6, lr}
 800348e:	2600      	movs	r6, #0
 8003490:	4c0c      	ldr	r4, [pc, #48]	@ (80034c4 <__libc_init_array+0x38>)
 8003492:	4d0d      	ldr	r5, [pc, #52]	@ (80034c8 <__libc_init_array+0x3c>)
 8003494:	1b64      	subs	r4, r4, r5
 8003496:	10a4      	asrs	r4, r4, #2
 8003498:	42a6      	cmp	r6, r4
 800349a:	d109      	bne.n	80034b0 <__libc_init_array+0x24>
 800349c:	2600      	movs	r6, #0
 800349e:	f000 f819 	bl	80034d4 <_init>
 80034a2:	4c0a      	ldr	r4, [pc, #40]	@ (80034cc <__libc_init_array+0x40>)
 80034a4:	4d0a      	ldr	r5, [pc, #40]	@ (80034d0 <__libc_init_array+0x44>)
 80034a6:	1b64      	subs	r4, r4, r5
 80034a8:	10a4      	asrs	r4, r4, #2
 80034aa:	42a6      	cmp	r6, r4
 80034ac:	d105      	bne.n	80034ba <__libc_init_array+0x2e>
 80034ae:	bd70      	pop	{r4, r5, r6, pc}
 80034b0:	00b3      	lsls	r3, r6, #2
 80034b2:	58eb      	ldr	r3, [r5, r3]
 80034b4:	4798      	blx	r3
 80034b6:	3601      	adds	r6, #1
 80034b8:	e7ee      	b.n	8003498 <__libc_init_array+0xc>
 80034ba:	00b3      	lsls	r3, r6, #2
 80034bc:	58eb      	ldr	r3, [r5, r3]
 80034be:	4798      	blx	r3
 80034c0:	3601      	adds	r6, #1
 80034c2:	e7f2      	b.n	80034aa <__libc_init_array+0x1e>
 80034c4:	08003540 	.word	0x08003540
 80034c8:	08003540 	.word	0x08003540
 80034cc:	08003544 	.word	0x08003544
 80034d0:	08003540 	.word	0x08003540

080034d4 <_init>:
 80034d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034d6:	46c0      	nop			@ (mov r8, r8)
 80034d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034da:	bc08      	pop	{r3}
 80034dc:	469e      	mov	lr, r3
 80034de:	4770      	bx	lr

080034e0 <_fini>:
 80034e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034e2:	46c0      	nop			@ (mov r8, r8)
 80034e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80034e6:	bc08      	pop	{r3}
 80034e8:	469e      	mov	lr, r3
 80034ea:	4770      	bx	lr
