Analysis & Synthesis report for alu_dataflow_test
Tue May 03 16:50:25 2016
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for sld_signaltap:auto_signaltap_0
 14. Parameter Settings for User Entity Instance: alu_behavioral:alu
 15. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 16. Port Connectivity Checks: "HexEncoder:hex5"
 17. Port Connectivity Checks: "alu_behavioral:alu"
 18. Port Connectivity Checks: "div_clock:clock_divider"
 19. SignalTap II Logic Analyzer Settings
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Connections to In-System Debugging Instance "auto_signaltap_0"
 23. Analysis & Synthesis Messages
 24. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 03 16:50:24 2016      ;
; Quartus II 64-Bit Version       ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                   ; alu_dataflow_test                          ;
; Top-level Entity Name           ; alu_behavioral_de1soc_test                 ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1339                                       ;
; Total pins                      ; 67                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 9,472                                      ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI PMA TX Serializers   ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                     ;
+---------------------------------------------------------------------------------+----------------------------+--------------------+
; Option                                                                          ; Setting                    ; Default Value      ;
+---------------------------------------------------------------------------------+----------------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6               ;                    ;
; Top-level entity name                                                           ; alu_behavioral_de1soc_test ; alu_dataflow_test  ;
; Family name                                                                     ; Cyclone V                  ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded               ; Auto               ;
; Use smart compilation                                                           ; Off                        ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                         ; On                 ;
; Enable compact report table                                                     ; Off                        ; Off                ;
; Restructure Multiplexers                                                        ; Auto                       ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                        ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                        ; Off                ;
; Preserve fewer node names                                                       ; On                         ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                        ; Off                ;
; Verilog Version                                                                 ; Verilog_2001               ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993                  ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                        ; Off                ;
; Extract Verilog State Machines                                                  ; On                         ; On                 ;
; Extract VHDL State Machines                                                     ; On                         ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                        ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000                       ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                        ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                         ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                         ; On                 ;
; Parallel Synthesis                                                              ; On                         ; On                 ;
; DSP Block Balancing                                                             ; Auto                       ; Auto               ;
; NOT Gate Push-Back                                                              ; On                         ; On                 ;
; Power-Up Don't Care                                                             ; On                         ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                        ; Off                ;
; Remove Duplicate Registers                                                      ; On                         ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                        ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                        ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                        ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                        ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                        ; Off                ;
; Ignore SOFT Buffers                                                             ; On                         ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                        ; Off                ;
; Optimization Technique                                                          ; Balanced                   ; Balanced           ;
; Carry Chain Length                                                              ; 70                         ; 70                 ;
; Auto Carry Chains                                                               ; On                         ; On                 ;
; Auto Open-Drain Pins                                                            ; On                         ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                        ; Off                ;
; Auto ROM Replacement                                                            ; On                         ; On                 ;
; Auto RAM Replacement                                                            ; On                         ; On                 ;
; Auto DSP Block Replacement                                                      ; On                         ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto                       ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                       ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                         ; On                 ;
; Strict RAM Replacement                                                          ; Off                        ; Off                ;
; Allow Synchronous Control Signals                                               ; On                         ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                        ; Off                ;
; Auto Resource Sharing                                                           ; Off                        ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                        ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                        ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                        ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                         ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                        ; Off                ;
; Timing-Driven Synthesis                                                         ; On                         ; On                 ;
; Report Parameter Settings                                                       ; On                         ; On                 ;
; Report Source Assignments                                                       ; On                         ; On                 ;
; Report Connectivity Checks                                                      ; On                         ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                        ; Off                ;
; Synchronization Register Chain Length                                           ; 3                          ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation         ; Normal compilation ;
; HDL message level                                                               ; Level2                     ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                        ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                       ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                       ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                        ; 100                ;
; Clock MUX Protection                                                            ; On                         ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                        ; Off                ;
; Block Design Naming                                                             ; Auto                       ; Auto               ;
; SDC constraint protection                                                       ; Off                        ; Off                ;
; Synthesis Effort                                                                ; Auto                       ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                         ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                        ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium                     ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto                       ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                         ; On                 ;
; Synthesis Seed                                                                  ; 1                          ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                         ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                        ; Off                ;
+---------------------------------------------------------------------------------+----------------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                     ;
+-----------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                    ; Library ;
+-----------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; ../alu_behavioral.v                           ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral.v                                 ;         ;
; ../../Hex_Encoder/HexEncoder.v                ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/Hex_Encoder/HexEncoder.v                                        ;         ;
; alu_behavioral_de1soc_test.v                  ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/alu_behavioral_de1soc_test.v ;         ;
; sld_signaltap.vhd                             ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                ;         ;
; sld_signaltap_impl.vhd                        ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                           ;         ;
; sld_ela_control.vhd                           ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                              ;         ;
; lpm_shiftreg.tdf                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                 ;         ;
; lpm_constant.inc                              ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc                                                 ;         ;
; dffeea.inc                                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/dffeea.inc                                                       ;         ;
; aglobal140.inc                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc                                                   ;         ;
; sld_mbpmg.vhd                                 ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                    ;         ;
; sld_ela_trigger_flow_mgr.vhd                  ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                     ;         ;
; sld_buffer_manager.vhd                        ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                           ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;         ;
; altrom.inc                                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altrom.inc                                                       ;         ;
; altram.inc                                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altram.inc                                                       ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                                                     ;         ;
; db/altsyncram_6584.tdf                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/altsyncram_6584.tdf       ;         ;
; altdpram.tdf                                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf                                                     ;         ;
; memmodes.inc                                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/others/maxplus2/memmodes.inc                                                   ;         ;
; a_hdffe.inc                                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/a_hdffe.inc                                                      ;         ;
; alt_le_rden_reg.inc                           ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                              ;         ;
; altsyncram.inc                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.inc                                                   ;         ;
; lpm_mux.tdf                                   ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                      ;         ;
; muxlut.inc                                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/muxlut.inc                                                       ;         ;
; bypassff.inc                                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                                                     ;         ;
; altshift.inc                                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/altshift.inc                                                     ;         ;
; db/mux_elc.tdf                                ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/mux_elc.tdf               ;         ;
; lpm_decode.tdf                                ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                   ;         ;
; declut.inc                                    ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/declut.inc                                                       ;         ;
; lpm_compare.inc                               ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_compare.inc                                                  ;         ;
; db/decode_vnf.tdf                             ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/decode_vnf.tdf            ;         ;
; lpm_counter.tdf                               ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                  ;         ;
; lpm_add_sub.inc                               ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                  ;         ;
; cmpconst.inc                                  ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/cmpconst.inc                                                     ;         ;
; lpm_counter.inc                               ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/lpm_counter.inc                                                  ;         ;
; alt_counter_stratix.inc                       ; yes             ; Megafunction                 ; c:/altera/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                          ;         ;
; db/cntr_89i.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cntr_89i.tdf              ;         ;
; db/cmpr_f9c.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cmpr_f9c.tdf              ;         ;
; db/cntr_4vi.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cntr_4vi.tdf              ;         ;
; db/cntr_09i.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cntr_09i.tdf              ;         ;
; db/cmpr_c9c.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cmpr_c9c.tdf              ;         ;
; db/cntr_kri.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cntr_kri.tdf              ;         ;
; db/cmpr_99c.tdf                               ; yes             ; Auto-Generated Megafunction  ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/db/cmpr_99c.tdf              ;         ;
; sld_rom_sr.vhd                                ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                   ;         ;
; sld_hub.vhd                                   ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                                      ;         ;
; sld_jtag_hub.vhd                              ; yes             ; Encrypted Megafunction       ; c:/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                 ;         ;
; ../../alu_gate/shared_modules/mux_2to1.v      ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_gate/shared_modules/mux_2to1.v                              ;         ;
; ../../alu_gate/subtract_gate/subtract_gate.v  ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_gate/subtract_gate/subtract_gate.v                          ;         ;
; ../../alu_gate/subtract_gate/one_complement.v ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_gate/subtract_gate/one_complement.v                         ;         ;
; ../../alu_gate/slt_gate/slt_gate.v            ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_gate/slt_gate/slt_gate.v                                    ;         ;
; ../../alu_gate/sll_gate/sll_gate.v            ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_gate/sll_gate/sll_gate.v                                    ;         ;
; ../../alu_gate/adder_gate/full_adder_gate.v   ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_gate/adder_gate/full_adder_gate.v                           ;         ;
; ../../alu_gate/adder_gate/adder_gate.v        ; yes             ; User Verilog HDL File        ; C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_gate/adder_gate/adder_gate.v                                ;         ;
; ../and_dataflow/AND_32_Data.v                 ; yes             ; User Verilog HDL File        ; ../and_dataflow/AND_32_Data.v                                                                                   ;         ;
; ../or_dataflow/OR_32_Data.v                   ; yes             ; User Verilog HDL File        ; ../or_dataflow/OR_32_Data.v                                                                                     ;         ;
; ../xor_dataflow/XOR_32_Data.v                 ; yes             ; User Verilog HDL File        ; ../xor_dataflow/XOR_32_Data.v                                                                                   ;         ;
; ../alu_dataflow.v                             ; yes             ; User Verilog HDL File        ; ../alu_dataflow.v                                                                                               ;         ;
; alu_dataflow_de1soc_test.v                    ; yes             ; User Verilog HDL File        ; alu_dataflow_de1soc_test.v                                                                                      ;         ;
+-----------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                        ;
+---------------------------------------------+--------------------------------------+
; Resource                                    ; Usage                                ;
+---------------------------------------------+--------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 788                                  ;
;                                             ;                                      ;
; Combinational ALUT usage for logic          ; 633                                  ;
;     -- 7 input functions                    ; 4                                    ;
;     -- 6 input functions                    ; 161                                  ;
;     -- 5 input functions                    ; 172                                  ;
;     -- 4 input functions                    ; 71                                   ;
;     -- <=3 input functions                  ; 225                                  ;
;                                             ;                                      ;
; Dedicated logic registers                   ; 1339                                 ;
;                                             ;                                      ;
; I/O pins                                    ; 67                                   ;
; Total MLAB memory bits                      ; 0                                    ;
; Total block memory bits                     ; 9472                                 ;
; Total DSP Blocks                            ; 0                                    ;
; Maximum fan-out node                        ; div_clock:clock_divider|div_clks[23] ;
; Maximum fan-out                             ; 769                                  ;
; Total fan-out                               ; 8224                                 ;
; Average fan-out                             ; 3.76                                 ;
+---------------------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                              ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |alu_behavioral_de1soc_test                                                                             ; 633 (148)         ; 1339 (63)    ; 9472              ; 0          ; 67   ; 0            ; |alu_behavioral_de1soc_test                                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |HexEncoder:hex0|                                                                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|HexEncoder:hex0                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |HexEncoder:hex1|                                                                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|HexEncoder:hex1                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |HexEncoder:hex2|                                                                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|HexEncoder:hex2                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |HexEncoder:hex3|                                                                                    ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|HexEncoder:hex3                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |HexEncoder:hex5|                                                                                    ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|HexEncoder:hex5                                                                                                                                                                                                                                                                                                                      ; work         ;
;    |alu_behavioral:alu|                                                                                 ; 42 (42)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|alu_behavioral:alu                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |div_clock:clock_divider|                                                                            ; 24 (24)           ; 24 (24)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|div_clock:clock_divider                                                                                                                                                                                                                                                                                                              ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 90 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                     ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 89 (57)           ; 90 (62)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                        ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                              ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 298 (2)           ; 1162 (148)   ; 9472              ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 296 (0)           ; 1014 (0)     ; 9472              ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 296 (67)          ; 1014 (370)   ; 9472              ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 2 (0)             ; 46 (46)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                             ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 9472              ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_6584:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 9472              ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6584:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 4 (4)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 58 (58)           ; 44 (44)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 91 (1)            ; 386 (1)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 74 (0)            ; 370 (0)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 222 (222)    ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 74 (0)            ; 148 (0)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 16 (16)           ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 37 (10)           ; 123 (0)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_89i:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_89i:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_4vi:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_09i:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 1 (1)             ; 74 (74)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 15 (15)      ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |alu_behavioral_de1soc_test|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_6584:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 74           ; 128          ; 74           ; 9472 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; hexOff[3]                                ; Stuck at GND due to stuck port data_in ;
; hex_value[5][2]                          ; Stuck at GND due to stuck port data_in ;
; hex_value[5][3]                          ; Merged with hex_value[5][1]            ;
; div_clock:clock_divider|div_clks[24..31] ; Lost fanout                            ;
; Total Number of Removed Registers = 11   ;                                        ;
+------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1339  ;
; Number of registers using Synchronous Clear  ; 101   ;
; Number of registers using Synchronous Load   ; 184   ;
; Number of registers using Asynchronous Clear ; 432   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 540   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; Total number of inverted registers = 11                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |alu_behavioral_de1soc_test|hexOff[2]       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |alu_behavioral_de1soc_test|digitB[1]       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 2 LEs                ; 8 LEs                  ; Yes        ; |alu_behavioral_de1soc_test|digitA[0]       ;
; 14:1               ; 3 bits    ; 27 LEs        ; 24 LEs               ; 3 LEs                  ; Yes        ; |alu_behavioral_de1soc_test|hex_value[0][1] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; Yes        ; |alu_behavioral_de1soc_test|hex_value[1][0] ;
; 16:1               ; 4 bits    ; 40 LEs        ; 36 LEs               ; 4 LEs                  ; Yes        ; |alu_behavioral_de1soc_test|hex_value[2][0] ;
; 19:1               ; 4 bits    ; 48 LEs        ; 40 LEs               ; 8 LEs                  ; Yes        ; |alu_behavioral_de1soc_test|hex_value[3][0] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; No name available in netlist                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: alu_behavioral:alu ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; NOP            ; 000   ; Unsigned Binary                        ;
; ADD            ; 001   ; Unsigned Binary                        ;
; SUB            ; 010   ; Unsigned Binary                        ;
; AND            ; 011   ; Unsigned Binary                        ;
; OR             ; 100   ; Unsigned Binary                        ;
; XOR            ; 101   ; Unsigned Binary                        ;
; SLT            ; 110   ; Unsigned Binary                        ;
; SLL            ; 111   ; Unsigned Binary                        ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                               ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                       ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_data_bits                                   ; 74                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_trigger_bits                                ; 74                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                  ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                            ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                ; String         ;
; sld_inversion_mask_length                       ; 243                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                           ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                   ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_storage_qualifier_bits                      ; 74                                                                                                                                                                                                                                                  ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                   ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                   ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                   ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                   ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------+
; Port Connectivity Checks: "HexEncoder:hex5" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; off  ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "alu_behavioral:alu"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; result[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Z              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; V              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; C              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; N              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "div_clock:clock_divider"                                                                        ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; div_clks[31..24] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; div_clks[22..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 74                  ; 74               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 87                          ;
;     ENA               ; 51                          ;
;     SCLR              ; 1                           ;
;     plain             ; 35                          ;
; arriav_lcell_comb     ; 247                         ;
;     arith             ; 40                          ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 16                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 204                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 9                           ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 7                           ;
;         4 data inputs ; 33                          ;
;         5 data inputs ; 52                          ;
;         6 data inputs ; 78                          ;
; boundary_port         ; 101                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.99                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                         ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                    ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------+---------+
; HEX0[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HexEncoder:hex0|WideOr4~0            ; N/A     ;
; HEX0[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; HexEncoder:hex0|WideOr4~0            ; N/A     ;
; LEDR[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; enter~_wirecell                      ; N/A     ;
; LEDR[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; enter~_wirecell                      ; N/A     ;
; LEDR[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[2]~_wirecell                     ; N/A     ;
; LEDR[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[2]~_wirecell                     ; N/A     ;
; LEDR[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst~_wirecell                        ; N/A     ;
; LEDR[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst~_wirecell                        ; N/A     ;
; LEDR[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                 ; N/A     ;
; LEDR[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                 ; N/A     ;
; LEDR[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[4]                                ; N/A     ;
; LEDR[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[4]                                ; N/A     ;
; LEDR[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[5]                                ; N/A     ;
; LEDR[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[5]                                ; N/A     ;
; LEDR[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[6]                                ; N/A     ;
; LEDR[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[6]                                ; N/A     ;
; LEDR[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; div_clock:clock_divider|div_clks[23] ; N/A     ;
; LEDR[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                             ; N/A     ;
; LEDR[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; CLOCK_50                             ; N/A     ;
; SW[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                ; N/A     ;
; SW[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                ; N/A     ;
; SW[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                ; N/A     ;
; SW[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                ; N/A     ;
; SW[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                ; N/A     ;
; SW[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[2]                                ; N/A     ;
; SW[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                ; N/A     ;
; SW[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[3]                                ; N/A     ;
; SW[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[4]                                ; N/A     ;
; SW[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[4]                                ; N/A     ;
; SW[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[5]                                ; N/A     ;
; SW[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[5]                                ; N/A     ;
; SW[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[6]                                ; N/A     ;
; SW[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[6]                                ; N/A     ;
; SW[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[7]                                ; N/A     ;
; SW[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[7]                                ; N/A     ;
; SW[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[8]                                ; N/A     ;
; SW[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[8]                                ; N/A     ;
; SW[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[9]                                ; N/A     ;
; SW[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[9]                                ; N/A     ;
; backspace            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; backspace                            ; N/A     ;
; backspace            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; backspace                            ; N/A     ;
; operand0[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[0]                          ; N/A     ;
; operand0[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[0]                          ; N/A     ;
; operand0[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[10]                         ; N/A     ;
; operand0[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[10]                         ; N/A     ;
; operand0[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[11]                         ; N/A     ;
; operand0[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[11]                         ; N/A     ;
; operand0[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[12]                         ; N/A     ;
; operand0[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[12]                         ; N/A     ;
; operand0[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[13]                         ; N/A     ;
; operand0[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[13]                         ; N/A     ;
; operand0[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[14]                         ; N/A     ;
; operand0[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[14]                         ; N/A     ;
; operand0[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[15]                         ; N/A     ;
; operand0[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[15]                         ; N/A     ;
; operand0[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[1]                          ; N/A     ;
; operand0[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[1]                          ; N/A     ;
; operand0[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[2]                          ; N/A     ;
; operand0[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[2]                          ; N/A     ;
; operand0[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[3]                          ; N/A     ;
; operand0[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[3]                          ; N/A     ;
; operand0[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[4]                          ; N/A     ;
; operand0[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[4]                          ; N/A     ;
; operand0[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[5]                          ; N/A     ;
; operand0[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[5]                          ; N/A     ;
; operand0[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[6]                          ; N/A     ;
; operand0[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[6]                          ; N/A     ;
; operand0[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[7]                          ; N/A     ;
; operand0[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[7]                          ; N/A     ;
; operand0[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[8]                          ; N/A     ;
; operand0[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[8]                          ; N/A     ;
; operand0[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[9]                          ; N/A     ;
; operand0[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand0[9]                          ; N/A     ;
; operand1[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[0]                          ; N/A     ;
; operand1[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[0]                          ; N/A     ;
; operand1[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[10]                         ; N/A     ;
; operand1[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[10]                         ; N/A     ;
; operand1[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[11]                         ; N/A     ;
; operand1[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[11]                         ; N/A     ;
; operand1[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[12]                         ; N/A     ;
; operand1[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[12]                         ; N/A     ;
; operand1[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[13]                         ; N/A     ;
; operand1[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[13]                         ; N/A     ;
; operand1[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[14]                         ; N/A     ;
; operand1[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[14]                         ; N/A     ;
; operand1[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[15]                         ; N/A     ;
; operand1[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[15]                         ; N/A     ;
; operand1[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[1]                          ; N/A     ;
; operand1[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[1]                          ; N/A     ;
; operand1[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[2]                          ; N/A     ;
; operand1[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[2]                          ; N/A     ;
; operand1[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[3]                          ; N/A     ;
; operand1[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[3]                          ; N/A     ;
; operand1[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[4]                          ; N/A     ;
; operand1[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[4]                          ; N/A     ;
; operand1[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[5]                          ; N/A     ;
; operand1[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[5]                          ; N/A     ;
; operand1[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[6]                          ; N/A     ;
; operand1[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[6]                          ; N/A     ;
; operand1[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[7]                          ; N/A     ;
; operand1[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[7]                          ; N/A     ;
; operand1[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[8]                          ; N/A     ;
; operand1[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[8]                          ; N/A     ;
; operand1[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[9]                          ; N/A     ;
; operand1[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; operand1[9]                          ; N/A     ;
; rst                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                  ; N/A     ;
; rst                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; rst                                  ; N/A     ;
; KEY[0]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; KEY[0]                               ; N/A     ;
; KEY[0]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; KEY[0]                               ; N/A     ;
; KEY[1]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; KEY[1]                               ; N/A     ;
; KEY[1]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; KEY[1]                               ; N/A     ;
; KEY[2]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; KEY[2]                               ; N/A     ;
; KEY[2]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; KEY[2]                               ; N/A     ;
; KEY[3]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; KEY[3]                               ; N/A     ;
; KEY[3]               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; KEY[3]                               ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC  ; N/A     ;
; enter                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; enter                                ; N/A     ;
; enter                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; enter                                ; N/A     ;
; hex_value[0][0]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[0][0]                      ; N/A     ;
; hex_value[0][0]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[0][0]                      ; N/A     ;
; hex_value[0][1]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[0][1]                      ; N/A     ;
; hex_value[0][1]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[0][1]                      ; N/A     ;
; hex_value[0][2]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[0][2]                      ; N/A     ;
; hex_value[0][2]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[0][2]                      ; N/A     ;
; hex_value[0][3]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[0][3]                      ; N/A     ;
; hex_value[0][3]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[0][3]                      ; N/A     ;
; hex_value[1][0]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[1][0]                      ; N/A     ;
; hex_value[1][0]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[1][0]                      ; N/A     ;
; hex_value[1][1]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[1][1]                      ; N/A     ;
; hex_value[1][1]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[1][1]                      ; N/A     ;
; hex_value[1][2]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[1][2]                      ; N/A     ;
; hex_value[1][2]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[1][2]                      ; N/A     ;
; hex_value[1][3]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[1][3]                      ; N/A     ;
; hex_value[1][3]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[1][3]                      ; N/A     ;
; hex_value[2][0]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[2][0]                      ; N/A     ;
; hex_value[2][0]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[2][0]                      ; N/A     ;
; hex_value[2][1]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[2][1]                      ; N/A     ;
; hex_value[2][1]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[2][1]                      ; N/A     ;
; hex_value[2][2]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[2][2]                      ; N/A     ;
; hex_value[2][2]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[2][2]                      ; N/A     ;
; hex_value[2][3]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[2][3]                      ; N/A     ;
; hex_value[2][3]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[2][3]                      ; N/A     ;
; hex_value[3][0]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[3][0]                      ; N/A     ;
; hex_value[3][0]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[3][0]                      ; N/A     ;
; hex_value[3][1]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[3][1]                      ; N/A     ;
; hex_value[3][1]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[3][1]                      ; N/A     ;
; hex_value[3][2]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[3][2]                      ; N/A     ;
; hex_value[3][2]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[3][2]                      ; N/A     ;
; hex_value[3][3]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[3][3]                      ; N/A     ;
; hex_value[3][3]      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; hex_value[3][3]                      ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Tue May 03 16:49:53 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu_dataflow_test -c alu_dataflow_test
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab3/verilog/alu_behavioral/alu_behavioral.v
    Info (12023): Found entity 1: alu_behavioral
Info (12021): Found 1 design units, including 1 entities, in source file /users/user/desktop/ee_469/ee469/lab3/verilog/hex_encoder/hexencoder.v
    Info (12023): Found entity 1: HexEncoder
Info (12021): Found 2 design units, including 2 entities, in source file alu_behavioral_de1soc_test.v
    Info (12023): Found entity 1: alu_behavioral_de1soc_test
    Info (12023): Found entity 2: div_clock
Info (12127): Elaborating entity "alu_behavioral_de1soc_test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at alu_behavioral_de1soc_test.v(46): object "digitDisplayed" assigned a value but never read
Warning (10034): Output port "LEDR[3]" at alu_behavioral_de1soc_test.v(13) has no driver
Info (12128): Elaborating entity "div_clock" for hierarchy "div_clock:clock_divider"
Info (12128): Elaborating entity "alu_behavioral" for hierarchy "alu_behavioral:alu"
Warning (10240): Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable "twos_comp_op1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable "result_manip", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable "op0_msb", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable "op1_msb", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at alu_behavioral.v(45): inferring latch(es) for variable "result_msb", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "HexEncoder" for hierarchy "HexEncoder:hex5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6584.tdf
    Info (12023): Found entity 1: altsyncram_6584
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf
    Info (12023): Found entity 1: cntr_89i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf
    Info (12023): Found entity 1: cmpr_f9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX4[0]" is stuck at VCC
    Warning (13410): Pin "HEX4[1]" is stuck at VCC
    Warning (13410): Pin "HEX4[2]" is stuck at VCC
    Warning (13410): Pin "HEX4[3]" is stuck at VCC
    Warning (13410): Pin "HEX4[4]" is stuck at VCC
    Warning (13410): Pin "HEX4[5]" is stuck at VCC
    Warning (13410): Pin "HEX4[6]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/output_files/alu_dataflow_test.map.smsg
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 181 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1830 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 53 output pins
    Info (21061): Implemented 1684 logic cells
    Info (21064): Implemented 74 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 696 megabytes
    Info: Processing ended: Tue May 03 16:50:25 2016
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/User/Desktop/EE_469/EE469/Lab3/verilog/alu_behavioral/alu_behavioral_test/output_files/alu_dataflow_test.map.smsg.


