
FlightController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005170  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  0800527c  0800527c  0001527c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080053ec  080053ec  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080053ec  080053ec  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080053ec  080053ec  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080053ec  080053ec  000153ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080053f0  080053f0  000153f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080053f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000378  20000070  08005464  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003e8  08005464  000203e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011d24  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000025ee  00000000  00000000  00031dbd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001288  00000000  00000000  000343b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001170  00000000  00000000  00035638  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015c38  00000000  00000000  000367a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ceda  00000000  00000000  0004c3e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0007c84a  00000000  00000000  000592ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000d5b04  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005250  00000000  00000000  000d5b80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08005264 	.word	0x08005264

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08005264 	.word	0x08005264

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <__aeabi_frsub>:
 800015c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000160:	e002      	b.n	8000168 <__addsf3>
 8000162:	bf00      	nop

08000164 <__aeabi_fsub>:
 8000164:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000168 <__addsf3>:
 8000168:	0042      	lsls	r2, r0, #1
 800016a:	bf1f      	itttt	ne
 800016c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000170:	ea92 0f03 	teqne	r2, r3
 8000174:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000178:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800017c:	d06a      	beq.n	8000254 <__addsf3+0xec>
 800017e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000182:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000186:	bfc1      	itttt	gt
 8000188:	18d2      	addgt	r2, r2, r3
 800018a:	4041      	eorgt	r1, r0
 800018c:	4048      	eorgt	r0, r1
 800018e:	4041      	eorgt	r1, r0
 8000190:	bfb8      	it	lt
 8000192:	425b      	neglt	r3, r3
 8000194:	2b19      	cmp	r3, #25
 8000196:	bf88      	it	hi
 8000198:	4770      	bxhi	lr
 800019a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800019e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80001a2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4240      	negne	r0, r0
 80001aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001ae:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80001b2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80001b6:	bf18      	it	ne
 80001b8:	4249      	negne	r1, r1
 80001ba:	ea92 0f03 	teq	r2, r3
 80001be:	d03f      	beq.n	8000240 <__addsf3+0xd8>
 80001c0:	f1a2 0201 	sub.w	r2, r2, #1
 80001c4:	fa41 fc03 	asr.w	ip, r1, r3
 80001c8:	eb10 000c 	adds.w	r0, r0, ip
 80001cc:	f1c3 0320 	rsb	r3, r3, #32
 80001d0:	fa01 f103 	lsl.w	r1, r1, r3
 80001d4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80001d8:	d502      	bpl.n	80001e0 <__addsf3+0x78>
 80001da:	4249      	negs	r1, r1
 80001dc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001e0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80001e4:	d313      	bcc.n	800020e <__addsf3+0xa6>
 80001e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80001ea:	d306      	bcc.n	80001fa <__addsf3+0x92>
 80001ec:	0840      	lsrs	r0, r0, #1
 80001ee:	ea4f 0131 	mov.w	r1, r1, rrx
 80001f2:	f102 0201 	add.w	r2, r2, #1
 80001f6:	2afe      	cmp	r2, #254	; 0xfe
 80001f8:	d251      	bcs.n	800029e <__addsf3+0x136>
 80001fa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80001fe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000202:	bf08      	it	eq
 8000204:	f020 0001 	biceq.w	r0, r0, #1
 8000208:	ea40 0003 	orr.w	r0, r0, r3
 800020c:	4770      	bx	lr
 800020e:	0049      	lsls	r1, r1, #1
 8000210:	eb40 0000 	adc.w	r0, r0, r0
 8000214:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000218:	f1a2 0201 	sub.w	r2, r2, #1
 800021c:	d1ed      	bne.n	80001fa <__addsf3+0x92>
 800021e:	fab0 fc80 	clz	ip, r0
 8000222:	f1ac 0c08 	sub.w	ip, ip, #8
 8000226:	ebb2 020c 	subs.w	r2, r2, ip
 800022a:	fa00 f00c 	lsl.w	r0, r0, ip
 800022e:	bfaa      	itet	ge
 8000230:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000234:	4252      	neglt	r2, r2
 8000236:	4318      	orrge	r0, r3
 8000238:	bfbc      	itt	lt
 800023a:	40d0      	lsrlt	r0, r2
 800023c:	4318      	orrlt	r0, r3
 800023e:	4770      	bx	lr
 8000240:	f092 0f00 	teq	r2, #0
 8000244:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000248:	bf06      	itte	eq
 800024a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 800024e:	3201      	addeq	r2, #1
 8000250:	3b01      	subne	r3, #1
 8000252:	e7b5      	b.n	80001c0 <__addsf3+0x58>
 8000254:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000258:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800025c:	bf18      	it	ne
 800025e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000262:	d021      	beq.n	80002a8 <__addsf3+0x140>
 8000264:	ea92 0f03 	teq	r2, r3
 8000268:	d004      	beq.n	8000274 <__addsf3+0x10c>
 800026a:	f092 0f00 	teq	r2, #0
 800026e:	bf08      	it	eq
 8000270:	4608      	moveq	r0, r1
 8000272:	4770      	bx	lr
 8000274:	ea90 0f01 	teq	r0, r1
 8000278:	bf1c      	itt	ne
 800027a:	2000      	movne	r0, #0
 800027c:	4770      	bxne	lr
 800027e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000282:	d104      	bne.n	800028e <__addsf3+0x126>
 8000284:	0040      	lsls	r0, r0, #1
 8000286:	bf28      	it	cs
 8000288:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 800028c:	4770      	bx	lr
 800028e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000292:	bf3c      	itt	cc
 8000294:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000298:	4770      	bxcc	lr
 800029a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800029e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80002a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002a6:	4770      	bx	lr
 80002a8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002ac:	bf16      	itet	ne
 80002ae:	4608      	movne	r0, r1
 80002b0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002b4:	4601      	movne	r1, r0
 80002b6:	0242      	lsls	r2, r0, #9
 80002b8:	bf06      	itte	eq
 80002ba:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002be:	ea90 0f01 	teqeq	r0, r1
 80002c2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_ui2f>:
 80002c8:	f04f 0300 	mov.w	r3, #0
 80002cc:	e004      	b.n	80002d8 <__aeabi_i2f+0x8>
 80002ce:	bf00      	nop

080002d0 <__aeabi_i2f>:
 80002d0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80002d4:	bf48      	it	mi
 80002d6:	4240      	negmi	r0, r0
 80002d8:	ea5f 0c00 	movs.w	ip, r0
 80002dc:	bf08      	it	eq
 80002de:	4770      	bxeq	lr
 80002e0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80002e4:	4601      	mov	r1, r0
 80002e6:	f04f 0000 	mov.w	r0, #0
 80002ea:	e01c      	b.n	8000326 <__aeabi_l2f+0x2a>

080002ec <__aeabi_ul2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f04f 0300 	mov.w	r3, #0
 80002f8:	e00a      	b.n	8000310 <__aeabi_l2f+0x14>
 80002fa:	bf00      	nop

080002fc <__aeabi_l2f>:
 80002fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000300:	bf08      	it	eq
 8000302:	4770      	bxeq	lr
 8000304:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000308:	d502      	bpl.n	8000310 <__aeabi_l2f+0x14>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	ea5f 0c01 	movs.w	ip, r1
 8000314:	bf02      	ittt	eq
 8000316:	4684      	moveq	ip, r0
 8000318:	4601      	moveq	r1, r0
 800031a:	2000      	moveq	r0, #0
 800031c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000320:	bf08      	it	eq
 8000322:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000326:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800032a:	fabc f28c 	clz	r2, ip
 800032e:	3a08      	subs	r2, #8
 8000330:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000334:	db10      	blt.n	8000358 <__aeabi_l2f+0x5c>
 8000336:	fa01 fc02 	lsl.w	ip, r1, r2
 800033a:	4463      	add	r3, ip
 800033c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000340:	f1c2 0220 	rsb	r2, r2, #32
 8000344:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000348:	fa20 f202 	lsr.w	r2, r0, r2
 800034c:	eb43 0002 	adc.w	r0, r3, r2
 8000350:	bf08      	it	eq
 8000352:	f020 0001 	biceq.w	r0, r0, #1
 8000356:	4770      	bx	lr
 8000358:	f102 0220 	add.w	r2, r2, #32
 800035c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000360:	f1c2 0220 	rsb	r2, r2, #32
 8000364:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000368:	fa21 f202 	lsr.w	r2, r1, r2
 800036c:	eb43 0002 	adc.w	r0, r3, r2
 8000370:	bf08      	it	eq
 8000372:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000376:	4770      	bx	lr

08000378 <__aeabi_fmul>:
 8000378:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800037c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000380:	bf1e      	ittt	ne
 8000382:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000386:	ea92 0f0c 	teqne	r2, ip
 800038a:	ea93 0f0c 	teqne	r3, ip
 800038e:	d06f      	beq.n	8000470 <__aeabi_fmul+0xf8>
 8000390:	441a      	add	r2, r3
 8000392:	ea80 0c01 	eor.w	ip, r0, r1
 8000396:	0240      	lsls	r0, r0, #9
 8000398:	bf18      	it	ne
 800039a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800039e:	d01e      	beq.n	80003de <__aeabi_fmul+0x66>
 80003a0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80003a4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003a8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003ac:	fba0 3101 	umull	r3, r1, r0, r1
 80003b0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80003b4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80003b8:	bf3e      	ittt	cc
 80003ba:	0049      	lslcc	r1, r1, #1
 80003bc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003c0:	005b      	lslcc	r3, r3, #1
 80003c2:	ea40 0001 	orr.w	r0, r0, r1
 80003c6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80003ca:	2afd      	cmp	r2, #253	; 0xfd
 80003cc:	d81d      	bhi.n	800040a <__aeabi_fmul+0x92>
 80003ce:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80003d2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003d6:	bf08      	it	eq
 80003d8:	f020 0001 	biceq.w	r0, r0, #1
 80003dc:	4770      	bx	lr
 80003de:	f090 0f00 	teq	r0, #0
 80003e2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80003e6:	bf08      	it	eq
 80003e8:	0249      	lsleq	r1, r1, #9
 80003ea:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003ee:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003f2:	3a7f      	subs	r2, #127	; 0x7f
 80003f4:	bfc2      	ittt	gt
 80003f6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80003fa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003fe:	4770      	bxgt	lr
 8000400:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000404:	f04f 0300 	mov.w	r3, #0
 8000408:	3a01      	subs	r2, #1
 800040a:	dc5d      	bgt.n	80004c8 <__aeabi_fmul+0x150>
 800040c:	f112 0f19 	cmn.w	r2, #25
 8000410:	bfdc      	itt	le
 8000412:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000416:	4770      	bxle	lr
 8000418:	f1c2 0200 	rsb	r2, r2, #0
 800041c:	0041      	lsls	r1, r0, #1
 800041e:	fa21 f102 	lsr.w	r1, r1, r2
 8000422:	f1c2 0220 	rsb	r2, r2, #32
 8000426:	fa00 fc02 	lsl.w	ip, r0, r2
 800042a:	ea5f 0031 	movs.w	r0, r1, rrx
 800042e:	f140 0000 	adc.w	r0, r0, #0
 8000432:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000436:	bf08      	it	eq
 8000438:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800043c:	4770      	bx	lr
 800043e:	f092 0f00 	teq	r2, #0
 8000442:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000446:	bf02      	ittt	eq
 8000448:	0040      	lsleq	r0, r0, #1
 800044a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800044e:	3a01      	subeq	r2, #1
 8000450:	d0f9      	beq.n	8000446 <__aeabi_fmul+0xce>
 8000452:	ea40 000c 	orr.w	r0, r0, ip
 8000456:	f093 0f00 	teq	r3, #0
 800045a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800045e:	bf02      	ittt	eq
 8000460:	0049      	lsleq	r1, r1, #1
 8000462:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000466:	3b01      	subeq	r3, #1
 8000468:	d0f9      	beq.n	800045e <__aeabi_fmul+0xe6>
 800046a:	ea41 010c 	orr.w	r1, r1, ip
 800046e:	e78f      	b.n	8000390 <__aeabi_fmul+0x18>
 8000470:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000474:	ea92 0f0c 	teq	r2, ip
 8000478:	bf18      	it	ne
 800047a:	ea93 0f0c 	teqne	r3, ip
 800047e:	d00a      	beq.n	8000496 <__aeabi_fmul+0x11e>
 8000480:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000484:	bf18      	it	ne
 8000486:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800048a:	d1d8      	bne.n	800043e <__aeabi_fmul+0xc6>
 800048c:	ea80 0001 	eor.w	r0, r0, r1
 8000490:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000494:	4770      	bx	lr
 8000496:	f090 0f00 	teq	r0, #0
 800049a:	bf17      	itett	ne
 800049c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80004a0:	4608      	moveq	r0, r1
 80004a2:	f091 0f00 	teqne	r1, #0
 80004a6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80004aa:	d014      	beq.n	80004d6 <__aeabi_fmul+0x15e>
 80004ac:	ea92 0f0c 	teq	r2, ip
 80004b0:	d101      	bne.n	80004b6 <__aeabi_fmul+0x13e>
 80004b2:	0242      	lsls	r2, r0, #9
 80004b4:	d10f      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004b6:	ea93 0f0c 	teq	r3, ip
 80004ba:	d103      	bne.n	80004c4 <__aeabi_fmul+0x14c>
 80004bc:	024b      	lsls	r3, r1, #9
 80004be:	bf18      	it	ne
 80004c0:	4608      	movne	r0, r1
 80004c2:	d108      	bne.n	80004d6 <__aeabi_fmul+0x15e>
 80004c4:	ea80 0001 	eor.w	r0, r0, r1
 80004c8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80004cc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004d0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004d4:	4770      	bx	lr
 80004d6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80004da:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80004de:	4770      	bx	lr

080004e0 <__aeabi_fdiv>:
 80004e0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004e4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004e8:	bf1e      	ittt	ne
 80004ea:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004ee:	ea92 0f0c 	teqne	r2, ip
 80004f2:	ea93 0f0c 	teqne	r3, ip
 80004f6:	d069      	beq.n	80005cc <__aeabi_fdiv+0xec>
 80004f8:	eba2 0203 	sub.w	r2, r2, r3
 80004fc:	ea80 0c01 	eor.w	ip, r0, r1
 8000500:	0249      	lsls	r1, r1, #9
 8000502:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000506:	d037      	beq.n	8000578 <__aeabi_fdiv+0x98>
 8000508:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800050c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000510:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000518:	428b      	cmp	r3, r1
 800051a:	bf38      	it	cc
 800051c:	005b      	lslcc	r3, r3, #1
 800051e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000522:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000526:	428b      	cmp	r3, r1
 8000528:	bf24      	itt	cs
 800052a:	1a5b      	subcs	r3, r3, r1
 800052c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000530:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000534:	bf24      	itt	cs
 8000536:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800053a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800053e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000542:	bf24      	itt	cs
 8000544:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000548:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800054c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000550:	bf24      	itt	cs
 8000552:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000556:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800055a:	011b      	lsls	r3, r3, #4
 800055c:	bf18      	it	ne
 800055e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000562:	d1e0      	bne.n	8000526 <__aeabi_fdiv+0x46>
 8000564:	2afd      	cmp	r2, #253	; 0xfd
 8000566:	f63f af50 	bhi.w	800040a <__aeabi_fmul+0x92>
 800056a:	428b      	cmp	r3, r1
 800056c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000570:	bf08      	it	eq
 8000572:	f020 0001 	biceq.w	r0, r0, #1
 8000576:	4770      	bx	lr
 8000578:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800057c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000580:	327f      	adds	r2, #127	; 0x7f
 8000582:	bfc2      	ittt	gt
 8000584:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000588:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800058c:	4770      	bxgt	lr
 800058e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000592:	f04f 0300 	mov.w	r3, #0
 8000596:	3a01      	subs	r2, #1
 8000598:	e737      	b.n	800040a <__aeabi_fmul+0x92>
 800059a:	f092 0f00 	teq	r2, #0
 800059e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80005a2:	bf02      	ittt	eq
 80005a4:	0040      	lsleq	r0, r0, #1
 80005a6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80005aa:	3a01      	subeq	r2, #1
 80005ac:	d0f9      	beq.n	80005a2 <__aeabi_fdiv+0xc2>
 80005ae:	ea40 000c 	orr.w	r0, r0, ip
 80005b2:	f093 0f00 	teq	r3, #0
 80005b6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80005ba:	bf02      	ittt	eq
 80005bc:	0049      	lsleq	r1, r1, #1
 80005be:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80005c2:	3b01      	subeq	r3, #1
 80005c4:	d0f9      	beq.n	80005ba <__aeabi_fdiv+0xda>
 80005c6:	ea41 010c 	orr.w	r1, r1, ip
 80005ca:	e795      	b.n	80004f8 <__aeabi_fdiv+0x18>
 80005cc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005d0:	ea92 0f0c 	teq	r2, ip
 80005d4:	d108      	bne.n	80005e8 <__aeabi_fdiv+0x108>
 80005d6:	0242      	lsls	r2, r0, #9
 80005d8:	f47f af7d 	bne.w	80004d6 <__aeabi_fmul+0x15e>
 80005dc:	ea93 0f0c 	teq	r3, ip
 80005e0:	f47f af70 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e776      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005e8:	ea93 0f0c 	teq	r3, ip
 80005ec:	d104      	bne.n	80005f8 <__aeabi_fdiv+0x118>
 80005ee:	024b      	lsls	r3, r1, #9
 80005f0:	f43f af4c 	beq.w	800048c <__aeabi_fmul+0x114>
 80005f4:	4608      	mov	r0, r1
 80005f6:	e76e      	b.n	80004d6 <__aeabi_fmul+0x15e>
 80005f8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80005fc:	bf18      	it	ne
 80005fe:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000602:	d1ca      	bne.n	800059a <__aeabi_fdiv+0xba>
 8000604:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000608:	f47f af5c 	bne.w	80004c4 <__aeabi_fmul+0x14c>
 800060c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000610:	f47f af3c 	bne.w	800048c <__aeabi_fmul+0x114>
 8000614:	e75f      	b.n	80004d6 <__aeabi_fmul+0x15e>
 8000616:	bf00      	nop

08000618 <__aeabi_f2uiz>:
 8000618:	0042      	lsls	r2, r0, #1
 800061a:	d20e      	bcs.n	800063a <__aeabi_f2uiz+0x22>
 800061c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000620:	d30b      	bcc.n	800063a <__aeabi_f2uiz+0x22>
 8000622:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000626:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800062a:	d409      	bmi.n	8000640 <__aeabi_f2uiz+0x28>
 800062c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000630:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000634:	fa23 f002 	lsr.w	r0, r3, r2
 8000638:	4770      	bx	lr
 800063a:	f04f 0000 	mov.w	r0, #0
 800063e:	4770      	bx	lr
 8000640:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000644:	d101      	bne.n	800064a <__aeabi_f2uiz+0x32>
 8000646:	0242      	lsls	r2, r0, #9
 8000648:	d102      	bne.n	8000650 <__aeabi_f2uiz+0x38>
 800064a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800064e:	4770      	bx	lr
 8000650:	f04f 0000 	mov.w	r0, #0
 8000654:	4770      	bx	lr
 8000656:	bf00      	nop

08000658 <SPI_I2S_SendData>:
#define I2S_MUL_MASK         ((uint32_t)(0x0000F000))
#define I2S_DIV_MASK         ((uint32_t)(0x000000F0))


void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8000658:	b480      	push	{r7}
 800065a:	b083      	sub	sp, #12
 800065c:	af00      	add	r7, sp, #0
 800065e:	6078      	str	r0, [r7, #4]
 8000660:	460b      	mov	r3, r1
 8000662:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8000664:	887a      	ldrh	r2, [r7, #2]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	60da      	str	r2, [r3, #12]
}
 800066a:	bf00      	nop
 800066c:	370c      	adds	r7, #12
 800066e:	46bd      	mov	sp, r7
 8000670:	bc80      	pop	{r7}
 8000672:	4770      	bx	lr

08000674 <SPI_I2S_ReceiveData>:

uint16_t SPI_I2S_ReceiveData(SPI_TypeDef* SPIx)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  /* Return the data in the DR register */
  return SPIx->DR;
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	68db      	ldr	r3, [r3, #12]
 8000680:	b29b      	uxth	r3, r3
}
 8000682:	4618      	mov	r0, r3
 8000684:	370c      	adds	r7, #12
 8000686:	46bd      	mov	sp, r7
 8000688:	bc80      	pop	{r7}
 800068a:	4770      	bx	lr

0800068c <SPI_I2S_GetFlagStatus>:


FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 800068c:	b480      	push	{r7}
 800068e:	b085      	sub	sp, #20
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	460b      	mov	r3, r1
 8000696:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000698:	2300      	movs	r3, #0
 800069a:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  /* Check the status of the specified SPI/I2S flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	689a      	ldr	r2, [r3, #8]
 80006a0:	887b      	ldrh	r3, [r7, #2]
 80006a2:	4013      	ands	r3, r2
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d002      	beq.n	80006ae <SPI_I2S_GetFlagStatus+0x22>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80006a8:	2301      	movs	r3, #1
 80006aa:	73fb      	strb	r3, [r7, #15]
 80006ac:	e001      	b.n	80006b2 <SPI_I2S_GetFlagStatus+0x26>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80006ae:	2300      	movs	r3, #0
 80006b0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80006b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80006b4:	4618      	mov	r0, r3
 80006b6:	3714      	adds	r7, #20
 80006b8:	46bd      	mov	sp, r7
 80006ba:	bc80      	pop	{r7}
 80006bc:	4770      	bx	lr
	...

080006c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c0:	b590      	push	{r4, r7, lr}
 80006c2:	b083      	sub	sp, #12
 80006c4:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

	//test timings DWT counter
	DWT->CYCCNT = 0;
 80006c6:	4bb0      	ldr	r3, [pc, #704]	; (8000988 <main+0x2c8>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	605a      	str	r2, [r3, #4]
	DWT->CTRL |= 1;
 80006cc:	4bae      	ldr	r3, [pc, #696]	; (8000988 <main+0x2c8>)
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	4aad      	ldr	r2, [pc, #692]	; (8000988 <main+0x2c8>)
 80006d2:	f043 0301 	orr.w	r3, r3, #1
 80006d6:	6013      	str	r3, [r2, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006d8:	f001 fb90 	bl	8001dfc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006dc:	f000 f9a8 	bl	8000a30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e0:	f000 fb94 	bl	8000e0c <MX_GPIO_Init>
  MX_ADC1_Init();
 80006e4:	f000 fa00 	bl	8000ae8 <MX_ADC1_Init>
  MX_I2C2_Init();
 80006e8:	f000 fa3c 	bl	8000b64 <MX_I2C2_Init>
  MX_SPI2_Init();
 80006ec:	f000 fa68 	bl	8000bc0 <MX_SPI2_Init>
  MX_TIM1_Init();
 80006f0:	f000 fa9c 	bl	8000c2c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80006f4:	f000 fb60 	bl	8000db8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc1);
 80006f8:	48a4      	ldr	r0, [pc, #656]	; (800098c <main+0x2cc>)
 80006fa:	f002 f813 	bl	8002724 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start(&hadc1);
 80006fe:	48a3      	ldr	r0, [pc, #652]	; (800098c <main+0x2cc>)
 8000700:	f001 fcd8 	bl	80020b4 <HAL_ADC_Start>

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000704:	2100      	movs	r1, #0
 8000706:	48a2      	ldr	r0, [pc, #648]	; (8000990 <main+0x2d0>)
 8000708:	f003 fa74 	bl	8003bf4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800070c:	2104      	movs	r1, #4
 800070e:	48a0      	ldr	r0, [pc, #640]	; (8000990 <main+0x2d0>)
 8000710:	f003 fa70 	bl	8003bf4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000714:	2108      	movs	r1, #8
 8000716:	489e      	ldr	r0, [pc, #632]	; (8000990 <main+0x2d0>)
 8000718:	f003 fa6c 	bl	8003bf4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800071c:	210c      	movs	r1, #12
 800071e:	489c      	ldr	r0, [pc, #624]	; (8000990 <main+0x2d0>)
 8000720:	f003 fa68 	bl	8003bf4 <HAL_TIM_PWM_Start>

  //NRF24 INIT
  SPI2->CR1|=SPI_CR1_SPE; //enable SPI
 8000724:	4b9b      	ldr	r3, [pc, #620]	; (8000994 <main+0x2d4>)
 8000726:	681b      	ldr	r3, [r3, #0]
 8000728:	4a9a      	ldr	r2, [pc, #616]	; (8000994 <main+0x2d4>)
 800072a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800072e:	6013      	str	r3, [r2, #0]

  nRF24_CE_L();
 8000730:	2200      	movs	r2, #0
 8000732:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000736:	4898      	ldr	r0, [pc, #608]	; (8000998 <main+0x2d8>)
 8000738:	f002 face 	bl	8002cd8 <HAL_GPIO_WritePin>
  wifiOK=nRF24_Check();
 800073c:	f000 fd84 	bl	8001248 <nRF24_Check>
 8000740:	4603      	mov	r3, r0
 8000742:	461a      	mov	r2, r3
 8000744:	4b95      	ldr	r3, [pc, #596]	; (800099c <main+0x2dc>)
 8000746:	601a      	str	r2, [r3, #0]

  nRF24_Init(); //Default init
 8000748:	f000 fd2c 	bl	80011a4 <nRF24_Init>

  // Disable ShockBurst for all RX pipes
  nRF24_DisableAA(0xFF);
 800074c:	20ff      	movs	r0, #255	; 0xff
 800074e:	f000 ff0d 	bl	800156c <nRF24_DisableAA>

  // Set RF channel
  nRF24_SetRFChannel(15); //2400Mhz + 15Mhz
 8000752:	200f      	movs	r0, #15
 8000754:	f000 fe07 	bl	8001366 <nRF24_SetRFChannel>

  // Set data rate
  nRF24_SetDataRate(nRF24_DR_250kbps);
 8000758:	2020      	movs	r0, #32
 800075a:	f000 fe98 	bl	800148e <nRF24_SetDataRate>

  // Set CRC scheme
  nRF24_SetCRCScheme(nRF24_CRC_2byte);
 800075e:	200c      	movs	r0, #12
 8000760:	f000 fde0 	bl	8001324 <nRF24_SetCRCScheme>

  // Set address width, its common for all pipes (RX and TX)
  nRF24_SetAddrWidth(3);
 8000764:	2003      	movs	r0, #3
 8000766:	f000 fe0c 	bl	8001382 <nRF24_SetAddrWidth>

  nRF24_SetAddr(nRF24_PIPE1, nRF24_ADDR); //PROGRAM PIPE1!! for RX
 800076a:	498d      	ldr	r1, [pc, #564]	; (80009a0 <main+0x2e0>)
 800076c:	2001      	movs	r0, #1
 800076e:	f000 fe19 	bl	80013a4 <nRF24_SetAddr>

  nRF24_SetRXPipe(nRF24_PIPE1, nRF24_AA_OFF, 7); // Auto-ACK: disabled
 8000772:	2207      	movs	r2, #7
 8000774:	2100      	movs	r1, #0
 8000776:	2001      	movs	r0, #1
 8000778:	f000 fea4 	bl	80014c4 <nRF24_SetRXPipe>

  // Set TX power
  nRF24_SetTXPower(nRF24_TXPWR_0dBm);
 800077c:	2006      	movs	r0, #6
 800077e:	f000 fe6b 	bl	8001458 <nRF24_SetTXPower>

  // Set operational mode
  nRF24_SetOperationalMode(nRF24_MODE_RX);
 8000782:	2001      	movs	r0, #1
 8000784:	f000 fdad 	bl	80012e2 <nRF24_SetOperationalMode>

  // Clear any pending IRQ flags
  nRF24_ClearIRQFlags();
 8000788:	f000 ff3a 	bl	8001600 <nRF24_ClearIRQFlags>

  // Wake the transceiver
  nRF24_SetPowerMode(nRF24_PWR_UP);
 800078c:	2002      	movs	r0, #2
 800078e:	f000 fd89 	bl	80012a4 <nRF24_SetPowerMode>

  nRF24_CE_H();//Enable RX
 8000792:	2201      	movs	r2, #1
 8000794:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000798:	487f      	ldr	r0, [pc, #508]	; (8000998 <main+0x2d8>)
 800079a:	f002 fa9d 	bl	8002cd8 <HAL_GPIO_WritePin>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  HAL_Delay(100);
 800079e:	2064      	movs	r0, #100	; 0x64
 80007a0:	f001 fb8e 	bl	8001ec0 <HAL_Delay>

	  if(wifiOK)LED1_ON;
 80007a4:	4b7d      	ldr	r3, [pc, #500]	; (800099c <main+0x2dc>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d004      	beq.n	80007b6 <main+0xf6>
 80007ac:	4b7d      	ldr	r3, [pc, #500]	; (80009a4 <main+0x2e4>)
 80007ae:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80007b2:	611a      	str	r2, [r3, #16]
 80007b4:	e003      	b.n	80007be <main+0xfe>
	  else LED1_OFF;
 80007b6:	4b7b      	ldr	r3, [pc, #492]	; (80009a4 <main+0x2e4>)
 80007b8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80007bc:	611a      	str	r2, [r3, #16]

	  sprintf(UartTXbuff0,T_CLR_SCREEN);
 80007be:	4b7a      	ldr	r3, [pc, #488]	; (80009a8 <main+0x2e8>)
 80007c0:	4a7a      	ldr	r2, [pc, #488]	; (80009ac <main+0x2ec>)
 80007c2:	6810      	ldr	r0, [r2, #0]
 80007c4:	6018      	str	r0, [r3, #0]
 80007c6:	7912      	ldrb	r2, [r2, #4]
 80007c8:	711a      	strb	r2, [r3, #4]
	  HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 );
 80007ca:	4877      	ldr	r0, [pc, #476]	; (80009a8 <main+0x2e8>)
 80007cc:	f7ff fcbe 	bl	800014c <strlen>
 80007d0:	4603      	mov	r3, r0
 80007d2:	b29a      	uxth	r2, r3
 80007d4:	2301      	movs	r3, #1
 80007d6:	4974      	ldr	r1, [pc, #464]	; (80009a8 <main+0x2e8>)
 80007d8:	4875      	ldr	r0, [pc, #468]	; (80009b0 <main+0x2f0>)
 80007da:	f003 ff41 	bl	8004660 <HAL_UART_Transmit>

	  if(wifiOK)
 80007de:	4b6f      	ldr	r3, [pc, #444]	; (800099c <main+0x2dc>)
 80007e0:	681b      	ldr	r3, [r3, #0]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d009      	beq.n	80007fa <main+0x13a>
	  {
		  sprintf(UartTXbuff0, "Wifi OK \n\r");
 80007e6:	4a70      	ldr	r2, [pc, #448]	; (80009a8 <main+0x2e8>)
 80007e8:	4b72      	ldr	r3, [pc, #456]	; (80009b4 <main+0x2f4>)
 80007ea:	cb03      	ldmia	r3!, {r0, r1}
 80007ec:	6010      	str	r0, [r2, #0]
 80007ee:	6051      	str	r1, [r2, #4]
 80007f0:	8819      	ldrh	r1, [r3, #0]
 80007f2:	789b      	ldrb	r3, [r3, #2]
 80007f4:	8111      	strh	r1, [r2, #8]
 80007f6:	7293      	strb	r3, [r2, #10]
 80007f8:	e008      	b.n	800080c <main+0x14c>
	  }
	  else sprintf(UartTXbuff0, "Wifi Fail \n\r");
 80007fa:	4a6b      	ldr	r2, [pc, #428]	; (80009a8 <main+0x2e8>)
 80007fc:	4b6e      	ldr	r3, [pc, #440]	; (80009b8 <main+0x2f8>)
 80007fe:	4614      	mov	r4, r2
 8000800:	cb07      	ldmia	r3!, {r0, r1, r2}
 8000802:	6020      	str	r0, [r4, #0]
 8000804:	6061      	str	r1, [r4, #4]
 8000806:	60a2      	str	r2, [r4, #8]
 8000808:	781b      	ldrb	r3, [r3, #0]
 800080a:	7323      	strb	r3, [r4, #12]
	  HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 );
 800080c:	4866      	ldr	r0, [pc, #408]	; (80009a8 <main+0x2e8>)
 800080e:	f7ff fc9d 	bl	800014c <strlen>
 8000812:	4603      	mov	r3, r0
 8000814:	b29a      	uxth	r2, r3
 8000816:	2301      	movs	r3, #1
 8000818:	4963      	ldr	r1, [pc, #396]	; (80009a8 <main+0x2e8>)
 800081a:	4865      	ldr	r0, [pc, #404]	; (80009b0 <main+0x2f0>)
 800081c:	f003 ff20 	bl	8004660 <HAL_UART_Transmit>

	  sprintf(UartTXbuff0, "L-UD=%u L-LR=%u \n\r",Ljoyupdown,Ljoyleftright);
 8000820:	4b66      	ldr	r3, [pc, #408]	; (80009bc <main+0x2fc>)
 8000822:	681a      	ldr	r2, [r3, #0]
 8000824:	4b66      	ldr	r3, [pc, #408]	; (80009c0 <main+0x300>)
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	4966      	ldr	r1, [pc, #408]	; (80009c4 <main+0x304>)
 800082a:	485f      	ldr	r0, [pc, #380]	; (80009a8 <main+0x2e8>)
 800082c:	f004 f908 	bl	8004a40 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 );
 8000830:	485d      	ldr	r0, [pc, #372]	; (80009a8 <main+0x2e8>)
 8000832:	f7ff fc8b 	bl	800014c <strlen>
 8000836:	4603      	mov	r3, r0
 8000838:	b29a      	uxth	r2, r3
 800083a:	2301      	movs	r3, #1
 800083c:	495a      	ldr	r1, [pc, #360]	; (80009a8 <main+0x2e8>)
 800083e:	485c      	ldr	r0, [pc, #368]	; (80009b0 <main+0x2f0>)
 8000840:	f003 ff0e 	bl	8004660 <HAL_UART_Transmit>

	  sprintf(UartTXbuff0, "D-UD=%u D-LR=%u \n\r",Djoyupdown,Djoyleftright);
 8000844:	4b60      	ldr	r3, [pc, #384]	; (80009c8 <main+0x308>)
 8000846:	681a      	ldr	r2, [r3, #0]
 8000848:	4b60      	ldr	r3, [pc, #384]	; (80009cc <main+0x30c>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	4960      	ldr	r1, [pc, #384]	; (80009d0 <main+0x310>)
 800084e:	4856      	ldr	r0, [pc, #344]	; (80009a8 <main+0x2e8>)
 8000850:	f004 f8f6 	bl	8004a40 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 );
 8000854:	4854      	ldr	r0, [pc, #336]	; (80009a8 <main+0x2e8>)
 8000856:	f7ff fc79 	bl	800014c <strlen>
 800085a:	4603      	mov	r3, r0
 800085c:	b29a      	uxth	r2, r3
 800085e:	2301      	movs	r3, #1
 8000860:	4951      	ldr	r1, [pc, #324]	; (80009a8 <main+0x2e8>)
 8000862:	4853      	ldr	r0, [pc, #332]	; (80009b0 <main+0x2f0>)
 8000864:	f003 fefc 	bl	8004660 <HAL_UART_Transmit>

	  sprintf(UartTXbuff0, "Pot1=%u Pot2=%u \n\r",potenc1,potenc2);
 8000868:	4b5a      	ldr	r3, [pc, #360]	; (80009d4 <main+0x314>)
 800086a:	681a      	ldr	r2, [r3, #0]
 800086c:	4b5a      	ldr	r3, [pc, #360]	; (80009d8 <main+0x318>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	495a      	ldr	r1, [pc, #360]	; (80009dc <main+0x31c>)
 8000872:	484d      	ldr	r0, [pc, #308]	; (80009a8 <main+0x2e8>)
 8000874:	f004 f8e4 	bl	8004a40 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 );
 8000878:	484b      	ldr	r0, [pc, #300]	; (80009a8 <main+0x2e8>)
 800087a:	f7ff fc67 	bl	800014c <strlen>
 800087e:	4603      	mov	r3, r0
 8000880:	b29a      	uxth	r2, r3
 8000882:	2301      	movs	r3, #1
 8000884:	4948      	ldr	r1, [pc, #288]	; (80009a8 <main+0x2e8>)
 8000886:	484a      	ldr	r0, [pc, #296]	; (80009b0 <main+0x2f0>)
 8000888:	f003 feea 	bl	8004660 <HAL_UART_Transmit>

	  sprintf(UartTXbuff0, "Togg1=%u Togg2=%u \n\r",togg1,togg2);
 800088c:	4b54      	ldr	r3, [pc, #336]	; (80009e0 <main+0x320>)
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	4b54      	ldr	r3, [pc, #336]	; (80009e4 <main+0x324>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4954      	ldr	r1, [pc, #336]	; (80009e8 <main+0x328>)
 8000896:	4844      	ldr	r0, [pc, #272]	; (80009a8 <main+0x2e8>)
 8000898:	f004 f8d2 	bl	8004a40 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 );
 800089c:	4842      	ldr	r0, [pc, #264]	; (80009a8 <main+0x2e8>)
 800089e:	f7ff fc55 	bl	800014c <strlen>
 80008a2:	4603      	mov	r3, r0
 80008a4:	b29a      	uxth	r2, r3
 80008a6:	2301      	movs	r3, #1
 80008a8:	493f      	ldr	r1, [pc, #252]	; (80009a8 <main+0x2e8>)
 80008aa:	4841      	ldr	r0, [pc, #260]	; (80009b0 <main+0x2f0>)
 80008ac:	f003 fed8 	bl	8004660 <HAL_UART_Transmit>

	  sprintf(UartTXbuff0, "Butt1=%u Butt2=%u Butt3=%u Butt4=%u \n\r",butt1,butt2,butt3,butt4);
 80008b0:	4b4e      	ldr	r3, [pc, #312]	; (80009ec <main+0x32c>)
 80008b2:	6819      	ldr	r1, [r3, #0]
 80008b4:	4b4e      	ldr	r3, [pc, #312]	; (80009f0 <main+0x330>)
 80008b6:	6818      	ldr	r0, [r3, #0]
 80008b8:	4b4e      	ldr	r3, [pc, #312]	; (80009f4 <main+0x334>)
 80008ba:	681b      	ldr	r3, [r3, #0]
 80008bc:	4a4e      	ldr	r2, [pc, #312]	; (80009f8 <main+0x338>)
 80008be:	6812      	ldr	r2, [r2, #0]
 80008c0:	9201      	str	r2, [sp, #4]
 80008c2:	9300      	str	r3, [sp, #0]
 80008c4:	4603      	mov	r3, r0
 80008c6:	460a      	mov	r2, r1
 80008c8:	494c      	ldr	r1, [pc, #304]	; (80009fc <main+0x33c>)
 80008ca:	4837      	ldr	r0, [pc, #220]	; (80009a8 <main+0x2e8>)
 80008cc:	f004 f8b8 	bl	8004a40 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 );
 80008d0:	4835      	ldr	r0, [pc, #212]	; (80009a8 <main+0x2e8>)
 80008d2:	f7ff fc3b 	bl	800014c <strlen>
 80008d6:	4603      	mov	r3, r0
 80008d8:	b29a      	uxth	r2, r3
 80008da:	2301      	movs	r3, #1
 80008dc:	4932      	ldr	r1, [pc, #200]	; (80009a8 <main+0x2e8>)
 80008de:	4834      	ldr	r0, [pc, #208]	; (80009b0 <main+0x2f0>)
 80008e0:	f003 febe 	bl	8004660 <HAL_UART_Transmit>

	  sprintf(UartTXbuff0, "ButtL=%u ButtD=%u \n\r",buttL,buttD);
 80008e4:	4b46      	ldr	r3, [pc, #280]	; (8000a00 <main+0x340>)
 80008e6:	681a      	ldr	r2, [r3, #0]
 80008e8:	4b46      	ldr	r3, [pc, #280]	; (8000a04 <main+0x344>)
 80008ea:	681b      	ldr	r3, [r3, #0]
 80008ec:	4946      	ldr	r1, [pc, #280]	; (8000a08 <main+0x348>)
 80008ee:	482e      	ldr	r0, [pc, #184]	; (80009a8 <main+0x2e8>)
 80008f0:	f004 f8a6 	bl	8004a40 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 );
 80008f4:	482c      	ldr	r0, [pc, #176]	; (80009a8 <main+0x2e8>)
 80008f6:	f7ff fc29 	bl	800014c <strlen>
 80008fa:	4603      	mov	r3, r0
 80008fc:	b29a      	uxth	r2, r3
 80008fe:	2301      	movs	r3, #1
 8000900:	4929      	ldr	r1, [pc, #164]	; (80009a8 <main+0x2e8>)
 8000902:	482b      	ldr	r0, [pc, #172]	; (80009b0 <main+0x2f0>)
 8000904:	f003 feac 	bl	8004660 <HAL_UART_Transmit>

	  sprintf(UartTXbuff0, "w1=%u w2=%u  w3=%u w4=%u \n\r",watch1,watch2,watch3,watch4 );
 8000908:	4b40      	ldr	r3, [pc, #256]	; (8000a0c <main+0x34c>)
 800090a:	6819      	ldr	r1, [r3, #0]
 800090c:	4b40      	ldr	r3, [pc, #256]	; (8000a10 <main+0x350>)
 800090e:	6818      	ldr	r0, [r3, #0]
 8000910:	4b40      	ldr	r3, [pc, #256]	; (8000a14 <main+0x354>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4a40      	ldr	r2, [pc, #256]	; (8000a18 <main+0x358>)
 8000916:	6812      	ldr	r2, [r2, #0]
 8000918:	9201      	str	r2, [sp, #4]
 800091a:	9300      	str	r3, [sp, #0]
 800091c:	4603      	mov	r3, r0
 800091e:	460a      	mov	r2, r1
 8000920:	493e      	ldr	r1, [pc, #248]	; (8000a1c <main+0x35c>)
 8000922:	4821      	ldr	r0, [pc, #132]	; (80009a8 <main+0x2e8>)
 8000924:	f004 f88c 	bl	8004a40 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 );
 8000928:	481f      	ldr	r0, [pc, #124]	; (80009a8 <main+0x2e8>)
 800092a:	f7ff fc0f 	bl	800014c <strlen>
 800092e:	4603      	mov	r3, r0
 8000930:	b29a      	uxth	r2, r3
 8000932:	2301      	movs	r3, #1
 8000934:	491c      	ldr	r1, [pc, #112]	; (80009a8 <main+0x2e8>)
 8000936:	481e      	ldr	r0, [pc, #120]	; (80009b0 <main+0x2f0>)
 8000938:	f003 fe92 	bl	8004660 <HAL_UART_Transmit>

	  sprintf(UartTXbuff0, "%u \n\r",test2/72 );
 800093c:	4b38      	ldr	r3, [pc, #224]	; (8000a20 <main+0x360>)
 800093e:	681b      	ldr	r3, [r3, #0]
 8000940:	4a38      	ldr	r2, [pc, #224]	; (8000a24 <main+0x364>)
 8000942:	fba2 2303 	umull	r2, r3, r2, r3
 8000946:	091b      	lsrs	r3, r3, #4
 8000948:	461a      	mov	r2, r3
 800094a:	4937      	ldr	r1, [pc, #220]	; (8000a28 <main+0x368>)
 800094c:	4816      	ldr	r0, [pc, #88]	; (80009a8 <main+0x2e8>)
 800094e:	f004 f877 	bl	8004a40 <siprintf>
	  HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 );
 8000952:	4815      	ldr	r0, [pc, #84]	; (80009a8 <main+0x2e8>)
 8000954:	f7ff fbfa 	bl	800014c <strlen>
 8000958:	4603      	mov	r3, r0
 800095a:	b29a      	uxth	r2, r3
 800095c:	2301      	movs	r3, #1
 800095e:	4912      	ldr	r1, [pc, #72]	; (80009a8 <main+0x2e8>)
 8000960:	4813      	ldr	r0, [pc, #76]	; (80009b0 <main+0x2f0>)
 8000962:	f003 fe7d 	bl	8004660 <HAL_UART_Transmit>

	  sprintf(UartTXbuff0, "\n\r" );
 8000966:	4b10      	ldr	r3, [pc, #64]	; (80009a8 <main+0x2e8>)
 8000968:	4a30      	ldr	r2, [pc, #192]	; (8000a2c <main+0x36c>)
 800096a:	8811      	ldrh	r1, [r2, #0]
 800096c:	7892      	ldrb	r2, [r2, #2]
 800096e:	8019      	strh	r1, [r3, #0]
 8000970:	709a      	strb	r2, [r3, #2]
	  HAL_UART_Transmit ( &huart1, UartTXbuff0, strlen( UartTXbuff0 ), 1 );
 8000972:	480d      	ldr	r0, [pc, #52]	; (80009a8 <main+0x2e8>)
 8000974:	f7ff fbea 	bl	800014c <strlen>
 8000978:	4603      	mov	r3, r0
 800097a:	b29a      	uxth	r2, r3
 800097c:	2301      	movs	r3, #1
 800097e:	490a      	ldr	r1, [pc, #40]	; (80009a8 <main+0x2e8>)
 8000980:	480b      	ldr	r0, [pc, #44]	; (80009b0 <main+0x2f0>)
 8000982:	f003 fe6d 	bl	8004660 <HAL_UART_Transmit>
  {
 8000986:	e70a      	b.n	800079e <main+0xde>
 8000988:	e0001000 	.word	0xe0001000
 800098c:	20000218 	.word	0x20000218
 8000990:	20000294 	.word	0x20000294
 8000994:	40003800 	.word	0x40003800
 8000998:	40010c00 	.word	0x40010c00
 800099c:	2000018c 	.word	0x2000018c
 80009a0:	0800538c 	.word	0x0800538c
 80009a4:	40011000 	.word	0x40011000
 80009a8:	20000194 	.word	0x20000194
 80009ac:	0800527c 	.word	0x0800527c
 80009b0:	2000024c 	.word	0x2000024c
 80009b4:	08005284 	.word	0x08005284
 80009b8:	08005290 	.word	0x08005290
 80009bc:	200002d4 	.word	0x200002d4
 80009c0:	20000248 	.word	0x20000248
 80009c4:	080052a0 	.word	0x080052a0
 80009c8:	200002ec 	.word	0x200002ec
 80009cc:	200000a8 	.word	0x200000a8
 80009d0:	080052b4 	.word	0x080052b4
 80009d4:	200002e8 	.word	0x200002e8
 80009d8:	200002f0 	.word	0x200002f0
 80009dc:	080052c8 	.word	0x080052c8
 80009e0:	20000290 	.word	0x20000290
 80009e4:	200002f8 	.word	0x200002f8
 80009e8:	080052dc 	.word	0x080052dc
 80009ec:	200002e0 	.word	0x200002e0
 80009f0:	200002f4 	.word	0x200002f4
 80009f4:	2000028c 	.word	0x2000028c
 80009f8:	200000ac 	.word	0x200000ac
 80009fc:	080052f4 	.word	0x080052f4
 8000a00:	20000108 	.word	0x20000108
 8000a04:	200002e4 	.word	0x200002e4
 8000a08:	0800531c 	.word	0x0800531c
 8000a0c:	20000190 	.word	0x20000190
 8000a10:	20000180 	.word	0x20000180
 8000a14:	200002d8 	.word	0x200002d8
 8000a18:	20000188 	.word	0x20000188
 8000a1c:	08005334 	.word	0x08005334
 8000a20:	200002dc 	.word	0x200002dc
 8000a24:	38e38e39 	.word	0x38e38e39
 8000a28:	08005350 	.word	0x08005350
 8000a2c:	08005358 	.word	0x08005358

08000a30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b094      	sub	sp, #80	; 0x50
 8000a34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a36:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a3a:	2228      	movs	r2, #40	; 0x28
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	4618      	mov	r0, r3
 8000a40:	f003 fff6 	bl	8004a30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a44:	f107 0314 	add.w	r3, r7, #20
 8000a48:	2200      	movs	r2, #0
 8000a4a:	601a      	str	r2, [r3, #0]
 8000a4c:	605a      	str	r2, [r3, #4]
 8000a4e:	609a      	str	r2, [r3, #8]
 8000a50:	60da      	str	r2, [r3, #12]
 8000a52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a54:	1d3b      	adds	r3, r7, #4
 8000a56:	2200      	movs	r2, #0
 8000a58:	601a      	str	r2, [r3, #0]
 8000a5a:	605a      	str	r2, [r3, #4]
 8000a5c:	609a      	str	r2, [r3, #8]
 8000a5e:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000a60:	2301      	movs	r3, #1
 8000a62:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000a64:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a68:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a6e:	2301      	movs	r3, #1
 8000a70:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a72:	2302      	movs	r3, #2
 8000a74:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a7a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a7c:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000a80:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000a86:	4618      	mov	r0, r3
 8000a88:	f002 fa66 	bl	8002f58 <HAL_RCC_OscConfig>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	d001      	beq.n	8000a96 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000a92:	f000 fa4d 	bl	8000f30 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a96:	230f      	movs	r3, #15
 8000a98:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000aa2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aa6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	2102      	movs	r1, #2
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f002 fcd0 	bl	8003458 <HAL_RCC_ClockConfig>
 8000ab8:	4603      	mov	r3, r0
 8000aba:	2b00      	cmp	r3, #0
 8000abc:	d001      	beq.n	8000ac2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000abe:	f000 fa37 	bl	8000f30 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000ac2:	2302      	movs	r3, #2
 8000ac4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000ac6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000aca:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000acc:	1d3b      	adds	r3, r7, #4
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f002 fe5e 	bl	8003790 <HAL_RCCEx_PeriphCLKConfig>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d001      	beq.n	8000ade <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000ada:	f000 fa29 	bl	8000f30 <Error_Handler>
  }
}
 8000ade:	bf00      	nop
 8000ae0:	3750      	adds	r7, #80	; 0x50
 8000ae2:	46bd      	mov	sp, r7
 8000ae4:	bd80      	pop	{r7, pc}
	...

08000ae8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ae8:	b580      	push	{r7, lr}
 8000aea:	b084      	sub	sp, #16
 8000aec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000af8:	4b18      	ldr	r3, [pc, #96]	; (8000b5c <MX_ADC1_Init+0x74>)
 8000afa:	4a19      	ldr	r2, [pc, #100]	; (8000b60 <MX_ADC1_Init+0x78>)
 8000afc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000afe:	4b17      	ldr	r3, [pc, #92]	; (8000b5c <MX_ADC1_Init+0x74>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000b04:	4b15      	ldr	r3, [pc, #84]	; (8000b5c <MX_ADC1_Init+0x74>)
 8000b06:	2201      	movs	r2, #1
 8000b08:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b0a:	4b14      	ldr	r3, [pc, #80]	; (8000b5c <MX_ADC1_Init+0x74>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000b10:	4b12      	ldr	r3, [pc, #72]	; (8000b5c <MX_ADC1_Init+0x74>)
 8000b12:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8000b16:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b18:	4b10      	ldr	r3, [pc, #64]	; (8000b5c <MX_ADC1_Init+0x74>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000b1e:	4b0f      	ldr	r3, [pc, #60]	; (8000b5c <MX_ADC1_Init+0x74>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b24:	480d      	ldr	r0, [pc, #52]	; (8000b5c <MX_ADC1_Init+0x74>)
 8000b26:	f001 f9ed 	bl	8001f04 <HAL_ADC_Init>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d001      	beq.n	8000b34 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000b30:	f000 f9fe 	bl	8000f30 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000b34:	2300      	movs	r3, #0
 8000b36:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b38:	2301      	movs	r3, #1
 8000b3a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8000b3c:	2302      	movs	r3, #2
 8000b3e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b40:	1d3b      	adds	r3, r7, #4
 8000b42:	4619      	mov	r1, r3
 8000b44:	4805      	ldr	r0, [pc, #20]	; (8000b5c <MX_ADC1_Init+0x74>)
 8000b46:	f001 fc69 	bl	800241c <HAL_ADC_ConfigChannel>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d001      	beq.n	8000b54 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000b50:	f000 f9ee 	bl	8000f30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000b54:	bf00      	nop
 8000b56:	3710      	adds	r7, #16
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bd80      	pop	{r7, pc}
 8000b5c:	20000218 	.word	0x20000218
 8000b60:	40012400 	.word	0x40012400

08000b64 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000b68:	4b12      	ldr	r3, [pc, #72]	; (8000bb4 <MX_I2C2_Init+0x50>)
 8000b6a:	4a13      	ldr	r2, [pc, #76]	; (8000bb8 <MX_I2C2_Init+0x54>)
 8000b6c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8000b6e:	4b11      	ldr	r3, [pc, #68]	; (8000bb4 <MX_I2C2_Init+0x50>)
 8000b70:	4a12      	ldr	r2, [pc, #72]	; (8000bbc <MX_I2C2_Init+0x58>)
 8000b72:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b74:	4b0f      	ldr	r3, [pc, #60]	; (8000bb4 <MX_I2C2_Init+0x50>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000b7a:	4b0e      	ldr	r3, [pc, #56]	; (8000bb4 <MX_I2C2_Init+0x50>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b80:	4b0c      	ldr	r3, [pc, #48]	; (8000bb4 <MX_I2C2_Init+0x50>)
 8000b82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b86:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b88:	4b0a      	ldr	r3, [pc, #40]	; (8000bb4 <MX_I2C2_Init+0x50>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000b8e:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <MX_I2C2_Init+0x50>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b94:	4b07      	ldr	r3, [pc, #28]	; (8000bb4 <MX_I2C2_Init+0x50>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b9a:	4b06      	ldr	r3, [pc, #24]	; (8000bb4 <MX_I2C2_Init+0x50>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000ba0:	4804      	ldr	r0, [pc, #16]	; (8000bb4 <MX_I2C2_Init+0x50>)
 8000ba2:	f002 f8b1 	bl	8002d08 <HAL_I2C_Init>
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000bac:	f000 f9c0 	bl	8000f30 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000bb0:	bf00      	nop
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	2000010c 	.word	0x2000010c
 8000bb8:	40005800 	.word	0x40005800
 8000bbc:	000186a0 	.word	0x000186a0

08000bc0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000bc4:	4b17      	ldr	r3, [pc, #92]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000bc6:	4a18      	ldr	r2, [pc, #96]	; (8000c28 <MX_SPI2_Init+0x68>)
 8000bc8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000bca:	4b16      	ldr	r3, [pc, #88]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000bcc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000bd0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000bd2:	4b14      	ldr	r3, [pc, #80]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000bd8:	4b12      	ldr	r3, [pc, #72]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000bda:	2200      	movs	r2, #0
 8000bdc:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000bde:	4b11      	ldr	r3, [pc, #68]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000be4:	4b0f      	ldr	r3, [pc, #60]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000bea:	4b0e      	ldr	r3, [pc, #56]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000bec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000bf0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000bf2:	4b0c      	ldr	r3, [pc, #48]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000bf4:	2218      	movs	r2, #24
 8000bf6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bf8:	4b0a      	ldr	r3, [pc, #40]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bfe:	4b09      	ldr	r3, [pc, #36]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000c04:	4b07      	ldr	r3, [pc, #28]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000c0a:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000c0c:	220a      	movs	r2, #10
 8000c0e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000c10:	4804      	ldr	r0, [pc, #16]	; (8000c24 <MX_SPI2_Init+0x64>)
 8000c12:	f002 ff2f 	bl	8003a74 <HAL_SPI_Init>
 8000c16:	4603      	mov	r3, r0
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d001      	beq.n	8000c20 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000c1c:	f000 f988 	bl	8000f30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000c20:	bf00      	nop
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	200000b0 	.word	0x200000b0
 8000c28:	40003800 	.word	0x40003800

08000c2c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b096      	sub	sp, #88	; 0x58
 8000c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c32:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000c36:	2200      	movs	r2, #0
 8000c38:	601a      	str	r2, [r3, #0]
 8000c3a:	605a      	str	r2, [r3, #4]
 8000c3c:	609a      	str	r2, [r3, #8]
 8000c3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c40:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000c44:	2200      	movs	r2, #0
 8000c46:	601a      	str	r2, [r3, #0]
 8000c48:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000c4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c4e:	2200      	movs	r2, #0
 8000c50:	601a      	str	r2, [r3, #0]
 8000c52:	605a      	str	r2, [r3, #4]
 8000c54:	609a      	str	r2, [r3, #8]
 8000c56:	60da      	str	r2, [r3, #12]
 8000c58:	611a      	str	r2, [r3, #16]
 8000c5a:	615a      	str	r2, [r3, #20]
 8000c5c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	2220      	movs	r2, #32
 8000c62:	2100      	movs	r1, #0
 8000c64:	4618      	mov	r0, r3
 8000c66:	f003 fee3 	bl	8004a30 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000c6a:	4b51      	ldr	r3, [pc, #324]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000c6c:	4a51      	ldr	r2, [pc, #324]	; (8000db4 <MX_TIM1_Init+0x188>)
 8000c6e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8000c70:	4b4f      	ldr	r3, [pc, #316]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000c72:	2247      	movs	r2, #71	; 0x47
 8000c74:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c76:	4b4e      	ldr	r3, [pc, #312]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000;
 8000c7c:	4b4c      	ldr	r3, [pc, #304]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000c7e:	f644 6220 	movw	r2, #20000	; 0x4e20
 8000c82:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c84:	4b4a      	ldr	r3, [pc, #296]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000c8a:	4b49      	ldr	r3, [pc, #292]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c90:	4b47      	ldr	r3, [pc, #284]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c96:	4846      	ldr	r0, [pc, #280]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000c98:	f002 ff4d 	bl	8003b36 <HAL_TIM_Base_Init>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d001      	beq.n	8000ca6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000ca2:	f000 f945 	bl	8000f30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ca6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000caa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000cac:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000cb0:	4619      	mov	r1, r3
 8000cb2:	483f      	ldr	r0, [pc, #252]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000cb4:	f003 f896 	bl	8003de4 <HAL_TIM_ConfigClockSource>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d001      	beq.n	8000cc2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000cbe:	f000 f937 	bl	8000f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000cc2:	483b      	ldr	r0, [pc, #236]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000cc4:	f002 ff62 	bl	8003b8c <HAL_TIM_PWM_Init>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000cce:	f000 f92f 	bl	8000f30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000cda:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000cde:	4619      	mov	r1, r3
 8000ce0:	4833      	ldr	r0, [pc, #204]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000ce2:	f003 fbdb 	bl	800449c <HAL_TIMEx_MasterConfigSynchronization>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d001      	beq.n	8000cf0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000cec:	f000 f920 	bl	8000f30 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000cf0:	2360      	movs	r3, #96	; 0x60
 8000cf2:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 1000;
 8000cf4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cf8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000d02:	2304      	movs	r3, #4
 8000d04:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000d06:	2300      	movs	r3, #0
 8000d08:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d0e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d12:	2200      	movs	r2, #0
 8000d14:	4619      	mov	r1, r3
 8000d16:	4826      	ldr	r0, [pc, #152]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000d18:	f002 ff9e 	bl	8003c58 <HAL_TIM_PWM_ConfigChannel>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d001      	beq.n	8000d26 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8000d22:	f000 f905 	bl	8000f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d26:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d2a:	2204      	movs	r2, #4
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	4820      	ldr	r0, [pc, #128]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000d30:	f002 ff92 	bl	8003c58 <HAL_TIM_PWM_ConfigChannel>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 8000d3a:	f000 f8f9 	bl	8000f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d42:	2208      	movs	r2, #8
 8000d44:	4619      	mov	r1, r3
 8000d46:	481a      	ldr	r0, [pc, #104]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000d48:	f002 ff86 	bl	8003c58 <HAL_TIM_PWM_ConfigChannel>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000d52:	f000 f8ed 	bl	8000f30 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d5a:	220c      	movs	r2, #12
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4814      	ldr	r0, [pc, #80]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000d60:	f002 ff7a 	bl	8003c58 <HAL_TIM_PWM_ConfigChannel>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8000d6a:	f000 f8e1 	bl	8000f30 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000d72:	2300      	movs	r3, #0
 8000d74:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000d76:	2300      	movs	r3, #0
 8000d78:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000d82:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d86:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000d8c:	1d3b      	adds	r3, r7, #4
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4807      	ldr	r0, [pc, #28]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000d92:	f003 fbc7 	bl	8004524 <HAL_TIMEx_ConfigBreakDeadTime>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_TIM1_Init+0x174>
  {
    Error_Handler();
 8000d9c:	f000 f8c8 	bl	8000f30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000da0:	4803      	ldr	r0, [pc, #12]	; (8000db0 <MX_TIM1_Init+0x184>)
 8000da2:	f000 fd9d 	bl	80018e0 <HAL_TIM_MspPostInit>

}
 8000da6:	bf00      	nop
 8000da8:	3758      	adds	r7, #88	; 0x58
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bd80      	pop	{r7, pc}
 8000dae:	bf00      	nop
 8000db0:	20000294 	.word	0x20000294
 8000db4:	40012c00 	.word	0x40012c00

08000db8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000dbc:	4b11      	ldr	r3, [pc, #68]	; (8000e04 <MX_USART1_UART_Init+0x4c>)
 8000dbe:	4a12      	ldr	r2, [pc, #72]	; (8000e08 <MX_USART1_UART_Init+0x50>)
 8000dc0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 921600;
 8000dc2:	4b10      	ldr	r3, [pc, #64]	; (8000e04 <MX_USART1_UART_Init+0x4c>)
 8000dc4:	f44f 2261 	mov.w	r2, #921600	; 0xe1000
 8000dc8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000dca:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <MX_USART1_UART_Init+0x4c>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000dd0:	4b0c      	ldr	r3, [pc, #48]	; (8000e04 <MX_USART1_UART_Init+0x4c>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000dd6:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <MX_USART1_UART_Init+0x4c>)
 8000dd8:	2200      	movs	r2, #0
 8000dda:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ddc:	4b09      	ldr	r3, [pc, #36]	; (8000e04 <MX_USART1_UART_Init+0x4c>)
 8000dde:	220c      	movs	r2, #12
 8000de0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000de2:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <MX_USART1_UART_Init+0x4c>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000de8:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <MX_USART1_UART_Init+0x4c>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000dee:	4805      	ldr	r0, [pc, #20]	; (8000e04 <MX_USART1_UART_Init+0x4c>)
 8000df0:	f003 fbe9 	bl	80045c6 <HAL_UART_Init>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000dfa:	f000 f899 	bl	8000f30 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	2000024c 	.word	0x2000024c
 8000e08:	40013800 	.word	0x40013800

08000e0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b088      	sub	sp, #32
 8000e10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e12:	f107 0310 	add.w	r3, r7, #16
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]
 8000e1a:	605a      	str	r2, [r3, #4]
 8000e1c:	609a      	str	r2, [r3, #8]
 8000e1e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e20:	4b3f      	ldr	r3, [pc, #252]	; (8000f20 <MX_GPIO_Init+0x114>)
 8000e22:	699b      	ldr	r3, [r3, #24]
 8000e24:	4a3e      	ldr	r2, [pc, #248]	; (8000f20 <MX_GPIO_Init+0x114>)
 8000e26:	f043 0310 	orr.w	r3, r3, #16
 8000e2a:	6193      	str	r3, [r2, #24]
 8000e2c:	4b3c      	ldr	r3, [pc, #240]	; (8000f20 <MX_GPIO_Init+0x114>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	f003 0310 	and.w	r3, r3, #16
 8000e34:	60fb      	str	r3, [r7, #12]
 8000e36:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e38:	4b39      	ldr	r3, [pc, #228]	; (8000f20 <MX_GPIO_Init+0x114>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	4a38      	ldr	r2, [pc, #224]	; (8000f20 <MX_GPIO_Init+0x114>)
 8000e3e:	f043 0320 	orr.w	r3, r3, #32
 8000e42:	6193      	str	r3, [r2, #24]
 8000e44:	4b36      	ldr	r3, [pc, #216]	; (8000f20 <MX_GPIO_Init+0x114>)
 8000e46:	699b      	ldr	r3, [r3, #24]
 8000e48:	f003 0320 	and.w	r3, r3, #32
 8000e4c:	60bb      	str	r3, [r7, #8]
 8000e4e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e50:	4b33      	ldr	r3, [pc, #204]	; (8000f20 <MX_GPIO_Init+0x114>)
 8000e52:	699b      	ldr	r3, [r3, #24]
 8000e54:	4a32      	ldr	r2, [pc, #200]	; (8000f20 <MX_GPIO_Init+0x114>)
 8000e56:	f043 0304 	orr.w	r3, r3, #4
 8000e5a:	6193      	str	r3, [r2, #24]
 8000e5c:	4b30      	ldr	r3, [pc, #192]	; (8000f20 <MX_GPIO_Init+0x114>)
 8000e5e:	699b      	ldr	r3, [r3, #24]
 8000e60:	f003 0304 	and.w	r3, r3, #4
 8000e64:	607b      	str	r3, [r7, #4]
 8000e66:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e68:	4b2d      	ldr	r3, [pc, #180]	; (8000f20 <MX_GPIO_Init+0x114>)
 8000e6a:	699b      	ldr	r3, [r3, #24]
 8000e6c:	4a2c      	ldr	r2, [pc, #176]	; (8000f20 <MX_GPIO_Init+0x114>)
 8000e6e:	f043 0308 	orr.w	r3, r3, #8
 8000e72:	6193      	str	r3, [r2, #24]
 8000e74:	4b2a      	ldr	r3, [pc, #168]	; (8000f20 <MX_GPIO_Init+0x114>)
 8000e76:	699b      	ldr	r3, [r3, #24]
 8000e78:	f003 0308 	and.w	r3, r3, #8
 8000e7c:	603b      	str	r3, [r7, #0]
 8000e7e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e86:	4827      	ldr	r0, [pc, #156]	; (8000f24 <MX_GPIO_Init+0x118>)
 8000e88:	f001 ff26 	bl	8002cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CE_GPIO_Port, NRF24_CE_Pin, GPIO_PIN_RESET);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e92:	4825      	ldr	r0, [pc, #148]	; (8000f28 <MX_GPIO_Init+0x11c>)
 8000e94:	f001 ff20 	bl	8002cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_RESET);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e9e:	4823      	ldr	r0, [pc, #140]	; (8000f2c <MX_GPIO_Init+0x120>)
 8000ea0:	f001 ff1a 	bl	8002cd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000ea4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ea8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eaa:	2301      	movs	r3, #1
 8000eac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8000eb6:	f107 0310 	add.w	r3, r7, #16
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4819      	ldr	r0, [pc, #100]	; (8000f24 <MX_GPIO_Init+0x118>)
 8000ebe:	f001 fdb1 	bl	8002a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CE_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin;
 8000ec2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ec6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ecc:	2300      	movs	r3, #0
 8000ece:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CE_GPIO_Port, &GPIO_InitStruct);
 8000ed4:	f107 0310 	add.w	r3, r7, #16
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4813      	ldr	r0, [pc, #76]	; (8000f28 <MX_GPIO_Init+0x11c>)
 8000edc:	f001 fda2 	bl	8002a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 8000ee0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ee4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eea:	2300      	movs	r3, #0
 8000eec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000eee:	f107 0310 	add.w	r3, r7, #16
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	480d      	ldr	r0, [pc, #52]	; (8000f2c <MX_GPIO_Init+0x120>)
 8000ef6:	f001 fd95 	bl	8002a24 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CSN_Pin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin;
 8000efa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000efe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f00:	2301      	movs	r3, #1
 8000f02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f04:	2300      	movs	r3, #0
 8000f06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f08:	2302      	movs	r3, #2
 8000f0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CSN_GPIO_Port, &GPIO_InitStruct);
 8000f0c:	f107 0310 	add.w	r3, r7, #16
 8000f10:	4619      	mov	r1, r3
 8000f12:	4806      	ldr	r0, [pc, #24]	; (8000f2c <MX_GPIO_Init+0x120>)
 8000f14:	f001 fd86 	bl	8002a24 <HAL_GPIO_Init>

}
 8000f18:	bf00      	nop
 8000f1a:	3720      	adds	r7, #32
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	40021000 	.word	0x40021000
 8000f24:	40011000 	.word	0x40011000
 8000f28:	40010c00 	.word	0x40010c00
 8000f2c:	40010800 	.word	0x40010800

08000f30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000f34:	bf00      	nop
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bc80      	pop	{r7}
 8000f3a:	4770      	bx	lr

08000f3c <nRF24_TransmitPacket>:
// Function to transmit data packet
// input:
//   pBuf - pointer to the buffer with data to transmit
//   length - length of the data buffer in bytes
// return: one of nRF24_TX_xx values
nRF24_TXResult nRF24_TransmitPacket(uint8_t *pBuf, uint8_t length) {
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
 8000f44:	460b      	mov	r3, r1
 8000f46:	70fb      	strb	r3, [r7, #3]
	volatile uint32_t wait = nRF24_WAIT_TIMEOUT;
 8000f48:	4b22      	ldr	r3, [pc, #136]	; (8000fd4 <nRF24_TransmitPacket+0x98>)
 8000f4a:	60bb      	str	r3, [r7, #8]
	uint8_t status;

	// Deassert the CE pin (in case if it still high)
	nRF24_CE_L();
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f52:	4821      	ldr	r0, [pc, #132]	; (8000fd8 <nRF24_TransmitPacket+0x9c>)
 8000f54:	f001 fec0 	bl	8002cd8 <HAL_GPIO_WritePin>

	// Transfer a data from the specified buffer to the TX FIFO
	nRF24_WritePayload(pBuf, length);
 8000f58:	78fb      	ldrb	r3, [r7, #3]
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f000 fb64 	bl	800162a <nRF24_WritePayload>

	// Start a transmission by asserting CE pin (must be held at least 10us)
	nRF24_CE_H();
 8000f62:	2201      	movs	r2, #1
 8000f64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f68:	481b      	ldr	r0, [pc, #108]	; (8000fd8 <nRF24_TransmitPacket+0x9c>)
 8000f6a:	f001 feb5 	bl	8002cd8 <HAL_GPIO_WritePin>
	// Poll the transceiver status register until one of the following flags will be set:
	//   TX_DS  - means the packet has been transmitted
	//   MAX_RT - means the maximum number of TX retransmits happened
	// note: this solution is far from perfect, better to use IRQ instead of polling the status
	do {
		status = nRF24_GetStatus();
 8000f6e:	f000 fb24 	bl	80015ba <nRF24_GetStatus>
 8000f72:	4603      	mov	r3, r0
 8000f74:	73fb      	strb	r3, [r7, #15]
		if (status & (nRF24_FLAG_TX_DS | nRF24_FLAG_MAX_RT)) {
 8000f76:	7bfb      	ldrb	r3, [r7, #15]
 8000f78:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d105      	bne.n	8000f8c <nRF24_TransmitPacket+0x50>
			break;
		}
	} while (wait--);
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	1e5a      	subs	r2, r3, #1
 8000f84:	60ba      	str	r2, [r7, #8]
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d1f1      	bne.n	8000f6e <nRF24_TransmitPacket+0x32>
 8000f8a:	e000      	b.n	8000f8e <nRF24_TransmitPacket+0x52>
			break;
 8000f8c:	bf00      	nop

	// Deassert the CE pin (Standby-II --> Standby-I)
	nRF24_CE_L();
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f94:	4810      	ldr	r0, [pc, #64]	; (8000fd8 <nRF24_TransmitPacket+0x9c>)
 8000f96:	f001 fe9f 	bl	8002cd8 <HAL_GPIO_WritePin>

	if (!wait) {
 8000f9a:	68bb      	ldr	r3, [r7, #8]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d101      	bne.n	8000fa4 <nRF24_TransmitPacket+0x68>
		// Timeout
		return nRF24_TX_TIMEOUT;
 8000fa0:	2302      	movs	r3, #2
 8000fa2:	e012      	b.n	8000fca <nRF24_TransmitPacket+0x8e>
	}

	// Clear pending IRQ flags
    nRF24_ClearIRQFlags();
 8000fa4:	f000 fb2c 	bl	8001600 <nRF24_ClearIRQFlags>

	if (status & nRF24_FLAG_MAX_RT) {
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	f003 0310 	and.w	r3, r3, #16
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <nRF24_TransmitPacket+0x7a>
		// Auto retransmit counter exceeds the programmed maximum limit (FIFO is not removed)
		return nRF24_TX_MAXRT;
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e009      	b.n	8000fca <nRF24_TransmitPacket+0x8e>
	}

	if (status & nRF24_FLAG_TX_DS) {
 8000fb6:	7bfb      	ldrb	r3, [r7, #15]
 8000fb8:	f003 0320 	and.w	r3, r3, #32
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d001      	beq.n	8000fc4 <nRF24_TransmitPacket+0x88>
		// Successful transmission
		return nRF24_TX_SUCCESS;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	e002      	b.n	8000fca <nRF24_TransmitPacket+0x8e>
	}

	// Some banana happens, a payload remains in the TX FIFO, flush it
	nRF24_FlushTX();
 8000fc4:	f000 fb0c 	bl	80015e0 <nRF24_FlushTX>

	return nRF24_TX_ERROR;
 8000fc8:	2300      	movs	r3, #0
}
 8000fca:	4618      	mov	r0, r3
 8000fcc:	3710      	adds	r7, #16
 8000fce:	46bd      	mov	sp, r7
 8000fd0:	bd80      	pop	{r7, pc}
 8000fd2:	bf00      	nop
 8000fd4:	000fffff 	.word	0x000fffff
 8000fd8:	40010c00 	.word	0x40010c00

08000fdc <nRF24_LL_RW>:




uint8_t nRF24_LL_RW(uint8_t data) {
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b082      	sub	sp, #8
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	71fb      	strb	r3, [r7, #7]

	 // Wait until TX buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_TXE) == RESET);
 8000fe6:	bf00      	nop
 8000fe8:	2102      	movs	r1, #2
 8000fea:	480e      	ldr	r0, [pc, #56]	; (8001024 <nRF24_LL_RW+0x48>)
 8000fec:	f7ff fb4e 	bl	800068c <SPI_I2S_GetFlagStatus>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d0f8      	beq.n	8000fe8 <nRF24_LL_RW+0xc>
	// Send byte to SPI (TXE cleared)
	SPI_I2S_SendData(nRF24_SPI_PORT, data);
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	4809      	ldr	r0, [pc, #36]	; (8001024 <nRF24_LL_RW+0x48>)
 8000ffe:	f7ff fb2b 	bl	8000658 <SPI_I2S_SendData>
	// Wait while receive buffer is empty
	while (SPI_I2S_GetFlagStatus(nRF24_SPI_PORT, SPI_I2S_FLAG_RXNE) == RESET);
 8001002:	bf00      	nop
 8001004:	2101      	movs	r1, #1
 8001006:	4807      	ldr	r0, [pc, #28]	; (8001024 <nRF24_LL_RW+0x48>)
 8001008:	f7ff fb40 	bl	800068c <SPI_I2S_GetFlagStatus>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d0f8      	beq.n	8001004 <nRF24_LL_RW+0x28>

	// Return received byte
	return (uint8_t)SPI_I2S_ReceiveData(nRF24_SPI_PORT);
 8001012:	4804      	ldr	r0, [pc, #16]	; (8001024 <nRF24_LL_RW+0x48>)
 8001014:	f7ff fb2e 	bl	8000674 <SPI_I2S_ReceiveData>
 8001018:	4603      	mov	r3, r0
 800101a:	b2db      	uxtb	r3, r3
}
 800101c:	4618      	mov	r0, r3
 800101e:	3708      	adds	r7, #8
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	40003800 	.word	0x40003800

08001028 <nRF24_ReadReg>:

// Read a register
// input:
//   reg - number of register to read
// return: value of register
static uint8_t nRF24_ReadReg(uint8_t reg) {
 8001028:	b580      	push	{r7, lr}
 800102a:	b084      	sub	sp, #16
 800102c:	af00      	add	r7, sp, #0
 800102e:	4603      	mov	r3, r0
 8001030:	71fb      	strb	r3, [r7, #7]
	uint8_t value;

	nRF24_CSN_L();
 8001032:	2200      	movs	r2, #0
 8001034:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001038:	480c      	ldr	r0, [pc, #48]	; (800106c <nRF24_ReadReg+0x44>)
 800103a:	f001 fe4d 	bl	8002cd8 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg & nRF24_MASK_REG_MAP);
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	f003 031f 	and.w	r3, r3, #31
 8001044:	b2db      	uxtb	r3, r3
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff ffc8 	bl	8000fdc <nRF24_LL_RW>
	value = nRF24_LL_RW(nRF24_CMD_NOP);
 800104c:	20ff      	movs	r0, #255	; 0xff
 800104e:	f7ff ffc5 	bl	8000fdc <nRF24_LL_RW>
 8001052:	4603      	mov	r3, r0
 8001054:	73fb      	strb	r3, [r7, #15]
	nRF24_CSN_H();
 8001056:	2201      	movs	r2, #1
 8001058:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800105c:	4803      	ldr	r0, [pc, #12]	; (800106c <nRF24_ReadReg+0x44>)
 800105e:	f001 fe3b 	bl	8002cd8 <HAL_GPIO_WritePin>

	return value;
 8001062:	7bfb      	ldrb	r3, [r7, #15]
}
 8001064:	4618      	mov	r0, r3
 8001066:	3710      	adds	r7, #16
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40010800 	.word	0x40010800

08001070 <nRF24_WriteReg>:

// Write a new value to register
// input:
//   reg - number of register to write
//   value - value to write
static void nRF24_WriteReg(uint8_t reg, uint8_t value) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	460a      	mov	r2, r1
 800107a:	71fb      	strb	r3, [r7, #7]
 800107c:	4613      	mov	r3, r2
 800107e:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001080:	2200      	movs	r2, #0
 8001082:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001086:	481a      	ldr	r0, [pc, #104]	; (80010f0 <nRF24_WriteReg+0x80>)
 8001088:	f001 fe26 	bl	8002cd8 <HAL_GPIO_WritePin>
	if (reg < nRF24_CMD_W_REGISTER) {
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	2b1f      	cmp	r3, #31
 8001090:	d810      	bhi.n	80010b4 <nRF24_WriteReg+0x44>
		// This is a register access
		nRF24_LL_RW(nRF24_CMD_W_REGISTER | (reg & nRF24_MASK_REG_MAP));
 8001092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001096:	f003 031f 	and.w	r3, r3, #31
 800109a:	b25b      	sxtb	r3, r3
 800109c:	f043 0320 	orr.w	r3, r3, #32
 80010a0:	b25b      	sxtb	r3, r3
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff ff99 	bl	8000fdc <nRF24_LL_RW>
		nRF24_LL_RW(value);
 80010aa:	79bb      	ldrb	r3, [r7, #6]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ff95 	bl	8000fdc <nRF24_LL_RW>
 80010b2:	e013      	b.n	80010dc <nRF24_WriteReg+0x6c>
	} else {
		// This is a single byte command or future command/register
		nRF24_LL_RW(reg);
 80010b4:	79fb      	ldrb	r3, [r7, #7]
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff ff90 	bl	8000fdc <nRF24_LL_RW>
		if ((reg != nRF24_CMD_FLUSH_TX) && (reg != nRF24_CMD_FLUSH_RX) && \
 80010bc:	79fb      	ldrb	r3, [r7, #7]
 80010be:	2be1      	cmp	r3, #225	; 0xe1
 80010c0:	d00c      	beq.n	80010dc <nRF24_WriteReg+0x6c>
 80010c2:	79fb      	ldrb	r3, [r7, #7]
 80010c4:	2be2      	cmp	r3, #226	; 0xe2
 80010c6:	d009      	beq.n	80010dc <nRF24_WriteReg+0x6c>
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	2be3      	cmp	r3, #227	; 0xe3
 80010cc:	d006      	beq.n	80010dc <nRF24_WriteReg+0x6c>
				(reg != nRF24_CMD_REUSE_TX_PL) && (reg != nRF24_CMD_NOP)) {
 80010ce:	79fb      	ldrb	r3, [r7, #7]
 80010d0:	2bff      	cmp	r3, #255	; 0xff
 80010d2:	d003      	beq.n	80010dc <nRF24_WriteReg+0x6c>
			// Send register value
			nRF24_LL_RW(value);
 80010d4:	79bb      	ldrb	r3, [r7, #6]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff ff80 	bl	8000fdc <nRF24_LL_RW>
		}
	}
	nRF24_CSN_H();
 80010dc:	2201      	movs	r2, #1
 80010de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80010e2:	4803      	ldr	r0, [pc, #12]	; (80010f0 <nRF24_WriteReg+0x80>)
 80010e4:	f001 fdf8 	bl	8002cd8 <HAL_GPIO_WritePin>
}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40010800 	.word	0x40010800

080010f4 <nRF24_ReadMBReg>:
// Read a multi-byte register
// input:
//   reg - number of register to read
//   pBuf - pointer to the buffer for register data
//   count - number of bytes to read
static void nRF24_ReadMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 80010f4:	b590      	push	{r4, r7, lr}
 80010f6:	b083      	sub	sp, #12
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	4603      	mov	r3, r0
 80010fc:	6039      	str	r1, [r7, #0]
 80010fe:	71fb      	strb	r3, [r7, #7]
 8001100:	4613      	mov	r3, r2
 8001102:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 8001104:	2200      	movs	r2, #0
 8001106:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800110a:	480f      	ldr	r0, [pc, #60]	; (8001148 <nRF24_ReadMBReg+0x54>)
 800110c:	f001 fde4 	bl	8002cd8 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8001110:	79fb      	ldrb	r3, [r7, #7]
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ff62 	bl	8000fdc <nRF24_LL_RW>
	while (count--) {
 8001118:	e007      	b.n	800112a <nRF24_ReadMBReg+0x36>
		*pBuf++ = nRF24_LL_RW(nRF24_CMD_NOP);
 800111a:	683c      	ldr	r4, [r7, #0]
 800111c:	1c63      	adds	r3, r4, #1
 800111e:	603b      	str	r3, [r7, #0]
 8001120:	20ff      	movs	r0, #255	; 0xff
 8001122:	f7ff ff5b 	bl	8000fdc <nRF24_LL_RW>
 8001126:	4603      	mov	r3, r0
 8001128:	7023      	strb	r3, [r4, #0]
	while (count--) {
 800112a:	79bb      	ldrb	r3, [r7, #6]
 800112c:	1e5a      	subs	r2, r3, #1
 800112e:	71ba      	strb	r2, [r7, #6]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d1f2      	bne.n	800111a <nRF24_ReadMBReg+0x26>
	}
	nRF24_CSN_H();
 8001134:	2201      	movs	r2, #1
 8001136:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800113a:	4803      	ldr	r0, [pc, #12]	; (8001148 <nRF24_ReadMBReg+0x54>)
 800113c:	f001 fdcc 	bl	8002cd8 <HAL_GPIO_WritePin>
}
 8001140:	bf00      	nop
 8001142:	370c      	adds	r7, #12
 8001144:	46bd      	mov	sp, r7
 8001146:	bd90      	pop	{r4, r7, pc}
 8001148:	40010800 	.word	0x40010800

0800114c <nRF24_WriteMBReg>:
// Write a multi-byte register
// input:
//   reg - number of register to write
//   pBuf - pointer to the buffer with data to write
//   count - number of bytes to write
static void nRF24_WriteMBReg(uint8_t reg, uint8_t *pBuf, uint8_t count) {
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	4603      	mov	r3, r0
 8001154:	6039      	str	r1, [r7, #0]
 8001156:	71fb      	strb	r3, [r7, #7]
 8001158:	4613      	mov	r3, r2
 800115a:	71bb      	strb	r3, [r7, #6]
	nRF24_CSN_L();
 800115c:	2200      	movs	r2, #0
 800115e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001162:	480f      	ldr	r0, [pc, #60]	; (80011a0 <nRF24_WriteMBReg+0x54>)
 8001164:	f001 fdb8 	bl	8002cd8 <HAL_GPIO_WritePin>
	nRF24_LL_RW(reg);
 8001168:	79fb      	ldrb	r3, [r7, #7]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff ff36 	bl	8000fdc <nRF24_LL_RW>
	while (count--) {
 8001170:	e006      	b.n	8001180 <nRF24_WriteMBReg+0x34>

		nRF24_LL_RW(*pBuf++);
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	1c5a      	adds	r2, r3, #1
 8001176:	603a      	str	r2, [r7, #0]
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff ff2e 	bl	8000fdc <nRF24_LL_RW>
	while (count--) {
 8001180:	79bb      	ldrb	r3, [r7, #6]
 8001182:	1e5a      	subs	r2, r3, #1
 8001184:	71ba      	strb	r2, [r7, #6]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d1f3      	bne.n	8001172 <nRF24_WriteMBReg+0x26>
	}
	nRF24_CSN_H();
 800118a:	2201      	movs	r2, #1
 800118c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001190:	4803      	ldr	r0, [pc, #12]	; (80011a0 <nRF24_WriteMBReg+0x54>)
 8001192:	f001 fda1 	bl	8002cd8 <HAL_GPIO_WritePin>
}
 8001196:	bf00      	nop
 8001198:	3708      	adds	r7, #8
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	40010800 	.word	0x40010800

080011a4 <nRF24_Init>:

// Set transceiver to it's initial state
// note: RX/TX pipe addresses remains untouched
void nRF24_Init(void) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
	// Write to registers their initial values
	nRF24_WriteReg(nRF24_REG_CONFIG, 0x08);
 80011a8:	2108      	movs	r1, #8
 80011aa:	2000      	movs	r0, #0
 80011ac:	f7ff ff60 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_AA, 0x3F);
 80011b0:	213f      	movs	r1, #63	; 0x3f
 80011b2:	2001      	movs	r0, #1
 80011b4:	f7ff ff5c 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, 0x03);
 80011b8:	2103      	movs	r1, #3
 80011ba:	2002      	movs	r0, #2
 80011bc:	f7ff ff58 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_AW, 0x03);
 80011c0:	2103      	movs	r1, #3
 80011c2:	2003      	movs	r0, #3
 80011c4:	f7ff ff54 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_SETUP_RETR, 0x03);
 80011c8:	2103      	movs	r1, #3
 80011ca:	2004      	movs	r0, #4
 80011cc:	f7ff ff50 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_CH, 0x02);
 80011d0:	2102      	movs	r1, #2
 80011d2:	2005      	movs	r0, #5
 80011d4:	f7ff ff4c 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RF_SETUP, 0x0E);
 80011d8:	210e      	movs	r1, #14
 80011da:	2006      	movs	r0, #6
 80011dc:	f7ff ff48 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_STATUS, 0x00);
 80011e0:	2100      	movs	r1, #0
 80011e2:	2007      	movs	r0, #7
 80011e4:	f7ff ff44 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P0, 0x00);
 80011e8:	2100      	movs	r1, #0
 80011ea:	2011      	movs	r0, #17
 80011ec:	f7ff ff40 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P1, 0x00);
 80011f0:	2100      	movs	r1, #0
 80011f2:	2012      	movs	r0, #18
 80011f4:	f7ff ff3c 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P2, 0x00);
 80011f8:	2100      	movs	r1, #0
 80011fa:	2013      	movs	r0, #19
 80011fc:	f7ff ff38 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P3, 0x00);
 8001200:	2100      	movs	r1, #0
 8001202:	2014      	movs	r0, #20
 8001204:	f7ff ff34 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P4, 0x00);
 8001208:	2100      	movs	r1, #0
 800120a:	2015      	movs	r0, #21
 800120c:	f7ff ff30 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_RX_PW_P5, 0x00);
 8001210:	2100      	movs	r1, #0
 8001212:	2016      	movs	r0, #22
 8001214:	f7ff ff2c 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_DYNPD, 0x00);
 8001218:	2100      	movs	r1, #0
 800121a:	201c      	movs	r0, #28
 800121c:	f7ff ff28 	bl	8001070 <nRF24_WriteReg>
	nRF24_WriteReg(nRF24_REG_FEATURE, 0x00);
 8001220:	2100      	movs	r1, #0
 8001222:	201d      	movs	r0, #29
 8001224:	f7ff ff24 	bl	8001070 <nRF24_WriteReg>

	// Clear the FIFO's
	nRF24_FlushRX();
 8001228:	f000 f9e2 	bl	80015f0 <nRF24_FlushRX>
	nRF24_FlushTX();
 800122c:	f000 f9d8 	bl	80015e0 <nRF24_FlushTX>

	// Clear any pending interrupt flags
	nRF24_ClearIRQFlags();
 8001230:	f000 f9e6 	bl	8001600 <nRF24_ClearIRQFlags>

	// Deassert CSN pin (chip release)
	nRF24_CSN_H();
 8001234:	2201      	movs	r2, #1
 8001236:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800123a:	4802      	ldr	r0, [pc, #8]	; (8001244 <nRF24_Init+0xa0>)
 800123c:	f001 fd4c 	bl	8002cd8 <HAL_GPIO_WritePin>
}
 8001240:	bf00      	nop
 8001242:	bd80      	pop	{r7, pc}
 8001244:	40010800 	.word	0x40010800

08001248 <nRF24_Check>:

// Check if the nRF24L01 present
// return:
//   1 - nRF24L01 is online and responding
//   0 - received sequence differs from original
uint8_t nRF24_Check(void) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b084      	sub	sp, #16
 800124c:	af00      	add	r7, sp, #0
	uint8_t rxbuf[5];
	uint8_t i;
	uint8_t *ptr = (uint8_t *)nRF24_TEST_ADDR;
 800124e:	4b14      	ldr	r3, [pc, #80]	; (80012a0 <nRF24_Check+0x58>)
 8001250:	60bb      	str	r3, [r7, #8]

	// Write test TX address and read TX_ADDR register
	nRF24_WriteMBReg(nRF24_CMD_W_REGISTER | nRF24_REG_TX_ADDR, ptr, 5);
 8001252:	2205      	movs	r2, #5
 8001254:	68b9      	ldr	r1, [r7, #8]
 8001256:	2030      	movs	r0, #48	; 0x30
 8001258:	f7ff ff78 	bl	800114c <nRF24_WriteMBReg>
	nRF24_ReadMBReg(nRF24_CMD_R_REGISTER | nRF24_REG_TX_ADDR, rxbuf, 5);
 800125c:	463b      	mov	r3, r7
 800125e:	2205      	movs	r2, #5
 8001260:	4619      	mov	r1, r3
 8001262:	2010      	movs	r0, #16
 8001264:	f7ff ff46 	bl	80010f4 <nRF24_ReadMBReg>

	// Compare buffers, return error on first mismatch
	for (i = 0; i < 5; i++) {
 8001268:	2300      	movs	r3, #0
 800126a:	73fb      	strb	r3, [r7, #15]
 800126c:	e010      	b.n	8001290 <nRF24_Check+0x48>
		if (rxbuf[i] != *ptr++) return 0;
 800126e:	7bfb      	ldrb	r3, [r7, #15]
 8001270:	f107 0210 	add.w	r2, r7, #16
 8001274:	4413      	add	r3, r2
 8001276:	f813 2c10 	ldrb.w	r2, [r3, #-16]
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	1c59      	adds	r1, r3, #1
 800127e:	60b9      	str	r1, [r7, #8]
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	429a      	cmp	r2, r3
 8001284:	d001      	beq.n	800128a <nRF24_Check+0x42>
 8001286:	2300      	movs	r3, #0
 8001288:	e006      	b.n	8001298 <nRF24_Check+0x50>
	for (i = 0; i < 5; i++) {
 800128a:	7bfb      	ldrb	r3, [r7, #15]
 800128c:	3301      	adds	r3, #1
 800128e:	73fb      	strb	r3, [r7, #15]
 8001290:	7bfb      	ldrb	r3, [r7, #15]
 8001292:	2b04      	cmp	r3, #4
 8001294:	d9eb      	bls.n	800126e <nRF24_Check+0x26>
	}

	return 1;
 8001296:	2301      	movs	r3, #1
}
 8001298:	4618      	mov	r0, r3
 800129a:	3710      	adds	r7, #16
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	0800535c 	.word	0x0800535c

080012a4 <nRF24_SetPowerMode>:

// Control transceiver power mode
// input:
//   mode - new state of power mode, one of nRF24_PWR_xx values
void nRF24_SetPowerMode(uint8_t mode) {
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	reg = nRF24_ReadReg(nRF24_REG_CONFIG);
 80012ae:	2000      	movs	r0, #0
 80012b0:	f7ff feba 	bl	8001028 <nRF24_ReadReg>
 80012b4:	4603      	mov	r3, r0
 80012b6:	73fb      	strb	r3, [r7, #15]
	if (mode == nRF24_PWR_UP) {
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d104      	bne.n	80012c8 <nRF24_SetPowerMode+0x24>
		// Set the PWR_UP bit of CONFIG register to wake the transceiver
		// It goes into Stanby-I mode with consumption about 26uA
		reg |= nRF24_CONFIG_PWR_UP;
 80012be:	7bfb      	ldrb	r3, [r7, #15]
 80012c0:	f043 0302 	orr.w	r3, r3, #2
 80012c4:	73fb      	strb	r3, [r7, #15]
 80012c6:	e003      	b.n	80012d0 <nRF24_SetPowerMode+0x2c>
	} else {
		// Clear the PWR_UP bit of CONFIG register to put the transceiver
		// into power down mode with consumption about 900nA
		reg &= ~nRF24_CONFIG_PWR_UP;
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
 80012ca:	f023 0302 	bic.w	r3, r3, #2
 80012ce:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 80012d0:	7bfb      	ldrb	r3, [r7, #15]
 80012d2:	4619      	mov	r1, r3
 80012d4:	2000      	movs	r0, #0
 80012d6:	f7ff fecb 	bl	8001070 <nRF24_WriteReg>
}
 80012da:	bf00      	nop
 80012dc:	3710      	adds	r7, #16
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <nRF24_SetOperationalMode>:

// Set transceiver operational mode
// input:
//   mode - operational mode, one of nRF24_MODE_xx values
void nRF24_SetOperationalMode(uint8_t mode) {
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b084      	sub	sp, #16
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	4603      	mov	r3, r0
 80012ea:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure PRIM_RX bit of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 80012ec:	2000      	movs	r0, #0
 80012ee:	f7ff fe9b 	bl	8001028 <nRF24_ReadReg>
 80012f2:	4603      	mov	r3, r0
 80012f4:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_CONFIG_PRIM_RX;
 80012f6:	7bfb      	ldrb	r3, [r7, #15]
 80012f8:	f023 0301 	bic.w	r3, r3, #1
 80012fc:	73fb      	strb	r3, [r7, #15]
	reg |= (mode & nRF24_CONFIG_PRIM_RX);
 80012fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	b25a      	sxtb	r2, r3
 8001308:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800130c:	4313      	orrs	r3, r2
 800130e:	b25b      	sxtb	r3, r3
 8001310:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8001312:	7bfb      	ldrb	r3, [r7, #15]
 8001314:	4619      	mov	r1, r3
 8001316:	2000      	movs	r0, #0
 8001318:	f7ff feaa 	bl	8001070 <nRF24_WriteReg>
}
 800131c:	bf00      	nop
 800131e:	3710      	adds	r7, #16
 8001320:	46bd      	mov	sp, r7
 8001322:	bd80      	pop	{r7, pc}

08001324 <nRF24_SetCRCScheme>:
// Configure transceiver CRC scheme
// input:
//   scheme - CRC scheme, one of nRF24_CRC_xx values
// note: transceiver will forcibly turn on the CRC in case if auto acknowledgment
//       enabled for at least one RX pipe
void nRF24_SetCRCScheme(uint8_t scheme) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b084      	sub	sp, #16
 8001328:	af00      	add	r7, sp, #0
 800132a:	4603      	mov	r3, r0
 800132c:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure EN_CRC[3] and CRCO[2] bits of the CONFIG register
	reg  = nRF24_ReadReg(nRF24_REG_CONFIG);
 800132e:	2000      	movs	r0, #0
 8001330:	f7ff fe7a 	bl	8001028 <nRF24_ReadReg>
 8001334:	4603      	mov	r3, r0
 8001336:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_CRC;
 8001338:	7bfb      	ldrb	r3, [r7, #15]
 800133a:	f023 030c 	bic.w	r3, r3, #12
 800133e:	73fb      	strb	r3, [r7, #15]
	reg |= (scheme & nRF24_MASK_CRC);
 8001340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001344:	f003 030c 	and.w	r3, r3, #12
 8001348:	b25a      	sxtb	r2, r3
 800134a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134e:	4313      	orrs	r3, r2
 8001350:	b25b      	sxtb	r3, r3
 8001352:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_CONFIG, reg);
 8001354:	7bfb      	ldrb	r3, [r7, #15]
 8001356:	4619      	mov	r1, r3
 8001358:	2000      	movs	r0, #0
 800135a:	f7ff fe89 	bl	8001070 <nRF24_WriteReg>
}
 800135e:	bf00      	nop
 8001360:	3710      	adds	r7, #16
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}

08001366 <nRF24_SetRFChannel>:
// Set frequency channel
// input:
//   channel - radio frequency channel, value from 0 to 127
// note: frequency will be (2400 + channel)MHz
// note: PLOS_CNT[7:4] bits of the OBSERVER_TX register will be reset
void nRF24_SetRFChannel(uint8_t channel) {
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	4603      	mov	r3, r0
 800136e:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_RF_CH, channel);
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	4619      	mov	r1, r3
 8001374:	2005      	movs	r0, #5
 8001376:	f7ff fe7b 	bl	8001070 <nRF24_WriteReg>
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <nRF24_SetAddrWidth>:

// Set of address widths
// input:
//   addr_width - RX/TX address field width, value from 3 to 5
// note: this setting is common for all pipes
void nRF24_SetAddrWidth(uint8_t addr_width) {
 8001382:	b580      	push	{r7, lr}
 8001384:	b082      	sub	sp, #8
 8001386:	af00      	add	r7, sp, #0
 8001388:	4603      	mov	r3, r0
 800138a:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_SETUP_AW, addr_width - 2);
 800138c:	79fb      	ldrb	r3, [r7, #7]
 800138e:	3b02      	subs	r3, #2
 8001390:	b2db      	uxtb	r3, r3
 8001392:	4619      	mov	r1, r3
 8001394:	2003      	movs	r0, #3
 8001396:	f7ff fe6b 	bl	8001070 <nRF24_WriteReg>
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
	...

080013a4 <nRF24_SetAddr>:
// note: buffer length must be equal to current address width of transceiver
// note: for pipes[2..5] only first byte of address will be written because
//       other bytes of address equals to pipe1
// note: for pipes[2..5] only first byte of address will be written because
//       pipes 1-5 share the four most significant address bytes
void nRF24_SetAddr(uint8_t pipe, const uint8_t *addr) {
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	4603      	mov	r3, r0
 80013ac:	6039      	str	r1, [r7, #0]
 80013ae:	71fb      	strb	r3, [r7, #7]
	uint8_t addr_width;

	// RX_ADDR_Px register
	switch (pipe) {
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	2b06      	cmp	r3, #6
 80013b4:	d846      	bhi.n	8001444 <nRF24_SetAddr+0xa0>
 80013b6:	a201      	add	r2, pc, #4	; (adr r2, 80013bc <nRF24_SetAddr+0x18>)
 80013b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013bc:	080013d9 	.word	0x080013d9
 80013c0:	080013d9 	.word	0x080013d9
 80013c4:	08001431 	.word	0x08001431
 80013c8:	08001431 	.word	0x08001431
 80013cc:	08001431 	.word	0x08001431
 80013d0:	08001431 	.word	0x08001431
 80013d4:	080013d9 	.word	0x080013d9
		case nRF24_PIPETX:
		case nRF24_PIPE0:
		case nRF24_PIPE1:
			// Get address width
			addr_width = nRF24_ReadReg(nRF24_REG_SETUP_AW) + 1;
 80013d8:	2003      	movs	r0, #3
 80013da:	f7ff fe25 	bl	8001028 <nRF24_ReadReg>
 80013de:	4603      	mov	r3, r0
 80013e0:	3301      	adds	r3, #1
 80013e2:	73fb      	strb	r3, [r7, #15]
			// Write address in reverse order (LSByte first)
			addr += addr_width;
 80013e4:	7bfb      	ldrb	r3, [r7, #15]
 80013e6:	683a      	ldr	r2, [r7, #0]
 80013e8:	4413      	add	r3, r2
 80013ea:	603b      	str	r3, [r7, #0]
			nRF24_CSN_L();
 80013ec:	2200      	movs	r2, #0
 80013ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013f2:	4817      	ldr	r0, [pc, #92]	; (8001450 <nRF24_SetAddr+0xac>)
 80013f4:	f001 fc70 	bl	8002cd8 <HAL_GPIO_WritePin>
			nRF24_LL_RW(nRF24_CMD_W_REGISTER | nRF24_ADDR_REGS[pipe]);
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	4a16      	ldr	r2, [pc, #88]	; (8001454 <nRF24_SetAddr+0xb0>)
 80013fc:	5cd3      	ldrb	r3, [r2, r3]
 80013fe:	f043 0320 	orr.w	r3, r3, #32
 8001402:	b2db      	uxtb	r3, r3
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff fde9 	bl	8000fdc <nRF24_LL_RW>
			do {
				nRF24_LL_RW(*addr--);
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	1e5a      	subs	r2, r3, #1
 800140e:	603a      	str	r2, [r7, #0]
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	4618      	mov	r0, r3
 8001414:	f7ff fde2 	bl	8000fdc <nRF24_LL_RW>
			} while (addr_width--);
 8001418:	7bfb      	ldrb	r3, [r7, #15]
 800141a:	1e5a      	subs	r2, r3, #1
 800141c:	73fa      	strb	r2, [r7, #15]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d1f3      	bne.n	800140a <nRF24_SetAddr+0x66>
			nRF24_CSN_H();
 8001422:	2201      	movs	r2, #1
 8001424:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001428:	4809      	ldr	r0, [pc, #36]	; (8001450 <nRF24_SetAddr+0xac>)
 800142a:	f001 fc55 	bl	8002cd8 <HAL_GPIO_WritePin>
			break;
 800142e:	e00a      	b.n	8001446 <nRF24_SetAddr+0xa2>
		case nRF24_PIPE2:
		case nRF24_PIPE3:
		case nRF24_PIPE4:
		case nRF24_PIPE5:
			// Write address LSBbyte (only first byte from the addr buffer)
			nRF24_WriteReg(nRF24_ADDR_REGS[pipe], *addr);
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	4a08      	ldr	r2, [pc, #32]	; (8001454 <nRF24_SetAddr+0xb0>)
 8001434:	5cd2      	ldrb	r2, [r2, r3]
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	781b      	ldrb	r3, [r3, #0]
 800143a:	4619      	mov	r1, r3
 800143c:	4610      	mov	r0, r2
 800143e:	f7ff fe17 	bl	8001070 <nRF24_WriteReg>
			break;
 8001442:	e000      	b.n	8001446 <nRF24_SetAddr+0xa2>
		default:
			// Incorrect pipe number -> do nothing
			break;
 8001444:	bf00      	nop
	}
}
 8001446:	bf00      	nop
 8001448:	3710      	adds	r7, #16
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	40010800 	.word	0x40010800
 8001454:	08005398 	.word	0x08005398

08001458 <nRF24_SetTXPower>:

// Configure RF output power in TX mode
// input:
//   tx_pwr - RF output power, one of nRF24_TXPWR_xx values
void nRF24_SetTXPower(uint8_t tx_pwr) {
 8001458:	b580      	push	{r7, lr}
 800145a:	b084      	sub	sp, #16
 800145c:	af00      	add	r7, sp, #0
 800145e:	4603      	mov	r3, r0
 8001460:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_PWR[2:1] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8001462:	2006      	movs	r0, #6
 8001464:	f7ff fde0 	bl	8001028 <nRF24_ReadReg>
 8001468:	4603      	mov	r3, r0
 800146a:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_RF_PWR;
 800146c:	7bfb      	ldrb	r3, [r7, #15]
 800146e:	f023 0306 	bic.w	r3, r3, #6
 8001472:	73fb      	strb	r3, [r7, #15]
	reg |= tx_pwr;
 8001474:	7bfa      	ldrb	r2, [r7, #15]
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	4313      	orrs	r3, r2
 800147a:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 800147c:	7bfb      	ldrb	r3, [r7, #15]
 800147e:	4619      	mov	r1, r3
 8001480:	2006      	movs	r0, #6
 8001482:	f7ff fdf5 	bl	8001070 <nRF24_WriteReg>
}
 8001486:	bf00      	nop
 8001488:	3710      	adds	r7, #16
 800148a:	46bd      	mov	sp, r7
 800148c:	bd80      	pop	{r7, pc}

0800148e <nRF24_SetDataRate>:

// Configure transceiver data rate
// input:
//   data_rate - data rate, one of nRF24_DR_xx values
void nRF24_SetDataRate(uint8_t data_rate) {
 800148e:	b580      	push	{r7, lr}
 8001490:	b084      	sub	sp, #16
 8001492:	af00      	add	r7, sp, #0
 8001494:	4603      	mov	r3, r0
 8001496:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	// Configure RF_DR_LOW[5] and RF_DR_HIGH[3] bits of the RF_SETUP register
	reg  = nRF24_ReadReg(nRF24_REG_RF_SETUP);
 8001498:	2006      	movs	r0, #6
 800149a:	f7ff fdc5 	bl	8001028 <nRF24_ReadReg>
 800149e:	4603      	mov	r3, r0
 80014a0:	73fb      	strb	r3, [r7, #15]
	reg &= ~nRF24_MASK_DATARATE;
 80014a2:	7bfb      	ldrb	r3, [r7, #15]
 80014a4:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 80014a8:	73fb      	strb	r3, [r7, #15]
	reg |= data_rate;
 80014aa:	7bfa      	ldrb	r2, [r7, #15]
 80014ac:	79fb      	ldrb	r3, [r7, #7]
 80014ae:	4313      	orrs	r3, r2
 80014b0:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_RF_SETUP, reg);
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
 80014b4:	4619      	mov	r1, r3
 80014b6:	2006      	movs	r0, #6
 80014b8:	f7ff fdda 	bl	8001070 <nRF24_WriteReg>
}
 80014bc:	bf00      	nop
 80014be:	3710      	adds	r7, #16
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <nRF24_SetRXPipe>:
// Configure a specified RX pipe
// input:
//   pipe - number of the RX pipe, value from 0 to 5
//   aa_state - state of auto acknowledgment, one of nRF24_AA_xx values
//   payload_len - payload length in bytes
void nRF24_SetRXPipe(uint8_t pipe, uint8_t aa_state, uint8_t payload_len) {
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
 80014ce:	460b      	mov	r3, r1
 80014d0:	71bb      	strb	r3, [r7, #6]
 80014d2:	4613      	mov	r3, r2
 80014d4:	717b      	strb	r3, [r7, #5]
	uint8_t reg;

	// Enable the specified pipe (EN_RXADDR register)
	reg = (nRF24_ReadReg(nRF24_REG_EN_RXADDR) | (1 << pipe)) & nRF24_MASK_EN_RX;
 80014d6:	2002      	movs	r0, #2
 80014d8:	f7ff fda6 	bl	8001028 <nRF24_ReadReg>
 80014dc:	4603      	mov	r3, r0
 80014de:	b25a      	sxtb	r2, r3
 80014e0:	79fb      	ldrb	r3, [r7, #7]
 80014e2:	2101      	movs	r1, #1
 80014e4:	fa01 f303 	lsl.w	r3, r1, r3
 80014e8:	b25b      	sxtb	r3, r3
 80014ea:	4313      	orrs	r3, r2
 80014ec:	b25b      	sxtb	r3, r3
 80014ee:	b2db      	uxtb	r3, r3
 80014f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80014f4:	73fb      	strb	r3, [r7, #15]
	nRF24_WriteReg(nRF24_REG_EN_RXADDR, reg);
 80014f6:	7bfb      	ldrb	r3, [r7, #15]
 80014f8:	4619      	mov	r1, r3
 80014fa:	2002      	movs	r0, #2
 80014fc:	f7ff fdb8 	bl	8001070 <nRF24_WriteReg>

	// Set RX payload length (RX_PW_Px register)
	nRF24_WriteReg(nRF24_RX_PW_PIPE[pipe], payload_len & nRF24_MASK_RX_PW);
 8001500:	79fb      	ldrb	r3, [r7, #7]
 8001502:	4a19      	ldr	r2, [pc, #100]	; (8001568 <nRF24_SetRXPipe+0xa4>)
 8001504:	5cd2      	ldrb	r2, [r2, r3]
 8001506:	797b      	ldrb	r3, [r7, #5]
 8001508:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800150c:	b2db      	uxtb	r3, r3
 800150e:	4619      	mov	r1, r3
 8001510:	4610      	mov	r0, r2
 8001512:	f7ff fdad 	bl	8001070 <nRF24_WriteReg>

	// Set auto acknowledgment for a specified pipe (EN_AA register)
	reg = nRF24_ReadReg(nRF24_REG_EN_AA);
 8001516:	2001      	movs	r0, #1
 8001518:	f7ff fd86 	bl	8001028 <nRF24_ReadReg>
 800151c:	4603      	mov	r3, r0
 800151e:	73fb      	strb	r3, [r7, #15]
	if (aa_state == nRF24_AA_ON) {
 8001520:	79bb      	ldrb	r3, [r7, #6]
 8001522:	2b01      	cmp	r3, #1
 8001524:	d10a      	bne.n	800153c <nRF24_SetRXPipe+0x78>
		reg |=  (1 << pipe);
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	2201      	movs	r2, #1
 800152a:	fa02 f303 	lsl.w	r3, r2, r3
 800152e:	b25a      	sxtb	r2, r3
 8001530:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001534:	4313      	orrs	r3, r2
 8001536:	b25b      	sxtb	r3, r3
 8001538:	73fb      	strb	r3, [r7, #15]
 800153a:	e00b      	b.n	8001554 <nRF24_SetRXPipe+0x90>
	} else {
		reg &= ~(1 << pipe);
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	2201      	movs	r2, #1
 8001540:	fa02 f303 	lsl.w	r3, r2, r3
 8001544:	b25b      	sxtb	r3, r3
 8001546:	43db      	mvns	r3, r3
 8001548:	b25a      	sxtb	r2, r3
 800154a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800154e:	4013      	ands	r3, r2
 8001550:	b25b      	sxtb	r3, r3
 8001552:	73fb      	strb	r3, [r7, #15]
	}
	nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 8001554:	7bfb      	ldrb	r3, [r7, #15]
 8001556:	4619      	mov	r1, r3
 8001558:	2001      	movs	r0, #1
 800155a:	f7ff fd89 	bl	8001070 <nRF24_WriteReg>
}
 800155e:	bf00      	nop
 8001560:	3710      	adds	r7, #16
 8001562:	46bd      	mov	sp, r7
 8001564:	bd80      	pop	{r7, pc}
 8001566:	bf00      	nop
 8001568:	08005390 	.word	0x08005390

0800156c <nRF24_DisableAA>:
}

// Disable the auto retransmit (a.k.a. enhanced ShockBurst) for one or all RX pipes
// input:
//   pipe - number of the RX pipe, value from 0 to 5, any other value will disable AA for all RX pipes
void nRF24_DisableAA(uint8_t pipe) {
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	71fb      	strb	r3, [r7, #7]
	uint8_t reg;

	if (pipe > 5) {
 8001576:	79fb      	ldrb	r3, [r7, #7]
 8001578:	2b05      	cmp	r3, #5
 800157a:	d904      	bls.n	8001586 <nRF24_DisableAA+0x1a>
		// Disable Auto-ACK for ALL pipes
		nRF24_WriteReg(nRF24_REG_EN_AA, 0x00);
 800157c:	2100      	movs	r1, #0
 800157e:	2001      	movs	r0, #1
 8001580:	f7ff fd76 	bl	8001070 <nRF24_WriteReg>
		// Clear bit in the EN_AA register
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
		reg &= ~(1 << pipe);
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
	}
}
 8001584:	e015      	b.n	80015b2 <nRF24_DisableAA+0x46>
		reg  = nRF24_ReadReg(nRF24_REG_EN_AA);
 8001586:	2001      	movs	r0, #1
 8001588:	f7ff fd4e 	bl	8001028 <nRF24_ReadReg>
 800158c:	4603      	mov	r3, r0
 800158e:	73fb      	strb	r3, [r7, #15]
		reg &= ~(1 << pipe);
 8001590:	79fb      	ldrb	r3, [r7, #7]
 8001592:	2201      	movs	r2, #1
 8001594:	fa02 f303 	lsl.w	r3, r2, r3
 8001598:	b25b      	sxtb	r3, r3
 800159a:	43db      	mvns	r3, r3
 800159c:	b25a      	sxtb	r2, r3
 800159e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015a2:	4013      	ands	r3, r2
 80015a4:	b25b      	sxtb	r3, r3
 80015a6:	73fb      	strb	r3, [r7, #15]
		nRF24_WriteReg(nRF24_REG_EN_AA, reg);
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	4619      	mov	r1, r3
 80015ac:	2001      	movs	r0, #1
 80015ae:	f7ff fd5f 	bl	8001070 <nRF24_WriteReg>
}
 80015b2:	bf00      	nop
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}

080015ba <nRF24_GetStatus>:

// Get value of the STATUS register
// return: value of STATUS register
uint8_t nRF24_GetStatus(void) {
 80015ba:	b580      	push	{r7, lr}
 80015bc:	af00      	add	r7, sp, #0
	return nRF24_ReadReg(nRF24_REG_STATUS);
 80015be:	2007      	movs	r0, #7
 80015c0:	f7ff fd32 	bl	8001028 <nRF24_ReadReg>
 80015c4:	4603      	mov	r3, r0
}
 80015c6:	4618      	mov	r0, r3
 80015c8:	bd80      	pop	{r7, pc}

080015ca <nRF24_GetStatus_RXFIFO>:
	return (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_STATUS_IRQ);
}

// Get status of the RX FIFO
// return: one of the nRF24_STATUS_RXFIFO_xx values
uint8_t nRF24_GetStatus_RXFIFO(void) {
 80015ca:	b580      	push	{r7, lr}
 80015cc:	af00      	add	r7, sp, #0
	return (nRF24_ReadReg(nRF24_REG_FIFO_STATUS) & nRF24_MASK_RXFIFO);
 80015ce:	2017      	movs	r0, #23
 80015d0:	f7ff fd2a 	bl	8001028 <nRF24_ReadReg>
 80015d4:	4603      	mov	r3, r0
 80015d6:	f003 0303 	and.w	r3, r3, #3
 80015da:	b2db      	uxtb	r3, r3
}
 80015dc:	4618      	mov	r0, r3
 80015de:	bd80      	pop	{r7, pc}

080015e0 <nRF24_FlushTX>:
	reg = nRF24_ReadReg(nRF24_REG_RF_CH);
	nRF24_WriteReg(nRF24_REG_RF_CH, reg);
}

// Flush the TX FIFO
void nRF24_FlushTX(void) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_TX, nRF24_CMD_NOP);
 80015e4:	21ff      	movs	r1, #255	; 0xff
 80015e6:	20e1      	movs	r0, #225	; 0xe1
 80015e8:	f7ff fd42 	bl	8001070 <nRF24_WriteReg>
}
 80015ec:	bf00      	nop
 80015ee:	bd80      	pop	{r7, pc}

080015f0 <nRF24_FlushRX>:

// Flush the RX FIFO
void nRF24_FlushRX(void) {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	af00      	add	r7, sp, #0
	nRF24_WriteReg(nRF24_CMD_FLUSH_RX, nRF24_CMD_NOP);
 80015f4:	21ff      	movs	r1, #255	; 0xff
 80015f6:	20e2      	movs	r0, #226	; 0xe2
 80015f8:	f7ff fd3a 	bl	8001070 <nRF24_WriteReg>
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}

08001600 <nRF24_ClearIRQFlags>:

// Clear any pending IRQ flags
void nRF24_ClearIRQFlags(void) {
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
	uint8_t reg;

	// Clear RX_DR, TX_DS and MAX_RT bits of the STATUS register
	reg  = nRF24_ReadReg(nRF24_REG_STATUS);
 8001606:	2007      	movs	r0, #7
 8001608:	f7ff fd0e 	bl	8001028 <nRF24_ReadReg>
 800160c:	4603      	mov	r3, r0
 800160e:	71fb      	strb	r3, [r7, #7]
	reg |= nRF24_MASK_STATUS_IRQ;
 8001610:	79fb      	ldrb	r3, [r7, #7]
 8001612:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001616:	71fb      	strb	r3, [r7, #7]
	nRF24_WriteReg(nRF24_REG_STATUS, reg);
 8001618:	79fb      	ldrb	r3, [r7, #7]
 800161a:	4619      	mov	r1, r3
 800161c:	2007      	movs	r0, #7
 800161e:	f7ff fd27 	bl	8001070 <nRF24_WriteReg>
}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}

0800162a <nRF24_WritePayload>:

// Write TX payload
// input:
//   pBuf - pointer to the buffer with payload data
//   length - payload length in bytes
void nRF24_WritePayload(uint8_t *pBuf, uint8_t length) {
 800162a:	b580      	push	{r7, lr}
 800162c:	b082      	sub	sp, #8
 800162e:	af00      	add	r7, sp, #0
 8001630:	6078      	str	r0, [r7, #4]
 8001632:	460b      	mov	r3, r1
 8001634:	70fb      	strb	r3, [r7, #3]
	nRF24_WriteMBReg(nRF24_CMD_W_TX_PAYLOAD, pBuf, length);
 8001636:	78fb      	ldrb	r3, [r7, #3]
 8001638:	461a      	mov	r2, r3
 800163a:	6879      	ldr	r1, [r7, #4]
 800163c:	20a0      	movs	r0, #160	; 0xa0
 800163e:	f7ff fd85 	bl	800114c <nRF24_WriteMBReg>
}
 8001642:	bf00      	nop
 8001644:	3708      	adds	r7, #8
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
	...

0800164c <nRF24_ReadPayload>:
//   pBuf - pointer to the buffer to store a payload data
//   length - pointer to variable to store a payload length
// return: one of nRF24_RX_xx values
//   nRF24_RX_PIPEX - packet has been received from the pipe number X
//   nRF24_RX_EMPTY - the RX FIFO is empty
nRF24_RXResult nRF24_ReadPayload(uint8_t *pBuf, uint8_t *length) {
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	6039      	str	r1, [r7, #0]
	uint8_t pipe;

	// Extract a payload pipe number from the STATUS register
	pipe = (nRF24_ReadReg(nRF24_REG_STATUS) & nRF24_MASK_RX_P_NO) >> 1;
 8001656:	2007      	movs	r0, #7
 8001658:	f7ff fce6 	bl	8001028 <nRF24_ReadReg>
 800165c:	4603      	mov	r3, r0
 800165e:	105b      	asrs	r3, r3, #1
 8001660:	b2db      	uxtb	r3, r3
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	73fb      	strb	r3, [r7, #15]

	// RX FIFO empty?
	if (pipe < 6) {
 8001668:	7bfb      	ldrb	r3, [r7, #15]
 800166a:	2b05      	cmp	r3, #5
 800166c:	d816      	bhi.n	800169c <nRF24_ReadPayload+0x50>
		// Get payload length
		*length = nRF24_ReadReg(nRF24_RX_PW_PIPE[pipe]);
 800166e:	7bfb      	ldrb	r3, [r7, #15]
 8001670:	4a0e      	ldr	r2, [pc, #56]	; (80016ac <nRF24_ReadPayload+0x60>)
 8001672:	5cd3      	ldrb	r3, [r2, r3]
 8001674:	4618      	mov	r0, r3
 8001676:	f7ff fcd7 	bl	8001028 <nRF24_ReadReg>
 800167a:	4603      	mov	r3, r0
 800167c:	461a      	mov	r2, r3
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	701a      	strb	r2, [r3, #0]

		// Read a payload from the RX FIFO
		if (*length) {
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d006      	beq.n	8001698 <nRF24_ReadPayload+0x4c>
			nRF24_ReadMBReg(nRF24_CMD_R_RX_PAYLOAD, pBuf, *length);
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	781b      	ldrb	r3, [r3, #0]
 800168e:	461a      	mov	r2, r3
 8001690:	6879      	ldr	r1, [r7, #4]
 8001692:	2061      	movs	r0, #97	; 0x61
 8001694:	f7ff fd2e 	bl	80010f4 <nRF24_ReadMBReg>
		}

		return ((nRF24_RXResult)pipe);
 8001698:	7bfb      	ldrb	r3, [r7, #15]
 800169a:	e003      	b.n	80016a4 <nRF24_ReadPayload+0x58>
	}

	// The RX FIFO is empty
	*length = 0;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	2200      	movs	r2, #0
 80016a0:	701a      	strb	r2, [r3, #0]

	return nRF24_RX_EMPTY;
 80016a2:	23ff      	movs	r3, #255	; 0xff
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	08005390 	.word	0x08005390

080016b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016b0:	b480      	push	{r7}
 80016b2:	b085      	sub	sp, #20
 80016b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016b6:	4b15      	ldr	r3, [pc, #84]	; (800170c <HAL_MspInit+0x5c>)
 80016b8:	699b      	ldr	r3, [r3, #24]
 80016ba:	4a14      	ldr	r2, [pc, #80]	; (800170c <HAL_MspInit+0x5c>)
 80016bc:	f043 0301 	orr.w	r3, r3, #1
 80016c0:	6193      	str	r3, [r2, #24]
 80016c2:	4b12      	ldr	r3, [pc, #72]	; (800170c <HAL_MspInit+0x5c>)
 80016c4:	699b      	ldr	r3, [r3, #24]
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	60bb      	str	r3, [r7, #8]
 80016cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ce:	4b0f      	ldr	r3, [pc, #60]	; (800170c <HAL_MspInit+0x5c>)
 80016d0:	69db      	ldr	r3, [r3, #28]
 80016d2:	4a0e      	ldr	r2, [pc, #56]	; (800170c <HAL_MspInit+0x5c>)
 80016d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016d8:	61d3      	str	r3, [r2, #28]
 80016da:	4b0c      	ldr	r3, [pc, #48]	; (800170c <HAL_MspInit+0x5c>)
 80016dc:	69db      	ldr	r3, [r3, #28]
 80016de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016e2:	607b      	str	r3, [r7, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80016e6:	4b0a      	ldr	r3, [pc, #40]	; (8001710 <HAL_MspInit+0x60>)
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	60fb      	str	r3, [r7, #12]
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	4a04      	ldr	r2, [pc, #16]	; (8001710 <HAL_MspInit+0x60>)
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001702:	bf00      	nop
 8001704:	3714      	adds	r7, #20
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr
 800170c:	40021000 	.word	0x40021000
 8001710:	40010000 	.word	0x40010000

08001714 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b088      	sub	sp, #32
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800171c:	f107 0310 	add.w	r3, r7, #16
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	605a      	str	r2, [r3, #4]
 8001726:	609a      	str	r2, [r3, #8]
 8001728:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a14      	ldr	r2, [pc, #80]	; (8001780 <HAL_ADC_MspInit+0x6c>)
 8001730:	4293      	cmp	r3, r2
 8001732:	d121      	bne.n	8001778 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001734:	4b13      	ldr	r3, [pc, #76]	; (8001784 <HAL_ADC_MspInit+0x70>)
 8001736:	699b      	ldr	r3, [r3, #24]
 8001738:	4a12      	ldr	r2, [pc, #72]	; (8001784 <HAL_ADC_MspInit+0x70>)
 800173a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800173e:	6193      	str	r3, [r2, #24]
 8001740:	4b10      	ldr	r3, [pc, #64]	; (8001784 <HAL_ADC_MspInit+0x70>)
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001748:	60fb      	str	r3, [r7, #12]
 800174a:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800174c:	4b0d      	ldr	r3, [pc, #52]	; (8001784 <HAL_ADC_MspInit+0x70>)
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	4a0c      	ldr	r2, [pc, #48]	; (8001784 <HAL_ADC_MspInit+0x70>)
 8001752:	f043 0304 	orr.w	r3, r3, #4
 8001756:	6193      	str	r3, [r2, #24]
 8001758:	4b0a      	ldr	r3, [pc, #40]	; (8001784 <HAL_ADC_MspInit+0x70>)
 800175a:	699b      	ldr	r3, [r3, #24]
 800175c:	f003 0304 	and.w	r3, r3, #4
 8001760:	60bb      	str	r3, [r7, #8]
 8001762:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001764:	2301      	movs	r3, #1
 8001766:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001768:	2303      	movs	r3, #3
 800176a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800176c:	f107 0310 	add.w	r3, r7, #16
 8001770:	4619      	mov	r1, r3
 8001772:	4805      	ldr	r0, [pc, #20]	; (8001788 <HAL_ADC_MspInit+0x74>)
 8001774:	f001 f956 	bl	8002a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001778:	bf00      	nop
 800177a:	3720      	adds	r7, #32
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40012400 	.word	0x40012400
 8001784:	40021000 	.word	0x40021000
 8001788:	40010800 	.word	0x40010800

0800178c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b088      	sub	sp, #32
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4a16      	ldr	r2, [pc, #88]	; (8001800 <HAL_I2C_MspInit+0x74>)
 80017a8:	4293      	cmp	r3, r2
 80017aa:	d124      	bne.n	80017f6 <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017ac:	4b15      	ldr	r3, [pc, #84]	; (8001804 <HAL_I2C_MspInit+0x78>)
 80017ae:	699b      	ldr	r3, [r3, #24]
 80017b0:	4a14      	ldr	r2, [pc, #80]	; (8001804 <HAL_I2C_MspInit+0x78>)
 80017b2:	f043 0308 	orr.w	r3, r3, #8
 80017b6:	6193      	str	r3, [r2, #24]
 80017b8:	4b12      	ldr	r3, [pc, #72]	; (8001804 <HAL_I2C_MspInit+0x78>)
 80017ba:	699b      	ldr	r3, [r3, #24]
 80017bc:	f003 0308 	and.w	r3, r3, #8
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration    
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80017c4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80017c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80017ca:	2312      	movs	r3, #18
 80017cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80017ce:	2303      	movs	r3, #3
 80017d0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017d2:	f107 0310 	add.w	r3, r7, #16
 80017d6:	4619      	mov	r1, r3
 80017d8:	480b      	ldr	r0, [pc, #44]	; (8001808 <HAL_I2C_MspInit+0x7c>)
 80017da:	f001 f923 	bl	8002a24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80017de:	4b09      	ldr	r3, [pc, #36]	; (8001804 <HAL_I2C_MspInit+0x78>)
 80017e0:	69db      	ldr	r3, [r3, #28]
 80017e2:	4a08      	ldr	r2, [pc, #32]	; (8001804 <HAL_I2C_MspInit+0x78>)
 80017e4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80017e8:	61d3      	str	r3, [r2, #28]
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <HAL_I2C_MspInit+0x78>)
 80017ec:	69db      	ldr	r3, [r3, #28]
 80017ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017f2:	60bb      	str	r3, [r7, #8]
 80017f4:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80017f6:	bf00      	nop
 80017f8:	3720      	adds	r7, #32
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	40005800 	.word	0x40005800
 8001804:	40021000 	.word	0x40021000
 8001808:	40010c00 	.word	0x40010c00

0800180c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b088      	sub	sp, #32
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001814:	f107 0310 	add.w	r3, r7, #16
 8001818:	2200      	movs	r2, #0
 800181a:	601a      	str	r2, [r3, #0]
 800181c:	605a      	str	r2, [r3, #4]
 800181e:	609a      	str	r2, [r3, #8]
 8001820:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a1c      	ldr	r2, [pc, #112]	; (8001898 <HAL_SPI_MspInit+0x8c>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d131      	bne.n	8001890 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800182c:	4b1b      	ldr	r3, [pc, #108]	; (800189c <HAL_SPI_MspInit+0x90>)
 800182e:	69db      	ldr	r3, [r3, #28]
 8001830:	4a1a      	ldr	r2, [pc, #104]	; (800189c <HAL_SPI_MspInit+0x90>)
 8001832:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001836:	61d3      	str	r3, [r2, #28]
 8001838:	4b18      	ldr	r3, [pc, #96]	; (800189c <HAL_SPI_MspInit+0x90>)
 800183a:	69db      	ldr	r3, [r3, #28]
 800183c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	68fb      	ldr	r3, [r7, #12]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001844:	4b15      	ldr	r3, [pc, #84]	; (800189c <HAL_SPI_MspInit+0x90>)
 8001846:	699b      	ldr	r3, [r3, #24]
 8001848:	4a14      	ldr	r2, [pc, #80]	; (800189c <HAL_SPI_MspInit+0x90>)
 800184a:	f043 0308 	orr.w	r3, r3, #8
 800184e:	6193      	str	r3, [r2, #24]
 8001850:	4b12      	ldr	r3, [pc, #72]	; (800189c <HAL_SPI_MspInit+0x90>)
 8001852:	699b      	ldr	r3, [r3, #24]
 8001854:	f003 0308 	and.w	r3, r3, #8
 8001858:	60bb      	str	r3, [r7, #8]
 800185a:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 800185c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001860:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001862:	2302      	movs	r3, #2
 8001864:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001866:	2303      	movs	r3, #3
 8001868:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800186a:	f107 0310 	add.w	r3, r7, #16
 800186e:	4619      	mov	r1, r3
 8001870:	480b      	ldr	r0, [pc, #44]	; (80018a0 <HAL_SPI_MspInit+0x94>)
 8001872:	f001 f8d7 	bl	8002a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001876:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800187a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800187c:	2300      	movs	r3, #0
 800187e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001880:	2300      	movs	r3, #0
 8001882:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001884:	f107 0310 	add.w	r3, r7, #16
 8001888:	4619      	mov	r1, r3
 800188a:	4805      	ldr	r0, [pc, #20]	; (80018a0 <HAL_SPI_MspInit+0x94>)
 800188c:	f001 f8ca 	bl	8002a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001890:	bf00      	nop
 8001892:	3720      	adds	r7, #32
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40003800 	.word	0x40003800
 800189c:	40021000 	.word	0x40021000
 80018a0:	40010c00 	.word	0x40010c00

080018a4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b085      	sub	sp, #20
 80018a8:	af00      	add	r7, sp, #0
 80018aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a09      	ldr	r2, [pc, #36]	; (80018d8 <HAL_TIM_Base_MspInit+0x34>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d10b      	bne.n	80018ce <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80018b6:	4b09      	ldr	r3, [pc, #36]	; (80018dc <HAL_TIM_Base_MspInit+0x38>)
 80018b8:	699b      	ldr	r3, [r3, #24]
 80018ba:	4a08      	ldr	r2, [pc, #32]	; (80018dc <HAL_TIM_Base_MspInit+0x38>)
 80018bc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018c0:	6193      	str	r3, [r2, #24]
 80018c2:	4b06      	ldr	r3, [pc, #24]	; (80018dc <HAL_TIM_Base_MspInit+0x38>)
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018ca:	60fb      	str	r3, [r7, #12]
 80018cc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80018ce:	bf00      	nop
 80018d0:	3714      	adds	r7, #20
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bc80      	pop	{r7}
 80018d6:	4770      	bx	lr
 80018d8:	40012c00 	.word	0x40012c00
 80018dc:	40021000 	.word	0x40021000

080018e0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b088      	sub	sp, #32
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e8:	f107 0310 	add.w	r3, r7, #16
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]
 80018f0:	605a      	str	r2, [r3, #4]
 80018f2:	609a      	str	r2, [r3, #8]
 80018f4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a10      	ldr	r2, [pc, #64]	; (800193c <HAL_TIM_MspPostInit+0x5c>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d118      	bne.n	8001932 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001900:	4b0f      	ldr	r3, [pc, #60]	; (8001940 <HAL_TIM_MspPostInit+0x60>)
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	4a0e      	ldr	r2, [pc, #56]	; (8001940 <HAL_TIM_MspPostInit+0x60>)
 8001906:	f043 0304 	orr.w	r3, r3, #4
 800190a:	6193      	str	r3, [r2, #24]
 800190c:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <HAL_TIM_MspPostInit+0x60>)
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	f003 0304 	and.w	r3, r3, #4
 8001914:	60fb      	str	r3, [r7, #12]
 8001916:	68fb      	ldr	r3, [r7, #12]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001918:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800191c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800191e:	2302      	movs	r3, #2
 8001920:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001922:	2302      	movs	r3, #2
 8001924:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001926:	f107 0310 	add.w	r3, r7, #16
 800192a:	4619      	mov	r1, r3
 800192c:	4805      	ldr	r0, [pc, #20]	; (8001944 <HAL_TIM_MspPostInit+0x64>)
 800192e:	f001 f879 	bl	8002a24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001932:	bf00      	nop
 8001934:	3720      	adds	r7, #32
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	40012c00 	.word	0x40012c00
 8001940:	40021000 	.word	0x40021000
 8001944:	40010800 	.word	0x40010800

08001948 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b08a      	sub	sp, #40	; 0x28
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001950:	f107 0314 	add.w	r3, r7, #20
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	4a22      	ldr	r2, [pc, #136]	; (80019ec <HAL_UART_MspInit+0xa4>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d13d      	bne.n	80019e4 <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001968:	4b21      	ldr	r3, [pc, #132]	; (80019f0 <HAL_UART_MspInit+0xa8>)
 800196a:	699b      	ldr	r3, [r3, #24]
 800196c:	4a20      	ldr	r2, [pc, #128]	; (80019f0 <HAL_UART_MspInit+0xa8>)
 800196e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001972:	6193      	str	r3, [r2, #24]
 8001974:	4b1e      	ldr	r3, [pc, #120]	; (80019f0 <HAL_UART_MspInit+0xa8>)
 8001976:	699b      	ldr	r3, [r3, #24]
 8001978:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800197c:	613b      	str	r3, [r7, #16]
 800197e:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001980:	4b1b      	ldr	r3, [pc, #108]	; (80019f0 <HAL_UART_MspInit+0xa8>)
 8001982:	699b      	ldr	r3, [r3, #24]
 8001984:	4a1a      	ldr	r2, [pc, #104]	; (80019f0 <HAL_UART_MspInit+0xa8>)
 8001986:	f043 0308 	orr.w	r3, r3, #8
 800198a:	6193      	str	r3, [r2, #24]
 800198c:	4b18      	ldr	r3, [pc, #96]	; (80019f0 <HAL_UART_MspInit+0xa8>)
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	f003 0308 	and.w	r3, r3, #8
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001998:	2340      	movs	r3, #64	; 0x40
 800199a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800199c:	2302      	movs	r3, #2
 800199e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80019a0:	2303      	movs	r3, #3
 80019a2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019a4:	f107 0314 	add.w	r3, r7, #20
 80019a8:	4619      	mov	r1, r3
 80019aa:	4812      	ldr	r0, [pc, #72]	; (80019f4 <HAL_UART_MspInit+0xac>)
 80019ac:	f001 f83a 	bl	8002a24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80019b0:	2380      	movs	r3, #128	; 0x80
 80019b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019b4:	2300      	movs	r3, #0
 80019b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019bc:	f107 0314 	add.w	r3, r7, #20
 80019c0:	4619      	mov	r1, r3
 80019c2:	480c      	ldr	r0, [pc, #48]	; (80019f4 <HAL_UART_MspInit+0xac>)
 80019c4:	f001 f82e 	bl	8002a24 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80019c8:	4b0b      	ldr	r3, [pc, #44]	; (80019f8 <HAL_UART_MspInit+0xb0>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	627b      	str	r3, [r7, #36]	; 0x24
 80019ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80019d4:	627b      	str	r3, [r7, #36]	; 0x24
 80019d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d8:	f043 0304 	orr.w	r3, r3, #4
 80019dc:	627b      	str	r3, [r7, #36]	; 0x24
 80019de:	4a06      	ldr	r2, [pc, #24]	; (80019f8 <HAL_UART_MspInit+0xb0>)
 80019e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e2:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80019e4:	bf00      	nop
 80019e6:	3728      	adds	r7, #40	; 0x28
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	40013800 	.word	0x40013800
 80019f0:	40021000 	.word	0x40021000
 80019f4:	40010c00 	.word	0x40010c00
 80019f8:	40010000 	.word	0x40010000

080019fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001a00:	bf00      	nop
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bc80      	pop	{r7}
 8001a06:	4770      	bx	lr

08001a08 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a0c:	e7fe      	b.n	8001a0c <HardFault_Handler+0x4>

08001a0e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a0e:	b480      	push	{r7}
 8001a10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a12:	e7fe      	b.n	8001a12 <MemManage_Handler+0x4>

08001a14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a18:	e7fe      	b.n	8001a18 <BusFault_Handler+0x4>

08001a1a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a1a:	b480      	push	{r7}
 8001a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a1e:	e7fe      	b.n	8001a1e <UsageFault_Handler+0x4>

08001a20 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bc80      	pop	{r7}
 8001a2a:	4770      	bx	lr

08001a2c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr

08001a38 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr

08001a44 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a48:	f000 fa1e 	bl	8001e88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  //Read Battery Voltage-----------------------------------------------
  HAL_ADC_PollForConversion(&hadc1,10);
 8001a4c:	210a      	movs	r1, #10
 8001a4e:	4882      	ldr	r0, [pc, #520]	; (8001c58 <SysTick_Handler+0x214>)
 8001a50:	f000 fbde 	bl	8002210 <HAL_ADC_PollForConversion>
  BattmV=HAL_ADC_GetValue(&hadc1)*BATTADCTOMV;
 8001a54:	4880      	ldr	r0, [pc, #512]	; (8001c58 <SysTick_Handler+0x214>)
 8001a56:	f000 fcd5 	bl	8002404 <HAL_ADC_GetValue>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7fe fc33 	bl	80002c8 <__aeabi_ui2f>
 8001a62:	4603      	mov	r3, r0
 8001a64:	497d      	ldr	r1, [pc, #500]	; (8001c5c <SysTick_Handler+0x218>)
 8001a66:	4618      	mov	r0, r3
 8001a68:	f7fe fc86 	bl	8000378 <__aeabi_fmul>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7fe fdd2 	bl	8000618 <__aeabi_f2uiz>
 8001a74:	4602      	mov	r2, r0
 8001a76:	4b7a      	ldr	r3, [pc, #488]	; (8001c60 <SysTick_Handler+0x21c>)
 8001a78:	601a      	str	r2, [r3, #0]

  //Battery average value-----------------------------------------------
   BAttmVhist[batthistindx]=BattmV;
 8001a7a:	4b7a      	ldr	r3, [pc, #488]	; (8001c64 <SysTick_Handler+0x220>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a78      	ldr	r2, [pc, #480]	; (8001c60 <SysTick_Handler+0x21c>)
 8001a80:	6812      	ldr	r2, [r2, #0]
 8001a82:	4979      	ldr	r1, [pc, #484]	; (8001c68 <SysTick_Handler+0x224>)
 8001a84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
   batthistindx++;
 8001a88:	4b76      	ldr	r3, [pc, #472]	; (8001c64 <SysTick_Handler+0x220>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	4a75      	ldr	r2, [pc, #468]	; (8001c64 <SysTick_Handler+0x220>)
 8001a90:	6013      	str	r3, [r2, #0]

   if(batthistindx>=BATTAVERAGETIME)batthistindx=0;
 8001a92:	4b74      	ldr	r3, [pc, #464]	; (8001c64 <SysTick_Handler+0x220>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	2b31      	cmp	r3, #49	; 0x31
 8001a98:	d902      	bls.n	8001aa0 <SysTick_Handler+0x5c>
 8001a9a:	4b72      	ldr	r3, [pc, #456]	; (8001c64 <SysTick_Handler+0x220>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]

   BattmVSUM=0;
 8001aa0:	4b72      	ldr	r3, [pc, #456]	; (8001c6c <SysTick_Handler+0x228>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]

   for(i=0;i<BATTAVERAGETIME;i++)
 8001aa6:	4b72      	ldr	r3, [pc, #456]	; (8001c70 <SysTick_Handler+0x22c>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	601a      	str	r2, [r3, #0]
 8001aac:	e00e      	b.n	8001acc <SysTick_Handler+0x88>
   {
     BattmVSUM+=BAttmVhist[i];
 8001aae:	4b70      	ldr	r3, [pc, #448]	; (8001c70 <SysTick_Handler+0x22c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a6d      	ldr	r2, [pc, #436]	; (8001c68 <SysTick_Handler+0x224>)
 8001ab4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001ab8:	4b6c      	ldr	r3, [pc, #432]	; (8001c6c <SysTick_Handler+0x228>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4413      	add	r3, r2
 8001abe:	4a6b      	ldr	r2, [pc, #428]	; (8001c6c <SysTick_Handler+0x228>)
 8001ac0:	6013      	str	r3, [r2, #0]
   for(i=0;i<BATTAVERAGETIME;i++)
 8001ac2:	4b6b      	ldr	r3, [pc, #428]	; (8001c70 <SysTick_Handler+0x22c>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	4a69      	ldr	r2, [pc, #420]	; (8001c70 <SysTick_Handler+0x22c>)
 8001aca:	6013      	str	r3, [r2, #0]
 8001acc:	4b68      	ldr	r3, [pc, #416]	; (8001c70 <SysTick_Handler+0x22c>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	2b31      	cmp	r3, #49	; 0x31
 8001ad2:	d9ec      	bls.n	8001aae <SysTick_Handler+0x6a>
   }

   BattmVAVG=BattmVSUM/(BATTAVERAGETIME);//------------------------------
 8001ad4:	4b65      	ldr	r3, [pc, #404]	; (8001c6c <SysTick_Handler+0x228>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a66      	ldr	r2, [pc, #408]	; (8001c74 <SysTick_Handler+0x230>)
 8001ada:	fba2 2303 	umull	r2, r3, r2, r3
 8001ade:	091b      	lsrs	r3, r3, #4
 8001ae0:	4a65      	ldr	r2, [pc, #404]	; (8001c78 <SysTick_Handler+0x234>)
 8001ae2:	6013      	str	r3, [r2, #0]


  //SET PWM CHANNELS-----------------------------------------------------
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, PWM_Mot1);
 8001ae4:	4b65      	ldr	r3, [pc, #404]	; (8001c7c <SysTick_Handler+0x238>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4a65      	ldr	r2, [pc, #404]	; (8001c80 <SysTick_Handler+0x23c>)
 8001aea:	6812      	ldr	r2, [r2, #0]
 8001aec:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_2, PWM_Mot2);
 8001aee:	4b63      	ldr	r3, [pc, #396]	; (8001c7c <SysTick_Handler+0x238>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a64      	ldr	r2, [pc, #400]	; (8001c84 <SysTick_Handler+0x240>)
 8001af4:	6812      	ldr	r2, [r2, #0]
 8001af6:	639a      	str	r2, [r3, #56]	; 0x38
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, PWM_Mot3);
 8001af8:	4b60      	ldr	r3, [pc, #384]	; (8001c7c <SysTick_Handler+0x238>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4a62      	ldr	r2, [pc, #392]	; (8001c88 <SysTick_Handler+0x244>)
 8001afe:	6812      	ldr	r2, [r2, #0]
 8001b00:	63da      	str	r2, [r3, #60]	; 0x3c
  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, PWM_Mot4);
 8001b02:	4b5e      	ldr	r3, [pc, #376]	; (8001c7c <SysTick_Handler+0x238>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a61      	ldr	r2, [pc, #388]	; (8001c8c <SysTick_Handler+0x248>)
 8001b08:	6812      	ldr	r2, [r2, #0]
 8001b0a:	641a      	str	r2, [r3, #64]	; 0x40

  //Read IRQ
  //watch3=HAL_GPIO_ReadPin(NRF24_IRQ_GPIO_Port,NRF24_IRQ_Pin);
  //if(watch3==0)watch4++;

  watch3++;
 8001b0c:	4b60      	ldr	r3, [pc, #384]	; (8001c90 <SysTick_Handler+0x24c>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	3301      	adds	r3, #1
 8001b12:	4a5f      	ldr	r2, [pc, #380]	; (8001c90 <SysTick_Handler+0x24c>)
 8001b14:	6013      	str	r3, [r2, #0]

  //NRF24--------------------------------------------------------------------
  if ((nRF24_GetStatus_RXFIFO() != nRF24_STATUS_RXFIFO_EMPTY) )
 8001b16:	f7ff fd58 	bl	80015ca <nRF24_GetStatus_RXFIFO>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	f000 8099 	beq.w	8001c54 <SysTick_Handler+0x210>
  {
	 test1=DWT->CYCCNT;
 8001b22:	4b5c      	ldr	r3, [pc, #368]	; (8001c94 <SysTick_Handler+0x250>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	4a5c      	ldr	r2, [pc, #368]	; (8001c98 <SysTick_Handler+0x254>)
 8001b28:	6013      	str	r3, [r2, #0]

    // Get a payload from the transceiver
    nRF24_ReadPayload(nRF24_payloadRX, &RXstpaketov);
 8001b2a:	495c      	ldr	r1, [pc, #368]	; (8001c9c <SysTick_Handler+0x258>)
 8001b2c:	485c      	ldr	r0, [pc, #368]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001b2e:	f7ff fd8d 	bl	800164c <nRF24_ReadPayload>
    // Clear all pending IRQ flags
    nRF24_ClearIRQFlags();
 8001b32:	f7ff fd65 	bl	8001600 <nRF24_ClearIRQFlags>

    Ljoyupdown=nRF24_payloadRX[0];
 8001b36:	4b5a      	ldr	r3, [pc, #360]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001b38:	781b      	ldrb	r3, [r3, #0]
 8001b3a:	461a      	mov	r2, r3
 8001b3c:	4b59      	ldr	r3, [pc, #356]	; (8001ca4 <SysTick_Handler+0x260>)
 8001b3e:	601a      	str	r2, [r3, #0]
    Ljoyleftright=nRF24_payloadRX[1];
 8001b40:	4b57      	ldr	r3, [pc, #348]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001b42:	785b      	ldrb	r3, [r3, #1]
 8001b44:	461a      	mov	r2, r3
 8001b46:	4b58      	ldr	r3, [pc, #352]	; (8001ca8 <SysTick_Handler+0x264>)
 8001b48:	601a      	str	r2, [r3, #0]
    Djoyupdown=nRF24_payloadRX[2];
 8001b4a:	4b55      	ldr	r3, [pc, #340]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001b4c:	789b      	ldrb	r3, [r3, #2]
 8001b4e:	461a      	mov	r2, r3
 8001b50:	4b56      	ldr	r3, [pc, #344]	; (8001cac <SysTick_Handler+0x268>)
 8001b52:	601a      	str	r2, [r3, #0]
    Djoyleftright=nRF24_payloadRX[3];
 8001b54:	4b52      	ldr	r3, [pc, #328]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001b56:	78db      	ldrb	r3, [r3, #3]
 8001b58:	461a      	mov	r2, r3
 8001b5a:	4b55      	ldr	r3, [pc, #340]	; (8001cb0 <SysTick_Handler+0x26c>)
 8001b5c:	601a      	str	r2, [r3, #0]
    potenc1=nRF24_payloadRX[4];
 8001b5e:	4b50      	ldr	r3, [pc, #320]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001b60:	791b      	ldrb	r3, [r3, #4]
 8001b62:	461a      	mov	r2, r3
 8001b64:	4b53      	ldr	r3, [pc, #332]	; (8001cb4 <SysTick_Handler+0x270>)
 8001b66:	601a      	str	r2, [r3, #0]
    potenc2=nRF24_payloadRX[5];
 8001b68:	4b4d      	ldr	r3, [pc, #308]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001b6a:	795b      	ldrb	r3, [r3, #5]
 8001b6c:	461a      	mov	r2, r3
 8001b6e:	4b52      	ldr	r3, [pc, #328]	; (8001cb8 <SysTick_Handler+0x274>)
 8001b70:	601a      	str	r2, [r3, #0]

    togg1=nRF24_payloadRX[6]>>7;
 8001b72:	4b4b      	ldr	r3, [pc, #300]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001b74:	799b      	ldrb	r3, [r3, #6]
 8001b76:	09db      	lsrs	r3, r3, #7
 8001b78:	b2db      	uxtb	r3, r3
 8001b7a:	461a      	mov	r2, r3
 8001b7c:	4b4f      	ldr	r3, [pc, #316]	; (8001cbc <SysTick_Handler+0x278>)
 8001b7e:	601a      	str	r2, [r3, #0]
    togg2=(nRF24_payloadRX[6] & 64 )>>6;
 8001b80:	4b47      	ldr	r3, [pc, #284]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001b82:	799b      	ldrb	r3, [r3, #6]
 8001b84:	119b      	asrs	r3, r3, #6
 8001b86:	f003 0301 	and.w	r3, r3, #1
 8001b8a:	4a4d      	ldr	r2, [pc, #308]	; (8001cc0 <SysTick_Handler+0x27c>)
 8001b8c:	6013      	str	r3, [r2, #0]
    butt1=(nRF24_payloadRX[6] & 32 )>>5;
 8001b8e:	4b44      	ldr	r3, [pc, #272]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001b90:	799b      	ldrb	r3, [r3, #6]
 8001b92:	115b      	asrs	r3, r3, #5
 8001b94:	f003 0301 	and.w	r3, r3, #1
 8001b98:	4a4a      	ldr	r2, [pc, #296]	; (8001cc4 <SysTick_Handler+0x280>)
 8001b9a:	6013      	str	r3, [r2, #0]
	butt2=(nRF24_payloadRX[6] & 16 )>>4;
 8001b9c:	4b40      	ldr	r3, [pc, #256]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001b9e:	799b      	ldrb	r3, [r3, #6]
 8001ba0:	111b      	asrs	r3, r3, #4
 8001ba2:	f003 0301 	and.w	r3, r3, #1
 8001ba6:	4a48      	ldr	r2, [pc, #288]	; (8001cc8 <SysTick_Handler+0x284>)
 8001ba8:	6013      	str	r3, [r2, #0]
	butt3=(nRF24_payloadRX[6] & 8 )>>3;
 8001baa:	4b3d      	ldr	r3, [pc, #244]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001bac:	799b      	ldrb	r3, [r3, #6]
 8001bae:	10db      	asrs	r3, r3, #3
 8001bb0:	f003 0301 	and.w	r3, r3, #1
 8001bb4:	4a45      	ldr	r2, [pc, #276]	; (8001ccc <SysTick_Handler+0x288>)
 8001bb6:	6013      	str	r3, [r2, #0]
	butt4=(nRF24_payloadRX[6] & 4 )>>2;
 8001bb8:	4b39      	ldr	r3, [pc, #228]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001bba:	799b      	ldrb	r3, [r3, #6]
 8001bbc:	109b      	asrs	r3, r3, #2
 8001bbe:	f003 0301 	and.w	r3, r3, #1
 8001bc2:	4a43      	ldr	r2, [pc, #268]	; (8001cd0 <SysTick_Handler+0x28c>)
 8001bc4:	6013      	str	r3, [r2, #0]
	buttL=(nRF24_payloadRX[6] & 2 )>>1;
 8001bc6:	4b36      	ldr	r3, [pc, #216]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001bc8:	799b      	ldrb	r3, [r3, #6]
 8001bca:	105b      	asrs	r3, r3, #1
 8001bcc:	f003 0301 	and.w	r3, r3, #1
 8001bd0:	4a40      	ldr	r2, [pc, #256]	; (8001cd4 <SysTick_Handler+0x290>)
 8001bd2:	6013      	str	r3, [r2, #0]
	buttD=(nRF24_payloadRX[6] & 1 );
 8001bd4:	4b32      	ldr	r3, [pc, #200]	; (8001ca0 <SysTick_Handler+0x25c>)
 8001bd6:	799b      	ldrb	r3, [r3, #6]
 8001bd8:	f003 0301 	and.w	r3, r3, #1
 8001bdc:	4a3e      	ldr	r2, [pc, #248]	; (8001cd8 <SysTick_Handler+0x294>)
 8001bde:	6013      	str	r3, [r2, #0]

    watch1++;
 8001be0:	4b3e      	ldr	r3, [pc, #248]	; (8001cdc <SysTick_Handler+0x298>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	3301      	adds	r3, #1
 8001be6:	4a3d      	ldr	r2, [pc, #244]	; (8001cdc <SysTick_Handler+0x298>)
 8001be8:	6013      	str	r3, [r2, #0]

    //respond -TX
    nRF24_CE_L(); //DISABLE RX
 8001bea:	2200      	movs	r2, #0
 8001bec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bf0:	483b      	ldr	r0, [pc, #236]	; (8001ce0 <SysTick_Handler+0x29c>)
 8001bf2:	f001 f871 	bl	8002cd8 <HAL_GPIO_WritePin>
    nRF24_SetAddr(nRF24_PIPETX, nRF24_ADDR); // program TX address
 8001bf6:	493b      	ldr	r1, [pc, #236]	; (8001ce4 <SysTick_Handler+0x2a0>)
 8001bf8:	2006      	movs	r0, #6
 8001bfa:	f7ff fbd3 	bl	80013a4 <nRF24_SetAddr>
    nRF24_SetOperationalMode(nRF24_MODE_TX);
 8001bfe:	2000      	movs	r0, #0
 8001c00:	f7ff fb6f 	bl	80012e2 <nRF24_SetOperationalMode>

	//SEND DATA TO RC remote
	nRF24_payloadTX[0] = (uint8_t)(BattmVAVG & 0xFF);
 8001c04:	4b1c      	ldr	r3, [pc, #112]	; (8001c78 <SysTick_Handler+0x234>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	b2da      	uxtb	r2, r3
 8001c0a:	4b37      	ldr	r3, [pc, #220]	; (8001ce8 <SysTick_Handler+0x2a4>)
 8001c0c:	701a      	strb	r2, [r3, #0]
	nRF24_payloadTX[1] = (uint8_t)((BattmVAVG & 0xFF00)>>8);
 8001c0e:	4b1a      	ldr	r3, [pc, #104]	; (8001c78 <SysTick_Handler+0x234>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	0a1b      	lsrs	r3, r3, #8
 8001c14:	b2da      	uxtb	r2, r3
 8001c16:	4b34      	ldr	r3, [pc, #208]	; (8001ce8 <SysTick_Handler+0x2a4>)
 8001c18:	705a      	strb	r2, [r3, #1]

	// Transmit a packet
	nRF24_TransmitPacket(nRF24_payloadTX, 2);
 8001c1a:	2102      	movs	r1, #2
 8001c1c:	4832      	ldr	r0, [pc, #200]	; (8001ce8 <SysTick_Handler+0x2a4>)
 8001c1e:	f7ff f98d 	bl	8000f3c <nRF24_TransmitPacket>

	//back to RX
	nRF24_CE_H();//Enable RX
 8001c22:	2201      	movs	r2, #1
 8001c24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001c28:	482d      	ldr	r0, [pc, #180]	; (8001ce0 <SysTick_Handler+0x29c>)
 8001c2a:	f001 f855 	bl	8002cd8 <HAL_GPIO_WritePin>
	nRF24_SetAddr(nRF24_PIPE1, nRF24_ADDR); // program address for RX pipe #1
 8001c2e:	492d      	ldr	r1, [pc, #180]	; (8001ce4 <SysTick_Handler+0x2a0>)
 8001c30:	2001      	movs	r0, #1
 8001c32:	f7ff fbb7 	bl	80013a4 <nRF24_SetAddr>
	nRF24_SetRXPipe(nRF24_PIPE1, nRF24_AA_OFF, 7); // Auto-ACK: disabled, payload length: 5 bytes
 8001c36:	2207      	movs	r2, #7
 8001c38:	2100      	movs	r1, #0
 8001c3a:	2001      	movs	r0, #1
 8001c3c:	f7ff fc42 	bl	80014c4 <nRF24_SetRXPipe>
	nRF24_SetOperationalMode(nRF24_MODE_RX);
 8001c40:	2001      	movs	r0, #1
 8001c42:	f7ff fb4e 	bl	80012e2 <nRF24_SetOperationalMode>

	test2=DWT->CYCCNT-test1;
 8001c46:	4b13      	ldr	r3, [pc, #76]	; (8001c94 <SysTick_Handler+0x250>)
 8001c48:	685a      	ldr	r2, [r3, #4]
 8001c4a:	4b13      	ldr	r3, [pc, #76]	; (8001c98 <SysTick_Handler+0x254>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	1ad3      	subs	r3, r2, r3
 8001c50:	4a26      	ldr	r2, [pc, #152]	; (8001cec <SysTick_Handler+0x2a8>)
 8001c52:	6013      	str	r3, [r2, #0]
  }
  //-----------------------------------------------------


  /* USER CODE END SysTick_IRQn 1 */
}
 8001c54:	bf00      	nop
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	20000218 	.word	0x20000218
 8001c5c:	4090ac29 	.word	0x4090ac29
 8001c60:	200003dc 	.word	0x200003dc
 8001c64:	20000098 	.word	0x20000098
 8001c68:	20000308 	.word	0x20000308
 8001c6c:	20000090 	.word	0x20000090
 8001c70:	200003d4 	.word	0x200003d4
 8001c74:	51eb851f 	.word	0x51eb851f
 8001c78:	20000094 	.word	0x20000094
 8001c7c:	20000294 	.word	0x20000294
 8001c80:	200003d8 	.word	0x200003d8
 8001c84:	20000304 	.word	0x20000304
 8001c88:	20000300 	.word	0x20000300
 8001c8c:	200003d0 	.word	0x200003d0
 8001c90:	200002d8 	.word	0x200002d8
 8001c94:	e0001000 	.word	0xe0001000
 8001c98:	20000184 	.word	0x20000184
 8001c9c:	2000008c 	.word	0x2000008c
 8001ca0:	20000160 	.word	0x20000160
 8001ca4:	200002d4 	.word	0x200002d4
 8001ca8:	20000248 	.word	0x20000248
 8001cac:	200002ec 	.word	0x200002ec
 8001cb0:	200000a8 	.word	0x200000a8
 8001cb4:	200002e8 	.word	0x200002e8
 8001cb8:	200002f0 	.word	0x200002f0
 8001cbc:	20000290 	.word	0x20000290
 8001cc0:	200002f8 	.word	0x200002f8
 8001cc4:	200002e0 	.word	0x200002e0
 8001cc8:	200002f4 	.word	0x200002f4
 8001ccc:	2000028c 	.word	0x2000028c
 8001cd0:	200000ac 	.word	0x200000ac
 8001cd4:	20000108 	.word	0x20000108
 8001cd8:	200002e4 	.word	0x200002e4
 8001cdc:	20000190 	.word	0x20000190
 8001ce0:	40010c00 	.word	0x40010c00
 8001ce4:	0800538c 	.word	0x0800538c
 8001ce8:	200001f8 	.word	0x200001f8
 8001cec:	200002dc 	.word	0x200002dc

08001cf0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001cf8:	4b11      	ldr	r3, [pc, #68]	; (8001d40 <_sbrk+0x50>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d102      	bne.n	8001d06 <_sbrk+0x16>
		heap_end = &end;
 8001d00:	4b0f      	ldr	r3, [pc, #60]	; (8001d40 <_sbrk+0x50>)
 8001d02:	4a10      	ldr	r2, [pc, #64]	; (8001d44 <_sbrk+0x54>)
 8001d04:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d06:	4b0e      	ldr	r3, [pc, #56]	; (8001d40 <_sbrk+0x50>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001d0c:	4b0c      	ldr	r3, [pc, #48]	; (8001d40 <_sbrk+0x50>)
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4413      	add	r3, r2
 8001d14:	466a      	mov	r2, sp
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d907      	bls.n	8001d2a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001d1a:	f002 fe5f 	bl	80049dc <__errno>
 8001d1e:	4602      	mov	r2, r0
 8001d20:	230c      	movs	r3, #12
 8001d22:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001d24:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d28:	e006      	b.n	8001d38 <_sbrk+0x48>
	}

	heap_end += incr;
 8001d2a:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <_sbrk+0x50>)
 8001d2c:	681a      	ldr	r2, [r3, #0]
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4413      	add	r3, r2
 8001d32:	4a03      	ldr	r2, [pc, #12]	; (8001d40 <_sbrk+0x50>)
 8001d34:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001d36:	68fb      	ldr	r3, [r7, #12]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3710      	adds	r7, #16
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	2000009c 	.word	0x2000009c
 8001d44:	200003e8 	.word	0x200003e8

08001d48 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001d4c:	4b15      	ldr	r3, [pc, #84]	; (8001da4 <SystemInit+0x5c>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4a14      	ldr	r2, [pc, #80]	; (8001da4 <SystemInit+0x5c>)
 8001d52:	f043 0301 	orr.w	r3, r3, #1
 8001d56:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001d58:	4b12      	ldr	r3, [pc, #72]	; (8001da4 <SystemInit+0x5c>)
 8001d5a:	685a      	ldr	r2, [r3, #4]
 8001d5c:	4911      	ldr	r1, [pc, #68]	; (8001da4 <SystemInit+0x5c>)
 8001d5e:	4b12      	ldr	r3, [pc, #72]	; (8001da8 <SystemInit+0x60>)
 8001d60:	4013      	ands	r3, r2
 8001d62:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001d64:	4b0f      	ldr	r3, [pc, #60]	; (8001da4 <SystemInit+0x5c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a0e      	ldr	r2, [pc, #56]	; (8001da4 <SystemInit+0x5c>)
 8001d6a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001d6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d72:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001d74:	4b0b      	ldr	r3, [pc, #44]	; (8001da4 <SystemInit+0x5c>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4a0a      	ldr	r2, [pc, #40]	; (8001da4 <SystemInit+0x5c>)
 8001d7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d7e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001d80:	4b08      	ldr	r3, [pc, #32]	; (8001da4 <SystemInit+0x5c>)
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	4a07      	ldr	r2, [pc, #28]	; (8001da4 <SystemInit+0x5c>)
 8001d86:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001d8a:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001d8c:	4b05      	ldr	r3, [pc, #20]	; (8001da4 <SystemInit+0x5c>)
 8001d8e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001d92:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001d94:	4b05      	ldr	r3, [pc, #20]	; (8001dac <SystemInit+0x64>)
 8001d96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d9a:	609a      	str	r2, [r3, #8]
#endif 
}
 8001d9c:	bf00      	nop
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr
 8001da4:	40021000 	.word	0x40021000
 8001da8:	f8ff0000 	.word	0xf8ff0000
 8001dac:	e000ed00 	.word	0xe000ed00

08001db0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001db0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001db2:	e003      	b.n	8001dbc <LoopCopyDataInit>

08001db4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001db4:	4b0b      	ldr	r3, [pc, #44]	; (8001de4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001db6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001db8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001dba:	3104      	adds	r1, #4

08001dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001dbc:	480a      	ldr	r0, [pc, #40]	; (8001de8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	; (8001dec <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001dc0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001dc2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001dc4:	d3f6      	bcc.n	8001db4 <CopyDataInit>
  ldr r2, =_sbss
 8001dc6:	4a0a      	ldr	r2, [pc, #40]	; (8001df0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001dc8:	e002      	b.n	8001dd0 <LoopFillZerobss>

08001dca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001dca:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001dcc:	f842 3b04 	str.w	r3, [r2], #4

08001dd0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001dd0:	4b08      	ldr	r3, [pc, #32]	; (8001df4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001dd2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001dd4:	d3f9      	bcc.n	8001dca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001dd6:	f7ff ffb7 	bl	8001d48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dda:	f002 fe05 	bl	80049e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dde:	f7fe fc6f 	bl	80006c0 <main>
  bx lr
 8001de2:	4770      	bx	lr
  ldr r3, =_sidata
 8001de4:	080053f4 	.word	0x080053f4
  ldr r0, =_sdata
 8001de8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001dec:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8001df0:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8001df4:	200003e8 	.word	0x200003e8

08001df8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001df8:	e7fe      	b.n	8001df8 <ADC1_2_IRQHandler>
	...

08001dfc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e00:	4b08      	ldr	r3, [pc, #32]	; (8001e24 <HAL_Init+0x28>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a07      	ldr	r2, [pc, #28]	; (8001e24 <HAL_Init+0x28>)
 8001e06:	f043 0310 	orr.w	r3, r3, #16
 8001e0a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e0c:	2003      	movs	r0, #3
 8001e0e:	f000 fdd5 	bl	80029bc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e12:	2000      	movs	r0, #0
 8001e14:	f000 f808 	bl	8001e28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e18:	f7ff fc4a 	bl	80016b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e1c:	2300      	movs	r3, #0
}
 8001e1e:	4618      	mov	r0, r3
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	40022000 	.word	0x40022000

08001e28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b082      	sub	sp, #8
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e30:	4b12      	ldr	r3, [pc, #72]	; (8001e7c <HAL_InitTick+0x54>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4b12      	ldr	r3, [pc, #72]	; (8001e80 <HAL_InitTick+0x58>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	4619      	mov	r1, r3
 8001e3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e42:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e46:	4618      	mov	r0, r3
 8001e48:	f000 fddf 	bl	8002a0a <HAL_SYSTICK_Config>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d001      	beq.n	8001e56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e00e      	b.n	8001e74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2b0f      	cmp	r3, #15
 8001e5a:	d80a      	bhi.n	8001e72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	6879      	ldr	r1, [r7, #4]
 8001e60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e64:	f000 fdb5 	bl	80029d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e68:	4a06      	ldr	r2, [pc, #24]	; (8001e84 <HAL_InitTick+0x5c>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	e000      	b.n	8001e74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e72:	2301      	movs	r3, #1
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	3708      	adds	r7, #8
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20000000 	.word	0x20000000
 8001e80:	20000008 	.word	0x20000008
 8001e84:	20000004 	.word	0x20000004

08001e88 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e8c:	4b05      	ldr	r3, [pc, #20]	; (8001ea4 <HAL_IncTick+0x1c>)
 8001e8e:	781b      	ldrb	r3, [r3, #0]
 8001e90:	461a      	mov	r2, r3
 8001e92:	4b05      	ldr	r3, [pc, #20]	; (8001ea8 <HAL_IncTick+0x20>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4413      	add	r3, r2
 8001e98:	4a03      	ldr	r2, [pc, #12]	; (8001ea8 <HAL_IncTick+0x20>)
 8001e9a:	6013      	str	r3, [r2, #0]
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bc80      	pop	{r7}
 8001ea2:	4770      	bx	lr
 8001ea4:	20000008 	.word	0x20000008
 8001ea8:	200003e0 	.word	0x200003e0

08001eac <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eac:	b480      	push	{r7}
 8001eae:	af00      	add	r7, sp, #0
  return uwTick;
 8001eb0:	4b02      	ldr	r3, [pc, #8]	; (8001ebc <HAL_GetTick+0x10>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
}
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bc80      	pop	{r7}
 8001eba:	4770      	bx	lr
 8001ebc:	200003e0 	.word	0x200003e0

08001ec0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	b084      	sub	sp, #16
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ec8:	f7ff fff0 	bl	8001eac <HAL_GetTick>
 8001ecc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ed8:	d005      	beq.n	8001ee6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eda:	4b09      	ldr	r3, [pc, #36]	; (8001f00 <HAL_Delay+0x40>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	461a      	mov	r2, r3
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	4413      	add	r3, r2
 8001ee4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001ee6:	bf00      	nop
 8001ee8:	f7ff ffe0 	bl	8001eac <HAL_GetTick>
 8001eec:	4602      	mov	r2, r0
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	1ad3      	subs	r3, r2, r3
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	429a      	cmp	r2, r3
 8001ef6:	d8f7      	bhi.n	8001ee8 <HAL_Delay+0x28>
  {
  }
}
 8001ef8:	bf00      	nop
 8001efa:	3710      	adds	r7, #16
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	20000008 	.word	0x20000008

08001f04 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001f10:	2300      	movs	r3, #0
 8001f12:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001f14:	2300      	movs	r3, #0
 8001f16:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d101      	bne.n	8001f26 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f22:	2301      	movs	r3, #1
 8001f24:	e0be      	b.n	80020a4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d109      	bne.n	8001f48 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7ff fbe6 	bl	8001714 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f48:	6878      	ldr	r0, [r7, #4]
 8001f4a:	f000 fbb1 	bl	80026b0 <ADC_ConversionStop_Disable>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f56:	f003 0310 	and.w	r3, r3, #16
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	f040 8099 	bne.w	8002092 <HAL_ADC_Init+0x18e>
 8001f60:	7dfb      	ldrb	r3, [r7, #23]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	f040 8095 	bne.w	8002092 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f70:	f023 0302 	bic.w	r3, r3, #2
 8001f74:	f043 0202 	orr.w	r2, r3, #2
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f84:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	7b1b      	ldrb	r3, [r3, #12]
 8001f8a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001f8c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001f8e:	68ba      	ldr	r2, [r7, #8]
 8001f90:	4313      	orrs	r3, r2
 8001f92:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f9c:	d003      	beq.n	8001fa6 <HAL_ADC_Init+0xa2>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	689b      	ldr	r3, [r3, #8]
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d102      	bne.n	8001fac <HAL_ADC_Init+0xa8>
 8001fa6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001faa:	e000      	b.n	8001fae <HAL_ADC_Init+0xaa>
 8001fac:	2300      	movs	r3, #0
 8001fae:	693a      	ldr	r2, [r7, #16]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	7d1b      	ldrb	r3, [r3, #20]
 8001fb8:	2b01      	cmp	r3, #1
 8001fba:	d119      	bne.n	8001ff0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	7b1b      	ldrb	r3, [r3, #12]
 8001fc0:	2b00      	cmp	r3, #0
 8001fc2:	d109      	bne.n	8001fd8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	699b      	ldr	r3, [r3, #24]
 8001fc8:	3b01      	subs	r3, #1
 8001fca:	035a      	lsls	r2, r3, #13
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001fd4:	613b      	str	r3, [r7, #16]
 8001fd6:	e00b      	b.n	8001ff0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fdc:	f043 0220 	orr.w	r2, r3, #32
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001fe8:	f043 0201 	orr.w	r2, r3, #1
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	693a      	ldr	r2, [r7, #16]
 8002000:	430a      	orrs	r2, r1
 8002002:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	4b28      	ldr	r3, [pc, #160]	; (80020ac <HAL_ADC_Init+0x1a8>)
 800200c:	4013      	ands	r3, r2
 800200e:	687a      	ldr	r2, [r7, #4]
 8002010:	6812      	ldr	r2, [r2, #0]
 8002012:	68b9      	ldr	r1, [r7, #8]
 8002014:	430b      	orrs	r3, r1
 8002016:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	689b      	ldr	r3, [r3, #8]
 800201c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002020:	d003      	beq.n	800202a <HAL_ADC_Init+0x126>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	689b      	ldr	r3, [r3, #8]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d104      	bne.n	8002034 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	691b      	ldr	r3, [r3, #16]
 800202e:	3b01      	subs	r3, #1
 8002030:	051b      	lsls	r3, r3, #20
 8002032:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	68fa      	ldr	r2, [r7, #12]
 8002044:	430a      	orrs	r2, r1
 8002046:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	4b18      	ldr	r3, [pc, #96]	; (80020b0 <HAL_ADC_Init+0x1ac>)
 8002050:	4013      	ands	r3, r2
 8002052:	68ba      	ldr	r2, [r7, #8]
 8002054:	429a      	cmp	r2, r3
 8002056:	d10b      	bne.n	8002070 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002062:	f023 0303 	bic.w	r3, r3, #3
 8002066:	f043 0201 	orr.w	r2, r3, #1
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800206e:	e018      	b.n	80020a2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002074:	f023 0312 	bic.w	r3, r3, #18
 8002078:	f043 0210 	orr.w	r2, r3, #16
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002084:	f043 0201 	orr.w	r2, r3, #1
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002090:	e007      	b.n	80020a2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002096:	f043 0210 	orr.w	r2, r3, #16
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80020a2:	7dfb      	ldrb	r3, [r7, #23]
}
 80020a4:	4618      	mov	r0, r3
 80020a6:	3718      	adds	r7, #24
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	ffe1f7fd 	.word	0xffe1f7fd
 80020b0:	ff1f0efe 	.word	0xff1f0efe

080020b4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b084      	sub	sp, #16
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020bc:	2300      	movs	r3, #0
 80020be:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d101      	bne.n	80020ce <HAL_ADC_Start+0x1a>
 80020ca:	2302      	movs	r3, #2
 80020cc:	e098      	b.n	8002200 <HAL_ADC_Start+0x14c>
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2201      	movs	r2, #1
 80020d2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f000 fa98 	bl	800260c <ADC_Enable>
 80020dc:	4603      	mov	r3, r0
 80020de:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80020e0:	7bfb      	ldrb	r3, [r7, #15]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	f040 8087 	bne.w	80021f6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80020f0:	f023 0301 	bic.w	r3, r3, #1
 80020f4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a41      	ldr	r2, [pc, #260]	; (8002208 <HAL_ADC_Start+0x154>)
 8002102:	4293      	cmp	r3, r2
 8002104:	d105      	bne.n	8002112 <HAL_ADC_Start+0x5e>
 8002106:	4b41      	ldr	r3, [pc, #260]	; (800220c <HAL_ADC_Start+0x158>)
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d115      	bne.n	800213e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002116:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002128:	2b00      	cmp	r3, #0
 800212a:	d026      	beq.n	800217a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002130:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002134:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800213c:	e01d      	b.n	800217a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002142:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4a2f      	ldr	r2, [pc, #188]	; (800220c <HAL_ADC_Start+0x158>)
 8002150:	4293      	cmp	r3, r2
 8002152:	d004      	beq.n	800215e <HAL_ADC_Start+0xaa>
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a2b      	ldr	r2, [pc, #172]	; (8002208 <HAL_ADC_Start+0x154>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d10d      	bne.n	800217a <HAL_ADC_Start+0xc6>
 800215e:	4b2b      	ldr	r3, [pc, #172]	; (800220c <HAL_ADC_Start+0x158>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002166:	2b00      	cmp	r3, #0
 8002168:	d007      	beq.n	800217a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800216e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002172:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800217e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d006      	beq.n	8002194 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800218a:	f023 0206 	bic.w	r2, r3, #6
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	62da      	str	r2, [r3, #44]	; 0x2c
 8002192:	e002      	b.n	800219a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2200      	movs	r2, #0
 800219e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f06f 0202 	mvn.w	r2, #2
 80021aa:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80021b6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80021ba:	d113      	bne.n	80021e4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80021c0:	4a11      	ldr	r2, [pc, #68]	; (8002208 <HAL_ADC_Start+0x154>)
 80021c2:	4293      	cmp	r3, r2
 80021c4:	d105      	bne.n	80021d2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80021c6:	4b11      	ldr	r3, [pc, #68]	; (800220c <HAL_ADC_Start+0x158>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d108      	bne.n	80021e4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80021e0:	609a      	str	r2, [r3, #8]
 80021e2:	e00c      	b.n	80021fe <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689a      	ldr	r2, [r3, #8]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80021f2:	609a      	str	r2, [r3, #8]
 80021f4:	e003      	b.n	80021fe <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2200      	movs	r2, #0
 80021fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80021fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8002200:	4618      	mov	r0, r3
 8002202:	3710      	adds	r7, #16
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}
 8002208:	40012800 	.word	0x40012800
 800220c:	40012400 	.word	0x40012400

08002210 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002210:	b590      	push	{r4, r7, lr}
 8002212:	b087      	sub	sp, #28
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800221e:	2300      	movs	r3, #0
 8002220:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8002222:	2300      	movs	r3, #0
 8002224:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002226:	f7ff fe41 	bl	8001eac <HAL_GetTick>
 800222a:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	689b      	ldr	r3, [r3, #8]
 8002232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002236:	2b00      	cmp	r3, #0
 8002238:	d00b      	beq.n	8002252 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800223e:	f043 0220 	orr.w	r2, r3, #32
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800224e:	2301      	movs	r3, #1
 8002250:	e0c8      	b.n	80023e4 <HAL_ADC_PollForConversion+0x1d4>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800225c:	2b00      	cmp	r3, #0
 800225e:	d12a      	bne.n	80022b6 <HAL_ADC_PollForConversion+0xa6>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002266:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800226a:	2b00      	cmp	r3, #0
 800226c:	d123      	bne.n	80022b6 <HAL_ADC_PollForConversion+0xa6>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 800226e:	e01a      	b.n	80022a6 <HAL_ADC_PollForConversion+0x96>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002276:	d016      	beq.n	80022a6 <HAL_ADC_PollForConversion+0x96>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d007      	beq.n	800228e <HAL_ADC_PollForConversion+0x7e>
 800227e:	f7ff fe15 	bl	8001eac <HAL_GetTick>
 8002282:	4602      	mov	r2, r0
 8002284:	697b      	ldr	r3, [r7, #20]
 8002286:	1ad3      	subs	r3, r2, r3
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	429a      	cmp	r2, r3
 800228c:	d20b      	bcs.n	80022a6 <HAL_ADC_PollForConversion+0x96>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002292:	f043 0204 	orr.w	r2, r3, #4
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e09e      	b.n	80023e4 <HAL_ADC_PollForConversion+0x1d4>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d0dd      	beq.n	8002270 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80022b4:	e06c      	b.n	8002390 <HAL_ADC_PollForConversion+0x180>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80022b6:	4b4d      	ldr	r3, [pc, #308]	; (80023ec <HAL_ADC_PollForConversion+0x1dc>)
 80022b8:	681c      	ldr	r4, [r3, #0]
 80022ba:	2002      	movs	r0, #2
 80022bc:	f001 fb1e 	bl	80038fc <HAL_RCCEx_GetPeriphCLKFreq>
 80022c0:	4603      	mov	r3, r0
 80022c2:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	6919      	ldr	r1, [r3, #16]
 80022cc:	4b48      	ldr	r3, [pc, #288]	; (80023f0 <HAL_ADC_PollForConversion+0x1e0>)
 80022ce:	400b      	ands	r3, r1
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d118      	bne.n	8002306 <HAL_ADC_PollForConversion+0xf6>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	68d9      	ldr	r1, [r3, #12]
 80022da:	4b46      	ldr	r3, [pc, #280]	; (80023f4 <HAL_ADC_PollForConversion+0x1e4>)
 80022dc:	400b      	ands	r3, r1
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d111      	bne.n	8002306 <HAL_ADC_PollForConversion+0xf6>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	6919      	ldr	r1, [r3, #16]
 80022e8:	4b43      	ldr	r3, [pc, #268]	; (80023f8 <HAL_ADC_PollForConversion+0x1e8>)
 80022ea:	400b      	ands	r3, r1
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d108      	bne.n	8002302 <HAL_ADC_PollForConversion+0xf2>
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	68d9      	ldr	r1, [r3, #12]
 80022f6:	4b41      	ldr	r3, [pc, #260]	; (80023fc <HAL_ADC_PollForConversion+0x1ec>)
 80022f8:	400b      	ands	r3, r1
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_ADC_PollForConversion+0xf2>
 80022fe:	2314      	movs	r3, #20
 8002300:	e020      	b.n	8002344 <HAL_ADC_PollForConversion+0x134>
 8002302:	2329      	movs	r3, #41	; 0x29
 8002304:	e01e      	b.n	8002344 <HAL_ADC_PollForConversion+0x134>
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	6919      	ldr	r1, [r3, #16]
 800230c:	4b3a      	ldr	r3, [pc, #232]	; (80023f8 <HAL_ADC_PollForConversion+0x1e8>)
 800230e:	400b      	ands	r3, r1
 8002310:	2b00      	cmp	r3, #0
 8002312:	d106      	bne.n	8002322 <HAL_ADC_PollForConversion+0x112>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	68d9      	ldr	r1, [r3, #12]
 800231a:	4b38      	ldr	r3, [pc, #224]	; (80023fc <HAL_ADC_PollForConversion+0x1ec>)
 800231c:	400b      	ands	r3, r1
 800231e:	2b00      	cmp	r3, #0
 8002320:	d00d      	beq.n	800233e <HAL_ADC_PollForConversion+0x12e>
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	6919      	ldr	r1, [r3, #16]
 8002328:	4b35      	ldr	r3, [pc, #212]	; (8002400 <HAL_ADC_PollForConversion+0x1f0>)
 800232a:	400b      	ands	r3, r1
 800232c:	2b00      	cmp	r3, #0
 800232e:	d108      	bne.n	8002342 <HAL_ADC_PollForConversion+0x132>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	68d9      	ldr	r1, [r3, #12]
 8002336:	4b32      	ldr	r3, [pc, #200]	; (8002400 <HAL_ADC_PollForConversion+0x1f0>)
 8002338:	400b      	ands	r3, r1
 800233a:	2b00      	cmp	r3, #0
 800233c:	d101      	bne.n	8002342 <HAL_ADC_PollForConversion+0x132>
 800233e:	2354      	movs	r3, #84	; 0x54
 8002340:	e000      	b.n	8002344 <HAL_ADC_PollForConversion+0x134>
 8002342:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8002344:	fb02 f303 	mul.w	r3, r2, r3
 8002348:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800234a:	e01d      	b.n	8002388 <HAL_ADC_PollForConversion+0x178>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002352:	d016      	beq.n	8002382 <HAL_ADC_PollForConversion+0x172>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8002354:	683b      	ldr	r3, [r7, #0]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d007      	beq.n	800236a <HAL_ADC_PollForConversion+0x15a>
 800235a:	f7ff fda7 	bl	8001eac <HAL_GetTick>
 800235e:	4602      	mov	r2, r0
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	429a      	cmp	r2, r3
 8002368:	d20b      	bcs.n	8002382 <HAL_ADC_PollForConversion+0x172>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800236e:	f043 0204 	orr.w	r2, r3, #4
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	629a      	str	r2, [r3, #40]	; 0x28
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          
          return HAL_TIMEOUT;
 800237e:	2303      	movs	r3, #3
 8002380:	e030      	b.n	80023e4 <HAL_ADC_PollForConversion+0x1d4>
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	3301      	adds	r3, #1
 8002386:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	693a      	ldr	r2, [r7, #16]
 800238c:	429a      	cmp	r2, r3
 800238e:	d8dd      	bhi.n	800234c <HAL_ADC_PollForConversion+0x13c>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	f06f 0212 	mvn.w	r2, #18
 8002398:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80023b0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80023b4:	d115      	bne.n	80023e2 <HAL_ADC_PollForConversion+0x1d2>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d111      	bne.n	80023e2 <HAL_ADC_PollForConversion+0x1d2>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d105      	bne.n	80023e2 <HAL_ADC_PollForConversion+0x1d2>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023da:	f043 0201 	orr.w	r2, r3, #1
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	371c      	adds	r7, #28
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd90      	pop	{r4, r7, pc}
 80023ec:	20000000 	.word	0x20000000
 80023f0:	24924924 	.word	0x24924924
 80023f4:	00924924 	.word	0x00924924
 80023f8:	12492492 	.word	0x12492492
 80023fc:	00492492 	.word	0x00492492
 8002400:	00249249 	.word	0x00249249

08002404 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002412:	4618      	mov	r0, r3
 8002414:	370c      	adds	r7, #12
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr

0800241c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800241c:	b480      	push	{r7}
 800241e:	b085      	sub	sp, #20
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002426:	2300      	movs	r3, #0
 8002428:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800242a:	2300      	movs	r3, #0
 800242c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002434:	2b01      	cmp	r3, #1
 8002436:	d101      	bne.n	800243c <HAL_ADC_ConfigChannel+0x20>
 8002438:	2302      	movs	r3, #2
 800243a:	e0dc      	b.n	80025f6 <HAL_ADC_ConfigChannel+0x1da>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2201      	movs	r2, #1
 8002440:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	2b06      	cmp	r3, #6
 800244a:	d81c      	bhi.n	8002486 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	685a      	ldr	r2, [r3, #4]
 8002456:	4613      	mov	r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	4413      	add	r3, r2
 800245c:	3b05      	subs	r3, #5
 800245e:	221f      	movs	r2, #31
 8002460:	fa02 f303 	lsl.w	r3, r2, r3
 8002464:	43db      	mvns	r3, r3
 8002466:	4019      	ands	r1, r3
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	6818      	ldr	r0, [r3, #0]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	4613      	mov	r3, r2
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	4413      	add	r3, r2
 8002476:	3b05      	subs	r3, #5
 8002478:	fa00 f203 	lsl.w	r2, r0, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	430a      	orrs	r2, r1
 8002482:	635a      	str	r2, [r3, #52]	; 0x34
 8002484:	e03c      	b.n	8002500 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	685b      	ldr	r3, [r3, #4]
 800248a:	2b0c      	cmp	r3, #12
 800248c:	d81c      	bhi.n	80024c8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	685a      	ldr	r2, [r3, #4]
 8002498:	4613      	mov	r3, r2
 800249a:	009b      	lsls	r3, r3, #2
 800249c:	4413      	add	r3, r2
 800249e:	3b23      	subs	r3, #35	; 0x23
 80024a0:	221f      	movs	r2, #31
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	43db      	mvns	r3, r3
 80024a8:	4019      	ands	r1, r3
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	6818      	ldr	r0, [r3, #0]
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685a      	ldr	r2, [r3, #4]
 80024b2:	4613      	mov	r3, r2
 80024b4:	009b      	lsls	r3, r3, #2
 80024b6:	4413      	add	r3, r2
 80024b8:	3b23      	subs	r3, #35	; 0x23
 80024ba:	fa00 f203 	lsl.w	r2, r0, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	430a      	orrs	r2, r1
 80024c4:	631a      	str	r2, [r3, #48]	; 0x30
 80024c6:	e01b      	b.n	8002500 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	685a      	ldr	r2, [r3, #4]
 80024d2:	4613      	mov	r3, r2
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	4413      	add	r3, r2
 80024d8:	3b41      	subs	r3, #65	; 0x41
 80024da:	221f      	movs	r2, #31
 80024dc:	fa02 f303 	lsl.w	r3, r2, r3
 80024e0:	43db      	mvns	r3, r3
 80024e2:	4019      	ands	r1, r3
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	6818      	ldr	r0, [r3, #0]
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	685a      	ldr	r2, [r3, #4]
 80024ec:	4613      	mov	r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	3b41      	subs	r3, #65	; 0x41
 80024f4:	fa00 f203 	lsl.w	r2, r0, r3
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	430a      	orrs	r2, r1
 80024fe:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2b09      	cmp	r3, #9
 8002506:	d91c      	bls.n	8002542 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	68d9      	ldr	r1, [r3, #12]
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	4613      	mov	r3, r2
 8002514:	005b      	lsls	r3, r3, #1
 8002516:	4413      	add	r3, r2
 8002518:	3b1e      	subs	r3, #30
 800251a:	2207      	movs	r2, #7
 800251c:	fa02 f303 	lsl.w	r3, r2, r3
 8002520:	43db      	mvns	r3, r3
 8002522:	4019      	ands	r1, r3
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	6898      	ldr	r0, [r3, #8]
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681a      	ldr	r2, [r3, #0]
 800252c:	4613      	mov	r3, r2
 800252e:	005b      	lsls	r3, r3, #1
 8002530:	4413      	add	r3, r2
 8002532:	3b1e      	subs	r3, #30
 8002534:	fa00 f203 	lsl.w	r2, r0, r3
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	430a      	orrs	r2, r1
 800253e:	60da      	str	r2, [r3, #12]
 8002540:	e019      	b.n	8002576 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	6919      	ldr	r1, [r3, #16]
 8002548:	683b      	ldr	r3, [r7, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	4613      	mov	r3, r2
 800254e:	005b      	lsls	r3, r3, #1
 8002550:	4413      	add	r3, r2
 8002552:	2207      	movs	r2, #7
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	4019      	ands	r1, r3
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	6898      	ldr	r0, [r3, #8]
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	4613      	mov	r3, r2
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	4413      	add	r3, r2
 800256a:	fa00 f203 	lsl.w	r2, r0, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002576:	683b      	ldr	r3, [r7, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2b10      	cmp	r3, #16
 800257c:	d003      	beq.n	8002586 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002582:	2b11      	cmp	r3, #17
 8002584:	d132      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4a1d      	ldr	r2, [pc, #116]	; (8002600 <HAL_ADC_ConfigChannel+0x1e4>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d125      	bne.n	80025dc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	689b      	ldr	r3, [r3, #8]
 8002596:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d126      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	689a      	ldr	r2, [r3, #8]
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80025ac:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80025ae:	683b      	ldr	r3, [r7, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2b10      	cmp	r3, #16
 80025b4:	d11a      	bne.n	80025ec <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80025b6:	4b13      	ldr	r3, [pc, #76]	; (8002604 <HAL_ADC_ConfigChannel+0x1e8>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a13      	ldr	r2, [pc, #76]	; (8002608 <HAL_ADC_ConfigChannel+0x1ec>)
 80025bc:	fba2 2303 	umull	r2, r3, r2, r3
 80025c0:	0c9a      	lsrs	r2, r3, #18
 80025c2:	4613      	mov	r3, r2
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	4413      	add	r3, r2
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025cc:	e002      	b.n	80025d4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80025ce:	68bb      	ldr	r3, [r7, #8]
 80025d0:	3b01      	subs	r3, #1
 80025d2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d1f9      	bne.n	80025ce <HAL_ADC_ConfigChannel+0x1b2>
 80025da:	e007      	b.n	80025ec <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e0:	f043 0220 	orr.w	r2, r3, #32
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2200      	movs	r2, #0
 80025f0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80025f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	3714      	adds	r7, #20
 80025fa:	46bd      	mov	sp, r7
 80025fc:	bc80      	pop	{r7}
 80025fe:	4770      	bx	lr
 8002600:	40012400 	.word	0x40012400
 8002604:	20000000 	.word	0x20000000
 8002608:	431bde83 	.word	0x431bde83

0800260c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002614:	2300      	movs	r3, #0
 8002616:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002618:	2300      	movs	r3, #0
 800261a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f003 0301 	and.w	r3, r3, #1
 8002626:	2b01      	cmp	r3, #1
 8002628:	d039      	beq.n	800269e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	689a      	ldr	r2, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	f042 0201 	orr.w	r2, r2, #1
 8002638:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800263a:	4b1b      	ldr	r3, [pc, #108]	; (80026a8 <ADC_Enable+0x9c>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a1b      	ldr	r2, [pc, #108]	; (80026ac <ADC_Enable+0xa0>)
 8002640:	fba2 2303 	umull	r2, r3, r2, r3
 8002644:	0c9b      	lsrs	r3, r3, #18
 8002646:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002648:	e002      	b.n	8002650 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	3b01      	subs	r3, #1
 800264e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1f9      	bne.n	800264a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002656:	f7ff fc29 	bl	8001eac <HAL_GetTick>
 800265a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800265c:	e018      	b.n	8002690 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800265e:	f7ff fc25 	bl	8001eac <HAL_GetTick>
 8002662:	4602      	mov	r2, r0
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d911      	bls.n	8002690 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002670:	f043 0210 	orr.w	r2, r3, #16
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800267c:	f043 0201 	orr.w	r2, r3, #1
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2200      	movs	r2, #0
 8002688:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 800268c:	2301      	movs	r3, #1
 800268e:	e007      	b.n	80026a0 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	f003 0301 	and.w	r3, r3, #1
 800269a:	2b01      	cmp	r3, #1
 800269c:	d1df      	bne.n	800265e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800269e:	2300      	movs	r3, #0
}
 80026a0:	4618      	mov	r0, r3
 80026a2:	3710      	adds	r7, #16
 80026a4:	46bd      	mov	sp, r7
 80026a6:	bd80      	pop	{r7, pc}
 80026a8:	20000000 	.word	0x20000000
 80026ac:	431bde83 	.word	0x431bde83

080026b0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026b8:	2300      	movs	r3, #0
 80026ba:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d127      	bne.n	800271a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f022 0201 	bic.w	r2, r2, #1
 80026d8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80026da:	f7ff fbe7 	bl	8001eac <HAL_GetTick>
 80026de:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80026e0:	e014      	b.n	800270c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80026e2:	f7ff fbe3 	bl	8001eac <HAL_GetTick>
 80026e6:	4602      	mov	r2, r0
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	1ad3      	subs	r3, r2, r3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d90d      	bls.n	800270c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026f4:	f043 0210 	orr.w	r2, r3, #16
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002700:	f043 0201 	orr.w	r2, r3, #1
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	e007      	b.n	800271c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f003 0301 	and.w	r3, r3, #1
 8002716:	2b01      	cmp	r3, #1
 8002718:	d0e3      	beq.n	80026e2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800271a:	2300      	movs	r3, #0
}
 800271c:	4618      	mov	r0, r3
 800271e:	3710      	adds	r7, #16
 8002720:	46bd      	mov	sp, r7
 8002722:	bd80      	pop	{r7, pc}

08002724 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8002724:	b590      	push	{r4, r7, lr}
 8002726:	b087      	sub	sp, #28
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800272c:	2300      	movs	r3, #0
 800272e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8002730:	2300      	movs	r3, #0
 8002732:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800273a:	2b01      	cmp	r3, #1
 800273c:	d101      	bne.n	8002742 <HAL_ADCEx_Calibration_Start+0x1e>
 800273e:	2302      	movs	r3, #2
 8002740:	e086      	b.n	8002850 <HAL_ADCEx_Calibration_Start+0x12c>
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2201      	movs	r2, #1
 8002746:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800274a:	6878      	ldr	r0, [r7, #4]
 800274c:	f7ff ffb0 	bl	80026b0 <ADC_ConversionStop_Disable>
 8002750:	4603      	mov	r3, r0
 8002752:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002754:	7dfb      	ldrb	r3, [r7, #23]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d175      	bne.n	8002846 <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800275e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002762:	f023 0302 	bic.w	r3, r3, #2
 8002766:	f043 0202 	orr.w	r2, r3, #2
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800276e:	4b3a      	ldr	r3, [pc, #232]	; (8002858 <HAL_ADCEx_Calibration_Start+0x134>)
 8002770:	681c      	ldr	r4, [r3, #0]
 8002772:	2002      	movs	r0, #2
 8002774:	f001 f8c2 	bl	80038fc <HAL_RCCEx_GetPeriphCLKFreq>
 8002778:	4603      	mov	r3, r0
 800277a:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800277e:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8002780:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8002782:	e002      	b.n	800278a <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	3b01      	subs	r3, #1
 8002788:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2b00      	cmp	r3, #0
 800278e:	d1f9      	bne.n	8002784 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8002790:	6878      	ldr	r0, [r7, #4]
 8002792:	f7ff ff3b 	bl	800260c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f042 0208 	orr.w	r2, r2, #8
 80027a4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80027a6:	f7ff fb81 	bl	8001eac <HAL_GetTick>
 80027aa:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80027ac:	e014      	b.n	80027d8 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80027ae:	f7ff fb7d 	bl	8001eac <HAL_GetTick>
 80027b2:	4602      	mov	r2, r0
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b0a      	cmp	r3, #10
 80027ba:	d90d      	bls.n	80027d8 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027c0:	f023 0312 	bic.w	r3, r3, #18
 80027c4:	f043 0210 	orr.w	r2, r3, #16
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 80027d4:	2301      	movs	r3, #1
 80027d6:	e03b      	b.n	8002850 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f003 0308 	and.w	r3, r3, #8
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1e3      	bne.n	80027ae <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	689a      	ldr	r2, [r3, #8]
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f042 0204 	orr.w	r2, r2, #4
 80027f4:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80027f6:	f7ff fb59 	bl	8001eac <HAL_GetTick>
 80027fa:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80027fc:	e014      	b.n	8002828 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80027fe:	f7ff fb55 	bl	8001eac <HAL_GetTick>
 8002802:	4602      	mov	r2, r0
 8002804:	693b      	ldr	r3, [r7, #16]
 8002806:	1ad3      	subs	r3, r2, r3
 8002808:	2b0a      	cmp	r3, #10
 800280a:	d90d      	bls.n	8002828 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002810:	f023 0312 	bic.w	r3, r3, #18
 8002814:	f043 0210 	orr.w	r2, r3, #16
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8002824:	2301      	movs	r3, #1
 8002826:	e013      	b.n	8002850 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	f003 0304 	and.w	r3, r3, #4
 8002832:	2b00      	cmp	r3, #0
 8002834:	d1e3      	bne.n	80027fe <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800283a:	f023 0303 	bic.w	r3, r3, #3
 800283e:	f043 0201 	orr.w	r2, r3, #1
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2200      	movs	r2, #0
 800284a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800284e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002850:	4618      	mov	r0, r3
 8002852:	371c      	adds	r7, #28
 8002854:	46bd      	mov	sp, r7
 8002856:	bd90      	pop	{r4, r7, pc}
 8002858:	20000000 	.word	0x20000000

0800285c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800285c:	b480      	push	{r7}
 800285e:	b085      	sub	sp, #20
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	f003 0307 	and.w	r3, r3, #7
 800286a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800286c:	4b0c      	ldr	r3, [pc, #48]	; (80028a0 <__NVIC_SetPriorityGrouping+0x44>)
 800286e:	68db      	ldr	r3, [r3, #12]
 8002870:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002878:	4013      	ands	r3, r2
 800287a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002880:	68bb      	ldr	r3, [r7, #8]
 8002882:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002884:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002888:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800288c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800288e:	4a04      	ldr	r2, [pc, #16]	; (80028a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	60d3      	str	r3, [r2, #12]
}
 8002894:	bf00      	nop
 8002896:	3714      	adds	r7, #20
 8002898:	46bd      	mov	sp, r7
 800289a:	bc80      	pop	{r7}
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	e000ed00 	.word	0xe000ed00

080028a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028a8:	4b04      	ldr	r3, [pc, #16]	; (80028bc <__NVIC_GetPriorityGrouping+0x18>)
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	0a1b      	lsrs	r3, r3, #8
 80028ae:	f003 0307 	and.w	r3, r3, #7
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bc80      	pop	{r7}
 80028b8:	4770      	bx	lr
 80028ba:	bf00      	nop
 80028bc:	e000ed00 	.word	0xe000ed00

080028c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	4603      	mov	r3, r0
 80028c8:	6039      	str	r1, [r7, #0]
 80028ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	db0a      	blt.n	80028ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	b2da      	uxtb	r2, r3
 80028d8:	490c      	ldr	r1, [pc, #48]	; (800290c <__NVIC_SetPriority+0x4c>)
 80028da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028de:	0112      	lsls	r2, r2, #4
 80028e0:	b2d2      	uxtb	r2, r2
 80028e2:	440b      	add	r3, r1
 80028e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028e8:	e00a      	b.n	8002900 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	b2da      	uxtb	r2, r3
 80028ee:	4908      	ldr	r1, [pc, #32]	; (8002910 <__NVIC_SetPriority+0x50>)
 80028f0:	79fb      	ldrb	r3, [r7, #7]
 80028f2:	f003 030f 	and.w	r3, r3, #15
 80028f6:	3b04      	subs	r3, #4
 80028f8:	0112      	lsls	r2, r2, #4
 80028fa:	b2d2      	uxtb	r2, r2
 80028fc:	440b      	add	r3, r1
 80028fe:	761a      	strb	r2, [r3, #24]
}
 8002900:	bf00      	nop
 8002902:	370c      	adds	r7, #12
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	e000e100 	.word	0xe000e100
 8002910:	e000ed00 	.word	0xe000ed00

08002914 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002914:	b480      	push	{r7}
 8002916:	b089      	sub	sp, #36	; 0x24
 8002918:	af00      	add	r7, sp, #0
 800291a:	60f8      	str	r0, [r7, #12]
 800291c:	60b9      	str	r1, [r7, #8]
 800291e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	f003 0307 	and.w	r3, r3, #7
 8002926:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002928:	69fb      	ldr	r3, [r7, #28]
 800292a:	f1c3 0307 	rsb	r3, r3, #7
 800292e:	2b04      	cmp	r3, #4
 8002930:	bf28      	it	cs
 8002932:	2304      	movcs	r3, #4
 8002934:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	3304      	adds	r3, #4
 800293a:	2b06      	cmp	r3, #6
 800293c:	d902      	bls.n	8002944 <NVIC_EncodePriority+0x30>
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	3b03      	subs	r3, #3
 8002942:	e000      	b.n	8002946 <NVIC_EncodePriority+0x32>
 8002944:	2300      	movs	r3, #0
 8002946:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002948:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800294c:	69bb      	ldr	r3, [r7, #24]
 800294e:	fa02 f303 	lsl.w	r3, r2, r3
 8002952:	43da      	mvns	r2, r3
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	401a      	ands	r2, r3
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800295c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	fa01 f303 	lsl.w	r3, r1, r3
 8002966:	43d9      	mvns	r1, r3
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800296c:	4313      	orrs	r3, r2
         );
}
 800296e:	4618      	mov	r0, r3
 8002970:	3724      	adds	r7, #36	; 0x24
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr

08002978 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	b082      	sub	sp, #8
 800297c:	af00      	add	r7, sp, #0
 800297e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	3b01      	subs	r3, #1
 8002984:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002988:	d301      	bcc.n	800298e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800298a:	2301      	movs	r3, #1
 800298c:	e00f      	b.n	80029ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800298e:	4a0a      	ldr	r2, [pc, #40]	; (80029b8 <SysTick_Config+0x40>)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	3b01      	subs	r3, #1
 8002994:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002996:	210f      	movs	r1, #15
 8002998:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800299c:	f7ff ff90 	bl	80028c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80029a0:	4b05      	ldr	r3, [pc, #20]	; (80029b8 <SysTick_Config+0x40>)
 80029a2:	2200      	movs	r2, #0
 80029a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80029a6:	4b04      	ldr	r3, [pc, #16]	; (80029b8 <SysTick_Config+0x40>)
 80029a8:	2207      	movs	r2, #7
 80029aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3708      	adds	r7, #8
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}
 80029b6:	bf00      	nop
 80029b8:	e000e010 	.word	0xe000e010

080029bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b082      	sub	sp, #8
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029c4:	6878      	ldr	r0, [r7, #4]
 80029c6:	f7ff ff49 	bl	800285c <__NVIC_SetPriorityGrouping>
}
 80029ca:	bf00      	nop
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b086      	sub	sp, #24
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	4603      	mov	r3, r0
 80029da:	60b9      	str	r1, [r7, #8]
 80029dc:	607a      	str	r2, [r7, #4]
 80029de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029e0:	2300      	movs	r3, #0
 80029e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029e4:	f7ff ff5e 	bl	80028a4 <__NVIC_GetPriorityGrouping>
 80029e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	68b9      	ldr	r1, [r7, #8]
 80029ee:	6978      	ldr	r0, [r7, #20]
 80029f0:	f7ff ff90 	bl	8002914 <NVIC_EncodePriority>
 80029f4:	4602      	mov	r2, r0
 80029f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029fa:	4611      	mov	r1, r2
 80029fc:	4618      	mov	r0, r3
 80029fe:	f7ff ff5f 	bl	80028c0 <__NVIC_SetPriority>
}
 8002a02:	bf00      	nop
 8002a04:	3718      	adds	r7, #24
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}

08002a0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002a0a:	b580      	push	{r7, lr}
 8002a0c:	b082      	sub	sp, #8
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f7ff ffb0 	bl	8002978 <SysTick_Config>
 8002a18:	4603      	mov	r3, r0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	3708      	adds	r7, #8
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bd80      	pop	{r7, pc}
	...

08002a24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b08b      	sub	sp, #44	; 0x2c
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
 8002a2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a2e:	2300      	movs	r3, #0
 8002a30:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a32:	2300      	movs	r3, #0
 8002a34:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a36:	e127      	b.n	8002c88 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a38:	2201      	movs	r2, #1
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	69fa      	ldr	r2, [r7, #28]
 8002a48:	4013      	ands	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	69fb      	ldr	r3, [r7, #28]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	f040 8116 	bne.w	8002c82 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b12      	cmp	r3, #18
 8002a5c:	d034      	beq.n	8002ac8 <HAL_GPIO_Init+0xa4>
 8002a5e:	2b12      	cmp	r3, #18
 8002a60:	d80d      	bhi.n	8002a7e <HAL_GPIO_Init+0x5a>
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d02b      	beq.n	8002abe <HAL_GPIO_Init+0x9a>
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d804      	bhi.n	8002a74 <HAL_GPIO_Init+0x50>
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d031      	beq.n	8002ad2 <HAL_GPIO_Init+0xae>
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d01c      	beq.n	8002aac <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002a72:	e048      	b.n	8002b06 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002a74:	2b03      	cmp	r3, #3
 8002a76:	d043      	beq.n	8002b00 <HAL_GPIO_Init+0xdc>
 8002a78:	2b11      	cmp	r3, #17
 8002a7a:	d01b      	beq.n	8002ab4 <HAL_GPIO_Init+0x90>
          break;
 8002a7c:	e043      	b.n	8002b06 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002a7e:	4a89      	ldr	r2, [pc, #548]	; (8002ca4 <HAL_GPIO_Init+0x280>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d026      	beq.n	8002ad2 <HAL_GPIO_Init+0xae>
 8002a84:	4a87      	ldr	r2, [pc, #540]	; (8002ca4 <HAL_GPIO_Init+0x280>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d806      	bhi.n	8002a98 <HAL_GPIO_Init+0x74>
 8002a8a:	4a87      	ldr	r2, [pc, #540]	; (8002ca8 <HAL_GPIO_Init+0x284>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d020      	beq.n	8002ad2 <HAL_GPIO_Init+0xae>
 8002a90:	4a86      	ldr	r2, [pc, #536]	; (8002cac <HAL_GPIO_Init+0x288>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d01d      	beq.n	8002ad2 <HAL_GPIO_Init+0xae>
          break;
 8002a96:	e036      	b.n	8002b06 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8002a98:	4a85      	ldr	r2, [pc, #532]	; (8002cb0 <HAL_GPIO_Init+0x28c>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d019      	beq.n	8002ad2 <HAL_GPIO_Init+0xae>
 8002a9e:	4a85      	ldr	r2, [pc, #532]	; (8002cb4 <HAL_GPIO_Init+0x290>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d016      	beq.n	8002ad2 <HAL_GPIO_Init+0xae>
 8002aa4:	4a84      	ldr	r2, [pc, #528]	; (8002cb8 <HAL_GPIO_Init+0x294>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d013      	beq.n	8002ad2 <HAL_GPIO_Init+0xae>
          break;
 8002aaa:	e02c      	b.n	8002b06 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	623b      	str	r3, [r7, #32]
          break;
 8002ab2:	e028      	b.n	8002b06 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	3304      	adds	r3, #4
 8002aba:	623b      	str	r3, [r7, #32]
          break;
 8002abc:	e023      	b.n	8002b06 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002abe:	683b      	ldr	r3, [r7, #0]
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	3308      	adds	r3, #8
 8002ac4:	623b      	str	r3, [r7, #32]
          break;
 8002ac6:	e01e      	b.n	8002b06 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	68db      	ldr	r3, [r3, #12]
 8002acc:	330c      	adds	r3, #12
 8002ace:	623b      	str	r3, [r7, #32]
          break;
 8002ad0:	e019      	b.n	8002b06 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	689b      	ldr	r3, [r3, #8]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d102      	bne.n	8002ae0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ada:	2304      	movs	r3, #4
 8002adc:	623b      	str	r3, [r7, #32]
          break;
 8002ade:	e012      	b.n	8002b06 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d105      	bne.n	8002af4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ae8:	2308      	movs	r3, #8
 8002aea:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	69fa      	ldr	r2, [r7, #28]
 8002af0:	611a      	str	r2, [r3, #16]
          break;
 8002af2:	e008      	b.n	8002b06 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002af4:	2308      	movs	r3, #8
 8002af6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	69fa      	ldr	r2, [r7, #28]
 8002afc:	615a      	str	r2, [r3, #20]
          break;
 8002afe:	e002      	b.n	8002b06 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b00:	2300      	movs	r3, #0
 8002b02:	623b      	str	r3, [r7, #32]
          break;
 8002b04:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b06:	69bb      	ldr	r3, [r7, #24]
 8002b08:	2bff      	cmp	r3, #255	; 0xff
 8002b0a:	d801      	bhi.n	8002b10 <HAL_GPIO_Init+0xec>
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	e001      	b.n	8002b14 <HAL_GPIO_Init+0xf0>
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3304      	adds	r3, #4
 8002b14:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	2bff      	cmp	r3, #255	; 0xff
 8002b1a:	d802      	bhi.n	8002b22 <HAL_GPIO_Init+0xfe>
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b1e:	009b      	lsls	r3, r3, #2
 8002b20:	e002      	b.n	8002b28 <HAL_GPIO_Init+0x104>
 8002b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b24:	3b08      	subs	r3, #8
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	210f      	movs	r1, #15
 8002b30:	693b      	ldr	r3, [r7, #16]
 8002b32:	fa01 f303 	lsl.w	r3, r1, r3
 8002b36:	43db      	mvns	r3, r3
 8002b38:	401a      	ands	r2, r3
 8002b3a:	6a39      	ldr	r1, [r7, #32]
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b42:	431a      	orrs	r2, r3
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f000 8096 	beq.w	8002c82 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b56:	4b59      	ldr	r3, [pc, #356]	; (8002cbc <HAL_GPIO_Init+0x298>)
 8002b58:	699b      	ldr	r3, [r3, #24]
 8002b5a:	4a58      	ldr	r2, [pc, #352]	; (8002cbc <HAL_GPIO_Init+0x298>)
 8002b5c:	f043 0301 	orr.w	r3, r3, #1
 8002b60:	6193      	str	r3, [r2, #24]
 8002b62:	4b56      	ldr	r3, [pc, #344]	; (8002cbc <HAL_GPIO_Init+0x298>)
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	60bb      	str	r3, [r7, #8]
 8002b6c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002b6e:	4a54      	ldr	r2, [pc, #336]	; (8002cc0 <HAL_GPIO_Init+0x29c>)
 8002b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b72:	089b      	lsrs	r3, r3, #2
 8002b74:	3302      	adds	r3, #2
 8002b76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b7a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002b7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b7e:	f003 0303 	and.w	r3, r3, #3
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	220f      	movs	r2, #15
 8002b86:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8a:	43db      	mvns	r3, r3
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a4b      	ldr	r2, [pc, #300]	; (8002cc4 <HAL_GPIO_Init+0x2a0>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d013      	beq.n	8002bc2 <HAL_GPIO_Init+0x19e>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4a4a      	ldr	r2, [pc, #296]	; (8002cc8 <HAL_GPIO_Init+0x2a4>)
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d00d      	beq.n	8002bbe <HAL_GPIO_Init+0x19a>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	4a49      	ldr	r2, [pc, #292]	; (8002ccc <HAL_GPIO_Init+0x2a8>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d007      	beq.n	8002bba <HAL_GPIO_Init+0x196>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a48      	ldr	r2, [pc, #288]	; (8002cd0 <HAL_GPIO_Init+0x2ac>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d101      	bne.n	8002bb6 <HAL_GPIO_Init+0x192>
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	e006      	b.n	8002bc4 <HAL_GPIO_Init+0x1a0>
 8002bb6:	2304      	movs	r3, #4
 8002bb8:	e004      	b.n	8002bc4 <HAL_GPIO_Init+0x1a0>
 8002bba:	2302      	movs	r3, #2
 8002bbc:	e002      	b.n	8002bc4 <HAL_GPIO_Init+0x1a0>
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e000      	b.n	8002bc4 <HAL_GPIO_Init+0x1a0>
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002bc6:	f002 0203 	and.w	r2, r2, #3
 8002bca:	0092      	lsls	r2, r2, #2
 8002bcc:	4093      	lsls	r3, r2
 8002bce:	68fa      	ldr	r2, [r7, #12]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002bd4:	493a      	ldr	r1, [pc, #232]	; (8002cc0 <HAL_GPIO_Init+0x29c>)
 8002bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd8:	089b      	lsrs	r3, r3, #2
 8002bda:	3302      	adds	r3, #2
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d006      	beq.n	8002bfc <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002bee:	4b39      	ldr	r3, [pc, #228]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	4938      	ldr	r1, [pc, #224]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	4313      	orrs	r3, r2
 8002bf8:	600b      	str	r3, [r1, #0]
 8002bfa:	e006      	b.n	8002c0a <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002bfc:	4b35      	ldr	r3, [pc, #212]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002bfe:	681a      	ldr	r2, [r3, #0]
 8002c00:	69bb      	ldr	r3, [r7, #24]
 8002c02:	43db      	mvns	r3, r3
 8002c04:	4933      	ldr	r1, [pc, #204]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c06:	4013      	ands	r3, r2
 8002c08:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d006      	beq.n	8002c24 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c16:	4b2f      	ldr	r3, [pc, #188]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c18:	685a      	ldr	r2, [r3, #4]
 8002c1a:	492e      	ldr	r1, [pc, #184]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	4313      	orrs	r3, r2
 8002c20:	604b      	str	r3, [r1, #4]
 8002c22:	e006      	b.n	8002c32 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c24:	4b2b      	ldr	r3, [pc, #172]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c26:	685a      	ldr	r2, [r3, #4]
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	43db      	mvns	r3, r3
 8002c2c:	4929      	ldr	r1, [pc, #164]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c2e:	4013      	ands	r3, r2
 8002c30:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d006      	beq.n	8002c4c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c3e:	4b25      	ldr	r3, [pc, #148]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c40:	689a      	ldr	r2, [r3, #8]
 8002c42:	4924      	ldr	r1, [pc, #144]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c44:	69bb      	ldr	r3, [r7, #24]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	608b      	str	r3, [r1, #8]
 8002c4a:	e006      	b.n	8002c5a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c4c:	4b21      	ldr	r3, [pc, #132]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c4e:	689a      	ldr	r2, [r3, #8]
 8002c50:	69bb      	ldr	r3, [r7, #24]
 8002c52:	43db      	mvns	r3, r3
 8002c54:	491f      	ldr	r1, [pc, #124]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c56:	4013      	ands	r3, r2
 8002c58:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c5a:	683b      	ldr	r3, [r7, #0]
 8002c5c:	685b      	ldr	r3, [r3, #4]
 8002c5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d006      	beq.n	8002c74 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c66:	4b1b      	ldr	r3, [pc, #108]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c68:	68da      	ldr	r2, [r3, #12]
 8002c6a:	491a      	ldr	r1, [pc, #104]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	4313      	orrs	r3, r2
 8002c70:	60cb      	str	r3, [r1, #12]
 8002c72:	e006      	b.n	8002c82 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c74:	4b17      	ldr	r3, [pc, #92]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c76:	68da      	ldr	r2, [r3, #12]
 8002c78:	69bb      	ldr	r3, [r7, #24]
 8002c7a:	43db      	mvns	r3, r3
 8002c7c:	4915      	ldr	r1, [pc, #84]	; (8002cd4 <HAL_GPIO_Init+0x2b0>)
 8002c7e:	4013      	ands	r3, r2
 8002c80:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8002c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c84:	3301      	adds	r3, #1
 8002c86:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	f47f aed0 	bne.w	8002a38 <HAL_GPIO_Init+0x14>
  }
}
 8002c98:	bf00      	nop
 8002c9a:	372c      	adds	r7, #44	; 0x2c
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bc80      	pop	{r7}
 8002ca0:	4770      	bx	lr
 8002ca2:	bf00      	nop
 8002ca4:	10210000 	.word	0x10210000
 8002ca8:	10110000 	.word	0x10110000
 8002cac:	10120000 	.word	0x10120000
 8002cb0:	10310000 	.word	0x10310000
 8002cb4:	10320000 	.word	0x10320000
 8002cb8:	10220000 	.word	0x10220000
 8002cbc:	40021000 	.word	0x40021000
 8002cc0:	40010000 	.word	0x40010000
 8002cc4:	40010800 	.word	0x40010800
 8002cc8:	40010c00 	.word	0x40010c00
 8002ccc:	40011000 	.word	0x40011000
 8002cd0:	40011400 	.word	0x40011400
 8002cd4:	40010400 	.word	0x40010400

08002cd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cd8:	b480      	push	{r7}
 8002cda:	b083      	sub	sp, #12
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	807b      	strh	r3, [r7, #2]
 8002ce4:	4613      	mov	r3, r2
 8002ce6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ce8:	787b      	ldrb	r3, [r7, #1]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d003      	beq.n	8002cf6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002cee:	887a      	ldrh	r2, [r7, #2]
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002cf4:	e003      	b.n	8002cfe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002cf6:	887b      	ldrh	r3, [r7, #2]
 8002cf8:	041a      	lsls	r2, r3, #16
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	611a      	str	r2, [r3, #16]
}
 8002cfe:	bf00      	nop
 8002d00:	370c      	adds	r7, #12
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bc80      	pop	{r7}
 8002d06:	4770      	bx	lr

08002d08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d101      	bne.n	8002d1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e10f      	b.n	8002f3a <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d106      	bne.n	8002d34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f7fe fd2c 	bl	800178c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2224      	movs	r2, #36	; 0x24
 8002d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	681a      	ldr	r2, [r3, #0]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f022 0201 	bic.w	r2, r2, #1
 8002d4a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d4c:	f000 fcda 	bl	8003704 <HAL_RCC_GetPCLK1Freq>
 8002d50:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	4a7b      	ldr	r2, [pc, #492]	; (8002f44 <HAL_I2C_Init+0x23c>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d807      	bhi.n	8002d6c <HAL_I2C_Init+0x64>
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	4a7a      	ldr	r2, [pc, #488]	; (8002f48 <HAL_I2C_Init+0x240>)
 8002d60:	4293      	cmp	r3, r2
 8002d62:	bf94      	ite	ls
 8002d64:	2301      	movls	r3, #1
 8002d66:	2300      	movhi	r3, #0
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	e006      	b.n	8002d7a <HAL_I2C_Init+0x72>
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	4a77      	ldr	r2, [pc, #476]	; (8002f4c <HAL_I2C_Init+0x244>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	bf94      	ite	ls
 8002d74:	2301      	movls	r3, #1
 8002d76:	2300      	movhi	r3, #0
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8002d7e:	2301      	movs	r3, #1
 8002d80:	e0db      	b.n	8002f3a <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	4a72      	ldr	r2, [pc, #456]	; (8002f50 <HAL_I2C_Init+0x248>)
 8002d86:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8a:	0c9b      	lsrs	r3, r3, #18
 8002d8c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	68ba      	ldr	r2, [r7, #8]
 8002d9e:	430a      	orrs	r2, r1
 8002da0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	6a1b      	ldr	r3, [r3, #32]
 8002da8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	4a64      	ldr	r2, [pc, #400]	; (8002f44 <HAL_I2C_Init+0x23c>)
 8002db2:	4293      	cmp	r3, r2
 8002db4:	d802      	bhi.n	8002dbc <HAL_I2C_Init+0xb4>
 8002db6:	68bb      	ldr	r3, [r7, #8]
 8002db8:	3301      	adds	r3, #1
 8002dba:	e009      	b.n	8002dd0 <HAL_I2C_Init+0xc8>
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002dc2:	fb02 f303 	mul.w	r3, r2, r3
 8002dc6:	4a63      	ldr	r2, [pc, #396]	; (8002f54 <HAL_I2C_Init+0x24c>)
 8002dc8:	fba2 2303 	umull	r2, r3, r2, r3
 8002dcc:	099b      	lsrs	r3, r3, #6
 8002dce:	3301      	adds	r3, #1
 8002dd0:	687a      	ldr	r2, [r7, #4]
 8002dd2:	6812      	ldr	r2, [r2, #0]
 8002dd4:	430b      	orrs	r3, r1
 8002dd6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	69db      	ldr	r3, [r3, #28]
 8002dde:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002de2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	4956      	ldr	r1, [pc, #344]	; (8002f44 <HAL_I2C_Init+0x23c>)
 8002dec:	428b      	cmp	r3, r1
 8002dee:	d80d      	bhi.n	8002e0c <HAL_I2C_Init+0x104>
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	1e59      	subs	r1, r3, #1
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	685b      	ldr	r3, [r3, #4]
 8002df8:	005b      	lsls	r3, r3, #1
 8002dfa:	fbb1 f3f3 	udiv	r3, r1, r3
 8002dfe:	3301      	adds	r3, #1
 8002e00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e04:	2b04      	cmp	r3, #4
 8002e06:	bf38      	it	cc
 8002e08:	2304      	movcc	r3, #4
 8002e0a:	e04f      	b.n	8002eac <HAL_I2C_Init+0x1a4>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	689b      	ldr	r3, [r3, #8]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d111      	bne.n	8002e38 <HAL_I2C_Init+0x130>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	1e58      	subs	r0, r3, #1
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6859      	ldr	r1, [r3, #4]
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	005b      	lsls	r3, r3, #1
 8002e20:	440b      	add	r3, r1
 8002e22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e26:	3301      	adds	r3, #1
 8002e28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	bf0c      	ite	eq
 8002e30:	2301      	moveq	r3, #1
 8002e32:	2300      	movne	r3, #0
 8002e34:	b2db      	uxtb	r3, r3
 8002e36:	e012      	b.n	8002e5e <HAL_I2C_Init+0x156>
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	1e58      	subs	r0, r3, #1
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	6859      	ldr	r1, [r3, #4]
 8002e40:	460b      	mov	r3, r1
 8002e42:	009b      	lsls	r3, r3, #2
 8002e44:	440b      	add	r3, r1
 8002e46:	0099      	lsls	r1, r3, #2
 8002e48:	440b      	add	r3, r1
 8002e4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e4e:	3301      	adds	r3, #1
 8002e50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	bf0c      	ite	eq
 8002e58:	2301      	moveq	r3, #1
 8002e5a:	2300      	movne	r3, #0
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d001      	beq.n	8002e66 <HAL_I2C_Init+0x15e>
 8002e62:	2301      	movs	r3, #1
 8002e64:	e022      	b.n	8002eac <HAL_I2C_Init+0x1a4>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	689b      	ldr	r3, [r3, #8]
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10e      	bne.n	8002e8c <HAL_I2C_Init+0x184>
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	1e58      	subs	r0, r3, #1
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	6859      	ldr	r1, [r3, #4]
 8002e76:	460b      	mov	r3, r1
 8002e78:	005b      	lsls	r3, r3, #1
 8002e7a:	440b      	add	r3, r1
 8002e7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e80:	3301      	adds	r3, #1
 8002e82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e8a:	e00f      	b.n	8002eac <HAL_I2C_Init+0x1a4>
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	1e58      	subs	r0, r3, #1
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6859      	ldr	r1, [r3, #4]
 8002e94:	460b      	mov	r3, r1
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	440b      	add	r3, r1
 8002e9a:	0099      	lsls	r1, r3, #2
 8002e9c:	440b      	add	r3, r1
 8002e9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ea8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002eac:	6879      	ldr	r1, [r7, #4]
 8002eae:	6809      	ldr	r1, [r1, #0]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	69da      	ldr	r2, [r3, #28]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	430a      	orrs	r2, r1
 8002ece:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002eda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002ede:	687a      	ldr	r2, [r7, #4]
 8002ee0:	6911      	ldr	r1, [r2, #16]
 8002ee2:	687a      	ldr	r2, [r7, #4]
 8002ee4:	68d2      	ldr	r2, [r2, #12]
 8002ee6:	4311      	orrs	r1, r2
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	6812      	ldr	r2, [r2, #0]
 8002eec:	430b      	orrs	r3, r1
 8002eee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	68db      	ldr	r3, [r3, #12]
 8002ef6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	695a      	ldr	r2, [r3, #20]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	699b      	ldr	r3, [r3, #24]
 8002f02:	431a      	orrs	r2, r3
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f042 0201 	orr.w	r2, r2, #1
 8002f1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2220      	movs	r2, #32
 8002f26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2200      	movs	r2, #0
 8002f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002f38:	2300      	movs	r3, #0
}
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	3710      	adds	r7, #16
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}
 8002f42:	bf00      	nop
 8002f44:	000186a0 	.word	0x000186a0
 8002f48:	001e847f 	.word	0x001e847f
 8002f4c:	003d08ff 	.word	0x003d08ff
 8002f50:	431bde83 	.word	0x431bde83
 8002f54:	10624dd3 	.word	0x10624dd3

08002f58 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b086      	sub	sp, #24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d101      	bne.n	8002f6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002f66:	2301      	movs	r3, #1
 8002f68:	e26c      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	f000 8087 	beq.w	8003086 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f78:	4b92      	ldr	r3, [pc, #584]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f003 030c 	and.w	r3, r3, #12
 8002f80:	2b04      	cmp	r3, #4
 8002f82:	d00c      	beq.n	8002f9e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f84:	4b8f      	ldr	r3, [pc, #572]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f003 030c 	and.w	r3, r3, #12
 8002f8c:	2b08      	cmp	r3, #8
 8002f8e:	d112      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x5e>
 8002f90:	4b8c      	ldr	r3, [pc, #560]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f9c:	d10b      	bne.n	8002fb6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f9e:	4b89      	ldr	r3, [pc, #548]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d06c      	beq.n	8003084 <HAL_RCC_OscConfig+0x12c>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d168      	bne.n	8003084 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	e246      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002fbe:	d106      	bne.n	8002fce <HAL_RCC_OscConfig+0x76>
 8002fc0:	4b80      	ldr	r3, [pc, #512]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a7f      	ldr	r2, [pc, #508]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8002fc6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fca:	6013      	str	r3, [r2, #0]
 8002fcc:	e02e      	b.n	800302c <HAL_RCC_OscConfig+0xd4>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d10c      	bne.n	8002ff0 <HAL_RCC_OscConfig+0x98>
 8002fd6:	4b7b      	ldr	r3, [pc, #492]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	4a7a      	ldr	r2, [pc, #488]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8002fdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fe0:	6013      	str	r3, [r2, #0]
 8002fe2:	4b78      	ldr	r3, [pc, #480]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	4a77      	ldr	r2, [pc, #476]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8002fe8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fec:	6013      	str	r3, [r2, #0]
 8002fee:	e01d      	b.n	800302c <HAL_RCC_OscConfig+0xd4>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ff8:	d10c      	bne.n	8003014 <HAL_RCC_OscConfig+0xbc>
 8002ffa:	4b72      	ldr	r3, [pc, #456]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a71      	ldr	r2, [pc, #452]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8003000:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003004:	6013      	str	r3, [r2, #0]
 8003006:	4b6f      	ldr	r3, [pc, #444]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	4a6e      	ldr	r2, [pc, #440]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 800300c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003010:	6013      	str	r3, [r2, #0]
 8003012:	e00b      	b.n	800302c <HAL_RCC_OscConfig+0xd4>
 8003014:	4b6b      	ldr	r3, [pc, #428]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a6a      	ldr	r2, [pc, #424]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 800301a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800301e:	6013      	str	r3, [r2, #0]
 8003020:	4b68      	ldr	r3, [pc, #416]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a67      	ldr	r2, [pc, #412]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8003026:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800302a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d013      	beq.n	800305c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003034:	f7fe ff3a 	bl	8001eac <HAL_GetTick>
 8003038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800303a:	e008      	b.n	800304e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800303c:	f7fe ff36 	bl	8001eac <HAL_GetTick>
 8003040:	4602      	mov	r2, r0
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	1ad3      	subs	r3, r2, r3
 8003046:	2b64      	cmp	r3, #100	; 0x64
 8003048:	d901      	bls.n	800304e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800304a:	2303      	movs	r3, #3
 800304c:	e1fa      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800304e:	4b5d      	ldr	r3, [pc, #372]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003056:	2b00      	cmp	r3, #0
 8003058:	d0f0      	beq.n	800303c <HAL_RCC_OscConfig+0xe4>
 800305a:	e014      	b.n	8003086 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800305c:	f7fe ff26 	bl	8001eac <HAL_GetTick>
 8003060:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003062:	e008      	b.n	8003076 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003064:	f7fe ff22 	bl	8001eac <HAL_GetTick>
 8003068:	4602      	mov	r2, r0
 800306a:	693b      	ldr	r3, [r7, #16]
 800306c:	1ad3      	subs	r3, r2, r3
 800306e:	2b64      	cmp	r3, #100	; 0x64
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e1e6      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003076:	4b53      	ldr	r3, [pc, #332]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800307e:	2b00      	cmp	r3, #0
 8003080:	d1f0      	bne.n	8003064 <HAL_RCC_OscConfig+0x10c>
 8003082:	e000      	b.n	8003086 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003084:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d063      	beq.n	800315a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003092:	4b4c      	ldr	r3, [pc, #304]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	f003 030c 	and.w	r3, r3, #12
 800309a:	2b00      	cmp	r3, #0
 800309c:	d00b      	beq.n	80030b6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800309e:	4b49      	ldr	r3, [pc, #292]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f003 030c 	and.w	r3, r3, #12
 80030a6:	2b08      	cmp	r3, #8
 80030a8:	d11c      	bne.n	80030e4 <HAL_RCC_OscConfig+0x18c>
 80030aa:	4b46      	ldr	r3, [pc, #280]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d116      	bne.n	80030e4 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030b6:	4b43      	ldr	r3, [pc, #268]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0302 	and.w	r3, r3, #2
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d005      	beq.n	80030ce <HAL_RCC_OscConfig+0x176>
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	2b01      	cmp	r3, #1
 80030c8:	d001      	beq.n	80030ce <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e1ba      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ce:	4b3d      	ldr	r3, [pc, #244]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	00db      	lsls	r3, r3, #3
 80030dc:	4939      	ldr	r1, [pc, #228]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 80030de:	4313      	orrs	r3, r2
 80030e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030e2:	e03a      	b.n	800315a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	691b      	ldr	r3, [r3, #16]
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d020      	beq.n	800312e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80030ec:	4b36      	ldr	r3, [pc, #216]	; (80031c8 <HAL_RCC_OscConfig+0x270>)
 80030ee:	2201      	movs	r2, #1
 80030f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030f2:	f7fe fedb 	bl	8001eac <HAL_GetTick>
 80030f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030f8:	e008      	b.n	800310c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030fa:	f7fe fed7 	bl	8001eac <HAL_GetTick>
 80030fe:	4602      	mov	r2, r0
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	1ad3      	subs	r3, r2, r3
 8003104:	2b02      	cmp	r3, #2
 8003106:	d901      	bls.n	800310c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e19b      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800310c:	4b2d      	ldr	r3, [pc, #180]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 0302 	and.w	r3, r3, #2
 8003114:	2b00      	cmp	r3, #0
 8003116:	d0f0      	beq.n	80030fa <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003118:	4b2a      	ldr	r3, [pc, #168]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	695b      	ldr	r3, [r3, #20]
 8003124:	00db      	lsls	r3, r3, #3
 8003126:	4927      	ldr	r1, [pc, #156]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8003128:	4313      	orrs	r3, r2
 800312a:	600b      	str	r3, [r1, #0]
 800312c:	e015      	b.n	800315a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800312e:	4b26      	ldr	r3, [pc, #152]	; (80031c8 <HAL_RCC_OscConfig+0x270>)
 8003130:	2200      	movs	r2, #0
 8003132:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003134:	f7fe feba 	bl	8001eac <HAL_GetTick>
 8003138:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800313c:	f7fe feb6 	bl	8001eac <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e17a      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800314e:	4b1d      	ldr	r3, [pc, #116]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f003 0302 	and.w	r3, r3, #2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d1f0      	bne.n	800313c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 0308 	and.w	r3, r3, #8
 8003162:	2b00      	cmp	r3, #0
 8003164:	d03a      	beq.n	80031dc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	699b      	ldr	r3, [r3, #24]
 800316a:	2b00      	cmp	r3, #0
 800316c:	d019      	beq.n	80031a2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800316e:	4b17      	ldr	r3, [pc, #92]	; (80031cc <HAL_RCC_OscConfig+0x274>)
 8003170:	2201      	movs	r2, #1
 8003172:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003174:	f7fe fe9a 	bl	8001eac <HAL_GetTick>
 8003178:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800317a:	e008      	b.n	800318e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800317c:	f7fe fe96 	bl	8001eac <HAL_GetTick>
 8003180:	4602      	mov	r2, r0
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	1ad3      	subs	r3, r2, r3
 8003186:	2b02      	cmp	r3, #2
 8003188:	d901      	bls.n	800318e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800318a:	2303      	movs	r3, #3
 800318c:	e15a      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800318e:	4b0d      	ldr	r3, [pc, #52]	; (80031c4 <HAL_RCC_OscConfig+0x26c>)
 8003190:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003192:	f003 0302 	and.w	r3, r3, #2
 8003196:	2b00      	cmp	r3, #0
 8003198:	d0f0      	beq.n	800317c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800319a:	2001      	movs	r0, #1
 800319c:	f000 fada 	bl	8003754 <RCC_Delay>
 80031a0:	e01c      	b.n	80031dc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031a2:	4b0a      	ldr	r3, [pc, #40]	; (80031cc <HAL_RCC_OscConfig+0x274>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031a8:	f7fe fe80 	bl	8001eac <HAL_GetTick>
 80031ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031ae:	e00f      	b.n	80031d0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031b0:	f7fe fe7c 	bl	8001eac <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d908      	bls.n	80031d0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e140      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
 80031c2:	bf00      	nop
 80031c4:	40021000 	.word	0x40021000
 80031c8:	42420000 	.word	0x42420000
 80031cc:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031d0:	4b9e      	ldr	r3, [pc, #632]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 80031d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d4:	f003 0302 	and.w	r3, r3, #2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d1e9      	bne.n	80031b0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0304 	and.w	r3, r3, #4
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	f000 80a6 	beq.w	8003336 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031ea:	2300      	movs	r3, #0
 80031ec:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80031ee:	4b97      	ldr	r3, [pc, #604]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 80031f0:	69db      	ldr	r3, [r3, #28]
 80031f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10d      	bne.n	8003216 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80031fa:	4b94      	ldr	r3, [pc, #592]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 80031fc:	69db      	ldr	r3, [r3, #28]
 80031fe:	4a93      	ldr	r2, [pc, #588]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003200:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003204:	61d3      	str	r3, [r2, #28]
 8003206:	4b91      	ldr	r3, [pc, #580]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800320e:	60bb      	str	r3, [r7, #8]
 8003210:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003212:	2301      	movs	r3, #1
 8003214:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003216:	4b8e      	ldr	r3, [pc, #568]	; (8003450 <HAL_RCC_OscConfig+0x4f8>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800321e:	2b00      	cmp	r3, #0
 8003220:	d118      	bne.n	8003254 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003222:	4b8b      	ldr	r3, [pc, #556]	; (8003450 <HAL_RCC_OscConfig+0x4f8>)
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	4a8a      	ldr	r2, [pc, #552]	; (8003450 <HAL_RCC_OscConfig+0x4f8>)
 8003228:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800322c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800322e:	f7fe fe3d 	bl	8001eac <HAL_GetTick>
 8003232:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003234:	e008      	b.n	8003248 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003236:	f7fe fe39 	bl	8001eac <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	693b      	ldr	r3, [r7, #16]
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	2b64      	cmp	r3, #100	; 0x64
 8003242:	d901      	bls.n	8003248 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003244:	2303      	movs	r3, #3
 8003246:	e0fd      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003248:	4b81      	ldr	r3, [pc, #516]	; (8003450 <HAL_RCC_OscConfig+0x4f8>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003250:	2b00      	cmp	r3, #0
 8003252:	d0f0      	beq.n	8003236 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	68db      	ldr	r3, [r3, #12]
 8003258:	2b01      	cmp	r3, #1
 800325a:	d106      	bne.n	800326a <HAL_RCC_OscConfig+0x312>
 800325c:	4b7b      	ldr	r3, [pc, #492]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 800325e:	6a1b      	ldr	r3, [r3, #32]
 8003260:	4a7a      	ldr	r2, [pc, #488]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003262:	f043 0301 	orr.w	r3, r3, #1
 8003266:	6213      	str	r3, [r2, #32]
 8003268:	e02d      	b.n	80032c6 <HAL_RCC_OscConfig+0x36e>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	68db      	ldr	r3, [r3, #12]
 800326e:	2b00      	cmp	r3, #0
 8003270:	d10c      	bne.n	800328c <HAL_RCC_OscConfig+0x334>
 8003272:	4b76      	ldr	r3, [pc, #472]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003274:	6a1b      	ldr	r3, [r3, #32]
 8003276:	4a75      	ldr	r2, [pc, #468]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003278:	f023 0301 	bic.w	r3, r3, #1
 800327c:	6213      	str	r3, [r2, #32]
 800327e:	4b73      	ldr	r3, [pc, #460]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003280:	6a1b      	ldr	r3, [r3, #32]
 8003282:	4a72      	ldr	r2, [pc, #456]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003284:	f023 0304 	bic.w	r3, r3, #4
 8003288:	6213      	str	r3, [r2, #32]
 800328a:	e01c      	b.n	80032c6 <HAL_RCC_OscConfig+0x36e>
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	2b05      	cmp	r3, #5
 8003292:	d10c      	bne.n	80032ae <HAL_RCC_OscConfig+0x356>
 8003294:	4b6d      	ldr	r3, [pc, #436]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003296:	6a1b      	ldr	r3, [r3, #32]
 8003298:	4a6c      	ldr	r2, [pc, #432]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 800329a:	f043 0304 	orr.w	r3, r3, #4
 800329e:	6213      	str	r3, [r2, #32]
 80032a0:	4b6a      	ldr	r3, [pc, #424]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 80032a2:	6a1b      	ldr	r3, [r3, #32]
 80032a4:	4a69      	ldr	r2, [pc, #420]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 80032a6:	f043 0301 	orr.w	r3, r3, #1
 80032aa:	6213      	str	r3, [r2, #32]
 80032ac:	e00b      	b.n	80032c6 <HAL_RCC_OscConfig+0x36e>
 80032ae:	4b67      	ldr	r3, [pc, #412]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 80032b0:	6a1b      	ldr	r3, [r3, #32]
 80032b2:	4a66      	ldr	r2, [pc, #408]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 80032b4:	f023 0301 	bic.w	r3, r3, #1
 80032b8:	6213      	str	r3, [r2, #32]
 80032ba:	4b64      	ldr	r3, [pc, #400]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 80032bc:	6a1b      	ldr	r3, [r3, #32]
 80032be:	4a63      	ldr	r2, [pc, #396]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 80032c0:	f023 0304 	bic.w	r3, r3, #4
 80032c4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d015      	beq.n	80032fa <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032ce:	f7fe fded 	bl	8001eac <HAL_GetTick>
 80032d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032d4:	e00a      	b.n	80032ec <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032d6:	f7fe fde9 	bl	8001eac <HAL_GetTick>
 80032da:	4602      	mov	r2, r0
 80032dc:	693b      	ldr	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	f241 3288 	movw	r2, #5000	; 0x1388
 80032e4:	4293      	cmp	r3, r2
 80032e6:	d901      	bls.n	80032ec <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80032e8:	2303      	movs	r3, #3
 80032ea:	e0ab      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ec:	4b57      	ldr	r3, [pc, #348]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 80032ee:	6a1b      	ldr	r3, [r3, #32]
 80032f0:	f003 0302 	and.w	r3, r3, #2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d0ee      	beq.n	80032d6 <HAL_RCC_OscConfig+0x37e>
 80032f8:	e014      	b.n	8003324 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032fa:	f7fe fdd7 	bl	8001eac <HAL_GetTick>
 80032fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003300:	e00a      	b.n	8003318 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003302:	f7fe fdd3 	bl	8001eac <HAL_GetTick>
 8003306:	4602      	mov	r2, r0
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	1ad3      	subs	r3, r2, r3
 800330c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003310:	4293      	cmp	r3, r2
 8003312:	d901      	bls.n	8003318 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e095      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003318:	4b4c      	ldr	r3, [pc, #304]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 800331a:	6a1b      	ldr	r3, [r3, #32]
 800331c:	f003 0302 	and.w	r3, r3, #2
 8003320:	2b00      	cmp	r3, #0
 8003322:	d1ee      	bne.n	8003302 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003324:	7dfb      	ldrb	r3, [r7, #23]
 8003326:	2b01      	cmp	r3, #1
 8003328:	d105      	bne.n	8003336 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800332a:	4b48      	ldr	r3, [pc, #288]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 800332c:	69db      	ldr	r3, [r3, #28]
 800332e:	4a47      	ldr	r2, [pc, #284]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003330:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003334:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	69db      	ldr	r3, [r3, #28]
 800333a:	2b00      	cmp	r3, #0
 800333c:	f000 8081 	beq.w	8003442 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003340:	4b42      	ldr	r3, [pc, #264]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	f003 030c 	and.w	r3, r3, #12
 8003348:	2b08      	cmp	r3, #8
 800334a:	d061      	beq.n	8003410 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	69db      	ldr	r3, [r3, #28]
 8003350:	2b02      	cmp	r3, #2
 8003352:	d146      	bne.n	80033e2 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003354:	4b3f      	ldr	r3, [pc, #252]	; (8003454 <HAL_RCC_OscConfig+0x4fc>)
 8003356:	2200      	movs	r2, #0
 8003358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800335a:	f7fe fda7 	bl	8001eac <HAL_GetTick>
 800335e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003360:	e008      	b.n	8003374 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003362:	f7fe fda3 	bl	8001eac <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d901      	bls.n	8003374 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e067      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003374:	4b35      	ldr	r3, [pc, #212]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800337c:	2b00      	cmp	r3, #0
 800337e:	d1f0      	bne.n	8003362 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a1b      	ldr	r3, [r3, #32]
 8003384:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003388:	d108      	bne.n	800339c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800338a:	4b30      	ldr	r3, [pc, #192]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	492d      	ldr	r1, [pc, #180]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003398:	4313      	orrs	r3, r2
 800339a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800339c:	4b2b      	ldr	r3, [pc, #172]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6a19      	ldr	r1, [r3, #32]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ac:	430b      	orrs	r3, r1
 80033ae:	4927      	ldr	r1, [pc, #156]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 80033b0:	4313      	orrs	r3, r2
 80033b2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033b4:	4b27      	ldr	r3, [pc, #156]	; (8003454 <HAL_RCC_OscConfig+0x4fc>)
 80033b6:	2201      	movs	r2, #1
 80033b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ba:	f7fe fd77 	bl	8001eac <HAL_GetTick>
 80033be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033c0:	e008      	b.n	80033d4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033c2:	f7fe fd73 	bl	8001eac <HAL_GetTick>
 80033c6:	4602      	mov	r2, r0
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	1ad3      	subs	r3, r2, r3
 80033cc:	2b02      	cmp	r3, #2
 80033ce:	d901      	bls.n	80033d4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80033d0:	2303      	movs	r3, #3
 80033d2:	e037      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80033d4:	4b1d      	ldr	r3, [pc, #116]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d0f0      	beq.n	80033c2 <HAL_RCC_OscConfig+0x46a>
 80033e0:	e02f      	b.n	8003442 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033e2:	4b1c      	ldr	r3, [pc, #112]	; (8003454 <HAL_RCC_OscConfig+0x4fc>)
 80033e4:	2200      	movs	r2, #0
 80033e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033e8:	f7fe fd60 	bl	8001eac <HAL_GetTick>
 80033ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033ee:	e008      	b.n	8003402 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033f0:	f7fe fd5c 	bl	8001eac <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e020      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003402:	4b12      	ldr	r3, [pc, #72]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800340a:	2b00      	cmp	r3, #0
 800340c:	d1f0      	bne.n	80033f0 <HAL_RCC_OscConfig+0x498>
 800340e:	e018      	b.n	8003442 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	69db      	ldr	r3, [r3, #28]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d101      	bne.n	800341c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e013      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800341c:	4b0b      	ldr	r3, [pc, #44]	; (800344c <HAL_RCC_OscConfig+0x4f4>)
 800341e:	685b      	ldr	r3, [r3, #4]
 8003420:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6a1b      	ldr	r3, [r3, #32]
 800342c:	429a      	cmp	r2, r3
 800342e:	d106      	bne.n	800343e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800343a:	429a      	cmp	r2, r3
 800343c:	d001      	beq.n	8003442 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800343e:	2301      	movs	r3, #1
 8003440:	e000      	b.n	8003444 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003442:	2300      	movs	r3, #0
}
 8003444:	4618      	mov	r0, r3
 8003446:	3718      	adds	r7, #24
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}
 800344c:	40021000 	.word	0x40021000
 8003450:	40007000 	.word	0x40007000
 8003454:	42420060 	.word	0x42420060

08003458 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003458:	b580      	push	{r7, lr}
 800345a:	b084      	sub	sp, #16
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
 8003460:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d101      	bne.n	800346c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003468:	2301      	movs	r3, #1
 800346a:	e0d0      	b.n	800360e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800346c:	4b6a      	ldr	r3, [pc, #424]	; (8003618 <HAL_RCC_ClockConfig+0x1c0>)
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f003 0307 	and.w	r3, r3, #7
 8003474:	683a      	ldr	r2, [r7, #0]
 8003476:	429a      	cmp	r2, r3
 8003478:	d910      	bls.n	800349c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800347a:	4b67      	ldr	r3, [pc, #412]	; (8003618 <HAL_RCC_ClockConfig+0x1c0>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f023 0207 	bic.w	r2, r3, #7
 8003482:	4965      	ldr	r1, [pc, #404]	; (8003618 <HAL_RCC_ClockConfig+0x1c0>)
 8003484:	683b      	ldr	r3, [r7, #0]
 8003486:	4313      	orrs	r3, r2
 8003488:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800348a:	4b63      	ldr	r3, [pc, #396]	; (8003618 <HAL_RCC_ClockConfig+0x1c0>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f003 0307 	and.w	r3, r3, #7
 8003492:	683a      	ldr	r2, [r7, #0]
 8003494:	429a      	cmp	r2, r3
 8003496:	d001      	beq.n	800349c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e0b8      	b.n	800360e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0302 	and.w	r3, r3, #2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d020      	beq.n	80034ea <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0304 	and.w	r3, r3, #4
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d005      	beq.n	80034c0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034b4:	4b59      	ldr	r3, [pc, #356]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80034b6:	685b      	ldr	r3, [r3, #4]
 80034b8:	4a58      	ldr	r2, [pc, #352]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80034ba:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80034be:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f003 0308 	and.w	r3, r3, #8
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d005      	beq.n	80034d8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034cc:	4b53      	ldr	r3, [pc, #332]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80034ce:	685b      	ldr	r3, [r3, #4]
 80034d0:	4a52      	ldr	r2, [pc, #328]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80034d2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80034d6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034d8:	4b50      	ldr	r3, [pc, #320]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80034da:	685b      	ldr	r3, [r3, #4]
 80034dc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	494d      	ldr	r1, [pc, #308]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80034e6:	4313      	orrs	r3, r2
 80034e8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f003 0301 	and.w	r3, r3, #1
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d040      	beq.n	8003578 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685b      	ldr	r3, [r3, #4]
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d107      	bne.n	800350e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034fe:	4b47      	ldr	r3, [pc, #284]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003506:	2b00      	cmp	r3, #0
 8003508:	d115      	bne.n	8003536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e07f      	b.n	800360e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	685b      	ldr	r3, [r3, #4]
 8003512:	2b02      	cmp	r3, #2
 8003514:	d107      	bne.n	8003526 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003516:	4b41      	ldr	r3, [pc, #260]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d109      	bne.n	8003536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e073      	b.n	800360e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003526:	4b3d      	ldr	r3, [pc, #244]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 0302 	and.w	r3, r3, #2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d101      	bne.n	8003536 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e06b      	b.n	800360e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003536:	4b39      	ldr	r3, [pc, #228]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	f023 0203 	bic.w	r2, r3, #3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	4936      	ldr	r1, [pc, #216]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 8003544:	4313      	orrs	r3, r2
 8003546:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003548:	f7fe fcb0 	bl	8001eac <HAL_GetTick>
 800354c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800354e:	e00a      	b.n	8003566 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003550:	f7fe fcac 	bl	8001eac <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	f241 3288 	movw	r2, #5000	; 0x1388
 800355e:	4293      	cmp	r3, r2
 8003560:	d901      	bls.n	8003566 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003562:	2303      	movs	r3, #3
 8003564:	e053      	b.n	800360e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003566:	4b2d      	ldr	r3, [pc, #180]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f003 020c 	and.w	r2, r3, #12
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	009b      	lsls	r3, r3, #2
 8003574:	429a      	cmp	r2, r3
 8003576:	d1eb      	bne.n	8003550 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003578:	4b27      	ldr	r3, [pc, #156]	; (8003618 <HAL_RCC_ClockConfig+0x1c0>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0307 	and.w	r3, r3, #7
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	429a      	cmp	r2, r3
 8003584:	d210      	bcs.n	80035a8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003586:	4b24      	ldr	r3, [pc, #144]	; (8003618 <HAL_RCC_ClockConfig+0x1c0>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	f023 0207 	bic.w	r2, r3, #7
 800358e:	4922      	ldr	r1, [pc, #136]	; (8003618 <HAL_RCC_ClockConfig+0x1c0>)
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	4313      	orrs	r3, r2
 8003594:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003596:	4b20      	ldr	r3, [pc, #128]	; (8003618 <HAL_RCC_ClockConfig+0x1c0>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	683a      	ldr	r2, [r7, #0]
 80035a0:	429a      	cmp	r2, r3
 80035a2:	d001      	beq.n	80035a8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e032      	b.n	800360e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0304 	and.w	r3, r3, #4
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d008      	beq.n	80035c6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035b4:	4b19      	ldr	r3, [pc, #100]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80035b6:	685b      	ldr	r3, [r3, #4]
 80035b8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	68db      	ldr	r3, [r3, #12]
 80035c0:	4916      	ldr	r1, [pc, #88]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80035c2:	4313      	orrs	r3, r2
 80035c4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d009      	beq.n	80035e6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035d2:	4b12      	ldr	r3, [pc, #72]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	691b      	ldr	r3, [r3, #16]
 80035de:	00db      	lsls	r3, r3, #3
 80035e0:	490e      	ldr	r1, [pc, #56]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035e6:	f000 f821 	bl	800362c <HAL_RCC_GetSysClockFreq>
 80035ea:	4601      	mov	r1, r0
 80035ec:	4b0b      	ldr	r3, [pc, #44]	; (800361c <HAL_RCC_ClockConfig+0x1c4>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	091b      	lsrs	r3, r3, #4
 80035f2:	f003 030f 	and.w	r3, r3, #15
 80035f6:	4a0a      	ldr	r2, [pc, #40]	; (8003620 <HAL_RCC_ClockConfig+0x1c8>)
 80035f8:	5cd3      	ldrb	r3, [r2, r3]
 80035fa:	fa21 f303 	lsr.w	r3, r1, r3
 80035fe:	4a09      	ldr	r2, [pc, #36]	; (8003624 <HAL_RCC_ClockConfig+0x1cc>)
 8003600:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003602:	4b09      	ldr	r3, [pc, #36]	; (8003628 <HAL_RCC_ClockConfig+0x1d0>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	4618      	mov	r0, r3
 8003608:	f7fe fc0e 	bl	8001e28 <HAL_InitTick>

  return HAL_OK;
 800360c:	2300      	movs	r3, #0
}
 800360e:	4618      	mov	r0, r3
 8003610:	3710      	adds	r7, #16
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
 8003616:	bf00      	nop
 8003618:	40022000 	.word	0x40022000
 800361c:	40021000 	.word	0x40021000
 8003620:	080053a0 	.word	0x080053a0
 8003624:	20000000 	.word	0x20000000
 8003628:	20000004 	.word	0x20000004

0800362c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800362c:	b490      	push	{r4, r7}
 800362e:	b08a      	sub	sp, #40	; 0x28
 8003630:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003632:	4b2a      	ldr	r3, [pc, #168]	; (80036dc <HAL_RCC_GetSysClockFreq+0xb0>)
 8003634:	1d3c      	adds	r4, r7, #4
 8003636:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003638:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800363c:	4b28      	ldr	r3, [pc, #160]	; (80036e0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800363e:	881b      	ldrh	r3, [r3, #0]
 8003640:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003642:	2300      	movs	r3, #0
 8003644:	61fb      	str	r3, [r7, #28]
 8003646:	2300      	movs	r3, #0
 8003648:	61bb      	str	r3, [r7, #24]
 800364a:	2300      	movs	r3, #0
 800364c:	627b      	str	r3, [r7, #36]	; 0x24
 800364e:	2300      	movs	r3, #0
 8003650:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003652:	2300      	movs	r3, #0
 8003654:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003656:	4b23      	ldr	r3, [pc, #140]	; (80036e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800365c:	69fb      	ldr	r3, [r7, #28]
 800365e:	f003 030c 	and.w	r3, r3, #12
 8003662:	2b04      	cmp	r3, #4
 8003664:	d002      	beq.n	800366c <HAL_RCC_GetSysClockFreq+0x40>
 8003666:	2b08      	cmp	r3, #8
 8003668:	d003      	beq.n	8003672 <HAL_RCC_GetSysClockFreq+0x46>
 800366a:	e02d      	b.n	80036c8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800366c:	4b1e      	ldr	r3, [pc, #120]	; (80036e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800366e:	623b      	str	r3, [r7, #32]
      break;
 8003670:	e02d      	b.n	80036ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	0c9b      	lsrs	r3, r3, #18
 8003676:	f003 030f 	and.w	r3, r3, #15
 800367a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800367e:	4413      	add	r3, r2
 8003680:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003684:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800368c:	2b00      	cmp	r3, #0
 800368e:	d013      	beq.n	80036b8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003690:	4b14      	ldr	r3, [pc, #80]	; (80036e4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	0c5b      	lsrs	r3, r3, #17
 8003696:	f003 0301 	and.w	r3, r3, #1
 800369a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800369e:	4413      	add	r3, r2
 80036a0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80036a4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80036a6:	697b      	ldr	r3, [r7, #20]
 80036a8:	4a0f      	ldr	r2, [pc, #60]	; (80036e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80036aa:	fb02 f203 	mul.w	r2, r2, r3
 80036ae:	69bb      	ldr	r3, [r7, #24]
 80036b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036b4:	627b      	str	r3, [r7, #36]	; 0x24
 80036b6:	e004      	b.n	80036c2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	4a0c      	ldr	r2, [pc, #48]	; (80036ec <HAL_RCC_GetSysClockFreq+0xc0>)
 80036bc:	fb02 f303 	mul.w	r3, r2, r3
 80036c0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80036c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c4:	623b      	str	r3, [r7, #32]
      break;
 80036c6:	e002      	b.n	80036ce <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80036c8:	4b07      	ldr	r3, [pc, #28]	; (80036e8 <HAL_RCC_GetSysClockFreq+0xbc>)
 80036ca:	623b      	str	r3, [r7, #32]
      break;
 80036cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036ce:	6a3b      	ldr	r3, [r7, #32]
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3728      	adds	r7, #40	; 0x28
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bc90      	pop	{r4, r7}
 80036d8:	4770      	bx	lr
 80036da:	bf00      	nop
 80036dc:	08005364 	.word	0x08005364
 80036e0:	08005374 	.word	0x08005374
 80036e4:	40021000 	.word	0x40021000
 80036e8:	007a1200 	.word	0x007a1200
 80036ec:	003d0900 	.word	0x003d0900

080036f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036f4:	4b02      	ldr	r3, [pc, #8]	; (8003700 <HAL_RCC_GetHCLKFreq+0x10>)
 80036f6:	681b      	ldr	r3, [r3, #0]
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	46bd      	mov	sp, r7
 80036fc:	bc80      	pop	{r7}
 80036fe:	4770      	bx	lr
 8003700:	20000000 	.word	0x20000000

08003704 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003708:	f7ff fff2 	bl	80036f0 <HAL_RCC_GetHCLKFreq>
 800370c:	4601      	mov	r1, r0
 800370e:	4b05      	ldr	r3, [pc, #20]	; (8003724 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003710:	685b      	ldr	r3, [r3, #4]
 8003712:	0a1b      	lsrs	r3, r3, #8
 8003714:	f003 0307 	and.w	r3, r3, #7
 8003718:	4a03      	ldr	r2, [pc, #12]	; (8003728 <HAL_RCC_GetPCLK1Freq+0x24>)
 800371a:	5cd3      	ldrb	r3, [r2, r3]
 800371c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003720:	4618      	mov	r0, r3
 8003722:	bd80      	pop	{r7, pc}
 8003724:	40021000 	.word	0x40021000
 8003728:	080053b0 	.word	0x080053b0

0800372c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003730:	f7ff ffde 	bl	80036f0 <HAL_RCC_GetHCLKFreq>
 8003734:	4601      	mov	r1, r0
 8003736:	4b05      	ldr	r3, [pc, #20]	; (800374c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003738:	685b      	ldr	r3, [r3, #4]
 800373a:	0adb      	lsrs	r3, r3, #11
 800373c:	f003 0307 	and.w	r3, r3, #7
 8003740:	4a03      	ldr	r2, [pc, #12]	; (8003750 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003742:	5cd3      	ldrb	r3, [r2, r3]
 8003744:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003748:	4618      	mov	r0, r3
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40021000 	.word	0x40021000
 8003750:	080053b0 	.word	0x080053b0

08003754 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003754:	b480      	push	{r7}
 8003756:	b085      	sub	sp, #20
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800375c:	4b0a      	ldr	r3, [pc, #40]	; (8003788 <RCC_Delay+0x34>)
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a0a      	ldr	r2, [pc, #40]	; (800378c <RCC_Delay+0x38>)
 8003762:	fba2 2303 	umull	r2, r3, r2, r3
 8003766:	0a5b      	lsrs	r3, r3, #9
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	fb02 f303 	mul.w	r3, r2, r3
 800376e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003770:	bf00      	nop
  }
  while (Delay --);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	1e5a      	subs	r2, r3, #1
 8003776:	60fa      	str	r2, [r7, #12]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d1f9      	bne.n	8003770 <RCC_Delay+0x1c>
}
 800377c:	bf00      	nop
 800377e:	3714      	adds	r7, #20
 8003780:	46bd      	mov	sp, r7
 8003782:	bc80      	pop	{r7}
 8003784:	4770      	bx	lr
 8003786:	bf00      	nop
 8003788:	20000000 	.word	0x20000000
 800378c:	10624dd3 	.word	0x10624dd3

08003790 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b086      	sub	sp, #24
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003798:	2300      	movs	r3, #0
 800379a:	613b      	str	r3, [r7, #16]
 800379c:	2300      	movs	r3, #0
 800379e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d07d      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80037ac:	2300      	movs	r3, #0
 80037ae:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80037b0:	4b4f      	ldr	r3, [pc, #316]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037b2:	69db      	ldr	r3, [r3, #28]
 80037b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10d      	bne.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80037bc:	4b4c      	ldr	r3, [pc, #304]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037be:	69db      	ldr	r3, [r3, #28]
 80037c0:	4a4b      	ldr	r2, [pc, #300]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80037c6:	61d3      	str	r3, [r2, #28]
 80037c8:	4b49      	ldr	r3, [pc, #292]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80037ca:	69db      	ldr	r3, [r3, #28]
 80037cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037d0:	60bb      	str	r3, [r7, #8]
 80037d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80037d4:	2301      	movs	r3, #1
 80037d6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037d8:	4b46      	ldr	r3, [pc, #280]	; (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d118      	bne.n	8003816 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80037e4:	4b43      	ldr	r3, [pc, #268]	; (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4a42      	ldr	r2, [pc, #264]	; (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80037ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80037ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80037f0:	f7fe fb5c 	bl	8001eac <HAL_GetTick>
 80037f4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80037f6:	e008      	b.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037f8:	f7fe fb58 	bl	8001eac <HAL_GetTick>
 80037fc:	4602      	mov	r2, r0
 80037fe:	693b      	ldr	r3, [r7, #16]
 8003800:	1ad3      	subs	r3, r2, r3
 8003802:	2b64      	cmp	r3, #100	; 0x64
 8003804:	d901      	bls.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003806:	2303      	movs	r3, #3
 8003808:	e06d      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800380a:	4b3a      	ldr	r3, [pc, #232]	; (80038f4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003812:	2b00      	cmp	r3, #0
 8003814:	d0f0      	beq.n	80037f8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003816:	4b36      	ldr	r3, [pc, #216]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003818:	6a1b      	ldr	r3, [r3, #32]
 800381a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800381e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d02e      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	685b      	ldr	r3, [r3, #4]
 800382a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800382e:	68fa      	ldr	r2, [r7, #12]
 8003830:	429a      	cmp	r2, r3
 8003832:	d027      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003834:	4b2e      	ldr	r3, [pc, #184]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800383c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800383e:	4b2e      	ldr	r3, [pc, #184]	; (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003840:	2201      	movs	r2, #1
 8003842:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003844:	4b2c      	ldr	r3, [pc, #176]	; (80038f8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003846:	2200      	movs	r2, #0
 8003848:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800384a:	4a29      	ldr	r2, [pc, #164]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	f003 0301 	and.w	r3, r3, #1
 8003856:	2b00      	cmp	r3, #0
 8003858:	d014      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800385a:	f7fe fb27 	bl	8001eac <HAL_GetTick>
 800385e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003860:	e00a      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003862:	f7fe fb23 	bl	8001eac <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003870:	4293      	cmp	r3, r2
 8003872:	d901      	bls.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e036      	b.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003878:	4b1d      	ldr	r3, [pc, #116]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800387a:	6a1b      	ldr	r3, [r3, #32]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0ee      	beq.n	8003862 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003884:	4b1a      	ldr	r3, [pc, #104]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003886:	6a1b      	ldr	r3, [r3, #32]
 8003888:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	4917      	ldr	r1, [pc, #92]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003892:	4313      	orrs	r3, r2
 8003894:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003896:	7dfb      	ldrb	r3, [r7, #23]
 8003898:	2b01      	cmp	r3, #1
 800389a:	d105      	bne.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800389c:	4b14      	ldr	r3, [pc, #80]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800389e:	69db      	ldr	r3, [r3, #28]
 80038a0:	4a13      	ldr	r2, [pc, #76]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038a6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0302 	and.w	r3, r3, #2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d008      	beq.n	80038c6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80038b4:	4b0e      	ldr	r3, [pc, #56]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	490b      	ldr	r1, [pc, #44]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038c2:	4313      	orrs	r3, r2
 80038c4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0310 	and.w	r3, r3, #16
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d008      	beq.n	80038e4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80038d2:	4b07      	ldr	r3, [pc, #28]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	4904      	ldr	r1, [pc, #16]	; (80038f0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038e0:	4313      	orrs	r3, r2
 80038e2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80038e4:	2300      	movs	r3, #0
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3718      	adds	r7, #24
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}
 80038ee:	bf00      	nop
 80038f0:	40021000 	.word	0x40021000
 80038f4:	40007000 	.word	0x40007000
 80038f8:	42420440 	.word	0x42420440

080038fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80038fc:	b590      	push	{r4, r7, lr}
 80038fe:	b08d      	sub	sp, #52	; 0x34
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003904:	4b55      	ldr	r3, [pc, #340]	; (8003a5c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8003906:	f107 040c 	add.w	r4, r7, #12
 800390a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800390c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003910:	4b53      	ldr	r3, [pc, #332]	; (8003a60 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8003912:	881b      	ldrh	r3, [r3, #0]
 8003914:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003916:	2300      	movs	r3, #0
 8003918:	627b      	str	r3, [r7, #36]	; 0x24
 800391a:	2300      	movs	r3, #0
 800391c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800391e:	2300      	movs	r3, #0
 8003920:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003922:	2300      	movs	r3, #0
 8003924:	61fb      	str	r3, [r7, #28]
 8003926:	2300      	movs	r3, #0
 8003928:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	2b02      	cmp	r3, #2
 800392e:	d07f      	beq.n	8003a30 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8003930:	2b10      	cmp	r3, #16
 8003932:	d002      	beq.n	800393a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8003934:	2b01      	cmp	r3, #1
 8003936:	d048      	beq.n	80039ca <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003938:	e08b      	b.n	8003a52 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 800393a:	4b4a      	ldr	r3, [pc, #296]	; (8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003940:	4b48      	ldr	r3, [pc, #288]	; (8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003948:	2b00      	cmp	r3, #0
 800394a:	d07f      	beq.n	8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800394c:	69fb      	ldr	r3, [r7, #28]
 800394e:	0c9b      	lsrs	r3, r3, #18
 8003950:	f003 030f 	and.w	r3, r3, #15
 8003954:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003958:	4413      	add	r3, r2
 800395a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800395e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d018      	beq.n	800399c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800396a:	4b3e      	ldr	r3, [pc, #248]	; (8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800396c:	685b      	ldr	r3, [r3, #4]
 800396e:	0c5b      	lsrs	r3, r3, #17
 8003970:	f003 0301 	and.w	r3, r3, #1
 8003974:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8003978:	4413      	add	r3, r2
 800397a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800397e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003980:	69fb      	ldr	r3, [r7, #28]
 8003982:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003986:	2b00      	cmp	r3, #0
 8003988:	d00d      	beq.n	80039a6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800398a:	4a37      	ldr	r2, [pc, #220]	; (8003a68 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 800398c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800398e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003992:	6a3b      	ldr	r3, [r7, #32]
 8003994:	fb02 f303 	mul.w	r3, r2, r3
 8003998:	62fb      	str	r3, [r7, #44]	; 0x2c
 800399a:	e004      	b.n	80039a6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800399c:	6a3b      	ldr	r3, [r7, #32]
 800399e:	4a33      	ldr	r2, [pc, #204]	; (8003a6c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 80039a0:	fb02 f303 	mul.w	r3, r2, r3
 80039a4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80039a6:	4b2f      	ldr	r3, [pc, #188]	; (8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039ae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039b2:	d102      	bne.n	80039ba <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 80039b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039b6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80039b8:	e048      	b.n	8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 80039ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039bc:	005b      	lsls	r3, r3, #1
 80039be:	4a2c      	ldr	r2, [pc, #176]	; (8003a70 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 80039c0:	fba2 2303 	umull	r2, r3, r2, r3
 80039c4:	085b      	lsrs	r3, r3, #1
 80039c6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80039c8:	e040      	b.n	8003a4c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 80039ca:	4b26      	ldr	r3, [pc, #152]	; (8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80039cc:	6a1b      	ldr	r3, [r3, #32]
 80039ce:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80039d0:	69fb      	ldr	r3, [r7, #28]
 80039d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80039da:	d108      	bne.n	80039ee <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	f003 0302 	and.w	r3, r3, #2
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d003      	beq.n	80039ee <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 80039e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80039ea:	62bb      	str	r3, [r7, #40]	; 0x28
 80039ec:	e01f      	b.n	8003a2e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80039f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039f8:	d109      	bne.n	8003a0e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 80039fa:	4b1a      	ldr	r3, [pc, #104]	; (8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80039fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039fe:	f003 0302 	and.w	r3, r3, #2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d003      	beq.n	8003a0e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8003a06:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003a0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8003a0c:	e00f      	b.n	8003a2e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003a18:	d11a      	bne.n	8003a50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003a1a:	4b12      	ldr	r3, [pc, #72]	; (8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d014      	beq.n	8003a50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8003a26:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003a2a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003a2c:	e010      	b.n	8003a50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8003a2e:	e00f      	b.n	8003a50 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003a30:	f7ff fe7c 	bl	800372c <HAL_RCC_GetPCLK2Freq>
 8003a34:	4602      	mov	r2, r0
 8003a36:	4b0b      	ldr	r3, [pc, #44]	; (8003a64 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	0b9b      	lsrs	r3, r3, #14
 8003a3c:	f003 0303 	and.w	r3, r3, #3
 8003a40:	3301      	adds	r3, #1
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a48:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003a4a:	e002      	b.n	8003a52 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003a4c:	bf00      	nop
 8003a4e:	e000      	b.n	8003a52 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8003a50:	bf00      	nop
    }
  }
  return (frequency);
 8003a52:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3734      	adds	r7, #52	; 0x34
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd90      	pop	{r4, r7, pc}
 8003a5c:	08005378 	.word	0x08005378
 8003a60:	08005388 	.word	0x08005388
 8003a64:	40021000 	.word	0x40021000
 8003a68:	007a1200 	.word	0x007a1200
 8003a6c:	003d0900 	.word	0x003d0900
 8003a70:	aaaaaaab 	.word	0xaaaaaaab

08003a74 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b082      	sub	sp, #8
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003a82:	2301      	movs	r3, #1
 8003a84:	e053      	b.n	8003b2e <HAL_SPI_Init+0xba>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d106      	bne.n	8003aa6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f7fd feb3 	bl	800180c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2202      	movs	r2, #2
 8003aaa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	681a      	ldr	r2, [r3, #0]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003abc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	685a      	ldr	r2, [r3, #4]
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	689b      	ldr	r3, [r3, #8]
 8003ac6:	431a      	orrs	r2, r3
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	431a      	orrs	r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	431a      	orrs	r2, r3
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	695b      	ldr	r3, [r3, #20]
 8003ad8:	431a      	orrs	r2, r3
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	699b      	ldr	r3, [r3, #24]
 8003ade:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003ae2:	431a      	orrs	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	69db      	ldr	r3, [r3, #28]
 8003ae8:	431a      	orrs	r2, r3
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6a1b      	ldr	r3, [r3, #32]
 8003aee:	ea42 0103 	orr.w	r1, r2, r3
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	430a      	orrs	r2, r1
 8003afc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	699b      	ldr	r3, [r3, #24]
 8003b02:	0c1a      	lsrs	r2, r3, #16
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f002 0204 	and.w	r2, r2, #4
 8003b0c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	69da      	ldr	r2, [r3, #28]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b1c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003b2c:	2300      	movs	r3, #0
}
 8003b2e:	4618      	mov	r0, r3
 8003b30:	3708      	adds	r7, #8
 8003b32:	46bd      	mov	sp, r7
 8003b34:	bd80      	pop	{r7, pc}

08003b36 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b36:	b580      	push	{r7, lr}
 8003b38:	b082      	sub	sp, #8
 8003b3a:	af00      	add	r7, sp, #0
 8003b3c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d101      	bne.n	8003b48 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e01d      	b.n	8003b84 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d106      	bne.n	8003b62 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f7fd fea1 	bl	80018a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	2202      	movs	r2, #2
 8003b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	3304      	adds	r3, #4
 8003b72:	4619      	mov	r1, r3
 8003b74:	4610      	mov	r0, r2
 8003b76:	f000 f9ed 	bl	8003f54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2201      	movs	r2, #1
 8003b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3708      	adds	r7, #8
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}

08003b8c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d101      	bne.n	8003b9e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e01d      	b.n	8003bda <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d106      	bne.n	8003bb8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2200      	movs	r2, #0
 8003bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 f815 	bl	8003be2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2202      	movs	r2, #2
 8003bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	3304      	adds	r3, #4
 8003bc8:	4619      	mov	r1, r3
 8003bca:	4610      	mov	r0, r2
 8003bcc:	f000 f9c2 	bl	8003f54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003bd8:	2300      	movs	r3, #0
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	3708      	adds	r7, #8
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003be2:	b480      	push	{r7}
 8003be4:	b083      	sub	sp, #12
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003bea:	bf00      	nop
 8003bec:	370c      	adds	r7, #12
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bc80      	pop	{r7}
 8003bf2:	4770      	bx	lr

08003bf4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bf4:	b580      	push	{r7, lr}
 8003bf6:	b084      	sub	sp, #16
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	2201      	movs	r2, #1
 8003c04:	6839      	ldr	r1, [r7, #0]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f000 fc24 	bl	8004454 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a10      	ldr	r2, [pc, #64]	; (8003c54 <HAL_TIM_PWM_Start+0x60>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d107      	bne.n	8003c26 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c24:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f003 0307 	and.w	r3, r3, #7
 8003c30:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	2b06      	cmp	r3, #6
 8003c36:	d007      	beq.n	8003c48 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f042 0201 	orr.w	r2, r2, #1
 8003c46:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c48:	2300      	movs	r3, #0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3710      	adds	r7, #16
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}
 8003c52:	bf00      	nop
 8003c54:	40012c00 	.word	0x40012c00

08003c58 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b084      	sub	sp, #16
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	60f8      	str	r0, [r7, #12]
 8003c60:	60b9      	str	r1, [r7, #8]
 8003c62:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c6a:	2b01      	cmp	r3, #1
 8003c6c:	d101      	bne.n	8003c72 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003c6e:	2302      	movs	r3, #2
 8003c70:	e0b4      	b.n	8003ddc <HAL_TIM_PWM_ConfigChannel+0x184>
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2201      	movs	r2, #1
 8003c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	2202      	movs	r2, #2
 8003c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2b0c      	cmp	r3, #12
 8003c86:	f200 809f 	bhi.w	8003dc8 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003c8a:	a201      	add	r2, pc, #4	; (adr r2, 8003c90 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003c8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c90:	08003cc5 	.word	0x08003cc5
 8003c94:	08003dc9 	.word	0x08003dc9
 8003c98:	08003dc9 	.word	0x08003dc9
 8003c9c:	08003dc9 	.word	0x08003dc9
 8003ca0:	08003d05 	.word	0x08003d05
 8003ca4:	08003dc9 	.word	0x08003dc9
 8003ca8:	08003dc9 	.word	0x08003dc9
 8003cac:	08003dc9 	.word	0x08003dc9
 8003cb0:	08003d47 	.word	0x08003d47
 8003cb4:	08003dc9 	.word	0x08003dc9
 8003cb8:	08003dc9 	.word	0x08003dc9
 8003cbc:	08003dc9 	.word	0x08003dc9
 8003cc0:	08003d87 	.word	0x08003d87
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68b9      	ldr	r1, [r7, #8]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f000 f9a4 	bl	8004018 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	699a      	ldr	r2, [r3, #24]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f042 0208 	orr.w	r2, r2, #8
 8003cde:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	699a      	ldr	r2, [r3, #24]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f022 0204 	bic.w	r2, r2, #4
 8003cee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	6999      	ldr	r1, [r3, #24]
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	691a      	ldr	r2, [r3, #16]
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	430a      	orrs	r2, r1
 8003d00:	619a      	str	r2, [r3, #24]
      break;
 8003d02:	e062      	b.n	8003dca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	68b9      	ldr	r1, [r7, #8]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f000 f9ea 	bl	80040e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	699a      	ldr	r2, [r3, #24]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003d1e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	699a      	ldr	r2, [r3, #24]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d2e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	6999      	ldr	r1, [r3, #24]
 8003d36:	68bb      	ldr	r3, [r7, #8]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	021a      	lsls	r2, r3, #8
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	430a      	orrs	r2, r1
 8003d42:	619a      	str	r2, [r3, #24]
      break;
 8003d44:	e041      	b.n	8003dca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	68b9      	ldr	r1, [r7, #8]
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f000 fa33 	bl	80041b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	69da      	ldr	r2, [r3, #28]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	f042 0208 	orr.w	r2, r2, #8
 8003d60:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	69da      	ldr	r2, [r3, #28]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f022 0204 	bic.w	r2, r2, #4
 8003d70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	69d9      	ldr	r1, [r3, #28]
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	691a      	ldr	r2, [r3, #16]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	430a      	orrs	r2, r1
 8003d82:	61da      	str	r2, [r3, #28]
      break;
 8003d84:	e021      	b.n	8003dca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68b9      	ldr	r1, [r7, #8]
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f000 fa7d 	bl	800428c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	69da      	ldr	r2, [r3, #28]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003da0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	69da      	ldr	r2, [r3, #28]
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003db0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	69d9      	ldr	r1, [r3, #28]
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	021a      	lsls	r2, r3, #8
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	430a      	orrs	r2, r1
 8003dc4:	61da      	str	r2, [r3, #28]
      break;
 8003dc6:	e000      	b.n	8003dca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003dc8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	2201      	movs	r2, #1
 8003dce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003dda:	2300      	movs	r3, #0
}
 8003ddc:	4618      	mov	r0, r3
 8003dde:	3710      	adds	r7, #16
 8003de0:	46bd      	mov	sp, r7
 8003de2:	bd80      	pop	{r7, pc}

08003de4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b084      	sub	sp, #16
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003df4:	2b01      	cmp	r3, #1
 8003df6:	d101      	bne.n	8003dfc <HAL_TIM_ConfigClockSource+0x18>
 8003df8:	2302      	movs	r3, #2
 8003dfa:	e0a6      	b.n	8003f4a <HAL_TIM_ConfigClockSource+0x166>
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	2201      	movs	r2, #1
 8003e00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2202      	movs	r2, #2
 8003e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003e1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003e22:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	68fa      	ldr	r2, [r7, #12]
 8003e2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2b40      	cmp	r3, #64	; 0x40
 8003e32:	d067      	beq.n	8003f04 <HAL_TIM_ConfigClockSource+0x120>
 8003e34:	2b40      	cmp	r3, #64	; 0x40
 8003e36:	d80b      	bhi.n	8003e50 <HAL_TIM_ConfigClockSource+0x6c>
 8003e38:	2b10      	cmp	r3, #16
 8003e3a:	d073      	beq.n	8003f24 <HAL_TIM_ConfigClockSource+0x140>
 8003e3c:	2b10      	cmp	r3, #16
 8003e3e:	d802      	bhi.n	8003e46 <HAL_TIM_ConfigClockSource+0x62>
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d06f      	beq.n	8003f24 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003e44:	e078      	b.n	8003f38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003e46:	2b20      	cmp	r3, #32
 8003e48:	d06c      	beq.n	8003f24 <HAL_TIM_ConfigClockSource+0x140>
 8003e4a:	2b30      	cmp	r3, #48	; 0x30
 8003e4c:	d06a      	beq.n	8003f24 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003e4e:	e073      	b.n	8003f38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003e50:	2b70      	cmp	r3, #112	; 0x70
 8003e52:	d00d      	beq.n	8003e70 <HAL_TIM_ConfigClockSource+0x8c>
 8003e54:	2b70      	cmp	r3, #112	; 0x70
 8003e56:	d804      	bhi.n	8003e62 <HAL_TIM_ConfigClockSource+0x7e>
 8003e58:	2b50      	cmp	r3, #80	; 0x50
 8003e5a:	d033      	beq.n	8003ec4 <HAL_TIM_ConfigClockSource+0xe0>
 8003e5c:	2b60      	cmp	r3, #96	; 0x60
 8003e5e:	d041      	beq.n	8003ee4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003e60:	e06a      	b.n	8003f38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003e62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e66:	d066      	beq.n	8003f36 <HAL_TIM_ConfigClockSource+0x152>
 8003e68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e6c:	d017      	beq.n	8003e9e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003e6e:	e063      	b.n	8003f38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6818      	ldr	r0, [r3, #0]
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	6899      	ldr	r1, [r3, #8]
 8003e78:	683b      	ldr	r3, [r7, #0]
 8003e7a:	685a      	ldr	r2, [r3, #4]
 8003e7c:	683b      	ldr	r3, [r7, #0]
 8003e7e:	68db      	ldr	r3, [r3, #12]
 8003e80:	f000 fac9 	bl	8004416 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	689b      	ldr	r3, [r3, #8]
 8003e8a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003e92:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68fa      	ldr	r2, [r7, #12]
 8003e9a:	609a      	str	r2, [r3, #8]
      break;
 8003e9c:	e04c      	b.n	8003f38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6818      	ldr	r0, [r3, #0]
 8003ea2:	683b      	ldr	r3, [r7, #0]
 8003ea4:	6899      	ldr	r1, [r3, #8]
 8003ea6:	683b      	ldr	r3, [r7, #0]
 8003ea8:	685a      	ldr	r2, [r3, #4]
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	f000 fab2 	bl	8004416 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	689a      	ldr	r2, [r3, #8]
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ec0:	609a      	str	r2, [r3, #8]
      break;
 8003ec2:	e039      	b.n	8003f38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6818      	ldr	r0, [r3, #0]
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	6859      	ldr	r1, [r3, #4]
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	f000 fa29 	bl	8004328 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2150      	movs	r1, #80	; 0x50
 8003edc:	4618      	mov	r0, r3
 8003ede:	f000 fa80 	bl	80043e2 <TIM_ITRx_SetConfig>
      break;
 8003ee2:	e029      	b.n	8003f38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6818      	ldr	r0, [r3, #0]
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	6859      	ldr	r1, [r3, #4]
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	68db      	ldr	r3, [r3, #12]
 8003ef0:	461a      	mov	r2, r3
 8003ef2:	f000 fa47 	bl	8004384 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2160      	movs	r1, #96	; 0x60
 8003efc:	4618      	mov	r0, r3
 8003efe:	f000 fa70 	bl	80043e2 <TIM_ITRx_SetConfig>
      break;
 8003f02:	e019      	b.n	8003f38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6818      	ldr	r0, [r3, #0]
 8003f08:	683b      	ldr	r3, [r7, #0]
 8003f0a:	6859      	ldr	r1, [r3, #4]
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	68db      	ldr	r3, [r3, #12]
 8003f10:	461a      	mov	r2, r3
 8003f12:	f000 fa09 	bl	8004328 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	2140      	movs	r1, #64	; 0x40
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f000 fa60 	bl	80043e2 <TIM_ITRx_SetConfig>
      break;
 8003f22:	e009      	b.n	8003f38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	4610      	mov	r0, r2
 8003f30:	f000 fa57 	bl	80043e2 <TIM_ITRx_SetConfig>
      break;
 8003f34:	e000      	b.n	8003f38 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003f36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	2201      	movs	r2, #1
 8003f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f48:	2300      	movs	r3, #0
}
 8003f4a:	4618      	mov	r0, r3
 8003f4c:	3710      	adds	r7, #16
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
	...

08003f54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003f54:	b480      	push	{r7}
 8003f56:	b085      	sub	sp, #20
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
 8003f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	4a29      	ldr	r2, [pc, #164]	; (800400c <TIM_Base_SetConfig+0xb8>)
 8003f68:	4293      	cmp	r3, r2
 8003f6a:	d00b      	beq.n	8003f84 <TIM_Base_SetConfig+0x30>
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f72:	d007      	beq.n	8003f84 <TIM_Base_SetConfig+0x30>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	4a26      	ldr	r2, [pc, #152]	; (8004010 <TIM_Base_SetConfig+0xbc>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d003      	beq.n	8003f84 <TIM_Base_SetConfig+0x30>
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	4a25      	ldr	r2, [pc, #148]	; (8004014 <TIM_Base_SetConfig+0xc0>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	d108      	bne.n	8003f96 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	68fa      	ldr	r2, [r7, #12]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	4a1c      	ldr	r2, [pc, #112]	; (800400c <TIM_Base_SetConfig+0xb8>)
 8003f9a:	4293      	cmp	r3, r2
 8003f9c:	d00b      	beq.n	8003fb6 <TIM_Base_SetConfig+0x62>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003fa4:	d007      	beq.n	8003fb6 <TIM_Base_SetConfig+0x62>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	4a19      	ldr	r2, [pc, #100]	; (8004010 <TIM_Base_SetConfig+0xbc>)
 8003faa:	4293      	cmp	r3, r2
 8003fac:	d003      	beq.n	8003fb6 <TIM_Base_SetConfig+0x62>
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	4a18      	ldr	r2, [pc, #96]	; (8004014 <TIM_Base_SetConfig+0xc0>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d108      	bne.n	8003fc8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003fbc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	68db      	ldr	r3, [r3, #12]
 8003fc2:	68fa      	ldr	r2, [r7, #12]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	695b      	ldr	r3, [r3, #20]
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	68fa      	ldr	r2, [r7, #12]
 8003fda:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	689a      	ldr	r2, [r3, #8]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4a07      	ldr	r2, [pc, #28]	; (800400c <TIM_Base_SetConfig+0xb8>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d103      	bne.n	8003ffc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003ff4:	683b      	ldr	r3, [r7, #0]
 8003ff6:	691a      	ldr	r2, [r3, #16]
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	615a      	str	r2, [r3, #20]
}
 8004002:	bf00      	nop
 8004004:	3714      	adds	r7, #20
 8004006:	46bd      	mov	sp, r7
 8004008:	bc80      	pop	{r7}
 800400a:	4770      	bx	lr
 800400c:	40012c00 	.word	0x40012c00
 8004010:	40000400 	.word	0x40000400
 8004014:	40000800 	.word	0x40000800

08004018 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004018:	b480      	push	{r7}
 800401a:	b087      	sub	sp, #28
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
 8004020:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6a1b      	ldr	r3, [r3, #32]
 8004026:	f023 0201 	bic.w	r2, r3, #1
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	699b      	ldr	r3, [r3, #24]
 800403e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004046:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f023 0303 	bic.w	r3, r3, #3
 800404e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	68fa      	ldr	r2, [r7, #12]
 8004056:	4313      	orrs	r3, r2
 8004058:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800405a:	697b      	ldr	r3, [r7, #20]
 800405c:	f023 0302 	bic.w	r3, r3, #2
 8004060:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004062:	683b      	ldr	r3, [r7, #0]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	697a      	ldr	r2, [r7, #20]
 8004068:	4313      	orrs	r3, r2
 800406a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	4a1c      	ldr	r2, [pc, #112]	; (80040e0 <TIM_OC1_SetConfig+0xc8>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d10c      	bne.n	800408e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004074:	697b      	ldr	r3, [r7, #20]
 8004076:	f023 0308 	bic.w	r3, r3, #8
 800407a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800407c:	683b      	ldr	r3, [r7, #0]
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	697a      	ldr	r2, [r7, #20]
 8004082:	4313      	orrs	r3, r2
 8004084:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004086:	697b      	ldr	r3, [r7, #20]
 8004088:	f023 0304 	bic.w	r3, r3, #4
 800408c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a13      	ldr	r2, [pc, #76]	; (80040e0 <TIM_OC1_SetConfig+0xc8>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d111      	bne.n	80040ba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800409c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	695b      	ldr	r3, [r3, #20]
 80040aa:	693a      	ldr	r2, [r7, #16]
 80040ac:	4313      	orrs	r3, r2
 80040ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	693a      	ldr	r2, [r7, #16]
 80040b6:	4313      	orrs	r3, r2
 80040b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	693a      	ldr	r2, [r7, #16]
 80040be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	68fa      	ldr	r2, [r7, #12]
 80040c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	685a      	ldr	r2, [r3, #4]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	697a      	ldr	r2, [r7, #20]
 80040d2:	621a      	str	r2, [r3, #32]
}
 80040d4:	bf00      	nop
 80040d6:	371c      	adds	r7, #28
 80040d8:	46bd      	mov	sp, r7
 80040da:	bc80      	pop	{r7}
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	40012c00 	.word	0x40012c00

080040e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040e4:	b480      	push	{r7}
 80040e6:	b087      	sub	sp, #28
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
 80040ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6a1b      	ldr	r3, [r3, #32]
 80040f2:	f023 0210 	bic.w	r2, r3, #16
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a1b      	ldr	r3, [r3, #32]
 80040fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	699b      	ldr	r3, [r3, #24]
 800410a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004112:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800411a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	021b      	lsls	r3, r3, #8
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	4313      	orrs	r3, r2
 8004126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004128:	697b      	ldr	r3, [r7, #20]
 800412a:	f023 0320 	bic.w	r3, r3, #32
 800412e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004130:	683b      	ldr	r3, [r7, #0]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	011b      	lsls	r3, r3, #4
 8004136:	697a      	ldr	r2, [r7, #20]
 8004138:	4313      	orrs	r3, r2
 800413a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	4a1d      	ldr	r2, [pc, #116]	; (80041b4 <TIM_OC2_SetConfig+0xd0>)
 8004140:	4293      	cmp	r3, r2
 8004142:	d10d      	bne.n	8004160 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004144:	697b      	ldr	r3, [r7, #20]
 8004146:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800414a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800414c:	683b      	ldr	r3, [r7, #0]
 800414e:	68db      	ldr	r3, [r3, #12]
 8004150:	011b      	lsls	r3, r3, #4
 8004152:	697a      	ldr	r2, [r7, #20]
 8004154:	4313      	orrs	r3, r2
 8004156:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004158:	697b      	ldr	r3, [r7, #20]
 800415a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800415e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	4a14      	ldr	r2, [pc, #80]	; (80041b4 <TIM_OC2_SetConfig+0xd0>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d113      	bne.n	8004190 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004168:	693b      	ldr	r3, [r7, #16]
 800416a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800416e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004176:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	695b      	ldr	r3, [r3, #20]
 800417c:	009b      	lsls	r3, r3, #2
 800417e:	693a      	ldr	r2, [r7, #16]
 8004180:	4313      	orrs	r3, r2
 8004182:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	009b      	lsls	r3, r3, #2
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	4313      	orrs	r3, r2
 800418e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	68fa      	ldr	r2, [r7, #12]
 800419a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	685a      	ldr	r2, [r3, #4]
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	697a      	ldr	r2, [r7, #20]
 80041a8:	621a      	str	r2, [r3, #32]
}
 80041aa:	bf00      	nop
 80041ac:	371c      	adds	r7, #28
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bc80      	pop	{r7}
 80041b2:	4770      	bx	lr
 80041b4:	40012c00 	.word	0x40012c00

080041b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b087      	sub	sp, #28
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6a1b      	ldr	r3, [r3, #32]
 80041c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	6a1b      	ldr	r3, [r3, #32]
 80041d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	69db      	ldr	r3, [r3, #28]
 80041de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	f023 0303 	bic.w	r3, r3, #3
 80041ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	68fa      	ldr	r2, [r7, #12]
 80041f6:	4313      	orrs	r3, r2
 80041f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80041fa:	697b      	ldr	r3, [r7, #20]
 80041fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004200:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	689b      	ldr	r3, [r3, #8]
 8004206:	021b      	lsls	r3, r3, #8
 8004208:	697a      	ldr	r2, [r7, #20]
 800420a:	4313      	orrs	r3, r2
 800420c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	4a1d      	ldr	r2, [pc, #116]	; (8004288 <TIM_OC3_SetConfig+0xd0>)
 8004212:	4293      	cmp	r3, r2
 8004214:	d10d      	bne.n	8004232 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800421c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800421e:	683b      	ldr	r3, [r7, #0]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	021b      	lsls	r3, r3, #8
 8004224:	697a      	ldr	r2, [r7, #20]
 8004226:	4313      	orrs	r3, r2
 8004228:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004230:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a14      	ldr	r2, [pc, #80]	; (8004288 <TIM_OC3_SetConfig+0xd0>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d113      	bne.n	8004262 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004240:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004248:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	695b      	ldr	r3, [r3, #20]
 800424e:	011b      	lsls	r3, r3, #4
 8004250:	693a      	ldr	r2, [r7, #16]
 8004252:	4313      	orrs	r3, r2
 8004254:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	699b      	ldr	r3, [r3, #24]
 800425a:	011b      	lsls	r3, r3, #4
 800425c:	693a      	ldr	r2, [r7, #16]
 800425e:	4313      	orrs	r3, r2
 8004260:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	693a      	ldr	r2, [r7, #16]
 8004266:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	68fa      	ldr	r2, [r7, #12]
 800426c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	685a      	ldr	r2, [r3, #4]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	697a      	ldr	r2, [r7, #20]
 800427a:	621a      	str	r2, [r3, #32]
}
 800427c:	bf00      	nop
 800427e:	371c      	adds	r7, #28
 8004280:	46bd      	mov	sp, r7
 8004282:	bc80      	pop	{r7}
 8004284:	4770      	bx	lr
 8004286:	bf00      	nop
 8004288:	40012c00 	.word	0x40012c00

0800428c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800428c:	b480      	push	{r7}
 800428e:	b087      	sub	sp, #28
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a1b      	ldr	r3, [r3, #32]
 800429a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6a1b      	ldr	r3, [r3, #32]
 80042a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	69db      	ldr	r3, [r3, #28]
 80042b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80042ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042c4:	683b      	ldr	r3, [r7, #0]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	021b      	lsls	r3, r3, #8
 80042ca:	68fa      	ldr	r2, [r7, #12]
 80042cc:	4313      	orrs	r3, r2
 80042ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80042d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	031b      	lsls	r3, r3, #12
 80042de:	693a      	ldr	r2, [r7, #16]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a0f      	ldr	r2, [pc, #60]	; (8004324 <TIM_OC4_SetConfig+0x98>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d109      	bne.n	8004300 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80042ec:	697b      	ldr	r3, [r7, #20]
 80042ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80042f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	695b      	ldr	r3, [r3, #20]
 80042f8:	019b      	lsls	r3, r3, #6
 80042fa:	697a      	ldr	r2, [r7, #20]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	697a      	ldr	r2, [r7, #20]
 8004304:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	68fa      	ldr	r2, [r7, #12]
 800430a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	685a      	ldr	r2, [r3, #4]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	693a      	ldr	r2, [r7, #16]
 8004318:	621a      	str	r2, [r3, #32]
}
 800431a:	bf00      	nop
 800431c:	371c      	adds	r7, #28
 800431e:	46bd      	mov	sp, r7
 8004320:	bc80      	pop	{r7}
 8004322:	4770      	bx	lr
 8004324:	40012c00 	.word	0x40012c00

08004328 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004328:	b480      	push	{r7}
 800432a:	b087      	sub	sp, #28
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6a1b      	ldr	r3, [r3, #32]
 8004338:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6a1b      	ldr	r3, [r3, #32]
 800433e:	f023 0201 	bic.w	r2, r3, #1
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	699b      	ldr	r3, [r3, #24]
 800434a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004352:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	011b      	lsls	r3, r3, #4
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	4313      	orrs	r3, r2
 800435c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	f023 030a 	bic.w	r3, r3, #10
 8004364:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	4313      	orrs	r3, r2
 800436c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	693a      	ldr	r2, [r7, #16]
 8004372:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	697a      	ldr	r2, [r7, #20]
 8004378:	621a      	str	r2, [r3, #32]
}
 800437a:	bf00      	nop
 800437c:	371c      	adds	r7, #28
 800437e:	46bd      	mov	sp, r7
 8004380:	bc80      	pop	{r7}
 8004382:	4770      	bx	lr

08004384 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004384:	b480      	push	{r7}
 8004386:	b087      	sub	sp, #28
 8004388:	af00      	add	r7, sp, #0
 800438a:	60f8      	str	r0, [r7, #12]
 800438c:	60b9      	str	r1, [r7, #8]
 800438e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6a1b      	ldr	r3, [r3, #32]
 8004394:	f023 0210 	bic.w	r2, r3, #16
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	699b      	ldr	r3, [r3, #24]
 80043a0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	6a1b      	ldr	r3, [r3, #32]
 80043a6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80043ae:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	031b      	lsls	r3, r3, #12
 80043b4:	697a      	ldr	r2, [r7, #20]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80043c0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80043c2:	68bb      	ldr	r3, [r7, #8]
 80043c4:	011b      	lsls	r3, r3, #4
 80043c6:	693a      	ldr	r2, [r7, #16]
 80043c8:	4313      	orrs	r3, r2
 80043ca:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	697a      	ldr	r2, [r7, #20]
 80043d0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	693a      	ldr	r2, [r7, #16]
 80043d6:	621a      	str	r2, [r3, #32]
}
 80043d8:	bf00      	nop
 80043da:	371c      	adds	r7, #28
 80043dc:	46bd      	mov	sp, r7
 80043de:	bc80      	pop	{r7}
 80043e0:	4770      	bx	lr

080043e2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80043e2:	b480      	push	{r7}
 80043e4:	b085      	sub	sp, #20
 80043e6:	af00      	add	r7, sp, #0
 80043e8:	6078      	str	r0, [r7, #4]
 80043ea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043f8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80043fa:	683a      	ldr	r2, [r7, #0]
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	4313      	orrs	r3, r2
 8004400:	f043 0307 	orr.w	r3, r3, #7
 8004404:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68fa      	ldr	r2, [r7, #12]
 800440a:	609a      	str	r2, [r3, #8]
}
 800440c:	bf00      	nop
 800440e:	3714      	adds	r7, #20
 8004410:	46bd      	mov	sp, r7
 8004412:	bc80      	pop	{r7}
 8004414:	4770      	bx	lr

08004416 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004416:	b480      	push	{r7}
 8004418:	b087      	sub	sp, #28
 800441a:	af00      	add	r7, sp, #0
 800441c:	60f8      	str	r0, [r7, #12]
 800441e:	60b9      	str	r1, [r7, #8]
 8004420:	607a      	str	r2, [r7, #4]
 8004422:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004430:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	021a      	lsls	r2, r3, #8
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	431a      	orrs	r2, r3
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	4313      	orrs	r3, r2
 800443e:	697a      	ldr	r2, [r7, #20]
 8004440:	4313      	orrs	r3, r2
 8004442:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	697a      	ldr	r2, [r7, #20]
 8004448:	609a      	str	r2, [r3, #8]
}
 800444a:	bf00      	nop
 800444c:	371c      	adds	r7, #28
 800444e:	46bd      	mov	sp, r7
 8004450:	bc80      	pop	{r7}
 8004452:	4770      	bx	lr

08004454 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004454:	b480      	push	{r7}
 8004456:	b087      	sub	sp, #28
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	f003 031f 	and.w	r3, r3, #31
 8004466:	2201      	movs	r2, #1
 8004468:	fa02 f303 	lsl.w	r3, r2, r3
 800446c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6a1a      	ldr	r2, [r3, #32]
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	43db      	mvns	r3, r3
 8004476:	401a      	ands	r2, r3
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6a1a      	ldr	r2, [r3, #32]
 8004480:	68bb      	ldr	r3, [r7, #8]
 8004482:	f003 031f 	and.w	r3, r3, #31
 8004486:	6879      	ldr	r1, [r7, #4]
 8004488:	fa01 f303 	lsl.w	r3, r1, r3
 800448c:	431a      	orrs	r2, r3
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	621a      	str	r2, [r3, #32]
}
 8004492:	bf00      	nop
 8004494:	371c      	adds	r7, #28
 8004496:	46bd      	mov	sp, r7
 8004498:	bc80      	pop	{r7}
 800449a:	4770      	bx	lr

0800449c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800449c:	b480      	push	{r7}
 800449e:	b085      	sub	sp, #20
 80044a0:	af00      	add	r7, sp, #0
 80044a2:	6078      	str	r0, [r7, #4]
 80044a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d101      	bne.n	80044b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80044b0:	2302      	movs	r3, #2
 80044b2:	e032      	b.n	800451a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2201      	movs	r2, #1
 80044b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2202      	movs	r2, #2
 80044c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	689b      	ldr	r3, [r3, #8]
 80044d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80044e6:	68bb      	ldr	r3, [r7, #8]
 80044e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80044ec:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	685b      	ldr	r3, [r3, #4]
 80044f2:	68ba      	ldr	r2, [r7, #8]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68fa      	ldr	r2, [r7, #12]
 80044fe:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	68ba      	ldr	r2, [r7, #8]
 8004506:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	2201      	movs	r2, #1
 800450c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2200      	movs	r2, #0
 8004514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004518:	2300      	movs	r3, #0
}
 800451a:	4618      	mov	r0, r3
 800451c:	3714      	adds	r7, #20
 800451e:	46bd      	mov	sp, r7
 8004520:	bc80      	pop	{r7}
 8004522:	4770      	bx	lr

08004524 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004524:	b480      	push	{r7}
 8004526:	b085      	sub	sp, #20
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800452e:	2300      	movs	r3, #0
 8004530:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004538:	2b01      	cmp	r3, #1
 800453a:	d101      	bne.n	8004540 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800453c:	2302      	movs	r3, #2
 800453e:	e03d      	b.n	80045bc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	68db      	ldr	r3, [r3, #12]
 8004552:	4313      	orrs	r3, r2
 8004554:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	4313      	orrs	r3, r2
 8004562:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	4313      	orrs	r3, r2
 8004570:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4313      	orrs	r3, r2
 800457e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004586:	683b      	ldr	r3, [r7, #0]
 8004588:	691b      	ldr	r3, [r3, #16]
 800458a:	4313      	orrs	r3, r2
 800458c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	4313      	orrs	r3, r2
 800459a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80045a2:	683b      	ldr	r3, [r7, #0]
 80045a4:	69db      	ldr	r3, [r3, #28]
 80045a6:	4313      	orrs	r3, r2
 80045a8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	68fa      	ldr	r2, [r7, #12]
 80045b0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2200      	movs	r2, #0
 80045b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3714      	adds	r7, #20
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bc80      	pop	{r7}
 80045c4:	4770      	bx	lr

080045c6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045c6:	b580      	push	{r7, lr}
 80045c8:	b082      	sub	sp, #8
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d101      	bne.n	80045d8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e03f      	b.n	8004658 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80045de:	b2db      	uxtb	r3, r3
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d106      	bne.n	80045f2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045ec:	6878      	ldr	r0, [r7, #4]
 80045ee:	f7fd f9ab 	bl	8001948 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2224      	movs	r2, #36	; 0x24
 80045f6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68da      	ldr	r2, [r3, #12]
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004608:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 f90c 	bl	8004828 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	691a      	ldr	r2, [r3, #16]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800461e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	695a      	ldr	r2, [r3, #20]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800462e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	68da      	ldr	r2, [r3, #12]
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800463e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2220      	movs	r2, #32
 800464a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	2220      	movs	r2, #32
 8004652:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004656:	2300      	movs	r3, #0
}
 8004658:	4618      	mov	r0, r3
 800465a:	3708      	adds	r7, #8
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b088      	sub	sp, #32
 8004664:	af02      	add	r7, sp, #8
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	603b      	str	r3, [r7, #0]
 800466c:	4613      	mov	r3, r2
 800466e:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800467a:	b2db      	uxtb	r3, r3
 800467c:	2b20      	cmp	r3, #32
 800467e:	f040 8083 	bne.w	8004788 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004682:	68bb      	ldr	r3, [r7, #8]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d002      	beq.n	800468e <HAL_UART_Transmit+0x2e>
 8004688:	88fb      	ldrh	r3, [r7, #6]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d101      	bne.n	8004692 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e07b      	b.n	800478a <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004698:	2b01      	cmp	r3, #1
 800469a:	d101      	bne.n	80046a0 <HAL_UART_Transmit+0x40>
 800469c:	2302      	movs	r3, #2
 800469e:	e074      	b.n	800478a <HAL_UART_Transmit+0x12a>
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2221      	movs	r2, #33	; 0x21
 80046b2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80046b6:	f7fd fbf9 	bl	8001eac <HAL_GetTick>
 80046ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	88fa      	ldrh	r2, [r7, #6]
 80046c0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	88fa      	ldrh	r2, [r7, #6]
 80046c6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80046c8:	e042      	b.n	8004750 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80046ce:	b29b      	uxth	r3, r3
 80046d0:	3b01      	subs	r3, #1
 80046d2:	b29a      	uxth	r2, r3
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	689b      	ldr	r3, [r3, #8]
 80046dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80046e0:	d122      	bne.n	8004728 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	9300      	str	r3, [sp, #0]
 80046e6:	697b      	ldr	r3, [r7, #20]
 80046e8:	2200      	movs	r2, #0
 80046ea:	2180      	movs	r1, #128	; 0x80
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 f850 	bl	8004792 <UART_WaitOnFlagUntilTimeout>
 80046f2:	4603      	mov	r3, r0
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d001      	beq.n	80046fc <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80046f8:	2303      	movs	r3, #3
 80046fa:	e046      	b.n	800478a <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	881b      	ldrh	r3, [r3, #0]
 8004704:	461a      	mov	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800470e:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	691b      	ldr	r3, [r3, #16]
 8004714:	2b00      	cmp	r3, #0
 8004716:	d103      	bne.n	8004720 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8004718:	68bb      	ldr	r3, [r7, #8]
 800471a:	3302      	adds	r3, #2
 800471c:	60bb      	str	r3, [r7, #8]
 800471e:	e017      	b.n	8004750 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	3301      	adds	r3, #1
 8004724:	60bb      	str	r3, [r7, #8]
 8004726:	e013      	b.n	8004750 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	9300      	str	r3, [sp, #0]
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	2200      	movs	r2, #0
 8004730:	2180      	movs	r1, #128	; 0x80
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f000 f82d 	bl	8004792 <UART_WaitOnFlagUntilTimeout>
 8004738:	4603      	mov	r3, r0
 800473a:	2b00      	cmp	r3, #0
 800473c:	d001      	beq.n	8004742 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e023      	b.n	800478a <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	1c5a      	adds	r2, r3, #1
 8004746:	60ba      	str	r2, [r7, #8]
 8004748:	781a      	ldrb	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004754:	b29b      	uxth	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d1b7      	bne.n	80046ca <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	9300      	str	r3, [sp, #0]
 800475e:	697b      	ldr	r3, [r7, #20]
 8004760:	2200      	movs	r2, #0
 8004762:	2140      	movs	r1, #64	; 0x40
 8004764:	68f8      	ldr	r0, [r7, #12]
 8004766:	f000 f814 	bl	8004792 <UART_WaitOnFlagUntilTimeout>
 800476a:	4603      	mov	r3, r0
 800476c:	2b00      	cmp	r3, #0
 800476e:	d001      	beq.n	8004774 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004770:	2303      	movs	r3, #3
 8004772:	e00a      	b.n	800478a <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2220      	movs	r2, #32
 8004778:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004784:	2300      	movs	r3, #0
 8004786:	e000      	b.n	800478a <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004788:	2302      	movs	r3, #2
  }
}
 800478a:	4618      	mov	r0, r3
 800478c:	3718      	adds	r7, #24
 800478e:	46bd      	mov	sp, r7
 8004790:	bd80      	pop	{r7, pc}

08004792 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004792:	b580      	push	{r7, lr}
 8004794:	b084      	sub	sp, #16
 8004796:	af00      	add	r7, sp, #0
 8004798:	60f8      	str	r0, [r7, #12]
 800479a:	60b9      	str	r1, [r7, #8]
 800479c:	603b      	str	r3, [r7, #0]
 800479e:	4613      	mov	r3, r2
 80047a0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047a2:	e02c      	b.n	80047fe <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047a4:	69bb      	ldr	r3, [r7, #24]
 80047a6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80047aa:	d028      	beq.n	80047fe <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d007      	beq.n	80047c2 <UART_WaitOnFlagUntilTimeout+0x30>
 80047b2:	f7fd fb7b 	bl	8001eac <HAL_GetTick>
 80047b6:	4602      	mov	r2, r0
 80047b8:	683b      	ldr	r3, [r7, #0]
 80047ba:	1ad3      	subs	r3, r2, r3
 80047bc:	69ba      	ldr	r2, [r7, #24]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d21d      	bcs.n	80047fe <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	68da      	ldr	r2, [r3, #12]
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80047d0:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	695a      	ldr	r2, [r3, #20]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	f022 0201 	bic.w	r2, r2, #1
 80047e0:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2220      	movs	r2, #32
 80047e6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2220      	movs	r2, #32
 80047ee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2200      	movs	r2, #0
 80047f6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e00f      	b.n	800481e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	4013      	ands	r3, r2
 8004808:	68ba      	ldr	r2, [r7, #8]
 800480a:	429a      	cmp	r2, r3
 800480c:	bf0c      	ite	eq
 800480e:	2301      	moveq	r3, #1
 8004810:	2300      	movne	r3, #0
 8004812:	b2db      	uxtb	r3, r3
 8004814:	461a      	mov	r2, r3
 8004816:	79fb      	ldrb	r3, [r7, #7]
 8004818:	429a      	cmp	r2, r3
 800481a:	d0c3      	beq.n	80047a4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800481c:	2300      	movs	r3, #0
}
 800481e:	4618      	mov	r0, r3
 8004820:	3710      	adds	r7, #16
 8004822:	46bd      	mov	sp, r7
 8004824:	bd80      	pop	{r7, pc}
	...

08004828 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	691b      	ldr	r3, [r3, #16]
 8004836:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	68da      	ldr	r2, [r3, #12]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	430a      	orrs	r2, r1
 8004844:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	689a      	ldr	r2, [r3, #8]
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	691b      	ldr	r3, [r3, #16]
 800484e:	431a      	orrs	r2, r3
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	695b      	ldr	r3, [r3, #20]
 8004854:	4313      	orrs	r3, r2
 8004856:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004862:	f023 030c 	bic.w	r3, r3, #12
 8004866:	687a      	ldr	r2, [r7, #4]
 8004868:	6812      	ldr	r2, [r2, #0]
 800486a:	68f9      	ldr	r1, [r7, #12]
 800486c:	430b      	orrs	r3, r1
 800486e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	695b      	ldr	r3, [r3, #20]
 8004876:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	699a      	ldr	r2, [r3, #24]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	430a      	orrs	r2, r1
 8004884:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4a52      	ldr	r2, [pc, #328]	; (80049d4 <UART_SetConfig+0x1ac>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d14e      	bne.n	800492e <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004890:	f7fe ff4c 	bl	800372c <HAL_RCC_GetPCLK2Freq>
 8004894:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004896:	68ba      	ldr	r2, [r7, #8]
 8004898:	4613      	mov	r3, r2
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	4413      	add	r3, r2
 800489e:	009a      	lsls	r2, r3, #2
 80048a0:	441a      	add	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80048ac:	4a4a      	ldr	r2, [pc, #296]	; (80049d8 <UART_SetConfig+0x1b0>)
 80048ae:	fba2 2303 	umull	r2, r3, r2, r3
 80048b2:	095b      	lsrs	r3, r3, #5
 80048b4:	0119      	lsls	r1, r3, #4
 80048b6:	68ba      	ldr	r2, [r7, #8]
 80048b8:	4613      	mov	r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	4413      	add	r3, r2
 80048be:	009a      	lsls	r2, r3, #2
 80048c0:	441a      	add	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	009b      	lsls	r3, r3, #2
 80048c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80048cc:	4b42      	ldr	r3, [pc, #264]	; (80049d8 <UART_SetConfig+0x1b0>)
 80048ce:	fba3 0302 	umull	r0, r3, r3, r2
 80048d2:	095b      	lsrs	r3, r3, #5
 80048d4:	2064      	movs	r0, #100	; 0x64
 80048d6:	fb00 f303 	mul.w	r3, r0, r3
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	011b      	lsls	r3, r3, #4
 80048de:	3332      	adds	r3, #50	; 0x32
 80048e0:	4a3d      	ldr	r2, [pc, #244]	; (80049d8 <UART_SetConfig+0x1b0>)
 80048e2:	fba2 2303 	umull	r2, r3, r2, r3
 80048e6:	095b      	lsrs	r3, r3, #5
 80048e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80048ec:	4419      	add	r1, r3
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	4613      	mov	r3, r2
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	009a      	lsls	r2, r3, #2
 80048f8:	441a      	add	r2, r3
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	009b      	lsls	r3, r3, #2
 8004900:	fbb2 f2f3 	udiv	r2, r2, r3
 8004904:	4b34      	ldr	r3, [pc, #208]	; (80049d8 <UART_SetConfig+0x1b0>)
 8004906:	fba3 0302 	umull	r0, r3, r3, r2
 800490a:	095b      	lsrs	r3, r3, #5
 800490c:	2064      	movs	r0, #100	; 0x64
 800490e:	fb00 f303 	mul.w	r3, r0, r3
 8004912:	1ad3      	subs	r3, r2, r3
 8004914:	011b      	lsls	r3, r3, #4
 8004916:	3332      	adds	r3, #50	; 0x32
 8004918:	4a2f      	ldr	r2, [pc, #188]	; (80049d8 <UART_SetConfig+0x1b0>)
 800491a:	fba2 2303 	umull	r2, r3, r2, r3
 800491e:	095b      	lsrs	r3, r3, #5
 8004920:	f003 020f 	and.w	r2, r3, #15
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	440a      	add	r2, r1
 800492a:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 800492c:	e04d      	b.n	80049ca <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 800492e:	f7fe fee9 	bl	8003704 <HAL_RCC_GetPCLK1Freq>
 8004932:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004934:	68ba      	ldr	r2, [r7, #8]
 8004936:	4613      	mov	r3, r2
 8004938:	009b      	lsls	r3, r3, #2
 800493a:	4413      	add	r3, r2
 800493c:	009a      	lsls	r2, r3, #2
 800493e:	441a      	add	r2, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	fbb2 f3f3 	udiv	r3, r2, r3
 800494a:	4a23      	ldr	r2, [pc, #140]	; (80049d8 <UART_SetConfig+0x1b0>)
 800494c:	fba2 2303 	umull	r2, r3, r2, r3
 8004950:	095b      	lsrs	r3, r3, #5
 8004952:	0119      	lsls	r1, r3, #4
 8004954:	68ba      	ldr	r2, [r7, #8]
 8004956:	4613      	mov	r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	4413      	add	r3, r2
 800495c:	009a      	lsls	r2, r3, #2
 800495e:	441a      	add	r2, r3
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	fbb2 f2f3 	udiv	r2, r2, r3
 800496a:	4b1b      	ldr	r3, [pc, #108]	; (80049d8 <UART_SetConfig+0x1b0>)
 800496c:	fba3 0302 	umull	r0, r3, r3, r2
 8004970:	095b      	lsrs	r3, r3, #5
 8004972:	2064      	movs	r0, #100	; 0x64
 8004974:	fb00 f303 	mul.w	r3, r0, r3
 8004978:	1ad3      	subs	r3, r2, r3
 800497a:	011b      	lsls	r3, r3, #4
 800497c:	3332      	adds	r3, #50	; 0x32
 800497e:	4a16      	ldr	r2, [pc, #88]	; (80049d8 <UART_SetConfig+0x1b0>)
 8004980:	fba2 2303 	umull	r2, r3, r2, r3
 8004984:	095b      	lsrs	r3, r3, #5
 8004986:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800498a:	4419      	add	r1, r3
 800498c:	68ba      	ldr	r2, [r7, #8]
 800498e:	4613      	mov	r3, r2
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	4413      	add	r3, r2
 8004994:	009a      	lsls	r2, r3, #2
 8004996:	441a      	add	r2, r3
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	fbb2 f2f3 	udiv	r2, r2, r3
 80049a2:	4b0d      	ldr	r3, [pc, #52]	; (80049d8 <UART_SetConfig+0x1b0>)
 80049a4:	fba3 0302 	umull	r0, r3, r3, r2
 80049a8:	095b      	lsrs	r3, r3, #5
 80049aa:	2064      	movs	r0, #100	; 0x64
 80049ac:	fb00 f303 	mul.w	r3, r0, r3
 80049b0:	1ad3      	subs	r3, r2, r3
 80049b2:	011b      	lsls	r3, r3, #4
 80049b4:	3332      	adds	r3, #50	; 0x32
 80049b6:	4a08      	ldr	r2, [pc, #32]	; (80049d8 <UART_SetConfig+0x1b0>)
 80049b8:	fba2 2303 	umull	r2, r3, r2, r3
 80049bc:	095b      	lsrs	r3, r3, #5
 80049be:	f003 020f 	and.w	r2, r3, #15
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	440a      	add	r2, r1
 80049c8:	609a      	str	r2, [r3, #8]
}
 80049ca:	bf00      	nop
 80049cc:	3710      	adds	r7, #16
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}
 80049d2:	bf00      	nop
 80049d4:	40013800 	.word	0x40013800
 80049d8:	51eb851f 	.word	0x51eb851f

080049dc <__errno>:
 80049dc:	4b01      	ldr	r3, [pc, #4]	; (80049e4 <__errno+0x8>)
 80049de:	6818      	ldr	r0, [r3, #0]
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	2000000c 	.word	0x2000000c

080049e8 <__libc_init_array>:
 80049e8:	b570      	push	{r4, r5, r6, lr}
 80049ea:	2500      	movs	r5, #0
 80049ec:	4e0c      	ldr	r6, [pc, #48]	; (8004a20 <__libc_init_array+0x38>)
 80049ee:	4c0d      	ldr	r4, [pc, #52]	; (8004a24 <__libc_init_array+0x3c>)
 80049f0:	1ba4      	subs	r4, r4, r6
 80049f2:	10a4      	asrs	r4, r4, #2
 80049f4:	42a5      	cmp	r5, r4
 80049f6:	d109      	bne.n	8004a0c <__libc_init_array+0x24>
 80049f8:	f000 fc34 	bl	8005264 <_init>
 80049fc:	2500      	movs	r5, #0
 80049fe:	4e0a      	ldr	r6, [pc, #40]	; (8004a28 <__libc_init_array+0x40>)
 8004a00:	4c0a      	ldr	r4, [pc, #40]	; (8004a2c <__libc_init_array+0x44>)
 8004a02:	1ba4      	subs	r4, r4, r6
 8004a04:	10a4      	asrs	r4, r4, #2
 8004a06:	42a5      	cmp	r5, r4
 8004a08:	d105      	bne.n	8004a16 <__libc_init_array+0x2e>
 8004a0a:	bd70      	pop	{r4, r5, r6, pc}
 8004a0c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a10:	4798      	blx	r3
 8004a12:	3501      	adds	r5, #1
 8004a14:	e7ee      	b.n	80049f4 <__libc_init_array+0xc>
 8004a16:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004a1a:	4798      	blx	r3
 8004a1c:	3501      	adds	r5, #1
 8004a1e:	e7f2      	b.n	8004a06 <__libc_init_array+0x1e>
 8004a20:	080053ec 	.word	0x080053ec
 8004a24:	080053ec 	.word	0x080053ec
 8004a28:	080053ec 	.word	0x080053ec
 8004a2c:	080053f0 	.word	0x080053f0

08004a30 <memset>:
 8004a30:	4603      	mov	r3, r0
 8004a32:	4402      	add	r2, r0
 8004a34:	4293      	cmp	r3, r2
 8004a36:	d100      	bne.n	8004a3a <memset+0xa>
 8004a38:	4770      	bx	lr
 8004a3a:	f803 1b01 	strb.w	r1, [r3], #1
 8004a3e:	e7f9      	b.n	8004a34 <memset+0x4>

08004a40 <siprintf>:
 8004a40:	b40e      	push	{r1, r2, r3}
 8004a42:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a46:	b500      	push	{lr}
 8004a48:	b09c      	sub	sp, #112	; 0x70
 8004a4a:	ab1d      	add	r3, sp, #116	; 0x74
 8004a4c:	9002      	str	r0, [sp, #8]
 8004a4e:	9006      	str	r0, [sp, #24]
 8004a50:	9107      	str	r1, [sp, #28]
 8004a52:	9104      	str	r1, [sp, #16]
 8004a54:	4808      	ldr	r0, [pc, #32]	; (8004a78 <siprintf+0x38>)
 8004a56:	4909      	ldr	r1, [pc, #36]	; (8004a7c <siprintf+0x3c>)
 8004a58:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a5c:	9105      	str	r1, [sp, #20]
 8004a5e:	6800      	ldr	r0, [r0, #0]
 8004a60:	a902      	add	r1, sp, #8
 8004a62:	9301      	str	r3, [sp, #4]
 8004a64:	f000 f866 	bl	8004b34 <_svfiprintf_r>
 8004a68:	2200      	movs	r2, #0
 8004a6a:	9b02      	ldr	r3, [sp, #8]
 8004a6c:	701a      	strb	r2, [r3, #0]
 8004a6e:	b01c      	add	sp, #112	; 0x70
 8004a70:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a74:	b003      	add	sp, #12
 8004a76:	4770      	bx	lr
 8004a78:	2000000c 	.word	0x2000000c
 8004a7c:	ffff0208 	.word	0xffff0208

08004a80 <__ssputs_r>:
 8004a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004a84:	688e      	ldr	r6, [r1, #8]
 8004a86:	4682      	mov	sl, r0
 8004a88:	429e      	cmp	r6, r3
 8004a8a:	460c      	mov	r4, r1
 8004a8c:	4690      	mov	r8, r2
 8004a8e:	4699      	mov	r9, r3
 8004a90:	d837      	bhi.n	8004b02 <__ssputs_r+0x82>
 8004a92:	898a      	ldrh	r2, [r1, #12]
 8004a94:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004a98:	d031      	beq.n	8004afe <__ssputs_r+0x7e>
 8004a9a:	2302      	movs	r3, #2
 8004a9c:	6825      	ldr	r5, [r4, #0]
 8004a9e:	6909      	ldr	r1, [r1, #16]
 8004aa0:	1a6f      	subs	r7, r5, r1
 8004aa2:	6965      	ldr	r5, [r4, #20]
 8004aa4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004aa8:	fb95 f5f3 	sdiv	r5, r5, r3
 8004aac:	f109 0301 	add.w	r3, r9, #1
 8004ab0:	443b      	add	r3, r7
 8004ab2:	429d      	cmp	r5, r3
 8004ab4:	bf38      	it	cc
 8004ab6:	461d      	movcc	r5, r3
 8004ab8:	0553      	lsls	r3, r2, #21
 8004aba:	d530      	bpl.n	8004b1e <__ssputs_r+0x9e>
 8004abc:	4629      	mov	r1, r5
 8004abe:	f000 fb37 	bl	8005130 <_malloc_r>
 8004ac2:	4606      	mov	r6, r0
 8004ac4:	b950      	cbnz	r0, 8004adc <__ssputs_r+0x5c>
 8004ac6:	230c      	movs	r3, #12
 8004ac8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004acc:	f8ca 3000 	str.w	r3, [sl]
 8004ad0:	89a3      	ldrh	r3, [r4, #12]
 8004ad2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ad6:	81a3      	strh	r3, [r4, #12]
 8004ad8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004adc:	463a      	mov	r2, r7
 8004ade:	6921      	ldr	r1, [r4, #16]
 8004ae0:	f000 fab6 	bl	8005050 <memcpy>
 8004ae4:	89a3      	ldrh	r3, [r4, #12]
 8004ae6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004aea:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004aee:	81a3      	strh	r3, [r4, #12]
 8004af0:	6126      	str	r6, [r4, #16]
 8004af2:	443e      	add	r6, r7
 8004af4:	6026      	str	r6, [r4, #0]
 8004af6:	464e      	mov	r6, r9
 8004af8:	6165      	str	r5, [r4, #20]
 8004afa:	1bed      	subs	r5, r5, r7
 8004afc:	60a5      	str	r5, [r4, #8]
 8004afe:	454e      	cmp	r6, r9
 8004b00:	d900      	bls.n	8004b04 <__ssputs_r+0x84>
 8004b02:	464e      	mov	r6, r9
 8004b04:	4632      	mov	r2, r6
 8004b06:	4641      	mov	r1, r8
 8004b08:	6820      	ldr	r0, [r4, #0]
 8004b0a:	f000 faac 	bl	8005066 <memmove>
 8004b0e:	68a3      	ldr	r3, [r4, #8]
 8004b10:	2000      	movs	r0, #0
 8004b12:	1b9b      	subs	r3, r3, r6
 8004b14:	60a3      	str	r3, [r4, #8]
 8004b16:	6823      	ldr	r3, [r4, #0]
 8004b18:	441e      	add	r6, r3
 8004b1a:	6026      	str	r6, [r4, #0]
 8004b1c:	e7dc      	b.n	8004ad8 <__ssputs_r+0x58>
 8004b1e:	462a      	mov	r2, r5
 8004b20:	f000 fb60 	bl	80051e4 <_realloc_r>
 8004b24:	4606      	mov	r6, r0
 8004b26:	2800      	cmp	r0, #0
 8004b28:	d1e2      	bne.n	8004af0 <__ssputs_r+0x70>
 8004b2a:	6921      	ldr	r1, [r4, #16]
 8004b2c:	4650      	mov	r0, sl
 8004b2e:	f000 fab3 	bl	8005098 <_free_r>
 8004b32:	e7c8      	b.n	8004ac6 <__ssputs_r+0x46>

08004b34 <_svfiprintf_r>:
 8004b34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b38:	461d      	mov	r5, r3
 8004b3a:	898b      	ldrh	r3, [r1, #12]
 8004b3c:	b09d      	sub	sp, #116	; 0x74
 8004b3e:	061f      	lsls	r7, r3, #24
 8004b40:	4680      	mov	r8, r0
 8004b42:	460c      	mov	r4, r1
 8004b44:	4616      	mov	r6, r2
 8004b46:	d50f      	bpl.n	8004b68 <_svfiprintf_r+0x34>
 8004b48:	690b      	ldr	r3, [r1, #16]
 8004b4a:	b96b      	cbnz	r3, 8004b68 <_svfiprintf_r+0x34>
 8004b4c:	2140      	movs	r1, #64	; 0x40
 8004b4e:	f000 faef 	bl	8005130 <_malloc_r>
 8004b52:	6020      	str	r0, [r4, #0]
 8004b54:	6120      	str	r0, [r4, #16]
 8004b56:	b928      	cbnz	r0, 8004b64 <_svfiprintf_r+0x30>
 8004b58:	230c      	movs	r3, #12
 8004b5a:	f8c8 3000 	str.w	r3, [r8]
 8004b5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004b62:	e0c8      	b.n	8004cf6 <_svfiprintf_r+0x1c2>
 8004b64:	2340      	movs	r3, #64	; 0x40
 8004b66:	6163      	str	r3, [r4, #20]
 8004b68:	2300      	movs	r3, #0
 8004b6a:	9309      	str	r3, [sp, #36]	; 0x24
 8004b6c:	2320      	movs	r3, #32
 8004b6e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b72:	2330      	movs	r3, #48	; 0x30
 8004b74:	f04f 0b01 	mov.w	fp, #1
 8004b78:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b7c:	9503      	str	r5, [sp, #12]
 8004b7e:	4637      	mov	r7, r6
 8004b80:	463d      	mov	r5, r7
 8004b82:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004b86:	b10b      	cbz	r3, 8004b8c <_svfiprintf_r+0x58>
 8004b88:	2b25      	cmp	r3, #37	; 0x25
 8004b8a:	d13e      	bne.n	8004c0a <_svfiprintf_r+0xd6>
 8004b8c:	ebb7 0a06 	subs.w	sl, r7, r6
 8004b90:	d00b      	beq.n	8004baa <_svfiprintf_r+0x76>
 8004b92:	4653      	mov	r3, sl
 8004b94:	4632      	mov	r2, r6
 8004b96:	4621      	mov	r1, r4
 8004b98:	4640      	mov	r0, r8
 8004b9a:	f7ff ff71 	bl	8004a80 <__ssputs_r>
 8004b9e:	3001      	adds	r0, #1
 8004ba0:	f000 80a4 	beq.w	8004cec <_svfiprintf_r+0x1b8>
 8004ba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ba6:	4453      	add	r3, sl
 8004ba8:	9309      	str	r3, [sp, #36]	; 0x24
 8004baa:	783b      	ldrb	r3, [r7, #0]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	f000 809d 	beq.w	8004cec <_svfiprintf_r+0x1b8>
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004bb8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004bbc:	9304      	str	r3, [sp, #16]
 8004bbe:	9307      	str	r3, [sp, #28]
 8004bc0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004bc4:	931a      	str	r3, [sp, #104]	; 0x68
 8004bc6:	462f      	mov	r7, r5
 8004bc8:	2205      	movs	r2, #5
 8004bca:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004bce:	4850      	ldr	r0, [pc, #320]	; (8004d10 <_svfiprintf_r+0x1dc>)
 8004bd0:	f000 fa30 	bl	8005034 <memchr>
 8004bd4:	9b04      	ldr	r3, [sp, #16]
 8004bd6:	b9d0      	cbnz	r0, 8004c0e <_svfiprintf_r+0xda>
 8004bd8:	06d9      	lsls	r1, r3, #27
 8004bda:	bf44      	itt	mi
 8004bdc:	2220      	movmi	r2, #32
 8004bde:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004be2:	071a      	lsls	r2, r3, #28
 8004be4:	bf44      	itt	mi
 8004be6:	222b      	movmi	r2, #43	; 0x2b
 8004be8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004bec:	782a      	ldrb	r2, [r5, #0]
 8004bee:	2a2a      	cmp	r2, #42	; 0x2a
 8004bf0:	d015      	beq.n	8004c1e <_svfiprintf_r+0xea>
 8004bf2:	462f      	mov	r7, r5
 8004bf4:	2000      	movs	r0, #0
 8004bf6:	250a      	movs	r5, #10
 8004bf8:	9a07      	ldr	r2, [sp, #28]
 8004bfa:	4639      	mov	r1, r7
 8004bfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c00:	3b30      	subs	r3, #48	; 0x30
 8004c02:	2b09      	cmp	r3, #9
 8004c04:	d94d      	bls.n	8004ca2 <_svfiprintf_r+0x16e>
 8004c06:	b1b8      	cbz	r0, 8004c38 <_svfiprintf_r+0x104>
 8004c08:	e00f      	b.n	8004c2a <_svfiprintf_r+0xf6>
 8004c0a:	462f      	mov	r7, r5
 8004c0c:	e7b8      	b.n	8004b80 <_svfiprintf_r+0x4c>
 8004c0e:	4a40      	ldr	r2, [pc, #256]	; (8004d10 <_svfiprintf_r+0x1dc>)
 8004c10:	463d      	mov	r5, r7
 8004c12:	1a80      	subs	r0, r0, r2
 8004c14:	fa0b f000 	lsl.w	r0, fp, r0
 8004c18:	4318      	orrs	r0, r3
 8004c1a:	9004      	str	r0, [sp, #16]
 8004c1c:	e7d3      	b.n	8004bc6 <_svfiprintf_r+0x92>
 8004c1e:	9a03      	ldr	r2, [sp, #12]
 8004c20:	1d11      	adds	r1, r2, #4
 8004c22:	6812      	ldr	r2, [r2, #0]
 8004c24:	9103      	str	r1, [sp, #12]
 8004c26:	2a00      	cmp	r2, #0
 8004c28:	db01      	blt.n	8004c2e <_svfiprintf_r+0xfa>
 8004c2a:	9207      	str	r2, [sp, #28]
 8004c2c:	e004      	b.n	8004c38 <_svfiprintf_r+0x104>
 8004c2e:	4252      	negs	r2, r2
 8004c30:	f043 0302 	orr.w	r3, r3, #2
 8004c34:	9207      	str	r2, [sp, #28]
 8004c36:	9304      	str	r3, [sp, #16]
 8004c38:	783b      	ldrb	r3, [r7, #0]
 8004c3a:	2b2e      	cmp	r3, #46	; 0x2e
 8004c3c:	d10c      	bne.n	8004c58 <_svfiprintf_r+0x124>
 8004c3e:	787b      	ldrb	r3, [r7, #1]
 8004c40:	2b2a      	cmp	r3, #42	; 0x2a
 8004c42:	d133      	bne.n	8004cac <_svfiprintf_r+0x178>
 8004c44:	9b03      	ldr	r3, [sp, #12]
 8004c46:	3702      	adds	r7, #2
 8004c48:	1d1a      	adds	r2, r3, #4
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	9203      	str	r2, [sp, #12]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	bfb8      	it	lt
 8004c52:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004c56:	9305      	str	r3, [sp, #20]
 8004c58:	4d2e      	ldr	r5, [pc, #184]	; (8004d14 <_svfiprintf_r+0x1e0>)
 8004c5a:	2203      	movs	r2, #3
 8004c5c:	7839      	ldrb	r1, [r7, #0]
 8004c5e:	4628      	mov	r0, r5
 8004c60:	f000 f9e8 	bl	8005034 <memchr>
 8004c64:	b138      	cbz	r0, 8004c76 <_svfiprintf_r+0x142>
 8004c66:	2340      	movs	r3, #64	; 0x40
 8004c68:	1b40      	subs	r0, r0, r5
 8004c6a:	fa03 f000 	lsl.w	r0, r3, r0
 8004c6e:	9b04      	ldr	r3, [sp, #16]
 8004c70:	3701      	adds	r7, #1
 8004c72:	4303      	orrs	r3, r0
 8004c74:	9304      	str	r3, [sp, #16]
 8004c76:	7839      	ldrb	r1, [r7, #0]
 8004c78:	2206      	movs	r2, #6
 8004c7a:	4827      	ldr	r0, [pc, #156]	; (8004d18 <_svfiprintf_r+0x1e4>)
 8004c7c:	1c7e      	adds	r6, r7, #1
 8004c7e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004c82:	f000 f9d7 	bl	8005034 <memchr>
 8004c86:	2800      	cmp	r0, #0
 8004c88:	d038      	beq.n	8004cfc <_svfiprintf_r+0x1c8>
 8004c8a:	4b24      	ldr	r3, [pc, #144]	; (8004d1c <_svfiprintf_r+0x1e8>)
 8004c8c:	bb13      	cbnz	r3, 8004cd4 <_svfiprintf_r+0x1a0>
 8004c8e:	9b03      	ldr	r3, [sp, #12]
 8004c90:	3307      	adds	r3, #7
 8004c92:	f023 0307 	bic.w	r3, r3, #7
 8004c96:	3308      	adds	r3, #8
 8004c98:	9303      	str	r3, [sp, #12]
 8004c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c9c:	444b      	add	r3, r9
 8004c9e:	9309      	str	r3, [sp, #36]	; 0x24
 8004ca0:	e76d      	b.n	8004b7e <_svfiprintf_r+0x4a>
 8004ca2:	fb05 3202 	mla	r2, r5, r2, r3
 8004ca6:	2001      	movs	r0, #1
 8004ca8:	460f      	mov	r7, r1
 8004caa:	e7a6      	b.n	8004bfa <_svfiprintf_r+0xc6>
 8004cac:	2300      	movs	r3, #0
 8004cae:	250a      	movs	r5, #10
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	3701      	adds	r7, #1
 8004cb4:	9305      	str	r3, [sp, #20]
 8004cb6:	4638      	mov	r0, r7
 8004cb8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004cbc:	3a30      	subs	r2, #48	; 0x30
 8004cbe:	2a09      	cmp	r2, #9
 8004cc0:	d903      	bls.n	8004cca <_svfiprintf_r+0x196>
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d0c8      	beq.n	8004c58 <_svfiprintf_r+0x124>
 8004cc6:	9105      	str	r1, [sp, #20]
 8004cc8:	e7c6      	b.n	8004c58 <_svfiprintf_r+0x124>
 8004cca:	fb05 2101 	mla	r1, r5, r1, r2
 8004cce:	2301      	movs	r3, #1
 8004cd0:	4607      	mov	r7, r0
 8004cd2:	e7f0      	b.n	8004cb6 <_svfiprintf_r+0x182>
 8004cd4:	ab03      	add	r3, sp, #12
 8004cd6:	9300      	str	r3, [sp, #0]
 8004cd8:	4622      	mov	r2, r4
 8004cda:	4b11      	ldr	r3, [pc, #68]	; (8004d20 <_svfiprintf_r+0x1ec>)
 8004cdc:	a904      	add	r1, sp, #16
 8004cde:	4640      	mov	r0, r8
 8004ce0:	f3af 8000 	nop.w
 8004ce4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8004ce8:	4681      	mov	r9, r0
 8004cea:	d1d6      	bne.n	8004c9a <_svfiprintf_r+0x166>
 8004cec:	89a3      	ldrh	r3, [r4, #12]
 8004cee:	065b      	lsls	r3, r3, #25
 8004cf0:	f53f af35 	bmi.w	8004b5e <_svfiprintf_r+0x2a>
 8004cf4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004cf6:	b01d      	add	sp, #116	; 0x74
 8004cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cfc:	ab03      	add	r3, sp, #12
 8004cfe:	9300      	str	r3, [sp, #0]
 8004d00:	4622      	mov	r2, r4
 8004d02:	4b07      	ldr	r3, [pc, #28]	; (8004d20 <_svfiprintf_r+0x1ec>)
 8004d04:	a904      	add	r1, sp, #16
 8004d06:	4640      	mov	r0, r8
 8004d08:	f000 f882 	bl	8004e10 <_printf_i>
 8004d0c:	e7ea      	b.n	8004ce4 <_svfiprintf_r+0x1b0>
 8004d0e:	bf00      	nop
 8004d10:	080053b8 	.word	0x080053b8
 8004d14:	080053be 	.word	0x080053be
 8004d18:	080053c2 	.word	0x080053c2
 8004d1c:	00000000 	.word	0x00000000
 8004d20:	08004a81 	.word	0x08004a81

08004d24 <_printf_common>:
 8004d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d28:	4691      	mov	r9, r2
 8004d2a:	461f      	mov	r7, r3
 8004d2c:	688a      	ldr	r2, [r1, #8]
 8004d2e:	690b      	ldr	r3, [r1, #16]
 8004d30:	4606      	mov	r6, r0
 8004d32:	4293      	cmp	r3, r2
 8004d34:	bfb8      	it	lt
 8004d36:	4613      	movlt	r3, r2
 8004d38:	f8c9 3000 	str.w	r3, [r9]
 8004d3c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004d40:	460c      	mov	r4, r1
 8004d42:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d46:	b112      	cbz	r2, 8004d4e <_printf_common+0x2a>
 8004d48:	3301      	adds	r3, #1
 8004d4a:	f8c9 3000 	str.w	r3, [r9]
 8004d4e:	6823      	ldr	r3, [r4, #0]
 8004d50:	0699      	lsls	r1, r3, #26
 8004d52:	bf42      	ittt	mi
 8004d54:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004d58:	3302      	addmi	r3, #2
 8004d5a:	f8c9 3000 	strmi.w	r3, [r9]
 8004d5e:	6825      	ldr	r5, [r4, #0]
 8004d60:	f015 0506 	ands.w	r5, r5, #6
 8004d64:	d107      	bne.n	8004d76 <_printf_common+0x52>
 8004d66:	f104 0a19 	add.w	sl, r4, #25
 8004d6a:	68e3      	ldr	r3, [r4, #12]
 8004d6c:	f8d9 2000 	ldr.w	r2, [r9]
 8004d70:	1a9b      	subs	r3, r3, r2
 8004d72:	42ab      	cmp	r3, r5
 8004d74:	dc29      	bgt.n	8004dca <_printf_common+0xa6>
 8004d76:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004d7a:	6822      	ldr	r2, [r4, #0]
 8004d7c:	3300      	adds	r3, #0
 8004d7e:	bf18      	it	ne
 8004d80:	2301      	movne	r3, #1
 8004d82:	0692      	lsls	r2, r2, #26
 8004d84:	d42e      	bmi.n	8004de4 <_printf_common+0xc0>
 8004d86:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004d8a:	4639      	mov	r1, r7
 8004d8c:	4630      	mov	r0, r6
 8004d8e:	47c0      	blx	r8
 8004d90:	3001      	adds	r0, #1
 8004d92:	d021      	beq.n	8004dd8 <_printf_common+0xb4>
 8004d94:	6823      	ldr	r3, [r4, #0]
 8004d96:	68e5      	ldr	r5, [r4, #12]
 8004d98:	f003 0306 	and.w	r3, r3, #6
 8004d9c:	2b04      	cmp	r3, #4
 8004d9e:	bf18      	it	ne
 8004da0:	2500      	movne	r5, #0
 8004da2:	f8d9 2000 	ldr.w	r2, [r9]
 8004da6:	f04f 0900 	mov.w	r9, #0
 8004daa:	bf08      	it	eq
 8004dac:	1aad      	subeq	r5, r5, r2
 8004dae:	68a3      	ldr	r3, [r4, #8]
 8004db0:	6922      	ldr	r2, [r4, #16]
 8004db2:	bf08      	it	eq
 8004db4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004db8:	4293      	cmp	r3, r2
 8004dba:	bfc4      	itt	gt
 8004dbc:	1a9b      	subgt	r3, r3, r2
 8004dbe:	18ed      	addgt	r5, r5, r3
 8004dc0:	341a      	adds	r4, #26
 8004dc2:	454d      	cmp	r5, r9
 8004dc4:	d11a      	bne.n	8004dfc <_printf_common+0xd8>
 8004dc6:	2000      	movs	r0, #0
 8004dc8:	e008      	b.n	8004ddc <_printf_common+0xb8>
 8004dca:	2301      	movs	r3, #1
 8004dcc:	4652      	mov	r2, sl
 8004dce:	4639      	mov	r1, r7
 8004dd0:	4630      	mov	r0, r6
 8004dd2:	47c0      	blx	r8
 8004dd4:	3001      	adds	r0, #1
 8004dd6:	d103      	bne.n	8004de0 <_printf_common+0xbc>
 8004dd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004de0:	3501      	adds	r5, #1
 8004de2:	e7c2      	b.n	8004d6a <_printf_common+0x46>
 8004de4:	2030      	movs	r0, #48	; 0x30
 8004de6:	18e1      	adds	r1, r4, r3
 8004de8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004dec:	1c5a      	adds	r2, r3, #1
 8004dee:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004df2:	4422      	add	r2, r4
 8004df4:	3302      	adds	r3, #2
 8004df6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004dfa:	e7c4      	b.n	8004d86 <_printf_common+0x62>
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	4622      	mov	r2, r4
 8004e00:	4639      	mov	r1, r7
 8004e02:	4630      	mov	r0, r6
 8004e04:	47c0      	blx	r8
 8004e06:	3001      	adds	r0, #1
 8004e08:	d0e6      	beq.n	8004dd8 <_printf_common+0xb4>
 8004e0a:	f109 0901 	add.w	r9, r9, #1
 8004e0e:	e7d8      	b.n	8004dc2 <_printf_common+0x9e>

08004e10 <_printf_i>:
 8004e10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e14:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004e18:	460c      	mov	r4, r1
 8004e1a:	7e09      	ldrb	r1, [r1, #24]
 8004e1c:	b085      	sub	sp, #20
 8004e1e:	296e      	cmp	r1, #110	; 0x6e
 8004e20:	4617      	mov	r7, r2
 8004e22:	4606      	mov	r6, r0
 8004e24:	4698      	mov	r8, r3
 8004e26:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e28:	f000 80b3 	beq.w	8004f92 <_printf_i+0x182>
 8004e2c:	d822      	bhi.n	8004e74 <_printf_i+0x64>
 8004e2e:	2963      	cmp	r1, #99	; 0x63
 8004e30:	d036      	beq.n	8004ea0 <_printf_i+0x90>
 8004e32:	d80a      	bhi.n	8004e4a <_printf_i+0x3a>
 8004e34:	2900      	cmp	r1, #0
 8004e36:	f000 80b9 	beq.w	8004fac <_printf_i+0x19c>
 8004e3a:	2958      	cmp	r1, #88	; 0x58
 8004e3c:	f000 8083 	beq.w	8004f46 <_printf_i+0x136>
 8004e40:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e44:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004e48:	e032      	b.n	8004eb0 <_printf_i+0xa0>
 8004e4a:	2964      	cmp	r1, #100	; 0x64
 8004e4c:	d001      	beq.n	8004e52 <_printf_i+0x42>
 8004e4e:	2969      	cmp	r1, #105	; 0x69
 8004e50:	d1f6      	bne.n	8004e40 <_printf_i+0x30>
 8004e52:	6820      	ldr	r0, [r4, #0]
 8004e54:	6813      	ldr	r3, [r2, #0]
 8004e56:	0605      	lsls	r5, r0, #24
 8004e58:	f103 0104 	add.w	r1, r3, #4
 8004e5c:	d52a      	bpl.n	8004eb4 <_printf_i+0xa4>
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	6011      	str	r1, [r2, #0]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	da03      	bge.n	8004e6e <_printf_i+0x5e>
 8004e66:	222d      	movs	r2, #45	; 0x2d
 8004e68:	425b      	negs	r3, r3
 8004e6a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004e6e:	486f      	ldr	r0, [pc, #444]	; (800502c <_printf_i+0x21c>)
 8004e70:	220a      	movs	r2, #10
 8004e72:	e039      	b.n	8004ee8 <_printf_i+0xd8>
 8004e74:	2973      	cmp	r1, #115	; 0x73
 8004e76:	f000 809d 	beq.w	8004fb4 <_printf_i+0x1a4>
 8004e7a:	d808      	bhi.n	8004e8e <_printf_i+0x7e>
 8004e7c:	296f      	cmp	r1, #111	; 0x6f
 8004e7e:	d020      	beq.n	8004ec2 <_printf_i+0xb2>
 8004e80:	2970      	cmp	r1, #112	; 0x70
 8004e82:	d1dd      	bne.n	8004e40 <_printf_i+0x30>
 8004e84:	6823      	ldr	r3, [r4, #0]
 8004e86:	f043 0320 	orr.w	r3, r3, #32
 8004e8a:	6023      	str	r3, [r4, #0]
 8004e8c:	e003      	b.n	8004e96 <_printf_i+0x86>
 8004e8e:	2975      	cmp	r1, #117	; 0x75
 8004e90:	d017      	beq.n	8004ec2 <_printf_i+0xb2>
 8004e92:	2978      	cmp	r1, #120	; 0x78
 8004e94:	d1d4      	bne.n	8004e40 <_printf_i+0x30>
 8004e96:	2378      	movs	r3, #120	; 0x78
 8004e98:	4865      	ldr	r0, [pc, #404]	; (8005030 <_printf_i+0x220>)
 8004e9a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004e9e:	e055      	b.n	8004f4c <_printf_i+0x13c>
 8004ea0:	6813      	ldr	r3, [r2, #0]
 8004ea2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ea6:	1d19      	adds	r1, r3, #4
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	6011      	str	r1, [r2, #0]
 8004eac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004eb0:	2301      	movs	r3, #1
 8004eb2:	e08c      	b.n	8004fce <_printf_i+0x1be>
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004eba:	6011      	str	r1, [r2, #0]
 8004ebc:	bf18      	it	ne
 8004ebe:	b21b      	sxthne	r3, r3
 8004ec0:	e7cf      	b.n	8004e62 <_printf_i+0x52>
 8004ec2:	6813      	ldr	r3, [r2, #0]
 8004ec4:	6825      	ldr	r5, [r4, #0]
 8004ec6:	1d18      	adds	r0, r3, #4
 8004ec8:	6010      	str	r0, [r2, #0]
 8004eca:	0628      	lsls	r0, r5, #24
 8004ecc:	d501      	bpl.n	8004ed2 <_printf_i+0xc2>
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	e002      	b.n	8004ed8 <_printf_i+0xc8>
 8004ed2:	0668      	lsls	r0, r5, #25
 8004ed4:	d5fb      	bpl.n	8004ece <_printf_i+0xbe>
 8004ed6:	881b      	ldrh	r3, [r3, #0]
 8004ed8:	296f      	cmp	r1, #111	; 0x6f
 8004eda:	bf14      	ite	ne
 8004edc:	220a      	movne	r2, #10
 8004ede:	2208      	moveq	r2, #8
 8004ee0:	4852      	ldr	r0, [pc, #328]	; (800502c <_printf_i+0x21c>)
 8004ee2:	2100      	movs	r1, #0
 8004ee4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004ee8:	6865      	ldr	r5, [r4, #4]
 8004eea:	2d00      	cmp	r5, #0
 8004eec:	60a5      	str	r5, [r4, #8]
 8004eee:	f2c0 8095 	blt.w	800501c <_printf_i+0x20c>
 8004ef2:	6821      	ldr	r1, [r4, #0]
 8004ef4:	f021 0104 	bic.w	r1, r1, #4
 8004ef8:	6021      	str	r1, [r4, #0]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d13d      	bne.n	8004f7a <_printf_i+0x16a>
 8004efe:	2d00      	cmp	r5, #0
 8004f00:	f040 808e 	bne.w	8005020 <_printf_i+0x210>
 8004f04:	4665      	mov	r5, ip
 8004f06:	2a08      	cmp	r2, #8
 8004f08:	d10b      	bne.n	8004f22 <_printf_i+0x112>
 8004f0a:	6823      	ldr	r3, [r4, #0]
 8004f0c:	07db      	lsls	r3, r3, #31
 8004f0e:	d508      	bpl.n	8004f22 <_printf_i+0x112>
 8004f10:	6923      	ldr	r3, [r4, #16]
 8004f12:	6862      	ldr	r2, [r4, #4]
 8004f14:	429a      	cmp	r2, r3
 8004f16:	bfde      	ittt	le
 8004f18:	2330      	movle	r3, #48	; 0x30
 8004f1a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f1e:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8004f22:	ebac 0305 	sub.w	r3, ip, r5
 8004f26:	6123      	str	r3, [r4, #16]
 8004f28:	f8cd 8000 	str.w	r8, [sp]
 8004f2c:	463b      	mov	r3, r7
 8004f2e:	aa03      	add	r2, sp, #12
 8004f30:	4621      	mov	r1, r4
 8004f32:	4630      	mov	r0, r6
 8004f34:	f7ff fef6 	bl	8004d24 <_printf_common>
 8004f38:	3001      	adds	r0, #1
 8004f3a:	d14d      	bne.n	8004fd8 <_printf_i+0x1c8>
 8004f3c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004f40:	b005      	add	sp, #20
 8004f42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004f46:	4839      	ldr	r0, [pc, #228]	; (800502c <_printf_i+0x21c>)
 8004f48:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004f4c:	6813      	ldr	r3, [r2, #0]
 8004f4e:	6821      	ldr	r1, [r4, #0]
 8004f50:	1d1d      	adds	r5, r3, #4
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	6015      	str	r5, [r2, #0]
 8004f56:	060a      	lsls	r2, r1, #24
 8004f58:	d50b      	bpl.n	8004f72 <_printf_i+0x162>
 8004f5a:	07ca      	lsls	r2, r1, #31
 8004f5c:	bf44      	itt	mi
 8004f5e:	f041 0120 	orrmi.w	r1, r1, #32
 8004f62:	6021      	strmi	r1, [r4, #0]
 8004f64:	b91b      	cbnz	r3, 8004f6e <_printf_i+0x15e>
 8004f66:	6822      	ldr	r2, [r4, #0]
 8004f68:	f022 0220 	bic.w	r2, r2, #32
 8004f6c:	6022      	str	r2, [r4, #0]
 8004f6e:	2210      	movs	r2, #16
 8004f70:	e7b7      	b.n	8004ee2 <_printf_i+0xd2>
 8004f72:	064d      	lsls	r5, r1, #25
 8004f74:	bf48      	it	mi
 8004f76:	b29b      	uxthmi	r3, r3
 8004f78:	e7ef      	b.n	8004f5a <_printf_i+0x14a>
 8004f7a:	4665      	mov	r5, ip
 8004f7c:	fbb3 f1f2 	udiv	r1, r3, r2
 8004f80:	fb02 3311 	mls	r3, r2, r1, r3
 8004f84:	5cc3      	ldrb	r3, [r0, r3]
 8004f86:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	2900      	cmp	r1, #0
 8004f8e:	d1f5      	bne.n	8004f7c <_printf_i+0x16c>
 8004f90:	e7b9      	b.n	8004f06 <_printf_i+0xf6>
 8004f92:	6813      	ldr	r3, [r2, #0]
 8004f94:	6825      	ldr	r5, [r4, #0]
 8004f96:	1d18      	adds	r0, r3, #4
 8004f98:	6961      	ldr	r1, [r4, #20]
 8004f9a:	6010      	str	r0, [r2, #0]
 8004f9c:	0628      	lsls	r0, r5, #24
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	d501      	bpl.n	8004fa6 <_printf_i+0x196>
 8004fa2:	6019      	str	r1, [r3, #0]
 8004fa4:	e002      	b.n	8004fac <_printf_i+0x19c>
 8004fa6:	066a      	lsls	r2, r5, #25
 8004fa8:	d5fb      	bpl.n	8004fa2 <_printf_i+0x192>
 8004faa:	8019      	strh	r1, [r3, #0]
 8004fac:	2300      	movs	r3, #0
 8004fae:	4665      	mov	r5, ip
 8004fb0:	6123      	str	r3, [r4, #16]
 8004fb2:	e7b9      	b.n	8004f28 <_printf_i+0x118>
 8004fb4:	6813      	ldr	r3, [r2, #0]
 8004fb6:	1d19      	adds	r1, r3, #4
 8004fb8:	6011      	str	r1, [r2, #0]
 8004fba:	681d      	ldr	r5, [r3, #0]
 8004fbc:	6862      	ldr	r2, [r4, #4]
 8004fbe:	2100      	movs	r1, #0
 8004fc0:	4628      	mov	r0, r5
 8004fc2:	f000 f837 	bl	8005034 <memchr>
 8004fc6:	b108      	cbz	r0, 8004fcc <_printf_i+0x1bc>
 8004fc8:	1b40      	subs	r0, r0, r5
 8004fca:	6060      	str	r0, [r4, #4]
 8004fcc:	6863      	ldr	r3, [r4, #4]
 8004fce:	6123      	str	r3, [r4, #16]
 8004fd0:	2300      	movs	r3, #0
 8004fd2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004fd6:	e7a7      	b.n	8004f28 <_printf_i+0x118>
 8004fd8:	6923      	ldr	r3, [r4, #16]
 8004fda:	462a      	mov	r2, r5
 8004fdc:	4639      	mov	r1, r7
 8004fde:	4630      	mov	r0, r6
 8004fe0:	47c0      	blx	r8
 8004fe2:	3001      	adds	r0, #1
 8004fe4:	d0aa      	beq.n	8004f3c <_printf_i+0x12c>
 8004fe6:	6823      	ldr	r3, [r4, #0]
 8004fe8:	079b      	lsls	r3, r3, #30
 8004fea:	d413      	bmi.n	8005014 <_printf_i+0x204>
 8004fec:	68e0      	ldr	r0, [r4, #12]
 8004fee:	9b03      	ldr	r3, [sp, #12]
 8004ff0:	4298      	cmp	r0, r3
 8004ff2:	bfb8      	it	lt
 8004ff4:	4618      	movlt	r0, r3
 8004ff6:	e7a3      	b.n	8004f40 <_printf_i+0x130>
 8004ff8:	2301      	movs	r3, #1
 8004ffa:	464a      	mov	r2, r9
 8004ffc:	4639      	mov	r1, r7
 8004ffe:	4630      	mov	r0, r6
 8005000:	47c0      	blx	r8
 8005002:	3001      	adds	r0, #1
 8005004:	d09a      	beq.n	8004f3c <_printf_i+0x12c>
 8005006:	3501      	adds	r5, #1
 8005008:	68e3      	ldr	r3, [r4, #12]
 800500a:	9a03      	ldr	r2, [sp, #12]
 800500c:	1a9b      	subs	r3, r3, r2
 800500e:	42ab      	cmp	r3, r5
 8005010:	dcf2      	bgt.n	8004ff8 <_printf_i+0x1e8>
 8005012:	e7eb      	b.n	8004fec <_printf_i+0x1dc>
 8005014:	2500      	movs	r5, #0
 8005016:	f104 0919 	add.w	r9, r4, #25
 800501a:	e7f5      	b.n	8005008 <_printf_i+0x1f8>
 800501c:	2b00      	cmp	r3, #0
 800501e:	d1ac      	bne.n	8004f7a <_printf_i+0x16a>
 8005020:	7803      	ldrb	r3, [r0, #0]
 8005022:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005026:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800502a:	e76c      	b.n	8004f06 <_printf_i+0xf6>
 800502c:	080053c9 	.word	0x080053c9
 8005030:	080053da 	.word	0x080053da

08005034 <memchr>:
 8005034:	b510      	push	{r4, lr}
 8005036:	b2c9      	uxtb	r1, r1
 8005038:	4402      	add	r2, r0
 800503a:	4290      	cmp	r0, r2
 800503c:	4603      	mov	r3, r0
 800503e:	d101      	bne.n	8005044 <memchr+0x10>
 8005040:	2300      	movs	r3, #0
 8005042:	e003      	b.n	800504c <memchr+0x18>
 8005044:	781c      	ldrb	r4, [r3, #0]
 8005046:	3001      	adds	r0, #1
 8005048:	428c      	cmp	r4, r1
 800504a:	d1f6      	bne.n	800503a <memchr+0x6>
 800504c:	4618      	mov	r0, r3
 800504e:	bd10      	pop	{r4, pc}

08005050 <memcpy>:
 8005050:	b510      	push	{r4, lr}
 8005052:	1e43      	subs	r3, r0, #1
 8005054:	440a      	add	r2, r1
 8005056:	4291      	cmp	r1, r2
 8005058:	d100      	bne.n	800505c <memcpy+0xc>
 800505a:	bd10      	pop	{r4, pc}
 800505c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005060:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005064:	e7f7      	b.n	8005056 <memcpy+0x6>

08005066 <memmove>:
 8005066:	4288      	cmp	r0, r1
 8005068:	b510      	push	{r4, lr}
 800506a:	eb01 0302 	add.w	r3, r1, r2
 800506e:	d807      	bhi.n	8005080 <memmove+0x1a>
 8005070:	1e42      	subs	r2, r0, #1
 8005072:	4299      	cmp	r1, r3
 8005074:	d00a      	beq.n	800508c <memmove+0x26>
 8005076:	f811 4b01 	ldrb.w	r4, [r1], #1
 800507a:	f802 4f01 	strb.w	r4, [r2, #1]!
 800507e:	e7f8      	b.n	8005072 <memmove+0xc>
 8005080:	4283      	cmp	r3, r0
 8005082:	d9f5      	bls.n	8005070 <memmove+0xa>
 8005084:	1881      	adds	r1, r0, r2
 8005086:	1ad2      	subs	r2, r2, r3
 8005088:	42d3      	cmn	r3, r2
 800508a:	d100      	bne.n	800508e <memmove+0x28>
 800508c:	bd10      	pop	{r4, pc}
 800508e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005092:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005096:	e7f7      	b.n	8005088 <memmove+0x22>

08005098 <_free_r>:
 8005098:	b538      	push	{r3, r4, r5, lr}
 800509a:	4605      	mov	r5, r0
 800509c:	2900      	cmp	r1, #0
 800509e:	d043      	beq.n	8005128 <_free_r+0x90>
 80050a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80050a4:	1f0c      	subs	r4, r1, #4
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	bfb8      	it	lt
 80050aa:	18e4      	addlt	r4, r4, r3
 80050ac:	f000 f8d0 	bl	8005250 <__malloc_lock>
 80050b0:	4a1e      	ldr	r2, [pc, #120]	; (800512c <_free_r+0x94>)
 80050b2:	6813      	ldr	r3, [r2, #0]
 80050b4:	4610      	mov	r0, r2
 80050b6:	b933      	cbnz	r3, 80050c6 <_free_r+0x2e>
 80050b8:	6063      	str	r3, [r4, #4]
 80050ba:	6014      	str	r4, [r2, #0]
 80050bc:	4628      	mov	r0, r5
 80050be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80050c2:	f000 b8c6 	b.w	8005252 <__malloc_unlock>
 80050c6:	42a3      	cmp	r3, r4
 80050c8:	d90b      	bls.n	80050e2 <_free_r+0x4a>
 80050ca:	6821      	ldr	r1, [r4, #0]
 80050cc:	1862      	adds	r2, r4, r1
 80050ce:	4293      	cmp	r3, r2
 80050d0:	bf01      	itttt	eq
 80050d2:	681a      	ldreq	r2, [r3, #0]
 80050d4:	685b      	ldreq	r3, [r3, #4]
 80050d6:	1852      	addeq	r2, r2, r1
 80050d8:	6022      	streq	r2, [r4, #0]
 80050da:	6063      	str	r3, [r4, #4]
 80050dc:	6004      	str	r4, [r0, #0]
 80050de:	e7ed      	b.n	80050bc <_free_r+0x24>
 80050e0:	4613      	mov	r3, r2
 80050e2:	685a      	ldr	r2, [r3, #4]
 80050e4:	b10a      	cbz	r2, 80050ea <_free_r+0x52>
 80050e6:	42a2      	cmp	r2, r4
 80050e8:	d9fa      	bls.n	80050e0 <_free_r+0x48>
 80050ea:	6819      	ldr	r1, [r3, #0]
 80050ec:	1858      	adds	r0, r3, r1
 80050ee:	42a0      	cmp	r0, r4
 80050f0:	d10b      	bne.n	800510a <_free_r+0x72>
 80050f2:	6820      	ldr	r0, [r4, #0]
 80050f4:	4401      	add	r1, r0
 80050f6:	1858      	adds	r0, r3, r1
 80050f8:	4282      	cmp	r2, r0
 80050fa:	6019      	str	r1, [r3, #0]
 80050fc:	d1de      	bne.n	80050bc <_free_r+0x24>
 80050fe:	6810      	ldr	r0, [r2, #0]
 8005100:	6852      	ldr	r2, [r2, #4]
 8005102:	4401      	add	r1, r0
 8005104:	6019      	str	r1, [r3, #0]
 8005106:	605a      	str	r2, [r3, #4]
 8005108:	e7d8      	b.n	80050bc <_free_r+0x24>
 800510a:	d902      	bls.n	8005112 <_free_r+0x7a>
 800510c:	230c      	movs	r3, #12
 800510e:	602b      	str	r3, [r5, #0]
 8005110:	e7d4      	b.n	80050bc <_free_r+0x24>
 8005112:	6820      	ldr	r0, [r4, #0]
 8005114:	1821      	adds	r1, r4, r0
 8005116:	428a      	cmp	r2, r1
 8005118:	bf01      	itttt	eq
 800511a:	6811      	ldreq	r1, [r2, #0]
 800511c:	6852      	ldreq	r2, [r2, #4]
 800511e:	1809      	addeq	r1, r1, r0
 8005120:	6021      	streq	r1, [r4, #0]
 8005122:	6062      	str	r2, [r4, #4]
 8005124:	605c      	str	r4, [r3, #4]
 8005126:	e7c9      	b.n	80050bc <_free_r+0x24>
 8005128:	bd38      	pop	{r3, r4, r5, pc}
 800512a:	bf00      	nop
 800512c:	200000a0 	.word	0x200000a0

08005130 <_malloc_r>:
 8005130:	b570      	push	{r4, r5, r6, lr}
 8005132:	1ccd      	adds	r5, r1, #3
 8005134:	f025 0503 	bic.w	r5, r5, #3
 8005138:	3508      	adds	r5, #8
 800513a:	2d0c      	cmp	r5, #12
 800513c:	bf38      	it	cc
 800513e:	250c      	movcc	r5, #12
 8005140:	2d00      	cmp	r5, #0
 8005142:	4606      	mov	r6, r0
 8005144:	db01      	blt.n	800514a <_malloc_r+0x1a>
 8005146:	42a9      	cmp	r1, r5
 8005148:	d903      	bls.n	8005152 <_malloc_r+0x22>
 800514a:	230c      	movs	r3, #12
 800514c:	6033      	str	r3, [r6, #0]
 800514e:	2000      	movs	r0, #0
 8005150:	bd70      	pop	{r4, r5, r6, pc}
 8005152:	f000 f87d 	bl	8005250 <__malloc_lock>
 8005156:	4a21      	ldr	r2, [pc, #132]	; (80051dc <_malloc_r+0xac>)
 8005158:	6814      	ldr	r4, [r2, #0]
 800515a:	4621      	mov	r1, r4
 800515c:	b991      	cbnz	r1, 8005184 <_malloc_r+0x54>
 800515e:	4c20      	ldr	r4, [pc, #128]	; (80051e0 <_malloc_r+0xb0>)
 8005160:	6823      	ldr	r3, [r4, #0]
 8005162:	b91b      	cbnz	r3, 800516c <_malloc_r+0x3c>
 8005164:	4630      	mov	r0, r6
 8005166:	f000 f863 	bl	8005230 <_sbrk_r>
 800516a:	6020      	str	r0, [r4, #0]
 800516c:	4629      	mov	r1, r5
 800516e:	4630      	mov	r0, r6
 8005170:	f000 f85e 	bl	8005230 <_sbrk_r>
 8005174:	1c43      	adds	r3, r0, #1
 8005176:	d124      	bne.n	80051c2 <_malloc_r+0x92>
 8005178:	230c      	movs	r3, #12
 800517a:	4630      	mov	r0, r6
 800517c:	6033      	str	r3, [r6, #0]
 800517e:	f000 f868 	bl	8005252 <__malloc_unlock>
 8005182:	e7e4      	b.n	800514e <_malloc_r+0x1e>
 8005184:	680b      	ldr	r3, [r1, #0]
 8005186:	1b5b      	subs	r3, r3, r5
 8005188:	d418      	bmi.n	80051bc <_malloc_r+0x8c>
 800518a:	2b0b      	cmp	r3, #11
 800518c:	d90f      	bls.n	80051ae <_malloc_r+0x7e>
 800518e:	600b      	str	r3, [r1, #0]
 8005190:	18cc      	adds	r4, r1, r3
 8005192:	50cd      	str	r5, [r1, r3]
 8005194:	4630      	mov	r0, r6
 8005196:	f000 f85c 	bl	8005252 <__malloc_unlock>
 800519a:	f104 000b 	add.w	r0, r4, #11
 800519e:	1d23      	adds	r3, r4, #4
 80051a0:	f020 0007 	bic.w	r0, r0, #7
 80051a4:	1ac3      	subs	r3, r0, r3
 80051a6:	d0d3      	beq.n	8005150 <_malloc_r+0x20>
 80051a8:	425a      	negs	r2, r3
 80051aa:	50e2      	str	r2, [r4, r3]
 80051ac:	e7d0      	b.n	8005150 <_malloc_r+0x20>
 80051ae:	684b      	ldr	r3, [r1, #4]
 80051b0:	428c      	cmp	r4, r1
 80051b2:	bf16      	itet	ne
 80051b4:	6063      	strne	r3, [r4, #4]
 80051b6:	6013      	streq	r3, [r2, #0]
 80051b8:	460c      	movne	r4, r1
 80051ba:	e7eb      	b.n	8005194 <_malloc_r+0x64>
 80051bc:	460c      	mov	r4, r1
 80051be:	6849      	ldr	r1, [r1, #4]
 80051c0:	e7cc      	b.n	800515c <_malloc_r+0x2c>
 80051c2:	1cc4      	adds	r4, r0, #3
 80051c4:	f024 0403 	bic.w	r4, r4, #3
 80051c8:	42a0      	cmp	r0, r4
 80051ca:	d005      	beq.n	80051d8 <_malloc_r+0xa8>
 80051cc:	1a21      	subs	r1, r4, r0
 80051ce:	4630      	mov	r0, r6
 80051d0:	f000 f82e 	bl	8005230 <_sbrk_r>
 80051d4:	3001      	adds	r0, #1
 80051d6:	d0cf      	beq.n	8005178 <_malloc_r+0x48>
 80051d8:	6025      	str	r5, [r4, #0]
 80051da:	e7db      	b.n	8005194 <_malloc_r+0x64>
 80051dc:	200000a0 	.word	0x200000a0
 80051e0:	200000a4 	.word	0x200000a4

080051e4 <_realloc_r>:
 80051e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051e6:	4607      	mov	r7, r0
 80051e8:	4614      	mov	r4, r2
 80051ea:	460e      	mov	r6, r1
 80051ec:	b921      	cbnz	r1, 80051f8 <_realloc_r+0x14>
 80051ee:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80051f2:	4611      	mov	r1, r2
 80051f4:	f7ff bf9c 	b.w	8005130 <_malloc_r>
 80051f8:	b922      	cbnz	r2, 8005204 <_realloc_r+0x20>
 80051fa:	f7ff ff4d 	bl	8005098 <_free_r>
 80051fe:	4625      	mov	r5, r4
 8005200:	4628      	mov	r0, r5
 8005202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005204:	f000 f826 	bl	8005254 <_malloc_usable_size_r>
 8005208:	42a0      	cmp	r0, r4
 800520a:	d20f      	bcs.n	800522c <_realloc_r+0x48>
 800520c:	4621      	mov	r1, r4
 800520e:	4638      	mov	r0, r7
 8005210:	f7ff ff8e 	bl	8005130 <_malloc_r>
 8005214:	4605      	mov	r5, r0
 8005216:	2800      	cmp	r0, #0
 8005218:	d0f2      	beq.n	8005200 <_realloc_r+0x1c>
 800521a:	4631      	mov	r1, r6
 800521c:	4622      	mov	r2, r4
 800521e:	f7ff ff17 	bl	8005050 <memcpy>
 8005222:	4631      	mov	r1, r6
 8005224:	4638      	mov	r0, r7
 8005226:	f7ff ff37 	bl	8005098 <_free_r>
 800522a:	e7e9      	b.n	8005200 <_realloc_r+0x1c>
 800522c:	4635      	mov	r5, r6
 800522e:	e7e7      	b.n	8005200 <_realloc_r+0x1c>

08005230 <_sbrk_r>:
 8005230:	b538      	push	{r3, r4, r5, lr}
 8005232:	2300      	movs	r3, #0
 8005234:	4c05      	ldr	r4, [pc, #20]	; (800524c <_sbrk_r+0x1c>)
 8005236:	4605      	mov	r5, r0
 8005238:	4608      	mov	r0, r1
 800523a:	6023      	str	r3, [r4, #0]
 800523c:	f7fc fd58 	bl	8001cf0 <_sbrk>
 8005240:	1c43      	adds	r3, r0, #1
 8005242:	d102      	bne.n	800524a <_sbrk_r+0x1a>
 8005244:	6823      	ldr	r3, [r4, #0]
 8005246:	b103      	cbz	r3, 800524a <_sbrk_r+0x1a>
 8005248:	602b      	str	r3, [r5, #0]
 800524a:	bd38      	pop	{r3, r4, r5, pc}
 800524c:	200003e4 	.word	0x200003e4

08005250 <__malloc_lock>:
 8005250:	4770      	bx	lr

08005252 <__malloc_unlock>:
 8005252:	4770      	bx	lr

08005254 <_malloc_usable_size_r>:
 8005254:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005258:	1f18      	subs	r0, r3, #4
 800525a:	2b00      	cmp	r3, #0
 800525c:	bfbc      	itt	lt
 800525e:	580b      	ldrlt	r3, [r1, r0]
 8005260:	18c0      	addlt	r0, r0, r3
 8005262:	4770      	bx	lr

08005264 <_init>:
 8005264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005266:	bf00      	nop
 8005268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800526a:	bc08      	pop	{r3}
 800526c:	469e      	mov	lr, r3
 800526e:	4770      	bx	lr

08005270 <_fini>:
 8005270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005272:	bf00      	nop
 8005274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005276:	bc08      	pop	{r3}
 8005278:	469e      	mov	lr, r3
 800527a:	4770      	bx	lr
