15:27:37 **** Build of configuration Hardware for project mmm_kernels ****
make -j56 all 
/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/bin/v++ --target hw --compile -I"../src" --config krnl_mmm-compile.cfg -o"build/krnl_mmm.xo" "../src/krnl_mmm.cpp"
Option Map File Used: '/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/data/vitis/vpp/optMap.xml'

****** v++ v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_kernels/Hardware/build/reports/krnl_mmm
	Log files: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_kernels/Hardware/build/logs/krnl_mmm
Running Dispatch Server on port: 39491
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_kernels/Hardware/build/krnl_mmm.xo.compile_summary, at Sun Sep 17 15:27:56 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Sep 17 15:27:56 2023
INFO: [v++ 60-895]   Target platform: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/cmu_u96v2_dfx_full.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/hw/cmu_u96_base_dfx_202110_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: cmu_u96v2_dfx_full
INFO: [v++ 60-242] Creating kernel: 'krnl_mmm'

===>The following messages were generated while  performing high-level synthesis for kernel: krnl_mmm Log file: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_kernels/Hardware/build/krnl_mmm/krnl_mmm/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 153, Depth = 156, loop 'VITIS_LOOP_57_1_VITIS_LOOP_58_2_VITIS_LOOP_59_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_kernels/Hardware/build/reports/krnl_mmm/system_estimate_krnl_mmm.xtxt
INFO: [v++ 60-586] Created build/krnl_mmm.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_kernels/Hardware/build/krnl_mmm.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 3m 43s
INFO: [v++ 60-1653] Closing dispatch client.
15:31:29 **** Build of configuration Hardware for project mmm_vadd_dfx ****
make -j56 all 
aarch64-linux-gnu-g++  -O2 -pipe -g -feliminate-unused-debug-types  -std=c++1y -DVITIS_PLATFORM=cmu_u96v2_dfx_full -D__USE_XOPEN2K8 -I/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vivado/2021.1/include/ -I/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/sw/cmu_u96v2_dfx_full/linux_domain/sysroot/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -O0 -g -Wall -c -fmessage-length=0 --sysroot=/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/sw/cmu_u96v2_dfx_full/linux_domain/sysroot/cortexa72-cortexa53-xilinx-linux -o "src/main.o" "../src/main.cpp"
aarch64-linux-gnu-g++  -O2 -pipe -g -feliminate-unused-debug-types  -std=c++1y -DVITIS_PLATFORM=cmu_u96v2_dfx_full -D__USE_XOPEN2K8 -I/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vivado/2021.1/include/ -I/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/sw/cmu_u96v2_dfx_full/linux_domain/sysroot/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -O0 -g -Wall -c -fmessage-length=0 --sysroot=/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/sw/cmu_u96v2_dfx_full/linux_domain/sysroot/cortexa72-cortexa53-xilinx-linux -o "src/mmm_helper.o" "../src/mmm_helper.cpp"
aarch64-linux-gnu-g++  -O2 -pipe -g -feliminate-unused-debug-types  -std=c++1y -DVITIS_PLATFORM=cmu_u96v2_dfx_full -D__USE_XOPEN2K8 -I/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vivado/2021.1/include/ -I/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/sw/cmu_u96v2_dfx_full/linux_domain/sysroot/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -O0 -g -Wall -c -fmessage-length=0 --sysroot=/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/sw/cmu_u96v2_dfx_full/linux_domain/sysroot/cortexa72-cortexa53-xilinx-linux -o "src/utils.o" "../src/utils.cpp"
aarch64-linux-gnu-g++  -O2 -pipe -g -feliminate-unused-debug-types  -std=c++1y -DVITIS_PLATFORM=cmu_u96v2_dfx_full -D__USE_XOPEN2K8 -I/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vivado/2021.1/include/ -I/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/sw/cmu_u96v2_dfx_full/linux_domain/sysroot/cortexa72-cortexa53-xilinx-linux/usr/include/xrt/ -O0 -g -Wall -c -fmessage-length=0 --sysroot=/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/sw/cmu_u96v2_dfx_full/linux_domain/sysroot/cortexa72-cortexa53-xilinx-linux -o "src/vadd_helper.o" "../src/vadd_helper.cpp"
aarch64-linux-gnu-g++ -o "mmm_vadd_dfx" src/main.o src/mmm_helper.o src/utils.o src/vadd_helper.o -Wl,-O1 -Wl,--hash-style=gnu -Wl,--as-needed -Wl,-z,relro,-z,now -lxilinxopencl -lpthread -lrt -ldl -lcrypt -lstdc++ -L/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/sw/cmu_u96v2_dfx_full/linux_domain/sysroot/cortexa72-cortexa53-xilinx-linux/usr/lib/ --sysroot=/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/sw/cmu_u96v2_dfx_full/linux_domain/sysroot/cortexa72-cortexa53-xilinx-linux
15:31:38 **** Build of configuration Hardware for project vadd_kernels ****
make -j56 all 
/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/bin/v++ --target hw --compile -I"../src" --config krnl_vadd-compile.cfg -o"build/krnl_vadd.xo" "../src/krnl_vadd.cpp"
Option Map File Used: '/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/data/vitis/vpp/optMap.xml'

****** v++ v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/vadd_kernels/Hardware/build/reports/krnl_vadd
	Log files: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/vadd_kernels/Hardware/build/logs/krnl_vadd
Running Dispatch Server on port: 36303
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/vadd_kernels/Hardware/build/krnl_vadd.xo.compile_summary, at Sun Sep 17 15:31:56 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Sep 17 15:31:56 2023
INFO: [v++ 60-895]   Target platform: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/cmu_u96v2_dfx_full.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/hw/cmu_u96_base_dfx_202110_1.xsa'
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: cmu_u96v2_dfx_full
INFO: [v++ 60-242] Creating kernel: 'krnl_vadd'

===>The following messages were generated while  performing high-level synthesis for kernel: krnl_vadd Log file: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/vadd_kernels/Hardware/build/krnl_vadd/krnl_vadd/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'read1'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'read1'
INFO: [v++ 204-61] Pipelining loop 'vadd_writeC'.
INFO: [v++ 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'vadd_writeC'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 205.47 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/vadd_kernels/Hardware/build/reports/krnl_vadd/system_estimate_krnl_vadd.xtxt
INFO: [v++ 60-586] Created build/krnl_vadd.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/vadd_kernels/Hardware/build/krnl_vadd.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 10m 8s
INFO: [v++ 60-1653] Closing dispatch client.
15:41:55 **** Build of configuration Hardware for project mmm_vadd_dfx_system_hw_link ****
make all 
/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/bin/v++ --target hw --link --config binary_container_mmm-link.cfg -o"binary_container_mmm.xclbin" ../../mmm_kernels/Hardware/build/krnl_mmm.xo
Option Map File Used: '/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/data/vitis/vpp/optMap.xml'

****** v++ v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/reports/link
	Log files: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/logs/link
Running Dispatch Server on port: 34327
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.xclbin.link_summary, at Sun Sep 17 15:42:15 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Sep 17 15:42:15 2023
INFO: [v++ 60-895]   Target platform: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/cmu_u96v2_dfx_full.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/hw/cmu_u96_base_dfx_202110_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: cmu_u96v2_dfx_full
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [15:42:19] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_kernels/Hardware/build/krnl_mmm.xo -keep --config /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/syslinkConfig.ini --xpfm /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/cmu_u96v2_dfx_full.xpfm --target hw --output_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int --temp_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Sep 17 15:42:22 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_kernels/Hardware/build/krnl_mmm.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [15:42:22] build_xd_ip_db started: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/hw.hpfm -clkid 0 -ip /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/iprepo/xilinx_com_hls_krnl_mmm_1_0,krnl_mmm -o /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [15:42:31] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.781 ; gain = 0.000 ; free physical = 224600 ; free virtual = 230158
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [15:42:32] cfgen started: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/bin/cfgen  -nk krnl_mmm:1:krnl_mmm_1 -dmclkid 0 -r /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_mmm, num: 1  {krnl_mmm_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_mmm_1.in1 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_mmm_1.in2 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_mmm_1.out_r to HP0
INFO: [SYSTEM_LINK 82-37] [15:42:37] cfgen finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.781 ; gain = 0.000 ; free physical = 224484 ; free virtual = 230155
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [15:42:37] cf2bd started: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/_sysl/.xsd --temp_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link --output_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [15:42:43] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.781 ; gain = 0.000 ; free physical = 224951 ; free virtual = 230646
INFO: [v++ 60-1441] [15:42:43] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2006.223 ; gain = 0.000 ; free physical = 224992 ; free virtual = 230690
INFO: [v++ 60-1443] [15:42:43] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/sdsl.dat -rtd /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/cf2sw.rtd -nofilter /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/cf2sw_full.rtd -xclbin /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/xclbin_orig.xml -o /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/run_link
INFO: [v++ 60-1441] [15:42:50] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2006.223 ; gain = 0.000 ; free physical = 224951 ; free virtual = 230658
INFO: [v++ 60-1443] [15:42:50] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/run_link
INFO: [v++ 60-1441] [15:42:51] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2006.223 ; gain = 0.000 ; free physical = 224942 ; free virtual = 230649
INFO: [v++ 60-1443] [15:42:51] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/cmu_u96v2_dfx_full.xpfm --remote_ip_cache /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/.ipcache -s --output_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int --log_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/logs/link --report_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/reports/link --config /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/vplConfig.ini -k /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link --no-info --iprepo /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/xo/ip_repo/xilinx_com_hls_krnl_mmm_1_0 --messageDb /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/run_link/vpl.pb /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/run_link

****** vpl v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: cmu_u96v2_dfx_full
INFO: [VPL 60-1032] Extracting hardware platform to /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/vivado/vpl/.local/hw_platform
[15:43:45] Run vpl: Step create_project: Started
Creating Vivado project.
[15:43:51] Run vpl: Step create_project: Completed
[15:43:51] Run vpl: Step create_bd: Started
[15:44:10] Run vpl: Step create_bd: Completed
[15:44:10] Run vpl: Step update_bd: Started
[15:44:10] Run vpl: Step update_bd: Completed
[15:44:10] Run vpl: Step generate_target: Started
[15:44:41] Run vpl: Step generate_target: Completed
[15:44:41] Run vpl: Step config_hw_runs: Started
[15:44:46] Run vpl: Step config_hw_runs: Completed
[15:44:46] Run vpl: Step synth: Started
[15:45:16] Block-level synthesis in progress, 0 of 8 jobs complete, 8 jobs running.
[15:45:47] Block-level synthesis in progress, 0 of 8 jobs complete, 8 jobs running.
[15:46:17] Block-level synthesis in progress, 0 of 8 jobs complete, 8 jobs running.
[15:46:47] Block-level synthesis in progress, 5 of 8 jobs complete, 3 jobs running.
[15:47:18] Block-level synthesis in progress, 8 of 8 jobs complete, 0 jobs running.
[15:47:48] Top-level synthesis in progress.
[15:48:18] Top-level synthesis in progress.
[15:48:55] Run vpl: Step synth: Completed
[15:48:55] Run vpl: Step impl: Started
[15:50:27] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 07m 32s 

[15:50:27] Starting logic optimization..
[15:50:57] Phase 1 Retarget
[15:50:57] Phase 2 Constant propagation
[15:50:57] Phase 3 Sweep
[15:50:57] Phase 4 BUFG optimization
[15:50:57] Phase 5 Shift Register Optimization
[15:50:57] Phase 6 Post Processing Netlist
[15:51:27] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 01m 00s 

[15:51:27] Starting logic placement..
[15:51:58] Phase 1 Placer Initialization
[15:51:58] Phase 1.1 Placer Initialization Netlist Sorting
[15:51:58] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[15:52:28] Phase 1.3 Build Placer Netlist Model
[15:52:28] Phase 1.4 Constrain Clocks/Macros
[15:52:28] Phase 2 Global Placement
[15:52:28] Phase 2.1 Floorplanning
[15:52:28] Phase 2.1.1 Partition Driven Placement
[15:52:28] Phase 2.1.1.1 PBP: Partition Driven Placement
[15:52:28] Phase 2.1.1.2 PBP: Clock Region Placement
[15:52:28] Phase 2.1.1.3 PBP: Compute Congestion
[15:52:28] Phase 2.1.1.4 PBP: UpdateTiming
[15:52:58] Phase 2.1.1.5 PBP: Add part constraints
[15:52:58] Phase 2.2 Update Timing before SLR Path Opt
[15:52:58] Phase 2.3 Post-Processing in Floorplanning
[15:52:58] Phase 2.4 Global Placement Core
[15:52:58] Phase 2.4.1 Physical Synthesis In Placer
[15:53:29] Phase 3 Detail Placement
[15:53:29] Phase 3.1 Commit Multi Column Macros
[15:53:29] Phase 3.2 Commit Most Macros & LUTRAMs
[15:53:29] Phase 3.3 Small Shape DP
[15:53:29] Phase 3.3.1 Small Shape Clustering
[15:53:29] Phase 3.3.2 Flow Legalize Slice Clusters
[15:53:29] Phase 3.3.3 Slice Area Swap
[15:53:29] Phase 3.4 Place Remaining
[15:53:29] Phase 3.5 Re-assign LUT pins
[15:53:29] Phase 3.6 Pipeline Register Optimization
[15:53:29] Phase 4 Post Placement Optimization and Clean-Up
[15:53:29] Phase 4.1 Post Commit Optimization
[15:53:29] Phase 4.1.1 Post Placement Optimization
[15:53:29] Phase 4.1.1.1 BUFG Insertion
[15:53:29] Phase 1 Physical Synthesis Initialization
[15:53:59] Phase 4.1.1.2 Post Placement Timing Optimization
[15:53:59] Phase 4.2 Post Placement Cleanup
[15:53:59] Phase 4.3 Placer Reporting
[15:53:59] Phase 4.3.1 Print Estimated Congestion
[15:53:59] Phase 4.4 Final Placement Cleanup
[15:53:59] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 02m 31s 

[15:53:59] Starting logic routing..
[15:54:29] Phase 1 Build RT Design
[15:54:29] Phase 2 Router Initialization
[15:54:29] Phase 2.1 Fix Topology Constraints
[15:54:29] Phase 2.2 Pre Route Cleanup
[15:54:29] Phase 2.3 Global Clock Net Routing
[15:54:29] Phase 2.4 Update Timing
[15:54:59] Phase 2.5 Update Timing for Bus Skew
[15:54:59] Phase 2.5.1 Update Timing
[15:54:59] Phase 3 Initial Routing
[15:54:59] Phase 3.1 Global Routing
[15:54:59] Phase 4 Rip-up And Reroute
[15:54:59] Phase 4.1 Global Iteration 0
[15:56:00] Phase 4.2 Additional Iteration for Hold
[15:56:00] Phase 5 Delay and Skew Optimization
[15:56:00] Phase 5.1 Delay CleanUp
[15:56:00] Phase 5.1.1 Update Timing
[15:56:00] Phase 5.2 Clock Skew Optimization
[15:56:00] Phase 6 Post Hold Fix
[15:56:00] Phase 6.1 Hold Fix Iter
[15:56:00] Phase 6.1.1 Update Timing
[15:56:00] Phase 7 Leaf Clock Prog Delay Opt
[15:56:00] Phase 8 Route finalize
[15:56:00] Phase 9 Verifying routed nets
[15:56:00] Phase 10 Depositing Routes
[15:56:00] Phase 11 Post Router Timing
[15:56:00] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 02m 00s 

[15:56:00] Starting bitstream generation..
[15:57:31] Creating bitmap...
[15:57:38] Run vpl: Step impl: Completed
[15:57:39] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[15:57:39] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 01m 38s 
[15:57:39] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [15:57:39] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:14:48 . Memory (MB): peak = 2006.223 ; gain = 0.000 ; free physical = 169898 ; free virtual = 181807
INFO: [v++ 60-1443] [15:57:39] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/address_map.xml -sdsl /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/sdsl.dat -xclbin /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/xclbin_orig.xml -rtd /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/binary_container_mmm.rtd -o /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/binary_container_mmm.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [15:57:44] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2006.223 ; gain = 0.000 ; free physical = 170096 ; free virtual = 181917
INFO: [v++ 60-1443] [15:57:44] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/binary_container_mmm.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/binary_container_mmm_xml.rtd --add-section BUILD_METADATA:JSON:/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/binary_container_mmm_build.rtd --add-section EMBEDDED_METADATA:RAW:/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/binary_container_mmm.xml --add-section SYSTEM_METADATA:RAW:/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:cmu_u96_dynamic_1_0 --output /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/run_link
XRT Build Version: 2.11.0 (Vitis)
       Build Date: 2021-05-09 10:44:26
          Hash ID: bd505ed07a214de4e81766cde606efa4f8eb1bbb
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 3668410 bytes
Format : RAW
File   : '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/binary_container_mmm_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2531 bytes
Format : JSON
File   : '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/binary_container_mmm_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 2836 bytes
Format : RAW
File   : '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/binary_container_mmm.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 6183 bytes
Format : RAW
File   : '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (3686734 bytes) to the output file: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [15:57:47] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2006.223 ; gain = 0.000 ; free physical = 168882 ; free virtual = 181029
INFO: [v++ 60-1443] [15:57:47] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.xclbin.info --input /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/run_link
INFO: [v++ 60-1441] [15:57:50] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2006.223 ; gain = 0.000 ; free physical = 169081 ; free virtual = 181422
INFO: [v++ 60-1443] [15:57:50] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/link/run_link
INFO: [v++ 60-1441] [15:57:50] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.223 ; gain = 0.000 ; free physical = 169076 ; free virtual = 181422
WARNING: [v++ 60-2336] Parameter compiler.enableSlrComputeUnitDrc was set to true, but no SLRs were specified via the command line.
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/reports/link/system_estimate_binary_container_mmm.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created binary_container_mmm.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Timing Report: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/logs/link/vivado.log
	Steps Log File: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.build/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 15m 48s
INFO: [v++ 60-1653] Closing dispatch client.
/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/bin/v++ --target hw --link --config binary_container_vadd-link.cfg -o"binary_container_vadd.xclbin" ../../vadd_kernels/Hardware/build/krnl_vadd.xo
Option Map File Used: '/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/data/vitis/vpp/optMap.xml'

****** v++ v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/reports/link
	Log files: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/logs/link
Running Dispatch Server on port: 34035
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.xclbin.link_summary, at Sun Sep 17 15:58:06 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Sep 17 15:58:06 2023
INFO: [v++ 60-895]   Target platform: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/cmu_u96v2_dfx_full.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/hw/cmu_u96_base_dfx_202110_1.xsa'
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: cmu_u96v2_dfx_full
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [15:58:08] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/vadd_kernels/Hardware/build/krnl_vadd.xo -keep --config /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/syslinkConfig.ini --xpfm /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/cmu_u96v2_dfx_full.xpfm --target hw --output_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int --temp_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sun Sep 17 15:58:11 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/vadd_kernels/Hardware/build/krnl_vadd.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [15:58:12] build_xd_ip_db started: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/bin/build_xd_ip_db -ip_search 0  -sds-pf /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/hw.hpfm -clkid 0 -ip /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/iprepo/xilinx_com_hls_krnl_vadd_1_0,krnl_vadd -o /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [15:58:21] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1986.777 ; gain = 516.469 ; free physical = 169955 ; free virtual = 182520
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [15:58:21] cfgen started: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/bin/cfgen  -nk krnl_vadd:1:krnl_vadd_1 -dmclkid 0 -r /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: krnl_vadd, num: 1  {krnl_vadd_1}
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_vadd_1.in1 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_vadd_1.in2 to HP0
INFO: [CFGEN 83-2226] Inferring mapping for argument krnl_vadd_1.out_r to HP0
INFO: [SYSTEM_LINK 82-37] [15:58:27] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.777 ; gain = 0.000 ; free physical = 169886 ; free virtual = 182459
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [15:58:27] cf2bd started: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/bin/cf2bd  --linux --trace_buffer 1024 --input_file /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/_sysl/.xsd --temp_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link --output_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [15:58:33] cf2bd finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.777 ; gain = 0.000 ; free physical = 169854 ; free virtual = 182434
INFO: [v++ 60-1441] [15:58:33] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2005.453 ; gain = 0.000 ; free physical = 169901 ; free virtual = 182481
INFO: [v++ 60-1443] [15:58:33] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/sdsl.dat -rtd /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/cf2sw.rtd -nofilter /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/cf2sw_full.rtd -xclbin /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/xclbin_orig.xml -o /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/run_link
INFO: [v++ 60-1441] [15:58:38] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2005.453 ; gain = 0.000 ; free physical = 169895 ; free virtual = 182476
INFO: [v++ 60-1443] [15:58:38] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/run_link
INFO: [v++ 60-1441] [15:58:39] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2005.453 ; gain = 0.000 ; free physical = 169893 ; free virtual = 182473
INFO: [v++ 60-1443] [15:58:39] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/cmu_u96v2_dfx_full.xpfm --remote_ip_cache /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/.ipcache -s --output_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int --log_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/logs/link --report_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/reports/link --config /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/vplConfig.ini -k /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link --no-info --iprepo /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/xo/ip_repo/xilinx_com_hls_krnl_vadd_1_0 --messageDb /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/run_link/vpl.pb /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/run_link

****** vpl v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/kernel_info.dat'.
INFO: [VPL 60-423]   Target device: cmu_u96v2_dfx_full
INFO: [VPL 60-1032] Extracting hardware platform to /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/vivado/vpl/.local/hw_platform
[15:59:07] Run vpl: Step create_project: Started
Creating Vivado project.
[15:59:15] Run vpl: Step create_project: Completed
[15:59:15] Run vpl: Step create_bd: Started
[15:59:27] Run vpl: Step create_bd: Completed
[15:59:27] Run vpl: Step update_bd: Started
[15:59:27] Run vpl: Step update_bd: Completed
[15:59:27] Run vpl: Step generate_target: Started
[15:59:49] Run vpl: Step generate_target: Completed
[15:59:49] Run vpl: Step config_hw_runs: Started
[15:59:51] Run vpl: Step config_hw_runs: Completed
[15:59:51] Run vpl: Step synth: Started
[16:00:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[16:00:52] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[16:01:22] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[16:01:53] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[16:02:23] Top-level synthesis in progress.
[16:02:54] Top-level synthesis in progress.
[16:03:24] Run vpl: Step synth: Completed
[16:03:24] Run vpl: Step impl: Started
[16:04:54] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 06m 12s 

[16:04:54] Starting logic optimization..
[16:05:25] Phase 1 Retarget
[16:05:25] Phase 2 Constant propagation
[16:05:25] Phase 3 Sweep
[16:05:25] Phase 4 BUFG optimization
[16:05:25] Phase 5 Shift Register Optimization
[16:05:25] Phase 6 Post Processing Netlist
[16:06:25] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 01m 30s 

[16:06:25] Starting logic placement..
[16:06:25] Phase 1 Placer Initialization
[16:06:25] Phase 1.1 Placer Initialization Netlist Sorting
[16:06:55] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[16:06:55] Phase 1.3 Build Placer Netlist Model
[16:06:55] Phase 1.4 Constrain Clocks/Macros
[16:06:55] Phase 2 Global Placement
[16:06:55] Phase 2.1 Floorplanning
[16:06:55] Phase 2.1.1 Partition Driven Placement
[16:06:55] Phase 2.1.1.1 PBP: Partition Driven Placement
[16:06:55] Phase 2.1.1.2 PBP: Clock Region Placement
[16:06:55] Phase 2.1.1.3 PBP: Compute Congestion
[16:07:25] Phase 2.1.1.4 PBP: UpdateTiming
[16:07:25] Phase 2.1.1.5 PBP: Add part constraints
[16:07:25] Phase 2.2 Update Timing before SLR Path Opt
[16:07:25] Phase 2.3 Post-Processing in Floorplanning
[16:07:25] Phase 2.4 Global Placement Core
[16:07:25] Phase 2.4.1 Physical Synthesis In Placer
[16:07:56] Phase 3 Detail Placement
[16:07:56] Phase 3.1 Commit Multi Column Macros
[16:07:56] Phase 3.2 Commit Most Macros & LUTRAMs
[16:07:56] Phase 3.3 Small Shape DP
[16:07:56] Phase 3.3.1 Small Shape Clustering
[16:07:56] Phase 3.3.2 Flow Legalize Slice Clusters
[16:07:56] Phase 3.3.3 Slice Area Swap
[16:07:56] Phase 3.4 Place Remaining
[16:07:56] Phase 3.5 Re-assign LUT pins
[16:07:56] Phase 3.6 Pipeline Register Optimization
[16:07:56] Phase 4 Post Placement Optimization and Clean-Up
[16:07:56] Phase 4.1 Post Commit Optimization
[16:08:26] Phase 4.1.1 Post Placement Optimization
[16:08:26] Phase 4.1.1.1 BUFG Insertion
[16:08:26] Phase 1 Physical Synthesis Initialization
[16:08:26] Phase 4.1.1.2 Post Placement Timing Optimization
[16:08:26] Phase 4.2 Post Placement Cleanup
[16:08:26] Phase 4.3 Placer Reporting
[16:08:26] Phase 4.3.1 Print Estimated Congestion
[16:08:26] Phase 4.4 Final Placement Cleanup
[16:08:56] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 02m 30s 

[16:08:56] Starting logic routing..
[16:08:56] Phase 1 Build RT Design
[16:08:56] Phase 2 Router Initialization
[16:08:56] Phase 2.1 Fix Topology Constraints
[16:08:56] Phase 2.2 Pre Route Cleanup
[16:08:56] Phase 2.3 Global Clock Net Routing
[16:09:26] Phase 2.4 Update Timing
[16:09:26] Phase 2.5 Update Timing for Bus Skew
[16:09:26] Phase 2.5.1 Update Timing
[16:09:26] Phase 3 Initial Routing
[16:09:26] Phase 3.1 Global Routing
[16:09:56] Phase 4 Rip-up And Reroute
[16:09:56] Phase 4.1 Global Iteration 0
[16:10:27] Phase 4.2 Additional Iteration for Hold
[16:10:27] Phase 5 Delay and Skew Optimization
[16:10:27] Phase 5.1 Delay CleanUp
[16:10:27] Phase 5.2 Clock Skew Optimization
[16:10:27] Phase 6 Post Hold Fix
[16:10:27] Phase 6.1 Hold Fix Iter
[16:10:27] Phase 6.1.1 Update Timing
[16:10:27] Phase 7 Leaf Clock Prog Delay Opt
[16:10:27] Phase 8 Route finalize
[16:10:27] Phase 9 Verifying routed nets
[16:10:27] Phase 10 Depositing Routes
[16:10:27] Phase 11 Post Router Timing
[16:10:27] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 01m 30s 

[16:10:27] Starting bitstream generation..
[16:11:57] Creating bitmap...
[16:12:19] Run vpl: Step impl: Completed
[16:12:19] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[16:12:19] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 01m 52s 
[16:12:19] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [16:12:20] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:12 ; elapsed = 00:13:41 . Memory (MB): peak = 2005.453 ; gain = 0.000 ; free physical = 163777 ; free virtual = 180225
INFO: [v++ 60-1443] [16:12:20] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/run_link
INFO: [v++ 60-1453] Command Line: cf2sw -a /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/address_map.xml -sdsl /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/sdsl.dat -xclbin /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/xclbin_orig.xml -rtd /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/binary_container_vadd.rtd -o /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/binary_container_vadd.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [16:12:26] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2005.453 ; gain = 0.000 ; free physical = 163483 ; free virtual = 180153
INFO: [v++ 60-1443] [16:12:26] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/binary_container_vadd.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/binary_container_vadd_xml.rtd --add-section BUILD_METADATA:JSON:/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/binary_container_vadd_build.rtd --add-section EMBEDDED_METADATA:RAW:/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/binary_container_vadd.xml --add-section SYSTEM_METADATA:RAW:/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:cmu_u96_dynamic_1_0 --output /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/run_link
XRT Build Version: 2.11.0 (Vitis)
       Build Date: 2021-05-09 10:44:26
          Hash ID: bd505ed07a214de4e81766cde606efa4f8eb1bbb
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 3630542 bytes
Format : RAW
File   : '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'
WARNING: Skipping CLOCK_FREQ_TOPOLOGY section for count size is zero.
WARNING: Section 'CLOCK_FREQ_TOPOLOGY' content is empty.  No data in the given JSON file.

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was empty.  No action taken.
Format : JSON
File   : '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/binary_container_vadd_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2543 bytes
Format : JSON
File   : '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/binary_container_vadd_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 3910 bytes
Format : RAW
File   : '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/binary_container_vadd.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 6182 bytes
Format : RAW
File   : '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/int/systemDiagramModelSlrBaseAddress.json'
Successfully wrote (3649956 bytes) to the output file: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [16:12:29] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2005.453 ; gain = 0.000 ; free physical = 163379 ; free virtual = 180052
INFO: [v++ 60-1443] [16:12:29] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.xclbin.info --input /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/run_link
INFO: [v++ 60-1441] [16:12:31] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2005.453 ; gain = 0.000 ; free physical = 164235 ; free virtual = 180927
INFO: [v++ 60-1443] [16:12:31] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/link/run_link
INFO: [v++ 60-1441] [16:12:31] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2005.453 ; gain = 0.000 ; free physical = 164235 ; free virtual = 180926
WARNING: [v++ 60-2336] Parameter compiler.enableSlrComputeUnitDrc was set to true, but no SLRs were specified via the command line.
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/reports/link/system_estimate_binary_container_vadd.xtxt
INFO: [v++ 60-2397] Platform default or user specified output type sd_card detected but is not a supported output for v++ --link. Use the v++ --package option instead to create SD card output.
INFO: [v++ 60-586] Created binary_container_vadd.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Timing Report: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/logs/link/vivado.log
	Steps Log File: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.build/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system_hw_link/Hardware/binary_container_vadd.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 14m 36s
INFO: [v++ 60-1653] Closing dispatch client.
16:12:32 **** Build of configuration Hardware for project mmm_vadd_dfx_system ****
make all 
Running Package Step for the System Project.
/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/bin/v++ --package --config package.cfg ../../mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.xclbin -o binary_container_mmm.xclbin
/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/bin/v++ --package --config package.cfg  ../../mmm_vadd_dfx_system_hw_link/Hardware/binary_container_mmm.xclbin -o binary_container_mmm.xclbin
Option Map File Used: '/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/data/vitis/vpp/optMap.xml'

****** v++ v2021.1 (64-bit)
  **** SW Build 3246112 on 2021-06-09-14:19:56
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ package can be found at:
	Reports: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system/Hardware/package.build/reports/package
	Log files: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system/Hardware/package.build/logs/package
Running Dispatch Server on port: 39547
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system/Hardware/binary_container_mmm.xclbin.package_summary, at Sun Sep 17 16:12:48 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sun Sep 17 16:12:48 2023
Running Rule Check Server on port:44662
INFO: [v++ 60-1315] Creating rulecheck session with output '/scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system/Hardware/package.build/reports/package/v++_package_binary_container_mmm_guidance.html', at Sun Sep 17 16:12:51 2023
INFO: [v++ 60-895]   Target platform: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/cmu_u96v2_dfx_full.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full/hw/cmu_u96_base_dfx_202110_1.xsa'
INFO: [v++ 60-2256] Packaging for hardware
INFO: [v++ 82-1025] generating bootimage


****** Xilinx Bootgen v2021.1
  **** Build date : Jun 10 2021-20:11:31
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

[WARNING]: [fsbl_config] a53_x64 | a53_x32 | r5_single | r5_dual is no more supported. Use 'destination_cpu' attribute for bootloader partition

[INFO]   : Bootimage generated successfully

INFO: [v++ 82-1140] Deleting existing - /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system/Hardware/package/sd_card/Image
INFO: [v++ 82-1011] creating sd_card directory
INFO: [v++ 82-3528] mkfsimage command run: /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/Vitis/2021.1/scripts/vitis/util/mkfsImage.sh -s /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system/Hardware/package/sd_card/ -o /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system/Hardware/package/sd_card.img -e /afs/ece.cmu.edu/class/ece643/software/xilinxVitis/platforms/2021.1/cmu_u96v2_dfx_full_v2.0/sw/cmu_u96v2_dfx_full/linux_domain/rootfs/rootfs.ext4
FATSIZE:1024
fat_start:63
fat_end:2096639
fat_sector:2096577
ext4_start:0
ext4_sector:4574932
EXT4SIZE:2560
TOTALSIZE:3584
dummy_ext4_sector:667948
sd_card_fat_start:2048
sd_card_ext4_start:2000896
dummy_ext4_start:6575828
2096577+0 records in
2096577+0 records out
1073447424 bytes (1.1 GB) copied, 12.4454 s, 86.3 MB/s
4574932+0 records in
4574932+0 records out
2342365184 bytes (2.3 GB) copied, 242.908 s, 9.6 MB/s
667948+0 records in
667948+0 records out
341989376 bytes (342 MB) copied, 21.6736 s, 15.8 MB/s
INFO: [v++ 60-2460] Successfully copied a temporary xclbin to the output xclbin: /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system/Hardware/binary_container_mmm.xclbin
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/643_vitis_wkrska/chiajenc_eglim_wkrska_lab1/mmm_vadd_dfx_system/Hardware/binary_container_mmm.xclbin.package_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 5m 27s
INFO: [v++ 60-1653] Closing dispatch client.
