<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="271" />
   <irq preferredWidth="34" />
   <export visible="0" />
   <name preferredWidth="294" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="436" />
   <clocksource preferredWidth="434" />
   <frequency preferredWidth="417" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Library/Processors and Peripherals/Hard Processor Systems,Library/Processors and Peripherals/Embedded Processors,Library/Processors and Peripherals/Inter-Process Communication,Project,Library/Processors and Peripherals,Library" />
 <window width="1920" height="1030" x="10" y="14" />
 <hdlexample language="VERILOG" />
 <generation path="_PROJECT_NAME_" simulation="NONE" synthesis="NONE" />
</preferences>
