/**
 * Generated by ROHD - www.github.com/intel/rohd
 * Generation time: 2022-10-24 11:55:13.675905
 */

module _____definitionName_(
input logic a
);

endmodule : _____definitionName_