# compile vhdl design source files
vhdl xil_defaultlib  "../../../../../DHD/Seminario 1/Div_frec.vhd"
vhdl xil_defaultlib  "../../../contador_4bits.vhd"
vhdl xil_defaultlib  "../../../Seminario 1-1.srcs/sources_1/new/dec_7seg.vhd"
vhdl xil_defaultlib  "../../../../../DHD/Seminario 1/top.vhd"

# Do not sort compile order
nosort
