$date
	Fri Sep 23 00:00:46 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testFullAdder $end
$var wire 1 ! carryout $end
$var wire 1 " midc0 $end
$var wire 1 # midc1 $end
$var wire 1 $ midc2 $end
$var wire 1 % mids0 $end
$var wire 1 & mids1 $end
$var wire 1 ' mids2 $end
$var wire 1 ( mids3 $end
$var wire 1 ) na $end
$var wire 1 * nb $end
$var wire 1 + nc $end
$var wire 1 , sum $end
$var reg 1 - a $end
$var reg 1 . b $end
$var reg 1 / carryin $end
$scope module adder $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 2 carryin $end
$var wire 1 ! carryout $end
$var wire 1 " midc0 $end
$var wire 1 # midc1 $end
$var wire 1 $ midc2 $end
$var wire 1 % mids0 $end
$var wire 1 & mids1 $end
$var wire 1 ' mids2 $end
$var wire 1 ( mids3 $end
$var wire 1 ) na $end
$var wire 1 * nb $end
$var wire 1 + nc $end
$var wire 1 , sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
02
01
00
0/
0.
0-
z,
z+
z*
z)
z(
z'
z&
z%
z$
z#
z"
x!
$end
#50000
0$
0#
0"
0(
0'
0&
0%
1)
1*
1+
#100000
0!
0,
#1000000
1.
11
#1050000
0*
1&
#1100000
1,
#2000000
0.
01
1-
10
#2050000
1*
0&
0)
#2100000
1'
0,
#2150000
1,
#3000000
1.
11
#3050000
0*
1"
#3100000
0'
1!
#3150000
0,
#4000000
1/
12
0.
01
0-
00
#4050000
0+
1*
1)
0"
#4100000
1%
0!
#4150000
1,
#5000000
1.
11
#5050000
0*
1$
#5100000
0%
1!
#5150000
0,
#6000000
0.
01
1-
10
#6050000
1*
0$
0)
1#
#7000000
1.
11
#7050000
0*
1(
1"
1$
#7100000
1,
#8000000
