#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Mon Dec 15 17:34:23 2025
# Process ID         : 312953
# Current directory  : /home/sn3syed/ece722-f25/llm_rtl_versal
# Command line       : vivado -mode batch -source scripts/build_self_output_sim.tcl
# Log file           : /home/sn3syed/ece722-f25/llm_rtl_versal/vivado.log
# Journal file       : /home/sn3syed/ece722-f25/llm_rtl_versal/vivado.jou
# Running On         : razorcrest
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 9 9900X 12-Core Processor
# CPU Frequency      : 5339.441 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 24
# Host memory        : 98747 MB
# Swap memory        : 8589 MB
# Total Virtual      : 107337 MB
# Available Virtual  : 73895 MB
#-----------------------------------------------------------
source scripts/build_self_output_sim.tcl
# set project_name "noc_self_output_sim"
# set project_dir "[file normalize .]"
# set rtl_dir "${project_dir}/rtl"
# set bd_dir "${project_dir}/bd"
# set xdc_dir "${project_dir}/xdc"
# set sim_dir "${project_dir}/sim"
# puts "INFO: Creating simulation project..."
INFO: Creating simulation project...
# create_project ${project_name} ${project_dir}/${project_name} -part xcvc1902-vsva2197-2MP-e-S -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1636.223 ; gain = 153.059 ; free physical = 58141 ; free virtual = 69940
# set_property board_part xilinx.com:vck190:part0:3.2 [current_project]
# set_property target_language Verilog [current_project]
# set_property simulator_language Mixed [current_project]
# puts "INFO: Generating Block Design with NoC and DDR..."
INFO: Generating Block Design with NoC and DDR...
# source ${bd_dir}/bd_with_noc.tcl
## create_bd_design design_1
Wrote  : </home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/bd/design_1/design_1.bd> 
## create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:* versal_cips_0
create_bd_cell: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:05 . Memory (MB): peak = 1944.996 ; gain = 62.812 ; free physical = 57885 ; free virtual = 69683
create_bd_cell: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1944.996 ; gain = 183.406 ; free physical = 57879 ; free virtual = 69677
## set_property -dict [list \
##     CONFIG.PS_PMC_CONFIG { \
##         DDR_MEMORY_MODE {Connectivity to DDR via NoC} \
##         DESIGN_MODE {1} \
##         PMC_CRP_PL0_REF_CTRL_FREQMHZ {300} \
##         PMC_USE_PMC_NOC_AXI0 {1} \
##         PS_HSDP_EGRESS_TRAFFIC {JTAG} \
##         PS_HSDP_INGRESS_TRAFFIC {JTAG} \
##         PS_HSDP_MODE {NONE} \
##         PS_NUM_FABRIC_RESETS {1} \
##         PS_PL_CONNECTIVITY_MODE {Custom} \
##         PS_USE_FPD_CCI_NOC {1} \
##         PS_USE_M_AXI_FPD {0} \
##         PS_USE_NOC_LPD_AXI0 {0} \
##         PS_USE_PMCPL_CLK0 {1} \
##         SMON_ALARMS {Set_Alarms_On} \
##         SMON_ENABLE_TEMP_AVERAGING {0} \
##         SMON_TEMP_AVERAGING_SAMPLES {0} \
##     } \
## ] [get_bd_cells versal_cips_0]
create_bd_cell: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:05 . Memory (MB): peak = 1963.840 ; gain = 18.844 ; free physical = 57891 ; free virtual = 69689
## create_bd_cell -type ip -vlnv xilinx.com:ip:axi_noc:* axi_noc_0
## set_property -dict [list \
##     CONFIG.NUM_SI {4} \
##     CONFIG.NUM_MI {0} \
##     CONFIG.NUM_CLKS {4} \
##     CONFIG.NUM_MC {1} \
##     CONFIG.MC0_CONFIG_NUM {config17} \
##     CONFIG.MC0_FLIPPED_PINOUT {true} \
##     CONFIG.MC_INPUTCLK0_PERIOD {5000} \
##     CONFIG.MC_MEMORY_DEVICETYPE {UDIMMs} \
##     CONFIG.MC_F1_TRCD {15000} \
##     CONFIG.MC_F1_TRCDMIN {15000} \
##     CONFIG.MC_SYSTEM_CLOCK {Differential} \
## ] [get_bd_cells axi_noc_0]
## set_property -dict [list \
##     CONFIG.CATEGORY {ps_cci} \
##     CONFIG.CONNECTIONS {MC_0 {read_bw {1000} write_bw {1000} read_avg_burst {4} write_avg_burst {4}}} \
## ] [get_bd_intf_pins /axi_noc_0/S00_AXI]
## set_property -dict [list \
##     CONFIG.CATEGORY {ps_cci} \
##     CONFIG.CONNECTIONS {MC_0 {read_bw {1000} write_bw {1000} read_avg_burst {4} write_avg_burst {4}}} \
## ] [get_bd_intf_pins /axi_noc_0/S01_AXI]
## set_property -dict [list \
##     CONFIG.CATEGORY {ps_cci} \
##     CONFIG.CONNECTIONS {MC_0 {read_bw {1000} write_bw {1000} read_avg_burst {4} write_avg_burst {4}}} \
## ] [get_bd_intf_pins /axi_noc_0/S02_AXI]
## set_property -dict [list \
##     CONFIG.CATEGORY {ps_cci} \
##     CONFIG.CONNECTIONS {MC_0 {read_bw {1000} write_bw {1000} read_avg_burst {4} write_avg_burst {4}}} \
## ] [get_bd_intf_pins /axi_noc_0/S03_AXI]
## set_property CONFIG.ASSOCIATED_BUSIF {S00_AXI} [get_bd_pins /axi_noc_0/aclk0]
## set_property CONFIG.ASSOCIATED_BUSIF {S01_AXI} [get_bd_pins /axi_noc_0/aclk1]
## set_property CONFIG.ASSOCIATED_BUSIF {S02_AXI} [get_bd_pins /axi_noc_0/aclk2]
## set_property CONFIG.ASSOCIATED_BUSIF {S03_AXI} [get_bd_pins /axi_noc_0/aclk3]
## connect_bd_intf_net [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_0] [get_bd_intf_pins axi_noc_0/S00_AXI]
## connect_bd_intf_net [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_1] [get_bd_intf_pins axi_noc_0/S01_AXI]
## connect_bd_intf_net [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_2] [get_bd_intf_pins axi_noc_0/S02_AXI]
## connect_bd_intf_net [get_bd_intf_pins versal_cips_0/FPD_CCI_NOC_3] [get_bd_intf_pins axi_noc_0/S03_AXI]
## connect_bd_net [get_bd_pins versal_cips_0/fpd_cci_noc_axi0_clk] [get_bd_pins axi_noc_0/aclk0]
## connect_bd_net [get_bd_pins versal_cips_0/fpd_cci_noc_axi1_clk] [get_bd_pins axi_noc_0/aclk1]
## connect_bd_net [get_bd_pins versal_cips_0/fpd_cci_noc_axi2_clk] [get_bd_pins axi_noc_0/aclk2]
## connect_bd_net [get_bd_pins versal_cips_0/fpd_cci_noc_axi3_clk] [get_bd_pins axi_noc_0/aclk3]
## create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddr4_rtl:1.0 CH0_DDR4_0
## connect_bd_intf_net [get_bd_intf_pins axi_noc_0/CH0_DDR4_0] [get_bd_intf_ports CH0_DDR4_0]
## create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 sys_clk0
## set_property CONFIG.FREQ_HZ {200000000} [get_bd_intf_ports sys_clk0]
## connect_bd_intf_net [get_bd_intf_pins axi_noc_0/sys_clk0] [get_bd_intf_ports sys_clk0]
## create_bd_port -dir O -type clk clk_pl
## create_bd_port -dir O -type rst rstn_pl
## connect_bd_net [get_bd_pins versal_cips_0/pl0_ref_clk] [get_bd_ports clk_pl]
## connect_bd_net [get_bd_pins versal_cips_0/pl0_resetn] [get_bd_ports rstn_pl]
## assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_0] [get_bd_addr_segs axi_noc_0/S00_AXI/C0_DDR_LOW0] -force
Slave segment '/axi_noc_0/S00_AXI/C0_DDR_LOW0' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_0' at <0x0000_0000 [ 2G ]>.
## assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_1] [get_bd_addr_segs axi_noc_0/S01_AXI/C0_DDR_LOW0] -force
Slave segment '/axi_noc_0/S01_AXI/C0_DDR_LOW0' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_1' at <0x0000_0000 [ 2G ]>.
## assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_2] [get_bd_addr_segs axi_noc_0/S02_AXI/C0_DDR_LOW0] -force
Slave segment '/axi_noc_0/S02_AXI/C0_DDR_LOW0' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_2' at <0x0000_0000 [ 2G ]>.
## assign_bd_address -offset 0x00000000 -range 0x80000000 -target_address_space [get_bd_addr_spaces versal_cips_0/FPD_CCI_NOC_3] [get_bd_addr_segs axi_noc_0/S03_AXI/C0_DDR_LOW0] -force
Slave segment '/axi_noc_0/S03_AXI/C0_DDR_LOW0' is being assigned into address space '/versal_cips_0/FPD_CCI_NOC_3' at <0x0000_0000 [ 2G ]>.
## validate_bd_design
WARNING: [BD 41-2670] Found an incomplete address path from address space '/versal_cips_0/PMC_NOC_AXI_0' to master interface '/versal_cips_0/PMC_NOC_AXI_0'. Please either complete or remove this path to resolve.
INFO: [BD 41-3052] NOC Block /axi_noc_0 does not have shared segments on DDR and HBM. Shared segments allow full range access via NSU irrespective of multipath topology. Mutiple paths to DDR  across /axi_noc_0 with current configuration may split assignment. Please use the following AR-000036160  to leverage shared segments for DDR/HBM.
WARNING: [BD 41-3284] NoC interface '/axi_noc_0/S00_AXI' is not connected to optimal MC Port 3. Please consider connecting through this MC Port for the best DDR latency on this NoC path.
WARNING: [BD 41-3284] NoC interface '/axi_noc_0/S01_AXI' is not connected to optimal MC Port 2. Please consider connecting through this MC Port for the best DDR latency on this NoC path.
WARNING: [BD 41-3284] NoC interface '/axi_noc_0/S03_AXI' is not connected to optimal MC Port 1. Please consider connecting through this MC Port for the best DDR latency on this NoC path.
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 48d853b1
NoC Constraints | Checksum: 7f1ed47e
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NoC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NoC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: f86249f1
INFO: [Ipconfig 75-108] Writing file /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/common/nsln/NOC_Power.xpe.
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S00_AXI(17) and /versal_cips_0/FPD_CCI_NOC_0(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S01_AXI(17) and /versal_cips_0/FPD_CCI_NOC_1(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S02_AXI(17) and /versal_cips_0/FPD_CCI_NOC_2(0)
WARNING: [BD 41-237] Bus Interface property RUSER_WIDTH does not match between /axi_noc_0/S03_AXI(17) and /versal_cips_0/FPD_CCI_NOC_3(0)
## save_bd_design
Wrote  : </home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/bd/design_1/design_1.bd> 
# puts "INFO: Adding simulation sources..."
INFO: Adding simulation sources...
# import_files -fileset sources_1 ${sim_dir}/ibert_params.svh
# import_files -fileset sim_1 ${sim_dir}/ibert_params.svh
# set_property include_dirs [list ${sim_dir}] [get_filesets sources_1]
# set_property include_dirs [list ${sim_dir}] [get_filesets sim_1]
# import_files -fileset sim_1 ${sim_dir}/noc_self_output_tb.sv
# set_property top noc_self_output_tb [get_filesets sim_1]
# puts "INFO: Adding RTL sources with XPM NoC instances..."
INFO: Adding RTL sources with XPM NoC instances...
# import_files -norecurse [glob ${rtl_dir}/*.sv]
# import_files -norecurse ${rtl_dir}/axi4_read_dma.v
# import_files -norecurse ${rtl_dir}/axi4_write_dma.v
# import_files -norecurse ${rtl_dir}/noc_self_output_control.v
# import_files -norecurse ${rtl_dir}/noc_self_output_top.v
# set_property top design_1_wrapper_self_output [current_fileset]
# puts "INFO: Generating synthesis AND simulation targets for Block Design..."
INFO: Generating synthesis AND simulation targets for Block Design...
# generate_target {synthesis simulation instantiation_template} [get_files design_1.bd]
WARNING: [Vivado 12-1783] Unsupported target specified: 'instantiation_template'. Supported targets for this Block Designs are: 'all' 'synthesis' 'simulation' 'implementation' 'hw_handoff'. File: 'design_1.bd'. 
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_70da_pspmc_0_0: XDC Generation
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_70da_pspmc_0_0: Time taken by generate_ps_data 1081 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_70da_pspmc_0_0: Time taken by XDC_generate is 1081 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_70da_pspmc_0_0: REG Generation
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_70da_pspmc_0_0: Time taken by generate_ps_data 671 ms
INFO: [xilinx.com:ip:pspmc:1.4-2] bd_70da_pspmc_0_0: Time taken by reg_generate is 671 ms
Exporting to file /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/hw_handoff/design_1_versal_cips_0_0.hwh
Generated Hardware Definition File /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/synth/design_1_versal_cips_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block versal_cips_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S02_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S03_AXI'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S03_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S03_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S02_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S02_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S00_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S00_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S01_AXI_nmu_0: device = xcvc1902
INFO: [xilinx.com:ip:noc_nmu:1.0-1] bd_8be5_S01_AXI_nmu_0: device = xcvc1902
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'SAXI4'. A default connection has been created.
Calling reg_generate
Exporting to file /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/hw_handoff/design_1_axi_noc_0_0.hwh
Generated Hardware Definition File /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/synth/design_1_axi_noc_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_noc_0 .
Exporting to file /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2204.750 ; gain = 146.520 ; free physical = 57442 ; free virtual = 69290
# puts "INFO: Updating compile order..."
INFO: Updating compile order...
# update_compile_order -fileset sources_1
# puts "INFO: Sourcing NoC constraints TCL commands for self-output layer..."
INFO: Sourcing NoC constraints TCL commands for self-output layer...
# source ${xdc_dir}/noc_constraints_self_output.xdc
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2565.488 ; gain = 296.742 ; free physical = 56957 ; free virtual = 68804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.457 ; gain = 460.711 ; free physical = 56713 ; free virtual = 68558
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.395 ; gain = 466.648 ; free physical = 56707 ; free virtual = 68552
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2735.395 ; gain = 466.648 ; free physical = 56707 ; free virtual = 68552
Netlist sorting complete. Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2746.363 ; gain = 0.000 ; free physical = 56632 ; free virtual = 68477
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2746.363 ; gain = 477.617 ; free physical = 56792 ; free virtual = 68637
get_noc_interfaces: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2746.363 ; gain = 477.617 ; free physical = 56749 ; free virtual = 68594
## set nmu_attn     [get_noc_interfaces noc_self_output_top_inst/xpm_nmu_attn_read/S_AXI_nmu]
## set nmu_weight   [get_noc_interfaces noc_self_output_top_inst/xpm_nmu_weight_read/S_AXI_nmu]
## set nmu_residual [get_noc_interfaces noc_self_output_top_inst/xpm_nmu_residual_read/S_AXI_nmu]
## set nmu_output   [get_noc_interfaces noc_self_output_top_inst/xpm_nmu_output_write/S_AXI_nmu]
## set ddrmc_nsu [get_noc_interfaces design_1_i/axi_noc_0/PORT0_ddrc]
## set conn_attn [create_noc_connection -source $nmu_attn -target $ddrmc_nsu]
## set conn_weight [create_noc_connection -source $nmu_weight -target $ddrmc_nsu]
## set conn_residual [create_noc_connection -source $nmu_residual -target $ddrmc_nsu]
## set conn_out [create_noc_connection -source $nmu_output -target $ddrmc_nsu]
## set_property -dict [list \
##     READ_BANDWIDTH {2000} \
##     READ_AVERAGE_BURST {4} \
##     WRITE_BANDWIDTH {0} \
## ] $conn_attn
## set_property -dict [list \
##     READ_BANDWIDTH {3000} \
##     READ_AVERAGE_BURST {8} \
##     WRITE_BANDWIDTH {0} \
## ] $conn_weight
## set_property -dict [list \
##     READ_BANDWIDTH {2000} \
##     READ_AVERAGE_BURST {4} \
##     WRITE_BANDWIDTH {0} \
## ] $conn_residual
## set_property -dict [list \
##     READ_BANDWIDTH {0} \
##     WRITE_BANDWIDTH {2000} \
##     WRITE_AVERAGE_BURST {4} \
## ] $conn_out
# puts "INFO: Validating NoC (after creating connections)..."
INFO: Validating NoC (after creating connections)...
# validate_noc
Generating placement and routing for NoC components
NoC TrafficSpec | Checksum: 152c7a1b
NoC Constraints | Checksum: 52dfdb67
NoC Incremental Solution | Checksum: 8cee98bf
INFO: [Ipconfig 75-92] Running NoC Placement
INFO: [Ipconfig 75-122] Detailed placement phase
INFO: [Ipconfig 75-133] Running NoC Routing
NoC Compiler Finished Successfully
NoC Solution | Checksum: 7b83ed44
INFO: [Ipconfig 75-108] Writing file /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/common/nsln/NOC_Power.xpe.
# puts "INFO: Patching defparams.vh with NoC routing configuration for self-output layer..."
INFO: Patching defparams.vh with NoC routing configuration for self-output layer...
# source ${project_dir}/scripts/patch_defparams_self_output.tcl
## set defparams_file "noc_self_output_sim/noc_self_output_sim.gen/sources_1/common/nsln/defparams.vh"
## puts "INFO: Patching defparams.vh with NoC routing configuration for self-output layer..."
INFO: Patching defparams.vh with NoC routing configuration for self-output layer...
## puts "INFO: Reading $defparams_file..."
INFO: Reading noc_self_output_sim/noc_self_output_sim.gen/sources_1/common/nsln/defparams.vh...
## set fp [open $defparams_file r]
## set content [read $fp]
## close $fp
## regsub -all {NOC_NMU512_INST} $content {NOC_NMU128_INST} content
## set dest_id "00000000"
## set addr_enable "00000001"
## set base_addr "00000000"
## set addr_mask "7FFFFFFF"
## puts "INFO: Patching xpm_nmu_attn_read routing..."
INFO: Patching xpm_nmu_attn_read routing...
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_attn_read\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_ENABLE = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_attn_read.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_ENABLE = 'h${addr_enable};" \
##     content]
## puts "       REG_ADDR_ENABLE: $count replacements"
       REG_ADDR_ENABLE: 1 replacements
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_attn_read\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_DST0 = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_attn_read.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_DST0 = 'h${dest_id};" \
##     content]
## puts "       REG_ADDR_DST0: $count replacements"
       REG_ADDR_DST0: 1 replacements
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_attn_read\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_MADDR0 = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_attn_read.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_MADDR0 = 'h${base_addr};" \
##     content]
## puts "       REG_ADDR_MADDR0: $count replacements"
       REG_ADDR_MADDR0: 1 replacements
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_attn_read\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_MASK0 = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_attn_read.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_MASK0 = 'h${addr_mask};" \
##     content]
## puts "       REG_ADDR_MASK0: $count replacements"
       REG_ADDR_MASK0: 1 replacements
## puts "INFO: Patching xpm_nmu_weight_read routing..."
INFO: Patching xpm_nmu_weight_read routing...
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_weight_read\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_ENABLE = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_weight_read.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_ENABLE = 'h${addr_enable};" \
##     content]
## puts "       REG_ADDR_ENABLE: $count replacements"
       REG_ADDR_ENABLE: 1 replacements
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_weight_read\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_DST0 = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_weight_read.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_DST0 = 'h${dest_id};" \
##     content]
## puts "       REG_ADDR_DST0: $count replacements"
       REG_ADDR_DST0: 1 replacements
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_weight_read\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_MADDR0 = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_weight_read.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_MADDR0 = 'h${base_addr};" \
##     content]
## puts "       REG_ADDR_MADDR0: $count replacements"
       REG_ADDR_MADDR0: 1 replacements
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_weight_read\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_MASK0 = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_weight_read.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_MASK0 = 'h${addr_mask};" \
##     content]
## puts "       REG_ADDR_MASK0: $count replacements"
       REG_ADDR_MASK0: 1 replacements
## puts "INFO: Patching xpm_nmu_residual_read routing..."
INFO: Patching xpm_nmu_residual_read routing...
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_residual_read\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_ENABLE = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_residual_read.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_ENABLE = 'h${addr_enable};" \
##     content]
## puts "       REG_ADDR_ENABLE: $count replacements"
       REG_ADDR_ENABLE: 1 replacements
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_residual_read\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_DST0 = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_residual_read.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_DST0 = 'h${dest_id};" \
##     content]
## puts "       REG_ADDR_DST0: $count replacements"
       REG_ADDR_DST0: 1 replacements
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_residual_read\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_MADDR0 = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_residual_read.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_MADDR0 = 'h${base_addr};" \
##     content]
## puts "       REG_ADDR_MADDR0: $count replacements"
       REG_ADDR_MADDR0: 1 replacements
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_residual_read\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_MASK0 = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_residual_read.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_MASK0 = 'h${addr_mask};" \
##     content]
## puts "       REG_ADDR_MASK0: $count replacements"
       REG_ADDR_MASK0: 1 replacements
## puts "INFO: Patching xpm_nmu_output_write routing..."
INFO: Patching xpm_nmu_output_write routing...
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_output_write\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_ENABLE = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_output_write.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_ENABLE = 'h${addr_enable};" \
##     content]
## puts "       REG_ADDR_ENABLE: $count replacements"
       REG_ADDR_ENABLE: 1 replacements
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_output_write\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_DST0 = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_output_write.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_DST0 = 'h${dest_id};" \
##     content]
## puts "       REG_ADDR_DST0: $count replacements"
       REG_ADDR_DST0: 1 replacements
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_output_write\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_MADDR0 = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_output_write.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_MADDR0 = 'h${base_addr};" \
##     content]
## puts "       REG_ADDR_MADDR0: $count replacements"
       REG_ADDR_MADDR0: 1 replacements
## set count [regsub {defparam design_1_wrapper_self_output_i\.noc_self_output_top_inst\.xpm_nmu_output_write\.NOC1\.VNOC\.NOC_NMU[0-9]+_INST\.REG_ADDR_MASK0 = 'h[0-9A-Fa-f]+;} \
##     $content \
##     "defparam design_1_wrapper_self_output_i.noc_self_output_top_inst.xpm_nmu_output_write.NOC1.VNOC.NOC_NMU128_INST.REG_ADDR_MASK0 = 'h${addr_mask};" \
##     content]
## puts "       REG_ADDR_MASK0: $count replacements"
       REG_ADDR_MASK0: 1 replacements
## puts "INFO: Writing patched defparams.vh..."
INFO: Writing patched defparams.vh...
## set fp [open $defparams_file w]
## puts -nonewline $fp $content
## close $fp
## puts "INFO: defparams.vh patched successfully for self-output layer!"
INFO: defparams.vh patched successfully for self-output layer!
## puts "INFO: Configuration applied:"
INFO: Configuration applied:
## puts "       DestId = 0x${dest_id} (route to DDR MC Port0)"
       DestId = 0x00000000 (route to DDR MC Port0)
## puts "       Base Address = 0x${base_addr}"
       Base Address = 0x00000000
## puts "       Address Mask = 0x${addr_mask} (2GB range)"
       Address Mask = 0x7FFFFFFF (2GB range)
## puts "       Address Enable = 0x${addr_enable} (entry 0 enabled)"
       Address Enable = 0x00000001 (entry 0 enabled)
## puts "INFO: Patched 4 XPM_NMU instances:"
INFO: Patched 4 XPM_NMU instances:
## puts "       - xpm_nmu_attn_read"
       - xpm_nmu_attn_read
## puts "       - xpm_nmu_weight_read"
       - xpm_nmu_weight_read
## puts "       - xpm_nmu_residual_read"
       - xpm_nmu_residual_read
## puts "       - xpm_nmu_output_write"
       - xpm_nmu_output_write
# puts "INFO: Configuring simulation settings..."
INFO: Configuring simulation settings...
# set_property -name {xsim.simulate.runtime} -value {100ms} -objects [get_filesets sim_1]
# set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
WARNING: [HDL 9-3756] overwriting previous definition of interface 'pciea_port_axis_rq_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:4]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'pciea_port_axis_cc_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:32]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'pciea_port_axis_ext_cq_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:59]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'pciea_port_axis_ext_rc_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:88]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_mdma_h2c_axis_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:116]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_mdma_c2h_axis_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:146]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_mdma_byp_out_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:175]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_mdma_byp_in_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:196]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_h2c_axis_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:215]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_c2h_axis_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:245]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_byp_out_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:275]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_byp_in_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:294]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_axis_rq_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:313]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_axis_rc_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:341]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_axis_cq_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:369]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_axis_cc_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:397]
update_compile_order: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3032.836 ; gain = 280.137 ; free physical = 56887 ; free virtual = 68737
# set_property sim_wrapper_top false [get_filesets sim_1]
# set_property top noc_self_output_tb [get_filesets sim_1]
# update_compile_order -fileset sim_1
WARNING: [HDL 9-3756] overwriting previous definition of interface 'pciea_port_axis_rq_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:4]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'pciea_port_axis_cc_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:32]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'pciea_port_axis_ext_cq_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:59]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'pciea_port_axis_ext_rc_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:88]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_mdma_h2c_axis_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:116]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_mdma_c2h_axis_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:146]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_mdma_byp_out_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:175]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_mdma_byp_in_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:196]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_h2c_axis_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:215]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_c2h_axis_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:245]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_byp_out_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:275]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_byp_in_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:294]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_axis_rq_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:313]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_axis_rc_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:341]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_axis_cq_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:369]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_axis_cc_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:397]
update_compile_order: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3032.836 ; gain = 0.000 ; free physical = 56789 ; free virtual = 68635
# puts "INFO: Launching behavioral simulation..."
INFO: Launching behavioral simulation...
# launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'noc_self_output_tb'
INFO: [Vivado 12-13303] Checking logical NoC and simulation wrapper generation status...
INFO: [Vivado 12-23893] Skipped validation as already validated.
INFO: [Vivado 12-13798] Generating logical switch-network and simulation wrapper for the NoC block(s)...
Wrote  : </home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sim_1/bd/xlnoc/xlnoc.bd> 
Wrote  : </home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sim_1/bd/xlnoc/xlnoc.bd> 
WARNING: [BD 41-2670] Found an incomplete address path from address space '/nps_0_SNPP_S' to slave interface '/nps_0/SNPP_S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/nps_14_SNPP_S' to slave interface '/nps_14/SNPP_S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/nps_15_SNPP_S' to slave interface '/nps_15/SNPP_S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/nps_17_SNPP_S' to slave interface '/nps_17/SNPP_S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/nps_4_SNPP_S' to slave interface '/nps_4/SNPP_S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/nps_6_SNPP_N' to slave interface '/nps_6/SNPP_N'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/nps_7_SNPP_S' to slave interface '/nps_7/SNPP_S'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/nps_9_SNPP_N' to slave interface '/nps_9/SNPP_N'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/nps_9_SNPP_S' to slave interface '/nps_9/SNPP_S'. Please either complete or remove this path to resolve.
Wrote  : </home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sim_1/bd/xlnoc/xlnoc.bd> 
Verilog Output written to : /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sim_1/bd/xlnoc/synth/xlnoc.v
Verilog Output written to : /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sim_1/bd/xlnoc/sim/xlnoc.v
Verilog Output written to : /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sim_1/bd/xlnoc/hdl/xlnoc_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_12 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_13 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_16 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block nps_17 .
Exporting to file /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sim_1/bd/xlnoc/hw_handoff/xlnoc.hwh
Generated Hardware Definition File /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sim_1/bd/xlnoc/synth/xlnoc.hwdef
WARNING: [HDL 9-3756] overwriting previous definition of interface 'pciea_port_axis_rq_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:4]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'pciea_port_axis_cc_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:32]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'pciea_port_axis_ext_cq_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:59]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'pciea_port_axis_ext_rc_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:88]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_mdma_h2c_axis_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:116]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_mdma_c2h_axis_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:146]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_mdma_byp_out_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:175]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_mdma_byp_in_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:196]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_h2c_axis_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:215]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_c2h_axis_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:245]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_byp_out_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:275]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_byp_in_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:294]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_axis_rq_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:313]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_axis_rc_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:341]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_axis_cq_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:369]
WARNING: [HDL 9-3756] overwriting previous definition of interface 'dma_pcie_axis_cc_if' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.gen/sources_1/bd/design_1/ipshared/35e5/hdl/verilog/cpm5_interface.svh:397]
INFO: [Vivado 12-12493] Simulation top is 'noc_self_output_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/zfsspare/opt/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/zfsspare/opt/Xilinx/2025.1/data/xsim/xsim.ini' copied to run dir:'/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
INFO: [SIM-utils-54] Inspecting design source files for 'noc_self_output_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim/bd_70da_pspmc_0_0_pmc_data.cdo'
INFO: [SIM-utils-43] Exported '/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim/bd_70da_pspmc_0_0_lpd_data.cdo'
INFO: [SIM-utils-43] Exported '/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim/bd_70da_pspmc_0_0_fpd_data.cdo'
INFO: [SIM-utils-43] Exported '/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim/bd_70da_pspmc_0_0_sysmon_satellite.csv'
INFO: [SIM-utils-43] Exported '/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim/nocattrs.dat'
INFO: [SIM-utils-43] Exported '/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim/nocattrs.dat'
INFO: [SIM-utils-43] Exported '/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim/xlnoc.bd'
INFO: [SIM-utils-43] Exported '/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim/xlnoc.bda'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L cpm5_v1_0_18 -L cpm4_v1_0_18 -L noc_nps_v1_0_1 -L noc_hbm_nmu_sim_v1_0_0 -L noc_nmu_sim_v1_0_0 -L axi_vip_v1_1_21 -L smartconnect_v1_0 -L versal_cips_ps_vip_v1_0_13 -L xilinx_vip -prj noc_self_output_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/zfsspare/opt/Xilinx/2025.1/data/ip/xpm/xpm_noc/hdl/xpm_nmu_mm.sv" into library xpm_noc
INFO: [VRFC 10-311] analyzing module xpm_nmu_mm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/zfsspare/opt/Xilinx/2025.1/data/ip/xpm/xpm_noc/hdl/xpm_nsu_mm.sv" into library xpm_noc
INFO: [VRFC 10-311] analyzing module xpm_nsu_mm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/zfsspare/opt/Xilinx/2025.1/data/ip/xpm/xpm_noc/hdl/xpm_nmu_strm.sv" into library xpm_noc
INFO: [VRFC 10-311] analyzing module nmu_mux
INFO: [VRFC 10-311] analyzing module xpm_slice
INFO: [VRFC 10-311] analyzing module xpm_nmu_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/zfsspare/opt/Xilinx/2025.1/data/ip/xpm/xpm_noc/hdl/xpm_nsu_strm.sv" into library xpm_noc
INFO: [VRFC 10-311] analyzing module xpm_nsu_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/ip_0/sim/versal_cips_ps_vip_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module versal_cips_ps_vip_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_6_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pspmc_v1_4_6_pspmc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/sim/bd_70da_pspmc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_70da_pspmc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/sim/bd_70da.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_70da
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/sim/design_1_versal_cips_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_versal_cips_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_S03_AXI_nmu_0_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5_S03_AXI_nmu_0_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/NOC_NMU512_SPP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NOC_NMU512_SPP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_S03_AXI_nmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5_S03_AXI_nmu_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_1/sim/bd_8be5_const_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5_const_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_S02_AXI_nmu_0_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5_S02_AXI_nmu_0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_S02_AXI_nmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5_S02_AXI_nmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_S00_AXI_nmu_0_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5_S00_AXI_nmu_0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_S00_AXI_nmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5_S00_AXI_nmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_S01_AXI_nmu_0_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5_S01_AXI_nmu_0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_S01_AXI_nmu_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5_S01_AXI_nmu_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/rtl/bd_8be5_MC0_ddrc_0_phy_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5_MC0_ddrc_0_phy_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/bd_8be5_MC0_ddrc_0_phy_ddr_responder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5_MC0_ddrc_0_phy_ddr_responder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/noc_mc_ddr4_v1_0_phy_xiphy_behav.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_mc_ddr4_v1_0_phy_xiphy_behav
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/noc_mc_ddr4_v1_0_dc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_mc_ddr4_v1_0_dc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/noc_mc_ddr4_v1_0_ddrmc_wdb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_mc_ddr4_v1_0_ddrmc_wdb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/ddr4mc_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_mc_ddr4_phy_v1_0_8_monitor
INFO: [VRFC 10-311] analyzing module noc_mc_ddr4_v1_0_scoreboard
INFO: [VRFC 10-311] analyzing module ddr4mc_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_arb
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_async_fifo_ing
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_async_fifo
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_rate_limit
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_na_cmdq_new
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_na_exmon
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_na_fifo
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_na_nsu
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_reg
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_na
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_qosa
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_xmpu_comp_cell
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_xmpu_comp
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_rbuf
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_resp_queue
WARNING: [VRFC 10-9157] macro 'ID' is redefined [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:13322]
WARNING: [VRFC 10-9157] macro 'HEAD' is redefined [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:13323]
WARNING: [VRFC 10-9157] macro 'TAIL' is redefined [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:13324]
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_rrob
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_na_scaler
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_wdb
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_async_credit_counter
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_cmd_async_fifo
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_na_dc_cmd_sync
INFO: [VRFC 10-311] analyzing module noc_na_v1_0_0_na_dc_cmd_sync_arbiter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/bfm/bd_8be5_MC0_ddrc_0_phy.sv" into library xil_defaultlib
WARNING: [VRFC 10-3381] ignoring re-definition of command line macro 'XILINX_SIMULATOR' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/bfm/bd_8be5_MC0_ddrc_0_phy.sv:63]
INFO: [VRFC 10-311] analyzing module bd_8be5_MC0_ddrc_0_phy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC0_ddrc_0_wrapper.sv" into library xil_defaultlib
WARNING: [VRFC 10-8772] attribute 'XPHYIO_MC_ADDR_BIT33' is already specified; last one will take precedence [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC0_ddrc_0_wrapper.sv:265]
WARNING: [VRFC 10-8772] attribute 'XPHYIO_MC_MEMORY_TIMEPERIOD1' is already specified; last one will take precedence [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC0_ddrc_0_wrapper.sv:465]
WARNING: [VRFC 10-8772] attribute 'XPHYIO_MC_XMPU_CONFIG3' is already specified; last one will take precedence [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC0_ddrc_0_wrapper.sv:598]
INFO: [VRFC 10-311] analyzing module bd_8be5_MC0_ddrc_0_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/hdl/rtl/bd_8be5_MC0_ddrc_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5_MC0_ddrc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/sim/bd_8be5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bd_8be5
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/sim/design_1_axi_noc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_noc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/axi4_read_dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_read_dma
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/axi4_write_dma.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi4_write_dma
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/noc_self_output_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_self_output_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/noc_self_output_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_self_output_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/acc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/design_1_wrapper_self_output.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper_self_output
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/div.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/layer_norm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_norm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/layer_norm_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer_norm_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/lopd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lopd
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mac.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mat_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mat_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mem_B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mem_dist.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_dist
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mem_par.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_par
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mem_read.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mem_read_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_read_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mem_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mem_write_A.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mem_write_B.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mem_write_D.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_write_D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/mm2s.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mm2s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/pe.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/requant.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module requant
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/s2mm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module s2mm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/sqrt.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqrt
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/sreg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sreg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/stream_vector_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stream_vector_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/systolic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module systolic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sim_1/imports/sim/noc_self_output_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_self_output_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj noc_self_output_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L noc_nmu_sim_v1_0_0 -L xpm_noc -L xlconstant_v1_1_10 -L proc_sys_reset_v5_0_17 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_35 -L axi_vip_v1_1_21 -L axi_apb_bridge_v3_0_21 -L versal_cips_ps_vip_v1_0_13 -L cpm4_v1_0_18 -L cpm5_v1_0_18 -L noc_nmu_sim_v1_0_0 -L noc_hbm_nmu_sim_v1_0_0 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L hnicx -L cpm5n -L xpm --snapshot noc_self_output_tb_behav xil_defaultlib.noc_self_output_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /zfsspare/opt/Xilinx/2025.1/Vivado/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L noc_nmu_sim_v1_0_0 -L xpm_noc -L xlconstant_v1_1_10 -L proc_sys_reset_v5_0_17 -L smartconnect_v1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_35 -L axi_vip_v1_1_21 -L axi_apb_bridge_v3_0_21 -L versal_cips_ps_vip_v1_0_13 -L cpm4_v1_0_18 -L cpm5_v1_0_18 -L noc_nmu_sim_v1_0_0 -L noc_hbm_nmu_sim_v1_0_0 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L hnicx -L cpm5n -L xpm --snapshot noc_self_output_tb_behav xil_defaultlib.noc_self_output_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by AMD, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3460] index is always out of bounds for array 'REG_CONFIG0' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/noc_mc_ddr4_v1_0_dc.sv:482]
WARNING: [VRFC 10-3456] index 24 is out of range [22:0] for 'REG_CONFIG0' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/noc_mc_ddr4_v1_0_dc.sv:482]
WARNING: [VRFC 10-3460] index is always out of bounds for array 'REG_CONFIG0' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/noc_mc_ddr4_v1_0_dc.sv:483]
WARNING: [VRFC 10-3456] index 23 is out of range [22:0] for 'REG_CONFIG0' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/noc_mc_ddr4_v1_0_dc.sv:483]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 7 for port 'rd2wr_ptr' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:15651]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 1273 for port 'data_in' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:15689]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 1273 for port 'data_out' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:15693]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 7 for port 'rd2wr_ptr' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:15696]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1273 for port 'data_in' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:15715]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1273 for port 'data_out' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:15718]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'TIMEOUT' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:11013]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'TIMEOUT' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:11042]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'TIMEOUT' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:11072]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'TIMEOUT' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:11101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'TIMEOUT' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:11130]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'na2dc_txn_timer_0' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:11159]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'na2dc_txn_timer_1' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:11174]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'read_add_0' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:11407]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'read_add_1' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:11408]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'read_add_2' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:11409]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'read_add_3' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:11410]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'na2dc_txn_push' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/ddr4mc_top.sv:3558]
WARNING: [VRFC 10-3091] actual bit length 13 differs from formal bit length 8 for port 'na2dc_txn_timer' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/ddr4mc_top.sv:3566]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 32 for port 'PSPLTRACEDATA' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_6_sim.v:8811]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'SAXIGP4ARUSER' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_6_sim.v:9523]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'SAXIGP4AWUSER' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_6_sim.v:9534]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'IFNOCPMCAXI0_wid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:257624]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'IFNOCPSCCIAXI0_wid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:257667]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'IFNOCPSCCIAXI1_wid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:257710]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'IFNOCPSNCIAXI0_wid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:257753]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'IFNOCPSNCIAXI1_wid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:257796]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'IFNOCPSPCIAXI0_wid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:257839]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'IFPSCPMCFGAXI_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:250270]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 4 for port 'IFPSCPMCFGAXI_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:250276]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'SMARTCONNECT6IN_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:250857]
WARNING: [VRFC 10-3091] actual bit length 18 differs from formal bit length 32 for port 'SMARTCONNECT6IN_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:250868]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSPLFPD128X32_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:250896]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSPLFPD128X32_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:250908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSPLFPD128X64_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:250938]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSPLFPD128X64_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:250950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSPLLPD128X32_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:250980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSPLLPD128X32_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:250992]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSPLLPD128X64_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251022]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSPLLPD128X64_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251034]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_PSPLFPD128X32_araddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSPLFPD128X32_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251063]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_PSPLFPD128X32_awaddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251065]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSPLFPD128X32_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251074]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'O_PSPLFPD128X32_rdata' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251080]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'O_PSPLFPD128X32_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251084]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'O_PSPLFPD128X32_wdata' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251086]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'O_PSPLFPD128X32_wstrb' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251089]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'O_PSPLFPD128X32_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251090]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_PSPLFPD128X64_araddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251092]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSPLFPD128X64_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251101]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_PSPLFPD128X64_awaddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251103]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSPLFPD128X64_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251112]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'O_PSPLFPD128X64_rdata' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251118]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'O_PSPLFPD128X64_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251122]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'O_PSPLFPD128X64_wdata' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251124]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'O_PSPLFPD128X64_wstrb' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251127]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'O_PSPLFPD128X64_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251128]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_PSPLLPD128X32_araddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSPLLPD128X32_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251139]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_PSPLLPD128X32_awaddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251141]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSPLLPD128X32_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251150]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'O_PSPLLPD128X32_rdata' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251156]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'O_PSPLLPD128X32_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251160]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 32 for port 'O_PSPLLPD128X32_wdata' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251162]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'O_PSPLLPD128X32_wstrb' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251165]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'O_PSPLLPD128X32_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251166]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_PSPLLPD128X64_araddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSPLLPD128X64_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251177]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_PSPLLPD128X64_awaddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251179]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSPLLPD128X64_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251188]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'O_PSPLLPD128X64_rdata' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251194]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'O_PSPLLPD128X64_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251198]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 64 for port 'O_PSPLLPD128X64_wdata' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251200]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'O_PSPLLPD128X64_wstrb' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251203]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 8 for port 'O_PSPLLPD128X64_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251204]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_CPMPSAXI0_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251259]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_CPMPSAXI0_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251271]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'I_CPMPSAXI0_buser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251276]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_CPMPSAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_CPMPSAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_CPMPSAXI1_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251325]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_CPMPSAXI1_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251331]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPMCAXI0_arid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251336]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPMCAXI0_awid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251348]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPMCAXI0_bid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251357]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPMCAXI0_rid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251363]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_NOCPMCAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_NOCPMCAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251373]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSCCIAXI0_arid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251378]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSCCIAXI0_awid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251390]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSCCIAXI0_bid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251399]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSCCIAXI0_rid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251405]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_NOCPSCCIAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251409]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_NOCPSCCIAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251415]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSCCIAXI1_arid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251420]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSCCIAXI1_awid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251432]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSCCIAXI1_bid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251441]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSCCIAXI1_rid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_NOCPSCCIAXI1_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_NOCPSCCIAXI1_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251457]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSNCIAXI0_arid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251462]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSNCIAXI0_awid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251474]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSNCIAXI0_bid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251483]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSNCIAXI0_rid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251489]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_NOCPSNCIAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251493]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_NOCPSNCIAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251499]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSNCIAXI1_arid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251504]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSNCIAXI1_awid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251516]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSNCIAXI1_bid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251525]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSNCIAXI1_rid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251531]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_NOCPSNCIAXI1_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251535]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_NOCPSNCIAXI1_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251541]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSPCIAXI0_arid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251546]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSPCIAXI0_awid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251558]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSPCIAXI0_bid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251567]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'I_NOCPSPCIAXI0_rid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251573]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_NOCPSPCIAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'I_NOCPSPCIAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251583]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_PLPSAXI0_arid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251588]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 18 for port 'I_PLPSAXI0_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251595]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_PLPSAXI0_awid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251600]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 18 for port 'I_PLPSAXI0_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251607]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_PLPSAXI0_bid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251609]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_PLPSAXI0_rid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251615]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_PLPSAXI2_arid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251630]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_PLPSAXI2_awid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251642]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_PLPSAXI2_bid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251651]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_PLPSAXI2_rid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251657]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_PLPSAXI4_arid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251672]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 18 for port 'I_PLPSAXI4_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251679]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_PLPSAXI4_awid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251684]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 18 for port 'I_PLPSAXI4_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251691]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_PLPSAXI4_bid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251693]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_PLPSAXI4_rid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251699]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PMCNOCAXI0_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251720]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PMCNOCAXI0_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251731]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PMCNOCAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251741]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PMCNOCAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251747]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSCPMPCIEAXI_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251758]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSCPMPCIEAXI_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251769]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PSCPMPCIEAXI_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251779]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PSCPMPCIEAXI_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251785]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSNOCNCI0AXI_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251838]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSNOCNCI0AXI_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251849]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PSNOCNCI0AXI_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251859]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PSNOCNCI0AXI_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251865]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSNOCNCI1AXI_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251877]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSNOCNCI1AXI_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251889]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PSNOCNCI1AXI_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251901]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PSNOCNCI1AXI_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSNOCPCI0AXI_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251918]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSNOCPCI0AXI_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251929]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PSNOCPCI0AXI_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251939]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PSNOCPCI0AXI_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251945]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSNOCPCI1AXI_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSNOCPCI1AXI_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251969]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PSNOCPCI1AXI_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251981]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PSNOCPCI1AXI_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251987]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSNOCRPUAXI0_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:251998]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSNOCRPUAXI0_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252009]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PSNOCRPUAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252019]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 32 for port 'I_PSNOCRPUAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252025]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSPLFPD128X128_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252037]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSPLFPD128X128_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252049]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSPLLPD128X128_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252079]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'I_PSPLLPD128X128_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252091]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_SACEFPD_arid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252114]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'I_SACEFPD_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252121]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_SACEFPD_awid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252126]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'I_SACEFPD_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252133]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_SACEFPD_bid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252135]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'I_SACEFPD_buser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252138]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'I_SACEFPD_rid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252141]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 16 for port 'I_SAXIACP_arid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 18 for port 'I_SAXIACP_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252163]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 16 for port 'I_SAXIACP_awid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252168]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 18 for port 'I_SAXIACP_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252175]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 16 for port 'I_SAXIACP_bid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252177]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 16 for port 'I_SAXIACP_rid' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252183]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_CPMPSAXI0_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252204]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_CPMPSAXI0_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252215]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'O_CPMPSAXI0_buser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_CPMPSAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252225]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_CPMPSAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_CPMPSAXI1_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_CPMPSAXI1_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_NOCPMCAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252301]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_NOCPMCAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_NOCPSCCIAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252339]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_NOCPSCCIAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_NOCPSCCIAXI1_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_NOCPSCCIAXI1_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252383]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_NOCPSNCIAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252415]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_NOCPSNCIAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_NOCPSNCIAXI1_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252453]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_NOCPSNCIAXI1_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252459]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_NOCPSPCIAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252491]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'O_NOCPSPCIAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252497]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 64 for port 'O_PLPSAXI0_araddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252499]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 18 for port 'O_PLPSAXI0_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252508]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 64 for port 'O_PLPSAXI0_awaddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252510]
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 18 for port 'O_PLPSAXI0_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252519]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 64 for port 'O_PLPSAXI2_araddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252537]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 64 for port 'O_PLPSAXI2_awaddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252548]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 64 for port 'O_PLPSAXI4_araddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252575]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 18 for port 'O_PLPSAXI4_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252584]
WARNING: [VRFC 10-3091] actual bit length 49 differs from formal bit length 64 for port 'O_PLPSAXI4_awaddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252586]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 18 for port 'O_PLPSAXI4_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PMCNOCAXI0_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252622]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PMCNOCAXI0_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252633]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PMCNOCAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252643]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PMCNOCAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252649]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSCPMPCIEAXI_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252660]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSCPMPCIEAXI_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252671]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSCPMPCIEAXI_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252681]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSCPMPCIEAXI_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252687]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCCCIAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252719]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCCCIAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252725]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCCCIAXI1_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252757]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCCCIAXI1_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252763]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCCCIAXI2_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252795]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCCCIAXI2_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252801]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCCCIAXI3_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252833]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCCCIAXI3_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252839]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSNOCNCI0AXI_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSNOCNCI0AXI_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252861]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCNCI0AXI_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252871]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCNCI0AXI_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252877]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSNOCNCI1AXI_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252888]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSNOCNCI1AXI_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252899]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCNCI1AXI_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252909]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCNCI1AXI_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252915]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSNOCPCI0AXI_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252926]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSNOCPCI0AXI_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252937]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCPCI0AXI_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252947]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCPCI0AXI_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252953]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSNOCPCI1AXI_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252964]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSNOCPCI1AXI_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252975]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCPCI1AXI_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252985]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCPCI1AXI_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:252991]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSNOCRPUAXI0_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253002]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSNOCRPUAXI0_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253013]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCRPUAXI0_ruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253023]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 16 for port 'O_PSNOCRPUAXI0_wuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253029]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_PSPLFPD128X128_araddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253031]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSPLFPD128X128_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253040]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_PSPLFPD128X128_awaddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253042]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSPLFPD128X128_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253051]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_PSPLLPD128X128_araddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253069]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSPLLPD128X128_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253078]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_PSPLLPD128X128_awaddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253080]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 18 for port 'O_PSPLLPD128X128_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253089]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_SACEFPD_araddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253107]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'O_SACEFPD_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253116]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_SACEFPD_awaddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253118]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 18 for port 'O_SACEFPD_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253127]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 16 for port 'O_SACEFPD_buser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253131]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_SAXIACP_araddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253145]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 18 for port 'O_SAXIACP_aruser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253154]
WARNING: [VRFC 10-3091] actual bit length 44 differs from formal bit length 64 for port 'O_SAXIACP_awaddr' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253156]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 18 for port 'O_SAXIACP_awuser' [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:253165]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 's_axi_wuser' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/noc_self_output_top.v:273]
WARNING: [VRFC 10-3091] actual bit length 128 differs from formal bit length 512 for port 'IF_NOC_AXI_WDATA' [/zfsspare/opt/Xilinx/2025.1/data/ip/xpm/xpm_noc/hdl/xpm_nmu_mm.sv:263]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 64 for port 'IF_NOC_AXI_WSTRB' [/zfsspare/opt/Xilinx/2025.1/data/ip/xpm/xpm_noc/hdl/xpm_nmu_mm.sv:264]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 64 for port 'IF_NOC_AXI_WDATA_PAR' [/zfsspare/opt/Xilinx/2025.1/data/ip/xpm/xpm_noc/hdl/xpm_nmu_mm.sv:272]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'IF_NOC_AXI_RUSER' [/zfsspare/opt/Xilinx/2025.1/data/ip/xpm/xpm_noc/hdl/xpm_nmu_mm.sv:277]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 64 for port 'IF_NOC_AXI_RDATA_PAR' [/zfsspare/opt/Xilinx/2025.1/data/ip/xpm/xpm_noc/hdl/xpm_nmu_mm.sv:313]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 's_axi_wuser' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/noc_self_output_top.v:341]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 's_axi_wuser' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/noc_self_output_top.v:407]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 's_axi_wuser' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/noc_self_output_top.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in_tdata' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/noc_self_output_top.v:785]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in_tdata_bias' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/noc_self_output_top.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 'in_tdata_m' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/noc_self_output_top.v:797]
WARNING: [VRFC 10-3091] actual bit length 22 differs from formal bit length 32 for port 'in_data' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.srcs/sources_1/imports/rtl/layer_norm.sv:366]
WARNING: [VRFC 10-5021] port 'CLKFB1_DESKEW' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/rtl/bd_8be5_MC0_ddrc_0_phy_wrapper.sv:3990]
WARNING: [VRFC 10-5021] port 'CLKFB1_DESKEW' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/rtl/bd_8be5_MC0_ddrc_0_phy_wrapper.sv:4058]
WARNING: [VRFC 10-5021] port 'CLKFB1_DESKEW' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/rtl/bd_8be5_MC0_ddrc_0_phy_wrapper.sv:4134]
WARNING: [VRFC 10-5021] port 'main_regs_clk' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/ddr4mc_top.sv:2574]
WARNING: [VRFC 10-5021] port 'dc2na_rd_wrap_det' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/ddr4mc_top.sv:3413]
WARNING: [VRFC 10-5021] port 'fifo_rden_dly' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/ddr4mc_top.sv:3503]
WARNING: [VRFC 10-5021] port 'reg_ddrmc_nsu_r_egr' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:10153]
WARNING: [VRFC 10-5021] port 'reg_ddrmc_nsu_r_egr' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:10258]
WARNING: [VRFC 10-5021] port 'reg_ddrmc_nsu_r_egr' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:10417]
WARNING: [VRFC 10-5021] port 'reg_ddrmc_nsu_r_egr' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:10517]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:11669]
WARNING: [VRFC 10-3597] non-void function 'genblk6.rd_en_gen' called as a task without void casting [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:3792]
WARNING: [VRFC 10-3597] non-void function 'genblk7.rd_en_gen' called as a task without void casting [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:4464]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:5508]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:5515]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:5522]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:5529]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:15632]
WARNING: [VRFC 10-3597] non-void function 'txnq_get_next_state' called as a task without void casting [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/noc_mc_ddr4_v1_0_dc.sv:2473]
WARNING: [VRFC 10-5021] port 'IF_NOC_AXI_TDEST' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_3/hdl/bfm/bd_8be5_S00_AXI_nmu_0_top.sv:336]
WARNING: [VRFC 10-5021] port 'IF_NOC_AXI_TDEST' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_4/hdl/bfm/bd_8be5_S01_AXI_nmu_0_top.sv:336]
WARNING: [VRFC 10-5021] port 'IF_NOC_AXI_TDEST' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_2/hdl/bfm/bd_8be5_S02_AXI_nmu_0_top.sv:336]
WARNING: [VRFC 10-5021] port 'IF_NOC_AXI_TDEST' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_0/hdl/bfm/bd_8be5_S03_AXI_nmu_0_top.sv:336]
WARNING: [VRFC 10-5021] port 'pmc_i2c_scl_in' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/sim/bd_70da_pspmc_0_0.v:2871]
WARNING: [VRFC 10-5021] port 'AXDS4COHDISABLE' is not connected on this instance [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_versal_cips_0_0/bd_0/ip/ip_0/hdl/pspmc_v1_4_6_sim.v:8039]
WARNING: [VRFC 10-5021] port 'I_PSNOCCCI0AXIS_araddr' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:257453]
WARNING: [VRFC 10-5021] port 'SMARTCONNEC6INMUX_arid' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:250239]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:167671]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:155661]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:155686]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:155711]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:194349]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:194374]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:194399]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:153632]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:153657]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:153682]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:129520]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:129545]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:129570]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:202421]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:202446]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:202471]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:188262]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:188287]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:188312]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:151603]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:151628]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:151653]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:137636]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:137661]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:137686]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:200392]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:200417]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:200442]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:165762]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:165787]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:165812]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:163733]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:163758]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:163783]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:196362]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:196387]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:196412]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:159703]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:159728]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:159753]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:143123]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:143148]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:143173]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:143198]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:143223]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:143248]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:147617]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:147642]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:147667]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:186233]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:186258]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:186283]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:204434]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:204459]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:204484]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:133578]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:133603]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:133628]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:149602]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:149627]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:149652]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:127491]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:127516]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:127541]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:157690]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:157715]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:157740]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:192320]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:192345]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:192370]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:131549]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:131574]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:131599]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:198363]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:198388]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:198413]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:161704]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:161729]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:161754]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:190291]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:190316]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:190341]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:135607]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:135632]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:135657]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:175336]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:175361]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:175386]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:139657]
WARNING: [VRFC 10-5021] port 'IF_NOC_AXI_TDEST' is not connected on this instance [/zfsspare/opt/Xilinx/2025.1/data/ip/xpm/xpm_noc/hdl/xpm_nmu_mm.sv:257]
WARNING: [VRFC 10-3705] select index 23 into 'REG_CONFIG0' is out of bounds [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:7881]
WARNING: [VRFC 10-3705] select index 24 into 'REG_CONFIG0' is out of bounds [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:7882]
WARNING: [VRFC 10-3705] select index 24 into 'REG_CONFIG0' is out of bounds [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/noc_mc_ddr4_v1_0_dc.sv:482]
WARNING: [VRFC 10-3705] select index 23 into 'REG_CONFIG0' is out of bounds [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/noc_mc_ddr4_v1_0_dc.sv:483]
WARNING: [VRFC 10-3705] select index 1024 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:237543]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 5508, File /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 5515, File /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 5522, File /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 5529, File /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 15632, File /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 11669, File /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 3889, File /home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/ddr4mc_top.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 367, File /scratch/proj/xbuilds/SWIP/2025.1_0530_0145/infra/XSIM/lin/.cxl.ip/incl/versal_cips_ps_vip_v1_0_13_apis.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 382, File /scratch/proj/xbuilds/SWIP/2025.1_0530_0145/infra/XSIM/lin/.cxl.ip/incl/versal_cips_ps_vip_v1_0_13_apis.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 390, File /scratch/proj/xbuilds/SWIP/2025.1_0530_0145/infra/XSIM/lin/.cxl.ip/incl/versal_cips_ps_vip_v1_0_13_apis.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 397, File /scratch/proj/xbuilds/SWIP/2025.1_0530_0145/infra/XSIM/lin/.cxl.ip/incl/versal_cips_ps_vip_v1_0_13_apis.sv
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 420, File /scratch/proj/xbuilds/SWIP/2025.1_0530_0145/infra/XSIM/lin/.cxl.ip/incl/versal_cips_ps_vip_v1_0_13_apis.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-3980] File "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/noc_mc_ddr4_v1_0_dc.sv" Line 4516 : The SystemVerilog feature ": Sensitivity on Class Property, Queue/Associative/Dynamic Array Element, Select expression on a String" is not supported yet for simulation.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xpm.vcomponents
Compiling package xil_defaultlib.$unit_bd_8be5_S02_AXI_nmu_0_top_...
WARNING: [XSIM 43-3373] "../../../../noc_self_output_sim.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/mc_reg_sidefile_loader.sv" Line 67. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
WARNING: [XSIM 43-3373] "../../../../noc_self_output_sim.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/mc_reg_sidefile_loader.sv" Line 70. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
WARNING: [XSIM 43-3373] "../../../../noc_self_output_sim.gen/sources_1/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/mc_reg_sidefile_loader.sv" Line 83. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
Compiling package xil_defaultlib.noc_mc_ddr4_phy_v1_0_8_ddr4_bfm_...
Compiling package noc_nmu_sim_v1_0_0.$unit_noc_nmu_sim_v1_0_vl_rfs_sv
WARNING: [XSIM 43-3373] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/noc_nmu_sim_v1_0/hdl/noc_nmu_sim_v1_0_vl_rfs.sv" Line 885. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
WARNING: [XSIM 43-3373] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/noc_nmu_sim_v1_0/hdl/noc_nmu_sim_v1_0_vl_rfs.sv" Line 888. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
WARNING: [XSIM 43-3373] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/noc_nmu_sim_v1_0/hdl/noc_nmu_sim_v1_0_vl_rfs.sv" Line 901. System function $sscanf is used as system task. This system function should have a LHS e.g. x=$sscanf().
Compiling package noc_nmu_sim_v1_0_0.noc_nmu_sim_v1_0_0_axi_data_inte...
Compiling package noc_nmu_sim_v1_0_0.noc_nmu_sim_v1_0_0_axi_xil_sb_pk...
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module unisims_ver.IBUFDS
WARNING: [VRFC 10-3705] select index 23 into 'REG_CONFIG0' is out of bounds [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:7881]
WARNING: [VRFC 10-3705] select index 24 into 'REG_CONFIG0' is out of bounds [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:7882]
WARNING: [VRFC 10-3460] index is always out of bounds for array 'REG_CONFIG0' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:7262]
WARNING: [VRFC 10-3456] index 23 is out of range [22:0] for 'REG_CONFIG0' [/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/noc_na/noc_na_v1_0_vl_rfs.sv:7262]
WARNING: [XSIM 43-5612] File "/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.ip_user_files/bd/design_1/ip/design_1_axi_noc_0_0/bd_0/ip/ip_5/ip_0/hdl/ddr4/noc_mc_ddr4_v1_0_dc.sv", Line 4516 : Sensitivity on an element of Queue/Associative/Dynamic Array is not supported and will be ignored from sensitivity list.
Compiling module unisims_ver.X5PLL(CLKFBOUT_MULT=8,CLKIN_PERI...
Compiling module unisims_ver.XPLL(CLKFBOUT_MULT=8,CLKIN_PERIO...
Compiling module unisims_ver.X5PLL(CLKFBOUT_MULT=16,CLKIN_PER...
Compiling module unisims_ver.XPLL(CLKFBOUT_MULT=16,CLKIN_PERI...
Compiling module xil_defaultlib.bd_8be5_MC0_ddrc_0_phy_wrapper(C...
Compiling module xil_defaultlib.bd_8be5_MC0_ddrc_0_phy
Compiling module xil_defaultlib.bd_8be5_MC0_ddrc_0_wrapper(NPI_R...
Compiling module xil_defaultlib.bd_8be5_MC0_ddrc_0
Compiling module noc_nmu_sim_v1_0_0.cb_m
Compiling module unisims_ver.NOC_NMU128(REG_ADR_MAP_CPM=12'b1...
Compiling module xil_defaultlib.bd_8be5_S00_AXI_nmu_0_top(REG_AD...
Compiling module xil_defaultlib.bd_8be5_S00_AXI_nmu_0
Compiling module unisims_ver.NOC_NMU128(REG_ADR_MAP_CPM=12'b1...
Compiling module xil_defaultlib.bd_8be5_S01_AXI_nmu_0_top(REG_AD...
Compiling module xil_defaultlib.bd_8be5_S01_AXI_nmu_0
Compiling module unisims_ver.NOC_NMU128(REG_ADR_MAP_CPM=12'b1...
Compiling module xil_defaultlib.bd_8be5_S02_AXI_nmu_0_top(REG_AD...
Compiling module xil_defaultlib.bd_8be5_S02_AXI_nmu_0
Compiling module unisims_ver.NOC_NMU128(REG_ADR_MAP_CPM=12'b1...
Compiling module xil_defaultlib.bd_8be5_S03_AXI_nmu_0_top(REG_AD...
Compiling module xil_defaultlib.bd_8be5_S03_AXI_nmu_0
Compiling module xlconstant_v1_1_10.xlconstant_v1_1_10_xlconstant
Compiling module xil_defaultlib.bd_8be5_const_0_0
Compiling module xil_defaultlib.bd_8be5
Compiling module xil_defaultlib.design_1_axi_noc_0_0
Compiling module unisims_ver.BUFG_PS(SIM_DEVICE="VERSAL_AI_CO...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_gen_r...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_gen_c...
Compiling architecture rtl of entity axi_apb_bridge_v3_0_21.psel_decoder [\psel_decoder(c_apb_num_slaves=1...]
Compiling architecture rtl of entity axi_apb_bridge_v3_0_21.multiplexor [\multiplexor(c_apb_num_slaves=1)...]
Compiling architecture rtl of entity axi_apb_bridge_v3_0_21.axilite_sif [\axilite_sif(c_m_apb_protocol="a...]
Compiling architecture rtl of entity axi_apb_bridge_v3_0_21.apb_mif [\apb_mif(c_apb_num_slaves=1,c_m_...]
Compiling architecture rtl of entity axi_apb_bridge_v3_0_21.axi_apb_bridge [\axi_apb_bridge(c_apb_num_slaves...]
Compiling architecture versal_cips_ps_vip_v1_0_13_design_axi_apb_bridge_0_0_arch of entity versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_design_axi_apb_bridge_0_0 [versal_cips_ps_vip_v1_0_13_desig...]
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=4,IN...
Compiling architecture imp of entity proc_sys_reset_v5_0_17.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_17.proc_sys_reset [\proc_sys_reset(c_aux_rst_width=...]
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module xpm.xpm_cdc_async_rst(DEST_SYNC_FF=3...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_82...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_cdc_gray(DEST_SYNC_FF=3,INIT...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=12...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=62...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_65...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a5...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_08...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_c8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_98...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_58...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_38...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_bd...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b0...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_73...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=34...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=76...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=53...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=63...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m01_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m01_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m02_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m02_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m03_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m03_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=67...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=63...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=13...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=59...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_switc...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_44...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_48...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_88...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_e8...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_28...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_50...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_00...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=62...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_6f...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a2...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_18...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_b7...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_7a...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_a1...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_2c...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=37...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=64...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=17...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=27...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m01_e...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=37...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=64...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=17...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=27...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m01_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m02_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m02_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m03_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m03_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m04_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m04_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m05_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m05_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m06_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m06_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m07_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m07_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m08_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m08_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m09_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m09_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m10_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m10_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m11_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m11_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m12_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m12_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m13_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m13_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=99...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=34...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=13...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=24...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=22...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_switc...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_83...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_clk_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_m00_e...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_e...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=32...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=12...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=57...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_memory_sdpram(MEMORY_SIZE=62...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_s00_n...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_bd_43...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_desig...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_cci_address_d...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_mux_d...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=64,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=64,C...
Compiling module axi_vip_v1_1_21.axi_vip_v1_1_21_top(C_AXI_ADDR_W...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_m...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 238458. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_m...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 238458. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_m...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 238458. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WID_WIDTH=32,C_...
Compiling module axi_vip_v1_1_21.axi_vip_v1_1_21_top(C_AXI_WID_WI...
WARNING: [VRFC 10-3705] select index 1024 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv:237543]
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_ocm_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_ocmc_...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_reg_m...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_regc_...
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13_axi_s...
WARNING: [XSIM 43-4481] "/wrk/ci/prod/2025.1/sw/continuous/3882/output/customer/vivado/data/ip/xilinx/versal_cips_ps_vip_v1_0/hdl/versal_cips_ps_vip_v1_0_rfs.sv" Line 236988. System task $assertoff with scope arguments is not supported yet. All assertions in the design will be turned off. This behavior is equivalent of $assertoff(0).
Compiling module versal_cips_ps_vip_v1_0_13.versal_cips_ps_vip_v1_0_13(axi_a...
Compiling module xil_defaultlib.versal_cips_ps_vip_0
Compiling module xil_defaultlib.pspmc_v1_4_6_pspmc(C_SUBCORE_NAM...
Compiling module xil_defaultlib.bd_70da_pspmc_0_0
Compiling module xil_defaultlib.bd_70da
Compiling module xil_defaultlib.design_1_versal_cips_0_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.noc_self_output_control
Compiling module unisims_ver.NOC_NMU512
Compiling module xpm_noc.xpm_nmu_mm(DATA_WIDTH=128)
Compiling module xil_defaultlib.axi4_read_dma(AXI_ID_WIDTH=16,AX...
Compiling module xil_defaultlib.mem(WIDTH=8,DEPTH=2048)
Compiling module xil_defaultlib.mem_par(WIDTH=8,DEPTH=4096)
Compiling module xil_defaultlib.mem_top(WIDTH=8,DEPTH=4096)
Compiling module xil_defaultlib.mem_par(WIDTH=8,DEPTH=8192)
Compiling module xil_defaultlib.mem_top(WIDTH=8,DEPTH=8192)
Compiling module xil_defaultlib.mem_write_A(N1=2,MATRIXSIZE_W=24...
Compiling module xil_defaultlib.mem_write_B(N2=2,MATRIXSIZE_W=24...
Compiling module xil_defaultlib.mem_read(N=2)
Compiling module xil_defaultlib.mem_read(N=2,ADDR_W=13)
Compiling module xil_defaultlib.s2mm(N1=2,N2=2,MATRIXSIZE_W=24,K...
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_par(DEPTH=4096)
Compiling module xil_defaultlib.mem_top(DEPTH=4096)
Compiling module xil_defaultlib.mem_write_D(N1=2,MATRIXSIZE_W=24...
Compiling module xil_defaultlib.mem_read_D(N1=2,N2=2,MATRIXSIZE_...
Compiling module xil_defaultlib.mm2s(N1=2,N2=2,MATRIXSIZE_W=24)
Compiling module xil_defaultlib.counter(MATRIXSIZE_W=24)
Compiling module xil_defaultlib.control(N1=2,N2=2,MATRIXSIZE_W=2...
Compiling module xil_defaultlib.pe
Compiling module xil_defaultlib.systolic(N1=2,N2=2)
Compiling module xil_defaultlib.mm(N1=2,N2=2,KEEP_A=0,MEM_DEPTH_...
Compiling module xil_defaultlib.requant(OUT_BITS=32)
Compiling module xil_defaultlib.requant(D_W_ACC=8,OUT_BITS=32)
Compiling module xil_defaultlib.mat_add(D_W=32)
Compiling module xil_defaultlib.mem_par(DEPTH=768)
Compiling module xil_defaultlib.mem_top(DEPTH=768)
Compiling module xil_defaultlib.stream_vector_mem(Y_W=32,MEM_DEP...
Compiling module xil_defaultlib.sreg(DEPTH=768)
Compiling module xil_defaultlib.sreg(DEPTH=64)
Compiling module xil_defaultlib.acc
Compiling module xil_defaultlib.mac(D_W=16)
Compiling module xil_defaultlib.sqrt_default
Compiling module xil_defaultlib.lopd
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.layer_norm_default
Compiling module xil_defaultlib.layer_norm_top_default
Compiling module xil_defaultlib.requant_default
Compiling module xil_defaultlib.axi4_write_dma(AXI_ID_WIDTH=16,A...
Compiling module xil_defaultlib.noc_self_output_top(TOKENS=4,EMB...
Compiling module xil_defaultlib.design_1_wrapper_self_output
Compiling module xil_defaultlib.noc_self_output_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot noc_self_output_tb_behav
execute_script: Time (s): cpu = 00:03:50 ; elapsed = 00:01:09 . Memory (MB): peak = 3176.906 ; gain = 0.000 ; free physical = 56316 ; free virtual = 68416
INFO: [USF-XSim-69] 'elaborate' step finished in '69' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sn3syed/ece722-f25/llm_rtl_versal/noc_self_output_sim/noc_self_output_sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "noc_self_output_tb_behav -key {Behavioral:sim_1:Functional:noc_self_output_tb} -tclbatch {noc_self_output_tb.tcl} -protoinst "protoinst_files/bd_70da.protoinst" -protoinst "protoinst_files/bd_8be5.protoinst" -protoinst "protoinst_files/design_1.protoinst" -protoinst "protoinst_files/xlnoc.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_70da.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i/versal_cips_0/inst//pspmc_0/FPD_CCI_NOC_0
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i/versal_cips_0/inst//pspmc_0/FPD_CCI_NOC_1
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i/versal_cips_0/inst//pspmc_0/FPD_CCI_NOC_2
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i/versal_cips_0/inst//pspmc_0/FPD_CCI_NOC_3
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i/versal_cips_0/inst//pspmc_0/PMC_NOC_AXI_0
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_8be5.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i/axi_noc_0/inst//S00_AXI_nmu/SAXI4
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i/axi_noc_0/inst//S01_AXI_nmu/SAXI4
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i/axi_noc_0/inst//S02_AXI_nmu/SAXI4
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i/axi_noc_0/inst//S03_AXI_nmu/SAXI4
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i//axi_noc_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i//axi_noc_0/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i//axi_noc_0/S02_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i//axi_noc_0/S03_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i//versal_cips_0/FPD_CCI_NOC_0
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i//versal_cips_0/FPD_CCI_NOC_1
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i//versal_cips_0/FPD_CCI_NOC_2
INFO: [Wavedata 42-564]   Found protocol instance at /noc_self_output_tb/dut/design_1_i//versal_cips_0/FPD_CCI_NOC_3
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/xlnoc.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/xlnoc.protoinst for the following reason(s):
There are no instances of module "xlnoc" in the design.

Time resolution is 1 ps
source noc_self_output_tb.tcl
## set curr_wave [current_wave_config]
## if { [string length $curr_wave] == 0 } {
##   if { [llength [get_objects]] > 0} {
##     add_wave /
##     set_property needs_save false [current_wave_config]
##   } else {
##      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
##   }
## }
WARNING: [Wavedata 42-489] Can't add object "/noc_self_output_tb/matrix_attn_output" to the wave window because it has 196608 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/noc_self_output_tb/matrix_weight" to the wave window because it has 4718592 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/noc_self_output_tb/matrix_residual" to the wave window because it has 196608 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/noc_self_output_tb/matrix_output_expected" to the wave window because it has 196608 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
WARNING: [Wavedata 42-489] Can't add object "/noc_self_output_tb/matrix_output_actual" to the wave window because it has 196608 bits, which exceeds the display limit of 65536 bits.  To change the display limit, use the command "set_property display_limit <new limit> [current_wave_config]".
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## run 100ms
File : nocattrs.dat Opened Successfully for IP bd_8be5_MC0_ddrc_0
S80 is ACTIVE
Updating  bd_8be5_S00_AXI_nmu_0 and nocattrs.dat
Updating  bd_8be5_S01_AXI_nmu_0 and nocattrs.dat
Updating  bd_8be5_S02_AXI_nmu_0 and nocattrs.dat
Updating  bd_8be5_S03_AXI_nmu_0 and nocattrs.dat
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.R5_API.master
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.R5_API) :: r5_api [0]::: Port is ENABLED.
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.NOC_API.master
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.NOC_API) :: noc_api [0]::: Port is ENABLED.
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.A72_API.master
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.A72_API) :: a72_api [0]::: Port is ENABLED.
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_OCM.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_OCM) :: s_axi_ocm [0] ::: Port is ENABLED.
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG1.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG1) :: s_axi_reg1 [0] ::: Port is ENABLED.
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG2.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG2) :: s_axi_reg2 [0] ::: Port is ENABLED.
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG3.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG3) :: s_axi_reg3 [0] ::: Port is ENABLED.
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG4.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG4) :: s_axi_reg4 [0] ::: Port is ENABLED.
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG5.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG5) :: s_axi_reg5 [0] ::: Port is ENABLED.
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG6.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG6) :: s_axi_reg6 [0] ::: Port is ENABLED.
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG7.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG7) :: s_axi_reg7 [0] ::: Port is ENABLED.
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG8.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG8) :: s_axi_reg8 [0] ::: Port is ENABLED.
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG9.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG9) :: s_axi_reg9 [0] ::: Port is ENABLED.
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG10.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG10) :: s_axi_reg10 [0] ::: Port is ENABLED.
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG11.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG11) :: s_axi_reg11 [0] ::: Port is ENABLED.
XilinxAXIVIP: Found at Path: noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG12.slave
0 ps File: /zfsspare/opt/Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 2670 : Assertion control system task $assertoff encountered. Assertion reporting is off. 
INFO: VERSAL_CIPS_PS_VIP (noc_self_output_tb.dut.design_1_i.versal_cips_0.inst.pspmc_0.inst.PS9_VIP_inst.inst.S_AXI_REG12) :: s_axi_reg12 [0] ::: Port is ENABLED.


	***DEBUG TIP: If, there's a HANG in simulation. Then, Check and set the routing configuration properly before initiating any traffic



##########################################################################################################################
               		CIPS PS VIP INSIGHTS	
##########################################################################################################################
 ##	 User needs to provide the routing information to CIPS PS VIP before initiating the traffic
 ##	 Address decoding is not modeled inside CIPS PS VIP, hence user needs to provide the routing configuration through API
 ##	 Entire CIPS PS VIP works in a single clock domain
 ##	 All the CIPS PS VIP AXI interface width's are static i.e Address and Data widths shouldn't be changed through CIPS GUI. If, user tries to change the width's the behavior is undefined
 ##	 If user wants to perform 32/64-bit transfers, narrow transfers are supported
 ##	 CIPS PS VIP does not handle any configuration information passed through GUI, except enable and disable of AXI interfaces
 ##	 CIPS PS VIP is not modeling any AXI path delays
 ##	 Only 8/16/32 bit width registers are supported
 ##	 There is no AXI ID support
 ##	 ACE interface supports only AXI4 traffic, all sideband signals are ignored
 ##	 ACP interface supports limited features of AXI4
 ##	 	- AxSIZE  : 4 (128-bit) 
 ##	 	- AxBURST : 1 (Only INCR supported) 
 ##	 QoS (AxQOS) is not supported
 ##	 Cache Coherency is not supported
 ##	 Exclusive Access (AxLOCK) is not supported
 ##	 Bufferability (AxCACHE) is not supported
 ##	 AxREGION is not supported
 ##	 Latency modeling for OCM/REG is not supported
 ##	 ACELITE/PLAT/NPI/PIPE are not modeled
 ##	 Interconnect arbitration is not modeled as per RTL
 ##	 AXI outstanding feature is not supported
 ##	 Low Power Modeling is not supported
 ##	 AXI4 User signals cannot be accessed. If accessed, the behaviour is undefined
 ##	 CIPS PS VIP can be used to access all the AXI paths of Versal CIPS in simulation
 ##	 PL clock/PL reset/PS-PL/PL-PS interrupts can be handled through API's hooks
 ##	 CCI Ports
 ##		 a.	Bus split is not supported
 ##		 b.	No coherency supported
 ##		 c.	Currently we are supporting, 1K, 2K and 4K boundary only
 ##		 d.	Only, one CCI port can be accessed at a time
##########################################################################################################################

================================================================================
NoC Self-Output Layer End-to-End Test
================================================================================
Dimensions:
  Attention Output: [32 x 768]
  Weight (W_self_output): [768 x 768]
  Residual: [32 x 768]
  Output: [32 x 768]
Operation: LayerNorm(attn_output  weight + residual)
================================================================================
Fatal: noc_self_output_tb.dut.design_1_i.axi_noc_0.inst.S00_AXI_nmu.bd_8be5_S00_AXI_nmu_0_top_INST.NOC_NMU128_INST.BM_NOC_NMU128_INST.generate_behav_model.u_nmu REG_SRC =256 at time=19 ns ::::: noc_valid on npp_in interface should not be unconnected / unknown ('x or 'z).
Time: 19001 ps  Iteration: 0
$finish called at time : 19001 ps
INFO: [USF-XSim-96] XSim completed. Design snapshot 'noc_self_output_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100ms
launch_simulation: Time (s): cpu = 00:04:42 ; elapsed = 00:01:55 . Memory (MB): peak = 3176.906 ; gain = 144.070 ; free physical = 56284 ; free virtual = 68418
# puts "INFO: Simulation project created successfully"
INFO: Simulation project created successfully
# puts "INFO: To run simulation, use: run 50us"
INFO: To run simulation, use: run 50us
trace_performance.txt has been created for both NA and DC!
trace_performance.txt has been created for both NA and DC!
trace_performance.txt has been created for both NA and DC!
trace_performance.txt has been created for both NA and DC!
ADEC checks are passing!
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
Executing Axi4 End Of Simulation checks
INFO: xsimkernel Simulation Memory Usage: 508372 KB (Peak: 519984 KB), Simulation CPU Usage: 1410 ms
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 17:37:58 2025...
