ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/logic.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/logic_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/logic.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/logic_tb.v 
ncelab -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.logic 
ncelab -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.logic_tb 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/logic_tb.v 
ncvlog -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/cds.lib -logfile ncvlog.log -errormax 15 -update -linedebug -status /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/logic_tb.v 
ncelab -work worklib -cdslib /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/cds.lib -logfile ncelab.log -errormax 15 -access +wc -status worklib.logic_tb 
ncsim -gui -cdslib /home/student/Vatsal_58_VLSI/LAB5_8Feb/q1/cds.lib -logfile ncsim.log -errormax 15 -status worklib.logic_tb:module 
