\hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status}{}\doxysection{APB2 Peripheral Clock Enabled or Disabled Status}
\label{group___r_c_c___a_p_b2___clock___enable___disable___status}\index{APB2 Peripheral Clock Enabled or Disabled Status@{APB2 Peripheral Clock Enabled or Disabled Status}}


Check whether the APB2 peripheral clock is enabled or not.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_gad2b7c3a381d791c4ee728e303935832a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_gab1787d7cdf591c099b8d96848aee835e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_gadbc388ef3676e37b227320df83e9d1f2}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_gadbc388ef3676e37b227320df83e9d1f2}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_ga59bd3cd20df76f885695fcdad1edce27}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_gab8bba755c5ee38df4fb1e27d32cada06}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_gab8bba755c5ee38df4fb1e27d32cada06}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_ga52afd021e3f0970ce10549dbfb69abac}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_ga52afd021e3f0970ce10549dbfb69abac}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_ga9cb697e01267c3ee783f0fabf3eefda1}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_ga9cb697e01267c3ee783f0fabf3eefda1}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_ga64dcc05f8484e6a139d0f6f4e1531fff}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_ga64dcc05f8484e6a139d0f6f4e1531fff}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN) != 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_ga7116893adbb7fc144102af49de55350b}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_gabd506be27916f029d2214e88bc48f6df}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_gae8d9acd515c3fa3a3607c4d527d431c5}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_gae8d9acd515c3fa3a3607c4d527d431c5}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_ga22c9d59ac6062298a71eed0d6a4a9afd}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_gaa649af8007f817b25312fe2a82a2dc2d}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_gaa649af8007f817b25312fe2a82a2dc2d}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_ga55adb9971771c35d36a549a1948b7b1e}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_ga55adb9971771c35d36a549a1948b7b1e}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_gaf55e3121b3ce93da44a1ac83f3cdac8a}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_gaf55e3121b3ce93da44a1ac83f3cdac8a}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN) == 0U)
\item 
\mbox{\Hypertarget{group___r_c_c___a_p_b2___clock___enable___disable___status_ga6ab9ff98419017940fdd2c608e2f4db0}\label{group___r_c_c___a_p_b2___clock___enable___disable___status_ga6ab9ff98419017940fdd2c608e2f4db0}} 
\#define {\bfseries \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}()~(READ\+\_\+\+BIT(RCC-\/$>$APB2\+ENR, RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN) == 0U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Check whether the APB2 peripheral clock is enabled or not. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}
