
---------- Begin Simulation Statistics ----------
final_tick                               3822641500900                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 526695                       # Simulator instruction rate (inst/s)
host_mem_usage                               20297756                       # Number of bytes of host memory used
host_op_rate                                   615135                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3352.23                       # Real time elapsed on the host
host_tick_rate                             1140328161                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1765601212                       # Number of instructions simulated
sim_ops                                    2062074622                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.822642                       # Number of seconds simulated
sim_ticks                                3822641500900                       # Number of ticks simulated
system.cpu00.Branches                       118762326                       # Number of branches fetched
system.cpu00.committedInsts                 510125981                       # Number of instructions committed
system.cpu00.committedOps                   584417278                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                   180161234                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                   1109                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                         13                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                       180116850                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                         44384                       # DTB misses
system.cpu00.dtb.perms_faults                      49                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                 7182                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses               85676002                       # DTB read accesses
system.cpu00.dtb.read_hits                   85636887                       # DTB read hits
system.cpu00.dtb.read_misses                    39115                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkPageSizes::4K        43324     98.04%     98.04% # Table walker page sizes translated
system.cpu00.dtb.walker.walkPageSizes::2M          714      1.62%     99.65% # Table walker page sizes translated
system.cpu00.dtb.walker.walkPageSizes::1G          154      0.35%    100.00% # Table walker page sizes translated
system.cpu00.dtb.walker.walkPageSizes::total        44192                       # Table walker page sizes translated
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data        44384                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total        44384                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data        44192                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total        44192                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total        88576                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkWaitTime::samples        44384                       # Table walker wait (enqueue to first request) latency
system.cpu00.dtb.walker.walkWaitTime::0         44384    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu00.dtb.walker.walkWaitTime::total        44384                       # Table walker wait (enqueue to first request) latency
system.cpu00.dtb.walker.walks                   44384                       # Table walker walks requested
system.cpu00.dtb.walker.walksLong               44384                       # Table walker walks initiated with long descriptors
system.cpu00.dtb.walker.walksPending::samples     13866080                       # Table walker pending requests distribution
system.cpu00.dtb.walker.walksPending::0      13866080    100.00%    100.00% # Table walker pending requests distribution
system.cpu00.dtb.walker.walksPending::total     13866080                       # Table walker pending requests distribution
system.cpu00.dtb.write_accesses              94485232                       # DTB write accesses
system.cpu00.dtb.write_hits                  94479963                       # DTB write hits
system.cpu00.dtb.write_misses                    5269                       # DTB write misses
system.cpu00.idle_fraction                   0.758444                       # Percentage of idle cycles
system.cpu00.itb.accesses                   510034837                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                    286                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                         13                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                       509859774                       # DTB hits
system.cpu00.itb.inst_accesses              510034837                       # ITB inst accesses
system.cpu00.itb.inst_hits                  509859774                       # ITB inst hits
system.cpu00.itb.inst_misses                   175063                       # ITB inst misses
system.cpu00.itb.misses                        175063                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkPageSizes::4K       173589     99.17%     99.17% # Table walker page sizes translated
system.cpu00.itb.walker.walkPageSizes::2M         1450      0.83%    100.00% # Table walker page sizes translated
system.cpu00.itb.walker.walkPageSizes::total       175039                       # Table walker page sizes translated
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst       175063                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total       175063                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst       175039                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total       175039                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total       350102                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkWaitTime::samples       175063                       # Table walker wait (enqueue to first request) latency
system.cpu00.itb.walker.walkWaitTime::0        175063    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu00.itb.walker.walkWaitTime::total       175063                       # Table walker wait (enqueue to first request) latency
system.cpu00.itb.walker.walks                  175063                       # Table walker walks requested
system.cpu00.itb.walker.walksLong              175063                       # Table walker walks initiated with long descriptors
system.cpu00.itb.walker.walksPending::samples     13858180                       # Table walker pending requests distribution
system.cpu00.itb.walker.walksPending::0      13858180    100.00%    100.00% # Table walker pending requests distribution
system.cpu00.itb.walker.walksPending::total     13858180                       # Table walker pending requests distribution
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                   3069                       # number of quiesce instructions executed
system.cpu00.not_idle_fraction               0.241556                       # Percentage of non-idle cycles
system.cpu00.numCycles                     2416911806                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles             583818435.573009                       # Number of busy cycles
system.cpu00.num_cc_register_reads          145456585                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes         144464961                       # number of times the CC registers were written
system.cpu00.num_conditional_control_insts     72247236                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                  27988144                       # number of times a function call or return occured
system.cpu00.num_idle_cycles             1833093370.426991                       # Number of idle cycles
system.cpu00.num_int_alu_accesses           519446820                       # Number of integer alu accesses
system.cpu00.num_int_insts                  519446820                       # number of integer instructions
system.cpu00.num_int_register_reads         714316742                       # number of times the integer registers were read
system.cpu00.num_int_register_writes        392791536                       # number of times the integer registers were written
system.cpu00.num_load_insts                  85601170                       # Number of load instructions
system.cpu00.num_mem_refs                   180104105                       # number of memory refs
system.cpu00.num_store_insts                 94502935                       # Number of store instructions
system.cpu00.num_vec_alu_accesses               38432                       # Number of vector alu accesses
system.cpu00.num_vec_insts                      38432                       # number of vector instructions
system.cpu00.num_vec_register_reads             34227                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes             5185                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                6496      0.00%      0.00% # Class of executed instruction
system.cpu00.op_class::IntAlu               399504160     68.36%     68.36% # Class of executed instruction
system.cpu00.op_class::IntMult                4666951      0.80%     69.16% # Class of executed instruction
system.cpu00.op_class::IntDiv                  132587      0.02%     69.18% # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::FloatMisc                 4611      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0      0.00%     69.18% # Class of executed instruction
system.cpu00.op_class::MemRead               85601170     14.65%     83.83% # Class of executed instruction
system.cpu00.op_class::MemWrite              94502935     16.17%    100.00% # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                584418910                       # Class of executed instruction
system.cpu01.Branches                         3179556                       # Number of branches fetched
system.cpu01.committedInsts                  14236931                       # Number of instructions committed
system.cpu01.committedOps                    16710583                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                     5545817                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                    454                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                         5543454                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                          2363                       # DTB misses
system.cpu01.dtb.perms_faults                      56                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                  585                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                3416792                       # DTB read accesses
system.cpu01.dtb.read_hits                    3414751                       # DTB read hits
system.cpu01.dtb.read_misses                     2041                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkPageSizes::4K         2183     97.63%     97.63% # Table walker page sizes translated
system.cpu01.dtb.walker.walkPageSizes::2M           37      1.65%     99.28% # Table walker page sizes translated
system.cpu01.dtb.walker.walkPageSizes::1G           16      0.72%    100.00% # Table walker page sizes translated
system.cpu01.dtb.walker.walkPageSizes::total         2236                       # Table walker page sizes translated
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data         2363                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total         2363                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data         2236                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total         2236                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total         4599                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkWaitTime::samples         2363                       # Table walker wait (enqueue to first request) latency
system.cpu01.dtb.walker.walkWaitTime::0          2363    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu01.dtb.walker.walkWaitTime::total         2363                       # Table walker wait (enqueue to first request) latency
system.cpu01.dtb.walker.walks                    2363                       # Table walker walks requested
system.cpu01.dtb.walker.walksLong                2363                       # Table walker walks initiated with long descriptors
system.cpu01.dtb.walker.walksPending::samples    -97804488                       # Table walker pending requests distribution
system.cpu01.dtb.walker.walksPending::0     -97804488    100.00%    100.00% # Table walker pending requests distribution
system.cpu01.dtb.walker.walksPending::total    -97804488                       # Table walker pending requests distribution
system.cpu01.dtb.write_accesses               2129025                       # DTB write accesses
system.cpu01.dtb.write_hits                   2128703                       # DTB write hits
system.cpu01.dtb.write_misses                     322                       # DTB write misses
system.cpu01.idle_fraction                   0.993093                       # Percentage of idle cycles
system.cpu01.itb.accesses                    14236688                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                    394                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                        14219037                       # DTB hits
system.cpu01.itb.inst_accesses               14236688                       # ITB inst accesses
system.cpu01.itb.inst_hits                   14219037                       # ITB inst hits
system.cpu01.itb.inst_misses                    17651                       # ITB inst misses
system.cpu01.itb.misses                         17651                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkPageSizes::4K        17539     99.68%     99.68% # Table walker page sizes translated
system.cpu01.itb.walker.walkPageSizes::2M           57      0.32%    100.00% # Table walker page sizes translated
system.cpu01.itb.walker.walkPageSizes::total        17596                       # Table walker page sizes translated
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst        17651                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total        17651                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst        17596                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total        17596                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total        35247                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkWaitTime::samples        17651                       # Table walker wait (enqueue to first request) latency
system.cpu01.itb.walker.walkWaitTime::0         17651    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu01.itb.walker.walkWaitTime::total        17651                       # Table walker wait (enqueue to first request) latency
system.cpu01.itb.walker.walks                   17651                       # Table walker walks requested
system.cpu01.itb.walker.walksLong               17651                       # Table walker walks initiated with long descriptors
system.cpu01.itb.walker.walksPending::samples    -97812388                       # Table walker pending requests distribution
system.cpu01.itb.walker.walksPending::0     -97812388    100.00%    100.00% # Table walker pending requests distribution
system.cpu01.itb.walker.walksPending::total    -97812388                       # Table walker pending requests distribution
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                   1981                       # number of quiesce instructions executed
system.cpu01.not_idle_fraction               0.006907                       # Percentage of non-idle cycles
system.cpu01.numCycles                     2366370202                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles             16344226.847756                       # Number of busy cycles
system.cpu01.num_cc_register_reads            4474225                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2822424                       # number of times the CC registers were written
system.cpu01.num_conditional_control_insts      2074582                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                   1005719                       # number of times a function call or return occured
system.cpu01.num_idle_cycles             2350025975.152244                       # Number of idle cycles
system.cpu01.num_int_alu_accesses            15208004                       # Number of integer alu accesses
system.cpu01.num_int_insts                   15208004                       # number of integer instructions
system.cpu01.num_int_register_reads          19959088                       # number of times the integer registers were read
system.cpu01.num_int_register_writes         12007550                       # number of times the integer registers were written
system.cpu01.num_load_insts                   3406742                       # Number of load instructions
system.cpu01.num_mem_refs                     5535527                       # number of memory refs
system.cpu01.num_store_insts                  2128785                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                5322                       # Number of vector alu accesses
system.cpu01.num_vec_insts                       5322                       # number of vector instructions
system.cpu01.num_vec_register_reads              3960                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes             1518                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                1714      0.01%      0.01% # Class of executed instruction
system.cpu01.op_class::IntAlu                11133250     66.62%     66.63% # Class of executed instruction
system.cpu01.op_class::IntMult                  27920      0.17%     66.80% # Class of executed instruction
system.cpu01.op_class::IntDiv                   12139      0.07%     66.87% # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0      0.00%     66.87% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     66.87% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     66.87% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     66.87% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     66.87% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     66.87% # Class of executed instruction
system.cpu01.op_class::FloatMisc                  477      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdAes                      0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0      0.00%     66.88% # Class of executed instruction
system.cpu01.op_class::MemRead                3406742     20.39%     87.26% # Class of executed instruction
system.cpu01.op_class::MemWrite               2128785     12.74%    100.00% # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                 16711027                       # Class of executed instruction
system.cpu02.Branches                         5627996                       # Number of branches fetched
system.cpu02.committedInsts                  25857429                       # Number of instructions committed
system.cpu02.committedOps                    30432428                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                    10136558                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                   1426                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                        10129132                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                          7426                       # DTB misses
system.cpu02.dtb.perms_faults                     457                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                 2947                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                6050293                       # DTB read accesses
system.cpu02.dtb.read_hits                    6044388                       # DTB read hits
system.cpu02.dtb.read_misses                     5905                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkPageSizes::4K         6347     96.69%     96.69% # Table walker page sizes translated
system.cpu02.dtb.walker.walkPageSizes::2M          173      2.64%     99.33% # Table walker page sizes translated
system.cpu02.dtb.walker.walkPageSizes::1G           44      0.67%    100.00% # Table walker page sizes translated
system.cpu02.dtb.walker.walkPageSizes::total         6564                       # Table walker page sizes translated
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data         7426                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total         7426                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data         6564                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total         6564                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total        13990                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkWaitTime::samples         7426                       # Table walker wait (enqueue to first request) latency
system.cpu02.dtb.walker.walkWaitTime::0          7426    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu02.dtb.walker.walkWaitTime::total         7426                       # Table walker wait (enqueue to first request) latency
system.cpu02.dtb.walker.walks                    7426                       # Table walker walks requested
system.cpu02.dtb.walker.walksLong                7426                       # Table walker walks initiated with long descriptors
system.cpu02.dtb.walker.walksPending::samples   1908842720                       # Table walker pending requests distribution
system.cpu02.dtb.walker.walksPending::0    1908842720    100.00%    100.00% # Table walker pending requests distribution
system.cpu02.dtb.walker.walksPending::total   1908842720                       # Table walker pending requests distribution
system.cpu02.dtb.write_accesses               4086265                       # DTB write accesses
system.cpu02.dtb.write_hits                   4084744                       # DTB write hits
system.cpu02.dtb.write_misses                    1521                       # DTB write misses
system.cpu02.idle_fraction                   0.987421                       # Percentage of idle cycles
system.cpu02.itb.accesses                    25859476                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                    904                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                        25832514                       # DTB hits
system.cpu02.itb.inst_accesses               25859476                       # ITB inst accesses
system.cpu02.itb.inst_hits                   25832514                       # ITB inst hits
system.cpu02.itb.inst_misses                    26962                       # ITB inst misses
system.cpu02.itb.misses                         26962                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkPageSizes::4K        26550     99.56%     99.56% # Table walker page sizes translated
system.cpu02.itb.walker.walkPageSizes::2M          118      0.44%    100.00% # Table walker page sizes translated
system.cpu02.itb.walker.walkPageSizes::total        26668                       # Table walker page sizes translated
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst        26962                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total        26962                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst        26668                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total        26668                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total        53630                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkWaitTime::samples        26962                       # Table walker wait (enqueue to first request) latency
system.cpu02.itb.walker.walkWaitTime::0         26962    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu02.itb.walker.walkWaitTime::total        26962                       # Table walker wait (enqueue to first request) latency
system.cpu02.itb.walker.walks                   26962                       # Table walker walks requested
system.cpu02.itb.walker.walksLong               26962                       # Table walker walks initiated with long descriptors
system.cpu02.itb.walker.walksPending::samples   1908834820                       # Table walker pending requests distribution
system.cpu02.itb.walker.walksPending::0    1908834820    100.00%    100.00% # Table walker pending requests distribution
system.cpu02.itb.walker.walksPending::total   1908834820                       # Table walker pending requests distribution
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                   2180                       # number of quiesce instructions executed
system.cpu02.not_idle_fraction               0.012579                       # Percentage of non-idle cycles
system.cpu02.numCycles                     2416910217                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles             30403222.039600                       # Number of busy cycles
system.cpu02.num_cc_register_reads            7623390                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           5924754                       # number of times the CC registers were written
system.cpu02.num_conditional_control_insts      3833891                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                   1548722                       # number of times a function call or return occured
system.cpu02.num_idle_cycles             2386506994.960400                       # Number of idle cycles
system.cpu02.num_int_alu_accesses            27818143                       # Number of integer alu accesses
system.cpu02.num_int_insts                   27818143                       # number of integer instructions
system.cpu02.num_int_register_reads          36812295                       # number of times the integer registers were read
system.cpu02.num_int_register_writes         22182096                       # number of times the integer registers were written
system.cpu02.num_load_insts                   6039585                       # Number of load instructions
system.cpu02.num_mem_refs                    10125659                       # number of memory refs
system.cpu02.num_store_insts                  4086074                       # Number of store instructions
system.cpu02.num_vec_alu_accesses               11108                       # Number of vector alu accesses
system.cpu02.num_vec_insts                      11108                       # number of vector instructions
system.cpu02.num_vec_register_reads              9272                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes             1888                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                5115      0.02%      0.02% # Class of executed instruction
system.cpu02.op_class::IntAlu                20226037     66.46%     66.47% # Class of executed instruction
system.cpu02.op_class::IntMult                  62493      0.21%     66.68% # Class of executed instruction
system.cpu02.op_class::IntDiv                   15493      0.05%     66.73% # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::FloatMisc                  136      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdAes                      0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0      0.00%     66.73% # Class of executed instruction
system.cpu02.op_class::MemRead                6039585     19.84%     86.57% # Class of executed instruction
system.cpu02.op_class::MemWrite               4086074     13.43%    100.00% # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                 30434933                       # Class of executed instruction
system.cpu03.Branches                         2036730                       # Number of branches fetched
system.cpu03.committedInsts                   8977808                       # Number of instructions committed
system.cpu03.committedOps                    10587160                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                     3518314                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                    312                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                         3516769                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                          1545                       # DTB misses
system.cpu03.dtb.perms_faults                      64                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                  494                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                2226955                       # DTB read accesses
system.cpu03.dtb.read_hits                    2225617                       # DTB read hits
system.cpu03.dtb.read_misses                     1338                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkPageSizes::4K         1399     97.42%     97.42% # Table walker page sizes translated
system.cpu03.dtb.walker.walkPageSizes::2M           27      1.88%     99.30% # Table walker page sizes translated
system.cpu03.dtb.walker.walkPageSizes::1G           10      0.70%    100.00% # Table walker page sizes translated
system.cpu03.dtb.walker.walkPageSizes::total         1436                       # Table walker page sizes translated
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data         1545                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total         1545                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data         1436                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total         1436                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total         2981                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkWaitTime::samples         1545                       # Table walker wait (enqueue to first request) latency
system.cpu03.dtb.walker.walkWaitTime::0          1545    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu03.dtb.walker.walkWaitTime::total         1545                       # Table walker wait (enqueue to first request) latency
system.cpu03.dtb.walker.walks                    1545                       # Table walker walks requested
system.cpu03.dtb.walker.walksLong                1545                       # Table walker walks initiated with long descriptors
system.cpu03.dtb.walker.walksPending::samples   -379556368                       # Table walker pending requests distribution
system.cpu03.dtb.walker.walksPending::0    -379556368    100.00%    100.00% # Table walker pending requests distribution
system.cpu03.dtb.walker.walksPending::total   -379556368                       # Table walker pending requests distribution
system.cpu03.dtb.write_accesses               1291359                       # DTB write accesses
system.cpu03.dtb.write_hits                   1291152                       # DTB write hits
system.cpu03.dtb.write_misses                     207                       # DTB write misses
system.cpu03.idle_fraction                   0.995624                       # Percentage of idle cycles
system.cpu03.itb.accesses                     8977487                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                         8972331                       # DTB hits
system.cpu03.itb.inst_accesses                8977487                       # ITB inst accesses
system.cpu03.itb.inst_hits                    8972331                       # ITB inst hits
system.cpu03.itb.inst_misses                     5156                       # ITB inst misses
system.cpu03.itb.misses                          5156                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkPageSizes::4K         5087     99.37%     99.37% # Table walker page sizes translated
system.cpu03.itb.walker.walkPageSizes::2M           32      0.63%    100.00% # Table walker page sizes translated
system.cpu03.itb.walker.walkPageSizes::total         5119                       # Table walker page sizes translated
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst         5156                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total         5156                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst         5119                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total         5119                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total        10275                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkWaitTime::samples         5156                       # Table walker wait (enqueue to first request) latency
system.cpu03.itb.walker.walkWaitTime::0          5156    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu03.itb.walker.walkWaitTime::total         5156                       # Table walker wait (enqueue to first request) latency
system.cpu03.itb.walker.walks                    5156                       # Table walker walks requested
system.cpu03.itb.walker.walksLong                5156                       # Table walker walks initiated with long descriptors
system.cpu03.itb.walker.walksPending::samples   -379564268                       # Table walker pending requests distribution
system.cpu03.itb.walker.walksPending::0    -379564268    100.00%    100.00% # Table walker pending requests distribution
system.cpu03.itb.walker.walksPending::total   -379564268                       # Table walker pending requests distribution
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                   1730                       # number of quiesce instructions executed
system.cpu03.not_idle_fraction               0.004376                       # Percentage of non-idle cycles
system.cpu03.numCycles                     2328442378                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles             10189040.841720                       # Number of busy cycles
system.cpu03.num_cc_register_reads            3283876                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           1676709                       # number of times the CC registers were written
system.cpu03.num_conditional_control_insts      1371272                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                    619428                       # number of times a function call or return occured
system.cpu03.num_idle_cycles             2318253337.158280                       # Number of idle cycles
system.cpu03.num_int_alu_accesses             9471746                       # Number of integer alu accesses
system.cpu03.num_int_insts                    9471746                       # number of integer instructions
system.cpu03.num_int_register_reads          12318768                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          7448190                       # number of times the integer registers were written
system.cpu03.num_load_insts                   2224835                       # Number of load instructions
system.cpu03.num_mem_refs                     3516152                       # number of memory refs
system.cpu03.num_store_insts                  1291317                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                2117                       # Number of vector alu accesses
system.cpu03.num_vec_insts                       2117                       # number of vector instructions
system.cpu03.num_vec_register_reads              1749                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes              380                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                 644      0.01%      0.01% # Class of executed instruction
system.cpu03.op_class::IntAlu                 7050048     66.59%     66.59% # Class of executed instruction
system.cpu03.op_class::IntMult                  17080      0.16%     66.76% # Class of executed instruction
system.cpu03.op_class::IntDiv                    3582      0.03%     66.79% # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::FloatMisc                   58      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdAes                      0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0      0.00%     66.79% # Class of executed instruction
system.cpu03.op_class::MemRead                2224835     21.01%     87.80% # Class of executed instruction
system.cpu03.op_class::MemWrite               1291317     12.20%    100.00% # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                 10587564                       # Class of executed instruction
system.cpu04.Branches                         5465409                       # Number of branches fetched
system.cpu04.committedInsts                  23708163                       # Number of instructions committed
system.cpu04.committedOps                    28082180                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                     9259663                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                    417                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                         9248789                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                         10874                       # DTB misses
system.cpu04.dtb.perms_faults                      23                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                 2289                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                5323534                       # DTB read accesses
system.cpu04.dtb.read_hits                    5313918                       # DTB read hits
system.cpu04.dtb.read_misses                     9616                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkPageSizes::4K        10587     98.46%     98.46% # Table walker page sizes translated
system.cpu04.dtb.walker.walkPageSizes::2M          156      1.45%     99.91% # Table walker page sizes translated
system.cpu04.dtb.walker.walkPageSizes::1G           10      0.09%    100.00% # Table walker page sizes translated
system.cpu04.dtb.walker.walkPageSizes::total        10753                       # Table walker page sizes translated
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data        10874                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total        10874                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data        10753                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total        10753                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total        21627                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkWaitTime::samples        10874                       # Table walker wait (enqueue to first request) latency
system.cpu04.dtb.walker.walkWaitTime::0         10874    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu04.dtb.walker.walkWaitTime::total        10874                       # Table walker wait (enqueue to first request) latency
system.cpu04.dtb.walker.walks                   10874                       # Table walker walks requested
system.cpu04.dtb.walker.walksLong               10874                       # Table walker walks initiated with long descriptors
system.cpu04.dtb.walker.walksPending::samples   1627019740                       # Table walker pending requests distribution
system.cpu04.dtb.walker.walksPending::0    1627019740    100.00%    100.00% # Table walker pending requests distribution
system.cpu04.dtb.walker.walksPending::total   1627019740                       # Table walker pending requests distribution
system.cpu04.dtb.write_accesses               3936129                       # DTB write accesses
system.cpu04.dtb.write_hits                   3934871                       # DTB write hits
system.cpu04.dtb.write_misses                    1258                       # DTB write misses
system.cpu04.idle_fraction                   0.988392                       # Percentage of idle cycles
system.cpu04.itb.accesses                    23709153                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                        23659056                       # DTB hits
system.cpu04.itb.inst_accesses               23709153                       # ITB inst accesses
system.cpu04.itb.inst_hits                   23659056                       # ITB inst hits
system.cpu04.itb.inst_misses                    50097                       # ITB inst misses
system.cpu04.itb.misses                         50097                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkPageSizes::4K        49748     99.31%     99.31% # Table walker page sizes translated
system.cpu04.itb.walker.walkPageSizes::2M          346      0.69%    100.00% # Table walker page sizes translated
system.cpu04.itb.walker.walkPageSizes::total        50094                       # Table walker page sizes translated
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst        50097                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total        50097                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst        50094                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total        50094                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total       100191                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkWaitTime::samples        50097                       # Table walker wait (enqueue to first request) latency
system.cpu04.itb.walker.walkWaitTime::0         50097    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu04.itb.walker.walkWaitTime::total        50097                       # Table walker wait (enqueue to first request) latency
system.cpu04.itb.walker.walks                   50097                       # Table walker walks requested
system.cpu04.itb.walker.walksLong               50097                       # Table walker walks initiated with long descriptors
system.cpu04.itb.walker.walksPending::samples   1627011840                       # Table walker pending requests distribution
system.cpu04.itb.walker.walksPending::0    1627011840    100.00%    100.00% # Table walker pending requests distribution
system.cpu04.itb.walker.walksPending::total   1627011840                       # Table walker pending requests distribution
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                   2042                       # number of quiesce instructions executed
system.cpu04.not_idle_fraction               0.011608                       # Percentage of non-idle cycles
system.cpu04.numCycles                     2416912207                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles             28054444.537403                       # Number of busy cycles
system.cpu04.num_cc_register_reads            6560441                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           4794279                       # number of times the CC registers were written
system.cpu04.num_conditional_control_insts      3488089                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                   1704824                       # number of times a function call or return occured
system.cpu04.num_idle_cycles             2388857762.462597                       # Number of idle cycles
system.cpu04.num_int_alu_accesses            25770836                       # Number of integer alu accesses
system.cpu04.num_int_insts                   25770836                       # number of integer instructions
system.cpu04.num_int_register_reads          34081381                       # number of times the integer registers were read
system.cpu04.num_int_register_writes         20237825                       # number of times the integer registers were written
system.cpu04.num_load_insts                   5313967                       # Number of load instructions
system.cpu04.num_mem_refs                     9249168                       # number of memory refs
system.cpu04.num_store_insts                  3935201                       # Number of store instructions
system.cpu04.num_vec_alu_accesses               41882                       # Number of vector alu accesses
system.cpu04.num_vec_insts                      41882                       # number of vector instructions
system.cpu04.num_vec_register_reads             37692                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes             5314                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                6692      0.02%      0.02% # Class of executed instruction
system.cpu04.op_class::IntAlu                18769928     66.84%     66.86% # Class of executed instruction
system.cpu04.op_class::IntMult                  42856      0.15%     67.01% # Class of executed instruction
system.cpu04.op_class::IntDiv                   10298      0.04%     67.05% # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0      0.00%     67.05% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     67.05% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     67.05% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     67.05% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     67.05% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     67.05% # Class of executed instruction
system.cpu04.op_class::FloatMisc                 4997      0.02%     67.07% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdAes                      0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0      0.00%     67.07% # Class of executed instruction
system.cpu04.op_class::MemRead                5313967     18.92%     85.99% # Class of executed instruction
system.cpu04.op_class::MemWrite               3935201     14.01%    100.00% # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                 28083939                       # Class of executed instruction
system.cpu05.Branches                         4450521                       # Number of branches fetched
system.cpu05.committedInsts                  20134714                       # Number of instructions committed
system.cpu05.committedOps                    23795629                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                     8021288                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                    465                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                         8016538                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                          4750                       # DTB misses
system.cpu05.dtb.perms_faults                     134                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                 1019                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                4761251                       # DTB read accesses
system.cpu05.dtb.read_hits                    4757411                       # DTB read hits
system.cpu05.dtb.read_misses                     3840                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkPageSizes::4K         4422     97.90%     97.90% # Table walker page sizes translated
system.cpu05.dtb.walker.walkPageSizes::2M           67      1.48%     99.38% # Table walker page sizes translated
system.cpu05.dtb.walker.walkPageSizes::1G           28      0.62%    100.00% # Table walker page sizes translated
system.cpu05.dtb.walker.walkPageSizes::total         4517                       # Table walker page sizes translated
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data         4750                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total         4750                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data         4517                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total         4517                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total         9267                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkWaitTime::samples         4750                       # Table walker wait (enqueue to first request) latency
system.cpu05.dtb.walker.walkWaitTime::0          4750    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu05.dtb.walker.walkWaitTime::total         4750                       # Table walker wait (enqueue to first request) latency
system.cpu05.dtb.walker.walks                    4750                       # Table walker walks requested
system.cpu05.dtb.walker.walksLong                4750                       # Table walker walks initiated with long descriptors
system.cpu05.dtb.walker.walksPending::samples   -661063348                       # Table walker pending requests distribution
system.cpu05.dtb.walker.walksPending::0    -661063348    100.00%    100.00% # Table walker pending requests distribution
system.cpu05.dtb.walker.walksPending::total   -661063348                       # Table walker pending requests distribution
system.cpu05.dtb.write_accesses               3260037                       # DTB write accesses
system.cpu05.dtb.write_hits                   3259127                       # DTB write hits
system.cpu05.dtb.write_misses                     910                       # DTB write misses
system.cpu05.idle_fraction                   0.990165                       # Percentage of idle cycles
system.cpu05.itb.accesses                    20134794                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                    331                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                        20095101                       # DTB hits
system.cpu05.itb.inst_accesses               20134794                       # ITB inst accesses
system.cpu05.itb.inst_hits                   20095101                       # ITB inst hits
system.cpu05.itb.inst_misses                    39693                       # ITB inst misses
system.cpu05.itb.misses                         39693                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkPageSizes::4K        39337     99.31%     99.31% # Table walker page sizes translated
system.cpu05.itb.walker.walkPageSizes::2M          272      0.69%    100.00% # Table walker page sizes translated
system.cpu05.itb.walker.walkPageSizes::total        39609                       # Table walker page sizes translated
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst        39693                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total        39693                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst        39609                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total        39609                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total        79302                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkWaitTime::samples        39693                       # Table walker wait (enqueue to first request) latency
system.cpu05.itb.walker.walkWaitTime::0         39693    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu05.itb.walker.walkWaitTime::total        39693                       # Table walker wait (enqueue to first request) latency
system.cpu05.itb.walker.walks                   39693                       # Table walker walks requested
system.cpu05.itb.walker.walksLong               39693                       # Table walker walks initiated with long descriptors
system.cpu05.itb.walker.walksPending::samples   -661071248                       # Table walker pending requests distribution
system.cpu05.itb.walker.walksPending::0    -661071248    100.00%    100.00% # Table walker pending requests distribution
system.cpu05.itb.walker.walksPending::total   -661071248                       # Table walker pending requests distribution
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                   1977                       # number of quiesce instructions executed
system.cpu05.not_idle_fraction               0.009835                       # Percentage of non-idle cycles
system.cpu05.numCycles                     2328442705                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles             22901283.682610                       # Number of busy cycles
system.cpu05.num_cc_register_reads            5583325                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           3977589                       # number of times the CC registers were written
system.cpu05.num_conditional_control_insts      2875540                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                   1442369                       # number of times a function call or return occured
system.cpu05.num_idle_cycles             2305541421.317389                       # Number of idle cycles
system.cpu05.num_int_alu_accesses            21882278                       # Number of integer alu accesses
system.cpu05.num_int_insts                   21882278                       # number of integer instructions
system.cpu05.num_int_register_reads          29005397                       # number of times the integer registers were read
system.cpu05.num_int_register_writes         17251174                       # number of times the integer registers were written
system.cpu05.num_load_insts                   4751485                       # Number of load instructions
system.cpu05.num_mem_refs                     8010974                       # number of memory refs
system.cpu05.num_store_insts                  3259489                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                3476                       # Number of vector alu accesses
system.cpu05.num_vec_insts                       3476                       # number of vector instructions
system.cpu05.num_vec_register_reads              2820                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes              680                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                1386      0.01%      0.01% # Class of executed instruction
system.cpu05.op_class::IntAlu                15724764     66.08%     66.09% # Class of executed instruction
system.cpu05.op_class::IntMult                  45727      0.19%     66.28% # Class of executed instruction
system.cpu05.op_class::IntDiv                   13464      0.06%     66.33% # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0      0.00%     66.33% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     66.33% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     66.33% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     66.33% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     66.33% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     66.33% # Class of executed instruction
system.cpu05.op_class::FloatMisc                   92      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdAes                      0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0      0.00%     66.34% # Class of executed instruction
system.cpu05.op_class::MemRead                4751485     19.97%     86.30% # Class of executed instruction
system.cpu05.op_class::MemWrite               3259489     13.70%    100.00% # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                 23796407                       # Class of executed instruction
system.cpu06.Branches                         7570444                       # Number of branches fetched
system.cpu06.committedInsts                  34051433                       # Number of instructions committed
system.cpu06.committedOps                    40287753                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                    13447105                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                    692                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                        13429804                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                         17301                       # DTB misses
system.cpu06.dtb.perms_faults                     221                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                 3441                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                7833901                       # DTB read accesses
system.cpu06.dtb.read_hits                    7818393                       # DTB read hits
system.cpu06.dtb.read_misses                    15508                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkPageSizes::4K        16358     97.65%     97.65% # Table walker page sizes translated
system.cpu06.dtb.walker.walkPageSizes::2M          213      1.27%     98.93% # Table walker page sizes translated
system.cpu06.dtb.walker.walkPageSizes::1G          180      1.07%    100.00% # Table walker page sizes translated
system.cpu06.dtb.walker.walkPageSizes::total        16751                       # Table walker page sizes translated
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data        17301                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total        17301                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data        16751                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total        16751                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total        34052                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkWaitTime::samples        17301                       # Table walker wait (enqueue to first request) latency
system.cpu06.dtb.walker.walkWaitTime::0         17301    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu06.dtb.walker.walkWaitTime::total        17301                       # Table walker wait (enqueue to first request) latency
system.cpu06.dtb.walker.walks                   17301                       # Table walker walks requested
system.cpu06.dtb.walker.walksLong               17301                       # Table walker walks initiated with long descriptors
system.cpu06.dtb.walker.walksPending::samples   1345195180                       # Table walker pending requests distribution
system.cpu06.dtb.walker.walksPending::0    1345195180    100.00%    100.00% # Table walker pending requests distribution
system.cpu06.dtb.walker.walksPending::total   1345195180                       # Table walker pending requests distribution
system.cpu06.dtb.write_accesses               5613204                       # DTB write accesses
system.cpu06.dtb.write_hits                   5611411                       # DTB write hits
system.cpu06.dtb.write_misses                    1793                       # DTB write misses
system.cpu06.idle_fraction                   0.983347                       # Percentage of idle cycles
system.cpu06.itb.accesses                    34053542                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                    395                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                        33986550                       # DTB hits
system.cpu06.itb.inst_accesses               34053542                       # ITB inst accesses
system.cpu06.itb.inst_hits                   33986550                       # ITB inst hits
system.cpu06.itb.inst_misses                    66992                       # ITB inst misses
system.cpu06.itb.misses                         66992                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkPageSizes::4K        66334     99.26%     99.26% # Table walker page sizes translated
system.cpu06.itb.walker.walkPageSizes::2M          492      0.74%    100.00% # Table walker page sizes translated
system.cpu06.itb.walker.walkPageSizes::total        66826                       # Table walker page sizes translated
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst        66992                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total        66992                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst        66826                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total        66826                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total       133818                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkWaitTime::samples        66992                       # Table walker wait (enqueue to first request) latency
system.cpu06.itb.walker.walkWaitTime::0         66992    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu06.itb.walker.walkWaitTime::total        66992                       # Table walker wait (enqueue to first request) latency
system.cpu06.itb.walker.walks                   66992                       # Table walker walks requested
system.cpu06.itb.walker.walksLong               66992                       # Table walker walks initiated with long descriptors
system.cpu06.itb.walker.walksPending::samples   1345187280                       # Table walker pending requests distribution
system.cpu06.itb.walker.walksPending::0    1345187280    100.00%    100.00% # Table walker pending requests distribution
system.cpu06.itb.walker.walksPending::total   1345187280                       # Table walker pending requests distribution
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                   2141                       # number of quiesce instructions executed
system.cpu06.not_idle_fraction               0.016653                       # Percentage of non-idle cycles
system.cpu06.numCycles                     2399221352                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles             39954058.810168                       # Number of busy cycles
system.cpu06.num_cc_register_reads            9153677                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           7445352                       # number of times the CC registers were written
system.cpu06.num_conditional_control_insts      4861512                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                   2367859                       # number of times a function call or return occured
system.cpu06.num_idle_cycles             2359267293.189832                       # Number of idle cycles
system.cpu06.num_int_alu_accesses            37109653                       # Number of integer alu accesses
system.cpu06.num_int_insts                   37109653                       # number of integer instructions
system.cpu06.num_int_register_reads          49180297                       # number of times the integer registers were read
system.cpu06.num_int_register_writes         29425160                       # number of times the integer registers were written
system.cpu06.num_load_insts                   7818646                       # Number of load instructions
system.cpu06.num_mem_refs                    13431230                       # number of memory refs
system.cpu06.num_store_insts                  5612584                       # Number of store instructions
system.cpu06.num_vec_alu_accesses               42057                       # Number of vector alu accesses
system.cpu06.num_vec_insts                      42057                       # number of vector instructions
system.cpu06.num_vec_register_reads             37674                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes             5008                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                8432      0.02%      0.02% # Class of executed instruction
system.cpu06.op_class::IntAlu                26751928     66.40%     66.42% # Class of executed instruction
system.cpu06.op_class::IntMult                  79145      0.20%     66.61% # Class of executed instruction
system.cpu06.op_class::IntDiv                   16888      0.04%     66.66% # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::FloatMisc                 2865      0.01%     66.66% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdAes                      0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0      0.00%     66.66% # Class of executed instruction
system.cpu06.op_class::MemRead                7818646     19.41%     86.07% # Class of executed instruction
system.cpu06.op_class::MemWrite               5612584     13.93%    100.00% # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                 40290488                       # Class of executed instruction
system.cpu07.Branches                        22763019                       # Number of branches fetched
system.cpu07.committedInsts                  97789396                       # Number of instructions committed
system.cpu07.committedOps                   116645374                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                    40625840                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                    178                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                        40596531                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                         29309                       # DTB misses
system.cpu07.dtb.perms_faults                       9                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                 6645                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses               22417204                       # DTB read accesses
system.cpu07.dtb.read_hits                   22391658                       # DTB read hits
system.cpu07.dtb.read_misses                    25546                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkPageSizes::4K        28265     96.77%     96.77% # Table walker page sizes translated
system.cpu07.dtb.walker.walkPageSizes::2M          749      2.56%     99.34% # Table walker page sizes translated
system.cpu07.dtb.walker.walkPageSizes::1G          194      0.66%    100.00% # Table walker page sizes translated
system.cpu07.dtb.walker.walkPageSizes::total        29208                       # Table walker page sizes translated
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data        29309                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total        29309                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data        29208                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total        29208                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total        58517                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkWaitTime::samples        29309                       # Table walker wait (enqueue to first request) latency
system.cpu07.dtb.walker.walkWaitTime::0         29309    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu07.dtb.walker.walkWaitTime::total        29309                       # Table walker wait (enqueue to first request) latency
system.cpu07.dtb.walker.walks                   29309                       # Table walker walks requested
system.cpu07.dtb.walker.walksLong               29309                       # Table walker walks initiated with long descriptors
system.cpu07.dtb.walker.walksPending::samples   -942113708                       # Table walker pending requests distribution
system.cpu07.dtb.walker.walksPending::0    -942113708    100.00%    100.00% # Table walker pending requests distribution
system.cpu07.dtb.walker.walksPending::total   -942113708                       # Table walker pending requests distribution
system.cpu07.dtb.write_accesses              18208636                       # DTB write accesses
system.cpu07.dtb.write_hits                  18204873                       # DTB write hits
system.cpu07.dtb.write_misses                    3763                       # DTB write misses
system.cpu07.idle_fraction                   0.951785                       # Percentage of idle cycles
system.cpu07.itb.accesses                    97794702                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                        97652054                       # DTB hits
system.cpu07.itb.inst_accesses               97794702                       # ITB inst accesses
system.cpu07.itb.inst_hits                   97652054                       # ITB inst hits
system.cpu07.itb.inst_misses                   142648                       # ITB inst misses
system.cpu07.itb.misses                        142648                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkPageSizes::4K       141344     99.10%     99.10% # Table walker page sizes translated
system.cpu07.itb.walker.walkPageSizes::2M         1284      0.90%    100.00% # Table walker page sizes translated
system.cpu07.itb.walker.walkPageSizes::total       142628                       # Table walker page sizes translated
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst       142648                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total       142648                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst       142628                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total       142628                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total       285276                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkWaitTime::samples       142648                       # Table walker wait (enqueue to first request) latency
system.cpu07.itb.walker.walkWaitTime::0        142648    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu07.itb.walker.walkWaitTime::total       142648                       # Table walker wait (enqueue to first request) latency
system.cpu07.itb.walker.walks                  142648                       # Table walker walks requested
system.cpu07.itb.walker.walksLong              142648                       # Table walker walks initiated with long descriptors
system.cpu07.itb.walker.walksPending::samples   -942121608                       # Table walker pending requests distribution
system.cpu07.itb.walker.walksPending::0    -942121608    100.00%    100.00% # Table walker pending requests distribution
system.cpu07.itb.walker.walksPending::total   -942121608                       # Table walker pending requests distribution
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                   1735                       # number of quiesce instructions executed
system.cpu07.not_idle_fraction               0.048215                       # Percentage of non-idle cycles
system.cpu07.numCycles                     2419395091                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles             116651062.783437                       # Number of busy cycles
system.cpu07.num_cc_register_reads           24760425                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes          22373295                       # number of times the CC registers were written
system.cpu07.num_conditional_control_insts     13888436                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                   7016117                       # number of times a function call or return occured
system.cpu07.num_idle_cycles             2302744028.216563                       # Number of idle cycles
system.cpu07.num_int_alu_accesses           108080463                       # Number of integer alu accesses
system.cpu07.num_int_insts                  108080463                       # number of integer instructions
system.cpu07.num_int_register_reads         140045996                       # number of times the integer registers were read
system.cpu07.num_int_register_writes         84303861                       # number of times the integer registers were written
system.cpu07.num_load_insts                  22398745                       # Number of load instructions
system.cpu07.num_mem_refs                    40600189                       # number of memory refs
system.cpu07.num_store_insts                 18201444                       # Number of store instructions
system.cpu07.num_vec_alu_accesses              319695                       # Number of vector alu accesses
system.cpu07.num_vec_insts                     319695                       # number of vector instructions
system.cpu07.num_vec_register_reads            208795                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes           145168                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass               33727      0.03%      0.03% # Class of executed instruction
system.cpu07.op_class::IntAlu                75857478     65.03%     65.06% # Class of executed instruction
system.cpu07.op_class::IntMult                  51363      0.04%     65.10% # Class of executed instruction
system.cpu07.op_class::IntDiv                   11820      0.01%     65.11% # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0      0.00%     65.11% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     65.11% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     65.11% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     65.11% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     65.11% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     65.11% # Class of executed instruction
system.cpu07.op_class::FloatMisc                96885      0.08%     65.20% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdAes                      0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0      0.00%     65.20% # Class of executed instruction
system.cpu07.op_class::MemRead               22398745     19.20%     84.40% # Class of executed instruction
system.cpu07.op_class::MemWrite              18201444     15.60%    100.00% # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                116651462                       # Class of executed instruction
system.cpu08.Branches                         3887645                       # Number of branches fetched
system.cpu08.committedInsts                  17216066                       # Number of instructions committed
system.cpu08.committedOps                    20373744                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                     6781102                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                   1112                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                         6775448                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                          5654                       # DTB misses
system.cpu08.dtb.perms_faults                     170                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                 1421                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                3996109                       # DTB read accesses
system.cpu08.dtb.read_hits                    3991365                       # DTB read hits
system.cpu08.dtb.read_misses                     4744                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkPageSizes::4K         5300     97.61%     97.61% # Table walker page sizes translated
system.cpu08.dtb.walker.walkPageSizes::2M          100      1.84%     99.45% # Table walker page sizes translated
system.cpu08.dtb.walker.walkPageSizes::1G           30      0.55%    100.00% # Table walker page sizes translated
system.cpu08.dtb.walker.walkPageSizes::total         5430                       # Table walker page sizes translated
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data         5654                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total         5654                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data         5430                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total         5430                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total        11084                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkWaitTime::samples         5654                       # Table walker wait (enqueue to first request) latency
system.cpu08.dtb.walker.walkWaitTime::0          5654    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu08.dtb.walker.walkWaitTime::total         5654                       # Table walker wait (enqueue to first request) latency
system.cpu08.dtb.walker.walks                    5654                       # Table walker walks requested
system.cpu08.dtb.walker.walksLong                5654                       # Table walker walks initiated with long descriptors
system.cpu08.dtb.walker.walksPending::samples   1064446600                       # Table walker pending requests distribution
system.cpu08.dtb.walker.walksPending::0    1064446600    100.00%    100.00% # Table walker pending requests distribution
system.cpu08.dtb.walker.walksPending::total   1064446600                       # Table walker pending requests distribution
system.cpu08.dtb.write_accesses               2784993                       # DTB write accesses
system.cpu08.dtb.write_hits                   2784083                       # DTB write hits
system.cpu08.dtb.write_misses                     910                       # DTB write misses
system.cpu08.idle_fraction                   0.991579                       # Percentage of idle cycles
system.cpu08.itb.accesses                    17216423                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                    967                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                        17187872                       # DTB hits
system.cpu08.itb.inst_accesses               17216423                       # ITB inst accesses
system.cpu08.itb.inst_hits                   17187872                       # ITB inst hits
system.cpu08.itb.inst_misses                    28551                       # ITB inst misses
system.cpu08.itb.misses                         28551                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkPageSizes::4K        28284     99.28%     99.28% # Table walker page sizes translated
system.cpu08.itb.walker.walkPageSizes::2M          206      0.72%    100.00% # Table walker page sizes translated
system.cpu08.itb.walker.walkPageSizes::total        28490                       # Table walker page sizes translated
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst        28551                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total        28551                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst        28490                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total        28490                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total        57041                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkWaitTime::samples        28551                       # Table walker wait (enqueue to first request) latency
system.cpu08.itb.walker.walkWaitTime::0         28551    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu08.itb.walker.walkWaitTime::total        28551                       # Table walker wait (enqueue to first request) latency
system.cpu08.itb.walker.walks                   28551                       # Table walker walks requested
system.cpu08.itb.walker.walksLong               28551                       # Table walker walks initiated with long descriptors
system.cpu08.itb.walker.walksPending::samples   1064438700                       # Table walker pending requests distribution
system.cpu08.itb.walker.walksPending::0    1064438700    100.00%    100.00% # Table walker pending requests distribution
system.cpu08.itb.walker.walksPending::total   1064438700                       # Table walker pending requests distribution
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                   1602                       # number of quiesce instructions executed
system.cpu08.not_idle_fraction               0.008421                       # Percentage of non-idle cycles
system.cpu08.numCycles                     2416930133                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles             20353679.549473                       # Number of busy cycles
system.cpu08.num_cc_register_reads            5040979                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           3403752                       # number of times the CC registers were written
system.cpu08.num_conditional_control_insts      2522584                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                   1208980                       # number of times a function call or return occured
system.cpu08.num_idle_cycles             2396576453.450527                       # Number of idle cycles
system.cpu08.num_int_alu_accesses            18613267                       # Number of integer alu accesses
system.cpu08.num_int_insts                   18613267                       # number of integer instructions
system.cpu08.num_int_register_reads          24564806                       # number of times the integer registers were read
system.cpu08.num_int_register_writes         14665502                       # number of times the integer registers were written
system.cpu08.num_load_insts                   3989703                       # Number of load instructions
system.cpu08.num_mem_refs                     6774301                       # number of memory refs
system.cpu08.num_store_insts                  2784598                       # Number of store instructions
system.cpu08.num_vec_alu_accesses               15835                       # Number of vector alu accesses
system.cpu08.num_vec_insts                      15835                       # number of vector instructions
system.cpu08.num_vec_register_reads             13830                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes             2373                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                3195      0.02%      0.02% # Class of executed instruction
system.cpu08.op_class::IntAlu                13552357     66.52%     66.53% # Class of executed instruction
system.cpu08.op_class::IntMult                  33323      0.16%     66.69% # Class of executed instruction
system.cpu08.op_class::IntDiv                    9848      0.05%     66.74% # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0      0.00%     66.74% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     66.74% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     66.74% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     66.74% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     66.74% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     66.74% # Class of executed instruction
system.cpu08.op_class::FloatMisc                 1828      0.01%     66.75% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdAes                      0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0      0.00%     66.75% # Class of executed instruction
system.cpu08.op_class::MemRead                3989703     19.58%     86.33% # Class of executed instruction
system.cpu08.op_class::MemWrite               2784598     13.67%    100.00% # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                 20374852                       # Class of executed instruction
system.cpu09.Branches                         2046387                       # Number of branches fetched
system.cpu09.committedInsts                   9054905                       # Number of instructions committed
system.cpu09.committedOps                    10667959                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                     3526933                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                    502                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                         3525073                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                          1860                       # DTB misses
system.cpu09.dtb.perms_faults                      64                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                  460                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                2210974                       # DTB read accesses
system.cpu09.dtb.read_hits                    2209378                       # DTB read hits
system.cpu09.dtb.read_misses                     1596                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkPageSizes::4K         1716     97.33%     97.33% # Table walker page sizes translated
system.cpu09.dtb.walker.walkPageSizes::2M           29      1.64%     98.98% # Table walker page sizes translated
system.cpu09.dtb.walker.walkPageSizes::1G           18      1.02%    100.00% # Table walker page sizes translated
system.cpu09.dtb.walker.walkPageSizes::total         1763                       # Table walker page sizes translated
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data         1860                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total         1860                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data         1763                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total         1763                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total         3623                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkWaitTime::samples         1860                       # Table walker wait (enqueue to first request) latency
system.cpu09.dtb.walker.walkWaitTime::0          1860    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu09.dtb.walker.walkWaitTime::total         1860                       # Table walker wait (enqueue to first request) latency
system.cpu09.dtb.walker.walks                    1860                       # Table walker walks requested
system.cpu09.dtb.walker.walksLong                1860                       # Table walker walks initiated with long descriptors
system.cpu09.dtb.walker.walksPending::samples  -1223960388                       # Table walker pending requests distribution
system.cpu09.dtb.walker.walksPending::0   -1223960388    100.00%    100.00% # Table walker pending requests distribution
system.cpu09.dtb.walker.walksPending::total  -1223960388                       # Table walker pending requests distribution
system.cpu09.dtb.write_accesses               1315959                       # DTB write accesses
system.cpu09.dtb.write_hits                   1315695                       # DTB write hits
system.cpu09.dtb.write_misses                     264                       # DTB write misses
system.cpu09.idle_fraction                   0.995591                       # Percentage of idle cycles
system.cpu09.itb.accesses                     9054472                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                    457                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                         9047337                       # DTB hits
system.cpu09.itb.inst_accesses                9054472                       # ITB inst accesses
system.cpu09.itb.inst_hits                    9047337                       # ITB inst hits
system.cpu09.itb.inst_misses                     7135                       # ITB inst misses
system.cpu09.itb.misses                          7135                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkPageSizes::4K         7051     99.34%     99.34% # Table walker page sizes translated
system.cpu09.itb.walker.walkPageSizes::2M           47      0.66%    100.00% # Table walker page sizes translated
system.cpu09.itb.walker.walkPageSizes::total         7098                       # Table walker page sizes translated
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst         7135                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total         7135                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst         7098                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total         7098                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total        14233                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkWaitTime::samples         7135                       # Table walker wait (enqueue to first request) latency
system.cpu09.itb.walker.walkWaitTime::0          7135    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu09.itb.walker.walkWaitTime::total         7135                       # Table walker wait (enqueue to first request) latency
system.cpu09.itb.walker.walks                    7135                       # Table walker walks requested
system.cpu09.itb.walker.walksLong                7135                       # Table walker walks initiated with long descriptors
system.cpu09.itb.walker.walksPending::samples  -1223968288                       # Table walker pending requests distribution
system.cpu09.itb.walker.walksPending::0   -1223968288    100.00%    100.00% # Table walker pending requests distribution
system.cpu09.itb.walker.walksPending::total  -1223968288                       # Table walker pending requests distribution
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                   1682                       # number of quiesce instructions executed
system.cpu09.not_idle_fraction               0.004409                       # Percentage of non-idle cycles
system.cpu09.numCycles                     2401727516                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles             10589898.090636                       # Number of busy cycles
system.cpu09.num_cc_register_reads            3193693                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           1625175                       # number of times the CC registers were written
system.cpu09.num_conditional_control_insts      1357501                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                    637522                       # number of times a function call or return occured
system.cpu09.num_idle_cycles             2391137617.909364                       # Number of idle cycles
system.cpu09.num_int_alu_accesses             9571242                       # Number of integer alu accesses
system.cpu09.num_int_insts                    9571242                       # number of integer instructions
system.cpu09.num_int_register_reads          12490226                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          7537444                       # number of times the integer registers were written
system.cpu09.num_load_insts                   2208415                       # Number of load instructions
system.cpu09.num_mem_refs                     3524323                       # number of memory refs
system.cpu09.num_store_insts                  1315908                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                5624                       # Number of vector alu accesses
system.cpu09.num_vec_insts                       5624                       # number of vector instructions
system.cpu09.num_vec_register_reads              4171                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes             1614                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                 651      0.01%      0.01% # Class of executed instruction
system.cpu09.op_class::IntAlu                 7120552     66.74%     66.75% # Class of executed instruction
system.cpu09.op_class::IntMult                  18049      0.17%     66.92% # Class of executed instruction
system.cpu09.op_class::IntDiv                    4167      0.04%     66.96% # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::FloatMisc                  569      0.01%     66.96% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdAes                      0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0      0.00%     66.96% # Class of executed instruction
system.cpu09.op_class::MemRead                2208415     20.70%     87.67% # Class of executed instruction
system.cpu09.op_class::MemWrite               1315908     12.33%    100.00% # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                 10668311                       # Class of executed instruction
system.cpu10.Branches                         9832166                       # Number of branches fetched
system.cpu10.committedInsts                  43267439                       # Number of instructions committed
system.cpu10.committedOps                    50882118                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                    16698516                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                    440                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                        16691883                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                          6633                       # DTB misses
system.cpu10.dtb.perms_faults                     138                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                 2626                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                9303091                       # DTB read accesses
system.cpu10.dtb.read_hits                    9297566                       # DTB read hits
system.cpu10.dtb.read_misses                     5525                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkPageSizes::4K         6084     96.39%     96.39% # Table walker page sizes translated
system.cpu10.dtb.walker.walkPageSizes::2M          202      3.20%     99.59% # Table walker page sizes translated
system.cpu10.dtb.walker.walkPageSizes::1G           26      0.41%    100.00% # Table walker page sizes translated
system.cpu10.dtb.walker.walkPageSizes::total         6312                       # Table walker page sizes translated
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data         6633                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total         6633                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data         6312                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total         6312                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total        12945                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkWaitTime::samples         6633                       # Table walker wait (enqueue to first request) latency
system.cpu10.dtb.walker.walkWaitTime::0          6633    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu10.dtb.walker.walkWaitTime::total         6633                       # Table walker wait (enqueue to first request) latency
system.cpu10.dtb.walker.walks                    6633                       # Table walker walks requested
system.cpu10.dtb.walker.walksLong                6633                       # Table walker walks initiated with long descriptors
system.cpu10.dtb.walker.walksPending::samples    782667860                       # Table walker pending requests distribution
system.cpu10.dtb.walker.walksPending::0     782667860    100.00%    100.00% # Table walker pending requests distribution
system.cpu10.dtb.walker.walksPending::total    782667860                       # Table walker pending requests distribution
system.cpu10.dtb.write_accesses               7395425                       # DTB write accesses
system.cpu10.dtb.write_hits                   7394317                       # DTB write hits
system.cpu10.dtb.write_misses                    1108                       # DTB write misses
system.cpu10.idle_fraction                   0.978968                       # Percentage of idle cycles
system.cpu10.itb.accesses                    43268972                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                    267                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                        43202820                       # DTB hits
system.cpu10.itb.inst_accesses               43268972                       # ITB inst accesses
system.cpu10.itb.inst_hits                   43202820                       # ITB inst hits
system.cpu10.itb.inst_misses                    66152                       # ITB inst misses
system.cpu10.itb.misses                         66152                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkPageSizes::4K        64757     98.05%     98.05% # Table walker page sizes translated
system.cpu10.itb.walker.walkPageSizes::2M         1287      1.95%    100.00% # Table walker page sizes translated
system.cpu10.itb.walker.walkPageSizes::total        66044                       # Table walker page sizes translated
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst        66152                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total        66152                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst        66044                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total        66044                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total       132196                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkWaitTime::samples        66152                       # Table walker wait (enqueue to first request) latency
system.cpu10.itb.walker.walkWaitTime::0         66152    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu10.itb.walker.walkWaitTime::total        66152                       # Table walker wait (enqueue to first request) latency
system.cpu10.itb.walker.walks                   66152                       # Table walker walks requested
system.cpu10.itb.walker.walksLong               66152                       # Table walker walks initiated with long descriptors
system.cpu10.itb.walker.walksPending::samples    782659960                       # Table walker pending requests distribution
system.cpu10.itb.walker.walksPending::0     782659960    100.00%    100.00% # Table walker pending requests distribution
system.cpu10.itb.walker.walksPending::total    782659960                       # Table walker pending requests distribution
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                   1881                       # number of quiesce instructions executed
system.cpu10.not_idle_fraction               0.021032                       # Percentage of non-idle cycles
system.cpu10.numCycles                     2416909918                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles             50831644.063413                       # Number of busy cycles
system.cpu10.num_cc_register_reads           12102187                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes          10037394                       # number of times the CC registers were written
system.cpu10.num_conditional_control_insts      6752916                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                   2545364                       # number of times a function call or return occured
system.cpu10.num_idle_cycles             2366078273.936587                       # Number of idle cycles
system.cpu10.num_int_alu_accesses            46827673                       # Number of integer alu accesses
system.cpu10.num_int_insts                   46827673                       # number of integer instructions
system.cpu10.num_int_register_reads          62341962                       # number of times the integer registers were read
system.cpu10.num_int_register_writes         36527621                       # number of times the integer registers were written
system.cpu10.num_load_insts                   9289123                       # Number of load instructions
system.cpu10.num_mem_refs                    16680757                       # number of memory refs
system.cpu10.num_store_insts                  7391634                       # Number of store instructions
system.cpu10.num_vec_alu_accesses              429249                       # Number of vector alu accesses
system.cpu10.num_vec_insts                     429249                       # number of vector instructions
system.cpu10.num_vec_register_reads            284383                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes           177954                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass               12939      0.03%      0.03% # Class of executed instruction
system.cpu10.op_class::IntAlu                33929346     66.68%     66.70% # Class of executed instruction
system.cpu10.op_class::IntMult                  74244      0.15%     66.85% # Class of executed instruction
system.cpu10.op_class::IntDiv                   33070      0.06%     66.92% # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0      0.00%     66.92% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     66.92% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     66.92% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     66.92% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     66.92% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     66.92% # Class of executed instruction
system.cpu10.op_class::FloatMisc               154019      0.30%     67.22% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdAes                      0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0      0.00%     67.22% # Class of executed instruction
system.cpu10.op_class::MemRead                9289123     18.26%     85.47% # Class of executed instruction
system.cpu10.op_class::MemWrite               7391634     14.53%    100.00% # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                 50884375                       # Class of executed instruction
system.cpu11.Branches                        10769721                       # Number of branches fetched
system.cpu11.committedInsts                  46537431                       # Number of instructions committed
system.cpu11.committedOps                    54808235                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                    17587538                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                   2197                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                        17542891                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                         44647                       # DTB misses
system.cpu11.dtb.perms_faults                     371                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                 7728                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                9814550                       # DTB read accesses
system.cpu11.dtb.read_hits                    9775181                       # DTB read hits
system.cpu11.dtb.read_misses                    39369                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkPageSizes::4K        43325     98.04%     98.04% # Table walker page sizes translated
system.cpu11.dtb.walker.walkPageSizes::2M          789      1.79%     99.83% # Table walker page sizes translated
system.cpu11.dtb.walker.walkPageSizes::1G           76      0.17%    100.00% # Table walker page sizes translated
system.cpu11.dtb.walker.walkPageSizes::total        44190                       # Table walker page sizes translated
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data        44647                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total        44647                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data        44190                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total        44190                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total        88837                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkWaitTime::samples        44647                       # Table walker wait (enqueue to first request) latency
system.cpu11.dtb.walker.walkWaitTime::0         44647    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu11.dtb.walker.walkWaitTime::total        44647                       # Table walker wait (enqueue to first request) latency
system.cpu11.dtb.walker.walks                   44647                       # Table walker walks requested
system.cpu11.dtb.walker.walksLong               44647                       # Table walker walks initiated with long descriptors
system.cpu11.dtb.walker.walksPending::samples  -1505739128                       # Table walker pending requests distribution
system.cpu11.dtb.walker.walksPending::0   -1505739128    100.00%    100.00% # Table walker pending requests distribution
system.cpu11.dtb.walker.walksPending::total  -1505739128                       # Table walker pending requests distribution
system.cpu11.dtb.write_accesses               7772988                       # DTB write accesses
system.cpu11.dtb.write_hits                   7767710                       # DTB write hits
system.cpu11.dtb.write_misses                    5278                       # DTB write misses
system.cpu11.idle_fraction                   0.977344                       # Percentage of idle cycles
system.cpu11.itb.accesses                    46543251                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                   1354                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                        46405069                       # DTB hits
system.cpu11.itb.inst_accesses               46543251                       # ITB inst accesses
system.cpu11.itb.inst_hits                   46405069                       # ITB inst hits
system.cpu11.itb.inst_misses                   138182                       # ITB inst misses
system.cpu11.itb.misses                        138182                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkPageSizes::4K       137043     99.20%     99.20% # Table walker page sizes translated
system.cpu11.itb.walker.walkPageSizes::2M         1105      0.80%    100.00% # Table walker page sizes translated
system.cpu11.itb.walker.walkPageSizes::total       138148                       # Table walker page sizes translated
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst       138182                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total       138182                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst       138148                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total       138148                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total       276330                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkWaitTime::samples       138182                       # Table walker wait (enqueue to first request) latency
system.cpu11.itb.walker.walkWaitTime::0        138182    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu11.itb.walker.walkWaitTime::total       138182                       # Table walker wait (enqueue to first request) latency
system.cpu11.itb.walker.walks                  138182                       # Table walker walks requested
system.cpu11.itb.walker.walksLong              138182                       # Table walker walks initiated with long descriptors
system.cpu11.itb.walker.walksPending::samples  -1505747028                       # Table walker pending requests distribution
system.cpu11.itb.walker.walksPending::0   -1505747028    100.00%    100.00% # Table walker pending requests distribution
system.cpu11.itb.walker.walksPending::total  -1505747028                       # Table walker pending requests distribution
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                   1790                       # number of quiesce instructions executed
system.cpu11.not_idle_fraction               0.022656                       # Percentage of non-idle cycles
system.cpu11.numCycles                     2416910251                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles             54758045.325544                       # Number of busy cycles
system.cpu11.num_cc_register_reads           13387645                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes          11373978                       # number of times the CC registers were written
system.cpu11.num_conditional_control_insts      7336326                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                   2806946                       # number of times a function call or return occured
system.cpu11.num_idle_cycles             2362152205.674456                       # Number of idle cycles
system.cpu11.num_int_alu_accesses            50170201                       # Number of integer alu accesses
system.cpu11.num_int_insts                   50170201                       # number of integer instructions
system.cpu11.num_int_register_reads          67184999                       # number of times the integer registers were read
system.cpu11.num_int_register_writes         39567678                       # number of times the integer registers were written
system.cpu11.num_load_insts                   9795393                       # Number of load instructions
system.cpu11.num_mem_refs                    17565411                       # number of memory refs
system.cpu11.num_store_insts                  7770018                       # Number of store instructions
system.cpu11.num_vec_alu_accesses              140137                       # Number of vector alu accesses
system.cpu11.num_vec_insts                     140137                       # number of vector instructions
system.cpu11.num_vec_register_reads            124724                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes            20561                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass               21854      0.04%      0.04% # Class of executed instruction
system.cpu11.op_class::IntAlu                37126548     67.73%     67.77% # Class of executed instruction
system.cpu11.op_class::IntMult                  66488      0.12%     67.89% # Class of executed instruction
system.cpu11.op_class::IntDiv                   15547      0.03%     67.92% # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0      0.00%     67.92% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     67.92% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     67.92% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     67.92% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     67.92% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     67.92% # Class of executed instruction
system.cpu11.op_class::FloatMisc                19015      0.03%     67.96% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdAes                      0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0      0.00%     67.96% # Class of executed instruction
system.cpu11.op_class::MemRead                9795393     17.87%     85.82% # Class of executed instruction
system.cpu11.op_class::MemWrite               7770018     14.18%    100.00% # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                 54814863                       # Class of executed instruction
system.cpu12.Branches                         3299849                       # Number of branches fetched
system.cpu12.committedInsts                  14674497                       # Number of instructions committed
system.cpu12.committedOps                    17172234                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                     5671117                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                    447                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                         5668740                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                          2377                       # DTB misses
system.cpu12.dtb.perms_faults                      58                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                  708                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                3490539                       # DTB read accesses
system.cpu12.dtb.read_hits                    3488614                       # DTB read hits
system.cpu12.dtb.read_misses                     1925                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkPageSizes::4K         2171     96.36%     96.36% # Table walker page sizes translated
system.cpu12.dtb.walker.walkPageSizes::2M           64      2.84%     99.20% # Table walker page sizes translated
system.cpu12.dtb.walker.walkPageSizes::1G           18      0.80%    100.00% # Table walker page sizes translated
system.cpu12.dtb.walker.walkPageSizes::total         2253                       # Table walker page sizes translated
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data         2377                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total         2377                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data         2253                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total         2253                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total         4630                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkWaitTime::samples         2377                       # Table walker wait (enqueue to first request) latency
system.cpu12.dtb.walker.walkWaitTime::0          2377    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu12.dtb.walker.walkWaitTime::total         2377                       # Table walker wait (enqueue to first request) latency
system.cpu12.dtb.walker.walks                    2377                       # Table walker walks requested
system.cpu12.dtb.walker.walksLong                2377                       # Table walker walks initiated with long descriptors
system.cpu12.dtb.walker.walksPending::samples    500587340                       # Table walker pending requests distribution
system.cpu12.dtb.walker.walksPending::0     500587340    100.00%    100.00% # Table walker pending requests distribution
system.cpu12.dtb.walker.walksPending::total    500587340                       # Table walker pending requests distribution
system.cpu12.dtb.write_accesses               2180578                       # DTB write accesses
system.cpu12.dtb.write_hits                   2180126                       # DTB write hits
system.cpu12.dtb.write_misses                     452                       # DTB write misses
system.cpu12.idle_fraction                   0.992902                       # Percentage of idle cycles
system.cpu12.itb.accesses                    14674252                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                    394                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                        14657289                       # DTB hits
system.cpu12.itb.inst_accesses               14674252                       # ITB inst accesses
system.cpu12.itb.inst_hits                   14657289                       # ITB inst hits
system.cpu12.itb.inst_misses                    16963                       # ITB inst misses
system.cpu12.itb.misses                         16963                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkPageSizes::4K        16744     99.01%     99.01% # Table walker page sizes translated
system.cpu12.itb.walker.walkPageSizes::2M          168      0.99%    100.00% # Table walker page sizes translated
system.cpu12.itb.walker.walkPageSizes::total        16912                       # Table walker page sizes translated
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst        16963                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total        16963                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst        16912                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total        16912                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total        33875                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkWaitTime::samples        16963                       # Table walker wait (enqueue to first request) latency
system.cpu12.itb.walker.walkWaitTime::0         16963    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu12.itb.walker.walkWaitTime::total        16963                       # Table walker wait (enqueue to first request) latency
system.cpu12.itb.walker.walks                   16963                       # Table walker walks requested
system.cpu12.itb.walker.walksLong               16963                       # Table walker walks initiated with long descriptors
system.cpu12.itb.walker.walksPending::samples    500579440                       # Table walker pending requests distribution
system.cpu12.itb.walker.walksPending::0     500579440    100.00%    100.00% # Table walker pending requests distribution
system.cpu12.itb.walker.walksPending::total    500579440                       # Table walker pending requests distribution
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                   1719                       # number of quiesce instructions executed
system.cpu12.not_idle_fraction               0.007098                       # Percentage of non-idle cycles
system.cpu12.numCycles                     2416909756                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles             17154649.597173                       # Number of busy cycles
system.cpu12.num_cc_register_reads            4808497                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           3198261                       # number of times the CC registers were written
system.cpu12.num_conditional_control_insts      2189236                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                    983256                       # number of times a function call or return occured
system.cpu12.num_idle_cycles             2399755106.402827                       # Number of idle cycles
system.cpu12.num_int_alu_accesses            15564489                       # Number of integer alu accesses
system.cpu12.num_int_insts                   15564489                       # number of integer instructions
system.cpu12.num_int_register_reads          20408724                       # number of times the integer registers were read
system.cpu12.num_int_register_writes         12314669                       # number of times the integer registers were written
system.cpu12.num_load_insts                   3485887                       # Number of load instructions
system.cpu12.num_mem_refs                     5666360                       # number of memory refs
system.cpu12.num_store_insts                  2180473                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                8417                       # Number of vector alu accesses
system.cpu12.num_vec_insts                       8417                       # number of vector instructions
system.cpu12.num_vec_register_reads              7503                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes              966                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                2053      0.01%      0.01% # Class of executed instruction
system.cpu12.op_class::IntAlu                11455688     66.71%     66.72% # Class of executed instruction
system.cpu12.op_class::IntMult                  32888      0.19%     66.91% # Class of executed instruction
system.cpu12.op_class::IntDiv                   15677      0.09%     67.00% # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::FloatMisc                  124      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdAes                      0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0      0.00%     67.00% # Class of executed instruction
system.cpu12.op_class::MemRead                3485887     20.30%     87.30% # Class of executed instruction
system.cpu12.op_class::MemWrite               2180473     12.70%    100.00% # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                 17172790                       # Class of executed instruction
system.cpu13.Branches                         1468131                       # Number of branches fetched
system.cpu13.committedInsts                   6303860                       # Number of instructions committed
system.cpu13.committedOps                     7407957                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                     2433835                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                    192                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                         2433225                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                           610                       # DTB misses
system.cpu13.dtb.perms_faults                      14                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                  132                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                1583822                       # DTB read accesses
system.cpu13.dtb.read_hits                    1583297                       # DTB read hits
system.cpu13.dtb.read_misses                      525                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkPageSizes::4K          551     96.33%     96.33% # Table walker page sizes translated
system.cpu13.dtb.walker.walkPageSizes::2M           12      2.10%     98.43% # Table walker page sizes translated
system.cpu13.dtb.walker.walkPageSizes::1G            9      1.57%    100.00% # Table walker page sizes translated
system.cpu13.dtb.walker.walkPageSizes::total          572                       # Table walker page sizes translated
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data          610                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total          610                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data          572                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total          572                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total         1182                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkWaitTime::samples          610                       # Table walker wait (enqueue to first request) latency
system.cpu13.dtb.walker.walkWaitTime::0           610    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu13.dtb.walker.walkWaitTime::total          610                       # Table walker wait (enqueue to first request) latency
system.cpu13.dtb.walker.walks                     610                       # Table walker walks requested
system.cpu13.dtb.walker.walksLong                 610                       # Table walker walks initiated with long descriptors
system.cpu13.dtb.walker.walksPending::samples  -1788053488                       # Table walker pending requests distribution
system.cpu13.dtb.walker.walksPending::0   -1788053488    100.00%    100.00% # Table walker pending requests distribution
system.cpu13.dtb.walker.walksPending::total  -1788053488                       # Table walker pending requests distribution
system.cpu13.dtb.write_accesses                850013                       # DTB write accesses
system.cpu13.dtb.write_hits                    849928                       # DTB write hits
system.cpu13.dtb.write_misses                      85                       # DTB write misses
system.cpu13.idle_fraction                   0.996938                       # Percentage of idle cycles
system.cpu13.itb.accesses                     6303100                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                         6300869                       # DTB hits
system.cpu13.itb.inst_accesses                6303100                       # ITB inst accesses
system.cpu13.itb.inst_hits                    6300869                       # ITB inst hits
system.cpu13.itb.inst_misses                     2231                       # ITB inst misses
system.cpu13.itb.misses                          2231                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkPageSizes::4K         2191     98.92%     98.92% # Table walker page sizes translated
system.cpu13.itb.walker.walkPageSizes::2M           24      1.08%    100.00% # Table walker page sizes translated
system.cpu13.itb.walker.walkPageSizes::total         2215                       # Table walker page sizes translated
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst         2231                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total         2231                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst         2215                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total         2215                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total         4446                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkWaitTime::samples         2231                       # Table walker wait (enqueue to first request) latency
system.cpu13.itb.walker.walkWaitTime::0          2231    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu13.itb.walker.walkWaitTime::total         2231                       # Table walker wait (enqueue to first request) latency
system.cpu13.itb.walker.walks                    2231                       # Table walker walks requested
system.cpu13.itb.walker.walksLong                2231                       # Table walker walks initiated with long descriptors
system.cpu13.itb.walker.walksPending::samples  -1788061388                       # Table walker pending requests distribution
system.cpu13.itb.walker.walksPending::0   -1788061388    100.00%    100.00% # Table walker pending requests distribution
system.cpu13.itb.walker.walksPending::total  -1788061388                       # Table walker pending requests distribution
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                   1367                       # number of quiesce instructions executed
system.cpu13.not_idle_fraction               0.003062                       # Percentage of non-idle cycles
system.cpu13.numCycles                     2343495855                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles             7175268.127932                       # Number of busy cycles
system.cpu13.num_cc_register_reads            2536503                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes            996138                       # number of times the CC registers were written
system.cpu13.num_conditional_control_insts       986587                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                    454539                       # number of times a function call or return occured
system.cpu13.num_idle_cycles             2336320586.872068                       # Number of idle cycles
system.cpu13.num_int_alu_accesses             6533159                       # Number of integer alu accesses
system.cpu13.num_int_insts                    6533159                       # number of integer instructions
system.cpu13.num_int_register_reads           8376307                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          5101797                       # number of times the integer registers were written
system.cpu13.num_load_insts                   1583069                       # Number of load instructions
system.cpu13.num_mem_refs                     2433071                       # number of memory refs
system.cpu13.num_store_insts                   850002                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                 976                       # Number of vector alu accesses
system.cpu13.num_vec_insts                        976                       # number of vector instructions
system.cpu13.num_vec_register_reads               712                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes              264                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                 211      0.00%      0.00% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4961348     66.97%     66.98% # Class of executed instruction
system.cpu13.op_class::IntMult                  11452      0.15%     67.13% # Class of executed instruction
system.cpu13.op_class::IntDiv                    1961      0.03%     67.16% # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdAes                      0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0      0.00%     67.16% # Class of executed instruction
system.cpu13.op_class::MemRead                1583069     21.37%     88.53% # Class of executed instruction
system.cpu13.op_class::MemWrite                850002     11.47%    100.00% # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  7408043                       # Class of executed instruction
system.cpu14.Branches                         3020644                       # Number of branches fetched
system.cpu14.committedInsts                  13597826                       # Number of instructions committed
system.cpu14.committedOps                    15991659                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                     5351879                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                    816                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                         5348749                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                          3130                       # DTB misses
system.cpu14.dtb.perms_faults                     172                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                 1080                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                3277822                       # DTB read accesses
system.cpu14.dtb.read_hits                    3275248                       # DTB read hits
system.cpu14.dtb.read_misses                     2574                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkPageSizes::4K         2785     96.90%     96.90% # Table walker page sizes translated
system.cpu14.dtb.walker.walkPageSizes::2M           63      2.19%     99.10% # Table walker page sizes translated
system.cpu14.dtb.walker.walkPageSizes::1G           26      0.90%    100.00% # Table walker page sizes translated
system.cpu14.dtb.walker.walkPageSizes::total         2874                       # Table walker page sizes translated
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data         3130                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total         3130                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data         2874                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total         2874                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total         6004                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkWaitTime::samples         3130                       # Table walker wait (enqueue to first request) latency
system.cpu14.dtb.walker.walkWaitTime::0          3130    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu14.dtb.walker.walkWaitTime::total         3130                       # Table walker wait (enqueue to first request) latency
system.cpu14.dtb.walker.walks                    3130                       # Table walker walks requested
system.cpu14.dtb.walker.walksLong                3130                       # Table walker walks initiated with long descriptors
system.cpu14.dtb.walker.walksPending::samples    218280880                       # Table walker pending requests distribution
system.cpu14.dtb.walker.walksPending::0     218280880    100.00%    100.00% # Table walker pending requests distribution
system.cpu14.dtb.walker.walksPending::total    218280880                       # Table walker pending requests distribution
system.cpu14.dtb.write_accesses               2074057                       # DTB write accesses
system.cpu14.dtb.write_hits                   2073501                       # DTB write hits
system.cpu14.dtb.write_misses                     556                       # DTB write misses
system.cpu14.idle_fraction                   0.993390                       # Percentage of idle cycles
system.cpu14.itb.accesses                    13597941                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                    651                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                        13587765                       # DTB hits
system.cpu14.itb.inst_accesses               13597941                       # ITB inst accesses
system.cpu14.itb.inst_hits                   13587765                       # ITB inst hits
system.cpu14.itb.inst_misses                    10176                       # ITB inst misses
system.cpu14.itb.misses                         10176                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkPageSizes::4K        10026     99.44%     99.44% # Table walker page sizes translated
system.cpu14.itb.walker.walkPageSizes::2M           56      0.56%    100.00% # Table walker page sizes translated
system.cpu14.itb.walker.walkPageSizes::total        10082                       # Table walker page sizes translated
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst        10176                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total        10176                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst        10082                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total        10082                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total        20258                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkWaitTime::samples        10176                       # Table walker wait (enqueue to first request) latency
system.cpu14.itb.walker.walkWaitTime::0         10176    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu14.itb.walker.walkWaitTime::total        10176                       # Table walker wait (enqueue to first request) latency
system.cpu14.itb.walker.walks                   10176                       # Table walker walks requested
system.cpu14.itb.walker.walksLong               10176                       # Table walker walks initiated with long descriptors
system.cpu14.itb.walker.walksPending::samples    218272980                       # Table walker pending requests distribution
system.cpu14.itb.walker.walksPending::0     218272980    100.00%    100.00% # Table walker pending requests distribution
system.cpu14.itb.walker.walksPending::total    218272980                       # Table walker pending requests distribution
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                   1358                       # number of quiesce instructions executed
system.cpu14.not_idle_fraction               0.006610                       # Percentage of non-idle cycles
system.cpu14.numCycles                     2416909395                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles             15975825.447655                       # Number of busy cycles
system.cpu14.num_cc_register_reads            4420708                       # number of times the CC registers were read
system.cpu14.num_cc_register_writes           2831280                       # number of times the CC registers were written
system.cpu14.num_conditional_control_insts      2052240                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                    838176                       # number of times a function call or return occured
system.cpu14.num_idle_cycles             2400933569.552345                       # Number of idle cycles
system.cpu14.num_int_alu_accesses            14461354                       # Number of integer alu accesses
system.cpu14.num_int_insts                   14461354                       # number of integer instructions
system.cpu14.num_int_register_reads          18763815                       # number of times the integer registers were read
system.cpu14.num_int_register_writes         11445180                       # number of times the integer registers were written
system.cpu14.num_load_insts                   3274217                       # Number of load instructions
system.cpu14.num_mem_refs                     5348212                       # number of memory refs
system.cpu14.num_store_insts                  2073995                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                4549                       # Number of vector alu accesses
system.cpu14.num_vec_insts                       4549                       # number of vector instructions
system.cpu14.num_vec_register_reads              3849                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes              712                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                2344      0.01%      0.01% # Class of executed instruction
system.cpu14.op_class::IntAlu                10609026     66.34%     66.35% # Class of executed instruction
system.cpu14.op_class::IntMult                  26063      0.16%     66.51% # Class of executed instruction
system.cpu14.op_class::IntDiv                    6856      0.04%     66.56% # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::FloatMult                    0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::FloatMisc                   51      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdMult                     0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdShift                    0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdAes                      0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0      0.00%     66.56% # Class of executed instruction
system.cpu14.op_class::MemRead                3274217     20.47%     87.03% # Class of executed instruction
system.cpu14.op_class::MemWrite               2073995     12.97%    100.00% # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu14.op_class::total                 15992552                       # Class of executed instruction
system.cpu15.Branches                         3225901                       # Number of branches fetched
system.cpu15.committedInsts                  14289527                       # Number of instructions committed
system.cpu15.committedOps                    16915211                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                     5617931                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                    593                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                         5612953                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                          4978                       # DTB misses
system.cpu15.dtb.perms_faults                     175                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                 1641                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                3332189                       # DTB read accesses
system.cpu15.dtb.read_hits                    3328050                       # DTB read hits
system.cpu15.dtb.read_misses                     4139                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkPageSizes::4K         4450     97.50%     97.50% # Table walker page sizes translated
system.cpu15.dtb.walker.walkPageSizes::2M           90      1.97%     99.47% # Table walker page sizes translated
system.cpu15.dtb.walker.walkPageSizes::1G           24      0.53%    100.00% # Table walker page sizes translated
system.cpu15.dtb.walker.walkPageSizes::total         4564                       # Table walker page sizes translated
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data         4978                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total         4978                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data         4564                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total         4564                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total         9542                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkWaitTime::samples         4978                       # Table walker wait (enqueue to first request) latency
system.cpu15.dtb.walker.walkWaitTime::0          4978    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu15.dtb.walker.walkWaitTime::total         4978                       # Table walker wait (enqueue to first request) latency
system.cpu15.dtb.walker.walks                    4978                       # Table walker walks requested
system.cpu15.dtb.walker.walksLong                4978                       # Table walker walks initiated with long descriptors
system.cpu15.dtb.walker.walksPending::samples  -2070342568                       # Table walker pending requests distribution
system.cpu15.dtb.walker.walksPending::0   -2070342568    100.00%    100.00% # Table walker pending requests distribution
system.cpu15.dtb.walker.walksPending::total  -2070342568                       # Table walker pending requests distribution
system.cpu15.dtb.write_accesses               2285742                       # DTB write accesses
system.cpu15.dtb.write_hits                   2284903                       # DTB write hits
system.cpu15.dtb.write_misses                     839                       # DTB write misses
system.cpu15.idle_fraction                   0.993008                       # Percentage of idle cycles
system.cpu15.itb.accesses                    14290116                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                    394                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                        14267092                       # DTB hits
system.cpu15.itb.inst_accesses               14290116                       # ITB inst accesses
system.cpu15.itb.inst_hits                   14267092                       # ITB inst hits
system.cpu15.itb.inst_misses                    23024                       # ITB inst misses
system.cpu15.itb.misses                         23024                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkPageSizes::4K        22754     99.32%     99.32% # Table walker page sizes translated
system.cpu15.itb.walker.walkPageSizes::2M          155      0.68%    100.00% # Table walker page sizes translated
system.cpu15.itb.walker.walkPageSizes::total        22909                       # Table walker page sizes translated
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst        23024                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total        23024                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst        22909                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total        22909                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total        45933                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkWaitTime::samples        23024                       # Table walker wait (enqueue to first request) latency
system.cpu15.itb.walker.walkWaitTime::0         23024    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu15.itb.walker.walkWaitTime::total        23024                       # Table walker wait (enqueue to first request) latency
system.cpu15.itb.walker.walks                   23024                       # Table walker walks requested
system.cpu15.itb.walker.walksLong               23024                       # Table walker walks initiated with long descriptors
system.cpu15.itb.walker.walksPending::samples  -2070350468                       # Table walker pending requests distribution
system.cpu15.itb.walker.walksPending::0   -2070350468    100.00%    100.00% # Table walker pending requests distribution
system.cpu15.itb.walker.walksPending::total  -2070350468                       # Table walker pending requests distribution
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                   1376                       # number of quiesce instructions executed
system.cpu15.not_idle_fraction               0.006992                       # Percentage of non-idle cycles
system.cpu15.numCycles                     2378983979                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles             16633741.996860                       # Number of busy cycles
system.cpu15.num_cc_register_reads            4350396                       # number of times the CC registers were read
system.cpu15.num_cc_register_writes           2782548                       # number of times the CC registers were written
system.cpu15.num_conditional_control_insts      2110584                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                    988692                       # number of times a function call or return occured
system.cpu15.num_idle_cycles             2362350237.003140                       # Number of idle cycles
system.cpu15.num_int_alu_accesses            15384226                       # Number of integer alu accesses
system.cpu15.num_int_insts                   15384226                       # number of integer instructions
system.cpu15.num_int_register_reads          20295150                       # number of times the integer registers were read
system.cpu15.num_int_register_writes         12117415                       # number of times the integer registers were written
system.cpu15.num_load_insts                   3327010                       # Number of load instructions
system.cpu15.num_mem_refs                     5612488                       # number of memory refs
system.cpu15.num_store_insts                  2285478                       # Number of store instructions
system.cpu15.num_vec_alu_accesses               12639                       # Number of vector alu accesses
system.cpu15.num_vec_insts                      12639                       # number of vector instructions
system.cpu15.num_vec_register_reads             10858                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes             2101                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                2661      0.02%      0.02% # Class of executed instruction
system.cpu15.op_class::IntAlu                11265766     66.60%     66.61% # Class of executed instruction
system.cpu15.op_class::IntMult                  27716      0.16%     66.78% # Class of executed instruction
system.cpu15.op_class::IntDiv                    6223      0.04%     66.81% # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0      0.00%     66.81% # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0      0.00%     66.81% # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0      0.00%     66.81% # Class of executed instruction
system.cpu15.op_class::FloatMult                    0      0.00%     66.81% # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0      0.00%     66.81% # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0      0.00%     66.81% # Class of executed instruction
system.cpu15.op_class::FloatMisc                 1713      0.01%     66.82% # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdMult                     0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdShift                    0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdAes                      0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0      0.00%     66.82% # Class of executed instruction
system.cpu15.op_class::MemRead                3327010     19.67%     86.49% # Class of executed instruction
system.cpu15.op_class::MemWrite               2285478     13.51%    100.00% # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu15.op_class::total                 16916567                       # Class of executed instruction
system.cpu16.Branches                         3546218                       # Number of branches fetched
system.cpu16.committedInsts                  15872123                       # Number of instructions committed
system.cpu16.committedOps                    18471961                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                     5974941                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                    404                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                         5970754                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                          4187                       # DTB misses
system.cpu16.dtb.perms_faults                      82                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                 1125                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                3658079                       # DTB read accesses
system.cpu16.dtb.read_hits                    3654601                       # DTB read hits
system.cpu16.dtb.read_misses                     3478                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkPageSizes::4K         3710     96.21%     96.21% # Table walker page sizes translated
system.cpu16.dtb.walker.walkPageSizes::2M          115      2.98%     99.20% # Table walker page sizes translated
system.cpu16.dtb.walker.walkPageSizes::1G           31      0.80%    100.00% # Table walker page sizes translated
system.cpu16.dtb.walker.walkPageSizes::total         3856                       # Table walker page sizes translated
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data         4187                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total         4187                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data         3856                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total         3856                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total         8043                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkWaitTime::samples         4187                       # Table walker wait (enqueue to first request) latency
system.cpu16.dtb.walker.walkWaitTime::0          4187    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu16.dtb.walker.walkWaitTime::total         4187                       # Table walker wait (enqueue to first request) latency
system.cpu16.dtb.walker.walks                    4187                       # Table walker walks requested
system.cpu16.dtb.walker.walksLong                4187                       # Table walker walks initiated with long descriptors
system.cpu16.dtb.walker.walksPending::samples    -64016100                       # Table walker pending requests distribution
system.cpu16.dtb.walker.walksPending::0     -64016100    100.00%    100.00% # Table walker pending requests distribution
system.cpu16.dtb.walker.walksPending::total    -64016100                       # Table walker pending requests distribution
system.cpu16.dtb.write_accesses               2316862                       # DTB write accesses
system.cpu16.dtb.write_hits                   2316153                       # DTB write hits
system.cpu16.dtb.write_misses                     709                       # DTB write misses
system.cpu16.idle_fraction                   0.992365                       # Percentage of idle cycles
system.cpu16.itb.accesses                    15872253                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                        15858540                       # DTB hits
system.cpu16.itb.inst_accesses               15872253                       # ITB inst accesses
system.cpu16.itb.inst_hits                   15858540                       # ITB inst hits
system.cpu16.itb.inst_misses                    13713                       # ITB inst misses
system.cpu16.itb.misses                         13713                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkPageSizes::4K        13511     99.40%     99.40% # Table walker page sizes translated
system.cpu16.itb.walker.walkPageSizes::2M           82      0.60%    100.00% # Table walker page sizes translated
system.cpu16.itb.walker.walkPageSizes::total        13593                       # Table walker page sizes translated
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst        13713                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total        13713                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst        13593                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total        13593                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total        27306                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkWaitTime::samples        13713                       # Table walker wait (enqueue to first request) latency
system.cpu16.itb.walker.walkWaitTime::0         13713    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu16.itb.walker.walkWaitTime::total        13713                       # Table walker wait (enqueue to first request) latency
system.cpu16.itb.walker.walks                   13713                       # Table walker walks requested
system.cpu16.itb.walker.walksLong               13713                       # Table walker walks initiated with long descriptors
system.cpu16.itb.walker.walksPending::samples    -64024000                       # Table walker pending requests distribution
system.cpu16.itb.walker.walksPending::0     -64024000    100.00%    100.00% # Table walker pending requests distribution
system.cpu16.itb.walker.walksPending::total    -64024000                       # Table walker pending requests distribution
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu16.kern.inst.quiesce                   1498                       # number of quiesce instructions executed
system.cpu16.not_idle_fraction               0.007635                       # Percentage of non-idle cycles
system.cpu16.numCycles                     2416917592                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles             18453599.089843                       # Number of busy cycles
system.cpu16.num_cc_register_reads            5276586                       # number of times the CC registers were read
system.cpu16.num_cc_register_writes           3714867                       # number of times the CC registers were written
system.cpu16.num_conditional_control_insts      2496384                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                    905331                       # number of times a function call or return occured
system.cpu16.num_idle_cycles             2398463992.910157                       # Number of idle cycles
system.cpu16.num_int_alu_accesses            16673619                       # Number of integer alu accesses
system.cpu16.num_int_insts                   16673619                       # number of integer instructions
system.cpu16.num_int_register_reads          22026697                       # number of times the integer registers were read
system.cpu16.num_int_register_writes         13250473                       # number of times the integer registers were written
system.cpu16.num_load_insts                   3650760                       # Number of load instructions
system.cpu16.num_mem_refs                     5967516                       # number of memory refs
system.cpu16.num_store_insts                  2316756                       # Number of store instructions
system.cpu16.num_vec_alu_accesses               11022                       # Number of vector alu accesses
system.cpu16.num_vec_insts                      11022                       # number of vector instructions
system.cpu16.num_vec_register_reads              8253                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes             2930                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                2424      0.01%      0.01% # Class of executed instruction
system.cpu16.op_class::IntAlu                12451782     67.41%     67.42% # Class of executed instruction
system.cpu16.op_class::IntMult                  44206      0.24%     67.66% # Class of executed instruction
system.cpu16.op_class::IntDiv                    6440      0.03%     67.69% # Class of executed instruction
system.cpu16.op_class::FloatAdd                     2      0.00%     67.69% # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0      0.00%     67.69% # Class of executed instruction
system.cpu16.op_class::FloatCvt                     1      0.00%     67.69% # Class of executed instruction
system.cpu16.op_class::FloatMult                    0      0.00%     67.69% # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0      0.00%     67.69% # Class of executed instruction
system.cpu16.op_class::FloatDiv                     1      0.00%     67.69% # Class of executed instruction
system.cpu16.op_class::FloatMisc                  479      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdAlu                     12      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdMult                     0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdShift                    0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdAes                      0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0      0.00%     67.70% # Class of executed instruction
system.cpu16.op_class::MemRead                3650760     19.76%     87.46% # Class of executed instruction
system.cpu16.op_class::MemWrite               2316756     12.54%    100.00% # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu16.op_class::total                 18472863                       # Class of executed instruction
system.cpu17.Branches                         3942668                       # Number of branches fetched
system.cpu17.committedInsts                  17686830                       # Number of instructions committed
system.cpu17.committedOps                    20824042                       # Number of ops (including micro ops) committed
system.cpu17.dtb.accesses                     6876977                       # DTB accesses
system.cpu17.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.flush_entries                   1011                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu17.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.hits                         6868513                       # DTB hits
system.cpu17.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu17.dtb.inst_hits                          0                       # ITB inst hits
system.cpu17.dtb.inst_misses                        0                       # ITB inst misses
system.cpu17.dtb.misses                          8464                       # DTB misses
system.cpu17.dtb.perms_faults                     339                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.prefetch_faults                 2650                       # Number of TLB faults due to prefetch
system.cpu17.dtb.read_accesses                4102732                       # DTB read accesses
system.cpu17.dtb.read_hits                    4095583                       # DTB read hits
system.cpu17.dtb.read_misses                     7149                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.dtb.walker.walkPageSizes::4K         7453     96.86%     96.86% # Table walker page sizes translated
system.cpu17.dtb.walker.walkPageSizes::2M          188      2.44%     99.30% # Table walker page sizes translated
system.cpu17.dtb.walker.walkPageSizes::1G           54      0.70%    100.00% # Table walker page sizes translated
system.cpu17.dtb.walker.walkPageSizes::total         7695                       # Table walker page sizes translated
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Data         8464                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Requested::total         8464                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Data         7695                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin_Completed::total         7695                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkRequestOrigin::total        16159                       # Table walker requests started/completed, data/inst
system.cpu17.dtb.walker.walkWaitTime::samples         8464                       # Table walker wait (enqueue to first request) latency
system.cpu17.dtb.walker.walkWaitTime::0          8464    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu17.dtb.walker.walkWaitTime::total         8464                       # Table walker wait (enqueue to first request) latency
system.cpu17.dtb.walker.walks                    8464                       # Table walker walks requested
system.cpu17.dtb.walker.walksLong                8464                       # Table walker walks initiated with long descriptors
system.cpu17.dtb.walker.walksPending::samples   1942310368                       # Table walker pending requests distribution
system.cpu17.dtb.walker.walksPending::0    1942310368    100.00%    100.00% # Table walker pending requests distribution
system.cpu17.dtb.walker.walksPending::total   1942310368                       # Table walker pending requests distribution
system.cpu17.dtb.write_accesses               2774245                       # DTB write accesses
system.cpu17.dtb.write_hits                   2772930                       # DTB write hits
system.cpu17.dtb.write_misses                    1315                       # DTB write misses
system.cpu17.idle_fraction                   0.991392                       # Percentage of idle cycles
system.cpu17.itb.accesses                    17688270                       # DTB accesses
system.cpu17.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.flush_entries                    648                       # Number of entries that have been flushed from TLB
system.cpu17.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu17.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu17.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu17.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.hits                        17665394                       # DTB hits
system.cpu17.itb.inst_accesses               17688270                       # ITB inst accesses
system.cpu17.itb.inst_hits                   17665394                       # ITB inst hits
system.cpu17.itb.inst_misses                    22876                       # ITB inst misses
system.cpu17.itb.misses                         22876                       # DTB misses
system.cpu17.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu17.itb.read_accesses                      0                       # DTB read accesses
system.cpu17.itb.read_hits                          0                       # DTB read hits
system.cpu17.itb.read_misses                        0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu17.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu17.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu17.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu17.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu17.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu17.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu17.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu17.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu17.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu17.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu17.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu17.itb.walker.walkPageSizes::4K        22456     99.27%     99.27% # Table walker page sizes translated
system.cpu17.itb.walker.walkPageSizes::2M          164      0.73%    100.00% # Table walker page sizes translated
system.cpu17.itb.walker.walkPageSizes::total        22620                       # Table walker page sizes translated
system.cpu17.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::Inst        22876                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Requested::total        22876                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::Inst        22620                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin_Completed::total        22620                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkRequestOrigin::total        45496                       # Table walker requests started/completed, data/inst
system.cpu17.itb.walker.walkWaitTime::samples        22876                       # Table walker wait (enqueue to first request) latency
system.cpu17.itb.walker.walkWaitTime::0         22876    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu17.itb.walker.walkWaitTime::total        22876                       # Table walker wait (enqueue to first request) latency
system.cpu17.itb.walker.walks                   22876                       # Table walker walks requested
system.cpu17.itb.walker.walksLong               22876                       # Table walker walks initiated with long descriptors
system.cpu17.itb.walker.walksPending::samples   1942302468                       # Table walker pending requests distribution
system.cpu17.itb.walker.walksPending::0    1942302468    100.00%    100.00% # Table walker pending requests distribution
system.cpu17.itb.walker.walksPending::total   1942302468                       # Table walker pending requests distribution
system.cpu17.itb.write_accesses                     0                       # DTB write accesses
system.cpu17.itb.write_hits                         0                       # DTB write hits
system.cpu17.itb.write_misses                       0                       # DTB write misses
system.cpu17.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu17.kern.inst.quiesce                   1268                       # number of quiesce instructions executed
system.cpu17.not_idle_fraction               0.008608                       # Percentage of non-idle cycles
system.cpu17.numCycles                     2416909305                       # number of cpu cycles simulated
system.cpu17.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu17.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu17.num_busy_cycles             20804648.471312                       # Number of busy cycles
system.cpu17.num_cc_register_reads            5348033                       # number of times the CC registers were read
system.cpu17.num_cc_register_writes           3762528                       # number of times the CC registers were written
system.cpu17.num_conditional_control_insts      2646266                       # number of instructions that are conditional controls
system.cpu17.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu17.num_fp_insts                           0                       # number of float instructions
system.cpu17.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu17.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu17.num_func_calls                   1131663                       # number of times a function call or return occured
system.cpu17.num_idle_cycles             2396104656.528688                       # Number of idle cycles
system.cpu17.num_int_alu_accesses            18971087                       # Number of integer alu accesses
system.cpu17.num_int_insts                   18971087                       # number of integer instructions
system.cpu17.num_int_register_reads          25142773                       # number of times the integer registers were read
system.cpu17.num_int_register_writes         15031926                       # number of times the integer registers were written
system.cpu17.num_load_insts                   4096305                       # Number of load instructions
system.cpu17.num_mem_refs                     6870354                       # number of memory refs
system.cpu17.num_store_insts                  2774049                       # Number of store instructions
system.cpu17.num_vec_alu_accesses               18919                       # Number of vector alu accesses
system.cpu17.num_vec_insts                      18919                       # number of vector instructions
system.cpu17.num_vec_register_reads             15692                       # number of times the vector registers were read
system.cpu17.num_vec_register_writes             3607                       # number of times the vector registers were written
system.cpu17.op_class::No_OpClass                3681      0.02%      0.02% # Class of executed instruction
system.cpu17.op_class::IntAlu                13902848     66.76%     66.77% # Class of executed instruction
system.cpu17.op_class::IntMult                  36120      0.17%     66.95% # Class of executed instruction
system.cpu17.op_class::IntDiv                   11134      0.05%     67.00% # Class of executed instruction
system.cpu17.op_class::FloatAdd                     0      0.00%     67.00% # Class of executed instruction
system.cpu17.op_class::FloatCmp                     0      0.00%     67.00% # Class of executed instruction
system.cpu17.op_class::FloatCvt                     0      0.00%     67.00% # Class of executed instruction
system.cpu17.op_class::FloatMult                    0      0.00%     67.00% # Class of executed instruction
system.cpu17.op_class::FloatMultAcc                 0      0.00%     67.00% # Class of executed instruction
system.cpu17.op_class::FloatDiv                     0      0.00%     67.00% # Class of executed instruction
system.cpu17.op_class::FloatMisc                 1991      0.01%     67.01% # Class of executed instruction
system.cpu17.op_class::FloatSqrt                    0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdAdd                      0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdAddAcc                   0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdAlu                      0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdCmp                      0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdCvt                      0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdMisc                     0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdMult                     0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdMultAcc                  0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdShift                    0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdShiftAcc                 0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdDiv                      0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdSqrt                     0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdFloatAdd                 0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdFloatAlu                 0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdFloatCmp                 0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdFloatCvt                 0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdFloatDiv                 0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdFloatMisc                0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdFloatMult                0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdFloatMultAcc             0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdFloatSqrt                0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdReduceAdd                0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdReduceAlu                0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdReduceCmp                0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceAdd            0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdFloatReduceCmp            0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdAes                      0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdAesMix                   0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash                 0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdSha1Hash2                0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash               0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdSha256Hash2              0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdShaSigma2                0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdShaSigma3                0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::SimdPredAlu                  0      0.00%     67.01% # Class of executed instruction
system.cpu17.op_class::MemRead                4096305     19.67%     86.68% # Class of executed instruction
system.cpu17.op_class::MemWrite               2774049     13.32%    100.00% # Class of executed instruction
system.cpu17.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu17.op_class::total                 20826128                       # Class of executed instruction
system.cpu18.Branches                         2701707                       # Number of branches fetched
system.cpu18.committedInsts                  12033728                       # Number of instructions committed
system.cpu18.committedOps                    14091525                       # Number of ops (including micro ops) committed
system.cpu18.dtb.accesses                     4641263                       # DTB accesses
system.cpu18.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.flush_entries                    460                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu18.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.hits                         4638604                       # DTB hits
system.cpu18.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu18.dtb.inst_hits                          0                       # ITB inst hits
system.cpu18.dtb.inst_misses                        0                       # ITB inst misses
system.cpu18.dtb.misses                          2659                       # DTB misses
system.cpu18.dtb.perms_faults                      78                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.prefetch_faults                  687                       # Number of TLB faults due to prefetch
system.cpu18.dtb.read_accesses                2885366                       # DTB read accesses
system.cpu18.dtb.read_hits                    2883160                       # DTB read hits
system.cpu18.dtb.read_misses                     2206                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.dtb.walker.walkPageSizes::4K         2391     96.37%     96.37% # Table walker page sizes translated
system.cpu18.dtb.walker.walkPageSizes::2M           66      2.66%     99.03% # Table walker page sizes translated
system.cpu18.dtb.walker.walkPageSizes::1G           24      0.97%    100.00% # Table walker page sizes translated
system.cpu18.dtb.walker.walkPageSizes::total         2481                       # Table walker page sizes translated
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Data         2659                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Requested::total         2659                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Data         2481                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin_Completed::total         2481                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkRequestOrigin::total         5140                       # Table walker requests started/completed, data/inst
system.cpu18.dtb.walker.walkWaitTime::samples         2659                       # Table walker wait (enqueue to first request) latency
system.cpu18.dtb.walker.walkWaitTime::0          2659    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu18.dtb.walker.walkWaitTime::total         2659                       # Table walker wait (enqueue to first request) latency
system.cpu18.dtb.walker.walks                    2659                       # Table walker walks requested
system.cpu18.dtb.walker.walksLong                2659                       # Table walker walks initiated with long descriptors
system.cpu18.dtb.walker.walksPending::samples   -346330460                       # Table walker pending requests distribution
system.cpu18.dtb.walker.walksPending::0    -346330460    100.00%    100.00% # Table walker pending requests distribution
system.cpu18.dtb.walker.walksPending::total   -346330460                       # Table walker pending requests distribution
system.cpu18.dtb.write_accesses               1755897                       # DTB write accesses
system.cpu18.dtb.write_hits                   1755444                       # DTB write hits
system.cpu18.dtb.write_misses                     453                       # DTB write misses
system.cpu18.idle_fraction                   0.994176                       # Percentage of idle cycles
system.cpu18.itb.accesses                    12033417                       # DTB accesses
system.cpu18.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.flush_entries                    394                       # Number of entries that have been flushed from TLB
system.cpu18.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu18.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu18.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu18.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.hits                        12023345                       # DTB hits
system.cpu18.itb.inst_accesses               12033417                       # ITB inst accesses
system.cpu18.itb.inst_hits                   12023345                       # ITB inst hits
system.cpu18.itb.inst_misses                    10072                       # ITB inst misses
system.cpu18.itb.misses                         10072                       # DTB misses
system.cpu18.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu18.itb.read_accesses                      0                       # DTB read accesses
system.cpu18.itb.read_hits                          0                       # DTB read hits
system.cpu18.itb.read_misses                        0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu18.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu18.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu18.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu18.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu18.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu18.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu18.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu18.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu18.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu18.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu18.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu18.itb.walker.walkPageSizes::4K         9921     99.31%     99.31% # Table walker page sizes translated
system.cpu18.itb.walker.walkPageSizes::2M           69      0.69%    100.00% # Table walker page sizes translated
system.cpu18.itb.walker.walkPageSizes::total         9990                       # Table walker page sizes translated
system.cpu18.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::Inst        10072                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Requested::total        10072                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::Inst         9990                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin_Completed::total         9990                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkRequestOrigin::total        20062                       # Table walker requests started/completed, data/inst
system.cpu18.itb.walker.walkWaitTime::samples        10072                       # Table walker wait (enqueue to first request) latency
system.cpu18.itb.walker.walkWaitTime::0         10072    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu18.itb.walker.walkWaitTime::total        10072                       # Table walker wait (enqueue to first request) latency
system.cpu18.itb.walker.walks                   10072                       # Table walker walks requested
system.cpu18.itb.walker.walksLong               10072                       # Table walker walks initiated with long descriptors
system.cpu18.itb.walker.walksPending::samples   -346338360                       # Table walker pending requests distribution
system.cpu18.itb.walker.walksPending::0    -346338360    100.00%    100.00% # Table walker pending requests distribution
system.cpu18.itb.walker.walksPending::total   -346338360                       # Table walker pending requests distribution
system.cpu18.itb.write_accesses                     0                       # DTB write accesses
system.cpu18.itb.write_hits                         0                       # DTB write hits
system.cpu18.itb.write_misses                       0                       # DTB write misses
system.cpu18.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu18.kern.inst.quiesce                   1775                       # number of quiesce instructions executed
system.cpu18.not_idle_fraction               0.005824                       # Percentage of non-idle cycles
system.cpu18.numCycles                     2416910492                       # number of cpu cycles simulated
system.cpu18.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu18.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu18.num_busy_cycles             14077049.292347                       # Number of busy cycles
system.cpu18.num_cc_register_reads            4016987                       # number of times the CC registers were read
system.cpu18.num_cc_register_writes           2479182                       # number of times the CC registers were written
system.cpu18.num_conditional_control_insts      1840485                       # number of instructions that are conditional controls
system.cpu18.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu18.num_fp_insts                           0                       # number of float instructions
system.cpu18.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu18.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu18.num_func_calls                    774156                       # number of times a function call or return occured
system.cpu18.num_idle_cycles             2402833442.707653                       # Number of idle cycles
system.cpu18.num_int_alu_accesses            12726889                       # Number of integer alu accesses
system.cpu18.num_int_insts                   12726889                       # number of integer instructions
system.cpu18.num_int_register_reads          16662325                       # number of times the integer registers were read
system.cpu18.num_int_register_writes         10059369                       # number of times the integer registers were written
system.cpu18.num_load_insts                   2881050                       # Number of load instructions
system.cpu18.num_mem_refs                     4636872                       # number of memory refs
system.cpu18.num_store_insts                  1755822                       # Number of store instructions
system.cpu18.num_vec_alu_accesses                5798                       # Number of vector alu accesses
system.cpu18.num_vec_insts                       5798                       # number of vector instructions
system.cpu18.num_vec_register_reads              4590                       # number of times the vector registers were read
system.cpu18.num_vec_register_writes             1224                       # number of times the vector registers were written
system.cpu18.op_class::No_OpClass                1508      0.01%      0.01% # Class of executed instruction
system.cpu18.op_class::IntAlu                 9422131     66.86%     66.87% # Class of executed instruction
system.cpu18.op_class::IntMult                  26166      0.19%     67.06% # Class of executed instruction
system.cpu18.op_class::IntDiv                    5333      0.04%     67.10% # Class of executed instruction
system.cpu18.op_class::FloatAdd                     0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::FloatCmp                     0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::FloatCvt                     0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::FloatMult                    0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::FloatMultAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::FloatDiv                     0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::FloatMisc                   34      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::FloatSqrt                    0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdAdd                      0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdAddAcc                   0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdAlu                      0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdCmp                      0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdCvt                      0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdMisc                     0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdMult                     0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdMultAcc                  0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdShift                    0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdShiftAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdDiv                      0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdSqrt                     0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdFloatAdd                 0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdFloatAlu                 0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdFloatCmp                 0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdFloatCvt                 0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdFloatDiv                 0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdFloatMisc                0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdFloatMult                0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdFloatMultAcc             0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdFloatSqrt                0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdReduceAdd                0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdReduceAlu                0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdReduceCmp                0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceAdd            0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdFloatReduceCmp            0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdAes                      0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdAesMix                   0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash                 0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdSha1Hash2                0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash               0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdSha256Hash2              0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdShaSigma2                0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdShaSigma3                0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::SimdPredAlu                  0      0.00%     67.10% # Class of executed instruction
system.cpu18.op_class::MemRead                2881050     20.44%     87.54% # Class of executed instruction
system.cpu18.op_class::MemWrite               1755822     12.46%    100.00% # Class of executed instruction
system.cpu18.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu18.op_class::total                 14092044                       # Class of executed instruction
system.cpu19.Branches                         2476133                       # Number of branches fetched
system.cpu19.committedInsts                  11027189                       # Number of instructions committed
system.cpu19.committedOps                    12954405                       # Number of ops (including micro ops) committed
system.cpu19.dtb.accesses                     4276737                       # DTB accesses
system.cpu19.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.flush_entries                    730                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu19.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.hits                         4273939                       # DTB hits
system.cpu19.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu19.dtb.inst_hits                          0                       # ITB inst hits
system.cpu19.dtb.inst_misses                        0                       # ITB inst misses
system.cpu19.dtb.misses                          2798                       # DTB misses
system.cpu19.dtb.perms_faults                     149                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.prefetch_faults                 1225                       # Number of TLB faults due to prefetch
system.cpu19.dtb.read_accesses                2643317                       # DTB read accesses
system.cpu19.dtb.read_hits                    2640991                       # DTB read hits
system.cpu19.dtb.read_misses                     2326                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.dtb.walker.walkPageSizes::4K         2460     96.62%     96.62% # Table walker page sizes translated
system.cpu19.dtb.walker.walkPageSizes::2M           64      2.51%     99.14% # Table walker page sizes translated
system.cpu19.dtb.walker.walkPageSizes::1G           22      0.86%    100.00% # Table walker page sizes translated
system.cpu19.dtb.walker.walkPageSizes::total         2546                       # Table walker page sizes translated
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Data         2798                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Requested::total         2798                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Data         2546                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin_Completed::total         2546                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkRequestOrigin::total         5344                       # Table walker requests started/completed, data/inst
system.cpu19.dtb.walker.walkWaitTime::samples         2798                       # Table walker wait (enqueue to first request) latency
system.cpu19.dtb.walker.walkWaitTime::0          2798    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu19.dtb.walker.walkWaitTime::total         2798                       # Table walker wait (enqueue to first request) latency
system.cpu19.dtb.walker.walks                    2798                       # Table walker walks requested
system.cpu19.dtb.walker.walksLong                2798                       # Table walker walks initiated with long descriptors
system.cpu19.dtb.walker.walksPending::samples   1659996008                       # Table walker pending requests distribution
system.cpu19.dtb.walker.walksPending::0    1659996008    100.00%    100.00% # Table walker pending requests distribution
system.cpu19.dtb.walker.walksPending::total   1659996008                       # Table walker pending requests distribution
system.cpu19.dtb.write_accesses               1633420                       # DTB write accesses
system.cpu19.dtb.write_hits                   1632948                       # DTB write hits
system.cpu19.dtb.write_misses                     472                       # DTB write misses
system.cpu19.idle_fraction                   0.994645                       # Percentage of idle cycles
system.cpu19.itb.accesses                    11027414                       # DTB accesses
system.cpu19.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.flush_entries                    584                       # Number of entries that have been flushed from TLB
system.cpu19.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu19.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu19.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu19.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.hits                        11018637                       # DTB hits
system.cpu19.itb.inst_accesses               11027414                       # ITB inst accesses
system.cpu19.itb.inst_hits                   11018637                       # ITB inst hits
system.cpu19.itb.inst_misses                     8777                       # ITB inst misses
system.cpu19.itb.misses                          8777                       # DTB misses
system.cpu19.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu19.itb.read_accesses                      0                       # DTB read accesses
system.cpu19.itb.read_hits                          0                       # DTB read hits
system.cpu19.itb.read_misses                        0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu19.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu19.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu19.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu19.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu19.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu19.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu19.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu19.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu19.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu19.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu19.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu19.itb.walker.walkPageSizes::4K         8633     99.40%     99.40% # Table walker page sizes translated
system.cpu19.itb.walker.walkPageSizes::2M           52      0.60%    100.00% # Table walker page sizes translated
system.cpu19.itb.walker.walkPageSizes::total         8685                       # Table walker page sizes translated
system.cpu19.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::Inst         8777                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Requested::total         8777                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::Inst         8685                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin_Completed::total         8685                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkRequestOrigin::total        17462                       # Table walker requests started/completed, data/inst
system.cpu19.itb.walker.walkWaitTime::samples         8777                       # Table walker wait (enqueue to first request) latency
system.cpu19.itb.walker.walkWaitTime::0          8777    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu19.itb.walker.walkWaitTime::total         8777                       # Table walker wait (enqueue to first request) latency
system.cpu19.itb.walker.walks                    8777                       # Table walker walks requested
system.cpu19.itb.walker.walksLong                8777                       # Table walker walks initiated with long descriptors
system.cpu19.itb.walker.walksPending::samples   1659988108                       # Table walker pending requests distribution
system.cpu19.itb.walker.walksPending::0    1659988108    100.00%    100.00% # Table walker pending requests distribution
system.cpu19.itb.walker.walksPending::total   1659988108                       # Table walker pending requests distribution
system.cpu19.itb.write_accesses                     0                       # DTB write accesses
system.cpu19.itb.write_hits                         0                       # DTB write hits
system.cpu19.itb.write_misses                       0                       # DTB write misses
system.cpu19.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu19.kern.inst.quiesce                   1194                       # number of quiesce instructions executed
system.cpu19.not_idle_fraction               0.005355                       # Percentage of non-idle cycles
system.cpu19.numCycles                     2348559775                       # number of cpu cycles simulated
system.cpu19.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu19.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu19.num_busy_cycles             12575921.299744                       # Number of busy cycles
system.cpu19.num_cc_register_reads            3737757                       # number of times the CC registers were read
system.cpu19.num_cc_register_writes           2226129                       # number of times the CC registers were written
system.cpu19.num_conditional_control_insts      1695318                       # number of instructions that are conditional controls
system.cpu19.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu19.num_fp_insts                           0                       # number of float instructions
system.cpu19.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu19.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu19.num_func_calls                    698704                       # number of times a function call or return occured
system.cpu19.num_idle_cycles             2335983853.700256                       # Number of idle cycles
system.cpu19.num_int_alu_accesses            11672959                       # Number of integer alu accesses
system.cpu19.num_int_insts                   11672959                       # number of integer instructions
system.cpu19.num_int_register_reads          15307408                       # number of times the integer registers were read
system.cpu19.num_int_register_writes          9210716                       # number of times the integer registers were written
system.cpu19.num_load_insts                   2638626                       # Number of load instructions
system.cpu19.num_mem_refs                     4272000                       # number of memory refs
system.cpu19.num_store_insts                  1633374                       # Number of store instructions
system.cpu19.num_vec_alu_accesses                4493                       # Number of vector alu accesses
system.cpu19.num_vec_insts                       4493                       # number of vector instructions
system.cpu19.num_vec_register_reads              3769                       # number of times the vector registers were read
system.cpu19.num_vec_register_writes              736                       # number of times the vector registers were written
system.cpu19.op_class::No_OpClass                2569      0.02%      0.02% # Class of executed instruction
system.cpu19.op_class::IntAlu                 8649449     66.76%     66.78% # Class of executed instruction
system.cpu19.op_class::IntMult                  26176      0.20%     66.98% # Class of executed instruction
system.cpu19.op_class::IntDiv                    5215      0.04%     67.03% # Class of executed instruction
system.cpu19.op_class::FloatAdd                     0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::FloatCmp                     0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::FloatCvt                     0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::FloatMult                    0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::FloatMultAcc                 0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::FloatDiv                     0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::FloatMisc                   51      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::FloatSqrt                    0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdAdd                      0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdAddAcc                   0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdAlu                      0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdCmp                      0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdCvt                      0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdMisc                     0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdMult                     0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdMultAcc                  0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdShift                    0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdShiftAcc                 0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdDiv                      0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdSqrt                     0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdFloatAdd                 0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdFloatAlu                 0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdFloatCmp                 0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdFloatCvt                 0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdFloatDiv                 0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdFloatMisc                0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdFloatMult                0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdFloatMultAcc             0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdFloatSqrt                0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdReduceAdd                0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdReduceAlu                0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdReduceCmp                0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceAdd            0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdFloatReduceCmp            0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdAes                      0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdAesMix                   0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash                 0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdSha1Hash2                0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash               0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdSha256Hash2              0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdShaSigma2                0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdShaSigma3                0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::SimdPredAlu                  0      0.00%     67.03% # Class of executed instruction
system.cpu19.op_class::MemRead                2638626     20.37%     87.39% # Class of executed instruction
system.cpu19.op_class::MemWrite               1633374     12.61%    100.00% # Class of executed instruction
system.cpu19.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu19.op_class::total                 12955460                       # Class of executed instruction
system.cpu20.Branches                         2796494                       # Number of branches fetched
system.cpu20.committedInsts                  12491230                       # Number of instructions committed
system.cpu20.committedOps                    14703795                       # Number of ops (including micro ops) committed
system.cpu20.dtb.accesses                     4883397                       # DTB accesses
system.cpu20.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.flush_entries                    403                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu20.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.hits                         4880675                       # DTB hits
system.cpu20.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu20.dtb.inst_hits                          0                       # ITB inst hits
system.cpu20.dtb.inst_misses                        0                       # ITB inst misses
system.cpu20.dtb.misses                          2722                       # DTB misses
system.cpu20.dtb.perms_faults                     137                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.prefetch_faults                  864                       # Number of TLB faults due to prefetch
system.cpu20.dtb.read_accesses                2953672                       # DTB read accesses
system.cpu20.dtb.read_hits                    2951613                       # DTB read hits
system.cpu20.dtb.read_misses                     2059                       # DTB read misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.dtb.walker.walkPageSizes::4K         2323     97.03%     97.03% # Table walker page sizes translated
system.cpu20.dtb.walker.walkPageSizes::2M           54      2.26%     99.29% # Table walker page sizes translated
system.cpu20.dtb.walker.walkPageSizes::1G           17      0.71%    100.00% # Table walker page sizes translated
system.cpu20.dtb.walker.walkPageSizes::total         2394                       # Table walker page sizes translated
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Data         2722                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Requested::total         2722                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Data         2394                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin_Completed::total         2394                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkRequestOrigin::total         5116                       # Table walker requests started/completed, data/inst
system.cpu20.dtb.walker.walkWaitTime::samples         2722                       # Table walker wait (enqueue to first request) latency
system.cpu20.dtb.walker.walkWaitTime::0          2722    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu20.dtb.walker.walkWaitTime::total         2722                       # Table walker wait (enqueue to first request) latency
system.cpu20.dtb.walker.walks                    2722                       # Table walker walks requested
system.cpu20.dtb.walker.walksLong                2722                       # Table walker walks initiated with long descriptors
system.cpu20.dtb.walker.walksPending::samples   -628644820                       # Table walker pending requests distribution
system.cpu20.dtb.walker.walksPending::0    -628644820    100.00%    100.00% # Table walker pending requests distribution
system.cpu20.dtb.walker.walksPending::total   -628644820                       # Table walker pending requests distribution
system.cpu20.dtb.write_accesses               1929725                       # DTB write accesses
system.cpu20.dtb.write_hits                   1929062                       # DTB write hits
system.cpu20.dtb.write_misses                     663                       # DTB write misses
system.cpu20.idle_fraction                   0.993922                       # Percentage of idle cycles
system.cpu20.itb.accesses                    12491078                       # DTB accesses
system.cpu20.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu20.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu20.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu20.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu20.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.hits                        12472810                       # DTB hits
system.cpu20.itb.inst_accesses               12491078                       # ITB inst accesses
system.cpu20.itb.inst_hits                   12472810                       # ITB inst hits
system.cpu20.itb.inst_misses                    18268                       # ITB inst misses
system.cpu20.itb.misses                         18268                       # DTB misses
system.cpu20.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu20.itb.read_accesses                      0                       # DTB read accesses
system.cpu20.itb.read_hits                          0                       # DTB read hits
system.cpu20.itb.read_misses                        0                       # DTB read misses
system.cpu20.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu20.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu20.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu20.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu20.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu20.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu20.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu20.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu20.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu20.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu20.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu20.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu20.itb.walker.walkPageSizes::4K        18035     99.25%     99.25% # Table walker page sizes translated
system.cpu20.itb.walker.walkPageSizes::2M          137      0.75%    100.00% # Table walker page sizes translated
system.cpu20.itb.walker.walkPageSizes::total        18172                       # Table walker page sizes translated
system.cpu20.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::Inst        18268                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Requested::total        18268                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::Inst        18172                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin_Completed::total        18172                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkRequestOrigin::total        36440                       # Table walker requests started/completed, data/inst
system.cpu20.itb.walker.walkWaitTime::samples        18268                       # Table walker wait (enqueue to first request) latency
system.cpu20.itb.walker.walkWaitTime::0         18268    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu20.itb.walker.walkWaitTime::total        18268                       # Table walker wait (enqueue to first request) latency
system.cpu20.itb.walker.walks                   18268                       # Table walker walks requested
system.cpu20.itb.walker.walksLong               18268                       # Table walker walks initiated with long descriptors
system.cpu20.itb.walker.walksPending::samples   -628652720                       # Table walker pending requests distribution
system.cpu20.itb.walker.walksPending::0    -628652720    100.00%    100.00% # Table walker pending requests distribution
system.cpu20.itb.walker.walksPending::total   -628652720                       # Table walker pending requests distribution
system.cpu20.itb.write_accesses                     0                       # DTB write accesses
system.cpu20.itb.write_hits                         0                       # DTB write hits
system.cpu20.itb.write_misses                       0                       # DTB write misses
system.cpu20.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu20.kern.inst.quiesce                   1520                       # number of quiesce instructions executed
system.cpu20.not_idle_fraction               0.006078                       # Percentage of non-idle cycles
system.cpu20.numCycles                     2411854400                       # number of cpu cycles simulated
system.cpu20.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu20.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu20.num_busy_cycles             14658278.805330                       # Number of busy cycles
system.cpu20.num_cc_register_reads            3924258                       # number of times the CC registers were read
system.cpu20.num_cc_register_writes           2394036                       # number of times the CC registers were written
system.cpu20.num_conditional_control_insts      1851528                       # number of instructions that are conditional controls
system.cpu20.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu20.num_fp_insts                           0                       # number of float instructions
system.cpu20.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu20.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu20.num_func_calls                    852002                       # number of times a function call or return occured
system.cpu20.num_idle_cycles             2397196121.194671                       # Number of idle cycles
system.cpu20.num_int_alu_accesses            13339182                       # Number of integer alu accesses
system.cpu20.num_int_insts                   13339182                       # number of integer instructions
system.cpu20.num_int_register_reads          17560824                       # number of times the integer registers were read
system.cpu20.num_int_register_writes         10511226                       # number of times the integer registers were written
system.cpu20.num_load_insts                   2948032                       # Number of load instructions
system.cpu20.num_mem_refs                     4877524                       # number of memory refs
system.cpu20.num_store_insts                  1929492                       # Number of store instructions
system.cpu20.num_vec_alu_accesses                3790                       # Number of vector alu accesses
system.cpu20.num_vec_insts                       3790                       # number of vector instructions
system.cpu20.num_vec_register_reads              2966                       # number of times the vector registers were read
system.cpu20.num_vec_register_writes              832                       # number of times the vector registers were written
system.cpu20.op_class::No_OpClass                 820      0.01%      0.01% # Class of executed instruction
system.cpu20.op_class::IntAlu                 9795934     66.62%     66.62% # Class of executed instruction
system.cpu20.op_class::IntMult                  24374      0.17%     66.79% # Class of executed instruction
system.cpu20.op_class::IntDiv                    5799      0.04%     66.83% # Class of executed instruction
system.cpu20.op_class::FloatAdd                     0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::FloatCmp                     0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::FloatCvt                     0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::FloatMult                    0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::FloatMultAcc                 0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::FloatDiv                     0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::FloatMisc                   28      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::FloatSqrt                    0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdAdd                      0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdAddAcc                   0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdAlu                      0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdCmp                      0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdCvt                      0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdMisc                     0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdMult                     0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdMultAcc                  0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdShift                    0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdShiftAcc                 0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdDiv                      0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdSqrt                     0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdFloatAdd                 0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdFloatAlu                 0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdFloatCmp                 0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdFloatCvt                 0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdFloatDiv                 0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdFloatMisc                0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdFloatMult                0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdFloatMultAcc             0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdFloatSqrt                0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdReduceAdd                0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdReduceAlu                0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdReduceCmp                0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdFloatReduceAdd            0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdFloatReduceCmp            0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdAes                      0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdAesMix                   0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdSha1Hash                 0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdSha1Hash2                0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdSha256Hash               0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdSha256Hash2              0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdShaSigma2                0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdShaSigma3                0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::SimdPredAlu                  0      0.00%     66.83% # Class of executed instruction
system.cpu20.op_class::MemRead                2948032     20.05%     86.88% # Class of executed instruction
system.cpu20.op_class::MemWrite               1929492     13.12%    100.00% # Class of executed instruction
system.cpu20.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu20.op_class::total                 14704479                       # Class of executed instruction
system.cpu21.Branches                         2979572                       # Number of branches fetched
system.cpu21.committedInsts                  13220457                       # Number of instructions committed
system.cpu21.committedOps                    15411521                       # Number of ops (including micro ops) committed
system.cpu21.dtb.accesses                     5060859                       # DTB accesses
system.cpu21.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.flush_entries                    569                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu21.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.hits                         5057413                       # DTB hits
system.cpu21.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu21.dtb.inst_hits                          0                       # ITB inst hits
system.cpu21.dtb.inst_misses                        0                       # ITB inst misses
system.cpu21.dtb.misses                          3446                       # DTB misses
system.cpu21.dtb.perms_faults                     103                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.prefetch_faults                  910                       # Number of TLB faults due to prefetch
system.cpu21.dtb.read_accesses                3158021                       # DTB read accesses
system.cpu21.dtb.read_hits                    3155143                       # DTB read hits
system.cpu21.dtb.read_misses                     2878                       # DTB read misses
system.cpu21.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.dtb.walker.walkPageSizes::4K         3068     95.93%     95.93% # Table walker page sizes translated
system.cpu21.dtb.walker.walkPageSizes::2M           99      3.10%     99.03% # Table walker page sizes translated
system.cpu21.dtb.walker.walkPageSizes::1G           31      0.97%    100.00% # Table walker page sizes translated
system.cpu21.dtb.walker.walkPageSizes::total         3198                       # Table walker page sizes translated
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Data         3446                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Requested::total         3446                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Data         3198                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin_Completed::total         3198                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkRequestOrigin::total         6644                       # Table walker requests started/completed, data/inst
system.cpu21.dtb.walker.walkWaitTime::samples         3446                       # Table walker wait (enqueue to first request) latency
system.cpu21.dtb.walker.walkWaitTime::0          3446    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu21.dtb.walker.walkWaitTime::total         3446                       # Table walker wait (enqueue to first request) latency
system.cpu21.dtb.walker.walks                    3446                       # Table walker walks requested
system.cpu21.dtb.walker.walksLong                3446                       # Table walker walks initiated with long descriptors
system.cpu21.dtb.walker.walksPending::samples   1377681648                       # Table walker pending requests distribution
system.cpu21.dtb.walker.walksPending::0    1377681648    100.00%    100.00% # Table walker pending requests distribution
system.cpu21.dtb.walker.walksPending::total   1377681648                       # Table walker pending requests distribution
system.cpu21.dtb.write_accesses               1902838                       # DTB write accesses
system.cpu21.dtb.write_hits                   1902270                       # DTB write hits
system.cpu21.dtb.write_misses                     568                       # DTB write misses
system.cpu21.idle_fraction                   0.993630                       # Percentage of idle cycles
system.cpu21.itb.accesses                    13220324                       # DTB accesses
system.cpu21.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.flush_entries                    459                       # Number of entries that have been flushed from TLB
system.cpu21.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu21.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu21.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu21.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.hits                        13208908                       # DTB hits
system.cpu21.itb.inst_accesses               13220324                       # ITB inst accesses
system.cpu21.itb.inst_hits                   13208908                       # ITB inst hits
system.cpu21.itb.inst_misses                    11416                       # ITB inst misses
system.cpu21.itb.misses                         11416                       # DTB misses
system.cpu21.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu21.itb.read_accesses                      0                       # DTB read accesses
system.cpu21.itb.read_hits                          0                       # DTB read hits
system.cpu21.itb.read_misses                        0                       # DTB read misses
system.cpu21.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu21.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu21.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu21.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu21.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu21.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu21.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu21.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu21.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu21.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu21.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu21.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu21.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu21.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu21.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu21.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu21.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu21.itb.walker.walkPageSizes::4K        11233     99.31%     99.31% # Table walker page sizes translated
system.cpu21.itb.walker.walkPageSizes::2M           78      0.69%    100.00% # Table walker page sizes translated
system.cpu21.itb.walker.walkPageSizes::total        11311                       # Table walker page sizes translated
system.cpu21.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::Inst        11416                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Requested::total        11416                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::Inst        11311                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin_Completed::total        11311                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkRequestOrigin::total        22727                       # Table walker requests started/completed, data/inst
system.cpu21.itb.walker.walkWaitTime::samples        11416                       # Table walker wait (enqueue to first request) latency
system.cpu21.itb.walker.walkWaitTime::0         11416    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu21.itb.walker.walkWaitTime::total        11416                       # Table walker wait (enqueue to first request) latency
system.cpu21.itb.walker.walks                   11416                       # Table walker walks requested
system.cpu21.itb.walker.walksLong               11416                       # Table walker walks initiated with long descriptors
system.cpu21.itb.walker.walksPending::samples   1377673748                       # Table walker pending requests distribution
system.cpu21.itb.walker.walksPending::0    1377673748    100.00%    100.00% # Table walker pending requests distribution
system.cpu21.itb.walker.walksPending::total   1377673748                       # Table walker pending requests distribution
system.cpu21.itb.write_accesses                     0                       # DTB write accesses
system.cpu21.itb.write_hits                         0                       # DTB write hits
system.cpu21.itb.write_misses                       0                       # DTB write misses
system.cpu21.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu21.kern.inst.quiesce                   1512                       # number of quiesce instructions executed
system.cpu21.not_idle_fraction               0.006370                       # Percentage of non-idle cycles
system.cpu21.numCycles                     2416909549                       # number of cpu cycles simulated
system.cpu21.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu21.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu21.num_busy_cycles             15396004.462160                       # Number of busy cycles
system.cpu21.num_cc_register_reads            4410095                       # number of times the CC registers were read
system.cpu21.num_cc_register_writes           2861298                       # number of times the CC registers were written
system.cpu21.num_conditional_control_insts      2079804                       # number of instructions that are conditional controls
system.cpu21.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu21.num_fp_insts                           0                       # number of float instructions
system.cpu21.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu21.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu21.num_func_calls                    796665                       # number of times a function call or return occured
system.cpu21.num_idle_cycles             2401513544.537840                       # Number of idle cycles
system.cpu21.num_int_alu_accesses            13913090                       # Number of integer alu accesses
system.cpu21.num_int_insts                   13913090                       # number of integer instructions
system.cpu21.num_int_register_reads          18268402                       # number of times the integer registers were read
system.cpu21.num_int_register_writes         11002975                       # number of times the integer registers were written
system.cpu21.num_load_insts                   3151722                       # Number of load instructions
system.cpu21.num_mem_refs                     5054430                       # number of memory refs
system.cpu21.num_store_insts                  1902708                       # Number of store instructions
system.cpu21.num_vec_alu_accesses                7833                       # Number of vector alu accesses
system.cpu21.num_vec_insts                       7833                       # number of vector instructions
system.cpu21.num_vec_register_reads              6079                       # number of times the vector registers were read
system.cpu21.num_vec_register_writes             1782                       # number of times the vector registers were written
system.cpu21.op_class::No_OpClass                2162      0.01%      0.01% # Class of executed instruction
system.cpu21.op_class::IntAlu                10317354     66.94%     66.96% # Class of executed instruction
system.cpu21.op_class::IntMult                  32932      0.21%     67.17% # Class of executed instruction
system.cpu21.op_class::IntDiv                    5306      0.03%     67.20% # Class of executed instruction
system.cpu21.op_class::FloatAdd                     0      0.00%     67.20% # Class of executed instruction
system.cpu21.op_class::FloatCmp                     0      0.00%     67.20% # Class of executed instruction
system.cpu21.op_class::FloatCvt                     0      0.00%     67.20% # Class of executed instruction
system.cpu21.op_class::FloatMult                    0      0.00%     67.20% # Class of executed instruction
system.cpu21.op_class::FloatMultAcc                 0      0.00%     67.20% # Class of executed instruction
system.cpu21.op_class::FloatDiv                     0      0.00%     67.20% # Class of executed instruction
system.cpu21.op_class::FloatMisc                   41      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::FloatSqrt                    0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdAdd                      0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdAddAcc                   0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdAlu                      0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdCmp                      0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdCvt                      0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdMisc                     0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdMult                     0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdMultAcc                  0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdShift                    0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdShiftAcc                 0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdDiv                      0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdSqrt                     0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdFloatAdd                 0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdFloatAlu                 0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdFloatCmp                 0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdFloatCvt                 0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdFloatDiv                 0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdFloatMisc                0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdFloatMult                0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdFloatMultAcc             0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdFloatSqrt                0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdReduceAdd                0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdReduceAlu                0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdReduceCmp                0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdFloatReduceAdd            0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdFloatReduceCmp            0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdAes                      0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdAesMix                   0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdSha1Hash                 0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdSha1Hash2                0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdSha256Hash               0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdSha256Hash2              0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdShaSigma2                0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdShaSigma3                0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::SimdPredAlu                  0      0.00%     67.21% # Class of executed instruction
system.cpu21.op_class::MemRead                3151722     20.45%     87.65% # Class of executed instruction
system.cpu21.op_class::MemWrite               1902708     12.35%    100.00% # Class of executed instruction
system.cpu21.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu21.op_class::total                 15412225                       # Class of executed instruction
system.cpu22.Branches                         5491731                       # Number of branches fetched
system.cpu22.committedInsts                  23752572                       # Number of instructions committed
system.cpu22.committedOps                    28154844                       # Number of ops (including micro ops) committed
system.cpu22.dtb.accesses                     9278355                       # DTB accesses
system.cpu22.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.flush_entries                    654                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu22.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.hits                         9263417                       # DTB hits
system.cpu22.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu22.dtb.inst_hits                          0                       # ITB inst hits
system.cpu22.dtb.inst_misses                        0                       # ITB inst misses
system.cpu22.dtb.misses                         14938                       # DTB misses
system.cpu22.dtb.perms_faults                     115                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.prefetch_faults                 3240                       # Number of TLB faults due to prefetch
system.cpu22.dtb.read_accesses                5315482                       # DTB read accesses
system.cpu22.dtb.read_hits                    5302179                       # DTB read hits
system.cpu22.dtb.read_misses                    13303                       # DTB read misses
system.cpu22.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.dtb.walker.walkPageSizes::4K        14282     98.26%     98.26% # Table walker page sizes translated
system.cpu22.dtb.walker.walkPageSizes::2M          235      1.62%     99.88% # Table walker page sizes translated
system.cpu22.dtb.walker.walkPageSizes::1G           18      0.12%    100.00% # Table walker page sizes translated
system.cpu22.dtb.walker.walkPageSizes::total        14535                       # Table walker page sizes translated
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Data        14938                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Requested::total        14938                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Data        14535                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin_Completed::total        14535                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkRequestOrigin::total        29473                       # Table walker requests started/completed, data/inst
system.cpu22.dtb.walker.walkWaitTime::samples        14938                       # Table walker wait (enqueue to first request) latency
system.cpu22.dtb.walker.walkWaitTime::0         14938    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu22.dtb.walker.walkWaitTime::total        14938                       # Table walker wait (enqueue to first request) latency
system.cpu22.dtb.walker.walks                   14938                       # Table walker walks requested
system.cpu22.dtb.walker.walksLong               14938                       # Table walker walks initiated with long descriptors
system.cpu22.dtb.walker.walksPending::samples   -910951280                       # Table walker pending requests distribution
system.cpu22.dtb.walker.walksPending::0    -910951280    100.00%    100.00% # Table walker pending requests distribution
system.cpu22.dtb.walker.walksPending::total   -910951280                       # Table walker pending requests distribution
system.cpu22.dtb.write_accesses               3962873                       # DTB write accesses
system.cpu22.dtb.write_hits                   3961238                       # DTB write hits
system.cpu22.dtb.write_misses                    1635                       # DTB write misses
system.cpu22.idle_fraction                   0.988362                       # Percentage of idle cycles
system.cpu22.itb.accesses                    23754242                       # DTB accesses
system.cpu22.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.flush_entries                    394                       # Number of entries that have been flushed from TLB
system.cpu22.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu22.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu22.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu22.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.hits                        23709897                       # DTB hits
system.cpu22.itb.inst_accesses               23754242                       # ITB inst accesses
system.cpu22.itb.inst_hits                   23709897                       # ITB inst hits
system.cpu22.itb.inst_misses                    44345                       # ITB inst misses
system.cpu22.itb.misses                         44345                       # DTB misses
system.cpu22.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu22.itb.read_accesses                      0                       # DTB read accesses
system.cpu22.itb.read_hits                          0                       # DTB read hits
system.cpu22.itb.read_misses                        0                       # DTB read misses
system.cpu22.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu22.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu22.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu22.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu22.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu22.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu22.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu22.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu22.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu22.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu22.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu22.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu22.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu22.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu22.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu22.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu22.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu22.itb.walker.walkPageSizes::4K        43994     99.37%     99.37% # Table walker page sizes translated
system.cpu22.itb.walker.walkPageSizes::2M          279      0.63%    100.00% # Table walker page sizes translated
system.cpu22.itb.walker.walkPageSizes::total        44273                       # Table walker page sizes translated
system.cpu22.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::Inst        44345                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Requested::total        44345                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::Inst        44273                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin_Completed::total        44273                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkRequestOrigin::total        88618                       # Table walker requests started/completed, data/inst
system.cpu22.itb.walker.walkWaitTime::samples        44345                       # Table walker wait (enqueue to first request) latency
system.cpu22.itb.walker.walkWaitTime::0         44345    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu22.itb.walker.walkWaitTime::total        44345                       # Table walker wait (enqueue to first request) latency
system.cpu22.itb.walker.walks                   44345                       # Table walker walks requested
system.cpu22.itb.walker.walksLong               44345                       # Table walker walks initiated with long descriptors
system.cpu22.itb.walker.walksPending::samples   -910959180                       # Table walker pending requests distribution
system.cpu22.itb.walker.walksPending::0    -910959180    100.00%    100.00% # Table walker pending requests distribution
system.cpu22.itb.walker.walksPending::total   -910959180                       # Table walker pending requests distribution
system.cpu22.itb.write_accesses                     0                       # DTB write accesses
system.cpu22.itb.write_hits                         0                       # DTB write hits
system.cpu22.itb.write_misses                       0                       # DTB write misses
system.cpu22.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu22.kern.inst.quiesce                   1370                       # number of quiesce instructions executed
system.cpu22.not_idle_fraction               0.011638                       # Percentage of non-idle cycles
system.cpu22.numCycles                     2416909407                       # number of cpu cycles simulated
system.cpu22.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu22.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu22.num_busy_cycles             28128143.478045                       # Number of busy cycles
system.cpu22.num_cc_register_reads            6685442                       # number of times the CC registers were read
system.cpu22.num_cc_register_writes           5018233                       # number of times the CC registers were written
system.cpu22.num_conditional_control_insts      3592857                       # number of instructions that are conditional controls
system.cpu22.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu22.num_fp_insts                           0                       # number of float instructions
system.cpu22.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu22.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu22.num_func_calls                   1600337                       # number of times a function call or return occured
system.cpu22.num_idle_cycles             2388781263.521955                       # Number of idle cycles
system.cpu22.num_int_alu_accesses            25765519                       # Number of integer alu accesses
system.cpu22.num_int_insts                   25765519                       # number of integer instructions
system.cpu22.num_int_register_reads          34077598                       # number of times the integer registers were read
system.cpu22.num_int_register_writes         20226668                       # number of times the integer registers were written
system.cpu22.num_load_insts                   5306928                       # Number of load instructions
system.cpu22.num_mem_refs                     9269007                       # number of memory refs
system.cpu22.num_store_insts                  3962079                       # Number of store instructions
system.cpu22.num_vec_alu_accesses               51160                       # Number of vector alu accesses
system.cpu22.num_vec_insts                      51160                       # number of vector instructions
system.cpu22.num_vec_register_reads             45392                       # number of times the vector registers were read
system.cpu22.num_vec_register_writes             7087                       # number of times the vector registers were written
system.cpu22.op_class::No_OpClass                8186      0.03%      0.03% # Class of executed instruction
system.cpu22.op_class::IntAlu                18829368     66.87%     66.90% # Class of executed instruction
system.cpu22.op_class::IntMult                  38699      0.14%     67.04% # Class of executed instruction
system.cpu22.op_class::IntDiv                    6141      0.02%     67.06% # Class of executed instruction
system.cpu22.op_class::FloatAdd                     0      0.00%     67.06% # Class of executed instruction
system.cpu22.op_class::FloatCmp                     1      0.00%     67.06% # Class of executed instruction
system.cpu22.op_class::FloatCvt                     2      0.00%     67.06% # Class of executed instruction
system.cpu22.op_class::FloatMult                    0      0.00%     67.06% # Class of executed instruction
system.cpu22.op_class::FloatMultAcc                 0      0.00%     67.06% # Class of executed instruction
system.cpu22.op_class::FloatDiv                     1      0.00%     67.06% # Class of executed instruction
system.cpu22.op_class::FloatMisc                 5989      0.02%     67.08% # Class of executed instruction
system.cpu22.op_class::FloatSqrt                    0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdAdd                      0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdAddAcc                   0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdAlu                      0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdCmp                      0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdCvt                      0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdMisc                     0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdMult                     0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdMultAcc                  0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdShift                    0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdShiftAcc                 0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdDiv                      0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdSqrt                     0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdFloatAdd                 0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdFloatAlu                 0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdFloatCmp                 0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdFloatCvt                 0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdFloatDiv                 0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdFloatMisc                0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdFloatMult                0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdFloatMultAcc             0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdFloatSqrt                0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdReduceAdd                0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdReduceAlu                0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdReduceCmp                0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdFloatReduceAdd            0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdFloatReduceCmp            0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdAes                      0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdAesMix                   0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdSha1Hash                 0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdSha1Hash2                0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdSha256Hash               0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdSha256Hash2              0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdShaSigma2                0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdShaSigma3                0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::SimdPredAlu                  0      0.00%     67.08% # Class of executed instruction
system.cpu22.op_class::MemRead                5306928     18.85%     85.93% # Class of executed instruction
system.cpu22.op_class::MemWrite               3962079     14.07%    100.00% # Class of executed instruction
system.cpu22.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu22.op_class::total                 28157394                       # Class of executed instruction
system.cpu23.Branches                         2673244                       # Number of branches fetched
system.cpu23.committedInsts                  11878362                       # Number of instructions committed
system.cpu23.committedOps                    13903537                       # Number of ops (including micro ops) committed
system.cpu23.dtb.accesses                     4568018                       # DTB accesses
system.cpu23.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.flush_entries                    530                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu23.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.hits                         4564642                       # DTB hits
system.cpu23.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu23.dtb.inst_hits                          0                       # ITB inst hits
system.cpu23.dtb.inst_misses                        0                       # ITB inst misses
system.cpu23.dtb.misses                          3376                       # DTB misses
system.cpu23.dtb.perms_faults                     114                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.prefetch_faults                  934                       # Number of TLB faults due to prefetch
system.cpu23.dtb.read_accesses                2835349                       # DTB read accesses
system.cpu23.dtb.read_hits                    2832500                       # DTB read hits
system.cpu23.dtb.read_misses                     2849                       # DTB read misses
system.cpu23.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.dtb.walker.walkPageSizes::4K         3005     97.22%     97.22% # Table walker page sizes translated
system.cpu23.dtb.walker.walkPageSizes::2M           60      1.94%     99.16% # Table walker page sizes translated
system.cpu23.dtb.walker.walkPageSizes::1G           26      0.84%    100.00% # Table walker page sizes translated
system.cpu23.dtb.walker.walkPageSizes::total         3091                       # Table walker page sizes translated
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Data         3376                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Requested::total         3376                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Data         3091                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin_Completed::total         3091                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkRequestOrigin::total         6467                       # Table walker requests started/completed, data/inst
system.cpu23.dtb.walker.walkWaitTime::samples         3376                       # Table walker wait (enqueue to first request) latency
system.cpu23.dtb.walker.walkWaitTime::0          3376    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu23.dtb.walker.walkWaitTime::total         3376                       # Table walker wait (enqueue to first request) latency
system.cpu23.dtb.walker.walks                    3376                       # Table walker walks requested
system.cpu23.dtb.walker.walksLong                3376                       # Table walker walks initiated with long descriptors
system.cpu23.dtb.walker.walksPending::samples   1095379928                       # Table walker pending requests distribution
system.cpu23.dtb.walker.walksPending::0    1095379928    100.00%    100.00% # Table walker pending requests distribution
system.cpu23.dtb.walker.walksPending::total   1095379928                       # Table walker pending requests distribution
system.cpu23.dtb.write_accesses               1732669                       # DTB write accesses
system.cpu23.dtb.write_hits                   1732142                       # DTB write hits
system.cpu23.dtb.write_misses                     527                       # DTB write misses
system.cpu23.idle_fraction                   0.994253                       # Percentage of idle cycles
system.cpu23.itb.accesses                    11878259                       # DTB accesses
system.cpu23.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.flush_entries                    393                       # Number of entries that have been flushed from TLB
system.cpu23.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu23.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu23.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu23.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.hits                        11867843                       # DTB hits
system.cpu23.itb.inst_accesses               11878259                       # ITB inst accesses
system.cpu23.itb.inst_hits                   11867843                       # ITB inst hits
system.cpu23.itb.inst_misses                    10416                       # ITB inst misses
system.cpu23.itb.misses                         10416                       # DTB misses
system.cpu23.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu23.itb.read_accesses                      0                       # DTB read accesses
system.cpu23.itb.read_hits                          0                       # DTB read hits
system.cpu23.itb.read_misses                        0                       # DTB read misses
system.cpu23.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu23.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu23.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu23.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu23.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu23.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu23.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu23.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu23.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu23.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu23.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu23.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu23.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu23.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu23.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu23.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu23.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu23.itb.walker.walkPageSizes::4K        10254     99.43%     99.43% # Table walker page sizes translated
system.cpu23.itb.walker.walkPageSizes::2M           59      0.57%    100.00% # Table walker page sizes translated
system.cpu23.itb.walker.walkPageSizes::total        10313                       # Table walker page sizes translated
system.cpu23.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::Inst        10416                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Requested::total        10416                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::Inst        10313                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin_Completed::total        10313                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkRequestOrigin::total        20729                       # Table walker requests started/completed, data/inst
system.cpu23.itb.walker.walkWaitTime::samples        10416                       # Table walker wait (enqueue to first request) latency
system.cpu23.itb.walker.walkWaitTime::0         10416    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu23.itb.walker.walkWaitTime::total        10416                       # Table walker wait (enqueue to first request) latency
system.cpu23.itb.walker.walks                   10416                       # Table walker walks requested
system.cpu23.itb.walker.walksLong               10416                       # Table walker walks initiated with long descriptors
system.cpu23.itb.walker.walksPending::samples   1095372028                       # Table walker pending requests distribution
system.cpu23.itb.walker.walksPending::0    1095372028    100.00%    100.00% # Table walker pending requests distribution
system.cpu23.itb.walker.walksPending::total   1095372028                       # Table walker pending requests distribution
system.cpu23.itb.write_accesses                     0                       # DTB write accesses
system.cpu23.itb.write_hits                         0                       # DTB write hits
system.cpu23.itb.write_misses                       0                       # DTB write misses
system.cpu23.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu23.kern.inst.quiesce                   1305                       # number of quiesce instructions executed
system.cpu23.not_idle_fraction               0.005747                       # Percentage of non-idle cycles
system.cpu23.numCycles                     2358686624                       # number of cpu cycles simulated
system.cpu23.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu23.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu23.num_busy_cycles             13555124.840331                       # Number of busy cycles
system.cpu23.num_cc_register_reads            3961277                       # number of times the CC registers were read
system.cpu23.num_cc_register_writes           2462589                       # number of times the CC registers were written
system.cpu23.num_conditional_control_insts      1845941                       # number of instructions that are conditional controls
system.cpu23.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu23.num_fp_insts                           0                       # number of float instructions
system.cpu23.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu23.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu23.num_func_calls                    738507                       # number of times a function call or return occured
system.cpu23.num_idle_cycles             2345131499.159669                       # Number of idle cycles
system.cpu23.num_int_alu_accesses            12551553                       # Number of integer alu accesses
system.cpu23.num_int_insts                   12551553                       # number of integer instructions
system.cpu23.num_int_register_reads          16489674                       # number of times the integer registers were read
system.cpu23.num_int_register_writes          9918273                       # number of times the integer registers were written
system.cpu23.num_load_insts                   2831074                       # Number of load instructions
system.cpu23.num_mem_refs                     4563626                       # number of memory refs
system.cpu23.num_store_insts                  1732552                       # Number of store instructions
system.cpu23.num_vec_alu_accesses                6723                       # Number of vector alu accesses
system.cpu23.num_vec_insts                       6723                       # number of vector instructions
system.cpu23.num_vec_register_reads              5043                       # number of times the vector registers were read
system.cpu23.num_vec_register_writes             1696                       # number of times the vector registers were written
system.cpu23.op_class::No_OpClass                1734      0.01%      0.01% # Class of executed instruction
system.cpu23.op_class::IntAlu                 9306549     66.93%     66.95% # Class of executed instruction
system.cpu23.op_class::IntMult                  27588      0.20%     67.14% # Class of executed instruction
system.cpu23.op_class::IntDiv                    4779      0.03%     67.18% # Class of executed instruction
system.cpu23.op_class::FloatAdd                     0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::FloatCmp                     0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::FloatCvt                     0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::FloatMult                    0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::FloatMultAcc                 0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::FloatDiv                     0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::FloatMisc                   17      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::FloatSqrt                    0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdAdd                      0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdAddAcc                   0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdAlu                      0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdCmp                      0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdCvt                      0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdMisc                     0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdMult                     0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdMultAcc                  0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdShift                    0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdShiftAcc                 0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdDiv                      0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdSqrt                     0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdFloatAdd                 0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdFloatAlu                 0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdFloatCmp                 0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdFloatCvt                 0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdFloatDiv                 0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdFloatMisc                0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdFloatMult                0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdFloatMultAcc             0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdFloatSqrt                0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdReduceAdd                0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdReduceAlu                0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdReduceCmp                0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdFloatReduceAdd            0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdFloatReduceCmp            0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdAes                      0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdAesMix                   0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdSha1Hash                 0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdSha1Hash2                0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdSha256Hash               0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdSha256Hash2              0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdShaSigma2                0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdShaSigma3                0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::SimdPredAlu                  0      0.00%     67.18% # Class of executed instruction
system.cpu23.op_class::MemRead                2831074     20.36%     87.54% # Class of executed instruction
system.cpu23.op_class::MemWrite               1732552     12.46%    100.00% # Class of executed instruction
system.cpu23.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu23.op_class::total                 13904293                       # Class of executed instruction
system.cpu24.Branches                         2088698                       # Number of branches fetched
system.cpu24.committedInsts                   9263997                       # Number of instructions committed
system.cpu24.committedOps                    10828567                       # Number of ops (including micro ops) committed
system.cpu24.dtb.accesses                     3553770                       # DTB accesses
system.cpu24.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.flush_entries                    414                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu24.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.hits                         3551923                       # DTB hits
system.cpu24.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu24.dtb.inst_hits                          0                       # ITB inst hits
system.cpu24.dtb.inst_misses                        0                       # ITB inst misses
system.cpu24.dtb.misses                          1847                       # DTB misses
system.cpu24.dtb.perms_faults                      88                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.prefetch_faults                  605                       # Number of TLB faults due to prefetch
system.cpu24.dtb.read_accesses                2229201                       # DTB read accesses
system.cpu24.dtb.read_hits                    2227702                       # DTB read hits
system.cpu24.dtb.read_misses                     1499                       # DTB read misses
system.cpu24.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.dtb.walker.walkPageSizes::4K         1651     97.17%     97.17% # Table walker page sizes translated
system.cpu24.dtb.walker.walkPageSizes::2M           33      1.94%     99.12% # Table walker page sizes translated
system.cpu24.dtb.walker.walkPageSizes::1G           15      0.88%    100.00% # Table walker page sizes translated
system.cpu24.dtb.walker.walkPageSizes::total         1699                       # Table walker page sizes translated
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Data         1847                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Requested::total         1847                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Data         1699                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin_Completed::total         1699                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkRequestOrigin::total         3546                       # Table walker requests started/completed, data/inst
system.cpu24.dtb.walker.walkWaitTime::samples         1847                       # Table walker wait (enqueue to first request) latency
system.cpu24.dtb.walker.walkWaitTime::0          1847    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu24.dtb.walker.walkWaitTime::total         1847                       # Table walker wait (enqueue to first request) latency
system.cpu24.dtb.walker.walks                    1847                       # Table walker walks requested
system.cpu24.dtb.walker.walksLong                1847                       # Table walker walks initiated with long descriptors
system.cpu24.dtb.walker.walksPending::samples  -1193044440                       # Table walker pending requests distribution
system.cpu24.dtb.walker.walksPending::0   -1193044440    100.00%    100.00% # Table walker pending requests distribution
system.cpu24.dtb.walker.walksPending::total  -1193044440                       # Table walker pending requests distribution
system.cpu24.dtb.write_accesses               1324569                       # DTB write accesses
system.cpu24.dtb.write_hits                   1324221                       # DTB write hits
system.cpu24.dtb.write_misses                     348                       # DTB write misses
system.cpu24.idle_fraction                   0.995524                       # Percentage of idle cycles
system.cpu24.itb.accesses                     9263561                       # DTB accesses
system.cpu24.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.flush_entries                    331                       # Number of entries that have been flushed from TLB
system.cpu24.itb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu24.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu24.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu24.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.hits                         9255996                       # DTB hits
system.cpu24.itb.inst_accesses                9263561                       # ITB inst accesses
system.cpu24.itb.inst_hits                    9255996                       # ITB inst hits
system.cpu24.itb.inst_misses                     7565                       # ITB inst misses
system.cpu24.itb.misses                          7565                       # DTB misses
system.cpu24.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu24.itb.read_accesses                      0                       # DTB read accesses
system.cpu24.itb.read_hits                          0                       # DTB read hits
system.cpu24.itb.read_misses                        0                       # DTB read misses
system.cpu24.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu24.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu24.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu24.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu24.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu24.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu24.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu24.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu24.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu24.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu24.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu24.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu24.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu24.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu24.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu24.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu24.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu24.itb.walker.walkPageSizes::4K         7459     99.33%     99.33% # Table walker page sizes translated
system.cpu24.itb.walker.walkPageSizes::2M           50      0.67%    100.00% # Table walker page sizes translated
system.cpu24.itb.walker.walkPageSizes::total         7509                       # Table walker page sizes translated
system.cpu24.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::Inst         7565                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Requested::total         7565                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::Inst         7509                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin_Completed::total         7509                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkRequestOrigin::total        15074                       # Table walker requests started/completed, data/inst
system.cpu24.itb.walker.walkWaitTime::samples         7565                       # Table walker wait (enqueue to first request) latency
system.cpu24.itb.walker.walkWaitTime::0          7565    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu24.itb.walker.walkWaitTime::total         7565                       # Table walker wait (enqueue to first request) latency
system.cpu24.itb.walker.walks                    7565                       # Table walker walks requested
system.cpu24.itb.walker.walksLong                7565                       # Table walker walks initiated with long descriptors
system.cpu24.itb.walker.walksPending::samples  -1193052340                       # Table walker pending requests distribution
system.cpu24.itb.walker.walksPending::0   -1193052340    100.00%    100.00% # Table walker pending requests distribution
system.cpu24.itb.walker.walksPending::total  -1193052340                       # Table walker pending requests distribution
system.cpu24.itb.write_accesses                     0                       # DTB write accesses
system.cpu24.itb.write_hits                         0                       # DTB write hits
system.cpu24.itb.write_misses                       0                       # DTB write misses
system.cpu24.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu24.kern.inst.quiesce                   1304                       # number of quiesce instructions executed
system.cpu24.not_idle_fraction               0.004476                       # Percentage of non-idle cycles
system.cpu24.numCycles                     2328442452                       # number of cpu cycles simulated
system.cpu24.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu24.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu24.num_busy_cycles             10421628.983888                       # Number of busy cycles
system.cpu24.num_cc_register_reads            3305008                       # number of times the CC registers were read
system.cpu24.num_cc_register_writes           1815702                       # number of times the CC registers were written
system.cpu24.num_conditional_control_insts      1427782                       # number of instructions that are conditional controls
system.cpu24.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu24.num_fp_insts                           0                       # number of float instructions
system.cpu24.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu24.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu24.num_func_calls                    602963                       # number of times a function call or return occured
system.cpu24.num_idle_cycles             2318020823.016112                       # Number of idle cycles
system.cpu24.num_int_alu_accesses             9713727                       # Number of integer alu accesses
system.cpu24.num_int_insts                    9713727                       # number of integer instructions
system.cpu24.num_int_register_reads          12724214                       # number of times the integer registers were read
system.cpu24.num_int_register_writes          7642584                       # number of times the integer registers were written
system.cpu24.num_load_insts                   2226687                       # Number of load instructions
system.cpu24.num_mem_refs                     3551218                       # number of memory refs
system.cpu24.num_store_insts                  1324531                       # Number of store instructions
system.cpu24.num_vec_alu_accesses                2666                       # Number of vector alu accesses
system.cpu24.num_vec_insts                       2666                       # number of vector instructions
system.cpu24.num_vec_register_reads              2226                       # number of times the vector registers were read
system.cpu24.num_vec_register_writes              464                       # number of times the vector registers were written
system.cpu24.op_class::No_OpClass                1288      0.01%      0.01% # Class of executed instruction
system.cpu24.op_class::IntAlu                 7249893     66.95%     66.96% # Class of executed instruction
system.cpu24.op_class::IntMult                  19488      0.18%     67.14% # Class of executed instruction
system.cpu24.op_class::IntDiv                    7098      0.07%     67.21% # Class of executed instruction
system.cpu24.op_class::FloatAdd                     0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::FloatCmp                     0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::FloatCvt                     0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::FloatMult                    0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::FloatMultAcc                 0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::FloatDiv                     0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::FloatMisc                   62      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::FloatSqrt                    0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdAdd                      0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdAddAcc                   0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdAlu                      0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdCmp                      0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdCvt                      0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdMisc                     0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdMult                     0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdMultAcc                  0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdShift                    0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdShiftAcc                 0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdDiv                      0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdSqrt                     0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdFloatAdd                 0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdFloatAlu                 0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdFloatCmp                 0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdFloatCvt                 0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdFloatDiv                 0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdFloatMisc                0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdFloatMult                0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdFloatMultAcc             0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdFloatSqrt                0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdReduceAdd                0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdReduceAlu                0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdReduceCmp                0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdFloatReduceAdd            0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdFloatReduceCmp            0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdAes                      0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdAesMix                   0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdSha1Hash                 0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdSha1Hash2                0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdSha256Hash               0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdSha256Hash2              0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdShaSigma2                0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdShaSigma3                0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::SimdPredAlu                  0      0.00%     67.21% # Class of executed instruction
system.cpu24.op_class::MemRead                2226687     20.56%     87.77% # Class of executed instruction
system.cpu24.op_class::MemWrite               1324531     12.23%    100.00% # Class of executed instruction
system.cpu24.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu24.op_class::total                 10829047                       # Class of executed instruction
system.cpu25.Branches                         2320339                       # Number of branches fetched
system.cpu25.committedInsts                  10210074                       # Number of instructions committed
system.cpu25.committedOps                    11944262                       # Number of ops (including micro ops) committed
system.cpu25.dtb.accesses                     3896299                       # DTB accesses
system.cpu25.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.flush_entries                    300                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu25.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.hits                         3894034                       # DTB hits
system.cpu25.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu25.dtb.inst_hits                          0                       # ITB inst hits
system.cpu25.dtb.inst_misses                        0                       # ITB inst misses
system.cpu25.dtb.misses                          2265                       # DTB misses
system.cpu25.dtb.perms_faults                      41                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.prefetch_faults                  485                       # Number of TLB faults due to prefetch
system.cpu25.dtb.read_accesses                2438478                       # DTB read accesses
system.cpu25.dtb.read_hits                    2436553                       # DTB read hits
system.cpu25.dtb.read_misses                     1925                       # DTB read misses
system.cpu25.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.dtb.walker.walkPageSizes::4K         2035     96.08%     96.08% # Table walker page sizes translated
system.cpu25.dtb.walker.walkPageSizes::2M           58      2.74%     98.82% # Table walker page sizes translated
system.cpu25.dtb.walker.walkPageSizes::1G           25      1.18%    100.00% # Table walker page sizes translated
system.cpu25.dtb.walker.walkPageSizes::total         2118                       # Table walker page sizes translated
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Data         2265                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Requested::total         2265                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Data         2118                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin_Completed::total         2118                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkRequestOrigin::total         4383                       # Table walker requests started/completed, data/inst
system.cpu25.dtb.walker.walkWaitTime::samples         2265                       # Table walker wait (enqueue to first request) latency
system.cpu25.dtb.walker.walkWaitTime::0          2265    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu25.dtb.walker.walkWaitTime::total         2265                       # Table walker wait (enqueue to first request) latency
system.cpu25.dtb.walker.walks                    2265                       # Table walker walks requested
system.cpu25.dtb.walker.walksLong                2265                       # Table walker walks initiated with long descriptors
system.cpu25.dtb.walker.walksPending::samples    815380268                       # Table walker pending requests distribution
system.cpu25.dtb.walker.walksPending::0     815380268    100.00%    100.00% # Table walker pending requests distribution
system.cpu25.dtb.walker.walksPending::total    815380268                       # Table walker pending requests distribution
system.cpu25.dtb.write_accesses               1457821                       # DTB write accesses
system.cpu25.dtb.write_hits                   1457481                       # DTB write hits
system.cpu25.dtb.write_misses                     340                       # DTB write misses
system.cpu25.idle_fraction                   0.995063                       # Percentage of idle cycles
system.cpu25.itb.accesses                    10209489                       # DTB accesses
system.cpu25.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.flush_entries                    268                       # Number of entries that have been flushed from TLB
system.cpu25.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu25.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu25.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu25.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.hits                        10201872                       # DTB hits
system.cpu25.itb.inst_accesses               10209489                       # ITB inst accesses
system.cpu25.itb.inst_hits                   10201872                       # ITB inst hits
system.cpu25.itb.inst_misses                     7617                       # ITB inst misses
system.cpu25.itb.misses                          7617                       # DTB misses
system.cpu25.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu25.itb.read_accesses                      0                       # DTB read accesses
system.cpu25.itb.read_hits                          0                       # DTB read hits
system.cpu25.itb.read_misses                        0                       # DTB read misses
system.cpu25.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu25.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu25.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu25.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu25.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu25.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu25.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu25.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu25.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu25.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu25.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu25.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu25.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu25.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu25.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu25.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu25.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu25.itb.walker.walkPageSizes::4K         7499     99.17%     99.17% # Table walker page sizes translated
system.cpu25.itb.walker.walkPageSizes::2M           63      0.83%    100.00% # Table walker page sizes translated
system.cpu25.itb.walker.walkPageSizes::total         7562                       # Table walker page sizes translated
system.cpu25.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::Inst         7617                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Requested::total         7617                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::Inst         7562                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin_Completed::total         7562                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkRequestOrigin::total        15179                       # Table walker requests started/completed, data/inst
system.cpu25.itb.walker.walkWaitTime::samples         7617                       # Table walker wait (enqueue to first request) latency
system.cpu25.itb.walker.walkWaitTime::0          7617    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu25.itb.walker.walkWaitTime::total         7617                       # Table walker wait (enqueue to first request) latency
system.cpu25.itb.walker.walks                    7617                       # Table walker walks requested
system.cpu25.itb.walker.walksLong                7617                       # Table walker walks initiated with long descriptors
system.cpu25.itb.walker.walksPending::samples    815372368                       # Table walker pending requests distribution
system.cpu25.itb.walker.walksPending::0     815372368    100.00%    100.00% # Table walker pending requests distribution
system.cpu25.itb.walker.walksPending::total    815372368                       # Table walker pending requests distribution
system.cpu25.itb.write_accesses                     0                       # DTB write accesses
system.cpu25.itb.write_hits                         0                       # DTB write hits
system.cpu25.itb.write_misses                       0                       # DTB write misses
system.cpu25.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu25.kern.inst.quiesce                   1592                       # number of quiesce instructions executed
system.cpu25.not_idle_fraction               0.004937                       # Percentage of non-idle cycles
system.cpu25.numCycles                     2416909629                       # number of cpu cycles simulated
system.cpu25.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu25.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu25.num_busy_cycles             11931853.270356                       # Number of busy cycles
system.cpu25.num_cc_register_reads            3496590                       # number of times the CC registers were read
system.cpu25.num_cc_register_writes           1985898                       # number of times the CC registers were written
system.cpu25.num_conditional_control_insts      1586179                       # number of instructions that are conditional controls
system.cpu25.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu25.num_fp_insts                           0                       # number of float instructions
system.cpu25.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu25.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu25.num_func_calls                    661706                       # number of times a function call or return occured
system.cpu25.num_idle_cycles             2404977775.729644                       # Number of idle cycles
system.cpu25.num_int_alu_accesses            10749717                       # Number of integer alu accesses
system.cpu25.num_int_insts                   10749717                       # number of integer instructions
system.cpu25.num_int_register_reads          14081693                       # number of times the integer registers were read
system.cpu25.num_int_register_writes          8463998                       # number of times the integer registers were written
system.cpu25.num_load_insts                   2435135                       # Number of load instructions
system.cpu25.num_mem_refs                     3892897                       # number of memory refs
system.cpu25.num_store_insts                  1457762                       # Number of store instructions
system.cpu25.num_vec_alu_accesses                5290                       # Number of vector alu accesses
system.cpu25.num_vec_insts                       5290                       # number of vector instructions
system.cpu25.num_vec_register_reads              3955                       # number of times the vector registers were read
system.cpu25.num_vec_register_writes             1665                       # number of times the vector registers were written
system.cpu25.op_class::No_OpClass                1399      0.01%      0.01% # Class of executed instruction
system.cpu25.op_class::IntAlu                 8022885     67.17%     67.18% # Class of executed instruction
system.cpu25.op_class::IntMult                  23238      0.19%     67.37% # Class of executed instruction
system.cpu25.op_class::IntDiv                    3826      0.03%     67.41% # Class of executed instruction
system.cpu25.op_class::FloatAdd                    11      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::FloatCmp                   111      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::FloatCvt                     8      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::FloatMult                   40      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::FloatMultAcc                 0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::FloatDiv                     1      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::FloatMisc                  188      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::FloatSqrt                    0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdAdd                      0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdAddAcc                   0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdAlu                      0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdCmp                      0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdCvt                      0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdMisc                     0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdMult                     0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdMultAcc                  0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdShift                    0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdShiftAcc                 0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdDiv                      0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdSqrt                     0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdFloatAdd                 0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdFloatAlu                 0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdFloatCmp                 0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdFloatCvt                 0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdFloatDiv                 0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdFloatMisc                0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdFloatMult                0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdFloatMultAcc             0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdFloatSqrt                0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdReduceAdd                0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdReduceAlu                0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdReduceCmp                0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdFloatReduceAdd            0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdFloatReduceCmp            0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdAes                      0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdAesMix                   0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdSha1Hash                 0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdSha1Hash2                0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdSha256Hash               0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdSha256Hash2              0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdShaSigma2                0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdShaSigma3                0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::SimdPredAlu                  0      0.00%     67.41% # Class of executed instruction
system.cpu25.op_class::MemRead                2435135     20.39%     87.80% # Class of executed instruction
system.cpu25.op_class::MemWrite               1457762     12.20%    100.00% # Class of executed instruction
system.cpu25.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu25.op_class::total                 11944604                       # Class of executed instruction
system.cpu26.Branches                         1507226                       # Number of branches fetched
system.cpu26.committedInsts                   6469591                       # Number of instructions committed
system.cpu26.committedOps                     7555366                       # Number of ops (including micro ops) committed
system.cpu26.dtb.accesses                     2474663                       # DTB accesses
system.cpu26.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.flush_entries                    137                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu26.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.hits                         2473985                       # DTB hits
system.cpu26.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu26.dtb.inst_hits                          0                       # ITB inst hits
system.cpu26.dtb.inst_misses                        0                       # ITB inst misses
system.cpu26.dtb.misses                           678                       # DTB misses
system.cpu26.dtb.perms_faults                      14                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.prefetch_faults                  147                       # Number of TLB faults due to prefetch
system.cpu26.dtb.read_accesses                1610014                       # DTB read accesses
system.cpu26.dtb.read_hits                    1609451                       # DTB read hits
system.cpu26.dtb.read_misses                      563                       # DTB read misses
system.cpu26.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.dtb.walker.walkPageSizes::4K          615     96.09%     96.09% # Table walker page sizes translated
system.cpu26.dtb.walker.walkPageSizes::2M           15      2.34%     98.44% # Table walker page sizes translated
system.cpu26.dtb.walker.walkPageSizes::1G           10      1.56%    100.00% # Table walker page sizes translated
system.cpu26.dtb.walker.walkPageSizes::total          640                       # Table walker page sizes translated
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Data          678                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Requested::total          678                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Data          640                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin_Completed::total          640                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkRequestOrigin::total         1318                       # Table walker requests started/completed, data/inst
system.cpu26.dtb.walker.walkWaitTime::samples          678                       # Table walker wait (enqueue to first request) latency
system.cpu26.dtb.walker.walkWaitTime::0           678    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu26.dtb.walker.walkWaitTime::total          678                       # Table walker wait (enqueue to first request) latency
system.cpu26.dtb.walker.walks                     678                       # Table walker walks requested
system.cpu26.dtb.walker.walksLong                 678                       # Table walker walks initiated with long descriptors
system.cpu26.dtb.walker.walksPending::samples  -1473026720                       # Table walker pending requests distribution
system.cpu26.dtb.walker.walksPending::0   -1473026720    100.00%    100.00% # Table walker pending requests distribution
system.cpu26.dtb.walker.walksPending::total  -1473026720                       # Table walker pending requests distribution
system.cpu26.dtb.write_accesses                864649                       # DTB write accesses
system.cpu26.dtb.write_hits                    864534                       # DTB write hits
system.cpu26.dtb.write_misses                     115                       # DTB write misses
system.cpu26.idle_fraction                   0.996877                       # Percentage of idle cycles
system.cpu26.itb.accesses                     6468703                       # DTB accesses
system.cpu26.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.flush_entries                    138                       # Number of entries that have been flushed from TLB
system.cpu26.itb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu26.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu26.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu26.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.hits                         6465336                       # DTB hits
system.cpu26.itb.inst_accesses                6468703                       # ITB inst accesses
system.cpu26.itb.inst_hits                    6465336                       # ITB inst hits
system.cpu26.itb.inst_misses                     3367                       # ITB inst misses
system.cpu26.itb.misses                          3367                       # DTB misses
system.cpu26.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu26.itb.read_accesses                      0                       # DTB read accesses
system.cpu26.itb.read_hits                          0                       # DTB read hits
system.cpu26.itb.read_misses                        0                       # DTB read misses
system.cpu26.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu26.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu26.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu26.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu26.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu26.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu26.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu26.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu26.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu26.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu26.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu26.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu26.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu26.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu26.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu26.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu26.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu26.itb.walker.walkPageSizes::4K         3316     98.99%     98.99% # Table walker page sizes translated
system.cpu26.itb.walker.walkPageSizes::2M           34      1.01%    100.00% # Table walker page sizes translated
system.cpu26.itb.walker.walkPageSizes::total         3350                       # Table walker page sizes translated
system.cpu26.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::Inst         3367                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Requested::total         3367                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::Inst         3350                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin_Completed::total         3350                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkRequestOrigin::total         6717                       # Table walker requests started/completed, data/inst
system.cpu26.itb.walker.walkWaitTime::samples         3367                       # Table walker wait (enqueue to first request) latency
system.cpu26.itb.walker.walkWaitTime::0          3367    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu26.itb.walker.walkWaitTime::total         3367                       # Table walker wait (enqueue to first request) latency
system.cpu26.itb.walker.walks                    3367                       # Table walker walks requested
system.cpu26.itb.walker.walksLong                3367                       # Table walker walks initiated with long descriptors
system.cpu26.itb.walker.walksPending::samples  -1473034620                       # Table walker pending requests distribution
system.cpu26.itb.walker.walksPending::0   -1473034620    100.00%    100.00% # Table walker pending requests distribution
system.cpu26.itb.walker.walksPending::total  -1473034620                       # Table walker pending requests distribution
system.cpu26.itb.write_accesses                     0                       # DTB write accesses
system.cpu26.itb.write_hits                         0                       # DTB write hits
system.cpu26.itb.write_misses                       0                       # DTB write misses
system.cpu26.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu26.kern.inst.quiesce                   1192                       # number of quiesce instructions executed
system.cpu26.not_idle_fraction               0.003123                       # Percentage of non-idle cycles
system.cpu26.numCycles                     2385419674                       # number of cpu cycles simulated
system.cpu26.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu26.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu26.num_busy_cycles             7449029.742003                       # Number of busy cycles
system.cpu26.num_cc_register_reads            2549719                       # number of times the CC registers were read
system.cpu26.num_cc_register_writes           1071582                       # number of times the CC registers were written
system.cpu26.num_conditional_control_insts      1027217                       # number of instructions that are conditional controls
system.cpu26.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu26.num_fp_insts                           0                       # number of float instructions
system.cpu26.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu26.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu26.num_func_calls                    448272                       # number of times a function call or return occured
system.cpu26.num_idle_cycles             2377970644.257997                       # Number of idle cycles
system.cpu26.num_int_alu_accesses             6687573                       # Number of integer alu accesses
system.cpu26.num_int_insts                    6687573                       # number of integer instructions
system.cpu26.num_int_register_reads           8615297                       # number of times the integer registers were read
system.cpu26.num_int_register_writes          5209461                       # number of times the integer registers were written
system.cpu26.num_load_insts                   1608700                       # Number of load instructions
system.cpu26.num_mem_refs                     2473342                       # number of memory refs
system.cpu26.num_store_insts                   864642                       # Number of store instructions
system.cpu26.num_vec_alu_accesses                 936                       # Number of vector alu accesses
system.cpu26.num_vec_insts                        936                       # number of vector instructions
system.cpu26.num_vec_register_reads               672                       # number of times the vector registers were read
system.cpu26.num_vec_register_writes              264                       # number of times the vector registers were written
system.cpu26.op_class::No_OpClass                 218      0.00%      0.00% # Class of executed instruction
system.cpu26.op_class::IntAlu                 5064836     67.04%     67.04% # Class of executed instruction
system.cpu26.op_class::IntMult                  12484      0.17%     67.20% # Class of executed instruction
system.cpu26.op_class::IntDiv                    4573      0.06%     67.26% # Class of executed instruction
system.cpu26.op_class::FloatAdd                     0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::FloatCmp                     0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::FloatCvt                     0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::FloatMult                    0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::FloatMultAcc                 0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::FloatDiv                     0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::FloatMisc                    0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::FloatSqrt                    0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdAdd                      0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdAddAcc                   0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdAlu                      0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdCmp                      0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdCvt                      0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdMisc                     0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdMult                     0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdMultAcc                  0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdShift                    0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdShiftAcc                 0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdDiv                      0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdSqrt                     0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdFloatAdd                 0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdFloatAlu                 0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdFloatCmp                 0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdFloatCvt                 0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdFloatDiv                 0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdFloatMisc                0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdFloatMult                0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdFloatMultAcc             0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdFloatSqrt                0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdReduceAdd                0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdReduceAlu                0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdReduceCmp                0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdFloatReduceAdd            0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdFloatReduceCmp            0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdAes                      0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdAesMix                   0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdSha1Hash                 0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdSha1Hash2                0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdSha256Hash               0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdSha256Hash2              0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdShaSigma2                0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdShaSigma3                0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::SimdPredAlu                  0      0.00%     67.26% # Class of executed instruction
system.cpu26.op_class::MemRead                1608700     21.29%     88.56% # Class of executed instruction
system.cpu26.op_class::MemWrite                864642     11.44%    100.00% # Class of executed instruction
system.cpu26.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu26.op_class::total                  7555453                       # Class of executed instruction
system.cpu27.Branches                         2344508                       # Number of branches fetched
system.cpu27.committedInsts                  10390731                       # Number of instructions committed
system.cpu27.committedOps                    12173116                       # Number of ops (including micro ops) committed
system.cpu27.dtb.accesses                     4024439                       # DTB accesses
system.cpu27.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.flush_entries                    491                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu27.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.hits                         4021693                       # DTB hits
system.cpu27.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu27.dtb.inst_hits                          0                       # ITB inst hits
system.cpu27.dtb.inst_misses                        0                       # ITB inst misses
system.cpu27.dtb.misses                          2746                       # DTB misses
system.cpu27.dtb.perms_faults                      85                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.prefetch_faults                  759                       # Number of TLB faults due to prefetch
system.cpu27.dtb.read_accesses                2521758                       # DTB read accesses
system.cpu27.dtb.read_hits                    2519421                       # DTB read hits
system.cpu27.dtb.read_misses                     2337                       # DTB read misses
system.cpu27.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.dtb.walker.walkPageSizes::4K         2459     96.89%     96.89% # Table walker page sizes translated
system.cpu27.dtb.walker.walkPageSizes::2M           58      2.29%     99.17% # Table walker page sizes translated
system.cpu27.dtb.walker.walkPageSizes::1G           21      0.83%    100.00% # Table walker page sizes translated
system.cpu27.dtb.walker.walkPageSizes::total         2538                       # Table walker page sizes translated
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Data         2746                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Requested::total         2746                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Data         2538                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin_Completed::total         2538                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkRequestOrigin::total         5284                       # Table walker requests started/completed, data/inst
system.cpu27.dtb.walker.walkWaitTime::samples         2746                       # Table walker wait (enqueue to first request) latency
system.cpu27.dtb.walker.walkWaitTime::0          2746    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu27.dtb.walker.walkWaitTime::total         2746                       # Table walker wait (enqueue to first request) latency
system.cpu27.dtb.walker.walks                    2746                       # Table walker walks requested
system.cpu27.dtb.walker.walksLong                2746                       # Table walker walks initiated with long descriptors
system.cpu27.dtb.walker.walksPending::samples    533533588                       # Table walker pending requests distribution
system.cpu27.dtb.walker.walksPending::0     533533588    100.00%    100.00% # Table walker pending requests distribution
system.cpu27.dtb.walker.walksPending::total    533533588                       # Table walker pending requests distribution
system.cpu27.dtb.write_accesses               1502681                       # DTB write accesses
system.cpu27.dtb.write_hits                   1502272                       # DTB write hits
system.cpu27.dtb.write_misses                     409                       # DTB write misses
system.cpu27.idle_fraction                   0.994968                       # Percentage of idle cycles
system.cpu27.itb.accesses                    10390415                       # DTB accesses
system.cpu27.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.flush_entries                    395                       # Number of entries that have been flushed from TLB
system.cpu27.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu27.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu27.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu27.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.hits                        10381470                       # DTB hits
system.cpu27.itb.inst_accesses               10390415                       # ITB inst accesses
system.cpu27.itb.inst_hits                   10381470                       # ITB inst hits
system.cpu27.itb.inst_misses                     8945                       # ITB inst misses
system.cpu27.itb.misses                          8945                       # DTB misses
system.cpu27.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu27.itb.read_accesses                      0                       # DTB read accesses
system.cpu27.itb.read_hits                          0                       # DTB read hits
system.cpu27.itb.read_misses                        0                       # DTB read misses
system.cpu27.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu27.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu27.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu27.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu27.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu27.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu27.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu27.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu27.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu27.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu27.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu27.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu27.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu27.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu27.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu27.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu27.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu27.itb.walker.walkPageSizes::4K         8812     99.41%     99.41% # Table walker page sizes translated
system.cpu27.itb.walker.walkPageSizes::2M           52      0.59%    100.00% # Table walker page sizes translated
system.cpu27.itb.walker.walkPageSizes::total         8864                       # Table walker page sizes translated
system.cpu27.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::Inst         8945                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Requested::total         8945                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::Inst         8864                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin_Completed::total         8864                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkRequestOrigin::total        17809                       # Table walker requests started/completed, data/inst
system.cpu27.itb.walker.walkWaitTime::samples         8945                       # Table walker wait (enqueue to first request) latency
system.cpu27.itb.walker.walkWaitTime::0          8945    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu27.itb.walker.walkWaitTime::total         8945                       # Table walker wait (enqueue to first request) latency
system.cpu27.itb.walker.walks                    8945                       # Table walker walks requested
system.cpu27.itb.walker.walksLong                8945                       # Table walker walks initiated with long descriptors
system.cpu27.itb.walker.walksPending::samples    533525688                       # Table walker pending requests distribution
system.cpu27.itb.walker.walksPending::0     533525688    100.00%    100.00% # Table walker pending requests distribution
system.cpu27.itb.walker.walksPending::total    533525688                       # Table walker pending requests distribution
system.cpu27.itb.write_accesses                     0                       # DTB write accesses
system.cpu27.itb.write_hits                         0                       # DTB write hits
system.cpu27.itb.write_misses                       0                       # DTB write misses
system.cpu27.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu27.kern.inst.quiesce                   1414                       # number of quiesce instructions executed
system.cpu27.not_idle_fraction               0.005032                       # Percentage of non-idle cycles
system.cpu27.numCycles                     2411854264                       # number of cpu cycles simulated
system.cpu27.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu27.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu27.num_busy_cycles             12135405.369721                       # Number of busy cycles
system.cpu27.num_cc_register_reads            3514183                       # number of times the CC registers were read
system.cpu27.num_cc_register_writes           2046438                       # number of times the CC registers were written
system.cpu27.num_conditional_control_insts      1610410                       # number of instructions that are conditional controls
system.cpu27.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu27.num_fp_insts                           0                       # number of float instructions
system.cpu27.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu27.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu27.num_func_calls                    663402                       # number of times a function call or return occured
system.cpu27.num_idle_cycles             2399718858.630280                       # Number of idle cycles
system.cpu27.num_int_alu_accesses            10973543                       # Number of integer alu accesses
system.cpu27.num_int_insts                   10973543                       # number of integer instructions
system.cpu27.num_int_register_reads          14356875                       # number of times the integer registers were read
system.cpu27.num_int_register_writes          8641105                       # number of times the integer registers were written
system.cpu27.num_load_insts                   2518099                       # Number of load instructions
system.cpu27.num_mem_refs                     4020704                       # number of memory refs
system.cpu27.num_store_insts                  1502605                       # Number of store instructions
system.cpu27.num_vec_alu_accesses                6380                       # Number of vector alu accesses
system.cpu27.num_vec_insts                       6380                       # number of vector instructions
system.cpu27.num_vec_register_reads              4622                       # number of times the vector registers were read
system.cpu27.num_vec_register_writes             1854                       # number of times the vector registers were written
system.cpu27.op_class::No_OpClass                1651      0.01%      0.01% # Class of executed instruction
system.cpu27.op_class::IntAlu                 8121787     66.72%     66.73% # Class of executed instruction
system.cpu27.op_class::IntMult                  25371      0.21%     66.94% # Class of executed instruction
system.cpu27.op_class::IntDiv                    3988      0.03%     66.97% # Class of executed instruction
system.cpu27.op_class::FloatAdd                     0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::FloatCmp                     0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::FloatCvt                     0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::FloatMult                    0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::FloatMultAcc                 0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::FloatDiv                     0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::FloatMisc                  220      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::FloatSqrt                    0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdAdd                      0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdAddAcc                   0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdAlu                      0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdCmp                      0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdCvt                      0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdMisc                     0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdMult                     0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdMultAcc                  0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdShift                    0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdShiftAcc                 0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdDiv                      0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdSqrt                     0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdFloatAdd                 0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdFloatAlu                 0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdFloatCmp                 0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdFloatCvt                 0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdFloatDiv                 0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdFloatMisc                0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdFloatMult                0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdFloatMultAcc             0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdFloatSqrt                0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdReduceAdd                0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdReduceAlu                0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdReduceCmp                0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdFloatReduceAdd            0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdFloatReduceCmp            0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdAes                      0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdAesMix                   0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdSha1Hash                 0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdSha1Hash2                0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdSha256Hash               0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdSha256Hash2              0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdShaSigma2                0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdShaSigma3                0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::SimdPredAlu                  0      0.00%     66.97% # Class of executed instruction
system.cpu27.op_class::MemRead                2518099     20.68%     87.66% # Class of executed instruction
system.cpu27.op_class::MemWrite               1502605     12.34%    100.00% # Class of executed instruction
system.cpu27.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu27.op_class::total                 12173721                       # Class of executed instruction
system.cpu28.Branches                         2375299                       # Number of branches fetched
system.cpu28.committedInsts                  10538055                       # Number of instructions committed
system.cpu28.committedOps                    12309426                       # Number of ops (including micro ops) committed
system.cpu28.dtb.accesses                     4037372                       # DTB accesses
system.cpu28.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.flush_entries                    370                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu28.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.hits                         4034739                       # DTB hits
system.cpu28.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu28.dtb.inst_hits                          0                       # ITB inst hits
system.cpu28.dtb.inst_misses                        0                       # ITB inst misses
system.cpu28.dtb.misses                          2633                       # DTB misses
system.cpu28.dtb.perms_faults                      86                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.prefetch_faults                  795                       # Number of TLB faults due to prefetch
system.cpu28.dtb.read_accesses                2522024                       # DTB read accesses
system.cpu28.dtb.read_hits                    2519824                       # DTB read hits
system.cpu28.dtb.read_misses                     2200                       # DTB read misses
system.cpu28.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.dtb.walker.walkPageSizes::4K         2314     96.50%     96.50% # Table walker page sizes translated
system.cpu28.dtb.walker.walkPageSizes::2M           65      2.71%     99.21% # Table walker page sizes translated
system.cpu28.dtb.walker.walkPageSizes::1G           19      0.79%    100.00% # Table walker page sizes translated
system.cpu28.dtb.walker.walkPageSizes::total         2398                       # Table walker page sizes translated
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Data         2633                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Requested::total         2633                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Data         2398                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin_Completed::total         2398                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkRequestOrigin::total         5031                       # Table walker requests started/completed, data/inst
system.cpu28.dtb.walker.walkWaitTime::samples         2633                       # Table walker wait (enqueue to first request) latency
system.cpu28.dtb.walker.walkWaitTime::0          2633    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu28.dtb.walker.walkWaitTime::total         2633                       # Table walker wait (enqueue to first request) latency
system.cpu28.dtb.walker.walks                    2633                       # Table walker walks requested
system.cpu28.dtb.walker.walksLong                2633                       # Table walker walks initiated with long descriptors
system.cpu28.dtb.walker.walksPending::samples  -1755107240                       # Table walker pending requests distribution
system.cpu28.dtb.walker.walksPending::0   -1755107240    100.00%    100.00% # Table walker pending requests distribution
system.cpu28.dtb.walker.walksPending::total  -1755107240                       # Table walker pending requests distribution
system.cpu28.dtb.write_accesses               1515348                       # DTB write accesses
system.cpu28.dtb.write_hits                   1514915                       # DTB write hits
system.cpu28.dtb.write_misses                     433                       # DTB write misses
system.cpu28.idle_fraction                   0.994912                       # Percentage of idle cycles
system.cpu28.itb.accesses                    10537761                       # DTB accesses
system.cpu28.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.flush_entries                    269                       # Number of entries that have been flushed from TLB
system.cpu28.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu28.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu28.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu28.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.hits                        10529652                       # DTB hits
system.cpu28.itb.inst_accesses               10537761                       # ITB inst accesses
system.cpu28.itb.inst_hits                   10529652                       # ITB inst hits
system.cpu28.itb.inst_misses                     8109                       # ITB inst misses
system.cpu28.itb.misses                          8109                       # DTB misses
system.cpu28.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu28.itb.read_accesses                      0                       # DTB read accesses
system.cpu28.itb.read_hits                          0                       # DTB read hits
system.cpu28.itb.read_misses                        0                       # DTB read misses
system.cpu28.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu28.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu28.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu28.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu28.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu28.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu28.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu28.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu28.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu28.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu28.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu28.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu28.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu28.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu28.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu28.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu28.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu28.itb.walker.walkPageSizes::4K         7971     99.36%     99.36% # Table walker page sizes translated
system.cpu28.itb.walker.walkPageSizes::2M           51      0.64%    100.00% # Table walker page sizes translated
system.cpu28.itb.walker.walkPageSizes::total         8022                       # Table walker page sizes translated
system.cpu28.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::Inst         8109                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Requested::total         8109                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::Inst         8022                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin_Completed::total         8022                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkRequestOrigin::total        16131                       # Table walker requests started/completed, data/inst
system.cpu28.itb.walker.walkWaitTime::samples         8109                       # Table walker wait (enqueue to first request) latency
system.cpu28.itb.walker.walkWaitTime::0          8109    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu28.itb.walker.walkWaitTime::total         8109                       # Table walker wait (enqueue to first request) latency
system.cpu28.itb.walker.walks                    8109                       # Table walker walks requested
system.cpu28.itb.walker.walksLong                8109                       # Table walker walks initiated with long descriptors
system.cpu28.itb.walker.walksPending::samples  -1755115140                       # Table walker pending requests distribution
system.cpu28.itb.walker.walksPending::0   -1755115140    100.00%    100.00% # Table walker pending requests distribution
system.cpu28.itb.walker.walksPending::total  -1755115140                       # Table walker pending requests distribution
system.cpu28.itb.write_accesses                     0                       # DTB write accesses
system.cpu28.itb.write_hits                         0                       # DTB write hits
system.cpu28.itb.write_misses                       0                       # DTB write misses
system.cpu28.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu28.kern.inst.quiesce                   1475                       # number of quiesce instructions executed
system.cpu28.not_idle_fraction               0.005088                       # Percentage of non-idle cycles
system.cpu28.numCycles                     2416909920                       # number of cpu cycles simulated
system.cpu28.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu28.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu28.num_busy_cycles             12297018.350481                       # Number of busy cycles
system.cpu28.num_cc_register_reads            3598777                       # number of times the CC registers were read
system.cpu28.num_cc_register_writes           2106651                       # number of times the CC registers were written
system.cpu28.num_conditional_control_insts      1649305                       # number of instructions that are conditional controls
system.cpu28.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu28.num_fp_insts                           0                       # number of float instructions
system.cpu28.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu28.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu28.num_func_calls                    650857                       # number of times a function call or return occured
system.cpu28.num_idle_cycles             2404612901.649519                       # Number of idle cycles
system.cpu28.num_int_alu_accesses            11080694                       # Number of integer alu accesses
system.cpu28.num_int_insts                   11080694                       # number of integer instructions
system.cpu28.num_int_register_reads          14541985                       # number of times the integer registers were read
system.cpu28.num_int_register_writes          8727689                       # number of times the integer registers were written
system.cpu28.num_load_insts                   2518488                       # Number of load instructions
system.cpu28.num_mem_refs                     4033780                       # number of memory refs
system.cpu28.num_store_insts                  1515292                       # Number of store instructions
system.cpu28.num_vec_alu_accesses                4079                       # Number of vector alu accesses
system.cpu28.num_vec_insts                       4079                       # number of vector instructions
system.cpu28.num_vec_register_reads              3051                       # number of times the vector registers were read
system.cpu28.num_vec_register_writes             1032                       # number of times the vector registers were written
system.cpu28.op_class::No_OpClass                1591      0.01%      0.01% # Class of executed instruction
system.cpu28.op_class::IntAlu                 8244828     66.98%     66.99% # Class of executed instruction
system.cpu28.op_class::IntMult                  25656      0.21%     67.20% # Class of executed instruction
system.cpu28.op_class::IntDiv                    4185      0.03%     67.23% # Class of executed instruction
system.cpu28.op_class::FloatAdd                     0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::FloatCmp                     0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::FloatCvt                     0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::FloatMult                    0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::FloatMultAcc                 0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::FloatDiv                     0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::FloatMisc                   17      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::FloatSqrt                    0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdAdd                      0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdAddAcc                   0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdAlu                      0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdCmp                      0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdCvt                      0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdMisc                     0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdMult                     0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdMultAcc                  0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdShift                    0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdShiftAcc                 0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdDiv                      0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdSqrt                     0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdFloatAdd                 0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdFloatAlu                 0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdFloatCmp                 0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdFloatCvt                 0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdFloatDiv                 0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdFloatMisc                0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdFloatMult                0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdFloatMultAcc             0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdFloatSqrt                0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdReduceAdd                0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdReduceAlu                0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdReduceCmp                0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdFloatReduceAdd            0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdFloatReduceCmp            0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdAes                      0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdAesMix                   0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdSha1Hash                 0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdSha1Hash2                0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdSha256Hash               0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdSha256Hash2              0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdShaSigma2                0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdShaSigma3                0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::SimdPredAlu                  0      0.00%     67.23% # Class of executed instruction
system.cpu28.op_class::MemRead                2518488     20.46%     87.69% # Class of executed instruction
system.cpu28.op_class::MemWrite               1515292     12.31%    100.00% # Class of executed instruction
system.cpu28.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu28.op_class::total                 12310057                       # Class of executed instruction
system.cpu29.Branches                         2287700                       # Number of branches fetched
system.cpu29.committedInsts                  10083653                       # Number of instructions committed
system.cpu29.committedOps                    11798553                       # Number of ops (including micro ops) committed
system.cpu29.dtb.accesses                     3897538                       # DTB accesses
system.cpu29.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.flush_entries                    340                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu29.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.hits                         3894977                       # DTB hits
system.cpu29.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu29.dtb.inst_hits                          0                       # ITB inst hits
system.cpu29.dtb.inst_misses                        0                       # ITB inst misses
system.cpu29.dtb.misses                          2561                       # DTB misses
system.cpu29.dtb.perms_faults                      52                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.prefetch_faults                  609                       # Number of TLB faults due to prefetch
system.cpu29.dtb.read_accesses                2458907                       # DTB read accesses
system.cpu29.dtb.read_hits                    2456703                       # DTB read hits
system.cpu29.dtb.read_misses                     2204                       # DTB read misses
system.cpu29.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.dtb.walker.walkPageSizes::4K         2294     96.02%     96.02% # Table walker page sizes translated
system.cpu29.dtb.walker.walkPageSizes::2M           72      3.01%     99.04% # Table walker page sizes translated
system.cpu29.dtb.walker.walkPageSizes::1G           23      0.96%    100.00% # Table walker page sizes translated
system.cpu29.dtb.walker.walkPageSizes::total         2389                       # Table walker page sizes translated
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Data         2561                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Requested::total         2561                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Data         2389                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin_Completed::total         2389                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkRequestOrigin::total         4950                       # Table walker requests started/completed, data/inst
system.cpu29.dtb.walker.walkWaitTime::samples         2561                       # Table walker wait (enqueue to first request) latency
system.cpu29.dtb.walker.walkWaitTime::0          2561    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu29.dtb.walker.walkWaitTime::total         2561                       # Table walker wait (enqueue to first request) latency
system.cpu29.dtb.walker.walks                    2561                       # Table walker walks requested
system.cpu29.dtb.walker.walksLong                2561                       # Table walker walks initiated with long descriptors
system.cpu29.dtb.walker.walksPending::samples    251437268                       # Table walker pending requests distribution
system.cpu29.dtb.walker.walksPending::0     251437268    100.00%    100.00% # Table walker pending requests distribution
system.cpu29.dtb.walker.walksPending::total    251437268                       # Table walker pending requests distribution
system.cpu29.dtb.write_accesses               1438631                       # DTB write accesses
system.cpu29.dtb.write_hits                   1438274                       # DTB write hits
system.cpu29.dtb.write_misses                     357                       # DTB write misses
system.cpu29.idle_fraction                   0.995123                       # Percentage of idle cycles
system.cpu29.itb.accesses                    10083179                       # DTB accesses
system.cpu29.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu29.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu29.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu29.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu29.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.hits                        10074942                       # DTB hits
system.cpu29.itb.inst_accesses               10083179                       # ITB inst accesses
system.cpu29.itb.inst_hits                   10074942                       # ITB inst hits
system.cpu29.itb.inst_misses                     8237                       # ITB inst misses
system.cpu29.itb.misses                          8237                       # DTB misses
system.cpu29.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu29.itb.read_accesses                      0                       # DTB read accesses
system.cpu29.itb.read_hits                          0                       # DTB read hits
system.cpu29.itb.read_misses                        0                       # DTB read misses
system.cpu29.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu29.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu29.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu29.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu29.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu29.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu29.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu29.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu29.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu29.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu29.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu29.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu29.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu29.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu29.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu29.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu29.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu29.itb.walker.walkPageSizes::4K         8105     99.25%     99.25% # Table walker page sizes translated
system.cpu29.itb.walker.walkPageSizes::2M           61      0.75%    100.00% # Table walker page sizes translated
system.cpu29.itb.walker.walkPageSizes::total         8166                       # Table walker page sizes translated
system.cpu29.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::Inst         8237                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Requested::total         8237                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::Inst         8166                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin_Completed::total         8166                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkRequestOrigin::total        16403                       # Table walker requests started/completed, data/inst
system.cpu29.itb.walker.walkWaitTime::samples         8237                       # Table walker wait (enqueue to first request) latency
system.cpu29.itb.walker.walkWaitTime::0          8237    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu29.itb.walker.walkWaitTime::total         8237                       # Table walker wait (enqueue to first request) latency
system.cpu29.itb.walker.walks                    8237                       # Table walker walks requested
system.cpu29.itb.walker.walksLong                8237                       # Table walker walks initiated with long descriptors
system.cpu29.itb.walker.walksPending::samples    251429368                       # Table walker pending requests distribution
system.cpu29.itb.walker.walksPending::0     251429368    100.00%    100.00% # Table walker pending requests distribution
system.cpu29.itb.walker.walksPending::total    251429368                       # Table walker pending requests distribution
system.cpu29.itb.write_accesses                     0                       # DTB write accesses
system.cpu29.itb.write_hits                         0                       # DTB write hits
system.cpu29.itb.write_misses                       0                       # DTB write misses
system.cpu29.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu29.kern.inst.quiesce                   1171                       # number of quiesce instructions executed
system.cpu29.not_idle_fraction               0.004877                       # Percentage of non-idle cycles
system.cpu29.numCycles                     2416916215                       # number of cpu cycles simulated
system.cpu29.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu29.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu29.num_busy_cycles             11786673.752611                       # Number of busy cycles
system.cpu29.num_cc_register_reads            3482937                       # number of times the CC registers were read
system.cpu29.num_cc_register_writes           2024493                       # number of times the CC registers were written
system.cpu29.num_conditional_control_insts      1586690                       # number of instructions that are conditional controls
system.cpu29.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu29.num_fp_insts                           0                       # number of float instructions
system.cpu29.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu29.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu29.num_func_calls                    631855                       # number of times a function call or return occured
system.cpu29.num_idle_cycles             2405129541.247389                       # Number of idle cycles
system.cpu29.num_int_alu_accesses            10617737                       # Number of integer alu accesses
system.cpu29.num_int_insts                   10617737                       # number of integer instructions
system.cpu29.num_int_register_reads          13890003                       # number of times the integer registers were read
system.cpu29.num_int_register_writes          8350846                       # number of times the integer registers were written
system.cpu29.num_load_insts                   2455242                       # Number of load instructions
system.cpu29.num_mem_refs                     3893819                       # number of memory refs
system.cpu29.num_store_insts                  1438577                       # Number of store instructions
system.cpu29.num_vec_alu_accesses                5449                       # Number of vector alu accesses
system.cpu29.num_vec_insts                       5449                       # number of vector instructions
system.cpu29.num_vec_register_reads              3945                       # number of times the vector registers were read
system.cpu29.num_vec_register_writes             1532                       # number of times the vector registers were written
system.cpu29.op_class::No_OpClass                1365      0.01%      0.01% # Class of executed instruction
system.cpu29.op_class::IntAlu                 7874614     66.74%     66.75% # Class of executed instruction
system.cpu29.op_class::IntMult                  25808      0.22%     66.97% # Class of executed instruction
system.cpu29.op_class::IntDiv                    3338      0.03%     67.00% # Class of executed instruction
system.cpu29.op_class::FloatAdd                     0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::FloatCmp                     0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::FloatCvt                     0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::FloatMult                    0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::FloatMultAcc                 0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::FloatDiv                     0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::FloatMisc                   86      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::FloatSqrt                    0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdAdd                      0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdAddAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdAlu                      0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdCmp                      0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdCvt                      0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdMisc                     0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdMult                     0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdMultAcc                  0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdShift                    0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdShiftAcc                 0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdDiv                      0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdSqrt                     0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdFloatAdd                 0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdFloatAlu                 0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdFloatCmp                 0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdFloatCvt                 0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdFloatDiv                 0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdFloatMisc                0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdFloatMult                0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdFloatMultAcc             0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdFloatSqrt                0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdReduceAdd                0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdReduceAlu                0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdReduceCmp                0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdFloatReduceAdd            0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdFloatReduceCmp            0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdAes                      0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdAesMix                   0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdSha1Hash                 0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdSha1Hash2                0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdSha256Hash               0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdSha256Hash2              0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdShaSigma2                0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdShaSigma3                0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::SimdPredAlu                  0      0.00%     67.00% # Class of executed instruction
system.cpu29.op_class::MemRead                2455242     20.81%     87.81% # Class of executed instruction
system.cpu29.op_class::MemWrite               1438577     12.19%    100.00% # Class of executed instruction
system.cpu29.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu29.op_class::total                 11799030                       # Class of executed instruction
system.cpu30.Branches                         2157432                       # Number of branches fetched
system.cpu30.committedInsts                   9487575                       # Number of instructions committed
system.cpu30.committedOps                    11089040                       # Number of ops (including micro ops) committed
system.cpu30.dtb.accesses                     3658820                       # DTB accesses
system.cpu30.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.flush_entries                    418                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu30.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.hits                         3656645                       # DTB hits
system.cpu30.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu30.dtb.inst_hits                          0                       # ITB inst hits
system.cpu30.dtb.inst_misses                        0                       # ITB inst misses
system.cpu30.dtb.misses                          2175                       # DTB misses
system.cpu30.dtb.perms_faults                      73                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.prefetch_faults                  652                       # Number of TLB faults due to prefetch
system.cpu30.dtb.read_accesses                2303317                       # DTB read accesses
system.cpu30.dtb.read_hits                    2301505                       # DTB read hits
system.cpu30.dtb.read_misses                     1812                       # DTB read misses
system.cpu30.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.dtb.walker.walkPageSizes::4K         1916     96.67%     96.67% # Table walker page sizes translated
system.cpu30.dtb.walker.walkPageSizes::2M           48      2.42%     99.09% # Table walker page sizes translated
system.cpu30.dtb.walker.walkPageSizes::1G           18      0.91%    100.00% # Table walker page sizes translated
system.cpu30.dtb.walker.walkPageSizes::total         1982                       # Table walker page sizes translated
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Data         2175                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Requested::total         2175                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Data         1982                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin_Completed::total         1982                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkRequestOrigin::total         4157                       # Table walker requests started/completed, data/inst
system.cpu30.dtb.walker.walkWaitTime::samples         2175                       # Table walker wait (enqueue to first request) latency
system.cpu30.dtb.walker.walkWaitTime::0          2175    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu30.dtb.walker.walkWaitTime::total         2175                       # Table walker wait (enqueue to first request) latency
system.cpu30.dtb.walker.walks                    2175                       # Table walker walks requested
system.cpu30.dtb.walker.walksLong                2175                       # Table walker walks initiated with long descriptors
system.cpu30.dtb.walker.walksPending::samples  -2036846480                       # Table walker pending requests distribution
system.cpu30.dtb.walker.walksPending::0   -2036846480    100.00%    100.00% # Table walker pending requests distribution
system.cpu30.dtb.walker.walksPending::total  -2036846480                       # Table walker pending requests distribution
system.cpu30.dtb.write_accesses               1355503                       # DTB write accesses
system.cpu30.dtb.write_hits                   1355140                       # DTB write hits
system.cpu30.dtb.write_misses                     363                       # DTB write misses
system.cpu30.idle_fraction                   0.995417                       # Percentage of idle cycles
system.cpu30.itb.accesses                     9487153                       # DTB accesses
system.cpu30.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.flush_entries                    330                       # Number of entries that have been flushed from TLB
system.cpu30.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu30.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu30.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu30.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.hits                         9479857                       # DTB hits
system.cpu30.itb.inst_accesses                9487153                       # ITB inst accesses
system.cpu30.itb.inst_hits                    9479857                       # ITB inst hits
system.cpu30.itb.inst_misses                     7296                       # ITB inst misses
system.cpu30.itb.misses                          7296                       # DTB misses
system.cpu30.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu30.itb.read_accesses                      0                       # DTB read accesses
system.cpu30.itb.read_hits                          0                       # DTB read hits
system.cpu30.itb.read_misses                        0                       # DTB read misses
system.cpu30.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu30.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu30.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu30.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu30.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu30.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu30.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu30.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu30.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu30.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu30.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu30.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu30.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu30.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu30.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu30.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu30.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu30.itb.walker.walkPageSizes::4K         7174     99.38%     99.38% # Table walker page sizes translated
system.cpu30.itb.walker.walkPageSizes::2M           45      0.62%    100.00% # Table walker page sizes translated
system.cpu30.itb.walker.walkPageSizes::total         7219                       # Table walker page sizes translated
system.cpu30.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::Inst         7296                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Requested::total         7296                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::Inst         7219                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin_Completed::total         7219                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkRequestOrigin::total        14515                       # Table walker requests started/completed, data/inst
system.cpu30.itb.walker.walkWaitTime::samples         7296                       # Table walker wait (enqueue to first request) latency
system.cpu30.itb.walker.walkWaitTime::0          7296    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu30.itb.walker.walkWaitTime::total         7296                       # Table walker wait (enqueue to first request) latency
system.cpu30.itb.walker.walks                    7296                       # Table walker walks requested
system.cpu30.itb.walker.walksLong                7296                       # Table walker walks initiated with long descriptors
system.cpu30.itb.walker.walksPending::samples  -2036854380                       # Table walker pending requests distribution
system.cpu30.itb.walker.walksPending::0   -2036854380    100.00%    100.00% # Table walker pending requests distribution
system.cpu30.itb.walker.walksPending::total  -2036854380                       # Table walker pending requests distribution
system.cpu30.itb.write_accesses                     0                       # DTB write accesses
system.cpu30.itb.write_hits                         0                       # DTB write hits
system.cpu30.itb.write_misses                       0                       # DTB write misses
system.cpu30.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu30.kern.inst.quiesce                   1240                       # number of quiesce instructions executed
system.cpu30.not_idle_fraction               0.004583                       # Percentage of non-idle cycles
system.cpu30.numCycles                     2328442646                       # number of cpu cycles simulated
system.cpu30.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu30.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu30.num_busy_cycles             10672394.107987                       # Number of busy cycles
system.cpu30.num_cc_register_reads            3310171                       # number of times the CC registers were read
system.cpu30.num_cc_register_writes           1863804                       # number of times the CC registers were written
system.cpu30.num_conditional_control_insts      1501358                       # number of instructions that are conditional controls
system.cpu30.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu30.num_fp_insts                           0                       # number of float instructions
system.cpu30.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu30.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu30.num_func_calls                    583219                       # number of times a function call or return occured
system.cpu30.num_idle_cycles             2317770251.892013                       # Number of idle cycles
system.cpu30.num_int_alu_accesses             9950852                       # Number of integer alu accesses
system.cpu30.num_int_insts                    9950852                       # number of integer instructions
system.cpu30.num_int_register_reads          12908776                       # number of times the integer registers were read
system.cpu30.num_int_register_writes          7822500                       # number of times the integer registers were written
system.cpu30.num_load_insts                   2300627                       # Number of load instructions
system.cpu30.num_mem_refs                     3656045                       # number of memory refs
system.cpu30.num_store_insts                  1355418                       # Number of store instructions
system.cpu30.num_vec_alu_accesses                4119                       # Number of vector alu accesses
system.cpu30.num_vec_insts                       4119                       # number of vector instructions
system.cpu30.num_vec_register_reads              3099                       # number of times the vector registers were read
system.cpu30.num_vec_register_writes             1032                       # number of times the vector registers were written
system.cpu30.op_class::No_OpClass                1304      0.01%      0.01% # Class of executed instruction
system.cpu30.op_class::IntAlu                 7407871     66.80%     66.81% # Class of executed instruction
system.cpu30.op_class::IntMult                  20993      0.19%     67.00% # Class of executed instruction
system.cpu30.op_class::IntDiv                    3343      0.03%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatAdd                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatCmp                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatCvt                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatMult                    0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatMultAcc                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatDiv                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatMisc                   17      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::FloatSqrt                    0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdAdd                      0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdAddAcc                   0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdAlu                      0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdCmp                      0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdCvt                      0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdMisc                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdMult                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdMultAcc                  0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdShift                    0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdShiftAcc                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdDiv                      0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdSqrt                     0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatAdd                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatAlu                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatCmp                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatCvt                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatDiv                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatMisc                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatMult                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatMultAcc             0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatSqrt                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdReduceAdd                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdReduceAlu                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdReduceCmp                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatReduceAdd            0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdFloatReduceCmp            0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdAes                      0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdAesMix                   0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdSha1Hash                 0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdSha1Hash2                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdSha256Hash               0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdSha256Hash2              0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdShaSigma2                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdShaSigma3                0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::SimdPredAlu                  0      0.00%     67.03% # Class of executed instruction
system.cpu30.op_class::MemRead                2300627     20.75%     87.78% # Class of executed instruction
system.cpu30.op_class::MemWrite               1355418     12.22%    100.00% # Class of executed instruction
system.cpu30.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu30.op_class::total                 11089573                       # Class of executed instruction
system.cpu31.Branches                         5577385                       # Number of branches fetched
system.cpu31.committedInsts                  24559497                       # Number of instructions committed
system.cpu31.committedOps                    28958284                       # Number of ops (including micro ops) committed
system.cpu31.dtb.accesses                     9546917                       # DTB accesses
system.cpu31.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.flush_entries                    817                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu31.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.hits                         9536394                       # DTB hits
system.cpu31.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu31.dtb.inst_hits                          0                       # ITB inst hits
system.cpu31.dtb.inst_misses                        0                       # ITB inst misses
system.cpu31.dtb.misses                         10523                       # DTB misses
system.cpu31.dtb.perms_faults                     119                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.prefetch_faults                 2571                       # Number of TLB faults due to prefetch
system.cpu31.dtb.read_accesses                5548016                       # DTB read accesses
system.cpu31.dtb.read_hits                    5538834                       # DTB read hits
system.cpu31.dtb.read_misses                     9182                       # DTB read misses
system.cpu31.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.dtb.walker.walkPageSizes::4K         9987     98.10%     98.10% # Table walker page sizes translated
system.cpu31.dtb.walker.walkPageSizes::2M          173      1.70%     99.80% # Table walker page sizes translated
system.cpu31.dtb.walker.walkPageSizes::1G           20      0.20%    100.00% # Table walker page sizes translated
system.cpu31.dtb.walker.walkPageSizes::total        10180                       # Table walker page sizes translated
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Data        10523                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Requested::total        10523                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Data        10180                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin_Completed::total        10180                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkRequestOrigin::total        20703                       # Table walker requests started/completed, data/inst
system.cpu31.dtb.walker.walkWaitTime::samples        10523                       # Table walker wait (enqueue to first request) latency
system.cpu31.dtb.walker.walkWaitTime::0         10523    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu31.dtb.walker.walkWaitTime::total        10523                       # Table walker wait (enqueue to first request) latency
system.cpu31.dtb.walker.walks                   10523                       # Table walker walks requested
system.cpu31.dtb.walker.walksLong               10523                       # Table walker walks initiated with long descriptors
system.cpu31.dtb.walker.walksPending::samples    -30290912                       # Table walker pending requests distribution
system.cpu31.dtb.walker.walksPending::0     -30290912    100.00%    100.00% # Table walker pending requests distribution
system.cpu31.dtb.walker.walksPending::total    -30290912                       # Table walker pending requests distribution
system.cpu31.dtb.write_accesses               3998901                       # DTB write accesses
system.cpu31.dtb.write_hits                   3997560                       # DTB write hits
system.cpu31.dtb.write_misses                    1341                       # DTB write misses
system.cpu31.idle_fraction                   0.988030                       # Percentage of idle cycles
system.cpu31.itb.accesses                    24560561                       # DTB accesses
system.cpu31.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.flush_entries                    585                       # Number of entries that have been flushed from TLB
system.cpu31.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu31.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu31.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu31.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.hits                        24516508                       # DTB hits
system.cpu31.itb.inst_accesses               24560561                       # ITB inst accesses
system.cpu31.itb.inst_hits                   24516508                       # ITB inst hits
system.cpu31.itb.inst_misses                    44053                       # ITB inst misses
system.cpu31.itb.misses                         44053                       # DTB misses
system.cpu31.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu31.itb.read_accesses                      0                       # DTB read accesses
system.cpu31.itb.read_hits                          0                       # DTB read hits
system.cpu31.itb.read_misses                        0                       # DTB read misses
system.cpu31.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu31.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu31.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu31.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu31.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu31.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu31.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu31.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu31.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu31.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu31.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu31.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu31.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu31.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu31.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu31.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu31.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu31.itb.walker.walkPageSizes::4K        43657     99.29%     99.29% # Table walker page sizes translated
system.cpu31.itb.walker.walkPageSizes::2M          310      0.71%    100.00% # Table walker page sizes translated
system.cpu31.itb.walker.walkPageSizes::total        43967                       # Table walker page sizes translated
system.cpu31.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::Inst        44053                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Requested::total        44053                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::Inst        43967                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin_Completed::total        43967                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkRequestOrigin::total        88020                       # Table walker requests started/completed, data/inst
system.cpu31.itb.walker.walkWaitTime::samples        44053                       # Table walker wait (enqueue to first request) latency
system.cpu31.itb.walker.walkWaitTime::0         44053    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu31.itb.walker.walkWaitTime::total        44053                       # Table walker wait (enqueue to first request) latency
system.cpu31.itb.walker.walks                   44053                       # Table walker walks requested
system.cpu31.itb.walker.walksLong               44053                       # Table walker walks initiated with long descriptors
system.cpu31.itb.walker.walksPending::samples    -30298812                       # Table walker pending requests distribution
system.cpu31.itb.walker.walksPending::0     -30298812    100.00%    100.00% # Table walker pending requests distribution
system.cpu31.itb.walker.walksPending::total    -30298812                       # Table walker pending requests distribution
system.cpu31.itb.write_accesses                     0                       # DTB write accesses
system.cpu31.itb.write_hits                         0                       # DTB write hits
system.cpu31.itb.write_misses                       0                       # DTB write misses
system.cpu31.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu31.kern.inst.quiesce                   1782                       # number of quiesce instructions executed
system.cpu31.not_idle_fraction               0.011970                       # Percentage of non-idle cycles
system.cpu31.numCycles                     2416909819                       # number of cpu cycles simulated
system.cpu31.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu31.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu31.num_busy_cycles             28930037.082502                       # Number of busy cycles
system.cpu31.num_cc_register_reads            6996797                       # number of times the CC registers were read
system.cpu31.num_cc_register_writes           5396001                       # number of times the CC registers were written
system.cpu31.num_conditional_control_insts      3631074                       # number of instructions that are conditional controls
system.cpu31.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu31.num_fp_insts                           0                       # number of float instructions
system.cpu31.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu31.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu31.num_func_calls                   1657531                       # number of times a function call or return occured
system.cpu31.num_idle_cycles             2387979781.917499                       # Number of idle cycles
system.cpu31.num_int_alu_accesses            26571016                       # Number of integer alu accesses
system.cpu31.num_int_insts                   26571016                       # number of integer instructions
system.cpu31.num_int_register_reads          35181034                       # number of times the integer registers were read
system.cpu31.num_int_register_writes         20953537                       # number of times the integer registers were written
system.cpu31.num_load_insts                   5539533                       # Number of load instructions
system.cpu31.num_mem_refs                     9537857                       # number of memory refs
system.cpu31.num_store_insts                  3998324                       # Number of store instructions
system.cpu31.num_vec_alu_accesses               38699                       # Number of vector alu accesses
system.cpu31.num_vec_insts                      38699                       # number of vector instructions
system.cpu31.num_vec_register_reads             34481                       # number of times the vector registers were read
system.cpu31.num_vec_register_writes             5086                       # number of times the vector registers were written
system.cpu31.op_class::No_OpClass                6961      0.02%      0.02% # Class of executed instruction
system.cpu31.op_class::IntAlu                19347085     66.81%     66.83% # Class of executed instruction
system.cpu31.op_class::IntMult                  46239      0.16%     66.99% # Class of executed instruction
system.cpu31.op_class::IntDiv                   18141      0.06%     67.05% # Class of executed instruction
system.cpu31.op_class::FloatAdd                     0      0.00%     67.05% # Class of executed instruction
system.cpu31.op_class::FloatCmp                     0      0.00%     67.05% # Class of executed instruction
system.cpu31.op_class::FloatCvt                     0      0.00%     67.05% # Class of executed instruction
system.cpu31.op_class::FloatMult                    0      0.00%     67.05% # Class of executed instruction
system.cpu31.op_class::FloatMultAcc                 0      0.00%     67.05% # Class of executed instruction
system.cpu31.op_class::FloatDiv                     0      0.00%     67.05% # Class of executed instruction
system.cpu31.op_class::FloatMisc                 4021      0.01%     67.07% # Class of executed instruction
system.cpu31.op_class::FloatSqrt                    0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdAdd                      0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdAddAcc                   0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdAlu                      0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdCmp                      0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdCvt                      0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdMisc                     0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdMult                     0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdMultAcc                  0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdShift                    0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdShiftAcc                 0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdDiv                      0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdSqrt                     0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdFloatAdd                 0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdFloatAlu                 0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdFloatCmp                 0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdFloatCvt                 0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdFloatDiv                 0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdFloatMisc                0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdFloatMult                0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdFloatMultAcc             0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdFloatSqrt                0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdReduceAdd                0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdReduceAlu                0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdReduceCmp                0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdFloatReduceAdd            0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdFloatReduceCmp            0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdAes                      0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdAesMix                   0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdSha1Hash                 0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdSha1Hash2                0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdSha256Hash               0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdSha256Hash2              0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdShaSigma2                0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdShaSigma3                0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::SimdPredAlu                  0      0.00%     67.07% # Class of executed instruction
system.cpu31.op_class::MemRead                5539533     19.13%     86.19% # Class of executed instruction
system.cpu31.op_class::MemWrite               3998324     13.81%    100.00% # Class of executed instruction
system.cpu31.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu31.op_class::total                 28960304                       # Class of executed instruction
system.cpu32.Branches                         1853890                       # Number of branches fetched
system.cpu32.committedInsts                   8084930                       # Number of instructions committed
system.cpu32.committedOps                     9435298                       # Number of ops (including micro ops) committed
system.cpu32.dtb.accesses                     3080824                       # DTB accesses
system.cpu32.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu32.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu32.dtb.flush_entries                    438                       # Number of entries that have been flushed from TLB
system.cpu32.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu32.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu32.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu32.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.dtb.hits                         3079089                       # DTB hits
system.cpu32.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu32.dtb.inst_hits                          0                       # ITB inst hits
system.cpu32.dtb.inst_misses                        0                       # ITB inst misses
system.cpu32.dtb.misses                          1735                       # DTB misses
system.cpu32.dtb.perms_faults                      52                       # Number of TLB faults due to permissions restrictions
system.cpu32.dtb.prefetch_faults                  374                       # Number of TLB faults due to prefetch
system.cpu32.dtb.read_accesses                1952921                       # DTB read accesses
system.cpu32.dtb.read_hits                    1951473                       # DTB read hits
system.cpu32.dtb.read_misses                     1448                       # DTB read misses
system.cpu32.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu32.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu32.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu32.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu32.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu32.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu32.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu32.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu32.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu32.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu32.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu32.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu32.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu32.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu32.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu32.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu32.dtb.walker.walkPageSizes::4K         1567     96.67%     96.67% # Table walker page sizes translated
system.cpu32.dtb.walker.walkPageSizes::2M           37      2.28%     98.95% # Table walker page sizes translated
system.cpu32.dtb.walker.walkPageSizes::1G           17      1.05%    100.00% # Table walker page sizes translated
system.cpu32.dtb.walker.walkPageSizes::total         1621                       # Table walker page sizes translated
system.cpu32.dtb.walker.walkRequestOrigin_Requested::Data         1735                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Requested::total         1735                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Completed::Data         1621                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin_Completed::total         1621                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkRequestOrigin::total         3356                       # Table walker requests started/completed, data/inst
system.cpu32.dtb.walker.walkWaitTime::samples         1735                       # Table walker wait (enqueue to first request) latency
system.cpu32.dtb.walker.walkWaitTime::0          1735    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu32.dtb.walker.walkWaitTime::total         1735                       # Table walker wait (enqueue to first request) latency
system.cpu32.dtb.walker.walks                    1735                       # Table walker walks requested
system.cpu32.dtb.walker.walksLong                1735                       # Table walker walks initiated with long descriptors
system.cpu32.dtb.walker.walksPending::samples   1976261496                       # Table walker pending requests distribution
system.cpu32.dtb.walker.walksPending::0    1976261496    100.00%    100.00% # Table walker pending requests distribution
system.cpu32.dtb.walker.walksPending::total   1976261496                       # Table walker pending requests distribution
system.cpu32.dtb.write_accesses               1127903                       # DTB write accesses
system.cpu32.dtb.write_hits                   1127616                       # DTB write hits
system.cpu32.dtb.write_misses                     287                       # DTB write misses
system.cpu32.idle_fraction                   0.996100                       # Percentage of idle cycles
system.cpu32.itb.accesses                     8084197                       # DTB accesses
system.cpu32.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu32.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu32.itb.flush_entries                    393                       # Number of entries that have been flushed from TLB
system.cpu32.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu32.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu32.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu32.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.itb.hits                         8079002                       # DTB hits
system.cpu32.itb.inst_accesses                8084197                       # ITB inst accesses
system.cpu32.itb.inst_hits                    8079002                       # ITB inst hits
system.cpu32.itb.inst_misses                     5195                       # ITB inst misses
system.cpu32.itb.misses                          5195                       # DTB misses
system.cpu32.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu32.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu32.itb.read_accesses                      0                       # DTB read accesses
system.cpu32.itb.read_hits                          0                       # DTB read hits
system.cpu32.itb.read_misses                        0                       # DTB read misses
system.cpu32.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu32.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu32.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu32.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu32.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu32.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu32.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu32.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu32.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu32.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu32.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu32.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu32.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu32.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu32.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu32.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu32.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu32.itb.walker.walkPageSizes::4K         5111     99.11%     99.11% # Table walker page sizes translated
system.cpu32.itb.walker.walkPageSizes::2M           46      0.89%    100.00% # Table walker page sizes translated
system.cpu32.itb.walker.walkPageSizes::total         5157                       # Table walker page sizes translated
system.cpu32.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Requested::Inst         5195                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Requested::total         5195                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Completed::Inst         5157                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin_Completed::total         5157                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkRequestOrigin::total        10352                       # Table walker requests started/completed, data/inst
system.cpu32.itb.walker.walkWaitTime::samples         5195                       # Table walker wait (enqueue to first request) latency
system.cpu32.itb.walker.walkWaitTime::0          5195    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu32.itb.walker.walkWaitTime::total         5195                       # Table walker wait (enqueue to first request) latency
system.cpu32.itb.walker.walks                    5195                       # Table walker walks requested
system.cpu32.itb.walker.walksLong                5195                       # Table walker walks initiated with long descriptors
system.cpu32.itb.walker.walksPending::samples   1976253596                       # Table walker pending requests distribution
system.cpu32.itb.walker.walksPending::0    1976253596    100.00%    100.00% # Table walker pending requests distribution
system.cpu32.itb.walker.walksPending::total   1976253596                       # Table walker pending requests distribution
system.cpu32.itb.write_accesses                     0                       # DTB write accesses
system.cpu32.itb.write_hits                         0                       # DTB write hits
system.cpu32.itb.write_misses                       0                       # DTB write misses
system.cpu32.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu32.kern.inst.quiesce                   1404                       # number of quiesce instructions executed
system.cpu32.not_idle_fraction               0.003900                       # Percentage of non-idle cycles
system.cpu32.numCycles                     2416909441                       # number of cpu cycles simulated
system.cpu32.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu32.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu32.num_busy_cycles             9425461.360897                       # Number of busy cycles
system.cpu32.num_cc_register_reads            2937564                       # number of times the CC registers were read
system.cpu32.num_cc_register_writes           1489440                       # number of times the CC registers were written
system.cpu32.num_conditional_control_insts      1282336                       # number of instructions that are conditional controls
system.cpu32.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu32.num_fp_insts                           0                       # number of float instructions
system.cpu32.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu32.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu32.num_func_calls                    516921                       # number of times a function call or return occured
system.cpu32.num_idle_cycles             2407483979.639102                       # Number of idle cycles
system.cpu32.num_int_alu_accesses             8429283                       # Number of integer alu accesses
system.cpu32.num_int_insts                    8429283                       # number of integer instructions
system.cpu32.num_int_register_reads          10963679                       # number of times the integer registers were read
system.cpu32.num_int_register_writes          6601261                       # number of times the integer registers were written
system.cpu32.num_load_insts                   1950515                       # Number of load instructions
system.cpu32.num_mem_refs                     3078384                       # number of memory refs
system.cpu32.num_store_insts                  1127869                       # Number of store instructions
system.cpu32.num_vec_alu_accesses                3416                       # Number of vector alu accesses
system.cpu32.num_vec_insts                       3416                       # number of vector instructions
system.cpu32.num_vec_register_reads              2560                       # number of times the vector registers were read
system.cpu32.num_vec_register_writes              856                       # number of times the vector registers were written
system.cpu32.op_class::No_OpClass                 783      0.01%      0.01% # Class of executed instruction
system.cpu32.op_class::IntAlu                 6334968     67.14%     67.15% # Class of executed instruction
system.cpu32.op_class::IntMult                  18063      0.19%     67.34% # Class of executed instruction
system.cpu32.op_class::IntDiv                    3381      0.04%     67.37% # Class of executed instruction
system.cpu32.op_class::FloatAdd                     0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::FloatCmp                     0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::FloatCvt                     0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::FloatMult                    0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::FloatMultAcc                 0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::FloatDiv                     0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::FloatMisc                    0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::FloatSqrt                    0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdAdd                      0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdAddAcc                   0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdAlu                      0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdCmp                      0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdCvt                      0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdMisc                     0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdMult                     0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdMultAcc                  0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdShift                    0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdShiftAcc                 0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdDiv                      0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdSqrt                     0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdFloatAdd                 0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdFloatAlu                 0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdFloatCmp                 0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdFloatCvt                 0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdFloatDiv                 0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdFloatMisc                0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdFloatMult                0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdFloatMultAcc             0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdFloatSqrt                0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdReduceAdd                0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdReduceAlu                0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdReduceCmp                0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdFloatReduceAdd            0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdFloatReduceCmp            0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdAes                      0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdAesMix                   0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdSha1Hash                 0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdSha1Hash2                0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdSha256Hash               0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdSha256Hash2              0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdShaSigma2                0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdShaSigma3                0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::SimdPredAlu                  0      0.00%     67.37% # Class of executed instruction
system.cpu32.op_class::MemRead                1950515     20.67%     88.05% # Class of executed instruction
system.cpu32.op_class::MemWrite               1127869     11.95%    100.00% # Class of executed instruction
system.cpu32.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu32.op_class::total                  9435579                       # Class of executed instruction
system.cpu33.Branches                         1637566                       # Number of branches fetched
system.cpu33.committedInsts                   7034387                       # Number of instructions committed
system.cpu33.committedOps                     8196186                       # Number of ops (including micro ops) committed
system.cpu33.dtb.accesses                     2680360                       # DTB accesses
system.cpu33.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu33.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu33.dtb.flush_entries                    270                       # Number of entries that have been flushed from TLB
system.cpu33.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu33.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu33.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu33.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.dtb.hits                         2679222                       # DTB hits
system.cpu33.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu33.dtb.inst_hits                          0                       # ITB inst hits
system.cpu33.dtb.inst_misses                        0                       # ITB inst misses
system.cpu33.dtb.misses                          1138                       # DTB misses
system.cpu33.dtb.perms_faults                      20                       # Number of TLB faults due to permissions restrictions
system.cpu33.dtb.prefetch_faults                  263                       # Number of TLB faults due to prefetch
system.cpu33.dtb.read_accesses                1724912                       # DTB read accesses
system.cpu33.dtb.read_hits                    1723968                       # DTB read hits
system.cpu33.dtb.read_misses                      944                       # DTB read misses
system.cpu33.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu33.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu33.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu33.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu33.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu33.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu33.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu33.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu33.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu33.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu33.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu33.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu33.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu33.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu33.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu33.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu33.dtb.walker.walkPageSizes::4K         1008     96.09%     96.09% # Table walker page sizes translated
system.cpu33.dtb.walker.walkPageSizes::2M           28      2.67%     98.76% # Table walker page sizes translated
system.cpu33.dtb.walker.walkPageSizes::1G           13      1.24%    100.00% # Table walker page sizes translated
system.cpu33.dtb.walker.walkPageSizes::total         1049                       # Table walker page sizes translated
system.cpu33.dtb.walker.walkRequestOrigin_Requested::Data         1138                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Requested::total         1138                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Completed::Data         1049                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin_Completed::total         1049                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkRequestOrigin::total         2187                       # Table walker requests started/completed, data/inst
system.cpu33.dtb.walker.walkWaitTime::samples         1138                       # Table walker wait (enqueue to first request) latency
system.cpu33.dtb.walker.walkWaitTime::0          1138    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu33.dtb.walker.walkWaitTime::total         1138                       # Table walker wait (enqueue to first request) latency
system.cpu33.dtb.walker.walks                    1138                       # Table walker walks requested
system.cpu33.dtb.walker.walksLong                1138                       # Table walker walks initiated with long descriptors
system.cpu33.dtb.walker.walksPending::samples   -312153392                       # Table walker pending requests distribution
system.cpu33.dtb.walker.walksPending::0    -312153392    100.00%    100.00% # Table walker pending requests distribution
system.cpu33.dtb.walker.walksPending::total   -312153392                       # Table walker pending requests distribution
system.cpu33.dtb.write_accesses                955448                       # DTB write accesses
system.cpu33.dtb.write_hits                    955254                       # DTB write hits
system.cpu33.dtb.write_misses                     194                       # DTB write misses
system.cpu33.idle_fraction                   0.996612                       # Percentage of idle cycles
system.cpu33.itb.accesses                     7033551                       # DTB accesses
system.cpu33.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu33.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu33.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu33.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu33.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu33.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu33.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.itb.hits                         7029698                       # DTB hits
system.cpu33.itb.inst_accesses                7033551                       # ITB inst accesses
system.cpu33.itb.inst_hits                    7029698                       # ITB inst hits
system.cpu33.itb.inst_misses                     3853                       # ITB inst misses
system.cpu33.itb.misses                          3853                       # DTB misses
system.cpu33.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu33.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu33.itb.read_accesses                      0                       # DTB read accesses
system.cpu33.itb.read_hits                          0                       # DTB read hits
system.cpu33.itb.read_misses                        0                       # DTB read misses
system.cpu33.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu33.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu33.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu33.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu33.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu33.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu33.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu33.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu33.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu33.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu33.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu33.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu33.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu33.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu33.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu33.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu33.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu33.itb.walker.walkPageSizes::4K         3789     99.11%     99.11% # Table walker page sizes translated
system.cpu33.itb.walker.walkPageSizes::2M           34      0.89%    100.00% # Table walker page sizes translated
system.cpu33.itb.walker.walkPageSizes::total         3823                       # Table walker page sizes translated
system.cpu33.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Requested::Inst         3853                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Requested::total         3853                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Completed::Inst         3823                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin_Completed::total         3823                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkRequestOrigin::total         7676                       # Table walker requests started/completed, data/inst
system.cpu33.itb.walker.walkWaitTime::samples         3853                       # Table walker wait (enqueue to first request) latency
system.cpu33.itb.walker.walkWaitTime::0          3853    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu33.itb.walker.walkWaitTime::total         3853                       # Table walker wait (enqueue to first request) latency
system.cpu33.itb.walker.walks                    3853                       # Table walker walks requested
system.cpu33.itb.walker.walksLong                3853                       # Table walker walks initiated with long descriptors
system.cpu33.itb.walker.walksPending::samples   -312161292                       # Table walker pending requests distribution
system.cpu33.itb.walker.walksPending::0    -312161292    100.00%    100.00% # Table walker pending requests distribution
system.cpu33.itb.walker.walksPending::total   -312161292                       # Table walker pending requests distribution
system.cpu33.itb.write_accesses                     0                       # DTB write accesses
system.cpu33.itb.write_hits                         0                       # DTB write hits
system.cpu33.itb.write_misses                       0                       # DTB write misses
system.cpu33.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu33.kern.inst.quiesce                   1402                       # number of quiesce instructions executed
system.cpu33.not_idle_fraction               0.003388                       # Percentage of non-idle cycles
system.cpu33.numCycles                     2416910186                       # number of cpu cycles simulated
system.cpu33.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu33.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu33.num_busy_cycles             8187520.590788                       # Number of busy cycles
system.cpu33.num_cc_register_reads            2693736                       # number of times the CC registers were read
system.cpu33.num_cc_register_writes           1237905                       # number of times the CC registers were written
system.cpu33.num_conditional_control_insts      1144418                       # number of instructions that are conditional controls
system.cpu33.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu33.num_fp_insts                           0                       # number of float instructions
system.cpu33.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu33.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu33.num_func_calls                    450915                       # number of times a function call or return occured
system.cpu33.num_idle_cycles             2408722665.409212                       # Number of idle cycles
system.cpu33.num_int_alu_accesses             7274027                       # Number of integer alu accesses
system.cpu33.num_int_insts                    7274027                       # number of integer instructions
system.cpu33.num_int_register_reads           9383316                       # number of times the integer registers were read
system.cpu33.num_int_register_writes          5661298                       # number of times the integer registers were written
system.cpu33.num_load_insts                   1723201                       # Number of load instructions
system.cpu33.num_mem_refs                     2678624                       # number of memory refs
system.cpu33.num_store_insts                   955423                       # Number of store instructions
system.cpu33.num_vec_alu_accesses                1559                       # Number of vector alu accesses
system.cpu33.num_vec_insts                       1559                       # number of vector instructions
system.cpu33.num_vec_register_reads              1195                       # number of times the vector registers were read
system.cpu33.num_vec_register_writes              376                       # number of times the vector registers were written
system.cpu33.op_class::No_OpClass                 513      0.01%      0.01% # Class of executed instruction
system.cpu33.op_class::IntAlu                 5501032     67.12%     67.12% # Class of executed instruction
system.cpu33.op_class::IntMult                  13743      0.17%     67.29% # Class of executed instruction
system.cpu33.op_class::IntDiv                    2453      0.03%     67.32% # Class of executed instruction
system.cpu33.op_class::FloatAdd                     0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::FloatCmp                     0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::FloatCvt                     0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::FloatMult                    0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::FloatMultAcc                 0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::FloatDiv                     0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::FloatMisc                   17      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::FloatSqrt                    0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdAdd                      0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdAddAcc                   0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdAlu                      0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdCmp                      0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdCvt                      0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdMisc                     0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdMult                     0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdMultAcc                  0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdShift                    0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdShiftAcc                 0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdDiv                      0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdSqrt                     0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdFloatAdd                 0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdFloatAlu                 0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdFloatCmp                 0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdFloatCvt                 0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdFloatDiv                 0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdFloatMisc                0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdFloatMult                0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdFloatMultAcc             0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdFloatSqrt                0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdReduceAdd                0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdReduceAlu                0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdReduceCmp                0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdAes                      0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdAesMix                   0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdSha1Hash                 0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdSha1Hash2                0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdSha256Hash               0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdSha256Hash2              0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdShaSigma2                0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdShaSigma3                0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::SimdPredAlu                  0      0.00%     67.32% # Class of executed instruction
system.cpu33.op_class::MemRead                1723201     21.02%     88.34% # Class of executed instruction
system.cpu33.op_class::MemWrite                955423     11.66%    100.00% # Class of executed instruction
system.cpu33.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu33.op_class::total                  8196382                       # Class of executed instruction
system.cpu34.Branches                         2308209                       # Number of branches fetched
system.cpu34.committedInsts                  10308546                       # Number of instructions committed
system.cpu34.committedOps                    12081209                       # Number of ops (including micro ops) committed
system.cpu34.dtb.accesses                     3990505                       # DTB accesses
system.cpu34.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu34.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu34.dtb.flush_entries                    816                       # Number of entries that have been flushed from TLB
system.cpu34.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu34.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu34.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu34.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.dtb.hits                         3987571                       # DTB hits
system.cpu34.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu34.dtb.inst_hits                          0                       # ITB inst hits
system.cpu34.dtb.inst_misses                        0                       # ITB inst misses
system.cpu34.dtb.misses                          2934                       # DTB misses
system.cpu34.dtb.perms_faults                     125                       # Number of TLB faults due to permissions restrictions
system.cpu34.dtb.prefetch_faults                  597                       # Number of TLB faults due to prefetch
system.cpu34.dtb.read_accesses                2460870                       # DTB read accesses
system.cpu34.dtb.read_hits                    2458382                       # DTB read hits
system.cpu34.dtb.read_misses                     2488                       # DTB read misses
system.cpu34.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu34.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu34.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu34.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu34.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu34.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu34.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu34.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu34.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu34.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu34.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu34.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu34.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu34.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu34.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu34.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu34.dtb.walker.walkPageSizes::4K         2738     97.02%     97.02% # Table walker page sizes translated
system.cpu34.dtb.walker.walkPageSizes::2M           53      1.88%     98.90% # Table walker page sizes translated
system.cpu34.dtb.walker.walkPageSizes::1G           31      1.10%    100.00% # Table walker page sizes translated
system.cpu34.dtb.walker.walkPageSizes::total         2822                       # Table walker page sizes translated
system.cpu34.dtb.walker.walkRequestOrigin_Requested::Data         2934                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Requested::total         2934                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Completed::Data         2822                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin_Completed::total         2822                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkRequestOrigin::total         5756                       # Table walker requests started/completed, data/inst
system.cpu34.dtb.walker.walkWaitTime::samples         2934                       # Table walker wait (enqueue to first request) latency
system.cpu34.dtb.walker.walkWaitTime::0          2934    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu34.dtb.walker.walkWaitTime::total         2934                       # Table walker wait (enqueue to first request) latency
system.cpu34.dtb.walker.walks                    2934                       # Table walker walks requested
system.cpu34.dtb.walker.walksLong                2934                       # Table walker walks initiated with long descriptors
system.cpu34.dtb.walker.walksPending::samples   1694560176                       # Table walker pending requests distribution
system.cpu34.dtb.walker.walksPending::0    1694560176    100.00%    100.00% # Table walker pending requests distribution
system.cpu34.dtb.walker.walksPending::total   1694560176                       # Table walker pending requests distribution
system.cpu34.dtb.write_accesses               1529635                       # DTB write accesses
system.cpu34.dtb.write_hits                   1529189                       # DTB write hits
system.cpu34.dtb.write_misses                     446                       # DTB write misses
system.cpu34.idle_fraction                   0.995007                       # Percentage of idle cycles
system.cpu34.itb.accesses                    10307948                       # DTB accesses
system.cpu34.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu34.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu34.itb.flush_entries                    713                       # Number of entries that have been flushed from TLB
system.cpu34.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu34.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu34.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu34.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.itb.hits                        10299310                       # DTB hits
system.cpu34.itb.inst_accesses               10307948                       # ITB inst accesses
system.cpu34.itb.inst_hits                   10299310                       # ITB inst hits
system.cpu34.itb.inst_misses                     8638                       # ITB inst misses
system.cpu34.itb.misses                          8638                       # DTB misses
system.cpu34.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu34.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu34.itb.read_accesses                      0                       # DTB read accesses
system.cpu34.itb.read_hits                          0                       # DTB read hits
system.cpu34.itb.read_misses                        0                       # DTB read misses
system.cpu34.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu34.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu34.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu34.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu34.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu34.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu34.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu34.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu34.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu34.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu34.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu34.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu34.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu34.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu34.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu34.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu34.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu34.itb.walker.walkPageSizes::4K         8534     99.20%     99.20% # Table walker page sizes translated
system.cpu34.itb.walker.walkPageSizes::2M           69      0.80%    100.00% # Table walker page sizes translated
system.cpu34.itb.walker.walkPageSizes::total         8603                       # Table walker page sizes translated
system.cpu34.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Requested::Inst         8638                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Requested::total         8638                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Completed::Inst         8603                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin_Completed::total         8603                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkRequestOrigin::total        17241                       # Table walker requests started/completed, data/inst
system.cpu34.itb.walker.walkWaitTime::samples         8638                       # Table walker wait (enqueue to first request) latency
system.cpu34.itb.walker.walkWaitTime::0          8638    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu34.itb.walker.walkWaitTime::total         8638                       # Table walker wait (enqueue to first request) latency
system.cpu34.itb.walker.walks                    8638                       # Table walker walks requested
system.cpu34.itb.walker.walksLong                8638                       # Table walker walks initiated with long descriptors
system.cpu34.itb.walker.walksPending::samples   1694552276                       # Table walker pending requests distribution
system.cpu34.itb.walker.walksPending::0    1694552276    100.00%    100.00% # Table walker pending requests distribution
system.cpu34.itb.walker.walksPending::total   1694552276                       # Table walker pending requests distribution
system.cpu34.itb.write_accesses                     0                       # DTB write accesses
system.cpu34.itb.write_hits                         0                       # DTB write hits
system.cpu34.itb.write_misses                       0                       # DTB write misses
system.cpu34.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu34.kern.inst.quiesce                   1411                       # number of quiesce instructions executed
system.cpu34.not_idle_fraction               0.004993                       # Percentage of non-idle cycles
system.cpu34.numCycles                     2416927403                       # number of cpu cycles simulated
system.cpu34.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu34.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu34.num_busy_cycles             12068899.476500                       # Number of busy cycles
system.cpu34.num_cc_register_reads            3465503                       # number of times the CC registers were read
system.cpu34.num_cc_register_writes           2037051                       # number of times the CC registers were written
system.cpu34.num_conditional_control_insts      1581705                       # number of instructions that are conditional controls
system.cpu34.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu34.num_fp_insts                           0                       # number of float instructions
system.cpu34.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu34.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu34.num_func_calls                    652883                       # number of times a function call or return occured
system.cpu34.num_idle_cycles             2404858503.523500                       # Number of idle cycles
system.cpu34.num_int_alu_accesses            10900503                       # Number of integer alu accesses
system.cpu34.num_int_insts                   10900503                       # number of integer instructions
system.cpu34.num_int_register_reads          14315344                       # number of times the integer registers were read
system.cpu34.num_int_register_writes          8573794                       # number of times the integer registers were written
system.cpu34.num_load_insts                   2457815                       # Number of load instructions
system.cpu34.num_mem_refs                     3987395                       # number of memory refs
system.cpu34.num_store_insts                  1529580                       # Number of store instructions
system.cpu34.num_vec_alu_accesses                5027                       # Number of vector alu accesses
system.cpu34.num_vec_insts                       5027                       # number of vector instructions
system.cpu34.num_vec_register_reads              4493                       # number of times the vector registers were read
system.cpu34.num_vec_register_writes              566                       # number of times the vector registers were written
system.cpu34.op_class::No_OpClass                1526      0.01%      0.01% # Class of executed instruction
system.cpu34.op_class::IntAlu                 8067260     66.77%     66.79% # Class of executed instruction
system.cpu34.op_class::IntMult                  20262      0.17%     66.95% # Class of executed instruction
system.cpu34.op_class::IntDiv                    5130      0.04%     67.00% # Class of executed instruction
system.cpu34.op_class::FloatAdd                     0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::FloatCmp                     0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::FloatCvt                     0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::FloatMult                    0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::FloatMultAcc                 0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::FloatDiv                     0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::FloatMisc                   75      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::FloatSqrt                    0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdAdd                      0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdAddAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdAlu                      0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdCmp                      0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdCvt                      0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdMisc                     0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdMult                     0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdMultAcc                  0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdShift                    0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdShiftAcc                 0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdDiv                      0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdSqrt                     0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdFloatAdd                 0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdFloatAlu                 0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdFloatCmp                 0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdFloatCvt                 0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdFloatDiv                 0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdFloatMisc                0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdFloatMult                0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdFloatMultAcc             0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdFloatSqrt                0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdReduceAdd                0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdReduceAlu                0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdReduceCmp                0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdFloatReduceAdd            0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdFloatReduceCmp            0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdAes                      0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdAesMix                   0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdSha1Hash                 0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdSha1Hash2                0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdSha256Hash               0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdSha256Hash2              0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdShaSigma2                0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdShaSigma3                0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::SimdPredAlu                  0      0.00%     67.00% # Class of executed instruction
system.cpu34.op_class::MemRead                2457815     20.34%     87.34% # Class of executed instruction
system.cpu34.op_class::MemWrite               1529580     12.66%    100.00% # Class of executed instruction
system.cpu34.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu34.op_class::total                 12081648                       # Class of executed instruction
system.cpu35.Branches                         2611805                       # Number of branches fetched
system.cpu35.committedInsts                  11479432                       # Number of instructions committed
system.cpu35.committedOps                    13502431                       # Number of ops (including micro ops) committed
system.cpu35.dtb.accesses                     4449070                       # DTB accesses
system.cpu35.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu35.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu35.dtb.flush_entries                    473                       # Number of entries that have been flushed from TLB
system.cpu35.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu35.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu35.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu35.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.dtb.hits                         4445262                       # DTB hits
system.cpu35.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu35.dtb.inst_hits                          0                       # ITB inst hits
system.cpu35.dtb.inst_misses                        0                       # ITB inst misses
system.cpu35.dtb.misses                          3808                       # DTB misses
system.cpu35.dtb.perms_faults                     116                       # Number of TLB faults due to permissions restrictions
system.cpu35.dtb.prefetch_faults                 1148                       # Number of TLB faults due to prefetch
system.cpu35.dtb.read_accesses                2710072                       # DTB read accesses
system.cpu35.dtb.read_hits                    2706871                       # DTB read hits
system.cpu35.dtb.read_misses                     3201                       # DTB read misses
system.cpu35.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu35.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu35.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu35.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu35.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu35.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu35.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu35.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu35.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu35.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu35.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu35.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu35.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu35.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu35.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu35.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu35.dtb.walker.walkPageSizes::4K         3400     97.48%     97.48% # Table walker page sizes translated
system.cpu35.dtb.walker.walkPageSizes::2M           70      2.01%     99.48% # Table walker page sizes translated
system.cpu35.dtb.walker.walkPageSizes::1G           18      0.52%    100.00% # Table walker page sizes translated
system.cpu35.dtb.walker.walkPageSizes::total         3488                       # Table walker page sizes translated
system.cpu35.dtb.walker.walkRequestOrigin_Requested::Data         3808                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Requested::total         3808                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Completed::Data         3488                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin_Completed::total         3488                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkRequestOrigin::total         7296                       # Table walker requests started/completed, data/inst
system.cpu35.dtb.walker.walkWaitTime::samples         3808                       # Table walker wait (enqueue to first request) latency
system.cpu35.dtb.walker.walkWaitTime::0          3808    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu35.dtb.walker.walkWaitTime::total         3808                       # Table walker wait (enqueue to first request) latency
system.cpu35.dtb.walker.walks                    3808                       # Table walker walks requested
system.cpu35.dtb.walker.walksLong                3808                       # Table walker walks initiated with long descriptors
system.cpu35.dtb.walker.walksPending::samples   -593661952                       # Table walker pending requests distribution
system.cpu35.dtb.walker.walksPending::0    -593661952    100.00%    100.00% # Table walker pending requests distribution
system.cpu35.dtb.walker.walksPending::total   -593661952                       # Table walker pending requests distribution
system.cpu35.dtb.write_accesses               1738998                       # DTB write accesses
system.cpu35.dtb.write_hits                   1738391                       # DTB write hits
system.cpu35.dtb.write_misses                     607                       # DTB write misses
system.cpu35.idle_fraction                   0.994419                       # Percentage of idle cycles
system.cpu35.itb.accesses                    11479380                       # DTB accesses
system.cpu35.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu35.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu35.itb.flush_entries                    331                       # Number of entries that have been flushed from TLB
system.cpu35.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu35.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu35.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu35.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.itb.hits                        11466508                       # DTB hits
system.cpu35.itb.inst_accesses               11479380                       # ITB inst accesses
system.cpu35.itb.inst_hits                   11466508                       # ITB inst hits
system.cpu35.itb.inst_misses                    12872                       # ITB inst misses
system.cpu35.itb.misses                         12872                       # DTB misses
system.cpu35.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu35.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu35.itb.read_accesses                      0                       # DTB read accesses
system.cpu35.itb.read_hits                          0                       # DTB read hits
system.cpu35.itb.read_misses                        0                       # DTB read misses
system.cpu35.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu35.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu35.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu35.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu35.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu35.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu35.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu35.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu35.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu35.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu35.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu35.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu35.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu35.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu35.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu35.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu35.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu35.itb.walker.walkPageSizes::4K        12699     99.40%     99.40% # Table walker page sizes translated
system.cpu35.itb.walker.walkPageSizes::2M           77      0.60%    100.00% # Table walker page sizes translated
system.cpu35.itb.walker.walkPageSizes::total        12776                       # Table walker page sizes translated
system.cpu35.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Requested::Inst        12872                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Requested::total        12872                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Completed::Inst        12776                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin_Completed::total        12776                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkRequestOrigin::total        25648                       # Table walker requests started/completed, data/inst
system.cpu35.itb.walker.walkWaitTime::samples        12872                       # Table walker wait (enqueue to first request) latency
system.cpu35.itb.walker.walkWaitTime::0         12872    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu35.itb.walker.walkWaitTime::total        12872                       # Table walker wait (enqueue to first request) latency
system.cpu35.itb.walker.walks                   12872                       # Table walker walks requested
system.cpu35.itb.walker.walksLong               12872                       # Table walker walks initiated with long descriptors
system.cpu35.itb.walker.walksPending::samples   -593669852                       # Table walker pending requests distribution
system.cpu35.itb.walker.walksPending::0    -593669852    100.00%    100.00% # Table walker pending requests distribution
system.cpu35.itb.walker.walksPending::total   -593669852                       # Table walker pending requests distribution
system.cpu35.itb.write_accesses                     0                       # DTB write accesses
system.cpu35.itb.write_hits                         0                       # DTB write hits
system.cpu35.itb.write_misses                       0                       # DTB write misses
system.cpu35.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu35.kern.inst.quiesce                   1496                       # number of quiesce instructions executed
system.cpu35.not_idle_fraction               0.005581                       # Percentage of non-idle cycles
system.cpu35.numCycles                     2416909941                       # number of cpu cycles simulated
system.cpu35.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu35.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu35.num_busy_cycles             13489087.172279                       # Number of busy cycles
system.cpu35.num_cc_register_reads            3692295                       # number of times the CC registers were read
system.cpu35.num_cc_register_writes           2251794                       # number of times the CC registers were written
system.cpu35.num_conditional_control_insts      1757846                       # number of instructions that are conditional controls
system.cpu35.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu35.num_fp_insts                           0                       # number of float instructions
system.cpu35.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu35.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu35.num_func_calls                    753193                       # number of times a function call or return occured
system.cpu35.num_idle_cycles             2403420853.827721                       # Number of idle cycles
system.cpu35.num_int_alu_accesses            12235243                       # Number of integer alu accesses
system.cpu35.num_int_insts                   12235243                       # number of integer instructions
system.cpu35.num_int_register_reads          16061020                       # number of times the integer registers were read
system.cpu35.num_int_register_writes          9613491                       # number of times the integer registers were written
system.cpu35.num_load_insts                   2706980                       # Number of load instructions
system.cpu35.num_mem_refs                     4445839                       # number of memory refs
system.cpu35.num_store_insts                  1738859                       # Number of store instructions
system.cpu35.num_vec_alu_accesses               10325                       # Number of vector alu accesses
system.cpu35.num_vec_insts                      10325                       # number of vector instructions
system.cpu35.num_vec_register_reads              8488                       # number of times the vector registers were read
system.cpu35.num_vec_register_writes             2360                       # number of times the vector registers were written
system.cpu35.op_class::No_OpClass                2476      0.02%      0.02% # Class of executed instruction
system.cpu35.op_class::IntAlu                 9025884     66.84%     66.86% # Class of executed instruction
system.cpu35.op_class::IntMult                  21770      0.16%     67.02% # Class of executed instruction
system.cpu35.op_class::IntDiv                    6057      0.04%     67.07% # Class of executed instruction
system.cpu35.op_class::FloatAdd                    10      0.00%     67.07% # Class of executed instruction
system.cpu35.op_class::FloatCmp                   111      0.00%     67.07% # Class of executed instruction
system.cpu35.op_class::FloatCvt                     8      0.00%     67.07% # Class of executed instruction
system.cpu35.op_class::FloatMult                   41      0.00%     67.07% # Class of executed instruction
system.cpu35.op_class::FloatMultAcc                 0      0.00%     67.07% # Class of executed instruction
system.cpu35.op_class::FloatDiv                     1      0.00%     67.07% # Class of executed instruction
system.cpu35.op_class::FloatMisc                 1168      0.01%     67.08% # Class of executed instruction
system.cpu35.op_class::FloatSqrt                    0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdAdd                      0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdAddAcc                   0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdAlu                      0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdCmp                      0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdCvt                      0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdMisc                     0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdMult                     0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdMultAcc                  0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdShift                    0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdShiftAcc                 0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdDiv                      0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdSqrt                     0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdFloatAdd                 0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdFloatAlu                 0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdFloatCmp                 0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdFloatCvt                 0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdFloatDiv                 0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdFloatMisc                0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdFloatMult                0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdFloatMultAcc             0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdFloatSqrt                0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdReduceAdd                0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdReduceAlu                0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdReduceCmp                0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdFloatReduceAdd            0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdFloatReduceCmp            0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdAes                      0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdAesMix                   0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdSha1Hash                 0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdSha1Hash2                0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdSha256Hash               0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdSha256Hash2              0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdShaSigma2                0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdShaSigma3                0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::SimdPredAlu                  0      0.00%     67.08% # Class of executed instruction
system.cpu35.op_class::MemRead                2706980     20.05%     87.12% # Class of executed instruction
system.cpu35.op_class::MemWrite               1738859     12.88%    100.00% # Class of executed instruction
system.cpu35.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu35.op_class::total                 13503365                       # Class of executed instruction
system.cpu36.Branches                         2411494                       # Number of branches fetched
system.cpu36.committedInsts                  10936829                       # Number of instructions committed
system.cpu36.committedOps                    12868074                       # Number of ops (including micro ops) committed
system.cpu36.dtb.accesses                     4264192                       # DTB accesses
system.cpu36.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu36.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu36.dtb.flush_entries                    443                       # Number of entries that have been flushed from TLB
system.cpu36.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu36.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu36.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu36.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.dtb.hits                         4260892                       # DTB hits
system.cpu36.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu36.dtb.inst_hits                          0                       # ITB inst hits
system.cpu36.dtb.inst_misses                        0                       # ITB inst misses
system.cpu36.dtb.misses                          3300                       # DTB misses
system.cpu36.dtb.perms_faults                      65                       # Number of TLB faults due to permissions restrictions
system.cpu36.dtb.prefetch_faults                  672                       # Number of TLB faults due to prefetch
system.cpu36.dtb.read_accesses                2481271                       # DTB read accesses
system.cpu36.dtb.read_hits                    2478492                       # DTB read hits
system.cpu36.dtb.read_misses                     2779                       # DTB read misses
system.cpu36.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu36.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu36.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu36.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu36.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu36.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu36.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu36.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu36.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu36.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu36.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu36.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu36.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu36.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu36.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu36.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu36.dtb.walker.walkPageSizes::4K         3030     97.84%     97.84% # Table walker page sizes translated
system.cpu36.dtb.walker.walkPageSizes::2M           41      1.32%     99.16% # Table walker page sizes translated
system.cpu36.dtb.walker.walkPageSizes::1G           26      0.84%    100.00% # Table walker page sizes translated
system.cpu36.dtb.walker.walkPageSizes::total         3097                       # Table walker page sizes translated
system.cpu36.dtb.walker.walkRequestOrigin_Requested::Data         3300                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Requested::total         3300                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Completed::Data         3097                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin_Completed::total         3097                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkRequestOrigin::total         6397                       # Table walker requests started/completed, data/inst
system.cpu36.dtb.walker.walkWaitTime::samples         3300                       # Table walker wait (enqueue to first request) latency
system.cpu36.dtb.walker.walkWaitTime::0          3300    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu36.dtb.walker.walkWaitTime::total         3300                       # Table walker wait (enqueue to first request) latency
system.cpu36.dtb.walker.walks                    3300                       # Table walker walks requested
system.cpu36.dtb.walker.walksLong                3300                       # Table walker walks initiated with long descriptors
system.cpu36.dtb.walker.walksPending::samples   1412892036                       # Table walker pending requests distribution
system.cpu36.dtb.walker.walksPending::0    1412892036    100.00%    100.00% # Table walker pending requests distribution
system.cpu36.dtb.walker.walksPending::total   1412892036                       # Table walker pending requests distribution
system.cpu36.dtb.write_accesses               1782921                       # DTB write accesses
system.cpu36.dtb.write_hits                   1782400                       # DTB write hits
system.cpu36.dtb.write_misses                     521                       # DTB write misses
system.cpu36.idle_fraction                   0.994681                       # Percentage of idle cycles
system.cpu36.itb.accesses                    10936317                       # DTB accesses
system.cpu36.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu36.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu36.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu36.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu36.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu36.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu36.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.itb.hits                        10926712                       # DTB hits
system.cpu36.itb.inst_accesses               10936317                       # ITB inst accesses
system.cpu36.itb.inst_hits                   10926712                       # ITB inst hits
system.cpu36.itb.inst_misses                     9605                       # ITB inst misses
system.cpu36.itb.misses                          9605                       # DTB misses
system.cpu36.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu36.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu36.itb.read_accesses                      0                       # DTB read accesses
system.cpu36.itb.read_hits                          0                       # DTB read hits
system.cpu36.itb.read_misses                        0                       # DTB read misses
system.cpu36.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu36.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu36.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu36.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu36.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu36.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu36.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu36.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu36.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu36.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu36.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu36.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu36.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu36.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu36.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu36.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu36.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu36.itb.walker.walkPageSizes::4K         9514     99.41%     99.41% # Table walker page sizes translated
system.cpu36.itb.walker.walkPageSizes::2M           56      0.59%    100.00% # Table walker page sizes translated
system.cpu36.itb.walker.walkPageSizes::total         9570                       # Table walker page sizes translated
system.cpu36.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Requested::Inst         9605                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Requested::total         9605                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Completed::Inst         9570                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin_Completed::total         9570                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkRequestOrigin::total        19175                       # Table walker requests started/completed, data/inst
system.cpu36.itb.walker.walkWaitTime::samples         9605                       # Table walker wait (enqueue to first request) latency
system.cpu36.itb.walker.walkWaitTime::0          9605    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu36.itb.walker.walkWaitTime::total         9605                       # Table walker wait (enqueue to first request) latency
system.cpu36.itb.walker.walks                    9605                       # Table walker walks requested
system.cpu36.itb.walker.walksLong                9605                       # Table walker walks initiated with long descriptors
system.cpu36.itb.walker.walksPending::samples   1412884136                       # Table walker pending requests distribution
system.cpu36.itb.walker.walksPending::0    1412884136    100.00%    100.00% # Table walker pending requests distribution
system.cpu36.itb.walker.walksPending::total   1412884136                       # Table walker pending requests distribution
system.cpu36.itb.write_accesses                     0                       # DTB write accesses
system.cpu36.itb.write_hits                         0                       # DTB write hits
system.cpu36.itb.write_misses                       0                       # DTB write misses
system.cpu36.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu36.kern.inst.quiesce                   1276                       # number of quiesce instructions executed
system.cpu36.not_idle_fraction               0.005319                       # Percentage of non-idle cycles
system.cpu36.numCycles                     2330862754                       # number of cpu cycles simulated
system.cpu36.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu36.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu36.num_busy_cycles             12397359.237555                       # Number of busy cycles
system.cpu36.num_cc_register_reads            3556758                       # number of times the CC registers were read
system.cpu36.num_cc_register_writes           2140467                       # number of times the CC registers were written
system.cpu36.num_conditional_control_insts      1656327                       # number of instructions that are conditional controls
system.cpu36.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu36.num_fp_insts                           0                       # number of float instructions
system.cpu36.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu36.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu36.num_func_calls                    664331                       # number of times a function call or return occured
system.cpu36.num_idle_cycles             2318465394.762445                       # Number of idle cycles
system.cpu36.num_int_alu_accesses            11649845                       # Number of integer alu accesses
system.cpu36.num_int_insts                   11649845                       # number of integer instructions
system.cpu36.num_int_register_reads          15373552                       # number of times the integer registers were read
system.cpu36.num_int_register_writes          9048271                       # number of times the integer registers were written
system.cpu36.num_load_insts                   2478541                       # Number of load instructions
system.cpu36.num_mem_refs                     4261331                       # number of memory refs
system.cpu36.num_store_insts                  1782790                       # Number of store instructions
system.cpu36.num_vec_alu_accesses                5726                       # Number of vector alu accesses
system.cpu36.num_vec_insts                       5726                       # number of vector instructions
system.cpu36.num_vec_register_reads              4837                       # number of times the vector registers were read
system.cpu36.num_vec_register_writes              941                       # number of times the vector registers were written
system.cpu36.op_class::No_OpClass                 981      0.01%      0.01% # Class of executed instruction
system.cpu36.op_class::IntAlu                 8586671     66.73%     66.73% # Class of executed instruction
system.cpu36.op_class::IntMult                  15827      0.12%     66.86% # Class of executed instruction
system.cpu36.op_class::IntDiv                    3760      0.03%     66.89% # Class of executed instruction
system.cpu36.op_class::FloatAdd                     0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::FloatCmp                     0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::FloatCvt                     0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::FloatMult                    0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::FloatMultAcc                 0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::FloatDiv                     0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::FloatMisc                   49      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::FloatSqrt                    0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdAdd                      0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdAddAcc                   0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdAlu                      0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdCmp                      0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdCvt                      0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdMisc                     0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdMult                     0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdMultAcc                  0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdShift                    0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdShiftAcc                 0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdDiv                      0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdSqrt                     0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdFloatAdd                 0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdFloatAlu                 0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdFloatCmp                 0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdFloatCvt                 0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdFloatDiv                 0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdFloatMisc                0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdFloatMult                0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdFloatMultAcc             0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdFloatSqrt                0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdReduceAdd                0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdReduceAlu                0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdReduceCmp                0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdFloatReduceAdd            0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdFloatReduceCmp            0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdAes                      0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdAesMix                   0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdSha1Hash                 0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdSha1Hash2                0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdSha256Hash               0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdSha256Hash2              0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdShaSigma2                0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdShaSigma3                0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::SimdPredAlu                  0      0.00%     66.89% # Class of executed instruction
system.cpu36.op_class::MemRead                2478541     19.26%     86.15% # Class of executed instruction
system.cpu36.op_class::MemWrite               1782790     13.85%    100.00% # Class of executed instruction
system.cpu36.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu36.op_class::total                 12868619                       # Class of executed instruction
system.cpu37.Branches                         1510926                       # Number of branches fetched
system.cpu37.committedInsts                   6486001                       # Number of instructions committed
system.cpu37.committedOps                     7591677                       # Number of ops (including micro ops) committed
system.cpu37.dtb.accesses                     2515447                       # DTB accesses
system.cpu37.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu37.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu37.dtb.flush_entries                    215                       # Number of entries that have been flushed from TLB
system.cpu37.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu37.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu37.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu37.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.dtb.hits                         2514284                       # DTB hits
system.cpu37.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu37.dtb.inst_hits                          0                       # ITB inst hits
system.cpu37.dtb.inst_misses                        0                       # ITB inst misses
system.cpu37.dtb.misses                          1163                       # DTB misses
system.cpu37.dtb.perms_faults                      31                       # Number of TLB faults due to permissions restrictions
system.cpu37.dtb.prefetch_faults                  324                       # Number of TLB faults due to prefetch
system.cpu37.dtb.read_accesses                1608299                       # DTB read accesses
system.cpu37.dtb.read_hits                    1607292                       # DTB read hits
system.cpu37.dtb.read_misses                     1007                       # DTB read misses
system.cpu37.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu37.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu37.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu37.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu37.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu37.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu37.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu37.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu37.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu37.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu37.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu37.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu37.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu37.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu37.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu37.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu37.dtb.walker.walkPageSizes::4K         1036     97.55%     97.55% # Table walker page sizes translated
system.cpu37.dtb.walker.walkPageSizes::2M           15      1.41%     98.96% # Table walker page sizes translated
system.cpu37.dtb.walker.walkPageSizes::1G           11      1.04%    100.00% # Table walker page sizes translated
system.cpu37.dtb.walker.walkPageSizes::total         1062                       # Table walker page sizes translated
system.cpu37.dtb.walker.walkRequestOrigin_Requested::Data         1163                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Requested::total         1163                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Completed::Data         1062                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin_Completed::total         1062                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkRequestOrigin::total         2225                       # Table walker requests started/completed, data/inst
system.cpu37.dtb.walker.walkWaitTime::samples         1163                       # Table walker wait (enqueue to first request) latency
system.cpu37.dtb.walker.walkWaitTime::0          1163    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu37.dtb.walker.walkWaitTime::total         1163                       # Table walker wait (enqueue to first request) latency
system.cpu37.dtb.walker.walks                    1163                       # Table walker walks requested
system.cpu37.dtb.walker.walksLong                1163                       # Table walker walks initiated with long descriptors
system.cpu37.dtb.walker.walksPending::samples   -875524432                       # Table walker pending requests distribution
system.cpu37.dtb.walker.walksPending::0    -875524432    100.00%    100.00% # Table walker pending requests distribution
system.cpu37.dtb.walker.walksPending::total   -875524432                       # Table walker pending requests distribution
system.cpu37.dtb.write_accesses                907148                       # DTB write accesses
system.cpu37.dtb.write_hits                    906992                       # DTB write hits
system.cpu37.dtb.write_misses                     156                       # DTB write misses
system.cpu37.idle_fraction                   0.996862                       # Percentage of idle cycles
system.cpu37.itb.accesses                     6485189                       # DTB accesses
system.cpu37.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu37.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu37.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu37.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu37.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu37.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu37.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.itb.hits                         6481198                       # DTB hits
system.cpu37.itb.inst_accesses                6485189                       # ITB inst accesses
system.cpu37.itb.inst_hits                    6481198                       # ITB inst hits
system.cpu37.itb.inst_misses                     3991                       # ITB inst misses
system.cpu37.itb.misses                          3991                       # DTB misses
system.cpu37.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu37.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu37.itb.read_accesses                      0                       # DTB read accesses
system.cpu37.itb.read_hits                          0                       # DTB read hits
system.cpu37.itb.read_misses                        0                       # DTB read misses
system.cpu37.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu37.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu37.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu37.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu37.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu37.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu37.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu37.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu37.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu37.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu37.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu37.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu37.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu37.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu37.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu37.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu37.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu37.itb.walker.walkPageSizes::4K         3930     99.29%     99.29% # Table walker page sizes translated
system.cpu37.itb.walker.walkPageSizes::2M           28      0.71%    100.00% # Table walker page sizes translated
system.cpu37.itb.walker.walkPageSizes::total         3958                       # Table walker page sizes translated
system.cpu37.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Requested::Inst         3991                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Requested::total         3991                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Completed::Inst         3958                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin_Completed::total         3958                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkRequestOrigin::total         7949                       # Table walker requests started/completed, data/inst
system.cpu37.itb.walker.walkWaitTime::samples         3991                       # Table walker wait (enqueue to first request) latency
system.cpu37.itb.walker.walkWaitTime::0          3991    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu37.itb.walker.walkWaitTime::total         3991                       # Table walker wait (enqueue to first request) latency
system.cpu37.itb.walker.walks                    3991                       # Table walker walks requested
system.cpu37.itb.walker.walksLong                3991                       # Table walker walks initiated with long descriptors
system.cpu37.itb.walker.walksPending::samples   -875532332                       # Table walker pending requests distribution
system.cpu37.itb.walker.walksPending::0    -875532332    100.00%    100.00% # Table walker pending requests distribution
system.cpu37.itb.walker.walksPending::total   -875532332                       # Table walker pending requests distribution
system.cpu37.itb.write_accesses                     0                       # DTB write accesses
system.cpu37.itb.write_hits                         0                       # DTB write hits
system.cpu37.itb.write_misses                       0                       # DTB write misses
system.cpu37.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu37.kern.inst.quiesce                   1184                       # number of quiesce instructions executed
system.cpu37.not_idle_fraction               0.003138                       # Percentage of non-idle cycles
system.cpu37.numCycles                     2328442888                       # number of cpu cycles simulated
system.cpu37.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu37.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu37.num_busy_cycles             7306197.341896                       # Number of busy cycles
system.cpu37.num_cc_register_reads            2456655                       # number of times the CC registers were read
system.cpu37.num_cc_register_writes           1061430                       # number of times the CC registers were written
system.cpu37.num_conditional_control_insts      1047173                       # number of instructions that are conditional controls
system.cpu37.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu37.num_fp_insts                           0                       # number of float instructions
system.cpu37.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu37.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu37.num_func_calls                    424977                       # number of times a function call or return occured
system.cpu37.num_idle_cycles             2321136690.658103                       # Number of idle cycles
system.cpu37.num_int_alu_accesses             6748766                       # Number of integer alu accesses
system.cpu37.num_int_insts                    6748766                       # number of integer instructions
system.cpu37.num_int_register_reads           8674821                       # number of times the integer registers were read
system.cpu37.num_int_register_writes          5227682                       # number of times the integer registers were written
system.cpu37.num_load_insts                   1606907                       # Number of load instructions
system.cpu37.num_mem_refs                     2513984                       # number of memory refs
system.cpu37.num_store_insts                   907077                       # Number of store instructions
system.cpu37.num_vec_alu_accesses                1936                       # Number of vector alu accesses
system.cpu37.num_vec_insts                       1936                       # number of vector instructions
system.cpu37.num_vec_register_reads              1456                       # number of times the vector registers were read
system.cpu37.num_vec_register_writes              480                       # number of times the vector registers were written
system.cpu37.op_class::No_OpClass                 464      0.01%      0.01% # Class of executed instruction
system.cpu37.op_class::IntAlu                 5064785     66.71%     66.72% # Class of executed instruction
system.cpu37.op_class::IntMult                  10859      0.14%     66.86% # Class of executed instruction
system.cpu37.op_class::IntDiv                    1842      0.02%     66.89% # Class of executed instruction
system.cpu37.op_class::FloatAdd                     0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::FloatCmp                     0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::FloatCvt                     0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::FloatMult                    0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::FloatMultAcc                 0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::FloatDiv                     0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::FloatMisc                    0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::FloatSqrt                    0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdAdd                      0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdAddAcc                   0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdAlu                      0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdCmp                      0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdCvt                      0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdMisc                     0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdMult                     0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdMultAcc                  0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdShift                    0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdShiftAcc                 0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdDiv                      0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdSqrt                     0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdFloatAdd                 0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdFloatAlu                 0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdFloatCmp                 0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdFloatCvt                 0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdFloatDiv                 0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdFloatMisc                0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdFloatMult                0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdFloatMultAcc             0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdFloatSqrt                0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdReduceAdd                0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdReduceAlu                0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdReduceCmp                0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdFloatReduceAdd            0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdFloatReduceCmp            0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdAes                      0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdAesMix                   0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdSha1Hash                 0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdSha1Hash2                0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdSha256Hash               0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdSha256Hash2              0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdShaSigma2                0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdShaSigma3                0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::SimdPredAlu                  0      0.00%     66.89% # Class of executed instruction
system.cpu37.op_class::MemRead                1606907     21.17%     88.05% # Class of executed instruction
system.cpu37.op_class::MemWrite                907077     11.95%    100.00% # Class of executed instruction
system.cpu37.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu37.op_class::total                  7591934                       # Class of executed instruction
system.cpu38.Branches                         1873169                       # Number of branches fetched
system.cpu38.committedInsts                   8154657                       # Number of instructions committed
system.cpu38.committedOps                     9507625                       # Number of ops (including micro ops) committed
system.cpu38.dtb.accesses                     3131449                       # DTB accesses
system.cpu38.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu38.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu38.dtb.flush_entries                    274                       # Number of entries that have been flushed from TLB
system.cpu38.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu38.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu38.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu38.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.dtb.hits                         3129229                       # DTB hits
system.cpu38.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu38.dtb.inst_hits                          0                       # ITB inst hits
system.cpu38.dtb.inst_misses                        0                       # ITB inst misses
system.cpu38.dtb.misses                          2220                       # DTB misses
system.cpu38.dtb.perms_faults                      67                       # Number of TLB faults due to permissions restrictions
system.cpu38.dtb.prefetch_faults                  615                       # Number of TLB faults due to prefetch
system.cpu38.dtb.read_accesses                2000834                       # DTB read accesses
system.cpu38.dtb.read_hits                    1998952                       # DTB read hits
system.cpu38.dtb.read_misses                     1882                       # DTB read misses
system.cpu38.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu38.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu38.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu38.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu38.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu38.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu38.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu38.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu38.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu38.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu38.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu38.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu38.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu38.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu38.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu38.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu38.dtb.walker.walkPageSizes::4K         1963     97.27%     97.27% # Table walker page sizes translated
system.cpu38.dtb.walker.walkPageSizes::2M           40      1.98%     99.26% # Table walker page sizes translated
system.cpu38.dtb.walker.walkPageSizes::1G           15      0.74%    100.00% # Table walker page sizes translated
system.cpu38.dtb.walker.walkPageSizes::total         2018                       # Table walker page sizes translated
system.cpu38.dtb.walker.walkRequestOrigin_Requested::Data         2220                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Requested::total         2220                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Completed::Data         2018                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin_Completed::total         2018                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkRequestOrigin::total         4238                       # Table walker requests started/completed, data/inst
system.cpu38.dtb.walker.walkWaitTime::samples         2220                       # Table walker wait (enqueue to first request) latency
system.cpu38.dtb.walker.walkWaitTime::0          2220    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu38.dtb.walker.walkWaitTime::total         2220                       # Table walker wait (enqueue to first request) latency
system.cpu38.dtb.walker.walks                    2220                       # Table walker walks requested
system.cpu38.dtb.walker.walksLong                2220                       # Table walker walks initiated with long descriptors
system.cpu38.dtb.walker.walksPending::samples   1131167016                       # Table walker pending requests distribution
system.cpu38.dtb.walker.walksPending::0    1131167016    100.00%    100.00% # Table walker pending requests distribution
system.cpu38.dtb.walker.walksPending::total   1131167016                       # Table walker pending requests distribution
system.cpu38.dtb.write_accesses               1130615                       # DTB write accesses
system.cpu38.dtb.write_hits                   1130277                       # DTB write hits
system.cpu38.dtb.write_misses                     338                       # DTB write misses
system.cpu38.idle_fraction                   0.996070                       # Percentage of idle cycles
system.cpu38.itb.accesses                     8154123                       # DTB accesses
system.cpu38.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu38.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu38.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu38.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu38.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu38.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu38.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.itb.hits                         8147428                       # DTB hits
system.cpu38.itb.inst_accesses                8154123                       # ITB inst accesses
system.cpu38.itb.inst_hits                    8147428                       # ITB inst hits
system.cpu38.itb.inst_misses                     6695                       # ITB inst misses
system.cpu38.itb.misses                          6695                       # DTB misses
system.cpu38.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu38.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu38.itb.read_accesses                      0                       # DTB read accesses
system.cpu38.itb.read_hits                          0                       # DTB read hits
system.cpu38.itb.read_misses                        0                       # DTB read misses
system.cpu38.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu38.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu38.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu38.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu38.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu38.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu38.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu38.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu38.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu38.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu38.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu38.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu38.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu38.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu38.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu38.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu38.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu38.itb.walker.walkPageSizes::4K         6585     99.46%     99.46% # Table walker page sizes translated
system.cpu38.itb.walker.walkPageSizes::2M           36      0.54%    100.00% # Table walker page sizes translated
system.cpu38.itb.walker.walkPageSizes::total         6621                       # Table walker page sizes translated
system.cpu38.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Requested::Inst         6695                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Requested::total         6695                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Completed::Inst         6621                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin_Completed::total         6621                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkRequestOrigin::total        13316                       # Table walker requests started/completed, data/inst
system.cpu38.itb.walker.walkWaitTime::samples         6695                       # Table walker wait (enqueue to first request) latency
system.cpu38.itb.walker.walkWaitTime::0          6695    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu38.itb.walker.walkWaitTime::total         6695                       # Table walker wait (enqueue to first request) latency
system.cpu38.itb.walker.walks                    6695                       # Table walker walks requested
system.cpu38.itb.walker.walksLong                6695                       # Table walker walks initiated with long descriptors
system.cpu38.itb.walker.walksPending::samples   1131159116                       # Table walker pending requests distribution
system.cpu38.itb.walker.walksPending::0    1131159116    100.00%    100.00% # Table walker pending requests distribution
system.cpu38.itb.walker.walksPending::total   1131159116                       # Table walker pending requests distribution
system.cpu38.itb.write_accesses                     0                       # DTB write accesses
system.cpu38.itb.write_hits                         0                       # DTB write hits
system.cpu38.itb.write_misses                       0                       # DTB write misses
system.cpu38.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu38.kern.inst.quiesce                   1113                       # number of quiesce instructions executed
system.cpu38.not_idle_fraction               0.003930                       # Percentage of non-idle cycles
system.cpu38.numCycles                     2328442767                       # number of cpu cycles simulated
system.cpu38.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu38.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu38.num_busy_cycles             9150434.081107                       # Number of busy cycles
system.cpu38.num_cc_register_reads            2940053                       # number of times the CC registers were read
system.cpu38.num_cc_register_writes           1549206                       # number of times the CC registers were written
system.cpu38.num_conditional_control_insts      1317567                       # number of instructions that are conditional controls
system.cpu38.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu38.num_fp_insts                           0                       # number of float instructions
system.cpu38.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu38.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu38.num_func_calls                    500795                       # number of times a function call or return occured
system.cpu38.num_idle_cycles             2319292332.918893                       # Number of idle cycles
system.cpu38.num_int_alu_accesses             8505333                       # Number of integer alu accesses
system.cpu38.num_int_insts                    8505333                       # number of integer instructions
system.cpu38.num_int_register_reads          11066362                       # number of times the integer registers were read
system.cpu38.num_int_register_writes          6652797                       # number of times the integer registers were written
system.cpu38.num_load_insts                   1997961                       # Number of load instructions
system.cpu38.num_mem_refs                     3128457                       # number of memory refs
system.cpu38.num_store_insts                  1130496                       # Number of store instructions
system.cpu38.num_vec_alu_accesses                5064                       # Number of vector alu accesses
system.cpu38.num_vec_insts                       5064                       # number of vector instructions
system.cpu38.num_vec_register_reads              3552                       # number of times the vector registers were read
system.cpu38.num_vec_register_writes             1512                       # number of times the vector registers were written
system.cpu38.op_class::No_OpClass                1166      0.01%      0.01% # Class of executed instruction
system.cpu38.op_class::IntAlu                 6356642     66.85%     66.87% # Class of executed instruction
system.cpu38.op_class::IntMult                  19153      0.20%     67.07% # Class of executed instruction
system.cpu38.op_class::IntDiv                    2711      0.03%     67.10% # Class of executed instruction
system.cpu38.op_class::FloatAdd                     0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::FloatCmp                     0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::FloatCvt                     0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::FloatMult                    0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::FloatMultAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::FloatDiv                     0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::FloatMisc                    0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::FloatSqrt                    0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdAdd                      0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdAddAcc                   0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdAlu                      0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdCmp                      0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdCvt                      0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdMisc                     0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdMult                     0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdMultAcc                  0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdShift                    0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdShiftAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdDiv                      0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdSqrt                     0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdFloatAdd                 0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdFloatAlu                 0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdFloatCmp                 0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdFloatCvt                 0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdFloatDiv                 0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdFloatMisc                0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdFloatMult                0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdFloatMultAcc             0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdFloatSqrt                0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdReduceAdd                0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdReduceAlu                0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdReduceCmp                0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdFloatReduceAdd            0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdFloatReduceCmp            0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdAes                      0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdAesMix                   0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdSha1Hash                 0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdSha1Hash2                0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdSha256Hash               0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdSha256Hash2              0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdShaSigma2                0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdShaSigma3                0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::SimdPredAlu                  0      0.00%     67.10% # Class of executed instruction
system.cpu38.op_class::MemRead                1997961     21.01%     88.11% # Class of executed instruction
system.cpu38.op_class::MemWrite               1130496     11.89%    100.00% # Class of executed instruction
system.cpu38.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu38.op_class::total                  9508129                       # Class of executed instruction
system.cpu39.Branches                         5230838                       # Number of branches fetched
system.cpu39.committedInsts                  23237441                       # Number of instructions committed
system.cpu39.committedOps                    27213478                       # Number of ops (including micro ops) committed
system.cpu39.dtb.accesses                     8940704                       # DTB accesses
system.cpu39.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu39.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu39.dtb.flush_entries                    757                       # Number of entries that have been flushed from TLB
system.cpu39.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu39.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu39.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu39.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.dtb.hits                         8930608                       # DTB hits
system.cpu39.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu39.dtb.inst_hits                          0                       # ITB inst hits
system.cpu39.dtb.inst_misses                        0                       # ITB inst misses
system.cpu39.dtb.misses                         10096                       # DTB misses
system.cpu39.dtb.perms_faults                     144                       # Number of TLB faults due to permissions restrictions
system.cpu39.dtb.prefetch_faults                 2274                       # Number of TLB faults due to prefetch
system.cpu39.dtb.read_accesses                5303891                       # DTB read accesses
system.cpu39.dtb.read_hits                    5295047                       # DTB read hits
system.cpu39.dtb.read_misses                     8844                       # DTB read misses
system.cpu39.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu39.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu39.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu39.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu39.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu39.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu39.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu39.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu39.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu39.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu39.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu39.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu39.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu39.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu39.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu39.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu39.dtb.walker.walkPageSizes::4K         9496     97.60%     97.60% # Table walker page sizes translated
system.cpu39.dtb.walker.walkPageSizes::2M          208      2.14%     99.73% # Table walker page sizes translated
system.cpu39.dtb.walker.walkPageSizes::1G           26      0.27%    100.00% # Table walker page sizes translated
system.cpu39.dtb.walker.walkPageSizes::total         9730                       # Table walker page sizes translated
system.cpu39.dtb.walker.walkRequestOrigin_Requested::Data        10096                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Requested::total        10096                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Completed::Data         9730                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin_Completed::total         9730                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkRequestOrigin::total        19826                       # Table walker requests started/completed, data/inst
system.cpu39.dtb.walker.walkWaitTime::samples        10096                       # Table walker wait (enqueue to first request) latency
system.cpu39.dtb.walker.walkWaitTime::0         10096    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu39.dtb.walker.walkWaitTime::total        10096                       # Table walker wait (enqueue to first request) latency
system.cpu39.dtb.walker.walks                   10096                       # Table walker walks requested
system.cpu39.dtb.walker.walksLong               10096                       # Table walker walks initiated with long descriptors
system.cpu39.dtb.walker.walksPending::samples  -1157164132                       # Table walker pending requests distribution
system.cpu39.dtb.walker.walksPending::0   -1157164132    100.00%    100.00% # Table walker pending requests distribution
system.cpu39.dtb.walker.walksPending::total  -1157164132                       # Table walker pending requests distribution
system.cpu39.dtb.write_accesses               3636813                       # DTB write accesses
system.cpu39.dtb.write_hits                   3635561                       # DTB write hits
system.cpu39.dtb.write_misses                    1252                       # DTB write misses
system.cpu39.idle_fraction                   0.988751                       # Percentage of idle cycles
system.cpu39.itb.accesses                    23238131                       # DTB accesses
system.cpu39.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu39.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu39.itb.flush_entries                    520                       # Number of entries that have been flushed from TLB
system.cpu39.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu39.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu39.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu39.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.itb.hits                        23205345                       # DTB hits
system.cpu39.itb.inst_accesses               23238131                       # ITB inst accesses
system.cpu39.itb.inst_hits                   23205345                       # ITB inst hits
system.cpu39.itb.inst_misses                    32786                       # ITB inst misses
system.cpu39.itb.misses                         32786                       # DTB misses
system.cpu39.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu39.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu39.itb.read_accesses                      0                       # DTB read accesses
system.cpu39.itb.read_hits                          0                       # DTB read hits
system.cpu39.itb.read_misses                        0                       # DTB read misses
system.cpu39.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu39.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu39.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu39.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu39.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu39.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu39.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu39.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu39.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu39.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu39.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu39.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu39.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu39.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu39.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu39.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu39.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu39.itb.walker.walkPageSizes::4K        32469     99.28%     99.28% # Table walker page sizes translated
system.cpu39.itb.walker.walkPageSizes::2M          237      0.72%    100.00% # Table walker page sizes translated
system.cpu39.itb.walker.walkPageSizes::total        32706                       # Table walker page sizes translated
system.cpu39.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Requested::Inst        32786                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Requested::total        32786                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Completed::Inst        32706                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin_Completed::total        32706                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkRequestOrigin::total        65492                       # Table walker requests started/completed, data/inst
system.cpu39.itb.walker.walkWaitTime::samples        32786                       # Table walker wait (enqueue to first request) latency
system.cpu39.itb.walker.walkWaitTime::0         32786    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu39.itb.walker.walkWaitTime::total        32786                       # Table walker wait (enqueue to first request) latency
system.cpu39.itb.walker.walks                   32786                       # Table walker walks requested
system.cpu39.itb.walker.walksLong               32786                       # Table walker walks initiated with long descriptors
system.cpu39.itb.walker.walksPending::samples  -1157172032                       # Table walker pending requests distribution
system.cpu39.itb.walker.walksPending::0   -1157172032    100.00%    100.00% # Table walker pending requests distribution
system.cpu39.itb.walker.walksPending::total  -1157172032                       # Table walker pending requests distribution
system.cpu39.itb.write_accesses                     0                       # DTB write accesses
system.cpu39.itb.write_hits                         0                       # DTB write hits
system.cpu39.itb.write_misses                       0                       # DTB write misses
system.cpu39.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu39.kern.inst.quiesce                   1499                       # number of quiesce instructions executed
system.cpu39.not_idle_fraction               0.011249                       # Percentage of non-idle cycles
system.cpu39.numCycles                     2416909935                       # number of cpu cycles simulated
system.cpu39.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu39.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu39.num_busy_cycles             27186839.702883                       # Number of busy cycles
system.cpu39.num_cc_register_reads            6873498                       # number of times the CC registers were read
system.cpu39.num_cc_register_writes           5326842                       # number of times the CC registers were written
system.cpu39.num_conditional_control_insts      3521239                       # number of instructions that are conditional controls
system.cpu39.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu39.num_fp_insts                           0                       # number of float instructions
system.cpu39.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu39.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu39.num_func_calls                   1459491                       # number of times a function call or return occured
system.cpu39.num_idle_cycles             2389723095.297117                       # Number of idle cycles
system.cpu39.num_int_alu_accesses            24913973                       # Number of integer alu accesses
system.cpu39.num_int_insts                   24913973                       # number of integer instructions
system.cpu39.num_int_register_reads          33038007                       # number of times the integer registers were read
system.cpu39.num_int_register_writes         19677820                       # number of times the integer registers were written
system.cpu39.num_load_insts                   5295562                       # Number of load instructions
system.cpu39.num_mem_refs                     8931641                       # number of memory refs
system.cpu39.num_store_insts                  3636079                       # Number of store instructions
system.cpu39.num_vec_alu_accesses               24372                       # Number of vector alu accesses
system.cpu39.num_vec_insts                      24372                       # number of vector instructions
system.cpu39.num_vec_register_reads             21898                       # number of times the vector registers were read
system.cpu39.num_vec_register_writes             3010                       # number of times the vector registers were written
system.cpu39.op_class::No_OpClass                4817      0.02%      0.02% # Class of executed instruction
system.cpu39.op_class::IntAlu                18202605     66.88%     66.90% # Class of executed instruction
system.cpu39.op_class::IntMult                  49404      0.18%     67.08% # Class of executed instruction
system.cpu39.op_class::IntDiv                   24682      0.09%     67.17% # Class of executed instruction
system.cpu39.op_class::FloatAdd                     0      0.00%     67.17% # Class of executed instruction
system.cpu39.op_class::FloatCmp                     0      0.00%     67.17% # Class of executed instruction
system.cpu39.op_class::FloatCvt                     0      0.00%     67.17% # Class of executed instruction
system.cpu39.op_class::FloatMult                    0      0.00%     67.17% # Class of executed instruction
system.cpu39.op_class::FloatMultAcc                 0      0.00%     67.17% # Class of executed instruction
system.cpu39.op_class::FloatDiv                     0      0.00%     67.17% # Class of executed instruction
system.cpu39.op_class::FloatMisc                 2061      0.01%     67.18% # Class of executed instruction
system.cpu39.op_class::FloatSqrt                    0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdAdd                      0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdAddAcc                   0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdAlu                      0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdCmp                      0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdCvt                      0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdMisc                     0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdMult                     0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdMultAcc                  0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdShift                    0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdShiftAcc                 0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdDiv                      0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdSqrt                     0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdFloatAdd                 0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdFloatAlu                 0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdFloatCmp                 0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdFloatCvt                 0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdFloatDiv                 0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdFloatMisc                0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdFloatMult                0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdFloatMultAcc             0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdFloatSqrt                0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdReduceAdd                0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdReduceAlu                0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdReduceCmp                0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdFloatReduceAdd            0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdFloatReduceCmp            0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdAes                      0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdAesMix                   0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdSha1Hash                 0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdSha1Hash2                0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdSha256Hash               0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdSha256Hash2              0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdShaSigma2                0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdShaSigma3                0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::SimdPredAlu                  0      0.00%     67.18% # Class of executed instruction
system.cpu39.op_class::MemRead                5295562     19.46%     86.64% # Class of executed instruction
system.cpu39.op_class::MemWrite               3636079     13.36%    100.00% # Class of executed instruction
system.cpu39.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu39.op_class::total                 27215210                       # Class of executed instruction
system.cpu40.Branches                         1745616                       # Number of branches fetched
system.cpu40.committedInsts                   7540623                       # Number of instructions committed
system.cpu40.committedOps                     8831317                       # Number of ops (including micro ops) committed
system.cpu40.dtb.accesses                     2923363                       # DTB accesses
system.cpu40.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu40.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu40.dtb.flush_entries                    241                       # Number of entries that have been flushed from TLB
system.cpu40.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu40.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu40.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu40.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.dtb.hits                         2921477                       # DTB hits
system.cpu40.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu40.dtb.inst_hits                          0                       # ITB inst hits
system.cpu40.dtb.inst_misses                        0                       # ITB inst misses
system.cpu40.dtb.misses                          1886                       # DTB misses
system.cpu40.dtb.perms_faults                      38                       # Number of TLB faults due to permissions restrictions
system.cpu40.dtb.prefetch_faults                  456                       # Number of TLB faults due to prefetch
system.cpu40.dtb.read_accesses                1856482                       # DTB read accesses
system.cpu40.dtb.read_hits                    1854871                       # DTB read hits
system.cpu40.dtb.read_misses                     1611                       # DTB read misses
system.cpu40.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu40.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu40.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu40.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu40.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu40.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu40.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu40.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu40.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu40.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu40.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu40.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu40.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu40.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu40.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu40.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu40.dtb.walker.walkPageSizes::4K         1715     97.44%     97.44% # Table walker page sizes translated
system.cpu40.dtb.walker.walkPageSizes::2M           28      1.59%     99.03% # Table walker page sizes translated
system.cpu40.dtb.walker.walkPageSizes::1G           17      0.97%    100.00% # Table walker page sizes translated
system.cpu40.dtb.walker.walkPageSizes::total         1760                       # Table walker page sizes translated
system.cpu40.dtb.walker.walkRequestOrigin_Requested::Data         1886                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Requested::total         1886                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Completed::Data         1760                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin_Completed::total         1760                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkRequestOrigin::total         3646                       # Table walker requests started/completed, data/inst
system.cpu40.dtb.walker.walkWaitTime::samples         1886                       # Table walker wait (enqueue to first request) latency
system.cpu40.dtb.walker.walkWaitTime::0          1886    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu40.dtb.walker.walkWaitTime::total         1886                       # Table walker wait (enqueue to first request) latency
system.cpu40.dtb.walker.walks                    1886                       # Table walker walks requested
system.cpu40.dtb.walker.walksLong                1886                       # Table walker walks initiated with long descriptors
system.cpu40.dtb.walker.walksPending::samples    849464116                       # Table walker pending requests distribution
system.cpu40.dtb.walker.walksPending::0     849464116    100.00%    100.00% # Table walker pending requests distribution
system.cpu40.dtb.walker.walksPending::total    849464116                       # Table walker pending requests distribution
system.cpu40.dtb.write_accesses               1066881                       # DTB write accesses
system.cpu40.dtb.write_hits                   1066606                       # DTB write hits
system.cpu40.dtb.write_misses                     275                       # DTB write misses
system.cpu40.idle_fraction                   0.996350                       # Percentage of idle cycles
system.cpu40.itb.accesses                     7539867                       # DTB accesses
system.cpu40.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu40.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu40.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu40.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu40.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu40.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu40.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.itb.hits                         7533317                       # DTB hits
system.cpu40.itb.inst_accesses                7539867                       # ITB inst accesses
system.cpu40.itb.inst_hits                    7533317                       # ITB inst hits
system.cpu40.itb.inst_misses                     6550                       # ITB inst misses
system.cpu40.itb.misses                          6550                       # DTB misses
system.cpu40.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu40.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu40.itb.read_accesses                      0                       # DTB read accesses
system.cpu40.itb.read_hits                          0                       # DTB read hits
system.cpu40.itb.read_misses                        0                       # DTB read misses
system.cpu40.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu40.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu40.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu40.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu40.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu40.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu40.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu40.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu40.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu40.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu40.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu40.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu40.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu40.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu40.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu40.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu40.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu40.itb.walker.walkPageSizes::4K         6466     99.34%     99.34% # Table walker page sizes translated
system.cpu40.itb.walker.walkPageSizes::2M           43      0.66%    100.00% # Table walker page sizes translated
system.cpu40.itb.walker.walkPageSizes::total         6509                       # Table walker page sizes translated
system.cpu40.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Requested::Inst         6550                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Requested::total         6550                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Completed::Inst         6509                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin_Completed::total         6509                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkRequestOrigin::total        13059                       # Table walker requests started/completed, data/inst
system.cpu40.itb.walker.walkWaitTime::samples         6550                       # Table walker wait (enqueue to first request) latency
system.cpu40.itb.walker.walkWaitTime::0          6550    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu40.itb.walker.walkWaitTime::total         6550                       # Table walker wait (enqueue to first request) latency
system.cpu40.itb.walker.walks                    6550                       # Table walker walks requested
system.cpu40.itb.walker.walksLong                6550                       # Table walker walks initiated with long descriptors
system.cpu40.itb.walker.walksPending::samples    849456216                       # Table walker pending requests distribution
system.cpu40.itb.walker.walksPending::0     849456216    100.00%    100.00% # Table walker pending requests distribution
system.cpu40.itb.walker.walksPending::total    849456216                       # Table walker pending requests distribution
system.cpu40.itb.write_accesses                     0                       # DTB write accesses
system.cpu40.itb.write_hits                         0                       # DTB write hits
system.cpu40.itb.write_misses                       0                       # DTB write misses
system.cpu40.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu40.kern.inst.quiesce                   1226                       # number of quiesce instructions executed
system.cpu40.not_idle_fraction               0.003650                       # Percentage of non-idle cycles
system.cpu40.numCycles                     2328442974                       # number of cpu cycles simulated
system.cpu40.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu40.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu40.num_busy_cycles             8499299.398264                       # Number of busy cycles
system.cpu40.num_cc_register_reads            2701941                       # number of times the CC registers were read
system.cpu40.num_cc_register_writes           1317892                       # number of times the CC registers were written
system.cpu40.num_conditional_control_insts      1202309                       # number of instructions that are conditional controls
system.cpu40.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu40.num_fp_insts                           0                       # number of float instructions
system.cpu40.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu40.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu40.num_func_calls                    496887                       # number of times a function call or return occured
system.cpu40.num_idle_cycles             2319943674.601737                       # Number of idle cycles
system.cpu40.num_int_alu_accesses             7904042                       # Number of integer alu accesses
system.cpu40.num_int_insts                    7904042                       # number of integer instructions
system.cpu40.num_int_register_reads          10250743                       # number of times the integer registers were read
system.cpu40.num_int_register_writes          6150691                       # number of times the integer registers were written
system.cpu40.num_load_insts                   1854449                       # Number of load instructions
system.cpu40.num_mem_refs                     2921242                       # number of memory refs
system.cpu40.num_store_insts                  1066793                       # Number of store instructions
system.cpu40.num_vec_alu_accesses                3454                       # Number of vector alu accesses
system.cpu40.num_vec_insts                       3454                       # number of vector instructions
system.cpu40.num_vec_register_reads              2573                       # number of times the vector registers were read
system.cpu40.num_vec_register_writes              884                       # number of times the vector registers were written
system.cpu40.op_class::No_OpClass                 777      0.01%      0.01% # Class of executed instruction
system.cpu40.op_class::IntAlu                 5891541     66.71%     66.72% # Class of executed instruction
system.cpu40.op_class::IntMult                  15648      0.18%     66.90% # Class of executed instruction
system.cpu40.op_class::IntDiv                    2440      0.03%     66.92% # Class of executed instruction
system.cpu40.op_class::FloatAdd                     0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::FloatCmp                     1      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::FloatCvt                     2      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::FloatMult                    0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::FloatMultAcc                 0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::FloatDiv                     1      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::FloatMisc                    0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::FloatSqrt                    0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdAdd                      0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdAddAcc                   0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdAlu                      0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdCmp                      0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdCvt                      0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdMisc                     0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdMult                     0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdMultAcc                  0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdShift                    0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdShiftAcc                 0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdDiv                      0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdSqrt                     0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdFloatAdd                 0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdFloatAlu                 0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdFloatCmp                 0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdFloatCvt                 0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdFloatDiv                 0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdFloatMisc                0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdFloatMult                0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdFloatMultAcc             0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdFloatSqrt                0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdReduceAdd                0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdReduceAlu                0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdReduceCmp                0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdFloatReduceAdd            0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdFloatReduceCmp            0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdAes                      0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdAesMix                   0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdSha1Hash                 0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdSha1Hash2                0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdSha256Hash               0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdSha256Hash2              0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdShaSigma2                0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdShaSigma3                0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::SimdPredAlu                  0      0.00%     66.92% # Class of executed instruction
system.cpu40.op_class::MemRead                1854449     21.00%     87.92% # Class of executed instruction
system.cpu40.op_class::MemWrite               1066793     12.08%    100.00% # Class of executed instruction
system.cpu40.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu40.op_class::total                  8831652                       # Class of executed instruction
system.cpu41.Branches                        40829109                       # Number of branches fetched
system.cpu41.committedInsts                 179271943                       # Number of instructions committed
system.cpu41.committedOps                   212316695                       # Number of ops (including micro ops) committed
system.cpu41.dtb.accesses                    74217579                       # DTB accesses
system.cpu41.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu41.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu41.dtb.flush_entries                   9161                       # Number of entries that have been flushed from TLB
system.cpu41.dtb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu41.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu41.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu41.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.dtb.hits                        74081560                       # DTB hits
system.cpu41.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu41.dtb.inst_hits                          0                       # ITB inst hits
system.cpu41.dtb.inst_misses                        0                       # ITB inst misses
system.cpu41.dtb.misses                        136019                       # DTB misses
system.cpu41.dtb.perms_faults                    4910                       # Number of TLB faults due to permissions restrictions
system.cpu41.dtb.prefetch_faults                16775                       # Number of TLB faults due to prefetch
system.cpu41.dtb.read_accesses               41448354                       # DTB read accesses
system.cpu41.dtb.read_hits                   41330997                       # DTB read hits
system.cpu41.dtb.read_misses                   117357                       # DTB read misses
system.cpu41.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu41.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu41.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu41.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu41.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu41.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu41.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu41.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu41.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu41.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu41.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu41.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu41.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu41.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu41.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu41.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu41.dtb.walker.walkPageSizes::4K       133446     98.27%     98.27% # Table walker page sizes translated
system.cpu41.dtb.walker.walkPageSizes::2M         1772      1.30%     99.57% # Table walker page sizes translated
system.cpu41.dtb.walker.walkPageSizes::1G          583      0.43%    100.00% # Table walker page sizes translated
system.cpu41.dtb.walker.walkPageSizes::total       135801                       # Table walker page sizes translated
system.cpu41.dtb.walker.walkRequestOrigin_Requested::Data       136019                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Requested::total       136019                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Completed::Data       135801                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin_Completed::total       135801                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkRequestOrigin::total       271820                       # Table walker requests started/completed, data/inst
system.cpu41.dtb.walker.walkWaitTime::samples       136019                       # Table walker wait (enqueue to first request) latency
system.cpu41.dtb.walker.walkWaitTime::0        136019    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu41.dtb.walker.walkWaitTime::total       136019                       # Table walker wait (enqueue to first request) latency
system.cpu41.dtb.walker.walks                  136019                       # Table walker walks requested
system.cpu41.dtb.walker.walksLong              136019                       # Table walker walks initiated with long descriptors
system.cpu41.dtb.walker.walksPending::samples  -1438734312                       # Table walker pending requests distribution
system.cpu41.dtb.walker.walksPending::0   -1438734312    100.00%    100.00% # Table walker pending requests distribution
system.cpu41.dtb.walker.walksPending::total  -1438734312                       # Table walker pending requests distribution
system.cpu41.dtb.write_accesses              32769225                       # DTB write accesses
system.cpu41.dtb.write_hits                  32750563                       # DTB write hits
system.cpu41.dtb.write_misses                   18662                       # DTB write misses
system.cpu41.idle_fraction                   0.912238                       # Percentage of idle cycles
system.cpu41.itb.accesses                   179285260                       # DTB accesses
system.cpu41.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu41.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu41.itb.flush_entries                   4234                       # Number of entries that have been flushed from TLB
system.cpu41.itb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu41.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu41.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu41.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.itb.hits                       178996631                       # DTB hits
system.cpu41.itb.inst_accesses              179285260                       # ITB inst accesses
system.cpu41.itb.inst_hits                  178996631                       # ITB inst hits
system.cpu41.itb.inst_misses                   288629                       # ITB inst misses
system.cpu41.itb.misses                        288629                       # DTB misses
system.cpu41.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu41.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu41.itb.read_accesses                      0                       # DTB read accesses
system.cpu41.itb.read_hits                          0                       # DTB read hits
system.cpu41.itb.read_misses                        0                       # DTB read misses
system.cpu41.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu41.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu41.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu41.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu41.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu41.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu41.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu41.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu41.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu41.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu41.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu41.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu41.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu41.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu41.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu41.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu41.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu41.itb.walker.walkPageSizes::4K       286232     99.18%     99.18% # Table walker page sizes translated
system.cpu41.itb.walker.walkPageSizes::2M         2367      0.82%    100.00% # Table walker page sizes translated
system.cpu41.itb.walker.walkPageSizes::total       288599                       # Table walker page sizes translated
system.cpu41.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Requested::Inst       288629                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Requested::total       288629                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Completed::Inst       288599                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin_Completed::total       288599                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkRequestOrigin::total       577228                       # Table walker requests started/completed, data/inst
system.cpu41.itb.walker.walkWaitTime::samples       288629                       # Table walker wait (enqueue to first request) latency
system.cpu41.itb.walker.walkWaitTime::0        288629    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu41.itb.walker.walkWaitTime::total       288629                       # Table walker wait (enqueue to first request) latency
system.cpu41.itb.walker.walks                  288629                       # Table walker walks requested
system.cpu41.itb.walker.walksLong              288629                       # Table walker walks initiated with long descriptors
system.cpu41.itb.walker.walksPending::samples  -1438742212                       # Table walker pending requests distribution
system.cpu41.itb.walker.walksPending::0   -1438742212    100.00%    100.00% # Table walker pending requests distribution
system.cpu41.itb.walker.walksPending::total  -1438742212                       # Table walker pending requests distribution
system.cpu41.itb.write_accesses                     0                       # DTB write accesses
system.cpu41.itb.write_hits                         0                       # DTB write hits
system.cpu41.itb.write_misses                       0                       # DTB write misses
system.cpu41.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu41.kern.inst.quiesce                   1520                       # number of quiesce instructions executed
system.cpu41.not_idle_fraction               0.087762                       # Percentage of non-idle cycles
system.cpu41.numCycles                     2419394876                       # number of cpu cycles simulated
system.cpu41.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu41.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu41.num_busy_cycles             212330759.451027                       # Number of busy cycles
system.cpu41.num_cc_register_reads           42179401                       # number of times the CC registers were read
system.cpu41.num_cc_register_writes          39857793                       # number of times the CC registers were written
system.cpu41.num_conditional_control_insts     24978308                       # number of instructions that are conditional controls
system.cpu41.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu41.num_fp_insts                           0                       # number of float instructions
system.cpu41.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu41.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu41.num_func_calls                  12414074                       # number of times a function call or return occured
system.cpu41.num_idle_cycles             2207064116.548973                       # Number of idle cycles
system.cpu41.num_int_alu_accesses           197493857                       # Number of integer alu accesses
system.cpu41.num_int_insts                  197493857                       # number of integer instructions
system.cpu41.num_int_register_reads         258050367                       # number of times the integer registers were read
system.cpu41.num_int_register_writes        153907666                       # number of times the integer registers were written
system.cpu41.num_load_insts                  41407874                       # Number of load instructions
system.cpu41.num_mem_refs                    74167051                       # number of memory refs
system.cpu41.num_store_insts                 32759177                       # Number of store instructions
system.cpu41.num_vec_alu_accesses              218277                       # Number of vector alu accesses
system.cpu41.num_vec_insts                     218277                       # number of vector instructions
system.cpu41.num_vec_register_reads            168973                       # number of times the vector registers were read
system.cpu41.num_vec_register_writes            62960                       # number of times the vector registers were written
system.cpu41.op_class::No_OpClass               46095      0.02%      0.02% # Class of executed instruction
system.cpu41.op_class::IntAlu               137910374     64.95%     64.97% # Class of executed instruction
system.cpu41.op_class::IntMult                 134053      0.06%     65.04% # Class of executed instruction
system.cpu41.op_class::IntDiv                   33727      0.02%     65.05% # Class of executed instruction
system.cpu41.op_class::FloatAdd                     0      0.00%     65.05% # Class of executed instruction
system.cpu41.op_class::FloatCmp                     0      0.00%     65.05% # Class of executed instruction
system.cpu41.op_class::FloatCvt                     0      0.00%     65.05% # Class of executed instruction
system.cpu41.op_class::FloatMult                    0      0.00%     65.05% # Class of executed instruction
system.cpu41.op_class::FloatMultAcc                 0      0.00%     65.05% # Class of executed instruction
system.cpu41.op_class::FloatDiv                     0      0.00%     65.05% # Class of executed instruction
system.cpu41.op_class::FloatMisc                39824      0.02%     65.07% # Class of executed instruction
system.cpu41.op_class::FloatSqrt                    0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdAdd                      0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdAddAcc                   0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdAlu                      0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdCmp                      0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdCvt                      0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdMisc                     0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdMult                     0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdMultAcc                  0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdShift                    0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdShiftAcc                 0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdDiv                      0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdSqrt                     0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdFloatAdd                 0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdFloatAlu                 0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdFloatCmp                 0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdFloatCvt                 0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdFloatDiv                 0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdFloatMisc                0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdFloatMult                0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdFloatMultAcc             0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdFloatSqrt                0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdReduceAdd                0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdReduceAlu                0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdReduceCmp                0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdFloatReduceAdd            0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdFloatReduceCmp            0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdAes                      0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdAesMix                   0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdSha1Hash                 0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdSha1Hash2                0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdSha256Hash               0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdSha256Hash2              0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdShaSigma2                0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdShaSigma3                0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::SimdPredAlu                  0      0.00%     65.07% # Class of executed instruction
system.cpu41.op_class::MemRead               41407874     19.50%     84.57% # Class of executed instruction
system.cpu41.op_class::MemWrite              32759177     15.43%    100.00% # Class of executed instruction
system.cpu41.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu41.op_class::total                212331124                       # Class of executed instruction
system.cpu42.Branches                         4168694                       # Number of branches fetched
system.cpu42.committedInsts                  18892322                       # Number of instructions committed
system.cpu42.committedOps                    22195459                       # Number of ops (including micro ops) committed
system.cpu42.dtb.accesses                     7456374                       # DTB accesses
system.cpu42.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu42.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu42.dtb.flush_entries                   1005                       # Number of entries that have been flushed from TLB
system.cpu42.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu42.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu42.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu42.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.dtb.hits                         7450687                       # DTB hits
system.cpu42.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu42.dtb.inst_hits                          0                       # ITB inst hits
system.cpu42.dtb.inst_misses                        0                       # ITB inst misses
system.cpu42.dtb.misses                          5687                       # DTB misses
system.cpu42.dtb.perms_faults                     190                       # Number of TLB faults due to permissions restrictions
system.cpu42.dtb.prefetch_faults                 1550                       # Number of TLB faults due to prefetch
system.cpu42.dtb.read_accesses                4489687                       # DTB read accesses
system.cpu42.dtb.read_hits                    4484823                       # DTB read hits
system.cpu42.dtb.read_misses                     4864                       # DTB read misses
system.cpu42.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu42.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu42.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu42.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu42.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu42.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu42.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu42.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu42.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu42.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu42.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu42.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu42.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu42.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu42.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu42.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu42.dtb.walker.walkPageSizes::4K         5179     96.52%     96.52% # Table walker page sizes translated
system.cpu42.dtb.walker.walkPageSizes::2M          137      2.55%     99.07% # Table walker page sizes translated
system.cpu42.dtb.walker.walkPageSizes::1G           50      0.93%    100.00% # Table walker page sizes translated
system.cpu42.dtb.walker.walkPageSizes::total         5366                       # Table walker page sizes translated
system.cpu42.dtb.walker.walkRequestOrigin_Requested::Data         5687                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Requested::total         5687                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Completed::Data         5366                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin_Completed::total         5366                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkRequestOrigin::total        11053                       # Table walker requests started/completed, data/inst
system.cpu42.dtb.walker.walkWaitTime::samples         5687                       # Table walker wait (enqueue to first request) latency
system.cpu42.dtb.walker.walkWaitTime::0          5687    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu42.dtb.walker.walkWaitTime::total         5687                       # Table walker wait (enqueue to first request) latency
system.cpu42.dtb.walker.walks                    5687                       # Table walker walks requested
system.cpu42.dtb.walker.walksLong                5687                       # Table walker walks initiated with long descriptors
system.cpu42.dtb.walker.walksPending::samples    567979256                       # Table walker pending requests distribution
system.cpu42.dtb.walker.walksPending::0     567979256    100.00%    100.00% # Table walker pending requests distribution
system.cpu42.dtb.walker.walksPending::total    567979256                       # Table walker pending requests distribution
system.cpu42.dtb.write_accesses               2966687                       # DTB write accesses
system.cpu42.dtb.write_hits                   2965864                       # DTB write hits
system.cpu42.dtb.write_misses                     823                       # DTB write misses
system.cpu42.idle_fraction                   0.990826                       # Percentage of idle cycles
system.cpu42.itb.accesses                    18892550                       # DTB accesses
system.cpu42.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu42.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu42.itb.flush_entries                    777                       # Number of entries that have been flushed from TLB
system.cpu42.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu42.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu42.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu42.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.itb.hits                        18874476                       # DTB hits
system.cpu42.itb.inst_accesses               18892550                       # ITB inst accesses
system.cpu42.itb.inst_hits                   18874476                       # ITB inst hits
system.cpu42.itb.inst_misses                    18074                       # ITB inst misses
system.cpu42.itb.misses                         18074                       # DTB misses
system.cpu42.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu42.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu42.itb.read_accesses                      0                       # DTB read accesses
system.cpu42.itb.read_hits                          0                       # DTB read hits
system.cpu42.itb.read_misses                        0                       # DTB read misses
system.cpu42.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu42.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu42.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu42.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu42.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu42.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu42.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu42.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu42.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu42.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu42.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu42.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu42.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu42.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu42.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu42.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu42.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu42.itb.walker.walkPageSizes::4K        17859     99.43%     99.43% # Table walker page sizes translated
system.cpu42.itb.walker.walkPageSizes::2M          102      0.57%    100.00% # Table walker page sizes translated
system.cpu42.itb.walker.walkPageSizes::total        17961                       # Table walker page sizes translated
system.cpu42.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Requested::Inst        18074                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Requested::total        18074                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Completed::Inst        17961                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin_Completed::total        17961                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkRequestOrigin::total        36035                       # Table walker requests started/completed, data/inst
system.cpu42.itb.walker.walkWaitTime::samples        18074                       # Table walker wait (enqueue to first request) latency
system.cpu42.itb.walker.walkWaitTime::0         18074    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu42.itb.walker.walkWaitTime::total        18074                       # Table walker wait (enqueue to first request) latency
system.cpu42.itb.walker.walks                   18074                       # Table walker walks requested
system.cpu42.itb.walker.walksLong               18074                       # Table walker walks initiated with long descriptors
system.cpu42.itb.walker.walksPending::samples    567971356                       # Table walker pending requests distribution
system.cpu42.itb.walker.walksPending::0     567971356    100.00%    100.00% # Table walker pending requests distribution
system.cpu42.itb.walker.walksPending::total    567971356                       # Table walker pending requests distribution
system.cpu42.itb.write_accesses                     0                       # DTB write accesses
system.cpu42.itb.write_hits                         0                       # DTB write hits
system.cpu42.itb.write_misses                       0                       # DTB write misses
system.cpu42.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu42.kern.inst.quiesce                   1273                       # number of quiesce instructions executed
system.cpu42.not_idle_fraction               0.009174                       # Percentage of non-idle cycles
system.cpu42.numCycles                     2416909699                       # number of cpu cycles simulated
system.cpu42.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu42.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu42.num_busy_cycles             22173624.870467                       # Number of busy cycles
system.cpu42.num_cc_register_reads            5511552                       # number of times the CC registers were read
system.cpu42.num_cc_register_writes           4073106                       # number of times the CC registers were written
system.cpu42.num_conditional_control_insts      2840999                       # number of instructions that are conditional controls
system.cpu42.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu42.num_fp_insts                           0                       # number of float instructions
system.cpu42.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu42.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu42.num_func_calls                   1147362                       # number of times a function call or return occured
system.cpu42.num_idle_cycles             2394736074.129533                       # Number of idle cycles
system.cpu42.num_int_alu_accesses            20302706                       # Number of integer alu accesses
system.cpu42.num_int_insts                   20302706                       # number of integer instructions
system.cpu42.num_int_register_reads          26630715                       # number of times the integer registers were read
system.cpu42.num_int_register_writes         16053217                       # number of times the integer registers were written
system.cpu42.num_load_insts                   4481378                       # Number of load instructions
system.cpu42.num_mem_refs                     7447885                       # number of memory refs
system.cpu42.num_store_insts                  2966507                       # Number of store instructions
system.cpu42.num_vec_alu_accesses               10169                       # Number of vector alu accesses
system.cpu42.num_vec_insts                      10169                       # number of vector instructions
system.cpu42.num_vec_register_reads              8562                       # number of times the vector registers were read
system.cpu42.num_vec_register_writes             1647                       # number of times the vector registers were written
system.cpu42.op_class::No_OpClass                4813      0.02%      0.02% # Class of executed instruction
system.cpu42.op_class::IntAlu                14693443     66.20%     66.22% # Class of executed instruction
system.cpu42.op_class::IntMult                  41542      0.19%     66.41% # Class of executed instruction
system.cpu42.op_class::IntDiv                    8923      0.04%     66.45% # Class of executed instruction
system.cpu42.op_class::FloatAdd                     0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::FloatCmp                     0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::FloatCvt                     0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::FloatMult                    0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::FloatMultAcc                 0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::FloatDiv                     0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::FloatMisc                  120      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::FloatSqrt                    0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdAdd                      0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdAddAcc                   0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdAlu                      0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdCmp                      0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdCvt                      0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdMisc                     0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdMult                     0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdMultAcc                  0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdShift                    0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdShiftAcc                 0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdDiv                      0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdSqrt                     0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdFloatAdd                 0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdFloatAlu                 0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdFloatCmp                 0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdFloatCvt                 0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdFloatDiv                 0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdFloatMisc                0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdFloatMult                0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdFloatMultAcc             0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdFloatSqrt                0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdReduceAdd                0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdReduceAlu                0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdReduceCmp                0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdFloatReduceAdd            0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdFloatReduceCmp            0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdAes                      0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdAesMix                   0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdSha1Hash                 0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdSha1Hash2                0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdSha256Hash               0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdSha256Hash2              0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdShaSigma2                0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdShaSigma3                0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::SimdPredAlu                  0      0.00%     66.45% # Class of executed instruction
system.cpu42.op_class::MemRead                4481378     20.19%     86.64% # Class of executed instruction
system.cpu42.op_class::MemWrite               2966507     13.36%    100.00% # Class of executed instruction
system.cpu42.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu42.op_class::total                 22196726                       # Class of executed instruction
system.cpu43.Branches                         3654359                       # Number of branches fetched
system.cpu43.committedInsts                  15664243                       # Number of instructions committed
system.cpu43.committedOps                    18322398                       # Number of ops (including micro ops) committed
system.cpu43.dtb.accesses                     5978695                       # DTB accesses
system.cpu43.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu43.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu43.dtb.flush_entries                    311                       # Number of entries that have been flushed from TLB
system.cpu43.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu43.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu43.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu43.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.dtb.hits                         5974824                       # DTB hits
system.cpu43.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu43.dtb.inst_hits                          0                       # ITB inst hits
system.cpu43.dtb.inst_misses                        0                       # ITB inst misses
system.cpu43.dtb.misses                          3871                       # DTB misses
system.cpu43.dtb.perms_faults                      37                       # Number of TLB faults due to permissions restrictions
system.cpu43.dtb.prefetch_faults                 1354                       # Number of TLB faults due to prefetch
system.cpu43.dtb.read_accesses                3511795                       # DTB read accesses
system.cpu43.dtb.read_hits                    3508268                       # DTB read hits
system.cpu43.dtb.read_misses                     3527                       # DTB read misses
system.cpu43.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu43.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu43.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu43.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu43.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu43.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu43.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu43.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu43.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu43.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu43.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu43.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu43.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu43.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu43.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu43.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu43.dtb.walker.walkPageSizes::4K         3663     97.60%     97.60% # Table walker page sizes translated
system.cpu43.dtb.walker.walkPageSizes::2M           69      1.84%     99.44% # Table walker page sizes translated
system.cpu43.dtb.walker.walkPageSizes::1G           21      0.56%    100.00% # Table walker page sizes translated
system.cpu43.dtb.walker.walkPageSizes::total         3753                       # Table walker page sizes translated
system.cpu43.dtb.walker.walkRequestOrigin_Requested::Data         3871                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Requested::total         3871                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Completed::Data         3753                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin_Completed::total         3753                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkRequestOrigin::total         7624                       # Table walker requests started/completed, data/inst
system.cpu43.dtb.walker.walkWaitTime::samples         3871                       # Table walker wait (enqueue to first request) latency
system.cpu43.dtb.walker.walkWaitTime::0          3871    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu43.dtb.walker.walkWaitTime::total         3871                       # Table walker wait (enqueue to first request) latency
system.cpu43.dtb.walker.walks                    3871                       # Table walker walks requested
system.cpu43.dtb.walker.walksLong                3871                       # Table walker walks initiated with long descriptors
system.cpu43.dtb.walker.walksPending::samples  -1720282372                       # Table walker pending requests distribution
system.cpu43.dtb.walker.walksPending::0   -1720282372    100.00%    100.00% # Table walker pending requests distribution
system.cpu43.dtb.walker.walksPending::total  -1720282372                       # Table walker pending requests distribution
system.cpu43.dtb.write_accesses               2466900                       # DTB write accesses
system.cpu43.dtb.write_hits                   2466556                       # DTB write hits
system.cpu43.dtb.write_misses                     344                       # DTB write misses
system.cpu43.idle_fraction                   0.992427                       # Percentage of idle cycles
system.cpu43.itb.accesses                    15664119                       # DTB accesses
system.cpu43.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu43.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu43.itb.flush_entries                    267                       # Number of entries that have been flushed from TLB
system.cpu43.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu43.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu43.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu43.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.itb.hits                        15637916                       # DTB hits
system.cpu43.itb.inst_accesses               15664119                       # ITB inst accesses
system.cpu43.itb.inst_hits                   15637916                       # ITB inst hits
system.cpu43.itb.inst_misses                    26203                       # ITB inst misses
system.cpu43.itb.misses                         26203                       # DTB misses
system.cpu43.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu43.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu43.itb.read_accesses                      0                       # DTB read accesses
system.cpu43.itb.read_hits                          0                       # DTB read hits
system.cpu43.itb.read_misses                        0                       # DTB read misses
system.cpu43.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu43.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu43.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu43.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu43.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu43.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu43.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu43.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu43.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu43.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu43.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu43.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu43.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu43.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu43.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu43.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu43.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu43.itb.walker.walkPageSizes::4K        25885     98.98%     98.98% # Table walker page sizes translated
system.cpu43.itb.walker.walkPageSizes::2M          267      1.02%    100.00% # Table walker page sizes translated
system.cpu43.itb.walker.walkPageSizes::total        26152                       # Table walker page sizes translated
system.cpu43.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Requested::Inst        26203                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Requested::total        26203                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Completed::Inst        26152                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin_Completed::total        26152                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkRequestOrigin::total        52355                       # Table walker requests started/completed, data/inst
system.cpu43.itb.walker.walkWaitTime::samples        26203                       # Table walker wait (enqueue to first request) latency
system.cpu43.itb.walker.walkWaitTime::0         26203    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu43.itb.walker.walkWaitTime::total        26203                       # Table walker wait (enqueue to first request) latency
system.cpu43.itb.walker.walks                   26203                       # Table walker walks requested
system.cpu43.itb.walker.walksLong               26203                       # Table walker walks initiated with long descriptors
system.cpu43.itb.walker.walksPending::samples  -1720290272                       # Table walker pending requests distribution
system.cpu43.itb.walker.walksPending::0   -1720290272    100.00%    100.00% # Table walker pending requests distribution
system.cpu43.itb.walker.walksPending::total  -1720290272                       # Table walker pending requests distribution
system.cpu43.itb.write_accesses                     0                       # DTB write accesses
system.cpu43.itb.write_hits                         0                       # DTB write hits
system.cpu43.itb.write_misses                       0                       # DTB write misses
system.cpu43.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu43.kern.inst.quiesce                   1199                       # number of quiesce instructions executed
system.cpu43.not_idle_fraction               0.007573                       # Percentage of non-idle cycles
system.cpu43.numCycles                     2416909261                       # number of cpu cycles simulated
system.cpu43.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu43.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu43.num_busy_cycles             18304225.042104                       # Number of busy cycles
system.cpu43.num_cc_register_reads            4844998                       # number of times the CC registers were read
system.cpu43.num_cc_register_writes           3392877                       # number of times the CC registers were written
system.cpu43.num_conditional_control_insts      2477504                       # number of instructions that are conditional controls
system.cpu43.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu43.num_fp_insts                           0                       # number of float instructions
system.cpu43.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu43.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu43.num_func_calls                   1036476                       # number of times a function call or return occured
system.cpu43.num_idle_cycles             2398605035.957896                       # Number of idle cycles
system.cpu43.num_int_alu_accesses            16669827                       # Number of integer alu accesses
system.cpu43.num_int_insts                   16669827                       # number of integer instructions
system.cpu43.num_int_register_reads          22039299                       # number of times the integer registers were read
system.cpu43.num_int_register_writes         13004187                       # number of times the integer registers were written
system.cpu43.num_load_insts                   3502122                       # Number of load instructions
system.cpu43.num_mem_refs                     5968263                       # number of memory refs
system.cpu43.num_store_insts                  2466141                       # Number of store instructions
system.cpu43.num_vec_alu_accesses               10989                       # Number of vector alu accesses
system.cpu43.num_vec_insts                      10989                       # number of vector instructions
system.cpu43.num_vec_register_reads              9967                       # number of times the vector registers were read
system.cpu43.num_vec_register_writes             1054                       # number of times the vector registers were written
system.cpu43.op_class::No_OpClass                3288      0.02%      0.02% # Class of executed instruction
system.cpu43.op_class::IntAlu                12322727     67.25%     67.27% # Class of executed instruction
system.cpu43.op_class::IntMult                  25671      0.14%     67.41% # Class of executed instruction
system.cpu43.op_class::IntDiv                    3349      0.02%     67.43% # Class of executed instruction
system.cpu43.op_class::FloatAdd                     0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::FloatCmp                     0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::FloatCvt                     0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::FloatMult                    0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::FloatMultAcc                 0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::FloatDiv                     0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::FloatMisc                   87      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::FloatSqrt                    0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdAdd                      0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdAddAcc                   0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdAlu                      0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdCmp                      0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdCvt                      0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdMisc                     0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdMult                     0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdMultAcc                  0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdShift                    0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdShiftAcc                 0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdDiv                      0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdSqrt                     0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdFloatAdd                 0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdFloatAlu                 0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdFloatCmp                 0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdFloatCvt                 0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdFloatDiv                 0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdFloatMisc                0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdFloatMult                0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdFloatMultAcc             0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdFloatSqrt                0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdReduceAdd                0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdReduceAlu                0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdReduceCmp                0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdFloatReduceAdd            0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdFloatReduceCmp            0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdAes                      0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdAesMix                   0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdSha1Hash                 0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdSha1Hash2                0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdSha256Hash               0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdSha256Hash2              0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdShaSigma2                0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdShaSigma3                0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::SimdPredAlu                  0      0.00%     67.43% # Class of executed instruction
system.cpu43.op_class::MemRead                3502122     19.11%     86.54% # Class of executed instruction
system.cpu43.op_class::MemWrite               2466141     13.46%    100.00% # Class of executed instruction
system.cpu43.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu43.op_class::total                 18323385                       # Class of executed instruction
system.cpu44.Branches                         4374541                       # Number of branches fetched
system.cpu44.committedInsts                  19195981                       # Number of instructions committed
system.cpu44.committedOps                    22721316                       # Number of ops (including micro ops) committed
system.cpu44.dtb.accesses                     7578720                       # DTB accesses
system.cpu44.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu44.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu44.dtb.flush_entries                    445                       # Number of entries that have been flushed from TLB
system.cpu44.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu44.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu44.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu44.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.dtb.hits                         7566086                       # DTB hits
system.cpu44.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu44.dtb.inst_hits                          0                       # ITB inst hits
system.cpu44.dtb.inst_misses                        0                       # ITB inst misses
system.cpu44.dtb.misses                         12634                       # DTB misses
system.cpu44.dtb.perms_faults                      87                       # Number of TLB faults due to permissions restrictions
system.cpu44.dtb.prefetch_faults                 2347                       # Number of TLB faults due to prefetch
system.cpu44.dtb.read_accesses                4413760                       # DTB read accesses
system.cpu44.dtb.read_hits                    4402314                       # DTB read hits
system.cpu44.dtb.read_misses                    11446                       # DTB read misses
system.cpu44.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu44.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu44.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu44.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu44.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu44.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu44.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu44.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu44.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu44.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu44.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu44.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu44.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu44.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu44.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu44.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu44.dtb.walker.walkPageSizes::4K        12130     97.80%     97.80% # Table walker page sizes translated
system.cpu44.dtb.walker.walkPageSizes::2M          194      1.56%     99.36% # Table walker page sizes translated
system.cpu44.dtb.walker.walkPageSizes::1G           79      0.64%    100.00% # Table walker page sizes translated
system.cpu44.dtb.walker.walkPageSizes::total        12403                       # Table walker page sizes translated
system.cpu44.dtb.walker.walkRequestOrigin_Requested::Data        12634                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Requested::total        12634                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Completed::Data        12403                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin_Completed::total        12403                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkRequestOrigin::total        25037                       # Table walker requests started/completed, data/inst
system.cpu44.dtb.walker.walkWaitTime::samples        12634                       # Table walker wait (enqueue to first request) latency
system.cpu44.dtb.walker.walkWaitTime::0         12634    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu44.dtb.walker.walkWaitTime::total        12634                       # Table walker wait (enqueue to first request) latency
system.cpu44.dtb.walker.walks                   12634                       # Table walker walks requested
system.cpu44.dtb.walker.walksLong               12634                       # Table walker walks initiated with long descriptors
system.cpu44.dtb.walker.walksPending::samples    286563916                       # Table walker pending requests distribution
system.cpu44.dtb.walker.walksPending::0     286563916    100.00%    100.00% # Table walker pending requests distribution
system.cpu44.dtb.walker.walksPending::total    286563916                       # Table walker pending requests distribution
system.cpu44.dtb.write_accesses               3164960                       # DTB write accesses
system.cpu44.dtb.write_hits                   3163772                       # DTB write hits
system.cpu44.dtb.write_misses                    1188                       # DTB write misses
system.cpu44.idle_fraction                   0.990608                       # Percentage of idle cycles
system.cpu44.itb.accesses                    19196680                       # DTB accesses
system.cpu44.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu44.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu44.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu44.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu44.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu44.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu44.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.itb.hits                        19158988                       # DTB hits
system.cpu44.itb.inst_accesses               19196680                       # ITB inst accesses
system.cpu44.itb.inst_hits                   19158988                       # ITB inst hits
system.cpu44.itb.inst_misses                    37692                       # ITB inst misses
system.cpu44.itb.misses                         37692                       # DTB misses
system.cpu44.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu44.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu44.itb.read_accesses                      0                       # DTB read accesses
system.cpu44.itb.read_hits                          0                       # DTB read hits
system.cpu44.itb.read_misses                        0                       # DTB read misses
system.cpu44.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu44.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu44.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu44.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu44.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu44.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu44.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu44.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu44.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu44.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu44.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu44.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu44.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu44.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu44.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu44.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu44.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu44.itb.walker.walkPageSizes::4K        37399     99.33%     99.33% # Table walker page sizes translated
system.cpu44.itb.walker.walkPageSizes::2M          253      0.67%    100.00% # Table walker page sizes translated
system.cpu44.itb.walker.walkPageSizes::total        37652                       # Table walker page sizes translated
system.cpu44.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Requested::Inst        37692                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Requested::total        37692                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Completed::Inst        37652                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin_Completed::total        37652                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkRequestOrigin::total        75344                       # Table walker requests started/completed, data/inst
system.cpu44.itb.walker.walkWaitTime::samples        37692                       # Table walker wait (enqueue to first request) latency
system.cpu44.itb.walker.walkWaitTime::0         37692    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu44.itb.walker.walkWaitTime::total        37692                       # Table walker wait (enqueue to first request) latency
system.cpu44.itb.walker.walks                   37692                       # Table walker walks requested
system.cpu44.itb.walker.walksLong               37692                       # Table walker walks initiated with long descriptors
system.cpu44.itb.walker.walksPending::samples    286556016                       # Table walker pending requests distribution
system.cpu44.itb.walker.walksPending::0     286556016    100.00%    100.00% # Table walker pending requests distribution
system.cpu44.itb.walker.walksPending::total    286556016                       # Table walker pending requests distribution
system.cpu44.itb.write_accesses                     0                       # DTB write accesses
system.cpu44.itb.write_hits                         0                       # DTB write hits
system.cpu44.itb.write_misses                       0                       # DTB write misses
system.cpu44.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu44.kern.inst.quiesce                   1352                       # number of quiesce instructions executed
system.cpu44.not_idle_fraction               0.009392                       # Percentage of non-idle cycles
system.cpu44.numCycles                     2376418850                       # number of cpu cycles simulated
system.cpu44.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu44.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu44.num_busy_cycles             22319118.793197                       # Number of busy cycles
system.cpu44.num_cc_register_reads            5285651                       # number of times the CC registers were read
system.cpu44.num_cc_register_writes           3836013                       # number of times the CC registers were written
system.cpu44.num_conditional_control_insts      2849058                       # number of instructions that are conditional controls
system.cpu44.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu44.num_fp_insts                           0                       # number of float instructions
system.cpu44.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu44.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu44.num_func_calls                   1315495                       # number of times a function call or return occured
system.cpu44.num_idle_cycles             2354099731.206803                       # Number of idle cycles
system.cpu44.num_int_alu_accesses            20866440                       # Number of integer alu accesses
system.cpu44.num_int_insts                   20866440                       # number of integer instructions
system.cpu44.num_int_register_reads          27535818                       # number of times the integer registers were read
system.cpu44.num_int_register_writes         16364319                       # number of times the integer registers were written
system.cpu44.num_load_insts                   4407753                       # Number of load instructions
system.cpu44.num_mem_refs                     7572334                       # number of memory refs
system.cpu44.num_store_insts                  3164581                       # Number of store instructions
system.cpu44.num_vec_alu_accesses               37314                       # Number of vector alu accesses
system.cpu44.num_vec_insts                      37314                       # number of vector instructions
system.cpu44.num_vec_register_reads             33455                       # number of times the vector registers were read
system.cpu44.num_vec_register_writes             4743                       # number of times the vector registers were written
system.cpu44.op_class::No_OpClass                5603      0.02%      0.02% # Class of executed instruction
system.cpu44.op_class::IntAlu                15095023     66.43%     66.45% # Class of executed instruction
system.cpu44.op_class::IntMult                  38434      0.17%     66.62% # Class of executed instruction
system.cpu44.op_class::IntDiv                    7199      0.03%     66.66% # Class of executed instruction
system.cpu44.op_class::FloatAdd                     0      0.00%     66.66% # Class of executed instruction
system.cpu44.op_class::FloatCmp                     0      0.00%     66.66% # Class of executed instruction
system.cpu44.op_class::FloatCvt                     0      0.00%     66.66% # Class of executed instruction
system.cpu44.op_class::FloatMult                    0      0.00%     66.66% # Class of executed instruction
system.cpu44.op_class::FloatMultAcc                 0      0.00%     66.66% # Class of executed instruction
system.cpu44.op_class::FloatDiv                     0      0.00%     66.66% # Class of executed instruction
system.cpu44.op_class::FloatMisc                 4554      0.02%     66.68% # Class of executed instruction
system.cpu44.op_class::FloatSqrt                    0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdAdd                      0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdAddAcc                   0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdAlu                      0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdCmp                      0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdCvt                      0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdMisc                     0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdMult                     0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdMultAcc                  0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdShift                    0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdShiftAcc                 0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdDiv                      0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdSqrt                     0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdFloatAdd                 0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdFloatAlu                 0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdFloatCmp                 0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdFloatCvt                 0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdFloatDiv                 0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdFloatMisc                0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdFloatMult                0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdFloatMultAcc             0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdFloatSqrt                0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdReduceAdd                0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdReduceAlu                0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdReduceCmp                0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdFloatReduceAdd            0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdFloatReduceCmp            0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdAes                      0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdAesMix                   0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdSha1Hash                 0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdSha1Hash2                0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdSha256Hash               0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdSha256Hash2              0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdShaSigma2                0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdShaSigma3                0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::SimdPredAlu                  0      0.00%     66.68% # Class of executed instruction
system.cpu44.op_class::MemRead                4407753     19.40%     86.07% # Class of executed instruction
system.cpu44.op_class::MemWrite               3164581     13.93%    100.00% # Class of executed instruction
system.cpu44.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu44.op_class::total                 22723147                       # Class of executed instruction
system.cpu45.Branches                         4232848                       # Number of branches fetched
system.cpu45.committedInsts                  19003413                       # Number of instructions committed
system.cpu45.committedOps                    22249243                       # Number of ops (including micro ops) committed
system.cpu45.dtb.accesses                     7320264                       # DTB accesses
system.cpu45.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu45.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu45.dtb.flush_entries                    903                       # Number of entries that have been flushed from TLB
system.cpu45.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu45.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu45.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu45.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.dtb.hits                         7310242                       # DTB hits
system.cpu45.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu45.dtb.inst_hits                          0                       # ITB inst hits
system.cpu45.dtb.inst_misses                        0                       # ITB inst misses
system.cpu45.dtb.misses                         10022                       # DTB misses
system.cpu45.dtb.perms_faults                     205                       # Number of TLB faults due to permissions restrictions
system.cpu45.dtb.prefetch_faults                 2203                       # Number of TLB faults due to prefetch
system.cpu45.dtb.read_accesses                4402332                       # DTB read accesses
system.cpu45.dtb.read_hits                    4393388                       # DTB read hits
system.cpu45.dtb.read_misses                     8944                       # DTB read misses
system.cpu45.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu45.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu45.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu45.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu45.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu45.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu45.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu45.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu45.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu45.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu45.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu45.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu45.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu45.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu45.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu45.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu45.dtb.walker.walkPageSizes::4K         9235     96.90%     96.90% # Table walker page sizes translated
system.cpu45.dtb.walker.walkPageSizes::2M          226      2.37%     99.28% # Table walker page sizes translated
system.cpu45.dtb.walker.walkPageSizes::1G           69      0.72%    100.00% # Table walker page sizes translated
system.cpu45.dtb.walker.walkPageSizes::total         9530                       # Table walker page sizes translated
system.cpu45.dtb.walker.walkRequestOrigin_Requested::Data        10022                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Requested::total        10022                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Completed::Data         9530                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin_Completed::total         9530                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkRequestOrigin::total        19552                       # Table walker requests started/completed, data/inst
system.cpu45.dtb.walker.walkWaitTime::samples        10022                       # Table walker wait (enqueue to first request) latency
system.cpu45.dtb.walker.walkWaitTime::0         10022    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu45.dtb.walker.walkWaitTime::total        10022                       # Table walker wait (enqueue to first request) latency
system.cpu45.dtb.walker.walks                   10022                       # Table walker walks requested
system.cpu45.dtb.walker.walksLong               10022                       # Table walker walks initiated with long descriptors
system.cpu45.dtb.walker.walksPending::samples  -2001612392                       # Table walker pending requests distribution
system.cpu45.dtb.walker.walksPending::0   -2001612392    100.00%    100.00% # Table walker pending requests distribution
system.cpu45.dtb.walker.walksPending::total  -2001612392                       # Table walker pending requests distribution
system.cpu45.dtb.write_accesses               2917932                       # DTB write accesses
system.cpu45.dtb.write_hits                   2916854                       # DTB write hits
system.cpu45.dtb.write_misses                    1078                       # DTB write misses
system.cpu45.idle_fraction                   0.990803                       # Percentage of idle cycles
system.cpu45.itb.accesses                    19004164                       # DTB accesses
system.cpu45.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu45.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu45.itb.flush_entries                    588                       # Number of entries that have been flushed from TLB
system.cpu45.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu45.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu45.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu45.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.itb.hits                        18977218                       # DTB hits
system.cpu45.itb.inst_accesses               19004164                       # ITB inst accesses
system.cpu45.itb.inst_hits                   18977218                       # ITB inst hits
system.cpu45.itb.inst_misses                    26946                       # ITB inst misses
system.cpu45.itb.misses                         26946                       # DTB misses
system.cpu45.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu45.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu45.itb.read_accesses                      0                       # DTB read accesses
system.cpu45.itb.read_hits                          0                       # DTB read hits
system.cpu45.itb.read_misses                        0                       # DTB read misses
system.cpu45.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu45.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu45.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu45.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu45.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu45.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu45.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu45.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu45.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu45.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu45.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu45.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu45.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu45.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu45.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu45.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu45.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu45.itb.walker.walkPageSizes::4K        26680     99.54%     99.54% # Table walker page sizes translated
system.cpu45.itb.walker.walkPageSizes::2M          122      0.46%    100.00% # Table walker page sizes translated
system.cpu45.itb.walker.walkPageSizes::total        26802                       # Table walker page sizes translated
system.cpu45.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Requested::Inst        26946                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Requested::total        26946                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Completed::Inst        26802                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin_Completed::total        26802                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkRequestOrigin::total        53748                       # Table walker requests started/completed, data/inst
system.cpu45.itb.walker.walkWaitTime::samples        26946                       # Table walker wait (enqueue to first request) latency
system.cpu45.itb.walker.walkWaitTime::0         26946    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu45.itb.walker.walkWaitTime::total        26946                       # Table walker wait (enqueue to first request) latency
system.cpu45.itb.walker.walks                   26946                       # Table walker walks requested
system.cpu45.itb.walker.walksLong               26946                       # Table walker walks initiated with long descriptors
system.cpu45.itb.walker.walksPending::samples  -2001620292                       # Table walker pending requests distribution
system.cpu45.itb.walker.walksPending::0   -2001620292    100.00%    100.00% # Table walker pending requests distribution
system.cpu45.itb.walker.walksPending::total  -2001620292                       # Table walker pending requests distribution
system.cpu45.itb.write_accesses                     0                       # DTB write accesses
system.cpu45.itb.write_hits                         0                       # DTB write hits
system.cpu45.itb.write_misses                       0                       # DTB write misses
system.cpu45.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu45.kern.inst.quiesce                   1330                       # number of quiesce instructions executed
system.cpu45.not_idle_fraction               0.009197                       # Percentage of non-idle cycles
system.cpu45.numCycles                     2416909367                       # number of cpu cycles simulated
system.cpu45.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu45.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu45.num_busy_cycles             22227868.997782                       # Number of busy cycles
system.cpu45.num_cc_register_reads            5789392                       # number of times the CC registers were read
system.cpu45.num_cc_register_writes           4394718                       # number of times the CC registers were written
system.cpu45.num_conditional_control_insts      2971024                       # number of instructions that are conditional controls
system.cpu45.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu45.num_fp_insts                           0                       # number of float instructions
system.cpu45.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu45.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu45.num_func_calls                   1105272                       # number of times a function call or return occured
system.cpu45.num_idle_cycles             2394681498.002218                       # Number of idle cycles
system.cpu45.num_int_alu_accesses            20301346                       # Number of integer alu accesses
system.cpu45.num_int_insts                   20301346                       # number of integer instructions
system.cpu45.num_int_register_reads          26984238                       # number of times the integer registers were read
system.cpu45.num_int_register_writes         16019887                       # number of times the integer registers were written
system.cpu45.num_load_insts                   4394939                       # Number of load instructions
system.cpu45.num_mem_refs                     7312105                       # number of memory refs
system.cpu45.num_store_insts                  2917166                       # Number of store instructions
system.cpu45.num_vec_alu_accesses               15347                       # Number of vector alu accesses
system.cpu45.num_vec_insts                      15347                       # number of vector instructions
system.cpu45.num_vec_register_reads             12626                       # number of times the vector registers were read
system.cpu45.num_vec_register_writes             2937                       # number of times the vector registers were written
system.cpu45.op_class::No_OpClass                4010      0.02%      0.02% # Class of executed instruction
system.cpu45.op_class::IntAlu                14881850     66.88%     66.90% # Class of executed instruction
system.cpu45.op_class::IntMult                  43050      0.19%     67.09% # Class of executed instruction
system.cpu45.op_class::IntDiv                    9206      0.04%     67.13% # Class of executed instruction
system.cpu45.op_class::FloatAdd                     5      0.00%     67.13% # Class of executed instruction
system.cpu45.op_class::FloatCmp                     0      0.00%     67.13% # Class of executed instruction
system.cpu45.op_class::FloatCvt                     5      0.00%     67.13% # Class of executed instruction
system.cpu45.op_class::FloatMult                    1      0.00%     67.13% # Class of executed instruction
system.cpu45.op_class::FloatMultAcc                 0      0.00%     67.13% # Class of executed instruction
system.cpu45.op_class::FloatDiv                     2      0.00%     67.13% # Class of executed instruction
system.cpu45.op_class::FloatMisc                  798      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::FloatSqrt                    0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdAdd                      0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdAddAcc                   0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdAlu                      0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdCmp                      0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdCvt                      0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdMisc                     0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdMult                     0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdMultAcc                  0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdShift                    0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdShiftAcc                 0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdDiv                      0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdSqrt                     0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdFloatAdd                 0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdFloatAlu                 0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdFloatCmp                 0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdFloatCvt                 0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdFloatDiv                 0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdFloatMisc                0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdFloatMult                0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdFloatMultAcc             0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdFloatSqrt                0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdReduceAdd                0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdReduceAlu                0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdReduceCmp                0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdFloatReduceAdd            0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdFloatReduceCmp            0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdAes                      0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdAesMix                   0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdSha1Hash                 0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdSha1Hash2                0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdSha256Hash               0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdSha256Hash2              0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdShaSigma2                0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdShaSigma3                0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::SimdPredAlu                  0      0.00%     67.14% # Class of executed instruction
system.cpu45.op_class::MemRead                4394939     19.75%     86.89% # Class of executed instruction
system.cpu45.op_class::MemWrite               2917166     13.11%    100.00% # Class of executed instruction
system.cpu45.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu45.op_class::total                 22251032                       # Class of executed instruction
system.cpu46.Branches                         1755838                       # Number of branches fetched
system.cpu46.committedInsts                   7637847                       # Number of instructions committed
system.cpu46.committedOps                     8918988                       # Number of ops (including micro ops) committed
system.cpu46.dtb.accesses                     2953800                       # DTB accesses
system.cpu46.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu46.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu46.dtb.flush_entries                    215                       # Number of entries that have been flushed from TLB
system.cpu46.dtb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu46.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu46.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu46.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.dtb.hits                         2951516                       # DTB hits
system.cpu46.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu46.dtb.inst_hits                          0                       # ITB inst hits
system.cpu46.dtb.inst_misses                        0                       # ITB inst misses
system.cpu46.dtb.misses                          2284                       # DTB misses
system.cpu46.dtb.perms_faults                      62                       # Number of TLB faults due to permissions restrictions
system.cpu46.dtb.prefetch_faults                  611                       # Number of TLB faults due to prefetch
system.cpu46.dtb.read_accesses                1872433                       # DTB read accesses
system.cpu46.dtb.read_hits                    1870427                       # DTB read hits
system.cpu46.dtb.read_misses                     2006                       # DTB read misses
system.cpu46.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu46.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu46.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu46.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu46.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu46.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu46.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu46.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu46.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu46.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu46.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu46.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu46.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu46.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu46.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu46.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu46.dtb.walker.walkPageSizes::4K         2061     97.35%     97.35% # Table walker page sizes translated
system.cpu46.dtb.walker.walkPageSizes::2M           40      1.89%     99.24% # Table walker page sizes translated
system.cpu46.dtb.walker.walkPageSizes::1G           16      0.76%    100.00% # Table walker page sizes translated
system.cpu46.dtb.walker.walkPageSizes::total         2117                       # Table walker page sizes translated
system.cpu46.dtb.walker.walkRequestOrigin_Requested::Data         2284                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Requested::total         2284                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Completed::Data         2117                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin_Completed::total         2117                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkRequestOrigin::total         4401                       # Table walker requests started/completed, data/inst
system.cpu46.dtb.walker.walkWaitTime::samples         2284                       # Table walker wait (enqueue to first request) latency
system.cpu46.dtb.walker.walkWaitTime::0          2284    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu46.dtb.walker.walkWaitTime::total         2284                       # Table walker wait (enqueue to first request) latency
system.cpu46.dtb.walker.walks                    2284                       # Table walker walks requested
system.cpu46.dtb.walker.walksLong                2284                       # Table walker walks initiated with long descriptors
system.cpu46.dtb.walker.walksPending::samples      5197556                       # Table walker pending requests distribution
system.cpu46.dtb.walker.walksPending::0       5197556    100.00%    100.00% # Table walker pending requests distribution
system.cpu46.dtb.walker.walksPending::total      5197556                       # Table walker pending requests distribution
system.cpu46.dtb.write_accesses               1081367                       # DTB write accesses
system.cpu46.dtb.write_hits                   1081089                       # DTB write hits
system.cpu46.dtb.write_misses                     278                       # DTB write misses
system.cpu46.idle_fraction                   0.996313                       # Percentage of idle cycles
system.cpu46.itb.accesses                     7637210                       # DTB accesses
system.cpu46.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu46.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu46.itb.flush_entries                    139                       # Number of entries that have been flushed from TLB
system.cpu46.itb.flush_tlb                          7                       # Number of times complete TLB was flushed
system.cpu46.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu46.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu46.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.itb.hits                         7630209                       # DTB hits
system.cpu46.itb.inst_accesses                7637210                       # ITB inst accesses
system.cpu46.itb.inst_hits                    7630209                       # ITB inst hits
system.cpu46.itb.inst_misses                     7001                       # ITB inst misses
system.cpu46.itb.misses                          7001                       # DTB misses
system.cpu46.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu46.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu46.itb.read_accesses                      0                       # DTB read accesses
system.cpu46.itb.read_hits                          0                       # DTB read hits
system.cpu46.itb.read_misses                        0                       # DTB read misses
system.cpu46.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu46.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu46.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu46.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu46.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu46.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu46.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu46.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu46.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu46.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu46.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu46.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu46.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu46.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu46.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu46.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu46.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu46.itb.walker.walkPageSizes::4K         6913     99.47%     99.47% # Table walker page sizes translated
system.cpu46.itb.walker.walkPageSizes::2M           37      0.53%    100.00% # Table walker page sizes translated
system.cpu46.itb.walker.walkPageSizes::total         6950                       # Table walker page sizes translated
system.cpu46.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Requested::Inst         7001                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Requested::total         7001                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Completed::Inst         6950                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin_Completed::total         6950                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkRequestOrigin::total        13951                       # Table walker requests started/completed, data/inst
system.cpu46.itb.walker.walkWaitTime::samples         7001                       # Table walker wait (enqueue to first request) latency
system.cpu46.itb.walker.walkWaitTime::0          7001    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu46.itb.walker.walkWaitTime::total         7001                       # Table walker wait (enqueue to first request) latency
system.cpu46.itb.walker.walks                    7001                       # Table walker walks requested
system.cpu46.itb.walker.walksLong                7001                       # Table walker walks initiated with long descriptors
system.cpu46.itb.walker.walksPending::samples      5189656                       # Table walker pending requests distribution
system.cpu46.itb.walker.walksPending::0       5189656    100.00%    100.00% # Table walker pending requests distribution
system.cpu46.itb.walker.walksPending::total      5189656                       # Table walker pending requests distribution
system.cpu46.itb.write_accesses                     0                       # DTB write accesses
system.cpu46.itb.write_hits                         0                       # DTB write hits
system.cpu46.itb.write_misses                       0                       # DTB write misses
system.cpu46.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu46.kern.inst.quiesce                   1187                       # number of quiesce instructions executed
system.cpu46.not_idle_fraction               0.003687                       # Percentage of non-idle cycles
system.cpu46.numCycles                     2373879921                       # number of cpu cycles simulated
system.cpu46.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu46.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu46.num_busy_cycles             8751348.383552                       # Number of busy cycles
system.cpu46.num_cc_register_reads            2712424                       # number of times the CC registers were read
system.cpu46.num_cc_register_writes           1372275                       # number of times the CC registers were written
system.cpu46.num_conditional_control_insts      1222507                       # number of instructions that are conditional controls
system.cpu46.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu46.num_fp_insts                           0                       # number of float instructions
system.cpu46.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu46.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu46.num_func_calls                    485071                       # number of times a function call or return occured
system.cpu46.num_idle_cycles             2365128572.616448                       # Number of idle cycles
system.cpu46.num_int_alu_accesses             7997850                       # Number of integer alu accesses
system.cpu46.num_int_insts                    7997850                       # number of integer instructions
system.cpu46.num_int_register_reads          10387406                       # number of times the integer registers were read
system.cpu46.num_int_register_writes          6219286                       # number of times the integer registers were written
system.cpu46.num_load_insts                   1870190                       # Number of load instructions
system.cpu46.num_mem_refs                     2951498                       # number of memory refs
system.cpu46.num_store_insts                  1081308                       # Number of store instructions
system.cpu46.num_vec_alu_accesses                2466                       # Number of vector alu accesses
system.cpu46.num_vec_insts                       2466                       # number of vector instructions
system.cpu46.num_vec_register_reads              1886                       # number of times the vector registers were read
system.cpu46.num_vec_register_writes              612                       # number of times the vector registers were written
system.cpu46.op_class::No_OpClass                1015      0.01%      0.01% # Class of executed instruction
system.cpu46.op_class::IntAlu                 5948267     66.69%     66.70% # Class of executed instruction
system.cpu46.op_class::IntMult                  15394      0.17%     66.87% # Class of executed instruction
system.cpu46.op_class::IntDiv                    3288      0.04%     66.91% # Class of executed instruction
system.cpu46.op_class::FloatAdd                     0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::FloatCmp                     0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::FloatCvt                     0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::FloatMult                    0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::FloatMultAcc                 0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::FloatDiv                     0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::FloatMisc                   30      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::FloatSqrt                    0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdAdd                      0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdAddAcc                   0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdAlu                      0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdCmp                      0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdCvt                      0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdMisc                     0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdMult                     0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdMultAcc                  0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdShift                    0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdShiftAcc                 0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdDiv                      0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdSqrt                     0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdFloatAdd                 0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdFloatAlu                 0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdFloatCmp                 0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdFloatCvt                 0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdFloatDiv                 0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdFloatMisc                0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdFloatMult                0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdFloatMultAcc             0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdFloatSqrt                0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdReduceAdd                0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdReduceAlu                0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdReduceCmp                0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdFloatReduceAdd            0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdFloatReduceCmp            0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdAes                      0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdAesMix                   0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdSha1Hash                 0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdSha1Hash2                0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdSha256Hash               0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdSha256Hash2              0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdShaSigma2                0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdShaSigma3                0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::SimdPredAlu                  0      0.00%     66.91% # Class of executed instruction
system.cpu46.op_class::MemRead                1870190     20.97%     87.88% # Class of executed instruction
system.cpu46.op_class::MemWrite               1081308     12.12%    100.00% # Class of executed instruction
system.cpu46.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu46.op_class::total                  8919492                       # Class of executed instruction
system.cpu47.Branches                         4459554                       # Number of branches fetched
system.cpu47.committedInsts                  20079504                       # Number of instructions committed
system.cpu47.committedOps                    23510105                       # Number of ops (including micro ops) committed
system.cpu47.dtb.accesses                     7866032                       # DTB accesses
system.cpu47.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu47.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu47.dtb.flush_entries                   1227                       # Number of entries that have been flushed from TLB
system.cpu47.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu47.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu47.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu47.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.dtb.hits                         7858278                       # DTB hits
system.cpu47.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu47.dtb.inst_hits                          0                       # ITB inst hits
system.cpu47.dtb.inst_misses                        0                       # ITB inst misses
system.cpu47.dtb.misses                          7754                       # DTB misses
system.cpu47.dtb.perms_faults                     312                       # Number of TLB faults due to permissions restrictions
system.cpu47.dtb.prefetch_faults                 2341                       # Number of TLB faults due to prefetch
system.cpu47.dtb.read_accesses                4754993                       # DTB read accesses
system.cpu47.dtb.read_hits                    4748347                       # DTB read hits
system.cpu47.dtb.read_misses                     6646                       # DTB read misses
system.cpu47.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu47.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu47.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu47.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu47.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu47.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu47.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu47.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu47.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu47.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu47.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu47.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu47.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu47.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu47.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu47.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu47.dtb.walker.walkPageSizes::4K         7012     97.35%     97.35% # Table walker page sizes translated
system.cpu47.dtb.walker.walkPageSizes::2M          150      2.08%     99.43% # Table walker page sizes translated
system.cpu47.dtb.walker.walkPageSizes::1G           41      0.57%    100.00% # Table walker page sizes translated
system.cpu47.dtb.walker.walkPageSizes::total         7203                       # Table walker page sizes translated
system.cpu47.dtb.walker.walkRequestOrigin_Requested::Data         7754                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Requested::total         7754                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Completed::Data         7203                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin_Completed::total         7203                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkRequestOrigin::total        14957                       # Table walker requests started/completed, data/inst
system.cpu47.dtb.walker.walkWaitTime::samples         7754                       # Table walker wait (enqueue to first request) latency
system.cpu47.dtb.walker.walkWaitTime::0          7754    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu47.dtb.walker.walkWaitTime::total         7754                       # Table walker wait (enqueue to first request) latency
system.cpu47.dtb.walker.walks                    7754                       # Table walker walks requested
system.cpu47.dtb.walker.walksLong                7754                       # Table walker walks initiated with long descriptors
system.cpu47.dtb.walker.walksPending::samples   2012107044                       # Table walker pending requests distribution
system.cpu47.dtb.walker.walksPending::0    2012107044    100.00%    100.00% # Table walker pending requests distribution
system.cpu47.dtb.walker.walksPending::total   2012107044                       # Table walker pending requests distribution
system.cpu47.dtb.write_accesses               3111039                       # DTB write accesses
system.cpu47.dtb.write_hits                   3109931                       # DTB write hits
system.cpu47.dtb.write_misses                    1108                       # DTB write misses
system.cpu47.idle_fraction                   0.990282                       # Percentage of idle cycles
system.cpu47.itb.accesses                    20080447                       # DTB accesses
system.cpu47.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu47.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu47.itb.flush_entries                    840                       # Number of entries that have been flushed from TLB
system.cpu47.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu47.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu47.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu47.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.itb.hits                        20059075                       # DTB hits
system.cpu47.itb.inst_accesses               20080447                       # ITB inst accesses
system.cpu47.itb.inst_hits                   20059075                       # ITB inst hits
system.cpu47.itb.inst_misses                    21372                       # ITB inst misses
system.cpu47.itb.misses                         21372                       # DTB misses
system.cpu47.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu47.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu47.itb.read_accesses                      0                       # DTB read accesses
system.cpu47.itb.read_hits                          0                       # DTB read hits
system.cpu47.itb.read_misses                        0                       # DTB read misses
system.cpu47.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu47.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu47.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu47.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu47.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu47.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu47.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu47.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu47.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu47.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu47.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu47.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu47.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu47.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu47.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu47.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu47.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu47.itb.walker.walkPageSizes::4K        21105     99.55%     99.55% # Table walker page sizes translated
system.cpu47.itb.walker.walkPageSizes::2M           95      0.45%    100.00% # Table walker page sizes translated
system.cpu47.itb.walker.walkPageSizes::total        21200                       # Table walker page sizes translated
system.cpu47.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Requested::Inst        21372                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Requested::total        21372                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Completed::Inst        21200                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin_Completed::total        21200                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkRequestOrigin::total        42572                       # Table walker requests started/completed, data/inst
system.cpu47.itb.walker.walkWaitTime::samples        21372                       # Table walker wait (enqueue to first request) latency
system.cpu47.itb.walker.walkWaitTime::0         21372    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu47.itb.walker.walkWaitTime::total        21372                       # Table walker wait (enqueue to first request) latency
system.cpu47.itb.walker.walks                   21372                       # Table walker walks requested
system.cpu47.itb.walker.walksLong               21372                       # Table walker walks initiated with long descriptors
system.cpu47.itb.walker.walksPending::samples   2012099144                       # Table walker pending requests distribution
system.cpu47.itb.walker.walksPending::0    2012099144    100.00%    100.00% # Table walker pending requests distribution
system.cpu47.itb.walker.walksPending::total   2012099144                       # Table walker pending requests distribution
system.cpu47.itb.write_accesses                     0                       # DTB write accesses
system.cpu47.itb.write_hits                         0                       # DTB write hits
system.cpu47.itb.write_misses                       0                       # DTB write misses
system.cpu47.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu47.kern.inst.quiesce                   1371                       # number of quiesce instructions executed
system.cpu47.not_idle_fraction               0.009718                       # Percentage of non-idle cycles
system.cpu47.numCycles                     2416909408                       # number of cpu cycles simulated
system.cpu47.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu47.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu47.num_busy_cycles             23487612.797637                       # Number of busy cycles
system.cpu47.num_cc_register_reads            6021707                       # number of times the CC registers were read
system.cpu47.num_cc_register_writes           4583739                       # number of times the CC registers were written
system.cpu47.num_conditional_control_insts      3116098                       # number of instructions that are conditional controls
system.cpu47.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu47.num_fp_insts                           0                       # number of float instructions
system.cpu47.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu47.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu47.num_func_calls                   1131143                       # number of times a function call or return occured
system.cpu47.num_idle_cycles             2393421795.202363                       # Number of idle cycles
system.cpu47.num_int_alu_accesses            21444403                       # Number of integer alu accesses
system.cpu47.num_int_insts                   21444403                       # number of integer instructions
system.cpu47.num_int_register_reads          28021295                       # number of times the integer registers were read
system.cpu47.num_int_register_writes         16953441                       # number of times the integer registers were written
system.cpu47.num_load_insts                   4748467                       # Number of load instructions
system.cpu47.num_mem_refs                     7859348                       # number of memory refs
system.cpu47.num_store_insts                  3110881                       # Number of store instructions
system.cpu47.num_vec_alu_accesses               11084                       # Number of vector alu accesses
system.cpu47.num_vec_insts                      11084                       # number of vector instructions
system.cpu47.num_vec_register_reads              9592                       # number of times the vector registers were read
system.cpu47.num_vec_register_writes             1536                       # number of times the vector registers were written
system.cpu47.op_class::No_OpClass                4485      0.02%      0.02% # Class of executed instruction
system.cpu47.op_class::IntAlu                15594127     66.32%     66.34% # Class of executed instruction
system.cpu47.op_class::IntMult                  43662      0.19%     66.53% # Class of executed instruction
system.cpu47.op_class::IntDiv                   10337      0.04%     66.57% # Class of executed instruction
system.cpu47.op_class::FloatAdd                     0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::FloatCmp                     0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::FloatCvt                     0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::FloatMult                    0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::FloatMultAcc                 0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::FloatDiv                     0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::FloatMisc                  119      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::FloatSqrt                    0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdAdd                      0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdAddAcc                   0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdAlu                      0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdCmp                      0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdCvt                      0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdMisc                     0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdMult                     0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdMultAcc                  0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdShift                    0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdShiftAcc                 0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdDiv                      0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdSqrt                     0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdFloatAdd                 0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdFloatAlu                 0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdFloatCmp                 0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdFloatCvt                 0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdFloatDiv                 0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdFloatMisc                0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdFloatMult                0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdFloatMultAcc             0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdFloatSqrt                0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdReduceAdd                0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdReduceAlu                0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdReduceCmp                0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdFloatReduceAdd            0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdFloatReduceCmp            0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdAes                      0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdAesMix                   0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdSha1Hash                 0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdSha1Hash2                0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdSha256Hash               0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdSha256Hash2              0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdShaSigma2                0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdShaSigma3                0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::SimdPredAlu                  0      0.00%     66.57% # Class of executed instruction
system.cpu47.op_class::MemRead                4748467     20.20%     86.77% # Class of executed instruction
system.cpu47.op_class::MemWrite               3110881     13.23%    100.00% # Class of executed instruction
system.cpu47.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu47.op_class::total                 23512078                       # Class of executed instruction
system.cpu48.Branches                         3811461                       # Number of branches fetched
system.cpu48.committedInsts                  17207431                       # Number of instructions committed
system.cpu48.committedOps                    20205348                       # Number of ops (including micro ops) committed
system.cpu48.dtb.accesses                     6780067                       # DTB accesses
system.cpu48.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu48.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu48.dtb.flush_entries                    802                       # Number of entries that have been flushed from TLB
system.cpu48.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu48.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu48.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu48.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.dtb.hits                         6775090                       # DTB hits
system.cpu48.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu48.dtb.inst_hits                          0                       # ITB inst hits
system.cpu48.dtb.inst_misses                        0                       # ITB inst misses
system.cpu48.dtb.misses                          4977                       # DTB misses
system.cpu48.dtb.perms_faults                     232                       # Number of TLB faults due to permissions restrictions
system.cpu48.dtb.prefetch_faults                 1611                       # Number of TLB faults due to prefetch
system.cpu48.dtb.read_accesses                4098205                       # DTB read accesses
system.cpu48.dtb.read_hits                    4093999                       # DTB read hits
system.cpu48.dtb.read_misses                     4206                       # DTB read misses
system.cpu48.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu48.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu48.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu48.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu48.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu48.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu48.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu48.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu48.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu48.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu48.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu48.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu48.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu48.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu48.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu48.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu48.dtb.walker.walkPageSizes::4K         4461     97.15%     97.15% # Table walker page sizes translated
system.cpu48.dtb.walker.walkPageSizes::2M           98      2.13%     99.28% # Table walker page sizes translated
system.cpu48.dtb.walker.walkPageSizes::1G           33      0.72%    100.00% # Table walker page sizes translated
system.cpu48.dtb.walker.walkPageSizes::total         4592                       # Table walker page sizes translated
system.cpu48.dtb.walker.walkRequestOrigin_Requested::Data         4977                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Requested::total         4977                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Completed::Data         4592                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin_Completed::total         4592                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkRequestOrigin::total         9569                       # Table walker requests started/completed, data/inst
system.cpu48.dtb.walker.walkWaitTime::samples         4977                       # Table walker wait (enqueue to first request) latency
system.cpu48.dtb.walker.walkWaitTime::0          4977    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu48.dtb.walker.walkWaitTime::total         4977                       # Table walker wait (enqueue to first request) latency
system.cpu48.dtb.walker.walks                    4977                       # Table walker walks requested
system.cpu48.dtb.walker.walksLong                4977                       # Table walker walks initiated with long descriptors
system.cpu48.dtb.walker.walksPending::samples   -275991844                       # Table walker pending requests distribution
system.cpu48.dtb.walker.walksPending::0    -275991844    100.00%    100.00% # Table walker pending requests distribution
system.cpu48.dtb.walker.walksPending::total   -275991844                       # Table walker pending requests distribution
system.cpu48.dtb.write_accesses               2681862                       # DTB write accesses
system.cpu48.dtb.write_hits                   2681091                       # DTB write hits
system.cpu48.dtb.write_misses                     771                       # DTB write misses
system.cpu48.idle_fraction                   0.991648                       # Percentage of idle cycles
system.cpu48.itb.accesses                    17207699                       # DTB accesses
system.cpu48.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu48.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu48.itb.flush_entries                    521                       # Number of entries that have been flushed from TLB
system.cpu48.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu48.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu48.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu48.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.itb.hits                        17192359                       # DTB hits
system.cpu48.itb.inst_accesses               17207699                       # ITB inst accesses
system.cpu48.itb.inst_hits                   17192359                       # ITB inst hits
system.cpu48.itb.inst_misses                    15340                       # ITB inst misses
system.cpu48.itb.misses                         15340                       # DTB misses
system.cpu48.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu48.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu48.itb.read_accesses                      0                       # DTB read accesses
system.cpu48.itb.read_hits                          0                       # DTB read hits
system.cpu48.itb.read_misses                        0                       # DTB read misses
system.cpu48.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu48.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu48.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu48.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu48.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu48.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu48.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu48.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu48.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu48.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu48.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu48.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu48.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu48.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu48.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu48.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu48.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu48.itb.walker.walkPageSizes::4K        15137     99.53%     99.53% # Table walker page sizes translated
system.cpu48.itb.walker.walkPageSizes::2M           72      0.47%    100.00% # Table walker page sizes translated
system.cpu48.itb.walker.walkPageSizes::total        15209                       # Table walker page sizes translated
system.cpu48.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Requested::Inst        15340                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Requested::total        15340                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Completed::Inst        15209                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin_Completed::total        15209                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkRequestOrigin::total        30549                       # Table walker requests started/completed, data/inst
system.cpu48.itb.walker.walkWaitTime::samples        15340                       # Table walker wait (enqueue to first request) latency
system.cpu48.itb.walker.walkWaitTime::0         15340    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu48.itb.walker.walkWaitTime::total        15340                       # Table walker wait (enqueue to first request) latency
system.cpu48.itb.walker.walks                   15340                       # Table walker walks requested
system.cpu48.itb.walker.walksLong               15340                       # Table walker walks initiated with long descriptors
system.cpu48.itb.walker.walksPending::samples   -275999744                       # Table walker pending requests distribution
system.cpu48.itb.walker.walksPending::0    -275999744    100.00%    100.00% # Table walker pending requests distribution
system.cpu48.itb.walker.walksPending::total   -275999744                       # Table walker pending requests distribution
system.cpu48.itb.write_accesses                     0                       # DTB write accesses
system.cpu48.itb.write_hits                         0                       # DTB write hits
system.cpu48.itb.write_misses                       0                       # DTB write misses
system.cpu48.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu48.kern.inst.quiesce                   1193                       # number of quiesce instructions executed
system.cpu48.not_idle_fraction               0.008352                       # Percentage of non-idle cycles
system.cpu48.numCycles                     2416909619                       # number of cpu cycles simulated
system.cpu48.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu48.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu48.num_busy_cycles             20185676.964024                       # Number of busy cycles
system.cpu48.num_cc_register_reads            5092040                       # number of times the CC registers were read
system.cpu48.num_cc_register_writes           3697218                       # number of times the CC registers were written
system.cpu48.num_conditional_control_insts      2614878                       # number of instructions that are conditional controls
system.cpu48.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu48.num_fp_insts                           0                       # number of float instructions
system.cpu48.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu48.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu48.num_func_calls                   1021087                       # number of times a function call or return occured
system.cpu48.num_idle_cycles             2396723942.035976                       # Number of idle cycles
system.cpu48.num_int_alu_accesses            18448495                       # Number of integer alu accesses
system.cpu48.num_int_insts                   18448495                       # number of integer instructions
system.cpu48.num_int_register_reads          24055270                       # number of times the integer registers were read
system.cpu48.num_int_register_writes         14577698                       # number of times the integer registers were written
system.cpu48.num_load_insts                   4092297                       # Number of load instructions
system.cpu48.num_mem_refs                     6773960                       # number of memory refs
system.cpu48.num_store_insts                  2681663                       # Number of store instructions
system.cpu48.num_vec_alu_accesses                7941                       # Number of vector alu accesses
system.cpu48.num_vec_insts                       7941                       # number of vector instructions
system.cpu48.num_vec_register_reads              6675                       # number of times the vector registers were read
system.cpu48.num_vec_register_writes             1298                       # number of times the vector registers were written
system.cpu48.op_class::No_OpClass                3224      0.02%      0.02% # Class of executed instruction
system.cpu48.op_class::IntAlu                13384583     66.24%     66.25% # Class of executed instruction
system.cpu48.op_class::IntMult                  36104      0.18%     66.43% # Class of executed instruction
system.cpu48.op_class::IntDiv                    8703      0.04%     66.48% # Class of executed instruction
system.cpu48.op_class::FloatAdd                     0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::FloatCmp                     0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::FloatCvt                     0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::FloatMult                    0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::FloatMultAcc                 0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::FloatDiv                     0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::FloatMisc                  123      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::FloatSqrt                    0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdAdd                      0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdAddAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdAlu                      0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdCmp                      0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdCvt                      0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdMisc                     0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdMult                     0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdMultAcc                  0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdShift                    0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdShiftAcc                 0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdDiv                      0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdSqrt                     0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdFloatAdd                 0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdFloatAlu                 0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdFloatCmp                 0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdFloatCvt                 0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdFloatDiv                 0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdFloatMisc                0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdFloatMult                0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdFloatMultAcc             0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdFloatSqrt                0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdReduceAdd                0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdReduceAlu                0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdReduceCmp                0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdFloatReduceAdd            0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdFloatReduceCmp            0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdAes                      0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdAesMix                   0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdSha1Hash                 0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdSha1Hash2                0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdSha256Hash               0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdSha256Hash2              0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdShaSigma2                0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdShaSigma3                0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::SimdPredAlu                  0      0.00%     66.48% # Class of executed instruction
system.cpu48.op_class::MemRead                4092297     20.25%     86.73% # Class of executed instruction
system.cpu48.op_class::MemWrite               2681663     13.27%    100.00% # Class of executed instruction
system.cpu48.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu48.op_class::total                 20206697                       # Class of executed instruction
system.cpu49.Branches                         4713283                       # Number of branches fetched
system.cpu49.committedInsts                  21061450                       # Number of instructions committed
system.cpu49.committedOps                    24678280                       # Number of ops (including micro ops) committed
system.cpu49.dtb.accesses                     8302719                       # DTB accesses
system.cpu49.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu49.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu49.dtb.flush_entries                    964                       # Number of entries that have been flushed from TLB
system.cpu49.dtb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu49.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu49.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu49.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.dtb.hits                         8296144                       # DTB hits
system.cpu49.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu49.dtb.inst_hits                          0                       # ITB inst hits
system.cpu49.dtb.inst_misses                        0                       # ITB inst misses
system.cpu49.dtb.misses                          6575                       # DTB misses
system.cpu49.dtb.perms_faults                     178                       # Number of TLB faults due to permissions restrictions
system.cpu49.dtb.prefetch_faults                 1858                       # Number of TLB faults due to prefetch
system.cpu49.dtb.read_accesses                5027603                       # DTB read accesses
system.cpu49.dtb.read_hits                    5021943                       # DTB read hits
system.cpu49.dtb.read_misses                     5660                       # DTB read misses
system.cpu49.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu49.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu49.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu49.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu49.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu49.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu49.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu49.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu49.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu49.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu49.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu49.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu49.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu49.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu49.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu49.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu49.dtb.walker.walkPageSizes::4K         6015     96.50%     96.50% # Table walker page sizes translated
system.cpu49.dtb.walker.walkPageSizes::2M          166      2.66%     99.17% # Table walker page sizes translated
system.cpu49.dtb.walker.walkPageSizes::1G           52      0.83%    100.00% # Table walker page sizes translated
system.cpu49.dtb.walker.walkPageSizes::total         6233                       # Table walker page sizes translated
system.cpu49.dtb.walker.walkRequestOrigin_Requested::Data         6575                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Requested::total         6575                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Completed::Data         6233                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin_Completed::total         6233                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkRequestOrigin::total        12808                       # Table walker requests started/completed, data/inst
system.cpu49.dtb.walker.walkWaitTime::samples         6575                       # Table walker wait (enqueue to first request) latency
system.cpu49.dtb.walker.walkWaitTime::0          6575    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu49.dtb.walker.walkWaitTime::total         6575                       # Table walker wait (enqueue to first request) latency
system.cpu49.dtb.walker.walks                    6575                       # Table walker walks requested
system.cpu49.dtb.walker.walksLong                6575                       # Table walker walks initiated with long descriptors
system.cpu49.dtb.walker.walksPending::samples   1730895524                       # Table walker pending requests distribution
system.cpu49.dtb.walker.walksPending::0    1730895524    100.00%    100.00% # Table walker pending requests distribution
system.cpu49.dtb.walker.walksPending::total   1730895524                       # Table walker pending requests distribution
system.cpu49.dtb.write_accesses               3275116                       # DTB write accesses
system.cpu49.dtb.write_hits                   3274201                       # DTB write hits
system.cpu49.dtb.write_misses                     915                       # DTB write misses
system.cpu49.idle_fraction                   0.989799                       # Percentage of idle cycles
system.cpu49.itb.accesses                    21061874                       # DTB accesses
system.cpu49.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu49.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu49.itb.flush_entries                    774                       # Number of entries that have been flushed from TLB
system.cpu49.itb.flush_tlb                         11                       # Number of times complete TLB was flushed
system.cpu49.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu49.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu49.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.itb.hits                        21038057                       # DTB hits
system.cpu49.itb.inst_accesses               21061874                       # ITB inst accesses
system.cpu49.itb.inst_hits                   21038057                       # ITB inst hits
system.cpu49.itb.inst_misses                    23817                       # ITB inst misses
system.cpu49.itb.misses                         23817                       # DTB misses
system.cpu49.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu49.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu49.itb.read_accesses                      0                       # DTB read accesses
system.cpu49.itb.read_hits                          0                       # DTB read hits
system.cpu49.itb.read_misses                        0                       # DTB read misses
system.cpu49.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu49.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu49.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu49.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu49.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu49.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu49.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu49.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu49.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu49.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu49.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu49.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu49.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu49.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu49.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu49.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu49.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu49.itb.walker.walkPageSizes::4K        23539     99.33%     99.33% # Table walker page sizes translated
system.cpu49.itb.walker.walkPageSizes::2M          159      0.67%    100.00% # Table walker page sizes translated
system.cpu49.itb.walker.walkPageSizes::total        23698                       # Table walker page sizes translated
system.cpu49.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Requested::Inst        23817                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Requested::total        23817                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Completed::Inst        23698                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin_Completed::total        23698                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkRequestOrigin::total        47515                       # Table walker requests started/completed, data/inst
system.cpu49.itb.walker.walkWaitTime::samples        23817                       # Table walker wait (enqueue to first request) latency
system.cpu49.itb.walker.walkWaitTime::0         23817    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu49.itb.walker.walkWaitTime::total        23817                       # Table walker wait (enqueue to first request) latency
system.cpu49.itb.walker.walks                   23817                       # Table walker walks requested
system.cpu49.itb.walker.walksLong               23817                       # Table walker walks initiated with long descriptors
system.cpu49.itb.walker.walksPending::samples   1730887624                       # Table walker pending requests distribution
system.cpu49.itb.walker.walksPending::0    1730887624    100.00%    100.00% # Table walker pending requests distribution
system.cpu49.itb.walker.walksPending::total   1730887624                       # Table walker pending requests distribution
system.cpu49.itb.write_accesses                     0                       # DTB write accesses
system.cpu49.itb.write_hits                         0                       # DTB write hits
system.cpu49.itb.write_misses                       0                       # DTB write misses
system.cpu49.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu49.kern.inst.quiesce                   1350                       # number of quiesce instructions executed
system.cpu49.not_idle_fraction               0.010201                       # Percentage of non-idle cycles
system.cpu49.numCycles                     2416909387                       # number of cpu cycles simulated
system.cpu49.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu49.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu49.num_busy_cycles             24654099.015682                       # Number of busy cycles
system.cpu49.num_cc_register_reads            6275719                       # number of times the CC registers were read
system.cpu49.num_cc_register_writes           4863822                       # number of times the CC registers were written
system.cpu49.num_conditional_control_insts      3247235                       # number of instructions that are conditional controls
system.cpu49.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu49.num_fp_insts                           0                       # number of float instructions
system.cpu49.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu49.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu49.num_func_calls                   1231941                       # number of times a function call or return occured
system.cpu49.num_idle_cycles             2392255287.984318                       # Number of idle cycles
system.cpu49.num_int_alu_accesses            22549279                       # Number of integer alu accesses
system.cpu49.num_int_insts                   22549279                       # number of integer instructions
system.cpu49.num_int_register_reads          29425031                       # number of times the integer registers were read
system.cpu49.num_int_register_writes         17769504                       # number of times the integer registers were written
system.cpu49.num_load_insts                   5018839                       # Number of load instructions
system.cpu49.num_mem_refs                     8293569                       # number of memory refs
system.cpu49.num_store_insts                  3274730                       # Number of store instructions
system.cpu49.num_vec_alu_accesses               17890                       # Number of vector alu accesses
system.cpu49.num_vec_insts                      17890                       # number of vector instructions
system.cpu49.num_vec_register_reads             15576                       # number of times the vector registers were read
system.cpu49.num_vec_register_writes             2466                       # number of times the vector registers were written
system.cpu49.op_class::No_OpClass                5685      0.02%      0.02% # Class of executed instruction
system.cpu49.op_class::IntAlu                16325918     66.15%     66.17% # Class of executed instruction
system.cpu49.op_class::IntMult                  44154      0.18%     66.35% # Class of executed instruction
system.cpu49.op_class::IntDiv                    9992      0.04%     66.39% # Class of executed instruction
system.cpu49.op_class::FloatAdd                     0      0.00%     66.39% # Class of executed instruction
system.cpu49.op_class::FloatCmp                     0      0.00%     66.39% # Class of executed instruction
system.cpu49.op_class::FloatCvt                     0      0.00%     66.39% # Class of executed instruction
system.cpu49.op_class::FloatMult                    0      0.00%     66.39% # Class of executed instruction
system.cpu49.op_class::FloatMultAcc                 0      0.00%     66.39% # Class of executed instruction
system.cpu49.op_class::FloatDiv                     0      0.00%     66.39% # Class of executed instruction
system.cpu49.op_class::FloatMisc                  489      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::FloatSqrt                    0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdAdd                      0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdAddAcc                   0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdAlu                      0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdCmp                      0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdCvt                      0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdMisc                     0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdMult                     0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdMultAcc                  0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdShift                    0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdShiftAcc                 0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdDiv                      0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdSqrt                     0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdFloatAdd                 0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdFloatAlu                 0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdFloatCmp                 0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdFloatCvt                 0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdFloatDiv                 0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdFloatMisc                0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdFloatMult                0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdFloatMultAcc             0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdFloatSqrt                0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdReduceAdd                0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdReduceAlu                0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdReduceCmp                0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdFloatReduceAdd            0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdFloatReduceCmp            0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdAes                      0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdAesMix                   0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdSha1Hash                 0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdSha1Hash2                0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdSha256Hash               0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdSha256Hash2              0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdShaSigma2                0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdShaSigma3                0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::SimdPredAlu                  0      0.00%     66.40% # Class of executed instruction
system.cpu49.op_class::MemRead                5018839     20.34%     86.73% # Class of executed instruction
system.cpu49.op_class::MemWrite               3274730     13.27%    100.00% # Class of executed instruction
system.cpu49.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu49.op_class::total                 24679807                       # Class of executed instruction
system.cpu50.Branches                         2790295                       # Number of branches fetched
system.cpu50.committedInsts                  12775248                       # Number of instructions committed
system.cpu50.committedOps                    14809730                       # Number of ops (including micro ops) committed
system.cpu50.dtb.accesses                     4796585                       # DTB accesses
system.cpu50.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu50.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu50.dtb.flush_entries                    300                       # Number of entries that have been flushed from TLB
system.cpu50.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu50.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu50.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu50.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.dtb.hits                         4794402                       # DTB hits
system.cpu50.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu50.dtb.inst_hits                          0                       # ITB inst hits
system.cpu50.dtb.inst_misses                        0                       # ITB inst misses
system.cpu50.dtb.misses                          2183                       # DTB misses
system.cpu50.dtb.perms_faults                      91                       # Number of TLB faults due to permissions restrictions
system.cpu50.dtb.prefetch_faults                  834                       # Number of TLB faults due to prefetch
system.cpu50.dtb.read_accesses                2944636                       # DTB read accesses
system.cpu50.dtb.read_hits                    2943056                       # DTB read hits
system.cpu50.dtb.read_misses                     1580                       # DTB read misses
system.cpu50.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu50.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu50.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu50.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu50.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu50.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu50.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu50.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu50.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu50.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu50.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu50.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu50.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu50.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu50.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu50.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu50.dtb.walker.walkPageSizes::4K         1937     97.73%     97.73% # Table walker page sizes translated
system.cpu50.dtb.walker.walkPageSizes::2M           33      1.66%     99.39% # Table walker page sizes translated
system.cpu50.dtb.walker.walkPageSizes::1G           12      0.61%    100.00% # Table walker page sizes translated
system.cpu50.dtb.walker.walkPageSizes::total         1982                       # Table walker page sizes translated
system.cpu50.dtb.walker.walkRequestOrigin_Requested::Data         2183                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Requested::total         2183                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Completed::Data         1982                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin_Completed::total         1982                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkRequestOrigin::total         4165                       # Table walker requests started/completed, data/inst
system.cpu50.dtb.walker.walkWaitTime::samples         2183                       # Table walker wait (enqueue to first request) latency
system.cpu50.dtb.walker.walkWaitTime::0          2183    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu50.dtb.walker.walkWaitTime::total         2183                       # Table walker wait (enqueue to first request) latency
system.cpu50.dtb.walker.walks                    2183                       # Table walker walks requested
system.cpu50.dtb.walker.walksLong                2183                       # Table walker walks initiated with long descriptors
system.cpu50.dtb.walker.walksPending::samples   -557084864                       # Table walker pending requests distribution
system.cpu50.dtb.walker.walksPending::0    -557084864    100.00%    100.00% # Table walker pending requests distribution
system.cpu50.dtb.walker.walksPending::total   -557084864                       # Table walker pending requests distribution
system.cpu50.dtb.write_accesses               1851949                       # DTB write accesses
system.cpu50.dtb.write_hits                   1851346                       # DTB write hits
system.cpu50.dtb.write_misses                     603                       # DTB write misses
system.cpu50.idle_fraction                   0.993879                       # Percentage of idle cycles
system.cpu50.itb.accesses                    12774718                       # DTB accesses
system.cpu50.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu50.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu50.itb.flush_entries                    204                       # Number of entries that have been flushed from TLB
system.cpu50.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu50.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu50.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu50.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.itb.hits                        12758869                       # DTB hits
system.cpu50.itb.inst_accesses               12774718                       # ITB inst accesses
system.cpu50.itb.inst_hits                   12758869                       # ITB inst hits
system.cpu50.itb.inst_misses                    15849                       # ITB inst misses
system.cpu50.itb.misses                         15849                       # DTB misses
system.cpu50.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu50.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu50.itb.read_accesses                      0                       # DTB read accesses
system.cpu50.itb.read_hits                          0                       # DTB read hits
system.cpu50.itb.read_misses                        0                       # DTB read misses
system.cpu50.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu50.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu50.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu50.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu50.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu50.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu50.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu50.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu50.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu50.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu50.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu50.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu50.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu50.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu50.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu50.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu50.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu50.itb.walker.walkPageSizes::4K        15630     99.09%     99.09% # Table walker page sizes translated
system.cpu50.itb.walker.walkPageSizes::2M          143      0.91%    100.00% # Table walker page sizes translated
system.cpu50.itb.walker.walkPageSizes::total        15773                       # Table walker page sizes translated
system.cpu50.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Requested::Inst        15849                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Requested::total        15849                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Completed::Inst        15773                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin_Completed::total        15773                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkRequestOrigin::total        31622                       # Table walker requests started/completed, data/inst
system.cpu50.itb.walker.walkWaitTime::samples        15849                       # Table walker wait (enqueue to first request) latency
system.cpu50.itb.walker.walkWaitTime::0         15849    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu50.itb.walker.walkWaitTime::total        15849                       # Table walker wait (enqueue to first request) latency
system.cpu50.itb.walker.walks                   15849                       # Table walker walks requested
system.cpu50.itb.walker.walksLong               15849                       # Table walker walks initiated with long descriptors
system.cpu50.itb.walker.walksPending::samples   -557092764                       # Table walker pending requests distribution
system.cpu50.itb.walker.walksPending::0    -557092764    100.00%    100.00% # Table walker pending requests distribution
system.cpu50.itb.walker.walksPending::total   -557092764                       # Table walker pending requests distribution
system.cpu50.itb.write_accesses                     0                       # DTB write accesses
system.cpu50.itb.write_hits                         0                       # DTB write hits
system.cpu50.itb.write_misses                       0                       # DTB write misses
system.cpu50.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu50.kern.inst.quiesce                   1365                       # number of quiesce instructions executed
system.cpu50.not_idle_fraction               0.006121                       # Percentage of non-idle cycles
system.cpu50.numCycles                     2377112099                       # number of cpu cycles simulated
system.cpu50.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu50.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu50.num_busy_cycles             14551142.429992                       # Number of busy cycles
system.cpu50.num_cc_register_reads            4159943                       # number of times the CC registers were read
system.cpu50.num_cc_register_writes           2783553                       # number of times the CC registers were written
system.cpu50.num_conditional_control_insts      1898042                       # number of instructions that are conditional controls
system.cpu50.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu50.num_fp_insts                           0                       # number of float instructions
system.cpu50.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu50.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu50.num_func_calls                    798501                       # number of times a function call or return occured
system.cpu50.num_idle_cycles             2362560956.570007                       # Number of idle cycles
system.cpu50.num_int_alu_accesses            13466700                       # Number of integer alu accesses
system.cpu50.num_int_insts                   13466700                       # number of integer instructions
system.cpu50.num_int_register_reads          17944124                       # number of times the integer registers were read
system.cpu50.num_int_register_writes         10671565                       # number of times the integer registers were written
system.cpu50.num_load_insts                   2940306                       # Number of load instructions
system.cpu50.num_mem_refs                     4792210                       # number of memory refs
system.cpu50.num_store_insts                  1851904                       # Number of store instructions
system.cpu50.num_vec_alu_accesses                1710                       # Number of vector alu accesses
system.cpu50.num_vec_insts                       1710                       # number of vector instructions
system.cpu50.num_vec_register_reads              1302                       # number of times the vector registers were read
system.cpu50.num_vec_register_writes              416                       # number of times the vector registers were written
system.cpu50.op_class::No_OpClass                1332      0.01%      0.01% # Class of executed instruction
system.cpu50.op_class::IntAlu                 9963489     67.27%     67.28% # Class of executed instruction
system.cpu50.op_class::IntMult                  30590      0.21%     67.49% # Class of executed instruction
system.cpu50.op_class::IntDiv                   22701      0.15%     67.64% # Class of executed instruction
system.cpu50.op_class::FloatAdd                     0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::FloatCmp                     0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::FloatCvt                     0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::FloatMult                    0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::FloatMultAcc                 0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::FloatDiv                     0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::FloatMisc                   34      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::FloatSqrt                    0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdAdd                      0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdAddAcc                   0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdAlu                      0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdCmp                      0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdCvt                      0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdMisc                     0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdMult                     0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdMultAcc                  0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdShift                    0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdShiftAcc                 0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdDiv                      0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdSqrt                     0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdFloatAdd                 0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdFloatAlu                 0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdFloatCmp                 0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdFloatCvt                 0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdFloatDiv                 0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdFloatMisc                0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdFloatMult                0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdFloatMultAcc             0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdFloatSqrt                0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdReduceAdd                0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdReduceAlu                0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdReduceCmp                0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdFloatReduceAdd            0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdFloatReduceCmp            0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdAes                      0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdAesMix                   0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdSha1Hash                 0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdSha1Hash2                0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdSha256Hash               0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdSha256Hash2              0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdShaSigma2                0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdShaSigma3                0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::SimdPredAlu                  0      0.00%     67.64% # Class of executed instruction
system.cpu50.op_class::MemRead                2940306     19.85%     87.50% # Class of executed instruction
system.cpu50.op_class::MemWrite               1851904     12.50%    100.00% # Class of executed instruction
system.cpu50.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu50.op_class::total                 14810356                       # Class of executed instruction
system.cpu51.Branches                         2412420                       # Number of branches fetched
system.cpu51.committedInsts                  10683440                       # Number of instructions committed
system.cpu51.committedOps                    12443195                       # Number of ops (including micro ops) committed
system.cpu51.dtb.accesses                     4132023                       # DTB accesses
system.cpu51.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu51.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu51.dtb.flush_entries                    708                       # Number of entries that have been flushed from TLB
system.cpu51.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu51.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu51.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu51.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.dtb.hits                         4129138                       # DTB hits
system.cpu51.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu51.dtb.inst_hits                          0                       # ITB inst hits
system.cpu51.dtb.inst_misses                        0                       # ITB inst misses
system.cpu51.dtb.misses                          2885                       # DTB misses
system.cpu51.dtb.perms_faults                     113                       # Number of TLB faults due to permissions restrictions
system.cpu51.dtb.prefetch_faults                  765                       # Number of TLB faults due to prefetch
system.cpu51.dtb.read_accesses                2578898                       # DTB read accesses
system.cpu51.dtb.read_hits                    2576471                       # DTB read hits
system.cpu51.dtb.read_misses                     2427                       # DTB read misses
system.cpu51.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu51.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu51.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu51.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu51.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu51.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu51.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu51.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu51.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu51.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu51.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu51.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu51.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu51.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu51.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu51.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu51.dtb.walker.walkPageSizes::4K         2566     96.21%     96.21% # Table walker page sizes translated
system.cpu51.dtb.walker.walkPageSizes::2M           74      2.77%     98.99% # Table walker page sizes translated
system.cpu51.dtb.walker.walkPageSizes::1G           27      1.01%    100.00% # Table walker page sizes translated
system.cpu51.dtb.walker.walkPageSizes::total         2667                       # Table walker page sizes translated
system.cpu51.dtb.walker.walkRequestOrigin_Requested::Data         2885                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Requested::total         2885                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Completed::Data         2667                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin_Completed::total         2667                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkRequestOrigin::total         5552                       # Table walker requests started/completed, data/inst
system.cpu51.dtb.walker.walkWaitTime::samples         2885                       # Table walker wait (enqueue to first request) latency
system.cpu51.dtb.walker.walkWaitTime::0          2885    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu51.dtb.walker.walkWaitTime::total         2885                       # Table walker wait (enqueue to first request) latency
system.cpu51.dtb.walker.walks                    2885                       # Table walker walks requested
system.cpu51.dtb.walker.walksLong                2885                       # Table walker walks initiated with long descriptors
system.cpu51.dtb.walker.walksPending::samples   1449860964                       # Table walker pending requests distribution
system.cpu51.dtb.walker.walksPending::0    1449860964    100.00%    100.00% # Table walker pending requests distribution
system.cpu51.dtb.walker.walksPending::total   1449860964                       # Table walker pending requests distribution
system.cpu51.dtb.write_accesses               1553125                       # DTB write accesses
system.cpu51.dtb.write_hits                   1552667                       # DTB write hits
system.cpu51.dtb.write_misses                     458                       # DTB write misses
system.cpu51.idle_fraction                   0.994857                       # Percentage of idle cycles
system.cpu51.itb.accesses                    10682878                       # DTB accesses
system.cpu51.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu51.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu51.itb.flush_entries                    586                       # Number of entries that have been flushed from TLB
system.cpu51.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu51.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu51.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu51.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.itb.hits                        10674240                       # DTB hits
system.cpu51.itb.inst_accesses               10682878                       # ITB inst accesses
system.cpu51.itb.inst_hits                   10674240                       # ITB inst hits
system.cpu51.itb.inst_misses                     8638                       # ITB inst misses
system.cpu51.itb.misses                          8638                       # DTB misses
system.cpu51.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu51.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu51.itb.read_accesses                      0                       # DTB read accesses
system.cpu51.itb.read_hits                          0                       # DTB read hits
system.cpu51.itb.read_misses                        0                       # DTB read misses
system.cpu51.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu51.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu51.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu51.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu51.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu51.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu51.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu51.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu51.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu51.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu51.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu51.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu51.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu51.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu51.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu51.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu51.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu51.itb.walker.walkPageSizes::4K         8488     99.32%     99.32% # Table walker page sizes translated
system.cpu51.itb.walker.walkPageSizes::2M           58      0.68%    100.00% # Table walker page sizes translated
system.cpu51.itb.walker.walkPageSizes::total         8546                       # Table walker page sizes translated
system.cpu51.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Requested::Inst         8638                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Requested::total         8638                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Completed::Inst         8546                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin_Completed::total         8546                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkRequestOrigin::total        17184                       # Table walker requests started/completed, data/inst
system.cpu51.itb.walker.walkWaitTime::samples         8638                       # Table walker wait (enqueue to first request) latency
system.cpu51.itb.walker.walkWaitTime::0          8638    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu51.itb.walker.walkWaitTime::total         8638                       # Table walker wait (enqueue to first request) latency
system.cpu51.itb.walker.walks                    8638                       # Table walker walks requested
system.cpu51.itb.walker.walksLong                8638                       # Table walker walks initiated with long descriptors
system.cpu51.itb.walker.walksPending::samples   1449853064                       # Table walker pending requests distribution
system.cpu51.itb.walker.walksPending::0    1449853064    100.00%    100.00% # Table walker pending requests distribution
system.cpu51.itb.walker.walksPending::total   1449853064                       # Table walker pending requests distribution
system.cpu51.itb.write_accesses                     0                       # DTB write accesses
system.cpu51.itb.write_hits                         0                       # DTB write hits
system.cpu51.itb.write_misses                       0                       # DTB write misses
system.cpu51.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu51.kern.inst.quiesce                   1202                       # number of quiesce instructions executed
system.cpu51.not_idle_fraction               0.005143                       # Percentage of non-idle cycles
system.cpu51.numCycles                     2416909628                       # number of cpu cycles simulated
system.cpu51.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu51.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu51.num_busy_cycles             12430669.401522                       # Number of busy cycles
system.cpu51.num_cc_register_reads            3514370                       # number of times the CC registers were read
system.cpu51.num_cc_register_writes           2176791                       # number of times the CC registers were written
system.cpu51.num_conditional_control_insts      1699406                       # number of instructions that are conditional controls
system.cpu51.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu51.num_fp_insts                           0                       # number of float instructions
system.cpu51.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu51.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu51.num_func_calls                    620053                       # number of times a function call or return occured
system.cpu51.num_idle_cycles             2404478958.598477                       # Number of idle cycles
system.cpu51.num_int_alu_accesses            11249605                       # Number of integer alu accesses
system.cpu51.num_int_insts                   11249605                       # number of integer instructions
system.cpu51.num_int_register_reads          14665994                       # number of times the integer registers were read
system.cpu51.num_int_register_writes          8820231                       # number of times the integer registers were written
system.cpu51.num_load_insts                   2574207                       # Number of load instructions
system.cpu51.num_mem_refs                     4127255                       # number of memory refs
system.cpu51.num_store_insts                  1553048                       # Number of store instructions
system.cpu51.num_vec_alu_accesses                5879                       # Number of vector alu accesses
system.cpu51.num_vec_insts                       5879                       # number of vector instructions
system.cpu51.num_vec_register_reads              4647                       # number of times the vector registers were read
system.cpu51.num_vec_register_writes             1312                       # number of times the vector registers were written
system.cpu51.op_class::No_OpClass                1719      0.01%      0.01% # Class of executed instruction
system.cpu51.op_class::IntAlu                 8284216     66.57%     66.59% # Class of executed instruction
system.cpu51.op_class::IntMult                  25324      0.20%     66.79% # Class of executed instruction
system.cpu51.op_class::IntDiv                    5002      0.04%     66.83% # Class of executed instruction
system.cpu51.op_class::FloatAdd                     0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::FloatCmp                     0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::FloatCvt                     0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::FloatMult                    0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::FloatMultAcc                 0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::FloatDiv                     0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::FloatMisc                  267      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::FloatSqrt                    0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdAdd                      0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdAddAcc                   0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdAlu                      0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdCmp                      0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdCvt                      0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdMisc                     0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdMult                     0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdMultAcc                  0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdShift                    0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdShiftAcc                 0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdDiv                      0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdSqrt                     0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdFloatAdd                 0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdFloatAlu                 0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdFloatCmp                 0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdFloatCvt                 0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdFloatDiv                 0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdFloatMisc                0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdFloatMult                0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdFloatMultAcc             0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdFloatSqrt                0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdReduceAdd                0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdReduceAlu                0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdReduceCmp                0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdFloatReduceAdd            0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdFloatReduceCmp            0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdAes                      0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdAesMix                   0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdSha1Hash                 0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdSha1Hash2                0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdSha256Hash               0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdSha256Hash2              0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdShaSigma2                0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdShaSigma3                0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::SimdPredAlu                  0      0.00%     66.83% # Class of executed instruction
system.cpu51.op_class::MemRead                2574207     20.69%     87.52% # Class of executed instruction
system.cpu51.op_class::MemWrite               1553048     12.48%    100.00% # Class of executed instruction
system.cpu51.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu51.op_class::total                 12443783                       # Class of executed instruction
system.cpu52.Branches                        10566092                       # Number of branches fetched
system.cpu52.committedInsts                  46349260                       # Number of instructions committed
system.cpu52.committedOps                    54759424                       # Number of ops (including micro ops) committed
system.cpu52.dtb.accesses                    18395931                       # DTB accesses
system.cpu52.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu52.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu52.dtb.flush_entries                   1929                       # Number of entries that have been flushed from TLB
system.cpu52.dtb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu52.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu52.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu52.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.dtb.hits                        18377248                       # DTB hits
system.cpu52.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu52.dtb.inst_hits                          0                       # ITB inst hits
system.cpu52.dtb.inst_misses                        0                       # ITB inst misses
system.cpu52.dtb.misses                         18683                       # DTB misses
system.cpu52.dtb.perms_faults                     635                       # Number of TLB faults due to permissions restrictions
system.cpu52.dtb.prefetch_faults                 5353                       # Number of TLB faults due to prefetch
system.cpu52.dtb.read_accesses               10602728                       # DTB read accesses
system.cpu52.dtb.read_hits                   10586766                       # DTB read hits
system.cpu52.dtb.read_misses                    15962                       # DTB read misses
system.cpu52.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu52.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu52.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu52.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu52.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu52.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu52.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu52.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu52.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu52.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu52.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu52.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu52.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu52.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu52.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu52.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu52.dtb.walker.walkPageSizes::4K        17491     98.24%     98.24% # Table walker page sizes translated
system.cpu52.dtb.walker.walkPageSizes::2M          267      1.50%     99.74% # Table walker page sizes translated
system.cpu52.dtb.walker.walkPageSizes::1G           46      0.26%    100.00% # Table walker page sizes translated
system.cpu52.dtb.walker.walkPageSizes::total        17804                       # Table walker page sizes translated
system.cpu52.dtb.walker.walkRequestOrigin_Requested::Data        18683                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Requested::total        18683                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Completed::Data        17804                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin_Completed::total        17804                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkRequestOrigin::total        36487                       # Table walker requests started/completed, data/inst
system.cpu52.dtb.walker.walkWaitTime::samples        18683                       # Table walker wait (enqueue to first request) latency
system.cpu52.dtb.walker.walkWaitTime::0         18683    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu52.dtb.walker.walkWaitTime::total        18683                       # Table walker wait (enqueue to first request) latency
system.cpu52.dtb.walker.walks                   18683                       # Table walker walks requested
system.cpu52.dtb.walker.walksLong               18683                       # Table walker walks initiated with long descriptors
system.cpu52.dtb.walker.walksPending::samples   -838141544                       # Table walker pending requests distribution
system.cpu52.dtb.walker.walksPending::0    -838141544    100.00%    100.00% # Table walker pending requests distribution
system.cpu52.dtb.walker.walksPending::total   -838141544                       # Table walker pending requests distribution
system.cpu52.dtb.write_accesses               7793203                       # DTB write accesses
system.cpu52.dtb.write_hits                   7790482                       # DTB write hits
system.cpu52.dtb.write_misses                    2721                       # DTB write misses
system.cpu52.idle_fraction                   0.977365                       # Percentage of idle cycles
system.cpu52.itb.accesses                    46353011                       # DTB accesses
system.cpu52.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu52.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu52.itb.flush_entries                   1225                       # Number of entries that have been flushed from TLB
system.cpu52.itb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu52.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu52.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu52.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.itb.hits                        46271972                       # DTB hits
system.cpu52.itb.inst_accesses               46353011                       # ITB inst accesses
system.cpu52.itb.inst_hits                   46271972                       # ITB inst hits
system.cpu52.itb.inst_misses                    81039                       # ITB inst misses
system.cpu52.itb.misses                         81039                       # DTB misses
system.cpu52.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu52.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu52.itb.read_accesses                      0                       # DTB read accesses
system.cpu52.itb.read_hits                          0                       # DTB read hits
system.cpu52.itb.read_misses                        0                       # DTB read misses
system.cpu52.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu52.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu52.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu52.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu52.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu52.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu52.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu52.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu52.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu52.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu52.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu52.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu52.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu52.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu52.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu52.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu52.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu52.itb.walker.walkPageSizes::4K        80169     99.27%     99.27% # Table walker page sizes translated
system.cpu52.itb.walker.walkPageSizes::2M          592      0.73%    100.00% # Table walker page sizes translated
system.cpu52.itb.walker.walkPageSizes::total        80761                       # Table walker page sizes translated
system.cpu52.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Requested::Inst        81039                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Requested::total        81039                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Completed::Inst        80761                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin_Completed::total        80761                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkRequestOrigin::total       161800                       # Table walker requests started/completed, data/inst
system.cpu52.itb.walker.walkWaitTime::samples        81039                       # Table walker wait (enqueue to first request) latency
system.cpu52.itb.walker.walkWaitTime::0         81039    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu52.itb.walker.walkWaitTime::total        81039                       # Table walker wait (enqueue to first request) latency
system.cpu52.itb.walker.walks                   81039                       # Table walker walks requested
system.cpu52.itb.walker.walksLong               81039                       # Table walker walks initiated with long descriptors
system.cpu52.itb.walker.walksPending::samples   -838149444                       # Table walker pending requests distribution
system.cpu52.itb.walker.walksPending::0    -838149444    100.00%    100.00% # Table walker pending requests distribution
system.cpu52.itb.walker.walksPending::total   -838149444                       # Table walker pending requests distribution
system.cpu52.itb.write_accesses                     0                       # DTB write accesses
system.cpu52.itb.write_hits                         0                       # DTB write hits
system.cpu52.itb.write_misses                       0                       # DTB write misses
system.cpu52.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu52.kern.inst.quiesce                   1594                       # number of quiesce instructions executed
system.cpu52.not_idle_fraction               0.022635                       # Percentage of non-idle cycles
system.cpu52.numCycles                     2419394950                       # number of cpu cycles simulated
system.cpu52.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu52.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu52.num_busy_cycles             54763889.966053                       # Number of busy cycles
system.cpu52.num_cc_register_reads           12521649                       # number of times the CC registers were read
system.cpu52.num_cc_register_writes          11037075                       # number of times the CC registers were written
system.cpu52.num_conditional_control_insts      6783218                       # number of instructions that are conditional controls
system.cpu52.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu52.num_fp_insts                           0                       # number of float instructions
system.cpu52.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu52.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu52.num_func_calls                   3157271                       # number of times a function call or return occured
system.cpu52.num_idle_cycles             2364631060.033947                       # Number of idle cycles
system.cpu52.num_int_alu_accesses            50499407                       # Number of integer alu accesses
system.cpu52.num_int_insts                   50499407                       # number of integer instructions
system.cpu52.num_int_register_reads          66367117                       # number of times the integer registers were read
system.cpu52.num_int_register_writes         39824153                       # number of times the integer registers were written
system.cpu52.num_load_insts                  10583233                       # Number of load instructions
system.cpu52.num_mem_refs                    18372817                       # number of memory refs
system.cpu52.num_store_insts                  7789584                       # Number of store instructions
system.cpu52.num_vec_alu_accesses               46302                       # Number of vector alu accesses
system.cpu52.num_vec_insts                      46302                       # number of vector instructions
system.cpu52.num_vec_register_reads             37619                       # number of times the vector registers were read
system.cpu52.num_vec_register_writes            10343                       # number of times the vector registers were written
system.cpu52.op_class::No_OpClass               15572      0.03%      0.03% # Class of executed instruction
system.cpu52.op_class::IntAlu                36281416     66.25%     66.28% # Class of executed instruction
system.cpu52.op_class::IntMult                  73047      0.13%     66.41% # Class of executed instruction
system.cpu52.op_class::IntDiv                   16569      0.03%     66.44% # Class of executed instruction
system.cpu52.op_class::FloatAdd                     0      0.00%     66.44% # Class of executed instruction
system.cpu52.op_class::FloatCmp                     0      0.00%     66.44% # Class of executed instruction
system.cpu52.op_class::FloatCvt                     0      0.00%     66.44% # Class of executed instruction
system.cpu52.op_class::FloatMult                    0      0.00%     66.44% # Class of executed instruction
system.cpu52.op_class::FloatMultAcc                 0      0.00%     66.44% # Class of executed instruction
system.cpu52.op_class::FloatDiv                     0      0.00%     66.44% # Class of executed instruction
system.cpu52.op_class::FloatMisc                 4694      0.01%     66.45% # Class of executed instruction
system.cpu52.op_class::FloatSqrt                    0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdAdd                     10      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdAddAcc                   0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdAlu                      8      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdCmp                      8      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdCvt                      0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdMisc                     8      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdMult                     0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdMultAcc                  0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdShift                    0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdShiftAcc                 0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdDiv                      0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdSqrt                     0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdFloatAdd                 0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdFloatAlu                 0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdFloatCmp                 0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdFloatCvt                 0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdFloatDiv                 0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdFloatMisc                0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdFloatMult                0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdFloatMultAcc             0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdFloatSqrt                0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdReduceAdd                0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdReduceAlu                0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdReduceCmp                0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdFloatReduceAdd            0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdFloatReduceCmp            0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdAes                      0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdAesMix                   0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdSha1Hash                 0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdSha1Hash2                0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdSha256Hash               0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdSha256Hash2              0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdShaSigma2                0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdShaSigma3                0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::SimdPredAlu                  0      0.00%     66.45% # Class of executed instruction
system.cpu52.op_class::MemRead               10583233     19.33%     85.78% # Class of executed instruction
system.cpu52.op_class::MemWrite               7789584     14.22%    100.00% # Class of executed instruction
system.cpu52.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu52.op_class::total                 54764149                       # Class of executed instruction
system.cpu53.Branches                         2175843                       # Number of branches fetched
system.cpu53.committedInsts                   9441001                       # Number of instructions committed
system.cpu53.committedOps                    11040747                       # Number of ops (including micro ops) committed
system.cpu53.dtb.accesses                     3618676                       # DTB accesses
system.cpu53.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu53.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu53.dtb.flush_entries                    670                       # Number of entries that have been flushed from TLB
system.cpu53.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu53.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu53.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu53.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.dtb.hits                         3615675                       # DTB hits
system.cpu53.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu53.dtb.inst_hits                          0                       # ITB inst hits
system.cpu53.dtb.inst_misses                        0                       # ITB inst misses
system.cpu53.dtb.misses                          3001                       # DTB misses
system.cpu53.dtb.perms_faults                     103                       # Number of TLB faults due to permissions restrictions
system.cpu53.dtb.prefetch_faults                  616                       # Number of TLB faults due to prefetch
system.cpu53.dtb.read_accesses                2241951                       # DTB read accesses
system.cpu53.dtb.read_hits                    2239343                       # DTB read hits
system.cpu53.dtb.read_misses                     2608                       # DTB read misses
system.cpu53.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu53.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu53.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu53.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu53.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu53.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu53.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu53.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu53.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu53.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu53.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu53.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu53.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu53.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu53.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu53.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu53.dtb.walker.walkPageSizes::4K         2805     97.33%     97.33% # Table walker page sizes translated
system.cpu53.dtb.walker.walkPageSizes::2M           48      1.67%     98.99% # Table walker page sizes translated
system.cpu53.dtb.walker.walkPageSizes::1G           29      1.01%    100.00% # Table walker page sizes translated
system.cpu53.dtb.walker.walkPageSizes::total         2882                       # Table walker page sizes translated
system.cpu53.dtb.walker.walkRequestOrigin_Requested::Data         3001                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Requested::total         3001                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Completed::Data         2882                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin_Completed::total         2882                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkRequestOrigin::total         5883                       # Table walker requests started/completed, data/inst
system.cpu53.dtb.walker.walkWaitTime::samples         3001                       # Table walker wait (enqueue to first request) latency
system.cpu53.dtb.walker.walkWaitTime::0          3001    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu53.dtb.walker.walkWaitTime::total         3001                       # Table walker wait (enqueue to first request) latency
system.cpu53.dtb.walker.walks                    3001                       # Table walker walks requested
system.cpu53.dtb.walker.walksLong                3001                       # Table walker walks initiated with long descriptors
system.cpu53.dtb.walker.walksPending::samples   1168922784                       # Table walker pending requests distribution
system.cpu53.dtb.walker.walksPending::0    1168922784    100.00%    100.00% # Table walker pending requests distribution
system.cpu53.dtb.walker.walksPending::total   1168922784                       # Table walker pending requests distribution
system.cpu53.dtb.write_accesses               1376725                       # DTB write accesses
system.cpu53.dtb.write_hits                   1376332                       # DTB write hits
system.cpu53.dtb.write_misses                     393                       # DTB write misses
system.cpu53.idle_fraction                   0.995437                       # Percentage of idle cycles
system.cpu53.itb.accesses                     9440232                       # DTB accesses
system.cpu53.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu53.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu53.itb.flush_entries                    585                       # Number of entries that have been flushed from TLB
system.cpu53.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu53.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu53.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu53.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.itb.hits                         9432015                       # DTB hits
system.cpu53.itb.inst_accesses                9440232                       # ITB inst accesses
system.cpu53.itb.inst_hits                    9432015                       # ITB inst hits
system.cpu53.itb.inst_misses                     8217                       # ITB inst misses
system.cpu53.itb.misses                          8217                       # DTB misses
system.cpu53.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu53.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu53.itb.read_accesses                      0                       # DTB read accesses
system.cpu53.itb.read_hits                          0                       # DTB read hits
system.cpu53.itb.read_misses                        0                       # DTB read misses
system.cpu53.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu53.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu53.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu53.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu53.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu53.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu53.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu53.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu53.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu53.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu53.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu53.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu53.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu53.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu53.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu53.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu53.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu53.itb.walker.walkPageSizes::4K         8116     99.24%     99.24% # Table walker page sizes translated
system.cpu53.itb.walker.walkPageSizes::2M           62      0.76%    100.00% # Table walker page sizes translated
system.cpu53.itb.walker.walkPageSizes::total         8178                       # Table walker page sizes translated
system.cpu53.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Requested::Inst         8217                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Requested::total         8217                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Completed::Inst         8178                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin_Completed::total         8178                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkRequestOrigin::total        16395                       # Table walker requests started/completed, data/inst
system.cpu53.itb.walker.walkWaitTime::samples         8217                       # Table walker wait (enqueue to first request) latency
system.cpu53.itb.walker.walkWaitTime::0          8217    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu53.itb.walker.walkWaitTime::total         8217                       # Table walker wait (enqueue to first request) latency
system.cpu53.itb.walker.walks                    8217                       # Table walker walks requested
system.cpu53.itb.walker.walksLong                8217                       # Table walker walks initiated with long descriptors
system.cpu53.itb.walker.walksPending::samples   1168914884                       # Table walker pending requests distribution
system.cpu53.itb.walker.walksPending::0    1168914884    100.00%    100.00% # Table walker pending requests distribution
system.cpu53.itb.walker.walksPending::total   1168914884                       # Table walker pending requests distribution
system.cpu53.itb.write_accesses                     0                       # DTB write accesses
system.cpu53.itb.write_hits                         0                       # DTB write hits
system.cpu53.itb.write_misses                       0                       # DTB write misses
system.cpu53.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu53.kern.inst.quiesce                   1120                       # number of quiesce instructions executed
system.cpu53.not_idle_fraction               0.004563                       # Percentage of non-idle cycles
system.cpu53.numCycles                     2416909157                       # number of cpu cycles simulated
system.cpu53.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu53.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu53.num_busy_cycles             11029503.179699                       # Number of busy cycles
system.cpu53.num_cc_register_reads            3242886                       # number of times the CC registers were read
system.cpu53.num_cc_register_writes           1900536                       # number of times the CC registers were written
system.cpu53.num_conditional_control_insts      1540009                       # number of instructions that are conditional controls
system.cpu53.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu53.num_fp_insts                           0                       # number of float instructions
system.cpu53.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu53.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu53.num_func_calls                    558566                       # number of times a function call or return occured
system.cpu53.num_idle_cycles             2405879653.820301                       # Number of idle cycles
system.cpu53.num_int_alu_accesses             9939380                       # Number of integer alu accesses
system.cpu53.num_int_insts                    9939380                       # number of integer instructions
system.cpu53.num_int_register_reads          13000773                       # number of times the integer registers were read
system.cpu53.num_int_register_writes          7761782                       # number of times the integer registers were written
system.cpu53.num_load_insts                   2238833                       # Number of load instructions
system.cpu53.num_mem_refs                     3615416                       # number of memory refs
system.cpu53.num_store_insts                  1376583                       # Number of store instructions
system.cpu53.num_vec_alu_accesses                7825                       # Number of vector alu accesses
system.cpu53.num_vec_insts                       7825                       # number of vector instructions
system.cpu53.num_vec_register_reads              6541                       # number of times the vector registers were read
system.cpu53.num_vec_register_writes             1384                       # number of times the vector registers were written
system.cpu53.op_class::No_OpClass                6561      0.06%      0.06% # Class of executed instruction
system.cpu53.op_class::IntAlu                 7396983     66.99%     67.05% # Class of executed instruction
system.cpu53.op_class::IntMult                  17718      0.16%     67.21% # Class of executed instruction
system.cpu53.op_class::IntDiv                    4310      0.04%     67.25% # Class of executed instruction
system.cpu53.op_class::FloatAdd                     0      0.00%     67.25% # Class of executed instruction
system.cpu53.op_class::FloatCmp                     0      0.00%     67.25% # Class of executed instruction
system.cpu53.op_class::FloatCvt                     0      0.00%     67.25% # Class of executed instruction
system.cpu53.op_class::FloatMult                    0      0.00%     67.25% # Class of executed instruction
system.cpu53.op_class::FloatMultAcc                 0      0.00%     67.25% # Class of executed instruction
system.cpu53.op_class::FloatDiv                     0      0.00%     67.25% # Class of executed instruction
system.cpu53.op_class::FloatMisc                  213      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::FloatSqrt                    0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdAdd                      0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdAddAcc                   0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdAlu                      0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdCmp                      0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdCvt                      0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdMisc                     0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdMult                     0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdMultAcc                  0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdShift                    0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdShiftAcc                 0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdDiv                      0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdSqrt                     0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdFloatAdd                 0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdFloatAlu                 0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdFloatCmp                 0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdFloatCvt                 0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdFloatDiv                 0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdFloatMisc                0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdFloatMult                0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdFloatMultAcc             0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdFloatSqrt                0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdReduceAdd                0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdReduceAlu                0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdReduceCmp                0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdFloatReduceAdd            0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdFloatReduceCmp            0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdAes                      0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdAesMix                   0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdSha1Hash                 0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdSha1Hash2                0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdSha256Hash               0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdSha256Hash2              0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdShaSigma2                0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdShaSigma3                0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::SimdPredAlu                  0      0.00%     67.26% # Class of executed instruction
system.cpu53.op_class::MemRead                2238833     20.28%     87.53% # Class of executed instruction
system.cpu53.op_class::MemWrite               1376583     12.47%    100.00% # Class of executed instruction
system.cpu53.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu53.op_class::total                 11041201                       # Class of executed instruction
system.cpu54.Branches                         2794997                       # Number of branches fetched
system.cpu54.committedInsts                  12346495                       # Number of instructions committed
system.cpu54.committedOps                    14373610                       # Number of ops (including micro ops) committed
system.cpu54.dtb.accesses                     4734527                       # DTB accesses
system.cpu54.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu54.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu54.dtb.flush_entries                    783                       # Number of entries that have been flushed from TLB
system.cpu54.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu54.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu54.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu54.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.dtb.hits                         4730619                       # DTB hits
system.cpu54.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu54.dtb.inst_hits                          0                       # ITB inst hits
system.cpu54.dtb.inst_misses                        0                       # ITB inst misses
system.cpu54.dtb.misses                          3908                       # DTB misses
system.cpu54.dtb.perms_faults                     175                       # Number of TLB faults due to permissions restrictions
system.cpu54.dtb.prefetch_faults                 1266                       # Number of TLB faults due to prefetch
system.cpu54.dtb.read_accesses                2926245                       # DTB read accesses
system.cpu54.dtb.read_hits                    2922941                       # DTB read hits
system.cpu54.dtb.read_misses                     3304                       # DTB read misses
system.cpu54.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu54.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu54.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu54.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu54.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu54.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu54.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu54.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu54.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu54.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu54.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu54.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu54.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu54.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu54.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu54.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu54.dtb.walker.walkPageSizes::4K         3534     97.60%     97.60% # Table walker page sizes translated
system.cpu54.dtb.walker.walkPageSizes::2M           64      1.77%     99.36% # Table walker page sizes translated
system.cpu54.dtb.walker.walkPageSizes::1G           23      0.64%    100.00% # Table walker page sizes translated
system.cpu54.dtb.walker.walkPageSizes::total         3621                       # Table walker page sizes translated
system.cpu54.dtb.walker.walkRequestOrigin_Requested::Data         3908                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Requested::total         3908                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Completed::Data         3621                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin_Completed::total         3621                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkRequestOrigin::total         7529                       # Table walker requests started/completed, data/inst
system.cpu54.dtb.walker.walkWaitTime::samples         3908                       # Table walker wait (enqueue to first request) latency
system.cpu54.dtb.walker.walkWaitTime::0          3908    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu54.dtb.walker.walkWaitTime::total         3908                       # Table walker wait (enqueue to first request) latency
system.cpu54.dtb.walker.walks                    3908                       # Table walker walks requested
system.cpu54.dtb.walker.walksLong                3908                       # Table walker walks initiated with long descriptors
system.cpu54.dtb.walker.walksPending::samples  -1119013364                       # Table walker pending requests distribution
system.cpu54.dtb.walker.walksPending::0   -1119013364    100.00%    100.00% # Table walker pending requests distribution
system.cpu54.dtb.walker.walksPending::total  -1119013364                       # Table walker pending requests distribution
system.cpu54.dtb.write_accesses               1808282                       # DTB write accesses
system.cpu54.dtb.write_hits                   1807678                       # DTB write hits
system.cpu54.dtb.write_misses                     604                       # DTB write misses
system.cpu54.idle_fraction                   0.994059                       # Percentage of idle cycles
system.cpu54.itb.accesses                    12346362                       # DTB accesses
system.cpu54.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu54.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu54.itb.flush_entries                    584                       # Number of entries that have been flushed from TLB
system.cpu54.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu54.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu54.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu54.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.itb.hits                        12333823                       # DTB hits
system.cpu54.itb.inst_accesses               12346362                       # ITB inst accesses
system.cpu54.itb.inst_hits                   12333823                       # ITB inst hits
system.cpu54.itb.inst_misses                    12539                       # ITB inst misses
system.cpu54.itb.misses                         12539                       # DTB misses
system.cpu54.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu54.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu54.itb.read_accesses                      0                       # DTB read accesses
system.cpu54.itb.read_hits                          0                       # DTB read hits
system.cpu54.itb.read_misses                        0                       # DTB read misses
system.cpu54.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu54.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu54.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu54.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu54.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu54.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu54.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu54.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu54.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu54.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu54.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu54.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu54.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu54.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu54.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu54.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu54.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu54.itb.walker.walkPageSizes::4K        12367     99.46%     99.46% # Table walker page sizes translated
system.cpu54.itb.walker.walkPageSizes::2M           67      0.54%    100.00% # Table walker page sizes translated
system.cpu54.itb.walker.walkPageSizes::total        12434                       # Table walker page sizes translated
system.cpu54.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Requested::Inst        12539                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Requested::total        12539                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Completed::Inst        12434                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin_Completed::total        12434                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkRequestOrigin::total        24973                       # Table walker requests started/completed, data/inst
system.cpu54.itb.walker.walkWaitTime::samples        12539                       # Table walker wait (enqueue to first request) latency
system.cpu54.itb.walker.walkWaitTime::0         12539    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu54.itb.walker.walkWaitTime::total        12539                       # Table walker wait (enqueue to first request) latency
system.cpu54.itb.walker.walks                   12539                       # Table walker walks requested
system.cpu54.itb.walker.walksLong               12539                       # Table walker walks initiated with long descriptors
system.cpu54.itb.walker.walksPending::samples  -1119021264                       # Table walker pending requests distribution
system.cpu54.itb.walker.walksPending::0   -1119021264    100.00%    100.00% # Table walker pending requests distribution
system.cpu54.itb.walker.walksPending::total  -1119021264                       # Table walker pending requests distribution
system.cpu54.itb.write_accesses                     0                       # DTB write accesses
system.cpu54.itb.write_hits                         0                       # DTB write hits
system.cpu54.itb.write_misses                       0                       # DTB write misses
system.cpu54.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu54.kern.inst.quiesce                   1341                       # number of quiesce instructions executed
system.cpu54.not_idle_fraction               0.005941                       # Percentage of non-idle cycles
system.cpu54.numCycles                     2416909244                       # number of cpu cycles simulated
system.cpu54.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu54.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu54.num_busy_cycles             14359480.712661                       # Number of busy cycles
system.cpu54.num_cc_register_reads            3993400                       # number of times the CC registers were read
system.cpu54.num_cc_register_writes           2639904                       # number of times the CC registers were written
system.cpu54.num_conditional_control_insts      1970009                       # number of instructions that are conditional controls
system.cpu54.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu54.num_fp_insts                           0                       # number of float instructions
system.cpu54.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu54.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu54.num_func_calls                    717703                       # number of times a function call or return occured
system.cpu54.num_idle_cycles             2402549763.287339                       # Number of idle cycles
system.cpu54.num_int_alu_accesses            13023008                       # Number of integer alu accesses
system.cpu54.num_int_insts                   13023008                       # number of integer instructions
system.cpu54.num_int_register_reads          17124348                       # number of times the integer registers were read
system.cpu54.num_int_register_writes         10221898                       # number of times the integer registers were written
system.cpu54.num_load_insts                   2921024                       # Number of load instructions
system.cpu54.num_mem_refs                     4729206                       # number of memory refs
system.cpu54.num_store_insts                  1808182                       # Number of store instructions
system.cpu54.num_vec_alu_accesses                8367                       # Number of vector alu accesses
system.cpu54.num_vec_insts                       8367                       # number of vector instructions
system.cpu54.num_vec_register_reads              6779                       # number of times the vector registers were read
system.cpu54.num_vec_register_writes             1696                       # number of times the vector registers were written
system.cpu54.op_class::No_OpClass                6674      0.05%      0.05% # Class of executed instruction
system.cpu54.op_class::IntAlu                 9604777     66.82%     66.86% # Class of executed instruction
system.cpu54.op_class::IntMult                  26957      0.19%     67.05% # Class of executed instruction
system.cpu54.op_class::IntDiv                    6783      0.05%     67.10% # Class of executed instruction
system.cpu54.op_class::FloatAdd                     0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::FloatCmp                     0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::FloatCvt                     0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::FloatMult                    0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::FloatMultAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::FloatDiv                     0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::FloatMisc                  247      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::FloatSqrt                    0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdAdd                      0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdAddAcc                   0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdAlu                      0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdCmp                      0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdCvt                      0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdMisc                     0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdMult                     0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdMultAcc                  0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdShift                    0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdShiftAcc                 0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdDiv                      0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdSqrt                     0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdFloatAdd                 0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdFloatAlu                 0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdFloatCmp                 0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdFloatCvt                 0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdFloatDiv                 0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdFloatMisc                0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdFloatMult                0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdFloatMultAcc             0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdFloatSqrt                0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdReduceAdd                0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdReduceAlu                0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdReduceCmp                0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdFloatReduceAdd            0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdFloatReduceCmp            0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdAes                      0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdAesMix                   0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdSha1Hash                 0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdSha1Hash2                0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdSha256Hash               0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdSha256Hash2              0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdShaSigma2                0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdShaSigma3                0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::SimdPredAlu                  0      0.00%     67.10% # Class of executed instruction
system.cpu54.op_class::MemRead                2921024     20.32%     87.42% # Class of executed instruction
system.cpu54.op_class::MemWrite               1808182     12.58%    100.00% # Class of executed instruction
system.cpu54.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu54.op_class::total                 14374644                       # Class of executed instruction
system.cpu55.Branches                         3592880                       # Number of branches fetched
system.cpu55.committedInsts                  16095028                       # Number of instructions committed
system.cpu55.committedOps                    18726719                       # Number of ops (including micro ops) committed
system.cpu55.dtb.accesses                     6162380                       # DTB accesses
system.cpu55.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu55.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu55.dtb.flush_entries                    538                       # Number of entries that have been flushed from TLB
system.cpu55.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu55.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu55.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu55.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.dtb.hits                         6156528                       # DTB hits
system.cpu55.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu55.dtb.inst_hits                          0                       # ITB inst hits
system.cpu55.dtb.inst_misses                        0                       # ITB inst misses
system.cpu55.dtb.misses                          5852                       # DTB misses
system.cpu55.dtb.perms_faults                     124                       # Number of TLB faults due to permissions restrictions
system.cpu55.dtb.prefetch_faults                 1578                       # Number of TLB faults due to prefetch
system.cpu55.dtb.read_accesses                3780482                       # DTB read accesses
system.cpu55.dtb.read_hits                    3775498                       # DTB read hits
system.cpu55.dtb.read_misses                     4984                       # DTB read misses
system.cpu55.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu55.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu55.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu55.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu55.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu55.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu55.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu55.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu55.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu55.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu55.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu55.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu55.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu55.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu55.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu55.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu55.dtb.walker.walkPageSizes::4K         5259     96.67%     96.67% # Table walker page sizes translated
system.cpu55.dtb.walker.walkPageSizes::2M          145      2.67%     99.34% # Table walker page sizes translated
system.cpu55.dtb.walker.walkPageSizes::1G           36      0.66%    100.00% # Table walker page sizes translated
system.cpu55.dtb.walker.walkPageSizes::total         5440                       # Table walker page sizes translated
system.cpu55.dtb.walker.walkRequestOrigin_Requested::Data         5852                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Requested::total         5852                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Completed::Data         5440                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin_Completed::total         5440                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkRequestOrigin::total        11292                       # Table walker requests started/completed, data/inst
system.cpu55.dtb.walker.walkWaitTime::samples         5852                       # Table walker wait (enqueue to first request) latency
system.cpu55.dtb.walker.walkWaitTime::0          5852    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu55.dtb.walker.walkWaitTime::total         5852                       # Table walker wait (enqueue to first request) latency
system.cpu55.dtb.walker.walks                    5852                       # Table walker walks requested
system.cpu55.dtb.walker.walksLong                5852                       # Table walker walks initiated with long descriptors
system.cpu55.dtb.walker.walksPending::samples    888033584                       # Table walker pending requests distribution
system.cpu55.dtb.walker.walksPending::0     888033584    100.00%    100.00% # Table walker pending requests distribution
system.cpu55.dtb.walker.walksPending::total    888033584                       # Table walker pending requests distribution
system.cpu55.dtb.write_accesses               2381898                       # DTB write accesses
system.cpu55.dtb.write_hits                   2381030                       # DTB write hits
system.cpu55.dtb.write_misses                     868                       # DTB write misses
system.cpu55.idle_fraction                   0.992259                       # Percentage of idle cycles
system.cpu55.itb.accesses                    16095188                       # DTB accesses
system.cpu55.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu55.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu55.itb.flush_entries                    331                       # Number of entries that have been flushed from TLB
system.cpu55.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu55.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu55.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu55.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.itb.hits                        16077544                       # DTB hits
system.cpu55.itb.inst_accesses               16095188                       # ITB inst accesses
system.cpu55.itb.inst_hits                   16077544                       # ITB inst hits
system.cpu55.itb.inst_misses                    17644                       # ITB inst misses
system.cpu55.itb.misses                         17644                       # DTB misses
system.cpu55.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu55.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu55.itb.read_accesses                      0                       # DTB read accesses
system.cpu55.itb.read_hits                          0                       # DTB read hits
system.cpu55.itb.read_misses                        0                       # DTB read misses
system.cpu55.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu55.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu55.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu55.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu55.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu55.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu55.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu55.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu55.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu55.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu55.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu55.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu55.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu55.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu55.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu55.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu55.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu55.itb.walker.walkPageSizes::4K        17397     99.44%     99.44% # Table walker page sizes translated
system.cpu55.itb.walker.walkPageSizes::2M           98      0.56%    100.00% # Table walker page sizes translated
system.cpu55.itb.walker.walkPageSizes::total        17495                       # Table walker page sizes translated
system.cpu55.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Requested::Inst        17644                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Requested::total        17644                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Completed::Inst        17495                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin_Completed::total        17495                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkRequestOrigin::total        35139                       # Table walker requests started/completed, data/inst
system.cpu55.itb.walker.walkWaitTime::samples        17644                       # Table walker wait (enqueue to first request) latency
system.cpu55.itb.walker.walkWaitTime::0         17644    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu55.itb.walker.walkWaitTime::total        17644                       # Table walker wait (enqueue to first request) latency
system.cpu55.itb.walker.walks                   17644                       # Table walker walks requested
system.cpu55.itb.walker.walksLong               17644                       # Table walker walks initiated with long descriptors
system.cpu55.itb.walker.walksPending::samples    888025684                       # Table walker pending requests distribution
system.cpu55.itb.walker.walksPending::0     888025684    100.00%    100.00% # Table walker pending requests distribution
system.cpu55.itb.walker.walksPending::total    888025684                       # Table walker pending requests distribution
system.cpu55.itb.write_accesses                     0                       # DTB write accesses
system.cpu55.itb.write_hits                         0                       # DTB write hits
system.cpu55.itb.write_misses                       0                       # DTB write misses
system.cpu55.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu55.kern.inst.quiesce                   1388                       # number of quiesce instructions executed
system.cpu55.not_idle_fraction               0.007741                       # Percentage of non-idle cycles
system.cpu55.numCycles                     2416909967                       # number of cpu cycles simulated
system.cpu55.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu55.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu55.num_busy_cycles             18708413.298937                       # Number of busy cycles
system.cpu55.num_cc_register_reads            5018365                       # number of times the CC registers were read
system.cpu55.num_cc_register_writes           3669075                       # number of times the CC registers were written
system.cpu55.num_conditional_control_insts      2549391                       # number of instructions that are conditional controls
system.cpu55.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu55.num_fp_insts                           0                       # number of float instructions
system.cpu55.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu55.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu55.num_func_calls                    901061                       # number of times a function call or return occured
system.cpu55.num_idle_cycles             2398201553.701063                       # Number of idle cycles
system.cpu55.num_int_alu_accesses            17045485                       # Number of integer alu accesses
system.cpu55.num_int_insts                   17045485                       # number of integer instructions
system.cpu55.num_int_register_reads          22554013                       # number of times the integer registers were read
system.cpu55.num_int_register_writes         13446783                       # number of times the integer registers were written
system.cpu55.num_load_insts                   3773346                       # Number of load instructions
system.cpu55.num_mem_refs                     6154951                       # number of memory refs
system.cpu55.num_store_insts                  2381605                       # Number of store instructions
system.cpu55.num_vec_alu_accesses               13763                       # Number of vector alu accesses
system.cpu55.num_vec_insts                      13763                       # number of vector instructions
system.cpu55.num_vec_register_reads             10131                       # number of times the vector registers were read
system.cpu55.num_vec_register_writes             3868                       # number of times the vector registers were written
system.cpu55.op_class::No_OpClass                3450      0.02%      0.02% # Class of executed instruction
system.cpu55.op_class::IntAlu                12519293     66.85%     66.87% # Class of executed instruction
system.cpu55.op_class::IntMult                  43063      0.23%     67.10% # Class of executed instruction
system.cpu55.op_class::IntDiv                    6613      0.04%     67.13% # Class of executed instruction
system.cpu55.op_class::FloatAdd                     0      0.00%     67.13% # Class of executed instruction
system.cpu55.op_class::FloatCmp                     0      0.00%     67.13% # Class of executed instruction
system.cpu55.op_class::FloatCvt                     0      0.00%     67.13% # Class of executed instruction
system.cpu55.op_class::FloatMult                    0      0.00%     67.13% # Class of executed instruction
system.cpu55.op_class::FloatMultAcc                 0      0.00%     67.13% # Class of executed instruction
system.cpu55.op_class::FloatDiv                     0      0.00%     67.13% # Class of executed instruction
system.cpu55.op_class::FloatMisc                  642      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::FloatSqrt                    0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdAdd                      0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdAddAcc                   0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdAlu                      0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdCmp                      0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdCvt                      0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdMisc                     0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdMult                     0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdMultAcc                  0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdShift                    0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdShiftAcc                 0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdDiv                      0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdSqrt                     0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdFloatAdd                 0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdFloatAlu                 0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdFloatCmp                 0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdFloatCvt                 0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdFloatDiv                 0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdFloatMisc                0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdFloatMult                0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdFloatMultAcc             0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdFloatSqrt                0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdReduceAdd                0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdReduceAlu                0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdReduceCmp                0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdFloatReduceAdd            0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdFloatReduceCmp            0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdAes                      0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdAesMix                   0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdSha1Hash                 0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdSha1Hash2                0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdSha256Hash               0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdSha256Hash2              0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdShaSigma2                0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdShaSigma3                0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::SimdPredAlu                  0      0.00%     67.14% # Class of executed instruction
system.cpu55.op_class::MemRead                3773346     20.15%     87.28% # Class of executed instruction
system.cpu55.op_class::MemWrite               2381605     12.72%    100.00% # Class of executed instruction
system.cpu55.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu55.op_class::total                 18728012                       # Class of executed instruction
system.cpu56.Branches                         3046632                       # Number of branches fetched
system.cpu56.committedInsts                  13682927                       # Number of instructions committed
system.cpu56.committedOps                    15959803                       # Number of ops (including micro ops) committed
system.cpu56.dtb.accesses                     5220705                       # DTB accesses
system.cpu56.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu56.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu56.dtb.flush_entries                    706                       # Number of entries that have been flushed from TLB
system.cpu56.dtb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu56.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu56.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu56.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.dtb.hits                         5216291                       # DTB hits
system.cpu56.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu56.dtb.inst_hits                          0                       # ITB inst hits
system.cpu56.dtb.inst_misses                        0                       # ITB inst misses
system.cpu56.dtb.misses                          4414                       # DTB misses
system.cpu56.dtb.perms_faults                     148                       # Number of TLB faults due to permissions restrictions
system.cpu56.dtb.prefetch_faults                 1373                       # Number of TLB faults due to prefetch
system.cpu56.dtb.read_accesses                3161586                       # DTB read accesses
system.cpu56.dtb.read_hits                    3157979                       # DTB read hits
system.cpu56.dtb.read_misses                     3607                       # DTB read misses
system.cpu56.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu56.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu56.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu56.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu56.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu56.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu56.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu56.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu56.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu56.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu56.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu56.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu56.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu56.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu56.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu56.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu56.dtb.walker.walkPageSizes::4K         3888     97.32%     97.32% # Table walker page sizes translated
system.cpu56.dtb.walker.walkPageSizes::2M           78      1.95%     99.27% # Table walker page sizes translated
system.cpu56.dtb.walker.walkPageSizes::1G           29      0.73%    100.00% # Table walker page sizes translated
system.cpu56.dtb.walker.walkPageSizes::total         3995                       # Table walker page sizes translated
system.cpu56.dtb.walker.walkRequestOrigin_Requested::Data         4414                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Requested::total         4414                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Completed::Data         3995                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin_Completed::total         3995                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkRequestOrigin::total         8409                       # Table walker requests started/completed, data/inst
system.cpu56.dtb.walker.walkWaitTime::samples         4414                       # Table walker wait (enqueue to first request) latency
system.cpu56.dtb.walker.walkWaitTime::0          4414    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu56.dtb.walker.walkWaitTime::total         4414                       # Table walker wait (enqueue to first request) latency
system.cpu56.dtb.walker.walks                    4414                       # Table walker walks requested
system.cpu56.dtb.walker.walksLong                4414                       # Table walker walks initiated with long descriptors
system.cpu56.dtb.walker.walksPending::samples  -1399791964                       # Table walker pending requests distribution
system.cpu56.dtb.walker.walksPending::0   -1399791964    100.00%    100.00% # Table walker pending requests distribution
system.cpu56.dtb.walker.walksPending::total  -1399791964                       # Table walker pending requests distribution
system.cpu56.dtb.write_accesses               2059119                       # DTB write accesses
system.cpu56.dtb.write_hits                   2058312                       # DTB write hits
system.cpu56.dtb.write_misses                     807                       # DTB write misses
system.cpu56.idle_fraction                   0.993403                       # Percentage of idle cycles
system.cpu56.itb.accesses                    13682882                       # DTB accesses
system.cpu56.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu56.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu56.itb.flush_entries                    523                       # Number of entries that have been flushed from TLB
system.cpu56.itb.flush_tlb                         10                       # Number of times complete TLB was flushed
system.cpu56.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu56.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu56.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.itb.hits                        13669877                       # DTB hits
system.cpu56.itb.inst_accesses               13682882                       # ITB inst accesses
system.cpu56.itb.inst_hits                   13669877                       # ITB inst hits
system.cpu56.itb.inst_misses                    13005                       # ITB inst misses
system.cpu56.itb.misses                         13005                       # DTB misses
system.cpu56.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu56.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu56.itb.read_accesses                      0                       # DTB read accesses
system.cpu56.itb.read_hits                          0                       # DTB read hits
system.cpu56.itb.read_misses                        0                       # DTB read misses
system.cpu56.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu56.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu56.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu56.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu56.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu56.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu56.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu56.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu56.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu56.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu56.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu56.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu56.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu56.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu56.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu56.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu56.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu56.itb.walker.walkPageSizes::4K        12811     99.44%     99.44% # Table walker page sizes translated
system.cpu56.itb.walker.walkPageSizes::2M           72      0.56%    100.00% # Table walker page sizes translated
system.cpu56.itb.walker.walkPageSizes::total        12883                       # Table walker page sizes translated
system.cpu56.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Requested::Inst        13005                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Requested::total        13005                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Completed::Inst        12883                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin_Completed::total        12883                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkRequestOrigin::total        25888                       # Table walker requests started/completed, data/inst
system.cpu56.itb.walker.walkWaitTime::samples        13005                       # Table walker wait (enqueue to first request) latency
system.cpu56.itb.walker.walkWaitTime::0         13005    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu56.itb.walker.walkWaitTime::total        13005                       # Table walker wait (enqueue to first request) latency
system.cpu56.itb.walker.walks                   13005                       # Table walker walks requested
system.cpu56.itb.walker.walksLong               13005                       # Table walker walks initiated with long descriptors
system.cpu56.itb.walker.walksPending::samples  -1399799864                       # Table walker pending requests distribution
system.cpu56.itb.walker.walksPending::0   -1399799864    100.00%    100.00% # Table walker pending requests distribution
system.cpu56.itb.walker.walksPending::total  -1399799864                       # Table walker pending requests distribution
system.cpu56.itb.write_accesses                     0                       # DTB write accesses
system.cpu56.itb.write_hits                         0                       # DTB write hits
system.cpu56.itb.write_misses                       0                       # DTB write misses
system.cpu56.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu56.kern.inst.quiesce                   1459                       # number of quiesce instructions executed
system.cpu56.not_idle_fraction               0.006597                       # Percentage of non-idle cycles
system.cpu56.numCycles                     2416909496                       # number of cpu cycles simulated
system.cpu56.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu56.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu56.num_busy_cycles             15944106.816370                       # Number of busy cycles
system.cpu56.num_cc_register_reads            4299734                       # number of times the CC registers were read
system.cpu56.num_cc_register_writes           2963853                       # number of times the CC registers were written
system.cpu56.num_conditional_control_insts      2136492                       # number of instructions that are conditional controls
system.cpu56.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu56.num_fp_insts                           0                       # number of float instructions
system.cpu56.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu56.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu56.num_func_calls                    798042                       # number of times a function call or return occured
system.cpu56.num_idle_cycles             2400965389.183630                       # Number of idle cycles
system.cpu56.num_int_alu_accesses            14510323                       # Number of integer alu accesses
system.cpu56.num_int_insts                   14510323                       # number of integer instructions
system.cpu56.num_int_register_reads          19294282                       # number of times the integer registers were read
system.cpu56.num_int_register_writes         11433951                       # number of times the integer registers were written
system.cpu56.num_load_insts                   3155538                       # Number of load instructions
system.cpu56.num_mem_refs                     5214556                       # number of memory refs
system.cpu56.num_store_insts                  2059018                       # Number of store instructions
system.cpu56.num_vec_alu_accesses                8214                       # Number of vector alu accesses
system.cpu56.num_vec_insts                       8214                       # number of vector instructions
system.cpu56.num_vec_register_reads              6303                       # number of times the vector registers were read
system.cpu56.num_vec_register_writes             2035                       # number of times the vector registers were written
system.cpu56.op_class::No_OpClass                2557      0.02%      0.02% # Class of executed instruction
system.cpu56.op_class::IntAlu                10708151     67.09%     67.11% # Class of executed instruction
system.cpu56.op_class::IntMult                  29519      0.18%     67.29% # Class of executed instruction
system.cpu56.op_class::IntDiv                    5896      0.04%     67.33% # Class of executed instruction
system.cpu56.op_class::FloatAdd                     0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::FloatCmp                     0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::FloatCvt                     0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::FloatMult                    0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::FloatMultAcc                 0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::FloatDiv                     0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::FloatMisc                  232      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::FloatSqrt                    0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdAdd                      5      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdAddAcc                   0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdAlu                      4      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdCmp                      4      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdCvt                      0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdMisc                     4      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdMult                     0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdMultAcc                  0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdShift                    0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdShiftAcc                 0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdDiv                      0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdSqrt                     0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdFloatAdd                 0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdFloatAlu                 0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdFloatCmp                 0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdFloatCvt                 0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdFloatDiv                 0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdFloatMisc                0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdFloatMult                0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdFloatMultAcc             0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdFloatSqrt                0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdReduceAdd                0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdReduceAlu                0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdReduceCmp                0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdFloatReduceAdd            0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdFloatReduceCmp            0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdAes                      0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdAesMix                   0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdSha1Hash                 0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdSha1Hash2                0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdSha256Hash               0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdSha256Hash2              0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdShaSigma2                0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdShaSigma3                0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::SimdPredAlu                  0      0.00%     67.33% # Class of executed instruction
system.cpu56.op_class::MemRead                3155538     19.77%     87.10% # Class of executed instruction
system.cpu56.op_class::MemWrite               2059018     12.90%    100.00% # Class of executed instruction
system.cpu56.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu56.op_class::total                 15960928                       # Class of executed instruction
system.cpu57.Branches                         2783369                       # Number of branches fetched
system.cpu57.committedInsts                  12469849                       # Number of instructions committed
system.cpu57.committedOps                    14587930                       # Number of ops (including micro ops) committed
system.cpu57.dtb.accesses                     4825278                       # DTB accesses
system.cpu57.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu57.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu57.dtb.flush_entries                    978                       # Number of entries that have been flushed from TLB
system.cpu57.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu57.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu57.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu57.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.dtb.hits                         4820780                       # DTB hits
system.cpu57.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu57.dtb.inst_hits                          0                       # ITB inst hits
system.cpu57.dtb.inst_misses                        0                       # ITB inst misses
system.cpu57.dtb.misses                          4498                       # DTB misses
system.cpu57.dtb.perms_faults                     241                       # Number of TLB faults due to permissions restrictions
system.cpu57.dtb.prefetch_faults                 1695                       # Number of TLB faults due to prefetch
system.cpu57.dtb.read_accesses                2939538                       # DTB read accesses
system.cpu57.dtb.read_hits                    2935743                       # DTB read hits
system.cpu57.dtb.read_misses                     3795                       # DTB read misses
system.cpu57.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu57.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu57.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu57.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu57.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu57.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu57.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu57.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu57.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu57.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu57.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu57.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu57.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu57.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu57.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu57.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu57.dtb.walker.walkPageSizes::4K         3982     97.60%     97.60% # Table walker page sizes translated
system.cpu57.dtb.walker.walkPageSizes::2M           71      1.74%     99.34% # Table walker page sizes translated
system.cpu57.dtb.walker.walkPageSizes::1G           27      0.66%    100.00% # Table walker page sizes translated
system.cpu57.dtb.walker.walkPageSizes::total         4080                       # Table walker page sizes translated
system.cpu57.dtb.walker.walkRequestOrigin_Requested::Data         4498                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Requested::total         4498                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Completed::Data         4080                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin_Completed::total         4080                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkRequestOrigin::total         8578                       # Table walker requests started/completed, data/inst
system.cpu57.dtb.walker.walkWaitTime::samples         4498                       # Table walker wait (enqueue to first request) latency
system.cpu57.dtb.walker.walkWaitTime::0          4498    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu57.dtb.walker.walkWaitTime::total         4498                       # Table walker wait (enqueue to first request) latency
system.cpu57.dtb.walker.walks                    4498                       # Table walker walks requested
system.cpu57.dtb.walker.walksLong                4498                       # Table walker walks initiated with long descriptors
system.cpu57.dtb.walker.walksPending::samples    607316604                       # Table walker pending requests distribution
system.cpu57.dtb.walker.walksPending::0     607316604    100.00%    100.00% # Table walker pending requests distribution
system.cpu57.dtb.walker.walksPending::total    607316604                       # Table walker pending requests distribution
system.cpu57.dtb.write_accesses               1885740                       # DTB write accesses
system.cpu57.dtb.write_hits                   1885037                       # DTB write hits
system.cpu57.dtb.write_misses                     703                       # DTB write misses
system.cpu57.idle_fraction                   0.993970                       # Percentage of idle cycles
system.cpu57.itb.accesses                    12470115                       # DTB accesses
system.cpu57.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu57.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu57.itb.flush_entries                    710                       # Number of entries that have been flushed from TLB
system.cpu57.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu57.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu57.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu57.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.itb.hits                        12456489                       # DTB hits
system.cpu57.itb.inst_accesses               12470115                       # ITB inst accesses
system.cpu57.itb.inst_hits                   12456489                       # ITB inst hits
system.cpu57.itb.inst_misses                    13626                       # ITB inst misses
system.cpu57.itb.misses                         13626                       # DTB misses
system.cpu57.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu57.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu57.itb.read_accesses                      0                       # DTB read accesses
system.cpu57.itb.read_hits                          0                       # DTB read hits
system.cpu57.itb.read_misses                        0                       # DTB read misses
system.cpu57.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu57.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu57.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu57.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu57.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu57.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu57.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu57.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu57.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu57.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu57.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu57.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu57.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu57.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu57.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu57.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu57.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu57.itb.walker.walkPageSizes::4K        13417     99.55%     99.55% # Table walker page sizes translated
system.cpu57.itb.walker.walkPageSizes::2M           61      0.45%    100.00% # Table walker page sizes translated
system.cpu57.itb.walker.walkPageSizes::total        13478                       # Table walker page sizes translated
system.cpu57.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Requested::Inst        13626                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Requested::total        13626                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Completed::Inst        13478                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin_Completed::total        13478                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkRequestOrigin::total        27104                       # Table walker requests started/completed, data/inst
system.cpu57.itb.walker.walkWaitTime::samples        13626                       # Table walker wait (enqueue to first request) latency
system.cpu57.itb.walker.walkWaitTime::0         13626    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu57.itb.walker.walkWaitTime::total        13626                       # Table walker wait (enqueue to first request) latency
system.cpu57.itb.walker.walks                   13626                       # Table walker walks requested
system.cpu57.itb.walker.walksLong               13626                       # Table walker walks initiated with long descriptors
system.cpu57.itb.walker.walksPending::samples    607308704                       # Table walker pending requests distribution
system.cpu57.itb.walker.walksPending::0     607308704    100.00%    100.00% # Table walker pending requests distribution
system.cpu57.itb.walker.walksPending::total    607308704                       # Table walker pending requests distribution
system.cpu57.itb.write_accesses                     0                       # DTB write accesses
system.cpu57.itb.write_hits                         0                       # DTB write hits
system.cpu57.itb.write_misses                       0                       # DTB write misses
system.cpu57.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu57.kern.inst.quiesce                   1215                       # number of quiesce instructions executed
system.cpu57.not_idle_fraction               0.006030                       # Percentage of non-idle cycles
system.cpu57.numCycles                     2328443808                       # number of cpu cycles simulated
system.cpu57.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu57.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu57.num_busy_cycles             14040624.336649                       # Number of busy cycles
system.cpu57.num_cc_register_reads            3961429                       # number of times the CC registers were read
system.cpu57.num_cc_register_writes           2646162                       # number of times the CC registers were written
system.cpu57.num_conditional_control_insts      1950056                       # number of instructions that are conditional controls
system.cpu57.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu57.num_fp_insts                           0                       # number of float instructions
system.cpu57.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu57.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu57.num_func_calls                    732963                       # number of times a function call or return occured
system.cpu57.num_idle_cycles             2314403183.663351                       # Number of idle cycles
system.cpu57.num_int_alu_accesses            13248857                       # Number of integer alu accesses
system.cpu57.num_int_insts                   13248857                       # number of integer instructions
system.cpu57.num_int_register_reads          17580190                       # number of times the integer registers were read
system.cpu57.num_int_register_writes         10419482                       # number of times the integer registers were written
system.cpu57.num_load_insts                   2933801                       # Number of load instructions
system.cpu57.num_mem_refs                     4819437                       # number of memory refs
system.cpu57.num_store_insts                  1885636                       # Number of store instructions
system.cpu57.num_vec_alu_accesses                7683                       # Number of vector alu accesses
system.cpu57.num_vec_insts                       7683                       # number of vector instructions
system.cpu57.num_vec_register_reads              5979                       # number of times the vector registers were read
system.cpu57.num_vec_register_writes             1808                       # number of times the vector registers were written
system.cpu57.op_class::No_OpClass                7172      0.05%      0.05% # Class of executed instruction
system.cpu57.op_class::IntAlu                 9726020     66.67%     66.71% # Class of executed instruction
system.cpu57.op_class::IntMult                  29325      0.20%     66.92% # Class of executed instruction
system.cpu57.op_class::IntDiv                    7149      0.05%     66.96% # Class of executed instruction
system.cpu57.op_class::FloatAdd                     0      0.00%     66.96% # Class of executed instruction
system.cpu57.op_class::FloatCmp                     0      0.00%     66.96% # Class of executed instruction
system.cpu57.op_class::FloatCvt                     0      0.00%     66.96% # Class of executed instruction
system.cpu57.op_class::FloatMult                    0      0.00%     66.96% # Class of executed instruction
system.cpu57.op_class::FloatMultAcc                 0      0.00%     66.96% # Class of executed instruction
system.cpu57.op_class::FloatDiv                     0      0.00%     66.96% # Class of executed instruction
system.cpu57.op_class::FloatMisc                  247      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::FloatSqrt                    0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdAdd                      0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdAddAcc                   0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdAlu                      0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdCmp                      0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdCvt                      0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdMisc                     0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdMult                     0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdMultAcc                  0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdShift                    0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdShiftAcc                 0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdDiv                      0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdSqrt                     0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdFloatAdd                 0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdFloatAlu                 0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdFloatCmp                 0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdFloatCvt                 0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdFloatDiv                 0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdFloatMisc                0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdFloatMult                0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdFloatMultAcc             0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdFloatSqrt                0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdReduceAdd                0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdReduceAlu                0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdReduceCmp                0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdFloatReduceAdd            0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdFloatReduceCmp            0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdAes                      0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdAesMix                   0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdSha1Hash                 0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdSha1Hash2                0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdSha256Hash               0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdSha256Hash2              0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdShaSigma2                0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdShaSigma3                0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::SimdPredAlu                  0      0.00%     66.97% # Class of executed instruction
system.cpu57.op_class::MemRead                2933801     20.11%     87.08% # Class of executed instruction
system.cpu57.op_class::MemWrite               1885636     12.92%    100.00% # Class of executed instruction
system.cpu57.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu57.op_class::total                 14589350                       # Class of executed instruction
system.cpu58.Branches                         1100286                       # Number of branches fetched
system.cpu58.committedInsts                   4505847                       # Number of instructions committed
system.cpu58.committedOps                     5202393                       # Number of ops (including micro ops) committed
system.cpu58.dtb.accesses                     1711336                       # DTB accesses
system.cpu58.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu58.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu58.dtb.flush_entries                    198                       # Number of entries that have been flushed from TLB
system.cpu58.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu58.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu58.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu58.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.dtb.hits                         1710533                       # DTB hits
system.cpu58.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu58.dtb.inst_hits                          0                       # ITB inst hits
system.cpu58.dtb.inst_misses                        0                       # ITB inst misses
system.cpu58.dtb.misses                           803                       # DTB misses
system.cpu58.dtb.perms_faults                      14                       # Number of TLB faults due to permissions restrictions
system.cpu58.dtb.prefetch_faults                  165                       # Number of TLB faults due to prefetch
system.cpu58.dtb.read_accesses                1148761                       # DTB read accesses
system.cpu58.dtb.read_hits                    1148054                       # DTB read hits
system.cpu58.dtb.read_misses                      707                       # DTB read misses
system.cpu58.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu58.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu58.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu58.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu58.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu58.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu58.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu58.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu58.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu58.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu58.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu58.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu58.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu58.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu58.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu58.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu58.dtb.walker.walkPageSizes::4K          737     97.10%     97.10% # Table walker page sizes translated
system.cpu58.dtb.walker.walkPageSizes::2M           13      1.71%     98.81% # Table walker page sizes translated
system.cpu58.dtb.walker.walkPageSizes::1G            9      1.19%    100.00% # Table walker page sizes translated
system.cpu58.dtb.walker.walkPageSizes::total          759                       # Table walker page sizes translated
system.cpu58.dtb.walker.walkRequestOrigin_Requested::Data          803                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Requested::total          803                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Completed::Data          759                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin_Completed::total          759                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkRequestOrigin::total         1562                       # Table walker requests started/completed, data/inst
system.cpu58.dtb.walker.walkWaitTime::samples          803                       # Table walker wait (enqueue to first request) latency
system.cpu58.dtb.walker.walkWaitTime::0           803    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu58.dtb.walker.walkWaitTime::total          803                       # Table walker wait (enqueue to first request) latency
system.cpu58.dtb.walker.walks                     803                       # Table walker walks requested
system.cpu58.dtb.walker.walksLong                 803                       # Table walker walks initiated with long descriptors
system.cpu58.dtb.walker.walksPending::samples  -1680526324                       # Table walker pending requests distribution
system.cpu58.dtb.walker.walksPending::0   -1680526324    100.00%    100.00% # Table walker pending requests distribution
system.cpu58.dtb.walker.walksPending::total  -1680526324                       # Table walker pending requests distribution
system.cpu58.dtb.write_accesses                562575                       # DTB write accesses
system.cpu58.dtb.write_hits                    562479                       # DTB write hits
system.cpu58.dtb.write_misses                      96                       # DTB write misses
system.cpu58.idle_fraction                   0.997850                       # Percentage of idle cycles
system.cpu58.itb.accesses                     4504664                       # DTB accesses
system.cpu58.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu58.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu58.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu58.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu58.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu58.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu58.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.itb.hits                         4502002                       # DTB hits
system.cpu58.itb.inst_accesses                4504664                       # ITB inst accesses
system.cpu58.itb.inst_hits                    4502002                       # ITB inst hits
system.cpu58.itb.inst_misses                     2662                       # ITB inst misses
system.cpu58.itb.misses                          2662                       # DTB misses
system.cpu58.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu58.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu58.itb.read_accesses                      0                       # DTB read accesses
system.cpu58.itb.read_hits                          0                       # DTB read hits
system.cpu58.itb.read_misses                        0                       # DTB read misses
system.cpu58.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu58.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu58.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu58.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu58.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu58.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu58.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu58.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu58.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu58.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu58.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu58.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu58.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu58.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu58.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu58.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu58.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu58.itb.walker.walkPageSizes::4K         2617     99.05%     99.05% # Table walker page sizes translated
system.cpu58.itb.walker.walkPageSizes::2M           25      0.95%    100.00% # Table walker page sizes translated
system.cpu58.itb.walker.walkPageSizes::total         2642                       # Table walker page sizes translated
system.cpu58.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Requested::Inst         2662                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Requested::total         2662                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Completed::Inst         2642                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin_Completed::total         2642                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkRequestOrigin::total         5304                       # Table walker requests started/completed, data/inst
system.cpu58.itb.walker.walkWaitTime::samples         2662                       # Table walker wait (enqueue to first request) latency
system.cpu58.itb.walker.walkWaitTime::0          2662    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu58.itb.walker.walkWaitTime::total         2662                       # Table walker wait (enqueue to first request) latency
system.cpu58.itb.walker.walks                    2662                       # Table walker walks requested
system.cpu58.itb.walker.walksLong                2662                       # Table walker walks initiated with long descriptors
system.cpu58.itb.walker.walksPending::samples  -1680534224                       # Table walker pending requests distribution
system.cpu58.itb.walker.walksPending::0   -1680534224    100.00%    100.00% # Table walker pending requests distribution
system.cpu58.itb.walker.walksPending::total  -1680534224                       # Table walker pending requests distribution
system.cpu58.itb.write_accesses                     0                       # DTB write accesses
system.cpu58.itb.write_hits                         0                       # DTB write hits
system.cpu58.itb.write_misses                       0                       # DTB write misses
system.cpu58.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu58.kern.inst.quiesce                    948                       # number of quiesce instructions executed
system.cpu58.not_idle_fraction               0.002150                       # Percentage of non-idle cycles
system.cpu58.numCycles                     2328443340                       # number of cpu cycles simulated
system.cpu58.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu58.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu58.num_busy_cycles             5006634.352109                       # Number of busy cycles
system.cpu58.num_cc_register_reads            1898340                       # number of times the CC registers were read
system.cpu58.num_cc_register_writes            630331                       # number of times the CC registers were written
system.cpu58.num_conditional_control_insts       795979                       # number of instructions that are conditional controls
system.cpu58.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu58.num_fp_insts                           0                       # number of float instructions
system.cpu58.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu58.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu58.num_func_calls                    278725                       # number of times a function call or return occured
system.cpu58.num_idle_cycles             2323436705.647891                       # Number of idle cycles
system.cpu58.num_int_alu_accesses             4554729                       # Number of integer alu accesses
system.cpu58.num_int_insts                    4554729                       # number of integer instructions
system.cpu58.num_int_register_reads           5762980                       # number of times the integer registers were read
system.cpu58.num_int_register_writes          3442318                       # number of times the integer registers were written
system.cpu58.num_load_insts                   1147850                       # Number of load instructions
system.cpu58.num_mem_refs                     1710405                       # number of memory refs
system.cpu58.num_store_insts                   562555                       # Number of store instructions
system.cpu58.num_vec_alu_accesses                1976                       # Number of vector alu accesses
system.cpu58.num_vec_insts                       1976                       # number of vector instructions
system.cpu58.num_vec_register_reads              1471                       # number of times the vector registers were read
system.cpu58.num_vec_register_writes              524                       # number of times the vector registers were written
system.cpu58.op_class::No_OpClass                 251      0.00%      0.00% # Class of executed instruction
system.cpu58.op_class::IntAlu                 3482101     66.93%     66.94% # Class of executed instruction
system.cpu58.op_class::IntMult                   7931      0.15%     67.09% # Class of executed instruction
system.cpu58.op_class::IntDiv                    1752      0.03%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatAdd                     0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatCmp                     1      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatCvt                     1      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatMult                    0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatMultAcc                 0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatDiv                     0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatMisc                   60      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::FloatSqrt                    0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdAdd                      0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdAddAcc                   0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdAlu                      0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdCmp                      0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdCvt                      0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdMisc                     0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdMult                     0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdMultAcc                  0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdShift                    0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdShiftAcc                 0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdDiv                      0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdSqrt                     0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdFloatAdd                 0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdFloatAlu                 0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdFloatCmp                 0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdFloatCvt                 0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdFloatDiv                 0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdFloatMisc                0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdFloatMult                0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdFloatMultAcc             0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdFloatSqrt                0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdReduceAdd                0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdReduceAlu                0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdReduceCmp                0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdFloatReduceAdd            0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdFloatReduceCmp            0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdAes                      0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdAesMix                   0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdSha1Hash                 0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdSha1Hash2                0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdSha256Hash               0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdSha256Hash2              0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdShaSigma2                0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdShaSigma3                0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::SimdPredAlu                  0      0.00%     67.12% # Class of executed instruction
system.cpu58.op_class::MemRead                1147850     22.06%     89.19% # Class of executed instruction
system.cpu58.op_class::MemWrite                562555     10.81%    100.00% # Class of executed instruction
system.cpu58.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu58.op_class::total                  5202502                       # Class of executed instruction
system.cpu59.Branches                         1836284                       # Number of branches fetched
system.cpu59.committedInsts                   7965707                       # Number of instructions committed
system.cpu59.committedOps                     9280370                       # Number of ops (including micro ops) committed
system.cpu59.dtb.accesses                     3081377                       # DTB accesses
system.cpu59.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu59.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu59.dtb.flush_entries                    554                       # Number of entries that have been flushed from TLB
system.cpu59.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu59.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu59.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu59.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.dtb.hits                         3079011                       # DTB hits
system.cpu59.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu59.dtb.inst_hits                          0                       # ITB inst hits
system.cpu59.dtb.inst_misses                        0                       # ITB inst misses
system.cpu59.dtb.misses                          2366                       # DTB misses
system.cpu59.dtb.perms_faults                      94                       # Number of TLB faults due to permissions restrictions
system.cpu59.dtb.prefetch_faults                  738                       # Number of TLB faults due to prefetch
system.cpu59.dtb.read_accesses                1941022                       # DTB read accesses
system.cpu59.dtb.read_hits                    1938997                       # DTB read hits
system.cpu59.dtb.read_misses                     2025                       # DTB read misses
system.cpu59.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu59.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu59.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu59.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu59.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu59.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu59.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu59.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu59.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu59.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu59.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu59.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu59.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu59.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu59.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu59.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu59.dtb.walker.walkPageSizes::4K         2137     97.00%     97.00% # Table walker page sizes translated
system.cpu59.dtb.walker.walkPageSizes::2M           39      1.77%     98.77% # Table walker page sizes translated
system.cpu59.dtb.walker.walkPageSizes::1G           27      1.23%    100.00% # Table walker page sizes translated
system.cpu59.dtb.walker.walkPageSizes::total         2203                       # Table walker page sizes translated
system.cpu59.dtb.walker.walkRequestOrigin_Requested::Data         2366                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Requested::total         2366                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Completed::Data         2203                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin_Completed::total         2203                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkRequestOrigin::total         4569                       # Table walker requests started/completed, data/inst
system.cpu59.dtb.walker.walkWaitTime::samples         2366                       # Table walker wait (enqueue to first request) latency
system.cpu59.dtb.walker.walkWaitTime::0          2366    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu59.dtb.walker.walkWaitTime::total         2366                       # Table walker wait (enqueue to first request) latency
system.cpu59.dtb.walker.walks                    2366                       # Table walker walks requested
system.cpu59.dtb.walker.walksLong                2366                       # Table walker walks initiated with long descriptors
system.cpu59.dtb.walker.walksPending::samples    326779744                       # Table walker pending requests distribution
system.cpu59.dtb.walker.walksPending::0     326779744    100.00%    100.00% # Table walker pending requests distribution
system.cpu59.dtb.walker.walksPending::total    326779744                       # Table walker pending requests distribution
system.cpu59.dtb.write_accesses               1140355                       # DTB write accesses
system.cpu59.dtb.write_hits                   1140014                       # DTB write hits
system.cpu59.dtb.write_misses                     341                       # DTB write misses
system.cpu59.idle_fraction                   0.996164                       # Percentage of idle cycles
system.cpu59.itb.accesses                     7965022                       # DTB accesses
system.cpu59.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu59.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu59.itb.flush_entries                    457                       # Number of entries that have been flushed from TLB
system.cpu59.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu59.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu59.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu59.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.itb.hits                         7956567                       # DTB hits
system.cpu59.itb.inst_accesses                7965022                       # ITB inst accesses
system.cpu59.itb.inst_hits                    7956567                       # ITB inst hits
system.cpu59.itb.inst_misses                     8455                       # ITB inst misses
system.cpu59.itb.misses                          8455                       # DTB misses
system.cpu59.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu59.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu59.itb.read_accesses                      0                       # DTB read accesses
system.cpu59.itb.read_hits                          0                       # DTB read hits
system.cpu59.itb.read_misses                        0                       # DTB read misses
system.cpu59.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu59.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu59.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu59.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu59.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu59.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu59.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu59.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu59.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu59.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu59.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu59.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu59.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu59.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu59.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu59.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu59.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu59.itb.walker.walkPageSizes::4K         8334     99.36%     99.36% # Table walker page sizes translated
system.cpu59.itb.walker.walkPageSizes::2M           54      0.64%    100.00% # Table walker page sizes translated
system.cpu59.itb.walker.walkPageSizes::total         8388                       # Table walker page sizes translated
system.cpu59.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Requested::Inst         8455                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Requested::total         8455                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Completed::Inst         8388                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin_Completed::total         8388                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkRequestOrigin::total        16843                       # Table walker requests started/completed, data/inst
system.cpu59.itb.walker.walkWaitTime::samples         8455                       # Table walker wait (enqueue to first request) latency
system.cpu59.itb.walker.walkWaitTime::0          8455    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu59.itb.walker.walkWaitTime::total         8455                       # Table walker wait (enqueue to first request) latency
system.cpu59.itb.walker.walks                    8455                       # Table walker walks requested
system.cpu59.itb.walker.walksLong                8455                       # Table walker walks initiated with long descriptors
system.cpu59.itb.walker.walksPending::samples    326771844                       # Table walker pending requests distribution
system.cpu59.itb.walker.walksPending::0     326771844    100.00%    100.00% # Table walker pending requests distribution
system.cpu59.itb.walker.walksPending::total    326771844                       # Table walker pending requests distribution
system.cpu59.itb.write_accesses                     0                       # DTB write accesses
system.cpu59.itb.write_hits                         0                       # DTB write hits
system.cpu59.itb.write_misses                       0                       # DTB write misses
system.cpu59.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu59.kern.inst.quiesce                   1081                       # number of quiesce instructions executed
system.cpu59.not_idle_fraction               0.003836                       # Percentage of non-idle cycles
system.cpu59.numCycles                     2328443693                       # number of cpu cycles simulated
system.cpu59.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu59.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu59.num_busy_cycles             8931748.304459                       # Number of busy cycles
system.cpu59.num_cc_register_reads            2738146                       # number of times the CC registers were read
system.cpu59.num_cc_register_writes           1456455                       # number of times the CC registers were written
system.cpu59.num_conditional_control_insts      1292783                       # number of instructions that are conditional controls
system.cpu59.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu59.num_fp_insts                           0                       # number of float instructions
system.cpu59.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu59.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu59.num_func_calls                    485232                       # number of times a function call or return occured
system.cpu59.num_idle_cycles             2319511944.695541                       # Number of idle cycles
system.cpu59.num_int_alu_accesses             8344742                       # Number of integer alu accesses
system.cpu59.num_int_insts                    8344742                       # number of integer instructions
system.cpu59.num_int_register_reads          10865945                       # number of times the integer registers were read
system.cpu59.num_int_register_writes          6474779                       # number of times the integer registers were written
system.cpu59.num_load_insts                   1938116                       # Number of load instructions
system.cpu59.num_mem_refs                     3078303                       # number of memory refs
system.cpu59.num_store_insts                  1140187                       # Number of store instructions
system.cpu59.num_vec_alu_accesses                4583                       # Number of vector alu accesses
system.cpu59.num_vec_insts                       4583                       # number of vector instructions
system.cpu59.num_vec_register_reads              3739                       # number of times the vector registers were read
system.cpu59.num_vec_register_writes              848                       # number of times the vector registers were written
system.cpu59.op_class::No_OpClass                1695      0.02%      0.02% # Class of executed instruction
system.cpu59.op_class::IntAlu                 6177376     66.56%     66.58% # Class of executed instruction
system.cpu59.op_class::IntMult                  19034      0.21%     66.78% # Class of executed instruction
system.cpu59.op_class::IntDiv                    4515      0.05%     66.83% # Class of executed instruction
system.cpu59.op_class::FloatAdd                     0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::FloatCmp                     0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::FloatCvt                     0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::FloatMult                    0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::FloatMultAcc                 0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::FloatDiv                     0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::FloatMisc                   17      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::FloatSqrt                    0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdAdd                      0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdAddAcc                   0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdAlu                      0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdCmp                      0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdCvt                      0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdMisc                     0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdMult                     0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdMultAcc                  0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdShift                    0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdShiftAcc                 0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdDiv                      0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdSqrt                     0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdFloatAdd                 0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdFloatAlu                 0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdFloatCmp                 0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdFloatCvt                 0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdFloatDiv                 0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdFloatMisc                0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdFloatMult                0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdFloatMultAcc             0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdFloatSqrt                0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdReduceAdd                0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdReduceAlu                0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdReduceCmp                0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdFloatReduceAdd            0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdFloatReduceCmp            0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdAes                      0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdAesMix                   0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdSha1Hash                 0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdSha1Hash2                0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdSha256Hash               0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdSha256Hash2              0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdShaSigma2                0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdShaSigma3                0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::SimdPredAlu                  0      0.00%     66.83% # Class of executed instruction
system.cpu59.op_class::MemRead                1938116     20.88%     87.71% # Class of executed instruction
system.cpu59.op_class::MemWrite               1140187     12.29%    100.00% # Class of executed instruction
system.cpu59.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu59.op_class::total                  9280940                       # Class of executed instruction
system.cpu60.Branches                        12146815                       # Number of branches fetched
system.cpu60.committedInsts                  52869523                       # Number of instructions committed
system.cpu60.committedOps                    61949635                       # Number of ops (including micro ops) committed
system.cpu60.dtb.accesses                    20085344                       # DTB accesses
system.cpu60.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu60.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu60.dtb.flush_entries                   1432                       # Number of entries that have been flushed from TLB
system.cpu60.dtb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu60.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu60.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu60.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.dtb.hits                        20065931                       # DTB hits
system.cpu60.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu60.dtb.inst_hits                          0                       # ITB inst hits
system.cpu60.dtb.inst_misses                        0                       # ITB inst misses
system.cpu60.dtb.misses                         19413                       # DTB misses
system.cpu60.dtb.perms_faults                     531                       # Number of TLB faults due to permissions restrictions
system.cpu60.dtb.prefetch_faults                 7140                       # Number of TLB faults due to prefetch
system.cpu60.dtb.read_accesses               11500720                       # DTB read accesses
system.cpu60.dtb.read_hits                   11484182                       # DTB read hits
system.cpu60.dtb.read_misses                    16538                       # DTB read misses
system.cpu60.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu60.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu60.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu60.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu60.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu60.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu60.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu60.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu60.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu60.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu60.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu60.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu60.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu60.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu60.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu60.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu60.dtb.walker.walkPageSizes::4K        17554     97.32%     97.32% # Table walker page sizes translated
system.cpu60.dtb.walker.walkPageSizes::2M          399      2.21%     99.53% # Table walker page sizes translated
system.cpu60.dtb.walker.walkPageSizes::1G           85      0.47%    100.00% # Table walker page sizes translated
system.cpu60.dtb.walker.walkPageSizes::total        18038                       # Table walker page sizes translated
system.cpu60.dtb.walker.walkRequestOrigin_Requested::Data        19413                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Requested::total        19413                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Completed::Data        18038                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin_Completed::total        18038                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkRequestOrigin::total        37451                       # Table walker requests started/completed, data/inst
system.cpu60.dtb.walker.walkWaitTime::samples        19413                       # Table walker wait (enqueue to first request) latency
system.cpu60.dtb.walker.walkWaitTime::0         19413    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu60.dtb.walker.walkWaitTime::total        19413                       # Table walker wait (enqueue to first request) latency
system.cpu60.dtb.walker.walks                   19413                       # Table walker walks requested
system.cpu60.dtb.walker.walksLong               19413                       # Table walker walks initiated with long descriptors
system.cpu60.dtb.walker.walksPending::samples  -1961088464                       # Table walker pending requests distribution
system.cpu60.dtb.walker.walksPending::0   -1961088464    100.00%    100.00% # Table walker pending requests distribution
system.cpu60.dtb.walker.walksPending::total  -1961088464                       # Table walker pending requests distribution
system.cpu60.dtb.write_accesses               8584624                       # DTB write accesses
system.cpu60.dtb.write_hits                   8581749                       # DTB write hits
system.cpu60.dtb.write_misses                    2875                       # DTB write misses
system.cpu60.idle_fraction                   0.974392                       # Percentage of idle cycles
system.cpu60.itb.accesses                    52874635                       # DTB accesses
system.cpu60.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu60.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu60.itb.flush_entries                    651                       # Number of entries that have been flushed from TLB
system.cpu60.itb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu60.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu60.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu60.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.itb.hits                        52792293                       # DTB hits
system.cpu60.itb.inst_accesses               52874635                       # ITB inst accesses
system.cpu60.itb.inst_hits                   52792293                       # ITB inst hits
system.cpu60.itb.inst_misses                    82342                       # ITB inst misses
system.cpu60.itb.misses                         82342                       # DTB misses
system.cpu60.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu60.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu60.itb.read_accesses                      0                       # DTB read accesses
system.cpu60.itb.read_hits                          0                       # DTB read hits
system.cpu60.itb.read_misses                        0                       # DTB read misses
system.cpu60.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu60.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu60.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu60.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu60.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu60.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu60.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu60.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu60.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu60.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu60.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu60.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu60.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu60.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu60.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu60.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu60.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu60.itb.walker.walkPageSizes::4K        81467     99.44%     99.44% # Table walker page sizes translated
system.cpu60.itb.walker.walkPageSizes::2M          458      0.56%    100.00% # Table walker page sizes translated
system.cpu60.itb.walker.walkPageSizes::total        81925                       # Table walker page sizes translated
system.cpu60.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Requested::Inst        82342                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Requested::total        82342                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Completed::Inst        81925                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin_Completed::total        81925                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkRequestOrigin::total       164267                       # Table walker requests started/completed, data/inst
system.cpu60.itb.walker.walkWaitTime::samples        82342                       # Table walker wait (enqueue to first request) latency
system.cpu60.itb.walker.walkWaitTime::0         82342    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu60.itb.walker.walkWaitTime::total        82342                       # Table walker wait (enqueue to first request) latency
system.cpu60.itb.walker.walks                   82342                       # Table walker walks requested
system.cpu60.itb.walker.walksLong               82342                       # Table walker walks initiated with long descriptors
system.cpu60.itb.walker.walksPending::samples  -1961096364                       # Table walker pending requests distribution
system.cpu60.itb.walker.walksPending::0   -1961096364    100.00%    100.00% # Table walker pending requests distribution
system.cpu60.itb.walker.walksPending::total  -1961096364                       # Table walker pending requests distribution
system.cpu60.itb.write_accesses                     0                       # DTB write accesses
system.cpu60.itb.write_hits                         0                       # DTB write hits
system.cpu60.itb.write_misses                       0                       # DTB write misses
system.cpu60.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu60.kern.inst.quiesce                   1413                       # number of quiesce instructions executed
system.cpu60.not_idle_fraction               0.025608                       # Percentage of non-idle cycles
system.cpu60.numCycles                     2418233738                       # number of cpu cycles simulated
system.cpu60.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu60.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu60.num_busy_cycles             61925865.875180                       # Number of busy cycles
system.cpu60.num_cc_register_reads           14307904                       # number of times the CC registers were read
system.cpu60.num_cc_register_writes          12734667                       # number of times the CC registers were written
system.cpu60.num_conditional_control_insts      8207405                       # number of instructions that are conditional controls
system.cpu60.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu60.num_fp_insts                           0                       # number of float instructions
system.cpu60.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu60.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu60.num_func_calls                   3307128                       # number of times a function call or return occured
system.cpu60.num_idle_cycles             2356307872.124820                       # Number of idle cycles
system.cpu60.num_int_alu_accesses            57007043                       # Number of integer alu accesses
system.cpu60.num_int_insts                   57007043                       # number of integer instructions
system.cpu60.num_int_register_reads          76189617                       # number of times the integer registers were read
system.cpu60.num_int_register_writes         44953109                       # number of times the integer registers were written
system.cpu60.num_load_insts                  11475873                       # Number of load instructions
system.cpu60.num_mem_refs                    20058526                       # number of memory refs
system.cpu60.num_store_insts                  8582653                       # Number of store instructions
system.cpu60.num_vec_alu_accesses               68664                       # Number of vector alu accesses
system.cpu60.num_vec_insts                      68664                       # number of vector instructions
system.cpu60.num_vec_register_reads             59944                       # number of times the vector registers were read
system.cpu60.num_vec_register_writes             9808                       # number of times the vector registers were written
system.cpu60.op_class::No_OpClass               21453      0.03%      0.03% # Class of executed instruction
system.cpu60.op_class::IntAlu                41732520     67.36%     67.39% # Class of executed instruction
system.cpu60.op_class::IntMult                 113279      0.18%     67.58% # Class of executed instruction
system.cpu60.op_class::IntDiv                   24528      0.04%     67.62% # Class of executed instruction
system.cpu60.op_class::FloatAdd                     0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::FloatCmp                     0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::FloatCvt                     0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::FloatMult                    0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::FloatMultAcc                 0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::FloatDiv                     0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::FloatMisc                 5356      0.01%     67.62% # Class of executed instruction
system.cpu60.op_class::FloatSqrt                    0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdAdd                      0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdAddAcc                   0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdAlu                      0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdCmp                      0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdCvt                      0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdMisc                     0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdMult                     0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdMultAcc                  0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdShift                    0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdShiftAcc                 0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdDiv                      0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdSqrt                     0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdFloatAdd                 0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdFloatAlu                 0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdFloatCmp                 0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdFloatCvt                 0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdFloatDiv                 0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdFloatMisc                0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdFloatMult                0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdFloatMultAcc             0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdFloatSqrt                0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdReduceAdd                0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdReduceAlu                0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdReduceCmp                0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdFloatReduceAdd            0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdFloatReduceCmp            0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdAes                      0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdAesMix                   0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdSha1Hash                 0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdSha1Hash2                0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdSha256Hash               0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdSha256Hash2              0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdShaSigma2                0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdShaSigma3                0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::SimdPredAlu                  0      0.00%     67.62% # Class of executed instruction
system.cpu60.op_class::MemRead               11475873     18.52%     86.15% # Class of executed instruction
system.cpu60.op_class::MemWrite               8582653     13.85%    100.00% # Class of executed instruction
system.cpu60.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu60.op_class::total                 61955662                       # Class of executed instruction
system.cpu61.Branches                         6486915                       # Number of branches fetched
system.cpu61.committedInsts                  28370015                       # Number of instructions committed
system.cpu61.committedOps                    33454876                       # Number of ops (including micro ops) committed
system.cpu61.dtb.accesses                    11022400                       # DTB accesses
system.cpu61.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu61.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu61.dtb.flush_entries                   1096                       # Number of entries that have been flushed from TLB
system.cpu61.dtb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu61.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu61.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu61.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.dtb.hits                        11005357                       # DTB hits
system.cpu61.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu61.dtb.inst_hits                          0                       # ITB inst hits
system.cpu61.dtb.inst_misses                        0                       # ITB inst misses
system.cpu61.dtb.misses                         17043                       # DTB misses
system.cpu61.dtb.perms_faults                     295                       # Number of TLB faults due to permissions restrictions
system.cpu61.dtb.prefetch_faults                 4505                       # Number of TLB faults due to prefetch
system.cpu61.dtb.read_accesses                6329949                       # DTB read accesses
system.cpu61.dtb.read_hits                    6315079                       # DTB read hits
system.cpu61.dtb.read_misses                    14870                       # DTB read misses
system.cpu61.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu61.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu61.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu61.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu61.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu61.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu61.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu61.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu61.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu61.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu61.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu61.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu61.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu61.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu61.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu61.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu61.dtb.walker.walkPageSizes::4K        15937     98.17%     98.17% # Table walker page sizes translated
system.cpu61.dtb.walker.walkPageSizes::2M          259      1.60%     99.77% # Table walker page sizes translated
system.cpu61.dtb.walker.walkPageSizes::1G           38      0.23%    100.00% # Table walker page sizes translated
system.cpu61.dtb.walker.walkPageSizes::total        16234                       # Table walker page sizes translated
system.cpu61.dtb.walker.walkRequestOrigin_Requested::Data        17043                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Requested::total        17043                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Completed::Data        16234                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin_Completed::total        16234                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkRequestOrigin::total        33277                       # Table walker requests started/completed, data/inst
system.cpu61.dtb.walker.walkWaitTime::samples        17043                       # Table walker wait (enqueue to first request) latency
system.cpu61.dtb.walker.walkWaitTime::0         17043    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu61.dtb.walker.walkWaitTime::total        17043                       # Table walker wait (enqueue to first request) latency
system.cpu61.dtb.walker.walks                   17043                       # Table walker walks requested
system.cpu61.dtb.walker.walksLong               17043                       # Table walker walks initiated with long descriptors
system.cpu61.dtb.walker.walksPending::samples     46332944                       # Table walker pending requests distribution
system.cpu61.dtb.walker.walksPending::0      46332944    100.00%    100.00% # Table walker pending requests distribution
system.cpu61.dtb.walker.walksPending::total     46332944                       # Table walker pending requests distribution
system.cpu61.dtb.write_accesses               4692451                       # DTB write accesses
system.cpu61.dtb.write_hits                   4690278                       # DTB write hits
system.cpu61.dtb.write_misses                    2173                       # DTB write misses
system.cpu61.idle_fraction                   0.986171                       # Percentage of idle cycles
system.cpu61.itb.accesses                    28372542                       # DTB accesses
system.cpu61.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu61.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu61.itb.flush_entries                    590                       # Number of entries that have been flushed from TLB
system.cpu61.itb.flush_tlb                         12                       # Number of times complete TLB was flushed
system.cpu61.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu61.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu61.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.itb.hits                        28318967                       # DTB hits
system.cpu61.itb.inst_accesses               28372542                       # ITB inst accesses
system.cpu61.itb.inst_hits                   28318967                       # ITB inst hits
system.cpu61.itb.inst_misses                    53575                       # ITB inst misses
system.cpu61.itb.misses                         53575                       # DTB misses
system.cpu61.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu61.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu61.itb.read_accesses                      0                       # DTB read accesses
system.cpu61.itb.read_hits                          0                       # DTB read hits
system.cpu61.itb.read_misses                        0                       # DTB read misses
system.cpu61.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu61.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu61.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu61.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu61.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu61.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu61.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu61.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu61.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu61.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu61.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu61.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu61.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu61.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu61.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu61.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu61.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu61.itb.walker.walkPageSizes::4K        53015     99.39%     99.39% # Table walker page sizes translated
system.cpu61.itb.walker.walkPageSizes::2M          327      0.61%    100.00% # Table walker page sizes translated
system.cpu61.itb.walker.walkPageSizes::total        53342                       # Table walker page sizes translated
system.cpu61.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Requested::Inst        53575                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Requested::total        53575                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Completed::Inst        53342                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin_Completed::total        53342                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkRequestOrigin::total       106917                       # Table walker requests started/completed, data/inst
system.cpu61.itb.walker.walkWaitTime::samples        53575                       # Table walker wait (enqueue to first request) latency
system.cpu61.itb.walker.walkWaitTime::0         53575    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu61.itb.walker.walkWaitTime::total        53575                       # Table walker wait (enqueue to first request) latency
system.cpu61.itb.walker.walks                   53575                       # Table walker walks requested
system.cpu61.itb.walker.walksLong               53575                       # Table walker walks initiated with long descriptors
system.cpu61.itb.walker.walksPending::samples     46325044                       # Table walker pending requests distribution
system.cpu61.itb.walker.walksPending::0      46325044    100.00%    100.00% # Table walker pending requests distribution
system.cpu61.itb.walker.walksPending::total     46325044                       # Table walker pending requests distribution
system.cpu61.itb.write_accesses                     0                       # DTB write accesses
system.cpu61.itb.write_hits                         0                       # DTB write hits
system.cpu61.itb.write_misses                       0                       # DTB write misses
system.cpu61.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu61.kern.inst.quiesce                   1264                       # number of quiesce instructions executed
system.cpu61.not_idle_fraction               0.013829                       # Percentage of non-idle cycles
system.cpu61.numCycles                     2416909817                       # number of cpu cycles simulated
system.cpu61.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu61.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu61.num_busy_cycles             33423937.618559                       # Number of busy cycles
system.cpu61.num_cc_register_reads            7736353                       # number of times the CC registers were read
system.cpu61.num_cc_register_writes           6290610                       # number of times the CC registers were written
system.cpu61.num_conditional_control_insts      4339728                       # number of instructions that are conditional controls
system.cpu61.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu61.num_fp_insts                           0                       # number of float instructions
system.cpu61.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu61.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu61.num_func_calls                   1788776                       # number of times a function call or return occured
system.cpu61.num_idle_cycles             2383485879.381441                       # Number of idle cycles
system.cpu61.num_int_alu_accesses            30756356                       # Number of integer alu accesses
system.cpu61.num_int_insts                   30756356                       # number of integer instructions
system.cpu61.num_int_register_reads          40871942                       # number of times the integer registers were read
system.cpu61.num_int_register_writes         24191674                       # number of times the integer registers were written
system.cpu61.num_load_insts                   6318735                       # Number of load instructions
system.cpu61.num_mem_refs                    11010314                       # number of memory refs
system.cpu61.num_store_insts                  4691579                       # Number of store instructions
system.cpu61.num_vec_alu_accesses               54788                       # Number of vector alu accesses
system.cpu61.num_vec_insts                      54788                       # number of vector instructions
system.cpu61.num_vec_register_reads             48008                       # number of times the vector registers were read
system.cpu61.num_vec_register_writes             8200                       # number of times the vector registers were written
system.cpu61.op_class::No_OpClass               10376      0.03%      0.03% # Class of executed instruction
system.cpu61.op_class::IntAlu                22368989     66.86%     66.89% # Class of executed instruction
system.cpu61.op_class::IntMult                  54099      0.16%     67.05% # Class of executed instruction
system.cpu61.op_class::IntDiv                    8441      0.03%     67.07% # Class of executed instruction
system.cpu61.op_class::FloatAdd                     0      0.00%     67.07% # Class of executed instruction
system.cpu61.op_class::FloatCmp                     0      0.00%     67.07% # Class of executed instruction
system.cpu61.op_class::FloatCvt                     0      0.00%     67.07% # Class of executed instruction
system.cpu61.op_class::FloatMult                    0      0.00%     67.07% # Class of executed instruction
system.cpu61.op_class::FloatMultAcc                 0      0.00%     67.07% # Class of executed instruction
system.cpu61.op_class::FloatDiv                     0      0.00%     67.07% # Class of executed instruction
system.cpu61.op_class::FloatMisc                 6273      0.02%     67.09% # Class of executed instruction
system.cpu61.op_class::FloatSqrt                    0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdAdd                      7      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdAddAcc                   0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdAlu                      4      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdCmp                      4      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdCvt                      0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdMisc                     5      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdMult                     0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdMultAcc                  0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdShift                    0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdShiftAcc                 0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdDiv                      0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdSqrt                     0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdFloatAdd                 0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdFloatAlu                 0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdFloatCmp                 0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdFloatCvt                 0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdFloatDiv                 0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdFloatMisc                0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdFloatMult                0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdFloatMultAcc             0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdFloatSqrt                0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdReduceAdd                0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdReduceAlu                0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdReduceCmp                0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdFloatReduceAdd            0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdFloatReduceCmp            0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdAes                      0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdAesMix                   0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdSha1Hash                 0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdSha1Hash2                0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdSha256Hash               0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdSha256Hash2              0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdShaSigma2                0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdShaSigma3                0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::SimdPredAlu                  0      0.00%     67.09% # Class of executed instruction
system.cpu61.op_class::MemRead                6318735     18.89%     85.98% # Class of executed instruction
system.cpu61.op_class::MemWrite               4691579     14.02%    100.00% # Class of executed instruction
system.cpu61.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu61.op_class::total                 33458512                       # Class of executed instruction
system.cpu62.Branches                         1895180                       # Number of branches fetched
system.cpu62.committedInsts                   8249434                       # Number of instructions committed
system.cpu62.committedOps                     9576657                       # Number of ops (including micro ops) committed
system.cpu62.dtb.accesses                     3152142                       # DTB accesses
system.cpu62.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu62.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu62.dtb.flush_entries                    458                       # Number of entries that have been flushed from TLB
system.cpu62.dtb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu62.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu62.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu62.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.dtb.hits                         3149482                       # DTB hits
system.cpu62.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu62.dtb.inst_hits                          0                       # ITB inst hits
system.cpu62.dtb.inst_misses                        0                       # ITB inst misses
system.cpu62.dtb.misses                          2660                       # DTB misses
system.cpu62.dtb.perms_faults                     105                       # Number of TLB faults due to permissions restrictions
system.cpu62.dtb.prefetch_faults                  909                       # Number of TLB faults due to prefetch
system.cpu62.dtb.read_accesses                1997697                       # DTB read accesses
system.cpu62.dtb.read_hits                    1995415                       # DTB read hits
system.cpu62.dtb.read_misses                     2282                       # DTB read misses
system.cpu62.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu62.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu62.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu62.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu62.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu62.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu62.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu62.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu62.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu62.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu62.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu62.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu62.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu62.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu62.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu62.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu62.dtb.walker.walkPageSizes::4K         2317     97.19%     97.19% # Table walker page sizes translated
system.cpu62.dtb.walker.walkPageSizes::2M           50      2.10%     99.29% # Table walker page sizes translated
system.cpu62.dtb.walker.walkPageSizes::1G           17      0.71%    100.00% # Table walker page sizes translated
system.cpu62.dtb.walker.walkPageSizes::total         2384                       # Table walker page sizes translated
system.cpu62.dtb.walker.walkRequestOrigin_Requested::Data         2660                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Requested::total         2660                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Completed::Data         2384                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin_Completed::total         2384                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkRequestOrigin::total         5044                       # Table walker requests started/completed, data/inst
system.cpu62.dtb.walker.walkWaitTime::samples         2660                       # Table walker wait (enqueue to first request) latency
system.cpu62.dtb.walker.walkWaitTime::0          2660    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu62.dtb.walker.walkWaitTime::total         2660                       # Table walker wait (enqueue to first request) latency
system.cpu62.dtb.walker.walks                    2660                       # Table walker walks requested
system.cpu62.dtb.walker.walksLong                2660                       # Table walker walks initiated with long descriptors
system.cpu62.dtb.walker.walksPending::samples   2053504712                       # Table walker pending requests distribution
system.cpu62.dtb.walker.walksPending::0    2053504712    100.00%    100.00% # Table walker pending requests distribution
system.cpu62.dtb.walker.walksPending::total   2053504712                       # Table walker pending requests distribution
system.cpu62.dtb.write_accesses               1154445                       # DTB write accesses
system.cpu62.dtb.write_hits                   1154067                       # DTB write hits
system.cpu62.dtb.write_misses                     378                       # DTB write misses
system.cpu62.idle_fraction                   0.996042                       # Percentage of idle cycles
system.cpu62.itb.accesses                     8248926                       # DTB accesses
system.cpu62.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu62.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu62.itb.flush_entries                    331                       # Number of entries that have been flushed from TLB
system.cpu62.itb.flush_tlb                          9                       # Number of times complete TLB was flushed
system.cpu62.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu62.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu62.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.itb.hits                         8241548                       # DTB hits
system.cpu62.itb.inst_accesses                8248926                       # ITB inst accesses
system.cpu62.itb.inst_hits                    8241548                       # ITB inst hits
system.cpu62.itb.inst_misses                     7378                       # ITB inst misses
system.cpu62.itb.misses                          7378                       # DTB misses
system.cpu62.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu62.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu62.itb.read_accesses                      0                       # DTB read accesses
system.cpu62.itb.read_hits                          0                       # DTB read hits
system.cpu62.itb.read_misses                        0                       # DTB read misses
system.cpu62.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu62.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu62.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu62.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu62.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu62.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu62.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu62.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu62.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu62.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu62.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu62.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu62.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu62.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu62.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu62.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu62.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu62.itb.walker.walkPageSizes::4K         7243     99.45%     99.45% # Table walker page sizes translated
system.cpu62.itb.walker.walkPageSizes::2M           40      0.55%    100.00% # Table walker page sizes translated
system.cpu62.itb.walker.walkPageSizes::total         7283                       # Table walker page sizes translated
system.cpu62.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Requested::Inst         7378                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Requested::total         7378                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Completed::Inst         7283                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin_Completed::total         7283                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkRequestOrigin::total        14661                       # Table walker requests started/completed, data/inst
system.cpu62.itb.walker.walkWaitTime::samples         7378                       # Table walker wait (enqueue to first request) latency
system.cpu62.itb.walker.walkWaitTime::0          7378    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu62.itb.walker.walkWaitTime::total         7378                       # Table walker wait (enqueue to first request) latency
system.cpu62.itb.walker.walks                    7378                       # Table walker walks requested
system.cpu62.itb.walker.walksLong                7378                       # Table walker walks initiated with long descriptors
system.cpu62.itb.walker.walksPending::samples   2053496812                       # Table walker pending requests distribution
system.cpu62.itb.walker.walksPending::0    2053496812    100.00%    100.00% # Table walker pending requests distribution
system.cpu62.itb.walker.walksPending::total   2053496812                       # Table walker pending requests distribution
system.cpu62.itb.write_accesses                     0                       # DTB write accesses
system.cpu62.itb.write_hits                         0                       # DTB write hits
system.cpu62.itb.write_misses                       0                       # DTB write misses
system.cpu62.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu62.kern.inst.quiesce                   1099                       # number of quiesce instructions executed
system.cpu62.not_idle_fraction               0.003958                       # Percentage of non-idle cycles
system.cpu62.numCycles                     2340965782                       # number of cpu cycles simulated
system.cpu62.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu62.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu62.num_busy_cycles             9266635.999401                       # Number of busy cycles
system.cpu62.num_cc_register_reads            2884716                       # number of times the CC registers were read
system.cpu62.num_cc_register_writes           1614441                       # number of times the CC registers were written
system.cpu62.num_conditional_control_insts      1359524                       # number of instructions that are conditional controls
system.cpu62.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu62.num_fp_insts                           0                       # number of float instructions
system.cpu62.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu62.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu62.num_func_calls                    474137                       # number of times a function call or return occured
system.cpu62.num_idle_cycles             2331699146.000599                       # Number of idle cycles
system.cpu62.num_int_alu_accesses             8603973                       # Number of integer alu accesses
system.cpu62.num_int_insts                    8603973                       # number of integer instructions
system.cpu62.num_int_register_reads          11265675                       # number of times the integer registers were read
system.cpu62.num_int_register_writes          6694132                       # number of times the integer registers were written
system.cpu62.num_load_insts                   1995060                       # Number of load instructions
system.cpu62.num_mem_refs                     3149437                       # number of memory refs
system.cpu62.num_store_insts                  1154377                       # Number of store instructions
system.cpu62.num_vec_alu_accesses                5635                       # Number of vector alu accesses
system.cpu62.num_vec_insts                       5635                       # number of vector instructions
system.cpu62.num_vec_register_reads              4043                       # number of times the vector registers were read
system.cpu62.num_vec_register_writes             1696                       # number of times the vector registers were written
system.cpu62.op_class::No_OpClass                5502      0.06%      0.06% # Class of executed instruction
system.cpu62.op_class::IntAlu                 6401887     66.84%     66.90% # Class of executed instruction
system.cpu62.op_class::IntMult                  17219      0.18%     67.08% # Class of executed instruction
system.cpu62.op_class::IntDiv                    3120      0.03%     67.11% # Class of executed instruction
system.cpu62.op_class::FloatAdd                     0      0.00%     67.11% # Class of executed instruction
system.cpu62.op_class::FloatCmp                     0      0.00%     67.11% # Class of executed instruction
system.cpu62.op_class::FloatCvt                     0      0.00%     67.11% # Class of executed instruction
system.cpu62.op_class::FloatMult                    0      0.00%     67.11% # Class of executed instruction
system.cpu62.op_class::FloatMultAcc                 0      0.00%     67.11% # Class of executed instruction
system.cpu62.op_class::FloatDiv                     0      0.00%     67.11% # Class of executed instruction
system.cpu62.op_class::FloatMisc                  241      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::FloatSqrt                    0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdAdd                      0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdAddAcc                   0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdAlu                      0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdCmp                      0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdCvt                      0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdMisc                     0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdMult                     0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdMultAcc                  0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdShift                    0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdShiftAcc                 0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdDiv                      0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdSqrt                     0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdFloatAdd                 0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdFloatAlu                 0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdFloatCmp                 0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdFloatCvt                 0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdFloatDiv                 0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdFloatMisc                0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdFloatMult                0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdFloatMultAcc             0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdFloatSqrt                0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdReduceAdd                0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdReduceAlu                0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdReduceCmp                0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdFloatReduceAdd            0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdFloatReduceCmp            0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdAes                      0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdAesMix                   0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdSha1Hash                 0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdSha1Hash2                0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdSha256Hash               0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdSha256Hash2              0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdShaSigma2                0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdShaSigma3                0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::SimdPredAlu                  0      0.00%     67.12% # Class of executed instruction
system.cpu62.op_class::MemRead                1995060     20.83%     87.95% # Class of executed instruction
system.cpu62.op_class::MemWrite               1154377     12.05%    100.00% # Class of executed instruction
system.cpu62.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu62.op_class::total                  9577406                       # Class of executed instruction
system.cpu63.Branches                         1178735                       # Number of branches fetched
system.cpu63.committedInsts                   4889937                       # Number of instructions committed
system.cpu63.committedOps                     5642194                       # Number of ops (including micro ops) committed
system.cpu63.dtb.accesses                     1861037                       # DTB accesses
system.cpu63.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu63.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu63.dtb.flush_entries                    225                       # Number of entries that have been flushed from TLB
system.cpu63.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu63.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu63.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu63.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.dtb.hits                         1859937                       # DTB hits
system.cpu63.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu63.dtb.inst_hits                          0                       # ITB inst hits
system.cpu63.dtb.inst_misses                        0                       # ITB inst misses
system.cpu63.dtb.misses                          1100                       # DTB misses
system.cpu63.dtb.perms_faults                      30                       # Number of TLB faults due to permissions restrictions
system.cpu63.dtb.prefetch_faults                  273                       # Number of TLB faults due to prefetch
system.cpu63.dtb.read_accesses                1240006                       # DTB read accesses
system.cpu63.dtb.read_hits                    1239069                       # DTB read hits
system.cpu63.dtb.read_misses                      937                       # DTB read misses
system.cpu63.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu63.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu63.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu63.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu63.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu63.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu63.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu63.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu63.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu63.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu63.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu63.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu63.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu63.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu63.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu63.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu63.dtb.walker.walkPageSizes::4K          975     96.44%     96.44% # Table walker page sizes translated
system.cpu63.dtb.walker.walkPageSizes::2M           23      2.27%     98.71% # Table walker page sizes translated
system.cpu63.dtb.walker.walkPageSizes::1G           13      1.29%    100.00% # Table walker page sizes translated
system.cpu63.dtb.walker.walkPageSizes::total         1011                       # Table walker page sizes translated
system.cpu63.dtb.walker.walkRequestOrigin_Requested::Data         1100                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Requested::total         1100                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Completed::Data         1011                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin_Completed::total         1011                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkRequestOrigin::total         2111                       # Table walker requests started/completed, data/inst
system.cpu63.dtb.walker.walkWaitTime::samples         1100                       # Table walker wait (enqueue to first request) latency
system.cpu63.dtb.walker.walkWaitTime::0          1100    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu63.dtb.walker.walkWaitTime::total         1100                       # Table walker wait (enqueue to first request) latency
system.cpu63.dtb.walker.walks                    1100                       # Table walker walks requested
system.cpu63.dtb.walker.walksLong                1100                       # Table walker walks initiated with long descriptors
system.cpu63.dtb.walker.walksPending::samples   -234128076                       # Table walker pending requests distribution
system.cpu63.dtb.walker.walksPending::0    -234128076    100.00%    100.00% # Table walker pending requests distribution
system.cpu63.dtb.walker.walksPending::total   -234128076                       # Table walker pending requests distribution
system.cpu63.dtb.write_accesses                621031                       # DTB write accesses
system.cpu63.dtb.write_hits                    620868                       # DTB write hits
system.cpu63.dtb.write_misses                     163                       # DTB write misses
system.cpu63.idle_fraction                   0.997668                       # Percentage of idle cycles
system.cpu63.itb.accesses                     4888814                       # DTB accesses
system.cpu63.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu63.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu63.itb.flush_entries                    202                       # Number of entries that have been flushed from TLB
system.cpu63.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu63.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu63.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu63.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.itb.hits                         4885572                       # DTB hits
system.cpu63.itb.inst_accesses                4888814                       # ITB inst accesses
system.cpu63.itb.inst_hits                    4885572                       # ITB inst hits
system.cpu63.itb.inst_misses                     3242                       # ITB inst misses
system.cpu63.itb.misses                          3242                       # DTB misses
system.cpu63.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu63.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu63.itb.read_accesses                      0                       # DTB read accesses
system.cpu63.itb.read_hits                          0                       # DTB read hits
system.cpu63.itb.read_misses                        0                       # DTB read misses
system.cpu63.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu63.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu63.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu63.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu63.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu63.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu63.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu63.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu63.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu63.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu63.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu63.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu63.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu63.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu63.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu63.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu63.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu63.itb.walker.walkPageSizes::4K         3175     99.16%     99.16% # Table walker page sizes translated
system.cpu63.itb.walker.walkPageSizes::2M           27      0.84%    100.00% # Table walker page sizes translated
system.cpu63.itb.walker.walkPageSizes::total         3202                       # Table walker page sizes translated
system.cpu63.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Requested::Inst         3242                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Requested::total         3242                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Completed::Inst         3202                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin_Completed::total         3202                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkRequestOrigin::total         6444                       # Table walker requests started/completed, data/inst
system.cpu63.itb.walker.walkWaitTime::samples         3242                       # Table walker wait (enqueue to first request) latency
system.cpu63.itb.walker.walkWaitTime::0          3242    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu63.itb.walker.walkWaitTime::total         3242                       # Table walker wait (enqueue to first request) latency
system.cpu63.itb.walker.walks                    3242                       # Table walker walks requested
system.cpu63.itb.walker.walksLong                3242                       # Table walker walks initiated with long descriptors
system.cpu63.itb.walker.walksPending::samples   -234135976                       # Table walker pending requests distribution
system.cpu63.itb.walker.walksPending::0    -234135976    100.00%    100.00% # Table walker pending requests distribution
system.cpu63.itb.walker.walksPending::total   -234135976                       # Table walker pending requests distribution
system.cpu63.itb.write_accesses                     0                       # DTB write accesses
system.cpu63.itb.write_hits                         0                       # DTB write hits
system.cpu63.itb.write_misses                       0                       # DTB write misses
system.cpu63.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu63.kern.inst.quiesce                    964                       # number of quiesce instructions executed
system.cpu63.not_idle_fraction               0.002332                       # Percentage of non-idle cycles
system.cpu63.numCycles                     2328443538                       # number of cpu cycles simulated
system.cpu63.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu63.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu63.num_busy_cycles             5429984.281442                       # Number of busy cycles
system.cpu63.num_cc_register_reads            1964619                       # number of times the CC registers were read
system.cpu63.num_cc_register_writes            727689                       # number of times the CC registers were written
system.cpu63.num_conditional_control_insts       859116                       # number of instructions that are conditional controls
system.cpu63.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu63.num_fp_insts                           0                       # number of float instructions
system.cpu63.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu63.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu63.num_func_calls                    290132                       # number of times a function call or return occured
system.cpu63.num_idle_cycles             2323013553.718558                       # Number of idle cycles
system.cpu63.num_int_alu_accesses             4971598                       # Number of integer alu accesses
system.cpu63.num_int_insts                    4971598                       # number of integer instructions
system.cpu63.num_int_register_reads           6337471                       # number of times the integer registers were read
system.cpu63.num_int_register_writes          3777931                       # number of times the integer registers were written
system.cpu63.num_load_insts                   1238717                       # Number of load instructions
system.cpu63.num_mem_refs                     1859730                       # number of memory refs
system.cpu63.num_store_insts                   621013                       # Number of store instructions
system.cpu63.num_vec_alu_accesses                2069                       # Number of vector alu accesses
system.cpu63.num_vec_insts                       2069                       # number of vector instructions
system.cpu63.num_vec_register_reads              1459                       # number of times the vector registers were read
system.cpu63.num_vec_register_writes              631                       # number of times the vector registers were written
system.cpu63.op_class::No_OpClass                 464      0.01%      0.01% # Class of executed instruction
system.cpu63.op_class::IntAlu                 3769395     66.80%     66.81% # Class of executed instruction
system.cpu63.op_class::IntMult                  10891      0.19%     67.01% # Class of executed instruction
system.cpu63.op_class::IntDiv                    1872      0.03%     67.04% # Class of executed instruction
system.cpu63.op_class::FloatAdd                     4      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::FloatCmp                    15      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::FloatCvt                     6      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::FloatMult                    0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::FloatMultAcc                 0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::FloatDiv                     0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::FloatMisc                   16      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::FloatSqrt                    0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdAdd                      0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdAddAcc                   0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdAlu                      0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdCmp                      0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdCvt                      0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdMisc                     0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdMult                     0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdMultAcc                  0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdShift                    0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdShiftAcc                 0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdDiv                      0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdSqrt                     0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatAdd                 0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatAlu                 0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatCmp                 0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatCvt                 0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatDiv                 0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatMisc                0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatMult                0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatMultAcc             0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatSqrt                0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdReduceAdd                0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdReduceAlu                0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdReduceCmp                0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatReduceAdd            0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdFloatReduceCmp            0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdAes                      0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdAesMix                   0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdSha1Hash                 0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdSha1Hash2                0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdSha256Hash               0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdSha256Hash2              0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdShaSigma2                0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdShaSigma3                0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::SimdPredAlu                  0      0.00%     67.04% # Class of executed instruction
system.cpu63.op_class::MemRead                1238717     21.95%     88.99% # Class of executed instruction
system.cpu63.op_class::MemWrite                621013     11.01%    100.00% # Class of executed instruction
system.cpu63.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu63.op_class::total                  5642393                       # Class of executed instruction
system.cpu64.Branches                         1176830                       # Number of branches fetched
system.cpu64.committedInsts                   4841451                       # Number of instructions committed
system.cpu64.committedOps                     5572466                       # Number of ops (including micro ops) committed
system.cpu64.dtb.accesses                     1845070                       # DTB accesses
system.cpu64.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu64.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu64.dtb.flush_entries                    293                       # Number of entries that have been flushed from TLB
system.cpu64.dtb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu64.dtb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu64.dtb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu64.dtb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu64.dtb.hits                         1843915                       # DTB hits
system.cpu64.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu64.dtb.inst_hits                          0                       # ITB inst hits
system.cpu64.dtb.inst_misses                        0                       # ITB inst misses
system.cpu64.dtb.misses                          1155                       # DTB misses
system.cpu64.dtb.perms_faults                      34                       # Number of TLB faults due to permissions restrictions
system.cpu64.dtb.prefetch_faults                  299                       # Number of TLB faults due to prefetch
system.cpu64.dtb.read_accesses                1232808                       # DTB read accesses
system.cpu64.dtb.read_hits                    1231814                       # DTB read hits
system.cpu64.dtb.read_misses                      994                       # DTB read misses
system.cpu64.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu64.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu64.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu64.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu64.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu64.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu64.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu64.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu64.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu64.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu64.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu64.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu64.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu64.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu64.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu64.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu64.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu64.dtb.walker.walkPageSizes::4K         1040     96.47%     96.47% # Table walker page sizes translated
system.cpu64.dtb.walker.walkPageSizes::2M           25      2.32%     98.79% # Table walker page sizes translated
system.cpu64.dtb.walker.walkPageSizes::1G           13      1.21%    100.00% # Table walker page sizes translated
system.cpu64.dtb.walker.walkPageSizes::total         1078                       # Table walker page sizes translated
system.cpu64.dtb.walker.walkRequestOrigin_Requested::Data         1155                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Requested::total         1155                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Completed::Data         1078                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin_Completed::total         1078                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkRequestOrigin::total         2233                       # Table walker requests started/completed, data/inst
system.cpu64.dtb.walker.walkWaitTime::samples         1155                       # Table walker wait (enqueue to first request) latency
system.cpu64.dtb.walker.walkWaitTime::0          1155    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu64.dtb.walker.walkWaitTime::total         1155                       # Table walker wait (enqueue to first request) latency
system.cpu64.dtb.walker.walks                    1155                       # Table walker walks requested
system.cpu64.dtb.walker.walksLong                1155                       # Table walker walks initiated with long descriptors
system.cpu64.dtb.walker.walksPending::samples   1772885692                       # Table walker pending requests distribution
system.cpu64.dtb.walker.walksPending::0    1772885692    100.00%    100.00% # Table walker pending requests distribution
system.cpu64.dtb.walker.walksPending::total   1772885692                       # Table walker pending requests distribution
system.cpu64.dtb.write_accesses                612262                       # DTB write accesses
system.cpu64.dtb.write_hits                    612101                       # DTB write hits
system.cpu64.dtb.write_misses                     161                       # DTB write misses
system.cpu64.idle_fraction                   0.997697                       # Percentage of idle cycles
system.cpu64.itb.accesses                     4840342                       # DTB accesses
system.cpu64.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu64.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu64.itb.flush_entries                    266                       # Number of entries that have been flushed from TLB
system.cpu64.itb.flush_tlb                          8                       # Number of times complete TLB was flushed
system.cpu64.itb.flush_tlb_asid                   488                       # Number of times TLB was flushed by ASID
system.cpu64.itb.flush_tlb_mva                   1467                       # Number of times TLB was flushed by MVA
system.cpu64.itb.flush_tlb_mva_asid             57568                       # Number of times TLB was flushed by MVA & ASID
system.cpu64.itb.hits                         4837037                       # DTB hits
system.cpu64.itb.inst_accesses                4840342                       # ITB inst accesses
system.cpu64.itb.inst_hits                    4837037                       # ITB inst hits
system.cpu64.itb.inst_misses                     3305                       # ITB inst misses
system.cpu64.itb.misses                          3305                       # DTB misses
system.cpu64.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu64.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu64.itb.read_accesses                      0                       # DTB read accesses
system.cpu64.itb.read_hits                          0                       # DTB read hits
system.cpu64.itb.read_misses                        0                       # DTB read misses
system.cpu64.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu64.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu64.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu64.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu64.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu64.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu64.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu64.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu64.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu64.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu64.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu64.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu64.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu64.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu64.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu64.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu64.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu64.itb.walker.walkPageSizes::4K         3247     99.18%     99.18% # Table walker page sizes translated
system.cpu64.itb.walker.walkPageSizes::2M           27      0.82%    100.00% # Table walker page sizes translated
system.cpu64.itb.walker.walkPageSizes::total         3274                       # Table walker page sizes translated
system.cpu64.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Requested::Inst         3305                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Requested::total         3305                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Completed::Inst         3274                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin_Completed::total         3274                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkRequestOrigin::total         6579                       # Table walker requests started/completed, data/inst
system.cpu64.itb.walker.walkWaitTime::samples         3305                       # Table walker wait (enqueue to first request) latency
system.cpu64.itb.walker.walkWaitTime::0          3305    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu64.itb.walker.walkWaitTime::total         3305                       # Table walker wait (enqueue to first request) latency
system.cpu64.itb.walker.walks                    3305                       # Table walker walks requested
system.cpu64.itb.walker.walksLong                3305                       # Table walker walks initiated with long descriptors
system.cpu64.itb.walker.walksPending::samples   1772877792                       # Table walker pending requests distribution
system.cpu64.itb.walker.walksPending::0    1772877792    100.00%    100.00% # Table walker pending requests distribution
system.cpu64.itb.walker.walksPending::total   1772877792                       # Table walker pending requests distribution
system.cpu64.itb.write_accesses                     0                       # DTB write accesses
system.cpu64.itb.write_hits                         0                       # DTB write hits
system.cpu64.itb.write_misses                       0                       # DTB write misses
system.cpu64.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu64.kern.inst.quiesce                    951                       # number of quiesce instructions executed
system.cpu64.not_idle_fraction               0.002303                       # Percentage of non-idle cycles
system.cpu64.numCycles                     2419100497                       # number of cpu cycles simulated
system.cpu64.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu64.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu64.num_busy_cycles             5571704.087499                       # Number of busy cycles
system.cpu64.num_cc_register_reads            1987501                       # number of times the CC registers were read
system.cpu64.num_cc_register_writes            748554                       # number of times the CC registers were written
system.cpu64.num_conditional_control_insts       871700                       # number of instructions that are conditional controls
system.cpu64.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu64.num_fp_insts                           0                       # number of float instructions
system.cpu64.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu64.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu64.num_func_calls                    276069                       # number of times a function call or return occured
system.cpu64.num_idle_cycles             2413528792.912501                       # Number of idle cycles
system.cpu64.num_int_alu_accesses             4896299                       # Number of integer alu accesses
system.cpu64.num_int_insts                    4896299                       # number of integer instructions
system.cpu64.num_int_register_reads           6232728                       # number of times the integer registers were read
system.cpu64.num_int_register_writes          3701887                       # number of times the integer registers were written
system.cpu64.num_load_insts                   1231408                       # Number of load instructions
system.cpu64.num_mem_refs                     1843659                       # number of memory refs
system.cpu64.num_store_insts                   612251                       # Number of store instructions
system.cpu64.num_vec_alu_accesses                1919                       # Number of vector alu accesses
system.cpu64.num_vec_insts                       1919                       # number of vector instructions
system.cpu64.num_vec_register_reads              1483                       # number of times the vector registers were read
system.cpu64.num_vec_register_writes              440                       # number of times the vector registers were written
system.cpu64.op_class::No_OpClass                 611      0.01%      0.01% # Class of executed instruction
system.cpu64.op_class::IntAlu                 3716504     66.69%     66.70% # Class of executed instruction
system.cpu64.op_class::IntMult                  10240      0.18%     66.89% # Class of executed instruction
system.cpu64.op_class::IntDiv                    1667      0.03%     66.92% # Class of executed instruction
system.cpu64.op_class::FloatAdd                     0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::FloatCmp                     0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::FloatCvt                     0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::FloatMult                    0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::FloatMultAcc                 0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::FloatDiv                     0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::FloatMisc                   17      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::FloatSqrt                    0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdAdd                      0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdAddAcc                   0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdAlu                      0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdCmp                      0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdCvt                      0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdMisc                     0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdMult                     0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdMultAcc                  0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdShift                    0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdShiftAcc                 0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdDiv                      0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdSqrt                     0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdFloatAdd                 0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdFloatAlu                 0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdFloatCmp                 0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdFloatCvt                 0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdFloatDiv                 0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdFloatMisc                0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdFloatMult                0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdFloatMultAcc             0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdFloatSqrt                0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdReduceAdd                0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdReduceAlu                0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdReduceCmp                0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdFloatReduceAdd            0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdFloatReduceCmp            0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdAes                      0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdAesMix                   0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdSha1Hash                 0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdSha1Hash2                0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdSha256Hash               0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdSha256Hash2              0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdShaSigma2                0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdShaSigma3                0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::SimdPredAlu                  0      0.00%     66.92% # Class of executed instruction
system.cpu64.op_class::MemRead                1231408     22.10%     89.01% # Class of executed instruction
system.cpu64.op_class::MemWrite                612251     10.99%    100.00% # Class of executed instruction
system.cpu64.op_class::FloatMemRead                 0      0.00%    100.00% # Class of executed instruction
system.cpu64.op_class::FloatMemWrite                0      0.00%    100.00% # Class of executed instruction
system.cpu64.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu64.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu64.op_class::total                  5572698                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests        26210                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16167088                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      31308207                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes             4096                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  1                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes        15657472                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages         3822                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs              3825                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes          709120                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages          173                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs               174                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests     30011267                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       206115                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     35985980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       773634                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     95396961                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         979749                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1580                       # Clock period in ticks
system.membus.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              355737                       # Transaction distribution
system.membus.trans_dist::ReadResp            2819430                       # Transaction distribution
system.membus.trans_dist::WriteReq             149822                       # Transaction distribution
system.membus.trans_dist::WriteResp            149822                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     13291407                       # Transaction distribution
system.membus.trans_dist::WriteClean             8573                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1835494                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           628294                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          11121                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          181813                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9844647                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9830567                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2463693                       # Transaction distribution
system.membus.trans_dist::CleanSharedReq         9728                       # Transaction distribution
system.membus.trans_dist::CleanSharedResp         9728                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        11776                       # Transaction distribution
system.membus.trans_dist::CleanInvalidResp        11776                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       3146954                       # Transaction distribution
system.membus.trans_dist::InvalidateResp      3144612                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       774228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       774228                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       173104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port         3134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio       459052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     46495476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     47130766                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               47904994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16516224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16516224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       140199                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port         7056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio       918104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1622381872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1623447231                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1639963455                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16621772                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001578                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039690                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16595547     99.84%     99.84% # Request fanout histogram
system.membus.snoop_fanout::1                   26225      0.16%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            16621772                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu55.numPwrStateTransitions              2761                       # Number of power state transitions
system.cpu55.pwrStateClkGateDist::samples         1373                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::mean   2762601482.560087                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::stdev  21432475789.363041                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::1000-5e+10         1368     99.64%     99.64% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::5e+10-1e+11            3      0.22%     99.85% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateClkGateDist::total          1373                       # Distribution of time spent in the clock gated state
system.cpu55.pwrStateResidencyTicks::ON   29589665345                       # Cumulative time (in ticks) in various power states
system.cpu55.pwrStateResidencyTicks::CLK_GATED 3793051835555                       # Cumulative time (in ticks) in various power states
system.cpu55.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu55.icache.demand_hits::.cpu55.inst     15867005                       # number of demand (read+write) hits
system.cpu55.icache.demand_hits::total       15867005                       # number of demand (read+write) hits
system.cpu55.icache.overall_hits::.cpu55.inst     15867005                       # number of overall hits
system.cpu55.icache.overall_hits::total      15867005                       # number of overall hits
system.cpu55.icache.demand_misses::.cpu55.inst       228034                       # number of demand (read+write) misses
system.cpu55.icache.demand_misses::total       228034                       # number of demand (read+write) misses
system.cpu55.icache.overall_misses::.cpu55.inst       228034                       # number of overall misses
system.cpu55.icache.overall_misses::total       228034                       # number of overall misses
system.cpu55.icache.demand_accesses::.cpu55.inst     16095039                       # number of demand (read+write) accesses
system.cpu55.icache.demand_accesses::total     16095039                       # number of demand (read+write) accesses
system.cpu55.icache.overall_accesses::.cpu55.inst     16095039                       # number of overall (read+write) accesses
system.cpu55.icache.overall_accesses::total     16095039                       # number of overall (read+write) accesses
system.cpu55.icache.demand_miss_rate::.cpu55.inst     0.014168                       # miss rate for demand accesses
system.cpu55.icache.demand_miss_rate::total     0.014168                       # miss rate for demand accesses
system.cpu55.icache.overall_miss_rate::.cpu55.inst     0.014168                       # miss rate for overall accesses
system.cpu55.icache.overall_miss_rate::total     0.014168                       # miss rate for overall accesses
system.cpu55.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu55.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu55.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu55.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu55.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu55.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu55.icache.writebacks::.writebacks       227511                       # number of writebacks
system.cpu55.icache.writebacks::total          227511                       # number of writebacks
system.cpu55.icache.replacements               227511                       # number of replacements
system.cpu55.icache.ReadReq_hits::.cpu55.inst     15867005                       # number of ReadReq hits
system.cpu55.icache.ReadReq_hits::total      15867005                       # number of ReadReq hits
system.cpu55.icache.ReadReq_misses::.cpu55.inst       228034                       # number of ReadReq misses
system.cpu55.icache.ReadReq_misses::total       228034                       # number of ReadReq misses
system.cpu55.icache.ReadReq_accesses::.cpu55.inst     16095039                       # number of ReadReq accesses(hits+misses)
system.cpu55.icache.ReadReq_accesses::total     16095039                       # number of ReadReq accesses(hits+misses)
system.cpu55.icache.ReadReq_miss_rate::.cpu55.inst     0.014168                       # miss rate for ReadReq accesses
system.cpu55.icache.ReadReq_miss_rate::total     0.014168                       # miss rate for ReadReq accesses
system.cpu55.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu55.icache.tags.tagsinuse         178.296141                       # Cycle average of tags in use
system.cpu55.icache.tags.total_refs          16095039                       # Total number of references to valid blocks.
system.cpu55.icache.tags.sampled_refs          228034                       # Sample count of references to valid blocks.
system.cpu55.icache.tags.avg_refs           70.581751                       # Average number of references to valid blocks.
system.cpu55.icache.tags.warmup_cycle    2474789188180                       # Cycle when the warmup percentage was hit.
system.cpu55.icache.tags.occ_blocks::.cpu55.inst   178.296141                       # Average occupied blocks per requestor
system.cpu55.icache.tags.occ_percent::.cpu55.inst     0.348235                       # Average percentage of cache occupancy
system.cpu55.icache.tags.occ_percent::total     0.348235                       # Average percentage of cache occupancy
system.cpu55.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu55.icache.tags.age_task_id_blocks_1024::3           47                       # Occupied blocks per task id
system.cpu55.icache.tags.age_task_id_blocks_1024::4          465                       # Occupied blocks per task id
system.cpu55.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu55.icache.tags.tag_accesses        32418112                       # Number of tag accesses
system.cpu55.icache.tags.data_accesses       32418112                       # Number of data accesses
system.cpu55.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu55.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu55.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu55.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu55.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu55.dcache.demand_hits::.cpu55.data      5740002                       # number of demand (read+write) hits
system.cpu55.dcache.demand_hits::total        5740002                       # number of demand (read+write) hits
system.cpu55.dcache.overall_hits::.cpu55.data      5796043                       # number of overall hits
system.cpu55.dcache.overall_hits::total       5796043                       # number of overall hits
system.cpu55.dcache.demand_misses::.cpu55.data       182344                       # number of demand (read+write) misses
system.cpu55.dcache.demand_misses::total       182344                       # number of demand (read+write) misses
system.cpu55.dcache.overall_misses::.cpu55.data       190722                       # number of overall misses
system.cpu55.dcache.overall_misses::total       190722                       # number of overall misses
system.cpu55.dcache.demand_accesses::.cpu55.data      5922346                       # number of demand (read+write) accesses
system.cpu55.dcache.demand_accesses::total      5922346                       # number of demand (read+write) accesses
system.cpu55.dcache.overall_accesses::.cpu55.data      5986765                       # number of overall (read+write) accesses
system.cpu55.dcache.overall_accesses::total      5986765                       # number of overall (read+write) accesses
system.cpu55.dcache.demand_miss_rate::.cpu55.data     0.030789                       # miss rate for demand accesses
system.cpu55.dcache.demand_miss_rate::total     0.030789                       # miss rate for demand accesses
system.cpu55.dcache.overall_miss_rate::.cpu55.data     0.031857                       # miss rate for overall accesses
system.cpu55.dcache.overall_miss_rate::total     0.031857                       # miss rate for overall accesses
system.cpu55.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu55.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu55.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu55.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu55.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu55.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu55.dcache.writebacks::.writebacks        71365                       # number of writebacks
system.cpu55.dcache.writebacks::total           71365                       # number of writebacks
system.cpu55.dcache.replacements               160341                       # number of replacements
system.cpu55.dcache.ReadReq_hits::.cpu55.data      3514306                       # number of ReadReq hits
system.cpu55.dcache.ReadReq_hits::total       3514306                       # number of ReadReq hits
system.cpu55.dcache.ReadReq_misses::.cpu55.data       125717                       # number of ReadReq misses
system.cpu55.dcache.ReadReq_misses::total       125717                       # number of ReadReq misses
system.cpu55.dcache.ReadReq_accesses::.cpu55.data      3640023                       # number of ReadReq accesses(hits+misses)
system.cpu55.dcache.ReadReq_accesses::total      3640023                       # number of ReadReq accesses(hits+misses)
system.cpu55.dcache.ReadReq_miss_rate::.cpu55.data     0.034537                       # miss rate for ReadReq accesses
system.cpu55.dcache.ReadReq_miss_rate::total     0.034537                       # miss rate for ReadReq accesses
system.cpu55.dcache.WriteReq_hits::.cpu55.data      2223661                       # number of WriteReq hits
system.cpu55.dcache.WriteReq_hits::total      2223661                       # number of WriteReq hits
system.cpu55.dcache.WriteReq_misses::.cpu55.data        35841                       # number of WriteReq misses
system.cpu55.dcache.WriteReq_misses::total        35841                       # number of WriteReq misses
system.cpu55.dcache.WriteReq_accesses::.cpu55.data      2259502                       # number of WriteReq accesses(hits+misses)
system.cpu55.dcache.WriteReq_accesses::total      2259502                       # number of WriteReq accesses(hits+misses)
system.cpu55.dcache.WriteReq_miss_rate::.cpu55.data     0.015862                       # miss rate for WriteReq accesses
system.cpu55.dcache.WriteReq_miss_rate::total     0.015862                       # miss rate for WriteReq accesses
system.cpu55.dcache.SoftPFReq_hits::.cpu55.data          431                       # number of SoftPFReq hits
system.cpu55.dcache.SoftPFReq_hits::total          431                       # number of SoftPFReq hits
system.cpu55.dcache.SoftPFReq_misses::.cpu55.data          861                       # number of SoftPFReq misses
system.cpu55.dcache.SoftPFReq_misses::total          861                       # number of SoftPFReq misses
system.cpu55.dcache.SoftPFReq_accesses::.cpu55.data         1292                       # number of SoftPFReq accesses(hits+misses)
system.cpu55.dcache.SoftPFReq_accesses::total         1292                       # number of SoftPFReq accesses(hits+misses)
system.cpu55.dcache.SoftPFReq_miss_rate::.cpu55.data     0.666409                       # miss rate for SoftPFReq accesses
system.cpu55.dcache.SoftPFReq_miss_rate::total     0.666409                       # miss rate for SoftPFReq accesses
system.cpu55.dcache.SoftPFExReq_hits::.cpu55.data        55610                       # number of SoftPFExReq hits
system.cpu55.dcache.SoftPFExReq_hits::total        55610                       # number of SoftPFExReq hits
system.cpu55.dcache.SoftPFExReq_misses::.cpu55.data         7517                       # number of SoftPFExReq misses
system.cpu55.dcache.SoftPFExReq_misses::total         7517                       # number of SoftPFExReq misses
system.cpu55.dcache.SoftPFExReq_accesses::.cpu55.data        63127                       # number of SoftPFExReq accesses(hits+misses)
system.cpu55.dcache.SoftPFExReq_accesses::total        63127                       # number of SoftPFExReq accesses(hits+misses)
system.cpu55.dcache.SoftPFExReq_miss_rate::.cpu55.data     0.119077                       # miss rate for SoftPFExReq accesses
system.cpu55.dcache.SoftPFExReq_miss_rate::total     0.119077                       # miss rate for SoftPFExReq accesses
system.cpu55.dcache.WriteLineReq_hits::.cpu55.data         2035                       # number of WriteLineReq hits
system.cpu55.dcache.WriteLineReq_hits::total         2035                       # number of WriteLineReq hits
system.cpu55.dcache.WriteLineReq_misses::.cpu55.data        20786                       # number of WriteLineReq misses
system.cpu55.dcache.WriteLineReq_misses::total        20786                       # number of WriteLineReq misses
system.cpu55.dcache.WriteLineReq_accesses::.cpu55.data        22821                       # number of WriteLineReq accesses(hits+misses)
system.cpu55.dcache.WriteLineReq_accesses::total        22821                       # number of WriteLineReq accesses(hits+misses)
system.cpu55.dcache.WriteLineReq_miss_rate::.cpu55.data     0.910828                       # miss rate for WriteLineReq accesses
system.cpu55.dcache.WriteLineReq_miss_rate::total     0.910828                       # miss rate for WriteLineReq accesses
system.cpu55.dcache.LoadLockedReq_hits::.cpu55.data        72954                       # number of LoadLockedReq hits
system.cpu55.dcache.LoadLockedReq_hits::total        72954                       # number of LoadLockedReq hits
system.cpu55.dcache.LoadLockedReq_misses::.cpu55.data         1240                       # number of LoadLockedReq misses
system.cpu55.dcache.LoadLockedReq_misses::total         1240                       # number of LoadLockedReq misses
system.cpu55.dcache.LoadLockedReq_accesses::.cpu55.data        74194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu55.dcache.LoadLockedReq_accesses::total        74194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu55.dcache.LoadLockedReq_miss_rate::.cpu55.data     0.016713                       # miss rate for LoadLockedReq accesses
system.cpu55.dcache.LoadLockedReq_miss_rate::total     0.016713                       # miss rate for LoadLockedReq accesses
system.cpu55.dcache.StoreCondReq_hits::.cpu55.data        72939                       # number of StoreCondReq hits
system.cpu55.dcache.StoreCondReq_hits::total        72939                       # number of StoreCondReq hits
system.cpu55.dcache.StoreCondReq_misses::.cpu55.data          169                       # number of StoreCondReq misses
system.cpu55.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu55.dcache.StoreCondReq_accesses::.cpu55.data        73108                       # number of StoreCondReq accesses(hits+misses)
system.cpu55.dcache.StoreCondReq_accesses::total        73108                       # number of StoreCondReq accesses(hits+misses)
system.cpu55.dcache.StoreCondReq_miss_rate::.cpu55.data     0.002312                       # miss rate for StoreCondReq accesses
system.cpu55.dcache.StoreCondReq_miss_rate::total     0.002312                       # miss rate for StoreCondReq accesses
system.cpu55.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu55.dcache.tags.tagsinuse         255.765298                       # Cycle average of tags in use
system.cpu55.dcache.tags.total_refs           6155341                       # Total number of references to valid blocks.
system.cpu55.dcache.tags.sampled_refs          175189                       # Sample count of references to valid blocks.
system.cpu55.dcache.tags.avg_refs           35.135431                       # Average number of references to valid blocks.
system.cpu55.dcache.tags.warmup_cycle    2474789196080                       # Cycle when the warmup percentage was hit.
system.cpu55.dcache.tags.occ_blocks::.cpu55.data   255.765298                       # Average occupied blocks per requestor
system.cpu55.dcache.tags.occ_percent::.cpu55.data     0.249771                       # Average percentage of cache occupancy
system.cpu55.dcache.tags.occ_percent::total     0.249771                       # Average percentage of cache occupancy
system.cpu55.dcache.tags.occ_task_id_blocks::1024          764                       # Occupied blocks per task id
system.cpu55.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu55.dcache.tags.age_task_id_blocks_1024::4          755                       # Occupied blocks per task id
system.cpu55.dcache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu55.dcache.tags.tag_accesses        12492735                       # Number of tag accesses
system.cpu55.dcache.tags.data_accesses       12492735                       # Number of data accesses
system.cpu33.numPwrStateTransitions              2787                       # Number of power state transitions
system.cpu33.pwrStateClkGateDist::samples         1385                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::mean   2750680092.014441                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::stdev  21019088078.491886                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::1000-5e+10         1380     99.64%     99.64% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.71% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::1e+11-1.5e+11            2      0.14%     99.86% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::3e+11-3.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateClkGateDist::total          1385                       # Distribution of time spent in the clock gated state
system.cpu33.pwrStateResidencyTicks::ON   12949573460                       # Cumulative time (in ticks) in various power states
system.cpu33.pwrStateResidencyTicks::CLK_GATED 3809691927440                       # Cumulative time (in ticks) in various power states
system.cpu33.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu33.icache.demand_hits::.cpu33.inst      6970478                       # number of demand (read+write) hits
system.cpu33.icache.demand_hits::total        6970478                       # number of demand (read+write) hits
system.cpu33.icache.overall_hits::.cpu33.inst      6970478                       # number of overall hits
system.cpu33.icache.overall_hits::total       6970478                       # number of overall hits
system.cpu33.icache.demand_misses::.cpu33.inst        63043                       # number of demand (read+write) misses
system.cpu33.icache.demand_misses::total        63043                       # number of demand (read+write) misses
system.cpu33.icache.overall_misses::.cpu33.inst        63043                       # number of overall misses
system.cpu33.icache.overall_misses::total        63043                       # number of overall misses
system.cpu33.icache.demand_accesses::.cpu33.inst      7033521                       # number of demand (read+write) accesses
system.cpu33.icache.demand_accesses::total      7033521                       # number of demand (read+write) accesses
system.cpu33.icache.overall_accesses::.cpu33.inst      7033521                       # number of overall (read+write) accesses
system.cpu33.icache.overall_accesses::total      7033521                       # number of overall (read+write) accesses
system.cpu33.icache.demand_miss_rate::.cpu33.inst     0.008963                       # miss rate for demand accesses
system.cpu33.icache.demand_miss_rate::total     0.008963                       # miss rate for demand accesses
system.cpu33.icache.overall_miss_rate::.cpu33.inst     0.008963                       # miss rate for overall accesses
system.cpu33.icache.overall_miss_rate::total     0.008963                       # miss rate for overall accesses
system.cpu33.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu33.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu33.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu33.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu33.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu33.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu33.icache.writebacks::.writebacks        62519                       # number of writebacks
system.cpu33.icache.writebacks::total           62519                       # number of writebacks
system.cpu33.icache.replacements                62519                       # number of replacements
system.cpu33.icache.ReadReq_hits::.cpu33.inst      6970478                       # number of ReadReq hits
system.cpu33.icache.ReadReq_hits::total       6970478                       # number of ReadReq hits
system.cpu33.icache.ReadReq_misses::.cpu33.inst        63043                       # number of ReadReq misses
system.cpu33.icache.ReadReq_misses::total        63043                       # number of ReadReq misses
system.cpu33.icache.ReadReq_accesses::.cpu33.inst      7033521                       # number of ReadReq accesses(hits+misses)
system.cpu33.icache.ReadReq_accesses::total      7033521                       # number of ReadReq accesses(hits+misses)
system.cpu33.icache.ReadReq_miss_rate::.cpu33.inst     0.008963                       # miss rate for ReadReq accesses
system.cpu33.icache.ReadReq_miss_rate::total     0.008963                       # miss rate for ReadReq accesses
system.cpu33.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu33.icache.tags.tagsinuse         268.966631                       # Cycle average of tags in use
system.cpu33.icache.tags.total_refs           7033521                       # Total number of references to valid blocks.
system.cpu33.icache.tags.sampled_refs           63043                       # Sample count of references to valid blocks.
system.cpu33.icache.tags.avg_refs          111.567042                       # Average number of references to valid blocks.
system.cpu33.icache.tags.warmup_cycle    1769214364660                       # Cycle when the warmup percentage was hit.
system.cpu33.icache.tags.occ_blocks::.cpu33.inst   268.966631                       # Average occupied blocks per requestor
system.cpu33.icache.tags.occ_percent::.cpu33.inst     0.525325                       # Average percentage of cache occupancy
system.cpu33.icache.tags.occ_percent::total     0.525325                       # Average percentage of cache occupancy
system.cpu33.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu33.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu33.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu33.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu33.icache.tags.tag_accesses        14130085                       # Number of tag accesses
system.cpu33.icache.tags.data_accesses       14130085                       # Number of data accesses
system.cpu33.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu33.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu33.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu33.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu33.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu33.dcache.demand_hits::.cpu33.data      2562777                       # number of demand (read+write) hits
system.cpu33.dcache.demand_hits::total        2562777                       # number of demand (read+write) hits
system.cpu33.dcache.overall_hits::.cpu33.data      2577313                       # number of overall hits
system.cpu33.dcache.overall_hits::total       2577313                       # number of overall hits
system.cpu33.dcache.demand_misses::.cpu33.data        49857                       # number of demand (read+write) misses
system.cpu33.dcache.demand_misses::total        49857                       # number of demand (read+write) misses
system.cpu33.dcache.overall_misses::.cpu33.data        52750                       # number of overall misses
system.cpu33.dcache.overall_misses::total        52750                       # number of overall misses
system.cpu33.dcache.demand_accesses::.cpu33.data      2612634                       # number of demand (read+write) accesses
system.cpu33.dcache.demand_accesses::total      2612634                       # number of demand (read+write) accesses
system.cpu33.dcache.overall_accesses::.cpu33.data      2630063                       # number of overall (read+write) accesses
system.cpu33.dcache.overall_accesses::total      2630063                       # number of overall (read+write) accesses
system.cpu33.dcache.demand_miss_rate::.cpu33.data     0.019083                       # miss rate for demand accesses
system.cpu33.dcache.demand_miss_rate::total     0.019083                       # miss rate for demand accesses
system.cpu33.dcache.overall_miss_rate::.cpu33.data     0.020057                       # miss rate for overall accesses
system.cpu33.dcache.overall_miss_rate::total     0.020057                       # miss rate for overall accesses
system.cpu33.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu33.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu33.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu33.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu33.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu33.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu33.dcache.writebacks::.writebacks        15651                       # number of writebacks
system.cpu33.dcache.writebacks::total           15651                       # number of writebacks
system.cpu33.dcache.replacements                37500                       # number of replacements
system.cpu33.dcache.ReadReq_hits::.cpu33.data      1648100                       # number of ReadReq hits
system.cpu33.dcache.ReadReq_hits::total       1648100                       # number of ReadReq hits
system.cpu33.dcache.ReadReq_misses::.cpu33.data        35774                       # number of ReadReq misses
system.cpu33.dcache.ReadReq_misses::total        35774                       # number of ReadReq misses
system.cpu33.dcache.ReadReq_accesses::.cpu33.data      1683874                       # number of ReadReq accesses(hits+misses)
system.cpu33.dcache.ReadReq_accesses::total      1683874                       # number of ReadReq accesses(hits+misses)
system.cpu33.dcache.ReadReq_miss_rate::.cpu33.data     0.021245                       # miss rate for ReadReq accesses
system.cpu33.dcache.ReadReq_miss_rate::total     0.021245                       # miss rate for ReadReq accesses
system.cpu33.dcache.WriteReq_hits::.cpu33.data       914473                       # number of WriteReq hits
system.cpu33.dcache.WriteReq_hits::total       914473                       # number of WriteReq hits
system.cpu33.dcache.WriteReq_misses::.cpu33.data         9095                       # number of WriteReq misses
system.cpu33.dcache.WriteReq_misses::total         9095                       # number of WriteReq misses
system.cpu33.dcache.WriteReq_accesses::.cpu33.data       923568                       # number of WriteReq accesses(hits+misses)
system.cpu33.dcache.WriteReq_accesses::total       923568                       # number of WriteReq accesses(hits+misses)
system.cpu33.dcache.WriteReq_miss_rate::.cpu33.data     0.009848                       # miss rate for WriteReq accesses
system.cpu33.dcache.WriteReq_miss_rate::total     0.009848                       # miss rate for WriteReq accesses
system.cpu33.dcache.SoftPFReq_hits::.cpu33.data           74                       # number of SoftPFReq hits
system.cpu33.dcache.SoftPFReq_hits::total           74                       # number of SoftPFReq hits
system.cpu33.dcache.SoftPFReq_misses::.cpu33.data          155                       # number of SoftPFReq misses
system.cpu33.dcache.SoftPFReq_misses::total          155                       # number of SoftPFReq misses
system.cpu33.dcache.SoftPFReq_accesses::.cpu33.data          229                       # number of SoftPFReq accesses(hits+misses)
system.cpu33.dcache.SoftPFReq_accesses::total          229                       # number of SoftPFReq accesses(hits+misses)
system.cpu33.dcache.SoftPFReq_miss_rate::.cpu33.data     0.676856                       # miss rate for SoftPFReq accesses
system.cpu33.dcache.SoftPFReq_miss_rate::total     0.676856                       # miss rate for SoftPFReq accesses
system.cpu33.dcache.SoftPFExReq_hits::.cpu33.data        14462                       # number of SoftPFExReq hits
system.cpu33.dcache.SoftPFExReq_hits::total        14462                       # number of SoftPFExReq hits
system.cpu33.dcache.SoftPFExReq_misses::.cpu33.data         2738                       # number of SoftPFExReq misses
system.cpu33.dcache.SoftPFExReq_misses::total         2738                       # number of SoftPFExReq misses
system.cpu33.dcache.SoftPFExReq_accesses::.cpu33.data        17200                       # number of SoftPFExReq accesses(hits+misses)
system.cpu33.dcache.SoftPFExReq_accesses::total        17200                       # number of SoftPFExReq accesses(hits+misses)
system.cpu33.dcache.SoftPFExReq_miss_rate::.cpu33.data     0.159186                       # miss rate for SoftPFExReq accesses
system.cpu33.dcache.SoftPFExReq_miss_rate::total     0.159186                       # miss rate for SoftPFExReq accesses
system.cpu33.dcache.WriteLineReq_hits::.cpu33.data          204                       # number of WriteLineReq hits
system.cpu33.dcache.WriteLineReq_hits::total          204                       # number of WriteLineReq hits
system.cpu33.dcache.WriteLineReq_misses::.cpu33.data         4988                       # number of WriteLineReq misses
system.cpu33.dcache.WriteLineReq_misses::total         4988                       # number of WriteLineReq misses
system.cpu33.dcache.WriteLineReq_accesses::.cpu33.data         5192                       # number of WriteLineReq accesses(hits+misses)
system.cpu33.dcache.WriteLineReq_accesses::total         5192                       # number of WriteLineReq accesses(hits+misses)
system.cpu33.dcache.WriteLineReq_miss_rate::.cpu33.data     0.960709                       # miss rate for WriteLineReq accesses
system.cpu33.dcache.WriteLineReq_miss_rate::total     0.960709                       # miss rate for WriteLineReq accesses
system.cpu33.dcache.LoadLockedReq_hits::.cpu33.data        20805                       # number of LoadLockedReq hits
system.cpu33.dcache.LoadLockedReq_hits::total        20805                       # number of LoadLockedReq hits
system.cpu33.dcache.LoadLockedReq_misses::.cpu33.data          996                       # number of LoadLockedReq misses
system.cpu33.dcache.LoadLockedReq_misses::total          996                       # number of LoadLockedReq misses
system.cpu33.dcache.LoadLockedReq_accesses::.cpu33.data        21801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu33.dcache.LoadLockedReq_accesses::total        21801                       # number of LoadLockedReq accesses(hits+misses)
system.cpu33.dcache.LoadLockedReq_miss_rate::.cpu33.data     0.045686                       # miss rate for LoadLockedReq accesses
system.cpu33.dcache.LoadLockedReq_miss_rate::total     0.045686                       # miss rate for LoadLockedReq accesses
system.cpu33.dcache.StoreCondReq_hits::.cpu33.data        20556                       # number of StoreCondReq hits
system.cpu33.dcache.StoreCondReq_hits::total        20556                       # number of StoreCondReq hits
system.cpu33.dcache.StoreCondReq_misses::.cpu33.data          147                       # number of StoreCondReq misses
system.cpu33.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu33.dcache.StoreCondReq_accesses::.cpu33.data        20703                       # number of StoreCondReq accesses(hits+misses)
system.cpu33.dcache.StoreCondReq_accesses::total        20703                       # number of StoreCondReq accesses(hits+misses)
system.cpu33.dcache.StoreCondReq_miss_rate::.cpu33.data     0.007100                       # miss rate for StoreCondReq accesses
system.cpu33.dcache.StoreCondReq_miss_rate::total     0.007100                       # miss rate for StoreCondReq accesses
system.cpu33.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu33.dcache.tags.tagsinuse         363.908347                       # Cycle average of tags in use
system.cpu33.dcache.tags.total_refs           2676915                       # Total number of references to valid blocks.
system.cpu33.dcache.tags.sampled_refs           48710                       # Sample count of references to valid blocks.
system.cpu33.dcache.tags.avg_refs           54.956169                       # Average number of references to valid blocks.
system.cpu33.dcache.tags.warmup_cycle    1769214372560                       # Cycle when the warmup percentage was hit.
system.cpu33.dcache.tags.occ_blocks::.cpu33.data   363.908347                       # Average occupied blocks per requestor
system.cpu33.dcache.tags.occ_percent::.cpu33.data     0.355379                       # Average percentage of cache occupancy
system.cpu33.dcache.tags.occ_percent::total     0.355379                       # Average percentage of cache occupancy
system.cpu33.dcache.tags.occ_task_id_blocks::1024          771                       # Occupied blocks per task id
system.cpu33.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu33.dcache.tags.age_task_id_blocks_1024::4          765                       # Occupied blocks per task id
system.cpu33.dcache.tags.occ_task_id_percent::1024     0.752930                       # Percentage of cache occupancy per task id
system.cpu33.dcache.tags.tag_accesses         5402552                       # Number of tag accesses
system.cpu33.dcache.tags.data_accesses        5402552                       # Number of data accesses
system.cpu14.numPwrStateTransitions              2701                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples         1343                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   2827530718.259866                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  21892408534.058681                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10         1339     99.70%     99.70% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.78% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1.5e+11-2e+11            1      0.07%     99.85% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total          1343                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON   25267746277                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED 3797373754623                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst     13445433                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total       13445433                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst     13445433                       # number of overall hits
system.cpu14.icache.overall_hits::total      13445433                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst       152414                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total       152414                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst       152414                       # number of overall misses
system.cpu14.icache.overall_misses::total       152414                       # number of overall misses
system.cpu14.icache.demand_accesses::.cpu14.inst     13597847                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total     13597847                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst     13597847                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total     13597847                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.011209                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.011209                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.011209                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.011209                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.writebacks::.writebacks       151891                       # number of writebacks
system.cpu14.icache.writebacks::total          151891                       # number of writebacks
system.cpu14.icache.replacements               151891                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst     13445433                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total      13445433                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst       152414                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total       152414                       # number of ReadReq misses
system.cpu14.icache.ReadReq_accesses::.cpu14.inst     13597847                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total     13597847                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.011209                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.011209                       # miss rate for ReadReq accesses
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         347.674820                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs          13597847                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs          152414                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           89.216522                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    1159859442900                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   347.674820                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.679052                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.679052                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses        27348108                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses       27348108                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data      5077973                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        5077973                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data      5115438                       # number of overall hits
system.cpu14.dcache.overall_hits::total       5115438                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data       122536                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       122536                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data       127597                       # number of overall misses
system.cpu14.dcache.overall_misses::total       127597                       # number of overall misses
system.cpu14.dcache.demand_accesses::.cpu14.data      5200509                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      5200509                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data      5243035                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      5243035                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.023562                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.023562                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.024336                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.024336                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks        47735                       # number of writebacks
system.cpu14.dcache.writebacks::total           47735                       # number of writebacks
system.cpu14.dcache.replacements               105539                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data      3105915                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       3105915                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data        81507                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total        81507                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_accesses::.cpu14.data      3187422                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      3187422                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.025571                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.025571                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_hits::.cpu14.data      1971164                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      1971164                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data        25718                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total        25718                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_accesses::.cpu14.data      1996882                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      1996882                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.012879                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.012879                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_hits::.cpu14.data          359                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total          359                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_misses::.cpu14.data          737                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total          737                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_accesses::.cpu14.data         1096                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total         1096                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_miss_rate::.cpu14.data     0.672445                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.672445                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFExReq_hits::.cpu14.data        37106                       # number of SoftPFExReq hits
system.cpu14.dcache.SoftPFExReq_hits::total        37106                       # number of SoftPFExReq hits
system.cpu14.dcache.SoftPFExReq_misses::.cpu14.data         4324                       # number of SoftPFExReq misses
system.cpu14.dcache.SoftPFExReq_misses::total         4324                       # number of SoftPFExReq misses
system.cpu14.dcache.SoftPFExReq_accesses::.cpu14.data        41430                       # number of SoftPFExReq accesses(hits+misses)
system.cpu14.dcache.SoftPFExReq_accesses::total        41430                       # number of SoftPFExReq accesses(hits+misses)
system.cpu14.dcache.SoftPFExReq_miss_rate::.cpu14.data     0.104369                       # miss rate for SoftPFExReq accesses
system.cpu14.dcache.SoftPFExReq_miss_rate::total     0.104369                       # miss rate for SoftPFExReq accesses
system.cpu14.dcache.WriteLineReq_hits::.cpu14.data          894                       # number of WriteLineReq hits
system.cpu14.dcache.WriteLineReq_hits::total          894                       # number of WriteLineReq hits
system.cpu14.dcache.WriteLineReq_misses::.cpu14.data        15311                       # number of WriteLineReq misses
system.cpu14.dcache.WriteLineReq_misses::total        15311                       # number of WriteLineReq misses
system.cpu14.dcache.WriteLineReq_accesses::.cpu14.data        16205                       # number of WriteLineReq accesses(hits+misses)
system.cpu14.dcache.WriteLineReq_accesses::total        16205                       # number of WriteLineReq accesses(hits+misses)
system.cpu14.dcache.WriteLineReq_miss_rate::.cpu14.data     0.944832                       # miss rate for WriteLineReq accesses
system.cpu14.dcache.WriteLineReq_miss_rate::total     0.944832                       # miss rate for WriteLineReq accesses
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data        44353                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total        44353                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data         1256                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         1256                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data        45609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total        45609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.027538                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.027538                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data        44325                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total        44325                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data          126                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total          126                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data        44451                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total        44451                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.002835                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.002835                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse         453.805469                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           5347272                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          120752                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           44.283093                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    1159859450800                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data   453.805469                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.443169                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.443169                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          705                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          697                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.688477                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        10815490                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       10815490                       # Number of data accesses
system.cpu15.numPwrStateTransitions              2742                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples         1366                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   2778853422.166911                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  21804538073.713287                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10         1361     99.63%     99.63% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::5e+10-1e+11            2      0.15%     99.78% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1.5e+11-2e+11            1      0.07%     99.85% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total          1366                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON   26727726220                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED 3795913774680                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst     14049478                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total       14049478                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst     14049478                       # number of overall hits
system.cpu15.icache.overall_hits::total      14049478                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst       240523                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total       240523                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst       240523                       # number of overall misses
system.cpu15.icache.overall_misses::total       240523                       # number of overall misses
system.cpu15.icache.demand_accesses::.cpu15.inst     14290001                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total     14290001                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst     14290001                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total     14290001                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.016832                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.016832                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.016832                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.016832                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.writebacks::.writebacks       240000                       # number of writebacks
system.cpu15.icache.writebacks::total          240000                       # number of writebacks
system.cpu15.icache.replacements               240000                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst     14049478                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total      14049478                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst       240523                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total       240523                       # number of ReadReq misses
system.cpu15.icache.ReadReq_accesses::.cpu15.inst     14290001                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total     14290001                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.016832                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.016832                       # miss rate for ReadReq accesses
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         343.972803                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs          14290001                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs          240523                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           59.412202                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    1191930557820                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   343.972803                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.671822                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.671822                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses        28820525                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses       28820525                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data      5294616                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        5294616                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data      5336015                       # number of overall hits
system.cpu15.dcache.overall_hits::total       5336015                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data       138462                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       138462                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data       147147                       # number of overall misses
system.cpu15.dcache.overall_misses::total       147147                       # number of overall misses
system.cpu15.dcache.demand_accesses::.cpu15.data      5433078                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      5433078                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data      5483162                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      5483162                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.025485                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.025485                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.026836                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.026836                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks        48960                       # number of writebacks
system.cpu15.dcache.writebacks::total           48960                       # number of writebacks
system.cpu15.dcache.replacements               117670                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data      3128711                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       3128711                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data        92659                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total        92659                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_accesses::.cpu15.data      3221370                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      3221370                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.028764                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.028764                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_hits::.cpu15.data      2164127                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      2164127                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data        34748                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total        34748                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_accesses::.cpu15.data      2198875                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      2198875                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.015803                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.015803                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_hits::.cpu15.data          788                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total          788                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_misses::.cpu15.data         1016                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total         1016                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_accesses::.cpu15.data         1804                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total         1804                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_miss_rate::.cpu15.data     0.563193                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.563193                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFExReq_hits::.cpu15.data        40611                       # number of SoftPFExReq hits
system.cpu15.dcache.SoftPFExReq_hits::total        40611                       # number of SoftPFExReq hits
system.cpu15.dcache.SoftPFExReq_misses::.cpu15.data         7669                       # number of SoftPFExReq misses
system.cpu15.dcache.SoftPFExReq_misses::total         7669                       # number of SoftPFExReq misses
system.cpu15.dcache.SoftPFExReq_accesses::.cpu15.data        48280                       # number of SoftPFExReq accesses(hits+misses)
system.cpu15.dcache.SoftPFExReq_accesses::total        48280                       # number of SoftPFExReq accesses(hits+misses)
system.cpu15.dcache.SoftPFExReq_miss_rate::.cpu15.data     0.158844                       # miss rate for SoftPFExReq accesses
system.cpu15.dcache.SoftPFExReq_miss_rate::total     0.158844                       # miss rate for SoftPFExReq accesses
system.cpu15.dcache.WriteLineReq_hits::.cpu15.data         1778                       # number of WriteLineReq hits
system.cpu15.dcache.WriteLineReq_hits::total         1778                       # number of WriteLineReq hits
system.cpu15.dcache.WriteLineReq_misses::.cpu15.data        11055                       # number of WriteLineReq misses
system.cpu15.dcache.WriteLineReq_misses::total        11055                       # number of WriteLineReq misses
system.cpu15.dcache.WriteLineReq_accesses::.cpu15.data        12833                       # number of WriteLineReq accesses(hits+misses)
system.cpu15.dcache.WriteLineReq_accesses::total        12833                       # number of WriteLineReq accesses(hits+misses)
system.cpu15.dcache.WriteLineReq_miss_rate::.cpu15.data     0.861451                       # miss rate for WriteLineReq accesses
system.cpu15.dcache.WriteLineReq_miss_rate::total     0.861451                       # miss rate for WriteLineReq accesses
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data        56865                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total        56865                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data         1445                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         1445                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data        58310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total        58310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.024781                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.024781                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data        56914                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total        56914                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data          187                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total          187                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data        57101                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total        57101                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.003275                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.003275                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse         469.236602                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           5613220                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          137544                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           40.810359                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    1191930565720                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data   469.236602                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.458239                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.458239                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          870                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          870                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        11364134                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       11364134                       # Number of data accesses
system.cpu16.numPwrStateTransitions              2969                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples         1471                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   2578827292.838205                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  19021478176.977093                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10         1463     99.46%     99.46% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::5e+10-1e+11            4      0.27%     99.73% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1e+11-1.5e+11            2      0.14%     99.86% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1.5e+11-2e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total          1471                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON   29186553135                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED 3793454947765                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst     15672106                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total       15672106                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst     15672106                       # number of overall hits
system.cpu16.icache.overall_hits::total      15672106                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst       200027                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total       200027                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst       200027                       # number of overall misses
system.cpu16.icache.overall_misses::total       200027                       # number of overall misses
system.cpu16.icache.demand_accesses::.cpu16.inst     15872133                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total     15872133                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst     15872133                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total     15872133                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.012602                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.012602                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.012602                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.012602                       # miss rate for overall accesses
system.cpu16.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.writebacks::.writebacks       199504                       # number of writebacks
system.cpu16.icache.writebacks::total          199504                       # number of writebacks
system.cpu16.icache.replacements               199504                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst     15672106                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total      15672106                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst       200027                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total       200027                       # number of ReadReq misses
system.cpu16.icache.ReadReq_accesses::.cpu16.inst     15872133                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total     15872133                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.012602                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.012602                       # miss rate for ReadReq accesses
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         339.431727                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs          15872133                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs          200027                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs           79.349953                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    1224001655360                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   339.431727                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.662953                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.662953                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses        31944293                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses       31944293                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data      5596197                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total        5596197                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data      5641132                       # number of overall hits
system.cpu16.dcache.overall_hits::total       5641132                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data       166866                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total       166866                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data       174108                       # number of overall misses
system.cpu16.dcache.overall_misses::total       174108                       # number of overall misses
system.cpu16.dcache.demand_accesses::.cpu16.data      5763063                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total      5763063                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data      5815240                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total      5815240                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.028954                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.028954                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.029940                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.029940                       # miss rate for overall accesses
system.cpu16.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks        62008                       # number of writebacks
system.cpu16.dcache.writebacks::total           62008                       # number of writebacks
system.cpu16.dcache.replacements               142960                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data      3420171                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total       3420171                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data       115955                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total       115955                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_accesses::.cpu16.data      3536126                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total      3536126                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.032792                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.032792                       # miss rate for ReadReq accesses
system.cpu16.dcache.WriteReq_hits::.cpu16.data      2175122                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total      2175122                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data        31188                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total        31188                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_accesses::.cpu16.data      2206310                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total      2206310                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.014136                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.014136                       # miss rate for WriteReq accesses
system.cpu16.dcache.SoftPFReq_hits::.cpu16.data          257                       # number of SoftPFReq hits
system.cpu16.dcache.SoftPFReq_hits::total          257                       # number of SoftPFReq hits
system.cpu16.dcache.SoftPFReq_misses::.cpu16.data          726                       # number of SoftPFReq misses
system.cpu16.dcache.SoftPFReq_misses::total          726                       # number of SoftPFReq misses
system.cpu16.dcache.SoftPFReq_accesses::.cpu16.data          983                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_accesses::total          983                       # number of SoftPFReq accesses(hits+misses)
system.cpu16.dcache.SoftPFReq_miss_rate::.cpu16.data     0.738555                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFReq_miss_rate::total     0.738555                       # miss rate for SoftPFReq accesses
system.cpu16.dcache.SoftPFExReq_hits::.cpu16.data        44678                       # number of SoftPFExReq hits
system.cpu16.dcache.SoftPFExReq_hits::total        44678                       # number of SoftPFExReq hits
system.cpu16.dcache.SoftPFExReq_misses::.cpu16.data         6516                       # number of SoftPFExReq misses
system.cpu16.dcache.SoftPFExReq_misses::total         6516                       # number of SoftPFExReq misses
system.cpu16.dcache.SoftPFExReq_accesses::.cpu16.data        51194                       # number of SoftPFExReq accesses(hits+misses)
system.cpu16.dcache.SoftPFExReq_accesses::total        51194                       # number of SoftPFExReq accesses(hits+misses)
system.cpu16.dcache.SoftPFExReq_miss_rate::.cpu16.data     0.127281                       # miss rate for SoftPFExReq accesses
system.cpu16.dcache.SoftPFExReq_miss_rate::total     0.127281                       # miss rate for SoftPFExReq accesses
system.cpu16.dcache.WriteLineReq_hits::.cpu16.data          904                       # number of WriteLineReq hits
system.cpu16.dcache.WriteLineReq_hits::total          904                       # number of WriteLineReq hits
system.cpu16.dcache.WriteLineReq_misses::.cpu16.data        19723                       # number of WriteLineReq misses
system.cpu16.dcache.WriteLineReq_misses::total        19723                       # number of WriteLineReq misses
system.cpu16.dcache.WriteLineReq_accesses::.cpu16.data        20627                       # number of WriteLineReq accesses(hits+misses)
system.cpu16.dcache.WriteLineReq_accesses::total        20627                       # number of WriteLineReq accesses(hits+misses)
system.cpu16.dcache.WriteLineReq_miss_rate::.cpu16.data     0.956174                       # miss rate for WriteLineReq accesses
system.cpu16.dcache.WriteLineReq_miss_rate::total     0.956174                       # miss rate for WriteLineReq accesses
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data        65221                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total        65221                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data         1430                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total         1430                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data        66651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total        66651                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.021455                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.021455                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data        65192                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total        65192                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data          123                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data        65315                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total        65315                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.001883                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.001883                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse         452.648195                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs           5965565                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs          159088                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           37.498523                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    1224001663260                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data   452.648195                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.442039                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.442039                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024          793                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::4          716                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.774414                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses        12097408                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses       12097408                       # Number of data accesses
system.cpu17.numPwrStateTransitions              2533                       # Number of power state transitions
system.cpu17.pwrStateClkGateDist::samples         1265                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::mean   2995839029.105929                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::stdev  22602246270.847549                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1000-5e+10         1261     99.68%     99.68% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.76% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::1.5e+11-2e+11            1      0.08%     99.84% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateClkGateDist::total          1265                       # Distribution of time spent in the clock gated state
system.cpu17.pwrStateResidencyTicks::ON   32905129081                       # Cumulative time (in ticks) in various power states
system.cpu17.pwrStateResidencyTicks::CLK_GATED 3789736371819                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.demand_hits::.cpu17.inst     17423823                       # number of demand (read+write) hits
system.cpu17.icache.demand_hits::total       17423823                       # number of demand (read+write) hits
system.cpu17.icache.overall_hits::.cpu17.inst     17423823                       # number of overall hits
system.cpu17.icache.overall_hits::total      17423823                       # number of overall hits
system.cpu17.icache.demand_misses::.cpu17.inst       264191                       # number of demand (read+write) misses
system.cpu17.icache.demand_misses::total       264191                       # number of demand (read+write) misses
system.cpu17.icache.overall_misses::.cpu17.inst       264191                       # number of overall misses
system.cpu17.icache.overall_misses::total       264191                       # number of overall misses
system.cpu17.icache.demand_accesses::.cpu17.inst     17688014                       # number of demand (read+write) accesses
system.cpu17.icache.demand_accesses::total     17688014                       # number of demand (read+write) accesses
system.cpu17.icache.overall_accesses::.cpu17.inst     17688014                       # number of overall (read+write) accesses
system.cpu17.icache.overall_accesses::total     17688014                       # number of overall (read+write) accesses
system.cpu17.icache.demand_miss_rate::.cpu17.inst     0.014936                       # miss rate for demand accesses
system.cpu17.icache.demand_miss_rate::total     0.014936                       # miss rate for demand accesses
system.cpu17.icache.overall_miss_rate::.cpu17.inst     0.014936                       # miss rate for overall accesses
system.cpu17.icache.overall_miss_rate::total     0.014936                       # miss rate for overall accesses
system.cpu17.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.icache.writebacks::.writebacks       263668                       # number of writebacks
system.cpu17.icache.writebacks::total          263668                       # number of writebacks
system.cpu17.icache.replacements               263668                       # number of replacements
system.cpu17.icache.ReadReq_hits::.cpu17.inst     17423823                       # number of ReadReq hits
system.cpu17.icache.ReadReq_hits::total      17423823                       # number of ReadReq hits
system.cpu17.icache.ReadReq_misses::.cpu17.inst       264191                       # number of ReadReq misses
system.cpu17.icache.ReadReq_misses::total       264191                       # number of ReadReq misses
system.cpu17.icache.ReadReq_accesses::.cpu17.inst     17688014                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_accesses::total     17688014                       # number of ReadReq accesses(hits+misses)
system.cpu17.icache.ReadReq_miss_rate::.cpu17.inst     0.014936                       # miss rate for ReadReq accesses
system.cpu17.icache.ReadReq_miss_rate::total     0.014936                       # miss rate for ReadReq accesses
system.cpu17.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu17.icache.tags.tagsinuse         335.311685                       # Cycle average of tags in use
system.cpu17.icache.tags.total_refs          17688014                       # Total number of references to valid blocks.
system.cpu17.icache.tags.sampled_refs          264191                       # Sample count of references to valid blocks.
system.cpu17.icache.tags.avg_refs           66.951615                       # Average number of references to valid blocks.
system.cpu17.icache.tags.warmup_cycle    1256072752900                       # Cycle when the warmup percentage was hit.
system.cpu17.icache.tags.occ_blocks::.cpu17.inst   335.311685                       # Average occupied blocks per requestor
system.cpu17.icache.tags.occ_percent::.cpu17.inst     0.654906                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_percent::total     0.654906                       # Average percentage of cache occupancy
system.cpu17.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu17.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu17.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu17.icache.tags.tag_accesses        35640219                       # Number of tag accesses
system.cpu17.icache.tags.data_accesses       35640219                       # Number of data accesses
system.cpu17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu17.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu17.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.demand_hits::.cpu17.data      6404096                       # number of demand (read+write) hits
system.cpu17.dcache.demand_hits::total        6404096                       # number of demand (read+write) hits
system.cpu17.dcache.overall_hits::.cpu17.data      6465556                       # number of overall hits
system.cpu17.dcache.overall_hits::total       6465556                       # number of overall hits
system.cpu17.dcache.demand_misses::.cpu17.data       208745                       # number of demand (read+write) misses
system.cpu17.dcache.demand_misses::total       208745                       # number of demand (read+write) misses
system.cpu17.dcache.overall_misses::.cpu17.data       218378                       # number of overall misses
system.cpu17.dcache.overall_misses::total       218378                       # number of overall misses
system.cpu17.dcache.demand_accesses::.cpu17.data      6612841                       # number of demand (read+write) accesses
system.cpu17.dcache.demand_accesses::total      6612841                       # number of demand (read+write) accesses
system.cpu17.dcache.overall_accesses::.cpu17.data      6683934                       # number of overall (read+write) accesses
system.cpu17.dcache.overall_accesses::total      6683934                       # number of overall (read+write) accesses
system.cpu17.dcache.demand_miss_rate::.cpu17.data     0.031567                       # miss rate for demand accesses
system.cpu17.dcache.demand_miss_rate::total     0.031567                       # miss rate for demand accesses
system.cpu17.dcache.overall_miss_rate::.cpu17.data     0.032672                       # miss rate for overall accesses
system.cpu17.dcache.overall_miss_rate::total     0.032672                       # miss rate for overall accesses
system.cpu17.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu17.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu17.dcache.writebacks::.writebacks        72408                       # number of writebacks
system.cpu17.dcache.writebacks::total           72408                       # number of writebacks
system.cpu17.dcache.replacements               184264                       # number of replacements
system.cpu17.dcache.ReadReq_hits::.cpu17.data      3802681                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_hits::total       3802681                       # number of ReadReq hits
system.cpu17.dcache.ReadReq_misses::.cpu17.data       144669                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_misses::total       144669                       # number of ReadReq misses
system.cpu17.dcache.ReadReq_accesses::.cpu17.data      3947350                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_accesses::total      3947350                       # number of ReadReq accesses(hits+misses)
system.cpu17.dcache.ReadReq_miss_rate::.cpu17.data     0.036650                       # miss rate for ReadReq accesses
system.cpu17.dcache.ReadReq_miss_rate::total     0.036650                       # miss rate for ReadReq accesses
system.cpu17.dcache.WriteReq_hits::.cpu17.data      2599991                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_hits::total      2599991                       # number of WriteReq hits
system.cpu17.dcache.WriteReq_misses::.cpu17.data        45224                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_misses::total        45224                       # number of WriteReq misses
system.cpu17.dcache.WriteReq_accesses::.cpu17.data      2645215                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_accesses::total      2645215                       # number of WriteReq accesses(hits+misses)
system.cpu17.dcache.WriteReq_miss_rate::.cpu17.data     0.017097                       # miss rate for WriteReq accesses
system.cpu17.dcache.WriteReq_miss_rate::total     0.017097                       # miss rate for WriteReq accesses
system.cpu17.dcache.SoftPFReq_hits::.cpu17.data          486                       # number of SoftPFReq hits
system.cpu17.dcache.SoftPFReq_hits::total          486                       # number of SoftPFReq hits
system.cpu17.dcache.SoftPFReq_misses::.cpu17.data         1210                       # number of SoftPFReq misses
system.cpu17.dcache.SoftPFReq_misses::total         1210                       # number of SoftPFReq misses
system.cpu17.dcache.SoftPFReq_accesses::.cpu17.data         1696                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_accesses::total         1696                       # number of SoftPFReq accesses(hits+misses)
system.cpu17.dcache.SoftPFReq_miss_rate::.cpu17.data     0.713443                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFReq_miss_rate::total     0.713443                       # miss rate for SoftPFReq accesses
system.cpu17.dcache.SoftPFExReq_hits::.cpu17.data        60974                       # number of SoftPFExReq hits
system.cpu17.dcache.SoftPFExReq_hits::total        60974                       # number of SoftPFExReq hits
system.cpu17.dcache.SoftPFExReq_misses::.cpu17.data         8423                       # number of SoftPFExReq misses
system.cpu17.dcache.SoftPFExReq_misses::total         8423                       # number of SoftPFExReq misses
system.cpu17.dcache.SoftPFExReq_accesses::.cpu17.data        69397                       # number of SoftPFExReq accesses(hits+misses)
system.cpu17.dcache.SoftPFExReq_accesses::total        69397                       # number of SoftPFExReq accesses(hits+misses)
system.cpu17.dcache.SoftPFExReq_miss_rate::.cpu17.data     0.121374                       # miss rate for SoftPFExReq accesses
system.cpu17.dcache.SoftPFExReq_miss_rate::total     0.121374                       # miss rate for SoftPFExReq accesses
system.cpu17.dcache.WriteLineReq_hits::.cpu17.data         1424                       # number of WriteLineReq hits
system.cpu17.dcache.WriteLineReq_hits::total         1424                       # number of WriteLineReq hits
system.cpu17.dcache.WriteLineReq_misses::.cpu17.data        18852                       # number of WriteLineReq misses
system.cpu17.dcache.WriteLineReq_misses::total        18852                       # number of WriteLineReq misses
system.cpu17.dcache.WriteLineReq_accesses::.cpu17.data        20276                       # number of WriteLineReq accesses(hits+misses)
system.cpu17.dcache.WriteLineReq_accesses::total        20276                       # number of WriteLineReq accesses(hits+misses)
system.cpu17.dcache.WriteLineReq_miss_rate::.cpu17.data     0.929769                       # miss rate for WriteLineReq accesses
system.cpu17.dcache.WriteLineReq_miss_rate::total     0.929769                       # miss rate for WriteLineReq accesses
system.cpu17.dcache.LoadLockedReq_hits::.cpu17.data        80166                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_hits::total        80166                       # number of LoadLockedReq hits
system.cpu17.dcache.LoadLockedReq_misses::.cpu17.data         1467                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_misses::total         1467                       # number of LoadLockedReq misses
system.cpu17.dcache.LoadLockedReq_accesses::.cpu17.data        81633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_accesses::total        81633                       # number of LoadLockedReq accesses(hits+misses)
system.cpu17.dcache.LoadLockedReq_miss_rate::.cpu17.data     0.017971                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.LoadLockedReq_miss_rate::total     0.017971                       # miss rate for LoadLockedReq accesses
system.cpu17.dcache.StoreCondReq_hits::.cpu17.data        80361                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_hits::total        80361                       # number of StoreCondReq hits
system.cpu17.dcache.StoreCondReq_misses::.cpu17.data          232                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_misses::total          232                       # number of StoreCondReq misses
system.cpu17.dcache.StoreCondReq_accesses::.cpu17.data        80593                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_accesses::total        80593                       # number of StoreCondReq accesses(hits+misses)
system.cpu17.dcache.StoreCondReq_miss_rate::.cpu17.data     0.002879                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.StoreCondReq_miss_rate::total     0.002879                       # miss rate for StoreCondReq accesses
system.cpu17.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu17.dcache.tags.tagsinuse         448.407588                       # Cycle average of tags in use
system.cpu17.dcache.tags.total_refs           6871688                       # Total number of references to valid blocks.
system.cpu17.dcache.tags.sampled_refs          206684                       # Sample count of references to valid blocks.
system.cpu17.dcache.tags.avg_refs           33.247315                       # Average number of references to valid blocks.
system.cpu17.dcache.tags.warmup_cycle    1256072760800                       # Cycle when the warmup percentage was hit.
system.cpu17.dcache.tags.occ_blocks::.cpu17.data   448.407588                       # Average occupied blocks per requestor
system.cpu17.dcache.tags.occ_percent::.cpu17.data     0.437898                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_percent::total     0.437898                       # Average percentage of cache occupancy
system.cpu17.dcache.tags.occ_task_id_blocks::1024          816                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu17.dcache.tags.age_task_id_blocks_1024::4          807                       # Occupied blocks per task id
system.cpu17.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu17.dcache.tags.tag_accesses        13950464                       # Number of tag accesses
system.cpu17.dcache.tags.data_accesses       13950464                       # Number of data accesses
system.cpu10.numPwrStateTransitions              3736                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples         1855                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   2017382737.781671                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  16620097059.416746                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10         1850     99.73%     99.73% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::5e+10-1e+11            3      0.16%     99.89% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1.5e+11-2e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::6.5e+11-7e+11            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total          1855                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON   80396522315                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED 3742244978585                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst     42613020                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total       42613020                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst     42613020                       # number of overall hits
system.cpu10.icache.overall_hits::total      42613020                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst       655844                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total       655844                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst       655844                       # number of overall misses
system.cpu10.icache.overall_misses::total       655844                       # number of overall misses
system.cpu10.icache.demand_accesses::.cpu10.inst     43268864                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total     43268864                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst     43268864                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total     43268864                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.015157                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.015157                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.015157                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.015157                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.writebacks::.writebacks       655321                       # number of writebacks
system.cpu10.icache.writebacks::total          655321                       # number of writebacks
system.cpu10.icache.replacements               655321                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst     42613020                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total      42613020                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst       655844                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total       655844                       # number of ReadReq misses
system.cpu10.icache.ReadReq_accesses::.cpu10.inst     43268864                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total     43268864                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.015157                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.015157                       # miss rate for ReadReq accesses
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         364.154242                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs          43268864                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs          655844                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           65.974323                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    1031574811000                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   364.154242                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.711239                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.711239                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          135                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses        87193572                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses       87193572                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data     15855070                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total       15855070                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data     15915675                       # number of overall hits
system.cpu10.dcache.overall_hits::total      15915675                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data       352181                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       352181                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data       363797                       # number of overall misses
system.cpu10.dcache.overall_misses::total       363797                       # number of overall misses
system.cpu10.dcache.demand_accesses::.cpu10.data     16207251                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total     16207251                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data     16279472                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total     16279472                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.021730                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.021730                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.022347                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022347                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks       164202                       # number of writebacks
system.cpu10.dcache.writebacks::total          164202                       # number of writebacks
system.cpu10.dcache.replacements               317307                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data      8800672                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       8800672                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data       228820                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       228820                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_accesses::.cpu10.data      9029492                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      9029492                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.025341                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.025341                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_hits::.cpu10.data      7044686                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      7044686                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data        83826                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total        83826                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_accesses::.cpu10.data      7128512                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      7128512                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.011759                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.011759                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_hits::.cpu10.data          543                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total          543                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_misses::.cpu10.data         1612                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total         1612                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_accesses::.cpu10.data         2155                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total         2155                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_miss_rate::.cpu10.data     0.748028                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.748028                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFExReq_hits::.cpu10.data        60062                       # number of SoftPFExReq hits
system.cpu10.dcache.SoftPFExReq_hits::total        60062                       # number of SoftPFExReq hits
system.cpu10.dcache.SoftPFExReq_misses::.cpu10.data        10004                       # number of SoftPFExReq misses
system.cpu10.dcache.SoftPFExReq_misses::total        10004                       # number of SoftPFExReq misses
system.cpu10.dcache.SoftPFExReq_accesses::.cpu10.data        70066                       # number of SoftPFExReq accesses(hits+misses)
system.cpu10.dcache.SoftPFExReq_accesses::total        70066                       # number of SoftPFExReq accesses(hits+misses)
system.cpu10.dcache.SoftPFExReq_miss_rate::.cpu10.data     0.142780                       # miss rate for SoftPFExReq accesses
system.cpu10.dcache.SoftPFExReq_miss_rate::total     0.142780                       # miss rate for SoftPFExReq accesses
system.cpu10.dcache.WriteLineReq_hits::.cpu10.data         9712                       # number of WriteLineReq hits
system.cpu10.dcache.WriteLineReq_hits::total         9712                       # number of WriteLineReq hits
system.cpu10.dcache.WriteLineReq_misses::.cpu10.data        39535                       # number of WriteLineReq misses
system.cpu10.dcache.WriteLineReq_misses::total        39535                       # number of WriteLineReq misses
system.cpu10.dcache.WriteLineReq_accesses::.cpu10.data        49247                       # number of WriteLineReq accesses(hits+misses)
system.cpu10.dcache.WriteLineReq_accesses::total        49247                       # number of WriteLineReq accesses(hits+misses)
system.cpu10.dcache.WriteLineReq_miss_rate::.cpu10.data     0.802790                       # miss rate for WriteLineReq accesses
system.cpu10.dcache.WriteLineReq_miss_rate::total     0.802790                       # miss rate for WriteLineReq accesses
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data       196253                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       196253                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data         1769                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         1769                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data       198022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       198022                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.008933                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.008933                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data       196363                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       196363                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data          150                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data       196513                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       196513                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.000763                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.000763                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse         501.324582                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs          16689147                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          349079                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           47.809083                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    1031574818900                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data   501.324582                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.489575                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.489575                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          735                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        33733193                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       33733193                       # Number of data accesses
system.cpu11.numPwrStateTransitions              3568                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples         1778                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   2101256975.280090                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  18121702389.999477                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10         1774     99.78%     99.78% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.83% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.89% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::2.5e+11-3e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::6.5e+11-7e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total          1778                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON   86606598852                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED 3736034902048                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst     45311293                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total       45311293                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst     45311293                       # number of overall hits
system.cpu11.icache.overall_hits::total      45311293                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst      1231924                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total      1231924                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst      1231924                       # number of overall misses
system.cpu11.icache.overall_misses::total      1231924                       # number of overall misses
system.cpu11.icache.demand_accesses::.cpu11.inst     46543217                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total     46543217                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst     46543217                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total     46543217                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.026468                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.026468                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.026468                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.026468                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.writebacks::.writebacks      1231401                       # number of writebacks
system.cpu11.icache.writebacks::total         1231401                       # number of writebacks
system.cpu11.icache.replacements              1231401                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst     45311293                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total      45311293                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst      1231924                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total      1231924                       # number of ReadReq misses
system.cpu11.icache.ReadReq_accesses::.cpu11.inst     46543217                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total     46543217                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.026468                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.026468                       # miss rate for ReadReq accesses
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         360.034470                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs          46543217                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs         1231924                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           37.780916                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    1063646142380                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   360.034470                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.703192                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.703192                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses        94318358                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses       94318358                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data     16467922                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total       16467922                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data     16575779                       # number of overall hits
system.cpu11.dcache.overall_hits::total      16575779                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data       497994                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       497994                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data       521102                       # number of overall misses
system.cpu11.dcache.overall_misses::total       521102                       # number of overall misses
system.cpu11.dcache.demand_accesses::.cpu11.data     16965916                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total     16965916                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data     17096881                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total     17096881                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.029353                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.029353                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.030479                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.030479                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks       236676                       # number of writebacks
system.cpu11.dcache.writebacks::total          236676                       # number of writebacks
system.cpu11.dcache.replacements               462524                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data      9128748                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       9128748                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data       331327                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       331327                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_accesses::.cpu11.data      9460075                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      9460075                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.035024                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.035024                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_hits::.cpu11.data      7306681                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      7306681                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data        99389                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total        99389                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_accesses::.cpu11.data      7406070                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      7406070                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.013420                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.013420                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_hits::.cpu11.data         3519                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total         3519                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_misses::.cpu11.data         6038                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total         6038                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_accesses::.cpu11.data         9557                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total         9557                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_miss_rate::.cpu11.data     0.631788                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.631788                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFExReq_hits::.cpu11.data       104338                       # number of SoftPFExReq hits
system.cpu11.dcache.SoftPFExReq_hits::total       104338                       # number of SoftPFExReq hits
system.cpu11.dcache.SoftPFExReq_misses::.cpu11.data        17070                       # number of SoftPFExReq misses
system.cpu11.dcache.SoftPFExReq_misses::total        17070                       # number of SoftPFExReq misses
system.cpu11.dcache.SoftPFExReq_accesses::.cpu11.data       121408                       # number of SoftPFExReq accesses(hits+misses)
system.cpu11.dcache.SoftPFExReq_accesses::total       121408                       # number of SoftPFExReq accesses(hits+misses)
system.cpu11.dcache.SoftPFExReq_miss_rate::.cpu11.data     0.140600                       # miss rate for SoftPFExReq accesses
system.cpu11.dcache.SoftPFExReq_miss_rate::total     0.140600                       # miss rate for SoftPFExReq accesses
system.cpu11.dcache.WriteLineReq_hits::.cpu11.data        32493                       # number of WriteLineReq hits
system.cpu11.dcache.WriteLineReq_hits::total        32493                       # number of WriteLineReq hits
system.cpu11.dcache.WriteLineReq_misses::.cpu11.data        67278                       # number of WriteLineReq misses
system.cpu11.dcache.WriteLineReq_misses::total        67278                       # number of WriteLineReq misses
system.cpu11.dcache.WriteLineReq_accesses::.cpu11.data        99771                       # number of WriteLineReq accesses(hits+misses)
system.cpu11.dcache.WriteLineReq_accesses::total        99771                       # number of WriteLineReq accesses(hits+misses)
system.cpu11.dcache.WriteLineReq_miss_rate::.cpu11.data     0.674324                       # miss rate for WriteLineReq accesses
system.cpu11.dcache.WriteLineReq_miss_rate::total     0.674324                       # miss rate for WriteLineReq accesses
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data       217525                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       217525                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data         3258                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         3258                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data       220783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       220783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.014757                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.014757                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data       218018                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       218018                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data          908                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total          908                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data       218926                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       218926                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.004148                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.004148                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse         492.097523                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs          17579149                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          498955                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           35.231933                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    1063646150280                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data   492.097523                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.480564                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.480564                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          902                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          896                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        35661355                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       35661355                       # Number of data accesses
system.cpu12.numPwrStateTransitions              3405                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples         1686                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   2251191757.002372                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  18253772265.730659                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10         1680     99.64%     99.64% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::5e+10-1e+11            2      0.12%     99.76% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1e+11-1.5e+11            1      0.06%     99.82% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.88% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::2e+11-2.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::6.5e+11-7e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total          1686                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON   27132198594                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED 3795509302306                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst     14466145                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total       14466145                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst     14466145                       # number of overall hits
system.cpu12.icache.overall_hits::total      14466145                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst       208056                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total       208056                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst       208056                       # number of overall misses
system.cpu12.icache.overall_misses::total       208056                       # number of overall misses
system.cpu12.icache.demand_accesses::.cpu12.inst     14674201                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total     14674201                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst     14674201                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total     14674201                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.014178                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.014178                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.014178                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.014178                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.writebacks::.writebacks       207533                       # number of writebacks
system.cpu12.icache.writebacks::total          207533                       # number of writebacks
system.cpu12.icache.replacements               207533                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst     14466145                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total      14466145                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst       208056                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total       208056                       # number of ReadReq misses
system.cpu12.icache.ReadReq_accesses::.cpu12.inst     14674201                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total     14674201                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.014178                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.014178                       # miss rate for ReadReq accesses
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         355.914734                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs          14674201                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs          208056                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           70.530054                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    1095717239920                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   355.914734                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.695146                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.695146                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses        29556458                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses       29556458                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data      5391472                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        5391472                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data      5419473                       # number of overall hits
system.cpu12.dcache.overall_hits::total       5419473                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data       152769                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       152769                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data       160465                       # number of overall misses
system.cpu12.dcache.overall_misses::total       160465                       # number of overall misses
system.cpu12.dcache.demand_accesses::.cpu12.data      5544241                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      5544241                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data      5579938                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      5579938                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.027555                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.027555                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.028757                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.028757                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks        56108                       # number of writebacks
system.cpu12.dcache.writebacks::total           56108                       # number of writebacks
system.cpu12.dcache.replacements               128177                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data      3311577                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       3311577                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data       100834                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       100834                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_accesses::.cpu12.data      3412411                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      3412411                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.029549                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.029549                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_hits::.cpu12.data      2071989                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      2071989                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data        25101                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total        25101                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_accesses::.cpu12.data      2097090                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      2097090                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.011969                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.011969                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_hits::.cpu12.data          169                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total          169                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_misses::.cpu12.data          788                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total          788                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_accesses::.cpu12.data          957                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total          957                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_miss_rate::.cpu12.data     0.823406                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.823406                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFExReq_hits::.cpu12.data        27832                       # number of SoftPFExReq hits
system.cpu12.dcache.SoftPFExReq_hits::total        27832                       # number of SoftPFExReq hits
system.cpu12.dcache.SoftPFExReq_misses::.cpu12.data         6908                       # number of SoftPFExReq misses
system.cpu12.dcache.SoftPFExReq_misses::total         6908                       # number of SoftPFExReq misses
system.cpu12.dcache.SoftPFExReq_accesses::.cpu12.data        34740                       # number of SoftPFExReq accesses(hits+misses)
system.cpu12.dcache.SoftPFExReq_accesses::total        34740                       # number of SoftPFExReq accesses(hits+misses)
system.cpu12.dcache.SoftPFExReq_miss_rate::.cpu12.data     0.198849                       # miss rate for SoftPFExReq accesses
system.cpu12.dcache.SoftPFExReq_miss_rate::total     0.198849                       # miss rate for SoftPFExReq accesses
system.cpu12.dcache.WriteLineReq_hits::.cpu12.data         7906                       # number of WriteLineReq hits
system.cpu12.dcache.WriteLineReq_hits::total         7906                       # number of WriteLineReq hits
system.cpu12.dcache.WriteLineReq_misses::.cpu12.data        26834                       # number of WriteLineReq misses
system.cpu12.dcache.WriteLineReq_misses::total        26834                       # number of WriteLineReq misses
system.cpu12.dcache.WriteLineReq_accesses::.cpu12.data        34740                       # number of WriteLineReq accesses(hits+misses)
system.cpu12.dcache.WriteLineReq_accesses::total        34740                       # number of WriteLineReq accesses(hits+misses)
system.cpu12.dcache.WriteLineReq_miss_rate::.cpu12.data     0.772424                       # miss rate for WriteLineReq accesses
system.cpu12.dcache.WriteLineReq_miss_rate::total     0.772424                       # miss rate for WriteLineReq accesses
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data        38718                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total        38718                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data         1324                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         1324                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data        40042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total        40042                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.033065                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.033065                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data        38548                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total        38548                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data          155                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data        38703                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total        38703                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.004005                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.004005                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse         474.108922                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           5665700                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          151029                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           37.513987                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    1095717247820                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data   474.108922                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.462997                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.462997                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          858                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          850                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.837891                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        11484015                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       11484015                       # Number of data accesses
system.cpu13.numPwrStateTransitions              2713                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples         1346                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   2831305657.208024                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  22084399853.477535                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10         1341     99.63%     99.63% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.70% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1e+11-1.5e+11            1      0.07%     99.78% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1.5e+11-2e+11            1      0.07%     99.85% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total          1346                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON   11704086298                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED 3810937414602                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst      6252269                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        6252269                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst      6252269                       # number of overall hits
system.cpu13.icache.overall_hits::total       6252269                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst        50815                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total        50815                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst        50815                       # number of overall misses
system.cpu13.icache.overall_misses::total        50815                       # number of overall misses
system.cpu13.icache.demand_accesses::.cpu13.inst      6303084                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      6303084                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst      6303084                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      6303084                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.008062                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.008062                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.008062                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.008062                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.writebacks::.writebacks        50292                       # number of writebacks
system.cpu13.icache.writebacks::total           50292                       # number of writebacks
system.cpu13.icache.replacements                50292                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst      6252269                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       6252269                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst        50815                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total        50815                       # number of ReadReq misses
system.cpu13.icache.ReadReq_accesses::.cpu13.inst      6303084                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      6303084                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.008062                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.008062                       # miss rate for ReadReq accesses
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         351.794934                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           6303084                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs           50815                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs          124.039831                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    1127788337460                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   351.794934                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.687099                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.687099                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses        12656983                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses       12656983                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data      2355051                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        2355051                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data      2366619                       # number of overall hits
system.cpu13.dcache.overall_hits::total       2366619                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data        31674                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total        31674                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data        33444                       # number of overall misses
system.cpu13.dcache.overall_misses::total        33444                       # number of overall misses
system.cpu13.dcache.demand_accesses::.cpu13.data      2386725                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      2386725                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data      2400063                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      2400063                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.013271                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.013271                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.013935                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.013935                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks         7898                       # number of writebacks
system.cpu13.dcache.writebacks::total            7898                       # number of writebacks
system.cpu13.dcache.replacements                20861                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data      1529126                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       1529126                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data        24622                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total        24622                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_accesses::.cpu13.data      1553748                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      1553748                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.015847                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.015847                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_hits::.cpu13.data       825792                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total       825792                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data         4911                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         4911                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_accesses::.cpu13.data       830703                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total       830703                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.005912                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.005912                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_hits::.cpu13.data           44                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total           44                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_misses::.cpu13.data           58                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total           58                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_accesses::.cpu13.data          102                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total          102                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_miss_rate::.cpu13.data     0.568627                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.568627                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFExReq_hits::.cpu13.data        11524                       # number of SoftPFExReq hits
system.cpu13.dcache.SoftPFExReq_hits::total        11524                       # number of SoftPFExReq hits
system.cpu13.dcache.SoftPFExReq_misses::.cpu13.data         1712                       # number of SoftPFExReq misses
system.cpu13.dcache.SoftPFExReq_misses::total         1712                       # number of SoftPFExReq misses
system.cpu13.dcache.SoftPFExReq_accesses::.cpu13.data        13236                       # number of SoftPFExReq accesses(hits+misses)
system.cpu13.dcache.SoftPFExReq_accesses::total        13236                       # number of SoftPFExReq accesses(hits+misses)
system.cpu13.dcache.SoftPFExReq_miss_rate::.cpu13.data     0.129344                       # miss rate for SoftPFExReq accesses
system.cpu13.dcache.SoftPFExReq_miss_rate::total     0.129344                       # miss rate for SoftPFExReq accesses
system.cpu13.dcache.WriteLineReq_hits::.cpu13.data          133                       # number of WriteLineReq hits
system.cpu13.dcache.WriteLineReq_hits::total          133                       # number of WriteLineReq hits
system.cpu13.dcache.WriteLineReq_misses::.cpu13.data         2141                       # number of WriteLineReq misses
system.cpu13.dcache.WriteLineReq_misses::total         2141                       # number of WriteLineReq misses
system.cpu13.dcache.WriteLineReq_accesses::.cpu13.data         2274                       # number of WriteLineReq accesses(hits+misses)
system.cpu13.dcache.WriteLineReq_accesses::total         2274                       # number of WriteLineReq accesses(hits+misses)
system.cpu13.dcache.WriteLineReq_miss_rate::.cpu13.data     0.941513                       # miss rate for WriteLineReq accesses
system.cpu13.dcache.WriteLineReq_miss_rate::total     0.941513                       # miss rate for WriteLineReq accesses
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data        13752                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total        13752                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data          975                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total          975                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data        14727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total        14727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.066205                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.066205                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data        13623                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total        13623                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data           82                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           82                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data        13705                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total        13705                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.005983                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.005983                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse         464.902344                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           2430031                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs           32197                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           75.473833                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    1127788345360                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data   464.902344                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.454006                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.454006                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          663                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          663                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.647461                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses         4892263                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses        4892263                       # Number of data accesses
system.cpu50.numPwrStateTransitions              2727                       # Number of power state transitions
system.cpu50.pwrStateClkGateDist::samples         1362                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::mean   2789457975.504405                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::stdev  21928802392.823467                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::1000-5e+10         1357     99.63%     99.63% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::5e+10-1e+11            3      0.22%     99.85% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateClkGateDist::total          1362                       # Distribution of time spent in the clock gated state
system.cpu50.pwrStateResidencyTicks::ON   23399738263                       # Cumulative time (in ticks) in various power states
system.cpu50.pwrStateResidencyTicks::CLK_GATED 3799241762637                       # Cumulative time (in ticks) in various power states
system.cpu50.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu50.icache.demand_hits::.cpu50.inst     12598871                       # number of demand (read+write) hits
system.cpu50.icache.demand_hits::total       12598871                       # number of demand (read+write) hits
system.cpu50.icache.overall_hits::.cpu50.inst     12598871                       # number of overall hits
system.cpu50.icache.overall_hits::total      12598871                       # number of overall hits
system.cpu50.icache.demand_misses::.cpu50.inst       175771                       # number of demand (read+write) misses
system.cpu50.icache.demand_misses::total       175771                       # number of demand (read+write) misses
system.cpu50.icache.overall_misses::.cpu50.inst       175771                       # number of overall misses
system.cpu50.icache.overall_misses::total       175771                       # number of overall misses
system.cpu50.icache.demand_accesses::.cpu50.inst     12774642                       # number of demand (read+write) accesses
system.cpu50.icache.demand_accesses::total     12774642                       # number of demand (read+write) accesses
system.cpu50.icache.overall_accesses::.cpu50.inst     12774642                       # number of overall (read+write) accesses
system.cpu50.icache.overall_accesses::total     12774642                       # number of overall (read+write) accesses
system.cpu50.icache.demand_miss_rate::.cpu50.inst     0.013759                       # miss rate for demand accesses
system.cpu50.icache.demand_miss_rate::total     0.013759                       # miss rate for demand accesses
system.cpu50.icache.overall_miss_rate::.cpu50.inst     0.013759                       # miss rate for overall accesses
system.cpu50.icache.overall_miss_rate::total     0.013759                       # miss rate for overall accesses
system.cpu50.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu50.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu50.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu50.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu50.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu50.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu50.icache.writebacks::.writebacks       175248                       # number of writebacks
system.cpu50.icache.writebacks::total          175248                       # number of writebacks
system.cpu50.icache.replacements               175248                       # number of replacements
system.cpu50.icache.ReadReq_hits::.cpu50.inst     12598871                       # number of ReadReq hits
system.cpu50.icache.ReadReq_hits::total      12598871                       # number of ReadReq hits
system.cpu50.icache.ReadReq_misses::.cpu50.inst       175771                       # number of ReadReq misses
system.cpu50.icache.ReadReq_misses::total       175771                       # number of ReadReq misses
system.cpu50.icache.ReadReq_accesses::.cpu50.inst     12774642                       # number of ReadReq accesses(hits+misses)
system.cpu50.icache.ReadReq_accesses::total     12774642                       # number of ReadReq accesses(hits+misses)
system.cpu50.icache.ReadReq_miss_rate::.cpu50.inst     0.013759                       # miss rate for ReadReq accesses
system.cpu50.icache.ReadReq_miss_rate::total     0.013759                       # miss rate for ReadReq accesses
system.cpu50.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu50.icache.tags.tagsinuse         198.897375                       # Cycle average of tags in use
system.cpu50.icache.tags.total_refs          12774642                       # Total number of references to valid blocks.
system.cpu50.icache.tags.sampled_refs          175771                       # Sample count of references to valid blocks.
system.cpu50.icache.tags.avg_refs           72.677757                       # Average number of references to valid blocks.
system.cpu50.icache.tags.warmup_cycle    2314430279780                       # Cycle when the warmup percentage was hit.
system.cpu50.icache.tags.occ_blocks::.cpu50.inst   198.897375                       # Average occupied blocks per requestor
system.cpu50.icache.tags.occ_percent::.cpu50.inst     0.388471                       # Average percentage of cache occupancy
system.cpu50.icache.tags.occ_percent::total     0.388471                       # Average percentage of cache occupancy
system.cpu50.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu50.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu50.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu50.icache.tags.tag_accesses        25725055                       # Number of tag accesses
system.cpu50.icache.tags.data_accesses       25725055                       # Number of data accesses
system.cpu50.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu50.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu50.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu50.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu50.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu50.dcache.demand_hits::.cpu50.data      4464278                       # number of demand (read+write) hits
system.cpu50.dcache.demand_hits::total        4464278                       # number of demand (read+write) hits
system.cpu50.dcache.overall_hits::.cpu50.data      4498114                       # number of overall hits
system.cpu50.dcache.overall_hits::total       4498114                       # number of overall hits
system.cpu50.dcache.demand_misses::.cpu50.data       196834                       # number of demand (read+write) misses
system.cpu50.dcache.demand_misses::total       196834                       # number of demand (read+write) misses
system.cpu50.dcache.overall_misses::.cpu50.data       203621                       # number of overall misses
system.cpu50.dcache.overall_misses::total       203621                       # number of overall misses
system.cpu50.dcache.demand_accesses::.cpu50.data      4661112                       # number of demand (read+write) accesses
system.cpu50.dcache.demand_accesses::total      4661112                       # number of demand (read+write) accesses
system.cpu50.dcache.overall_accesses::.cpu50.data      4701735                       # number of overall (read+write) accesses
system.cpu50.dcache.overall_accesses::total      4701735                       # number of overall (read+write) accesses
system.cpu50.dcache.demand_miss_rate::.cpu50.data     0.042229                       # miss rate for demand accesses
system.cpu50.dcache.demand_miss_rate::total     0.042229                       # miss rate for demand accesses
system.cpu50.dcache.overall_miss_rate::.cpu50.data     0.043308                       # miss rate for overall accesses
system.cpu50.dcache.overall_miss_rate::total     0.043308                       # miss rate for overall accesses
system.cpu50.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu50.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu50.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu50.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu50.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu50.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu50.dcache.writebacks::.writebacks        89943                       # number of writebacks
system.cpu50.dcache.writebacks::total           89943                       # number of writebacks
system.cpu50.dcache.replacements               168559                       # number of replacements
system.cpu50.dcache.ReadReq_hits::.cpu50.data      2746874                       # number of ReadReq hits
system.cpu50.dcache.ReadReq_hits::total       2746874                       # number of ReadReq hits
system.cpu50.dcache.ReadReq_misses::.cpu50.data       113737                       # number of ReadReq misses
system.cpu50.dcache.ReadReq_misses::total       113737                       # number of ReadReq misses
system.cpu50.dcache.ReadReq_accesses::.cpu50.data      2860611                       # number of ReadReq accesses(hits+misses)
system.cpu50.dcache.ReadReq_accesses::total      2860611                       # number of ReadReq accesses(hits+misses)
system.cpu50.dcache.ReadReq_miss_rate::.cpu50.data     0.039760                       # miss rate for ReadReq accesses
system.cpu50.dcache.ReadReq_miss_rate::total     0.039760                       # miss rate for ReadReq accesses
system.cpu50.dcache.WriteReq_hits::.cpu50.data      1715148                       # number of WriteReq hits
system.cpu50.dcache.WriteReq_hits::total      1715148                       # number of WriteReq hits
system.cpu50.dcache.WriteReq_misses::.cpu50.data        37518                       # number of WriteReq misses
system.cpu50.dcache.WriteReq_misses::total        37518                       # number of WriteReq misses
system.cpu50.dcache.WriteReq_accesses::.cpu50.data      1752666                       # number of WriteReq accesses(hits+misses)
system.cpu50.dcache.WriteReq_accesses::total      1752666                       # number of WriteReq accesses(hits+misses)
system.cpu50.dcache.WriteReq_miss_rate::.cpu50.data     0.021406                       # miss rate for WriteReq accesses
system.cpu50.dcache.WriteReq_miss_rate::total     0.021406                       # miss rate for WriteReq accesses
system.cpu50.dcache.SoftPFReq_hits::.cpu50.data          296                       # number of SoftPFReq hits
system.cpu50.dcache.SoftPFReq_hits::total          296                       # number of SoftPFReq hits
system.cpu50.dcache.SoftPFReq_misses::.cpu50.data         1472                       # number of SoftPFReq misses
system.cpu50.dcache.SoftPFReq_misses::total         1472                       # number of SoftPFReq misses
system.cpu50.dcache.SoftPFReq_accesses::.cpu50.data         1768                       # number of SoftPFReq accesses(hits+misses)
system.cpu50.dcache.SoftPFReq_accesses::total         1768                       # number of SoftPFReq accesses(hits+misses)
system.cpu50.dcache.SoftPFReq_miss_rate::.cpu50.data     0.832579                       # miss rate for SoftPFReq accesses
system.cpu50.dcache.SoftPFReq_miss_rate::total     0.832579                       # miss rate for SoftPFReq accesses
system.cpu50.dcache.SoftPFExReq_hits::.cpu50.data        33540                       # number of SoftPFExReq hits
system.cpu50.dcache.SoftPFExReq_hits::total        33540                       # number of SoftPFExReq hits
system.cpu50.dcache.SoftPFExReq_misses::.cpu50.data         5315                       # number of SoftPFExReq misses
system.cpu50.dcache.SoftPFExReq_misses::total         5315                       # number of SoftPFExReq misses
system.cpu50.dcache.SoftPFExReq_accesses::.cpu50.data        38855                       # number of SoftPFExReq accesses(hits+misses)
system.cpu50.dcache.SoftPFExReq_accesses::total        38855                       # number of SoftPFExReq accesses(hits+misses)
system.cpu50.dcache.SoftPFExReq_miss_rate::.cpu50.data     0.136791                       # miss rate for SoftPFExReq accesses
system.cpu50.dcache.SoftPFExReq_miss_rate::total     0.136791                       # miss rate for SoftPFExReq accesses
system.cpu50.dcache.WriteLineReq_hits::.cpu50.data         2256                       # number of WriteLineReq hits
system.cpu50.dcache.WriteLineReq_hits::total         2256                       # number of WriteLineReq hits
system.cpu50.dcache.WriteLineReq_misses::.cpu50.data        45579                       # number of WriteLineReq misses
system.cpu50.dcache.WriteLineReq_misses::total        45579                       # number of WriteLineReq misses
system.cpu50.dcache.WriteLineReq_accesses::.cpu50.data        47835                       # number of WriteLineReq accesses(hits+misses)
system.cpu50.dcache.WriteLineReq_accesses::total        47835                       # number of WriteLineReq accesses(hits+misses)
system.cpu50.dcache.WriteLineReq_miss_rate::.cpu50.data     0.952838                       # miss rate for WriteLineReq accesses
system.cpu50.dcache.WriteLineReq_miss_rate::total     0.952838                       # miss rate for WriteLineReq accesses
system.cpu50.dcache.LoadLockedReq_hits::.cpu50.data        40514                       # number of LoadLockedReq hits
system.cpu50.dcache.LoadLockedReq_hits::total        40514                       # number of LoadLockedReq hits
system.cpu50.dcache.LoadLockedReq_misses::.cpu50.data         1063                       # number of LoadLockedReq misses
system.cpu50.dcache.LoadLockedReq_misses::total         1063                       # number of LoadLockedReq misses
system.cpu50.dcache.LoadLockedReq_accesses::.cpu50.data        41577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu50.dcache.LoadLockedReq_accesses::total        41577                       # number of LoadLockedReq accesses(hits+misses)
system.cpu50.dcache.LoadLockedReq_miss_rate::.cpu50.data     0.025567                       # miss rate for LoadLockedReq accesses
system.cpu50.dcache.LoadLockedReq_miss_rate::total     0.025567                       # miss rate for LoadLockedReq accesses
system.cpu50.dcache.StoreCondReq_hits::.cpu50.data        40467                       # number of StoreCondReq hits
system.cpu50.dcache.StoreCondReq_hits::total        40467                       # number of StoreCondReq hits
system.cpu50.dcache.StoreCondReq_misses::.cpu50.data          116                       # number of StoreCondReq misses
system.cpu50.dcache.StoreCondReq_misses::total          116                       # number of StoreCondReq misses
system.cpu50.dcache.StoreCondReq_accesses::.cpu50.data        40583                       # number of StoreCondReq accesses(hits+misses)
system.cpu50.dcache.StoreCondReq_accesses::total        40583                       # number of StoreCondReq accesses(hits+misses)
system.cpu50.dcache.StoreCondReq_miss_rate::.cpu50.data     0.002858                       # miss rate for StoreCondReq accesses
system.cpu50.dcache.StoreCondReq_miss_rate::total     0.002858                       # miss rate for StoreCondReq accesses
system.cpu50.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu50.dcache.tags.tagsinuse         294.361172                       # Cycle average of tags in use
system.cpu50.dcache.tags.total_refs           4792908                       # Total number of references to valid blocks.
system.cpu50.dcache.tags.sampled_refs          194420                       # Sample count of references to valid blocks.
system.cpu50.dcache.tags.avg_refs           24.652340                       # Average number of references to valid blocks.
system.cpu50.dcache.tags.warmup_cycle    2314430287680                       # Cycle when the warmup percentage was hit.
system.cpu50.dcache.tags.occ_blocks::.cpu50.data   294.361172                       # Average occupied blocks per requestor
system.cpu50.dcache.tags.occ_percent::.cpu50.data     0.287462                       # Average percentage of cache occupancy
system.cpu50.dcache.tags.occ_percent::total     0.287462                       # Average percentage of cache occupancy
system.cpu50.dcache.tags.occ_task_id_blocks::1024          703                       # Occupied blocks per task id
system.cpu50.dcache.tags.age_task_id_blocks_1024::4          703                       # Occupied blocks per task id
system.cpu50.dcache.tags.occ_task_id_percent::1024     0.686523                       # Percentage of cache occupancy per task id
system.cpu50.dcache.tags.tag_accesses         9780390                       # Number of tag accesses
system.cpu50.dcache.tags.data_accesses        9780390                       # Number of data accesses
system.cpu51.numPwrStateTransitions              2381                       # Number of power state transitions
system.cpu51.pwrStateClkGateDist::samples         1179                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::mean   3225598693.648855                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::stdev  23667642573.128937                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::1000-5e+10         1175     99.66%     99.66% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.75% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::1e+11-1.5e+11            1      0.08%     99.83% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateClkGateDist::total          1179                       # Distribution of time spent in the clock gated state
system.cpu51.pwrStateResidencyTicks::ON   19660641088                       # Cumulative time (in ticks) in various power states
system.cpu51.pwrStateResidencyTicks::CLK_GATED 3802980859812                       # Cumulative time (in ticks) in various power states
system.cpu51.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu51.icache.demand_hits::.cpu51.inst     10561381                       # number of demand (read+write) hits
system.cpu51.icache.demand_hits::total       10561381                       # number of demand (read+write) hits
system.cpu51.icache.overall_hits::.cpu51.inst     10561381                       # number of overall hits
system.cpu51.icache.overall_hits::total      10561381                       # number of overall hits
system.cpu51.icache.demand_misses::.cpu51.inst       121405                       # number of demand (read+write) misses
system.cpu51.icache.demand_misses::total       121405                       # number of demand (read+write) misses
system.cpu51.icache.overall_misses::.cpu51.inst       121405                       # number of overall misses
system.cpu51.icache.overall_misses::total       121405                       # number of overall misses
system.cpu51.icache.demand_accesses::.cpu51.inst     10682786                       # number of demand (read+write) accesses
system.cpu51.icache.demand_accesses::total     10682786                       # number of demand (read+write) accesses
system.cpu51.icache.overall_accesses::.cpu51.inst     10682786                       # number of overall (read+write) accesses
system.cpu51.icache.overall_accesses::total     10682786                       # number of overall (read+write) accesses
system.cpu51.icache.demand_miss_rate::.cpu51.inst     0.011365                       # miss rate for demand accesses
system.cpu51.icache.demand_miss_rate::total     0.011365                       # miss rate for demand accesses
system.cpu51.icache.overall_miss_rate::.cpu51.inst     0.011365                       # miss rate for overall accesses
system.cpu51.icache.overall_miss_rate::total     0.011365                       # miss rate for overall accesses
system.cpu51.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu51.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu51.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu51.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu51.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu51.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu51.icache.writebacks::.writebacks       120882                       # number of writebacks
system.cpu51.icache.writebacks::total          120882                       # number of writebacks
system.cpu51.icache.replacements               120882                       # number of replacements
system.cpu51.icache.ReadReq_hits::.cpu51.inst     10561381                       # number of ReadReq hits
system.cpu51.icache.ReadReq_hits::total      10561381                       # number of ReadReq hits
system.cpu51.icache.ReadReq_misses::.cpu51.inst       121405                       # number of ReadReq misses
system.cpu51.icache.ReadReq_misses::total       121405                       # number of ReadReq misses
system.cpu51.icache.ReadReq_accesses::.cpu51.inst     10682786                       # number of ReadReq accesses(hits+misses)
system.cpu51.icache.ReadReq_accesses::total     10682786                       # number of ReadReq accesses(hits+misses)
system.cpu51.icache.ReadReq_miss_rate::.cpu51.inst     0.011365                       # miss rate for ReadReq accesses
system.cpu51.icache.ReadReq_miss_rate::total     0.011365                       # miss rate for ReadReq accesses
system.cpu51.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu51.icache.tags.tagsinuse         194.776959                       # Cycle average of tags in use
system.cpu51.icache.tags.total_refs          10682786                       # Total number of references to valid blocks.
system.cpu51.icache.tags.sampled_refs          121405                       # Sample count of references to valid blocks.
system.cpu51.icache.tags.avg_refs           87.992966                       # Average number of references to valid blocks.
system.cpu51.icache.tags.warmup_cycle    2346501996680                       # Cycle when the warmup percentage was hit.
system.cpu51.icache.tags.occ_blocks::.cpu51.inst   194.776959                       # Average occupied blocks per requestor
system.cpu51.icache.tags.occ_percent::.cpu51.inst     0.380424                       # Average percentage of cache occupancy
system.cpu51.icache.tags.occ_percent::total     0.380424                       # Average percentage of cache occupancy
system.cpu51.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu51.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu51.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu51.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu51.icache.tags.tag_accesses        21486977                       # Number of tag accesses
system.cpu51.icache.tags.data_accesses       21486977                       # Number of data accesses
system.cpu51.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu51.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu51.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu51.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu51.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu51.dcache.demand_hits::.cpu51.data      3874057                       # number of demand (read+write) hits
system.cpu51.dcache.demand_hits::total        3874057                       # number of demand (read+write) hits
system.cpu51.dcache.overall_hits::.cpu51.data      3910393                       # number of overall hits
system.cpu51.dcache.overall_hits::total       3910393                       # number of overall hits
system.cpu51.dcache.demand_misses::.cpu51.data       111747                       # number of demand (read+write) misses
system.cpu51.dcache.demand_misses::total       111747                       # number of demand (read+write) misses
system.cpu51.dcache.overall_misses::.cpu51.data       117723                       # number of overall misses
system.cpu51.dcache.overall_misses::total       117723                       # number of overall misses
system.cpu51.dcache.demand_accesses::.cpu51.data      3985804                       # number of demand (read+write) accesses
system.cpu51.dcache.demand_accesses::total      3985804                       # number of demand (read+write) accesses
system.cpu51.dcache.overall_accesses::.cpu51.data      4028116                       # number of overall (read+write) accesses
system.cpu51.dcache.overall_accesses::total      4028116                       # number of overall (read+write) accesses
system.cpu51.dcache.demand_miss_rate::.cpu51.data     0.028036                       # miss rate for demand accesses
system.cpu51.dcache.demand_miss_rate::total     0.028036                       # miss rate for demand accesses
system.cpu51.dcache.overall_miss_rate::.cpu51.data     0.029225                       # miss rate for overall accesses
system.cpu51.dcache.overall_miss_rate::total     0.029225                       # miss rate for overall accesses
system.cpu51.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu51.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu51.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu51.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu51.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu51.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu51.dcache.writebacks::.writebacks        45086                       # number of writebacks
system.cpu51.dcache.writebacks::total           45086                       # number of writebacks
system.cpu51.dcache.replacements                96717                       # number of replacements
system.cpu51.dcache.ReadReq_hits::.cpu51.data      2414918                       # number of ReadReq hits
system.cpu51.dcache.ReadReq_hits::total       2414918                       # number of ReadReq hits
system.cpu51.dcache.ReadReq_misses::.cpu51.data        75732                       # number of ReadReq misses
system.cpu51.dcache.ReadReq_misses::total        75732                       # number of ReadReq misses
system.cpu51.dcache.ReadReq_accesses::.cpu51.data      2490650                       # number of ReadReq accesses(hits+misses)
system.cpu51.dcache.ReadReq_accesses::total      2490650                       # number of ReadReq accesses(hits+misses)
system.cpu51.dcache.ReadReq_miss_rate::.cpu51.data     0.030407                       # miss rate for ReadReq accesses
system.cpu51.dcache.ReadReq_miss_rate::total     0.030407                       # miss rate for ReadReq accesses
system.cpu51.dcache.WriteReq_hits::.cpu51.data      1458238                       # number of WriteReq hits
system.cpu51.dcache.WriteReq_hits::total      1458238                       # number of WriteReq hits
system.cpu51.dcache.WriteReq_misses::.cpu51.data        22267                       # number of WriteReq misses
system.cpu51.dcache.WriteReq_misses::total        22267                       # number of WriteReq misses
system.cpu51.dcache.WriteReq_accesses::.cpu51.data      1480505                       # number of WriteReq accesses(hits+misses)
system.cpu51.dcache.WriteReq_accesses::total      1480505                       # number of WriteReq accesses(hits+misses)
system.cpu51.dcache.WriteReq_miss_rate::.cpu51.data     0.015040                       # miss rate for WriteReq accesses
system.cpu51.dcache.WriteReq_miss_rate::total     0.015040                       # miss rate for WriteReq accesses
system.cpu51.dcache.SoftPFReq_hits::.cpu51.data          411                       # number of SoftPFReq hits
system.cpu51.dcache.SoftPFReq_hits::total          411                       # number of SoftPFReq hits
system.cpu51.dcache.SoftPFReq_misses::.cpu51.data          560                       # number of SoftPFReq misses
system.cpu51.dcache.SoftPFReq_misses::total          560                       # number of SoftPFReq misses
system.cpu51.dcache.SoftPFReq_accesses::.cpu51.data          971                       # number of SoftPFReq accesses(hits+misses)
system.cpu51.dcache.SoftPFReq_accesses::total          971                       # number of SoftPFReq accesses(hits+misses)
system.cpu51.dcache.SoftPFReq_miss_rate::.cpu51.data     0.576725                       # miss rate for SoftPFReq accesses
system.cpu51.dcache.SoftPFReq_miss_rate::total     0.576725                       # miss rate for SoftPFReq accesses
system.cpu51.dcache.SoftPFExReq_hits::.cpu51.data        35925                       # number of SoftPFExReq hits
system.cpu51.dcache.SoftPFExReq_hits::total        35925                       # number of SoftPFExReq hits
system.cpu51.dcache.SoftPFExReq_misses::.cpu51.data         5416                       # number of SoftPFExReq misses
system.cpu51.dcache.SoftPFExReq_misses::total         5416                       # number of SoftPFExReq misses
system.cpu51.dcache.SoftPFExReq_accesses::.cpu51.data        41341                       # number of SoftPFExReq accesses(hits+misses)
system.cpu51.dcache.SoftPFExReq_accesses::total        41341                       # number of SoftPFExReq accesses(hits+misses)
system.cpu51.dcache.SoftPFExReq_miss_rate::.cpu51.data     0.131008                       # miss rate for SoftPFExReq accesses
system.cpu51.dcache.SoftPFExReq_miss_rate::total     0.131008                       # miss rate for SoftPFExReq accesses
system.cpu51.dcache.WriteLineReq_hits::.cpu51.data          901                       # number of WriteLineReq hits
system.cpu51.dcache.WriteLineReq_hits::total          901                       # number of WriteLineReq hits
system.cpu51.dcache.WriteLineReq_misses::.cpu51.data        13748                       # number of WriteLineReq misses
system.cpu51.dcache.WriteLineReq_misses::total        13748                       # number of WriteLineReq misses
system.cpu51.dcache.WriteLineReq_accesses::.cpu51.data        14649                       # number of WriteLineReq accesses(hits+misses)
system.cpu51.dcache.WriteLineReq_accesses::total        14649                       # number of WriteLineReq accesses(hits+misses)
system.cpu51.dcache.WriteLineReq_miss_rate::.cpu51.data     0.938494                       # miss rate for WriteLineReq accesses
system.cpu51.dcache.WriteLineReq_miss_rate::total     0.938494                       # miss rate for WriteLineReq accesses
system.cpu51.dcache.LoadLockedReq_hits::.cpu51.data        43198                       # number of LoadLockedReq hits
system.cpu51.dcache.LoadLockedReq_hits::total        43198                       # number of LoadLockedReq hits
system.cpu51.dcache.LoadLockedReq_misses::.cpu51.data         1080                       # number of LoadLockedReq misses
system.cpu51.dcache.LoadLockedReq_misses::total         1080                       # number of LoadLockedReq misses
system.cpu51.dcache.LoadLockedReq_accesses::.cpu51.data        44278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu51.dcache.LoadLockedReq_accesses::total        44278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu51.dcache.LoadLockedReq_miss_rate::.cpu51.data     0.024391                       # miss rate for LoadLockedReq accesses
system.cpu51.dcache.LoadLockedReq_miss_rate::total     0.024391                       # miss rate for LoadLockedReq accesses
system.cpu51.dcache.StoreCondReq_hits::.cpu51.data        43199                       # number of StoreCondReq hits
system.cpu51.dcache.StoreCondReq_hits::total        43199                       # number of StoreCondReq hits
system.cpu51.dcache.StoreCondReq_misses::.cpu51.data          117                       # number of StoreCondReq misses
system.cpu51.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu51.dcache.StoreCondReq_accesses::.cpu51.data        43316                       # number of StoreCondReq accesses(hits+misses)
system.cpu51.dcache.StoreCondReq_accesses::total        43316                       # number of StoreCondReq accesses(hits+misses)
system.cpu51.dcache.StoreCondReq_miss_rate::.cpu51.data     0.002701                       # miss rate for StoreCondReq accesses
system.cpu51.dcache.StoreCondReq_miss_rate::total     0.002701                       # miss rate for StoreCondReq accesses
system.cpu51.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu51.dcache.tags.tagsinuse         275.795605                       # Cycle average of tags in use
system.cpu51.dcache.tags.total_refs           4127338                       # Total number of references to valid blocks.
system.cpu51.dcache.tags.sampled_refs          110112                       # Sample count of references to valid blocks.
system.cpu51.dcache.tags.avg_refs           37.483090                       # Average number of references to valid blocks.
system.cpu51.dcache.tags.warmup_cycle    2346502004580                       # Cycle when the warmup percentage was hit.
system.cpu51.dcache.tags.occ_blocks::.cpu51.data   275.795605                       # Average occupied blocks per requestor
system.cpu51.dcache.tags.occ_percent::.cpu51.data     0.269332                       # Average percentage of cache occupancy
system.cpu51.dcache.tags.occ_percent::total     0.269332                       # Average percentage of cache occupancy
system.cpu51.dcache.tags.occ_task_id_blocks::1024          798                       # Occupied blocks per task id
system.cpu51.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu51.dcache.tags.age_task_id_blocks_1024::4          789                       # Occupied blocks per task id
system.cpu51.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu51.dcache.tags.tag_accesses         8367648                       # Number of tag accesses
system.cpu51.dcache.tags.data_accesses        8367648                       # Number of data accesses
system.cpu52.numPwrStateTransitions              3174                       # Number of power state transitions
system.cpu52.pwrStateClkGateDist::samples         1579                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::mean   2366127049.903737                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::stdev  19384919685.521027                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::1000-5e+10         1576     99.81%     99.81% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.87% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::6.5e+11-7e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateClkGateDist::total          1579                       # Distribution of time spent in the clock gated state
system.cpu52.pwrStateResidencyTicks::ON   86526889102                       # Cumulative time (in ticks) in various power states
system.cpu52.pwrStateResidencyTicks::CLK_GATED 3736114611798                       # Cumulative time (in ticks) in various power states
system.cpu52.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu52.icache.demand_hits::.cpu52.inst     45546928                       # number of demand (read+write) hits
system.cpu52.icache.demand_hits::total       45546928                       # number of demand (read+write) hits
system.cpu52.icache.overall_hits::.cpu52.inst     45546928                       # number of overall hits
system.cpu52.icache.overall_hits::total      45546928                       # number of overall hits
system.cpu52.icache.demand_misses::.cpu52.inst       805805                       # number of demand (read+write) misses
system.cpu52.icache.demand_misses::total       805805                       # number of demand (read+write) misses
system.cpu52.icache.overall_misses::.cpu52.inst       805805                       # number of overall misses
system.cpu52.icache.overall_misses::total       805805                       # number of overall misses
system.cpu52.icache.demand_accesses::.cpu52.inst     46352733                       # number of demand (read+write) accesses
system.cpu52.icache.demand_accesses::total     46352733                       # number of demand (read+write) accesses
system.cpu52.icache.overall_accesses::.cpu52.inst     46352733                       # number of overall (read+write) accesses
system.cpu52.icache.overall_accesses::total     46352733                       # number of overall (read+write) accesses
system.cpu52.icache.demand_miss_rate::.cpu52.inst     0.017384                       # miss rate for demand accesses
system.cpu52.icache.demand_miss_rate::total     0.017384                       # miss rate for demand accesses
system.cpu52.icache.overall_miss_rate::.cpu52.inst     0.017384                       # miss rate for overall accesses
system.cpu52.icache.overall_miss_rate::total     0.017384                       # miss rate for overall accesses
system.cpu52.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu52.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu52.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu52.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu52.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu52.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu52.icache.writebacks::.writebacks       805282                       # number of writebacks
system.cpu52.icache.writebacks::total          805282                       # number of writebacks
system.cpu52.icache.replacements               805282                       # number of replacements
system.cpu52.icache.ReadReq_hits::.cpu52.inst     45546928                       # number of ReadReq hits
system.cpu52.icache.ReadReq_hits::total      45546928                       # number of ReadReq hits
system.cpu52.icache.ReadReq_misses::.cpu52.inst       805805                       # number of ReadReq misses
system.cpu52.icache.ReadReq_misses::total       805805                       # number of ReadReq misses
system.cpu52.icache.ReadReq_accesses::.cpu52.inst     46352733                       # number of ReadReq accesses(hits+misses)
system.cpu52.icache.ReadReq_accesses::total     46352733                       # number of ReadReq accesses(hits+misses)
system.cpu52.icache.ReadReq_miss_rate::.cpu52.inst     0.017384                       # miss rate for ReadReq accesses
system.cpu52.icache.ReadReq_miss_rate::total     0.017384                       # miss rate for ReadReq accesses
system.cpu52.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu52.icache.tags.tagsinuse         190.638856                       # Cycle average of tags in use
system.cpu52.icache.tags.total_refs          46352733                       # Total number of references to valid blocks.
system.cpu52.icache.tags.sampled_refs          805805                       # Sample count of references to valid blocks.
system.cpu52.icache.tags.avg_refs           57.523511                       # Average number of references to valid blocks.
system.cpu52.icache.tags.warmup_cycle    2378573732540                       # Cycle when the warmup percentage was hit.
system.cpu52.icache.tags.occ_blocks::.cpu52.inst   190.638856                       # Average occupied blocks per requestor
system.cpu52.icache.tags.occ_percent::.cpu52.inst     0.372342                       # Average percentage of cache occupancy
system.cpu52.icache.tags.occ_percent::total     0.372342                       # Average percentage of cache occupancy
system.cpu52.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu52.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu52.icache.tags.age_task_id_blocks_1024::1          397                       # Occupied blocks per task id
system.cpu52.icache.tags.age_task_id_blocks_1024::2           68                       # Occupied blocks per task id
system.cpu52.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu52.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu52.icache.tags.tag_accesses        93511271                       # Number of tag accesses
system.cpu52.icache.tags.data_accesses       93511271                       # Number of data accesses
system.cpu52.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu52.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu52.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu52.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu52.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu52.dcache.demand_hits::.cpu52.data     17466587                       # number of demand (read+write) hits
system.cpu52.dcache.demand_hits::total       17466587                       # number of demand (read+write) hits
system.cpu52.dcache.overall_hits::.cpu52.data     17586881                       # number of overall hits
system.cpu52.dcache.overall_hits::total      17586881                       # number of overall hits
system.cpu52.dcache.demand_misses::.cpu52.data       380534                       # number of demand (read+write) misses
system.cpu52.dcache.demand_misses::total       380534                       # number of demand (read+write) misses
system.cpu52.dcache.overall_misses::.cpu52.data       400758                       # number of overall misses
system.cpu52.dcache.overall_misses::total       400758                       # number of overall misses
system.cpu52.dcache.demand_accesses::.cpu52.data     17847121                       # number of demand (read+write) accesses
system.cpu52.dcache.demand_accesses::total     17847121                       # number of demand (read+write) accesses
system.cpu52.dcache.overall_accesses::.cpu52.data     17987639                       # number of overall (read+write) accesses
system.cpu52.dcache.overall_accesses::total     17987639                       # number of overall (read+write) accesses
system.cpu52.dcache.demand_miss_rate::.cpu52.data     0.021322                       # miss rate for demand accesses
system.cpu52.dcache.demand_miss_rate::total     0.021322                       # miss rate for demand accesses
system.cpu52.dcache.overall_miss_rate::.cpu52.data     0.022280                       # miss rate for overall accesses
system.cpu52.dcache.overall_miss_rate::total     0.022280                       # miss rate for overall accesses
system.cpu52.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu52.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu52.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu52.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu52.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu52.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu52.dcache.writebacks::.writebacks       165615                       # number of writebacks
system.cpu52.dcache.writebacks::total          165615                       # number of writebacks
system.cpu52.dcache.replacements               348460                       # number of replacements
system.cpu52.dcache.ReadReq_hits::.cpu52.data     10019724                       # number of ReadReq hits
system.cpu52.dcache.ReadReq_hits::total      10019724                       # number of ReadReq hits
system.cpu52.dcache.ReadReq_misses::.cpu52.data       256671                       # number of ReadReq misses
system.cpu52.dcache.ReadReq_misses::total       256671                       # number of ReadReq misses
system.cpu52.dcache.ReadReq_accesses::.cpu52.data     10276395                       # number of ReadReq accesses(hits+misses)
system.cpu52.dcache.ReadReq_accesses::total     10276395                       # number of ReadReq accesses(hits+misses)
system.cpu52.dcache.ReadReq_miss_rate::.cpu52.data     0.024977                       # miss rate for ReadReq accesses
system.cpu52.dcache.ReadReq_miss_rate::total     0.024977                       # miss rate for ReadReq accesses
system.cpu52.dcache.WriteReq_hits::.cpu52.data      7408880                       # number of WriteReq hits
system.cpu52.dcache.WriteReq_hits::total      7408880                       # number of WriteReq hits
system.cpu52.dcache.WriteReq_misses::.cpu52.data        81517                       # number of WriteReq misses
system.cpu52.dcache.WriteReq_misses::total        81517                       # number of WriteReq misses
system.cpu52.dcache.WriteReq_accesses::.cpu52.data      7490397                       # number of WriteReq accesses(hits+misses)
system.cpu52.dcache.WriteReq_accesses::total      7490397                       # number of WriteReq accesses(hits+misses)
system.cpu52.dcache.WriteReq_miss_rate::.cpu52.data     0.010883                       # miss rate for WriteReq accesses
system.cpu52.dcache.WriteReq_miss_rate::total     0.010883                       # miss rate for WriteReq accesses
system.cpu52.dcache.SoftPFReq_hits::.cpu52.data         1714                       # number of SoftPFReq hits
system.cpu52.dcache.SoftPFReq_hits::total         1714                       # number of SoftPFReq hits
system.cpu52.dcache.SoftPFReq_misses::.cpu52.data         3268                       # number of SoftPFReq misses
system.cpu52.dcache.SoftPFReq_misses::total         3268                       # number of SoftPFReq misses
system.cpu52.dcache.SoftPFReq_accesses::.cpu52.data         4982                       # number of SoftPFReq accesses(hits+misses)
system.cpu52.dcache.SoftPFReq_accesses::total         4982                       # number of SoftPFReq accesses(hits+misses)
system.cpu52.dcache.SoftPFReq_miss_rate::.cpu52.data     0.655961                       # miss rate for SoftPFReq accesses
system.cpu52.dcache.SoftPFReq_miss_rate::total     0.655961                       # miss rate for SoftPFReq accesses
system.cpu52.dcache.SoftPFExReq_hits::.cpu52.data       118580                       # number of SoftPFExReq hits
system.cpu52.dcache.SoftPFExReq_hits::total       118580                       # number of SoftPFExReq hits
system.cpu52.dcache.SoftPFExReq_misses::.cpu52.data        16956                       # number of SoftPFExReq misses
system.cpu52.dcache.SoftPFExReq_misses::total        16956                       # number of SoftPFExReq misses
system.cpu52.dcache.SoftPFExReq_accesses::.cpu52.data       135536                       # number of SoftPFExReq accesses(hits+misses)
system.cpu52.dcache.SoftPFExReq_accesses::total       135536                       # number of SoftPFExReq accesses(hits+misses)
system.cpu52.dcache.SoftPFExReq_miss_rate::.cpu52.data     0.125103                       # miss rate for SoftPFExReq accesses
system.cpu52.dcache.SoftPFExReq_miss_rate::total     0.125103                       # miss rate for SoftPFExReq accesses
system.cpu52.dcache.WriteLineReq_hits::.cpu52.data        37983                       # number of WriteLineReq hits
system.cpu52.dcache.WriteLineReq_hits::total        37983                       # number of WriteLineReq hits
system.cpu52.dcache.WriteLineReq_misses::.cpu52.data        42346                       # number of WriteLineReq misses
system.cpu52.dcache.WriteLineReq_misses::total        42346                       # number of WriteLineReq misses
system.cpu52.dcache.WriteLineReq_accesses::.cpu52.data        80329                       # number of WriteLineReq accesses(hits+misses)
system.cpu52.dcache.WriteLineReq_accesses::total        80329                       # number of WriteLineReq accesses(hits+misses)
system.cpu52.dcache.WriteLineReq_miss_rate::.cpu52.data     0.527157                       # miss rate for WriteLineReq accesses
system.cpu52.dcache.WriteLineReq_miss_rate::total     0.527157                       # miss rate for WriteLineReq accesses
system.cpu52.dcache.LoadLockedReq_hits::.cpu52.data       181020                       # number of LoadLockedReq hits
system.cpu52.dcache.LoadLockedReq_hits::total       181020                       # number of LoadLockedReq hits
system.cpu52.dcache.LoadLockedReq_misses::.cpu52.data         2003                       # number of LoadLockedReq misses
system.cpu52.dcache.LoadLockedReq_misses::total         2003                       # number of LoadLockedReq misses
system.cpu52.dcache.LoadLockedReq_accesses::.cpu52.data       183023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu52.dcache.LoadLockedReq_accesses::total       183023                       # number of LoadLockedReq accesses(hits+misses)
system.cpu52.dcache.LoadLockedReq_miss_rate::.cpu52.data     0.010944                       # miss rate for LoadLockedReq accesses
system.cpu52.dcache.LoadLockedReq_miss_rate::total     0.010944                       # miss rate for LoadLockedReq accesses
system.cpu52.dcache.StoreCondReq_hits::.cpu52.data       181449                       # number of StoreCondReq hits
system.cpu52.dcache.StoreCondReq_hits::total       181449                       # number of StoreCondReq hits
system.cpu52.dcache.StoreCondReq_misses::.cpu52.data          242                       # number of StoreCondReq misses
system.cpu52.dcache.StoreCondReq_misses::total          242                       # number of StoreCondReq misses
system.cpu52.dcache.StoreCondReq_accesses::.cpu52.data       181691                       # number of StoreCondReq accesses(hits+misses)
system.cpu52.dcache.StoreCondReq_accesses::total       181691                       # number of StoreCondReq accesses(hits+misses)
system.cpu52.dcache.StoreCondReq_miss_rate::.cpu52.data     0.001332                       # miss rate for StoreCondReq accesses
system.cpu52.dcache.StoreCondReq_miss_rate::total     0.001332                       # miss rate for StoreCondReq accesses
system.cpu52.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu52.dcache.tags.tagsinuse         300.221403                       # Cycle average of tags in use
system.cpu52.dcache.tags.total_refs          18390043                       # Total number of references to valid blocks.
system.cpu52.dcache.tags.sampled_refs          375519                       # Sample count of references to valid blocks.
system.cpu52.dcache.tags.avg_refs           48.972337                       # Average number of references to valid blocks.
system.cpu52.dcache.tags.warmup_cycle    2378573740440                       # Cycle when the warmup percentage was hit.
system.cpu52.dcache.tags.occ_blocks::.cpu52.data   300.221403                       # Average occupied blocks per requestor
system.cpu52.dcache.tags.occ_percent::.cpu52.data     0.293185                       # Average percentage of cache occupancy
system.cpu52.dcache.tags.occ_percent::total     0.293185                       # Average percentage of cache occupancy
system.cpu52.dcache.tags.occ_task_id_blocks::1024         1021                       # Occupied blocks per task id
system.cpu52.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu52.dcache.tags.age_task_id_blocks_1024::1          511                       # Occupied blocks per task id
system.cpu52.dcache.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.cpu52.dcache.tags.age_task_id_blocks_1024::3           36                       # Occupied blocks per task id
system.cpu52.dcache.tags.occ_task_id_percent::1024     0.997070                       # Percentage of cache occupancy per task id
system.cpu52.dcache.tags.tag_accesses        37156133                       # Number of tag accesses
system.cpu52.dcache.tags.data_accesses       37156133                       # Number of data accesses
system.cpu53.numPwrStateTransitions              2220                       # Number of power state transitions
system.cpu53.pwrStateClkGateDist::samples         1100                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::mean   3459269976.444545                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::stdev  24703444170.732773                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::1000-5e+10         1096     99.64%     99.64% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::5e+10-1e+11            1      0.09%     99.73% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::1.5e+11-2e+11            1      0.09%     99.82% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::3.5e+11-4e+11            1      0.09%     99.91% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::6.5e+11-7e+11            1      0.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateClkGateDist::total          1100                       # Distribution of time spent in the clock gated state
system.cpu53.pwrStateResidencyTicks::ON   17444526811                       # Cumulative time (in ticks) in various power states
system.cpu53.pwrStateResidencyTicks::CLK_GATED 3805196974089                       # Cumulative time (in ticks) in various power states
system.cpu53.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu53.icache.demand_hits::.cpu53.inst      9310575                       # number of demand (read+write) hits
system.cpu53.icache.demand_hits::total        9310575                       # number of demand (read+write) hits
system.cpu53.icache.overall_hits::.cpu53.inst      9310575                       # number of overall hits
system.cpu53.icache.overall_hits::total       9310575                       # number of overall hits
system.cpu53.icache.demand_misses::.cpu53.inst       129618                       # number of demand (read+write) misses
system.cpu53.icache.demand_misses::total       129618                       # number of demand (read+write) misses
system.cpu53.icache.overall_misses::.cpu53.inst       129618                       # number of overall misses
system.cpu53.icache.overall_misses::total       129618                       # number of overall misses
system.cpu53.icache.demand_accesses::.cpu53.inst      9440193                       # number of demand (read+write) accesses
system.cpu53.icache.demand_accesses::total      9440193                       # number of demand (read+write) accesses
system.cpu53.icache.overall_accesses::.cpu53.inst      9440193                       # number of overall (read+write) accesses
system.cpu53.icache.overall_accesses::total      9440193                       # number of overall (read+write) accesses
system.cpu53.icache.demand_miss_rate::.cpu53.inst     0.013730                       # miss rate for demand accesses
system.cpu53.icache.demand_miss_rate::total     0.013730                       # miss rate for demand accesses
system.cpu53.icache.overall_miss_rate::.cpu53.inst     0.013730                       # miss rate for overall accesses
system.cpu53.icache.overall_miss_rate::total     0.013730                       # miss rate for overall accesses
system.cpu53.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu53.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu53.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu53.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu53.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu53.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu53.icache.writebacks::.writebacks       129095                       # number of writebacks
system.cpu53.icache.writebacks::total          129095                       # number of writebacks
system.cpu53.icache.replacements               129095                       # number of replacements
system.cpu53.icache.ReadReq_hits::.cpu53.inst      9310575                       # number of ReadReq hits
system.cpu53.icache.ReadReq_hits::total       9310575                       # number of ReadReq hits
system.cpu53.icache.ReadReq_misses::.cpu53.inst       129618                       # number of ReadReq misses
system.cpu53.icache.ReadReq_misses::total       129618                       # number of ReadReq misses
system.cpu53.icache.ReadReq_accesses::.cpu53.inst      9440193                       # number of ReadReq accesses(hits+misses)
system.cpu53.icache.ReadReq_accesses::total      9440193                       # number of ReadReq accesses(hits+misses)
system.cpu53.icache.ReadReq_miss_rate::.cpu53.inst     0.013730                       # miss rate for ReadReq accesses
system.cpu53.icache.ReadReq_miss_rate::total     0.013730                       # miss rate for ReadReq accesses
system.cpu53.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu53.icache.tags.tagsinuse         186.537030                       # Cycle average of tags in use
system.cpu53.icache.tags.total_refs           9440193                       # Total number of references to valid blocks.
system.cpu53.icache.tags.sampled_refs          129618                       # Sample count of references to valid blocks.
system.cpu53.icache.tags.avg_refs           72.830880                       # Average number of references to valid blocks.
system.cpu53.icache.tags.warmup_cycle    2410645567940                       # Cycle when the warmup percentage was hit.
system.cpu53.icache.tags.occ_blocks::.cpu53.inst   186.537030                       # Average occupied blocks per requestor
system.cpu53.icache.tags.occ_percent::.cpu53.inst     0.364330                       # Average percentage of cache occupancy
system.cpu53.icache.tags.occ_percent::total     0.364330                       # Average percentage of cache occupancy
system.cpu53.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu53.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu53.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu53.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu53.icache.tags.tag_accesses        19010004                       # Number of tag accesses
system.cpu53.icache.tags.data_accesses       19010004                       # Number of data accesses
system.cpu53.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu53.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu53.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu53.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu53.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu53.dcache.demand_hits::.cpu53.data      3418404                       # number of demand (read+write) hits
system.cpu53.dcache.demand_hits::total        3418404                       # number of demand (read+write) hits
system.cpu53.dcache.overall_hits::.cpu53.data      3442604                       # number of overall hits
system.cpu53.dcache.overall_hits::total       3442604                       # number of overall hits
system.cpu53.dcache.demand_misses::.cpu53.data        89681                       # number of demand (read+write) misses
system.cpu53.dcache.demand_misses::total        89681                       # number of demand (read+write) misses
system.cpu53.dcache.overall_misses::.cpu53.data        94418                       # number of overall misses
system.cpu53.dcache.overall_misses::total        94418                       # number of overall misses
system.cpu53.dcache.demand_accesses::.cpu53.data      3508085                       # number of demand (read+write) accesses
system.cpu53.dcache.demand_accesses::total      3508085                       # number of demand (read+write) accesses
system.cpu53.dcache.overall_accesses::.cpu53.data      3537022                       # number of overall (read+write) accesses
system.cpu53.dcache.overall_accesses::total      3537022                       # number of overall (read+write) accesses
system.cpu53.dcache.demand_miss_rate::.cpu53.data     0.025564                       # miss rate for demand accesses
system.cpu53.dcache.demand_miss_rate::total     0.025564                       # miss rate for demand accesses
system.cpu53.dcache.overall_miss_rate::.cpu53.data     0.026694                       # miss rate for overall accesses
system.cpu53.dcache.overall_miss_rate::total     0.026694                       # miss rate for overall accesses
system.cpu53.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu53.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu53.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu53.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu53.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu53.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu53.dcache.writebacks::.writebacks        36325                       # number of writebacks
system.cpu53.dcache.writebacks::total           36325                       # number of writebacks
system.cpu53.dcache.replacements                77732                       # number of replacements
system.cpu53.dcache.ReadReq_hits::.cpu53.data      2117198                       # number of ReadReq hits
system.cpu53.dcache.ReadReq_hits::total       2117198                       # number of ReadReq hits
system.cpu53.dcache.ReadReq_misses::.cpu53.data        61969                       # number of ReadReq misses
system.cpu53.dcache.ReadReq_misses::total        61969                       # number of ReadReq misses
system.cpu53.dcache.ReadReq_accesses::.cpu53.data      2179167                       # number of ReadReq accesses(hits+misses)
system.cpu53.dcache.ReadReq_accesses::total      2179167                       # number of ReadReq accesses(hits+misses)
system.cpu53.dcache.ReadReq_miss_rate::.cpu53.data     0.028437                       # miss rate for ReadReq accesses
system.cpu53.dcache.ReadReq_miss_rate::total     0.028437                       # miss rate for ReadReq accesses
system.cpu53.dcache.WriteReq_hits::.cpu53.data      1300728                       # number of WriteReq hits
system.cpu53.dcache.WriteReq_hits::total      1300728                       # number of WriteReq hits
system.cpu53.dcache.WriteReq_misses::.cpu53.data        18830                       # number of WriteReq misses
system.cpu53.dcache.WriteReq_misses::total        18830                       # number of WriteReq misses
system.cpu53.dcache.WriteReq_accesses::.cpu53.data      1319558                       # number of WriteReq accesses(hits+misses)
system.cpu53.dcache.WriteReq_accesses::total      1319558                       # number of WriteReq accesses(hits+misses)
system.cpu53.dcache.WriteReq_miss_rate::.cpu53.data     0.014270                       # miss rate for WriteReq accesses
system.cpu53.dcache.WriteReq_miss_rate::total     0.014270                       # miss rate for WriteReq accesses
system.cpu53.dcache.SoftPFReq_hits::.cpu53.data          179                       # number of SoftPFReq hits
system.cpu53.dcache.SoftPFReq_hits::total          179                       # number of SoftPFReq hits
system.cpu53.dcache.SoftPFReq_misses::.cpu53.data          607                       # number of SoftPFReq misses
system.cpu53.dcache.SoftPFReq_misses::total          607                       # number of SoftPFReq misses
system.cpu53.dcache.SoftPFReq_accesses::.cpu53.data          786                       # number of SoftPFReq accesses(hits+misses)
system.cpu53.dcache.SoftPFReq_accesses::total          786                       # number of SoftPFReq accesses(hits+misses)
system.cpu53.dcache.SoftPFReq_miss_rate::.cpu53.data     0.772265                       # miss rate for SoftPFReq accesses
system.cpu53.dcache.SoftPFReq_miss_rate::total     0.772265                       # miss rate for SoftPFReq accesses
system.cpu53.dcache.SoftPFExReq_hits::.cpu53.data        24021                       # number of SoftPFExReq hits
system.cpu53.dcache.SoftPFExReq_hits::total        24021                       # number of SoftPFExReq hits
system.cpu53.dcache.SoftPFExReq_misses::.cpu53.data         4130                       # number of SoftPFExReq misses
system.cpu53.dcache.SoftPFExReq_misses::total         4130                       # number of SoftPFExReq misses
system.cpu53.dcache.SoftPFExReq_accesses::.cpu53.data        28151                       # number of SoftPFExReq accesses(hits+misses)
system.cpu53.dcache.SoftPFExReq_accesses::total        28151                       # number of SoftPFExReq accesses(hits+misses)
system.cpu53.dcache.SoftPFExReq_miss_rate::.cpu53.data     0.146709                       # miss rate for SoftPFExReq accesses
system.cpu53.dcache.SoftPFExReq_miss_rate::total     0.146709                       # miss rate for SoftPFExReq accesses
system.cpu53.dcache.WriteLineReq_hits::.cpu53.data          478                       # number of WriteLineReq hits
system.cpu53.dcache.WriteLineReq_hits::total          478                       # number of WriteLineReq hits
system.cpu53.dcache.WriteLineReq_misses::.cpu53.data         8882                       # number of WriteLineReq misses
system.cpu53.dcache.WriteLineReq_misses::total         8882                       # number of WriteLineReq misses
system.cpu53.dcache.WriteLineReq_accesses::.cpu53.data         9360                       # number of WriteLineReq accesses(hits+misses)
system.cpu53.dcache.WriteLineReq_accesses::total         9360                       # number of WriteLineReq accesses(hits+misses)
system.cpu53.dcache.WriteLineReq_miss_rate::.cpu53.data     0.948932                       # miss rate for WriteLineReq accesses
system.cpu53.dcache.WriteLineReq_miss_rate::total     0.948932                       # miss rate for WriteLineReq accesses
system.cpu53.dcache.LoadLockedReq_hits::.cpu53.data        31274                       # number of LoadLockedReq hits
system.cpu53.dcache.LoadLockedReq_hits::total        31274                       # number of LoadLockedReq hits
system.cpu53.dcache.LoadLockedReq_misses::.cpu53.data          955                       # number of LoadLockedReq misses
system.cpu53.dcache.LoadLockedReq_misses::total          955                       # number of LoadLockedReq misses
system.cpu53.dcache.LoadLockedReq_accesses::.cpu53.data        32229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu53.dcache.LoadLockedReq_accesses::total        32229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu53.dcache.LoadLockedReq_miss_rate::.cpu53.data     0.029632                       # miss rate for LoadLockedReq accesses
system.cpu53.dcache.LoadLockedReq_miss_rate::total     0.029632                       # miss rate for LoadLockedReq accesses
system.cpu53.dcache.StoreCondReq_hits::.cpu53.data        31303                       # number of StoreCondReq hits
system.cpu53.dcache.StoreCondReq_hits::total        31303                       # number of StoreCondReq hits
system.cpu53.dcache.StoreCondReq_misses::.cpu53.data          129                       # number of StoreCondReq misses
system.cpu53.dcache.StoreCondReq_misses::total          129                       # number of StoreCondReq misses
system.cpu53.dcache.StoreCondReq_accesses::.cpu53.data        31432                       # number of StoreCondReq accesses(hits+misses)
system.cpu53.dcache.StoreCondReq_accesses::total        31432                       # number of StoreCondReq accesses(hits+misses)
system.cpu53.dcache.StoreCondReq_miss_rate::.cpu53.data     0.004104                       # miss rate for StoreCondReq accesses
system.cpu53.dcache.StoreCondReq_miss_rate::total     0.004104                       # miss rate for StoreCondReq accesses
system.cpu53.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu53.dcache.tags.tagsinuse         279.989531                       # Cycle average of tags in use
system.cpu53.dcache.tags.total_refs           3608326                       # Total number of references to valid blocks.
system.cpu53.dcache.tags.sampled_refs           89479                       # Sample count of references to valid blocks.
system.cpu53.dcache.tags.avg_refs           40.325954                       # Average number of references to valid blocks.
system.cpu53.dcache.tags.warmup_cycle    2410645575840                       # Cycle when the warmup percentage was hit.
system.cpu53.dcache.tags.occ_blocks::.cpu53.data   279.989531                       # Average occupied blocks per requestor
system.cpu53.dcache.tags.occ_percent::.cpu53.data     0.273427                       # Average percentage of cache occupancy
system.cpu53.dcache.tags.occ_percent::total     0.273427                       # Average percentage of cache occupancy
system.cpu53.dcache.tags.occ_task_id_blocks::1024          776                       # Occupied blocks per task id
system.cpu53.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu53.dcache.tags.age_task_id_blocks_1024::4          768                       # Occupied blocks per task id
system.cpu53.dcache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu53.dcache.tags.tag_accesses         7320289                       # Number of tag accesses
system.cpu53.dcache.tags.data_accesses        7320289                       # Number of data accesses
system.cpu18.numPwrStateTransitions              3502                       # Number of power state transitions
system.cpu18.pwrStateClkGateDist::samples         1727                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::mean   2200565671.308049                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::stdev  17388482436.866756                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::1000-5e+10         1723     99.77%     99.77% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::5e+10-1e+11            2      0.12%     99.88% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::2e+11-2.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::6.5e+11-7e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateClkGateDist::total          1727                       # Distribution of time spent in the clock gated state
system.cpu18.pwrStateResidencyTicks::ON   22264586551                       # Cumulative time (in ticks) in various power states
system.cpu18.pwrStateResidencyTicks::CLK_GATED 3800376914349                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.demand_hits::.cpu18.inst     11888159                       # number of demand (read+write) hits
system.cpu18.icache.demand_hits::total       11888159                       # number of demand (read+write) hits
system.cpu18.icache.overall_hits::.cpu18.inst     11888159                       # number of overall hits
system.cpu18.icache.overall_hits::total      11888159                       # number of overall hits
system.cpu18.icache.demand_misses::.cpu18.inst       145176                       # number of demand (read+write) misses
system.cpu18.icache.demand_misses::total       145176                       # number of demand (read+write) misses
system.cpu18.icache.overall_misses::.cpu18.inst       145176                       # number of overall misses
system.cpu18.icache.overall_misses::total       145176                       # number of overall misses
system.cpu18.icache.demand_accesses::.cpu18.inst     12033335                       # number of demand (read+write) accesses
system.cpu18.icache.demand_accesses::total     12033335                       # number of demand (read+write) accesses
system.cpu18.icache.overall_accesses::.cpu18.inst     12033335                       # number of overall (read+write) accesses
system.cpu18.icache.overall_accesses::total     12033335                       # number of overall (read+write) accesses
system.cpu18.icache.demand_miss_rate::.cpu18.inst     0.012064                       # miss rate for demand accesses
system.cpu18.icache.demand_miss_rate::total     0.012064                       # miss rate for demand accesses
system.cpu18.icache.overall_miss_rate::.cpu18.inst     0.012064                       # miss rate for overall accesses
system.cpu18.icache.overall_miss_rate::total     0.012064                       # miss rate for overall accesses
system.cpu18.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.icache.writebacks::.writebacks       144653                       # number of writebacks
system.cpu18.icache.writebacks::total          144653                       # number of writebacks
system.cpu18.icache.replacements               144653                       # number of replacements
system.cpu18.icache.ReadReq_hits::.cpu18.inst     11888159                       # number of ReadReq hits
system.cpu18.icache.ReadReq_hits::total      11888159                       # number of ReadReq hits
system.cpu18.icache.ReadReq_misses::.cpu18.inst       145176                       # number of ReadReq misses
system.cpu18.icache.ReadReq_misses::total       145176                       # number of ReadReq misses
system.cpu18.icache.ReadReq_accesses::.cpu18.inst     12033335                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_accesses::total     12033335                       # number of ReadReq accesses(hits+misses)
system.cpu18.icache.ReadReq_miss_rate::.cpu18.inst     0.012064                       # miss rate for ReadReq accesses
system.cpu18.icache.ReadReq_miss_rate::total     0.012064                       # miss rate for ReadReq accesses
system.cpu18.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu18.icache.tags.tagsinuse         331.191652                       # Cycle average of tags in use
system.cpu18.icache.tags.total_refs          12033335                       # Total number of references to valid blocks.
system.cpu18.icache.tags.sampled_refs          145176                       # Sample count of references to valid blocks.
system.cpu18.icache.tags.avg_refs           82.887908                       # Average number of references to valid blocks.
system.cpu18.icache.tags.warmup_cycle    1288143850440                       # Cycle when the warmup percentage was hit.
system.cpu18.icache.tags.occ_blocks::.cpu18.inst   331.191652                       # Average occupied blocks per requestor
system.cpu18.icache.tags.occ_percent::.cpu18.inst     0.646859                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_percent::total     0.646859                       # Average percentage of cache occupancy
system.cpu18.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu18.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu18.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu18.icache.tags.tag_accesses        24211846                       # Number of tag accesses
system.cpu18.icache.tags.data_accesses       24211846                       # Number of data accesses
system.cpu18.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu18.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu18.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.demand_hits::.cpu18.data      4380540                       # number of demand (read+write) hits
system.cpu18.dcache.demand_hits::total        4380540                       # number of demand (read+write) hits
system.cpu18.dcache.overall_hits::.cpu18.data      4414166                       # number of overall hits
system.cpu18.dcache.overall_hits::total       4414166                       # number of overall hits
system.cpu18.dcache.demand_misses::.cpu18.data       115376                       # number of demand (read+write) misses
system.cpu18.dcache.demand_misses::total       115376                       # number of demand (read+write) misses
system.cpu18.dcache.overall_misses::.cpu18.data       122551                       # number of overall misses
system.cpu18.dcache.overall_misses::total       122551                       # number of overall misses
system.cpu18.dcache.demand_accesses::.cpu18.data      4495916                       # number of demand (read+write) accesses
system.cpu18.dcache.demand_accesses::total      4495916                       # number of demand (read+write) accesses
system.cpu18.dcache.overall_accesses::.cpu18.data      4536717                       # number of overall (read+write) accesses
system.cpu18.dcache.overall_accesses::total      4536717                       # number of overall (read+write) accesses
system.cpu18.dcache.demand_miss_rate::.cpu18.data     0.025662                       # miss rate for demand accesses
system.cpu18.dcache.demand_miss_rate::total     0.025662                       # miss rate for demand accesses
system.cpu18.dcache.overall_miss_rate::.cpu18.data     0.027013                       # miss rate for overall accesses
system.cpu18.dcache.overall_miss_rate::total     0.027013                       # miss rate for overall accesses
system.cpu18.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu18.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu18.dcache.writebacks::.writebacks        37148                       # number of writebacks
system.cpu18.dcache.writebacks::total           37148                       # number of writebacks
system.cpu18.dcache.replacements                95081                       # number of replacements
system.cpu18.dcache.ReadReq_hits::.cpu18.data      2713590                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_hits::total       2713590                       # number of ReadReq hits
system.cpu18.dcache.ReadReq_misses::.cpu18.data        84120                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_misses::total        84120                       # number of ReadReq misses
system.cpu18.dcache.ReadReq_accesses::.cpu18.data      2797710                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_accesses::total      2797710                       # number of ReadReq accesses(hits+misses)
system.cpu18.dcache.ReadReq_miss_rate::.cpu18.data     0.030067                       # miss rate for ReadReq accesses
system.cpu18.dcache.ReadReq_miss_rate::total     0.030067                       # miss rate for ReadReq accesses
system.cpu18.dcache.WriteReq_hits::.cpu18.data      1666281                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_hits::total      1666281                       # number of WriteReq hits
system.cpu18.dcache.WriteReq_misses::.cpu18.data        20808                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_misses::total        20808                       # number of WriteReq misses
system.cpu18.dcache.WriteReq_accesses::.cpu18.data      1687089                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_accesses::total      1687089                       # number of WriteReq accesses(hits+misses)
system.cpu18.dcache.WriteReq_miss_rate::.cpu18.data     0.012334                       # miss rate for WriteReq accesses
system.cpu18.dcache.WriteReq_miss_rate::total     0.012334                       # miss rate for WriteReq accesses
system.cpu18.dcache.SoftPFReq_hits::.cpu18.data          270                       # number of SoftPFReq hits
system.cpu18.dcache.SoftPFReq_hits::total          270                       # number of SoftPFReq hits
system.cpu18.dcache.SoftPFReq_misses::.cpu18.data          515                       # number of SoftPFReq misses
system.cpu18.dcache.SoftPFReq_misses::total          515                       # number of SoftPFReq misses
system.cpu18.dcache.SoftPFReq_accesses::.cpu18.data          785                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_accesses::total          785                       # number of SoftPFReq accesses(hits+misses)
system.cpu18.dcache.SoftPFReq_miss_rate::.cpu18.data     0.656051                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFReq_miss_rate::total     0.656051                       # miss rate for SoftPFReq accesses
system.cpu18.dcache.SoftPFExReq_hits::.cpu18.data        33356                       # number of SoftPFExReq hits
system.cpu18.dcache.SoftPFExReq_hits::total        33356                       # number of SoftPFExReq hits
system.cpu18.dcache.SoftPFExReq_misses::.cpu18.data         6660                       # number of SoftPFExReq misses
system.cpu18.dcache.SoftPFExReq_misses::total         6660                       # number of SoftPFExReq misses
system.cpu18.dcache.SoftPFExReq_accesses::.cpu18.data        40016                       # number of SoftPFExReq accesses(hits+misses)
system.cpu18.dcache.SoftPFExReq_accesses::total        40016                       # number of SoftPFExReq accesses(hits+misses)
system.cpu18.dcache.SoftPFExReq_miss_rate::.cpu18.data     0.166433                       # miss rate for SoftPFExReq accesses
system.cpu18.dcache.SoftPFExReq_miss_rate::total     0.166433                       # miss rate for SoftPFExReq accesses
system.cpu18.dcache.WriteLineReq_hits::.cpu18.data          669                       # number of WriteLineReq hits
system.cpu18.dcache.WriteLineReq_hits::total          669                       # number of WriteLineReq hits
system.cpu18.dcache.WriteLineReq_misses::.cpu18.data        10448                       # number of WriteLineReq misses
system.cpu18.dcache.WriteLineReq_misses::total        10448                       # number of WriteLineReq misses
system.cpu18.dcache.WriteLineReq_accesses::.cpu18.data        11117                       # number of WriteLineReq accesses(hits+misses)
system.cpu18.dcache.WriteLineReq_accesses::total        11117                       # number of WriteLineReq accesses(hits+misses)
system.cpu18.dcache.WriteLineReq_miss_rate::.cpu18.data     0.939822                       # miss rate for WriteLineReq accesses
system.cpu18.dcache.WriteLineReq_miss_rate::total     0.939822                       # miss rate for WriteLineReq accesses
system.cpu18.dcache.LoadLockedReq_hits::.cpu18.data        43135                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_hits::total        43135                       # number of LoadLockedReq hits
system.cpu18.dcache.LoadLockedReq_misses::.cpu18.data         1415                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_misses::total         1415                       # number of LoadLockedReq misses
system.cpu18.dcache.LoadLockedReq_accesses::.cpu18.data        44550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_accesses::total        44550                       # number of LoadLockedReq accesses(hits+misses)
system.cpu18.dcache.LoadLockedReq_miss_rate::.cpu18.data     0.031762                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.LoadLockedReq_miss_rate::total     0.031762                       # miss rate for LoadLockedReq accesses
system.cpu18.dcache.StoreCondReq_hits::.cpu18.data        42848                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_hits::total        42848                       # number of StoreCondReq hits
system.cpu18.dcache.StoreCondReq_misses::.cpu18.data          180                       # number of StoreCondReq misses
system.cpu18.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu18.dcache.StoreCondReq_accesses::.cpu18.data        43028                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_accesses::total        43028                       # number of StoreCondReq accesses(hits+misses)
system.cpu18.dcache.StoreCondReq_miss_rate::.cpu18.data     0.004183                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.StoreCondReq_miss_rate::total     0.004183                       # miss rate for StoreCondReq accesses
system.cpu18.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu18.dcache.tags.tagsinuse         441.737322                       # Cycle average of tags in use
system.cpu18.dcache.tags.total_refs           4633746                       # Total number of references to valid blocks.
system.cpu18.dcache.tags.sampled_refs          113829                       # Sample count of references to valid blocks.
system.cpu18.dcache.tags.avg_refs           40.707957                       # Average number of references to valid blocks.
system.cpu18.dcache.tags.warmup_cycle    1288143858340                       # Cycle when the warmup percentage was hit.
system.cpu18.dcache.tags.occ_blocks::.cpu18.data   441.737322                       # Average occupied blocks per requestor
system.cpu18.dcache.tags.occ_percent::.cpu18.data     0.431384                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_percent::total     0.431384                       # Average percentage of cache occupancy
system.cpu18.dcache.tags.occ_task_id_blocks::1024          769                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu18.dcache.tags.age_task_id_blocks_1024::4          757                       # Occupied blocks per task id
system.cpu18.dcache.tags.occ_task_id_percent::1024     0.750977                       # Percentage of cache occupancy per task id
system.cpu18.dcache.tags.tag_accesses         9387511                       # Number of tag accesses
system.cpu18.dcache.tags.data_accesses        9387511                       # Number of data accesses
system.cpu19.numPwrStateTransitions              2379                       # Number of power state transitions
system.cpu19.pwrStateClkGateDist::samples         1185                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::mean   3208584184.622785                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::stdev  23599739060.870110                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::1000-5e+10         1180     99.58%     99.58% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.66% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::1e+11-1.5e+11            1      0.08%     99.75% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::1.5e+11-2e+11            1      0.08%     99.83% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateClkGateDist::total          1185                       # Distribution of time spent in the clock gated state
system.cpu19.pwrStateResidencyTicks::ON   20469242122                       # Cumulative time (in ticks) in various power states
system.cpu19.pwrStateResidencyTicks::CLK_GATED 3802172258778                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.demand_hits::.cpu19.inst     10902101                       # number of demand (read+write) hits
system.cpu19.icache.demand_hits::total       10902101                       # number of demand (read+write) hits
system.cpu19.icache.overall_hits::.cpu19.inst     10902101                       # number of overall hits
system.cpu19.icache.overall_hits::total      10902101                       # number of overall hits
system.cpu19.icache.demand_misses::.cpu19.inst       125221                       # number of demand (read+write) misses
system.cpu19.icache.demand_misses::total       125221                       # number of demand (read+write) misses
system.cpu19.icache.overall_misses::.cpu19.inst       125221                       # number of overall misses
system.cpu19.icache.overall_misses::total       125221                       # number of overall misses
system.cpu19.icache.demand_accesses::.cpu19.inst     11027322                       # number of demand (read+write) accesses
system.cpu19.icache.demand_accesses::total     11027322                       # number of demand (read+write) accesses
system.cpu19.icache.overall_accesses::.cpu19.inst     11027322                       # number of overall (read+write) accesses
system.cpu19.icache.overall_accesses::total     11027322                       # number of overall (read+write) accesses
system.cpu19.icache.demand_miss_rate::.cpu19.inst     0.011356                       # miss rate for demand accesses
system.cpu19.icache.demand_miss_rate::total     0.011356                       # miss rate for demand accesses
system.cpu19.icache.overall_miss_rate::.cpu19.inst     0.011356                       # miss rate for overall accesses
system.cpu19.icache.overall_miss_rate::total     0.011356                       # miss rate for overall accesses
system.cpu19.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.icache.writebacks::.writebacks       124698                       # number of writebacks
system.cpu19.icache.writebacks::total          124698                       # number of writebacks
system.cpu19.icache.replacements               124698                       # number of replacements
system.cpu19.icache.ReadReq_hits::.cpu19.inst     10902101                       # number of ReadReq hits
system.cpu19.icache.ReadReq_hits::total      10902101                       # number of ReadReq hits
system.cpu19.icache.ReadReq_misses::.cpu19.inst       125221                       # number of ReadReq misses
system.cpu19.icache.ReadReq_misses::total       125221                       # number of ReadReq misses
system.cpu19.icache.ReadReq_accesses::.cpu19.inst     11027322                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_accesses::total     11027322                       # number of ReadReq accesses(hits+misses)
system.cpu19.icache.ReadReq_miss_rate::.cpu19.inst     0.011356                       # miss rate for ReadReq accesses
system.cpu19.icache.ReadReq_miss_rate::total     0.011356                       # miss rate for ReadReq accesses
system.cpu19.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu19.icache.tags.tagsinuse         327.071612                       # Cycle average of tags in use
system.cpu19.icache.tags.total_refs          11027322                       # Total number of references to valid blocks.
system.cpu19.icache.tags.sampled_refs          125221                       # Sample count of references to valid blocks.
system.cpu19.icache.tags.avg_refs           88.062881                       # Average number of references to valid blocks.
system.cpu19.icache.tags.warmup_cycle    1320214947980                       # Cycle when the warmup percentage was hit.
system.cpu19.icache.tags.occ_blocks::.cpu19.inst   327.071612                       # Average occupied blocks per requestor
system.cpu19.icache.tags.occ_percent::.cpu19.inst     0.638812                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_percent::total     0.638812                       # Average percentage of cache occupancy
system.cpu19.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu19.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu19.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu19.icache.tags.tag_accesses        22179865                       # Number of tag accesses
system.cpu19.icache.tags.data_accesses       22179865                       # Number of data accesses
system.cpu19.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu19.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu19.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.demand_hits::.cpu19.data      4031726                       # number of demand (read+write) hits
system.cpu19.dcache.demand_hits::total        4031726                       # number of demand (read+write) hits
system.cpu19.dcache.overall_hits::.cpu19.data      4067005                       # number of overall hits
system.cpu19.dcache.overall_hits::total       4067005                       # number of overall hits
system.cpu19.dcache.demand_misses::.cpu19.data       104907                       # number of demand (read+write) misses
system.cpu19.dcache.demand_misses::total       104907                       # number of demand (read+write) misses
system.cpu19.dcache.overall_misses::.cpu19.data       109366                       # number of overall misses
system.cpu19.dcache.overall_misses::total       109366                       # number of overall misses
system.cpu19.dcache.demand_accesses::.cpu19.data      4136633                       # number of demand (read+write) accesses
system.cpu19.dcache.demand_accesses::total      4136633                       # number of demand (read+write) accesses
system.cpu19.dcache.overall_accesses::.cpu19.data      4176371                       # number of overall (read+write) accesses
system.cpu19.dcache.overall_accesses::total      4176371                       # number of overall (read+write) accesses
system.cpu19.dcache.demand_miss_rate::.cpu19.data     0.025360                       # miss rate for demand accesses
system.cpu19.dcache.demand_miss_rate::total     0.025360                       # miss rate for demand accesses
system.cpu19.dcache.overall_miss_rate::.cpu19.data     0.026187                       # miss rate for overall accesses
system.cpu19.dcache.overall_miss_rate::total     0.026187                       # miss rate for overall accesses
system.cpu19.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu19.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu19.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu19.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu19.dcache.writebacks::.writebacks        41722                       # number of writebacks
system.cpu19.dcache.writebacks::total           41722                       # number of writebacks
system.cpu19.dcache.replacements                91604                       # number of replacements
system.cpu19.dcache.ReadReq_hits::.cpu19.data      2488363                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_hits::total       2488363                       # number of ReadReq hits
system.cpu19.dcache.ReadReq_misses::.cpu19.data        70885                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_misses::total        70885                       # number of ReadReq misses
system.cpu19.dcache.ReadReq_accesses::.cpu19.data      2559248                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_accesses::total      2559248                       # number of ReadReq accesses(hits+misses)
system.cpu19.dcache.ReadReq_miss_rate::.cpu19.data     0.027698                       # miss rate for ReadReq accesses
system.cpu19.dcache.ReadReq_miss_rate::total     0.027698                       # miss rate for ReadReq accesses
system.cpu19.dcache.WriteReq_hits::.cpu19.data      1542587                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_hits::total      1542587                       # number of WriteReq hits
system.cpu19.dcache.WriteReq_misses::.cpu19.data        21924                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_misses::total        21924                       # number of WriteReq misses
system.cpu19.dcache.WriteReq_accesses::.cpu19.data      1564511                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_accesses::total      1564511                       # number of WriteReq accesses(hits+misses)
system.cpu19.dcache.WriteReq_miss_rate::.cpu19.data     0.014013                       # miss rate for WriteReq accesses
system.cpu19.dcache.WriteReq_miss_rate::total     0.014013                       # miss rate for WriteReq accesses
system.cpu19.dcache.SoftPFReq_hits::.cpu19.data          265                       # number of SoftPFReq hits
system.cpu19.dcache.SoftPFReq_hits::total          265                       # number of SoftPFReq hits
system.cpu19.dcache.SoftPFReq_misses::.cpu19.data          642                       # number of SoftPFReq misses
system.cpu19.dcache.SoftPFReq_misses::total          642                       # number of SoftPFReq misses
system.cpu19.dcache.SoftPFReq_accesses::.cpu19.data          907                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_accesses::total          907                       # number of SoftPFReq accesses(hits+misses)
system.cpu19.dcache.SoftPFReq_miss_rate::.cpu19.data     0.707828                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFReq_miss_rate::total     0.707828                       # miss rate for SoftPFReq accesses
system.cpu19.dcache.SoftPFExReq_hits::.cpu19.data        35014                       # number of SoftPFExReq hits
system.cpu19.dcache.SoftPFExReq_hits::total        35014                       # number of SoftPFExReq hits
system.cpu19.dcache.SoftPFExReq_misses::.cpu19.data         3817                       # number of SoftPFExReq misses
system.cpu19.dcache.SoftPFExReq_misses::total         3817                       # number of SoftPFExReq misses
system.cpu19.dcache.SoftPFExReq_accesses::.cpu19.data        38831                       # number of SoftPFExReq accesses(hits+misses)
system.cpu19.dcache.SoftPFExReq_accesses::total        38831                       # number of SoftPFExReq accesses(hits+misses)
system.cpu19.dcache.SoftPFExReq_miss_rate::.cpu19.data     0.098298                       # miss rate for SoftPFExReq accesses
system.cpu19.dcache.SoftPFExReq_miss_rate::total     0.098298                       # miss rate for SoftPFExReq accesses
system.cpu19.dcache.WriteLineReq_hits::.cpu19.data          776                       # number of WriteLineReq hits
system.cpu19.dcache.WriteLineReq_hits::total          776                       # number of WriteLineReq hits
system.cpu19.dcache.WriteLineReq_misses::.cpu19.data        12098                       # number of WriteLineReq misses
system.cpu19.dcache.WriteLineReq_misses::total        12098                       # number of WriteLineReq misses
system.cpu19.dcache.WriteLineReq_accesses::.cpu19.data        12874                       # number of WriteLineReq accesses(hits+misses)
system.cpu19.dcache.WriteLineReq_accesses::total        12874                       # number of WriteLineReq accesses(hits+misses)
system.cpu19.dcache.WriteLineReq_miss_rate::.cpu19.data     0.939723                       # miss rate for WriteLineReq accesses
system.cpu19.dcache.WriteLineReq_miss_rate::total     0.939723                       # miss rate for WriteLineReq accesses
system.cpu19.dcache.LoadLockedReq_hits::.cpu19.data        41164                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_hits::total        41164                       # number of LoadLockedReq hits
system.cpu19.dcache.LoadLockedReq_misses::.cpu19.data         1069                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_misses::total         1069                       # number of LoadLockedReq misses
system.cpu19.dcache.LoadLockedReq_accesses::.cpu19.data        42233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_accesses::total        42233                       # number of LoadLockedReq accesses(hits+misses)
system.cpu19.dcache.LoadLockedReq_miss_rate::.cpu19.data     0.025312                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.LoadLockedReq_miss_rate::total     0.025312                       # miss rate for LoadLockedReq accesses
system.cpu19.dcache.StoreCondReq_hits::.cpu19.data        41213                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_hits::total        41213                       # number of StoreCondReq hits
system.cpu19.dcache.StoreCondReq_misses::.cpu19.data          100                       # number of StoreCondReq misses
system.cpu19.dcache.StoreCondReq_misses::total          100                       # number of StoreCondReq misses
system.cpu19.dcache.StoreCondReq_accesses::.cpu19.data        41313                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_accesses::total        41313                       # number of StoreCondReq accesses(hits+misses)
system.cpu19.dcache.StoreCondReq_miss_rate::.cpu19.data     0.002421                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.StoreCondReq_miss_rate::total     0.002421                       # miss rate for StoreCondReq accesses
system.cpu19.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu19.dcache.tags.tagsinuse         437.664115                       # Cycle average of tags in use
system.cpu19.dcache.tags.total_refs           4272495                       # Total number of references to valid blocks.
system.cpu19.dcache.tags.sampled_refs          104098                       # Sample count of references to valid blocks.
system.cpu19.dcache.tags.avg_refs           41.043008                       # Average number of references to valid blocks.
system.cpu19.dcache.tags.warmup_cycle    1320214955880                       # Cycle when the warmup percentage was hit.
system.cpu19.dcache.tags.occ_blocks::.cpu19.data   437.664115                       # Average occupied blocks per requestor
system.cpu19.dcache.tags.occ_percent::.cpu19.data     0.427406                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_percent::total     0.427406                       # Average percentage of cache occupancy
system.cpu19.dcache.tags.occ_task_id_blocks::1024          698                       # Occupied blocks per task id
system.cpu19.dcache.tags.age_task_id_blocks_1024::4          698                       # Occupied blocks per task id
system.cpu19.dcache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu19.dcache.tags.tag_accesses         8649408                       # Number of tag accesses
system.cpu19.dcache.tags.data_accesses        8649408                       # Number of data accesses
system.cpu56.numPwrStateTransitions              2911                       # Number of power state transitions
system.cpu56.pwrStateClkGateDist::samples         1452                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::mean   2615305731.831956                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::stdev  20796189457.085236                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::1000-5e+10         1448     99.72%     99.72% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::5e+10-1e+11            2      0.14%     99.86% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateClkGateDist::total          1452                       # Distribution of time spent in the clock gated state
system.cpu56.pwrStateResidencyTicks::ON   25217578280                       # Cumulative time (in ticks) in various power states
system.cpu56.pwrStateResidencyTicks::CLK_GATED 3797423922620                       # Cumulative time (in ticks) in various power states
system.cpu56.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu56.icache.demand_hits::.cpu56.inst     13503955                       # number of demand (read+write) hits
system.cpu56.icache.demand_hits::total       13503955                       # number of demand (read+write) hits
system.cpu56.icache.overall_hits::.cpu56.inst     13503955                       # number of overall hits
system.cpu56.icache.overall_hits::total      13503955                       # number of overall hits
system.cpu56.icache.demand_misses::.cpu56.inst       178805                       # number of demand (read+write) misses
system.cpu56.icache.demand_misses::total       178805                       # number of demand (read+write) misses
system.cpu56.icache.overall_misses::.cpu56.inst       178805                       # number of overall misses
system.cpu56.icache.overall_misses::total       178805                       # number of overall misses
system.cpu56.icache.demand_accesses::.cpu56.inst     13682760                       # number of demand (read+write) accesses
system.cpu56.icache.demand_accesses::total     13682760                       # number of demand (read+write) accesses
system.cpu56.icache.overall_accesses::.cpu56.inst     13682760                       # number of overall (read+write) accesses
system.cpu56.icache.overall_accesses::total     13682760                       # number of overall (read+write) accesses
system.cpu56.icache.demand_miss_rate::.cpu56.inst     0.013068                       # miss rate for demand accesses
system.cpu56.icache.demand_miss_rate::total     0.013068                       # miss rate for demand accesses
system.cpu56.icache.overall_miss_rate::.cpu56.inst     0.013068                       # miss rate for overall accesses
system.cpu56.icache.overall_miss_rate::total     0.013068                       # miss rate for overall accesses
system.cpu56.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu56.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu56.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu56.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu56.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu56.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu56.icache.writebacks::.writebacks       178282                       # number of writebacks
system.cpu56.icache.writebacks::total          178282                       # number of writebacks
system.cpu56.icache.replacements               178282                       # number of replacements
system.cpu56.icache.ReadReq_hits::.cpu56.inst     13503955                       # number of ReadReq hits
system.cpu56.icache.ReadReq_hits::total      13503955                       # number of ReadReq hits
system.cpu56.icache.ReadReq_misses::.cpu56.inst       178805                       # number of ReadReq misses
system.cpu56.icache.ReadReq_misses::total       178805                       # number of ReadReq misses
system.cpu56.icache.ReadReq_accesses::.cpu56.inst     13682760                       # number of ReadReq accesses(hits+misses)
system.cpu56.icache.ReadReq_accesses::total     13682760                       # number of ReadReq accesses(hits+misses)
system.cpu56.icache.ReadReq_miss_rate::.cpu56.inst     0.013068                       # miss rate for ReadReq accesses
system.cpu56.icache.ReadReq_miss_rate::total     0.013068                       # miss rate for ReadReq accesses
system.cpu56.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu56.icache.tags.tagsinuse         174.175643                       # Cycle average of tags in use
system.cpu56.icache.tags.total_refs          13682760                       # Total number of references to valid blocks.
system.cpu56.icache.tags.sampled_refs          178805                       # Sample count of references to valid blocks.
system.cpu56.icache.tags.avg_refs           76.523363                       # Average number of references to valid blocks.
system.cpu56.icache.tags.warmup_cycle    2506861101000                       # Cycle when the warmup percentage was hit.
system.cpu56.icache.tags.occ_blocks::.cpu56.inst   174.175643                       # Average occupied blocks per requestor
system.cpu56.icache.tags.occ_percent::.cpu56.inst     0.340187                       # Average percentage of cache occupancy
system.cpu56.icache.tags.occ_percent::total     0.340187                       # Average percentage of cache occupancy
system.cpu56.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu56.icache.tags.age_task_id_blocks_1024::3          101                       # Occupied blocks per task id
system.cpu56.icache.tags.age_task_id_blocks_1024::4          411                       # Occupied blocks per task id
system.cpu56.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu56.icache.tags.tag_accesses        27544325                       # Number of tag accesses
system.cpu56.icache.tags.data_accesses       27544325                       # Number of data accesses
system.cpu56.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu56.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu56.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu56.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu56.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu56.dcache.demand_hits::.cpu56.data      4855021                       # number of demand (read+write) hits
system.cpu56.dcache.demand_hits::total        4855021                       # number of demand (read+write) hits
system.cpu56.dcache.overall_hits::.cpu56.data      4903470                       # number of overall hits
system.cpu56.dcache.overall_hits::total       4903470                       # number of overall hits
system.cpu56.dcache.demand_misses::.cpu56.data       156448                       # number of demand (read+write) misses
system.cpu56.dcache.demand_misses::total       156448                       # number of demand (read+write) misses
system.cpu56.dcache.overall_misses::.cpu56.data       162960                       # number of overall misses
system.cpu56.dcache.overall_misses::total       162960                       # number of overall misses
system.cpu56.dcache.demand_accesses::.cpu56.data      5011469                       # number of demand (read+write) accesses
system.cpu56.dcache.demand_accesses::total      5011469                       # number of demand (read+write) accesses
system.cpu56.dcache.overall_accesses::.cpu56.data      5066430                       # number of overall (read+write) accesses
system.cpu56.dcache.overall_accesses::total      5066430                       # number of overall (read+write) accesses
system.cpu56.dcache.demand_miss_rate::.cpu56.data     0.031218                       # miss rate for demand accesses
system.cpu56.dcache.demand_miss_rate::total     0.031218                       # miss rate for demand accesses
system.cpu56.dcache.overall_miss_rate::.cpu56.data     0.032165                       # miss rate for overall accesses
system.cpu56.dcache.overall_miss_rate::total     0.032165                       # miss rate for overall accesses
system.cpu56.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu56.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu56.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu56.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu56.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu56.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu56.dcache.writebacks::.writebacks        66965                       # number of writebacks
system.cpu56.dcache.writebacks::total           66965                       # number of writebacks
system.cpu56.dcache.replacements               139741                       # number of replacements
system.cpu56.dcache.ReadReq_hits::.cpu56.data      2938872                       # number of ReadReq hits
system.cpu56.dcache.ReadReq_hits::total       2938872                       # number of ReadReq hits
system.cpu56.dcache.ReadReq_misses::.cpu56.data       102749                       # number of ReadReq misses
system.cpu56.dcache.ReadReq_misses::total       102749                       # number of ReadReq misses
system.cpu56.dcache.ReadReq_accesses::.cpu56.data      3041621                       # number of ReadReq accesses(hits+misses)
system.cpu56.dcache.ReadReq_accesses::total      3041621                       # number of ReadReq accesses(hits+misses)
system.cpu56.dcache.ReadReq_miss_rate::.cpu56.data     0.033781                       # miss rate for ReadReq accesses
system.cpu56.dcache.ReadReq_miss_rate::total     0.033781                       # miss rate for ReadReq accesses
system.cpu56.dcache.WriteReq_hits::.cpu56.data      1911038                       # number of WriteReq hits
system.cpu56.dcache.WriteReq_hits::total      1911038                       # number of WriteReq hits
system.cpu56.dcache.WriteReq_misses::.cpu56.data        31818                       # number of WriteReq misses
system.cpu56.dcache.WriteReq_misses::total        31818                       # number of WriteReq misses
system.cpu56.dcache.WriteReq_accesses::.cpu56.data      1942856                       # number of WriteReq accesses(hits+misses)
system.cpu56.dcache.WriteReq_accesses::total      1942856                       # number of WriteReq accesses(hits+misses)
system.cpu56.dcache.WriteReq_miss_rate::.cpu56.data     0.016377                       # miss rate for WriteReq accesses
system.cpu56.dcache.WriteReq_miss_rate::total     0.016377                       # miss rate for WriteReq accesses
system.cpu56.dcache.SoftPFReq_hits::.cpu56.data          466                       # number of SoftPFReq hits
system.cpu56.dcache.SoftPFReq_hits::total          466                       # number of SoftPFReq hits
system.cpu56.dcache.SoftPFReq_misses::.cpu56.data          878                       # number of SoftPFReq misses
system.cpu56.dcache.SoftPFReq_misses::total          878                       # number of SoftPFReq misses
system.cpu56.dcache.SoftPFReq_accesses::.cpu56.data         1344                       # number of SoftPFReq accesses(hits+misses)
system.cpu56.dcache.SoftPFReq_accesses::total         1344                       # number of SoftPFReq accesses(hits+misses)
system.cpu56.dcache.SoftPFReq_miss_rate::.cpu56.data     0.653274                       # miss rate for SoftPFReq accesses
system.cpu56.dcache.SoftPFReq_miss_rate::total     0.653274                       # miss rate for SoftPFReq accesses
system.cpu56.dcache.SoftPFExReq_hits::.cpu56.data        47983                       # number of SoftPFExReq hits
system.cpu56.dcache.SoftPFExReq_hits::total        47983                       # number of SoftPFExReq hits
system.cpu56.dcache.SoftPFExReq_misses::.cpu56.data         5634                       # number of SoftPFExReq misses
system.cpu56.dcache.SoftPFExReq_misses::total         5634                       # number of SoftPFExReq misses
system.cpu56.dcache.SoftPFExReq_accesses::.cpu56.data        53617                       # number of SoftPFExReq accesses(hits+misses)
system.cpu56.dcache.SoftPFExReq_accesses::total        53617                       # number of SoftPFExReq accesses(hits+misses)
system.cpu56.dcache.SoftPFExReq_miss_rate::.cpu56.data     0.105079                       # miss rate for SoftPFExReq accesses
system.cpu56.dcache.SoftPFExReq_miss_rate::total     0.105079                       # miss rate for SoftPFExReq accesses
system.cpu56.dcache.WriteLineReq_hits::.cpu56.data         5111                       # number of WriteLineReq hits
system.cpu56.dcache.WriteLineReq_hits::total         5111                       # number of WriteLineReq hits
system.cpu56.dcache.WriteLineReq_misses::.cpu56.data        21881                       # number of WriteLineReq misses
system.cpu56.dcache.WriteLineReq_misses::total        21881                       # number of WriteLineReq misses
system.cpu56.dcache.WriteLineReq_accesses::.cpu56.data        26992                       # number of WriteLineReq accesses(hits+misses)
system.cpu56.dcache.WriteLineReq_accesses::total        26992                       # number of WriteLineReq accesses(hits+misses)
system.cpu56.dcache.WriteLineReq_miss_rate::.cpu56.data     0.810648                       # miss rate for WriteLineReq accesses
system.cpu56.dcache.WriteLineReq_miss_rate::total     0.810648                       # miss rate for WriteLineReq accesses
system.cpu56.dcache.LoadLockedReq_hits::.cpu56.data        61841                       # number of LoadLockedReq hits
system.cpu56.dcache.LoadLockedReq_hits::total        61841                       # number of LoadLockedReq hits
system.cpu56.dcache.LoadLockedReq_misses::.cpu56.data         1294                       # number of LoadLockedReq misses
system.cpu56.dcache.LoadLockedReq_misses::total         1294                       # number of LoadLockedReq misses
system.cpu56.dcache.LoadLockedReq_accesses::.cpu56.data        63135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu56.dcache.LoadLockedReq_accesses::total        63135                       # number of LoadLockedReq accesses(hits+misses)
system.cpu56.dcache.LoadLockedReq_miss_rate::.cpu56.data     0.020496                       # miss rate for LoadLockedReq accesses
system.cpu56.dcache.LoadLockedReq_miss_rate::total     0.020496                       # miss rate for LoadLockedReq accesses
system.cpu56.dcache.StoreCondReq_hits::.cpu56.data        61736                       # number of StoreCondReq hits
system.cpu56.dcache.StoreCondReq_hits::total        61736                       # number of StoreCondReq hits
system.cpu56.dcache.StoreCondReq_misses::.cpu56.data          156                       # number of StoreCondReq misses
system.cpu56.dcache.StoreCondReq_misses::total          156                       # number of StoreCondReq misses
system.cpu56.dcache.StoreCondReq_accesses::.cpu56.data        61892                       # number of StoreCondReq accesses(hits+misses)
system.cpu56.dcache.StoreCondReq_accesses::total        61892                       # number of StoreCondReq accesses(hits+misses)
system.cpu56.dcache.StoreCondReq_miss_rate::.cpu56.data     0.002521                       # miss rate for StoreCondReq accesses
system.cpu56.dcache.StoreCondReq_miss_rate::total     0.002521                       # miss rate for StoreCondReq accesses
system.cpu56.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu56.dcache.tags.tagsinuse         255.680723                       # Cycle average of tags in use
system.cpu56.dcache.tags.total_refs           5209080                       # Total number of references to valid blocks.
system.cpu56.dcache.tags.sampled_refs          152842                       # Sample count of references to valid blocks.
system.cpu56.dcache.tags.avg_refs           34.081470                       # Average number of references to valid blocks.
system.cpu56.dcache.tags.warmup_cycle    2506861108900                       # Cycle when the warmup percentage was hit.
system.cpu56.dcache.tags.occ_blocks::.cpu56.data   255.680723                       # Average occupied blocks per requestor
system.cpu56.dcache.tags.occ_percent::.cpu56.data     0.249688                       # Average percentage of cache occupancy
system.cpu56.dcache.tags.occ_percent::total     0.249688                       # Average percentage of cache occupancy
system.cpu56.dcache.tags.occ_task_id_blocks::1024          813                       # Occupied blocks per task id
system.cpu56.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu56.dcache.tags.age_task_id_blocks_1024::4          744                       # Occupied blocks per task id
system.cpu56.dcache.tags.occ_task_id_percent::1024     0.793945                       # Percentage of cache occupancy per task id
system.cpu56.dcache.tags.tag_accesses        10586704                       # Number of tag accesses
system.cpu56.dcache.tags.data_accesses       10586704                       # Number of data accesses
system.cpu57.numPwrStateTransitions              2416                       # Number of power state transitions
system.cpu57.pwrStateClkGateDist::samples         1201                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::mean   3163689254.835970                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::stdev  23131028057.999378                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::1000-5e+10         1196     99.58%     99.58% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::5e+10-1e+11            2      0.17%     99.75% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::1e+11-1.5e+11            1      0.08%     99.83% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::3e+11-3.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateClkGateDist::total          1201                       # Distribution of time spent in the clock gated state
system.cpu57.pwrStateResidencyTicks::ON   23050705842                       # Cumulative time (in ticks) in various power states
system.cpu57.pwrStateResidencyTicks::CLK_GATED 3799590795058                       # Cumulative time (in ticks) in various power states
system.cpu57.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu57.icache.demand_hits::.cpu57.inst     12303713                       # number of demand (read+write) hits
system.cpu57.icache.demand_hits::total       12303713                       # number of demand (read+write) hits
system.cpu57.icache.overall_hits::.cpu57.inst     12303713                       # number of overall hits
system.cpu57.icache.overall_hits::total      12303713                       # number of overall hits
system.cpu57.icache.demand_misses::.cpu57.inst       166254                       # number of demand (read+write) misses
system.cpu57.icache.demand_misses::total       166254                       # number of demand (read+write) misses
system.cpu57.icache.overall_misses::.cpu57.inst       166254                       # number of overall misses
system.cpu57.icache.overall_misses::total       166254                       # number of overall misses
system.cpu57.icache.demand_accesses::.cpu57.inst     12469967                       # number of demand (read+write) accesses
system.cpu57.icache.demand_accesses::total     12469967                       # number of demand (read+write) accesses
system.cpu57.icache.overall_accesses::.cpu57.inst     12469967                       # number of overall (read+write) accesses
system.cpu57.icache.overall_accesses::total     12469967                       # number of overall (read+write) accesses
system.cpu57.icache.demand_miss_rate::.cpu57.inst     0.013332                       # miss rate for demand accesses
system.cpu57.icache.demand_miss_rate::total     0.013332                       # miss rate for demand accesses
system.cpu57.icache.overall_miss_rate::.cpu57.inst     0.013332                       # miss rate for overall accesses
system.cpu57.icache.overall_miss_rate::total     0.013332                       # miss rate for overall accesses
system.cpu57.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu57.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu57.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu57.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu57.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu57.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu57.icache.writebacks::.writebacks       165731                       # number of writebacks
system.cpu57.icache.writebacks::total          165731                       # number of writebacks
system.cpu57.icache.replacements               165731                       # number of replacements
system.cpu57.icache.ReadReq_hits::.cpu57.inst     12303713                       # number of ReadReq hits
system.cpu57.icache.ReadReq_hits::total      12303713                       # number of ReadReq hits
system.cpu57.icache.ReadReq_misses::.cpu57.inst       166254                       # number of ReadReq misses
system.cpu57.icache.ReadReq_misses::total       166254                       # number of ReadReq misses
system.cpu57.icache.ReadReq_accesses::.cpu57.inst     12469967                       # number of ReadReq accesses(hits+misses)
system.cpu57.icache.ReadReq_accesses::total     12469967                       # number of ReadReq accesses(hits+misses)
system.cpu57.icache.ReadReq_miss_rate::.cpu57.inst     0.013332                       # miss rate for ReadReq accesses
system.cpu57.icache.ReadReq_miss_rate::total     0.013332                       # miss rate for ReadReq accesses
system.cpu57.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu57.icache.tags.tagsinuse         170.055149                       # Cycle average of tags in use
system.cpu57.icache.tags.total_refs          12469967                       # Total number of references to valid blocks.
system.cpu57.icache.tags.sampled_refs          166254                       # Sample count of references to valid blocks.
system.cpu57.icache.tags.avg_refs           75.005516                       # Average number of references to valid blocks.
system.cpu57.icache.tags.warmup_cycle    2538932980640                       # Cycle when the warmup percentage was hit.
system.cpu57.icache.tags.occ_blocks::.cpu57.inst   170.055149                       # Average occupied blocks per requestor
system.cpu57.icache.tags.occ_percent::.cpu57.inst     0.332139                       # Average percentage of cache occupancy
system.cpu57.icache.tags.occ_percent::total     0.332139                       # Average percentage of cache occupancy
system.cpu57.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu57.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu57.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu57.icache.tags.tag_accesses        25106188                       # Number of tag accesses
system.cpu57.icache.tags.data_accesses       25106188                       # Number of data accesses
system.cpu57.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu57.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu57.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu57.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu57.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu57.dcache.demand_hits::.cpu57.data      4476096                       # number of demand (read+write) hits
system.cpu57.dcache.demand_hits::total        4476096                       # number of demand (read+write) hits
system.cpu57.dcache.overall_hits::.cpu57.data      4525521                       # number of overall hits
system.cpu57.dcache.overall_hits::total       4525521                       # number of overall hits
system.cpu57.dcache.demand_misses::.cpu57.data       154573                       # number of demand (read+write) misses
system.cpu57.dcache.demand_misses::total       154573                       # number of demand (read+write) misses
system.cpu57.dcache.overall_misses::.cpu57.data       160833                       # number of overall misses
system.cpu57.dcache.overall_misses::total       160833                       # number of overall misses
system.cpu57.dcache.demand_accesses::.cpu57.data      4630669                       # number of demand (read+write) accesses
system.cpu57.dcache.demand_accesses::total      4630669                       # number of demand (read+write) accesses
system.cpu57.dcache.overall_accesses::.cpu57.data      4686354                       # number of overall (read+write) accesses
system.cpu57.dcache.overall_accesses::total      4686354                       # number of overall (read+write) accesses
system.cpu57.dcache.demand_miss_rate::.cpu57.data     0.033380                       # miss rate for demand accesses
system.cpu57.dcache.demand_miss_rate::total     0.033380                       # miss rate for demand accesses
system.cpu57.dcache.overall_miss_rate::.cpu57.data     0.034319                       # miss rate for overall accesses
system.cpu57.dcache.overall_miss_rate::total     0.034319                       # miss rate for overall accesses
system.cpu57.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu57.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu57.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu57.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu57.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu57.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu57.dcache.writebacks::.writebacks        65039                       # number of writebacks
system.cpu57.dcache.writebacks::total           65039                       # number of writebacks
system.cpu57.dcache.replacements               141319                       # number of replacements
system.cpu57.dcache.ReadReq_hits::.cpu57.data      2722438                       # number of ReadReq hits
system.cpu57.dcache.ReadReq_hits::total       2722438                       # number of ReadReq hits
system.cpu57.dcache.ReadReq_misses::.cpu57.data       101764                       # number of ReadReq misses
system.cpu57.dcache.ReadReq_misses::total       101764                       # number of ReadReq misses
system.cpu57.dcache.ReadReq_accesses::.cpu57.data      2824202                       # number of ReadReq accesses(hits+misses)
system.cpu57.dcache.ReadReq_accesses::total      2824202                       # number of ReadReq accesses(hits+misses)
system.cpu57.dcache.ReadReq_miss_rate::.cpu57.data     0.036033                       # miss rate for ReadReq accesses
system.cpu57.dcache.ReadReq_miss_rate::total     0.036033                       # miss rate for ReadReq accesses
system.cpu57.dcache.WriteReq_hits::.cpu57.data      1752397                       # number of WriteReq hits
system.cpu57.dcache.WriteReq_hits::total      1752397                       # number of WriteReq hits
system.cpu57.dcache.WriteReq_misses::.cpu57.data        34688                       # number of WriteReq misses
system.cpu57.dcache.WriteReq_misses::total        34688                       # number of WriteReq misses
system.cpu57.dcache.WriteReq_accesses::.cpu57.data      1787085                       # number of WriteReq accesses(hits+misses)
system.cpu57.dcache.WriteReq_accesses::total      1787085                       # number of WriteReq accesses(hits+misses)
system.cpu57.dcache.WriteReq_miss_rate::.cpu57.data     0.019410                       # miss rate for WriteReq accesses
system.cpu57.dcache.WriteReq_miss_rate::total     0.019410                       # miss rate for WriteReq accesses
system.cpu57.dcache.SoftPFReq_hits::.cpu57.data          546                       # number of SoftPFReq hits
system.cpu57.dcache.SoftPFReq_hits::total          546                       # number of SoftPFReq hits
system.cpu57.dcache.SoftPFReq_misses::.cpu57.data         1101                       # number of SoftPFReq misses
system.cpu57.dcache.SoftPFReq_misses::total         1101                       # number of SoftPFReq misses
system.cpu57.dcache.SoftPFReq_accesses::.cpu57.data         1647                       # number of SoftPFReq accesses(hits+misses)
system.cpu57.dcache.SoftPFReq_accesses::total         1647                       # number of SoftPFReq accesses(hits+misses)
system.cpu57.dcache.SoftPFReq_miss_rate::.cpu57.data     0.668488                       # miss rate for SoftPFReq accesses
system.cpu57.dcache.SoftPFReq_miss_rate::total     0.668488                       # miss rate for SoftPFReq accesses
system.cpu57.dcache.SoftPFExReq_hits::.cpu57.data        48879                       # number of SoftPFExReq hits
system.cpu57.dcache.SoftPFExReq_hits::total        48879                       # number of SoftPFExReq hits
system.cpu57.dcache.SoftPFExReq_misses::.cpu57.data         5159                       # number of SoftPFExReq misses
system.cpu57.dcache.SoftPFExReq_misses::total         5159                       # number of SoftPFExReq misses
system.cpu57.dcache.SoftPFExReq_accesses::.cpu57.data        54038                       # number of SoftPFExReq accesses(hits+misses)
system.cpu57.dcache.SoftPFExReq_accesses::total        54038                       # number of SoftPFExReq accesses(hits+misses)
system.cpu57.dcache.SoftPFExReq_miss_rate::.cpu57.data     0.095470                       # miss rate for SoftPFExReq accesses
system.cpu57.dcache.SoftPFExReq_miss_rate::total     0.095470                       # miss rate for SoftPFExReq accesses
system.cpu57.dcache.WriteLineReq_hits::.cpu57.data         1261                       # number of WriteLineReq hits
system.cpu57.dcache.WriteLineReq_hits::total         1261                       # number of WriteLineReq hits
system.cpu57.dcache.WriteLineReq_misses::.cpu57.data        18121                       # number of WriteLineReq misses
system.cpu57.dcache.WriteLineReq_misses::total        18121                       # number of WriteLineReq misses
system.cpu57.dcache.WriteLineReq_accesses::.cpu57.data        19382                       # number of WriteLineReq accesses(hits+misses)
system.cpu57.dcache.WriteLineReq_accesses::total        19382                       # number of WriteLineReq accesses(hits+misses)
system.cpu57.dcache.WriteLineReq_miss_rate::.cpu57.data     0.934940                       # miss rate for WriteLineReq accesses
system.cpu57.dcache.WriteLineReq_miss_rate::total     0.934940                       # miss rate for WriteLineReq accesses
system.cpu57.dcache.LoadLockedReq_hits::.cpu57.data        56711                       # number of LoadLockedReq hits
system.cpu57.dcache.LoadLockedReq_hits::total        56711                       # number of LoadLockedReq hits
system.cpu57.dcache.LoadLockedReq_misses::.cpu57.data         1170                       # number of LoadLockedReq misses
system.cpu57.dcache.LoadLockedReq_misses::total         1170                       # number of LoadLockedReq misses
system.cpu57.dcache.LoadLockedReq_accesses::.cpu57.data        57881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu57.dcache.LoadLockedReq_accesses::total        57881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu57.dcache.LoadLockedReq_miss_rate::.cpu57.data     0.020214                       # miss rate for LoadLockedReq accesses
system.cpu57.dcache.LoadLockedReq_miss_rate::total     0.020214                       # miss rate for LoadLockedReq accesses
system.cpu57.dcache.StoreCondReq_hits::.cpu57.data        56800                       # number of StoreCondReq hits
system.cpu57.dcache.StoreCondReq_hits::total        56800                       # number of StoreCondReq hits
system.cpu57.dcache.StoreCondReq_misses::.cpu57.data          136                       # number of StoreCondReq misses
system.cpu57.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu57.dcache.StoreCondReq_accesses::.cpu57.data        56936                       # number of StoreCondReq accesses(hits+misses)
system.cpu57.dcache.StoreCondReq_accesses::total        56936                       # number of StoreCondReq accesses(hits+misses)
system.cpu57.dcache.StoreCondReq_miss_rate::.cpu57.data     0.002389                       # miss rate for StoreCondReq accesses
system.cpu57.dcache.StoreCondReq_miss_rate::total     0.002389                       # miss rate for StoreCondReq accesses
system.cpu57.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu57.dcache.tags.tagsinuse         239.827303                       # Cycle average of tags in use
system.cpu57.dcache.tags.total_refs           4821673                       # Total number of references to valid blocks.
system.cpu57.dcache.tags.sampled_refs          153535                       # Sample count of references to valid blocks.
system.cpu57.dcache.tags.avg_refs           31.404390                       # Average number of references to valid blocks.
system.cpu57.dcache.tags.warmup_cycle    2538932988540                       # Cycle when the warmup percentage was hit.
system.cpu57.dcache.tags.occ_blocks::.cpu57.data   239.827303                       # Average occupied blocks per requestor
system.cpu57.dcache.tags.occ_percent::.cpu57.data     0.234206                       # Average percentage of cache occupancy
system.cpu57.dcache.tags.occ_percent::total     0.234206                       # Average percentage of cache occupancy
system.cpu57.dcache.tags.occ_task_id_blocks::1024          662                       # Occupied blocks per task id
system.cpu57.dcache.tags.age_task_id_blocks_1024::4          662                       # Occupied blocks per task id
system.cpu57.dcache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu57.dcache.tags.tag_accesses         9797225                       # Number of tag accesses
system.cpu57.dcache.tags.data_accesses        9797225                       # Number of data accesses
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            7831232                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          39585740                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            149822                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           149822                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16085152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22540966                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean          941812                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6149510                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          790652                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         13755                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         804407                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         11174354                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        11174354                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      22575040                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9179468                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq      1064520                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedResp      1064520                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq        11776                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp        11776                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      3268016                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      3268016                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side      7683356                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     38524051                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.itb.walker.dma::system.l2.cpu_side      1047476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dtb.walker.dma::system.l2.cpu_side       264252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side       580411                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       428137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.itb.walker.dma::system.l2.cpu_side       105786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dtb.walker.dma::system.l2.cpu_side        14020                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side      1075119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side      1039544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.itb.walker.dma::system.l2.cpu_side       161526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dtb.walker.dma::system.l2.cpu_side        43904                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side       268874                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       219298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.itb.walker.dma::system.l2.cpu_side        30872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dtb.walker.dma::system.l2.cpu_side         9166                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side      1538539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       641591                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.itb.walker.dma::system.l2.cpu_side       299890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dtb.walker.dma::system.l2.cpu_side        64890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side      1173537                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       627225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.itb.walker.dma::system.l2.cpu_side       237614                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dtb.walker.dma::system.l2.cpu_side        28222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side      2450468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side      1041919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.itb.walker.dma::system.l2.cpu_side       400962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dtb.walker.dma::system.l2.cpu_side       102596                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side      4331929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       651699                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.itb.walker.dma::system.l2.cpu_side       853320                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dtb.walker.dma::system.l2.cpu_side       173580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side       909675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       564967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.itb.walker.dma::system.l2.cpu_side       170892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dtb.walker.dma::system.l2.cpu_side        33590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side       325940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       239461                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.itb.walker.dma::system.l2.cpu_side        42712                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dtb.walker.dma::system.l2.cpu_side        11010                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side      1968673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side      1110431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.itb.walker.dma::system.l2.cpu_side       394336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dtb.walker.dma::system.l2.cpu_side        39238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side      3696933                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side      1654389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.itb.walker.dma::system.l2.cpu_side       826880                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dtb.walker.dma::system.l2.cpu_side       265968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side       625349                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       482232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.itb.walker.dma::system.l2.cpu_side       101440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dtb.walker.dma::system.l2.cpu_side        14032                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side       153646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       100805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.itb.walker.dma::system.l2.cpu_side        13336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dtb.walker.dma::system.l2.cpu_side         3590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side       458463                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       412958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.itb.walker.dma::system.l2.cpu_side        60942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dtb.walker.dma::system.l2.cpu_side        18500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side       722810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       466083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.itb.walker.dma::system.l2.cpu_side       137822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dtb.walker.dma::system.l2.cpu_side        29580                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.icache.mem_side::system.l2.cpu_side       601342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dcache.mem_side::system.l2.cpu_side       565881                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.itb.walker.dma::system.l2.cpu_side        82112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu16.dtb.walker.dma::system.l2.cpu_side        24678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.icache.mem_side::system.l2.cpu_side       793854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dcache.mem_side::system.l2.cpu_side       708174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.itb.walker.dma::system.l2.cpu_side       136898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu17.dtb.walker.dma::system.l2.cpu_side        50150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.icache.mem_side::system.l2.cpu_side       436829                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dcache.mem_side::system.l2.cpu_side       384976                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.itb.walker.dma::system.l2.cpu_side        60290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu18.dtb.walker.dma::system.l2.cpu_side        15676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.icache.mem_side::system.l2.cpu_side       376984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dcache.mem_side::system.l2.cpu_side       356906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.itb.walker.dma::system.l2.cpu_side        52554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu19.dtb.walker.dma::system.l2.cpu_side        16532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.icache.mem_side::system.l2.cpu_side       558453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dcache.mem_side::system.l2.cpu_side       405334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.itb.walker.dma::system.l2.cpu_side       109324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu20.dtb.walker.dma::system.l2.cpu_side        16134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.icache.mem_side::system.l2.cpu_side       484526                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.dcache.mem_side::system.l2.cpu_side       443906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.itb.walker.dma::system.l2.cpu_side        68336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu21.dtb.walker.dma::system.l2.cpu_side        20274                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.icache.mem_side::system.l2.cpu_side      1450852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.dcache.mem_side::system.l2.cpu_side       718692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.itb.walker.dma::system.l2.cpu_side       265504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu22.dtb.walker.dma::system.l2.cpu_side        89070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.icache.mem_side::system.l2.cpu_side       456492                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.dcache.mem_side::system.l2.cpu_side       373340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.itb.walker.dma::system.l2.cpu_side        62368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu23.dtb.walker.dma::system.l2.cpu_side        19982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.icache.mem_side::system.l2.cpu_side       315164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.dcache.mem_side::system.l2.cpu_side       315456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.itb.walker.dma::system.l2.cpu_side        45288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu24.dtb.walker.dma::system.l2.cpu_side        10926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.icache.mem_side::system.l2.cpu_side       363574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.dcache.mem_side::system.l2.cpu_side       303359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.itb.walker.dma::system.l2.cpu_side        45574                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu25.dtb.walker.dma::system.l2.cpu_side        13334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.icache.mem_side::system.l2.cpu_side       183786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.dcache.mem_side::system.l2.cpu_side       161035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.itb.walker.dma::system.l2.cpu_side        20132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu26.dtb.walker.dma::system.l2.cpu_side         3988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.icache.mem_side::system.l2.cpu_side       379340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.dcache.mem_side::system.l2.cpu_side       326269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.itb.walker.dma::system.l2.cpu_side        53562                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu27.dtb.walker.dma::system.l2.cpu_side        16226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.icache.mem_side::system.l2.cpu_side       353395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.dcache.mem_side::system.l2.cpu_side       347816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.itb.walker.dma::system.l2.cpu_side        48550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu28.dtb.walker.dma::system.l2.cpu_side        15532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.icache.mem_side::system.l2.cpu_side       368517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.dcache.mem_side::system.l2.cpu_side       300102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.itb.walker.dma::system.l2.cpu_side        49298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu29.dtb.walker.dma::system.l2.cpu_side        15080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.icache.mem_side::system.l2.cpu_side       320195                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.dcache.mem_side::system.l2.cpu_side       266603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.itb.walker.dma::system.l2.cpu_side        43678                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu30.dtb.walker.dma::system.l2.cpu_side        12842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.icache.mem_side::system.l2.cpu_side      1410475                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.dcache.mem_side::system.l2.cpu_side       822262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.itb.walker.dma::system.l2.cpu_side       263692                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu31.dtb.walker.dma::system.l2.cpu_side        62688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu32.icache.mem_side::system.l2.cpu_side       243962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu32.dcache.mem_side::system.l2.cpu_side       233440                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu32.itb.walker.dma::system.l2.cpu_side        31076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu32.dtb.walker.dma::system.l2.cpu_side        10238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu33.icache.mem_side::system.l2.cpu_side       190729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu33.dcache.mem_side::system.l2.cpu_side       164086                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu33.itb.walker.dma::system.l2.cpu_side        23048                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu33.dtb.walker.dma::system.l2.cpu_side         6700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu34.icache.mem_side::system.l2.cpu_side       404395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu34.dcache.mem_side::system.l2.cpu_side       370323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu34.itb.walker.dma::system.l2.cpu_side        51688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu34.dtb.walker.dma::system.l2.cpu_side        17352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu35.icache.mem_side::system.l2.cpu_side       468090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu35.dcache.mem_side::system.l2.cpu_side       381992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu35.itb.walker.dma::system.l2.cpu_side        77068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu35.dtb.walker.dma::system.l2.cpu_side        22604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu36.icache.mem_side::system.l2.cpu_side       401231                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu36.dcache.mem_side::system.l2.cpu_side       307626                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu36.itb.walker.dma::system.l2.cpu_side        57516                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu36.dtb.walker.dma::system.l2.cpu_side        19604                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu37.icache.mem_side::system.l2.cpu_side       197964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu37.dcache.mem_side::system.l2.cpu_side       140952                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu37.itb.walker.dma::system.l2.cpu_side        23890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu37.dtb.walker.dma::system.l2.cpu_side         6894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu38.icache.mem_side::system.l2.cpu_side       282543                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu38.dcache.mem_side::system.l2.cpu_side       236002                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu38.itb.walker.dma::system.l2.cpu_side        40090                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu38.dtb.walker.dma::system.l2.cpu_side        13140                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu39.icache.mem_side::system.l2.cpu_side      1199180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu39.dcache.mem_side::system.l2.cpu_side       943451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu39.itb.walker.dma::system.l2.cpu_side       196238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu39.dtb.walker.dma::system.l2.cpu_side        60030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu40.icache.mem_side::system.l2.cpu_side       300711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu40.dcache.mem_side::system.l2.cpu_side       190177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu40.itb.walker.dma::system.l2.cpu_side        39210                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu40.dtb.walker.dma::system.l2.cpu_side        11172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu41.icache.mem_side::system.l2.cpu_side      8879301                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu41.dcache.mem_side::system.l2.cpu_side      3807957                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu41.itb.walker.dma::system.l2.cpu_side      1727040                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu41.dtb.walker.dma::system.l2.cpu_side       810226                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu42.icache.mem_side::system.l2.cpu_side      1012724                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu42.dcache.mem_side::system.l2.cpu_side       626969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu42.itb.walker.dma::system.l2.cpu_side       108240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu42.dtb.walker.dma::system.l2.cpu_side        33566                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu43.icache.mem_side::system.l2.cpu_side       797872                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu43.dcache.mem_side::system.l2.cpu_side       397221                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu43.itb.walker.dma::system.l2.cpu_side       156684                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu43.dtb.walker.dma::system.l2.cpu_side        22964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu44.icache.mem_side::system.l2.cpu_side      1399254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu44.dcache.mem_side::system.l2.cpu_side       559886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu44.itb.walker.dma::system.l2.cpu_side       225646                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu44.dtb.walker.dma::system.l2.cpu_side        75084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu45.icache.mem_side::system.l2.cpu_side      1018700                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu45.dcache.mem_side::system.l2.cpu_side       741532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu45.itb.walker.dma::system.l2.cpu_side       161430                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu45.dtb.walker.dma::system.l2.cpu_side        59308                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu46.icache.mem_side::system.l2.cpu_side       280335                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu46.dcache.mem_side::system.l2.cpu_side       232156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu46.itb.walker.dma::system.l2.cpu_side        41932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu46.dtb.walker.dma::system.l2.cpu_side        13528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu47.icache.mem_side::system.l2.cpu_side       817890                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu47.dcache.mem_side::system.l2.cpu_side       744003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu47.itb.walker.dma::system.l2.cpu_side       128042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu47.dtb.walker.dma::system.l2.cpu_side        45964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu48.icache.mem_side::system.l2.cpu_side       802676                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu48.dcache.mem_side::system.l2.cpu_side       581329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu48.itb.walker.dma::system.l2.cpu_side        91896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu48.dtb.walker.dma::system.l2.cpu_side        29462                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu49.icache.mem_side::system.l2.cpu_side      1025860                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu49.dcache.mem_side::system.l2.cpu_side       693296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu49.itb.walker.dma::system.l2.cpu_side       142578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu49.dtb.walker.dma::system.l2.cpu_side        38840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu50.icache.mem_side::system.l2.cpu_side       529254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu50.dcache.mem_side::system.l2.cpu_side       611176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu50.itb.walker.dma::system.l2.cpu_side        94808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu50.dtb.walker.dma::system.l2.cpu_side        12944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu51.icache.mem_side::system.l2.cpu_side       366176                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu51.dcache.mem_side::system.l2.cpu_side       377405                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu51.itb.walker.dma::system.l2.cpu_side        51710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu51.dtb.walker.dma::system.l2.cpu_side        16994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu52.icache.mem_side::system.l2.cpu_side      2419396                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu52.dcache.mem_side::system.l2.cpu_side      1275410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu52.itb.walker.dma::system.l2.cpu_side       485036                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu52.dtb.walker.dma::system.l2.cpu_side       111252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu53.icache.mem_side::system.l2.cpu_side       390855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu53.dcache.mem_side::system.l2.cpu_side       311284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu53.itb.walker.dma::system.l2.cpu_side        49178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu53.dtb.walker.dma::system.l2.cpu_side        17774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu54.icache.mem_side::system.l2.cpu_side       478262                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu54.dcache.mem_side::system.l2.cpu_side       473954                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu54.itb.walker.dma::system.l2.cpu_side        75100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu54.dtb.walker.dma::system.l2.cpu_side        23178                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu55.icache.mem_side::system.l2.cpu_side       686143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu55.dcache.mem_side::system.l2.cpu_side       620889                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu55.itb.walker.dma::system.l2.cpu_side       105666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu55.dtb.walker.dma::system.l2.cpu_side        34568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu56.icache.mem_side::system.l2.cpu_side       538476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu56.dcache.mem_side::system.l2.cpu_side       542810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu56.itb.walker.dma::system.l2.cpu_side        77886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu56.dtb.walker.dma::system.l2.cpu_side        26132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu57.icache.mem_side::system.l2.cpu_side       500843                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu57.dcache.mem_side::system.l2.cpu_side       532382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu57.itb.walker.dma::system.l2.cpu_side        81632                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu57.dtb.walker.dma::system.l2.cpu_side        26688                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu58.icache.mem_side::system.l2.cpu_side       130282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu58.dcache.mem_side::system.l2.cpu_side       106808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu58.itb.walker.dma::system.l2.cpu_side        15920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu58.dtb.walker.dma::system.l2.cpu_side         4746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu59.icache.mem_side::system.l2.cpu_side       337383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu59.dcache.mem_side::system.l2.cpu_side       283061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu59.itb.walker.dma::system.l2.cpu_side        50618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu59.dtb.walker.dma::system.l2.cpu_side        13980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu60.icache.mem_side::system.l2.cpu_side      2794877                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu60.dcache.mem_side::system.l2.cpu_side      1810970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu60.itb.walker.dma::system.l2.cpu_side       493108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu60.dtb.walker.dma::system.l2.cpu_side       115202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu61.icache.mem_side::system.l2.cpu_side      1702936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu61.dcache.mem_side::system.l2.cpu_side      1003380                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu61.itb.walker.dma::system.l2.cpu_side       320778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu61.dtb.walker.dma::system.l2.cpu_side       101494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu62.icache.mem_side::system.l2.cpu_side       297003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu62.dcache.mem_side::system.l2.cpu_side       288355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu62.itb.walker.dma::system.l2.cpu_side        44186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu62.dtb.walker.dma::system.l2.cpu_side        15750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu63.icache.mem_side::system.l2.cpu_side       152003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu63.dcache.mem_side::system.l2.cpu_side       136367                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu63.itb.walker.dma::system.l2.cpu_side        19394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu63.dtb.walker.dma::system.l2.cpu_side         6482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu64.icache.mem_side::system.l2.cpu_side       147136                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu64.dcache.mem_side::system.l2.cpu_side       140228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu64.itb.walker.dma::system.l2.cpu_side        19774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu64.dtb.walker.dma::system.l2.cpu_side         6808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             157834710                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side    320262720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side   1422590054                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.itb.walker.dma::system.l2.cpu_side      4189904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dtb.walker.dma::system.l2.cpu_side      1057008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side     24692696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side     11091298                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.itb.walker.dma::system.l2.cpu_side       423144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dtb.walker.dma::system.l2.cpu_side        56080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side     45799424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side     26908515                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.itb.walker.dma::system.l2.cpu_side       646104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dtb.walker.dma::system.l2.cpu_side       175616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side     11398824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      5741411                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.itb.walker.dma::system.l2.cpu_side       123488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dtb.walker.dma::system.l2.cpu_side        36664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side     65570384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side     17534782                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.itb.walker.dma::system.l2.cpu_side      1199560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dtb.walker.dma::system.l2.cpu_side       259560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side     49996152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side     17401618                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.itb.walker.dma::system.l2.cpu_side       950456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dtb.walker.dma::system.l2.cpu_side       112888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side    104477728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side     27943093                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.itb.walker.dma::system.l2.cpu_side      1603848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dtb.walker.dma::system.l2.cpu_side       410384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side    184752584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side     19791024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.itb.walker.dma::system.l2.cpu_side      3413280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dtb.walker.dma::system.l2.cpu_side       694320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side     38735600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     15320853                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.itb.walker.dma::system.l2.cpu_side       683568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dtb.walker.dma::system.l2.cpu_side       134360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side     13828760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      6240194                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.itb.walker.dma::system.l2.cpu_side       170848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dtb.walker.dma::system.l2.cpu_side        44040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side     83917888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     31345475                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.itb.walker.dma::system.l2.cpu_side      1577344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dtb.walker.dma::system.l2.cpu_side       156952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side    157656168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     45945565                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.itb.walker.dma::system.l2.cpu_side      3307520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dtb.walker.dma::system.l2.cpu_side      1063872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side     26601104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     12030369                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.itb.walker.dma::system.l2.cpu_side       405760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dtb.walker.dma::system.l2.cpu_side        56128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side      6474296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side      2545993                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.itb.walker.dma::system.l2.cpu_side        53344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dtb.walker.dma::system.l2.cpu_side        14360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side     19479008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     10746865                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.itb.walker.dma::system.l2.cpu_side       243768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dtb.walker.dma::system.l2.cpu_side        74000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side     30757000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     12199293                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.itb.walker.dma::system.l2.cpu_side       551288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dtb.walker.dma::system.l2.cpu_side       118320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.icache.mem_side::system.l2.cpu_side     25573552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dcache.mem_side::system.l2.cpu_side     14197823                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.itb.walker.dma::system.l2.cpu_side       328448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu16.dtb.walker.dma::system.l2.cpu_side        98712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.icache.mem_side::system.l2.cpu_side     33786584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dcache.mem_side::system.l2.cpu_side     18330607                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.itb.walker.dma::system.l2.cpu_side       547592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu17.dtb.walker.dma::system.l2.cpu_side       200600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.icache.mem_side::system.l2.cpu_side     18552704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dcache.mem_side::system.l2.cpu_side      9635289                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.itb.walker.dma::system.l2.cpu_side       241160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu18.dtb.walker.dma::system.l2.cpu_side        62704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.icache.mem_side::system.l2.cpu_side     15998504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dcache.mem_side::system.l2.cpu_side      9398614                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.itb.walker.dma::system.l2.cpu_side       210216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu19.dtb.walker.dma::system.l2.cpu_side        66128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.icache.mem_side::system.l2.cpu_side     23740368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dcache.mem_side::system.l2.cpu_side     10553856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.itb.walker.dma::system.l2.cpu_side       437296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu20.dtb.walker.dma::system.l2.cpu_side        64536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.icache.mem_side::system.l2.cpu_side     20585336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.dcache.mem_side::system.l2.cpu_side     11201831                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.itb.walker.dma::system.l2.cpu_side       273344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu21.dtb.walker.dma::system.l2.cpu_side        81096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.icache.mem_side::system.l2.cpu_side     61814432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.dcache.mem_side::system.l2.cpu_side     19464544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.itb.walker.dma::system.l2.cpu_side      1062016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu22.dtb.walker.dma::system.l2.cpu_side       356280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.icache.mem_side::system.l2.cpu_side     19387592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.dcache.mem_side::system.l2.cpu_side      9467355                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.itb.walker.dma::system.l2.cpu_side       249472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu23.dtb.walker.dma::system.l2.cpu_side        79928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.icache.mem_side::system.l2.cpu_side     13356784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.dcache.mem_side::system.l2.cpu_side      8105215                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.itb.walker.dma::system.l2.cpu_side       181152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu24.dtb.walker.dma::system.l2.cpu_side        43704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.icache.mem_side::system.l2.cpu_side     15421464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.dcache.mem_side::system.l2.cpu_side      7410990                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.itb.walker.dma::system.l2.cpu_side       182296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu25.dtb.walker.dma::system.l2.cpu_side        53336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.icache.mem_side::system.l2.cpu_side      7749696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.dcache.mem_side::system.l2.cpu_side      4057871                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.itb.walker.dma::system.l2.cpu_side        80528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu26.dtb.walker.dma::system.l2.cpu_side        15952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.icache.mem_side::system.l2.cpu_side     16092520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.dcache.mem_side::system.l2.cpu_side      8394273                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.itb.walker.dma::system.l2.cpu_side       214248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu27.dtb.walker.dma::system.l2.cpu_side        64904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.icache.mem_side::system.l2.cpu_side     14984720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.dcache.mem_side::system.l2.cpu_side      8790413                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.itb.walker.dma::system.l2.cpu_side       194200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu28.dtb.walker.dma::system.l2.cpu_side        62128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.icache.mem_side::system.l2.cpu_side     15629112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.dcache.mem_side::system.l2.cpu_side      7777001                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.itb.walker.dma::system.l2.cpu_side       197192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu29.dtb.walker.dma::system.l2.cpu_side        60320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.icache.mem_side::system.l2.cpu_side     13566560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.dcache.mem_side::system.l2.cpu_side      6865882                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.itb.walker.dma::system.l2.cpu_side       174712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu30.dtb.walker.dma::system.l2.cpu_side        51368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.icache.mem_side::system.l2.cpu_side     60084360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.dcache.mem_side::system.l2.cpu_side     21630838                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.itb.walker.dma::system.l2.cpu_side      1054768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu31.dtb.walker.dma::system.l2.cpu_side       250752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu32.icache.mem_side::system.l2.cpu_side     10312304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu32.dcache.mem_side::system.l2.cpu_side      5897930                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu32.itb.walker.dma::system.l2.cpu_side       124304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu32.dtb.walker.dma::system.l2.cpu_side        40952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu33.icache.mem_side::system.l2.cpu_side      8040216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu33.dcache.mem_side::system.l2.cpu_side      4119522                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu33.itb.walker.dma::system.l2.cpu_side        92192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu33.dtb.walker.dma::system.l2.cpu_side        26800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu34.icache.mem_side::system.l2.cpu_side     17155840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu34.dcache.mem_side::system.l2.cpu_side      9471504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu34.itb.walker.dma::system.l2.cpu_side       206752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu34.dtb.walker.dma::system.l2.cpu_side        69408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu35.icache.mem_side::system.l2.cpu_side     19872680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu35.dcache.mem_side::system.l2.cpu_side      9816056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu35.itb.walker.dma::system.l2.cpu_side       308272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu35.dtb.walker.dma::system.l2.cpu_side        90416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu36.icache.mem_side::system.l2.cpu_side     17019216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu36.dcache.mem_side::system.l2.cpu_side      7151638                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu36.itb.walker.dma::system.l2.cpu_side       230064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu36.dtb.walker.dma::system.l2.cpu_side        78416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu37.icache.mem_side::system.l2.cpu_side      8345656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu37.dcache.mem_side::system.l2.cpu_side      3769584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu37.itb.walker.dma::system.l2.cpu_side        95560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu37.dtb.walker.dma::system.l2.cpu_side        27576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu38.icache.mem_side::system.l2.cpu_side     11953568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu38.dcache.mem_side::system.l2.cpu_side      6154697                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu38.itb.walker.dma::system.l2.cpu_side       160360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu38.dtb.walker.dma::system.l2.cpu_side        52560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu39.icache.mem_side::system.l2.cpu_side     51062600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu39.dcache.mem_side::system.l2.cpu_side     24705065                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu39.itb.walker.dma::system.l2.cpu_side       784952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu39.dtb.walker.dma::system.l2.cpu_side       240120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu40.icache.mem_side::system.l2.cpu_side     12727088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu40.dcache.mem_side::system.l2.cpu_side      4946693                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu40.itb.walker.dma::system.l2.cpu_side       156840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu40.dtb.walker.dma::system.l2.cpu_side        44688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu41.icache.mem_side::system.l2.cpu_side    378746136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu41.dcache.mem_side::system.l2.cpu_side    111638176                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu41.itb.walker.dma::system.l2.cpu_side      6908160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu41.dtb.walker.dma::system.l2.cpu_side      3240904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu42.icache.mem_side::system.l2.cpu_side     43104704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu42.dcache.mem_side::system.l2.cpu_side     16174061                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu42.itb.walker.dma::system.l2.cpu_side       432960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu42.dtb.walker.dma::system.l2.cpu_side       134264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu43.icache.mem_side::system.l2.cpu_side     33936872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu43.dcache.mem_side::system.l2.cpu_side     10583010                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu43.itb.walker.dma::system.l2.cpu_side       626736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu43.dtb.walker.dma::system.l2.cpu_side        91856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu44.icache.mem_side::system.l2.cpu_side     59595024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu44.dcache.mem_side::system.l2.cpu_side     15215493                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu44.itb.walker.dma::system.l2.cpu_side       902584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu44.dtb.walker.dma::system.l2.cpu_side       300336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu45.icache.mem_side::system.l2.cpu_side     43357240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu45.dcache.mem_side::system.l2.cpu_side     19561174                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu45.itb.walker.dma::system.l2.cpu_side       645720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu45.dtb.walker.dma::system.l2.cpu_side       237232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu46.icache.mem_side::system.l2.cpu_side     11852832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu46.dcache.mem_side::system.l2.cpu_side      6104667                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu46.itb.walker.dma::system.l2.cpu_side       167728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu46.dtb.walker.dma::system.l2.cpu_side        54112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu47.icache.mem_side::system.l2.cpu_side     34787720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu47.dcache.mem_side::system.l2.cpu_side     19661163                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu47.itb.walker.dma::system.l2.cpu_side       512168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu47.dtb.walker.dma::system.l2.cpu_side       183856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu48.icache.mem_side::system.l2.cpu_side     34137776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu48.dcache.mem_side::system.l2.cpu_side     15326999                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu48.itb.walker.dma::system.l2.cpu_side       367584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu48.dtb.walker.dma::system.l2.cpu_side       117848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu49.icache.mem_side::system.l2.cpu_side     43659480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu49.dcache.mem_side::system.l2.cpu_side     18040352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu49.itb.walker.dma::system.l2.cpu_side       570312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu49.dtb.walker.dma::system.l2.cpu_side       155360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu50.icache.mem_side::system.l2.cpu_side     22470144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu50.dcache.mem_side::system.l2.cpu_side     15895408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu50.itb.walker.dma::system.l2.cpu_side       379232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu50.dtb.walker.dma::system.l2.cpu_side        51776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu51.icache.mem_side::system.l2.cpu_side     15511336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu51.dcache.mem_side::system.l2.cpu_side      9834881                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu51.itb.walker.dma::system.l2.cpu_side       206840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu51.dtb.walker.dma::system.l2.cpu_side        67976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu52.icache.mem_side::system.l2.cpu_side    103114576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu52.dcache.mem_side::system.l2.cpu_side     34444200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu52.itb.walker.dma::system.l2.cpu_side      1940144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu52.dtb.walker.dma::system.l2.cpu_side       445008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu53.icache.mem_side::system.l2.cpu_side     16562680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu53.dcache.mem_side::system.l2.cpu_side      7997598                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu53.itb.walker.dma::system.l2.cpu_side       196712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu53.dtb.walker.dma::system.l2.cpu_side        71096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu54.icache.mem_side::system.l2.cpu_side     20291232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu54.dcache.mem_side::system.l2.cpu_side     12349718                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu54.itb.walker.dma::system.l2.cpu_side       300400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu54.dtb.walker.dma::system.l2.cpu_side        92712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu55.icache.mem_side::system.l2.cpu_side     29160008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu55.dcache.mem_side::system.l2.cpu_side     15936536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu55.itb.walker.dma::system.l2.cpu_side       422664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu55.dtb.walker.dma::system.l2.cpu_side       138272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu56.icache.mem_side::system.l2.cpu_side     22858736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu56.dcache.mem_side::system.l2.cpu_side     13871666                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu56.itb.walker.dma::system.l2.cpu_side       311544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu56.dtb.walker.dma::system.l2.cpu_side       104528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu57.icache.mem_side::system.l2.cpu_side     21252248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu57.dcache.mem_side::system.l2.cpu_side     14180255                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu57.itb.walker.dma::system.l2.cpu_side       326528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu57.dtb.walker.dma::system.l2.cpu_side       106752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu58.icache.mem_side::system.l2.cpu_side      5440832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu58.dcache.mem_side::system.l2.cpu_side      2735439                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu58.itb.walker.dma::system.l2.cpu_side        63680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu58.dtb.walker.dma::system.l2.cpu_side        18984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu59.icache.mem_side::system.l2.cpu_side     14276328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu59.dcache.mem_side::system.l2.cpu_side      7506631                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu59.itb.walker.dma::system.l2.cpu_side       202472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu59.dtb.walker.dma::system.l2.cpu_side        55920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu60.icache.mem_side::system.l2.cpu_side    119128592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu60.dcache.mem_side::system.l2.cpu_side     48615816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu60.itb.walker.dma::system.l2.cpu_side      1972432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu60.dtb.walker.dma::system.l2.cpu_side       460808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu61.icache.mem_side::system.l2.cpu_side     72538296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu61.dcache.mem_side::system.l2.cpu_side     26671376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu61.itb.walker.dma::system.l2.cpu_side      1283112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu61.dtb.walker.dma::system.l2.cpu_side       405976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu62.icache.mem_side::system.l2.cpu_side     12551008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu62.dcache.mem_side::system.l2.cpu_side      7651355                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu62.itb.walker.dma::system.l2.cpu_side       176744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu62.dtb.walker.dma::system.l2.cpu_side        63000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu63.icache.mem_side::system.l2.cpu_side      6363528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu63.dcache.mem_side::system.l2.cpu_side      3408753                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu63.itb.walker.dma::system.l2.cpu_side        77576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu63.dtb.walker.dma::system.l2.cpu_side        25928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu64.icache.mem_side::system.l2.cpu_side      6155056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu64.dcache.mem_side::system.l2.cpu_side      3564387                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu64.itb.walker.dma::system.l2.cpu_side        79096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu64.dtb.walker.dma::system.l2.cpu_side        27232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5341530743                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15502178                       # Total snoops (count)
system.tol2bus.snoopTraffic                 834488320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         71559225                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            4.181731                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev          12.289728                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               50518275     70.60%     70.60% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6960328      9.73%     80.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1953557      2.73%     83.05% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1115243      1.56%     84.61% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 787891      1.10%     85.71% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 608325      0.85%     86.56% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 637513      0.89%     87.45% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 461996      0.65%     88.10% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 408788      0.57%     88.67% # Request fanout histogram
system.tol2bus.snoop_fanout::9                 387290      0.54%     89.21% # Request fanout histogram
system.tol2bus.snoop_fanout::10                310290      0.43%     89.65% # Request fanout histogram
system.tol2bus.snoop_fanout::11                361941      0.51%     90.15% # Request fanout histogram
system.tol2bus.snoop_fanout::12                334703      0.47%     90.62% # Request fanout histogram
system.tol2bus.snoop_fanout::13                405824      0.57%     91.19% # Request fanout histogram
system.tol2bus.snoop_fanout::14                338003      0.47%     91.66% # Request fanout histogram
system.tol2bus.snoop_fanout::15                220182      0.31%     91.97% # Request fanout histogram
system.tol2bus.snoop_fanout::16                184212      0.26%     92.22% # Request fanout histogram
system.tol2bus.snoop_fanout::17                191764      0.27%     92.49% # Request fanout histogram
system.tol2bus.snoop_fanout::18                142973      0.20%     92.69% # Request fanout histogram
system.tol2bus.snoop_fanout::19                132821      0.19%     92.88% # Request fanout histogram
system.tol2bus.snoop_fanout::20                115257      0.16%     93.04% # Request fanout histogram
system.tol2bus.snoop_fanout::21                132361      0.18%     93.22% # Request fanout histogram
system.tol2bus.snoop_fanout::22                133565      0.19%     93.41% # Request fanout histogram
system.tol2bus.snoop_fanout::23                123073      0.17%     93.58% # Request fanout histogram
system.tol2bus.snoop_fanout::24                117395      0.16%     93.75% # Request fanout histogram
system.tol2bus.snoop_fanout::25                104398      0.15%     93.89% # Request fanout histogram
system.tol2bus.snoop_fanout::26                 99143      0.14%     94.03% # Request fanout histogram
system.tol2bus.snoop_fanout::27                102021      0.14%     94.17% # Request fanout histogram
system.tol2bus.snoop_fanout::28                 96771      0.14%     94.31% # Request fanout histogram
system.tol2bus.snoop_fanout::29                 85560      0.12%     94.43% # Request fanout histogram
system.tol2bus.snoop_fanout::30                 79586      0.11%     94.54% # Request fanout histogram
system.tol2bus.snoop_fanout::31                 78750      0.11%     94.65% # Request fanout histogram
system.tol2bus.snoop_fanout::32                 79436      0.11%     94.76% # Request fanout histogram
system.tol2bus.snoop_fanout::33                 80868      0.11%     94.87% # Request fanout histogram
system.tol2bus.snoop_fanout::34                 80293      0.11%     94.98% # Request fanout histogram
system.tol2bus.snoop_fanout::35                 80902      0.11%     95.10% # Request fanout histogram
system.tol2bus.snoop_fanout::36                 83069      0.12%     95.21% # Request fanout histogram
system.tol2bus.snoop_fanout::37                 83942      0.12%     95.33% # Request fanout histogram
system.tol2bus.snoop_fanout::38                 83444      0.12%     95.45% # Request fanout histogram
system.tol2bus.snoop_fanout::39                 87038      0.12%     95.57% # Request fanout histogram
system.tol2bus.snoop_fanout::40                 87471      0.12%     95.69% # Request fanout histogram
system.tol2bus.snoop_fanout::41                 88078      0.12%     95.81% # Request fanout histogram
system.tol2bus.snoop_fanout::42                 91126      0.13%     95.94% # Request fanout histogram
system.tol2bus.snoop_fanout::43                 82568      0.12%     96.06% # Request fanout histogram
system.tol2bus.snoop_fanout::44                 81438      0.11%     96.17% # Request fanout histogram
system.tol2bus.snoop_fanout::45                 81312      0.11%     96.28% # Request fanout histogram
system.tol2bus.snoop_fanout::46                 83919      0.12%     96.40% # Request fanout histogram
system.tol2bus.snoop_fanout::47                 94341      0.13%     96.53% # Request fanout histogram
system.tol2bus.snoop_fanout::48                 87430      0.12%     96.66% # Request fanout histogram
system.tol2bus.snoop_fanout::49                 89541      0.13%     96.78% # Request fanout histogram
system.tol2bus.snoop_fanout::50                 92242      0.13%     96.91% # Request fanout histogram
system.tol2bus.snoop_fanout::51                 95541      0.13%     97.04% # Request fanout histogram
system.tol2bus.snoop_fanout::52                 97990      0.14%     97.18% # Request fanout histogram
system.tol2bus.snoop_fanout::53                105822      0.15%     97.33% # Request fanout histogram
system.tol2bus.snoop_fanout::54                108787      0.15%     97.48% # Request fanout histogram
system.tol2bus.snoop_fanout::55                111858      0.16%     97.64% # Request fanout histogram
system.tol2bus.snoop_fanout::56                113433      0.16%     97.80% # Request fanout histogram
system.tol2bus.snoop_fanout::57                113572      0.16%     97.95% # Request fanout histogram
system.tol2bus.snoop_fanout::58                116053      0.16%     98.12% # Request fanout histogram
system.tol2bus.snoop_fanout::59                132475      0.19%     98.30% # Request fanout histogram
system.tol2bus.snoop_fanout::60                148487      0.21%     98.51% # Request fanout histogram
system.tol2bus.snoop_fanout::61                158540      0.22%     98.73% # Request fanout histogram
system.tol2bus.snoop_fanout::62                199705      0.28%     99.01% # Request fanout histogram
system.tol2bus.snoop_fanout::63                281196      0.39%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::64                426829      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::65                   613      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::66                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::67                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::68                     4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::69                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::70                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::71                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::72                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::73                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::74                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::75                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::76                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::77                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::78                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::79                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::80                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::81                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::82                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::83                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::84                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::85                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::86                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::87                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::88                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::89                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::90                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::91                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::92                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::93                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::94                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::95                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::96                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::97                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::98                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::99                     1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::100                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::101                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::102                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::103                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::104                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::105                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::106                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::107                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::108                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::109                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::110                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::111                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::112                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::113                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::114                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::115                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::116                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::117                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::118                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::119                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::120                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::121                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::122                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::123                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::124                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::125                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::126                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::127                    1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::128                    2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::129                    0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::130                    0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value            128                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           71559225                       # Request fanout histogram
system.iocache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide         258082                       # number of demand (read+write) misses
system.iocache.demand_misses::total            258082                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        258082                       # number of overall misses
system.iocache.overall_misses::total           258082                       # number of overall misses
system.iocache.demand_accesses::.pci_ide       258082                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          258082                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       258082                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         258082                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         255712                       # number of writebacks
system.iocache.writebacks::total               255712                       # number of writebacks
system.iocache.replacements                    258064                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide          2354                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             2354                       # number of ReadReq misses
system.iocache.ReadReq_accesses::.pci_ide         2354                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           2354                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_misses::.pci_ide       255728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       255728                       # number of WriteLineReq misses
system.iocache.WriteLineReq_accesses::.pci_ide       255728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       255728                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                2.317924                       # Cycle average of tags in use
system.iocache.tags.total_refs                 258082                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               258082                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3268853150421                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide     2.317924                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide     0.144870                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.144870                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              2322738                       # Number of tag accesses
system.iocache.tags.data_accesses             2322738                       # Number of data accesses
system.cpu38.numPwrStateTransitions              2221                       # Number of power state transitions
system.cpu38.pwrStateClkGateDist::samples         1108                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::mean   3436479321.140794                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::stdev  24185102882.761795                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::1000-5e+10         1102     99.46%     99.46% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::5e+10-1e+11            2      0.18%     99.64% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::1e+11-1.5e+11            2      0.18%     99.82% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::3.5e+11-4e+11            1      0.09%     99.91% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::6.5e+11-7e+11            1      0.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateClkGateDist::total          1108                       # Distribution of time spent in the clock gated state
system.cpu38.pwrStateResidencyTicks::ON   15022413076                       # Cumulative time (in ticks) in various power states
system.cpu38.pwrStateResidencyTicks::CLK_GATED 3807619087824                       # Cumulative time (in ticks) in various power states
system.cpu38.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu38.icache.demand_hits::.cpu38.inst      8060435                       # number of demand (read+write) hits
system.cpu38.icache.demand_hits::total        8060435                       # number of demand (read+write) hits
system.cpu38.icache.overall_hits::.cpu38.inst      8060435                       # number of overall hits
system.cpu38.icache.overall_hits::total       8060435                       # number of overall hits
system.cpu38.icache.demand_misses::.cpu38.inst        93614                       # number of demand (read+write) misses
system.cpu38.icache.demand_misses::total        93614                       # number of demand (read+write) misses
system.cpu38.icache.overall_misses::.cpu38.inst        93614                       # number of overall misses
system.cpu38.icache.overall_misses::total        93614                       # number of overall misses
system.cpu38.icache.demand_accesses::.cpu38.inst      8154049                       # number of demand (read+write) accesses
system.cpu38.icache.demand_accesses::total      8154049                       # number of demand (read+write) accesses
system.cpu38.icache.overall_accesses::.cpu38.inst      8154049                       # number of overall (read+write) accesses
system.cpu38.icache.overall_accesses::total      8154049                       # number of overall (read+write) accesses
system.cpu38.icache.demand_miss_rate::.cpu38.inst     0.011481                       # miss rate for demand accesses
system.cpu38.icache.demand_miss_rate::total     0.011481                       # miss rate for demand accesses
system.cpu38.icache.overall_miss_rate::.cpu38.inst     0.011481                       # miss rate for overall accesses
system.cpu38.icache.overall_miss_rate::total     0.011481                       # miss rate for overall accesses
system.cpu38.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu38.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu38.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu38.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu38.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu38.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu38.icache.writebacks::.writebacks        93091                       # number of writebacks
system.cpu38.icache.writebacks::total           93091                       # number of writebacks
system.cpu38.icache.replacements                93091                       # number of replacements
system.cpu38.icache.ReadReq_hits::.cpu38.inst      8060435                       # number of ReadReq hits
system.cpu38.icache.ReadReq_hits::total       8060435                       # number of ReadReq hits
system.cpu38.icache.ReadReq_misses::.cpu38.inst        93614                       # number of ReadReq misses
system.cpu38.icache.ReadReq_misses::total        93614                       # number of ReadReq misses
system.cpu38.icache.ReadReq_accesses::.cpu38.inst      8154049                       # number of ReadReq accesses(hits+misses)
system.cpu38.icache.ReadReq_accesses::total      8154049                       # number of ReadReq accesses(hits+misses)
system.cpu38.icache.ReadReq_miss_rate::.cpu38.inst     0.011481                       # miss rate for ReadReq accesses
system.cpu38.icache.ReadReq_miss_rate::total     0.011481                       # miss rate for ReadReq accesses
system.cpu38.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu38.icache.tags.tagsinuse         248.340512                       # Cycle average of tags in use
system.cpu38.icache.tags.total_refs           8154049                       # Total number of references to valid blocks.
system.cpu38.icache.tags.sampled_refs           93614                       # Sample count of references to valid blocks.
system.cpu38.icache.tags.avg_refs           87.102880                       # Average number of references to valid blocks.
system.cpu38.icache.tags.warmup_cycle    1929571475020                       # Cycle when the warmup percentage was hit.
system.cpu38.icache.tags.occ_blocks::.cpu38.inst   248.340512                       # Average occupied blocks per requestor
system.cpu38.icache.tags.occ_percent::.cpu38.inst     0.485040                       # Average percentage of cache occupancy
system.cpu38.icache.tags.occ_percent::total     0.485040                       # Average percentage of cache occupancy
system.cpu38.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu38.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu38.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu38.icache.tags.tag_accesses        16401712                       # Number of tag accesses
system.cpu38.icache.tags.data_accesses       16401712                       # Number of data accesses
system.cpu38.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu38.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu38.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu38.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu38.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu38.dcache.demand_hits::.cpu38.data      2959669                       # number of demand (read+write) hits
system.cpu38.dcache.demand_hits::total        2959669                       # number of demand (read+write) hits
system.cpu38.dcache.overall_hits::.cpu38.data      2986090                       # number of overall hits
system.cpu38.dcache.overall_hits::total       2986090                       # number of overall hits
system.cpu38.dcache.demand_misses::.cpu38.data        69298                       # number of demand (read+write) misses
system.cpu38.dcache.demand_misses::total        69298                       # number of demand (read+write) misses
system.cpu38.dcache.overall_misses::.cpu38.data        71974                       # number of overall misses
system.cpu38.dcache.overall_misses::total        71974                       # number of overall misses
system.cpu38.dcache.demand_accesses::.cpu38.data      3028967                       # number of demand (read+write) accesses
system.cpu38.dcache.demand_accesses::total      3028967                       # number of demand (read+write) accesses
system.cpu38.dcache.overall_accesses::.cpu38.data      3058064                       # number of overall (read+write) accesses
system.cpu38.dcache.overall_accesses::total      3058064                       # number of overall (read+write) accesses
system.cpu38.dcache.demand_miss_rate::.cpu38.data     0.022878                       # miss rate for demand accesses
system.cpu38.dcache.demand_miss_rate::total     0.022878                       # miss rate for demand accesses
system.cpu38.dcache.overall_miss_rate::.cpu38.data     0.023536                       # miss rate for overall accesses
system.cpu38.dcache.overall_miss_rate::total     0.023536                       # miss rate for overall accesses
system.cpu38.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu38.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu38.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu38.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu38.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu38.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu38.dcache.writebacks::.writebacks        26214                       # number of writebacks
system.cpu38.dcache.writebacks::total           26214                       # number of writebacks
system.cpu38.dcache.replacements                59611                       # number of replacements
system.cpu38.dcache.ReadReq_hits::.cpu38.data      1890024                       # number of ReadReq hits
system.cpu38.dcache.ReadReq_hits::total       1890024                       # number of ReadReq hits
system.cpu38.dcache.ReadReq_misses::.cpu38.data        48741                       # number of ReadReq misses
system.cpu38.dcache.ReadReq_misses::total        48741                       # number of ReadReq misses
system.cpu38.dcache.ReadReq_accesses::.cpu38.data      1938765                       # number of ReadReq accesses(hits+misses)
system.cpu38.dcache.ReadReq_accesses::total      1938765                       # number of ReadReq accesses(hits+misses)
system.cpu38.dcache.ReadReq_miss_rate::.cpu38.data     0.025140                       # miss rate for ReadReq accesses
system.cpu38.dcache.ReadReq_miss_rate::total     0.025140                       # miss rate for ReadReq accesses
system.cpu38.dcache.WriteReq_hits::.cpu38.data      1069313                       # number of WriteReq hits
system.cpu38.dcache.WriteReq_hits::total      1069313                       # number of WriteReq hits
system.cpu38.dcache.WriteReq_misses::.cpu38.data        13123                       # number of WriteReq misses
system.cpu38.dcache.WriteReq_misses::total        13123                       # number of WriteReq misses
system.cpu38.dcache.WriteReq_accesses::.cpu38.data      1082436                       # number of WriteReq accesses(hits+misses)
system.cpu38.dcache.WriteReq_accesses::total      1082436                       # number of WriteReq accesses(hits+misses)
system.cpu38.dcache.WriteReq_miss_rate::.cpu38.data     0.012124                       # miss rate for WriteReq accesses
system.cpu38.dcache.WriteReq_miss_rate::total     0.012124                       # miss rate for WriteReq accesses
system.cpu38.dcache.SoftPFReq_hits::.cpu38.data          113                       # number of SoftPFReq hits
system.cpu38.dcache.SoftPFReq_hits::total          113                       # number of SoftPFReq hits
system.cpu38.dcache.SoftPFReq_misses::.cpu38.data          300                       # number of SoftPFReq misses
system.cpu38.dcache.SoftPFReq_misses::total          300                       # number of SoftPFReq misses
system.cpu38.dcache.SoftPFReq_accesses::.cpu38.data          413                       # number of SoftPFReq accesses(hits+misses)
system.cpu38.dcache.SoftPFReq_accesses::total          413                       # number of SoftPFReq accesses(hits+misses)
system.cpu38.dcache.SoftPFReq_miss_rate::.cpu38.data     0.726392                       # miss rate for SoftPFReq accesses
system.cpu38.dcache.SoftPFReq_miss_rate::total     0.726392                       # miss rate for SoftPFReq accesses
system.cpu38.dcache.SoftPFExReq_hits::.cpu38.data        26308                       # number of SoftPFExReq hits
system.cpu38.dcache.SoftPFExReq_hits::total        26308                       # number of SoftPFExReq hits
system.cpu38.dcache.SoftPFExReq_misses::.cpu38.data         2376                       # number of SoftPFExReq misses
system.cpu38.dcache.SoftPFExReq_misses::total         2376                       # number of SoftPFExReq misses
system.cpu38.dcache.SoftPFExReq_accesses::.cpu38.data        28684                       # number of SoftPFExReq accesses(hits+misses)
system.cpu38.dcache.SoftPFExReq_accesses::total        28684                       # number of SoftPFExReq accesses(hits+misses)
system.cpu38.dcache.SoftPFExReq_miss_rate::.cpu38.data     0.082834                       # miss rate for SoftPFExReq accesses
system.cpu38.dcache.SoftPFExReq_miss_rate::total     0.082834                       # miss rate for SoftPFExReq accesses
system.cpu38.dcache.WriteLineReq_hits::.cpu38.data          332                       # number of WriteLineReq hits
system.cpu38.dcache.WriteLineReq_hits::total          332                       # number of WriteLineReq hits
system.cpu38.dcache.WriteLineReq_misses::.cpu38.data         7434                       # number of WriteLineReq misses
system.cpu38.dcache.WriteLineReq_misses::total         7434                       # number of WriteLineReq misses
system.cpu38.dcache.WriteLineReq_accesses::.cpu38.data         7766                       # number of WriteLineReq accesses(hits+misses)
system.cpu38.dcache.WriteLineReq_accesses::total         7766                       # number of WriteLineReq accesses(hits+misses)
system.cpu38.dcache.WriteLineReq_miss_rate::.cpu38.data     0.957250                       # miss rate for WriteLineReq accesses
system.cpu38.dcache.WriteLineReq_miss_rate::total     0.957250                       # miss rate for WriteLineReq accesses
system.cpu38.dcache.LoadLockedReq_hits::.cpu38.data        30322                       # number of LoadLockedReq hits
system.cpu38.dcache.LoadLockedReq_hits::total        30322                       # number of LoadLockedReq hits
system.cpu38.dcache.LoadLockedReq_misses::.cpu38.data          920                       # number of LoadLockedReq misses
system.cpu38.dcache.LoadLockedReq_misses::total          920                       # number of LoadLockedReq misses
system.cpu38.dcache.LoadLockedReq_accesses::.cpu38.data        31242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu38.dcache.LoadLockedReq_accesses::total        31242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu38.dcache.LoadLockedReq_miss_rate::.cpu38.data     0.029448                       # miss rate for LoadLockedReq accesses
system.cpu38.dcache.LoadLockedReq_miss_rate::total     0.029448                       # miss rate for LoadLockedReq accesses
system.cpu38.dcache.StoreCondReq_hits::.cpu38.data        30325                       # number of StoreCondReq hits
system.cpu38.dcache.StoreCondReq_hits::total        30325                       # number of StoreCondReq hits
system.cpu38.dcache.StoreCondReq_misses::.cpu38.data           86                       # number of StoreCondReq misses
system.cpu38.dcache.StoreCondReq_misses::total           86                       # number of StoreCondReq misses
system.cpu38.dcache.StoreCondReq_accesses::.cpu38.data        30411                       # number of StoreCondReq accesses(hits+misses)
system.cpu38.dcache.StoreCondReq_accesses::total        30411                       # number of StoreCondReq accesses(hits+misses)
system.cpu38.dcache.StoreCondReq_miss_rate::.cpu38.data     0.002828                       # miss rate for StoreCondReq accesses
system.cpu38.dcache.StoreCondReq_miss_rate::total     0.002828                       # miss rate for StoreCondReq accesses
system.cpu38.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu38.dcache.tags.tagsinuse         336.764631                       # Cycle average of tags in use
system.cpu38.dcache.tags.total_refs           3128074                       # Total number of references to valid blocks.
system.cpu38.dcache.tags.sampled_refs           68257                       # Sample count of references to valid blocks.
system.cpu38.dcache.tags.avg_refs           45.827886                       # Average number of references to valid blocks.
system.cpu38.dcache.tags.warmup_cycle    1929571482920                       # Cycle when the warmup percentage was hit.
system.cpu38.dcache.tags.occ_blocks::.cpu38.data   336.764631                       # Average occupied blocks per requestor
system.cpu38.dcache.tags.occ_percent::.cpu38.data     0.328872                       # Average percentage of cache occupancy
system.cpu38.dcache.tags.occ_percent::total     0.328872                       # Average percentage of cache occupancy
system.cpu38.dcache.tags.occ_task_id_blocks::1024          700                       # Occupied blocks per task id
system.cpu38.dcache.tags.age_task_id_blocks_1024::4          700                       # Occupied blocks per task id
system.cpu38.dcache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu38.dcache.tags.tag_accesses         6324463                       # Number of tag accesses
system.cpu38.dcache.tags.data_accesses        6324463                       # Number of data accesses
system.cpu39.numPwrStateTransitions              2991                       # Number of power state transitions
system.cpu39.pwrStateClkGateDist::samples         1492                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::mean   2533272223.119303                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::stdev  19463222648.027164                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::1000-5e+10         1488     99.73%     99.73% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::5e+10-1e+11            2      0.13%     99.87% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::2.5e+11-3e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateClkGateDist::total          1492                       # Distribution of time spent in the clock gated state
system.cpu39.pwrStateResidencyTicks::ON   42999344006                       # Cumulative time (in ticks) in various power states
system.cpu39.pwrStateResidencyTicks::CLK_GATED 3779642156894                       # Cumulative time (in ticks) in various power states
system.cpu39.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu39.icache.demand_hits::.cpu39.inst     22838898                       # number of demand (read+write) hits
system.cpu39.icache.demand_hits::total       22838898                       # number of demand (read+write) hits
system.cpu39.icache.overall_hits::.cpu39.inst     22838898                       # number of overall hits
system.cpu39.icache.overall_hits::total      22838898                       # number of overall hits
system.cpu39.icache.demand_misses::.cpu39.inst       399153                       # number of demand (read+write) misses
system.cpu39.icache.demand_misses::total       399153                       # number of demand (read+write) misses
system.cpu39.icache.overall_misses::.cpu39.inst       399153                       # number of overall misses
system.cpu39.icache.overall_misses::total       399153                       # number of overall misses
system.cpu39.icache.demand_accesses::.cpu39.inst     23238051                       # number of demand (read+write) accesses
system.cpu39.icache.demand_accesses::total     23238051                       # number of demand (read+write) accesses
system.cpu39.icache.overall_accesses::.cpu39.inst     23238051                       # number of overall (read+write) accesses
system.cpu39.icache.overall_accesses::total     23238051                       # number of overall (read+write) accesses
system.cpu39.icache.demand_miss_rate::.cpu39.inst     0.017177                       # miss rate for demand accesses
system.cpu39.icache.demand_miss_rate::total     0.017177                       # miss rate for demand accesses
system.cpu39.icache.overall_miss_rate::.cpu39.inst     0.017177                       # miss rate for overall accesses
system.cpu39.icache.overall_miss_rate::total     0.017177                       # miss rate for overall accesses
system.cpu39.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu39.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu39.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu39.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu39.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu39.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu39.icache.writebacks::.writebacks       398630                       # number of writebacks
system.cpu39.icache.writebacks::total          398630                       # number of writebacks
system.cpu39.icache.replacements               398630                       # number of replacements
system.cpu39.icache.ReadReq_hits::.cpu39.inst     22838898                       # number of ReadReq hits
system.cpu39.icache.ReadReq_hits::total      22838898                       # number of ReadReq hits
system.cpu39.icache.ReadReq_misses::.cpu39.inst       399153                       # number of ReadReq misses
system.cpu39.icache.ReadReq_misses::total       399153                       # number of ReadReq misses
system.cpu39.icache.ReadReq_accesses::.cpu39.inst     23238051                       # number of ReadReq accesses(hits+misses)
system.cpu39.icache.ReadReq_accesses::total     23238051                       # number of ReadReq accesses(hits+misses)
system.cpu39.icache.ReadReq_miss_rate::.cpu39.inst     0.017177                       # miss rate for ReadReq accesses
system.cpu39.icache.ReadReq_miss_rate::total     0.017177                       # miss rate for ReadReq accesses
system.cpu39.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu39.icache.tags.tagsinuse         244.192218                       # Cycle average of tags in use
system.cpu39.icache.tags.total_refs          23238051                       # Total number of references to valid blocks.
system.cpu39.icache.tags.sampled_refs          399153                       # Sample count of references to valid blocks.
system.cpu39.icache.tags.avg_refs           58.218405                       # Average number of references to valid blocks.
system.cpu39.icache.tags.warmup_cycle    1961642882240                       # Cycle when the warmup percentage was hit.
system.cpu39.icache.tags.occ_blocks::.cpu39.inst   244.192218                       # Average occupied blocks per requestor
system.cpu39.icache.tags.occ_percent::.cpu39.inst     0.476938                       # Average percentage of cache occupancy
system.cpu39.icache.tags.occ_percent::total     0.476938                       # Average percentage of cache occupancy
system.cpu39.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu39.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu39.icache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu39.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu39.icache.tags.tag_accesses        46875255                       # Number of tag accesses
system.cpu39.icache.tags.data_accesses       46875255                       # Number of data accesses
system.cpu39.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu39.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu39.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu39.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu39.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu39.dcache.demand_hits::.cpu39.data      8387389                       # number of demand (read+write) hits
system.cpu39.dcache.demand_hits::total        8387389                       # number of demand (read+write) hits
system.cpu39.dcache.overall_hits::.cpu39.data      8441530                       # number of overall hits
system.cpu39.dcache.overall_hits::total       8441530                       # number of overall hits
system.cpu39.dcache.demand_misses::.cpu39.data       295247                       # number of demand (read+write) misses
system.cpu39.dcache.demand_misses::total       295247                       # number of demand (read+write) misses
system.cpu39.dcache.overall_misses::.cpu39.data       308296                       # number of overall misses
system.cpu39.dcache.overall_misses::total       308296                       # number of overall misses
system.cpu39.dcache.demand_accesses::.cpu39.data      8682636                       # number of demand (read+write) accesses
system.cpu39.dcache.demand_accesses::total      8682636                       # number of demand (read+write) accesses
system.cpu39.dcache.overall_accesses::.cpu39.data      8749826                       # number of overall (read+write) accesses
system.cpu39.dcache.overall_accesses::total      8749826                       # number of overall (read+write) accesses
system.cpu39.dcache.demand_miss_rate::.cpu39.data     0.034004                       # miss rate for demand accesses
system.cpu39.dcache.demand_miss_rate::total     0.034004                       # miss rate for demand accesses
system.cpu39.dcache.overall_miss_rate::.cpu39.data     0.035235                       # miss rate for overall accesses
system.cpu39.dcache.overall_miss_rate::total     0.035235                       # miss rate for overall accesses
system.cpu39.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu39.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu39.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu39.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu39.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu39.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu39.dcache.writebacks::.writebacks       121846                       # number of writebacks
system.cpu39.dcache.writebacks::total          121846                       # number of writebacks
system.cpu39.dcache.replacements               264650                       # number of replacements
system.cpu39.dcache.ReadReq_hits::.cpu39.data      4954961                       # number of ReadReq hits
system.cpu39.dcache.ReadReq_hits::total       4954961                       # number of ReadReq hits
system.cpu39.dcache.ReadReq_misses::.cpu39.data       193911                       # number of ReadReq misses
system.cpu39.dcache.ReadReq_misses::total       193911                       # number of ReadReq misses
system.cpu39.dcache.ReadReq_accesses::.cpu39.data      5148872                       # number of ReadReq accesses(hits+misses)
system.cpu39.dcache.ReadReq_accesses::total      5148872                       # number of ReadReq accesses(hits+misses)
system.cpu39.dcache.ReadReq_miss_rate::.cpu39.data     0.037661                       # miss rate for ReadReq accesses
system.cpu39.dcache.ReadReq_miss_rate::total     0.037661                       # miss rate for ReadReq accesses
system.cpu39.dcache.WriteReq_hits::.cpu39.data      3425032                       # number of WriteReq hits
system.cpu39.dcache.WriteReq_hits::total      3425032                       # number of WriteReq hits
system.cpu39.dcache.WriteReq_misses::.cpu39.data        53029                       # number of WriteReq misses
system.cpu39.dcache.WriteReq_misses::total        53029                       # number of WriteReq misses
system.cpu39.dcache.WriteReq_accesses::.cpu39.data      3478061                       # number of WriteReq accesses(hits+misses)
system.cpu39.dcache.WriteReq_accesses::total      3478061                       # number of WriteReq accesses(hits+misses)
system.cpu39.dcache.WriteReq_miss_rate::.cpu39.data     0.015247                       # miss rate for WriteReq accesses
system.cpu39.dcache.WriteReq_miss_rate::total     0.015247                       # miss rate for WriteReq accesses
system.cpu39.dcache.SoftPFReq_hits::.cpu39.data          963                       # number of SoftPFReq hits
system.cpu39.dcache.SoftPFReq_hits::total          963                       # number of SoftPFReq hits
system.cpu39.dcache.SoftPFReq_misses::.cpu39.data         2171                       # number of SoftPFReq misses
system.cpu39.dcache.SoftPFReq_misses::total         2171                       # number of SoftPFReq misses
system.cpu39.dcache.SoftPFReq_accesses::.cpu39.data         3134                       # number of SoftPFReq accesses(hits+misses)
system.cpu39.dcache.SoftPFReq_accesses::total         3134                       # number of SoftPFReq accesses(hits+misses)
system.cpu39.dcache.SoftPFReq_miss_rate::.cpu39.data     0.692725                       # miss rate for SoftPFReq accesses
system.cpu39.dcache.SoftPFReq_miss_rate::total     0.692725                       # miss rate for SoftPFReq accesses
system.cpu39.dcache.SoftPFExReq_hits::.cpu39.data        53178                       # number of SoftPFExReq hits
system.cpu39.dcache.SoftPFExReq_hits::total        53178                       # number of SoftPFExReq hits
system.cpu39.dcache.SoftPFExReq_misses::.cpu39.data        10878                       # number of SoftPFExReq misses
system.cpu39.dcache.SoftPFExReq_misses::total        10878                       # number of SoftPFExReq misses
system.cpu39.dcache.SoftPFExReq_accesses::.cpu39.data        64056                       # number of SoftPFExReq accesses(hits+misses)
system.cpu39.dcache.SoftPFExReq_accesses::total        64056                       # number of SoftPFExReq accesses(hits+misses)
system.cpu39.dcache.SoftPFExReq_miss_rate::.cpu39.data     0.169820                       # miss rate for SoftPFExReq accesses
system.cpu39.dcache.SoftPFExReq_miss_rate::total     0.169820                       # miss rate for SoftPFExReq accesses
system.cpu39.dcache.WriteLineReq_hits::.cpu39.data         7396                       # number of WriteLineReq hits
system.cpu39.dcache.WriteLineReq_hits::total         7396                       # number of WriteLineReq hits
system.cpu39.dcache.WriteLineReq_misses::.cpu39.data        48307                       # number of WriteLineReq misses
system.cpu39.dcache.WriteLineReq_misses::total        48307                       # number of WriteLineReq misses
system.cpu39.dcache.WriteLineReq_accesses::.cpu39.data        55703                       # number of WriteLineReq accesses(hits+misses)
system.cpu39.dcache.WriteLineReq_accesses::total        55703                       # number of WriteLineReq accesses(hits+misses)
system.cpu39.dcache.WriteLineReq_miss_rate::.cpu39.data     0.867224                       # miss rate for WriteLineReq accesses
system.cpu39.dcache.WriteLineReq_miss_rate::total     0.867224                       # miss rate for WriteLineReq accesses
system.cpu39.dcache.LoadLockedReq_hits::.cpu39.data        83548                       # number of LoadLockedReq hits
system.cpu39.dcache.LoadLockedReq_hits::total        83548                       # number of LoadLockedReq hits
system.cpu39.dcache.LoadLockedReq_misses::.cpu39.data         1727                       # number of LoadLockedReq misses
system.cpu39.dcache.LoadLockedReq_misses::total         1727                       # number of LoadLockedReq misses
system.cpu39.dcache.LoadLockedReq_accesses::.cpu39.data        85275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu39.dcache.LoadLockedReq_accesses::total        85275                       # number of LoadLockedReq accesses(hits+misses)
system.cpu39.dcache.LoadLockedReq_miss_rate::.cpu39.data     0.020252                       # miss rate for LoadLockedReq accesses
system.cpu39.dcache.LoadLockedReq_miss_rate::total     0.020252                       # miss rate for LoadLockedReq accesses
system.cpu39.dcache.StoreCondReq_hits::.cpu39.data        83609                       # number of StoreCondReq hits
system.cpu39.dcache.StoreCondReq_hits::total        83609                       # number of StoreCondReq hits
system.cpu39.dcache.StoreCondReq_misses::.cpu39.data          372                       # number of StoreCondReq misses
system.cpu39.dcache.StoreCondReq_misses::total          372                       # number of StoreCondReq misses
system.cpu39.dcache.StoreCondReq_accesses::.cpu39.data        83981                       # number of StoreCondReq accesses(hits+misses)
system.cpu39.dcache.StoreCondReq_accesses::total        83981                       # number of StoreCondReq accesses(hits+misses)
system.cpu39.dcache.StoreCondReq_miss_rate::.cpu39.data     0.004430                       # miss rate for StoreCondReq accesses
system.cpu39.dcache.StoreCondReq_miss_rate::total     0.004430                       # miss rate for StoreCondReq accesses
system.cpu39.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu39.dcache.tags.tagsinuse         357.900568                       # Cycle average of tags in use
system.cpu39.dcache.tags.total_refs           8935657                       # Total number of references to valid blocks.
system.cpu39.dcache.tags.sampled_refs          294149                       # Sample count of references to valid blocks.
system.cpu39.dcache.tags.avg_refs           30.377996                       # Average number of references to valid blocks.
system.cpu39.dcache.tags.warmup_cycle    1961642890140                       # Cycle when the warmup percentage was hit.
system.cpu39.dcache.tags.occ_blocks::.cpu39.data   357.900568                       # Average occupied blocks per requestor
system.cpu39.dcache.tags.occ_percent::.cpu39.data     0.349512                       # Average percentage of cache occupancy
system.cpu39.dcache.tags.occ_percent::total     0.349512                       # Average percentage of cache occupancy
system.cpu39.dcache.tags.occ_task_id_blocks::1024          776                       # Occupied blocks per task id
system.cpu39.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu39.dcache.tags.age_task_id_blocks_1024::4          767                       # Occupied blocks per task id
system.cpu39.dcache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu39.dcache.tags.tag_accesses        18165597                       # Number of tag accesses
system.cpu39.dcache.tags.data_accesses       18165597                       # Number of data accesses
system.cpu36.numPwrStateTransitions              2540                       # Number of power state transitions
system.cpu36.pwrStateClkGateDist::samples         1264                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::mean   3008156400.596519                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::stdev  22409679589.646198                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::1000-5e+10         1259     99.60%     99.60% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.68% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::1e+11-1.5e+11            2      0.16%     99.84% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateClkGateDist::total          1264                       # Distribution of time spent in the clock gated state
system.cpu36.pwrStateResidencyTicks::ON   20331810546                       # Cumulative time (in ticks) in various power states
system.cpu36.pwrStateResidencyTicks::CLK_GATED 3802309690354                       # Cumulative time (in ticks) in various power states
system.cpu36.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu36.icache.demand_hits::.cpu36.inst     10803092                       # number of demand (read+write) hits
system.cpu36.icache.demand_hits::total       10803092                       # number of demand (read+write) hits
system.cpu36.icache.overall_hits::.cpu36.inst     10803092                       # number of overall hits
system.cpu36.icache.overall_hits::total      10803092                       # number of overall hits
system.cpu36.icache.demand_misses::.cpu36.inst       133190                       # number of demand (read+write) misses
system.cpu36.icache.demand_misses::total       133190                       # number of demand (read+write) misses
system.cpu36.icache.overall_misses::.cpu36.inst       133190                       # number of overall misses
system.cpu36.icache.overall_misses::total       133190                       # number of overall misses
system.cpu36.icache.demand_accesses::.cpu36.inst     10936282                       # number of demand (read+write) accesses
system.cpu36.icache.demand_accesses::total     10936282                       # number of demand (read+write) accesses
system.cpu36.icache.overall_accesses::.cpu36.inst     10936282                       # number of overall (read+write) accesses
system.cpu36.icache.overall_accesses::total     10936282                       # number of overall (read+write) accesses
system.cpu36.icache.demand_miss_rate::.cpu36.inst     0.012179                       # miss rate for demand accesses
system.cpu36.icache.demand_miss_rate::total     0.012179                       # miss rate for demand accesses
system.cpu36.icache.overall_miss_rate::.cpu36.inst     0.012179                       # miss rate for overall accesses
system.cpu36.icache.overall_miss_rate::total     0.012179                       # miss rate for overall accesses
system.cpu36.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu36.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu36.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu36.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu36.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu36.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu36.icache.writebacks::.writebacks       132667                       # number of writebacks
system.cpu36.icache.writebacks::total          132667                       # number of writebacks
system.cpu36.icache.replacements               132667                       # number of replacements
system.cpu36.icache.ReadReq_hits::.cpu36.inst     10803092                       # number of ReadReq hits
system.cpu36.icache.ReadReq_hits::total      10803092                       # number of ReadReq hits
system.cpu36.icache.ReadReq_misses::.cpu36.inst       133190                       # number of ReadReq misses
system.cpu36.icache.ReadReq_misses::total       133190                       # number of ReadReq misses
system.cpu36.icache.ReadReq_accesses::.cpu36.inst     10936282                       # number of ReadReq accesses(hits+misses)
system.cpu36.icache.ReadReq_accesses::total     10936282                       # number of ReadReq accesses(hits+misses)
system.cpu36.icache.ReadReq_miss_rate::.cpu36.inst     0.012179                       # miss rate for ReadReq accesses
system.cpu36.icache.ReadReq_miss_rate::total     0.012179                       # miss rate for ReadReq accesses
system.cpu36.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu36.icache.tags.tagsinuse         256.580966                       # Cycle average of tags in use
system.cpu36.icache.tags.total_refs          10936282                       # Total number of references to valid blocks.
system.cpu36.icache.tags.sampled_refs          133190                       # Sample count of references to valid blocks.
system.cpu36.icache.tags.avg_refs           82.110384                       # Average number of references to valid blocks.
system.cpu36.icache.tags.warmup_cycle    1865428690600                       # Cycle when the warmup percentage was hit.
system.cpu36.icache.tags.occ_blocks::.cpu36.inst   256.580966                       # Average occupied blocks per requestor
system.cpu36.icache.tags.occ_percent::.cpu36.inst     0.501135                       # Average percentage of cache occupancy
system.cpu36.icache.tags.occ_percent::total     0.501135                       # Average percentage of cache occupancy
system.cpu36.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu36.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu36.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu36.icache.tags.tag_accesses        22005754                       # Number of tag accesses
system.cpu36.icache.tags.data_accesses       22005754                       # Number of data accesses
system.cpu36.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu36.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu36.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu36.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu36.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu36.dcache.demand_hits::.cpu36.data      4066956                       # number of demand (read+write) hits
system.cpu36.dcache.demand_hits::total        4066956                       # number of demand (read+write) hits
system.cpu36.dcache.overall_hits::.cpu36.data      4091247                       # number of overall hits
system.cpu36.dcache.overall_hits::total       4091247                       # number of overall hits
system.cpu36.dcache.demand_misses::.cpu36.data        81281                       # number of demand (read+write) misses
system.cpu36.dcache.demand_misses::total        81281                       # number of demand (read+write) misses
system.cpu36.dcache.overall_misses::.cpu36.data        84718                       # number of overall misses
system.cpu36.dcache.overall_misses::total        84718                       # number of overall misses
system.cpu36.dcache.demand_accesses::.cpu36.data      4148237                       # number of demand (read+write) accesses
system.cpu36.dcache.demand_accesses::total      4148237                       # number of demand (read+write) accesses
system.cpu36.dcache.overall_accesses::.cpu36.data      4175965                       # number of overall (read+write) accesses
system.cpu36.dcache.overall_accesses::total      4175965                       # number of overall (read+write) accesses
system.cpu36.dcache.demand_miss_rate::.cpu36.data     0.019594                       # miss rate for demand accesses
system.cpu36.dcache.demand_miss_rate::total     0.019594                       # miss rate for demand accesses
system.cpu36.dcache.overall_miss_rate::.cpu36.data     0.020287                       # miss rate for overall accesses
system.cpu36.dcache.overall_miss_rate::total     0.020287                       # miss rate for overall accesses
system.cpu36.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu36.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu36.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu36.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu36.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu36.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu36.dcache.writebacks::.writebacks        32627                       # number of writebacks
system.cpu36.dcache.writebacks::total           32627                       # number of writebacks
system.cpu36.dcache.replacements                64186                       # number of replacements
system.cpu36.dcache.ReadReq_hits::.cpu36.data      2369413                       # number of ReadReq hits
system.cpu36.dcache.ReadReq_hits::total       2369413                       # number of ReadReq hits
system.cpu36.dcache.ReadReq_misses::.cpu36.data        52895                       # number of ReadReq misses
system.cpu36.dcache.ReadReq_misses::total        52895                       # number of ReadReq misses
system.cpu36.dcache.ReadReq_accesses::.cpu36.data      2422308                       # number of ReadReq accesses(hits+misses)
system.cpu36.dcache.ReadReq_accesses::total      2422308                       # number of ReadReq accesses(hits+misses)
system.cpu36.dcache.ReadReq_miss_rate::.cpu36.data     0.021837                       # miss rate for ReadReq accesses
system.cpu36.dcache.ReadReq_miss_rate::total     0.021837                       # miss rate for ReadReq accesses
system.cpu36.dcache.WriteReq_hits::.cpu36.data      1692301                       # number of WriteReq hits
system.cpu36.dcache.WriteReq_hits::total      1692301                       # number of WriteReq hits
system.cpu36.dcache.WriteReq_misses::.cpu36.data        20173                       # number of WriteReq misses
system.cpu36.dcache.WriteReq_misses::total        20173                       # number of WriteReq misses
system.cpu36.dcache.WriteReq_accesses::.cpu36.data      1712474                       # number of WriteReq accesses(hits+misses)
system.cpu36.dcache.WriteReq_accesses::total      1712474                       # number of WriteReq accesses(hits+misses)
system.cpu36.dcache.WriteReq_miss_rate::.cpu36.data     0.011780                       # miss rate for WriteReq accesses
system.cpu36.dcache.WriteReq_miss_rate::total     0.011780                       # miss rate for WriteReq accesses
system.cpu36.dcache.SoftPFReq_hits::.cpu36.data          176                       # number of SoftPFReq hits
system.cpu36.dcache.SoftPFReq_hits::total          176                       # number of SoftPFReq hits
system.cpu36.dcache.SoftPFReq_misses::.cpu36.data          361                       # number of SoftPFReq misses
system.cpu36.dcache.SoftPFReq_misses::total          361                       # number of SoftPFReq misses
system.cpu36.dcache.SoftPFReq_accesses::.cpu36.data          537                       # number of SoftPFReq accesses(hits+misses)
system.cpu36.dcache.SoftPFReq_accesses::total          537                       # number of SoftPFReq accesses(hits+misses)
system.cpu36.dcache.SoftPFReq_miss_rate::.cpu36.data     0.672253                       # miss rate for SoftPFReq accesses
system.cpu36.dcache.SoftPFReq_miss_rate::total     0.672253                       # miss rate for SoftPFReq accesses
system.cpu36.dcache.SoftPFExReq_hits::.cpu36.data        24115                       # number of SoftPFExReq hits
system.cpu36.dcache.SoftPFExReq_hits::total        24115                       # number of SoftPFExReq hits
system.cpu36.dcache.SoftPFExReq_misses::.cpu36.data         3076                       # number of SoftPFExReq misses
system.cpu36.dcache.SoftPFExReq_misses::total         3076                       # number of SoftPFExReq misses
system.cpu36.dcache.SoftPFExReq_accesses::.cpu36.data        27191                       # number of SoftPFExReq accesses(hits+misses)
system.cpu36.dcache.SoftPFExReq_accesses::total        27191                       # number of SoftPFExReq accesses(hits+misses)
system.cpu36.dcache.SoftPFExReq_miss_rate::.cpu36.data     0.113126                       # miss rate for SoftPFExReq accesses
system.cpu36.dcache.SoftPFExReq_miss_rate::total     0.113126                       # miss rate for SoftPFExReq accesses
system.cpu36.dcache.WriteLineReq_hits::.cpu36.data         5242                       # number of WriteLineReq hits
system.cpu36.dcache.WriteLineReq_hits::total         5242                       # number of WriteLineReq hits
system.cpu36.dcache.WriteLineReq_misses::.cpu36.data         8213                       # number of WriteLineReq misses
system.cpu36.dcache.WriteLineReq_misses::total         8213                       # number of WriteLineReq misses
system.cpu36.dcache.WriteLineReq_accesses::.cpu36.data        13455                       # number of WriteLineReq accesses(hits+misses)
system.cpu36.dcache.WriteLineReq_accesses::total        13455                       # number of WriteLineReq accesses(hits+misses)
system.cpu36.dcache.WriteLineReq_miss_rate::.cpu36.data     0.610405                       # miss rate for WriteLineReq accesses
system.cpu36.dcache.WriteLineReq_miss_rate::total     0.610405                       # miss rate for WriteLineReq accesses
system.cpu36.dcache.LoadLockedReq_hits::.cpu36.data        28179                       # number of LoadLockedReq hits
system.cpu36.dcache.LoadLockedReq_hits::total        28179                       # number of LoadLockedReq hits
system.cpu36.dcache.LoadLockedReq_misses::.cpu36.data         1102                       # number of LoadLockedReq misses
system.cpu36.dcache.LoadLockedReq_misses::total         1102                       # number of LoadLockedReq misses
system.cpu36.dcache.LoadLockedReq_accesses::.cpu36.data        29281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu36.dcache.LoadLockedReq_accesses::total        29281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu36.dcache.LoadLockedReq_miss_rate::.cpu36.data     0.037635                       # miss rate for LoadLockedReq accesses
system.cpu36.dcache.LoadLockedReq_miss_rate::total     0.037635                       # miss rate for LoadLockedReq accesses
system.cpu36.dcache.StoreCondReq_hits::.cpu36.data        28133                       # number of StoreCondReq hits
system.cpu36.dcache.StoreCondReq_hits::total        28133                       # number of StoreCondReq hits
system.cpu36.dcache.StoreCondReq_misses::.cpu36.data           99                       # number of StoreCondReq misses
system.cpu36.dcache.StoreCondReq_misses::total           99                       # number of StoreCondReq misses
system.cpu36.dcache.StoreCondReq_accesses::.cpu36.data        28232                       # number of StoreCondReq accesses(hits+misses)
system.cpu36.dcache.StoreCondReq_accesses::total        28232                       # number of StoreCondReq accesses(hits+misses)
system.cpu36.dcache.StoreCondReq_miss_rate::.cpu36.data     0.003507                       # miss rate for StoreCondReq accesses
system.cpu36.dcache.StoreCondReq_miss_rate::total     0.003507                       # miss rate for StoreCondReq accesses
system.cpu36.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu36.dcache.tags.tagsinuse         350.084379                       # Cycle average of tags in use
system.cpu36.dcache.tags.total_refs           4245241                       # Total number of references to valid blocks.
system.cpu36.dcache.tags.sampled_refs           74551                       # Sample count of references to valid blocks.
system.cpu36.dcache.tags.avg_refs           56.944119                       # Average number of references to valid blocks.
system.cpu36.dcache.tags.warmup_cycle    1865428698500                       # Cycle when the warmup percentage was hit.
system.cpu36.dcache.tags.occ_blocks::.cpu36.data   350.084379                       # Average occupied blocks per requestor
system.cpu36.dcache.tags.occ_percent::.cpu36.data     0.341879                       # Average percentage of cache occupancy
system.cpu36.dcache.tags.occ_percent::total     0.341879                       # Average percentage of cache occupancy
system.cpu36.dcache.tags.occ_task_id_blocks::1024          736                       # Occupied blocks per task id
system.cpu36.dcache.tags.age_task_id_blocks_1024::4          736                       # Occupied blocks per task id
system.cpu36.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu36.dcache.tags.tag_accesses         8594887                       # Number of tag accesses
system.cpu36.dcache.tags.data_accesses        8594887                       # Number of data accesses
system.cpu37.numPwrStateTransitions              2361                       # Number of power state transitions
system.cpu37.pwrStateClkGateDist::samples         1177                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::mean   3237592864.244690                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::stdev  23467093625.092953                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::1000-5e+10         1172     99.58%     99.58% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.66% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::1e+11-1.5e+11            2      0.17%     99.83% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateClkGateDist::total          1177                       # Distribution of time spent in the clock gated state
system.cpu37.pwrStateResidencyTicks::ON   11994699684                       # Cumulative time (in ticks) in various power states
system.cpu37.pwrStateResidencyTicks::CLK_GATED 3810646801216                       # Cumulative time (in ticks) in various power states
system.cpu37.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu37.icache.demand_hits::.cpu37.inst      6419728                       # number of demand (read+write) hits
system.cpu37.icache.demand_hits::total        6419728                       # number of demand (read+write) hits
system.cpu37.icache.overall_hits::.cpu37.inst      6419728                       # number of overall hits
system.cpu37.icache.overall_hits::total       6419728                       # number of overall hits
system.cpu37.icache.demand_misses::.cpu37.inst        65428                       # number of demand (read+write) misses
system.cpu37.icache.demand_misses::total        65428                       # number of demand (read+write) misses
system.cpu37.icache.overall_misses::.cpu37.inst        65428                       # number of overall misses
system.cpu37.icache.overall_misses::total        65428                       # number of overall misses
system.cpu37.icache.demand_accesses::.cpu37.inst      6485156                       # number of demand (read+write) accesses
system.cpu37.icache.demand_accesses::total      6485156                       # number of demand (read+write) accesses
system.cpu37.icache.overall_accesses::.cpu37.inst      6485156                       # number of overall (read+write) accesses
system.cpu37.icache.overall_accesses::total      6485156                       # number of overall (read+write) accesses
system.cpu37.icache.demand_miss_rate::.cpu37.inst     0.010089                       # miss rate for demand accesses
system.cpu37.icache.demand_miss_rate::total     0.010089                       # miss rate for demand accesses
system.cpu37.icache.overall_miss_rate::.cpu37.inst     0.010089                       # miss rate for overall accesses
system.cpu37.icache.overall_miss_rate::total     0.010089                       # miss rate for overall accesses
system.cpu37.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu37.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu37.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu37.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu37.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu37.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu37.icache.writebacks::.writebacks        64904                       # number of writebacks
system.cpu37.icache.writebacks::total           64904                       # number of writebacks
system.cpu37.icache.replacements                64904                       # number of replacements
system.cpu37.icache.ReadReq_hits::.cpu37.inst      6419728                       # number of ReadReq hits
system.cpu37.icache.ReadReq_hits::total       6419728                       # number of ReadReq hits
system.cpu37.icache.ReadReq_misses::.cpu37.inst        65428                       # number of ReadReq misses
system.cpu37.icache.ReadReq_misses::total        65428                       # number of ReadReq misses
system.cpu37.icache.ReadReq_accesses::.cpu37.inst      6485156                       # number of ReadReq accesses(hits+misses)
system.cpu37.icache.ReadReq_accesses::total      6485156                       # number of ReadReq accesses(hits+misses)
system.cpu37.icache.ReadReq_miss_rate::.cpu37.inst     0.010089                       # miss rate for ReadReq accesses
system.cpu37.icache.ReadReq_miss_rate::total     0.010089                       # miss rate for ReadReq accesses
system.cpu37.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu37.icache.tags.tagsinuse         252.460761                       # Cycle average of tags in use
system.cpu37.icache.tags.total_refs           6485156                       # Total number of references to valid blocks.
system.cpu37.icache.tags.sampled_refs           65428                       # Sample count of references to valid blocks.
system.cpu37.icache.tags.avg_refs           99.118970                       # Average number of references to valid blocks.
system.cpu37.icache.tags.warmup_cycle    1897500012500                       # Cycle when the warmup percentage was hit.
system.cpu37.icache.tags.occ_blocks::.cpu37.inst   252.460761                       # Average occupied blocks per requestor
system.cpu37.icache.tags.occ_percent::.cpu37.inst     0.493087                       # Average percentage of cache occupancy
system.cpu37.icache.tags.occ_percent::total     0.493087                       # Average percentage of cache occupancy
system.cpu37.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu37.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu37.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu37.icache.tags.tag_accesses        13035740                       # Number of tag accesses
system.cpu37.icache.tags.data_accesses       13035740                       # Number of data accesses
system.cpu37.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu37.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu37.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu37.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu37.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu37.dcache.demand_hits::.cpu37.data      2407071                       # number of demand (read+write) hits
system.cpu37.dcache.demand_hits::total        2407071                       # number of demand (read+write) hits
system.cpu37.dcache.overall_hits::.cpu37.data      2422856                       # number of overall hits
system.cpu37.dcache.overall_hits::total       2422856                       # number of overall hits
system.cpu37.dcache.demand_misses::.cpu37.data        41523                       # number of demand (read+write) misses
system.cpu37.dcache.demand_misses::total        41523                       # number of demand (read+write) misses
system.cpu37.dcache.overall_misses::.cpu37.data        43634                       # number of overall misses
system.cpu37.dcache.overall_misses::total        43634                       # number of overall misses
system.cpu37.dcache.demand_accesses::.cpu37.data      2448594                       # number of demand (read+write) accesses
system.cpu37.dcache.demand_accesses::total      2448594                       # number of demand (read+write) accesses
system.cpu37.dcache.overall_accesses::.cpu37.data      2466490                       # number of overall (read+write) accesses
system.cpu37.dcache.overall_accesses::total      2466490                       # number of overall (read+write) accesses
system.cpu37.dcache.demand_miss_rate::.cpu37.data     0.016958                       # miss rate for demand accesses
system.cpu37.dcache.demand_miss_rate::total     0.016958                       # miss rate for demand accesses
system.cpu37.dcache.overall_miss_rate::.cpu37.data     0.017691                       # miss rate for overall accesses
system.cpu37.dcache.overall_miss_rate::total     0.017691                       # miss rate for overall accesses
system.cpu37.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu37.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu37.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu37.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu37.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu37.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu37.dcache.writebacks::.writebacks        16054                       # number of writebacks
system.cpu37.dcache.writebacks::total           16054                       # number of writebacks
system.cpu37.dcache.replacements                33214                       # number of replacements
system.cpu37.dcache.ReadReq_hits::.cpu37.data      1537194                       # number of ReadReq hits
system.cpu37.dcache.ReadReq_hits::total       1537194                       # number of ReadReq hits
system.cpu37.dcache.ReadReq_misses::.cpu37.data        30504                       # number of ReadReq misses
system.cpu37.dcache.ReadReq_misses::total        30504                       # number of ReadReq misses
system.cpu37.dcache.ReadReq_accesses::.cpu37.data      1567698                       # number of ReadReq accesses(hits+misses)
system.cpu37.dcache.ReadReq_accesses::total      1567698                       # number of ReadReq accesses(hits+misses)
system.cpu37.dcache.ReadReq_miss_rate::.cpu37.data     0.019458                       # miss rate for ReadReq accesses
system.cpu37.dcache.ReadReq_miss_rate::total     0.019458                       # miss rate for ReadReq accesses
system.cpu37.dcache.WriteReq_hits::.cpu37.data       869645                       # number of WriteReq hits
system.cpu37.dcache.WriteReq_hits::total       869645                       # number of WriteReq hits
system.cpu37.dcache.WriteReq_misses::.cpu37.data         7771                       # number of WriteReq misses
system.cpu37.dcache.WriteReq_misses::total         7771                       # number of WriteReq misses
system.cpu37.dcache.WriteReq_accesses::.cpu37.data       877416                       # number of WriteReq accesses(hits+misses)
system.cpu37.dcache.WriteReq_accesses::total       877416                       # number of WriteReq accesses(hits+misses)
system.cpu37.dcache.WriteReq_miss_rate::.cpu37.data     0.008857                       # miss rate for WriteReq accesses
system.cpu37.dcache.WriteReq_miss_rate::total     0.008857                       # miss rate for WriteReq accesses
system.cpu37.dcache.SoftPFReq_hits::.cpu37.data           73                       # number of SoftPFReq hits
system.cpu37.dcache.SoftPFReq_hits::total           73                       # number of SoftPFReq hits
system.cpu37.dcache.SoftPFReq_misses::.cpu37.data          124                       # number of SoftPFReq misses
system.cpu37.dcache.SoftPFReq_misses::total          124                       # number of SoftPFReq misses
system.cpu37.dcache.SoftPFReq_accesses::.cpu37.data          197                       # number of SoftPFReq accesses(hits+misses)
system.cpu37.dcache.SoftPFReq_accesses::total          197                       # number of SoftPFReq accesses(hits+misses)
system.cpu37.dcache.SoftPFReq_miss_rate::.cpu37.data     0.629442                       # miss rate for SoftPFReq accesses
system.cpu37.dcache.SoftPFReq_miss_rate::total     0.629442                       # miss rate for SoftPFReq accesses
system.cpu37.dcache.SoftPFExReq_hits::.cpu37.data        15712                       # number of SoftPFExReq hits
system.cpu37.dcache.SoftPFExReq_hits::total        15712                       # number of SoftPFExReq hits
system.cpu37.dcache.SoftPFExReq_misses::.cpu37.data         1987                       # number of SoftPFExReq misses
system.cpu37.dcache.SoftPFExReq_misses::total         1987                       # number of SoftPFExReq misses
system.cpu37.dcache.SoftPFExReq_accesses::.cpu37.data        17699                       # number of SoftPFExReq accesses(hits+misses)
system.cpu37.dcache.SoftPFExReq_accesses::total        17699                       # number of SoftPFExReq accesses(hits+misses)
system.cpu37.dcache.SoftPFExReq_miss_rate::.cpu37.data     0.112266                       # miss rate for SoftPFExReq accesses
system.cpu37.dcache.SoftPFExReq_miss_rate::total     0.112266                       # miss rate for SoftPFExReq accesses
system.cpu37.dcache.WriteLineReq_hits::.cpu37.data          232                       # number of WriteLineReq hits
system.cpu37.dcache.WriteLineReq_hits::total          232                       # number of WriteLineReq hits
system.cpu37.dcache.WriteLineReq_misses::.cpu37.data         3248                       # number of WriteLineReq misses
system.cpu37.dcache.WriteLineReq_misses::total         3248                       # number of WriteLineReq misses
system.cpu37.dcache.WriteLineReq_accesses::.cpu37.data         3480                       # number of WriteLineReq accesses(hits+misses)
system.cpu37.dcache.WriteLineReq_accesses::total         3480                       # number of WriteLineReq accesses(hits+misses)
system.cpu37.dcache.WriteLineReq_miss_rate::.cpu37.data     0.933333                       # miss rate for WriteLineReq accesses
system.cpu37.dcache.WriteLineReq_miss_rate::total     0.933333                       # miss rate for WriteLineReq accesses
system.cpu37.dcache.LoadLockedReq_hits::.cpu37.data        20028                       # number of LoadLockedReq hits
system.cpu37.dcache.LoadLockedReq_hits::total        20028                       # number of LoadLockedReq hits
system.cpu37.dcache.LoadLockedReq_misses::.cpu37.data          916                       # number of LoadLockedReq misses
system.cpu37.dcache.LoadLockedReq_misses::total          916                       # number of LoadLockedReq misses
system.cpu37.dcache.LoadLockedReq_accesses::.cpu37.data        20944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu37.dcache.LoadLockedReq_accesses::total        20944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu37.dcache.LoadLockedReq_miss_rate::.cpu37.data     0.043736                       # miss rate for LoadLockedReq accesses
system.cpu37.dcache.LoadLockedReq_miss_rate::total     0.043736                       # miss rate for LoadLockedReq accesses
system.cpu37.dcache.StoreCondReq_hits::.cpu37.data        19976                       # number of StoreCondReq hits
system.cpu37.dcache.StoreCondReq_hits::total        19976                       # number of StoreCondReq hits
system.cpu37.dcache.StoreCondReq_misses::.cpu37.data           74                       # number of StoreCondReq misses
system.cpu37.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu37.dcache.StoreCondReq_accesses::.cpu37.data        20050                       # number of StoreCondReq accesses(hits+misses)
system.cpu37.dcache.StoreCondReq_accesses::total        20050                       # number of StoreCondReq accesses(hits+misses)
system.cpu37.dcache.StoreCondReq_miss_rate::.cpu37.data     0.003691                       # miss rate for StoreCondReq accesses
system.cpu37.dcache.StoreCondReq_miss_rate::total     0.003691                       # miss rate for StoreCondReq accesses
system.cpu37.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu37.dcache.tags.tagsinuse         338.607162                       # Cycle average of tags in use
system.cpu37.dcache.tags.total_refs           2511192                       # Total number of references to valid blocks.
system.cpu37.dcache.tags.sampled_refs           41902                       # Sample count of references to valid blocks.
system.cpu37.dcache.tags.avg_refs           59.930123                       # Average number of references to valid blocks.
system.cpu37.dcache.tags.warmup_cycle    1897500020400                       # Cycle when the warmup percentage was hit.
system.cpu37.dcache.tags.occ_blocks::.cpu37.data   338.607162                       # Average occupied blocks per requestor
system.cpu37.dcache.tags.occ_percent::.cpu37.data     0.330671                       # Average percentage of cache occupancy
system.cpu37.dcache.tags.occ_percent::total     0.330671                       # Average percentage of cache occupancy
system.cpu37.dcache.tags.occ_task_id_blocks::1024          709                       # Occupied blocks per task id
system.cpu37.dcache.tags.age_task_id_blocks_1024::4          709                       # Occupied blocks per task id
system.cpu37.dcache.tags.occ_task_id_percent::1024     0.692383                       # Percentage of cache occupancy per task id
system.cpu37.dcache.tags.tag_accesses         5066090                       # Number of tag accesses
system.cpu37.dcache.tags.data_accesses        5066090                       # Number of data accesses
system.cpu34.numPwrStateTransitions              2814                       # Number of power state transitions
system.cpu34.pwrStateClkGateDist::samples         1403                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::mean   2711014386.369209                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::stdev  21395168108.457928                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::1000-5e+10         1398     99.64%     99.64% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::5e+10-1e+11            2      0.14%     99.79% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::1e+11-1.5e+11            1      0.07%     99.86% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateClkGateDist::total          1403                       # Distribution of time spent in the clock gated state
system.cpu34.pwrStateResidencyTicks::ON   19088316824                       # Cumulative time (in ticks) in various power states
system.cpu34.pwrStateResidencyTicks::CLK_GATED 3803553184076                       # Cumulative time (in ticks) in various power states
system.cpu34.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu34.icache.demand_hits::.cpu34.inst     10173655                       # number of demand (read+write) hits
system.cpu34.icache.demand_hits::total       10173655                       # number of demand (read+write) hits
system.cpu34.icache.overall_hits::.cpu34.inst     10173655                       # number of overall hits
system.cpu34.icache.overall_hits::total      10173655                       # number of overall hits
system.cpu34.icache.demand_misses::.cpu34.inst       134258                       # number of demand (read+write) misses
system.cpu34.icache.demand_misses::total       134258                       # number of demand (read+write) misses
system.cpu34.icache.overall_misses::.cpu34.inst       134258                       # number of overall misses
system.cpu34.icache.overall_misses::total       134258                       # number of overall misses
system.cpu34.icache.demand_accesses::.cpu34.inst     10307913                       # number of demand (read+write) accesses
system.cpu34.icache.demand_accesses::total     10307913                       # number of demand (read+write) accesses
system.cpu34.icache.overall_accesses::.cpu34.inst     10307913                       # number of overall (read+write) accesses
system.cpu34.icache.overall_accesses::total     10307913                       # number of overall (read+write) accesses
system.cpu34.icache.demand_miss_rate::.cpu34.inst     0.013025                       # miss rate for demand accesses
system.cpu34.icache.demand_miss_rate::total     0.013025                       # miss rate for demand accesses
system.cpu34.icache.overall_miss_rate::.cpu34.inst     0.013025                       # miss rate for overall accesses
system.cpu34.icache.overall_miss_rate::total     0.013025                       # miss rate for overall accesses
system.cpu34.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu34.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu34.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu34.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu34.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu34.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu34.icache.writebacks::.writebacks       133735                       # number of writebacks
system.cpu34.icache.writebacks::total          133735                       # number of writebacks
system.cpu34.icache.replacements               133735                       # number of replacements
system.cpu34.icache.ReadReq_hits::.cpu34.inst     10173655                       # number of ReadReq hits
system.cpu34.icache.ReadReq_hits::total      10173655                       # number of ReadReq hits
system.cpu34.icache.ReadReq_misses::.cpu34.inst       134258                       # number of ReadReq misses
system.cpu34.icache.ReadReq_misses::total       134258                       # number of ReadReq misses
system.cpu34.icache.ReadReq_accesses::.cpu34.inst     10307913                       # number of ReadReq accesses(hits+misses)
system.cpu34.icache.ReadReq_accesses::total     10307913                       # number of ReadReq accesses(hits+misses)
system.cpu34.icache.ReadReq_miss_rate::.cpu34.inst     0.013025                       # miss rate for ReadReq accesses
system.cpu34.icache.ReadReq_miss_rate::total     0.013025                       # miss rate for ReadReq accesses
system.cpu34.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu34.icache.tags.tagsinuse         264.821604                       # Cycle average of tags in use
system.cpu34.icache.tags.total_refs          10307913                       # Total number of references to valid blocks.
system.cpu34.icache.tags.sampled_refs          134258                       # Sample count of references to valid blocks.
system.cpu34.icache.tags.avg_refs           76.776900                       # Average number of references to valid blocks.
system.cpu34.icache.tags.warmup_cycle    1801285849300                       # Cycle when the warmup percentage was hit.
system.cpu34.icache.tags.occ_blocks::.cpu34.inst   264.821604                       # Average occupied blocks per requestor
system.cpu34.icache.tags.occ_percent::.cpu34.inst     0.517230                       # Average percentage of cache occupancy
system.cpu34.icache.tags.occ_percent::total     0.517230                       # Average percentage of cache occupancy
system.cpu34.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu34.icache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu34.icache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu34.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu34.icache.tags.tag_accesses        20750084                       # Number of tag accesses
system.cpu34.icache.tags.data_accesses       20750084                       # Number of data accesses
system.cpu34.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu34.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu34.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu34.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu34.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu34.dcache.demand_hits::.cpu34.data      3763679                       # number of demand (read+write) hits
system.cpu34.dcache.demand_hits::total        3763679                       # number of demand (read+write) hits
system.cpu34.dcache.overall_hits::.cpu34.data      3790298                       # number of overall hits
system.cpu34.dcache.overall_hits::total       3790298                       # number of overall hits
system.cpu34.dcache.demand_misses::.cpu34.data       106917                       # number of demand (read+write) misses
system.cpu34.dcache.demand_misses::total       106917                       # number of demand (read+write) misses
system.cpu34.dcache.overall_misses::.cpu34.data       111471                       # number of overall misses
system.cpu34.dcache.overall_misses::total       111471                       # number of overall misses
system.cpu34.dcache.demand_accesses::.cpu34.data      3870596                       # number of demand (read+write) accesses
system.cpu34.dcache.demand_accesses::total      3870596                       # number of demand (read+write) accesses
system.cpu34.dcache.overall_accesses::.cpu34.data      3901769                       # number of overall (read+write) accesses
system.cpu34.dcache.overall_accesses::total      3901769                       # number of overall (read+write) accesses
system.cpu34.dcache.demand_miss_rate::.cpu34.data     0.027623                       # miss rate for demand accesses
system.cpu34.dcache.demand_miss_rate::total     0.027623                       # miss rate for demand accesses
system.cpu34.dcache.overall_miss_rate::.cpu34.data     0.028569                       # miss rate for overall accesses
system.cpu34.dcache.overall_miss_rate::total     0.028569                       # miss rate for overall accesses
system.cpu34.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu34.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu34.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu34.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu34.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu34.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu34.dcache.writebacks::.writebacks        44098                       # number of writebacks
system.cpu34.dcache.writebacks::total           44098                       # number of writebacks
system.cpu34.dcache.replacements                91172                       # number of replacements
system.cpu34.dcache.ReadReq_hits::.cpu34.data      2322214                       # number of ReadReq hits
system.cpu34.dcache.ReadReq_hits::total       2322214                       # number of ReadReq hits
system.cpu34.dcache.ReadReq_misses::.cpu34.data        71971                       # number of ReadReq misses
system.cpu34.dcache.ReadReq_misses::total        71971                       # number of ReadReq misses
system.cpu34.dcache.ReadReq_accesses::.cpu34.data      2394185                       # number of ReadReq accesses(hits+misses)
system.cpu34.dcache.ReadReq_accesses::total      2394185                       # number of ReadReq accesses(hits+misses)
system.cpu34.dcache.ReadReq_miss_rate::.cpu34.data     0.030061                       # miss rate for ReadReq accesses
system.cpu34.dcache.ReadReq_miss_rate::total     0.030061                       # miss rate for ReadReq accesses
system.cpu34.dcache.WriteReq_hits::.cpu34.data      1440914                       # number of WriteReq hits
system.cpu34.dcache.WriteReq_hits::total      1440914                       # number of WriteReq hits
system.cpu34.dcache.WriteReq_misses::.cpu34.data        23785                       # number of WriteReq misses
system.cpu34.dcache.WriteReq_misses::total        23785                       # number of WriteReq misses
system.cpu34.dcache.WriteReq_accesses::.cpu34.data      1464699                       # number of WriteReq accesses(hits+misses)
system.cpu34.dcache.WriteReq_accesses::total      1464699                       # number of WriteReq accesses(hits+misses)
system.cpu34.dcache.WriteReq_miss_rate::.cpu34.data     0.016239                       # miss rate for WriteReq accesses
system.cpu34.dcache.WriteReq_miss_rate::total     0.016239                       # miss rate for WriteReq accesses
system.cpu34.dcache.SoftPFReq_hits::.cpu34.data          173                       # number of SoftPFReq hits
system.cpu34.dcache.SoftPFReq_hits::total          173                       # number of SoftPFReq hits
system.cpu34.dcache.SoftPFReq_misses::.cpu34.data          660                       # number of SoftPFReq misses
system.cpu34.dcache.SoftPFReq_misses::total          660                       # number of SoftPFReq misses
system.cpu34.dcache.SoftPFReq_accesses::.cpu34.data          833                       # number of SoftPFReq accesses(hits+misses)
system.cpu34.dcache.SoftPFReq_accesses::total          833                       # number of SoftPFReq accesses(hits+misses)
system.cpu34.dcache.SoftPFReq_miss_rate::.cpu34.data     0.792317                       # miss rate for SoftPFReq accesses
system.cpu34.dcache.SoftPFReq_miss_rate::total     0.792317                       # miss rate for SoftPFReq accesses
system.cpu34.dcache.SoftPFExReq_hits::.cpu34.data        26446                       # number of SoftPFExReq hits
system.cpu34.dcache.SoftPFExReq_hits::total        26446                       # number of SoftPFExReq hits
system.cpu34.dcache.SoftPFExReq_misses::.cpu34.data         3894                       # number of SoftPFExReq misses
system.cpu34.dcache.SoftPFExReq_misses::total         3894                       # number of SoftPFExReq misses
system.cpu34.dcache.SoftPFExReq_accesses::.cpu34.data        30340                       # number of SoftPFExReq accesses(hits+misses)
system.cpu34.dcache.SoftPFExReq_accesses::total        30340                       # number of SoftPFExReq accesses(hits+misses)
system.cpu34.dcache.SoftPFExReq_miss_rate::.cpu34.data     0.128345                       # miss rate for SoftPFExReq accesses
system.cpu34.dcache.SoftPFExReq_miss_rate::total     0.128345                       # miss rate for SoftPFExReq accesses
system.cpu34.dcache.WriteLineReq_hits::.cpu34.data          551                       # number of WriteLineReq hits
system.cpu34.dcache.WriteLineReq_hits::total          551                       # number of WriteLineReq hits
system.cpu34.dcache.WriteLineReq_misses::.cpu34.data        11161                       # number of WriteLineReq misses
system.cpu34.dcache.WriteLineReq_misses::total        11161                       # number of WriteLineReq misses
system.cpu34.dcache.WriteLineReq_accesses::.cpu34.data        11712                       # number of WriteLineReq accesses(hits+misses)
system.cpu34.dcache.WriteLineReq_accesses::total        11712                       # number of WriteLineReq accesses(hits+misses)
system.cpu34.dcache.WriteLineReq_miss_rate::.cpu34.data     0.952954                       # miss rate for WriteLineReq accesses
system.cpu34.dcache.WriteLineReq_miss_rate::total     0.952954                       # miss rate for WriteLineReq accesses
system.cpu34.dcache.LoadLockedReq_hits::.cpu34.data        32247                       # number of LoadLockedReq hits
system.cpu34.dcache.LoadLockedReq_hits::total        32247                       # number of LoadLockedReq hits
system.cpu34.dcache.LoadLockedReq_misses::.cpu34.data         1259                       # number of LoadLockedReq misses
system.cpu34.dcache.LoadLockedReq_misses::total         1259                       # number of LoadLockedReq misses
system.cpu34.dcache.LoadLockedReq_accesses::.cpu34.data        33506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu34.dcache.LoadLockedReq_accesses::total        33506                       # number of LoadLockedReq accesses(hits+misses)
system.cpu34.dcache.LoadLockedReq_miss_rate::.cpu34.data     0.037575                       # miss rate for LoadLockedReq accesses
system.cpu34.dcache.LoadLockedReq_miss_rate::total     0.037575                       # miss rate for LoadLockedReq accesses
system.cpu34.dcache.StoreCondReq_hits::.cpu34.data        32265                       # number of StoreCondReq hits
system.cpu34.dcache.StoreCondReq_hits::total        32265                       # number of StoreCondReq hits
system.cpu34.dcache.StoreCondReq_misses::.cpu34.data          123                       # number of StoreCondReq misses
system.cpu34.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu34.dcache.StoreCondReq_accesses::.cpu34.data        32388                       # number of StoreCondReq accesses(hits+misses)
system.cpu34.dcache.StoreCondReq_accesses::total        32388                       # number of StoreCondReq accesses(hits+misses)
system.cpu34.dcache.StoreCondReq_miss_rate::.cpu34.data     0.003798                       # miss rate for StoreCondReq accesses
system.cpu34.dcache.StoreCondReq_miss_rate::total     0.003798                       # miss rate for StoreCondReq accesses
system.cpu34.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu34.dcache.tags.tagsinuse         350.709226                       # Cycle average of tags in use
system.cpu34.dcache.tags.total_refs           3976899                       # Total number of references to valid blocks.
system.cpu34.dcache.tags.sampled_refs          105308                       # Sample count of references to valid blocks.
system.cpu34.dcache.tags.avg_refs           37.764453                       # Average number of references to valid blocks.
system.cpu34.dcache.tags.warmup_cycle    1801285857200                       # Cycle when the warmup percentage was hit.
system.cpu34.dcache.tags.occ_blocks::.cpu34.data   350.709226                       # Average occupied blocks per requestor
system.cpu34.dcache.tags.occ_percent::.cpu34.data     0.342489                       # Average percentage of cache occupancy
system.cpu34.dcache.tags.occ_percent::total     0.342489                       # Average percentage of cache occupancy
system.cpu34.dcache.tags.occ_task_id_blocks::1024          873                       # Occupied blocks per task id
system.cpu34.dcache.tags.age_task_id_blocks_1024::3          143                       # Occupied blocks per task id
system.cpu34.dcache.tags.age_task_id_blocks_1024::4          730                       # Occupied blocks per task id
system.cpu34.dcache.tags.occ_task_id_percent::1024     0.852539                       # Percentage of cache occupancy per task id
system.cpu34.dcache.tags.tag_accesses         8078270                       # Number of tag accesses
system.cpu34.dcache.tags.data_accesses        8078270                       # Number of data accesses
system.cpu35.numPwrStateTransitions              2979                       # Number of power state transitions
system.cpu35.pwrStateClkGateDist::samples         1483                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::mean   2563254783.523263                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::stdev  20288180012.195469                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::1000-5e+10         1479     99.73%     99.73% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.80% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::1e+11-1.5e+11            1      0.07%     99.87% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::3e+11-3.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateClkGateDist::total          1483                       # Distribution of time spent in the clock gated state
system.cpu35.pwrStateResidencyTicks::ON   21334656935                       # Cumulative time (in ticks) in various power states
system.cpu35.pwrStateResidencyTicks::CLK_GATED 3801306843965                       # Cumulative time (in ticks) in various power states
system.cpu35.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu35.icache.demand_hits::.cpu35.inst     11323801                       # number of demand (read+write) hits
system.cpu35.icache.demand_hits::total       11323801                       # number of demand (read+write) hits
system.cpu35.icache.overall_hits::.cpu35.inst     11323801                       # number of overall hits
system.cpu35.icache.overall_hits::total      11323801                       # number of overall hits
system.cpu35.icache.demand_misses::.cpu35.inst       155483                       # number of demand (read+write) misses
system.cpu35.icache.demand_misses::total       155483                       # number of demand (read+write) misses
system.cpu35.icache.overall_misses::.cpu35.inst       155483                       # number of overall misses
system.cpu35.icache.overall_misses::total       155483                       # number of overall misses
system.cpu35.icache.demand_accesses::.cpu35.inst     11479284                       # number of demand (read+write) accesses
system.cpu35.icache.demand_accesses::total     11479284                       # number of demand (read+write) accesses
system.cpu35.icache.overall_accesses::.cpu35.inst     11479284                       # number of overall (read+write) accesses
system.cpu35.icache.overall_accesses::total     11479284                       # number of overall (read+write) accesses
system.cpu35.icache.demand_miss_rate::.cpu35.inst     0.013545                       # miss rate for demand accesses
system.cpu35.icache.demand_miss_rate::total     0.013545                       # miss rate for demand accesses
system.cpu35.icache.overall_miss_rate::.cpu35.inst     0.013545                       # miss rate for overall accesses
system.cpu35.icache.overall_miss_rate::total     0.013545                       # miss rate for overall accesses
system.cpu35.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu35.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu35.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu35.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu35.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu35.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu35.icache.writebacks::.writebacks       154960                       # number of writebacks
system.cpu35.icache.writebacks::total          154960                       # number of writebacks
system.cpu35.icache.replacements               154960                       # number of replacements
system.cpu35.icache.ReadReq_hits::.cpu35.inst     11323801                       # number of ReadReq hits
system.cpu35.icache.ReadReq_hits::total      11323801                       # number of ReadReq hits
system.cpu35.icache.ReadReq_misses::.cpu35.inst       155483                       # number of ReadReq misses
system.cpu35.icache.ReadReq_misses::total       155483                       # number of ReadReq misses
system.cpu35.icache.ReadReq_accesses::.cpu35.inst     11479284                       # number of ReadReq accesses(hits+misses)
system.cpu35.icache.ReadReq_accesses::total     11479284                       # number of ReadReq accesses(hits+misses)
system.cpu35.icache.ReadReq_miss_rate::.cpu35.inst     0.013545                       # miss rate for ReadReq accesses
system.cpu35.icache.ReadReq_miss_rate::total     0.013545                       # miss rate for ReadReq accesses
system.cpu35.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu35.icache.tags.tagsinuse         260.701201                       # Cycle average of tags in use
system.cpu35.icache.tags.total_refs          11479284                       # Total number of references to valid blocks.
system.cpu35.icache.tags.sampled_refs          155483                       # Sample count of references to valid blocks.
system.cpu35.icache.tags.avg_refs           73.829833                       # Average number of references to valid blocks.
system.cpu35.icache.tags.warmup_cycle    1833357365540                       # Cycle when the warmup percentage was hit.
system.cpu35.icache.tags.occ_blocks::.cpu35.inst   260.701201                       # Average occupied blocks per requestor
system.cpu35.icache.tags.occ_percent::.cpu35.inst     0.509182                       # Average percentage of cache occupancy
system.cpu35.icache.tags.occ_percent::total     0.509182                       # Average percentage of cache occupancy
system.cpu35.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu35.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu35.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu35.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu35.icache.tags.tag_accesses        23114051                       # Number of tag accesses
system.cpu35.icache.tags.data_accesses       23114051                       # Number of data accesses
system.cpu35.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu35.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu35.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu35.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu35.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu35.dcache.demand_hits::.cpu35.data      4189716                       # number of demand (read+write) hits
system.cpu35.dcache.demand_hits::total        4189716                       # number of demand (read+write) hits
system.cpu35.dcache.overall_hits::.cpu35.data      4222973                       # number of overall hits
system.cpu35.dcache.overall_hits::total       4222973                       # number of overall hits
system.cpu35.dcache.demand_misses::.cpu35.data       114245                       # number of demand (read+write) misses
system.cpu35.dcache.demand_misses::total       114245                       # number of demand (read+write) misses
system.cpu35.dcache.overall_misses::.cpu35.data       120057                       # number of overall misses
system.cpu35.dcache.overall_misses::total       120057                       # number of overall misses
system.cpu35.dcache.demand_accesses::.cpu35.data      4303961                       # number of demand (read+write) accesses
system.cpu35.dcache.demand_accesses::total      4303961                       # number of demand (read+write) accesses
system.cpu35.dcache.overall_accesses::.cpu35.data      4343030                       # number of overall (read+write) accesses
system.cpu35.dcache.overall_accesses::total      4343030                       # number of overall (read+write) accesses
system.cpu35.dcache.demand_miss_rate::.cpu35.data     0.026544                       # miss rate for demand accesses
system.cpu35.dcache.demand_miss_rate::total     0.026544                       # miss rate for demand accesses
system.cpu35.dcache.overall_miss_rate::.cpu35.data     0.027644                       # miss rate for overall accesses
system.cpu35.dcache.overall_miss_rate::total     0.027644                       # miss rate for overall accesses
system.cpu35.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu35.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu35.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu35.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu35.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu35.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu35.dcache.writebacks::.writebacks        40267                       # number of writebacks
system.cpu35.dcache.writebacks::total           40267                       # number of writebacks
system.cpu35.dcache.replacements                97726                       # number of replacements
system.cpu35.dcache.ReadReq_hits::.cpu35.data      2544856                       # number of ReadReq hits
system.cpu35.dcache.ReadReq_hits::total       2544856                       # number of ReadReq hits
system.cpu35.dcache.ReadReq_misses::.cpu35.data        78252                       # number of ReadReq misses
system.cpu35.dcache.ReadReq_misses::total        78252                       # number of ReadReq misses
system.cpu35.dcache.ReadReq_accesses::.cpu35.data      2623108                       # number of ReadReq accesses(hits+misses)
system.cpu35.dcache.ReadReq_accesses::total      2623108                       # number of ReadReq accesses(hits+misses)
system.cpu35.dcache.ReadReq_miss_rate::.cpu35.data     0.029832                       # miss rate for ReadReq accesses
system.cpu35.dcache.ReadReq_miss_rate::total     0.029832                       # miss rate for ReadReq accesses
system.cpu35.dcache.WriteReq_hits::.cpu35.data      1643572                       # number of WriteReq hits
system.cpu35.dcache.WriteReq_hits::total      1643572                       # number of WriteReq hits
system.cpu35.dcache.WriteReq_misses::.cpu35.data        23450                       # number of WriteReq misses
system.cpu35.dcache.WriteReq_misses::total        23450                       # number of WriteReq misses
system.cpu35.dcache.WriteReq_accesses::.cpu35.data      1667022                       # number of WriteReq accesses(hits+misses)
system.cpu35.dcache.WriteReq_accesses::total      1667022                       # number of WriteReq accesses(hits+misses)
system.cpu35.dcache.WriteReq_miss_rate::.cpu35.data     0.014067                       # miss rate for WriteReq accesses
system.cpu35.dcache.WriteReq_miss_rate::total     0.014067                       # miss rate for WriteReq accesses
system.cpu35.dcache.SoftPFReq_hits::.cpu35.data          254                       # number of SoftPFReq hits
system.cpu35.dcache.SoftPFReq_hits::total          254                       # number of SoftPFReq hits
system.cpu35.dcache.SoftPFReq_misses::.cpu35.data          712                       # number of SoftPFReq misses
system.cpu35.dcache.SoftPFReq_misses::total          712                       # number of SoftPFReq misses
system.cpu35.dcache.SoftPFReq_accesses::.cpu35.data          966                       # number of SoftPFReq accesses(hits+misses)
system.cpu35.dcache.SoftPFReq_accesses::total          966                       # number of SoftPFReq accesses(hits+misses)
system.cpu35.dcache.SoftPFReq_miss_rate::.cpu35.data     0.737060                       # miss rate for SoftPFReq accesses
system.cpu35.dcache.SoftPFReq_miss_rate::total     0.737060                       # miss rate for SoftPFReq accesses
system.cpu35.dcache.SoftPFExReq_hits::.cpu35.data        33003                       # number of SoftPFExReq hits
system.cpu35.dcache.SoftPFExReq_hits::total        33003                       # number of SoftPFExReq hits
system.cpu35.dcache.SoftPFExReq_misses::.cpu35.data         5100                       # number of SoftPFExReq misses
system.cpu35.dcache.SoftPFExReq_misses::total         5100                       # number of SoftPFExReq misses
system.cpu35.dcache.SoftPFExReq_accesses::.cpu35.data        38103                       # number of SoftPFExReq accesses(hits+misses)
system.cpu35.dcache.SoftPFExReq_accesses::total        38103                       # number of SoftPFExReq accesses(hits+misses)
system.cpu35.dcache.SoftPFExReq_miss_rate::.cpu35.data     0.133848                       # miss rate for SoftPFExReq accesses
system.cpu35.dcache.SoftPFExReq_miss_rate::total     0.133848                       # miss rate for SoftPFExReq accesses
system.cpu35.dcache.WriteLineReq_hits::.cpu35.data         1288                       # number of WriteLineReq hits
system.cpu35.dcache.WriteLineReq_hits::total         1288                       # number of WriteLineReq hits
system.cpu35.dcache.WriteLineReq_misses::.cpu35.data        12543                       # number of WriteLineReq misses
system.cpu35.dcache.WriteLineReq_misses::total        12543                       # number of WriteLineReq misses
system.cpu35.dcache.WriteLineReq_accesses::.cpu35.data        13831                       # number of WriteLineReq accesses(hits+misses)
system.cpu35.dcache.WriteLineReq_accesses::total        13831                       # number of WriteLineReq accesses(hits+misses)
system.cpu35.dcache.WriteLineReq_miss_rate::.cpu35.data     0.906876                       # miss rate for WriteLineReq accesses
system.cpu35.dcache.WriteLineReq_miss_rate::total     0.906876                       # miss rate for WriteLineReq accesses
system.cpu35.dcache.LoadLockedReq_hits::.cpu35.data        44491                       # number of LoadLockedReq hits
system.cpu35.dcache.LoadLockedReq_hits::total        44491                       # number of LoadLockedReq hits
system.cpu35.dcache.LoadLockedReq_misses::.cpu35.data         1317                       # number of LoadLockedReq misses
system.cpu35.dcache.LoadLockedReq_misses::total         1317                       # number of LoadLockedReq misses
system.cpu35.dcache.LoadLockedReq_accesses::.cpu35.data        45808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu35.dcache.LoadLockedReq_accesses::total        45808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu35.dcache.LoadLockedReq_miss_rate::.cpu35.data     0.028750                       # miss rate for LoadLockedReq accesses
system.cpu35.dcache.LoadLockedReq_miss_rate::total     0.028750                       # miss rate for LoadLockedReq accesses
system.cpu35.dcache.StoreCondReq_hits::.cpu35.data        44390                       # number of StoreCondReq hits
system.cpu35.dcache.StoreCondReq_hits::total        44390                       # number of StoreCondReq hits
system.cpu35.dcache.StoreCondReq_misses::.cpu35.data          183                       # number of StoreCondReq misses
system.cpu35.dcache.StoreCondReq_misses::total          183                       # number of StoreCondReq misses
system.cpu35.dcache.StoreCondReq_accesses::.cpu35.data        44573                       # number of StoreCondReq accesses(hits+misses)
system.cpu35.dcache.StoreCondReq_accesses::total        44573                       # number of StoreCondReq accesses(hits+misses)
system.cpu35.dcache.StoreCondReq_miss_rate::.cpu35.data     0.004106                       # miss rate for StoreCondReq accesses
system.cpu35.dcache.StoreCondReq_miss_rate::total     0.004106                       # miss rate for StoreCondReq accesses
system.cpu35.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu35.dcache.tags.tagsinuse         367.067874                       # Cycle average of tags in use
system.cpu35.dcache.tags.total_refs           4445087                       # Total number of references to valid blocks.
system.cpu35.dcache.tags.sampled_refs          113354                       # Sample count of references to valid blocks.
system.cpu35.dcache.tags.avg_refs           39.214205                       # Average number of references to valid blocks.
system.cpu35.dcache.tags.warmup_cycle    1833357373440                       # Cycle when the warmup percentage was hit.
system.cpu35.dcache.tags.occ_blocks::.cpu35.data   367.067874                       # Average occupied blocks per requestor
system.cpu35.dcache.tags.occ_percent::.cpu35.data     0.358465                       # Average percentage of cache occupancy
system.cpu35.dcache.tags.occ_percent::total     0.358465                       # Average percentage of cache occupancy
system.cpu35.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu35.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu35.dcache.tags.age_task_id_blocks_1024::4          812                       # Occupied blocks per task id
system.cpu35.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu35.dcache.tags.tag_accesses         9003604                       # Number of tag accesses
system.cpu35.dcache.tags.data_accesses        9003604                       # Number of data accesses
system.cpu32.numPwrStateTransitions              2798                       # Number of power state transitions
system.cpu32.pwrStateClkGateDist::samples         1394                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::mean   2731516475.509326                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::stdev  21383746255.560024                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::1000-5e+10         1390     99.71%     99.71% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.78% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::1e+11-1.5e+11            1      0.07%     99.86% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateClkGateDist::total          1394                       # Distribution of time spent in the clock gated state
system.cpu32.pwrStateResidencyTicks::ON   14907534040                       # Cumulative time (in ticks) in various power states
system.cpu32.pwrStateResidencyTicks::CLK_GATED 3807733966860                       # Cumulative time (in ticks) in various power states
system.cpu32.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu32.icache.demand_hits::.cpu32.inst      8003365                       # number of demand (read+write) hits
system.cpu32.icache.demand_hits::total        8003365                       # number of demand (read+write) hits
system.cpu32.icache.overall_hits::.cpu32.inst      8003365                       # number of overall hits
system.cpu32.icache.overall_hits::total       8003365                       # number of overall hits
system.cpu32.icache.demand_misses::.cpu32.inst        80794                       # number of demand (read+write) misses
system.cpu32.icache.demand_misses::total        80794                       # number of demand (read+write) misses
system.cpu32.icache.overall_misses::.cpu32.inst        80794                       # number of overall misses
system.cpu32.icache.overall_misses::total        80794                       # number of overall misses
system.cpu32.icache.demand_accesses::.cpu32.inst      8084159                       # number of demand (read+write) accesses
system.cpu32.icache.demand_accesses::total      8084159                       # number of demand (read+write) accesses
system.cpu32.icache.overall_accesses::.cpu32.inst      8084159                       # number of overall (read+write) accesses
system.cpu32.icache.overall_accesses::total      8084159                       # number of overall (read+write) accesses
system.cpu32.icache.demand_miss_rate::.cpu32.inst     0.009994                       # miss rate for demand accesses
system.cpu32.icache.demand_miss_rate::total     0.009994                       # miss rate for demand accesses
system.cpu32.icache.overall_miss_rate::.cpu32.inst     0.009994                       # miss rate for overall accesses
system.cpu32.icache.overall_miss_rate::total     0.009994                       # miss rate for overall accesses
system.cpu32.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu32.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu32.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu32.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu32.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu32.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu32.icache.writebacks::.writebacks        80270                       # number of writebacks
system.cpu32.icache.writebacks::total           80270                       # number of writebacks
system.cpu32.icache.replacements                80270                       # number of replacements
system.cpu32.icache.ReadReq_hits::.cpu32.inst      8003365                       # number of ReadReq hits
system.cpu32.icache.ReadReq_hits::total       8003365                       # number of ReadReq hits
system.cpu32.icache.ReadReq_misses::.cpu32.inst        80794                       # number of ReadReq misses
system.cpu32.icache.ReadReq_misses::total        80794                       # number of ReadReq misses
system.cpu32.icache.ReadReq_accesses::.cpu32.inst      8084159                       # number of ReadReq accesses(hits+misses)
system.cpu32.icache.ReadReq_accesses::total      8084159                       # number of ReadReq accesses(hits+misses)
system.cpu32.icache.ReadReq_miss_rate::.cpu32.inst     0.009994                       # miss rate for ReadReq accesses
system.cpu32.icache.ReadReq_miss_rate::total     0.009994                       # miss rate for ReadReq accesses
system.cpu32.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu32.icache.tags.tagsinuse         273.385304                       # Cycle average of tags in use
system.cpu32.icache.tags.total_refs           8084159                       # Total number of references to valid blocks.
system.cpu32.icache.tags.sampled_refs           80794                       # Sample count of references to valid blocks.
system.cpu32.icache.tags.avg_refs          100.058903                       # Average number of references to valid blocks.
system.cpu32.icache.tags.warmup_cycle    1737143041180                       # Cycle when the warmup percentage was hit.
system.cpu32.icache.tags.occ_blocks::.cpu32.inst   273.385304                       # Average occupied blocks per requestor
system.cpu32.icache.tags.occ_percent::.cpu32.inst     0.533956                       # Average percentage of cache occupancy
system.cpu32.icache.tags.occ_percent::total     0.533956                       # Average percentage of cache occupancy
system.cpu32.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu32.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu32.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu32.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu32.icache.tags.tag_accesses        16249112                       # Number of tag accesses
system.cpu32.icache.tags.data_accesses       16249112                       # Number of data accesses
system.cpu32.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu32.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu32.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu32.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu32.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu32.dcache.demand_hits::.cpu32.data      2922363                       # number of demand (read+write) hits
system.cpu32.dcache.demand_hits::total        2922363                       # number of demand (read+write) hits
system.cpu32.dcache.overall_hits::.cpu32.data      2941331                       # number of overall hits
system.cpu32.dcache.overall_hits::total       2941331                       # number of overall hits
system.cpu32.dcache.demand_misses::.cpu32.data        70301                       # number of demand (read+write) misses
system.cpu32.dcache.demand_misses::total        70301                       # number of demand (read+write) misses
system.cpu32.dcache.overall_misses::.cpu32.data        74357                       # number of overall misses
system.cpu32.dcache.overall_misses::total        74357                       # number of overall misses
system.cpu32.dcache.demand_accesses::.cpu32.data      2992664                       # number of demand (read+write) accesses
system.cpu32.dcache.demand_accesses::total      2992664                       # number of demand (read+write) accesses
system.cpu32.dcache.overall_accesses::.cpu32.data      3015688                       # number of overall (read+write) accesses
system.cpu32.dcache.overall_accesses::total      3015688                       # number of overall (read+write) accesses
system.cpu32.dcache.demand_miss_rate::.cpu32.data     0.023491                       # miss rate for demand accesses
system.cpu32.dcache.demand_miss_rate::total     0.023491                       # miss rate for demand accesses
system.cpu32.dcache.overall_miss_rate::.cpu32.data     0.024657                       # miss rate for overall accesses
system.cpu32.dcache.overall_miss_rate::total     0.024657                       # miss rate for overall accesses
system.cpu32.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu32.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu32.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu32.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu32.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu32.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu32.dcache.writebacks::.writebacks        24558                       # number of writebacks
system.cpu32.dcache.writebacks::total           24558                       # number of writebacks
system.cpu32.dcache.replacements                55993                       # number of replacements
system.cpu32.dcache.ReadReq_hits::.cpu32.data      1850925                       # number of ReadReq hits
system.cpu32.dcache.ReadReq_hits::total       1850925                       # number of ReadReq hits
system.cpu32.dcache.ReadReq_misses::.cpu32.data        49236                       # number of ReadReq misses
system.cpu32.dcache.ReadReq_misses::total        49236                       # number of ReadReq misses
system.cpu32.dcache.ReadReq_accesses::.cpu32.data      1900161                       # number of ReadReq accesses(hits+misses)
system.cpu32.dcache.ReadReq_accesses::total      1900161                       # number of ReadReq accesses(hits+misses)
system.cpu32.dcache.ReadReq_miss_rate::.cpu32.data     0.025911                       # miss rate for ReadReq accesses
system.cpu32.dcache.ReadReq_miss_rate::total     0.025911                       # miss rate for ReadReq accesses
system.cpu32.dcache.WriteReq_hits::.cpu32.data      1071149                       # number of WriteReq hits
system.cpu32.dcache.WriteReq_hits::total      1071149                       # number of WriteReq hits
system.cpu32.dcache.WriteReq_misses::.cpu32.data        13014                       # number of WriteReq misses
system.cpu32.dcache.WriteReq_misses::total        13014                       # number of WriteReq misses
system.cpu32.dcache.WriteReq_accesses::.cpu32.data      1084163                       # number of WriteReq accesses(hits+misses)
system.cpu32.dcache.WriteReq_accesses::total      1084163                       # number of WriteReq accesses(hits+misses)
system.cpu32.dcache.WriteReq_miss_rate::.cpu32.data     0.012004                       # miss rate for WriteReq accesses
system.cpu32.dcache.WriteReq_miss_rate::total     0.012004                       # miss rate for WriteReq accesses
system.cpu32.dcache.SoftPFReq_hits::.cpu32.data          104                       # number of SoftPFReq hits
system.cpu32.dcache.SoftPFReq_hits::total          104                       # number of SoftPFReq hits
system.cpu32.dcache.SoftPFReq_misses::.cpu32.data          295                       # number of SoftPFReq misses
system.cpu32.dcache.SoftPFReq_misses::total          295                       # number of SoftPFReq misses
system.cpu32.dcache.SoftPFReq_accesses::.cpu32.data          399                       # number of SoftPFReq accesses(hits+misses)
system.cpu32.dcache.SoftPFReq_accesses::total          399                       # number of SoftPFReq accesses(hits+misses)
system.cpu32.dcache.SoftPFReq_miss_rate::.cpu32.data     0.739348                       # miss rate for SoftPFReq accesses
system.cpu32.dcache.SoftPFReq_miss_rate::total     0.739348                       # miss rate for SoftPFReq accesses
system.cpu32.dcache.SoftPFExReq_hits::.cpu32.data        18864                       # number of SoftPFExReq hits
system.cpu32.dcache.SoftPFExReq_hits::total        18864                       # number of SoftPFExReq hits
system.cpu32.dcache.SoftPFExReq_misses::.cpu32.data         3761                       # number of SoftPFExReq misses
system.cpu32.dcache.SoftPFExReq_misses::total         3761                       # number of SoftPFExReq misses
system.cpu32.dcache.SoftPFExReq_accesses::.cpu32.data        22625                       # number of SoftPFExReq accesses(hits+misses)
system.cpu32.dcache.SoftPFExReq_accesses::total        22625                       # number of SoftPFExReq accesses(hits+misses)
system.cpu32.dcache.SoftPFExReq_miss_rate::.cpu32.data     0.166232                       # miss rate for SoftPFExReq accesses
system.cpu32.dcache.SoftPFExReq_miss_rate::total     0.166232                       # miss rate for SoftPFExReq accesses
system.cpu32.dcache.WriteLineReq_hits::.cpu32.data          289                       # number of WriteLineReq hits
system.cpu32.dcache.WriteLineReq_hits::total          289                       # number of WriteLineReq hits
system.cpu32.dcache.WriteLineReq_misses::.cpu32.data         8051                       # number of WriteLineReq misses
system.cpu32.dcache.WriteLineReq_misses::total         8051                       # number of WriteLineReq misses
system.cpu32.dcache.WriteLineReq_accesses::.cpu32.data         8340                       # number of WriteLineReq accesses(hits+misses)
system.cpu32.dcache.WriteLineReq_accesses::total         8340                       # number of WriteLineReq accesses(hits+misses)
system.cpu32.dcache.WriteLineReq_miss_rate::.cpu32.data     0.965348                       # miss rate for WriteLineReq accesses
system.cpu32.dcache.WriteLineReq_miss_rate::total     0.965348                       # miss rate for WriteLineReq accesses
system.cpu32.dcache.LoadLockedReq_hits::.cpu32.data        26721                       # number of LoadLockedReq hits
system.cpu32.dcache.LoadLockedReq_hits::total        26721                       # number of LoadLockedReq hits
system.cpu32.dcache.LoadLockedReq_misses::.cpu32.data         1144                       # number of LoadLockedReq misses
system.cpu32.dcache.LoadLockedReq_misses::total         1144                       # number of LoadLockedReq misses
system.cpu32.dcache.LoadLockedReq_accesses::.cpu32.data        27865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu32.dcache.LoadLockedReq_accesses::total        27865                       # number of LoadLockedReq accesses(hits+misses)
system.cpu32.dcache.LoadLockedReq_miss_rate::.cpu32.data     0.041055                       # miss rate for LoadLockedReq accesses
system.cpu32.dcache.LoadLockedReq_miss_rate::total     0.041055                       # miss rate for LoadLockedReq accesses
system.cpu32.dcache.StoreCondReq_hits::.cpu32.data        26549                       # number of StoreCondReq hits
system.cpu32.dcache.StoreCondReq_hits::total        26549                       # number of StoreCondReq hits
system.cpu32.dcache.StoreCondReq_misses::.cpu32.data          120                       # number of StoreCondReq misses
system.cpu32.dcache.StoreCondReq_misses::total          120                       # number of StoreCondReq misses
system.cpu32.dcache.StoreCondReq_accesses::.cpu32.data        26669                       # number of StoreCondReq accesses(hits+misses)
system.cpu32.dcache.StoreCondReq_accesses::total        26669                       # number of StoreCondReq accesses(hits+misses)
system.cpu32.dcache.StoreCondReq_miss_rate::.cpu32.data     0.004500                       # miss rate for StoreCondReq accesses
system.cpu32.dcache.StoreCondReq_miss_rate::total     0.004500                       # miss rate for StoreCondReq accesses
system.cpu32.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu32.dcache.tags.tagsinuse         367.618562                       # Cycle average of tags in use
system.cpu32.dcache.tags.total_refs           3076691                       # Total number of references to valid blocks.
system.cpu32.dcache.tags.sampled_refs           68448                       # Sample count of references to valid blocks.
system.cpu32.dcache.tags.avg_refs           44.949319                       # Average number of references to valid blocks.
system.cpu32.dcache.tags.warmup_cycle    1737143049080                       # Cycle when the warmup percentage was hit.
system.cpu32.dcache.tags.occ_blocks::.cpu32.data   367.618562                       # Average occupied blocks per requestor
system.cpu32.dcache.tags.occ_percent::.cpu32.data     0.359003                       # Average percentage of cache occupancy
system.cpu32.dcache.tags.occ_percent::total     0.359003                       # Average percentage of cache occupancy
system.cpu32.dcache.tags.occ_task_id_blocks::1024          784                       # Occupied blocks per task id
system.cpu32.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu32.dcache.tags.age_task_id_blocks_1024::4          779                       # Occupied blocks per task id
system.cpu32.dcache.tags.occ_task_id_percent::1024     0.765625                       # Percentage of cache occupancy per task id
system.cpu32.dcache.tags.tag_accesses         6221964                       # Number of tag accesses
system.cpu32.dcache.tags.data_accesses        6221964                       # Number of data accesses
system.clk_domain.clock                          2000                       # Clock period in ticks
system.cpu30.numPwrStateTransitions              2476                       # Number of power state transitions
system.cpu30.pwrStateClkGateDist::samples         1236                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::mean   3078576424.713592                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::stdev  22353018057.685299                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::1000-5e+10         1231     99.60%     99.60% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.68% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::1e+11-1.5e+11            2      0.16%     99.84% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::3e+11-3.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateClkGateDist::total          1236                       # Distribution of time spent in the clock gated state
system.cpu30.pwrStateResidencyTicks::ON   17521039954                       # Cumulative time (in ticks) in various power states
system.cpu30.pwrStateResidencyTicks::CLK_GATED 3805120460946                       # Cumulative time (in ticks) in various power states
system.cpu30.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu30.icache.demand_hits::.cpu30.inst      9380858                       # number of demand (read+write) hits
system.cpu30.icache.demand_hits::total        9380858                       # number of demand (read+write) hits
system.cpu30.icache.overall_hits::.cpu30.inst      9380858                       # number of overall hits
system.cpu30.icache.overall_hits::total       9380858                       # number of overall hits
system.cpu30.icache.demand_misses::.cpu30.inst       106218                       # number of demand (read+write) misses
system.cpu30.icache.demand_misses::total       106218                       # number of demand (read+write) misses
system.cpu30.icache.overall_misses::.cpu30.inst       106218                       # number of overall misses
system.cpu30.icache.overall_misses::total       106218                       # number of overall misses
system.cpu30.icache.demand_accesses::.cpu30.inst      9487076                       # number of demand (read+write) accesses
system.cpu30.icache.demand_accesses::total      9487076                       # number of demand (read+write) accesses
system.cpu30.icache.overall_accesses::.cpu30.inst      9487076                       # number of overall (read+write) accesses
system.cpu30.icache.overall_accesses::total      9487076                       # number of overall (read+write) accesses
system.cpu30.icache.demand_miss_rate::.cpu30.inst     0.011196                       # miss rate for demand accesses
system.cpu30.icache.demand_miss_rate::total     0.011196                       # miss rate for demand accesses
system.cpu30.icache.overall_miss_rate::.cpu30.inst     0.011196                       # miss rate for overall accesses
system.cpu30.icache.overall_miss_rate::total     0.011196                       # miss rate for overall accesses
system.cpu30.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu30.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu30.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu30.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu30.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu30.icache.writebacks::.writebacks       105695                       # number of writebacks
system.cpu30.icache.writebacks::total          105695                       # number of writebacks
system.cpu30.icache.replacements               105695                       # number of replacements
system.cpu30.icache.ReadReq_hits::.cpu30.inst      9380858                       # number of ReadReq hits
system.cpu30.icache.ReadReq_hits::total       9380858                       # number of ReadReq hits
system.cpu30.icache.ReadReq_misses::.cpu30.inst       106218                       # number of ReadReq misses
system.cpu30.icache.ReadReq_misses::total       106218                       # number of ReadReq misses
system.cpu30.icache.ReadReq_accesses::.cpu30.inst      9487076                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.ReadReq_accesses::total      9487076                       # number of ReadReq accesses(hits+misses)
system.cpu30.icache.ReadReq_miss_rate::.cpu30.inst     0.011196                       # miss rate for ReadReq accesses
system.cpu30.icache.ReadReq_miss_rate::total     0.011196                       # miss rate for ReadReq accesses
system.cpu30.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu30.icache.tags.tagsinuse         281.326841                       # Cycle average of tags in use
system.cpu30.icache.tags.total_refs           9487076                       # Total number of references to valid blocks.
system.cpu30.icache.tags.sampled_refs          106218                       # Sample count of references to valid blocks.
system.cpu30.icache.tags.avg_refs           89.317027                       # Average number of references to valid blocks.
system.cpu30.icache.tags.warmup_cycle    1673000391060                       # Cycle when the warmup percentage was hit.
system.cpu30.icache.tags.occ_blocks::.cpu30.inst   281.326841                       # Average occupied blocks per requestor
system.cpu30.icache.tags.occ_percent::.cpu30.inst     0.549466                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_percent::total     0.549466                       # Average percentage of cache occupancy
system.cpu30.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu30.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu30.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu30.icache.tags.tag_accesses        19080370                       # Number of tag accesses
system.cpu30.icache.tags.data_accesses       19080370                       # Number of data accesses
system.cpu30.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu30.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu30.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu30.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu30.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu30.dcache.demand_hits::.cpu30.data      3469593                       # number of demand (read+write) hits
system.cpu30.dcache.demand_hits::total        3469593                       # number of demand (read+write) hits
system.cpu30.dcache.overall_hits::.cpu30.data      3496132                       # number of overall hits
system.cpu30.dcache.overall_hits::total       3496132                       # number of overall hits
system.cpu30.dcache.demand_misses::.cpu30.data        79153                       # number of demand (read+write) misses
system.cpu30.dcache.demand_misses::total        79153                       # number of demand (read+write) misses
system.cpu30.dcache.overall_misses::.cpu30.data        83241                       # number of overall misses
system.cpu30.dcache.overall_misses::total        83241                       # number of overall misses
system.cpu30.dcache.demand_accesses::.cpu30.data      3548746                       # number of demand (read+write) accesses
system.cpu30.dcache.demand_accesses::total      3548746                       # number of demand (read+write) accesses
system.cpu30.dcache.overall_accesses::.cpu30.data      3579373                       # number of overall (read+write) accesses
system.cpu30.dcache.overall_accesses::total      3579373                       # number of overall (read+write) accesses
system.cpu30.dcache.demand_miss_rate::.cpu30.data     0.022304                       # miss rate for demand accesses
system.cpu30.dcache.demand_miss_rate::total     0.022304                       # miss rate for demand accesses
system.cpu30.dcache.overall_miss_rate::.cpu30.data     0.023256                       # miss rate for overall accesses
system.cpu30.dcache.overall_miss_rate::total     0.023256                       # miss rate for overall accesses
system.cpu30.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu30.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu30.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu30.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu30.dcache.writebacks::.writebacks        29430                       # number of writebacks
system.cpu30.dcache.writebacks::total           29430                       # number of writebacks
system.cpu30.dcache.replacements                65616                       # number of replacements
system.cpu30.dcache.ReadReq_hits::.cpu30.data      2182364                       # number of ReadReq hits
system.cpu30.dcache.ReadReq_hits::total       2182364                       # number of ReadReq hits
system.cpu30.dcache.ReadReq_misses::.cpu30.data        54439                       # number of ReadReq misses
system.cpu30.dcache.ReadReq_misses::total        54439                       # number of ReadReq misses
system.cpu30.dcache.ReadReq_accesses::.cpu30.data      2236803                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.ReadReq_accesses::total      2236803                       # number of ReadReq accesses(hits+misses)
system.cpu30.dcache.ReadReq_miss_rate::.cpu30.data     0.024338                       # miss rate for ReadReq accesses
system.cpu30.dcache.ReadReq_miss_rate::total     0.024338                       # miss rate for ReadReq accesses
system.cpu30.dcache.WriteReq_hits::.cpu30.data      1286762                       # number of WriteReq hits
system.cpu30.dcache.WriteReq_hits::total      1286762                       # number of WriteReq hits
system.cpu30.dcache.WriteReq_misses::.cpu30.data        15417                       # number of WriteReq misses
system.cpu30.dcache.WriteReq_misses::total        15417                       # number of WriteReq misses
system.cpu30.dcache.WriteReq_accesses::.cpu30.data      1302179                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_accesses::total      1302179                       # number of WriteReq accesses(hits+misses)
system.cpu30.dcache.WriteReq_miss_rate::.cpu30.data     0.011839                       # miss rate for WriteReq accesses
system.cpu30.dcache.WriteReq_miss_rate::total     0.011839                       # miss rate for WriteReq accesses
system.cpu30.dcache.SoftPFReq_hits::.cpu30.data          174                       # number of SoftPFReq hits
system.cpu30.dcache.SoftPFReq_hits::total          174                       # number of SoftPFReq hits
system.cpu30.dcache.SoftPFReq_misses::.cpu30.data          349                       # number of SoftPFReq misses
system.cpu30.dcache.SoftPFReq_misses::total          349                       # number of SoftPFReq misses
system.cpu30.dcache.SoftPFReq_accesses::.cpu30.data          523                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_accesses::total          523                       # number of SoftPFReq accesses(hits+misses)
system.cpu30.dcache.SoftPFReq_miss_rate::.cpu30.data     0.667304                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFReq_miss_rate::total     0.667304                       # miss rate for SoftPFReq accesses
system.cpu30.dcache.SoftPFExReq_hits::.cpu30.data        26365                       # number of SoftPFExReq hits
system.cpu30.dcache.SoftPFExReq_hits::total        26365                       # number of SoftPFExReq hits
system.cpu30.dcache.SoftPFExReq_misses::.cpu30.data         3739                       # number of SoftPFExReq misses
system.cpu30.dcache.SoftPFExReq_misses::total         3739                       # number of SoftPFExReq misses
system.cpu30.dcache.SoftPFExReq_accesses::.cpu30.data        30104                       # number of SoftPFExReq accesses(hits+misses)
system.cpu30.dcache.SoftPFExReq_accesses::total        30104                       # number of SoftPFExReq accesses(hits+misses)
system.cpu30.dcache.SoftPFExReq_miss_rate::.cpu30.data     0.124203                       # miss rate for SoftPFExReq accesses
system.cpu30.dcache.SoftPFExReq_miss_rate::total     0.124203                       # miss rate for SoftPFExReq accesses
system.cpu30.dcache.WriteLineReq_hits::.cpu30.data          467                       # number of WriteLineReq hits
system.cpu30.dcache.WriteLineReq_hits::total          467                       # number of WriteLineReq hits
system.cpu30.dcache.WriteLineReq_misses::.cpu30.data         9297                       # number of WriteLineReq misses
system.cpu30.dcache.WriteLineReq_misses::total         9297                       # number of WriteLineReq misses
system.cpu30.dcache.WriteLineReq_accesses::.cpu30.data         9764                       # number of WriteLineReq accesses(hits+misses)
system.cpu30.dcache.WriteLineReq_accesses::total         9764                       # number of WriteLineReq accesses(hits+misses)
system.cpu30.dcache.WriteLineReq_miss_rate::.cpu30.data     0.952171                       # miss rate for WriteLineReq accesses
system.cpu30.dcache.WriteLineReq_miss_rate::total     0.952171                       # miss rate for WriteLineReq accesses
system.cpu30.dcache.LoadLockedReq_hits::.cpu30.data        32858                       # number of LoadLockedReq hits
system.cpu30.dcache.LoadLockedReq_hits::total        32858                       # number of LoadLockedReq hits
system.cpu30.dcache.LoadLockedReq_misses::.cpu30.data         1106                       # number of LoadLockedReq misses
system.cpu30.dcache.LoadLockedReq_misses::total         1106                       # number of LoadLockedReq misses
system.cpu30.dcache.LoadLockedReq_accesses::.cpu30.data        33964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_accesses::total        33964                       # number of LoadLockedReq accesses(hits+misses)
system.cpu30.dcache.LoadLockedReq_miss_rate::.cpu30.data     0.032564                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.LoadLockedReq_miss_rate::total     0.032564                       # miss rate for LoadLockedReq accesses
system.cpu30.dcache.StoreCondReq_hits::.cpu30.data        32830                       # number of StoreCondReq hits
system.cpu30.dcache.StoreCondReq_hits::total        32830                       # number of StoreCondReq hits
system.cpu30.dcache.StoreCondReq_misses::.cpu30.data           98                       # number of StoreCondReq misses
system.cpu30.dcache.StoreCondReq_misses::total           98                       # number of StoreCondReq misses
system.cpu30.dcache.StoreCondReq_accesses::.cpu30.data        32928                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_accesses::total        32928                       # number of StoreCondReq accesses(hits+misses)
system.cpu30.dcache.StoreCondReq_miss_rate::.cpu30.data     0.002976                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.StoreCondReq_miss_rate::total     0.002976                       # miss rate for StoreCondReq accesses
system.cpu30.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu30.dcache.tags.tagsinuse         381.675579                       # Cycle average of tags in use
system.cpu30.dcache.tags.total_refs           3654942                       # Total number of references to valid blocks.
system.cpu30.dcache.tags.sampled_refs           77691                       # Sample count of references to valid blocks.
system.cpu30.dcache.tags.avg_refs           47.044600                       # Average number of references to valid blocks.
system.cpu30.dcache.tags.warmup_cycle    1673000398960                       # Cycle when the warmup percentage was hit.
system.cpu30.dcache.tags.occ_blocks::.cpu30.data   381.675579                       # Average occupied blocks per requestor
system.cpu30.dcache.tags.occ_percent::.cpu30.data     0.372730                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_percent::total     0.372730                       # Average percentage of cache occupancy
system.cpu30.dcache.tags.occ_task_id_blocks::1024          700                       # Occupied blocks per task id
system.cpu30.dcache.tags.age_task_id_blocks_1024::4          700                       # Occupied blocks per task id
system.cpu30.dcache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu30.dcache.tags.tag_accesses         7387761                       # Number of tag accesses
system.cpu30.dcache.tags.data_accesses        7387761                       # Number of data accesses
system.cpu31.numPwrStateTransitions              3541                       # Number of power state transitions
system.cpu31.pwrStateClkGateDist::samples         1759                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::mean   2147177414.890847                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::stdev  18529625716.150162                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::1000-5e+10         1755     99.77%     99.77% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.83% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::1e+11-1.5e+11            1      0.06%     99.89% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::6.5e+11-7e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateClkGateDist::total          1759                       # Distribution of time spent in the clock gated state
system.cpu31.pwrStateResidencyTicks::ON   45756428107                       # Cumulative time (in ticks) in various power states
system.cpu31.pwrStateResidencyTicks::CLK_GATED 3776885072793                       # Cumulative time (in ticks) in various power states
system.cpu31.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu31.icache.demand_hits::.cpu31.inst     24090837                       # number of demand (read+write) hits
system.cpu31.icache.demand_hits::total       24090837                       # number of demand (read+write) hits
system.cpu31.icache.overall_hits::.cpu31.inst     24090837                       # number of overall hits
system.cpu31.icache.overall_hits::total      24090837                       # number of overall hits
system.cpu31.icache.demand_misses::.cpu31.inst       469638                       # number of demand (read+write) misses
system.cpu31.icache.demand_misses::total       469638                       # number of demand (read+write) misses
system.cpu31.icache.overall_misses::.cpu31.inst       469638                       # number of overall misses
system.cpu31.icache.overall_misses::total       469638                       # number of overall misses
system.cpu31.icache.demand_accesses::.cpu31.inst     24560475                       # number of demand (read+write) accesses
system.cpu31.icache.demand_accesses::total     24560475                       # number of demand (read+write) accesses
system.cpu31.icache.overall_accesses::.cpu31.inst     24560475                       # number of overall (read+write) accesses
system.cpu31.icache.overall_accesses::total     24560475                       # number of overall (read+write) accesses
system.cpu31.icache.demand_miss_rate::.cpu31.inst     0.019122                       # miss rate for demand accesses
system.cpu31.icache.demand_miss_rate::total     0.019122                       # miss rate for demand accesses
system.cpu31.icache.overall_miss_rate::.cpu31.inst     0.019122                       # miss rate for overall accesses
system.cpu31.icache.overall_miss_rate::total     0.019122                       # miss rate for overall accesses
system.cpu31.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu31.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu31.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu31.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.icache.writebacks::.writebacks       469115                       # number of writebacks
system.cpu31.icache.writebacks::total          469115                       # number of writebacks
system.cpu31.icache.replacements               469115                       # number of replacements
system.cpu31.icache.ReadReq_hits::.cpu31.inst     24090837                       # number of ReadReq hits
system.cpu31.icache.ReadReq_hits::total      24090837                       # number of ReadReq hits
system.cpu31.icache.ReadReq_misses::.cpu31.inst       469638                       # number of ReadReq misses
system.cpu31.icache.ReadReq_misses::total       469638                       # number of ReadReq misses
system.cpu31.icache.ReadReq_accesses::.cpu31.inst     24560475                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.ReadReq_accesses::total     24560475                       # number of ReadReq accesses(hits+misses)
system.cpu31.icache.ReadReq_miss_rate::.cpu31.inst     0.019122                       # miss rate for ReadReq accesses
system.cpu31.icache.ReadReq_miss_rate::total     0.019122                       # miss rate for ReadReq accesses
system.cpu31.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu31.icache.tags.tagsinuse         277.206724                       # Cycle average of tags in use
system.cpu31.icache.tags.total_refs          24560475                       # Total number of references to valid blocks.
system.cpu31.icache.tags.sampled_refs          469638                       # Sample count of references to valid blocks.
system.cpu31.icache.tags.avg_refs           52.296609                       # Average number of references to valid blocks.
system.cpu31.icache.tags.warmup_cycle    1705071717700                       # Cycle when the warmup percentage was hit.
system.cpu31.icache.tags.occ_blocks::.cpu31.inst   277.206724                       # Average occupied blocks per requestor
system.cpu31.icache.tags.occ_percent::.cpu31.inst     0.541419                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_percent::total     0.541419                       # Average percentage of cache occupancy
system.cpu31.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu31.icache.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.cpu31.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu31.icache.tags.tag_accesses        49590588                       # Number of tag accesses
system.cpu31.icache.tags.data_accesses       49590588                       # Number of data accesses
system.cpu31.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu31.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu31.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu31.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu31.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu31.dcache.demand_hits::.cpu31.data      9007410                       # number of demand (read+write) hits
system.cpu31.dcache.demand_hits::total        9007410                       # number of demand (read+write) hits
system.cpu31.dcache.overall_hits::.cpu31.data      9065186                       # number of overall hits
system.cpu31.dcache.overall_hits::total       9065186                       # number of overall hits
system.cpu31.dcache.demand_misses::.cpu31.data       256127                       # number of demand (read+write) misses
system.cpu31.dcache.demand_misses::total       256127                       # number of demand (read+write) misses
system.cpu31.dcache.overall_misses::.cpu31.data       271330                       # number of overall misses
system.cpu31.dcache.overall_misses::total       271330                       # number of overall misses
system.cpu31.dcache.demand_accesses::.cpu31.data      9263537                       # number of demand (read+write) accesses
system.cpu31.dcache.demand_accesses::total      9263537                       # number of demand (read+write) accesses
system.cpu31.dcache.overall_accesses::.cpu31.data      9336516                       # number of overall (read+write) accesses
system.cpu31.dcache.overall_accesses::total      9336516                       # number of overall (read+write) accesses
system.cpu31.dcache.demand_miss_rate::.cpu31.data     0.027649                       # miss rate for demand accesses
system.cpu31.dcache.demand_miss_rate::total     0.027649                       # miss rate for demand accesses
system.cpu31.dcache.overall_miss_rate::.cpu31.data     0.029061                       # miss rate for overall accesses
system.cpu31.dcache.overall_miss_rate::total     0.029061                       # miss rate for overall accesses
system.cpu31.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu31.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu31.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu31.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu31.dcache.writebacks::.writebacks       108171                       # number of writebacks
system.cpu31.dcache.writebacks::total          108171                       # number of writebacks
system.cpu31.dcache.replacements               220300                       # number of replacements
system.cpu31.dcache.ReadReq_hits::.cpu31.data      5215347                       # number of ReadReq hits
system.cpu31.dcache.ReadReq_hits::total       5215347                       # number of ReadReq hits
system.cpu31.dcache.ReadReq_misses::.cpu31.data       161332                       # number of ReadReq misses
system.cpu31.dcache.ReadReq_misses::total       161332                       # number of ReadReq misses
system.cpu31.dcache.ReadReq_accesses::.cpu31.data      5376679                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.ReadReq_accesses::total      5376679                       # number of ReadReq accesses(hits+misses)
system.cpu31.dcache.ReadReq_miss_rate::.cpu31.data     0.030006                       # miss rate for ReadReq accesses
system.cpu31.dcache.ReadReq_miss_rate::total     0.030006                       # miss rate for ReadReq accesses
system.cpu31.dcache.WriteReq_hits::.cpu31.data      3777475                       # number of WriteReq hits
system.cpu31.dcache.WriteReq_hits::total      3777475                       # number of WriteReq hits
system.cpu31.dcache.WriteReq_misses::.cpu31.data        51511                       # number of WriteReq misses
system.cpu31.dcache.WriteReq_misses::total        51511                       # number of WriteReq misses
system.cpu31.dcache.WriteReq_accesses::.cpu31.data      3828986                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_accesses::total      3828986                       # number of WriteReq accesses(hits+misses)
system.cpu31.dcache.WriteReq_miss_rate::.cpu31.data     0.013453                       # miss rate for WriteReq accesses
system.cpu31.dcache.WriteReq_miss_rate::total     0.013453                       # miss rate for WriteReq accesses
system.cpu31.dcache.SoftPFReq_hits::.cpu31.data         1019                       # number of SoftPFReq hits
system.cpu31.dcache.SoftPFReq_hits::total         1019                       # number of SoftPFReq hits
system.cpu31.dcache.SoftPFReq_misses::.cpu31.data         2427                       # number of SoftPFReq misses
system.cpu31.dcache.SoftPFReq_misses::total         2427                       # number of SoftPFReq misses
system.cpu31.dcache.SoftPFReq_accesses::.cpu31.data         3446                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_accesses::total         3446                       # number of SoftPFReq accesses(hits+misses)
system.cpu31.dcache.SoftPFReq_miss_rate::.cpu31.data     0.704295                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFReq_miss_rate::total     0.704295                       # miss rate for SoftPFReq accesses
system.cpu31.dcache.SoftPFExReq_hits::.cpu31.data        56757                       # number of SoftPFExReq hits
system.cpu31.dcache.SoftPFExReq_hits::total        56757                       # number of SoftPFExReq hits
system.cpu31.dcache.SoftPFExReq_misses::.cpu31.data        12776                       # number of SoftPFExReq misses
system.cpu31.dcache.SoftPFExReq_misses::total        12776                       # number of SoftPFExReq misses
system.cpu31.dcache.SoftPFExReq_accesses::.cpu31.data        69533                       # number of SoftPFExReq accesses(hits+misses)
system.cpu31.dcache.SoftPFExReq_accesses::total        69533                       # number of SoftPFExReq accesses(hits+misses)
system.cpu31.dcache.SoftPFExReq_miss_rate::.cpu31.data     0.183740                       # miss rate for SoftPFExReq accesses
system.cpu31.dcache.SoftPFExReq_miss_rate::total     0.183740                       # miss rate for SoftPFExReq accesses
system.cpu31.dcache.WriteLineReq_hits::.cpu31.data        14588                       # number of WriteLineReq hits
system.cpu31.dcache.WriteLineReq_hits::total        14588                       # number of WriteLineReq hits
system.cpu31.dcache.WriteLineReq_misses::.cpu31.data        43284                       # number of WriteLineReq misses
system.cpu31.dcache.WriteLineReq_misses::total        43284                       # number of WriteLineReq misses
system.cpu31.dcache.WriteLineReq_accesses::.cpu31.data        57872                       # number of WriteLineReq accesses(hits+misses)
system.cpu31.dcache.WriteLineReq_accesses::total        57872                       # number of WriteLineReq accesses(hits+misses)
system.cpu31.dcache.WriteLineReq_miss_rate::.cpu31.data     0.747926                       # miss rate for WriteLineReq accesses
system.cpu31.dcache.WriteLineReq_miss_rate::total     0.747926                       # miss rate for WriteLineReq accesses
system.cpu31.dcache.LoadLockedReq_hits::.cpu31.data        93718                       # number of LoadLockedReq hits
system.cpu31.dcache.LoadLockedReq_hits::total        93718                       # number of LoadLockedReq hits
system.cpu31.dcache.LoadLockedReq_misses::.cpu31.data         2145                       # number of LoadLockedReq misses
system.cpu31.dcache.LoadLockedReq_misses::total         2145                       # number of LoadLockedReq misses
system.cpu31.dcache.LoadLockedReq_accesses::.cpu31.data        95863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_accesses::total        95863                       # number of LoadLockedReq accesses(hits+misses)
system.cpu31.dcache.LoadLockedReq_miss_rate::.cpu31.data     0.022376                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.LoadLockedReq_miss_rate::total     0.022376                       # miss rate for LoadLockedReq accesses
system.cpu31.dcache.StoreCondReq_hits::.cpu31.data        93795                       # number of StoreCondReq hits
system.cpu31.dcache.StoreCondReq_hits::total        93795                       # number of StoreCondReq hits
system.cpu31.dcache.StoreCondReq_misses::.cpu31.data          416                       # number of StoreCondReq misses
system.cpu31.dcache.StoreCondReq_misses::total          416                       # number of StoreCondReq misses
system.cpu31.dcache.StoreCondReq_accesses::.cpu31.data        94211                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_accesses::total        94211                       # number of StoreCondReq accesses(hits+misses)
system.cpu31.dcache.StoreCondReq_miss_rate::.cpu31.data     0.004416                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.StoreCondReq_miss_rate::total     0.004416                       # miss rate for StoreCondReq accesses
system.cpu31.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu31.dcache.tags.tagsinuse         384.889802                       # Cycle average of tags in use
system.cpu31.dcache.tags.total_refs           9542128                       # Total number of references to valid blocks.
system.cpu31.dcache.tags.sampled_refs          254681                       # Sample count of references to valid blocks.
system.cpu31.dcache.tags.avg_refs           37.466980                       # Average number of references to valid blocks.
system.cpu31.dcache.tags.warmup_cycle    1705071725600                       # Cycle when the warmup percentage was hit.
system.cpu31.dcache.tags.occ_blocks::.cpu31.data   384.889802                       # Average occupied blocks per requestor
system.cpu31.dcache.tags.occ_percent::.cpu31.data     0.375869                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_percent::total     0.375869                       # Average percentage of cache occupancy
system.cpu31.dcache.tags.occ_task_id_blocks::1024          602                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu31.dcache.tags.age_task_id_blocks_1024::4          589                       # Occupied blocks per task id
system.cpu31.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu31.dcache.tags.tag_accesses        19338969                       # Number of tag accesses
system.cpu31.dcache.tags.data_accesses       19338969                       # Number of data accesses
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu00.inst          100                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu00.data           44                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu01.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu01.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu02.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu02.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu03.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu03.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu04.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu04.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu05.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu05.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu06.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu06.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu07.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu07.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu08.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu08.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu09.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu09.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu10.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu10.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu11.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu11.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu12.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu12.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu13.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu13.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu14.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu14.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu15.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu15.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu16.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu16.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu17.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu17.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu18.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu18.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu19.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu19.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu20.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu20.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu21.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu21.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu22.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu22.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu23.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu23.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu24.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu24.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu25.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu25.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu26.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu26.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu27.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu27.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu28.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu28.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu29.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu29.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu30.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu30.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu31.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu31.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu32.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu32.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu33.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu33.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu34.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu34.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu35.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu35.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu36.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu36.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu37.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu37.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu38.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu38.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu39.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu39.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu40.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu40.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu41.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu41.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu42.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu42.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu43.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu43.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu44.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu44.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu45.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu45.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu46.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu46.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu47.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu47.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu48.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu48.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu49.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu49.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu50.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu50.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu51.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu51.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu52.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu52.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu53.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu53.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu54.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu54.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu55.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu55.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu56.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu56.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu57.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu57.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu58.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu58.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu59.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu59.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu60.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu60.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu61.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu61.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu62.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu62.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu63.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu63.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu64.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu64.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total         7056                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu00.inst          100                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu01.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu02.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu03.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu04.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu05.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu06.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu07.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu08.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu09.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu10.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu11.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu12.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu13.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu14.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu15.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu16.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu17.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu18.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu19.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu20.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu21.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu22.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu23.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu24.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu25.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu26.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu27.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu28.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu29.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu30.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu31.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu32.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu33.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu34.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu35.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu36.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu37.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu38.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu39.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu40.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu41.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu42.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu43.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu44.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu45.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu46.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu47.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu48.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu49.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu50.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu51.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu52.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu53.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu54.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu55.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu56.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu57.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu58.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu59.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu60.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu61.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu62.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu63.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu64.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total         5476                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu00.inst           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu00.data            6                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu01.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu01.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu02.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu02.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu03.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu03.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu04.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu04.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu05.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu05.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu06.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu06.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu07.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu07.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu08.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu08.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu09.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu09.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu10.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu10.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu11.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu11.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu12.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu12.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu13.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu13.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu14.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu14.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu15.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu15.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu16.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu16.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu17.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu17.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu18.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu18.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu19.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu19.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu20.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu20.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu21.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu21.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu22.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu22.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu23.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu23.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu24.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu24.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu25.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu25.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu26.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu26.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu27.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu27.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu28.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu28.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu29.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu29.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu30.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu30.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu31.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu31.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu32.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu32.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu33.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu33.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu34.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu34.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu35.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu35.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu36.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu36.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu37.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu37.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu38.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu38.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu39.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu39.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu40.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu40.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu41.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu41.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu42.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu42.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu43.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu43.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu44.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu44.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu45.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu45.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu46.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu46.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu47.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu47.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu48.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu48.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu49.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu49.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu50.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu50.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu51.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu51.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu52.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu52.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu53.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu53.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu54.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu54.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu55.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu55.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu56.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu56.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu57.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu57.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu58.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu58.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu59.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu59.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu60.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu60.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu61.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu61.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu62.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu62.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu63.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu63.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu64.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu64.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1567                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu00.inst           26                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu00.data           12                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu01.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu01.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu02.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu02.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu03.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu03.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu04.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu04.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu05.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu05.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu06.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu06.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu07.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu07.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu08.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu08.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu09.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu09.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu10.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu10.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu11.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu11.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu12.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu12.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu13.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu13.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu14.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu14.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu15.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu15.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu16.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu16.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu17.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu17.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu18.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu18.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu19.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu19.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu20.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu20.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu21.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu21.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu22.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu22.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu23.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu23.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu24.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu24.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu25.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu25.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu26.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu26.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu27.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu27.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu28.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu28.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu29.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu29.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu30.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu30.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu31.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu31.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu32.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu32.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu33.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu33.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu34.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu34.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu35.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu35.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu36.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu36.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu37.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu37.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu38.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu38.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu39.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu39.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu40.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu40.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu41.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu41.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu42.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu42.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu43.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu43.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu44.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu44.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu45.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu45.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu46.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu46.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu47.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu47.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu48.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu48.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu49.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu49.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu50.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu50.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu51.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu51.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu52.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu52.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu53.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu53.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu54.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu54.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu55.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu55.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu56.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu56.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu57.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu57.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu58.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu58.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu59.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu59.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu60.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu60.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu61.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu61.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu62.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu62.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu63.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu63.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu64.inst           22                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu64.data            6                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total           1846                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu00.inst           26                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu01.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu02.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu03.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu04.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu05.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu06.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu07.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu08.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu09.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu10.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu11.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu12.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu13.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu14.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu15.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu16.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu17.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu18.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu19.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu20.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu21.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu22.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu23.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu24.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu25.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu26.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu27.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu28.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu29.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu30.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu31.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu32.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu33.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu34.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu35.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu36.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu37.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu38.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu39.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu40.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu41.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu42.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu43.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu44.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu45.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu46.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu47.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu48.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu49.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu50.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu51.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu52.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu53.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu54.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu55.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu56.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu57.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu58.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu59.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu60.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu61.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu62.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu63.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu64.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total         1433                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu00.inst           26                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu00.data           12                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu01.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu01.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu02.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu02.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu03.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu03.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu04.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu04.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu05.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu05.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu06.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu06.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu07.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu07.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu08.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu08.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu09.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu09.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu10.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu10.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu11.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu11.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu12.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu12.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu13.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu13.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu14.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu14.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu15.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu15.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu16.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu16.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu17.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu17.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu18.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu18.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu19.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu19.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu20.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu20.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu21.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu21.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu22.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu22.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu23.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu23.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu24.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu24.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu25.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu25.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu26.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu26.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu27.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu27.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu28.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu28.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu29.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu29.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu30.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu30.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu31.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu31.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu32.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu32.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu33.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu33.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu34.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu34.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu35.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu35.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu36.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu36.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu37.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu37.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu38.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu38.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu39.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu39.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu40.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu40.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu41.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu41.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu42.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu42.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu43.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu43.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu44.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu44.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu45.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu45.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu46.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu46.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu47.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu47.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu48.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu48.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu49.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu49.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu50.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu50.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu51.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu51.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu52.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu52.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu53.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu53.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu54.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu54.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu55.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu55.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu56.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu56.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu57.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu57.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu58.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu58.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu59.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu59.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu60.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu60.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu61.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu61.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu62.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu62.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu63.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu63.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu64.inst           22                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu64.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total          1846                       # Total bandwidth to/from this memory (bytes/s)
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions               3174                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples         1572                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    2411227679.678753                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   19588968189.718460                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10         1568     99.75%     99.75% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.81% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.87% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::6.5e+11-7e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total           1572                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON    32191588445                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED 3790449912455                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst     16913504                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total        16913504                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst     16913504                       # number of overall hits
system.cpu8.icache.overall_hits::total       16913504                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst       302858                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total        302858                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst       302858                       # number of overall misses
system.cpu8.icache.overall_misses::total       302858                       # number of overall misses
system.cpu8.icache.demand_accesses::.cpu08.inst     17216362                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total     17216362                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst     17216362                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total     17216362                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.017591                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.017591                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.017591                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.017591                       # miss rate for overall accesses
system.cpu8.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.writebacks::.writebacks       302335                       # number of writebacks
system.cpu8.icache.writebacks::total           302335                       # number of writebacks
system.cpu8.icache.replacements                302335                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst     16913504                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total       16913504                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst       302858                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total       302858                       # number of ReadReq misses
system.cpu8.icache.ReadReq_accesses::.cpu08.inst     17216362                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total     17216362                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.017591                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.017591                       # miss rate for ReadReq accesses
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          372.394174                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs           17216362                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs           302858                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs            56.846317                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     967432080300                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   372.394174                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.727332                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.727332                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::3          217                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          295                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses         34735582                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses        34735582                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data      6391141                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total         6391141                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data      6440455                       # number of overall hits
system.cpu8.dcache.overall_hits::total        6440455                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data       173367                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total        173367                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data       184459                       # number of overall misses
system.cpu8.dcache.overall_misses::total       184459                       # number of overall misses
system.cpu8.dcache.demand_accesses::.cpu08.data      6564508                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total      6564508                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data      6624914                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total      6624914                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.026410                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.026410                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.027843                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.027843                       # miss rate for overall accesses
system.cpu8.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks        69395                       # number of writebacks
system.cpu8.dcache.writebacks::total            69395                       # number of writebacks
system.cpu8.dcache.replacements                150117                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data      3745119                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total        3745119                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data       117422                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total       117422                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_accesses::.cpu08.data      3862541                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total      3862541                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.030400                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.030400                       # miss rate for ReadReq accesses
system.cpu8.dcache.WriteReq_hits::.cpu08.data      2644113                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total       2644113                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data        39563                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total        39563                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_accesses::.cpu08.data      2683676                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total      2683676                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.014742                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.014742                       # miss rate for WriteReq accesses
system.cpu8.dcache.SoftPFReq_hits::.cpu08.data         1261                       # number of SoftPFReq hits
system.cpu8.dcache.SoftPFReq_hits::total         1261                       # number of SoftPFReq hits
system.cpu8.dcache.SoftPFReq_misses::.cpu08.data         1692                       # number of SoftPFReq misses
system.cpu8.dcache.SoftPFReq_misses::total         1692                       # number of SoftPFReq misses
system.cpu8.dcache.SoftPFReq_accesses::.cpu08.data         2953                       # number of SoftPFReq accesses(hits+misses)
system.cpu8.dcache.SoftPFReq_accesses::total         2953                       # number of SoftPFReq accesses(hits+misses)
system.cpu8.dcache.SoftPFReq_miss_rate::.cpu08.data     0.572977                       # miss rate for SoftPFReq accesses
system.cpu8.dcache.SoftPFReq_miss_rate::total     0.572977                       # miss rate for SoftPFReq accesses
system.cpu8.dcache.SoftPFExReq_hits::.cpu08.data        48053                       # number of SoftPFExReq hits
system.cpu8.dcache.SoftPFExReq_hits::total        48053                       # number of SoftPFExReq hits
system.cpu8.dcache.SoftPFExReq_misses::.cpu08.data         9400                       # number of SoftPFExReq misses
system.cpu8.dcache.SoftPFExReq_misses::total         9400                       # number of SoftPFExReq misses
system.cpu8.dcache.SoftPFExReq_accesses::.cpu08.data        57453                       # number of SoftPFExReq accesses(hits+misses)
system.cpu8.dcache.SoftPFExReq_accesses::total        57453                       # number of SoftPFExReq accesses(hits+misses)
system.cpu8.dcache.SoftPFExReq_miss_rate::.cpu08.data     0.163612                       # miss rate for SoftPFExReq accesses
system.cpu8.dcache.SoftPFExReq_miss_rate::total     0.163612                       # miss rate for SoftPFExReq accesses
system.cpu8.dcache.WriteLineReq_hits::.cpu08.data         1909                       # number of WriteLineReq hits
system.cpu8.dcache.WriteLineReq_hits::total         1909                       # number of WriteLineReq hits
system.cpu8.dcache.WriteLineReq_misses::.cpu08.data        16382                       # number of WriteLineReq misses
system.cpu8.dcache.WriteLineReq_misses::total        16382                       # number of WriteLineReq misses
system.cpu8.dcache.WriteLineReq_accesses::.cpu08.data        18291                       # number of WriteLineReq accesses(hits+misses)
system.cpu8.dcache.WriteLineReq_accesses::total        18291                       # number of WriteLineReq accesses(hits+misses)
system.cpu8.dcache.WriteLineReq_miss_rate::.cpu08.data     0.895632                       # miss rate for WriteLineReq accesses
system.cpu8.dcache.WriteLineReq_miss_rate::total     0.895632                       # miss rate for WriteLineReq accesses
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data        69011                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total        69011                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data         1585                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total         1585                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data        70596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total        70596                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.022452                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.022452                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data        68860                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total        68860                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data          235                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total          235                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data        69095                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total        69095                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.003401                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.003401                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse          504.083951                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs            6776121                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs           174395                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            38.855019                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     967432088200                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data   504.083951                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.492269                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.492269                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024          796                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::4          753                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses         13726777                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses        13726777                       # Number of data accesses
system.cpu9.numPwrStateTransitions               3327                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples         1645                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    2313547957.371428                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   18830005856.242043                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10         1641     99.76%     99.76% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.82% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.88% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::6.5e+11-7e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total           1645                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON    16855111024                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED 3805786389876                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst      8946162                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total         8946162                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst      8946162                       # number of overall hits
system.cpu9.icache.overall_hits::total        8946162                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst       108273                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total        108273                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst       108273                       # number of overall misses
system.cpu9.icache.overall_misses::total       108273                       # number of overall misses
system.cpu9.icache.demand_accesses::.cpu09.inst      9054435                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total      9054435                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst      9054435                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total      9054435                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.011958                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.011958                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.011958                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.011958                       # miss rate for overall accesses
system.cpu9.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.writebacks::.writebacks       107750                       # number of writebacks
system.cpu9.icache.writebacks::total           107750                       # number of writebacks
system.cpu9.icache.replacements                107750                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst      8946162                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total        8946162                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst       108273                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total       108273                       # number of ReadReq misses
system.cpu9.icache.ReadReq_accesses::.cpu09.inst      9054435                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total      9054435                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.011958                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.011958                       # miss rate for ReadReq accesses
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          368.274098                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs            9054435                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs           108273                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs            83.625973                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     999503411680                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   368.274098                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.719285                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.719285                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses         18217143                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses        18217143                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data      3364659                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total         3364659                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data      3386144                       # number of overall hits
system.cpu9.dcache.overall_hits::total        3386144                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data        73382                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total         73382                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data        76998                       # number of overall misses
system.cpu9.dcache.overall_misses::total        76998                       # number of overall misses
system.cpu9.dcache.demand_accesses::.cpu09.data      3438041                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total      3438041                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data      3463142                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total      3463142                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.021344                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.021344                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.022234                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.022234                       # miss rate for overall accesses
system.cpu9.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks        25568                       # number of writebacks
system.cpu9.dcache.writebacks::total            25568                       # number of writebacks
system.cpu9.dcache.replacements                 58385                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data      2102822                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total        2102822                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data        53375                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total        53375                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_accesses::.cpu09.data      2156197                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total      2156197                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.024754                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.024754                       # miss rate for ReadReq accesses
system.cpu9.dcache.WriteReq_hits::.cpu09.data      1261454                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total       1261454                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data        12420                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total        12420                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_accesses::.cpu09.data      1273874                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total      1273874                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.009750                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.009750                       # miss rate for WriteReq accesses
system.cpu9.dcache.SoftPFReq_hits::.cpu09.data          145                       # number of SoftPFReq hits
system.cpu9.dcache.SoftPFReq_hits::total          145                       # number of SoftPFReq hits
system.cpu9.dcache.SoftPFReq_misses::.cpu09.data          424                       # number of SoftPFReq misses
system.cpu9.dcache.SoftPFReq_misses::total          424                       # number of SoftPFReq misses
system.cpu9.dcache.SoftPFReq_accesses::.cpu09.data          569                       # number of SoftPFReq accesses(hits+misses)
system.cpu9.dcache.SoftPFReq_accesses::total          569                       # number of SoftPFReq accesses(hits+misses)
system.cpu9.dcache.SoftPFReq_miss_rate::.cpu09.data     0.745167                       # miss rate for SoftPFReq accesses
system.cpu9.dcache.SoftPFReq_miss_rate::total     0.745167                       # miss rate for SoftPFReq accesses
system.cpu9.dcache.SoftPFExReq_hits::.cpu09.data        21340                       # number of SoftPFExReq hits
system.cpu9.dcache.SoftPFExReq_hits::total        21340                       # number of SoftPFExReq hits
system.cpu9.dcache.SoftPFExReq_misses::.cpu09.data         3192                       # number of SoftPFExReq misses
system.cpu9.dcache.SoftPFExReq_misses::total         3192                       # number of SoftPFExReq misses
system.cpu9.dcache.SoftPFExReq_accesses::.cpu09.data        24532                       # number of SoftPFExReq accesses(hits+misses)
system.cpu9.dcache.SoftPFExReq_accesses::total        24532                       # number of SoftPFExReq accesses(hits+misses)
system.cpu9.dcache.SoftPFExReq_miss_rate::.cpu09.data     0.130116                       # miss rate for SoftPFExReq accesses
system.cpu9.dcache.SoftPFExReq_miss_rate::total     0.130116                       # miss rate for SoftPFExReq accesses
system.cpu9.dcache.WriteLineReq_hits::.cpu09.data          383                       # number of WriteLineReq hits
system.cpu9.dcache.WriteLineReq_hits::total          383                       # number of WriteLineReq hits
system.cpu9.dcache.WriteLineReq_misses::.cpu09.data         7587                       # number of WriteLineReq misses
system.cpu9.dcache.WriteLineReq_misses::total         7587                       # number of WriteLineReq misses
system.cpu9.dcache.WriteLineReq_accesses::.cpu09.data         7970                       # number of WriteLineReq accesses(hits+misses)
system.cpu9.dcache.WriteLineReq_accesses::total         7970                       # number of WriteLineReq accesses(hits+misses)
system.cpu9.dcache.WriteLineReq_miss_rate::.cpu09.data     0.951945                       # miss rate for WriteLineReq accesses
system.cpu9.dcache.WriteLineReq_miss_rate::total     0.951945                       # miss rate for WriteLineReq accesses
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data        26084                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total        26084                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data         1287                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total         1287                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data        27371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total        27371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.047021                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.047021                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data        25878                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total        25878                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data          119                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total          119                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data        25997                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total        25997                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.004577                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.004577                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse          475.712680                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs            3521600                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs            73993                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            47.593691                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     999503419580                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data   475.712680                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.464563                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.464563                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024          617                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::4          617                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.602539                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses          7119049                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses         7119049                       # Number of data accesses
system.cpu6.numPwrStateTransitions               4245                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples         2104                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    1786589035.075095                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   16529859337.515924                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10         2100     99.81%     99.81% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::5e+10-1e+11            1      0.05%     99.86% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1.5e+11-2e+11            1      0.05%     99.90% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::2.5e+11-3e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::6.5e+11-7e+11            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total           2104                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON    63658171102                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED 3758983329798                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst     33236907                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        33236907                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst     33236907                       # number of overall hits
system.cpu6.icache.overall_hits::total       33236907                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst       816469                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        816469                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst       816469                       # number of overall misses
system.cpu6.icache.overall_misses::total       816469                       # number of overall misses
system.cpu6.icache.demand_accesses::.cpu06.inst     34053376                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     34053376                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst     34053376                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     34053376                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.023976                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.023976                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.023976                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.023976                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::.writebacks       815946                       # number of writebacks
system.cpu6.icache.writebacks::total           815946                       # number of writebacks
system.cpu6.icache.replacements                815946                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst     33236907                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       33236907                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst       816469                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       816469                       # number of ReadReq misses
system.cpu6.icache.ReadReq_accesses::.cpu06.inst     34053376                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     34053376                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.023976                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.023976                       # miss rate for ReadReq accesses
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          380.634279                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           34053376                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           816469                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            41.708106                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     903288319440                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   380.634279                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.743426                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.743426                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses         68923221                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses        68923221                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data     12709592                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        12709592                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data     12808760                       # number of overall hits
system.cpu6.dcache.overall_hits::total       12808760                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data       311475                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        311475                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data       330296                       # number of overall misses
system.cpu6.dcache.overall_misses::total       330296                       # number of overall misses
system.cpu6.dcache.demand_accesses::.cpu06.data     13021067                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     13021067                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data     13139056                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     13139056                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.023921                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.023921                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.025138                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.025138                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks       131731                       # number of writebacks
system.cpu6.dcache.writebacks::total           131731                       # number of writebacks
system.cpu6.dcache.replacements                276515                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data      7356240                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        7356240                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data       220191                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       220191                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_accesses::.cpu06.data      7576431                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      7576431                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.029063                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.029063                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_hits::.cpu06.data      5335510                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       5335510                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data        63787                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total        63787                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_accesses::.cpu06.data      5399297                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      5399297                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.011814                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.011814                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_hits::.cpu06.data         1103                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total         1103                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_misses::.cpu06.data         2784                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total         2784                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_accesses::.cpu06.data         3887                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total         3887                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_miss_rate::.cpu06.data     0.716234                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.716234                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFExReq_hits::.cpu06.data        98065                       # number of SoftPFExReq hits
system.cpu6.dcache.SoftPFExReq_hits::total        98065                       # number of SoftPFExReq hits
system.cpu6.dcache.SoftPFExReq_misses::.cpu06.data        16037                       # number of SoftPFExReq misses
system.cpu6.dcache.SoftPFExReq_misses::total        16037                       # number of SoftPFExReq misses
system.cpu6.dcache.SoftPFExReq_accesses::.cpu06.data       114102                       # number of SoftPFExReq accesses(hits+misses)
system.cpu6.dcache.SoftPFExReq_accesses::total       114102                       # number of SoftPFExReq accesses(hits+misses)
system.cpu6.dcache.SoftPFExReq_miss_rate::.cpu06.data     0.140550                       # miss rate for SoftPFExReq accesses
system.cpu6.dcache.SoftPFExReq_miss_rate::total     0.140550                       # miss rate for SoftPFExReq accesses
system.cpu6.dcache.WriteLineReq_hits::.cpu06.data        17842                       # number of WriteLineReq hits
system.cpu6.dcache.WriteLineReq_hits::total        17842                       # number of WriteLineReq hits
system.cpu6.dcache.WriteLineReq_misses::.cpu06.data        27497                       # number of WriteLineReq misses
system.cpu6.dcache.WriteLineReq_misses::total        27497                       # number of WriteLineReq misses
system.cpu6.dcache.WriteLineReq_accesses::.cpu06.data        45339                       # number of WriteLineReq accesses(hits+misses)
system.cpu6.dcache.WriteLineReq_accesses::total        45339                       # number of WriteLineReq accesses(hits+misses)
system.cpu6.dcache.WriteLineReq_miss_rate::.cpu06.data     0.606476                       # miss rate for WriteLineReq accesses
system.cpu6.dcache.WriteLineReq_miss_rate::total     0.606476                       # miss rate for WriteLineReq accesses
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data       132287                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       132287                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data         2410                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total         2410                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data       134697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       134697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.017892                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.017892                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data       132380                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       132380                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data          315                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          315                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data       132695                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       132695                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.002374                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.002374                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse          540.186031                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           13427522                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           309320                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            43.409809                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     903288327340                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data   540.186031                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.527525                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.527525                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          897                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          897                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.875977                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses         27184044                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses        27184044                       # Number of data accesses
system.cpu7.numPwrStateTransitions               3463                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples         1727                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    2106735931.645049                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   19178591193.106888                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10         1723     99.77%     99.77% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::5e+10-1e+11            1      0.06%     99.83% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.88% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::3.5e+11-4e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::6.5e+11-7e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total           1727                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   184308546949                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED 3638332953951                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst     96351066                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        96351066                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst     96351066                       # number of overall hits
system.cpu7.icache.overall_hits::total       96351066                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst      1443616                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total       1443616                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst      1443616                       # number of overall misses
system.cpu7.icache.overall_misses::total      1443616                       # number of overall misses
system.cpu7.icache.demand_accesses::.cpu07.inst     97794682                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     97794682                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst     97794682                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     97794682                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.014762                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.014762                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.014762                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.014762                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::.writebacks      1443093                       # number of writebacks
system.cpu7.icache.writebacks::total          1443093                       # number of writebacks
system.cpu7.icache.replacements               1443093                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst     96351066                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       96351066                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst      1443616                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total      1443616                       # number of ReadReq misses
system.cpu7.icache.ReadReq_accesses::.cpu07.inst     97794682                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     97794682                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.014762                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.014762                       # miss rate for ReadReq accesses
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          376.514332                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           97794682                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs          1443616                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            67.742864                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     935360748920                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   376.514332                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.735380                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.735380                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        197032980                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       197032980                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data     39700257                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        39700257                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data     39742477                       # number of overall hits
system.cpu7.dcache.overall_hits::total       39742477                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data       207286                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        207286                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data       218599                       # number of overall misses
system.cpu7.dcache.overall_misses::total       218599                       # number of overall misses
system.cpu7.dcache.demand_accesses::.cpu07.data     39907543                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     39907543                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data     39961076                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     39961076                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.005194                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005194                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.005470                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005470                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks       105042                       # number of writebacks
system.cpu7.dcache.writebacks::total           105042                       # number of writebacks
system.cpu7.dcache.replacements                188075                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     21882807                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       21882807                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data       149895                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       149895                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     22032702                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     22032702                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.006803                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.006803                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_hits::.cpu07.data     17747752                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      17747752                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data        48617                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total        48617                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     17796369                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     17796369                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.002732                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.002732                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_hits::.cpu07.data           73                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           73                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_misses::.cpu07.data          550                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total          550                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_accesses::.cpu07.data          623                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total          623                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_miss_rate::.cpu07.data     0.882825                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.882825                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFExReq_hits::.cpu07.data        42147                       # number of SoftPFExReq hits
system.cpu7.dcache.SoftPFExReq_hits::total        42147                       # number of SoftPFExReq hits
system.cpu7.dcache.SoftPFExReq_misses::.cpu07.data        10763                       # number of SoftPFExReq misses
system.cpu7.dcache.SoftPFExReq_misses::total        10763                       # number of SoftPFExReq misses
system.cpu7.dcache.SoftPFExReq_accesses::.cpu07.data        52910                       # number of SoftPFExReq accesses(hits+misses)
system.cpu7.dcache.SoftPFExReq_accesses::total        52910                       # number of SoftPFExReq accesses(hits+misses)
system.cpu7.dcache.SoftPFExReq_miss_rate::.cpu07.data     0.203421                       # miss rate for SoftPFExReq accesses
system.cpu7.dcache.SoftPFExReq_miss_rate::total     0.203421                       # miss rate for SoftPFExReq accesses
system.cpu7.dcache.WriteLineReq_hits::.cpu07.data        69698                       # number of WriteLineReq hits
system.cpu7.dcache.WriteLineReq_hits::total        69698                       # number of WriteLineReq hits
system.cpu7.dcache.WriteLineReq_misses::.cpu07.data         8774                       # number of WriteLineReq misses
system.cpu7.dcache.WriteLineReq_misses::total         8774                       # number of WriteLineReq misses
system.cpu7.dcache.WriteLineReq_accesses::.cpu07.data        78472                       # number of WriteLineReq accesses(hits+misses)
system.cpu7.dcache.WriteLineReq_accesses::total        78472                       # number of WriteLineReq accesses(hits+misses)
system.cpu7.dcache.WriteLineReq_miss_rate::.cpu07.data     0.111811                       # miss rate for WriteLineReq accesses
system.cpu7.dcache.WriteLineReq_miss_rate::total     0.111811                       # miss rate for WriteLineReq accesses
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data       326133                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       326133                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data         1954                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total         1954                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data       328087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       328087                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.005956                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.005956                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data       326767                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       326767                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data          232                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          232                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data       326999                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       326999                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.000709                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.000709                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse          497.433700                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           40620504                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs           207828                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           195.452509                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     935360756820                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data   497.433700                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.485775                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.485775                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024         1008                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          580                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses         81448988                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses        81448988                       # Number of data accesses
system.cpu4.numPwrStateTransitions               4038                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples         1996                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    1892920828.871743                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   17136557836.867989                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10         1991     99.75%     99.75% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::5e+10-1e+11            2      0.10%     99.85% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.90% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::2.5e+11-3e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::6.5e+11-7e+11            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total           1996                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON    44371526472                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED 3778269974428                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst     23196644                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        23196644                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst     23196644                       # number of overall hits
system.cpu4.icache.overall_hits::total       23196644                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst       512506                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        512506                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst       512506                       # number of overall misses
system.cpu4.icache.overall_misses::total       512506                       # number of overall misses
system.cpu4.icache.demand_accesses::.cpu04.inst     23709150                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     23709150                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst     23709150                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     23709150                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.021616                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.021616                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.021616                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.021616                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::.writebacks       511983                       # number of writebacks
system.cpu4.icache.writebacks::total           511983                       # number of writebacks
system.cpu4.icache.replacements                511983                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst     23196644                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       23196644                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst       512506                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       512506                       # number of ReadReq misses
system.cpu4.icache.ReadReq_accesses::.cpu04.inst     23709150                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     23709150                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.021616                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.021616                       # miss rate for ReadReq accesses
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          388.874564                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           23709150                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           512506                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            46.261215                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     839145634560                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   388.874564                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.759521                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.759521                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses         47930806                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses        47930806                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data      8775655                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         8775655                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data      8832734                       # number of overall hits
system.cpu4.dcache.overall_hits::total        8832734                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data       201066                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        201066                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data       218824                       # number of overall misses
system.cpu4.dcache.overall_misses::total       218824                       # number of overall misses
system.cpu4.dcache.demand_accesses::.cpu04.data      8976721                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      8976721                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data      9051558                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      9051558                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.022399                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.022399                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.024175                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.024175                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks        81875                       # number of writebacks
system.cpu4.dcache.writebacks::total            81875                       # number of writebacks
system.cpu4.dcache.replacements                169489                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data      5010479                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        5010479                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data       136689                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       136689                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_accesses::.cpu04.data      5147168                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      5147168                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.026556                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.026556                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_hits::.cpu04.data      3757543                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3757543                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data        44320                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total        44320                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_accesses::.cpu04.data      3801863                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3801863                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.011657                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.011657                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_hits::.cpu04.data         1204                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total         1204                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_misses::.cpu04.data         2738                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total         2738                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_accesses::.cpu04.data         3942                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         3942                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_miss_rate::.cpu04.data     0.694571                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.694571                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFExReq_hits::.cpu04.data        55875                       # number of SoftPFExReq hits
system.cpu4.dcache.SoftPFExReq_hits::total        55875                       # number of SoftPFExReq hits
system.cpu4.dcache.SoftPFExReq_misses::.cpu04.data        15020                       # number of SoftPFExReq misses
system.cpu4.dcache.SoftPFExReq_misses::total        15020                       # number of SoftPFExReq misses
system.cpu4.dcache.SoftPFExReq_accesses::.cpu04.data        70895                       # number of SoftPFExReq accesses(hits+misses)
system.cpu4.dcache.SoftPFExReq_accesses::total        70895                       # number of SoftPFExReq accesses(hits+misses)
system.cpu4.dcache.SoftPFExReq_miss_rate::.cpu04.data     0.211863                       # miss rate for SoftPFExReq accesses
system.cpu4.dcache.SoftPFExReq_miss_rate::total     0.211863                       # miss rate for SoftPFExReq accesses
system.cpu4.dcache.WriteLineReq_hits::.cpu04.data         7633                       # number of WriteLineReq hits
system.cpu4.dcache.WriteLineReq_hits::total         7633                       # number of WriteLineReq hits
system.cpu4.dcache.WriteLineReq_misses::.cpu04.data        20057                       # number of WriteLineReq misses
system.cpu4.dcache.WriteLineReq_misses::total        20057                       # number of WriteLineReq misses
system.cpu4.dcache.WriteLineReq_accesses::.cpu04.data        27690                       # number of WriteLineReq accesses(hits+misses)
system.cpu4.dcache.WriteLineReq_accesses::total        27690                       # number of WriteLineReq accesses(hits+misses)
system.cpu4.dcache.WriteLineReq_miss_rate::.cpu04.data     0.724341                       # miss rate for WriteLineReq accesses
system.cpu4.dcache.WriteLineReq_miss_rate::total     0.724341                       # miss rate for WriteLineReq accesses
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data        96634                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        96634                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data         2285                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         2285                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data        98919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        98919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.023100                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.023100                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data        96067                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        96067                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data          523                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          523                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data        96590                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        96590                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.005415                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.005415                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse          500.948712                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            9252695                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs           203163                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            45.543209                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     839145642460                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data   500.948712                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.489208                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.489208                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          904                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          878                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses         18712405                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses        18712405                       # Number of data accesses
system.cpu5.numPwrStateTransitions               3918                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples         1941                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    1950048479.373519                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   17838224507.706062                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10         1936     99.74%     99.74% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::5e+10-1e+11            1      0.05%     99.79% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1e+11-1.5e+11            2      0.10%     99.90% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::3.5e+11-4e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::6.5e+11-7e+11            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total           1941                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON    37597402436                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED 3785044098464                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst     19743878                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        19743878                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst     19743878                       # number of overall hits
system.cpu5.icache.overall_hits::total       19743878                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst       390832                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        390832                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst       390832                       # number of overall misses
system.cpu5.icache.overall_misses::total       390832                       # number of overall misses
system.cpu5.icache.demand_accesses::.cpu05.inst     20134710                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     20134710                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst     20134710                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     20134710                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.019411                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.019411                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.019411                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.019411                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::.writebacks       390309                       # number of writebacks
system.cpu5.icache.writebacks::total           390309                       # number of writebacks
system.cpu5.icache.replacements                390309                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst     19743878                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       19743878                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst       390832                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       390832                       # number of ReadReq misses
system.cpu5.icache.ReadReq_accesses::.cpu05.inst     20134710                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     20134710                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.019411                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.019411                       # miss rate for ReadReq accesses
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          384.753951                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           20134710                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           390832                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            51.517557                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     871217289840                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   384.753951                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.751473                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.751473                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses         40660252                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses        40660252                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data      7556270                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         7556270                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data      7624576                       # number of overall hits
system.cpu5.dcache.overall_hits::total        7624576                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data       191272                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        191272                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data       206002                       # number of overall misses
system.cpu5.dcache.overall_misses::total       206002                       # number of overall misses
system.cpu5.dcache.demand_accesses::.cpu05.data      7747542                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      7747542                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data      7830578                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      7830578                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.024688                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024688                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.026307                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.026307                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks        82306                       # number of writebacks
system.cpu5.dcache.writebacks::total            82306                       # number of writebacks
system.cpu5.dcache.replacements                158814                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data      4463862                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        4463862                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data       125941                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       125941                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_accesses::.cpu05.data      4589803                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      4589803                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.027439                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.027439                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_hits::.cpu05.data      3090329                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       3090329                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data        53159                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total        53159                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_accesses::.cpu05.data      3143488                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      3143488                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.016911                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016911                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_hits::.cpu05.data         1511                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         1511                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_misses::.cpu05.data         1806                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total         1806                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_accesses::.cpu05.data         3317                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         3317                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_miss_rate::.cpu05.data     0.544468                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.544468                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFExReq_hits::.cpu05.data        66795                       # number of SoftPFExReq hits
system.cpu5.dcache.SoftPFExReq_hits::total        66795                       # number of SoftPFExReq hits
system.cpu5.dcache.SoftPFExReq_misses::.cpu05.data        12924                       # number of SoftPFExReq misses
system.cpu5.dcache.SoftPFExReq_misses::total        12924                       # number of SoftPFExReq misses
system.cpu5.dcache.SoftPFExReq_accesses::.cpu05.data        79719                       # number of SoftPFExReq accesses(hits+misses)
system.cpu5.dcache.SoftPFExReq_accesses::total        79719                       # number of SoftPFExReq accesses(hits+misses)
system.cpu5.dcache.SoftPFExReq_miss_rate::.cpu05.data     0.162119                       # miss rate for SoftPFExReq accesses
system.cpu5.dcache.SoftPFExReq_miss_rate::total     0.162119                       # miss rate for SoftPFExReq accesses
system.cpu5.dcache.WriteLineReq_hits::.cpu05.data         2079                       # number of WriteLineReq hits
system.cpu5.dcache.WriteLineReq_hits::total         2079                       # number of WriteLineReq hits
system.cpu5.dcache.WriteLineReq_misses::.cpu05.data        12172                       # number of WriteLineReq misses
system.cpu5.dcache.WriteLineReq_misses::total        12172                       # number of WriteLineReq misses
system.cpu5.dcache.WriteLineReq_accesses::.cpu05.data        14251                       # number of WriteLineReq accesses(hits+misses)
system.cpu5.dcache.WriteLineReq_accesses::total        14251                       # number of WriteLineReq accesses(hits+misses)
system.cpu5.dcache.WriteLineReq_miss_rate::.cpu05.data     0.854116                       # miss rate for WriteLineReq accesses
system.cpu5.dcache.WriteLineReq_miss_rate::total     0.854116                       # miss rate for WriteLineReq accesses
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data        84051                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        84051                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data         1461                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1461                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data        85512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        85512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.017085                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.017085                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data        83487                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        83487                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data          127                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          127                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data        83614                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        83614                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.001519                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.001519                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse          506.157576                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            8011872                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           188843                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            42.426100                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     871217297740                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data   506.157576                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.494295                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.494295                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          603                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          603                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.588867                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         16220639                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        16220639                       # Number of data accesses
system.cpu2.numPwrStateTransitions               4322                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         2142                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    1762163892.008403                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   15858941127.696354                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         2136     99.72%     99.72% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.05%     99.77% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            3      0.14%     99.91% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::6.5e+11-7e+11            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           2142                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    48086444218                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 3774555056682                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst     25501136                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        25501136                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst     25501136                       # number of overall hits
system.cpu2.icache.overall_hits::total       25501136                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst       358046                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        358046                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst       358046                       # number of overall misses
system.cpu2.icache.overall_misses::total       358046                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu02.inst     25859182                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     25859182                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst     25859182                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     25859182                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.013846                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.013846                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.013846                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.013846                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       357523                       # number of writebacks
system.cpu2.icache.writebacks::total           357523                       # number of writebacks
system.cpu2.icache.replacements                357523                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst     25501136                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       25501136                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst       358046                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       358046                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu02.inst     25859182                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     25859182                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.013846                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.013846                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          396.888771                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           25859182                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           358046                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            72.223072                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     775002948100                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   396.888771                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.775173                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.775173                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         52076410                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        52076410                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data      9452539                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         9452539                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data      9546669                       # number of overall hits
system.cpu2.dcache.overall_hits::total        9546669                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data       302480                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        302480                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data       314840                       # number of overall misses
system.cpu2.dcache.overall_misses::total       314840                       # number of overall misses
system.cpu2.dcache.demand_accesses::.cpu02.data      9755019                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      9755019                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data      9861509                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      9861509                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.031008                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.031008                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.031926                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.031926                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       116703                       # number of writebacks
system.cpu2.dcache.writebacks::total           116703                       # number of writebacks
system.cpu2.dcache.replacements                270880                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data      5625417                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5625417                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data       200814                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       200814                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_accesses::.cpu02.data      5826231                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      5826231                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.034467                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.034467                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_hits::.cpu02.data      3824383                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3824383                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data        66963                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        66963                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_accesses::.cpu02.data      3891346                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3891346                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.017208                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.017208                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_hits::.cpu02.data          879                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          879                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu02.data         1904                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total         1904                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu02.data         2783                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         2783                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu02.data     0.684154                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.684154                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFExReq_hits::.cpu02.data        93251                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total        93251                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu02.data        10456                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total        10456                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu02.data       103707                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total       103707                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu02.data     0.100823                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.100823                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.WriteLineReq_hits::.cpu02.data         2739                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total         2739                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu02.data        34703                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total        34703                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_accesses::.cpu02.data        37442                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total        37442                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu02.data     0.926847                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.926847                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data       112231                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       112231                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data         2043                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         2043                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data       114274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       114274                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.017878                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.017878                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data       112049                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       112049                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data          194                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          194                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data       112243                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       112243                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.001728                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001728                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.506886                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           10129711                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           295304                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            34.302654                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     775002956000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data   511.506886                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.499518                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.499518                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          794                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          780                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         20555200                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        20555200                       # Number of data accesses
system.cpu3.numPwrStateTransitions               3423                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1693                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    2248029526.167749                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   19012688581.019917                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1687     99.65%     99.65% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            2      0.12%     99.76% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.06%     99.82% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      0.06%     99.88% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::3e+11-3.5e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::6.5e+11-7e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1693                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    16727513098                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 3805913987802                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst      8888159                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         8888159                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst      8888159                       # number of overall hits
system.cpu3.icache.overall_hits::total        8888159                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst        89291                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         89291                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst        89291                       # number of overall misses
system.cpu3.icache.overall_misses::total        89291                       # number of overall misses
system.cpu3.icache.demand_accesses::.cpu03.inst      8977450                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      8977450                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst      8977450                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      8977450                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.009946                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009946                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.009946                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009946                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        88768                       # number of writebacks
system.cpu3.icache.writebacks::total            88768                       # number of writebacks
system.cpu3.icache.replacements                 88768                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst      8888159                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        8888159                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst        89291                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        89291                       # number of ReadReq misses
system.cpu3.icache.ReadReq_accesses::.cpu03.inst      8977450                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      8977450                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.009946                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009946                       # miss rate for ReadReq accesses
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          393.520469                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            8977450                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            89291                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           100.541488                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     807074287380                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   393.520469                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.768595                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.768595                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         18044191                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        18044191                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data      3366787                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         3366787                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data      3387591                       # number of overall hits
system.cpu3.dcache.overall_hits::total        3387591                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data        65394                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         65394                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data        68707                       # number of overall misses
system.cpu3.dcache.overall_misses::total        68707                       # number of overall misses
system.cpu3.dcache.demand_accesses::.cpu03.data      3432181                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      3432181                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data      3456298                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      3456298                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.019053                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.019053                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.019879                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.019879                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks        22521                       # number of writebacks
system.cpu3.dcache.writebacks::total            22521                       # number of writebacks
system.cpu3.dcache.replacements                 52720                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data      2126571                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        2126571                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data        47853                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        47853                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_accesses::.cpu03.data      2174424                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      2174424                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.022007                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022007                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_hits::.cpu03.data      1239774                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1239774                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data        12541                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        12541                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_accesses::.cpu03.data      1252315                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1252315                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.010014                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.010014                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_hits::.cpu03.data          117                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          117                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.cpu03.data          398                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          398                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.cpu03.data          515                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          515                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.cpu03.data     0.772816                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.772816                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFExReq_hits::.cpu03.data        20687                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_hits::total        20687                       # number of SoftPFExReq hits
system.cpu3.dcache.SoftPFExReq_misses::.cpu03.data         2915                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_misses::total         2915                       # number of SoftPFExReq misses
system.cpu3.dcache.SoftPFExReq_accesses::.cpu03.data        23602                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_accesses::total        23602                       # number of SoftPFExReq accesses(hits+misses)
system.cpu3.dcache.SoftPFExReq_miss_rate::.cpu03.data     0.123506                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.SoftPFExReq_miss_rate::total     0.123506                       # miss rate for SoftPFExReq accesses
system.cpu3.dcache.WriteLineReq_hits::.cpu03.data          442                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_hits::total          442                       # number of WriteLineReq hits
system.cpu3.dcache.WriteLineReq_misses::.cpu03.data         5000                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_misses::total         5000                       # number of WriteLineReq misses
system.cpu3.dcache.WriteLineReq_accesses::.cpu03.data         5442                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_accesses::total         5442                       # number of WriteLineReq accesses(hits+misses)
system.cpu3.dcache.WriteLineReq_miss_rate::.cpu03.data     0.918780                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.WriteLineReq_miss_rate::total     0.918780                       # miss rate for WriteLineReq accesses
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data        24825                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        24825                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data         1297                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1297                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data        26122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        26122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.049652                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.049652                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data        24575                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        24575                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data          110                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data        24685                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        24685                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.004456                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.004456                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          501.843110                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            3512777                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            66119                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            53.128102                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     807074295280                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data   501.843110                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.490081                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.490081                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          7094029                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         7094029                       # Number of data accesses
system.cpu0.numPwrStateTransitions               6134                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         3065                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    945925373.663948                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4074817865.503471                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         3064     99.97%     99.97% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2e+11-2.5e+11            1      0.03%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 204239646940                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           3065                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   923380230620                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2899261270280                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst    507535362                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       507535362                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst    507535362                       # number of overall hits
system.cpu0.icache.overall_hits::total      507535362                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst      2499451                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       2499451                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst      2499451                       # number of overall misses
system.cpu0.icache.overall_misses::total      2499451                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu00.inst    510034813                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    510034813                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst    510034813                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    510034813                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.004901                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004901                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.004901                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004901                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2498854                       # number of writebacks
system.cpu0.icache.writebacks::total          2498854                       # number of writebacks
system.cpu0.icache.replacements               2498853                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst    507535362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      507535362                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst      2499451                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      2499451                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu00.inst    510034813                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    510034813                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.004901                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004901                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          506.788589                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          510034813                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2499451                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           204.058736                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         13858180                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   506.788589                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.989821                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.989821                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1022569077                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1022569077                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    165553264                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       165553264                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    166039280                       # number of overall hits
system.cpu0.dcache.overall_hits::total      166039280                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      8615227                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       8615227                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data     12819188                       # number of overall misses
system.cpu0.dcache.overall_misses::total     12819188                       # number of overall misses
system.cpu0.dcache.demand_accesses::.cpu00.data    174168491                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    174168491                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    178858468                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    178858468                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.049465                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.049465                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.071672                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.071672                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11519907                       # number of writebacks
system.cpu0.dcache.writebacks::total         11519907                       # number of writebacks
system.cpu0.dcache.replacements              12535230                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data     78877341                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       78877341                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      1476655                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1476655                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_accesses::.cpu00.data     80353996                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     80353996                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.018377                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018377                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_hits::.cpu00.data     86635913                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      86635913                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      5091092                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5091092                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_accesses::.cpu00.data     91727005                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     91727005                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.055503                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.055503                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_hits::.cpu00.data        15814                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        15814                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu00.data        16027                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        16027                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu00.data        31841                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        31841                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu00.data     0.503345                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.503345                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFExReq_hits::.cpu00.data       470202                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total       470202                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu00.data      4187934                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total      4187934                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu00.data      4658136                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total      4658136                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu00.data     0.899058                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.899058                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.WriteLineReq_hits::.cpu00.data        40010                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total        40010                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.cpu00.data      2047480                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total      2047480                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_accesses::.cpu00.data      2087490                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total      2087490                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.cpu00.data     0.980833                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.980833                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data       587901                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       587901                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data         5893                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         5893                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data       593794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       593794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.009924                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.009924                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data       591014                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       591014                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu00.data         1224                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1224                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data       592238                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       592238                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu00.data     0.002067                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.002067                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1008.524848                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          180056793                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12703022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.174327                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         13866080                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data  1008.524848                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.984888                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984888                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1014                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4         1005                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        372850656                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       372850656                       # Number of data accesses
system.cpu1.numPwrStateTransitions               3923                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1942                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1954808953.642122                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   16662879255.922136                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1936     99.69%     99.69% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            4      0.21%     99.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1942                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    26402512927                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 3796238987973                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst     14043483                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14043483                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst     14043483                       # number of overall hits
system.cpu1.icache.overall_hits::total       14043483                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst       193150                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        193150                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst       193150                       # number of overall misses
system.cpu1.icache.overall_misses::total       193150                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu01.inst     14236633                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14236633                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst     14236633                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14236633                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.013567                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.013567                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.013567                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.013567                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       192627                       # number of writebacks
system.cpu1.icache.writebacks::total           192627                       # number of writebacks
system.cpu1.icache.replacements                192627                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst     14043483                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14043483                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst       193150                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       193150                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu01.inst     14236633                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14236633                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.013567                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.013567                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          401.268067                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           14236633                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           193150                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            73.707652                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     742931529820                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   401.268067                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.783727                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.783727                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         28666416                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        28666416                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data      5281183                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5281183                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data      5312759                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5312759                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data       135747                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        135747                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data       141021                       # number of overall misses
system.cpu1.dcache.overall_misses::total       141021                       # number of overall misses
system.cpu1.dcache.demand_accesses::.cpu01.data      5416930                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5416930                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data      5453780                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5453780                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.025060                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.025060                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.025857                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.025857                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks        41089                       # number of writebacks
system.cpu1.dcache.writebacks::total            41089                       # number of writebacks
system.cpu1.dcache.replacements                115467                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data      3227863                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3227863                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data       108469                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       108469                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_accesses::.cpu01.data      3336332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      3336332                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.032511                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.032511                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_hits::.cpu01.data      2052232                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2052232                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data        17777                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        17777                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_accesses::.cpu01.data      2070009                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2070009                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.008588                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008588                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_hits::.cpu01.data          371                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          371                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu01.data          650                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          650                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu01.data         1021                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         1021                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu01.data     0.636631                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.636631                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFExReq_hits::.cpu01.data        31205                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total        31205                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu01.data         4624                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total         4624                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu01.data        35829                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total        35829                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu01.data     0.129057                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.129057                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.WriteLineReq_hits::.cpu01.data         1088                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total         1088                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.cpu01.data         9501                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total         9501                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_accesses::.cpu01.data        10589                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total        10589                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.cpu01.data     0.897252                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.897252                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data        39588                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        39588                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data         1355                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1355                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data        40943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        40943                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.033095                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.033095                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data        39405                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        39405                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data        39520                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        39520                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.002910                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.002910                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          549.893813                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5540439                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           134837                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            41.089901                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     742931537720                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data   549.893813                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.537006                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.537006                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          716                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          716                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         11216383                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        11216383                       # Number of data accesses
system.cpu61.numPwrStateTransitions              2527                       # Number of power state transitions
system.cpu61.pwrStateClkGateDist::samples         1263                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::mean   2984780216.790182                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::stdev  21950266706.218681                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::1000-5e+10         1259     99.68%     99.68% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::5e+10-1e+11            2      0.16%     99.84% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::3e+11-3.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateClkGateDist::total          1263                       # Distribution of time spent in the clock gated state
system.cpu61.pwrStateResidencyTicks::ON   52864087094                       # Cumulative time (in ticks) in various power states
system.cpu61.pwrStateResidencyTicks::CLK_GATED 3769777413806                       # Cumulative time (in ticks) in various power states
system.cpu61.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu61.icache.demand_hits::.cpu61.inst     27805384                       # number of demand (read+write) hits
system.cpu61.icache.demand_hits::total       27805384                       # number of demand (read+write) hits
system.cpu61.icache.overall_hits::.cpu61.inst     27805384                       # number of overall hits
system.cpu61.icache.overall_hits::total      27805384                       # number of overall hits
system.cpu61.icache.demand_misses::.cpu61.inst       566925                       # number of demand (read+write) misses
system.cpu61.icache.demand_misses::total       566925                       # number of demand (read+write) misses
system.cpu61.icache.overall_misses::.cpu61.inst       566925                       # number of overall misses
system.cpu61.icache.overall_misses::total       566925                       # number of overall misses
system.cpu61.icache.demand_accesses::.cpu61.inst     28372309                       # number of demand (read+write) accesses
system.cpu61.icache.demand_accesses::total     28372309                       # number of demand (read+write) accesses
system.cpu61.icache.overall_accesses::.cpu61.inst     28372309                       # number of overall (read+write) accesses
system.cpu61.icache.overall_accesses::total     28372309                       # number of overall (read+write) accesses
system.cpu61.icache.demand_miss_rate::.cpu61.inst     0.019982                       # miss rate for demand accesses
system.cpu61.icache.demand_miss_rate::total     0.019982                       # miss rate for demand accesses
system.cpu61.icache.overall_miss_rate::.cpu61.inst     0.019982                       # miss rate for overall accesses
system.cpu61.icache.overall_miss_rate::total     0.019982                       # miss rate for overall accesses
system.cpu61.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu61.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu61.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu61.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu61.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu61.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu61.icache.writebacks::.writebacks       566402                       # number of writebacks
system.cpu61.icache.writebacks::total          566402                       # number of writebacks
system.cpu61.icache.replacements               566402                       # number of replacements
system.cpu61.icache.ReadReq_hits::.cpu61.inst     27805384                       # number of ReadReq hits
system.cpu61.icache.ReadReq_hits::total      27805384                       # number of ReadReq hits
system.cpu61.icache.ReadReq_misses::.cpu61.inst       566925                       # number of ReadReq misses
system.cpu61.icache.ReadReq_misses::total       566925                       # number of ReadReq misses
system.cpu61.icache.ReadReq_accesses::.cpu61.inst     28372309                       # number of ReadReq accesses(hits+misses)
system.cpu61.icache.ReadReq_accesses::total     28372309                       # number of ReadReq accesses(hits+misses)
system.cpu61.icache.ReadReq_miss_rate::.cpu61.inst     0.019982                       # miss rate for ReadReq accesses
system.cpu61.icache.ReadReq_miss_rate::total     0.019982                       # miss rate for ReadReq accesses
system.cpu61.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu61.icache.tags.tagsinuse         153.346043                       # Cycle average of tags in use
system.cpu61.icache.tags.total_refs          28372309                       # Total number of references to valid blocks.
system.cpu61.icache.tags.sampled_refs          566925                       # Sample count of references to valid blocks.
system.cpu61.icache.tags.avg_refs           50.045966                       # Average number of references to valid blocks.
system.cpu61.icache.tags.warmup_cycle    2667221015860                       # Cycle when the warmup percentage was hit.
system.cpu61.icache.tags.occ_blocks::.cpu61.inst   153.346043                       # Average occupied blocks per requestor
system.cpu61.icache.tags.occ_percent::.cpu61.inst     0.299504                       # Average percentage of cache occupancy
system.cpu61.icache.tags.occ_percent::total     0.299504                       # Average percentage of cache occupancy
system.cpu61.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu61.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu61.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu61.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu61.icache.tags.tag_accesses        57311543                       # Number of tag accesses
system.cpu61.icache.tags.data_accesses       57311543                       # Number of data accesses
system.cpu61.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu61.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu61.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu61.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu61.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu61.dcache.demand_hits::.cpu61.data     10279621                       # number of demand (read+write) hits
system.cpu61.dcache.demand_hits::total       10279621                       # number of demand (read+write) hits
system.cpu61.dcache.overall_hits::.cpu61.data     10378358                       # number of overall hits
system.cpu61.dcache.overall_hits::total      10378358                       # number of overall hits
system.cpu61.dcache.demand_misses::.cpu61.data       295172                       # number of demand (read+write) misses
system.cpu61.dcache.demand_misses::total       295172                       # number of demand (read+write) misses
system.cpu61.dcache.overall_misses::.cpu61.data       313658                       # number of overall misses
system.cpu61.dcache.overall_misses::total       313658                       # number of overall misses
system.cpu61.dcache.demand_accesses::.cpu61.data     10574793                       # number of demand (read+write) accesses
system.cpu61.dcache.demand_accesses::total     10574793                       # number of demand (read+write) accesses
system.cpu61.dcache.overall_accesses::.cpu61.data     10692016                       # number of overall (read+write) accesses
system.cpu61.dcache.overall_accesses::total     10692016                       # number of overall (read+write) accesses
system.cpu61.dcache.demand_miss_rate::.cpu61.data     0.027913                       # miss rate for demand accesses
system.cpu61.dcache.demand_miss_rate::total     0.027913                       # miss rate for demand accesses
system.cpu61.dcache.overall_miss_rate::.cpu61.data     0.029336                       # miss rate for overall accesses
system.cpu61.dcache.overall_miss_rate::total     0.029336                       # miss rate for overall accesses
system.cpu61.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu61.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu61.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu61.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu61.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu61.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu61.dcache.writebacks::.writebacks       126945                       # number of writebacks
system.cpu61.dcache.writebacks::total          126945                       # number of writebacks
system.cpu61.dcache.replacements               270719                       # number of replacements
system.cpu61.dcache.ReadReq_hits::.cpu61.data      5872568                       # number of ReadReq hits
system.cpu61.dcache.ReadReq_hits::total       5872568                       # number of ReadReq hits
system.cpu61.dcache.ReadReq_misses::.cpu61.data       190113                       # number of ReadReq misses
system.cpu61.dcache.ReadReq_misses::total       190113                       # number of ReadReq misses
system.cpu61.dcache.ReadReq_accesses::.cpu61.data      6062681                       # number of ReadReq accesses(hits+misses)
system.cpu61.dcache.ReadReq_accesses::total      6062681                       # number of ReadReq accesses(hits+misses)
system.cpu61.dcache.ReadReq_miss_rate::.cpu61.data     0.031358                       # miss rate for ReadReq accesses
system.cpu61.dcache.ReadReq_miss_rate::total     0.031358                       # miss rate for ReadReq accesses
system.cpu61.dcache.WriteReq_hits::.cpu61.data      4401066                       # number of WriteReq hits
system.cpu61.dcache.WriteReq_hits::total      4401066                       # number of WriteReq hits
system.cpu61.dcache.WriteReq_misses::.cpu61.data        66747                       # number of WriteReq misses
system.cpu61.dcache.WriteReq_misses::total        66747                       # number of WriteReq misses
system.cpu61.dcache.WriteReq_accesses::.cpu61.data      4467813                       # number of WriteReq accesses(hits+misses)
system.cpu61.dcache.WriteReq_accesses::total      4467813                       # number of WriteReq accesses(hits+misses)
system.cpu61.dcache.WriteReq_miss_rate::.cpu61.data     0.014940                       # miss rate for WriteReq accesses
system.cpu61.dcache.WriteReq_miss_rate::total     0.014940                       # miss rate for WriteReq accesses
system.cpu61.dcache.SoftPFReq_hits::.cpu61.data         1440                       # number of SoftPFReq hits
system.cpu61.dcache.SoftPFReq_hits::total         1440                       # number of SoftPFReq hits
system.cpu61.dcache.SoftPFReq_misses::.cpu61.data         3191                       # number of SoftPFReq misses
system.cpu61.dcache.SoftPFReq_misses::total         3191                       # number of SoftPFReq misses
system.cpu61.dcache.SoftPFReq_accesses::.cpu61.data         4631                       # number of SoftPFReq accesses(hits+misses)
system.cpu61.dcache.SoftPFReq_accesses::total         4631                       # number of SoftPFReq accesses(hits+misses)
system.cpu61.dcache.SoftPFReq_miss_rate::.cpu61.data     0.689052                       # miss rate for SoftPFReq accesses
system.cpu61.dcache.SoftPFReq_miss_rate::total     0.689052                       # miss rate for SoftPFReq accesses
system.cpu61.dcache.SoftPFExReq_hits::.cpu61.data        97297                       # number of SoftPFExReq hits
system.cpu61.dcache.SoftPFExReq_hits::total        97297                       # number of SoftPFExReq hits
system.cpu61.dcache.SoftPFExReq_misses::.cpu61.data        15295                       # number of SoftPFExReq misses
system.cpu61.dcache.SoftPFExReq_misses::total        15295                       # number of SoftPFExReq misses
system.cpu61.dcache.SoftPFExReq_accesses::.cpu61.data       112592                       # number of SoftPFExReq accesses(hits+misses)
system.cpu61.dcache.SoftPFExReq_accesses::total       112592                       # number of SoftPFExReq accesses(hits+misses)
system.cpu61.dcache.SoftPFExReq_miss_rate::.cpu61.data     0.135844                       # miss rate for SoftPFExReq accesses
system.cpu61.dcache.SoftPFExReq_miss_rate::total     0.135844                       # miss rate for SoftPFExReq accesses
system.cpu61.dcache.WriteLineReq_hits::.cpu61.data         5987                       # number of WriteLineReq hits
system.cpu61.dcache.WriteLineReq_hits::total         5987                       # number of WriteLineReq hits
system.cpu61.dcache.WriteLineReq_misses::.cpu61.data        38312                       # number of WriteLineReq misses
system.cpu61.dcache.WriteLineReq_misses::total        38312                       # number of WriteLineReq misses
system.cpu61.dcache.WriteLineReq_accesses::.cpu61.data        44299                       # number of WriteLineReq accesses(hits+misses)
system.cpu61.dcache.WriteLineReq_accesses::total        44299                       # number of WriteLineReq accesses(hits+misses)
system.cpu61.dcache.WriteLineReq_miss_rate::.cpu61.data     0.864850                       # miss rate for WriteLineReq accesses
system.cpu61.dcache.WriteLineReq_miss_rate::total     0.864850                       # miss rate for WriteLineReq accesses
system.cpu61.dcache.LoadLockedReq_hits::.cpu61.data       146002                       # number of LoadLockedReq hits
system.cpu61.dcache.LoadLockedReq_hits::total       146002                       # number of LoadLockedReq hits
system.cpu61.dcache.LoadLockedReq_misses::.cpu61.data         1983                       # number of LoadLockedReq misses
system.cpu61.dcache.LoadLockedReq_misses::total         1983                       # number of LoadLockedReq misses
system.cpu61.dcache.LoadLockedReq_accesses::.cpu61.data       147985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu61.dcache.LoadLockedReq_accesses::total       147985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu61.dcache.LoadLockedReq_miss_rate::.cpu61.data     0.013400                       # miss rate for LoadLockedReq accesses
system.cpu61.dcache.LoadLockedReq_miss_rate::total     0.013400                       # miss rate for LoadLockedReq accesses
system.cpu61.dcache.StoreCondReq_hits::.cpu61.data       145936                       # number of StoreCondReq hits
system.cpu61.dcache.StoreCondReq_hits::total       145936                       # number of StoreCondReq hits
system.cpu61.dcache.StoreCondReq_misses::.cpu61.data          599                       # number of StoreCondReq misses
system.cpu61.dcache.StoreCondReq_misses::total          599                       # number of StoreCondReq misses
system.cpu61.dcache.StoreCondReq_accesses::.cpu61.data       146535                       # number of StoreCondReq accesses(hits+misses)
system.cpu61.dcache.StoreCondReq_accesses::total       146535                       # number of StoreCondReq accesses(hits+misses)
system.cpu61.dcache.StoreCondReq_miss_rate::.cpu61.data     0.004088                       # miss rate for StoreCondReq accesses
system.cpu61.dcache.StoreCondReq_miss_rate::total     0.004088                       # miss rate for StoreCondReq accesses
system.cpu61.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu61.dcache.tags.tagsinuse         232.938242                       # Cycle average of tags in use
system.cpu61.dcache.tags.total_refs          11017973                       # Total number of references to valid blocks.
system.cpu61.dcache.tags.sampled_refs          295079                       # Sample count of references to valid blocks.
system.cpu61.dcache.tags.avg_refs           37.339062                       # Average number of references to valid blocks.
system.cpu61.dcache.tags.warmup_cycle    2667221023760                       # Cycle when the warmup percentage was hit.
system.cpu61.dcache.tags.occ_blocks::.cpu61.data   232.938242                       # Average occupied blocks per requestor
system.cpu61.dcache.tags.occ_percent::.cpu61.data     0.227479                       # Average percentage of cache occupancy
system.cpu61.dcache.tags.occ_percent::total     0.227479                       # Average percentage of cache occupancy
system.cpu61.dcache.tags.occ_task_id_blocks::1024          854                       # Occupied blocks per task id
system.cpu61.dcache.tags.age_task_id_blocks_1024::3          843                       # Occupied blocks per task id
system.cpu61.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu61.dcache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu61.dcache.tags.tag_accesses        22331643                       # Number of tag accesses
system.cpu61.dcache.tags.data_accesses       22331643                       # Number of data accesses
system.cpu60.numPwrStateTransitions              2816                       # Number of power state transitions
system.cpu60.pwrStateClkGateDist::samples         1403                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::mean   2654847978.739130                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::stdev  19601640467.360725                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::underflows            2      0.14%      0.14% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::1000-5e+10         1398     99.64%     99.79% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.86% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::1.5e+11-2e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::min_value          520                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateClkGateDist::total          1403                       # Distribution of time spent in the clock gated state
system.cpu60.pwrStateResidencyTicks::ON   97889786729                       # Cumulative time (in ticks) in various power states
system.cpu60.pwrStateResidencyTicks::CLK_GATED 3724751714171                       # Cumulative time (in ticks) in various power states
system.cpu60.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu60.icache.demand_hits::.cpu60.inst     51943306                       # number of demand (read+write) hits
system.cpu60.icache.demand_hits::total       51943306                       # number of demand (read+write) hits
system.cpu60.icache.overall_hits::.cpu60.inst     51943306                       # number of overall hits
system.cpu60.icache.overall_hits::total      51943306                       # number of overall hits
system.cpu60.icache.demand_misses::.cpu60.inst       930912                       # number of demand (read+write) misses
system.cpu60.icache.demand_misses::total       930912                       # number of demand (read+write) misses
system.cpu60.icache.overall_misses::.cpu60.inst       930912                       # number of overall misses
system.cpu60.icache.overall_misses::total       930912                       # number of overall misses
system.cpu60.icache.demand_accesses::.cpu60.inst     52874218                       # number of demand (read+write) accesses
system.cpu60.icache.demand_accesses::total     52874218                       # number of demand (read+write) accesses
system.cpu60.icache.overall_accesses::.cpu60.inst     52874218                       # number of overall (read+write) accesses
system.cpu60.icache.overall_accesses::total     52874218                       # number of overall (read+write) accesses
system.cpu60.icache.demand_miss_rate::.cpu60.inst     0.017606                       # miss rate for demand accesses
system.cpu60.icache.demand_miss_rate::total     0.017606                       # miss rate for demand accesses
system.cpu60.icache.overall_miss_rate::.cpu60.inst     0.017606                       # miss rate for overall accesses
system.cpu60.icache.overall_miss_rate::total     0.017606                       # miss rate for overall accesses
system.cpu60.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu60.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu60.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu60.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu60.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu60.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu60.icache.writebacks::.writebacks       930389                       # number of writebacks
system.cpu60.icache.writebacks::total          930389                       # number of writebacks
system.cpu60.icache.replacements               930389                       # number of replacements
system.cpu60.icache.ReadReq_hits::.cpu60.inst     51943306                       # number of ReadReq hits
system.cpu60.icache.ReadReq_hits::total      51943306                       # number of ReadReq hits
system.cpu60.icache.ReadReq_misses::.cpu60.inst       930912                       # number of ReadReq misses
system.cpu60.icache.ReadReq_misses::total       930912                       # number of ReadReq misses
system.cpu60.icache.ReadReq_accesses::.cpu60.inst     52874218                       # number of ReadReq accesses(hits+misses)
system.cpu60.icache.ReadReq_accesses::total     52874218                       # number of ReadReq accesses(hits+misses)
system.cpu60.icache.ReadReq_miss_rate::.cpu60.inst     0.017606                       # miss rate for ReadReq accesses
system.cpu60.icache.ReadReq_miss_rate::total     0.017606                       # miss rate for ReadReq accesses
system.cpu60.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu60.icache.tags.tagsinuse         157.648882                       # Cycle average of tags in use
system.cpu60.icache.tags.total_refs          52874218                       # Total number of references to valid blocks.
system.cpu60.icache.tags.sampled_refs          930912                       # Sample count of references to valid blocks.
system.cpu60.icache.tags.avg_refs           56.798299                       # Average number of references to valid blocks.
system.cpu60.icache.tags.warmup_cycle    2635148823380                       # Cycle when the warmup percentage was hit.
system.cpu60.icache.tags.occ_blocks::.cpu60.inst   157.648882                       # Average occupied blocks per requestor
system.cpu60.icache.tags.occ_percent::.cpu60.inst     0.307908                       # Average percentage of cache occupancy
system.cpu60.icache.tags.occ_percent::total     0.307908                       # Average percentage of cache occupancy
system.cpu60.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu60.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu60.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu60.icache.tags.tag_accesses       106679348                       # Number of tag accesses
system.cpu60.icache.tags.data_accesses      106679348                       # Number of data accesses
system.cpu60.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu60.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu60.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu60.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu60.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu60.dcache.demand_hits::.cpu60.data     18737152                       # number of demand (read+write) hits
system.cpu60.dcache.demand_hits::total       18737152                       # number of demand (read+write) hits
system.cpu60.dcache.overall_hits::.cpu60.data     18927589                       # number of overall hits
system.cpu60.dcache.overall_hits::total      18927589                       # number of overall hits
system.cpu60.dcache.demand_misses::.cpu60.data       535878                       # number of demand (read+write) misses
system.cpu60.dcache.demand_misses::total       535878                       # number of demand (read+write) misses
system.cpu60.dcache.overall_misses::.cpu60.data       564082                       # number of overall misses
system.cpu60.dcache.overall_misses::total       564082                       # number of overall misses
system.cpu60.dcache.demand_accesses::.cpu60.data     19273030                       # number of demand (read+write) accesses
system.cpu60.dcache.demand_accesses::total     19273030                       # number of demand (read+write) accesses
system.cpu60.dcache.overall_accesses::.cpu60.data     19491671                       # number of overall (read+write) accesses
system.cpu60.dcache.overall_accesses::total     19491671                       # number of overall (read+write) accesses
system.cpu60.dcache.demand_miss_rate::.cpu60.data     0.027805                       # miss rate for demand accesses
system.cpu60.dcache.demand_miss_rate::total     0.027805                       # miss rate for demand accesses
system.cpu60.dcache.overall_miss_rate::.cpu60.data     0.028940                       # miss rate for overall accesses
system.cpu60.dcache.overall_miss_rate::total     0.028940                       # miss rate for overall accesses
system.cpu60.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu60.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu60.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu60.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu60.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu60.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu60.dcache.writebacks::.writebacks       233598                       # number of writebacks
system.cpu60.dcache.writebacks::total          233598                       # number of writebacks
system.cpu60.dcache.replacements               501026                       # number of replacements
system.cpu60.dcache.ReadReq_hits::.cpu60.data     10654503                       # number of ReadReq hits
system.cpu60.dcache.ReadReq_hits::total      10654503                       # number of ReadReq hits
system.cpu60.dcache.ReadReq_misses::.cpu60.data       358758                       # number of ReadReq misses
system.cpu60.dcache.ReadReq_misses::total       358758                       # number of ReadReq misses
system.cpu60.dcache.ReadReq_accesses::.cpu60.data     11013261                       # number of ReadReq accesses(hits+misses)
system.cpu60.dcache.ReadReq_accesses::total     11013261                       # number of ReadReq accesses(hits+misses)
system.cpu60.dcache.ReadReq_miss_rate::.cpu60.data     0.032575                       # miss rate for ReadReq accesses
system.cpu60.dcache.ReadReq_miss_rate::total     0.032575                       # miss rate for ReadReq accesses
system.cpu60.dcache.WriteReq_hits::.cpu60.data      8056905                       # number of WriteReq hits
system.cpu60.dcache.WriteReq_hits::total      8056905                       # number of WriteReq hits
system.cpu60.dcache.WriteReq_misses::.cpu60.data       110715                       # number of WriteReq misses
system.cpu60.dcache.WriteReq_misses::total       110715                       # number of WriteReq misses
system.cpu60.dcache.WriteReq_accesses::.cpu60.data      8167620                       # number of WriteReq accesses(hits+misses)
system.cpu60.dcache.WriteReq_accesses::total      8167620                       # number of WriteReq accesses(hits+misses)
system.cpu60.dcache.WriteReq_miss_rate::.cpu60.data     0.013555                       # miss rate for WriteReq accesses
system.cpu60.dcache.WriteReq_miss_rate::total     0.013555                       # miss rate for WriteReq accesses
system.cpu60.dcache.SoftPFReq_hits::.cpu60.data         3843                       # number of SoftPFReq hits
system.cpu60.dcache.SoftPFReq_hits::total         3843                       # number of SoftPFReq hits
system.cpu60.dcache.SoftPFReq_misses::.cpu60.data         5093                       # number of SoftPFReq misses
system.cpu60.dcache.SoftPFReq_misses::total         5093                       # number of SoftPFReq misses
system.cpu60.dcache.SoftPFReq_accesses::.cpu60.data         8936                       # number of SoftPFReq accesses(hits+misses)
system.cpu60.dcache.SoftPFReq_accesses::total         8936                       # number of SoftPFReq accesses(hits+misses)
system.cpu60.dcache.SoftPFReq_miss_rate::.cpu60.data     0.569942                       # miss rate for SoftPFReq accesses
system.cpu60.dcache.SoftPFReq_miss_rate::total     0.569942                       # miss rate for SoftPFReq accesses
system.cpu60.dcache.SoftPFExReq_hits::.cpu60.data       186594                       # number of SoftPFExReq hits
system.cpu60.dcache.SoftPFExReq_hits::total       186594                       # number of SoftPFExReq hits
system.cpu60.dcache.SoftPFExReq_misses::.cpu60.data        23111                       # number of SoftPFExReq misses
system.cpu60.dcache.SoftPFExReq_misses::total        23111                       # number of SoftPFExReq misses
system.cpu60.dcache.SoftPFExReq_accesses::.cpu60.data       209705                       # number of SoftPFExReq accesses(hits+misses)
system.cpu60.dcache.SoftPFExReq_accesses::total       209705                       # number of SoftPFExReq accesses(hits+misses)
system.cpu60.dcache.SoftPFExReq_miss_rate::.cpu60.data     0.110207                       # miss rate for SoftPFExReq accesses
system.cpu60.dcache.SoftPFExReq_miss_rate::total     0.110207                       # miss rate for SoftPFExReq accesses
system.cpu60.dcache.WriteLineReq_hits::.cpu60.data        25744                       # number of WriteLineReq hits
system.cpu60.dcache.WriteLineReq_hits::total        25744                       # number of WriteLineReq hits
system.cpu60.dcache.WriteLineReq_misses::.cpu60.data        66405                       # number of WriteLineReq misses
system.cpu60.dcache.WriteLineReq_misses::total        66405                       # number of WriteLineReq misses
system.cpu60.dcache.WriteLineReq_accesses::.cpu60.data        92149                       # number of WriteLineReq accesses(hits+misses)
system.cpu60.dcache.WriteLineReq_accesses::total        92149                       # number of WriteLineReq accesses(hits+misses)
system.cpu60.dcache.WriteLineReq_miss_rate::.cpu60.data     0.720626                       # miss rate for WriteLineReq accesses
system.cpu60.dcache.WriteLineReq_miss_rate::total     0.720626                       # miss rate for WriteLineReq accesses
system.cpu60.dcache.LoadLockedReq_hits::.cpu60.data       264266                       # number of LoadLockedReq hits
system.cpu60.dcache.LoadLockedReq_hits::total       264266                       # number of LoadLockedReq hits
system.cpu60.dcache.LoadLockedReq_misses::.cpu60.data         2049                       # number of LoadLockedReq misses
system.cpu60.dcache.LoadLockedReq_misses::total         2049                       # number of LoadLockedReq misses
system.cpu60.dcache.LoadLockedReq_accesses::.cpu60.data       266315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu60.dcache.LoadLockedReq_accesses::total       266315                       # number of LoadLockedReq accesses(hits+misses)
system.cpu60.dcache.LoadLockedReq_miss_rate::.cpu60.data     0.007694                       # miss rate for LoadLockedReq accesses
system.cpu60.dcache.LoadLockedReq_miss_rate::total     0.007694                       # miss rate for LoadLockedReq accesses
system.cpu60.dcache.StoreCondReq_hits::.cpu60.data       264491                       # number of StoreCondReq hits
system.cpu60.dcache.StoreCondReq_hits::total       264491                       # number of StoreCondReq hits
system.cpu60.dcache.StoreCondReq_misses::.cpu60.data          431                       # number of StoreCondReq misses
system.cpu60.dcache.StoreCondReq_misses::total          431                       # number of StoreCondReq misses
system.cpu60.dcache.StoreCondReq_accesses::.cpu60.data       264922                       # number of StoreCondReq accesses(hits+misses)
system.cpu60.dcache.StoreCondReq_accesses::total       264922                       # number of StoreCondReq accesses(hits+misses)
system.cpu60.dcache.StoreCondReq_miss_rate::.cpu60.data     0.001627                       # miss rate for StoreCondReq accesses
system.cpu60.dcache.StoreCondReq_miss_rate::total     0.001627                       # miss rate for StoreCondReq accesses
system.cpu60.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu60.dcache.tags.tagsinuse         257.166519                       # Cycle average of tags in use
system.cpu60.dcache.tags.total_refs          20079354                       # Total number of references to valid blocks.
system.cpu60.dcache.tags.sampled_refs          531777                       # Sample count of references to valid blocks.
system.cpu60.dcache.tags.avg_refs           37.758974                       # Average number of references to valid blocks.
system.cpu60.dcache.tags.warmup_cycle    2635148831280                       # Cycle when the warmup percentage was hit.
system.cpu60.dcache.tags.occ_blocks::.cpu60.data   257.166519                       # Average occupied blocks per requestor
system.cpu60.dcache.tags.occ_percent::.cpu60.data     0.251139                       # Average percentage of cache occupancy
system.cpu60.dcache.tags.occ_percent::total     0.251139                       # Average percentage of cache occupancy
system.cpu60.dcache.tags.occ_task_id_blocks::1024          844                       # Occupied blocks per task id
system.cpu60.dcache.tags.age_task_id_blocks_1024::3          844                       # Occupied blocks per task id
system.cpu60.dcache.tags.occ_task_id_percent::1024     0.824219                       # Percentage of cache occupancy per task id
system.cpu60.dcache.tags.tag_accesses        40692285                       # Number of tag accesses
system.cpu60.dcache.tags.data_accesses       40692285                       # Number of data accesses
system.cpu63.numPwrStateTransitions              1918                       # Number of power state transitions
system.cpu63.pwrStateClkGateDist::samples          954                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::mean   3997617413.362683                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::stdev  26628352565.629570                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::1000-5e+10          949     99.48%     99.48% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::5e+10-1e+11            2      0.21%     99.69% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::1e+11-1.5e+11            1      0.10%     99.79% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::3.5e+11-4e+11            1      0.10%     99.90% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::6.5e+11-7e+11            1      0.10%    100.00% # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::min_value         1581                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateClkGateDist::total           954                       # Distribution of time spent in the clock gated state
system.cpu63.pwrStateResidencyTicks::ON    8914488552                       # Cumulative time (in ticks) in various power states
system.cpu63.pwrStateResidencyTicks::CLK_GATED 3813727012348                       # Cumulative time (in ticks) in various power states
system.cpu63.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu63.icache.demand_hits::.cpu63.inst      4838840                       # number of demand (read+write) hits
system.cpu63.icache.demand_hits::total        4838840                       # number of demand (read+write) hits
system.cpu63.icache.overall_hits::.cpu63.inst      4838840                       # number of overall hits
system.cpu63.icache.overall_hits::total       4838840                       # number of overall hits
system.cpu63.icache.demand_misses::.cpu63.inst        49934                       # number of demand (read+write) misses
system.cpu63.icache.demand_misses::total        49934                       # number of demand (read+write) misses
system.cpu63.icache.overall_misses::.cpu63.inst        49934                       # number of overall misses
system.cpu63.icache.overall_misses::total        49934                       # number of overall misses
system.cpu63.icache.demand_accesses::.cpu63.inst      4888774                       # number of demand (read+write) accesses
system.cpu63.icache.demand_accesses::total      4888774                       # number of demand (read+write) accesses
system.cpu63.icache.overall_accesses::.cpu63.inst      4888774                       # number of overall (read+write) accesses
system.cpu63.icache.overall_accesses::total      4888774                       # number of overall (read+write) accesses
system.cpu63.icache.demand_miss_rate::.cpu63.inst     0.010214                       # miss rate for demand accesses
system.cpu63.icache.demand_miss_rate::total     0.010214                       # miss rate for demand accesses
system.cpu63.icache.overall_miss_rate::.cpu63.inst     0.010214                       # miss rate for overall accesses
system.cpu63.icache.overall_miss_rate::total     0.010214                       # miss rate for overall accesses
system.cpu63.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu63.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu63.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu63.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu63.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu63.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu63.icache.writebacks::.writebacks        49411                       # number of writebacks
system.cpu63.icache.writebacks::total           49411                       # number of writebacks
system.cpu63.icache.replacements                49411                       # number of replacements
system.cpu63.icache.ReadReq_hits::.cpu63.inst      4838840                       # number of ReadReq hits
system.cpu63.icache.ReadReq_hits::total       4838840                       # number of ReadReq hits
system.cpu63.icache.ReadReq_misses::.cpu63.inst        49934                       # number of ReadReq misses
system.cpu63.icache.ReadReq_misses::total        49934                       # number of ReadReq misses
system.cpu63.icache.ReadReq_accesses::.cpu63.inst      4888774                       # number of ReadReq accesses(hits+misses)
system.cpu63.icache.ReadReq_accesses::total      4888774                       # number of ReadReq accesses(hits+misses)
system.cpu63.icache.ReadReq_miss_rate::.cpu63.inst     0.010214                       # miss rate for ReadReq accesses
system.cpu63.icache.ReadReq_miss_rate::total     0.010214                       # miss rate for ReadReq accesses
system.cpu63.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu63.icache.tags.tagsinuse         144.836849                       # Cycle average of tags in use
system.cpu63.icache.tags.total_refs           4888774                       # Total number of references to valid blocks.
system.cpu63.icache.tags.sampled_refs           49934                       # Sample count of references to valid blocks.
system.cpu63.icache.tags.avg_refs           97.904714                       # Average number of references to valid blocks.
system.cpu63.icache.tags.warmup_cycle    2731365064280                       # Cycle when the warmup percentage was hit.
system.cpu63.icache.tags.occ_blocks::.cpu63.inst   144.836849                       # Average occupied blocks per requestor
system.cpu63.icache.tags.occ_percent::.cpu63.inst     0.282884                       # Average percentage of cache occupancy
system.cpu63.icache.tags.occ_percent::total     0.282884                       # Average percentage of cache occupancy
system.cpu63.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu63.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu63.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu63.icache.tags.tag_accesses         9827482                       # Number of tag accesses
system.cpu63.icache.tags.data_accesses        9827482                       # Number of data accesses
system.cpu63.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu63.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu63.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu63.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu63.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu63.dcache.demand_hits::.cpu63.data      1765125                       # number of demand (read+write) hits
system.cpu63.dcache.demand_hits::total        1765125                       # number of demand (read+write) hits
system.cpu63.dcache.overall_hits::.cpu63.data      1778565                       # number of overall hits
system.cpu63.dcache.overall_hits::total       1778565                       # number of overall hits
system.cpu63.dcache.demand_misses::.cpu63.data        39666                       # number of demand (read+write) misses
system.cpu63.dcache.demand_misses::total        39666                       # number of demand (read+write) misses
system.cpu63.dcache.overall_misses::.cpu63.data        41926                       # number of overall misses
system.cpu63.dcache.overall_misses::total        41926                       # number of overall misses
system.cpu63.dcache.demand_accesses::.cpu63.data      1804791                       # number of demand (read+write) accesses
system.cpu63.dcache.demand_accesses::total      1804791                       # number of demand (read+write) accesses
system.cpu63.dcache.overall_accesses::.cpu63.data      1820491                       # number of overall (read+write) accesses
system.cpu63.dcache.overall_accesses::total      1820491                       # number of overall (read+write) accesses
system.cpu63.dcache.demand_miss_rate::.cpu63.data     0.021978                       # miss rate for demand accesses
system.cpu63.dcache.demand_miss_rate::total     0.021978                       # miss rate for demand accesses
system.cpu63.dcache.overall_miss_rate::.cpu63.data     0.023030                       # miss rate for overall accesses
system.cpu63.dcache.overall_miss_rate::total     0.023030                       # miss rate for overall accesses
system.cpu63.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu63.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu63.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu63.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu63.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu63.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu63.dcache.writebacks::.writebacks        13406                       # number of writebacks
system.cpu63.dcache.writebacks::total           13406                       # number of writebacks
system.cpu63.dcache.replacements                32218                       # number of replacements
system.cpu63.dcache.ReadReq_hits::.cpu63.data      1177778                       # number of ReadReq hits
system.cpu63.dcache.ReadReq_hits::total       1177778                       # number of ReadReq hits
system.cpu63.dcache.ReadReq_misses::.cpu63.data        28548                       # number of ReadReq misses
system.cpu63.dcache.ReadReq_misses::total        28548                       # number of ReadReq misses
system.cpu63.dcache.ReadReq_accesses::.cpu63.data      1206326                       # number of ReadReq accesses(hits+misses)
system.cpu63.dcache.ReadReq_accesses::total      1206326                       # number of ReadReq accesses(hits+misses)
system.cpu63.dcache.ReadReq_miss_rate::.cpu63.data     0.023665                       # miss rate for ReadReq accesses
system.cpu63.dcache.ReadReq_miss_rate::total     0.023665                       # miss rate for ReadReq accesses
system.cpu63.dcache.WriteReq_hits::.cpu63.data       587166                       # number of WriteReq hits
system.cpu63.dcache.WriteReq_hits::total       587166                       # number of WriteReq hits
system.cpu63.dcache.WriteReq_misses::.cpu63.data         7543                       # number of WriteReq misses
system.cpu63.dcache.WriteReq_misses::total         7543                       # number of WriteReq misses
system.cpu63.dcache.WriteReq_accesses::.cpu63.data       594709                       # number of WriteReq accesses(hits+misses)
system.cpu63.dcache.WriteReq_accesses::total       594709                       # number of WriteReq accesses(hits+misses)
system.cpu63.dcache.WriteReq_miss_rate::.cpu63.data     0.012684                       # miss rate for WriteReq accesses
system.cpu63.dcache.WriteReq_miss_rate::total     0.012684                       # miss rate for WriteReq accesses
system.cpu63.dcache.SoftPFReq_hits::.cpu63.data           57                       # number of SoftPFReq hits
system.cpu63.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu63.dcache.SoftPFReq_misses::.cpu63.data          126                       # number of SoftPFReq misses
system.cpu63.dcache.SoftPFReq_misses::total          126                       # number of SoftPFReq misses
system.cpu63.dcache.SoftPFReq_accesses::.cpu63.data          183                       # number of SoftPFReq accesses(hits+misses)
system.cpu63.dcache.SoftPFReq_accesses::total          183                       # number of SoftPFReq accesses(hits+misses)
system.cpu63.dcache.SoftPFReq_miss_rate::.cpu63.data     0.688525                       # miss rate for SoftPFReq accesses
system.cpu63.dcache.SoftPFReq_miss_rate::total     0.688525                       # miss rate for SoftPFReq accesses
system.cpu63.dcache.SoftPFExReq_hits::.cpu63.data        13383                       # number of SoftPFExReq hits
system.cpu63.dcache.SoftPFExReq_hits::total        13383                       # number of SoftPFExReq hits
system.cpu63.dcache.SoftPFExReq_misses::.cpu63.data         2134                       # number of SoftPFExReq misses
system.cpu63.dcache.SoftPFExReq_misses::total         2134                       # number of SoftPFExReq misses
system.cpu63.dcache.SoftPFExReq_accesses::.cpu63.data        15517                       # number of SoftPFExReq accesses(hits+misses)
system.cpu63.dcache.SoftPFExReq_accesses::total        15517                       # number of SoftPFExReq accesses(hits+misses)
system.cpu63.dcache.SoftPFExReq_miss_rate::.cpu63.data     0.137527                       # miss rate for SoftPFExReq accesses
system.cpu63.dcache.SoftPFExReq_miss_rate::total     0.137527                       # miss rate for SoftPFExReq accesses
system.cpu63.dcache.WriteLineReq_hits::.cpu63.data          181                       # number of WriteLineReq hits
system.cpu63.dcache.WriteLineReq_hits::total          181                       # number of WriteLineReq hits
system.cpu63.dcache.WriteLineReq_misses::.cpu63.data         3575                       # number of WriteLineReq misses
system.cpu63.dcache.WriteLineReq_misses::total         3575                       # number of WriteLineReq misses
system.cpu63.dcache.WriteLineReq_accesses::.cpu63.data         3756                       # number of WriteLineReq accesses(hits+misses)
system.cpu63.dcache.WriteLineReq_accesses::total         3756                       # number of WriteLineReq accesses(hits+misses)
system.cpu63.dcache.WriteLineReq_miss_rate::.cpu63.data     0.951810                       # miss rate for WriteLineReq accesses
system.cpu63.dcache.WriteLineReq_miss_rate::total     0.951810                       # miss rate for WriteLineReq accesses
system.cpu63.dcache.LoadLockedReq_hits::.cpu63.data        15946                       # number of LoadLockedReq hits
system.cpu63.dcache.LoadLockedReq_hits::total        15946                       # number of LoadLockedReq hits
system.cpu63.dcache.LoadLockedReq_misses::.cpu63.data          758                       # number of LoadLockedReq misses
system.cpu63.dcache.LoadLockedReq_misses::total          758                       # number of LoadLockedReq misses
system.cpu63.dcache.LoadLockedReq_accesses::.cpu63.data        16704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu63.dcache.LoadLockedReq_accesses::total        16704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu63.dcache.LoadLockedReq_miss_rate::.cpu63.data     0.045378                       # miss rate for LoadLockedReq accesses
system.cpu63.dcache.LoadLockedReq_miss_rate::total     0.045378                       # miss rate for LoadLockedReq accesses
system.cpu63.dcache.StoreCondReq_hits::.cpu63.data        15896                       # number of StoreCondReq hits
system.cpu63.dcache.StoreCondReq_hits::total        15896                       # number of StoreCondReq hits
system.cpu63.dcache.StoreCondReq_misses::.cpu63.data           78                       # number of StoreCondReq misses
system.cpu63.dcache.StoreCondReq_misses::total           78                       # number of StoreCondReq misses
system.cpu63.dcache.StoreCondReq_accesses::.cpu63.data        15974                       # number of StoreCondReq accesses(hits+misses)
system.cpu63.dcache.StoreCondReq_accesses::total        15974                       # number of StoreCondReq accesses(hits+misses)
system.cpu63.dcache.StoreCondReq_miss_rate::.cpu63.data     0.004883                       # miss rate for StoreCondReq accesses
system.cpu63.dcache.StoreCondReq_miss_rate::total     0.004883                       # miss rate for StoreCondReq accesses
system.cpu63.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu63.dcache.tags.tagsinuse         215.523815                       # Cycle average of tags in use
system.cpu63.dcache.tags.total_refs           1856866                       # Total number of references to valid blocks.
system.cpu63.dcache.tags.sampled_refs           39437                       # Sample count of references to valid blocks.
system.cpu63.dcache.tags.avg_refs           47.084362                       # Average number of references to valid blocks.
system.cpu63.dcache.tags.warmup_cycle    2731365072180                       # Cycle when the warmup percentage was hit.
system.cpu63.dcache.tags.occ_blocks::.cpu63.data   215.523815                       # Average occupied blocks per requestor
system.cpu63.dcache.tags.occ_percent::.cpu63.data     0.210472                       # Average percentage of cache occupancy
system.cpu63.dcache.tags.occ_percent::total     0.210472                       # Average percentage of cache occupancy
system.cpu63.dcache.tags.occ_task_id_blocks::1024          700                       # Occupied blocks per task id
system.cpu63.dcache.tags.age_task_id_blocks_1024::4          700                       # Occupied blocks per task id
system.cpu63.dcache.tags.occ_task_id_percent::1024     0.683594                       # Percentage of cache occupancy per task id
system.cpu63.dcache.tags.tag_accesses         3756403                       # Number of tag accesses
system.cpu63.dcache.tags.data_accesses        3756403                       # Number of data accesses
system.cpu62.numPwrStateTransitions              2190                       # Number of power state transitions
system.cpu62.pwrStateClkGateDist::samples         1091                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::mean   3489926398.106325                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::stdev  23955709250.624527                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::1000-5e+10         1085     99.45%     99.45% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::5e+10-1e+11            3      0.27%     99.73% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::1e+11-1.5e+11            1      0.09%     99.82% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::3e+11-3.5e+11            1      0.09%     99.91% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::6.5e+11-7e+11            1      0.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::min_value         1581                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateClkGateDist::total          1091                       # Distribution of time spent in the clock gated state
system.cpu62.pwrStateResidencyTicks::ON   15131800566                       # Cumulative time (in ticks) in various power states
system.cpu62.pwrStateResidencyTicks::CLK_GATED 3807509700334                       # Cumulative time (in ticks) in various power states
system.cpu62.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu62.icache.demand_hits::.cpu62.inst      8150557                       # number of demand (read+write) hits
system.cpu62.icache.demand_hits::total        8150557                       # number of demand (read+write) hits
system.cpu62.icache.overall_hits::.cpu62.inst      8150557                       # number of overall hits
system.cpu62.icache.overall_hits::total       8150557                       # number of overall hits
system.cpu62.icache.demand_misses::.cpu62.inst        98274                       # number of demand (read+write) misses
system.cpu62.icache.demand_misses::total        98274                       # number of demand (read+write) misses
system.cpu62.icache.overall_misses::.cpu62.inst        98274                       # number of overall misses
system.cpu62.icache.overall_misses::total        98274                       # number of overall misses
system.cpu62.icache.demand_accesses::.cpu62.inst      8248831                       # number of demand (read+write) accesses
system.cpu62.icache.demand_accesses::total      8248831                       # number of demand (read+write) accesses
system.cpu62.icache.overall_accesses::.cpu62.inst      8248831                       # number of overall (read+write) accesses
system.cpu62.icache.overall_accesses::total      8248831                       # number of overall (read+write) accesses
system.cpu62.icache.demand_miss_rate::.cpu62.inst     0.011914                       # miss rate for demand accesses
system.cpu62.icache.demand_miss_rate::total     0.011914                       # miss rate for demand accesses
system.cpu62.icache.overall_miss_rate::.cpu62.inst     0.011914                       # miss rate for overall accesses
system.cpu62.icache.overall_miss_rate::total     0.011914                       # miss rate for overall accesses
system.cpu62.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu62.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu62.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu62.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu62.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu62.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu62.icache.writebacks::.writebacks        97751                       # number of writebacks
system.cpu62.icache.writebacks::total           97751                       # number of writebacks
system.cpu62.icache.replacements                97751                       # number of replacements
system.cpu62.icache.ReadReq_hits::.cpu62.inst      8150557                       # number of ReadReq hits
system.cpu62.icache.ReadReq_hits::total       8150557                       # number of ReadReq hits
system.cpu62.icache.ReadReq_misses::.cpu62.inst        98274                       # number of ReadReq misses
system.cpu62.icache.ReadReq_misses::total        98274                       # number of ReadReq misses
system.cpu62.icache.ReadReq_accesses::.cpu62.inst      8248831                       # number of ReadReq accesses(hits+misses)
system.cpu62.icache.ReadReq_accesses::total      8248831                       # number of ReadReq accesses(hits+misses)
system.cpu62.icache.ReadReq_miss_rate::.cpu62.inst     0.011914                       # miss rate for ReadReq accesses
system.cpu62.icache.ReadReq_miss_rate::total     0.011914                       # miss rate for ReadReq accesses
system.cpu62.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu62.icache.tags.tagsinuse         149.148426                       # Cycle average of tags in use
system.cpu62.icache.tags.total_refs           8248831                       # Total number of references to valid blocks.
system.cpu62.icache.tags.sampled_refs           98274                       # Sample count of references to valid blocks.
system.cpu62.icache.tags.avg_refs           83.937064                       # Average number of references to valid blocks.
system.cpu62.icache.tags.warmup_cycle    2699292958700                       # Cycle when the warmup percentage was hit.
system.cpu62.icache.tags.occ_blocks::.cpu62.inst   149.148426                       # Average occupied blocks per requestor
system.cpu62.icache.tags.occ_percent::.cpu62.inst     0.291306                       # Average percentage of cache occupancy
system.cpu62.icache.tags.occ_percent::total     0.291306                       # Average percentage of cache occupancy
system.cpu62.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu62.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu62.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu62.icache.tags.tag_accesses        16595936                       # Number of tag accesses
system.cpu62.icache.tags.data_accesses       16595936                       # Number of data accesses
system.cpu62.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu62.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu62.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu62.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu62.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu62.dcache.demand_hits::.cpu62.data      2950517                       # number of demand (read+write) hits
system.cpu62.dcache.demand_hits::total        2950517                       # number of demand (read+write) hits
system.cpu62.dcache.overall_hits::.cpu62.data      2980708                       # number of overall hits
system.cpu62.dcache.overall_hits::total       2980708                       # number of overall hits
system.cpu62.dcache.demand_misses::.cpu62.data        84195                       # number of demand (read+write) misses
system.cpu62.dcache.demand_misses::total        84195                       # number of demand (read+write) misses
system.cpu62.dcache.overall_misses::.cpu62.data        87744                       # number of overall misses
system.cpu62.dcache.overall_misses::total        87744                       # number of overall misses
system.cpu62.dcache.demand_accesses::.cpu62.data      3034712                       # number of demand (read+write) accesses
system.cpu62.dcache.demand_accesses::total      3034712                       # number of demand (read+write) accesses
system.cpu62.dcache.overall_accesses::.cpu62.data      3068452                       # number of overall (read+write) accesses
system.cpu62.dcache.overall_accesses::total      3068452                       # number of overall (read+write) accesses
system.cpu62.dcache.demand_miss_rate::.cpu62.data     0.027744                       # miss rate for demand accesses
system.cpu62.dcache.demand_miss_rate::total     0.027744                       # miss rate for demand accesses
system.cpu62.dcache.overall_miss_rate::.cpu62.data     0.028596                       # miss rate for overall accesses
system.cpu62.dcache.overall_miss_rate::total     0.028596                       # miss rate for overall accesses
system.cpu62.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu62.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu62.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu62.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu62.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu62.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu62.dcache.writebacks::.writebacks        33813                       # number of writebacks
system.cpu62.dcache.writebacks::total           33813                       # number of writebacks
system.cpu62.dcache.replacements                75585                       # number of replacements
system.cpu62.dcache.ReadReq_hits::.cpu62.data      1868710                       # number of ReadReq hits
system.cpu62.dcache.ReadReq_hits::total       1868710                       # number of ReadReq hits
system.cpu62.dcache.ReadReq_misses::.cpu62.data        58055                       # number of ReadReq misses
system.cpu62.dcache.ReadReq_misses::total        58055                       # number of ReadReq misses
system.cpu62.dcache.ReadReq_accesses::.cpu62.data      1926765                       # number of ReadReq accesses(hits+misses)
system.cpu62.dcache.ReadReq_accesses::total      1926765                       # number of ReadReq accesses(hits+misses)
system.cpu62.dcache.ReadReq_miss_rate::.cpu62.data     0.030131                       # miss rate for ReadReq accesses
system.cpu62.dcache.ReadReq_miss_rate::total     0.030131                       # miss rate for ReadReq accesses
system.cpu62.dcache.WriteReq_hits::.cpu62.data      1081111                       # number of WriteReq hits
system.cpu62.dcache.WriteReq_hits::total      1081111                       # number of WriteReq hits
system.cpu62.dcache.WriteReq_misses::.cpu62.data        17723                       # number of WriteReq misses
system.cpu62.dcache.WriteReq_misses::total        17723                       # number of WriteReq misses
system.cpu62.dcache.WriteReq_accesses::.cpu62.data      1098834                       # number of WriteReq accesses(hits+misses)
system.cpu62.dcache.WriteReq_accesses::total      1098834                       # number of WriteReq accesses(hits+misses)
system.cpu62.dcache.WriteReq_miss_rate::.cpu62.data     0.016129                       # miss rate for WriteReq accesses
system.cpu62.dcache.WriteReq_miss_rate::total     0.016129                       # miss rate for WriteReq accesses
system.cpu62.dcache.SoftPFReq_hits::.cpu62.data          216                       # number of SoftPFReq hits
system.cpu62.dcache.SoftPFReq_hits::total          216                       # number of SoftPFReq hits
system.cpu62.dcache.SoftPFReq_misses::.cpu62.data          417                       # number of SoftPFReq misses
system.cpu62.dcache.SoftPFReq_misses::total          417                       # number of SoftPFReq misses
system.cpu62.dcache.SoftPFReq_accesses::.cpu62.data          633                       # number of SoftPFReq accesses(hits+misses)
system.cpu62.dcache.SoftPFReq_accesses::total          633                       # number of SoftPFReq accesses(hits+misses)
system.cpu62.dcache.SoftPFReq_miss_rate::.cpu62.data     0.658768                       # miss rate for SoftPFReq accesses
system.cpu62.dcache.SoftPFReq_miss_rate::total     0.658768                       # miss rate for SoftPFReq accesses
system.cpu62.dcache.SoftPFExReq_hits::.cpu62.data        29975                       # number of SoftPFExReq hits
system.cpu62.dcache.SoftPFExReq_hits::total        29975                       # number of SoftPFExReq hits
system.cpu62.dcache.SoftPFExReq_misses::.cpu62.data         3132                       # number of SoftPFExReq misses
system.cpu62.dcache.SoftPFExReq_misses::total         3132                       # number of SoftPFExReq misses
system.cpu62.dcache.SoftPFExReq_accesses::.cpu62.data        33107                       # number of SoftPFExReq accesses(hits+misses)
system.cpu62.dcache.SoftPFExReq_accesses::total        33107                       # number of SoftPFExReq accesses(hits+misses)
system.cpu62.dcache.SoftPFExReq_miss_rate::.cpu62.data     0.094602                       # miss rate for SoftPFExReq accesses
system.cpu62.dcache.SoftPFExReq_miss_rate::total     0.094602                       # miss rate for SoftPFExReq accesses
system.cpu62.dcache.WriteLineReq_hits::.cpu62.data          696                       # number of WriteLineReq hits
system.cpu62.dcache.WriteLineReq_hits::total          696                       # number of WriteLineReq hits
system.cpu62.dcache.WriteLineReq_misses::.cpu62.data         8417                       # number of WriteLineReq misses
system.cpu62.dcache.WriteLineReq_misses::total         8417                       # number of WriteLineReq misses
system.cpu62.dcache.WriteLineReq_accesses::.cpu62.data         9113                       # number of WriteLineReq accesses(hits+misses)
system.cpu62.dcache.WriteLineReq_accesses::total         9113                       # number of WriteLineReq accesses(hits+misses)
system.cpu62.dcache.WriteLineReq_miss_rate::.cpu62.data     0.923626                       # miss rate for WriteLineReq accesses
system.cpu62.dcache.WriteLineReq_miss_rate::total     0.923626                       # miss rate for WriteLineReq accesses
system.cpu62.dcache.LoadLockedReq_hits::.cpu62.data        34738                       # number of LoadLockedReq hits
system.cpu62.dcache.LoadLockedReq_hits::total        34738                       # number of LoadLockedReq hits
system.cpu62.dcache.LoadLockedReq_misses::.cpu62.data          973                       # number of LoadLockedReq misses
system.cpu62.dcache.LoadLockedReq_misses::total          973                       # number of LoadLockedReq misses
system.cpu62.dcache.LoadLockedReq_accesses::.cpu62.data        35711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu62.dcache.LoadLockedReq_accesses::total        35711                       # number of LoadLockedReq accesses(hits+misses)
system.cpu62.dcache.LoadLockedReq_miss_rate::.cpu62.data     0.027247                       # miss rate for LoadLockedReq accesses
system.cpu62.dcache.LoadLockedReq_miss_rate::total     0.027247                       # miss rate for LoadLockedReq accesses
system.cpu62.dcache.StoreCondReq_hits::.cpu62.data        34698                       # number of StoreCondReq hits
system.cpu62.dcache.StoreCondReq_hits::total        34698                       # number of StoreCondReq hits
system.cpu62.dcache.StoreCondReq_misses::.cpu62.data           98                       # number of StoreCondReq misses
system.cpu62.dcache.StoreCondReq_misses::total           98                       # number of StoreCondReq misses
system.cpu62.dcache.StoreCondReq_accesses::.cpu62.data        34796                       # number of StoreCondReq accesses(hits+misses)
system.cpu62.dcache.StoreCondReq_accesses::total        34796                       # number of StoreCondReq accesses(hits+misses)
system.cpu62.dcache.StoreCondReq_miss_rate::.cpu62.data     0.002816                       # miss rate for StoreCondReq accesses
system.cpu62.dcache.StoreCondReq_miss_rate::total     0.002816                       # miss rate for StoreCondReq accesses
system.cpu62.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu62.dcache.tags.tagsinuse         225.815927                       # Cycle average of tags in use
system.cpu62.dcache.tags.total_refs           3149181                       # Total number of references to valid blocks.
system.cpu62.dcache.tags.sampled_refs           83418                       # Sample count of references to valid blocks.
system.cpu62.dcache.tags.avg_refs           37.751816                       # Average number of references to valid blocks.
system.cpu62.dcache.tags.warmup_cycle    2699292966600                       # Cycle when the warmup percentage was hit.
system.cpu62.dcache.tags.occ_blocks::.cpu62.data   225.815927                       # Average occupied blocks per requestor
system.cpu62.dcache.tags.occ_percent::.cpu62.data     0.220523                       # Average percentage of cache occupancy
system.cpu62.dcache.tags.occ_percent::total     0.220523                       # Average percentage of cache occupancy
system.cpu62.dcache.tags.occ_task_id_blocks::1024          705                       # Occupied blocks per task id
system.cpu62.dcache.tags.age_task_id_blocks_1024::4          705                       # Occupied blocks per task id
system.cpu62.dcache.tags.occ_task_id_percent::1024     0.688477                       # Percentage of cache occupancy per task id
system.cpu62.dcache.tags.tag_accesses         6381820                       # Number of tag accesses
system.cpu62.dcache.tags.data_accesses        6381820                       # Number of data accesses
system.cpu64.numPwrStateTransitions              1891                       # Number of power state transitions
system.cpu64.pwrStateClkGateDist::samples          940                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::mean   4057273556.073404                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::stdev  27048176566.477112                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::1000-5e+10          934     99.36%     99.36% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::5e+10-1e+11            3      0.32%     99.68% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::1.5e+11-2e+11            1      0.11%     99.79% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::3.5e+11-4e+11            1      0.11%     99.89% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::6.5e+11-7e+11            1      0.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateClkGateDist::total           940                       # Distribution of time spent in the clock gated state
system.cpu64.pwrStateResidencyTicks::ON    8804358191                       # Cumulative time (in ticks) in various power states
system.cpu64.pwrStateResidencyTicks::CLK_GATED 3813837142709                       # Cumulative time (in ticks) in various power states
system.cpu64.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu64.icache.demand_hits::.cpu64.inst      4792006                       # number of demand (read+write) hits
system.cpu64.icache.demand_hits::total        4792006                       # number of demand (read+write) hits
system.cpu64.icache.overall_hits::.cpu64.inst      4792006                       # number of overall hits
system.cpu64.icache.overall_hits::total       4792006                       # number of overall hits
system.cpu64.icache.demand_misses::.cpu64.inst        48305                       # number of demand (read+write) misses
system.cpu64.icache.demand_misses::total        48305                       # number of demand (read+write) misses
system.cpu64.icache.overall_misses::.cpu64.inst        48305                       # number of overall misses
system.cpu64.icache.overall_misses::total        48305                       # number of overall misses
system.cpu64.icache.demand_accesses::.cpu64.inst      4840311                       # number of demand (read+write) accesses
system.cpu64.icache.demand_accesses::total      4840311                       # number of demand (read+write) accesses
system.cpu64.icache.overall_accesses::.cpu64.inst      4840311                       # number of overall (read+write) accesses
system.cpu64.icache.overall_accesses::total      4840311                       # number of overall (read+write) accesses
system.cpu64.icache.demand_miss_rate::.cpu64.inst     0.009980                       # miss rate for demand accesses
system.cpu64.icache.demand_miss_rate::total     0.009980                       # miss rate for demand accesses
system.cpu64.icache.overall_miss_rate::.cpu64.inst     0.009980                       # miss rate for overall accesses
system.cpu64.icache.overall_miss_rate::total     0.009980                       # miss rate for overall accesses
system.cpu64.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu64.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu64.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu64.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu64.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu64.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu64.icache.writebacks::.writebacks        47782                       # number of writebacks
system.cpu64.icache.writebacks::total           47782                       # number of writebacks
system.cpu64.icache.replacements                47782                       # number of replacements
system.cpu64.icache.ReadReq_hits::.cpu64.inst      4792006                       # number of ReadReq hits
system.cpu64.icache.ReadReq_hits::total       4792006                       # number of ReadReq hits
system.cpu64.icache.ReadReq_misses::.cpu64.inst        48305                       # number of ReadReq misses
system.cpu64.icache.ReadReq_misses::total        48305                       # number of ReadReq misses
system.cpu64.icache.ReadReq_accesses::.cpu64.inst      4840311                       # number of ReadReq accesses(hits+misses)
system.cpu64.icache.ReadReq_accesses::total      4840311                       # number of ReadReq accesses(hits+misses)
system.cpu64.icache.ReadReq_miss_rate::.cpu64.inst     0.009980                       # miss rate for ReadReq accesses
system.cpu64.icache.ReadReq_miss_rate::total     0.009980                       # miss rate for ReadReq accesses
system.cpu64.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu64.icache.tags.tagsinuse         140.173403                       # Cycle average of tags in use
system.cpu64.icache.tags.total_refs           4840311                       # Total number of references to valid blocks.
system.cpu64.icache.tags.sampled_refs           48305                       # Sample count of references to valid blocks.
system.cpu64.icache.tags.avg_refs          100.203105                       # Average number of references to valid blocks.
system.cpu64.icache.tags.warmup_cycle    2763436849120                       # Cycle when the warmup percentage was hit.
system.cpu64.icache.tags.occ_blocks::.cpu64.inst   140.173403                       # Average occupied blocks per requestor
system.cpu64.icache.tags.occ_percent::.cpu64.inst     0.273776                       # Average percentage of cache occupancy
system.cpu64.icache.tags.occ_percent::total     0.273776                       # Average percentage of cache occupancy
system.cpu64.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu64.icache.tags.age_task_id_blocks_1024::2          503                       # Occupied blocks per task id
system.cpu64.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu64.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu64.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu64.icache.tags.tag_accesses         9728927                       # Number of tag accesses
system.cpu64.icache.tags.data_accesses        9728927                       # Number of data accesses
system.cpu64.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu64.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu64.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu64.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu64.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu64.dcache.demand_hits::.cpu64.data      1751953                       # number of demand (read+write) hits
system.cpu64.dcache.demand_hits::total        1751953                       # number of demand (read+write) hits
system.cpu64.dcache.overall_hits::.cpu64.data      1764268                       # number of overall hits
system.cpu64.dcache.overall_hits::total       1764268                       # number of overall hits
system.cpu64.dcache.demand_misses::.cpu64.data        40934                       # number of demand (read+write) misses
system.cpu64.dcache.demand_misses::total        40934                       # number of demand (read+write) misses
system.cpu64.dcache.overall_misses::.cpu64.data        43177                       # number of overall misses
system.cpu64.dcache.overall_misses::total        43177                       # number of overall misses
system.cpu64.dcache.demand_accesses::.cpu64.data      1792887                       # number of demand (read+write) accesses
system.cpu64.dcache.demand_accesses::total      1792887                       # number of demand (read+write) accesses
system.cpu64.dcache.overall_accesses::.cpu64.data      1807445                       # number of overall (read+write) accesses
system.cpu64.dcache.overall_accesses::total      1807445                       # number of overall (read+write) accesses
system.cpu64.dcache.demand_miss_rate::.cpu64.data     0.022831                       # miss rate for demand accesses
system.cpu64.dcache.demand_miss_rate::total     0.022831                       # miss rate for demand accesses
system.cpu64.dcache.overall_miss_rate::.cpu64.data     0.023888                       # miss rate for overall accesses
system.cpu64.dcache.overall_miss_rate::total     0.023888                       # miss rate for overall accesses
system.cpu64.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu64.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu64.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu64.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu64.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu64.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu64.dcache.writebacks::.writebacks        14959                       # number of writebacks
system.cpu64.dcache.writebacks::total           14959                       # number of writebacks
system.cpu64.dcache.replacements                34335                       # number of replacements
system.cpu64.dcache.ReadReq_hits::.cpu64.data      1173385                       # number of ReadReq hits
system.cpu64.dcache.ReadReq_hits::total       1173385                       # number of ReadReq hits
system.cpu64.dcache.ReadReq_misses::.cpu64.data        28200                       # number of ReadReq misses
system.cpu64.dcache.ReadReq_misses::total        28200                       # number of ReadReq misses
system.cpu64.dcache.ReadReq_accesses::.cpu64.data      1201585                       # number of ReadReq accesses(hits+misses)
system.cpu64.dcache.ReadReq_accesses::total      1201585                       # number of ReadReq accesses(hits+misses)
system.cpu64.dcache.ReadReq_miss_rate::.cpu64.data     0.023469                       # miss rate for ReadReq accesses
system.cpu64.dcache.ReadReq_miss_rate::total     0.023469                       # miss rate for ReadReq accesses
system.cpu64.dcache.WriteReq_hits::.cpu64.data       578333                       # number of WriteReq hits
system.cpu64.dcache.WriteReq_hits::total       578333                       # number of WriteReq hits
system.cpu64.dcache.WriteReq_misses::.cpu64.data         8284                       # number of WriteReq misses
system.cpu64.dcache.WriteReq_misses::total         8284                       # number of WriteReq misses
system.cpu64.dcache.WriteReq_accesses::.cpu64.data       586617                       # number of WriteReq accesses(hits+misses)
system.cpu64.dcache.WriteReq_accesses::total       586617                       # number of WriteReq accesses(hits+misses)
system.cpu64.dcache.WriteReq_miss_rate::.cpu64.data     0.014122                       # miss rate for WriteReq accesses
system.cpu64.dcache.WriteReq_miss_rate::total     0.014122                       # miss rate for WriteReq accesses
system.cpu64.dcache.SoftPFReq_hits::.cpu64.data           84                       # number of SoftPFReq hits
system.cpu64.dcache.SoftPFReq_hits::total           84                       # number of SoftPFReq hits
system.cpu64.dcache.SoftPFReq_misses::.cpu64.data          183                       # number of SoftPFReq misses
system.cpu64.dcache.SoftPFReq_misses::total          183                       # number of SoftPFReq misses
system.cpu64.dcache.SoftPFReq_accesses::.cpu64.data          267                       # number of SoftPFReq accesses(hits+misses)
system.cpu64.dcache.SoftPFReq_accesses::total          267                       # number of SoftPFReq accesses(hits+misses)
system.cpu64.dcache.SoftPFReq_miss_rate::.cpu64.data     0.685393                       # miss rate for SoftPFReq accesses
system.cpu64.dcache.SoftPFReq_miss_rate::total     0.685393                       # miss rate for SoftPFReq accesses
system.cpu64.dcache.SoftPFExReq_hits::.cpu64.data        12231                       # number of SoftPFExReq hits
system.cpu64.dcache.SoftPFExReq_hits::total        12231                       # number of SoftPFExReq hits
system.cpu64.dcache.SoftPFExReq_misses::.cpu64.data         2060                       # number of SoftPFExReq misses
system.cpu64.dcache.SoftPFExReq_misses::total         2060                       # number of SoftPFExReq misses
system.cpu64.dcache.SoftPFExReq_accesses::.cpu64.data        14291                       # number of SoftPFExReq accesses(hits+misses)
system.cpu64.dcache.SoftPFExReq_accesses::total        14291                       # number of SoftPFExReq accesses(hits+misses)
system.cpu64.dcache.SoftPFExReq_miss_rate::.cpu64.data     0.144147                       # miss rate for SoftPFExReq accesses
system.cpu64.dcache.SoftPFExReq_miss_rate::total     0.144147                       # miss rate for SoftPFExReq accesses
system.cpu64.dcache.WriteLineReq_hits::.cpu64.data          235                       # number of WriteLineReq hits
system.cpu64.dcache.WriteLineReq_hits::total          235                       # number of WriteLineReq hits
system.cpu64.dcache.WriteLineReq_misses::.cpu64.data         4450                       # number of WriteLineReq misses
system.cpu64.dcache.WriteLineReq_misses::total         4450                       # number of WriteLineReq misses
system.cpu64.dcache.WriteLineReq_accesses::.cpu64.data         4685                       # number of WriteLineReq accesses(hits+misses)
system.cpu64.dcache.WriteLineReq_accesses::total         4685                       # number of WriteLineReq accesses(hits+misses)
system.cpu64.dcache.WriteLineReq_miss_rate::.cpu64.data     0.949840                       # miss rate for WriteLineReq accesses
system.cpu64.dcache.WriteLineReq_miss_rate::total     0.949840                       # miss rate for WriteLineReq accesses
system.cpu64.dcache.LoadLockedReq_hits::.cpu64.data        14771                       # number of LoadLockedReq hits
system.cpu64.dcache.LoadLockedReq_hits::total        14771                       # number of LoadLockedReq hits
system.cpu64.dcache.LoadLockedReq_misses::.cpu64.data          702                       # number of LoadLockedReq misses
system.cpu64.dcache.LoadLockedReq_misses::total          702                       # number of LoadLockedReq misses
system.cpu64.dcache.LoadLockedReq_accesses::.cpu64.data        15473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu64.dcache.LoadLockedReq_accesses::total        15473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu64.dcache.LoadLockedReq_miss_rate::.cpu64.data     0.045369                       # miss rate for LoadLockedReq accesses
system.cpu64.dcache.LoadLockedReq_miss_rate::total     0.045369                       # miss rate for LoadLockedReq accesses
system.cpu64.dcache.StoreCondReq_hits::.cpu64.data        14733                       # number of StoreCondReq hits
system.cpu64.dcache.StoreCondReq_hits::total        14733                       # number of StoreCondReq hits
system.cpu64.dcache.StoreCondReq_misses::.cpu64.data           73                       # number of StoreCondReq misses
system.cpu64.dcache.StoreCondReq_misses::total           73                       # number of StoreCondReq misses
system.cpu64.dcache.StoreCondReq_accesses::.cpu64.data        14806                       # number of StoreCondReq accesses(hits+misses)
system.cpu64.dcache.StoreCondReq_accesses::total        14806                       # number of StoreCondReq accesses(hits+misses)
system.cpu64.dcache.StoreCondReq_miss_rate::.cpu64.data     0.004930                       # miss rate for StoreCondReq accesses
system.cpu64.dcache.StoreCondReq_miss_rate::total     0.004930                       # miss rate for StoreCondReq accesses
system.cpu64.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu64.dcache.tags.tagsinuse         214.323084                       # Cycle average of tags in use
system.cpu64.dcache.tags.total_refs           1841679                       # Total number of references to valid blocks.
system.cpu64.dcache.tags.sampled_refs           40906                       # Sample count of references to valid blocks.
system.cpu64.dcache.tags.avg_refs           45.022222                       # Average number of references to valid blocks.
system.cpu64.dcache.tags.warmup_cycle    2763436857020                       # Cycle when the warmup percentage was hit.
system.cpu64.dcache.tags.occ_blocks::.cpu64.data   214.323084                       # Average occupied blocks per requestor
system.cpu64.dcache.tags.occ_percent::.cpu64.data     0.209300                       # Average percentage of cache occupancy
system.cpu64.dcache.tags.occ_percent::total     0.209300                       # Average percentage of cache occupancy
system.cpu64.dcache.tags.occ_task_id_blocks::1024          776                       # Occupied blocks per task id
system.cpu64.dcache.tags.age_task_id_blocks_1024::2          773                       # Occupied blocks per task id
system.cpu64.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu64.dcache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu64.dcache.tags.tag_accesses         3726342                       # Number of tag accesses
system.cpu64.dcache.tags.data_accesses        3726342                       # Number of data accesses
system.cpu49.numPwrStateTransitions              2676                       # Number of power state transitions
system.cpu49.pwrStateClkGateDist::samples         1326                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::mean   2853429856.855958                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::stdev  22352943954.877598                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::1000-5e+10         1322     99.70%     99.70% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.77% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::1.5e+11-2e+11            1      0.08%     99.85% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateClkGateDist::total          1326                       # Distribution of time spent in the clock gated state
system.cpu49.pwrStateResidencyTicks::ON   38993510709                       # Cumulative time (in ticks) in various power states
system.cpu49.pwrStateResidencyTicks::CLK_GATED 3783647990191                       # Cumulative time (in ticks) in various power states
system.cpu49.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu49.icache.demand_hits::.cpu49.inst     20720442                       # number of demand (read+write) hits
system.cpu49.icache.demand_hits::total       20720442                       # number of demand (read+write) hits
system.cpu49.icache.overall_hits::.cpu49.inst     20720442                       # number of overall hits
system.cpu49.icache.overall_hits::total      20720442                       # number of overall hits
system.cpu49.icache.demand_misses::.cpu49.inst       341313                       # number of demand (read+write) misses
system.cpu49.icache.demand_misses::total       341313                       # number of demand (read+write) misses
system.cpu49.icache.overall_misses::.cpu49.inst       341313                       # number of overall misses
system.cpu49.icache.overall_misses::total       341313                       # number of overall misses
system.cpu49.icache.demand_accesses::.cpu49.inst     21061755                       # number of demand (read+write) accesses
system.cpu49.icache.demand_accesses::total     21061755                       # number of demand (read+write) accesses
system.cpu49.icache.overall_accesses::.cpu49.inst     21061755                       # number of overall (read+write) accesses
system.cpu49.icache.overall_accesses::total     21061755                       # number of overall (read+write) accesses
system.cpu49.icache.demand_miss_rate::.cpu49.inst     0.016205                       # miss rate for demand accesses
system.cpu49.icache.demand_miss_rate::total     0.016205                       # miss rate for demand accesses
system.cpu49.icache.overall_miss_rate::.cpu49.inst     0.016205                       # miss rate for overall accesses
system.cpu49.icache.overall_miss_rate::total     0.016205                       # miss rate for overall accesses
system.cpu49.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu49.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu49.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu49.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu49.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu49.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu49.icache.writebacks::.writebacks       340790                       # number of writebacks
system.cpu49.icache.writebacks::total          340790                       # number of writebacks
system.cpu49.icache.replacements               340790                       # number of replacements
system.cpu49.icache.ReadReq_hits::.cpu49.inst     20720442                       # number of ReadReq hits
system.cpu49.icache.ReadReq_hits::total      20720442                       # number of ReadReq hits
system.cpu49.icache.ReadReq_misses::.cpu49.inst       341313                       # number of ReadReq misses
system.cpu49.icache.ReadReq_misses::total       341313                       # number of ReadReq misses
system.cpu49.icache.ReadReq_accesses::.cpu49.inst     21061755                       # number of ReadReq accesses(hits+misses)
system.cpu49.icache.ReadReq_accesses::total     21061755                       # number of ReadReq accesses(hits+misses)
system.cpu49.icache.ReadReq_miss_rate::.cpu49.inst     0.016205                       # miss rate for ReadReq accesses
system.cpu49.icache.ReadReq_miss_rate::total     0.016205                       # miss rate for ReadReq accesses
system.cpu49.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu49.icache.tags.tagsinuse         203.017779                       # Cycle average of tags in use
system.cpu49.icache.tags.total_refs          21061755                       # Total number of references to valid blocks.
system.cpu49.icache.tags.sampled_refs          341313                       # Sample count of references to valid blocks.
system.cpu49.icache.tags.avg_refs           61.708036                       # Average number of references to valid blocks.
system.cpu49.icache.tags.warmup_cycle    2282358521800                       # Cycle when the warmup percentage was hit.
system.cpu49.icache.tags.occ_blocks::.cpu49.inst   203.017779                       # Average occupied blocks per requestor
system.cpu49.icache.tags.occ_percent::.cpu49.inst     0.396519                       # Average percentage of cache occupancy
system.cpu49.icache.tags.occ_percent::total     0.396519                       # Average percentage of cache occupancy
system.cpu49.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu49.icache.tags.age_task_id_blocks_1024::3          122                       # Occupied blocks per task id
system.cpu49.icache.tags.age_task_id_blocks_1024::4          390                       # Occupied blocks per task id
system.cpu49.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu49.icache.tags.tag_accesses        42464823                       # Number of tag accesses
system.cpu49.icache.tags.data_accesses       42464823                       # Number of data accesses
system.cpu49.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu49.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu49.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu49.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu49.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu49.dcache.demand_hits::.cpu49.data      7859023                       # number of demand (read+write) hits
system.cpu49.dcache.demand_hits::total        7859023                       # number of demand (read+write) hits
system.cpu49.dcache.overall_hits::.cpu49.data      7913073                       # number of overall hits
system.cpu49.dcache.overall_hits::total       7913073                       # number of overall hits
system.cpu49.dcache.demand_misses::.cpu49.data       204242                       # number of demand (read+write) misses
system.cpu49.dcache.demand_misses::total       204242                       # number of demand (read+write) misses
system.cpu49.dcache.overall_misses::.cpu49.data       214410                       # number of overall misses
system.cpu49.dcache.overall_misses::total       214410                       # number of overall misses
system.cpu49.dcache.demand_accesses::.cpu49.data      8063265                       # number of demand (read+write) accesses
system.cpu49.dcache.demand_accesses::total      8063265                       # number of demand (read+write) accesses
system.cpu49.dcache.overall_accesses::.cpu49.data      8127483                       # number of overall (read+write) accesses
system.cpu49.dcache.overall_accesses::total      8127483                       # number of overall (read+write) accesses
system.cpu49.dcache.demand_miss_rate::.cpu49.data     0.025330                       # miss rate for demand accesses
system.cpu49.dcache.demand_miss_rate::total     0.025330                       # miss rate for demand accesses
system.cpu49.dcache.overall_miss_rate::.cpu49.data     0.026381                       # miss rate for overall accesses
system.cpu49.dcache.overall_miss_rate::total     0.026381                       # miss rate for overall accesses
system.cpu49.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu49.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu49.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu49.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu49.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu49.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu49.dcache.writebacks::.writebacks        83171                       # number of writebacks
system.cpu49.dcache.writebacks::total           83171                       # number of writebacks
system.cpu49.dcache.replacements               181668                       # number of replacements
system.cpu49.dcache.ReadReq_hits::.cpu49.data      4746804                       # number of ReadReq hits
system.cpu49.dcache.ReadReq_hits::total       4746804                       # number of ReadReq hits
system.cpu49.dcache.ReadReq_misses::.cpu49.data       141466                       # number of ReadReq misses
system.cpu49.dcache.ReadReq_misses::total       141466                       # number of ReadReq misses
system.cpu49.dcache.ReadReq_accesses::.cpu49.data      4888270                       # number of ReadReq accesses(hits+misses)
system.cpu49.dcache.ReadReq_accesses::total      4888270                       # number of ReadReq accesses(hits+misses)
system.cpu49.dcache.ReadReq_miss_rate::.cpu49.data     0.028940                       # miss rate for ReadReq accesses
system.cpu49.dcache.ReadReq_miss_rate::total     0.028940                       # miss rate for ReadReq accesses
system.cpu49.dcache.WriteReq_hits::.cpu49.data      3105748                       # number of WriteReq hits
system.cpu49.dcache.WriteReq_hits::total      3105748                       # number of WriteReq hits
system.cpu49.dcache.WriteReq_misses::.cpu49.data        40211                       # number of WriteReq misses
system.cpu49.dcache.WriteReq_misses::total        40211                       # number of WriteReq misses
system.cpu49.dcache.WriteReq_accesses::.cpu49.data      3145959                       # number of WriteReq accesses(hits+misses)
system.cpu49.dcache.WriteReq_accesses::total      3145959                       # number of WriteReq accesses(hits+misses)
system.cpu49.dcache.WriteReq_miss_rate::.cpu49.data     0.012782                       # miss rate for WriteReq accesses
system.cpu49.dcache.WriteReq_miss_rate::total     0.012782                       # miss rate for WriteReq accesses
system.cpu49.dcache.SoftPFReq_hits::.cpu49.data          658                       # number of SoftPFReq hits
system.cpu49.dcache.SoftPFReq_hits::total          658                       # number of SoftPFReq hits
system.cpu49.dcache.SoftPFReq_misses::.cpu49.data         1194                       # number of SoftPFReq misses
system.cpu49.dcache.SoftPFReq_misses::total         1194                       # number of SoftPFReq misses
system.cpu49.dcache.SoftPFReq_accesses::.cpu49.data         1852                       # number of SoftPFReq accesses(hits+misses)
system.cpu49.dcache.SoftPFReq_accesses::total         1852                       # number of SoftPFReq accesses(hits+misses)
system.cpu49.dcache.SoftPFReq_miss_rate::.cpu49.data     0.644708                       # miss rate for SoftPFReq accesses
system.cpu49.dcache.SoftPFReq_miss_rate::total     0.644708                       # miss rate for SoftPFReq accesses
system.cpu49.dcache.SoftPFExReq_hits::.cpu49.data        53392                       # number of SoftPFExReq hits
system.cpu49.dcache.SoftPFExReq_hits::total        53392                       # number of SoftPFExReq hits
system.cpu49.dcache.SoftPFExReq_misses::.cpu49.data         8974                       # number of SoftPFExReq misses
system.cpu49.dcache.SoftPFExReq_misses::total         8974                       # number of SoftPFExReq misses
system.cpu49.dcache.SoftPFExReq_accesses::.cpu49.data        62366                       # number of SoftPFExReq accesses(hits+misses)
system.cpu49.dcache.SoftPFExReq_accesses::total        62366                       # number of SoftPFExReq accesses(hits+misses)
system.cpu49.dcache.SoftPFExReq_miss_rate::.cpu49.data     0.143893                       # miss rate for SoftPFExReq accesses
system.cpu49.dcache.SoftPFExReq_miss_rate::total     0.143893                       # miss rate for SoftPFExReq accesses
system.cpu49.dcache.WriteLineReq_hits::.cpu49.data         6471                       # number of WriteLineReq hits
system.cpu49.dcache.WriteLineReq_hits::total         6471                       # number of WriteLineReq hits
system.cpu49.dcache.WriteLineReq_misses::.cpu49.data        22565                       # number of WriteLineReq misses
system.cpu49.dcache.WriteLineReq_misses::total        22565                       # number of WriteLineReq misses
system.cpu49.dcache.WriteLineReq_accesses::.cpu49.data        29036                       # number of WriteLineReq accesses(hits+misses)
system.cpu49.dcache.WriteLineReq_accesses::total        29036                       # number of WriteLineReq accesses(hits+misses)
system.cpu49.dcache.WriteLineReq_miss_rate::.cpu49.data     0.777139                       # miss rate for WriteLineReq accesses
system.cpu49.dcache.WriteLineReq_miss_rate::total     0.777139                       # miss rate for WriteLineReq accesses
system.cpu49.dcache.LoadLockedReq_hits::.cpu49.data        71454                       # number of LoadLockedReq hits
system.cpu49.dcache.LoadLockedReq_hits::total        71454                       # number of LoadLockedReq hits
system.cpu49.dcache.LoadLockedReq_misses::.cpu49.data         1331                       # number of LoadLockedReq misses
system.cpu49.dcache.LoadLockedReq_misses::total         1331                       # number of LoadLockedReq misses
system.cpu49.dcache.LoadLockedReq_accesses::.cpu49.data        72785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu49.dcache.LoadLockedReq_accesses::total        72785                       # number of LoadLockedReq accesses(hits+misses)
system.cpu49.dcache.LoadLockedReq_miss_rate::.cpu49.data     0.018287                       # miss rate for LoadLockedReq accesses
system.cpu49.dcache.LoadLockedReq_miss_rate::total     0.018287                       # miss rate for LoadLockedReq accesses
system.cpu49.dcache.StoreCondReq_hits::.cpu49.data        71548                       # number of StoreCondReq hits
system.cpu49.dcache.StoreCondReq_hits::total        71548                       # number of StoreCondReq hits
system.cpu49.dcache.StoreCondReq_misses::.cpu49.data          188                       # number of StoreCondReq misses
system.cpu49.dcache.StoreCondReq_misses::total          188                       # number of StoreCondReq misses
system.cpu49.dcache.StoreCondReq_accesses::.cpu49.data        71736                       # number of StoreCondReq accesses(hits+misses)
system.cpu49.dcache.StoreCondReq_accesses::total        71736                       # number of StoreCondReq accesses(hits+misses)
system.cpu49.dcache.StoreCondReq_miss_rate::.cpu49.data     0.002621                       # miss rate for StoreCondReq accesses
system.cpu49.dcache.StoreCondReq_miss_rate::total     0.002621                       # miss rate for StoreCondReq accesses
system.cpu49.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu49.dcache.tags.tagsinuse         293.750998                       # Cycle average of tags in use
system.cpu49.dcache.tags.total_refs           8292141                       # Total number of references to valid blocks.
system.cpu49.dcache.tags.sampled_refs          199972                       # Sample count of references to valid blocks.
system.cpu49.dcache.tags.avg_refs           41.466510                       # Average number of references to valid blocks.
system.cpu49.dcache.tags.warmup_cycle    2282358529700                       # Cycle when the warmup percentage was hit.
system.cpu49.dcache.tags.occ_blocks::.cpu49.data   293.750998                       # Average occupied blocks per requestor
system.cpu49.dcache.tags.occ_percent::.cpu49.data     0.286866                       # Average percentage of cache occupancy
system.cpu49.dcache.tags.occ_percent::total     0.286866                       # Average percentage of cache occupancy
system.cpu49.dcache.tags.occ_task_id_blocks::1024          787                       # Occupied blocks per task id
system.cpu49.dcache.tags.age_task_id_blocks_1024::3          125                       # Occupied blocks per task id
system.cpu49.dcache.tags.age_task_id_blocks_1024::4          662                       # Occupied blocks per task id
system.cpu49.dcache.tags.occ_task_id_percent::1024     0.768555                       # Percentage of cache occupancy per task id
system.cpu49.dcache.tags.tag_accesses        16795696                       # Number of tag accesses
system.cpu49.dcache.tags.data_accesses       16795696                       # Number of data accesses
system.cpu48.numPwrStateTransitions              2378                       # Number of power state transitions
system.cpu48.pwrStateClkGateDist::samples         1185                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::mean   3198915912.313080                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::stdev  22602024345.540253                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::1000-5e+10         1181     99.66%     99.66% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.75% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::1e+11-1.5e+11            1      0.08%     99.83% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::3e+11-3.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateClkGateDist::total          1185                       # Distribution of time spent in the clock gated state
system.cpu48.pwrStateResidencyTicks::ON   31926144809                       # Cumulative time (in ticks) in various power states
system.cpu48.pwrStateResidencyTicks::CLK_GATED 3790715356091                       # Cumulative time (in ticks) in various power states
system.cpu48.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu48.icache.demand_hits::.cpu48.inst     16940643                       # number of demand (read+write) hits
system.cpu48.icache.demand_hits::total       16940643                       # number of demand (read+write) hits
system.cpu48.icache.overall_hits::.cpu48.inst     16940643                       # number of overall hits
system.cpu48.icache.overall_hits::total      16940643                       # number of overall hits
system.cpu48.icache.demand_misses::.cpu48.inst       266925                       # number of demand (read+write) misses
system.cpu48.icache.demand_misses::total       266925                       # number of demand (read+write) misses
system.cpu48.icache.overall_misses::.cpu48.inst       266925                       # number of overall misses
system.cpu48.icache.overall_misses::total       266925                       # number of overall misses
system.cpu48.icache.demand_accesses::.cpu48.inst     17207568                       # number of demand (read+write) accesses
system.cpu48.icache.demand_accesses::total     17207568                       # number of demand (read+write) accesses
system.cpu48.icache.overall_accesses::.cpu48.inst     17207568                       # number of overall (read+write) accesses
system.cpu48.icache.overall_accesses::total     17207568                       # number of overall (read+write) accesses
system.cpu48.icache.demand_miss_rate::.cpu48.inst     0.015512                       # miss rate for demand accesses
system.cpu48.icache.demand_miss_rate::total     0.015512                       # miss rate for demand accesses
system.cpu48.icache.overall_miss_rate::.cpu48.inst     0.015512                       # miss rate for overall accesses
system.cpu48.icache.overall_miss_rate::total     0.015512                       # miss rate for overall accesses
system.cpu48.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu48.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu48.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu48.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu48.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu48.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu48.icache.writebacks::.writebacks       266402                       # number of writebacks
system.cpu48.icache.writebacks::total          266402                       # number of writebacks
system.cpu48.icache.replacements               266402                       # number of replacements
system.cpu48.icache.ReadReq_hits::.cpu48.inst     16940643                       # number of ReadReq hits
system.cpu48.icache.ReadReq_hits::total      16940643                       # number of ReadReq hits
system.cpu48.icache.ReadReq_misses::.cpu48.inst       266925                       # number of ReadReq misses
system.cpu48.icache.ReadReq_misses::total       266925                       # number of ReadReq misses
system.cpu48.icache.ReadReq_accesses::.cpu48.inst     17207568                       # number of ReadReq accesses(hits+misses)
system.cpu48.icache.ReadReq_accesses::total     17207568                       # number of ReadReq accesses(hits+misses)
system.cpu48.icache.ReadReq_miss_rate::.cpu48.inst     0.015512                       # miss rate for ReadReq accesses
system.cpu48.icache.ReadReq_miss_rate::total     0.015512                       # miss rate for ReadReq accesses
system.cpu48.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu48.icache.tags.tagsinuse         207.138158                       # Cycle average of tags in use
system.cpu48.icache.tags.total_refs          17207568                       # Total number of references to valid blocks.
system.cpu48.icache.tags.sampled_refs          266925                       # Sample count of references to valid blocks.
system.cpu48.icache.tags.avg_refs           64.465929                       # Average number of references to valid blocks.
system.cpu48.icache.tags.warmup_cycle    2250286863360                       # Cycle when the warmup percentage was hit.
system.cpu48.icache.tags.occ_blocks::.cpu48.inst   207.138158                       # Average occupied blocks per requestor
system.cpu48.icache.tags.occ_percent::.cpu48.inst     0.404567                       # Average percentage of cache occupancy
system.cpu48.icache.tags.occ_percent::total     0.404567                       # Average percentage of cache occupancy
system.cpu48.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu48.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu48.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu48.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu48.icache.tags.tag_accesses        34682061                       # Number of tag accesses
system.cpu48.icache.tags.data_accesses       34682061                       # Number of data accesses
system.cpu48.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu48.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu48.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu48.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu48.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu48.dcache.demand_hits::.cpu48.data      6391200                       # number of demand (read+write) hits
system.cpu48.dcache.demand_hits::total        6391200                       # number of demand (read+write) hits
system.cpu48.dcache.overall_hits::.cpu48.data      6445227                       # number of overall hits
system.cpu48.dcache.overall_hits::total       6445227                       # number of overall hits
system.cpu48.dcache.demand_misses::.cpu48.data       171259                       # number of demand (read+write) misses
system.cpu48.dcache.demand_misses::total       171259                       # number of demand (read+write) misses
system.cpu48.dcache.overall_misses::.cpu48.data       178552                       # number of overall misses
system.cpu48.dcache.overall_misses::total       178552                       # number of overall misses
system.cpu48.dcache.demand_accesses::.cpu48.data      6562459                       # number of demand (read+write) accesses
system.cpu48.dcache.demand_accesses::total      6562459                       # number of demand (read+write) accesses
system.cpu48.dcache.overall_accesses::.cpu48.data      6623779                       # number of overall (read+write) accesses
system.cpu48.dcache.overall_accesses::total      6623779                       # number of overall (read+write) accesses
system.cpu48.dcache.demand_miss_rate::.cpu48.data     0.026097                       # miss rate for demand accesses
system.cpu48.dcache.demand_miss_rate::total     0.026097                       # miss rate for demand accesses
system.cpu48.dcache.overall_miss_rate::.cpu48.data     0.026956                       # miss rate for overall accesses
system.cpu48.dcache.overall_miss_rate::total     0.026956                       # miss rate for overall accesses
system.cpu48.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu48.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu48.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu48.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu48.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu48.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu48.dcache.writebacks::.writebacks        69839                       # number of writebacks
system.cpu48.dcache.writebacks::total           69839                       # number of writebacks
system.cpu48.dcache.replacements               151837                       # number of replacements
system.cpu48.dcache.ReadReq_hits::.cpu48.data      3853619                       # number of ReadReq hits
system.cpu48.dcache.ReadReq_hits::total       3853619                       # number of ReadReq hits
system.cpu48.dcache.ReadReq_misses::.cpu48.data       114970                       # number of ReadReq misses
system.cpu48.dcache.ReadReq_misses::total       114970                       # number of ReadReq misses
system.cpu48.dcache.ReadReq_accesses::.cpu48.data      3968589                       # number of ReadReq accesses(hits+misses)
system.cpu48.dcache.ReadReq_accesses::total      3968589                       # number of ReadReq accesses(hits+misses)
system.cpu48.dcache.ReadReq_miss_rate::.cpu48.data     0.028970                       # miss rate for ReadReq accesses
system.cpu48.dcache.ReadReq_miss_rate::total     0.028970                       # miss rate for ReadReq accesses
system.cpu48.dcache.WriteReq_hits::.cpu48.data      2535416                       # number of WriteReq hits
system.cpu48.dcache.WriteReq_hits::total      2535416                       # number of WriteReq hits
system.cpu48.dcache.WriteReq_misses::.cpu48.data        37450                       # number of WriteReq misses
system.cpu48.dcache.WriteReq_misses::total        37450                       # number of WriteReq misses
system.cpu48.dcache.WriteReq_accesses::.cpu48.data      2572866                       # number of WriteReq accesses(hits+misses)
system.cpu48.dcache.WriteReq_accesses::total      2572866                       # number of WriteReq accesses(hits+misses)
system.cpu48.dcache.WriteReq_miss_rate::.cpu48.data     0.014556                       # miss rate for WriteReq accesses
system.cpu48.dcache.WriteReq_miss_rate::total     0.014556                       # miss rate for WriteReq accesses
system.cpu48.dcache.SoftPFReq_hits::.cpu48.data          616                       # number of SoftPFReq hits
system.cpu48.dcache.SoftPFReq_hits::total          616                       # number of SoftPFReq hits
system.cpu48.dcache.SoftPFReq_misses::.cpu48.data         1179                       # number of SoftPFReq misses
system.cpu48.dcache.SoftPFReq_misses::total         1179                       # number of SoftPFReq misses
system.cpu48.dcache.SoftPFReq_accesses::.cpu48.data         1795                       # number of SoftPFReq accesses(hits+misses)
system.cpu48.dcache.SoftPFReq_accesses::total         1795                       # number of SoftPFReq accesses(hits+misses)
system.cpu48.dcache.SoftPFReq_miss_rate::.cpu48.data     0.656825                       # miss rate for SoftPFReq accesses
system.cpu48.dcache.SoftPFReq_miss_rate::total     0.656825                       # miss rate for SoftPFReq accesses
system.cpu48.dcache.SoftPFExReq_hits::.cpu48.data        53411                       # number of SoftPFExReq hits
system.cpu48.dcache.SoftPFExReq_hits::total        53411                       # number of SoftPFExReq hits
system.cpu48.dcache.SoftPFExReq_misses::.cpu48.data         6114                       # number of SoftPFExReq misses
system.cpu48.dcache.SoftPFExReq_misses::total         6114                       # number of SoftPFExReq misses
system.cpu48.dcache.SoftPFExReq_accesses::.cpu48.data        59525                       # number of SoftPFExReq accesses(hits+misses)
system.cpu48.dcache.SoftPFExReq_accesses::total        59525                       # number of SoftPFExReq accesses(hits+misses)
system.cpu48.dcache.SoftPFExReq_miss_rate::.cpu48.data     0.102713                       # miss rate for SoftPFExReq accesses
system.cpu48.dcache.SoftPFExReq_miss_rate::total     0.102713                       # miss rate for SoftPFExReq accesses
system.cpu48.dcache.WriteLineReq_hits::.cpu48.data         2165                       # number of WriteLineReq hits
system.cpu48.dcache.WriteLineReq_hits::total         2165                       # number of WriteLineReq hits
system.cpu48.dcache.WriteLineReq_misses::.cpu48.data        18839                       # number of WriteLineReq misses
system.cpu48.dcache.WriteLineReq_misses::total        18839                       # number of WriteLineReq misses
system.cpu48.dcache.WriteLineReq_accesses::.cpu48.data        21004                       # number of WriteLineReq accesses(hits+misses)
system.cpu48.dcache.WriteLineReq_accesses::total        21004                       # number of WriteLineReq accesses(hits+misses)
system.cpu48.dcache.WriteLineReq_miss_rate::.cpu48.data     0.896924                       # miss rate for WriteLineReq accesses
system.cpu48.dcache.WriteLineReq_miss_rate::total     0.896924                       # miss rate for WriteLineReq accesses
system.cpu48.dcache.LoadLockedReq_hits::.cpu48.data        64414                       # number of LoadLockedReq hits
system.cpu48.dcache.LoadLockedReq_hits::total        64414                       # number of LoadLockedReq hits
system.cpu48.dcache.LoadLockedReq_misses::.cpu48.data         1284                       # number of LoadLockedReq misses
system.cpu48.dcache.LoadLockedReq_misses::total         1284                       # number of LoadLockedReq misses
system.cpu48.dcache.LoadLockedReq_accesses::.cpu48.data        65698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu48.dcache.LoadLockedReq_accesses::total        65698                       # number of LoadLockedReq accesses(hits+misses)
system.cpu48.dcache.LoadLockedReq_miss_rate::.cpu48.data     0.019544                       # miss rate for LoadLockedReq accesses
system.cpu48.dcache.LoadLockedReq_miss_rate::total     0.019544                       # miss rate for LoadLockedReq accesses
system.cpu48.dcache.StoreCondReq_hits::.cpu48.data        64563                       # number of StoreCondReq hits
system.cpu48.dcache.StoreCondReq_hits::total        64563                       # number of StoreCondReq hits
system.cpu48.dcache.StoreCondReq_misses::.cpu48.data          135                       # number of StoreCondReq misses
system.cpu48.dcache.StoreCondReq_misses::total          135                       # number of StoreCondReq misses
system.cpu48.dcache.StoreCondReq_accesses::.cpu48.data        64698                       # number of StoreCondReq accesses(hits+misses)
system.cpu48.dcache.StoreCondReq_accesses::total        64698                       # number of StoreCondReq accesses(hits+misses)
system.cpu48.dcache.StoreCondReq_miss_rate::.cpu48.data     0.002087                       # miss rate for StoreCondReq accesses
system.cpu48.dcache.StoreCondReq_miss_rate::total     0.002087                       # miss rate for StoreCondReq accesses
system.cpu48.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu48.dcache.tags.tagsinuse         291.057309                       # Cycle average of tags in use
system.cpu48.dcache.tags.total_refs           6774105                       # Total number of references to valid blocks.
system.cpu48.dcache.tags.sampled_refs          167661                       # Sample count of references to valid blocks.
system.cpu48.dcache.tags.avg_refs           40.403582                       # Average number of references to valid blocks.
system.cpu48.dcache.tags.warmup_cycle    2250286871260                       # Cycle when the warmup percentage was hit.
system.cpu48.dcache.tags.occ_blocks::.cpu48.data   291.057309                       # Average occupied blocks per requestor
system.cpu48.dcache.tags.occ_percent::.cpu48.data     0.284236                       # Average percentage of cache occupancy
system.cpu48.dcache.tags.occ_percent::total     0.284236                       # Average percentage of cache occupancy
system.cpu48.dcache.tags.occ_task_id_blocks::1024          772                       # Occupied blocks per task id
system.cpu48.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu48.dcache.tags.age_task_id_blocks_1024::4          763                       # Occupied blocks per task id
system.cpu48.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu48.dcache.tags.tag_accesses        13716975                       # Number of tag accesses
system.cpu48.dcache.tags.data_accesses       13716975                       # Number of data accesses
system.cpu47.numPwrStateTransitions              2721                       # Number of power state transitions
system.cpu47.pwrStateClkGateDist::samples         1350                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::mean   2804068839.202222                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::stdev  21832540639.380432                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::1000-5e+10         1346     99.70%     99.70% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.78% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::1.5e+11-2e+11            1      0.07%     99.85% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateClkGateDist::total          1350                       # Distribution of time spent in the clock gated state
system.cpu47.pwrStateResidencyTicks::ON   37148567977                       # Cumulative time (in ticks) in various power states
system.cpu47.pwrStateResidencyTicks::CLK_GATED 3785492932923                       # Cumulative time (in ticks) in various power states
system.cpu47.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu47.icache.demand_hits::.cpu47.inst     19808272                       # number of demand (read+write) hits
system.cpu47.icache.demand_hits::total       19808272                       # number of demand (read+write) hits
system.cpu47.icache.overall_hits::.cpu47.inst     19808272                       # number of overall hits
system.cpu47.icache.overall_hits::total      19808272                       # number of overall hits
system.cpu47.icache.demand_misses::.cpu47.inst       272003                       # number of demand (read+write) misses
system.cpu47.icache.demand_misses::total       272003                       # number of demand (read+write) misses
system.cpu47.icache.overall_misses::.cpu47.inst       272003                       # number of overall misses
system.cpu47.icache.overall_misses::total       272003                       # number of overall misses
system.cpu47.icache.demand_accesses::.cpu47.inst     20080275                       # number of demand (read+write) accesses
system.cpu47.icache.demand_accesses::total     20080275                       # number of demand (read+write) accesses
system.cpu47.icache.overall_accesses::.cpu47.inst     20080275                       # number of overall (read+write) accesses
system.cpu47.icache.overall_accesses::total     20080275                       # number of overall (read+write) accesses
system.cpu47.icache.demand_miss_rate::.cpu47.inst     0.013546                       # miss rate for demand accesses
system.cpu47.icache.demand_miss_rate::total     0.013546                       # miss rate for demand accesses
system.cpu47.icache.overall_miss_rate::.cpu47.inst     0.013546                       # miss rate for overall accesses
system.cpu47.icache.overall_miss_rate::total     0.013546                       # miss rate for overall accesses
system.cpu47.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu47.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu47.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu47.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu47.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu47.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu47.icache.writebacks::.writebacks       271480                       # number of writebacks
system.cpu47.icache.writebacks::total          271480                       # number of writebacks
system.cpu47.icache.replacements               271480                       # number of replacements
system.cpu47.icache.ReadReq_hits::.cpu47.inst     19808272                       # number of ReadReq hits
system.cpu47.icache.ReadReq_hits::total      19808272                       # number of ReadReq hits
system.cpu47.icache.ReadReq_misses::.cpu47.inst       272003                       # number of ReadReq misses
system.cpu47.icache.ReadReq_misses::total       272003                       # number of ReadReq misses
system.cpu47.icache.ReadReq_accesses::.cpu47.inst     20080275                       # number of ReadReq accesses(hits+misses)
system.cpu47.icache.ReadReq_accesses::total     20080275                       # number of ReadReq accesses(hits+misses)
system.cpu47.icache.ReadReq_miss_rate::.cpu47.inst     0.013546                       # miss rate for ReadReq accesses
system.cpu47.icache.ReadReq_miss_rate::total     0.013546                       # miss rate for ReadReq accesses
system.cpu47.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu47.icache.tags.tagsinuse         211.258540                       # Cycle average of tags in use
system.cpu47.icache.tags.total_refs          20080275                       # Total number of references to valid blocks.
system.cpu47.icache.tags.sampled_refs          272003                       # Sample count of references to valid blocks.
system.cpu47.icache.tags.avg_refs           73.823726                       # Average number of references to valid blocks.
system.cpu47.icache.tags.warmup_cycle    2218215223880                       # Cycle when the warmup percentage was hit.
system.cpu47.icache.tags.occ_blocks::.cpu47.inst   211.258540                       # Average occupied blocks per requestor
system.cpu47.icache.tags.occ_percent::.cpu47.inst     0.412614                       # Average percentage of cache occupancy
system.cpu47.icache.tags.occ_percent::total     0.412614                       # Average percentage of cache occupancy
system.cpu47.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu47.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu47.icache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu47.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu47.icache.tags.tag_accesses        40432553                       # Number of tag accesses
system.cpu47.icache.tags.data_accesses       40432553                       # Number of data accesses
system.cpu47.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu47.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu47.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu47.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu47.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu47.dcache.demand_hits::.cpu47.data      7377434                       # number of demand (read+write) hits
system.cpu47.dcache.demand_hits::total        7377434                       # number of demand (read+write) hits
system.cpu47.dcache.overall_hits::.cpu47.data      7444958                       # number of overall hits
system.cpu47.dcache.overall_hits::total       7444958                       # number of overall hits
system.cpu47.dcache.demand_misses::.cpu47.data       217915                       # number of demand (read+write) misses
system.cpu47.dcache.demand_misses::total       217915                       # number of demand (read+write) misses
system.cpu47.dcache.overall_misses::.cpu47.data       226359                       # number of overall misses
system.cpu47.dcache.overall_misses::total       226359                       # number of overall misses
system.cpu47.dcache.demand_accesses::.cpu47.data      7595349                       # number of demand (read+write) accesses
system.cpu47.dcache.demand_accesses::total      7595349                       # number of demand (read+write) accesses
system.cpu47.dcache.overall_accesses::.cpu47.data      7671317                       # number of overall (read+write) accesses
system.cpu47.dcache.overall_accesses::total      7671317                       # number of overall (read+write) accesses
system.cpu47.dcache.demand_miss_rate::.cpu47.data     0.028691                       # miss rate for demand accesses
system.cpu47.dcache.demand_miss_rate::total     0.028691                       # miss rate for demand accesses
system.cpu47.dcache.overall_miss_rate::.cpu47.data     0.029507                       # miss rate for overall accesses
system.cpu47.dcache.overall_miss_rate::total     0.029507                       # miss rate for overall accesses
system.cpu47.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu47.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu47.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu47.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu47.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu47.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu47.dcache.writebacks::.writebacks        89338                       # number of writebacks
system.cpu47.dcache.writebacks::total           89338                       # number of writebacks
system.cpu47.dcache.replacements               197790                       # number of replacements
system.cpu47.dcache.ReadReq_hits::.cpu47.data      4449352                       # number of ReadReq hits
system.cpu47.dcache.ReadReq_hits::total       4449352                       # number of ReadReq hits
system.cpu47.dcache.ReadReq_misses::.cpu47.data       145878                       # number of ReadReq misses
system.cpu47.dcache.ReadReq_misses::total       145878                       # number of ReadReq misses
system.cpu47.dcache.ReadReq_accesses::.cpu47.data      4595230                       # number of ReadReq accesses(hits+misses)
system.cpu47.dcache.ReadReq_accesses::total      4595230                       # number of ReadReq accesses(hits+misses)
system.cpu47.dcache.ReadReq_miss_rate::.cpu47.data     0.031746                       # miss rate for ReadReq accesses
system.cpu47.dcache.ReadReq_miss_rate::total     0.031746                       # miss rate for ReadReq accesses
system.cpu47.dcache.WriteReq_hits::.cpu47.data      2926263                       # number of WriteReq hits
system.cpu47.dcache.WriteReq_hits::total      2926263                       # number of WriteReq hits
system.cpu47.dcache.WriteReq_misses::.cpu47.data        46229                       # number of WriteReq misses
system.cpu47.dcache.WriteReq_misses::total        46229                       # number of WriteReq misses
system.cpu47.dcache.WriteReq_accesses::.cpu47.data      2972492                       # number of WriteReq accesses(hits+misses)
system.cpu47.dcache.WriteReq_accesses::total      2972492                       # number of WriteReq accesses(hits+misses)
system.cpu47.dcache.WriteReq_miss_rate::.cpu47.data     0.015552                       # miss rate for WriteReq accesses
system.cpu47.dcache.WriteReq_miss_rate::total     0.015552                       # miss rate for WriteReq accesses
system.cpu47.dcache.SoftPFReq_hits::.cpu47.data          721                       # number of SoftPFReq hits
system.cpu47.dcache.SoftPFReq_hits::total          721                       # number of SoftPFReq hits
system.cpu47.dcache.SoftPFReq_misses::.cpu47.data         1441                       # number of SoftPFReq misses
system.cpu47.dcache.SoftPFReq_misses::total         1441                       # number of SoftPFReq misses
system.cpu47.dcache.SoftPFReq_accesses::.cpu47.data         2162                       # number of SoftPFReq accesses(hits+misses)
system.cpu47.dcache.SoftPFReq_accesses::total         2162                       # number of SoftPFReq accesses(hits+misses)
system.cpu47.dcache.SoftPFReq_miss_rate::.cpu47.data     0.666512                       # miss rate for SoftPFReq accesses
system.cpu47.dcache.SoftPFReq_miss_rate::total     0.666512                       # miss rate for SoftPFReq accesses
system.cpu47.dcache.SoftPFExReq_hits::.cpu47.data        66803                       # number of SoftPFExReq hits
system.cpu47.dcache.SoftPFExReq_hits::total        66803                       # number of SoftPFExReq hits
system.cpu47.dcache.SoftPFExReq_misses::.cpu47.data         7003                       # number of SoftPFExReq misses
system.cpu47.dcache.SoftPFExReq_misses::total         7003                       # number of SoftPFExReq misses
system.cpu47.dcache.SoftPFExReq_accesses::.cpu47.data        73806                       # number of SoftPFExReq accesses(hits+misses)
system.cpu47.dcache.SoftPFExReq_accesses::total        73806                       # number of SoftPFExReq accesses(hits+misses)
system.cpu47.dcache.SoftPFExReq_miss_rate::.cpu47.data     0.094884                       # miss rate for SoftPFExReq accesses
system.cpu47.dcache.SoftPFExReq_miss_rate::total     0.094884                       # miss rate for SoftPFExReq accesses
system.cpu47.dcache.WriteLineReq_hits::.cpu47.data         1819                       # number of WriteLineReq hits
system.cpu47.dcache.WriteLineReq_hits::total         1819                       # number of WriteLineReq hits
system.cpu47.dcache.WriteLineReq_misses::.cpu47.data        25808                       # number of WriteLineReq misses
system.cpu47.dcache.WriteLineReq_misses::total        25808                       # number of WriteLineReq misses
system.cpu47.dcache.WriteLineReq_accesses::.cpu47.data        27627                       # number of WriteLineReq accesses(hits+misses)
system.cpu47.dcache.WriteLineReq_accesses::total        27627                       # number of WriteLineReq accesses(hits+misses)
system.cpu47.dcache.WriteLineReq_miss_rate::.cpu47.data     0.934159                       # miss rate for WriteLineReq accesses
system.cpu47.dcache.WriteLineReq_miss_rate::total     0.934159                       # miss rate for WriteLineReq accesses
system.cpu47.dcache.LoadLockedReq_hits::.cpu47.data        80240                       # number of LoadLockedReq hits
system.cpu47.dcache.LoadLockedReq_hits::total        80240                       # number of LoadLockedReq hits
system.cpu47.dcache.LoadLockedReq_misses::.cpu47.data         1521                       # number of LoadLockedReq misses
system.cpu47.dcache.LoadLockedReq_misses::total         1521                       # number of LoadLockedReq misses
system.cpu47.dcache.LoadLockedReq_accesses::.cpu47.data        81761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu47.dcache.LoadLockedReq_accesses::total        81761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu47.dcache.LoadLockedReq_miss_rate::.cpu47.data     0.018603                       # miss rate for LoadLockedReq accesses
system.cpu47.dcache.LoadLockedReq_miss_rate::total     0.018603                       # miss rate for LoadLockedReq accesses
system.cpu47.dcache.StoreCondReq_hits::.cpu47.data        80438                       # number of StoreCondReq hits
system.cpu47.dcache.StoreCondReq_hits::total        80438                       # number of StoreCondReq hits
system.cpu47.dcache.StoreCondReq_misses::.cpu47.data          182                       # number of StoreCondReq misses
system.cpu47.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu47.dcache.StoreCondReq_accesses::.cpu47.data        80620                       # number of StoreCondReq accesses(hits+misses)
system.cpu47.dcache.StoreCondReq_accesses::total        80620                       # number of StoreCondReq accesses(hits+misses)
system.cpu47.dcache.StoreCondReq_miss_rate::.cpu47.data     0.002258                       # miss rate for StoreCondReq accesses
system.cpu47.dcache.StoreCondReq_miss_rate::total     0.002258                       # miss rate for StoreCondReq accesses
system.cpu47.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu47.dcache.tags.tagsinuse         300.371719                       # Cycle average of tags in use
system.cpu47.dcache.tags.total_refs           7861651                       # Total number of references to valid blocks.
system.cpu47.dcache.tags.sampled_refs          214575                       # Sample count of references to valid blocks.
system.cpu47.dcache.tags.avg_refs           36.638243                       # Average number of references to valid blocks.
system.cpu47.dcache.tags.warmup_cycle    2218215231780                       # Cycle when the warmup percentage was hit.
system.cpu47.dcache.tags.occ_blocks::.cpu47.data   300.371719                       # Average occupied blocks per requestor
system.cpu47.dcache.tags.occ_percent::.cpu47.data     0.293332                       # Average percentage of cache occupancy
system.cpu47.dcache.tags.occ_percent::total     0.293332                       # Average percentage of cache occupancy
system.cpu47.dcache.tags.occ_task_id_blocks::1024          786                       # Occupied blocks per task id
system.cpu47.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu47.dcache.tags.age_task_id_blocks_1024::4          778                       # Occupied blocks per task id
system.cpu47.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu47.dcache.tags.tag_accesses        15938551                       # Number of tag accesses
system.cpu47.dcache.tags.data_accesses       15938551                       # Number of data accesses
system.cpu46.numPwrStateTransitions              2368                       # Number of power state transitions
system.cpu46.pwrStateClkGateDist::samples         1181                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::mean   3224851201.106689                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::stdev  23818189081.216743                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::1000-5e+10         1176     99.58%     99.58% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::5e+10-1e+11            2      0.17%     99.75% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::1.5e+11-2e+11            1      0.08%     99.83% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateClkGateDist::total          1181                       # Distribution of time spent in the clock gated state
system.cpu46.pwrStateResidencyTicks::ON   14092232393                       # Cumulative time (in ticks) in various power states
system.cpu46.pwrStateResidencyTicks::CLK_GATED 3808549268507                       # Cumulative time (in ticks) in various power states
system.cpu46.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu46.icache.demand_hits::.cpu46.inst      7544334                       # number of demand (read+write) hits
system.cpu46.icache.demand_hits::total        7544334                       # number of demand (read+write) hits
system.cpu46.icache.overall_hits::.cpu46.inst      7544334                       # number of overall hits
system.cpu46.icache.overall_hits::total       7544334                       # number of overall hits
system.cpu46.icache.demand_misses::.cpu46.inst        92825                       # number of demand (read+write) misses
system.cpu46.icache.demand_misses::total        92825                       # number of demand (read+write) misses
system.cpu46.icache.overall_misses::.cpu46.inst        92825                       # number of overall misses
system.cpu46.icache.overall_misses::total        92825                       # number of overall misses
system.cpu46.icache.demand_accesses::.cpu46.inst      7637159                       # number of demand (read+write) accesses
system.cpu46.icache.demand_accesses::total      7637159                       # number of demand (read+write) accesses
system.cpu46.icache.overall_accesses::.cpu46.inst      7637159                       # number of overall (read+write) accesses
system.cpu46.icache.overall_accesses::total      7637159                       # number of overall (read+write) accesses
system.cpu46.icache.demand_miss_rate::.cpu46.inst     0.012154                       # miss rate for demand accesses
system.cpu46.icache.demand_miss_rate::total     0.012154                       # miss rate for demand accesses
system.cpu46.icache.overall_miss_rate::.cpu46.inst     0.012154                       # miss rate for overall accesses
system.cpu46.icache.overall_miss_rate::total     0.012154                       # miss rate for overall accesses
system.cpu46.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu46.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu46.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu46.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu46.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu46.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu46.icache.writebacks::.writebacks        92301                       # number of writebacks
system.cpu46.icache.writebacks::total           92301                       # number of writebacks
system.cpu46.icache.replacements                92301                       # number of replacements
system.cpu46.icache.ReadReq_hits::.cpu46.inst      7544334                       # number of ReadReq hits
system.cpu46.icache.ReadReq_hits::total       7544334                       # number of ReadReq hits
system.cpu46.icache.ReadReq_misses::.cpu46.inst        92825                       # number of ReadReq misses
system.cpu46.icache.ReadReq_misses::total        92825                       # number of ReadReq misses
system.cpu46.icache.ReadReq_accesses::.cpu46.inst      7637159                       # number of ReadReq accesses(hits+misses)
system.cpu46.icache.ReadReq_accesses::total      7637159                       # number of ReadReq accesses(hits+misses)
system.cpu46.icache.ReadReq_miss_rate::.cpu46.inst     0.012154                       # miss rate for ReadReq accesses
system.cpu46.icache.ReadReq_miss_rate::total     0.012154                       # miss rate for ReadReq accesses
system.cpu46.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu46.icache.tags.tagsinuse         215.378975                       # Cycle average of tags in use
system.cpu46.icache.tags.total_refs           7637159                       # Total number of references to valid blocks.
system.cpu46.icache.tags.sampled_refs           92825                       # Sample count of references to valid blocks.
system.cpu46.icache.tags.avg_refs           82.274807                       # Average number of references to valid blocks.
system.cpu46.icache.tags.warmup_cycle    2186143543320                       # Cycle when the warmup percentage was hit.
system.cpu46.icache.tags.occ_blocks::.cpu46.inst   215.378975                       # Average occupied blocks per requestor
system.cpu46.icache.tags.occ_percent::.cpu46.inst     0.420662                       # Average percentage of cache occupancy
system.cpu46.icache.tags.occ_percent::total     0.420662                       # Average percentage of cache occupancy
system.cpu46.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu46.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu46.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu46.icache.tags.tag_accesses        15367143                       # Number of tag accesses
system.cpu46.icache.tags.data_accesses       15367143                       # Number of data accesses
system.cpu46.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu46.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu46.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu46.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu46.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu46.dcache.demand_hits::.cpu46.data      2791222                       # number of demand (read+write) hits
system.cpu46.dcache.demand_hits::total        2791222                       # number of demand (read+write) hits
system.cpu46.dcache.overall_hits::.cpu46.data      2815059                       # number of overall hits
system.cpu46.dcache.overall_hits::total       2815059                       # number of overall hits
system.cpu46.dcache.demand_misses::.cpu46.data        68784                       # number of demand (read+write) misses
system.cpu46.dcache.demand_misses::total        68784                       # number of demand (read+write) misses
system.cpu46.dcache.overall_misses::.cpu46.data        71806                       # number of overall misses
system.cpu46.dcache.overall_misses::total        71806                       # number of overall misses
system.cpu46.dcache.demand_accesses::.cpu46.data      2860006                       # number of demand (read+write) accesses
system.cpu46.dcache.demand_accesses::total      2860006                       # number of demand (read+write) accesses
system.cpu46.dcache.overall_accesses::.cpu46.data      2886865                       # number of overall (read+write) accesses
system.cpu46.dcache.overall_accesses::total      2886865                       # number of overall (read+write) accesses
system.cpu46.dcache.demand_miss_rate::.cpu46.data     0.024050                       # miss rate for demand accesses
system.cpu46.dcache.demand_miss_rate::total     0.024050                       # miss rate for demand accesses
system.cpu46.dcache.overall_miss_rate::.cpu46.data     0.024873                       # miss rate for overall accesses
system.cpu46.dcache.overall_miss_rate::total     0.024873                       # miss rate for overall accesses
system.cpu46.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu46.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu46.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu46.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu46.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu46.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu46.dcache.writebacks::.writebacks        25753                       # number of writebacks
system.cpu46.dcache.writebacks::total           25753                       # number of writebacks
system.cpu46.dcache.replacements                59020                       # number of replacements
system.cpu46.dcache.ReadReq_hits::.cpu46.data      1766550                       # number of ReadReq hits
system.cpu46.dcache.ReadReq_hits::total       1766550                       # number of ReadReq hits
system.cpu46.dcache.ReadReq_misses::.cpu46.data        48837                       # number of ReadReq misses
system.cpu46.dcache.ReadReq_misses::total        48837                       # number of ReadReq misses
system.cpu46.dcache.ReadReq_accesses::.cpu46.data      1815387                       # number of ReadReq accesses(hits+misses)
system.cpu46.dcache.ReadReq_accesses::total      1815387                       # number of ReadReq accesses(hits+misses)
system.cpu46.dcache.ReadReq_miss_rate::.cpu46.data     0.026902                       # miss rate for ReadReq accesses
system.cpu46.dcache.ReadReq_miss_rate::total     0.026902                       # miss rate for ReadReq accesses
system.cpu46.dcache.WriteReq_hits::.cpu46.data      1024041                       # number of WriteReq hits
system.cpu46.dcache.WriteReq_hits::total      1024041                       # number of WriteReq hits
system.cpu46.dcache.WriteReq_misses::.cpu46.data        13682                       # number of WriteReq misses
system.cpu46.dcache.WriteReq_misses::total        13682                       # number of WriteReq misses
system.cpu46.dcache.WriteReq_accesses::.cpu46.data      1037723                       # number of WriteReq accesses(hits+misses)
system.cpu46.dcache.WriteReq_accesses::total      1037723                       # number of WriteReq accesses(hits+misses)
system.cpu46.dcache.WriteReq_miss_rate::.cpu46.data     0.013185                       # miss rate for WriteReq accesses
system.cpu46.dcache.WriteReq_miss_rate::total     0.013185                       # miss rate for WriteReq accesses
system.cpu46.dcache.SoftPFReq_hits::.cpu46.data          217                       # number of SoftPFReq hits
system.cpu46.dcache.SoftPFReq_hits::total          217                       # number of SoftPFReq hits
system.cpu46.dcache.SoftPFReq_misses::.cpu46.data          305                       # number of SoftPFReq misses
system.cpu46.dcache.SoftPFReq_misses::total          305                       # number of SoftPFReq misses
system.cpu46.dcache.SoftPFReq_accesses::.cpu46.data          522                       # number of SoftPFReq accesses(hits+misses)
system.cpu46.dcache.SoftPFReq_accesses::total          522                       # number of SoftPFReq accesses(hits+misses)
system.cpu46.dcache.SoftPFReq_miss_rate::.cpu46.data     0.584291                       # miss rate for SoftPFReq accesses
system.cpu46.dcache.SoftPFReq_miss_rate::total     0.584291                       # miss rate for SoftPFReq accesses
system.cpu46.dcache.SoftPFExReq_hits::.cpu46.data        23620                       # number of SoftPFExReq hits
system.cpu46.dcache.SoftPFExReq_hits::total        23620                       # number of SoftPFExReq hits
system.cpu46.dcache.SoftPFExReq_misses::.cpu46.data         2717                       # number of SoftPFExReq misses
system.cpu46.dcache.SoftPFExReq_misses::total         2717                       # number of SoftPFExReq misses
system.cpu46.dcache.SoftPFExReq_accesses::.cpu46.data        26337                       # number of SoftPFExReq accesses(hits+misses)
system.cpu46.dcache.SoftPFExReq_accesses::total        26337                       # number of SoftPFExReq accesses(hits+misses)
system.cpu46.dcache.SoftPFExReq_miss_rate::.cpu46.data     0.103163                       # miss rate for SoftPFExReq accesses
system.cpu46.dcache.SoftPFExReq_miss_rate::total     0.103163                       # miss rate for SoftPFExReq accesses
system.cpu46.dcache.WriteLineReq_hits::.cpu46.data          631                       # number of WriteLineReq hits
system.cpu46.dcache.WriteLineReq_hits::total          631                       # number of WriteLineReq hits
system.cpu46.dcache.WriteLineReq_misses::.cpu46.data         6265                       # number of WriteLineReq misses
system.cpu46.dcache.WriteLineReq_misses::total         6265                       # number of WriteLineReq misses
system.cpu46.dcache.WriteLineReq_accesses::.cpu46.data         6896                       # number of WriteLineReq accesses(hits+misses)
system.cpu46.dcache.WriteLineReq_accesses::total         6896                       # number of WriteLineReq accesses(hits+misses)
system.cpu46.dcache.WriteLineReq_miss_rate::.cpu46.data     0.908498                       # miss rate for WriteLineReq accesses
system.cpu46.dcache.WriteLineReq_miss_rate::total     0.908498                       # miss rate for WriteLineReq accesses
system.cpu46.dcache.LoadLockedReq_hits::.cpu46.data        27544                       # number of LoadLockedReq hits
system.cpu46.dcache.LoadLockedReq_hits::total        27544                       # number of LoadLockedReq hits
system.cpu46.dcache.LoadLockedReq_misses::.cpu46.data          987                       # number of LoadLockedReq misses
system.cpu46.dcache.LoadLockedReq_misses::total          987                       # number of LoadLockedReq misses
system.cpu46.dcache.LoadLockedReq_accesses::.cpu46.data        28531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu46.dcache.LoadLockedReq_accesses::total        28531                       # number of LoadLockedReq accesses(hits+misses)
system.cpu46.dcache.LoadLockedReq_miss_rate::.cpu46.data     0.034594                       # miss rate for LoadLockedReq accesses
system.cpu46.dcache.LoadLockedReq_miss_rate::total     0.034594                       # miss rate for LoadLockedReq accesses
system.cpu46.dcache.StoreCondReq_hits::.cpu46.data        27469                       # number of StoreCondReq hits
system.cpu46.dcache.StoreCondReq_hits::total        27469                       # number of StoreCondReq hits
system.cpu46.dcache.StoreCondReq_misses::.cpu46.data           90                       # number of StoreCondReq misses
system.cpu46.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu46.dcache.StoreCondReq_accesses::.cpu46.data        27559                       # number of StoreCondReq accesses(hits+misses)
system.cpu46.dcache.StoreCondReq_accesses::total        27559                       # number of StoreCondReq accesses(hits+misses)
system.cpu46.dcache.StoreCondReq_miss_rate::.cpu46.data     0.003266                       # miss rate for StoreCondReq accesses
system.cpu46.dcache.StoreCondReq_miss_rate::total     0.003266                       # miss rate for StoreCondReq accesses
system.cpu46.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu46.dcache.tags.tagsinuse         296.932524                       # Cycle average of tags in use
system.cpu46.dcache.tags.total_refs           2949951                       # Total number of references to valid blocks.
system.cpu46.dcache.tags.sampled_refs           68355                       # Sample count of references to valid blocks.
system.cpu46.dcache.tags.avg_refs           43.156331                       # Average number of references to valid blocks.
system.cpu46.dcache.tags.warmup_cycle    2186143551220                       # Cycle when the warmup percentage was hit.
system.cpu46.dcache.tags.occ_blocks::.cpu46.data   296.932524                       # Average occupied blocks per requestor
system.cpu46.dcache.tags.occ_percent::.cpu46.data     0.289973                       # Average percentage of cache occupancy
system.cpu46.dcache.tags.occ_percent::total     0.289973                       # Average percentage of cache occupancy
system.cpu46.dcache.tags.occ_task_id_blocks::1024          754                       # Occupied blocks per task id
system.cpu46.dcache.tags.age_task_id_blocks_1024::4          754                       # Occupied blocks per task id
system.cpu46.dcache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu46.dcache.tags.tag_accesses         5969373                       # Number of tag accesses
system.cpu46.dcache.tags.data_accesses        5969373                       # Number of data accesses
system.cpu45.numPwrStateTransitions              2653                       # Number of power state transitions
system.cpu45.pwrStateClkGateDist::samples         1323                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::mean   2862800735.550264                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::stdev  21769338412.838577                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::1000-5e+10         1319     99.70%     99.70% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.77% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::1.5e+11-2e+11            1      0.08%     99.85% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::3e+11-3.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateClkGateDist::total          1323                       # Distribution of time spent in the clock gated state
system.cpu45.pwrStateResidencyTicks::ON   35156127767                       # Cumulative time (in ticks) in various power states
system.cpu45.pwrStateResidencyTicks::CLK_GATED 3787485373133                       # Cumulative time (in ticks) in various power states
system.cpu45.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu45.icache.demand_hits::.cpu45.inst     18665067                       # number of demand (read+write) hits
system.cpu45.icache.demand_hits::total       18665067                       # number of demand (read+write) hits
system.cpu45.icache.overall_hits::.cpu45.inst     18665067                       # number of overall hits
system.cpu45.icache.overall_hits::total      18665067                       # number of overall hits
system.cpu45.icache.demand_misses::.cpu45.inst       338953                       # number of demand (read+write) misses
system.cpu45.icache.demand_misses::total       338953                       # number of demand (read+write) misses
system.cpu45.icache.overall_misses::.cpu45.inst       338953                       # number of overall misses
system.cpu45.icache.overall_misses::total       338953                       # number of overall misses
system.cpu45.icache.demand_accesses::.cpu45.inst     19004020                       # number of demand (read+write) accesses
system.cpu45.icache.demand_accesses::total     19004020                       # number of demand (read+write) accesses
system.cpu45.icache.overall_accesses::.cpu45.inst     19004020                       # number of overall (read+write) accesses
system.cpu45.icache.overall_accesses::total     19004020                       # number of overall (read+write) accesses
system.cpu45.icache.demand_miss_rate::.cpu45.inst     0.017836                       # miss rate for demand accesses
system.cpu45.icache.demand_miss_rate::total     0.017836                       # miss rate for demand accesses
system.cpu45.icache.overall_miss_rate::.cpu45.inst     0.017836                       # miss rate for overall accesses
system.cpu45.icache.overall_miss_rate::total     0.017836                       # miss rate for overall accesses
system.cpu45.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu45.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu45.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu45.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu45.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu45.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu45.icache.writebacks::.writebacks       338430                       # number of writebacks
system.cpu45.icache.writebacks::total          338430                       # number of writebacks
system.cpu45.icache.replacements               338430                       # number of replacements
system.cpu45.icache.ReadReq_hits::.cpu45.inst     18665067                       # number of ReadReq hits
system.cpu45.icache.ReadReq_hits::total      18665067                       # number of ReadReq hits
system.cpu45.icache.ReadReq_misses::.cpu45.inst       338953                       # number of ReadReq misses
system.cpu45.icache.ReadReq_misses::total       338953                       # number of ReadReq misses
system.cpu45.icache.ReadReq_accesses::.cpu45.inst     19004020                       # number of ReadReq accesses(hits+misses)
system.cpu45.icache.ReadReq_accesses::total     19004020                       # number of ReadReq accesses(hits+misses)
system.cpu45.icache.ReadReq_miss_rate::.cpu45.inst     0.017836                       # miss rate for ReadReq accesses
system.cpu45.icache.ReadReq_miss_rate::total     0.017836                       # miss rate for ReadReq accesses
system.cpu45.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu45.icache.tags.tagsinuse         219.499328                       # Cycle average of tags in use
system.cpu45.icache.tags.total_refs          19004020                       # Total number of references to valid blocks.
system.cpu45.icache.tags.sampled_refs          338953                       # Sample count of references to valid blocks.
system.cpu45.icache.tags.avg_refs           56.066829                       # Average number of references to valid blocks.
system.cpu45.icache.tags.warmup_cycle    2154071962300                       # Cycle when the warmup percentage was hit.
system.cpu45.icache.tags.occ_blocks::.cpu45.inst   219.499328                       # Average occupied blocks per requestor
system.cpu45.icache.tags.occ_percent::.cpu45.inst     0.428710                       # Average percentage of cache occupancy
system.cpu45.icache.tags.occ_percent::total     0.428710                       # Average percentage of cache occupancy
system.cpu45.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu45.icache.tags.age_task_id_blocks_1024::3          226                       # Occupied blocks per task id
system.cpu45.icache.tags.age_task_id_blocks_1024::4          286                       # Occupied blocks per task id
system.cpu45.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu45.icache.tags.tag_accesses        38346993                       # Number of tag accesses
system.cpu45.icache.tags.data_accesses       38346993                       # Number of data accesses
system.cpu45.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu45.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu45.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu45.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu45.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu45.dcache.demand_hits::.cpu45.data      6828450                       # number of demand (read+write) hits
system.cpu45.dcache.demand_hits::total        6828450                       # number of demand (read+write) hits
system.cpu45.dcache.overall_hits::.cpu45.data      6894274                       # number of overall hits
system.cpu45.dcache.overall_hits::total       6894274                       # number of overall hits
system.cpu45.dcache.demand_misses::.cpu45.data       216343                       # number of demand (read+write) misses
system.cpu45.dcache.demand_misses::total       216343                       # number of demand (read+write) misses
system.cpu45.dcache.overall_misses::.cpu45.data       224875                       # number of overall misses
system.cpu45.dcache.overall_misses::total       224875                       # number of overall misses
system.cpu45.dcache.demand_accesses::.cpu45.data      7044793                       # number of demand (read+write) accesses
system.cpu45.dcache.demand_accesses::total      7044793                       # number of demand (read+write) accesses
system.cpu45.dcache.overall_accesses::.cpu45.data      7119149                       # number of overall (read+write) accesses
system.cpu45.dcache.overall_accesses::total      7119149                       # number of overall (read+write) accesses
system.cpu45.dcache.demand_miss_rate::.cpu45.data     0.030710                       # miss rate for demand accesses
system.cpu45.dcache.demand_miss_rate::total     0.030710                       # miss rate for demand accesses
system.cpu45.dcache.overall_miss_rate::.cpu45.data     0.031587                       # miss rate for overall accesses
system.cpu45.dcache.overall_miss_rate::total     0.031587                       # miss rate for overall accesses
system.cpu45.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu45.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu45.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu45.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu45.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu45.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu45.dcache.writebacks::.writebacks        89513                       # number of writebacks
system.cpu45.dcache.writebacks::total           89513                       # number of writebacks
system.cpu45.dcache.replacements               198529                       # number of replacements
system.cpu45.dcache.ReadReq_hits::.cpu45.data      4091612                       # number of ReadReq hits
system.cpu45.dcache.ReadReq_hits::total       4091612                       # number of ReadReq hits
system.cpu45.dcache.ReadReq_misses::.cpu45.data       149926                       # number of ReadReq misses
system.cpu45.dcache.ReadReq_misses::total       149926                       # number of ReadReq misses
system.cpu45.dcache.ReadReq_accesses::.cpu45.data      4241538                       # number of ReadReq accesses(hits+misses)
system.cpu45.dcache.ReadReq_accesses::total      4241538                       # number of ReadReq accesses(hits+misses)
system.cpu45.dcache.ReadReq_miss_rate::.cpu45.data     0.035347                       # miss rate for ReadReq accesses
system.cpu45.dcache.ReadReq_miss_rate::total     0.035347                       # miss rate for ReadReq accesses
system.cpu45.dcache.WriteReq_hits::.cpu45.data      2734591                       # number of WriteReq hits
system.cpu45.dcache.WriteReq_hits::total      2734591                       # number of WriteReq hits
system.cpu45.dcache.WriteReq_misses::.cpu45.data        43610                       # number of WriteReq misses
system.cpu45.dcache.WriteReq_misses::total        43610                       # number of WriteReq misses
system.cpu45.dcache.WriteReq_accesses::.cpu45.data      2778201                       # number of WriteReq accesses(hits+misses)
system.cpu45.dcache.WriteReq_accesses::total      2778201                       # number of WriteReq accesses(hits+misses)
system.cpu45.dcache.WriteReq_miss_rate::.cpu45.data     0.015697                       # miss rate for WriteReq accesses
system.cpu45.dcache.WriteReq_miss_rate::total     0.015697                       # miss rate for WriteReq accesses
system.cpu45.dcache.SoftPFReq_hits::.cpu45.data          669                       # number of SoftPFReq hits
system.cpu45.dcache.SoftPFReq_hits::total          669                       # number of SoftPFReq hits
system.cpu45.dcache.SoftPFReq_misses::.cpu45.data         1700                       # number of SoftPFReq misses
system.cpu45.dcache.SoftPFReq_misses::total         1700                       # number of SoftPFReq misses
system.cpu45.dcache.SoftPFReq_accesses::.cpu45.data         2369                       # number of SoftPFReq accesses(hits+misses)
system.cpu45.dcache.SoftPFReq_accesses::total         2369                       # number of SoftPFReq accesses(hits+misses)
system.cpu45.dcache.SoftPFReq_miss_rate::.cpu45.data     0.717602                       # miss rate for SoftPFReq accesses
system.cpu45.dcache.SoftPFReq_miss_rate::total     0.717602                       # miss rate for SoftPFReq accesses
system.cpu45.dcache.SoftPFExReq_hits::.cpu45.data        65155                       # number of SoftPFExReq hits
system.cpu45.dcache.SoftPFExReq_hits::total        65155                       # number of SoftPFExReq hits
system.cpu45.dcache.SoftPFExReq_misses::.cpu45.data         6832                       # number of SoftPFExReq misses
system.cpu45.dcache.SoftPFExReq_misses::total         6832                       # number of SoftPFExReq misses
system.cpu45.dcache.SoftPFExReq_accesses::.cpu45.data        71987                       # number of SoftPFExReq accesses(hits+misses)
system.cpu45.dcache.SoftPFExReq_accesses::total        71987                       # number of SoftPFExReq accesses(hits+misses)
system.cpu45.dcache.SoftPFExReq_miss_rate::.cpu45.data     0.094906                       # miss rate for SoftPFExReq accesses
system.cpu45.dcache.SoftPFExReq_miss_rate::total     0.094906                       # miss rate for SoftPFExReq accesses
system.cpu45.dcache.WriteLineReq_hits::.cpu45.data         2247                       # number of WriteLineReq hits
system.cpu45.dcache.WriteLineReq_hits::total         2247                       # number of WriteLineReq hits
system.cpu45.dcache.WriteLineReq_misses::.cpu45.data        22807                       # number of WriteLineReq misses
system.cpu45.dcache.WriteLineReq_misses::total        22807                       # number of WriteLineReq misses
system.cpu45.dcache.WriteLineReq_accesses::.cpu45.data        25054                       # number of WriteLineReq accesses(hits+misses)
system.cpu45.dcache.WriteLineReq_accesses::total        25054                       # number of WriteLineReq accesses(hits+misses)
system.cpu45.dcache.WriteLineReq_miss_rate::.cpu45.data     0.910314                       # miss rate for WriteLineReq accesses
system.cpu45.dcache.WriteLineReq_miss_rate::total     0.910314                       # miss rate for WriteLineReq accesses
system.cpu45.dcache.LoadLockedReq_hits::.cpu45.data        82649                       # number of LoadLockedReq hits
system.cpu45.dcache.LoadLockedReq_hits::total        82649                       # number of LoadLockedReq hits
system.cpu45.dcache.LoadLockedReq_misses::.cpu45.data         1474                       # number of LoadLockedReq misses
system.cpu45.dcache.LoadLockedReq_misses::total         1474                       # number of LoadLockedReq misses
system.cpu45.dcache.LoadLockedReq_accesses::.cpu45.data        84123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu45.dcache.LoadLockedReq_accesses::total        84123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu45.dcache.LoadLockedReq_miss_rate::.cpu45.data     0.017522                       # miss rate for LoadLockedReq accesses
system.cpu45.dcache.LoadLockedReq_miss_rate::total     0.017522                       # miss rate for LoadLockedReq accesses
system.cpu45.dcache.StoreCondReq_hits::.cpu45.data        82925                       # number of StoreCondReq hits
system.cpu45.dcache.StoreCondReq_hits::total        82925                       # number of StoreCondReq hits
system.cpu45.dcache.StoreCondReq_misses::.cpu45.data          146                       # number of StoreCondReq misses
system.cpu45.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu45.dcache.StoreCondReq_accesses::.cpu45.data        83071                       # number of StoreCondReq accesses(hits+misses)
system.cpu45.dcache.StoreCondReq_accesses::total        83071                       # number of StoreCondReq accesses(hits+misses)
system.cpu45.dcache.StoreCondReq_miss_rate::.cpu45.data     0.001758                       # miss rate for StoreCondReq accesses
system.cpu45.dcache.StoreCondReq_miss_rate::total     0.001758                       # miss rate for StoreCondReq accesses
system.cpu45.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu45.dcache.tags.tagsinuse         311.713261                       # Cycle average of tags in use
system.cpu45.dcache.tags.total_refs           7310738                       # Total number of references to valid blocks.
system.cpu45.dcache.tags.sampled_refs          213061                       # Sample count of references to valid blocks.
system.cpu45.dcache.tags.avg_refs           34.312887                       # Average number of references to valid blocks.
system.cpu45.dcache.tags.warmup_cycle    2154071970200                       # Cycle when the warmup percentage was hit.
system.cpu45.dcache.tags.occ_blocks::.cpu45.data   311.713261                       # Average occupied blocks per requestor
system.cpu45.dcache.tags.occ_percent::.cpu45.data     0.304407                       # Average percentage of cache occupancy
system.cpu45.dcache.tags.occ_percent::total     0.304407                       # Average percentage of cache occupancy
system.cpu45.dcache.tags.occ_task_id_blocks::1024          751                       # Occupied blocks per task id
system.cpu45.dcache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu45.dcache.tags.age_task_id_blocks_1024::4          653                       # Occupied blocks per task id
system.cpu45.dcache.tags.occ_task_id_percent::1024     0.733398                       # Percentage of cache occupancy per task id
system.cpu45.dcache.tags.tag_accesses        14844375                       # Number of tag accesses
system.cpu45.dcache.tags.data_accesses       14844375                       # Number of data accesses
system.cpu44.numPwrStateTransitions              2696                       # Number of power state transitions
system.cpu44.pwrStateClkGateDist::samples         1344                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::mean   2817514572.151786                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::stdev  21948862974.206142                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::1000-5e+10         1339     99.63%     99.63% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::5e+10-1e+11            2      0.15%     99.78% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::1.5e+11-2e+11            1      0.07%     99.85% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateClkGateDist::total          1344                       # Distribution of time spent in the clock gated state
system.cpu44.pwrStateResidencyTicks::ON   35901915928                       # Cumulative time (in ticks) in various power states
system.cpu44.pwrStateResidencyTicks::CLK_GATED 3786739584972                       # Cumulative time (in ticks) in various power states
system.cpu44.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu44.icache.demand_hits::.cpu44.inst     18730829                       # number of demand (read+write) hits
system.cpu44.icache.demand_hits::total       18730829                       # number of demand (read+write) hits
system.cpu44.icache.overall_hits::.cpu44.inst     18730829                       # number of overall hits
system.cpu44.icache.overall_hits::total      18730829                       # number of overall hits
system.cpu44.icache.demand_misses::.cpu44.inst       465811                       # number of demand (read+write) misses
system.cpu44.icache.demand_misses::total       465811                       # number of demand (read+write) misses
system.cpu44.icache.overall_misses::.cpu44.inst       465811                       # number of overall misses
system.cpu44.icache.overall_misses::total       465811                       # number of overall misses
system.cpu44.icache.demand_accesses::.cpu44.inst     19196640                       # number of demand (read+write) accesses
system.cpu44.icache.demand_accesses::total     19196640                       # number of demand (read+write) accesses
system.cpu44.icache.overall_accesses::.cpu44.inst     19196640                       # number of overall (read+write) accesses
system.cpu44.icache.overall_accesses::total     19196640                       # number of overall (read+write) accesses
system.cpu44.icache.demand_miss_rate::.cpu44.inst     0.024265                       # miss rate for demand accesses
system.cpu44.icache.demand_miss_rate::total     0.024265                       # miss rate for demand accesses
system.cpu44.icache.overall_miss_rate::.cpu44.inst     0.024265                       # miss rate for overall accesses
system.cpu44.icache.overall_miss_rate::total     0.024265                       # miss rate for overall accesses
system.cpu44.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu44.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu44.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu44.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu44.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu44.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu44.icache.writebacks::.writebacks       465288                       # number of writebacks
system.cpu44.icache.writebacks::total          465288                       # number of writebacks
system.cpu44.icache.replacements               465288                       # number of replacements
system.cpu44.icache.ReadReq_hits::.cpu44.inst     18730829                       # number of ReadReq hits
system.cpu44.icache.ReadReq_hits::total      18730829                       # number of ReadReq hits
system.cpu44.icache.ReadReq_misses::.cpu44.inst       465811                       # number of ReadReq misses
system.cpu44.icache.ReadReq_misses::total       465811                       # number of ReadReq misses
system.cpu44.icache.ReadReq_accesses::.cpu44.inst     19196640                       # number of ReadReq accesses(hits+misses)
system.cpu44.icache.ReadReq_accesses::total     19196640                       # number of ReadReq accesses(hits+misses)
system.cpu44.icache.ReadReq_miss_rate::.cpu44.inst     0.024265                       # miss rate for ReadReq accesses
system.cpu44.icache.ReadReq_miss_rate::total     0.024265                       # miss rate for ReadReq accesses
system.cpu44.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu44.icache.tags.tagsinuse         223.819220                       # Cycle average of tags in use
system.cpu44.icache.tags.total_refs          19196640                       # Total number of references to valid blocks.
system.cpu44.icache.tags.sampled_refs          465811                       # Sample count of references to valid blocks.
system.cpu44.icache.tags.avg_refs           41.211221                       # Average number of references to valid blocks.
system.cpu44.icache.tags.warmup_cycle    2122000400240                       # Cycle when the warmup percentage was hit.
system.cpu44.icache.tags.occ_blocks::.cpu44.inst   223.819220                       # Average occupied blocks per requestor
system.cpu44.icache.tags.occ_percent::.cpu44.inst     0.437147                       # Average percentage of cache occupancy
system.cpu44.icache.tags.occ_percent::total     0.437147                       # Average percentage of cache occupancy
system.cpu44.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu44.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu44.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu44.icache.tags.tag_accesses        38859091                       # Number of tag accesses
system.cpu44.icache.tags.data_accesses       38859091                       # Number of data accesses
system.cpu44.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu44.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu44.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu44.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu44.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu44.dcache.demand_hits::.cpu44.data      7172876                       # number of demand (read+write) hits
system.cpu44.dcache.demand_hits::total        7172876                       # number of demand (read+write) hits
system.cpu44.dcache.overall_hits::.cpu44.data      7223835                       # number of overall hits
system.cpu44.dcache.overall_hits::total       7223835                       # number of overall hits
system.cpu44.dcache.demand_misses::.cpu44.data       171280                       # number of demand (read+write) misses
system.cpu44.dcache.demand_misses::total       171280                       # number of demand (read+write) misses
system.cpu44.dcache.overall_misses::.cpu44.data       182587                       # number of overall misses
system.cpu44.dcache.overall_misses::total       182587                       # number of overall misses
system.cpu44.dcache.demand_accesses::.cpu44.data      7344156                       # number of demand (read+write) accesses
system.cpu44.dcache.demand_accesses::total      7344156                       # number of demand (read+write) accesses
system.cpu44.dcache.overall_accesses::.cpu44.data      7406422                       # number of overall (read+write) accesses
system.cpu44.dcache.overall_accesses::total      7406422                       # number of overall (read+write) accesses
system.cpu44.dcache.demand_miss_rate::.cpu44.data     0.023322                       # miss rate for demand accesses
system.cpu44.dcache.demand_miss_rate::total     0.023322                       # miss rate for demand accesses
system.cpu44.dcache.overall_miss_rate::.cpu44.data     0.024653                       # miss rate for overall accesses
system.cpu44.dcache.overall_miss_rate::total     0.024653                       # miss rate for overall accesses
system.cpu44.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu44.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu44.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu44.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu44.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu44.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu44.dcache.writebacks::.writebacks        69689                       # number of writebacks
system.cpu44.dcache.writebacks::total           69689                       # number of writebacks
system.cpu44.dcache.replacements               151131                       # number of replacements
system.cpu44.dcache.ReadReq_hits::.cpu44.data      4148044                       # number of ReadReq hits
system.cpu44.dcache.ReadReq_hits::total       4148044                       # number of ReadReq hits
system.cpu44.dcache.ReadReq_misses::.cpu44.data       122049                       # number of ReadReq misses
system.cpu44.dcache.ReadReq_misses::total       122049                       # number of ReadReq misses
system.cpu44.dcache.ReadReq_accesses::.cpu44.data      4270093                       # number of ReadReq accesses(hits+misses)
system.cpu44.dcache.ReadReq_accesses::total      4270093                       # number of ReadReq accesses(hits+misses)
system.cpu44.dcache.ReadReq_miss_rate::.cpu44.data     0.028582                       # miss rate for ReadReq accesses
system.cpu44.dcache.ReadReq_miss_rate::total     0.028582                       # miss rate for ReadReq accesses
system.cpu44.dcache.WriteReq_hits::.cpu44.data      3018718                       # number of WriteReq hits
system.cpu44.dcache.WriteReq_hits::total      3018718                       # number of WriteReq hits
system.cpu44.dcache.WriteReq_misses::.cpu44.data        34254                       # number of WriteReq misses
system.cpu44.dcache.WriteReq_misses::total        34254                       # number of WriteReq misses
system.cpu44.dcache.WriteReq_accesses::.cpu44.data      3052972                       # number of WriteReq accesses(hits+misses)
system.cpu44.dcache.WriteReq_accesses::total      3052972                       # number of WriteReq accesses(hits+misses)
system.cpu44.dcache.WriteReq_miss_rate::.cpu44.data     0.011220                       # miss rate for WriteReq accesses
system.cpu44.dcache.WriteReq_miss_rate::total     0.011220                       # miss rate for WriteReq accesses
system.cpu44.dcache.SoftPFReq_hits::.cpu44.data         1146                       # number of SoftPFReq hits
system.cpu44.dcache.SoftPFReq_hits::total         1146                       # number of SoftPFReq hits
system.cpu44.dcache.SoftPFReq_misses::.cpu44.data         1746                       # number of SoftPFReq misses
system.cpu44.dcache.SoftPFReq_misses::total         1746                       # number of SoftPFReq misses
system.cpu44.dcache.SoftPFReq_accesses::.cpu44.data         2892                       # number of SoftPFReq accesses(hits+misses)
system.cpu44.dcache.SoftPFReq_accesses::total         2892                       # number of SoftPFReq accesses(hits+misses)
system.cpu44.dcache.SoftPFReq_miss_rate::.cpu44.data     0.603734                       # miss rate for SoftPFReq accesses
system.cpu44.dcache.SoftPFReq_miss_rate::total     0.603734                       # miss rate for SoftPFReq accesses
system.cpu44.dcache.SoftPFExReq_hits::.cpu44.data        49813                       # number of SoftPFExReq hits
system.cpu44.dcache.SoftPFExReq_hits::total        49813                       # number of SoftPFExReq hits
system.cpu44.dcache.SoftPFExReq_misses::.cpu44.data         9561                       # number of SoftPFExReq misses
system.cpu44.dcache.SoftPFExReq_misses::total         9561                       # number of SoftPFExReq misses
system.cpu44.dcache.SoftPFExReq_accesses::.cpu44.data        59374                       # number of SoftPFExReq accesses(hits+misses)
system.cpu44.dcache.SoftPFExReq_accesses::total        59374                       # number of SoftPFExReq accesses(hits+misses)
system.cpu44.dcache.SoftPFExReq_miss_rate::.cpu44.data     0.161030                       # miss rate for SoftPFExReq accesses
system.cpu44.dcache.SoftPFExReq_miss_rate::total     0.161030                       # miss rate for SoftPFExReq accesses
system.cpu44.dcache.WriteLineReq_hits::.cpu44.data         6114                       # number of WriteLineReq hits
system.cpu44.dcache.WriteLineReq_hits::total         6114                       # number of WriteLineReq hits
system.cpu44.dcache.WriteLineReq_misses::.cpu44.data        14977                       # number of WriteLineReq misses
system.cpu44.dcache.WriteLineReq_misses::total        14977                       # number of WriteLineReq misses
system.cpu44.dcache.WriteLineReq_accesses::.cpu44.data        21091                       # number of WriteLineReq accesses(hits+misses)
system.cpu44.dcache.WriteLineReq_accesses::total        21091                       # number of WriteLineReq accesses(hits+misses)
system.cpu44.dcache.WriteLineReq_miss_rate::.cpu44.data     0.710113                       # miss rate for WriteLineReq accesses
system.cpu44.dcache.WriteLineReq_miss_rate::total     0.710113                       # miss rate for WriteLineReq accesses
system.cpu44.dcache.LoadLockedReq_hits::.cpu44.data        76969                       # number of LoadLockedReq hits
system.cpu44.dcache.LoadLockedReq_hits::total        76969                       # number of LoadLockedReq hits
system.cpu44.dcache.LoadLockedReq_misses::.cpu44.data         1867                       # number of LoadLockedReq misses
system.cpu44.dcache.LoadLockedReq_misses::total         1867                       # number of LoadLockedReq misses
system.cpu44.dcache.LoadLockedReq_accesses::.cpu44.data        78836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu44.dcache.LoadLockedReq_accesses::total        78836                       # number of LoadLockedReq accesses(hits+misses)
system.cpu44.dcache.LoadLockedReq_miss_rate::.cpu44.data     0.023682                       # miss rate for LoadLockedReq accesses
system.cpu44.dcache.LoadLockedReq_miss_rate::total     0.023682                       # miss rate for LoadLockedReq accesses
system.cpu44.dcache.StoreCondReq_hits::.cpu44.data        77176                       # number of StoreCondReq hits
system.cpu44.dcache.StoreCondReq_hits::total        77176                       # number of StoreCondReq hits
system.cpu44.dcache.StoreCondReq_misses::.cpu44.data          364                       # number of StoreCondReq misses
system.cpu44.dcache.StoreCondReq_misses::total          364                       # number of StoreCondReq misses
system.cpu44.dcache.StoreCondReq_accesses::.cpu44.data        77540                       # number of StoreCondReq accesses(hits+misses)
system.cpu44.dcache.StoreCondReq_accesses::total        77540                       # number of StoreCondReq accesses(hits+misses)
system.cpu44.dcache.StoreCondReq_miss_rate::.cpu44.data     0.004694                       # miss rate for StoreCondReq accesses
system.cpu44.dcache.StoreCondReq_miss_rate::total     0.004694                       # miss rate for StoreCondReq accesses
system.cpu44.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu44.dcache.tags.tagsinuse         308.900750                       # Cycle average of tags in use
system.cpu44.dcache.tags.total_refs           7571685                       # Total number of references to valid blocks.
system.cpu44.dcache.tags.sampled_refs          172452                       # Sample count of references to valid blocks.
system.cpu44.dcache.tags.avg_refs           43.906043                       # Average number of references to valid blocks.
system.cpu44.dcache.tags.warmup_cycle    2122000408140                       # Cycle when the warmup percentage was hit.
system.cpu44.dcache.tags.occ_blocks::.cpu44.data   308.900750                       # Average occupied blocks per requestor
system.cpu44.dcache.tags.occ_percent::.cpu44.data     0.301661                       # Average percentage of cache occupancy
system.cpu44.dcache.tags.occ_percent::total     0.301661                       # Average percentage of cache occupancy
system.cpu44.dcache.tags.occ_task_id_blocks::1024          935                       # Occupied blocks per task id
system.cpu44.dcache.tags.age_task_id_blocks_1024::4          935                       # Occupied blocks per task id
system.cpu44.dcache.tags.occ_task_id_percent::1024     0.913086                       # Percentage of cache occupancy per task id
system.cpu44.dcache.tags.tag_accesses        15319172                       # Number of tag accesses
system.cpu44.dcache.tags.data_accesses       15319172                       # Number of data accesses
system.cpu43.numPwrStateTransitions              2393                       # Number of power state transitions
system.cpu43.pwrStateClkGateDist::samples         1194                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::mean   3177295729.252094                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::stdev  23171393728.245159                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::1000-5e+10         1190     99.66%     99.66% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.75% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::1.5e+11-2e+11            1      0.08%     99.83% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateClkGateDist::total          1194                       # Distribution of time spent in the clock gated state
system.cpu43.pwrStateResidencyTicks::ON   28950400173                       # Cumulative time (in ticks) in various power states
system.cpu43.pwrStateResidencyTicks::CLK_GATED 3793691100727                       # Cumulative time (in ticks) in various power states
system.cpu43.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu43.icache.demand_hits::.cpu43.inst     15398711                       # number of demand (read+write) hits
system.cpu43.icache.demand_hits::total       15398711                       # number of demand (read+write) hits
system.cpu43.icache.overall_hits::.cpu43.inst     15398711                       # number of overall hits
system.cpu43.icache.overall_hits::total      15398711                       # number of overall hits
system.cpu43.icache.demand_misses::.cpu43.inst       265357                       # number of demand (read+write) misses
system.cpu43.icache.demand_misses::total       265357                       # number of demand (read+write) misses
system.cpu43.icache.overall_misses::.cpu43.inst       265357                       # number of overall misses
system.cpu43.icache.overall_misses::total       265357                       # number of overall misses
system.cpu43.icache.demand_accesses::.cpu43.inst     15664068                       # number of demand (read+write) accesses
system.cpu43.icache.demand_accesses::total     15664068                       # number of demand (read+write) accesses
system.cpu43.icache.overall_accesses::.cpu43.inst     15664068                       # number of overall (read+write) accesses
system.cpu43.icache.overall_accesses::total     15664068                       # number of overall (read+write) accesses
system.cpu43.icache.demand_miss_rate::.cpu43.inst     0.016940                       # miss rate for demand accesses
system.cpu43.icache.demand_miss_rate::total     0.016940                       # miss rate for demand accesses
system.cpu43.icache.overall_miss_rate::.cpu43.inst     0.016940                       # miss rate for overall accesses
system.cpu43.icache.overall_miss_rate::total     0.016940                       # miss rate for overall accesses
system.cpu43.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu43.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu43.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu43.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu43.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu43.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu43.icache.writebacks::.writebacks       264834                       # number of writebacks
system.cpu43.icache.writebacks::total          264834                       # number of writebacks
system.cpu43.icache.replacements               264834                       # number of replacements
system.cpu43.icache.ReadReq_hits::.cpu43.inst     15398711                       # number of ReadReq hits
system.cpu43.icache.ReadReq_hits::total      15398711                       # number of ReadReq hits
system.cpu43.icache.ReadReq_misses::.cpu43.inst       265357                       # number of ReadReq misses
system.cpu43.icache.ReadReq_misses::total       265357                       # number of ReadReq misses
system.cpu43.icache.ReadReq_accesses::.cpu43.inst     15664068                       # number of ReadReq accesses(hits+misses)
system.cpu43.icache.ReadReq_accesses::total     15664068                       # number of ReadReq accesses(hits+misses)
system.cpu43.icache.ReadReq_miss_rate::.cpu43.inst     0.016940                       # miss rate for ReadReq accesses
system.cpu43.icache.ReadReq_miss_rate::total     0.016940                       # miss rate for ReadReq accesses
system.cpu43.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu43.icache.tags.tagsinuse         227.739947                       # Cycle average of tags in use
system.cpu43.icache.tags.total_refs          15664068                       # Total number of references to valid blocks.
system.cpu43.icache.tags.sampled_refs          265357                       # Sample count of references to valid blocks.
system.cpu43.icache.tags.avg_refs           59.030167                       # Average number of references to valid blocks.
system.cpu43.icache.tags.warmup_cycle    2089928782880                       # Cycle when the warmup percentage was hit.
system.cpu43.icache.tags.occ_blocks::.cpu43.inst   227.739947                       # Average occupied blocks per requestor
system.cpu43.icache.tags.occ_percent::.cpu43.inst     0.444805                       # Average percentage of cache occupancy
system.cpu43.icache.tags.occ_percent::total     0.444805                       # Average percentage of cache occupancy
system.cpu43.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu43.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu43.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu43.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu43.icache.tags.tag_accesses        31593493                       # Number of tag accesses
system.cpu43.icache.tags.data_accesses       31593493                       # Number of data accesses
system.cpu43.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu43.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu43.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu43.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu43.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu43.dcache.demand_hits::.cpu43.data      5648474                       # number of demand (read+write) hits
system.cpu43.dcache.demand_hits::total        5648474                       # number of demand (read+write) hits
system.cpu43.dcache.overall_hits::.cpu43.data      5701468                       # number of overall hits
system.cpu43.dcache.overall_hits::total       5701468                       # number of overall hits
system.cpu43.dcache.demand_misses::.cpu43.data       119820                       # number of demand (read+write) misses
system.cpu43.dcache.demand_misses::total       119820                       # number of demand (read+write) misses
system.cpu43.dcache.overall_misses::.cpu43.data       131123                       # number of overall misses
system.cpu43.dcache.overall_misses::total       131123                       # number of overall misses
system.cpu43.dcache.demand_accesses::.cpu43.data      5768294                       # number of demand (read+write) accesses
system.cpu43.dcache.demand_accesses::total      5768294                       # number of demand (read+write) accesses
system.cpu43.dcache.overall_accesses::.cpu43.data      5832591                       # number of overall (read+write) accesses
system.cpu43.dcache.overall_accesses::total      5832591                       # number of overall (read+write) accesses
system.cpu43.dcache.demand_miss_rate::.cpu43.data     0.020772                       # miss rate for demand accesses
system.cpu43.dcache.demand_miss_rate::total     0.020772                       # miss rate for demand accesses
system.cpu43.dcache.overall_miss_rate::.cpu43.data     0.022481                       # miss rate for overall accesses
system.cpu43.dcache.overall_miss_rate::total     0.022481                       # miss rate for overall accesses
system.cpu43.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu43.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu43.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu43.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu43.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu43.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu43.dcache.writebacks::.writebacks        51041                       # number of writebacks
system.cpu43.dcache.writebacks::total           51041                       # number of writebacks
system.cpu43.dcache.replacements               104605                       # number of replacements
system.cpu43.dcache.ReadReq_hits::.cpu43.data      3292455                       # number of ReadReq hits
system.cpu43.dcache.ReadReq_hits::total       3292455                       # number of ReadReq hits
system.cpu43.dcache.ReadReq_misses::.cpu43.data        85331                       # number of ReadReq misses
system.cpu43.dcache.ReadReq_misses::total        85331                       # number of ReadReq misses
system.cpu43.dcache.ReadReq_accesses::.cpu43.data      3377786                       # number of ReadReq accesses(hits+misses)
system.cpu43.dcache.ReadReq_accesses::total      3377786                       # number of ReadReq accesses(hits+misses)
system.cpu43.dcache.ReadReq_miss_rate::.cpu43.data     0.025262                       # miss rate for ReadReq accesses
system.cpu43.dcache.ReadReq_miss_rate::total     0.025262                       # miss rate for ReadReq accesses
system.cpu43.dcache.WriteReq_hits::.cpu43.data      2342978                       # number of WriteReq hits
system.cpu43.dcache.WriteReq_hits::total      2342978                       # number of WriteReq hits
system.cpu43.dcache.WriteReq_misses::.cpu43.data        19051                       # number of WriteReq misses
system.cpu43.dcache.WriteReq_misses::total        19051                       # number of WriteReq misses
system.cpu43.dcache.WriteReq_accesses::.cpu43.data      2362029                       # number of WriteReq accesses(hits+misses)
system.cpu43.dcache.WriteReq_accesses::total      2362029                       # number of WriteReq accesses(hits+misses)
system.cpu43.dcache.WriteReq_miss_rate::.cpu43.data     0.008066                       # miss rate for WriteReq accesses
system.cpu43.dcache.WriteReq_miss_rate::total     0.008066                       # miss rate for WriteReq accesses
system.cpu43.dcache.SoftPFReq_hits::.cpu43.data         1442                       # number of SoftPFReq hits
system.cpu43.dcache.SoftPFReq_hits::total         1442                       # number of SoftPFReq hits
system.cpu43.dcache.SoftPFReq_misses::.cpu43.data         1713                       # number of SoftPFReq misses
system.cpu43.dcache.SoftPFReq_misses::total         1713                       # number of SoftPFReq misses
system.cpu43.dcache.SoftPFReq_accesses::.cpu43.data         3155                       # number of SoftPFReq accesses(hits+misses)
system.cpu43.dcache.SoftPFReq_accesses::total         3155                       # number of SoftPFReq accesses(hits+misses)
system.cpu43.dcache.SoftPFReq_miss_rate::.cpu43.data     0.542948                       # miss rate for SoftPFReq accesses
system.cpu43.dcache.SoftPFReq_miss_rate::total     0.542948                       # miss rate for SoftPFReq accesses
system.cpu43.dcache.SoftPFExReq_hits::.cpu43.data        51552                       # number of SoftPFExReq hits
system.cpu43.dcache.SoftPFExReq_hits::total        51552                       # number of SoftPFExReq hits
system.cpu43.dcache.SoftPFExReq_misses::.cpu43.data         9590                       # number of SoftPFExReq misses
system.cpu43.dcache.SoftPFExReq_misses::total         9590                       # number of SoftPFExReq misses
system.cpu43.dcache.SoftPFExReq_accesses::.cpu43.data        61142                       # number of SoftPFExReq accesses(hits+misses)
system.cpu43.dcache.SoftPFExReq_accesses::total        61142                       # number of SoftPFExReq accesses(hits+misses)
system.cpu43.dcache.SoftPFExReq_miss_rate::.cpu43.data     0.156848                       # miss rate for SoftPFExReq accesses
system.cpu43.dcache.SoftPFExReq_miss_rate::total     0.156848                       # miss rate for SoftPFExReq accesses
system.cpu43.dcache.WriteLineReq_hits::.cpu43.data        13041                       # number of WriteLineReq hits
system.cpu43.dcache.WriteLineReq_hits::total        13041                       # number of WriteLineReq hits
system.cpu43.dcache.WriteLineReq_misses::.cpu43.data        15438                       # number of WriteLineReq misses
system.cpu43.dcache.WriteLineReq_misses::total        15438                       # number of WriteLineReq misses
system.cpu43.dcache.WriteLineReq_accesses::.cpu43.data        28479                       # number of WriteLineReq accesses(hits+misses)
system.cpu43.dcache.WriteLineReq_accesses::total        28479                       # number of WriteLineReq accesses(hits+misses)
system.cpu43.dcache.WriteLineReq_miss_rate::.cpu43.data     0.542084                       # miss rate for WriteLineReq accesses
system.cpu43.dcache.WriteLineReq_miss_rate::total     0.542084                       # miss rate for WriteLineReq accesses
system.cpu43.dcache.LoadLockedReq_hits::.cpu43.data        66869                       # number of LoadLockedReq hits
system.cpu43.dcache.LoadLockedReq_hits::total        66869                       # number of LoadLockedReq hits
system.cpu43.dcache.LoadLockedReq_misses::.cpu43.data         1068                       # number of LoadLockedReq misses
system.cpu43.dcache.LoadLockedReq_misses::total         1068                       # number of LoadLockedReq misses
system.cpu43.dcache.LoadLockedReq_accesses::.cpu43.data        67937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu43.dcache.LoadLockedReq_accesses::total        67937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu43.dcache.LoadLockedReq_miss_rate::.cpu43.data     0.015720                       # miss rate for LoadLockedReq accesses
system.cpu43.dcache.LoadLockedReq_miss_rate::total     0.015720                       # miss rate for LoadLockedReq accesses
system.cpu43.dcache.StoreCondReq_hits::.cpu43.data        66652                       # number of StoreCondReq hits
system.cpu43.dcache.StoreCondReq_hits::total        66652                       # number of StoreCondReq hits
system.cpu43.dcache.StoreCondReq_misses::.cpu43.data          180                       # number of StoreCondReq misses
system.cpu43.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu43.dcache.StoreCondReq_accesses::.cpu43.data        66832                       # number of StoreCondReq accesses(hits+misses)
system.cpu43.dcache.StoreCondReq_accesses::total        66832                       # number of StoreCondReq accesses(hits+misses)
system.cpu43.dcache.StoreCondReq_miss_rate::.cpu43.data     0.002693                       # miss rate for StoreCondReq accesses
system.cpu43.dcache.StoreCondReq_miss_rate::total     0.002693                       # miss rate for StoreCondReq accesses
system.cpu43.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu43.dcache.tags.tagsinuse         313.482213                       # Cycle average of tags in use
system.cpu43.dcache.tags.total_refs           5973686                       # Total number of references to valid blocks.
system.cpu43.dcache.tags.sampled_refs          122614                       # Sample count of references to valid blocks.
system.cpu43.dcache.tags.avg_refs           48.719445                       # Average number of references to valid blocks.
system.cpu43.dcache.tags.warmup_cycle    2089928790780                       # Cycle when the warmup percentage was hit.
system.cpu43.dcache.tags.occ_blocks::.cpu43.data   313.482213                       # Average occupied blocks per requestor
system.cpu43.dcache.tags.occ_percent::.cpu43.data     0.306135                       # Average percentage of cache occupancy
system.cpu43.dcache.tags.occ_percent::total     0.306135                       # Average percentage of cache occupancy
system.cpu43.dcache.tags.occ_task_id_blocks::1024          838                       # Occupied blocks per task id
system.cpu43.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu43.dcache.tags.age_task_id_blocks_1024::4          830                       # Occupied blocks per task id
system.cpu43.dcache.tags.occ_task_id_percent::1024     0.818359                       # Percentage of cache occupancy per task id
system.cpu43.dcache.tags.tag_accesses        12072826                       # Number of tag accesses
system.cpu43.dcache.tags.data_accesses       12072826                       # Number of data accesses
system.cpu42.numPwrStateTransitions              2537                       # Number of power state transitions
system.cpu42.pwrStateClkGateDist::samples         1264                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::mean   2996496180.186709                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::stdev  22167822177.941105                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::1000-5e+10         1259     99.60%     99.60% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::5e+10-1e+11            2      0.16%     99.76% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::2.5e+11-3e+11            2      0.16%     99.92% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateClkGateDist::total          1264                       # Distribution of time spent in the clock gated state
system.cpu42.pwrStateResidencyTicks::ON   35070329144                       # Cumulative time (in ticks) in various power states
system.cpu42.pwrStateResidencyTicks::CLK_GATED 3787571171756                       # Cumulative time (in ticks) in various power states
system.cpu42.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu42.icache.demand_hits::.cpu42.inst     18555456                       # number of demand (read+write) hits
system.cpu42.icache.demand_hits::total       18555456                       # number of demand (read+write) hits
system.cpu42.icache.overall_hits::.cpu42.inst     18555456                       # number of overall hits
system.cpu42.icache.overall_hits::total      18555456                       # number of overall hits
system.cpu42.icache.demand_misses::.cpu42.inst       336981                       # number of demand (read+write) misses
system.cpu42.icache.demand_misses::total       336981                       # number of demand (read+write) misses
system.cpu42.icache.overall_misses::.cpu42.inst       336981                       # number of overall misses
system.cpu42.icache.overall_misses::total       336981                       # number of overall misses
system.cpu42.icache.demand_accesses::.cpu42.inst     18892437                       # number of demand (read+write) accesses
system.cpu42.icache.demand_accesses::total     18892437                       # number of demand (read+write) accesses
system.cpu42.icache.overall_accesses::.cpu42.inst     18892437                       # number of overall (read+write) accesses
system.cpu42.icache.overall_accesses::total     18892437                       # number of overall (read+write) accesses
system.cpu42.icache.demand_miss_rate::.cpu42.inst     0.017837                       # miss rate for demand accesses
system.cpu42.icache.demand_miss_rate::total     0.017837                       # miss rate for demand accesses
system.cpu42.icache.overall_miss_rate::.cpu42.inst     0.017837                       # miss rate for overall accesses
system.cpu42.icache.overall_miss_rate::total     0.017837                       # miss rate for overall accesses
system.cpu42.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu42.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu42.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu42.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu42.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu42.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu42.icache.writebacks::.writebacks       336458                       # number of writebacks
system.cpu42.icache.writebacks::total          336458                       # number of writebacks
system.cpu42.icache.replacements               336458                       # number of replacements
system.cpu42.icache.ReadReq_hits::.cpu42.inst     18555456                       # number of ReadReq hits
system.cpu42.icache.ReadReq_hits::total      18555456                       # number of ReadReq hits
system.cpu42.icache.ReadReq_misses::.cpu42.inst       336981                       # number of ReadReq misses
system.cpu42.icache.ReadReq_misses::total       336981                       # number of ReadReq misses
system.cpu42.icache.ReadReq_accesses::.cpu42.inst     18892437                       # number of ReadReq accesses(hits+misses)
system.cpu42.icache.ReadReq_accesses::total     18892437                       # number of ReadReq accesses(hits+misses)
system.cpu42.icache.ReadReq_miss_rate::.cpu42.inst     0.017837                       # miss rate for ReadReq accesses
system.cpu42.icache.ReadReq_miss_rate::total     0.017837                       # miss rate for ReadReq accesses
system.cpu42.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu42.icache.tags.tagsinuse         231.860246                       # Cycle average of tags in use
system.cpu42.icache.tags.total_refs          18892437                       # Total number of references to valid blocks.
system.cpu42.icache.tags.sampled_refs          336981                       # Sample count of references to valid blocks.
system.cpu42.icache.tags.avg_refs           56.063805                       # Average number of references to valid blocks.
system.cpu42.icache.tags.warmup_cycle    2057857306140                       # Cycle when the warmup percentage was hit.
system.cpu42.icache.tags.occ_blocks::.cpu42.inst   231.860246                       # Average occupied blocks per requestor
system.cpu42.icache.tags.occ_percent::.cpu42.inst     0.452852                       # Average percentage of cache occupancy
system.cpu42.icache.tags.occ_percent::total     0.452852                       # Average percentage of cache occupancy
system.cpu42.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu42.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu42.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu42.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu42.icache.tags.tag_accesses        38121855                       # Number of tag accesses
system.cpu42.icache.tags.data_accesses       38121855                       # Number of data accesses
system.cpu42.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu42.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu42.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu42.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu42.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu42.dcache.demand_hits::.cpu42.data      7030780                       # number of demand (read+write) hits
system.cpu42.dcache.demand_hits::total        7030780                       # number of demand (read+write) hits
system.cpu42.dcache.overall_hits::.cpu42.data      7089182                       # number of overall hits
system.cpu42.dcache.overall_hits::total       7089182                       # number of overall hits
system.cpu42.dcache.demand_misses::.cpu42.data       183258                       # number of demand (read+write) misses
system.cpu42.dcache.demand_misses::total       183258                       # number of demand (read+write) misses
system.cpu42.dcache.overall_misses::.cpu42.data       192543                       # number of overall misses
system.cpu42.dcache.overall_misses::total       192543                       # number of overall misses
system.cpu42.dcache.demand_accesses::.cpu42.data      7214038                       # number of demand (read+write) accesses
system.cpu42.dcache.demand_accesses::total      7214038                       # number of demand (read+write) accesses
system.cpu42.dcache.overall_accesses::.cpu42.data      7281725                       # number of overall (read+write) accesses
system.cpu42.dcache.overall_accesses::total      7281725                       # number of overall (read+write) accesses
system.cpu42.dcache.demand_miss_rate::.cpu42.data     0.025403                       # miss rate for demand accesses
system.cpu42.dcache.demand_miss_rate::total     0.025403                       # miss rate for demand accesses
system.cpu42.dcache.overall_miss_rate::.cpu42.data     0.026442                       # miss rate for overall accesses
system.cpu42.dcache.overall_miss_rate::total     0.026442                       # miss rate for overall accesses
system.cpu42.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu42.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu42.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu42.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu42.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu42.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu42.dcache.writebacks::.writebacks        74116                       # number of writebacks
system.cpu42.dcache.writebacks::total           74116                       # number of writebacks
system.cpu42.dcache.replacements               161165                       # number of replacements
system.cpu42.dcache.ReadReq_hits::.cpu42.data      4221579                       # number of ReadReq hits
system.cpu42.dcache.ReadReq_hits::total       4221579                       # number of ReadReq hits
system.cpu42.dcache.ReadReq_misses::.cpu42.data       124701                       # number of ReadReq misses
system.cpu42.dcache.ReadReq_misses::total       124701                       # number of ReadReq misses
system.cpu42.dcache.ReadReq_accesses::.cpu42.data      4346280                       # number of ReadReq accesses(hits+misses)
system.cpu42.dcache.ReadReq_accesses::total      4346280                       # number of ReadReq accesses(hits+misses)
system.cpu42.dcache.ReadReq_miss_rate::.cpu42.data     0.028691                       # miss rate for ReadReq accesses
system.cpu42.dcache.ReadReq_miss_rate::total     0.028691                       # miss rate for ReadReq accesses
system.cpu42.dcache.WriteReq_hits::.cpu42.data      2806552                       # number of WriteReq hits
system.cpu42.dcache.WriteReq_hits::total      2806552                       # number of WriteReq hits
system.cpu42.dcache.WriteReq_misses::.cpu42.data        37969                       # number of WriteReq misses
system.cpu42.dcache.WriteReq_misses::total        37969                       # number of WriteReq misses
system.cpu42.dcache.WriteReq_accesses::.cpu42.data      2844521                       # number of WriteReq accesses(hits+misses)
system.cpu42.dcache.WriteReq_accesses::total      2844521                       # number of WriteReq accesses(hits+misses)
system.cpu42.dcache.WriteReq_miss_rate::.cpu42.data     0.013348                       # miss rate for WriteReq accesses
system.cpu42.dcache.WriteReq_miss_rate::total     0.013348                       # miss rate for WriteReq accesses
system.cpu42.dcache.SoftPFReq_hits::.cpu42.data         1049                       # number of SoftPFReq hits
system.cpu42.dcache.SoftPFReq_hits::total         1049                       # number of SoftPFReq hits
system.cpu42.dcache.SoftPFReq_misses::.cpu42.data         1202                       # number of SoftPFReq misses
system.cpu42.dcache.SoftPFReq_misses::total         1202                       # number of SoftPFReq misses
system.cpu42.dcache.SoftPFReq_accesses::.cpu42.data         2251                       # number of SoftPFReq accesses(hits+misses)
system.cpu42.dcache.SoftPFReq_accesses::total         2251                       # number of SoftPFReq accesses(hits+misses)
system.cpu42.dcache.SoftPFReq_miss_rate::.cpu42.data     0.533985                       # miss rate for SoftPFReq accesses
system.cpu42.dcache.SoftPFReq_miss_rate::total     0.533985                       # miss rate for SoftPFReq accesses
system.cpu42.dcache.SoftPFExReq_hits::.cpu42.data        57353                       # number of SoftPFExReq hits
system.cpu42.dcache.SoftPFExReq_hits::total        57353                       # number of SoftPFExReq hits
system.cpu42.dcache.SoftPFExReq_misses::.cpu42.data         8083                       # number of SoftPFExReq misses
system.cpu42.dcache.SoftPFExReq_misses::total         8083                       # number of SoftPFExReq misses
system.cpu42.dcache.SoftPFExReq_accesses::.cpu42.data        65436                       # number of SoftPFExReq accesses(hits+misses)
system.cpu42.dcache.SoftPFExReq_accesses::total        65436                       # number of SoftPFExReq accesses(hits+misses)
system.cpu42.dcache.SoftPFExReq_miss_rate::.cpu42.data     0.123525                       # miss rate for SoftPFExReq accesses
system.cpu42.dcache.SoftPFExReq_miss_rate::total     0.123525                       # miss rate for SoftPFExReq accesses
system.cpu42.dcache.WriteLineReq_hits::.cpu42.data         2649                       # number of WriteLineReq hits
system.cpu42.dcache.WriteLineReq_hits::total         2649                       # number of WriteLineReq hits
system.cpu42.dcache.WriteLineReq_misses::.cpu42.data        20588                       # number of WriteLineReq misses
system.cpu42.dcache.WriteLineReq_misses::total        20588                       # number of WriteLineReq misses
system.cpu42.dcache.WriteLineReq_accesses::.cpu42.data        23237                       # number of WriteLineReq accesses(hits+misses)
system.cpu42.dcache.WriteLineReq_accesses::total        23237                       # number of WriteLineReq accesses(hits+misses)
system.cpu42.dcache.WriteLineReq_miss_rate::.cpu42.data     0.886001                       # miss rate for WriteLineReq accesses
system.cpu42.dcache.WriteLineReq_miss_rate::total     0.886001                       # miss rate for WriteLineReq accesses
system.cpu42.dcache.LoadLockedReq_hits::.cpu42.data        71241                       # number of LoadLockedReq hits
system.cpu42.dcache.LoadLockedReq_hits::total        71241                       # number of LoadLockedReq hits
system.cpu42.dcache.LoadLockedReq_misses::.cpu42.data         1511                       # number of LoadLockedReq misses
system.cpu42.dcache.LoadLockedReq_misses::total         1511                       # number of LoadLockedReq misses
system.cpu42.dcache.LoadLockedReq_accesses::.cpu42.data        72752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu42.dcache.LoadLockedReq_accesses::total        72752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu42.dcache.LoadLockedReq_miss_rate::.cpu42.data     0.020769                       # miss rate for LoadLockedReq accesses
system.cpu42.dcache.LoadLockedReq_miss_rate::total     0.020769                       # miss rate for LoadLockedReq accesses
system.cpu42.dcache.StoreCondReq_hits::.cpu42.data        71513                       # number of StoreCondReq hits
system.cpu42.dcache.StoreCondReq_hits::total        71513                       # number of StoreCondReq hits
system.cpu42.dcache.StoreCondReq_misses::.cpu42.data          153                       # number of StoreCondReq misses
system.cpu42.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu42.dcache.StoreCondReq_accesses::.cpu42.data        71666                       # number of StoreCondReq accesses(hits+misses)
system.cpu42.dcache.StoreCondReq_accesses::total        71666                       # number of StoreCondReq accesses(hits+misses)
system.cpu42.dcache.StoreCondReq_miss_rate::.cpu42.data     0.002135                       # miss rate for StoreCondReq accesses
system.cpu42.dcache.StoreCondReq_miss_rate::total     0.002135                       # miss rate for StoreCondReq accesses
system.cpu42.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu42.dcache.tags.tagsinuse         321.941786                       # Cycle average of tags in use
system.cpu42.dcache.tags.total_refs           7445099                       # Total number of references to valid blocks.
system.cpu42.dcache.tags.sampled_refs          179257                       # Sample count of references to valid blocks.
system.cpu42.dcache.tags.avg_refs           41.533101                       # Average number of references to valid blocks.
system.cpu42.dcache.tags.warmup_cycle    2057857314040                       # Cycle when the warmup percentage was hit.
system.cpu42.dcache.tags.occ_blocks::.cpu42.data   321.941786                       # Average occupied blocks per requestor
system.cpu42.dcache.tags.occ_percent::.cpu42.data     0.314396                       # Average percentage of cache occupancy
system.cpu42.dcache.tags.occ_percent::total     0.314396                       # Average percentage of cache occupancy
system.cpu42.dcache.tags.occ_task_id_blocks::1024          817                       # Occupied blocks per task id
system.cpu42.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu42.dcache.tags.age_task_id_blocks_1024::4          806                       # Occupied blocks per task id
system.cpu42.dcache.tags.occ_task_id_percent::1024     0.797852                       # Percentage of cache occupancy per task id
system.cpu42.dcache.tags.tag_accesses        15079291                       # Number of tag accesses
system.cpu42.dcache.tags.data_accesses       15079291                       # Number of data accesses
system.cpu41.numPwrStateTransitions              3032                       # Number of power state transitions
system.cpu41.pwrStateClkGateDist::samples         1511                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::mean   2307848518.779616                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::stdev  19126358042.242714                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::1000-5e+10         1508     99.80%     99.80% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.87% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::2.5e+11-3e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateClkGateDist::total          1511                       # Distribution of time spent in the clock gated state
system.cpu41.pwrStateResidencyTicks::ON  335482389024                       # Cumulative time (in ticks) in various power states
system.cpu41.pwrStateResidencyTicks::CLK_GATED 3487159111876                       # Cumulative time (in ticks) in various power states
system.cpu41.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu41.icache.demand_hits::.cpu41.inst    176326050                       # number of demand (read+write) hits
system.cpu41.icache.demand_hits::total      176326050                       # number of demand (read+write) hits
system.cpu41.icache.overall_hits::.cpu41.inst    176326050                       # number of overall hits
system.cpu41.icache.overall_hits::total     176326050                       # number of overall hits
system.cpu41.icache.demand_misses::.cpu41.inst      2959180                       # number of demand (read+write) misses
system.cpu41.icache.demand_misses::total      2959180                       # number of demand (read+write) misses
system.cpu41.icache.overall_misses::.cpu41.inst      2959180                       # number of overall misses
system.cpu41.icache.overall_misses::total      2959180                       # number of overall misses
system.cpu41.icache.demand_accesses::.cpu41.inst    179285230                       # number of demand (read+write) accesses
system.cpu41.icache.demand_accesses::total    179285230                       # number of demand (read+write) accesses
system.cpu41.icache.overall_accesses::.cpu41.inst    179285230                       # number of overall (read+write) accesses
system.cpu41.icache.overall_accesses::total    179285230                       # number of overall (read+write) accesses
system.cpu41.icache.demand_miss_rate::.cpu41.inst     0.016505                       # miss rate for demand accesses
system.cpu41.icache.demand_miss_rate::total     0.016505                       # miss rate for demand accesses
system.cpu41.icache.overall_miss_rate::.cpu41.inst     0.016505                       # miss rate for overall accesses
system.cpu41.icache.overall_miss_rate::total     0.016505                       # miss rate for overall accesses
system.cpu41.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu41.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu41.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu41.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu41.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu41.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu41.icache.writebacks::.writebacks      2958657                       # number of writebacks
system.cpu41.icache.writebacks::total         2958657                       # number of writebacks
system.cpu41.icache.replacements              2958657                       # number of replacements
system.cpu41.icache.ReadReq_hits::.cpu41.inst    176326050                       # number of ReadReq hits
system.cpu41.icache.ReadReq_hits::total     176326050                       # number of ReadReq hits
system.cpu41.icache.ReadReq_misses::.cpu41.inst      2959180                       # number of ReadReq misses
system.cpu41.icache.ReadReq_misses::total      2959180                       # number of ReadReq misses
system.cpu41.icache.ReadReq_accesses::.cpu41.inst    179285230                       # number of ReadReq accesses(hits+misses)
system.cpu41.icache.ReadReq_accesses::total    179285230                       # number of ReadReq accesses(hits+misses)
system.cpu41.icache.ReadReq_miss_rate::.cpu41.inst     0.016505                       # miss rate for ReadReq accesses
system.cpu41.icache.ReadReq_miss_rate::total     0.016505                       # miss rate for ReadReq accesses
system.cpu41.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu41.icache.tags.tagsinuse         235.980535                       # Cycle average of tags in use
system.cpu41.icache.tags.total_refs         179285230                       # Total number of references to valid blocks.
system.cpu41.icache.tags.sampled_refs         2959180                       # Sample count of references to valid blocks.
system.cpu41.icache.tags.avg_refs           60.586118                       # Average number of references to valid blocks.
system.cpu41.icache.tags.warmup_cycle    2025785821500                       # Cycle when the warmup percentage was hit.
system.cpu41.icache.tags.occ_blocks::.cpu41.inst   235.980535                       # Average occupied blocks per requestor
system.cpu41.icache.tags.occ_percent::.cpu41.inst     0.460899                       # Average percentage of cache occupancy
system.cpu41.icache.tags.occ_percent::total     0.460899                       # Average percentage of cache occupancy
system.cpu41.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu41.icache.tags.age_task_id_blocks_1024::0          177                       # Occupied blocks per task id
system.cpu41.icache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu41.icache.tags.age_task_id_blocks_1024::2           87                       # Occupied blocks per task id
system.cpu41.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu41.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu41.icache.tags.tag_accesses       361529640                       # Number of tag accesses
system.cpu41.icache.tags.data_accesses      361529640                       # Number of data accesses
system.cpu41.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu41.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu41.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu41.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu41.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu41.dcache.demand_hits::.cpu41.data     71480508                       # number of demand (read+write) hits
system.cpu41.dcache.demand_hits::total       71480508                       # number of demand (read+write) hits
system.cpu41.dcache.overall_hits::.cpu41.data     71736773                       # number of overall hits
system.cpu41.dcache.overall_hits::total      71736773                       # number of overall hits
system.cpu41.dcache.demand_misses::.cpu41.data      1177750                       # number of demand (read+write) misses
system.cpu41.dcache.demand_misses::total      1177750                       # number of demand (read+write) misses
system.cpu41.dcache.overall_misses::.cpu41.data      1227509                       # number of overall misses
system.cpu41.dcache.overall_misses::total      1227509                       # number of overall misses
system.cpu41.dcache.demand_accesses::.cpu41.data     72658258                       # number of demand (read+write) accesses
system.cpu41.dcache.demand_accesses::total     72658258                       # number of demand (read+write) accesses
system.cpu41.dcache.overall_accesses::.cpu41.data     72964282                       # number of overall (read+write) accesses
system.cpu41.dcache.overall_accesses::total     72964282                       # number of overall (read+write) accesses
system.cpu41.dcache.demand_miss_rate::.cpu41.data     0.016209                       # miss rate for demand accesses
system.cpu41.dcache.demand_miss_rate::total     0.016209                       # miss rate for demand accesses
system.cpu41.dcache.overall_miss_rate::.cpu41.data     0.016823                       # miss rate for overall accesses
system.cpu41.dcache.overall_miss_rate::total     0.016823                       # miss rate for overall accesses
system.cpu41.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu41.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu41.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu41.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu41.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu41.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu41.dcache.writebacks::.writebacks       616147                       # number of writebacks
system.cpu41.dcache.writebacks::total          616147                       # number of writebacks
system.cpu41.dcache.replacements              1150462                       # number of replacements
system.cpu41.dcache.ReadReq_hits::.cpu41.data     39682155                       # number of ReadReq hits
system.cpu41.dcache.ReadReq_hits::total      39682155                       # number of ReadReq hits
system.cpu41.dcache.ReadReq_misses::.cpu41.data       869046                       # number of ReadReq misses
system.cpu41.dcache.ReadReq_misses::total       869046                       # number of ReadReq misses
system.cpu41.dcache.ReadReq_accesses::.cpu41.data     40551201                       # number of ReadReq accesses(hits+misses)
system.cpu41.dcache.ReadReq_accesses::total     40551201                       # number of ReadReq accesses(hits+misses)
system.cpu41.dcache.ReadReq_miss_rate::.cpu41.data     0.021431                       # miss rate for ReadReq accesses
system.cpu41.dcache.ReadReq_miss_rate::total     0.021431                       # miss rate for ReadReq accesses
system.cpu41.dcache.WriteReq_hits::.cpu41.data     31784111                       # number of WriteReq hits
system.cpu41.dcache.WriteReq_hits::total     31784111                       # number of WriteReq hits
system.cpu41.dcache.WriteReq_misses::.cpu41.data       200728                       # number of WriteReq misses
system.cpu41.dcache.WriteReq_misses::total       200728                       # number of WriteReq misses
system.cpu41.dcache.WriteReq_accesses::.cpu41.data     31984839                       # number of WriteReq accesses(hits+misses)
system.cpu41.dcache.WriteReq_accesses::total     31984839                       # number of WriteReq accesses(hits+misses)
system.cpu41.dcache.WriteReq_miss_rate::.cpu41.data     0.006276                       # miss rate for WriteReq accesses
system.cpu41.dcache.WriteReq_miss_rate::total     0.006276                       # miss rate for WriteReq accesses
system.cpu41.dcache.SoftPFReq_hits::.cpu41.data         4622                       # number of SoftPFReq hits
system.cpu41.dcache.SoftPFReq_hits::total         4622                       # number of SoftPFReq hits
system.cpu41.dcache.SoftPFReq_misses::.cpu41.data        14323                       # number of SoftPFReq misses
system.cpu41.dcache.SoftPFReq_misses::total        14323                       # number of SoftPFReq misses
system.cpu41.dcache.SoftPFReq_accesses::.cpu41.data        18945                       # number of SoftPFReq accesses(hits+misses)
system.cpu41.dcache.SoftPFReq_accesses::total        18945                       # number of SoftPFReq accesses(hits+misses)
system.cpu41.dcache.SoftPFReq_miss_rate::.cpu41.data     0.756031                       # miss rate for SoftPFReq accesses
system.cpu41.dcache.SoftPFReq_miss_rate::total     0.756031                       # miss rate for SoftPFReq accesses
system.cpu41.dcache.SoftPFExReq_hits::.cpu41.data       251643                       # number of SoftPFExReq hits
system.cpu41.dcache.SoftPFExReq_hits::total       251643                       # number of SoftPFExReq hits
system.cpu41.dcache.SoftPFExReq_misses::.cpu41.data        35436                       # number of SoftPFExReq misses
system.cpu41.dcache.SoftPFExReq_misses::total        35436                       # number of SoftPFExReq misses
system.cpu41.dcache.SoftPFExReq_accesses::.cpu41.data       287079                       # number of SoftPFExReq accesses(hits+misses)
system.cpu41.dcache.SoftPFExReq_accesses::total       287079                       # number of SoftPFExReq accesses(hits+misses)
system.cpu41.dcache.SoftPFExReq_miss_rate::.cpu41.data     0.123436                       # miss rate for SoftPFExReq accesses
system.cpu41.dcache.SoftPFExReq_miss_rate::total     0.123436                       # miss rate for SoftPFExReq accesses
system.cpu41.dcache.WriteLineReq_hits::.cpu41.data        14242                       # number of WriteLineReq hits
system.cpu41.dcache.WriteLineReq_hits::total        14242                       # number of WriteLineReq hits
system.cpu41.dcache.WriteLineReq_misses::.cpu41.data       107976                       # number of WriteLineReq misses
system.cpu41.dcache.WriteLineReq_misses::total       107976                       # number of WriteLineReq misses
system.cpu41.dcache.WriteLineReq_accesses::.cpu41.data       122218                       # number of WriteLineReq accesses(hits+misses)
system.cpu41.dcache.WriteLineReq_accesses::total       122218                       # number of WriteLineReq accesses(hits+misses)
system.cpu41.dcache.WriteLineReq_miss_rate::.cpu41.data     0.883471                       # miss rate for WriteLineReq accesses
system.cpu41.dcache.WriteLineReq_miss_rate::total     0.883471                       # miss rate for WriteLineReq accesses
system.cpu41.dcache.LoadLockedReq_hits::.cpu41.data       579620                       # number of LoadLockedReq hits
system.cpu41.dcache.LoadLockedReq_hits::total       579620                       # number of LoadLockedReq hits
system.cpu41.dcache.LoadLockedReq_misses::.cpu41.data         5459                       # number of LoadLockedReq misses
system.cpu41.dcache.LoadLockedReq_misses::total         5459                       # number of LoadLockedReq misses
system.cpu41.dcache.LoadLockedReq_accesses::.cpu41.data       585079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu41.dcache.LoadLockedReq_accesses::total       585079                       # number of LoadLockedReq accesses(hits+misses)
system.cpu41.dcache.LoadLockedReq_miss_rate::.cpu41.data     0.009330                       # miss rate for LoadLockedReq accesses
system.cpu41.dcache.LoadLockedReq_miss_rate::total     0.009330                       # miss rate for LoadLockedReq accesses
system.cpu41.dcache.StoreCondReq_hits::.cpu41.data       583230                       # number of StoreCondReq hits
system.cpu41.dcache.StoreCondReq_hits::total       583230                       # number of StoreCondReq hits
system.cpu41.dcache.StoreCondReq_misses::.cpu41.data          662                       # number of StoreCondReq misses
system.cpu41.dcache.StoreCondReq_misses::total          662                       # number of StoreCondReq misses
system.cpu41.dcache.StoreCondReq_accesses::.cpu41.data       583892                       # number of StoreCondReq accesses(hits+misses)
system.cpu41.dcache.StoreCondReq_accesses::total       583892                       # number of StoreCondReq accesses(hits+misses)
system.cpu41.dcache.StoreCondReq_miss_rate::.cpu41.data     0.001134                       # miss rate for StoreCondReq accesses
system.cpu41.dcache.StoreCondReq_miss_rate::total     0.001134                       # miss rate for StoreCondReq accesses
system.cpu41.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu41.dcache.tags.tagsinuse         354.763966                       # Cycle average of tags in use
system.cpu41.dcache.tags.total_refs          74166321                       # Total number of references to valid blocks.
system.cpu41.dcache.tags.sampled_refs         1199412                       # Sample count of references to valid blocks.
system.cpu41.dcache.tags.avg_refs           61.835567                       # Average number of references to valid blocks.
system.cpu41.dcache.tags.warmup_cycle    2025785829400                       # Cycle when the warmup percentage was hit.
system.cpu41.dcache.tags.occ_blocks::.cpu41.data   354.763966                       # Average occupied blocks per requestor
system.cpu41.dcache.tags.occ_percent::.cpu41.data     0.346449                       # Average percentage of cache occupancy
system.cpu41.dcache.tags.occ_percent::total     0.346449                       # Average percentage of cache occupancy
system.cpu41.dcache.tags.occ_task_id_blocks::1024          999                       # Occupied blocks per task id
system.cpu41.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu41.dcache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu41.dcache.tags.age_task_id_blocks_1024::2          443                       # Occupied blocks per task id
system.cpu41.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu41.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu41.dcache.tags.occ_task_id_percent::1024     0.975586                       # Percentage of cache occupancy per task id
system.cpu41.dcache.tags.tag_accesses       149596610                       # Number of tag accesses
system.cpu41.dcache.tags.data_accesses      149596610                       # Number of data accesses
system.cpu40.numPwrStateTransitions              2447                       # Number of power state transitions
system.cpu40.pwrStateClkGateDist::samples         1221                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::mean   3119318646.374283                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::stdev  21327251655.559486                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::1000-5e+10         1216     99.59%     99.59% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::5e+10-1e+11            2      0.16%     99.75% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::1e+11-1.5e+11            1      0.08%     99.84% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::2e+11-2.5e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateClkGateDist::total          1221                       # Distribution of time spent in the clock gated state
system.cpu40.pwrStateResidencyTicks::ON   13953433677                       # Cumulative time (in ticks) in various power states
system.cpu40.pwrStateResidencyTicks::CLK_GATED 3808688067223                       # Cumulative time (in ticks) in various power states
system.cpu40.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu40.icache.demand_hits::.cpu40.inst      7440169                       # number of demand (read+write) hits
system.cpu40.icache.demand_hits::total        7440169                       # number of demand (read+write) hits
system.cpu40.icache.overall_hits::.cpu40.inst      7440169                       # number of overall hits
system.cpu40.icache.overall_hits::total       7440169                       # number of overall hits
system.cpu40.icache.demand_misses::.cpu40.inst        99657                       # number of demand (read+write) misses
system.cpu40.icache.demand_misses::total        99657                       # number of demand (read+write) misses
system.cpu40.icache.overall_misses::.cpu40.inst        99657                       # number of overall misses
system.cpu40.icache.overall_misses::total        99657                       # number of overall misses
system.cpu40.icache.demand_accesses::.cpu40.inst      7539826                       # number of demand (read+write) accesses
system.cpu40.icache.demand_accesses::total      7539826                       # number of demand (read+write) accesses
system.cpu40.icache.overall_accesses::.cpu40.inst      7539826                       # number of overall (read+write) accesses
system.cpu40.icache.overall_accesses::total      7539826                       # number of overall (read+write) accesses
system.cpu40.icache.demand_miss_rate::.cpu40.inst     0.013217                       # miss rate for demand accesses
system.cpu40.icache.demand_miss_rate::total     0.013217                       # miss rate for demand accesses
system.cpu40.icache.overall_miss_rate::.cpu40.inst     0.013217                       # miss rate for overall accesses
system.cpu40.icache.overall_miss_rate::total     0.013217                       # miss rate for overall accesses
system.cpu40.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu40.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu40.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu40.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu40.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu40.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu40.icache.writebacks::.writebacks        99133                       # number of writebacks
system.cpu40.icache.writebacks::total           99133                       # number of writebacks
system.cpu40.icache.replacements                99133                       # number of replacements
system.cpu40.icache.ReadReq_hits::.cpu40.inst      7440169                       # number of ReadReq hits
system.cpu40.icache.ReadReq_hits::total       7440169                       # number of ReadReq hits
system.cpu40.icache.ReadReq_misses::.cpu40.inst        99657                       # number of ReadReq misses
system.cpu40.icache.ReadReq_misses::total        99657                       # number of ReadReq misses
system.cpu40.icache.ReadReq_accesses::.cpu40.inst      7539826                       # number of ReadReq accesses(hits+misses)
system.cpu40.icache.ReadReq_accesses::total      7539826                       # number of ReadReq accesses(hits+misses)
system.cpu40.icache.ReadReq_miss_rate::.cpu40.inst     0.013217                       # miss rate for ReadReq accesses
system.cpu40.icache.ReadReq_miss_rate::total     0.013217                       # miss rate for ReadReq accesses
system.cpu40.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu40.icache.tags.tagsinuse         240.100822                       # Cycle average of tags in use
system.cpu40.icache.tags.total_refs           7539826                       # Total number of references to valid blocks.
system.cpu40.icache.tags.sampled_refs           99657                       # Sample count of references to valid blocks.
system.cpu40.icache.tags.avg_refs           75.657766                       # Average number of references to valid blocks.
system.cpu40.icache.tags.warmup_cycle    1993714281560                       # Cycle when the warmup percentage was hit.
system.cpu40.icache.tags.occ_blocks::.cpu40.inst   240.100822                       # Average occupied blocks per requestor
system.cpu40.icache.tags.occ_percent::.cpu40.inst     0.468947                       # Average percentage of cache occupancy
system.cpu40.icache.tags.occ_percent::total     0.468947                       # Average percentage of cache occupancy
system.cpu40.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu40.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu40.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu40.icache.tags.tag_accesses        15179309                       # Number of tag accesses
system.cpu40.icache.tags.data_accesses       15179309                       # Number of data accesses
system.cpu40.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu40.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu40.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu40.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu40.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu40.dcache.demand_hits::.cpu40.data      2783936                       # number of demand (read+write) hits
system.cpu40.dcache.demand_hits::total        2783936                       # number of demand (read+write) hits
system.cpu40.dcache.overall_hits::.cpu40.data      2804162                       # number of overall hits
system.cpu40.dcache.overall_hits::total       2804162                       # number of overall hits
system.cpu40.dcache.demand_misses::.cpu40.data        56054                       # number of demand (read+write) misses
system.cpu40.dcache.demand_misses::total        56054                       # number of demand (read+write) misses
system.cpu40.dcache.overall_misses::.cpu40.data        59042                       # number of overall misses
system.cpu40.dcache.overall_misses::total        59042                       # number of overall misses
system.cpu40.dcache.demand_accesses::.cpu40.data      2839990                       # number of demand (read+write) accesses
system.cpu40.dcache.demand_accesses::total      2839990                       # number of demand (read+write) accesses
system.cpu40.dcache.overall_accesses::.cpu40.data      2863204                       # number of overall (read+write) accesses
system.cpu40.dcache.overall_accesses::total      2863204                       # number of overall (read+write) accesses
system.cpu40.dcache.demand_miss_rate::.cpu40.data     0.019737                       # miss rate for demand accesses
system.cpu40.dcache.demand_miss_rate::total     0.019737                       # miss rate for demand accesses
system.cpu40.dcache.overall_miss_rate::.cpu40.data     0.020621                       # miss rate for overall accesses
system.cpu40.dcache.overall_miss_rate::total     0.020621                       # miss rate for overall accesses
system.cpu40.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu40.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu40.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu40.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu40.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu40.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu40.dcache.writebacks::.writebacks        20817                       # number of writebacks
system.cpu40.dcache.writebacks::total           20817                       # number of writebacks
system.cpu40.dcache.replacements                44789                       # number of replacements
system.cpu40.dcache.ReadReq_hits::.cpu40.data      1766390                       # number of ReadReq hits
system.cpu40.dcache.ReadReq_hits::total       1766390                       # number of ReadReq hits
system.cpu40.dcache.ReadReq_misses::.cpu40.data        39837                       # number of ReadReq misses
system.cpu40.dcache.ReadReq_misses::total        39837                       # number of ReadReq misses
system.cpu40.dcache.ReadReq_accesses::.cpu40.data      1806227                       # number of ReadReq accesses(hits+misses)
system.cpu40.dcache.ReadReq_accesses::total      1806227                       # number of ReadReq accesses(hits+misses)
system.cpu40.dcache.ReadReq_miss_rate::.cpu40.data     0.022055                       # miss rate for ReadReq accesses
system.cpu40.dcache.ReadReq_miss_rate::total     0.022055                       # miss rate for ReadReq accesses
system.cpu40.dcache.WriteReq_hits::.cpu40.data      1017149                       # number of WriteReq hits
system.cpu40.dcache.WriteReq_hits::total      1017149                       # number of WriteReq hits
system.cpu40.dcache.WriteReq_misses::.cpu40.data        11573                       # number of WriteReq misses
system.cpu40.dcache.WriteReq_misses::total        11573                       # number of WriteReq misses
system.cpu40.dcache.WriteReq_accesses::.cpu40.data      1028722                       # number of WriteReq accesses(hits+misses)
system.cpu40.dcache.WriteReq_accesses::total      1028722                       # number of WriteReq accesses(hits+misses)
system.cpu40.dcache.WriteReq_miss_rate::.cpu40.data     0.011250                       # miss rate for WriteReq accesses
system.cpu40.dcache.WriteReq_miss_rate::total     0.011250                       # miss rate for WriteReq accesses
system.cpu40.dcache.SoftPFReq_hits::.cpu40.data          116                       # number of SoftPFReq hits
system.cpu40.dcache.SoftPFReq_hits::total          116                       # number of SoftPFReq hits
system.cpu40.dcache.SoftPFReq_misses::.cpu40.data          304                       # number of SoftPFReq misses
system.cpu40.dcache.SoftPFReq_misses::total          304                       # number of SoftPFReq misses
system.cpu40.dcache.SoftPFReq_accesses::.cpu40.data          420                       # number of SoftPFReq accesses(hits+misses)
system.cpu40.dcache.SoftPFReq_accesses::total          420                       # number of SoftPFReq accesses(hits+misses)
system.cpu40.dcache.SoftPFReq_miss_rate::.cpu40.data     0.723810                       # miss rate for SoftPFReq accesses
system.cpu40.dcache.SoftPFReq_miss_rate::total     0.723810                       # miss rate for SoftPFReq accesses
system.cpu40.dcache.SoftPFExReq_hits::.cpu40.data        20110                       # number of SoftPFExReq hits
system.cpu40.dcache.SoftPFExReq_hits::total        20110                       # number of SoftPFExReq hits
system.cpu40.dcache.SoftPFExReq_misses::.cpu40.data         2684                       # number of SoftPFExReq misses
system.cpu40.dcache.SoftPFExReq_misses::total         2684                       # number of SoftPFExReq misses
system.cpu40.dcache.SoftPFExReq_accesses::.cpu40.data        22794                       # number of SoftPFExReq accesses(hits+misses)
system.cpu40.dcache.SoftPFExReq_accesses::total        22794                       # number of SoftPFExReq accesses(hits+misses)
system.cpu40.dcache.SoftPFExReq_miss_rate::.cpu40.data     0.117750                       # miss rate for SoftPFExReq accesses
system.cpu40.dcache.SoftPFExReq_miss_rate::total     0.117750                       # miss rate for SoftPFExReq accesses
system.cpu40.dcache.WriteLineReq_hits::.cpu40.data          397                       # number of WriteLineReq hits
system.cpu40.dcache.WriteLineReq_hits::total          397                       # number of WriteLineReq hits
system.cpu40.dcache.WriteLineReq_misses::.cpu40.data         4644                       # number of WriteLineReq misses
system.cpu40.dcache.WriteLineReq_misses::total         4644                       # number of WriteLineReq misses
system.cpu40.dcache.WriteLineReq_accesses::.cpu40.data         5041                       # number of WriteLineReq accesses(hits+misses)
system.cpu40.dcache.WriteLineReq_accesses::total         5041                       # number of WriteLineReq accesses(hits+misses)
system.cpu40.dcache.WriteLineReq_miss_rate::.cpu40.data     0.921246                       # miss rate for WriteLineReq accesses
system.cpu40.dcache.WriteLineReq_miss_rate::total     0.921246                       # miss rate for WriteLineReq accesses
system.cpu40.dcache.LoadLockedReq_hits::.cpu40.data        24214                       # number of LoadLockedReq hits
system.cpu40.dcache.LoadLockedReq_hits::total        24214                       # number of LoadLockedReq hits
system.cpu40.dcache.LoadLockedReq_misses::.cpu40.data         1001                       # number of LoadLockedReq misses
system.cpu40.dcache.LoadLockedReq_misses::total         1001                       # number of LoadLockedReq misses
system.cpu40.dcache.LoadLockedReq_accesses::.cpu40.data        25215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu40.dcache.LoadLockedReq_accesses::total        25215                       # number of LoadLockedReq accesses(hits+misses)
system.cpu40.dcache.LoadLockedReq_miss_rate::.cpu40.data     0.039699                       # miss rate for LoadLockedReq accesses
system.cpu40.dcache.LoadLockedReq_miss_rate::total     0.039699                       # miss rate for LoadLockedReq accesses
system.cpu40.dcache.StoreCondReq_hits::.cpu40.data        24140                       # number of StoreCondReq hits
system.cpu40.dcache.StoreCondReq_hits::total        24140                       # number of StoreCondReq hits
system.cpu40.dcache.StoreCondReq_misses::.cpu40.data          113                       # number of StoreCondReq misses
system.cpu40.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu40.dcache.StoreCondReq_accesses::.cpu40.data        24253                       # number of StoreCondReq accesses(hits+misses)
system.cpu40.dcache.StoreCondReq_accesses::total        24253                       # number of StoreCondReq accesses(hits+misses)
system.cpu40.dcache.StoreCondReq_miss_rate::.cpu40.data     0.004659                       # miss rate for StoreCondReq accesses
system.cpu40.dcache.StoreCondReq_miss_rate::total     0.004659                       # miss rate for StoreCondReq accesses
system.cpu40.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu40.dcache.tags.tagsinuse         330.284954                       # Cycle average of tags in use
system.cpu40.dcache.tags.total_refs           2917669                       # Total number of references to valid blocks.
system.cpu40.dcache.tags.sampled_refs           55569                       # Sample count of references to valid blocks.
system.cpu40.dcache.tags.avg_refs           52.505336                       # Average number of references to valid blocks.
system.cpu40.dcache.tags.warmup_cycle    1993714289460                       # Cycle when the warmup percentage was hit.
system.cpu40.dcache.tags.occ_blocks::.cpu40.data   330.284954                       # Average occupied blocks per requestor
system.cpu40.dcache.tags.occ_percent::.cpu40.data     0.322544                       # Average percentage of cache occupancy
system.cpu40.dcache.tags.occ_percent::total     0.322544                       # Average percentage of cache occupancy
system.cpu40.dcache.tags.occ_task_id_blocks::1024          683                       # Occupied blocks per task id
system.cpu40.dcache.tags.age_task_id_blocks_1024::4          683                       # Occupied blocks per task id
system.cpu40.dcache.tags.occ_task_id_percent::1024     0.666992                       # Percentage of cache occupancy per task id
system.cpu40.dcache.tags.tag_accesses         5895125                       # Number of tag accesses
system.cpu40.dcache.tags.data_accesses        5895125                       # Number of data accesses
system.cpu58.numPwrStateTransitions              1894                       # Number of power state transitions
system.cpu58.pwrStateClkGateDist::samples          946                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::mean   4032158595.905920                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::stdev  26794928929.109093                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::1000-5e+10          941     99.47%     99.47% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::5e+10-1e+11            1      0.11%     99.58% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::1e+11-1.5e+11            2      0.21%     99.79% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::3.5e+11-4e+11            1      0.11%     99.89% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::6.5e+11-7e+11            1      0.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateClkGateDist::total           946                       # Distribution of time spent in the clock gated state
system.cpu58.pwrStateResidencyTicks::ON    8219469173                       # Cumulative time (in ticks) in various power states
system.cpu58.pwrStateResidencyTicks::CLK_GATED 3814422031727                       # Cumulative time (in ticks) in various power states
system.cpu58.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu58.icache.demand_hits::.cpu58.inst      4461917                       # number of demand (read+write) hits
system.cpu58.icache.demand_hits::total        4461917                       # number of demand (read+write) hits
system.cpu58.icache.overall_hits::.cpu58.inst      4461917                       # number of overall hits
system.cpu58.icache.overall_hits::total       4461917                       # number of overall hits
system.cpu58.icache.demand_misses::.cpu58.inst        42727                       # number of demand (read+write) misses
system.cpu58.icache.demand_misses::total        42727                       # number of demand (read+write) misses
system.cpu58.icache.overall_misses::.cpu58.inst        42727                       # number of overall misses
system.cpu58.icache.overall_misses::total        42727                       # number of overall misses
system.cpu58.icache.demand_accesses::.cpu58.inst      4504644                       # number of demand (read+write) accesses
system.cpu58.icache.demand_accesses::total      4504644                       # number of demand (read+write) accesses
system.cpu58.icache.overall_accesses::.cpu58.inst      4504644                       # number of overall (read+write) accesses
system.cpu58.icache.overall_accesses::total      4504644                       # number of overall (read+write) accesses
system.cpu58.icache.demand_miss_rate::.cpu58.inst     0.009485                       # miss rate for demand accesses
system.cpu58.icache.demand_miss_rate::total     0.009485                       # miss rate for demand accesses
system.cpu58.icache.overall_miss_rate::.cpu58.inst     0.009485                       # miss rate for overall accesses
system.cpu58.icache.overall_miss_rate::total     0.009485                       # miss rate for overall accesses
system.cpu58.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu58.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu58.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu58.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu58.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu58.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu58.icache.writebacks::.writebacks        42204                       # number of writebacks
system.cpu58.icache.writebacks::total           42204                       # number of writebacks
system.cpu58.icache.replacements                42204                       # number of replacements
system.cpu58.icache.ReadReq_hits::.cpu58.inst      4461917                       # number of ReadReq hits
system.cpu58.icache.ReadReq_hits::total       4461917                       # number of ReadReq hits
system.cpu58.icache.ReadReq_misses::.cpu58.inst        42727                       # number of ReadReq misses
system.cpu58.icache.ReadReq_misses::total        42727                       # number of ReadReq misses
system.cpu58.icache.ReadReq_accesses::.cpu58.inst      4504644                       # number of ReadReq accesses(hits+misses)
system.cpu58.icache.ReadReq_accesses::total      4504644                       # number of ReadReq accesses(hits+misses)
system.cpu58.icache.ReadReq_miss_rate::.cpu58.inst     0.009485                       # miss rate for ReadReq accesses
system.cpu58.icache.ReadReq_miss_rate::total     0.009485                       # miss rate for ReadReq accesses
system.cpu58.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu58.icache.tags.tagsinuse         165.931573                       # Cycle average of tags in use
system.cpu58.icache.tags.total_refs           4504644                       # Total number of references to valid blocks.
system.cpu58.icache.tags.sampled_refs           42727                       # Sample count of references to valid blocks.
system.cpu58.icache.tags.avg_refs          105.428511                       # Average number of references to valid blocks.
system.cpu58.icache.tags.warmup_cycle    2571004876080                       # Cycle when the warmup percentage was hit.
system.cpu58.icache.tags.occ_blocks::.cpu58.inst   165.931573                       # Average occupied blocks per requestor
system.cpu58.icache.tags.occ_percent::.cpu58.inst     0.324085                       # Average percentage of cache occupancy
system.cpu58.icache.tags.occ_percent::total     0.324085                       # Average percentage of cache occupancy
system.cpu58.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu58.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu58.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu58.icache.tags.tag_accesses         9052015                       # Number of tag accesses
system.cpu58.icache.tags.data_accesses        9052015                       # Number of data accesses
system.cpu58.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu58.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu58.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu58.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu58.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu58.dcache.demand_hits::.cpu58.data      1639036                       # number of demand (read+write) hits
system.cpu58.dcache.demand_hits::total        1639036                       # number of demand (read+write) hits
system.cpu58.dcache.overall_hits::.cpu58.data      1648325                       # number of overall hits
system.cpu58.dcache.overall_hits::total       1648325                       # number of overall hits
system.cpu58.dcache.demand_misses::.cpu58.data        31990                       # number of demand (read+write) misses
system.cpu58.dcache.demand_misses::total        31990                       # number of demand (read+write) misses
system.cpu58.dcache.overall_misses::.cpu58.data        33779                       # number of overall misses
system.cpu58.dcache.overall_misses::total        33779                       # number of overall misses
system.cpu58.dcache.demand_accesses::.cpu58.data      1671026                       # number of demand (read+write) accesses
system.cpu58.dcache.demand_accesses::total      1671026                       # number of demand (read+write) accesses
system.cpu58.dcache.overall_accesses::.cpu58.data      1682104                       # number of overall (read+write) accesses
system.cpu58.dcache.overall_accesses::total      1682104                       # number of overall (read+write) accesses
system.cpu58.dcache.demand_miss_rate::.cpu58.data     0.019144                       # miss rate for demand accesses
system.cpu58.dcache.demand_miss_rate::total     0.019144                       # miss rate for demand accesses
system.cpu58.dcache.overall_miss_rate::.cpu58.data     0.020081                       # miss rate for overall accesses
system.cpu58.dcache.overall_miss_rate::total     0.020081                       # miss rate for overall accesses
system.cpu58.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu58.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu58.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu58.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu58.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu58.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu58.dcache.writebacks::.writebacks        10705                       # number of writebacks
system.cpu58.dcache.writebacks::total           10705                       # number of writebacks
system.cpu58.dcache.replacements                25425                       # number of replacements
system.cpu58.dcache.ReadReq_hits::.cpu58.data      1100275                       # number of ReadReq hits
system.cpu58.dcache.ReadReq_hits::total       1100275                       # number of ReadReq hits
system.cpu58.dcache.ReadReq_misses::.cpu58.data        23944                       # number of ReadReq misses
system.cpu58.dcache.ReadReq_misses::total        23944                       # number of ReadReq misses
system.cpu58.dcache.ReadReq_accesses::.cpu58.data      1124219                       # number of ReadReq accesses(hits+misses)
system.cpu58.dcache.ReadReq_accesses::total      1124219                       # number of ReadReq accesses(hits+misses)
system.cpu58.dcache.ReadReq_miss_rate::.cpu58.data     0.021298                       # miss rate for ReadReq accesses
system.cpu58.dcache.ReadReq_miss_rate::total     0.021298                       # miss rate for ReadReq accesses
system.cpu58.dcache.WriteReq_hits::.cpu58.data       538579                       # number of WriteReq hits
system.cpu58.dcache.WriteReq_hits::total       538579                       # number of WriteReq hits
system.cpu58.dcache.WriteReq_misses::.cpu58.data         5702                       # number of WriteReq misses
system.cpu58.dcache.WriteReq_misses::total         5702                       # number of WriteReq misses
system.cpu58.dcache.WriteReq_accesses::.cpu58.data       544281                       # number of WriteReq accesses(hits+misses)
system.cpu58.dcache.WriteReq_accesses::total       544281                       # number of WriteReq accesses(hits+misses)
system.cpu58.dcache.WriteReq_miss_rate::.cpu58.data     0.010476                       # miss rate for WriteReq accesses
system.cpu58.dcache.WriteReq_miss_rate::total     0.010476                       # miss rate for WriteReq accesses
system.cpu58.dcache.SoftPFReq_hits::.cpu58.data           65                       # number of SoftPFReq hits
system.cpu58.dcache.SoftPFReq_hits::total           65                       # number of SoftPFReq hits
system.cpu58.dcache.SoftPFReq_misses::.cpu58.data           83                       # number of SoftPFReq misses
system.cpu58.dcache.SoftPFReq_misses::total           83                       # number of SoftPFReq misses
system.cpu58.dcache.SoftPFReq_accesses::.cpu58.data          148                       # number of SoftPFReq accesses(hits+misses)
system.cpu58.dcache.SoftPFReq_accesses::total          148                       # number of SoftPFReq accesses(hits+misses)
system.cpu58.dcache.SoftPFReq_miss_rate::.cpu58.data     0.560811                       # miss rate for SoftPFReq accesses
system.cpu58.dcache.SoftPFReq_miss_rate::total     0.560811                       # miss rate for SoftPFReq accesses
system.cpu58.dcache.SoftPFExReq_hits::.cpu58.data         9224                       # number of SoftPFExReq hits
system.cpu58.dcache.SoftPFExReq_hits::total         9224                       # number of SoftPFExReq hits
system.cpu58.dcache.SoftPFExReq_misses::.cpu58.data         1706                       # number of SoftPFExReq misses
system.cpu58.dcache.SoftPFExReq_misses::total         1706                       # number of SoftPFExReq misses
system.cpu58.dcache.SoftPFExReq_accesses::.cpu58.data        10930                       # number of SoftPFExReq accesses(hits+misses)
system.cpu58.dcache.SoftPFExReq_accesses::total        10930                       # number of SoftPFExReq accesses(hits+misses)
system.cpu58.dcache.SoftPFExReq_miss_rate::.cpu58.data     0.156084                       # miss rate for SoftPFExReq accesses
system.cpu58.dcache.SoftPFExReq_miss_rate::total     0.156084                       # miss rate for SoftPFExReq accesses
system.cpu58.dcache.WriteLineReq_hits::.cpu58.data          182                       # number of WriteLineReq hits
system.cpu58.dcache.WriteLineReq_hits::total          182                       # number of WriteLineReq hits
system.cpu58.dcache.WriteLineReq_misses::.cpu58.data         2344                       # number of WriteLineReq misses
system.cpu58.dcache.WriteLineReq_misses::total         2344                       # number of WriteLineReq misses
system.cpu58.dcache.WriteLineReq_accesses::.cpu58.data         2526                       # number of WriteLineReq accesses(hits+misses)
system.cpu58.dcache.WriteLineReq_accesses::total         2526                       # number of WriteLineReq accesses(hits+misses)
system.cpu58.dcache.WriteLineReq_miss_rate::.cpu58.data     0.927949                       # miss rate for WriteLineReq accesses
system.cpu58.dcache.WriteLineReq_miss_rate::total     0.927949                       # miss rate for WriteLineReq accesses
system.cpu58.dcache.LoadLockedReq_hits::.cpu58.data        11402                       # number of LoadLockedReq hits
system.cpu58.dcache.LoadLockedReq_hits::total        11402                       # number of LoadLockedReq hits
system.cpu58.dcache.LoadLockedReq_misses::.cpu58.data          772                       # number of LoadLockedReq misses
system.cpu58.dcache.LoadLockedReq_misses::total          772                       # number of LoadLockedReq misses
system.cpu58.dcache.LoadLockedReq_accesses::.cpu58.data        12174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu58.dcache.LoadLockedReq_accesses::total        12174                       # number of LoadLockedReq accesses(hits+misses)
system.cpu58.dcache.LoadLockedReq_miss_rate::.cpu58.data     0.063414                       # miss rate for LoadLockedReq accesses
system.cpu58.dcache.LoadLockedReq_miss_rate::total     0.063414                       # miss rate for LoadLockedReq accesses
system.cpu58.dcache.StoreCondReq_hits::.cpu58.data        11393                       # number of StoreCondReq hits
system.cpu58.dcache.StoreCondReq_hits::total        11393                       # number of StoreCondReq hits
system.cpu58.dcache.StoreCondReq_misses::.cpu58.data           80                       # number of StoreCondReq misses
system.cpu58.dcache.StoreCondReq_misses::total           80                       # number of StoreCondReq misses
system.cpu58.dcache.StoreCondReq_accesses::.cpu58.data        11473                       # number of StoreCondReq accesses(hits+misses)
system.cpu58.dcache.StoreCondReq_accesses::total        11473                       # number of StoreCondReq accesses(hits+misses)
system.cpu58.dcache.StoreCondReq_miss_rate::.cpu58.data     0.006973                       # miss rate for StoreCondReq accesses
system.cpu58.dcache.StoreCondReq_miss_rate::total     0.006973                       # miss rate for StoreCondReq accesses
system.cpu58.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu58.dcache.tags.tagsinuse         254.113523                       # Cycle average of tags in use
system.cpu58.dcache.tags.total_refs           1707472                       # Total number of references to valid blocks.
system.cpu58.dcache.tags.sampled_refs           32390                       # Sample count of references to valid blocks.
system.cpu58.dcache.tags.avg_refs           52.716023                       # Average number of references to valid blocks.
system.cpu58.dcache.tags.warmup_cycle    2571004883980                       # Cycle when the warmup percentage was hit.
system.cpu58.dcache.tags.occ_blocks::.cpu58.data   254.113523                       # Average occupied blocks per requestor
system.cpu58.dcache.tags.occ_percent::.cpu58.data     0.248158                       # Average percentage of cache occupancy
system.cpu58.dcache.tags.occ_percent::total     0.248158                       # Average percentage of cache occupancy
system.cpu58.dcache.tags.occ_task_id_blocks::1024          697                       # Occupied blocks per task id
system.cpu58.dcache.tags.age_task_id_blocks_1024::4          697                       # Occupied blocks per task id
system.cpu58.dcache.tags.occ_task_id_percent::1024     0.680664                       # Percentage of cache occupancy per task id
system.cpu58.dcache.tags.tag_accesses         3449912                       # Number of tag accesses
system.cpu58.dcache.tags.data_accesses        3449912                       # Number of data accesses
system.cpu29.numPwrStateTransitions              2337                       # Number of power state transitions
system.cpu29.pwrStateClkGateDist::samples         1166                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::mean   3262435222.458834                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::stdev  21682670028.856995                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::1000-5e+10         1160     99.49%     99.49% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::5e+10-1e+11            3      0.26%     99.74% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::1e+11-1.5e+11            1      0.09%     99.83% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::2e+11-2.5e+11            1      0.09%     99.91% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::6.5e+11-7e+11            1      0.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateClkGateDist::total          1166                       # Distribution of time spent in the clock gated state
system.cpu29.pwrStateResidencyTicks::ON   18642031513                       # Cumulative time (in ticks) in various power states
system.cpu29.pwrStateResidencyTicks::CLK_GATED 3803999469387                       # Cumulative time (in ticks) in various power states
system.cpu29.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu29.icache.demand_hits::.cpu29.inst      9960776                       # number of demand (read+write) hits
system.cpu29.icache.demand_hits::total        9960776                       # number of demand (read+write) hits
system.cpu29.icache.overall_hits::.cpu29.inst      9960776                       # number of overall hits
system.cpu29.icache.overall_hits::total       9960776                       # number of overall hits
system.cpu29.icache.demand_misses::.cpu29.inst       122332                       # number of demand (read+write) misses
system.cpu29.icache.demand_misses::total       122332                       # number of demand (read+write) misses
system.cpu29.icache.overall_misses::.cpu29.inst       122332                       # number of overall misses
system.cpu29.icache.overall_misses::total       122332                       # number of overall misses
system.cpu29.icache.demand_accesses::.cpu29.inst     10083108                       # number of demand (read+write) accesses
system.cpu29.icache.demand_accesses::total     10083108                       # number of demand (read+write) accesses
system.cpu29.icache.overall_accesses::.cpu29.inst     10083108                       # number of overall (read+write) accesses
system.cpu29.icache.overall_accesses::total     10083108                       # number of overall (read+write) accesses
system.cpu29.icache.demand_miss_rate::.cpu29.inst     0.012132                       # miss rate for demand accesses
system.cpu29.icache.demand_miss_rate::total     0.012132                       # miss rate for demand accesses
system.cpu29.icache.overall_miss_rate::.cpu29.inst     0.012132                       # miss rate for overall accesses
system.cpu29.icache.overall_miss_rate::total     0.012132                       # miss rate for overall accesses
system.cpu29.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu29.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu29.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu29.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu29.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu29.icache.writebacks::.writebacks       121809                       # number of writebacks
system.cpu29.icache.writebacks::total          121809                       # number of writebacks
system.cpu29.icache.replacements               121809                       # number of replacements
system.cpu29.icache.ReadReq_hits::.cpu29.inst      9960776                       # number of ReadReq hits
system.cpu29.icache.ReadReq_hits::total       9960776                       # number of ReadReq hits
system.cpu29.icache.ReadReq_misses::.cpu29.inst       122332                       # number of ReadReq misses
system.cpu29.icache.ReadReq_misses::total       122332                       # number of ReadReq misses
system.cpu29.icache.ReadReq_accesses::.cpu29.inst     10083108                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.ReadReq_accesses::total     10083108                       # number of ReadReq accesses(hits+misses)
system.cpu29.icache.ReadReq_miss_rate::.cpu29.inst     0.012132                       # miss rate for ReadReq accesses
system.cpu29.icache.ReadReq_miss_rate::total     0.012132                       # miss rate for ReadReq accesses
system.cpu29.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu29.icache.tags.tagsinuse         285.446950                       # Cycle average of tags in use
system.cpu29.icache.tags.total_refs          10083108                       # Total number of references to valid blocks.
system.cpu29.icache.tags.sampled_refs          122332                       # Sample count of references to valid blocks.
system.cpu29.icache.tags.avg_refs           82.424125                       # Average number of references to valid blocks.
system.cpu29.icache.tags.warmup_cycle    1640928936440                       # Cycle when the warmup percentage was hit.
system.cpu29.icache.tags.occ_blocks::.cpu29.inst   285.446950                       # Average occupied blocks per requestor
system.cpu29.icache.tags.occ_percent::.cpu29.inst     0.557514                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_percent::total     0.557514                       # Average percentage of cache occupancy
system.cpu29.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu29.icache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu29.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu29.icache.tags.tag_accesses        20288548                       # Number of tag accesses
system.cpu29.icache.tags.data_accesses       20288548                       # Number of data accesses
system.cpu29.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu29.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu29.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu29.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu29.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu29.dcache.demand_hits::.cpu29.data      3685672                       # number of demand (read+write) hits
system.cpu29.dcache.demand_hits::total        3685672                       # number of demand (read+write) hits
system.cpu29.dcache.overall_hits::.cpu29.data      3716015                       # number of overall hits
system.cpu29.dcache.overall_hits::total       3716015                       # number of overall hits
system.cpu29.dcache.demand_misses::.cpu29.data        88081                       # number of demand (read+write) misses
system.cpu29.dcache.demand_misses::total        88081                       # number of demand (read+write) misses
system.cpu29.dcache.overall_misses::.cpu29.data        91529                       # number of overall misses
system.cpu29.dcache.overall_misses::total        91529                       # number of overall misses
system.cpu29.dcache.demand_accesses::.cpu29.data      3773753                       # number of demand (read+write) accesses
system.cpu29.dcache.demand_accesses::total      3773753                       # number of demand (read+write) accesses
system.cpu29.dcache.overall_accesses::.cpu29.data      3807544                       # number of overall (read+write) accesses
system.cpu29.dcache.overall_accesses::total      3807544                       # number of overall (read+write) accesses
system.cpu29.dcache.demand_miss_rate::.cpu29.data     0.023340                       # miss rate for demand accesses
system.cpu29.dcache.demand_miss_rate::total     0.023340                       # miss rate for demand accesses
system.cpu29.dcache.overall_miss_rate::.cpu29.data     0.024039                       # miss rate for overall accesses
system.cpu29.dcache.overall_miss_rate::total     0.024039                       # miss rate for overall accesses
system.cpu29.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu29.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu29.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu29.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu29.dcache.writebacks::.writebacks        34663                       # number of writebacks
system.cpu29.dcache.writebacks::total           34663                       # number of writebacks
system.cpu29.dcache.replacements                74929                       # number of replacements
system.cpu29.dcache.ReadReq_hits::.cpu29.data      2322906                       # number of ReadReq hits
system.cpu29.dcache.ReadReq_hits::total       2322906                       # number of ReadReq hits
system.cpu29.dcache.ReadReq_misses::.cpu29.data        62902                       # number of ReadReq misses
system.cpu29.dcache.ReadReq_misses::total        62902                       # number of ReadReq misses
system.cpu29.dcache.ReadReq_accesses::.cpu29.data      2385808                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.ReadReq_accesses::total      2385808                       # number of ReadReq accesses(hits+misses)
system.cpu29.dcache.ReadReq_miss_rate::.cpu29.data     0.026365                       # miss rate for ReadReq accesses
system.cpu29.dcache.ReadReq_miss_rate::total     0.026365                       # miss rate for ReadReq accesses
system.cpu29.dcache.WriteReq_hits::.cpu29.data      1362093                       # number of WriteReq hits
system.cpu29.dcache.WriteReq_hits::total      1362093                       # number of WriteReq hits
system.cpu29.dcache.WriteReq_misses::.cpu29.data        16005                       # number of WriteReq misses
system.cpu29.dcache.WriteReq_misses::total        16005                       # number of WriteReq misses
system.cpu29.dcache.WriteReq_accesses::.cpu29.data      1378098                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_accesses::total      1378098                       # number of WriteReq accesses(hits+misses)
system.cpu29.dcache.WriteReq_miss_rate::.cpu29.data     0.011614                       # miss rate for WriteReq accesses
system.cpu29.dcache.WriteReq_miss_rate::total     0.011614                       # miss rate for WriteReq accesses
system.cpu29.dcache.SoftPFReq_hits::.cpu29.data           91                       # number of SoftPFReq hits
system.cpu29.dcache.SoftPFReq_hits::total           91                       # number of SoftPFReq hits
system.cpu29.dcache.SoftPFReq_misses::.cpu29.data          391                       # number of SoftPFReq misses
system.cpu29.dcache.SoftPFReq_misses::total          391                       # number of SoftPFReq misses
system.cpu29.dcache.SoftPFReq_accesses::.cpu29.data          482                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_accesses::total          482                       # number of SoftPFReq accesses(hits+misses)
system.cpu29.dcache.SoftPFReq_miss_rate::.cpu29.data     0.811203                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFReq_miss_rate::total     0.811203                       # miss rate for SoftPFReq accesses
system.cpu29.dcache.SoftPFExReq_hits::.cpu29.data        30252                       # number of SoftPFExReq hits
system.cpu29.dcache.SoftPFExReq_hits::total        30252                       # number of SoftPFExReq hits
system.cpu29.dcache.SoftPFExReq_misses::.cpu29.data         3057                       # number of SoftPFExReq misses
system.cpu29.dcache.SoftPFExReq_misses::total         3057                       # number of SoftPFExReq misses
system.cpu29.dcache.SoftPFExReq_accesses::.cpu29.data        33309                       # number of SoftPFExReq accesses(hits+misses)
system.cpu29.dcache.SoftPFExReq_accesses::total        33309                       # number of SoftPFExReq accesses(hits+misses)
system.cpu29.dcache.SoftPFExReq_miss_rate::.cpu29.data     0.091777                       # miss rate for SoftPFExReq accesses
system.cpu29.dcache.SoftPFExReq_miss_rate::total     0.091777                       # miss rate for SoftPFExReq accesses
system.cpu29.dcache.WriteLineReq_hits::.cpu29.data          673                       # number of WriteLineReq hits
system.cpu29.dcache.WriteLineReq_hits::total          673                       # number of WriteLineReq hits
system.cpu29.dcache.WriteLineReq_misses::.cpu29.data         9174                       # number of WriteLineReq misses
system.cpu29.dcache.WriteLineReq_misses::total         9174                       # number of WriteLineReq misses
system.cpu29.dcache.WriteLineReq_accesses::.cpu29.data         9847                       # number of WriteLineReq accesses(hits+misses)
system.cpu29.dcache.WriteLineReq_accesses::total         9847                       # number of WriteLineReq accesses(hits+misses)
system.cpu29.dcache.WriteLineReq_miss_rate::.cpu29.data     0.931654                       # miss rate for WriteLineReq accesses
system.cpu29.dcache.WriteLineReq_miss_rate::total     0.931654                       # miss rate for WriteLineReq accesses
system.cpu29.dcache.LoadLockedReq_hits::.cpu29.data        36255                       # number of LoadLockedReq hits
system.cpu29.dcache.LoadLockedReq_hits::total        36255                       # number of LoadLockedReq hits
system.cpu29.dcache.LoadLockedReq_misses::.cpu29.data         1002                       # number of LoadLockedReq misses
system.cpu29.dcache.LoadLockedReq_misses::total         1002                       # number of LoadLockedReq misses
system.cpu29.dcache.LoadLockedReq_accesses::.cpu29.data        37257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_accesses::total        37257                       # number of LoadLockedReq accesses(hits+misses)
system.cpu29.dcache.LoadLockedReq_miss_rate::.cpu29.data     0.026894                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.LoadLockedReq_miss_rate::total     0.026894                       # miss rate for LoadLockedReq accesses
system.cpu29.dcache.StoreCondReq_hits::.cpu29.data        36249                       # number of StoreCondReq hits
system.cpu29.dcache.StoreCondReq_hits::total        36249                       # number of StoreCondReq hits
system.cpu29.dcache.StoreCondReq_misses::.cpu29.data           88                       # number of StoreCondReq misses
system.cpu29.dcache.StoreCondReq_misses::total           88                       # number of StoreCondReq misses
system.cpu29.dcache.StoreCondReq_accesses::.cpu29.data        36337                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_accesses::total        36337                       # number of StoreCondReq accesses(hits+misses)
system.cpu29.dcache.StoreCondReq_miss_rate::.cpu29.data     0.002422                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.StoreCondReq_miss_rate::total     0.002422                       # miss rate for StoreCondReq accesses
system.cpu29.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu29.dcache.tags.tagsinuse         378.975974                       # Cycle average of tags in use
system.cpu29.dcache.tags.total_refs           3889815                       # Total number of references to valid blocks.
system.cpu29.dcache.tags.sampled_refs           86465                       # Sample count of references to valid blocks.
system.cpu29.dcache.tags.avg_refs           44.987162                       # Average number of references to valid blocks.
system.cpu29.dcache.tags.warmup_cycle    1640928944340                       # Cycle when the warmup percentage was hit.
system.cpu29.dcache.tags.occ_blocks::.cpu29.data   378.975974                       # Average occupied blocks per requestor
system.cpu29.dcache.tags.occ_percent::.cpu29.data     0.370094                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_percent::total     0.370094                       # Average percentage of cache occupancy
system.cpu29.dcache.tags.occ_task_id_blocks::1024          789                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu29.dcache.tags.age_task_id_blocks_1024::4          717                       # Occupied blocks per task id
system.cpu29.dcache.tags.occ_task_id_percent::1024     0.770508                       # Percentage of cache occupancy per task id
system.cpu29.dcache.tags.tag_accesses         7873577                       # Number of tag accesses
system.cpu29.dcache.tags.data_accesses        7873577                       # Number of data accesses
system.cpu28.numPwrStateTransitions              2937                       # Number of power state transitions
system.cpu28.pwrStateClkGateDist::samples         1462                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::mean   2601362686.613543                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::stdev  20227543292.949512                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::1000-5e+10         1458     99.73%     99.73% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::5e+10-1e+11            2      0.14%     99.86% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::3e+11-3.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateClkGateDist::total          1462                       # Distribution of time spent in the clock gated state
system.cpu28.pwrStateResidencyTicks::ON   19449253071                       # Cumulative time (in ticks) in various power states
system.cpu28.pwrStateResidencyTicks::CLK_GATED 3803192247829                       # Cumulative time (in ticks) in various power states
system.cpu28.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu28.icache.demand_hits::.cpu28.inst     10420376                       # number of demand (read+write) hits
system.cpu28.icache.demand_hits::total       10420376                       # number of demand (read+write) hits
system.cpu28.icache.overall_hits::.cpu28.inst     10420376                       # number of overall hits
system.cpu28.icache.overall_hits::total      10420376                       # number of overall hits
system.cpu28.icache.demand_misses::.cpu28.inst       117298                       # number of demand (read+write) misses
system.cpu28.icache.demand_misses::total       117298                       # number of demand (read+write) misses
system.cpu28.icache.overall_misses::.cpu28.inst       117298                       # number of overall misses
system.cpu28.icache.overall_misses::total       117298                       # number of overall misses
system.cpu28.icache.demand_accesses::.cpu28.inst     10537674                       # number of demand (read+write) accesses
system.cpu28.icache.demand_accesses::total     10537674                       # number of demand (read+write) accesses
system.cpu28.icache.overall_accesses::.cpu28.inst     10537674                       # number of overall (read+write) accesses
system.cpu28.icache.overall_accesses::total     10537674                       # number of overall (read+write) accesses
system.cpu28.icache.demand_miss_rate::.cpu28.inst     0.011131                       # miss rate for demand accesses
system.cpu28.icache.demand_miss_rate::total     0.011131                       # miss rate for demand accesses
system.cpu28.icache.overall_miss_rate::.cpu28.inst     0.011131                       # miss rate for overall accesses
system.cpu28.icache.overall_miss_rate::total     0.011131                       # miss rate for overall accesses
system.cpu28.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu28.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu28.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu28.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu28.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu28.icache.writebacks::.writebacks       116775                       # number of writebacks
system.cpu28.icache.writebacks::total          116775                       # number of writebacks
system.cpu28.icache.replacements               116775                       # number of replacements
system.cpu28.icache.ReadReq_hits::.cpu28.inst     10420376                       # number of ReadReq hits
system.cpu28.icache.ReadReq_hits::total      10420376                       # number of ReadReq hits
system.cpu28.icache.ReadReq_misses::.cpu28.inst       117298                       # number of ReadReq misses
system.cpu28.icache.ReadReq_misses::total       117298                       # number of ReadReq misses
system.cpu28.icache.ReadReq_accesses::.cpu28.inst     10537674                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.ReadReq_accesses::total     10537674                       # number of ReadReq accesses(hits+misses)
system.cpu28.icache.ReadReq_miss_rate::.cpu28.inst     0.011131                       # miss rate for ReadReq accesses
system.cpu28.icache.ReadReq_miss_rate::total     0.011131                       # miss rate for ReadReq accesses
system.cpu28.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu28.icache.tags.tagsinuse         289.491572                       # Cycle average of tags in use
system.cpu28.icache.tags.total_refs          10537674                       # Total number of references to valid blocks.
system.cpu28.icache.tags.sampled_refs          117298                       # Sample count of references to valid blocks.
system.cpu28.icache.tags.avg_refs           89.836775                       # Average number of references to valid blocks.
system.cpu28.icache.tags.warmup_cycle    1608857620860                       # Cycle when the warmup percentage was hit.
system.cpu28.icache.tags.occ_blocks::.cpu28.inst   289.491572                       # Average occupied blocks per requestor
system.cpu28.icache.tags.occ_percent::.cpu28.inst     0.565413                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_percent::total     0.565413                       # Average percentage of cache occupancy
system.cpu28.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu28.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu28.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu28.icache.tags.tag_accesses        21192646                       # Number of tag accesses
system.cpu28.icache.tags.data_accesses       21192646                       # Number of data accesses
system.cpu28.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu28.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu28.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu28.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu28.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu28.dcache.demand_hits::.cpu28.data      3797400                       # number of demand (read+write) hits
system.cpu28.dcache.demand_hits::total        3797400                       # number of demand (read+write) hits
system.cpu28.dcache.overall_hits::.cpu28.data      3828916                       # number of overall hits
system.cpu28.dcache.overall_hits::total       3828916                       # number of overall hits
system.cpu28.dcache.demand_misses::.cpu28.data       103128                       # number of demand (read+write) misses
system.cpu28.dcache.demand_misses::total       103128                       # number of demand (read+write) misses
system.cpu28.dcache.overall_misses::.cpu28.data       109152                       # number of overall misses
system.cpu28.dcache.overall_misses::total       109152                       # number of overall misses
system.cpu28.dcache.demand_accesses::.cpu28.data      3900528                       # number of demand (read+write) accesses
system.cpu28.dcache.demand_accesses::total      3900528                       # number of demand (read+write) accesses
system.cpu28.dcache.overall_accesses::.cpu28.data      3938068                       # number of overall (read+write) accesses
system.cpu28.dcache.overall_accesses::total      3938068                       # number of overall (read+write) accesses
system.cpu28.dcache.demand_miss_rate::.cpu28.data     0.026439                       # miss rate for demand accesses
system.cpu28.dcache.demand_miss_rate::total     0.026439                       # miss rate for demand accesses
system.cpu28.dcache.overall_miss_rate::.cpu28.data     0.027717                       # miss rate for overall accesses
system.cpu28.dcache.overall_miss_rate::total     0.027717                       # miss rate for overall accesses
system.cpu28.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu28.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu28.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu28.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu28.dcache.writebacks::.writebacks        35916                       # number of writebacks
system.cpu28.dcache.writebacks::total           35916                       # number of writebacks
system.cpu28.dcache.replacements                85190                       # number of replacements
system.cpu28.dcache.ReadReq_hits::.cpu28.data      2368469                       # number of ReadReq hits
system.cpu28.dcache.ReadReq_hits::total       2368469                       # number of ReadReq hits
system.cpu28.dcache.ReadReq_misses::.cpu28.data        71621                       # number of ReadReq misses
system.cpu28.dcache.ReadReq_misses::total        71621                       # number of ReadReq misses
system.cpu28.dcache.ReadReq_accesses::.cpu28.data      2440090                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.ReadReq_accesses::total      2440090                       # number of ReadReq accesses(hits+misses)
system.cpu28.dcache.ReadReq_miss_rate::.cpu28.data     0.029352                       # miss rate for ReadReq accesses
system.cpu28.dcache.ReadReq_miss_rate::total     0.029352                       # miss rate for ReadReq accesses
system.cpu28.dcache.WriteReq_hits::.cpu28.data      1428242                       # number of WriteReq hits
system.cpu28.dcache.WriteReq_hits::total      1428242                       # number of WriteReq hits
system.cpu28.dcache.WriteReq_misses::.cpu28.data        20305                       # number of WriteReq misses
system.cpu28.dcache.WriteReq_misses::total        20305                       # number of WriteReq misses
system.cpu28.dcache.WriteReq_accesses::.cpu28.data      1448547                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_accesses::total      1448547                       # number of WriteReq accesses(hits+misses)
system.cpu28.dcache.WriteReq_miss_rate::.cpu28.data     0.014017                       # miss rate for WriteReq accesses
system.cpu28.dcache.WriteReq_miss_rate::total     0.014017                       # miss rate for WriteReq accesses
system.cpu28.dcache.SoftPFReq_hits::.cpu28.data          236                       # number of SoftPFReq hits
system.cpu28.dcache.SoftPFReq_hits::total          236                       # number of SoftPFReq hits
system.cpu28.dcache.SoftPFReq_misses::.cpu28.data          441                       # number of SoftPFReq misses
system.cpu28.dcache.SoftPFReq_misses::total          441                       # number of SoftPFReq misses
system.cpu28.dcache.SoftPFReq_accesses::.cpu28.data          677                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_accesses::total          677                       # number of SoftPFReq accesses(hits+misses)
system.cpu28.dcache.SoftPFReq_miss_rate::.cpu28.data     0.651403                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFReq_miss_rate::total     0.651403                       # miss rate for SoftPFReq accesses
system.cpu28.dcache.SoftPFExReq_hits::.cpu28.data        31280                       # number of SoftPFExReq hits
system.cpu28.dcache.SoftPFExReq_hits::total        31280                       # number of SoftPFExReq hits
system.cpu28.dcache.SoftPFExReq_misses::.cpu28.data         5583                       # number of SoftPFExReq misses
system.cpu28.dcache.SoftPFExReq_misses::total         5583                       # number of SoftPFExReq misses
system.cpu28.dcache.SoftPFExReq_accesses::.cpu28.data        36863                       # number of SoftPFExReq accesses(hits+misses)
system.cpu28.dcache.SoftPFExReq_accesses::total        36863                       # number of SoftPFExReq accesses(hits+misses)
system.cpu28.dcache.SoftPFExReq_miss_rate::.cpu28.data     0.151453                       # miss rate for SoftPFExReq accesses
system.cpu28.dcache.SoftPFExReq_miss_rate::total     0.151453                       # miss rate for SoftPFExReq accesses
system.cpu28.dcache.WriteLineReq_hits::.cpu28.data          689                       # number of WriteLineReq hits
system.cpu28.dcache.WriteLineReq_hits::total          689                       # number of WriteLineReq hits
system.cpu28.dcache.WriteLineReq_misses::.cpu28.data        11202                       # number of WriteLineReq misses
system.cpu28.dcache.WriteLineReq_misses::total        11202                       # number of WriteLineReq misses
system.cpu28.dcache.WriteLineReq_accesses::.cpu28.data        11891                       # number of WriteLineReq accesses(hits+misses)
system.cpu28.dcache.WriteLineReq_accesses::total        11891                       # number of WriteLineReq accesses(hits+misses)
system.cpu28.dcache.WriteLineReq_miss_rate::.cpu28.data     0.942057                       # miss rate for WriteLineReq accesses
system.cpu28.dcache.WriteLineReq_miss_rate::total     0.942057                       # miss rate for WriteLineReq accesses
system.cpu28.dcache.LoadLockedReq_hits::.cpu28.data        41048                       # number of LoadLockedReq hits
system.cpu28.dcache.LoadLockedReq_hits::total        41048                       # number of LoadLockedReq hits
system.cpu28.dcache.LoadLockedReq_misses::.cpu28.data         1287                       # number of LoadLockedReq misses
system.cpu28.dcache.LoadLockedReq_misses::total         1287                       # number of LoadLockedReq misses
system.cpu28.dcache.LoadLockedReq_accesses::.cpu28.data        42335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_accesses::total        42335                       # number of LoadLockedReq accesses(hits+misses)
system.cpu28.dcache.LoadLockedReq_miss_rate::.cpu28.data     0.030400                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.LoadLockedReq_miss_rate::total     0.030400                       # miss rate for LoadLockedReq accesses
system.cpu28.dcache.StoreCondReq_hits::.cpu28.data        40916                       # number of StoreCondReq hits
system.cpu28.dcache.StoreCondReq_hits::total        40916                       # number of StoreCondReq hits
system.cpu28.dcache.StoreCondReq_misses::.cpu28.data          146                       # number of StoreCondReq misses
system.cpu28.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu28.dcache.StoreCondReq_accesses::.cpu28.data        41062                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_accesses::total        41062                       # number of StoreCondReq accesses(hits+misses)
system.cpu28.dcache.StoreCondReq_miss_rate::.cpu28.data     0.003556                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.StoreCondReq_miss_rate::total     0.003556                       # miss rate for StoreCondReq accesses
system.cpu28.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu28.dcache.tags.tagsinuse         388.000026                       # Cycle average of tags in use
system.cpu28.dcache.tags.total_refs           4032933                       # Total number of references to valid blocks.
system.cpu28.dcache.tags.sampled_refs          100303                       # Sample count of references to valid blocks.
system.cpu28.dcache.tags.avg_refs           40.207501                       # Average number of references to valid blocks.
system.cpu28.dcache.tags.warmup_cycle    1608857628760                       # Cycle when the warmup percentage was hit.
system.cpu28.dcache.tags.occ_blocks::.cpu28.data   388.000026                       # Average occupied blocks per requestor
system.cpu28.dcache.tags.occ_percent::.cpu28.data     0.378906                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_percent::total     0.378906                       # Average percentage of cache occupancy
system.cpu28.dcache.tags.occ_task_id_blocks::1024          779                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu28.dcache.tags.age_task_id_blocks_1024::4          770                       # Occupied blocks per task id
system.cpu28.dcache.tags.occ_task_id_percent::1024     0.760742                       # Percentage of cache occupancy per task id
system.cpu28.dcache.tags.tag_accesses         8167045                       # Number of tag accesses
system.cpu28.dcache.tags.data_accesses        8167045                       # Number of data accesses
system.cpu59.numPwrStateTransitions              2154                       # Number of power state transitions
system.cpu59.pwrStateClkGateDist::samples         1073                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::mean   3548907841.165890                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::stdev  24444578772.411987                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::1000-5e+10         1068     99.53%     99.53% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::5e+10-1e+11            2      0.19%     99.72% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::1e+11-1.5e+11            1      0.09%     99.81% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::3e+11-3.5e+11            1      0.09%     99.91% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::6.5e+11-7e+11            1      0.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateClkGateDist::total          1073                       # Distribution of time spent in the clock gated state
system.cpu59.pwrStateResidencyTicks::ON   14663387329                       # Cumulative time (in ticks) in various power states
system.cpu59.pwrStateResidencyTicks::CLK_GATED 3807978113571                       # Cumulative time (in ticks) in various power states
system.cpu59.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu59.icache.demand_hits::.cpu59.inst      7853201                       # number of demand (read+write) hits
system.cpu59.icache.demand_hits::total        7853201                       # number of demand (read+write) hits
system.cpu59.icache.overall_hits::.cpu59.inst      7853201                       # number of overall hits
system.cpu59.icache.overall_hits::total       7853201                       # number of overall hits
system.cpu59.icache.demand_misses::.cpu59.inst       111754                       # number of demand (read+write) misses
system.cpu59.icache.demand_misses::total       111754                       # number of demand (read+write) misses
system.cpu59.icache.overall_misses::.cpu59.inst       111754                       # number of overall misses
system.cpu59.icache.overall_misses::total       111754                       # number of overall misses
system.cpu59.icache.demand_accesses::.cpu59.inst      7964955                       # number of demand (read+write) accesses
system.cpu59.icache.demand_accesses::total      7964955                       # number of demand (read+write) accesses
system.cpu59.icache.overall_accesses::.cpu59.inst      7964955                       # number of overall (read+write) accesses
system.cpu59.icache.overall_accesses::total      7964955                       # number of overall (read+write) accesses
system.cpu59.icache.demand_miss_rate::.cpu59.inst     0.014031                       # miss rate for demand accesses
system.cpu59.icache.demand_miss_rate::total     0.014031                       # miss rate for demand accesses
system.cpu59.icache.overall_miss_rate::.cpu59.inst     0.014031                       # miss rate for overall accesses
system.cpu59.icache.overall_miss_rate::total     0.014031                       # miss rate for overall accesses
system.cpu59.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu59.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu59.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu59.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu59.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu59.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu59.icache.writebacks::.writebacks       111231                       # number of writebacks
system.cpu59.icache.writebacks::total          111231                       # number of writebacks
system.cpu59.icache.replacements               111231                       # number of replacements
system.cpu59.icache.ReadReq_hits::.cpu59.inst      7853201                       # number of ReadReq hits
system.cpu59.icache.ReadReq_hits::total       7853201                       # number of ReadReq hits
system.cpu59.icache.ReadReq_misses::.cpu59.inst       111754                       # number of ReadReq misses
system.cpu59.icache.ReadReq_misses::total       111754                       # number of ReadReq misses
system.cpu59.icache.ReadReq_accesses::.cpu59.inst      7964955                       # number of ReadReq accesses(hits+misses)
system.cpu59.icache.ReadReq_accesses::total      7964955                       # number of ReadReq accesses(hits+misses)
system.cpu59.icache.ReadReq_miss_rate::.cpu59.inst     0.014031                       # miss rate for ReadReq accesses
system.cpu59.icache.ReadReq_miss_rate::total     0.014031                       # miss rate for ReadReq accesses
system.cpu59.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu59.icache.tags.tagsinuse         161.810992                       # Cycle average of tags in use
system.cpu59.icache.tags.total_refs           7964955                       # Total number of references to valid blocks.
system.cpu59.icache.tags.sampled_refs          111754                       # Sample count of references to valid blocks.
system.cpu59.icache.tags.avg_refs           71.272214                       # Average number of references to valid blocks.
system.cpu59.icache.tags.warmup_cycle    2603076953220                       # Cycle when the warmup percentage was hit.
system.cpu59.icache.tags.occ_blocks::.cpu59.inst   161.810992                       # Average occupied blocks per requestor
system.cpu59.icache.tags.occ_percent::.cpu59.inst     0.316037                       # Average percentage of cache occupancy
system.cpu59.icache.tags.occ_percent::total     0.316037                       # Average percentage of cache occupancy
system.cpu59.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu59.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu59.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu59.icache.tags.tag_accesses        16041664                       # Number of tag accesses
system.cpu59.icache.tags.data_accesses       16041664                       # Number of data accesses
system.cpu59.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu59.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu59.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu59.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu59.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu59.dcache.demand_hits::.cpu59.data      2894900                       # number of demand (read+write) hits
system.cpu59.dcache.demand_hits::total        2894900                       # number of demand (read+write) hits
system.cpu59.dcache.overall_hits::.cpu59.data      2920450                       # number of overall hits
system.cpu59.dcache.overall_hits::total       2920450                       # number of overall hits
system.cpu59.dcache.demand_misses::.cpu59.data        84702                       # number of demand (read+write) misses
system.cpu59.dcache.demand_misses::total        84702                       # number of demand (read+write) misses
system.cpu59.dcache.overall_misses::.cpu59.data        88426                       # number of overall misses
system.cpu59.dcache.overall_misses::total        88426                       # number of overall misses
system.cpu59.dcache.demand_accesses::.cpu59.data      2979602                       # number of demand (read+write) accesses
system.cpu59.dcache.demand_accesses::total      2979602                       # number of demand (read+write) accesses
system.cpu59.dcache.overall_accesses::.cpu59.data      3008876                       # number of overall (read+write) accesses
system.cpu59.dcache.overall_accesses::total      3008876                       # number of overall (read+write) accesses
system.cpu59.dcache.demand_miss_rate::.cpu59.data     0.028427                       # miss rate for demand accesses
system.cpu59.dcache.demand_miss_rate::total     0.028427                       # miss rate for demand accesses
system.cpu59.dcache.overall_miss_rate::.cpu59.data     0.029388                       # miss rate for overall accesses
system.cpu59.dcache.overall_miss_rate::total     0.029388                       # miss rate for overall accesses
system.cpu59.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu59.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu59.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu59.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu59.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu59.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu59.dcache.writebacks::.writebacks        33778                       # number of writebacks
system.cpu59.dcache.writebacks::total           33778                       # number of writebacks
system.cpu59.dcache.replacements                74484                       # number of replacements
system.cpu59.dcache.ReadReq_hits::.cpu59.data      1820972                       # number of ReadReq hits
system.cpu59.dcache.ReadReq_hits::total       1820972                       # number of ReadReq hits
system.cpu59.dcache.ReadReq_misses::.cpu59.data        58184                       # number of ReadReq misses
system.cpu59.dcache.ReadReq_misses::total        58184                       # number of ReadReq misses
system.cpu59.dcache.ReadReq_accesses::.cpu59.data      1879156                       # number of ReadReq accesses(hits+misses)
system.cpu59.dcache.ReadReq_accesses::total      1879156                       # number of ReadReq accesses(hits+misses)
system.cpu59.dcache.ReadReq_miss_rate::.cpu59.data     0.030963                       # miss rate for ReadReq accesses
system.cpu59.dcache.ReadReq_miss_rate::total     0.030963                       # miss rate for ReadReq accesses
system.cpu59.dcache.WriteReq_hits::.cpu59.data      1073315                       # number of WriteReq hits
system.cpu59.dcache.WriteReq_hits::total      1073315                       # number of WriteReq hits
system.cpu59.dcache.WriteReq_misses::.cpu59.data        17039                       # number of WriteReq misses
system.cpu59.dcache.WriteReq_misses::total        17039                       # number of WriteReq misses
system.cpu59.dcache.WriteReq_accesses::.cpu59.data      1090354                       # number of WriteReq accesses(hits+misses)
system.cpu59.dcache.WriteReq_accesses::total      1090354                       # number of WriteReq accesses(hits+misses)
system.cpu59.dcache.WriteReq_miss_rate::.cpu59.data     0.015627                       # miss rate for WriteReq accesses
system.cpu59.dcache.WriteReq_miss_rate::total     0.015627                       # miss rate for WriteReq accesses
system.cpu59.dcache.SoftPFReq_hits::.cpu59.data          235                       # number of SoftPFReq hits
system.cpu59.dcache.SoftPFReq_hits::total          235                       # number of SoftPFReq hits
system.cpu59.dcache.SoftPFReq_misses::.cpu59.data          506                       # number of SoftPFReq misses
system.cpu59.dcache.SoftPFReq_misses::total          506                       # number of SoftPFReq misses
system.cpu59.dcache.SoftPFReq_accesses::.cpu59.data          741                       # number of SoftPFReq accesses(hits+misses)
system.cpu59.dcache.SoftPFReq_accesses::total          741                       # number of SoftPFReq accesses(hits+misses)
system.cpu59.dcache.SoftPFReq_miss_rate::.cpu59.data     0.682861                       # miss rate for SoftPFReq accesses
system.cpu59.dcache.SoftPFReq_miss_rate::total     0.682861                       # miss rate for SoftPFReq accesses
system.cpu59.dcache.SoftPFExReq_hits::.cpu59.data        25315                       # number of SoftPFExReq hits
system.cpu59.dcache.SoftPFExReq_hits::total        25315                       # number of SoftPFExReq hits
system.cpu59.dcache.SoftPFExReq_misses::.cpu59.data         3218                       # number of SoftPFExReq misses
system.cpu59.dcache.SoftPFExReq_misses::total         3218                       # number of SoftPFExReq misses
system.cpu59.dcache.SoftPFExReq_accesses::.cpu59.data        28533                       # number of SoftPFExReq accesses(hits+misses)
system.cpu59.dcache.SoftPFExReq_accesses::total        28533                       # number of SoftPFExReq accesses(hits+misses)
system.cpu59.dcache.SoftPFExReq_miss_rate::.cpu59.data     0.112782                       # miss rate for SoftPFExReq accesses
system.cpu59.dcache.SoftPFExReq_miss_rate::total     0.112782                       # miss rate for SoftPFExReq accesses
system.cpu59.dcache.WriteLineReq_hits::.cpu59.data          613                       # number of WriteLineReq hits
system.cpu59.dcache.WriteLineReq_hits::total          613                       # number of WriteLineReq hits
system.cpu59.dcache.WriteLineReq_misses::.cpu59.data         9479                       # number of WriteLineReq misses
system.cpu59.dcache.WriteLineReq_misses::total         9479                       # number of WriteLineReq misses
system.cpu59.dcache.WriteLineReq_accesses::.cpu59.data        10092                       # number of WriteLineReq accesses(hits+misses)
system.cpu59.dcache.WriteLineReq_accesses::total        10092                       # number of WriteLineReq accesses(hits+misses)
system.cpu59.dcache.WriteLineReq_miss_rate::.cpu59.data     0.939259                       # miss rate for WriteLineReq accesses
system.cpu59.dcache.WriteLineReq_miss_rate::total     0.939259                       # miss rate for WriteLineReq accesses
system.cpu59.dcache.LoadLockedReq_hits::.cpu59.data        30049                       # number of LoadLockedReq hits
system.cpu59.dcache.LoadLockedReq_hits::total        30049                       # number of LoadLockedReq hits
system.cpu59.dcache.LoadLockedReq_misses::.cpu59.data          962                       # number of LoadLockedReq misses
system.cpu59.dcache.LoadLockedReq_misses::total          962                       # number of LoadLockedReq misses
system.cpu59.dcache.LoadLockedReq_accesses::.cpu59.data        31011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu59.dcache.LoadLockedReq_accesses::total        31011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu59.dcache.LoadLockedReq_miss_rate::.cpu59.data     0.031021                       # miss rate for LoadLockedReq accesses
system.cpu59.dcache.LoadLockedReq_miss_rate::total     0.031021                       # miss rate for LoadLockedReq accesses
system.cpu59.dcache.StoreCondReq_hits::.cpu59.data        30084                       # number of StoreCondReq hits
system.cpu59.dcache.StoreCondReq_hits::total        30084                       # number of StoreCondReq hits
system.cpu59.dcache.StoreCondReq_misses::.cpu59.data          102                       # number of StoreCondReq misses
system.cpu59.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu59.dcache.StoreCondReq_accesses::.cpu59.data        30186                       # number of StoreCondReq accesses(hits+misses)
system.cpu59.dcache.StoreCondReq_accesses::total        30186                       # number of StoreCondReq accesses(hits+misses)
system.cpu59.dcache.StoreCondReq_miss_rate::.cpu59.data     0.003379                       # miss rate for StoreCondReq accesses
system.cpu59.dcache.StoreCondReq_miss_rate::total     0.003379                       # miss rate for StoreCondReq accesses
system.cpu59.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu59.dcache.tags.tagsinuse         238.576950                       # Cycle average of tags in use
system.cpu59.dcache.tags.total_refs           3078194                       # Total number of references to valid blocks.
system.cpu59.dcache.tags.sampled_refs           84487                       # Sample count of references to valid blocks.
system.cpu59.dcache.tags.avg_refs           36.433937                       # Average number of references to valid blocks.
system.cpu59.dcache.tags.warmup_cycle    2603076961120                       # Cycle when the warmup percentage was hit.
system.cpu59.dcache.tags.occ_blocks::.cpu59.data   238.576950                       # Average occupied blocks per requestor
system.cpu59.dcache.tags.occ_percent::.cpu59.data     0.232985                       # Average percentage of cache occupancy
system.cpu59.dcache.tags.occ_percent::total     0.232985                       # Average percentage of cache occupancy
system.cpu59.dcache.tags.occ_task_id_blocks::1024          731                       # Occupied blocks per task id
system.cpu59.dcache.tags.age_task_id_blocks_1024::4          731                       # Occupied blocks per task id
system.cpu59.dcache.tags.occ_task_id_percent::1024     0.713867                       # Percentage of cache occupancy per task id
system.cpu59.dcache.tags.tag_accesses         6241021                       # Number of tag accesses
system.cpu59.dcache.tags.data_accesses        6241021                       # Number of data accesses
system.cpu25.numPwrStateTransitions              3167                       # Number of power state transitions
system.cpu25.pwrStateClkGateDist::samples         1575                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::mean   2415091936.015873                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::stdev  18790647334.894562                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::1000-5e+10         1571     99.75%     99.75% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::5e+10-1e+11            2      0.13%     99.87% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::2.5e+11-3e+11            1      0.06%     99.94% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::6.5e+11-7e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateClkGateDist::total          1575                       # Distribution of time spent in the clock gated state
system.cpu25.pwrStateResidencyTicks::ON   18871701675                       # Cumulative time (in ticks) in various power states
system.cpu25.pwrStateResidencyTicks::CLK_GATED 3803769799225                       # Cumulative time (in ticks) in various power states
system.cpu25.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu25.icache.demand_hits::.cpu25.inst     10088723                       # number of demand (read+write) hits
system.cpu25.icache.demand_hits::total       10088723                       # number of demand (read+write) hits
system.cpu25.icache.overall_hits::.cpu25.inst     10088723                       # number of overall hits
system.cpu25.icache.overall_hits::total      10088723                       # number of overall hits
system.cpu25.icache.demand_misses::.cpu25.inst       120711                       # number of demand (read+write) misses
system.cpu25.icache.demand_misses::total       120711                       # number of demand (read+write) misses
system.cpu25.icache.overall_misses::.cpu25.inst       120711                       # number of overall misses
system.cpu25.icache.overall_misses::total       120711                       # number of overall misses
system.cpu25.icache.demand_accesses::.cpu25.inst     10209434                       # number of demand (read+write) accesses
system.cpu25.icache.demand_accesses::total     10209434                       # number of demand (read+write) accesses
system.cpu25.icache.overall_accesses::.cpu25.inst     10209434                       # number of overall (read+write) accesses
system.cpu25.icache.overall_accesses::total     10209434                       # number of overall (read+write) accesses
system.cpu25.icache.demand_miss_rate::.cpu25.inst     0.011823                       # miss rate for demand accesses
system.cpu25.icache.demand_miss_rate::total     0.011823                       # miss rate for demand accesses
system.cpu25.icache.overall_miss_rate::.cpu25.inst     0.011823                       # miss rate for overall accesses
system.cpu25.icache.overall_miss_rate::total     0.011823                       # miss rate for overall accesses
system.cpu25.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu25.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu25.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu25.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu25.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu25.icache.writebacks::.writebacks       120188                       # number of writebacks
system.cpu25.icache.writebacks::total          120188                       # number of writebacks
system.cpu25.icache.replacements               120188                       # number of replacements
system.cpu25.icache.ReadReq_hits::.cpu25.inst     10088723                       # number of ReadReq hits
system.cpu25.icache.ReadReq_hits::total      10088723                       # number of ReadReq hits
system.cpu25.icache.ReadReq_misses::.cpu25.inst       120711                       # number of ReadReq misses
system.cpu25.icache.ReadReq_misses::total       120711                       # number of ReadReq misses
system.cpu25.icache.ReadReq_accesses::.cpu25.inst     10209434                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.ReadReq_accesses::total     10209434                       # number of ReadReq accesses(hits+misses)
system.cpu25.icache.ReadReq_miss_rate::.cpu25.inst     0.011823                       # miss rate for ReadReq accesses
system.cpu25.icache.ReadReq_miss_rate::total     0.011823                       # miss rate for ReadReq accesses
system.cpu25.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu25.icache.tags.tagsinuse         302.351440                       # Cycle average of tags in use
system.cpu25.icache.tags.total_refs          10209434                       # Total number of references to valid blocks.
system.cpu25.icache.tags.sampled_refs          120711                       # Sample count of references to valid blocks.
system.cpu25.icache.tags.avg_refs           84.577495                       # Average number of references to valid blocks.
system.cpu25.icache.tags.warmup_cycle    1512643860560                       # Cycle when the warmup percentage was hit.
system.cpu25.icache.tags.occ_blocks::.cpu25.inst   302.351440                       # Average occupied blocks per requestor
system.cpu25.icache.tags.occ_percent::.cpu25.inst     0.590530                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_percent::total     0.590530                       # Average percentage of cache occupancy
system.cpu25.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu25.icache.tags.age_task_id_blocks_1024::4          473                       # Occupied blocks per task id
system.cpu25.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu25.icache.tags.tag_accesses        20539579                       # Number of tag accesses
system.cpu25.icache.tags.data_accesses       20539579                       # Number of data accesses
system.cpu25.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu25.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu25.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu25.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu25.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu25.dcache.demand_hits::.cpu25.data      3688038                       # number of demand (read+write) hits
system.cpu25.dcache.demand_hits::total        3688038                       # number of demand (read+write) hits
system.cpu25.dcache.overall_hits::.cpu25.data      3713231                       # number of overall hits
system.cpu25.dcache.overall_hits::total       3713231                       # number of overall hits
system.cpu25.dcache.demand_misses::.cpu25.data        88914                       # number of demand (read+write) misses
system.cpu25.dcache.demand_misses::total        88914                       # number of demand (read+write) misses
system.cpu25.dcache.overall_misses::.cpu25.data        95113                       # number of overall misses
system.cpu25.dcache.overall_misses::total        95113                       # number of overall misses
system.cpu25.dcache.demand_accesses::.cpu25.data      3776952                       # number of demand (read+write) accesses
system.cpu25.dcache.demand_accesses::total      3776952                       # number of demand (read+write) accesses
system.cpu25.dcache.overall_accesses::.cpu25.data      3808344                       # number of overall (read+write) accesses
system.cpu25.dcache.overall_accesses::total      3808344                       # number of overall (read+write) accesses
system.cpu25.dcache.demand_miss_rate::.cpu25.data     0.023541                       # miss rate for demand accesses
system.cpu25.dcache.demand_miss_rate::total     0.023541                       # miss rate for demand accesses
system.cpu25.dcache.overall_miss_rate::.cpu25.data     0.024975                       # miss rate for overall accesses
system.cpu25.dcache.overall_miss_rate::total     0.024975                       # miss rate for overall accesses
system.cpu25.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu25.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu25.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu25.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu25.dcache.writebacks::.writebacks        29635                       # number of writebacks
system.cpu25.dcache.writebacks::total           29635                       # number of writebacks
system.cpu25.dcache.replacements                70902                       # number of replacements
system.cpu25.dcache.ReadReq_hits::.cpu25.data      2305092                       # number of ReadReq hits
system.cpu25.dcache.ReadReq_hits::total       2305092                       # number of ReadReq hits
system.cpu25.dcache.ReadReq_misses::.cpu25.data        63590                       # number of ReadReq misses
system.cpu25.dcache.ReadReq_misses::total        63590                       # number of ReadReq misses
system.cpu25.dcache.ReadReq_accesses::.cpu25.data      2368682                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.ReadReq_accesses::total      2368682                       # number of ReadReq accesses(hits+misses)
system.cpu25.dcache.ReadReq_miss_rate::.cpu25.data     0.026846                       # miss rate for ReadReq accesses
system.cpu25.dcache.ReadReq_miss_rate::total     0.026846                       # miss rate for ReadReq accesses
system.cpu25.dcache.WriteReq_hits::.cpu25.data      1382447                       # number of WriteReq hits
system.cpu25.dcache.WriteReq_hits::total      1382447                       # number of WriteReq hits
system.cpu25.dcache.WriteReq_misses::.cpu25.data        16825                       # number of WriteReq misses
system.cpu25.dcache.WriteReq_misses::total        16825                       # number of WriteReq misses
system.cpu25.dcache.WriteReq_accesses::.cpu25.data      1399272                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_accesses::total      1399272                       # number of WriteReq accesses(hits+misses)
system.cpu25.dcache.WriteReq_miss_rate::.cpu25.data     0.012024                       # miss rate for WriteReq accesses
system.cpu25.dcache.WriteReq_miss_rate::total     0.012024                       # miss rate for WriteReq accesses
system.cpu25.dcache.SoftPFReq_hits::.cpu25.data          139                       # number of SoftPFReq hits
system.cpu25.dcache.SoftPFReq_hits::total          139                       # number of SoftPFReq hits
system.cpu25.dcache.SoftPFReq_misses::.cpu25.data          339                       # number of SoftPFReq misses
system.cpu25.dcache.SoftPFReq_misses::total          339                       # number of SoftPFReq misses
system.cpu25.dcache.SoftPFReq_accesses::.cpu25.data          478                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_accesses::total          478                       # number of SoftPFReq accesses(hits+misses)
system.cpu25.dcache.SoftPFReq_miss_rate::.cpu25.data     0.709205                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFReq_miss_rate::total     0.709205                       # miss rate for SoftPFReq accesses
system.cpu25.dcache.SoftPFExReq_hits::.cpu25.data        25054                       # number of SoftPFExReq hits
system.cpu25.dcache.SoftPFExReq_hits::total        25054                       # number of SoftPFExReq hits
system.cpu25.dcache.SoftPFExReq_misses::.cpu25.data         5860                       # number of SoftPFExReq misses
system.cpu25.dcache.SoftPFExReq_misses::total         5860                       # number of SoftPFExReq misses
system.cpu25.dcache.SoftPFExReq_accesses::.cpu25.data        30914                       # number of SoftPFExReq accesses(hits+misses)
system.cpu25.dcache.SoftPFExReq_accesses::total        30914                       # number of SoftPFExReq accesses(hits+misses)
system.cpu25.dcache.SoftPFExReq_miss_rate::.cpu25.data     0.189558                       # miss rate for SoftPFExReq accesses
system.cpu25.dcache.SoftPFExReq_miss_rate::total     0.189558                       # miss rate for SoftPFExReq accesses
system.cpu25.dcache.WriteLineReq_hits::.cpu25.data          499                       # number of WriteLineReq hits
system.cpu25.dcache.WriteLineReq_hits::total          499                       # number of WriteLineReq hits
system.cpu25.dcache.WriteLineReq_misses::.cpu25.data         8499                       # number of WriteLineReq misses
system.cpu25.dcache.WriteLineReq_misses::total         8499                       # number of WriteLineReq misses
system.cpu25.dcache.WriteLineReq_accesses::.cpu25.data         8998                       # number of WriteLineReq accesses(hits+misses)
system.cpu25.dcache.WriteLineReq_accesses::total         8998                       # number of WriteLineReq accesses(hits+misses)
system.cpu25.dcache.WriteLineReq_miss_rate::.cpu25.data     0.944543                       # miss rate for WriteLineReq accesses
system.cpu25.dcache.WriteLineReq_miss_rate::total     0.944543                       # miss rate for WriteLineReq accesses
system.cpu25.dcache.LoadLockedReq_hits::.cpu25.data        35007                       # number of LoadLockedReq hits
system.cpu25.dcache.LoadLockedReq_hits::total        35007                       # number of LoadLockedReq hits
system.cpu25.dcache.LoadLockedReq_misses::.cpu25.data         1200                       # number of LoadLockedReq misses
system.cpu25.dcache.LoadLockedReq_misses::total         1200                       # number of LoadLockedReq misses
system.cpu25.dcache.LoadLockedReq_accesses::.cpu25.data        36207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_accesses::total        36207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu25.dcache.LoadLockedReq_miss_rate::.cpu25.data     0.033143                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.LoadLockedReq_miss_rate::total     0.033143                       # miss rate for LoadLockedReq accesses
system.cpu25.dcache.StoreCondReq_hits::.cpu25.data        34813                       # number of StoreCondReq hits
system.cpu25.dcache.StoreCondReq_hits::total        34813                       # number of StoreCondReq hits
system.cpu25.dcache.StoreCondReq_misses::.cpu25.data          130                       # number of StoreCondReq misses
system.cpu25.dcache.StoreCondReq_misses::total          130                       # number of StoreCondReq misses
system.cpu25.dcache.StoreCondReq_accesses::.cpu25.data        34943                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_accesses::total        34943                       # number of StoreCondReq accesses(hits+misses)
system.cpu25.dcache.StoreCondReq_miss_rate::.cpu25.data     0.003720                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.StoreCondReq_miss_rate::total     0.003720                       # miss rate for StoreCondReq accesses
system.cpu25.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu25.dcache.tags.tagsinuse         415.570585                       # Cycle average of tags in use
system.cpu25.dcache.tags.total_refs           3886894                       # Total number of references to valid blocks.
system.cpu25.dcache.tags.sampled_refs           86507                       # Sample count of references to valid blocks.
system.cpu25.dcache.tags.avg_refs           44.931555                       # Average number of references to valid blocks.
system.cpu25.dcache.tags.warmup_cycle    1512643868460                       # Cycle when the warmup percentage was hit.
system.cpu25.dcache.tags.occ_blocks::.cpu25.data   415.570585                       # Average occupied blocks per requestor
system.cpu25.dcache.tags.occ_percent::.cpu25.data     0.405831                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_percent::total     0.405831                       # Average percentage of cache occupancy
system.cpu25.dcache.tags.occ_task_id_blocks::1024          863                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu25.dcache.tags.age_task_id_blocks_1024::4          855                       # Occupied blocks per task id
system.cpu25.dcache.tags.occ_task_id_percent::1024     0.842773                       # Percentage of cache occupancy per task id
system.cpu25.dcache.tags.tag_accesses         7870715                       # Number of tag accesses
system.cpu25.dcache.tags.data_accesses        7870715                       # Number of data accesses
system.cpu24.numPwrStateTransitions              2603                       # Number of power state transitions
system.cpu24.pwrStateClkGateDist::samples         1299                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::mean   2929585946.598922                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::stdev  21260972333.523598                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::1000-5e+10         1292     99.46%     99.46% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::5e+10-1e+11            3      0.23%     99.69% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::1e+11-1.5e+11            2      0.15%     99.85% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::2.5e+11-3e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateClkGateDist::total          1299                       # Distribution of time spent in the clock gated state
system.cpu24.pwrStateResidencyTicks::ON   17109356268                       # Cumulative time (in ticks) in various power states
system.cpu24.pwrStateResidencyTicks::CLK_GATED 3805532144632                       # Cumulative time (in ticks) in various power states
system.cpu24.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu24.icache.demand_hits::.cpu24.inst      9158924                       # number of demand (read+write) hits
system.cpu24.icache.demand_hits::total        9158924                       # number of demand (read+write) hits
system.cpu24.icache.overall_hits::.cpu24.inst      9158924                       # number of overall hits
system.cpu24.icache.overall_hits::total       9158924                       # number of overall hits
system.cpu24.icache.demand_misses::.cpu24.inst       104581                       # number of demand (read+write) misses
system.cpu24.icache.demand_misses::total       104581                       # number of demand (read+write) misses
system.cpu24.icache.overall_misses::.cpu24.inst       104581                       # number of overall misses
system.cpu24.icache.overall_misses::total       104581                       # number of overall misses
system.cpu24.icache.demand_accesses::.cpu24.inst      9263505                       # number of demand (read+write) accesses
system.cpu24.icache.demand_accesses::total      9263505                       # number of demand (read+write) accesses
system.cpu24.icache.overall_accesses::.cpu24.inst      9263505                       # number of overall (read+write) accesses
system.cpu24.icache.overall_accesses::total      9263505                       # number of overall (read+write) accesses
system.cpu24.icache.demand_miss_rate::.cpu24.inst     0.011290                       # miss rate for demand accesses
system.cpu24.icache.demand_miss_rate::total     0.011290                       # miss rate for demand accesses
system.cpu24.icache.overall_miss_rate::.cpu24.inst     0.011290                       # miss rate for overall accesses
system.cpu24.icache.overall_miss_rate::total     0.011290                       # miss rate for overall accesses
system.cpu24.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu24.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu24.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu24.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu24.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu24.icache.writebacks::.writebacks       104058                       # number of writebacks
system.cpu24.icache.writebacks::total          104058                       # number of writebacks
system.cpu24.icache.replacements               104058                       # number of replacements
system.cpu24.icache.ReadReq_hits::.cpu24.inst      9158924                       # number of ReadReq hits
system.cpu24.icache.ReadReq_hits::total       9158924                       # number of ReadReq hits
system.cpu24.icache.ReadReq_misses::.cpu24.inst       104581                       # number of ReadReq misses
system.cpu24.icache.ReadReq_misses::total       104581                       # number of ReadReq misses
system.cpu24.icache.ReadReq_accesses::.cpu24.inst      9263505                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.ReadReq_accesses::total      9263505                       # number of ReadReq accesses(hits+misses)
system.cpu24.icache.ReadReq_miss_rate::.cpu24.inst     0.011290                       # miss rate for ReadReq accesses
system.cpu24.icache.ReadReq_miss_rate::total     0.011290                       # miss rate for ReadReq accesses
system.cpu24.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu24.icache.tags.tagsinuse         306.471514                       # Cycle average of tags in use
system.cpu24.icache.tags.total_refs           9263505                       # Total number of references to valid blocks.
system.cpu24.icache.tags.sampled_refs          104581                       # Sample count of references to valid blocks.
system.cpu24.icache.tags.avg_refs           88.577323                       # Average number of references to valid blocks.
system.cpu24.icache.tags.warmup_cycle    1480570664780                       # Cycle when the warmup percentage was hit.
system.cpu24.icache.tags.occ_blocks::.cpu24.inst   306.471514                       # Average occupied blocks per requestor
system.cpu24.icache.tags.occ_percent::.cpu24.inst     0.598577                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_percent::total     0.598577                       # Average percentage of cache occupancy
system.cpu24.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu24.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu24.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu24.icache.tags.tag_accesses        18631591                       # Number of tag accesses
system.cpu24.icache.tags.data_accesses       18631591                       # Number of data accesses
system.cpu24.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu24.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu24.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu24.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu24.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu24.dcache.demand_hits::.cpu24.data      3357629                       # number of demand (read+write) hits
system.cpu24.dcache.demand_hits::total        3357629                       # number of demand (read+write) hits
system.cpu24.dcache.overall_hits::.cpu24.data      3382105                       # number of overall hits
system.cpu24.dcache.overall_hits::total       3382105                       # number of overall hits
system.cpu24.dcache.demand_misses::.cpu24.data        96594                       # number of demand (read+write) misses
system.cpu24.dcache.demand_misses::total        96594                       # number of demand (read+write) misses
system.cpu24.dcache.overall_misses::.cpu24.data       100715                       # number of overall misses
system.cpu24.dcache.overall_misses::total       100715                       # number of overall misses
system.cpu24.dcache.demand_accesses::.cpu24.data      3454223                       # number of demand (read+write) accesses
system.cpu24.dcache.demand_accesses::total      3454223                       # number of demand (read+write) accesses
system.cpu24.dcache.overall_accesses::.cpu24.data      3482820                       # number of overall (read+write) accesses
system.cpu24.dcache.overall_accesses::total      3482820                       # number of overall (read+write) accesses
system.cpu24.dcache.demand_miss_rate::.cpu24.data     0.027964                       # miss rate for demand accesses
system.cpu24.dcache.demand_miss_rate::total     0.027964                       # miss rate for demand accesses
system.cpu24.dcache.overall_miss_rate::.cpu24.data     0.028918                       # miss rate for overall accesses
system.cpu24.dcache.overall_miss_rate::total     0.028918                       # miss rate for overall accesses
system.cpu24.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu24.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu24.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu24.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu24.dcache.writebacks::.writebacks        36902                       # number of writebacks
system.cpu24.dcache.writebacks::total           36902                       # number of writebacks
system.cpu24.dcache.replacements                82278                       # number of replacements
system.cpu24.dcache.ReadReq_hits::.cpu24.data      2104873                       # number of ReadReq hits
system.cpu24.dcache.ReadReq_hits::total       2104873                       # number of ReadReq hits
system.cpu24.dcache.ReadReq_misses::.cpu24.data        63605                       # number of ReadReq misses
system.cpu24.dcache.ReadReq_misses::total        63605                       # number of ReadReq misses
system.cpu24.dcache.ReadReq_accesses::.cpu24.data      2168478                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.ReadReq_accesses::total      2168478                       # number of ReadReq accesses(hits+misses)
system.cpu24.dcache.ReadReq_miss_rate::.cpu24.data     0.029332                       # miss rate for ReadReq accesses
system.cpu24.dcache.ReadReq_miss_rate::total     0.029332                       # miss rate for ReadReq accesses
system.cpu24.dcache.WriteReq_hits::.cpu24.data      1251939                       # number of WriteReq hits
system.cpu24.dcache.WriteReq_hits::total      1251939                       # number of WriteReq hits
system.cpu24.dcache.WriteReq_misses::.cpu24.data        18240                       # number of WriteReq misses
system.cpu24.dcache.WriteReq_misses::total        18240                       # number of WriteReq misses
system.cpu24.dcache.WriteReq_accesses::.cpu24.data      1270179                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_accesses::total      1270179                       # number of WriteReq accesses(hits+misses)
system.cpu24.dcache.WriteReq_miss_rate::.cpu24.data     0.014360                       # miss rate for WriteReq accesses
system.cpu24.dcache.WriteReq_miss_rate::total     0.014360                       # miss rate for WriteReq accesses
system.cpu24.dcache.SoftPFReq_hits::.cpu24.data          190                       # number of SoftPFReq hits
system.cpu24.dcache.SoftPFReq_hits::total          190                       # number of SoftPFReq hits
system.cpu24.dcache.SoftPFReq_misses::.cpu24.data          596                       # number of SoftPFReq misses
system.cpu24.dcache.SoftPFReq_misses::total          596                       # number of SoftPFReq misses
system.cpu24.dcache.SoftPFReq_accesses::.cpu24.data          786                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_accesses::total          786                       # number of SoftPFReq accesses(hits+misses)
system.cpu24.dcache.SoftPFReq_miss_rate::.cpu24.data     0.758270                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFReq_miss_rate::total     0.758270                       # miss rate for SoftPFReq accesses
system.cpu24.dcache.SoftPFExReq_hits::.cpu24.data        24286                       # number of SoftPFExReq hits
system.cpu24.dcache.SoftPFExReq_hits::total        24286                       # number of SoftPFExReq hits
system.cpu24.dcache.SoftPFExReq_misses::.cpu24.data         3525                       # number of SoftPFExReq misses
system.cpu24.dcache.SoftPFExReq_misses::total         3525                       # number of SoftPFExReq misses
system.cpu24.dcache.SoftPFExReq_accesses::.cpu24.data        27811                       # number of SoftPFExReq accesses(hits+misses)
system.cpu24.dcache.SoftPFExReq_accesses::total        27811                       # number of SoftPFExReq accesses(hits+misses)
system.cpu24.dcache.SoftPFExReq_miss_rate::.cpu24.data     0.126748                       # miss rate for SoftPFExReq accesses
system.cpu24.dcache.SoftPFExReq_miss_rate::total     0.126748                       # miss rate for SoftPFExReq accesses
system.cpu24.dcache.WriteLineReq_hits::.cpu24.data          817                       # number of WriteLineReq hits
system.cpu24.dcache.WriteLineReq_hits::total          817                       # number of WriteLineReq hits
system.cpu24.dcache.WriteLineReq_misses::.cpu24.data        14749                       # number of WriteLineReq misses
system.cpu24.dcache.WriteLineReq_misses::total        14749                       # number of WriteLineReq misses
system.cpu24.dcache.WriteLineReq_accesses::.cpu24.data        15566                       # number of WriteLineReq accesses(hits+misses)
system.cpu24.dcache.WriteLineReq_accesses::total        15566                       # number of WriteLineReq accesses(hits+misses)
system.cpu24.dcache.WriteLineReq_miss_rate::.cpu24.data     0.947514                       # miss rate for WriteLineReq accesses
system.cpu24.dcache.WriteLineReq_miss_rate::total     0.947514                       # miss rate for WriteLineReq accesses
system.cpu24.dcache.LoadLockedReq_hits::.cpu24.data        29100                       # number of LoadLockedReq hits
system.cpu24.dcache.LoadLockedReq_hits::total        29100                       # number of LoadLockedReq hits
system.cpu24.dcache.LoadLockedReq_misses::.cpu24.data         1069                       # number of LoadLockedReq misses
system.cpu24.dcache.LoadLockedReq_misses::total         1069                       # number of LoadLockedReq misses
system.cpu24.dcache.LoadLockedReq_accesses::.cpu24.data        30169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_accesses::total        30169                       # number of LoadLockedReq accesses(hits+misses)
system.cpu24.dcache.LoadLockedReq_miss_rate::.cpu24.data     0.035434                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.LoadLockedReq_miss_rate::total     0.035434                       # miss rate for LoadLockedReq accesses
system.cpu24.dcache.StoreCondReq_hits::.cpu24.data        29047                       # number of StoreCondReq hits
system.cpu24.dcache.StoreCondReq_hits::total        29047                       # number of StoreCondReq hits
system.cpu24.dcache.StoreCondReq_misses::.cpu24.data          102                       # number of StoreCondReq misses
system.cpu24.dcache.StoreCondReq_misses::total          102                       # number of StoreCondReq misses
system.cpu24.dcache.StoreCondReq_accesses::.cpu24.data        29149                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_accesses::total        29149                       # number of StoreCondReq accesses(hits+misses)
system.cpu24.dcache.StoreCondReq_miss_rate::.cpu24.data     0.003499                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.StoreCondReq_miss_rate::total     0.003499                       # miss rate for StoreCondReq accesses
system.cpu24.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu24.dcache.tags.tagsinuse         393.176056                       # Cycle average of tags in use
system.cpu24.dcache.tags.total_refs           3549880                       # Total number of references to valid blocks.
system.cpu24.dcache.tags.sampled_refs           96289                       # Sample count of references to valid blocks.
system.cpu24.dcache.tags.avg_refs           36.866932                       # Average number of references to valid blocks.
system.cpu24.dcache.tags.warmup_cycle    1480570672680                       # Cycle when the warmup percentage was hit.
system.cpu24.dcache.tags.occ_blocks::.cpu24.data   393.176056                       # Average occupied blocks per requestor
system.cpu24.dcache.tags.occ_percent::.cpu24.data     0.383961                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_percent::total     0.383961                       # Average percentage of cache occupancy
system.cpu24.dcache.tags.occ_task_id_blocks::1024          429                       # Occupied blocks per task id
system.cpu24.dcache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu24.dcache.tags.occ_task_id_percent::1024     0.418945                       # Percentage of cache occupancy per task id
system.cpu24.dcache.tags.tag_accesses         7196185                       # Number of tag accesses
system.cpu24.dcache.tags.data_accesses        7196185                       # Number of data accesses
system.cpu27.numPwrStateTransitions              2810                       # Number of power state transitions
system.cpu27.pwrStateClkGateDist::samples         1396                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::mean   2724504029.787249                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::stdev  19789230377.431618                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::1000-5e+10         1390     99.57%     99.57% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::5e+10-1e+11            4      0.29%     99.86% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::2e+11-2.5e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateClkGateDist::total          1396                       # Distribution of time spent in the clock gated state
system.cpu27.pwrStateResidencyTicks::ON   19233875317                       # Cumulative time (in ticks) in various power states
system.cpu27.pwrStateResidencyTicks::CLK_GATED 3803407625583                       # Cumulative time (in ticks) in various power states
system.cpu27.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu27.icache.demand_hits::.cpu27.inst     10264381                       # number of demand (read+write) hits
system.cpu27.icache.demand_hits::total       10264381                       # number of demand (read+write) hits
system.cpu27.icache.overall_hits::.cpu27.inst     10264381                       # number of overall hits
system.cpu27.icache.overall_hits::total      10264381                       # number of overall hits
system.cpu27.icache.demand_misses::.cpu27.inst       125953                       # number of demand (read+write) misses
system.cpu27.icache.demand_misses::total       125953                       # number of demand (read+write) misses
system.cpu27.icache.overall_misses::.cpu27.inst       125953                       # number of overall misses
system.cpu27.icache.overall_misses::total       125953                       # number of overall misses
system.cpu27.icache.demand_accesses::.cpu27.inst     10390334                       # number of demand (read+write) accesses
system.cpu27.icache.demand_accesses::total     10390334                       # number of demand (read+write) accesses
system.cpu27.icache.overall_accesses::.cpu27.inst     10390334                       # number of overall (read+write) accesses
system.cpu27.icache.overall_accesses::total     10390334                       # number of overall (read+write) accesses
system.cpu27.icache.demand_miss_rate::.cpu27.inst     0.012122                       # miss rate for demand accesses
system.cpu27.icache.demand_miss_rate::total     0.012122                       # miss rate for demand accesses
system.cpu27.icache.overall_miss_rate::.cpu27.inst     0.012122                       # miss rate for overall accesses
system.cpu27.icache.overall_miss_rate::total     0.012122                       # miss rate for overall accesses
system.cpu27.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu27.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu27.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu27.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu27.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu27.icache.writebacks::.writebacks       125430                       # number of writebacks
system.cpu27.icache.writebacks::total          125430                       # number of writebacks
system.cpu27.icache.replacements               125430                       # number of replacements
system.cpu27.icache.ReadReq_hits::.cpu27.inst     10264381                       # number of ReadReq hits
system.cpu27.icache.ReadReq_hits::total      10264381                       # number of ReadReq hits
system.cpu27.icache.ReadReq_misses::.cpu27.inst       125953                       # number of ReadReq misses
system.cpu27.icache.ReadReq_misses::total       125953                       # number of ReadReq misses
system.cpu27.icache.ReadReq_accesses::.cpu27.inst     10390334                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.ReadReq_accesses::total     10390334                       # number of ReadReq accesses(hits+misses)
system.cpu27.icache.ReadReq_miss_rate::.cpu27.inst     0.012122                       # miss rate for ReadReq accesses
system.cpu27.icache.ReadReq_miss_rate::total     0.012122                       # miss rate for ReadReq accesses
system.cpu27.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu27.icache.tags.tagsinuse         294.111707                       # Cycle average of tags in use
system.cpu27.icache.tags.total_refs          10390334                       # Total number of references to valid blocks.
system.cpu27.icache.tags.sampled_refs          125953                       # Sample count of references to valid blocks.
system.cpu27.icache.tags.avg_refs           82.493740                       # Average number of references to valid blocks.
system.cpu27.icache.tags.warmup_cycle    1576786523320                       # Cycle when the warmup percentage was hit.
system.cpu27.icache.tags.occ_blocks::.cpu27.inst   294.111707                       # Average occupied blocks per requestor
system.cpu27.icache.tags.occ_percent::.cpu27.inst     0.574437                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_percent::total     0.574437                       # Average percentage of cache occupancy
system.cpu27.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu27.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu27.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu27.icache.tags.tag_accesses        20906621                       # Number of tag accesses
system.cpu27.icache.tags.data_accesses       20906621                       # Number of data accesses
system.cpu27.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu27.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu27.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu27.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu27.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu27.dcache.demand_hits::.cpu27.data      3798068                       # number of demand (read+write) hits
system.cpu27.dcache.demand_hits::total        3798068                       # number of demand (read+write) hits
system.cpu27.dcache.overall_hits::.cpu27.data      3829156                       # number of overall hits
system.cpu27.dcache.overall_hits::total       3829156                       # number of overall hits
system.cpu27.dcache.demand_misses::.cpu27.data        97046                       # number of demand (read+write) misses
system.cpu27.dcache.demand_misses::total        97046                       # number of demand (read+write) misses
system.cpu27.dcache.overall_misses::.cpu27.data       103459                       # number of overall misses
system.cpu27.dcache.overall_misses::total       103459                       # number of overall misses
system.cpu27.dcache.demand_accesses::.cpu27.data      3895114                       # number of demand (read+write) accesses
system.cpu27.dcache.demand_accesses::total      3895114                       # number of demand (read+write) accesses
system.cpu27.dcache.overall_accesses::.cpu27.data      3932615                       # number of overall (read+write) accesses
system.cpu27.dcache.overall_accesses::total      3932615                       # number of overall (read+write) accesses
system.cpu27.dcache.demand_miss_rate::.cpu27.data     0.024915                       # miss rate for demand accesses
system.cpu27.dcache.demand_miss_rate::total     0.024915                       # miss rate for demand accesses
system.cpu27.dcache.overall_miss_rate::.cpu27.data     0.026308                       # miss rate for overall accesses
system.cpu27.dcache.overall_miss_rate::total     0.026308                       # miss rate for overall accesses
system.cpu27.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu27.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu27.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu27.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu27.dcache.writebacks::.writebacks        34966                       # number of writebacks
system.cpu27.dcache.writebacks::total           34966                       # number of writebacks
system.cpu27.dcache.replacements                80665                       # number of replacements
system.cpu27.dcache.ReadReq_hits::.cpu27.data      2374811                       # number of ReadReq hits
system.cpu27.dcache.ReadReq_hits::total       2374811                       # number of ReadReq hits
system.cpu27.dcache.ReadReq_misses::.cpu27.data        67844                       # number of ReadReq misses
system.cpu27.dcache.ReadReq_misses::total        67844                       # number of ReadReq misses
system.cpu27.dcache.ReadReq_accesses::.cpu27.data      2442655                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.ReadReq_accesses::total      2442655                       # number of ReadReq accesses(hits+misses)
system.cpu27.dcache.ReadReq_miss_rate::.cpu27.data     0.027775                       # miss rate for ReadReq accesses
system.cpu27.dcache.ReadReq_miss_rate::total     0.027775                       # miss rate for ReadReq accesses
system.cpu27.dcache.WriteReq_hits::.cpu27.data      1422715                       # number of WriteReq hits
system.cpu27.dcache.WriteReq_hits::total      1422715                       # number of WriteReq hits
system.cpu27.dcache.WriteReq_misses::.cpu27.data        19182                       # number of WriteReq misses
system.cpu27.dcache.WriteReq_misses::total        19182                       # number of WriteReq misses
system.cpu27.dcache.WriteReq_accesses::.cpu27.data      1441897                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_accesses::total      1441897                       # number of WriteReq accesses(hits+misses)
system.cpu27.dcache.WriteReq_miss_rate::.cpu27.data     0.013303                       # miss rate for WriteReq accesses
system.cpu27.dcache.WriteReq_miss_rate::total     0.013303                       # miss rate for WriteReq accesses
system.cpu27.dcache.SoftPFReq_hits::.cpu27.data          219                       # number of SoftPFReq hits
system.cpu27.dcache.SoftPFReq_hits::total          219                       # number of SoftPFReq hits
system.cpu27.dcache.SoftPFReq_misses::.cpu27.data          495                       # number of SoftPFReq misses
system.cpu27.dcache.SoftPFReq_misses::total          495                       # number of SoftPFReq misses
system.cpu27.dcache.SoftPFReq_accesses::.cpu27.data          714                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_accesses::total          714                       # number of SoftPFReq accesses(hits+misses)
system.cpu27.dcache.SoftPFReq_miss_rate::.cpu27.data     0.693277                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFReq_miss_rate::total     0.693277                       # miss rate for SoftPFReq accesses
system.cpu27.dcache.SoftPFExReq_hits::.cpu27.data        30869                       # number of SoftPFExReq hits
system.cpu27.dcache.SoftPFExReq_hits::total        30869                       # number of SoftPFExReq hits
system.cpu27.dcache.SoftPFExReq_misses::.cpu27.data         5918                       # number of SoftPFExReq misses
system.cpu27.dcache.SoftPFExReq_misses::total         5918                       # number of SoftPFExReq misses
system.cpu27.dcache.SoftPFExReq_accesses::.cpu27.data        36787                       # number of SoftPFExReq accesses(hits+misses)
system.cpu27.dcache.SoftPFExReq_accesses::total        36787                       # number of SoftPFExReq accesses(hits+misses)
system.cpu27.dcache.SoftPFExReq_miss_rate::.cpu27.data     0.160872                       # miss rate for SoftPFExReq accesses
system.cpu27.dcache.SoftPFExReq_miss_rate::total     0.160872                       # miss rate for SoftPFExReq accesses
system.cpu27.dcache.WriteLineReq_hits::.cpu27.data          542                       # number of WriteLineReq hits
system.cpu27.dcache.WriteLineReq_hits::total          542                       # number of WriteLineReq hits
system.cpu27.dcache.WriteLineReq_misses::.cpu27.data        10020                       # number of WriteLineReq misses
system.cpu27.dcache.WriteLineReq_misses::total        10020                       # number of WriteLineReq misses
system.cpu27.dcache.WriteLineReq_accesses::.cpu27.data        10562                       # number of WriteLineReq accesses(hits+misses)
system.cpu27.dcache.WriteLineReq_accesses::total        10562                       # number of WriteLineReq accesses(hits+misses)
system.cpu27.dcache.WriteLineReq_miss_rate::.cpu27.data     0.948684                       # miss rate for WriteLineReq accesses
system.cpu27.dcache.WriteLineReq_miss_rate::total     0.948684                       # miss rate for WriteLineReq accesses
system.cpu27.dcache.LoadLockedReq_hits::.cpu27.data        38359                       # number of LoadLockedReq hits
system.cpu27.dcache.LoadLockedReq_hits::total        38359                       # number of LoadLockedReq hits
system.cpu27.dcache.LoadLockedReq_misses::.cpu27.data         1146                       # number of LoadLockedReq misses
system.cpu27.dcache.LoadLockedReq_misses::total         1146                       # number of LoadLockedReq misses
system.cpu27.dcache.LoadLockedReq_accesses::.cpu27.data        39505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_accesses::total        39505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu27.dcache.LoadLockedReq_miss_rate::.cpu27.data     0.029009                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.LoadLockedReq_miss_rate::total     0.029009                       # miss rate for LoadLockedReq accesses
system.cpu27.dcache.StoreCondReq_hits::.cpu27.data        38235                       # number of StoreCondReq hits
system.cpu27.dcache.StoreCondReq_hits::total        38235                       # number of StoreCondReq hits
system.cpu27.dcache.StoreCondReq_misses::.cpu27.data          118                       # number of StoreCondReq misses
system.cpu27.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu27.dcache.StoreCondReq_accesses::.cpu27.data        38353                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_accesses::total        38353                       # number of StoreCondReq accesses(hits+misses)
system.cpu27.dcache.StoreCondReq_miss_rate::.cpu27.data     0.003077                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.StoreCondReq_miss_rate::total     0.003077                       # miss rate for StoreCondReq accesses
system.cpu27.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu27.dcache.tags.tagsinuse         398.453140                       # Cycle average of tags in use
system.cpu27.dcache.tags.total_refs           4020373                       # Total number of references to valid blocks.
system.cpu27.dcache.tags.sampled_refs           95675                       # Sample count of references to valid blocks.
system.cpu27.dcache.tags.avg_refs           42.021144                       # Average number of references to valid blocks.
system.cpu27.dcache.tags.warmup_cycle    1576786531220                       # Cycle when the warmup percentage was hit.
system.cpu27.dcache.tags.occ_blocks::.cpu27.data   398.453140                       # Average occupied blocks per requestor
system.cpu27.dcache.tags.occ_percent::.cpu27.data     0.389114                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_percent::total     0.389114                       # Average percentage of cache occupancy
system.cpu27.dcache.tags.occ_task_id_blocks::1024          785                       # Occupied blocks per task id
system.cpu27.dcache.tags.age_task_id_blocks_1024::4          785                       # Occupied blocks per task id
system.cpu27.dcache.tags.occ_task_id_percent::1024     0.766602                       # Percentage of cache occupancy per task id
system.cpu27.dcache.tags.tag_accesses         8136593                       # Number of tag accesses
system.cpu27.dcache.tags.data_accesses        8136593                       # Number of data accesses
system.cpu26.numPwrStateTransitions              2380                       # Number of power state transitions
system.cpu26.pwrStateClkGateDist::samples         1188                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::mean   3207663645.222222                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::stdev  22141554545.897312                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::1000-5e+10         1181     99.41%     99.41% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::5e+10-1e+11            3      0.25%     99.66% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::1e+11-1.5e+11            2      0.17%     99.83% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::2.5e+11-3e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateClkGateDist::total          1188                       # Distribution of time spent in the clock gated state
system.cpu26.pwrStateResidencyTicks::ON   11937090376                       # Cumulative time (in ticks) in various power states
system.cpu26.pwrStateResidencyTicks::CLK_GATED 3810704410524                       # Cumulative time (in ticks) in various power states
system.cpu26.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu26.icache.demand_hits::.cpu26.inst      6407911                       # number of demand (read+write) hits
system.cpu26.icache.demand_hits::total        6407911                       # number of demand (read+write) hits
system.cpu26.icache.overall_hits::.cpu26.inst      6407911                       # number of overall hits
system.cpu26.icache.overall_hits::total       6407911                       # number of overall hits
system.cpu26.icache.demand_misses::.cpu26.inst        60775                       # number of demand (read+write) misses
system.cpu26.icache.demand_misses::total        60775                       # number of demand (read+write) misses
system.cpu26.icache.overall_misses::.cpu26.inst        60775                       # number of overall misses
system.cpu26.icache.overall_misses::total        60775                       # number of overall misses
system.cpu26.icache.demand_accesses::.cpu26.inst      6468686                       # number of demand (read+write) accesses
system.cpu26.icache.demand_accesses::total      6468686                       # number of demand (read+write) accesses
system.cpu26.icache.overall_accesses::.cpu26.inst      6468686                       # number of overall (read+write) accesses
system.cpu26.icache.overall_accesses::total      6468686                       # number of overall (read+write) accesses
system.cpu26.icache.demand_miss_rate::.cpu26.inst     0.009395                       # miss rate for demand accesses
system.cpu26.icache.demand_miss_rate::total     0.009395                       # miss rate for demand accesses
system.cpu26.icache.overall_miss_rate::.cpu26.inst     0.009395                       # miss rate for overall accesses
system.cpu26.icache.overall_miss_rate::total     0.009395                       # miss rate for overall accesses
system.cpu26.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu26.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu26.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu26.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu26.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu26.icache.writebacks::.writebacks        60252                       # number of writebacks
system.cpu26.icache.writebacks::total           60252                       # number of writebacks
system.cpu26.icache.replacements                60252                       # number of replacements
system.cpu26.icache.ReadReq_hits::.cpu26.inst      6407911                       # number of ReadReq hits
system.cpu26.icache.ReadReq_hits::total       6407911                       # number of ReadReq hits
system.cpu26.icache.ReadReq_misses::.cpu26.inst        60775                       # number of ReadReq misses
system.cpu26.icache.ReadReq_misses::total        60775                       # number of ReadReq misses
system.cpu26.icache.ReadReq_accesses::.cpu26.inst      6468686                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.ReadReq_accesses::total      6468686                       # number of ReadReq accesses(hits+misses)
system.cpu26.icache.ReadReq_miss_rate::.cpu26.inst     0.009395                       # miss rate for ReadReq accesses
system.cpu26.icache.ReadReq_miss_rate::total     0.009395                       # miss rate for ReadReq accesses
system.cpu26.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu26.icache.tags.tagsinuse         298.231571                       # Cycle average of tags in use
system.cpu26.icache.tags.total_refs           6468686                       # Total number of references to valid blocks.
system.cpu26.icache.tags.sampled_refs           60775                       # Sample count of references to valid blocks.
system.cpu26.icache.tags.avg_refs          106.436627                       # Average number of references to valid blocks.
system.cpu26.icache.tags.warmup_cycle    1544715191940                       # Cycle when the warmup percentage was hit.
system.cpu26.icache.tags.occ_blocks::.cpu26.inst   298.231571                       # Average occupied blocks per requestor
system.cpu26.icache.tags.occ_percent::.cpu26.inst     0.582484                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_percent::total     0.582484                       # Average percentage of cache occupancy
system.cpu26.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu26.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu26.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu26.icache.tags.tag_accesses        12998147                       # Number of tag accesses
system.cpu26.icache.tags.data_accesses       12998147                       # Number of data accesses
system.cpu26.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu26.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu26.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu26.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu26.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu26.dcache.demand_hits::.cpu26.data      2373890                       # number of demand (read+write) hits
system.cpu26.dcache.demand_hits::total        2373890                       # number of demand (read+write) hits
system.cpu26.dcache.overall_hits::.cpu26.data      2385521                       # number of overall hits
system.cpu26.dcache.overall_hits::total       2385521                       # number of overall hits
system.cpu26.dcache.demand_misses::.cpu26.data        51280                       # number of demand (read+write) misses
system.cpu26.dcache.demand_misses::total        51280                       # number of demand (read+write) misses
system.cpu26.dcache.overall_misses::.cpu26.data        53728                       # number of overall misses
system.cpu26.dcache.overall_misses::total        53728                       # number of overall misses
system.cpu26.dcache.demand_accesses::.cpu26.data      2425170                       # number of demand (read+write) accesses
system.cpu26.dcache.demand_accesses::total      2425170                       # number of demand (read+write) accesses
system.cpu26.dcache.overall_accesses::.cpu26.data      2439249                       # number of overall (read+write) accesses
system.cpu26.dcache.overall_accesses::total      2439249                       # number of overall (read+write) accesses
system.cpu26.dcache.demand_miss_rate::.cpu26.data     0.021145                       # miss rate for demand accesses
system.cpu26.dcache.demand_miss_rate::total     0.021145                       # miss rate for demand accesses
system.cpu26.dcache.overall_miss_rate::.cpu26.data     0.022026                       # miss rate for overall accesses
system.cpu26.dcache.overall_miss_rate::total     0.022026                       # miss rate for overall accesses
system.cpu26.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu26.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu26.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu26.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu26.dcache.writebacks::.writebacks        16519                       # number of writebacks
system.cpu26.dcache.writebacks::total           16519                       # number of writebacks
system.cpu26.dcache.replacements                39732                       # number of replacements
system.cpu26.dcache.ReadReq_hits::.cpu26.data      1541681                       # number of ReadReq hits
system.cpu26.dcache.ReadReq_hits::total       1541681                       # number of ReadReq hits
system.cpu26.dcache.ReadReq_misses::.cpu26.data        37162                       # number of ReadReq misses
system.cpu26.dcache.ReadReq_misses::total        37162                       # number of ReadReq misses
system.cpu26.dcache.ReadReq_accesses::.cpu26.data      1578843                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.ReadReq_accesses::total      1578843                       # number of ReadReq accesses(hits+misses)
system.cpu26.dcache.ReadReq_miss_rate::.cpu26.data     0.023537                       # miss rate for ReadReq accesses
system.cpu26.dcache.ReadReq_miss_rate::total     0.023537                       # miss rate for ReadReq accesses
system.cpu26.dcache.WriteReq_hits::.cpu26.data       831841                       # number of WriteReq hits
system.cpu26.dcache.WriteReq_hits::total       831841                       # number of WriteReq hits
system.cpu26.dcache.WriteReq_misses::.cpu26.data         7647                       # number of WriteReq misses
system.cpu26.dcache.WriteReq_misses::total         7647                       # number of WriteReq misses
system.cpu26.dcache.WriteReq_accesses::.cpu26.data       839488                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_accesses::total       839488                       # number of WriteReq accesses(hits+misses)
system.cpu26.dcache.WriteReq_miss_rate::.cpu26.data     0.009109                       # miss rate for WriteReq accesses
system.cpu26.dcache.WriteReq_miss_rate::total     0.009109                       # miss rate for WriteReq accesses
system.cpu26.dcache.SoftPFReq_hits::.cpu26.data           48                       # number of SoftPFReq hits
system.cpu26.dcache.SoftPFReq_hits::total           48                       # number of SoftPFReq hits
system.cpu26.dcache.SoftPFReq_misses::.cpu26.data          180                       # number of SoftPFReq misses
system.cpu26.dcache.SoftPFReq_misses::total          180                       # number of SoftPFReq misses
system.cpu26.dcache.SoftPFReq_accesses::.cpu26.data          228                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_accesses::total          228                       # number of SoftPFReq accesses(hits+misses)
system.cpu26.dcache.SoftPFReq_miss_rate::.cpu26.data     0.789474                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFReq_miss_rate::total     0.789474                       # miss rate for SoftPFReq accesses
system.cpu26.dcache.SoftPFExReq_hits::.cpu26.data        11583                       # number of SoftPFExReq hits
system.cpu26.dcache.SoftPFExReq_hits::total        11583                       # number of SoftPFExReq hits
system.cpu26.dcache.SoftPFExReq_misses::.cpu26.data         2268                       # number of SoftPFExReq misses
system.cpu26.dcache.SoftPFExReq_misses::total         2268                       # number of SoftPFExReq misses
system.cpu26.dcache.SoftPFExReq_accesses::.cpu26.data        13851                       # number of SoftPFExReq accesses(hits+misses)
system.cpu26.dcache.SoftPFExReq_accesses::total        13851                       # number of SoftPFExReq accesses(hits+misses)
system.cpu26.dcache.SoftPFExReq_miss_rate::.cpu26.data     0.163743                       # miss rate for SoftPFExReq accesses
system.cpu26.dcache.SoftPFExReq_miss_rate::total     0.163743                       # miss rate for SoftPFExReq accesses
system.cpu26.dcache.WriteLineReq_hits::.cpu26.data          368                       # number of WriteLineReq hits
system.cpu26.dcache.WriteLineReq_hits::total          368                       # number of WriteLineReq hits
system.cpu26.dcache.WriteLineReq_misses::.cpu26.data         6471                       # number of WriteLineReq misses
system.cpu26.dcache.WriteLineReq_misses::total         6471                       # number of WriteLineReq misses
system.cpu26.dcache.WriteLineReq_accesses::.cpu26.data         6839                       # number of WriteLineReq accesses(hits+misses)
system.cpu26.dcache.WriteLineReq_accesses::total         6839                       # number of WriteLineReq accesses(hits+misses)
system.cpu26.dcache.WriteLineReq_miss_rate::.cpu26.data     0.946191                       # miss rate for WriteLineReq accesses
system.cpu26.dcache.WriteLineReq_miss_rate::total     0.946191                       # miss rate for WriteLineReq accesses
system.cpu26.dcache.LoadLockedReq_hits::.cpu26.data        14342                       # number of LoadLockedReq hits
system.cpu26.dcache.LoadLockedReq_hits::total        14342                       # number of LoadLockedReq hits
system.cpu26.dcache.LoadLockedReq_misses::.cpu26.data          911                       # number of LoadLockedReq misses
system.cpu26.dcache.LoadLockedReq_misses::total          911                       # number of LoadLockedReq misses
system.cpu26.dcache.LoadLockedReq_accesses::.cpu26.data        15253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_accesses::total        15253                       # number of LoadLockedReq accesses(hits+misses)
system.cpu26.dcache.LoadLockedReq_miss_rate::.cpu26.data     0.059726                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.LoadLockedReq_miss_rate::total     0.059726                       # miss rate for LoadLockedReq accesses
system.cpu26.dcache.StoreCondReq_hits::.cpu26.data        14291                       # number of StoreCondReq hits
system.cpu26.dcache.StoreCondReq_hits::total        14291                       # number of StoreCondReq hits
system.cpu26.dcache.StoreCondReq_misses::.cpu26.data           79                       # number of StoreCondReq misses
system.cpu26.dcache.StoreCondReq_misses::total           79                       # number of StoreCondReq misses
system.cpu26.dcache.StoreCondReq_accesses::.cpu26.data        14370                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_accesses::total        14370                       # number of StoreCondReq accesses(hits+misses)
system.cpu26.dcache.StoreCondReq_miss_rate::.cpu26.data     0.005498                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.StoreCondReq_miss_rate::total     0.005498                       # miss rate for StoreCondReq accesses
system.cpu26.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu26.dcache.tags.tagsinuse         403.677212                       # Cycle average of tags in use
system.cpu26.dcache.tags.total_refs           2470339                       # Total number of references to valid blocks.
system.cpu26.dcache.tags.sampled_refs           51627                       # Sample count of references to valid blocks.
system.cpu26.dcache.tags.avg_refs           47.849749                       # Average number of references to valid blocks.
system.cpu26.dcache.tags.warmup_cycle    1544715199840                       # Cycle when the warmup percentage was hit.
system.cpu26.dcache.tags.occ_blocks::.cpu26.data   403.677212                       # Average occupied blocks per requestor
system.cpu26.dcache.tags.occ_percent::.cpu26.data     0.394216                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_percent::total     0.394216                       # Average percentage of cache occupancy
system.cpu26.dcache.tags.occ_task_id_blocks::1024          823                       # Occupied blocks per task id
system.cpu26.dcache.tags.age_task_id_blocks_1024::4          823                       # Occupied blocks per task id
system.cpu26.dcache.tags.occ_task_id_percent::1024     0.803711                       # Percentage of cache occupancy per task id
system.cpu26.dcache.tags.tag_accesses         4993855                       # Number of tag accesses
system.cpu26.dcache.tags.data_accesses        4993855                       # Number of data accesses
system.cpu21.numPwrStateTransitions              2989                       # Number of power state transitions
system.cpu21.pwrStateClkGateDist::samples         1477                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::mean   2571625467.071090                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::stdev  19363508599.676746                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::1000-5e+10         1472     99.66%     99.66% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::5e+10-1e+11            3      0.20%     99.86% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::2.5e+11-3e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateClkGateDist::total          1477                       # Distribution of time spent in the clock gated state
system.cpu21.pwrStateResidencyTicks::ON   24350686036                       # Cumulative time (in ticks) in various power states
system.cpu21.pwrStateResidencyTicks::CLK_GATED 3798290814864                       # Cumulative time (in ticks) in various power states
system.cpu21.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu21.icache.demand_hits::.cpu21.inst     13059164                       # number of demand (read+write) hits
system.cpu21.icache.demand_hits::total       13059164                       # number of demand (read+write) hits
system.cpu21.icache.overall_hits::.cpu21.inst     13059164                       # number of overall hits
system.cpu21.icache.overall_hits::total      13059164                       # number of overall hits
system.cpu21.icache.demand_misses::.cpu21.inst       161055                       # number of demand (read+write) misses
system.cpu21.icache.demand_misses::total       161055                       # number of demand (read+write) misses
system.cpu21.icache.overall_misses::.cpu21.inst       161055                       # number of overall misses
system.cpu21.icache.overall_misses::total       161055                       # number of overall misses
system.cpu21.icache.demand_accesses::.cpu21.inst     13220219                       # number of demand (read+write) accesses
system.cpu21.icache.demand_accesses::total     13220219                       # number of demand (read+write) accesses
system.cpu21.icache.overall_accesses::.cpu21.inst     13220219                       # number of overall (read+write) accesses
system.cpu21.icache.overall_accesses::total     13220219                       # number of overall (read+write) accesses
system.cpu21.icache.demand_miss_rate::.cpu21.inst     0.012182                       # miss rate for demand accesses
system.cpu21.icache.demand_miss_rate::total     0.012182                       # miss rate for demand accesses
system.cpu21.icache.overall_miss_rate::.cpu21.inst     0.012182                       # miss rate for overall accesses
system.cpu21.icache.overall_miss_rate::total     0.012182                       # miss rate for overall accesses
system.cpu21.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu21.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu21.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu21.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu21.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu21.icache.writebacks::.writebacks       160532                       # number of writebacks
system.cpu21.icache.writebacks::total          160532                       # number of writebacks
system.cpu21.icache.replacements               160532                       # number of replacements
system.cpu21.icache.ReadReq_hits::.cpu21.inst     13059164                       # number of ReadReq hits
system.cpu21.icache.ReadReq_hits::total      13059164                       # number of ReadReq hits
system.cpu21.icache.ReadReq_misses::.cpu21.inst       161055                       # number of ReadReq misses
system.cpu21.icache.ReadReq_misses::total       161055                       # number of ReadReq misses
system.cpu21.icache.ReadReq_accesses::.cpu21.inst     13220219                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.ReadReq_accesses::total     13220219                       # number of ReadReq accesses(hits+misses)
system.cpu21.icache.ReadReq_miss_rate::.cpu21.inst     0.012182                       # miss rate for ReadReq accesses
system.cpu21.icache.ReadReq_miss_rate::total     0.012182                       # miss rate for ReadReq accesses
system.cpu21.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu21.icache.tags.tagsinuse         318.831538                       # Cycle average of tags in use
system.cpu21.icache.tags.total_refs          13220219                       # Total number of references to valid blocks.
system.cpu21.icache.tags.sampled_refs          161055                       # Sample count of references to valid blocks.
system.cpu21.icache.tags.avg_refs           82.085120                       # Average number of references to valid blocks.
system.cpu21.icache.tags.warmup_cycle    1384357143060                       # Cycle when the warmup percentage was hit.
system.cpu21.icache.tags.occ_blocks::.cpu21.inst   318.831538                       # Average occupied blocks per requestor
system.cpu21.icache.tags.occ_percent::.cpu21.inst     0.622718                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_percent::total     0.622718                       # Average percentage of cache occupancy
system.cpu21.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu21.icache.tags.age_task_id_blocks_1024::4          464                       # Occupied blocks per task id
system.cpu21.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu21.icache.tags.tag_accesses        26601493                       # Number of tag accesses
system.cpu21.icache.tags.data_accesses       26601493                       # Number of data accesses
system.cpu21.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu21.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu21.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu21.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu21.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu21.dcache.demand_hits::.cpu21.data      4755493                       # number of demand (read+write) hits
system.cpu21.dcache.demand_hits::total        4755493                       # number of demand (read+write) hits
system.cpu21.dcache.overall_hits::.cpu21.data      4796682                       # number of overall hits
system.cpu21.dcache.overall_hits::total       4796682                       # number of overall hits
system.cpu21.dcache.demand_misses::.cpu21.data       132939                       # number of demand (read+write) misses
system.cpu21.dcache.demand_misses::total       132939                       # number of demand (read+write) misses
system.cpu21.dcache.overall_misses::.cpu21.data       140170                       # number of overall misses
system.cpu21.dcache.overall_misses::total       140170                       # number of overall misses
system.cpu21.dcache.demand_accesses::.cpu21.data      4888432                       # number of demand (read+write) accesses
system.cpu21.dcache.demand_accesses::total      4888432                       # number of demand (read+write) accesses
system.cpu21.dcache.overall_accesses::.cpu21.data      4936852                       # number of overall (read+write) accesses
system.cpu21.dcache.overall_accesses::total      4936852                       # number of overall (read+write) accesses
system.cpu21.dcache.demand_miss_rate::.cpu21.data     0.027195                       # miss rate for demand accesses
system.cpu21.dcache.demand_miss_rate::total     0.027195                       # miss rate for demand accesses
system.cpu21.dcache.overall_miss_rate::.cpu21.data     0.028393                       # miss rate for overall accesses
system.cpu21.dcache.overall_miss_rate::total     0.028393                       # miss rate for overall accesses
system.cpu21.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu21.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu21.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu21.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu21.dcache.writebacks::.writebacks        45441                       # number of writebacks
system.cpu21.dcache.writebacks::total           45441                       # number of writebacks
system.cpu21.dcache.replacements               111724                       # number of replacements
system.cpu21.dcache.ReadReq_hits::.cpu21.data      2960077                       # number of ReadReq hits
system.cpu21.dcache.ReadReq_hits::total       2960077                       # number of ReadReq hits
system.cpu21.dcache.ReadReq_misses::.cpu21.data        94032                       # number of ReadReq misses
system.cpu21.dcache.ReadReq_misses::total        94032                       # number of ReadReq misses
system.cpu21.dcache.ReadReq_accesses::.cpu21.data      3054109                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.ReadReq_accesses::total      3054109                       # number of ReadReq accesses(hits+misses)
system.cpu21.dcache.ReadReq_miss_rate::.cpu21.data     0.030789                       # miss rate for ReadReq accesses
system.cpu21.dcache.ReadReq_miss_rate::total     0.030789                       # miss rate for ReadReq accesses
system.cpu21.dcache.WriteReq_hits::.cpu21.data      1794557                       # number of WriteReq hits
system.cpu21.dcache.WriteReq_hits::total      1794557                       # number of WriteReq hits
system.cpu21.dcache.WriteReq_misses::.cpu21.data        24138                       # number of WriteReq misses
system.cpu21.dcache.WriteReq_misses::total        24138                       # number of WriteReq misses
system.cpu21.dcache.WriteReq_accesses::.cpu21.data      1818695                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_accesses::total      1818695                       # number of WriteReq accesses(hits+misses)
system.cpu21.dcache.WriteReq_miss_rate::.cpu21.data     0.013272                       # miss rate for WriteReq accesses
system.cpu21.dcache.WriteReq_miss_rate::total     0.013272                       # miss rate for WriteReq accesses
system.cpu21.dcache.SoftPFReq_hits::.cpu21.data          294                       # number of SoftPFReq hits
system.cpu21.dcache.SoftPFReq_hits::total          294                       # number of SoftPFReq hits
system.cpu21.dcache.SoftPFReq_misses::.cpu21.data          609                       # number of SoftPFReq misses
system.cpu21.dcache.SoftPFReq_misses::total          609                       # number of SoftPFReq misses
system.cpu21.dcache.SoftPFReq_accesses::.cpu21.data          903                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_accesses::total          903                       # number of SoftPFReq accesses(hits+misses)
system.cpu21.dcache.SoftPFReq_miss_rate::.cpu21.data     0.674419                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFReq_miss_rate::total     0.674419                       # miss rate for SoftPFReq accesses
system.cpu21.dcache.SoftPFExReq_hits::.cpu21.data        40895                       # number of SoftPFExReq hits
system.cpu21.dcache.SoftPFExReq_hits::total        40895                       # number of SoftPFExReq hits
system.cpu21.dcache.SoftPFExReq_misses::.cpu21.data         6622                       # number of SoftPFExReq misses
system.cpu21.dcache.SoftPFExReq_misses::total         6622                       # number of SoftPFExReq misses
system.cpu21.dcache.SoftPFExReq_accesses::.cpu21.data        47517                       # number of SoftPFExReq accesses(hits+misses)
system.cpu21.dcache.SoftPFExReq_accesses::total        47517                       # number of SoftPFExReq accesses(hits+misses)
system.cpu21.dcache.SoftPFExReq_miss_rate::.cpu21.data     0.139361                       # miss rate for SoftPFExReq accesses
system.cpu21.dcache.SoftPFExReq_miss_rate::total     0.139361                       # miss rate for SoftPFExReq accesses
system.cpu21.dcache.WriteLineReq_hits::.cpu21.data          859                       # number of WriteLineReq hits
system.cpu21.dcache.WriteLineReq_hits::total          859                       # number of WriteLineReq hits
system.cpu21.dcache.WriteLineReq_misses::.cpu21.data        14769                       # number of WriteLineReq misses
system.cpu21.dcache.WriteLineReq_misses::total        14769                       # number of WriteLineReq misses
system.cpu21.dcache.WriteLineReq_accesses::.cpu21.data        15628                       # number of WriteLineReq accesses(hits+misses)
system.cpu21.dcache.WriteLineReq_accesses::total        15628                       # number of WriteLineReq accesses(hits+misses)
system.cpu21.dcache.WriteLineReq_miss_rate::.cpu21.data     0.945035                       # miss rate for WriteLineReq accesses
system.cpu21.dcache.WriteLineReq_miss_rate::total     0.945035                       # miss rate for WriteLineReq accesses
system.cpu21.dcache.LoadLockedReq_hits::.cpu21.data        52061                       # number of LoadLockedReq hits
system.cpu21.dcache.LoadLockedReq_hits::total        52061                       # number of LoadLockedReq hits
system.cpu21.dcache.LoadLockedReq_misses::.cpu21.data         1245                       # number of LoadLockedReq misses
system.cpu21.dcache.LoadLockedReq_misses::total         1245                       # number of LoadLockedReq misses
system.cpu21.dcache.LoadLockedReq_accesses::.cpu21.data        53306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_accesses::total        53306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu21.dcache.LoadLockedReq_miss_rate::.cpu21.data     0.023356                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.LoadLockedReq_miss_rate::total     0.023356                       # miss rate for LoadLockedReq accesses
system.cpu21.dcache.StoreCondReq_hits::.cpu21.data        51923                       # number of StoreCondReq hits
system.cpu21.dcache.StoreCondReq_hits::total        51923                       # number of StoreCondReq hits
system.cpu21.dcache.StoreCondReq_misses::.cpu21.data          178                       # number of StoreCondReq misses
system.cpu21.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu21.dcache.StoreCondReq_accesses::.cpu21.data        52101                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_accesses::total        52101                       # number of StoreCondReq accesses(hits+misses)
system.cpu21.dcache.StoreCondReq_miss_rate::.cpu21.data     0.003416                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.StoreCondReq_miss_rate::total     0.003416                       # miss rate for StoreCondReq accesses
system.cpu21.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu21.dcache.tags.tagsinuse         429.717070                       # Cycle average of tags in use
system.cpu21.dcache.tags.total_refs           5055832                       # Total number of references to valid blocks.
system.cpu21.dcache.tags.sampled_refs          129603                       # Sample count of references to valid blocks.
system.cpu21.dcache.tags.avg_refs           39.010146                       # Average number of references to valid blocks.
system.cpu21.dcache.tags.warmup_cycle    1384357150960                       # Cycle when the warmup percentage was hit.
system.cpu21.dcache.tags.occ_blocks::.cpu21.data   429.717070                       # Average occupied blocks per requestor
system.cpu21.dcache.tags.occ_percent::.cpu21.data     0.419646                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_percent::total     0.419646                       # Average percentage of cache occupancy
system.cpu21.dcache.tags.occ_task_id_blocks::1024          790                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu21.dcache.tags.age_task_id_blocks_1024::4          782                       # Occupied blocks per task id
system.cpu21.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu21.dcache.tags.tag_accesses        10242925                       # Number of tag accesses
system.cpu21.dcache.tags.data_accesses       10242925                       # Number of data accesses
system.cpu20.numPwrStateTransitions              3011                       # Number of power state transitions
system.cpu20.pwrStateClkGateDist::samples         1491                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::mean   2548228723.537894                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::stdev  20565570427.737568                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::1000-5e+10         1486     99.66%     99.66% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::5e+10-1e+11            3      0.20%     99.87% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::3.5e+11-4e+11            1      0.07%     99.93% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateClkGateDist::total          1491                       # Distribution of time spent in the clock gated state
system.cpu20.pwrStateResidencyTicks::ON   23232474105                       # Cumulative time (in ticks) in various power states
system.cpu20.pwrStateResidencyTicks::CLK_GATED 3799409026795                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.demand_hits::.cpu20.inst     12305278                       # number of demand (read+write) hits
system.cpu20.icache.demand_hits::total       12305278                       # number of demand (read+write) hits
system.cpu20.icache.overall_hits::.cpu20.inst     12305278                       # number of overall hits
system.cpu20.icache.overall_hits::total      12305278                       # number of overall hits
system.cpu20.icache.demand_misses::.cpu20.inst       185704                       # number of demand (read+write) misses
system.cpu20.icache.demand_misses::total       185704                       # number of demand (read+write) misses
system.cpu20.icache.overall_misses::.cpu20.inst       185704                       # number of overall misses
system.cpu20.icache.overall_misses::total       185704                       # number of overall misses
system.cpu20.icache.demand_accesses::.cpu20.inst     12490982                       # number of demand (read+write) accesses
system.cpu20.icache.demand_accesses::total     12490982                       # number of demand (read+write) accesses
system.cpu20.icache.overall_accesses::.cpu20.inst     12490982                       # number of overall (read+write) accesses
system.cpu20.icache.overall_accesses::total     12490982                       # number of overall (read+write) accesses
system.cpu20.icache.demand_miss_rate::.cpu20.inst     0.014867                       # miss rate for demand accesses
system.cpu20.icache.demand_miss_rate::total     0.014867                       # miss rate for demand accesses
system.cpu20.icache.overall_miss_rate::.cpu20.inst     0.014867                       # miss rate for overall accesses
system.cpu20.icache.overall_miss_rate::total     0.014867                       # miss rate for overall accesses
system.cpu20.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.icache.writebacks::.writebacks       185181                       # number of writebacks
system.cpu20.icache.writebacks::total          185181                       # number of writebacks
system.cpu20.icache.replacements               185181                       # number of replacements
system.cpu20.icache.ReadReq_hits::.cpu20.inst     12305278                       # number of ReadReq hits
system.cpu20.icache.ReadReq_hits::total      12305278                       # number of ReadReq hits
system.cpu20.icache.ReadReq_misses::.cpu20.inst       185704                       # number of ReadReq misses
system.cpu20.icache.ReadReq_misses::total       185704                       # number of ReadReq misses
system.cpu20.icache.ReadReq_accesses::.cpu20.inst     12490982                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_accesses::total     12490982                       # number of ReadReq accesses(hits+misses)
system.cpu20.icache.ReadReq_miss_rate::.cpu20.inst     0.014867                       # miss rate for ReadReq accesses
system.cpu20.icache.ReadReq_miss_rate::total     0.014867                       # miss rate for ReadReq accesses
system.cpu20.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu20.icache.tags.tagsinuse         322.951591                       # Cycle average of tags in use
system.cpu20.icache.tags.total_refs          12490982                       # Total number of references to valid blocks.
system.cpu20.icache.tags.sampled_refs          185704                       # Sample count of references to valid blocks.
system.cpu20.icache.tags.avg_refs           67.262859                       # Average number of references to valid blocks.
system.cpu20.icache.tags.warmup_cycle    1352286045520                       # Cycle when the warmup percentage was hit.
system.cpu20.icache.tags.occ_blocks::.cpu20.inst   322.951591                       # Average occupied blocks per requestor
system.cpu20.icache.tags.occ_percent::.cpu20.inst     0.630765                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_percent::total     0.630765                       # Average percentage of cache occupancy
system.cpu20.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu20.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu20.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu20.icache.tags.tag_accesses        25167668                       # Number of tag accesses
system.cpu20.icache.tags.data_accesses       25167668                       # Number of data accesses
system.cpu20.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu20.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu20.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu20.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.demand_hits::.cpu20.data      4602878                       # number of demand (read+write) hits
system.cpu20.dcache.demand_hits::total        4602878                       # number of demand (read+write) hits
system.cpu20.dcache.overall_hits::.cpu20.data      4637953                       # number of overall hits
system.cpu20.dcache.overall_hits::total       4637953                       # number of overall hits
system.cpu20.dcache.demand_misses::.cpu20.data       123179                       # number of demand (read+write) misses
system.cpu20.dcache.demand_misses::total       123179                       # number of demand (read+write) misses
system.cpu20.dcache.overall_misses::.cpu20.data       131316                       # number of overall misses
system.cpu20.dcache.overall_misses::total       131316                       # number of overall misses
system.cpu20.dcache.demand_accesses::.cpu20.data      4726057                       # number of demand (read+write) accesses
system.cpu20.dcache.demand_accesses::total      4726057                       # number of demand (read+write) accesses
system.cpu20.dcache.overall_accesses::.cpu20.data      4769269                       # number of overall (read+write) accesses
system.cpu20.dcache.overall_accesses::total      4769269                       # number of overall (read+write) accesses
system.cpu20.dcache.demand_miss_rate::.cpu20.data     0.026064                       # miss rate for demand accesses
system.cpu20.dcache.demand_miss_rate::total     0.026064                       # miss rate for demand accesses
system.cpu20.dcache.overall_miss_rate::.cpu20.data     0.027534                       # miss rate for overall accesses
system.cpu20.dcache.overall_miss_rate::total     0.027534                       # miss rate for overall accesses
system.cpu20.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu20.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu20.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu20.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu20.dcache.writebacks::.writebacks        41105                       # number of writebacks
system.cpu20.dcache.writebacks::total           41105                       # number of writebacks
system.cpu20.dcache.replacements                99892                       # number of replacements
system.cpu20.dcache.ReadReq_hits::.cpu20.data      2772534                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_hits::total       2772534                       # number of ReadReq hits
system.cpu20.dcache.ReadReq_misses::.cpu20.data        85701                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_misses::total        85701                       # number of ReadReq misses
system.cpu20.dcache.ReadReq_accesses::.cpu20.data      2858235                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_accesses::total      2858235                       # number of ReadReq accesses(hits+misses)
system.cpu20.dcache.ReadReq_miss_rate::.cpu20.data     0.029984                       # miss rate for ReadReq accesses
system.cpu20.dcache.ReadReq_miss_rate::total     0.029984                       # miss rate for ReadReq accesses
system.cpu20.dcache.WriteReq_hits::.cpu20.data      1829556                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_hits::total      1829556                       # number of WriteReq hits
system.cpu20.dcache.WriteReq_misses::.cpu20.data        29966                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_misses::total        29966                       # number of WriteReq misses
system.cpu20.dcache.WriteReq_accesses::.cpu20.data      1859522                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_accesses::total      1859522                       # number of WriteReq accesses(hits+misses)
system.cpu20.dcache.WriteReq_miss_rate::.cpu20.data     0.016115                       # miss rate for WriteReq accesses
system.cpu20.dcache.WriteReq_miss_rate::total     0.016115                       # miss rate for WriteReq accesses
system.cpu20.dcache.SoftPFReq_hits::.cpu20.data          439                       # number of SoftPFReq hits
system.cpu20.dcache.SoftPFReq_hits::total          439                       # number of SoftPFReq hits
system.cpu20.dcache.SoftPFReq_misses::.cpu20.data          837                       # number of SoftPFReq misses
system.cpu20.dcache.SoftPFReq_misses::total          837                       # number of SoftPFReq misses
system.cpu20.dcache.SoftPFReq_accesses::.cpu20.data         1276                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_accesses::total         1276                       # number of SoftPFReq accesses(hits+misses)
system.cpu20.dcache.SoftPFReq_miss_rate::.cpu20.data     0.655956                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFReq_miss_rate::total     0.655956                       # miss rate for SoftPFReq accesses
system.cpu20.dcache.SoftPFExReq_hits::.cpu20.data        34636                       # number of SoftPFExReq hits
system.cpu20.dcache.SoftPFExReq_hits::total        34636                       # number of SoftPFExReq hits
system.cpu20.dcache.SoftPFExReq_misses::.cpu20.data         7300                       # number of SoftPFExReq misses
system.cpu20.dcache.SoftPFExReq_misses::total         7300                       # number of SoftPFExReq misses
system.cpu20.dcache.SoftPFExReq_accesses::.cpu20.data        41936                       # number of SoftPFExReq accesses(hits+misses)
system.cpu20.dcache.SoftPFExReq_accesses::total        41936                       # number of SoftPFExReq accesses(hits+misses)
system.cpu20.dcache.SoftPFExReq_miss_rate::.cpu20.data     0.174075                       # miss rate for SoftPFExReq accesses
system.cpu20.dcache.SoftPFExReq_miss_rate::total     0.174075                       # miss rate for SoftPFExReq accesses
system.cpu20.dcache.WriteLineReq_hits::.cpu20.data          788                       # number of WriteLineReq hits
system.cpu20.dcache.WriteLineReq_hits::total          788                       # number of WriteLineReq hits
system.cpu20.dcache.WriteLineReq_misses::.cpu20.data         7512                       # number of WriteLineReq misses
system.cpu20.dcache.WriteLineReq_misses::total         7512                       # number of WriteLineReq misses
system.cpu20.dcache.WriteLineReq_accesses::.cpu20.data         8300                       # number of WriteLineReq accesses(hits+misses)
system.cpu20.dcache.WriteLineReq_accesses::total         8300                       # number of WriteLineReq accesses(hits+misses)
system.cpu20.dcache.WriteLineReq_miss_rate::.cpu20.data     0.905060                       # miss rate for WriteLineReq accesses
system.cpu20.dcache.WriteLineReq_miss_rate::total     0.905060                       # miss rate for WriteLineReq accesses
system.cpu20.dcache.LoadLockedReq_hits::.cpu20.data        48616                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_hits::total        48616                       # number of LoadLockedReq hits
system.cpu20.dcache.LoadLockedReq_misses::.cpu20.data         1253                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_misses::total         1253                       # number of LoadLockedReq misses
system.cpu20.dcache.LoadLockedReq_accesses::.cpu20.data        49869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_accesses::total        49869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu20.dcache.LoadLockedReq_miss_rate::.cpu20.data     0.025126                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.LoadLockedReq_miss_rate::total     0.025126                       # miss rate for LoadLockedReq accesses
system.cpu20.dcache.StoreCondReq_hits::.cpu20.data        48333                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_hits::total        48333                       # number of StoreCondReq hits
system.cpu20.dcache.StoreCondReq_misses::.cpu20.data          129                       # number of StoreCondReq misses
system.cpu20.dcache.StoreCondReq_misses::total          129                       # number of StoreCondReq misses
system.cpu20.dcache.StoreCondReq_accesses::.cpu20.data        48462                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_accesses::total        48462                       # number of StoreCondReq accesses(hits+misses)
system.cpu20.dcache.StoreCondReq_miss_rate::.cpu20.data     0.002662                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.StoreCondReq_miss_rate::total     0.002662                       # miss rate for StoreCondReq accesses
system.cpu20.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu20.dcache.tags.tagsinuse         433.906813                       # Cycle average of tags in use
system.cpu20.dcache.tags.total_refs           4878330                       # Total number of references to valid blocks.
system.cpu20.dcache.tags.sampled_refs          119958                       # Sample count of references to valid blocks.
system.cpu20.dcache.tags.avg_refs           40.666983                       # Average number of references to valid blocks.
system.cpu20.dcache.tags.warmup_cycle    1352286053420                       # Cycle when the warmup percentage was hit.
system.cpu20.dcache.tags.occ_blocks::.cpu20.data   433.906813                       # Average occupied blocks per requestor
system.cpu20.dcache.tags.occ_percent::.cpu20.data     0.423737                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_percent::total     0.423737                       # Average percentage of cache occupancy
system.cpu20.dcache.tags.occ_task_id_blocks::1024          786                       # Occupied blocks per task id
system.cpu20.dcache.tags.age_task_id_blocks_1024::4          786                       # Occupied blocks per task id
system.cpu20.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu20.dcache.tags.tag_accesses         9877690                       # Number of tag accesses
system.cpu20.dcache.tags.data_accesses        9877690                       # Number of data accesses
system.cpu23.numPwrStateTransitions              2595                       # Number of power state transitions
system.cpu23.pwrStateClkGateDist::samples         1290                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::mean   2946258279.692248                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::stdev  20905398867.130421                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::1000-5e+10         1285     99.61%     99.61% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::5e+10-1e+11            3      0.23%     99.84% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::2.5e+11-3e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateClkGateDist::total          1290                       # Distribution of time spent in the clock gated state
system.cpu23.pwrStateResidencyTicks::ON   21968320097                       # Cumulative time (in ticks) in various power states
system.cpu23.pwrStateResidencyTicks::CLK_GATED 3800673180803                       # Cumulative time (in ticks) in various power states
system.cpu23.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu23.icache.demand_hits::.cpu23.inst     11726459                       # number of demand (read+write) hits
system.cpu23.icache.demand_hits::total       11726459                       # number of demand (read+write) hits
system.cpu23.icache.overall_hits::.cpu23.inst     11726459                       # number of overall hits
system.cpu23.icache.overall_hits::total      11726459                       # number of overall hits
system.cpu23.icache.demand_misses::.cpu23.inst       151697                       # number of demand (read+write) misses
system.cpu23.icache.demand_misses::total       151697                       # number of demand (read+write) misses
system.cpu23.icache.overall_misses::.cpu23.inst       151697                       # number of overall misses
system.cpu23.icache.overall_misses::total       151697                       # number of overall misses
system.cpu23.icache.demand_accesses::.cpu23.inst     11878156                       # number of demand (read+write) accesses
system.cpu23.icache.demand_accesses::total     11878156                       # number of demand (read+write) accesses
system.cpu23.icache.overall_accesses::.cpu23.inst     11878156                       # number of overall (read+write) accesses
system.cpu23.icache.overall_accesses::total     11878156                       # number of overall (read+write) accesses
system.cpu23.icache.demand_miss_rate::.cpu23.inst     0.012771                       # miss rate for demand accesses
system.cpu23.icache.demand_miss_rate::total     0.012771                       # miss rate for demand accesses
system.cpu23.icache.overall_miss_rate::.cpu23.inst     0.012771                       # miss rate for overall accesses
system.cpu23.icache.overall_miss_rate::total     0.012771                       # miss rate for overall accesses
system.cpu23.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu23.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu23.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu23.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu23.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu23.icache.writebacks::.writebacks       151174                       # number of writebacks
system.cpu23.icache.writebacks::total          151174                       # number of writebacks
system.cpu23.icache.replacements               151174                       # number of replacements
system.cpu23.icache.ReadReq_hits::.cpu23.inst     11726459                       # number of ReadReq hits
system.cpu23.icache.ReadReq_hits::total      11726459                       # number of ReadReq hits
system.cpu23.icache.ReadReq_misses::.cpu23.inst       151697                       # number of ReadReq misses
system.cpu23.icache.ReadReq_misses::total       151697                       # number of ReadReq misses
system.cpu23.icache.ReadReq_accesses::.cpu23.inst     11878156                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.ReadReq_accesses::total     11878156                       # number of ReadReq accesses(hits+misses)
system.cpu23.icache.ReadReq_miss_rate::.cpu23.inst     0.012771                       # miss rate for ReadReq accesses
system.cpu23.icache.ReadReq_miss_rate::total     0.012771                       # miss rate for ReadReq accesses
system.cpu23.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu23.icache.tags.tagsinuse         310.591522                       # Cycle average of tags in use
system.cpu23.icache.tags.total_refs          11878156                       # Total number of references to valid blocks.
system.cpu23.icache.tags.sampled_refs          151697                       # Sample count of references to valid blocks.
system.cpu23.icache.tags.avg_refs           78.301852                       # Average number of references to valid blocks.
system.cpu23.icache.tags.warmup_cycle    1448499350780                       # Cycle when the warmup percentage was hit.
system.cpu23.icache.tags.occ_blocks::.cpu23.inst   310.591522                       # Average occupied blocks per requestor
system.cpu23.icache.tags.occ_percent::.cpu23.inst     0.606624                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_percent::total     0.606624                       # Average percentage of cache occupancy
system.cpu23.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu23.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu23.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu23.icache.tags.tag_accesses        23908009                       # Number of tag accesses
system.cpu23.icache.tags.data_accesses       23908009                       # Number of data accesses
system.cpu23.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu23.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu23.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu23.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu23.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu23.dcache.demand_hits::.cpu23.data      4304033                       # number of demand (read+write) hits
system.cpu23.dcache.demand_hits::total        4304033                       # number of demand (read+write) hits
system.cpu23.dcache.overall_hits::.cpu23.data      4340220                       # number of overall hits
system.cpu23.dcache.overall_hits::total       4340220                       # number of overall hits
system.cpu23.dcache.demand_misses::.cpu23.data       110765                       # number of demand (read+write) misses
system.cpu23.dcache.demand_misses::total       110765                       # number of demand (read+write) misses
system.cpu23.dcache.overall_misses::.cpu23.data       116809                       # number of overall misses
system.cpu23.dcache.overall_misses::total       116809                       # number of overall misses
system.cpu23.dcache.demand_accesses::.cpu23.data      4414798                       # number of demand (read+write) accesses
system.cpu23.dcache.demand_accesses::total      4414798                       # number of demand (read+write) accesses
system.cpu23.dcache.overall_accesses::.cpu23.data      4457029                       # number of overall (read+write) accesses
system.cpu23.dcache.overall_accesses::total      4457029                       # number of overall (read+write) accesses
system.cpu23.dcache.demand_miss_rate::.cpu23.data     0.025089                       # miss rate for demand accesses
system.cpu23.dcache.demand_miss_rate::total     0.025089                       # miss rate for demand accesses
system.cpu23.dcache.overall_miss_rate::.cpu23.data     0.026208                       # miss rate for overall accesses
system.cpu23.dcache.overall_miss_rate::total     0.026208                       # miss rate for overall accesses
system.cpu23.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu23.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu23.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu23.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu23.dcache.writebacks::.writebacks        38748                       # number of writebacks
system.cpu23.dcache.writebacks::total           38748                       # number of writebacks
system.cpu23.dcache.replacements                91894                       # number of replacements
system.cpu23.dcache.ReadReq_hits::.cpu23.data      2666386                       # number of ReadReq hits
system.cpu23.dcache.ReadReq_hits::total       2666386                       # number of ReadReq hits
system.cpu23.dcache.ReadReq_misses::.cpu23.data        77267                       # number of ReadReq misses
system.cpu23.dcache.ReadReq_misses::total        77267                       # number of ReadReq misses
system.cpu23.dcache.ReadReq_accesses::.cpu23.data      2743653                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.ReadReq_accesses::total      2743653                       # number of ReadReq accesses(hits+misses)
system.cpu23.dcache.ReadReq_miss_rate::.cpu23.data     0.028162                       # miss rate for ReadReq accesses
system.cpu23.dcache.ReadReq_miss_rate::total     0.028162                       # miss rate for ReadReq accesses
system.cpu23.dcache.WriteReq_hits::.cpu23.data      1637032                       # number of WriteReq hits
system.cpu23.dcache.WriteReq_hits::total      1637032                       # number of WriteReq hits
system.cpu23.dcache.WriteReq_misses::.cpu23.data        21081                       # number of WriteReq misses
system.cpu23.dcache.WriteReq_misses::total        21081                       # number of WriteReq misses
system.cpu23.dcache.WriteReq_accesses::.cpu23.data      1658113                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_accesses::total      1658113                       # number of WriteReq accesses(hits+misses)
system.cpu23.dcache.WriteReq_miss_rate::.cpu23.data     0.012714                       # miss rate for WriteReq accesses
system.cpu23.dcache.WriteReq_miss_rate::total     0.012714                       # miss rate for WriteReq accesses
system.cpu23.dcache.SoftPFReq_hits::.cpu23.data          220                       # number of SoftPFReq hits
system.cpu23.dcache.SoftPFReq_hits::total          220                       # number of SoftPFReq hits
system.cpu23.dcache.SoftPFReq_misses::.cpu23.data          548                       # number of SoftPFReq misses
system.cpu23.dcache.SoftPFReq_misses::total          548                       # number of SoftPFReq misses
system.cpu23.dcache.SoftPFReq_accesses::.cpu23.data          768                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_accesses::total          768                       # number of SoftPFReq accesses(hits+misses)
system.cpu23.dcache.SoftPFReq_miss_rate::.cpu23.data     0.713542                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFReq_miss_rate::total     0.713542                       # miss rate for SoftPFReq accesses
system.cpu23.dcache.SoftPFExReq_hits::.cpu23.data        35967                       # number of SoftPFExReq hits
system.cpu23.dcache.SoftPFExReq_hits::total        35967                       # number of SoftPFExReq hits
system.cpu23.dcache.SoftPFExReq_misses::.cpu23.data         5496                       # number of SoftPFExReq misses
system.cpu23.dcache.SoftPFExReq_misses::total         5496                       # number of SoftPFExReq misses
system.cpu23.dcache.SoftPFExReq_accesses::.cpu23.data        41463                       # number of SoftPFExReq accesses(hits+misses)
system.cpu23.dcache.SoftPFExReq_accesses::total        41463                       # number of SoftPFExReq accesses(hits+misses)
system.cpu23.dcache.SoftPFExReq_miss_rate::.cpu23.data     0.132552                       # miss rate for SoftPFExReq accesses
system.cpu23.dcache.SoftPFExReq_miss_rate::total     0.132552                       # miss rate for SoftPFExReq accesses
system.cpu23.dcache.WriteLineReq_hits::.cpu23.data          615                       # number of WriteLineReq hits
system.cpu23.dcache.WriteLineReq_hits::total          615                       # number of WriteLineReq hits
system.cpu23.dcache.WriteLineReq_misses::.cpu23.data        12417                       # number of WriteLineReq misses
system.cpu23.dcache.WriteLineReq_misses::total        12417                       # number of WriteLineReq misses
system.cpu23.dcache.WriteLineReq_accesses::.cpu23.data        13032                       # number of WriteLineReq accesses(hits+misses)
system.cpu23.dcache.WriteLineReq_accesses::total        13032                       # number of WriteLineReq accesses(hits+misses)
system.cpu23.dcache.WriteLineReq_miss_rate::.cpu23.data     0.952808                       # miss rate for WriteLineReq accesses
system.cpu23.dcache.WriteLineReq_miss_rate::total     0.952808                       # miss rate for WriteLineReq accesses
system.cpu23.dcache.LoadLockedReq_hits::.cpu23.data        46083                       # number of LoadLockedReq hits
system.cpu23.dcache.LoadLockedReq_hits::total        46083                       # number of LoadLockedReq hits
system.cpu23.dcache.LoadLockedReq_misses::.cpu23.data         1155                       # number of LoadLockedReq misses
system.cpu23.dcache.LoadLockedReq_misses::total         1155                       # number of LoadLockedReq misses
system.cpu23.dcache.LoadLockedReq_accesses::.cpu23.data        47238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_accesses::total        47238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu23.dcache.LoadLockedReq_miss_rate::.cpu23.data     0.024451                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.LoadLockedReq_miss_rate::total     0.024451                       # miss rate for LoadLockedReq accesses
system.cpu23.dcache.StoreCondReq_hits::.cpu23.data        46091                       # number of StoreCondReq hits
system.cpu23.dcache.StoreCondReq_hits::total        46091                       # number of StoreCondReq hits
system.cpu23.dcache.StoreCondReq_misses::.cpu23.data          113                       # number of StoreCondReq misses
system.cpu23.dcache.StoreCondReq_misses::total          113                       # number of StoreCondReq misses
system.cpu23.dcache.StoreCondReq_accesses::.cpu23.data        46204                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_accesses::total        46204                       # number of StoreCondReq accesses(hits+misses)
system.cpu23.dcache.StoreCondReq_miss_rate::.cpu23.data     0.002446                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.StoreCondReq_miss_rate::total     0.002446                       # miss rate for StoreCondReq accesses
system.cpu23.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu23.dcache.tags.tagsinuse         422.047254                       # Cycle average of tags in use
system.cpu23.dcache.tags.total_refs           4562619                       # Total number of references to valid blocks.
system.cpu23.dcache.tags.sampled_refs          108302                       # Sample count of references to valid blocks.
system.cpu23.dcache.tags.avg_refs           42.128668                       # Average number of references to valid blocks.
system.cpu23.dcache.tags.warmup_cycle    1448499358680                       # Cycle when the warmup percentage was hit.
system.cpu23.dcache.tags.occ_blocks::.cpu23.data   422.047254                       # Average occupied blocks per requestor
system.cpu23.dcache.tags.occ_percent::.cpu23.data     0.412156                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_percent::total     0.412156                       # Average percentage of cache occupancy
system.cpu23.dcache.tags.occ_task_id_blocks::1024          735                       # Occupied blocks per task id
system.cpu23.dcache.tags.age_task_id_blocks_1024::4          735                       # Occupied blocks per task id
system.cpu23.dcache.tags.occ_task_id_percent::1024     0.717773                       # Percentage of cache occupancy per task id
system.cpu23.dcache.tags.tag_accesses         9235744                       # Number of tag accesses
system.cpu23.dcache.tags.data_accesses        9235744                       # Number of data accesses
system.cpu22.numPwrStateTransitions              2736                       # Number of power state transitions
system.cpu22.pwrStateClkGateDist::samples         1366                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::mean   2765851653.750366                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::stdev  21406556552.520428                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::1000-5e+10         1361     99.63%     99.63% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::5e+10-1e+11            1      0.07%     99.71% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::1e+11-1.5e+11            1      0.07%     99.78% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::2.5e+11-3e+11            2      0.15%     99.93% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::6.5e+11-7e+11            1      0.07%    100.00% # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateClkGateDist::total          1366                       # Distribution of time spent in the clock gated state
system.cpu22.pwrStateResidencyTicks::ON   44488141877                       # Cumulative time (in ticks) in various power states
system.cpu22.pwrStateResidencyTicks::CLK_GATED 3778153359023                       # Cumulative time (in ticks) in various power states
system.cpu22.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu22.icache.demand_hits::.cpu22.inst     23271013                       # number of demand (read+write) hits
system.cpu22.icache.demand_hits::total       23271013                       # number of demand (read+write) hits
system.cpu22.icache.overall_hits::.cpu22.inst     23271013                       # number of overall hits
system.cpu22.icache.overall_hits::total      23271013                       # number of overall hits
system.cpu22.icache.demand_misses::.cpu22.inst       483157                       # number of demand (read+write) misses
system.cpu22.icache.demand_misses::total       483157                       # number of demand (read+write) misses
system.cpu22.icache.overall_misses::.cpu22.inst       483157                       # number of overall misses
system.cpu22.icache.overall_misses::total       483157                       # number of overall misses
system.cpu22.icache.demand_accesses::.cpu22.inst     23754170                       # number of demand (read+write) accesses
system.cpu22.icache.demand_accesses::total     23754170                       # number of demand (read+write) accesses
system.cpu22.icache.overall_accesses::.cpu22.inst     23754170                       # number of overall (read+write) accesses
system.cpu22.icache.overall_accesses::total     23754170                       # number of overall (read+write) accesses
system.cpu22.icache.demand_miss_rate::.cpu22.inst     0.020340                       # miss rate for demand accesses
system.cpu22.icache.demand_miss_rate::total     0.020340                       # miss rate for demand accesses
system.cpu22.icache.overall_miss_rate::.cpu22.inst     0.020340                       # miss rate for overall accesses
system.cpu22.icache.overall_miss_rate::total     0.020340                       # miss rate for overall accesses
system.cpu22.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu22.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu22.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu22.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu22.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu22.icache.writebacks::.writebacks       482634                       # number of writebacks
system.cpu22.icache.writebacks::total          482634                       # number of writebacks
system.cpu22.icache.replacements               482634                       # number of replacements
system.cpu22.icache.ReadReq_hits::.cpu22.inst     23271013                       # number of ReadReq hits
system.cpu22.icache.ReadReq_hits::total      23271013                       # number of ReadReq hits
system.cpu22.icache.ReadReq_misses::.cpu22.inst       483157                       # number of ReadReq misses
system.cpu22.icache.ReadReq_misses::total       483157                       # number of ReadReq misses
system.cpu22.icache.ReadReq_accesses::.cpu22.inst     23754170                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.ReadReq_accesses::total     23754170                       # number of ReadReq accesses(hits+misses)
system.cpu22.icache.ReadReq_miss_rate::.cpu22.inst     0.020340                       # miss rate for ReadReq accesses
system.cpu22.icache.ReadReq_miss_rate::total     0.020340                       # miss rate for ReadReq accesses
system.cpu22.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu22.icache.tags.tagsinuse         314.711492                       # Cycle average of tags in use
system.cpu22.icache.tags.total_refs          23754170                       # Total number of references to valid blocks.
system.cpu22.icache.tags.sampled_refs          483157                       # Sample count of references to valid blocks.
system.cpu22.icache.tags.avg_refs           49.164495                       # Average number of references to valid blocks.
system.cpu22.icache.tags.warmup_cycle    1416428248500                       # Cycle when the warmup percentage was hit.
system.cpu22.icache.tags.occ_blocks::.cpu22.inst   314.711492                       # Average occupied blocks per requestor
system.cpu22.icache.tags.occ_percent::.cpu22.inst     0.614671                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_percent::total     0.614671                       # Average percentage of cache occupancy
system.cpu22.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu22.icache.tags.age_task_id_blocks_1024::4          423                       # Occupied blocks per task id
system.cpu22.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu22.icache.tags.tag_accesses        47991497                       # Number of tag accesses
system.cpu22.icache.tags.data_accesses       47991497                       # Number of data accesses
system.cpu22.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu22.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu22.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu22.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu22.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu22.dcache.demand_hits::.cpu22.data      8750423                       # number of demand (read+write) hits
system.cpu22.dcache.demand_hits::total        8750423                       # number of demand (read+write) hits
system.cpu22.dcache.overall_hits::.cpu22.data      8812323                       # number of overall hits
system.cpu22.dcache.overall_hits::total       8812323                       # number of overall hits
system.cpu22.dcache.demand_misses::.cpu22.data       217874                       # number of demand (read+write) misses
system.cpu22.dcache.demand_misses::total       217874                       # number of demand (read+write) misses
system.cpu22.dcache.overall_misses::.cpu22.data       232927                       # number of overall misses
system.cpu22.dcache.overall_misses::total       232927                       # number of overall misses
system.cpu22.dcache.demand_accesses::.cpu22.data      8968297                       # number of demand (read+write) accesses
system.cpu22.dcache.demand_accesses::total      8968297                       # number of demand (read+write) accesses
system.cpu22.dcache.overall_accesses::.cpu22.data      9045250                       # number of overall (read+write) accesses
system.cpu22.dcache.overall_accesses::total      9045250                       # number of overall (read+write) accesses
system.cpu22.dcache.demand_miss_rate::.cpu22.data     0.024294                       # miss rate for demand accesses
system.cpu22.dcache.demand_miss_rate::total     0.024294                       # miss rate for demand accesses
system.cpu22.dcache.overall_miss_rate::.cpu22.data     0.025751                       # miss rate for overall accesses
system.cpu22.dcache.overall_miss_rate::total     0.025751                       # miss rate for overall accesses
system.cpu22.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu22.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu22.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu22.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu22.dcache.writebacks::.writebacks        90849                       # number of writebacks
system.cpu22.dcache.writebacks::total           90849                       # number of writebacks
system.cpu22.dcache.replacements               193743                       # number of replacements
system.cpu22.dcache.ReadReq_hits::.cpu22.data      4984049                       # number of ReadReq hits
system.cpu22.dcache.ReadReq_hits::total       4984049                       # number of ReadReq hits
system.cpu22.dcache.ReadReq_misses::.cpu22.data       145038                       # number of ReadReq misses
system.cpu22.dcache.ReadReq_misses::total       145038                       # number of ReadReq misses
system.cpu22.dcache.ReadReq_accesses::.cpu22.data      5129087                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.ReadReq_accesses::total      5129087                       # number of ReadReq accesses(hits+misses)
system.cpu22.dcache.ReadReq_miss_rate::.cpu22.data     0.028278                       # miss rate for ReadReq accesses
system.cpu22.dcache.ReadReq_miss_rate::total     0.028278                       # miss rate for ReadReq accesses
system.cpu22.dcache.WriteReq_hits::.cpu22.data      3758400                       # number of WriteReq hits
system.cpu22.dcache.WriteReq_hits::total      3758400                       # number of WriteReq hits
system.cpu22.dcache.WriteReq_misses::.cpu22.data        49555                       # number of WriteReq misses
system.cpu22.dcache.WriteReq_misses::total        49555                       # number of WriteReq misses
system.cpu22.dcache.WriteReq_accesses::.cpu22.data      3807955                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_accesses::total      3807955                       # number of WriteReq accesses(hits+misses)
system.cpu22.dcache.WriteReq_miss_rate::.cpu22.data     0.013014                       # miss rate for WriteReq accesses
system.cpu22.dcache.WriteReq_miss_rate::total     0.013014                       # miss rate for WriteReq accesses
system.cpu22.dcache.SoftPFReq_hits::.cpu22.data         1605                       # number of SoftPFReq hits
system.cpu22.dcache.SoftPFReq_hits::total         1605                       # number of SoftPFReq hits
system.cpu22.dcache.SoftPFReq_misses::.cpu22.data         2098                       # number of SoftPFReq misses
system.cpu22.dcache.SoftPFReq_misses::total         2098                       # number of SoftPFReq misses
system.cpu22.dcache.SoftPFReq_accesses::.cpu22.data         3703                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_accesses::total         3703                       # number of SoftPFReq accesses(hits+misses)
system.cpu22.dcache.SoftPFReq_miss_rate::.cpu22.data     0.566568                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFReq_miss_rate::total     0.566568                       # miss rate for SoftPFReq accesses
system.cpu22.dcache.SoftPFExReq_hits::.cpu22.data        60295                       # number of SoftPFExReq hits
system.cpu22.dcache.SoftPFExReq_hits::total        60295                       # number of SoftPFExReq hits
system.cpu22.dcache.SoftPFExReq_misses::.cpu22.data        12955                       # number of SoftPFExReq misses
system.cpu22.dcache.SoftPFExReq_misses::total        12955                       # number of SoftPFExReq misses
system.cpu22.dcache.SoftPFExReq_accesses::.cpu22.data        73250                       # number of SoftPFExReq accesses(hits+misses)
system.cpu22.dcache.SoftPFExReq_accesses::total        73250                       # number of SoftPFExReq accesses(hits+misses)
system.cpu22.dcache.SoftPFExReq_miss_rate::.cpu22.data     0.176860                       # miss rate for SoftPFExReq accesses
system.cpu22.dcache.SoftPFExReq_miss_rate::total     0.176860                       # miss rate for SoftPFExReq accesses
system.cpu22.dcache.WriteLineReq_hits::.cpu22.data         7974                       # number of WriteLineReq hits
system.cpu22.dcache.WriteLineReq_hits::total         7974                       # number of WriteLineReq hits
system.cpu22.dcache.WriteLineReq_misses::.cpu22.data        23281                       # number of WriteLineReq misses
system.cpu22.dcache.WriteLineReq_misses::total        23281                       # number of WriteLineReq misses
system.cpu22.dcache.WriteLineReq_accesses::.cpu22.data        31255                       # number of WriteLineReq accesses(hits+misses)
system.cpu22.dcache.WriteLineReq_accesses::total        31255                       # number of WriteLineReq accesses(hits+misses)
system.cpu22.dcache.WriteLineReq_miss_rate::.cpu22.data     0.744873                       # miss rate for WriteLineReq accesses
system.cpu22.dcache.WriteLineReq_miss_rate::total     0.744873                       # miss rate for WriteLineReq accesses
system.cpu22.dcache.LoadLockedReq_hits::.cpu22.data       105073                       # number of LoadLockedReq hits
system.cpu22.dcache.LoadLockedReq_hits::total       105073                       # number of LoadLockedReq hits
system.cpu22.dcache.LoadLockedReq_misses::.cpu22.data         2145                       # number of LoadLockedReq misses
system.cpu22.dcache.LoadLockedReq_misses::total         2145                       # number of LoadLockedReq misses
system.cpu22.dcache.LoadLockedReq_accesses::.cpu22.data       107218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_accesses::total       107218                       # number of LoadLockedReq accesses(hits+misses)
system.cpu22.dcache.LoadLockedReq_miss_rate::.cpu22.data     0.020006                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.LoadLockedReq_miss_rate::total     0.020006                       # miss rate for LoadLockedReq accesses
system.cpu22.dcache.StoreCondReq_hits::.cpu22.data       105156                       # number of StoreCondReq hits
system.cpu22.dcache.StoreCondReq_hits::total       105156                       # number of StoreCondReq hits
system.cpu22.dcache.StoreCondReq_misses::.cpu22.data          593                       # number of StoreCondReq misses
system.cpu22.dcache.StoreCondReq_misses::total          593                       # number of StoreCondReq misses
system.cpu22.dcache.StoreCondReq_accesses::.cpu22.data       105749                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_accesses::total       105749                       # number of StoreCondReq accesses(hits+misses)
system.cpu22.dcache.StoreCondReq_miss_rate::.cpu22.data     0.005608                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.StoreCondReq_miss_rate::total     0.005608                       # miss rate for StoreCondReq accesses
system.cpu22.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu22.dcache.tags.tagsinuse         419.631257                       # Cycle average of tags in use
system.cpu22.dcache.tags.total_refs           9273872                       # Total number of references to valid blocks.
system.cpu22.dcache.tags.sampled_refs          219247                       # Sample count of references to valid blocks.
system.cpu22.dcache.tags.avg_refs           42.298741                       # Average number of references to valid blocks.
system.cpu22.dcache.tags.warmup_cycle    1416428256400                       # Cycle when the warmup percentage was hit.
system.cpu22.dcache.tags.occ_blocks::.cpu22.data   419.631257                       # Average occupied blocks per requestor
system.cpu22.dcache.tags.occ_percent::.cpu22.data     0.409796                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_percent::total     0.409796                       # Average percentage of cache occupancy
system.cpu22.dcache.tags.occ_task_id_blocks::1024          813                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu22.dcache.tags.age_task_id_blocks_1024::4          796                       # Occupied blocks per task id
system.cpu22.dcache.tags.occ_task_id_percent::1024     0.793945                       # Percentage of cache occupancy per task id
system.cpu22.dcache.tags.tag_accesses        18767173                       # Number of tag accesses
system.cpu22.dcache.tags.data_accesses       18767173                       # Number of data accesses
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu00.inst            2463935                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu00.data            1040411                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu00.dtb.walker       124996                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu00.itb.walker       512866                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu01.inst             187406                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu01.data              59565                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu01.dtb.walker         5152                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu01.itb.walker        50624                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu02.inst             340445                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu02.data             144321                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu02.dtb.walker        13397                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu02.itb.walker        74738                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu03.inst              86500                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu03.data              27471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu03.dtb.walker         2574                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu03.itb.walker        13808                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu04.inst             507158                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu04.data             103828                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu04.dtb.walker        28482                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu04.itb.walker       142403                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu05.inst             383952                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu05.data              83230                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu05.dtb.walker        10944                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu05.itb.walker       116990                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu06.inst             796583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu06.data             164802                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu06.dtb.walker        44921                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu06.itb.walker       195448                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu07.inst            1411935                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu07.data             137481                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu07.dtb.walker        85318                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu07.itb.walker       421470                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu08.inst             294795                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu08.data              73762                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu08.dtb.walker        14541                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu08.itb.walker        83853                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu09.inst             104228                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu09.data              31868                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu09.dtb.walker         3938                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu09.itb.walker        20046                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu10.inst             642728                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu10.data             196271                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu10.dtb.walker        14228                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu10.itb.walker       193879                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu11.inst            1218280                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu11.data             277729                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu11.dtb.walker       130054                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu11.itb.walker       412769                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu12.inst             203653                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu12.data              57962                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu12.dtb.walker         5179                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu12.itb.walker        49071                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu13.inst              49057                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu13.data              13241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu13.dtb.walker         1495                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu13.itb.walker         6494                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu14.inst             144636                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu14.data              55843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu14.dtb.walker         6415                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu14.itb.walker        28516                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu15.inst             233654                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu15.data              54642                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu15.dtb.walker        11738                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu15.itb.walker        66676                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu16.inst             187667                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu16.data              80960                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu16.dtb.walker         8746                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu16.itb.walker        38200                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu17.inst             252546                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu17.data              92823                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu17.dtb.walker        19396                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu17.itb.walker        65284                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu18.inst             139098                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu18.data              49970                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu18.dtb.walker         5418                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu18.itb.walker        28194                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu19.inst             117501                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu19.data              49432                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu19.dtb.walker         5595                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu19.itb.walker        24096                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu20.inst             181776                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu20.data              48948                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu20.dtb.walker         5454                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu20.itb.walker        53242                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu21.inst             154725                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu21.data              66376                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu21.dtb.walker         7053                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu21.itb.walker        31583                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu22.inst             478647                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu22.data             116848                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu22.dtb.walker        41648                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu22.itb.walker       131042                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu23.inst             145875                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu23.data              54519                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu23.dtb.walker         7035                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu23.itb.walker        29142                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu24.inst              99700                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu24.data              41068                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu24.dtb.walker         3689                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu24.itb.walker        21223                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu25.inst             116814                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu25.data              41979                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu25.dtb.walker         4814                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu25.itb.walker        21569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu26.inst              59265                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu26.data              22074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu26.dtb.walker         1558                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu26.itb.walker         9812                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu27.inst             120476                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu27.data              46151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu27.dtb.walker         5424                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu27.itb.walker        25016                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu28.inst             113604                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu28.data              50370                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu28.dtb.walker         5031                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu28.itb.walker        22190                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu29.inst             115438                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu29.data              46603                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu29.dtb.walker         5537                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu29.itb.walker        23155                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu30.inst             102412                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu30.data              40065                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu30.dtb.walker         4416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu30.itb.walker        20094                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu31.inst             461809                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu31.data             123424                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu31.dtb.walker        28183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu31.itb.walker       127407                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu32.inst              78324                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu32.data              33942                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu32.dtb.walker         3706                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu32.itb.walker        14553                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu33.inst              61649                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu33.data              22844                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu33.dtb.walker         2579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu33.itb.walker        10920                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu34.inst             127210                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu34.data              51515                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu34.dtb.walker         7136                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu34.itb.walker        25108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu35.inst             151994                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu35.data              57077                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu35.dtb.walker         8473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu35.itb.walker        36785                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu36.inst             127171                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu36.data              36707                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu36.dtb.walker         6812                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu36.itb.walker        26547                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu37.inst              62822                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu37.data              21076                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu37.dtb.walker         2379                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu37.itb.walker        11067                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu38.inst              92013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu38.data              43183                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu38.dtb.walker         4266                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu38.itb.walker        18430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu39.inst             389466                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu39.data             128836                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu39.dtb.walker        25424                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu39.itb.walker        95476                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu40.inst              98252                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu40.data              31454                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu40.dtb.walker         3711                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu40.itb.walker        18381                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu41.inst            2837530                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu41.data             667676                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu41.dtb.walker       378569                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu41.itb.walker       856269                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu42.inst             320843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu42.data              82755                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu42.dtb.walker        11871                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu42.itb.walker        50716                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu43.inst             257729                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu43.data              50169                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu43.dtb.walker         9828                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu43.itb.walker        76972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu44.inst             456986                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu44.data              93086                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu44.dtb.walker        34746                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu44.itb.walker       111312                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu45.inst             321843                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu45.data             113705                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu45.dtb.walker        22225                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu45.itb.walker        75253                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu46.inst              90815                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu46.data              36760                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu46.dtb.walker         4203                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu46.itb.walker        19146                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu47.inst             255811                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu47.data             107187                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu47.dtb.walker        14467                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu47.itb.walker        57993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu48.inst             254656                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu48.data              88373                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu48.dtb.walker        10318                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu48.itb.walker        43059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu49.inst             329212                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu49.data             104990                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu49.dtb.walker        13713                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu49.itb.walker        66297                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu50.inst             171524                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu50.data              87101                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu50.dtb.walker         4005                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu50.itb.walker        45997                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu51.inst             113331                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu51.data              49882                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu51.dtb.walker         5928                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu51.itb.walker        24037                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu52.inst             772700                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu52.data             179841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu52.dtb.walker        44771                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu52.itb.walker       234083                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu53.inst             123180                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu53.data              42724                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu53.dtb.walker         7314                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu53.itb.walker        23635                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu54.inst             150113                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu54.data              66223                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu54.dtb.walker         8030                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu54.itb.walker        34784                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu55.inst             213406                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu55.data              88439                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu55.dtb.walker        11477                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu55.itb.walker        47322                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu56.inst             169494                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu56.data              77071                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu56.dtb.walker         8734                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu56.itb.walker        36122                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu57.inst             156176                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu57.data              75636                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu57.dtb.walker         8418                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu57.itb.walker        36991                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu58.inst              41046                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu58.data              14343                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu58.dtb.walker         1794                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu58.itb.walker         7353                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu59.inst             107239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu59.data              43534                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu59.dtb.walker         5400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu59.itb.walker        24141                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu60.inst             908263                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu60.data             278672                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu60.dtb.walker        43920                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu60.itb.walker       236763                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu61.inst             555131                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu61.data             161561                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu61.dtb.walker        43436                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu61.itb.walker       154449                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu62.inst              93548                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu62.data              45384                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu62.dtb.walker         4915                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu62.itb.walker        19981                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu63.inst              48600                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu63.data              19679                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu63.dtb.walker         2313                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu63.itb.walker         9071                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu64.inst              46972                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu64.data              22027                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu64.dtb.walker         2453                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu64.itb.walker         9294                       # number of demand (read+write) hits
system.l2.demand_hits::total                 35467746                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu00.inst           2463935                       # number of overall hits
system.l2.overall_hits::.cpu00.data           1040411                       # number of overall hits
system.l2.overall_hits::.cpu00.dtb.walker       124996                       # number of overall hits
system.l2.overall_hits::.cpu00.itb.walker       512866                       # number of overall hits
system.l2.overall_hits::.cpu01.inst            187406                       # number of overall hits
system.l2.overall_hits::.cpu01.data             59565                       # number of overall hits
system.l2.overall_hits::.cpu01.dtb.walker         5152                       # number of overall hits
system.l2.overall_hits::.cpu01.itb.walker        50624                       # number of overall hits
system.l2.overall_hits::.cpu02.inst            340445                       # number of overall hits
system.l2.overall_hits::.cpu02.data            144321                       # number of overall hits
system.l2.overall_hits::.cpu02.dtb.walker        13397                       # number of overall hits
system.l2.overall_hits::.cpu02.itb.walker        74738                       # number of overall hits
system.l2.overall_hits::.cpu03.inst             86500                       # number of overall hits
system.l2.overall_hits::.cpu03.data             27471                       # number of overall hits
system.l2.overall_hits::.cpu03.dtb.walker         2574                       # number of overall hits
system.l2.overall_hits::.cpu03.itb.walker        13808                       # number of overall hits
system.l2.overall_hits::.cpu04.inst            507158                       # number of overall hits
system.l2.overall_hits::.cpu04.data            103828                       # number of overall hits
system.l2.overall_hits::.cpu04.dtb.walker        28482                       # number of overall hits
system.l2.overall_hits::.cpu04.itb.walker       142403                       # number of overall hits
system.l2.overall_hits::.cpu05.inst            383952                       # number of overall hits
system.l2.overall_hits::.cpu05.data             83230                       # number of overall hits
system.l2.overall_hits::.cpu05.dtb.walker        10944                       # number of overall hits
system.l2.overall_hits::.cpu05.itb.walker       116990                       # number of overall hits
system.l2.overall_hits::.cpu06.inst            796583                       # number of overall hits
system.l2.overall_hits::.cpu06.data            164802                       # number of overall hits
system.l2.overall_hits::.cpu06.dtb.walker        44921                       # number of overall hits
system.l2.overall_hits::.cpu06.itb.walker       195448                       # number of overall hits
system.l2.overall_hits::.cpu07.inst           1411935                       # number of overall hits
system.l2.overall_hits::.cpu07.data            137481                       # number of overall hits
system.l2.overall_hits::.cpu07.dtb.walker        85318                       # number of overall hits
system.l2.overall_hits::.cpu07.itb.walker       421470                       # number of overall hits
system.l2.overall_hits::.cpu08.inst            294795                       # number of overall hits
system.l2.overall_hits::.cpu08.data             73762                       # number of overall hits
system.l2.overall_hits::.cpu08.dtb.walker        14541                       # number of overall hits
system.l2.overall_hits::.cpu08.itb.walker        83853                       # number of overall hits
system.l2.overall_hits::.cpu09.inst            104228                       # number of overall hits
system.l2.overall_hits::.cpu09.data             31868                       # number of overall hits
system.l2.overall_hits::.cpu09.dtb.walker         3938                       # number of overall hits
system.l2.overall_hits::.cpu09.itb.walker        20046                       # number of overall hits
system.l2.overall_hits::.cpu10.inst            642728                       # number of overall hits
system.l2.overall_hits::.cpu10.data            196271                       # number of overall hits
system.l2.overall_hits::.cpu10.dtb.walker        14228                       # number of overall hits
system.l2.overall_hits::.cpu10.itb.walker       193879                       # number of overall hits
system.l2.overall_hits::.cpu11.inst           1218280                       # number of overall hits
system.l2.overall_hits::.cpu11.data            277729                       # number of overall hits
system.l2.overall_hits::.cpu11.dtb.walker       130054                       # number of overall hits
system.l2.overall_hits::.cpu11.itb.walker       412769                       # number of overall hits
system.l2.overall_hits::.cpu12.inst            203653                       # number of overall hits
system.l2.overall_hits::.cpu12.data             57962                       # number of overall hits
system.l2.overall_hits::.cpu12.dtb.walker         5179                       # number of overall hits
system.l2.overall_hits::.cpu12.itb.walker        49071                       # number of overall hits
system.l2.overall_hits::.cpu13.inst             49057                       # number of overall hits
system.l2.overall_hits::.cpu13.data             13241                       # number of overall hits
system.l2.overall_hits::.cpu13.dtb.walker         1495                       # number of overall hits
system.l2.overall_hits::.cpu13.itb.walker         6494                       # number of overall hits
system.l2.overall_hits::.cpu14.inst            144636                       # number of overall hits
system.l2.overall_hits::.cpu14.data             55843                       # number of overall hits
system.l2.overall_hits::.cpu14.dtb.walker         6415                       # number of overall hits
system.l2.overall_hits::.cpu14.itb.walker        28516                       # number of overall hits
system.l2.overall_hits::.cpu15.inst            233654                       # number of overall hits
system.l2.overall_hits::.cpu15.data             54642                       # number of overall hits
system.l2.overall_hits::.cpu15.dtb.walker        11738                       # number of overall hits
system.l2.overall_hits::.cpu15.itb.walker        66676                       # number of overall hits
system.l2.overall_hits::.cpu16.inst            187667                       # number of overall hits
system.l2.overall_hits::.cpu16.data             80960                       # number of overall hits
system.l2.overall_hits::.cpu16.dtb.walker         8746                       # number of overall hits
system.l2.overall_hits::.cpu16.itb.walker        38200                       # number of overall hits
system.l2.overall_hits::.cpu17.inst            252546                       # number of overall hits
system.l2.overall_hits::.cpu17.data             92823                       # number of overall hits
system.l2.overall_hits::.cpu17.dtb.walker        19396                       # number of overall hits
system.l2.overall_hits::.cpu17.itb.walker        65284                       # number of overall hits
system.l2.overall_hits::.cpu18.inst            139098                       # number of overall hits
system.l2.overall_hits::.cpu18.data             49970                       # number of overall hits
system.l2.overall_hits::.cpu18.dtb.walker         5418                       # number of overall hits
system.l2.overall_hits::.cpu18.itb.walker        28194                       # number of overall hits
system.l2.overall_hits::.cpu19.inst            117501                       # number of overall hits
system.l2.overall_hits::.cpu19.data             49432                       # number of overall hits
system.l2.overall_hits::.cpu19.dtb.walker         5595                       # number of overall hits
system.l2.overall_hits::.cpu19.itb.walker        24096                       # number of overall hits
system.l2.overall_hits::.cpu20.inst            181776                       # number of overall hits
system.l2.overall_hits::.cpu20.data             48948                       # number of overall hits
system.l2.overall_hits::.cpu20.dtb.walker         5454                       # number of overall hits
system.l2.overall_hits::.cpu20.itb.walker        53242                       # number of overall hits
system.l2.overall_hits::.cpu21.inst            154725                       # number of overall hits
system.l2.overall_hits::.cpu21.data             66376                       # number of overall hits
system.l2.overall_hits::.cpu21.dtb.walker         7053                       # number of overall hits
system.l2.overall_hits::.cpu21.itb.walker        31583                       # number of overall hits
system.l2.overall_hits::.cpu22.inst            478647                       # number of overall hits
system.l2.overall_hits::.cpu22.data            116848                       # number of overall hits
system.l2.overall_hits::.cpu22.dtb.walker        41648                       # number of overall hits
system.l2.overall_hits::.cpu22.itb.walker       131042                       # number of overall hits
system.l2.overall_hits::.cpu23.inst            145875                       # number of overall hits
system.l2.overall_hits::.cpu23.data             54519                       # number of overall hits
system.l2.overall_hits::.cpu23.dtb.walker         7035                       # number of overall hits
system.l2.overall_hits::.cpu23.itb.walker        29142                       # number of overall hits
system.l2.overall_hits::.cpu24.inst             99700                       # number of overall hits
system.l2.overall_hits::.cpu24.data             41068                       # number of overall hits
system.l2.overall_hits::.cpu24.dtb.walker         3689                       # number of overall hits
system.l2.overall_hits::.cpu24.itb.walker        21223                       # number of overall hits
system.l2.overall_hits::.cpu25.inst            116814                       # number of overall hits
system.l2.overall_hits::.cpu25.data             41979                       # number of overall hits
system.l2.overall_hits::.cpu25.dtb.walker         4814                       # number of overall hits
system.l2.overall_hits::.cpu25.itb.walker        21569                       # number of overall hits
system.l2.overall_hits::.cpu26.inst             59265                       # number of overall hits
system.l2.overall_hits::.cpu26.data             22074                       # number of overall hits
system.l2.overall_hits::.cpu26.dtb.walker         1558                       # number of overall hits
system.l2.overall_hits::.cpu26.itb.walker         9812                       # number of overall hits
system.l2.overall_hits::.cpu27.inst            120476                       # number of overall hits
system.l2.overall_hits::.cpu27.data             46151                       # number of overall hits
system.l2.overall_hits::.cpu27.dtb.walker         5424                       # number of overall hits
system.l2.overall_hits::.cpu27.itb.walker        25016                       # number of overall hits
system.l2.overall_hits::.cpu28.inst            113604                       # number of overall hits
system.l2.overall_hits::.cpu28.data             50370                       # number of overall hits
system.l2.overall_hits::.cpu28.dtb.walker         5031                       # number of overall hits
system.l2.overall_hits::.cpu28.itb.walker        22190                       # number of overall hits
system.l2.overall_hits::.cpu29.inst            115438                       # number of overall hits
system.l2.overall_hits::.cpu29.data             46603                       # number of overall hits
system.l2.overall_hits::.cpu29.dtb.walker         5537                       # number of overall hits
system.l2.overall_hits::.cpu29.itb.walker        23155                       # number of overall hits
system.l2.overall_hits::.cpu30.inst            102412                       # number of overall hits
system.l2.overall_hits::.cpu30.data             40065                       # number of overall hits
system.l2.overall_hits::.cpu30.dtb.walker         4416                       # number of overall hits
system.l2.overall_hits::.cpu30.itb.walker        20094                       # number of overall hits
system.l2.overall_hits::.cpu31.inst            461809                       # number of overall hits
system.l2.overall_hits::.cpu31.data            123424                       # number of overall hits
system.l2.overall_hits::.cpu31.dtb.walker        28183                       # number of overall hits
system.l2.overall_hits::.cpu31.itb.walker       127407                       # number of overall hits
system.l2.overall_hits::.cpu32.inst             78324                       # number of overall hits
system.l2.overall_hits::.cpu32.data             33942                       # number of overall hits
system.l2.overall_hits::.cpu32.dtb.walker         3706                       # number of overall hits
system.l2.overall_hits::.cpu32.itb.walker        14553                       # number of overall hits
system.l2.overall_hits::.cpu33.inst             61649                       # number of overall hits
system.l2.overall_hits::.cpu33.data             22844                       # number of overall hits
system.l2.overall_hits::.cpu33.dtb.walker         2579                       # number of overall hits
system.l2.overall_hits::.cpu33.itb.walker        10920                       # number of overall hits
system.l2.overall_hits::.cpu34.inst            127210                       # number of overall hits
system.l2.overall_hits::.cpu34.data             51515                       # number of overall hits
system.l2.overall_hits::.cpu34.dtb.walker         7136                       # number of overall hits
system.l2.overall_hits::.cpu34.itb.walker        25108                       # number of overall hits
system.l2.overall_hits::.cpu35.inst            151994                       # number of overall hits
system.l2.overall_hits::.cpu35.data             57077                       # number of overall hits
system.l2.overall_hits::.cpu35.dtb.walker         8473                       # number of overall hits
system.l2.overall_hits::.cpu35.itb.walker        36785                       # number of overall hits
system.l2.overall_hits::.cpu36.inst            127171                       # number of overall hits
system.l2.overall_hits::.cpu36.data             36707                       # number of overall hits
system.l2.overall_hits::.cpu36.dtb.walker         6812                       # number of overall hits
system.l2.overall_hits::.cpu36.itb.walker        26547                       # number of overall hits
system.l2.overall_hits::.cpu37.inst             62822                       # number of overall hits
system.l2.overall_hits::.cpu37.data             21076                       # number of overall hits
system.l2.overall_hits::.cpu37.dtb.walker         2379                       # number of overall hits
system.l2.overall_hits::.cpu37.itb.walker        11067                       # number of overall hits
system.l2.overall_hits::.cpu38.inst             92013                       # number of overall hits
system.l2.overall_hits::.cpu38.data             43183                       # number of overall hits
system.l2.overall_hits::.cpu38.dtb.walker         4266                       # number of overall hits
system.l2.overall_hits::.cpu38.itb.walker        18430                       # number of overall hits
system.l2.overall_hits::.cpu39.inst            389466                       # number of overall hits
system.l2.overall_hits::.cpu39.data            128836                       # number of overall hits
system.l2.overall_hits::.cpu39.dtb.walker        25424                       # number of overall hits
system.l2.overall_hits::.cpu39.itb.walker        95476                       # number of overall hits
system.l2.overall_hits::.cpu40.inst             98252                       # number of overall hits
system.l2.overall_hits::.cpu40.data             31454                       # number of overall hits
system.l2.overall_hits::.cpu40.dtb.walker         3711                       # number of overall hits
system.l2.overall_hits::.cpu40.itb.walker        18381                       # number of overall hits
system.l2.overall_hits::.cpu41.inst           2837530                       # number of overall hits
system.l2.overall_hits::.cpu41.data            667676                       # number of overall hits
system.l2.overall_hits::.cpu41.dtb.walker       378569                       # number of overall hits
system.l2.overall_hits::.cpu41.itb.walker       856269                       # number of overall hits
system.l2.overall_hits::.cpu42.inst            320843                       # number of overall hits
system.l2.overall_hits::.cpu42.data             82755                       # number of overall hits
system.l2.overall_hits::.cpu42.dtb.walker        11871                       # number of overall hits
system.l2.overall_hits::.cpu42.itb.walker        50716                       # number of overall hits
system.l2.overall_hits::.cpu43.inst            257729                       # number of overall hits
system.l2.overall_hits::.cpu43.data             50169                       # number of overall hits
system.l2.overall_hits::.cpu43.dtb.walker         9828                       # number of overall hits
system.l2.overall_hits::.cpu43.itb.walker        76972                       # number of overall hits
system.l2.overall_hits::.cpu44.inst            456986                       # number of overall hits
system.l2.overall_hits::.cpu44.data             93086                       # number of overall hits
system.l2.overall_hits::.cpu44.dtb.walker        34746                       # number of overall hits
system.l2.overall_hits::.cpu44.itb.walker       111312                       # number of overall hits
system.l2.overall_hits::.cpu45.inst            321843                       # number of overall hits
system.l2.overall_hits::.cpu45.data            113705                       # number of overall hits
system.l2.overall_hits::.cpu45.dtb.walker        22225                       # number of overall hits
system.l2.overall_hits::.cpu45.itb.walker        75253                       # number of overall hits
system.l2.overall_hits::.cpu46.inst             90815                       # number of overall hits
system.l2.overall_hits::.cpu46.data             36760                       # number of overall hits
system.l2.overall_hits::.cpu46.dtb.walker         4203                       # number of overall hits
system.l2.overall_hits::.cpu46.itb.walker        19146                       # number of overall hits
system.l2.overall_hits::.cpu47.inst            255811                       # number of overall hits
system.l2.overall_hits::.cpu47.data            107187                       # number of overall hits
system.l2.overall_hits::.cpu47.dtb.walker        14467                       # number of overall hits
system.l2.overall_hits::.cpu47.itb.walker        57993                       # number of overall hits
system.l2.overall_hits::.cpu48.inst            254656                       # number of overall hits
system.l2.overall_hits::.cpu48.data             88373                       # number of overall hits
system.l2.overall_hits::.cpu48.dtb.walker        10318                       # number of overall hits
system.l2.overall_hits::.cpu48.itb.walker        43059                       # number of overall hits
system.l2.overall_hits::.cpu49.inst            329212                       # number of overall hits
system.l2.overall_hits::.cpu49.data            104990                       # number of overall hits
system.l2.overall_hits::.cpu49.dtb.walker        13713                       # number of overall hits
system.l2.overall_hits::.cpu49.itb.walker        66297                       # number of overall hits
system.l2.overall_hits::.cpu50.inst            171524                       # number of overall hits
system.l2.overall_hits::.cpu50.data             87101                       # number of overall hits
system.l2.overall_hits::.cpu50.dtb.walker         4005                       # number of overall hits
system.l2.overall_hits::.cpu50.itb.walker        45997                       # number of overall hits
system.l2.overall_hits::.cpu51.inst            113331                       # number of overall hits
system.l2.overall_hits::.cpu51.data             49882                       # number of overall hits
system.l2.overall_hits::.cpu51.dtb.walker         5928                       # number of overall hits
system.l2.overall_hits::.cpu51.itb.walker        24037                       # number of overall hits
system.l2.overall_hits::.cpu52.inst            772700                       # number of overall hits
system.l2.overall_hits::.cpu52.data            179841                       # number of overall hits
system.l2.overall_hits::.cpu52.dtb.walker        44771                       # number of overall hits
system.l2.overall_hits::.cpu52.itb.walker       234083                       # number of overall hits
system.l2.overall_hits::.cpu53.inst            123180                       # number of overall hits
system.l2.overall_hits::.cpu53.data             42724                       # number of overall hits
system.l2.overall_hits::.cpu53.dtb.walker         7314                       # number of overall hits
system.l2.overall_hits::.cpu53.itb.walker        23635                       # number of overall hits
system.l2.overall_hits::.cpu54.inst            150113                       # number of overall hits
system.l2.overall_hits::.cpu54.data             66223                       # number of overall hits
system.l2.overall_hits::.cpu54.dtb.walker         8030                       # number of overall hits
system.l2.overall_hits::.cpu54.itb.walker        34784                       # number of overall hits
system.l2.overall_hits::.cpu55.inst            213406                       # number of overall hits
system.l2.overall_hits::.cpu55.data             88439                       # number of overall hits
system.l2.overall_hits::.cpu55.dtb.walker        11477                       # number of overall hits
system.l2.overall_hits::.cpu55.itb.walker        47322                       # number of overall hits
system.l2.overall_hits::.cpu56.inst            169494                       # number of overall hits
system.l2.overall_hits::.cpu56.data             77071                       # number of overall hits
system.l2.overall_hits::.cpu56.dtb.walker         8734                       # number of overall hits
system.l2.overall_hits::.cpu56.itb.walker        36122                       # number of overall hits
system.l2.overall_hits::.cpu57.inst            156176                       # number of overall hits
system.l2.overall_hits::.cpu57.data             75636                       # number of overall hits
system.l2.overall_hits::.cpu57.dtb.walker         8418                       # number of overall hits
system.l2.overall_hits::.cpu57.itb.walker        36991                       # number of overall hits
system.l2.overall_hits::.cpu58.inst             41046                       # number of overall hits
system.l2.overall_hits::.cpu58.data             14343                       # number of overall hits
system.l2.overall_hits::.cpu58.dtb.walker         1794                       # number of overall hits
system.l2.overall_hits::.cpu58.itb.walker         7353                       # number of overall hits
system.l2.overall_hits::.cpu59.inst            107239                       # number of overall hits
system.l2.overall_hits::.cpu59.data             43534                       # number of overall hits
system.l2.overall_hits::.cpu59.dtb.walker         5400                       # number of overall hits
system.l2.overall_hits::.cpu59.itb.walker        24141                       # number of overall hits
system.l2.overall_hits::.cpu60.inst            908263                       # number of overall hits
system.l2.overall_hits::.cpu60.data            278672                       # number of overall hits
system.l2.overall_hits::.cpu60.dtb.walker        43920                       # number of overall hits
system.l2.overall_hits::.cpu60.itb.walker       236763                       # number of overall hits
system.l2.overall_hits::.cpu61.inst            555131                       # number of overall hits
system.l2.overall_hits::.cpu61.data            161561                       # number of overall hits
system.l2.overall_hits::.cpu61.dtb.walker        43436                       # number of overall hits
system.l2.overall_hits::.cpu61.itb.walker       154449                       # number of overall hits
system.l2.overall_hits::.cpu62.inst             93548                       # number of overall hits
system.l2.overall_hits::.cpu62.data             45384                       # number of overall hits
system.l2.overall_hits::.cpu62.dtb.walker         4915                       # number of overall hits
system.l2.overall_hits::.cpu62.itb.walker        19981                       # number of overall hits
system.l2.overall_hits::.cpu63.inst             48600                       # number of overall hits
system.l2.overall_hits::.cpu63.data             19679                       # number of overall hits
system.l2.overall_hits::.cpu63.dtb.walker         2313                       # number of overall hits
system.l2.overall_hits::.cpu63.itb.walker         9071                       # number of overall hits
system.l2.overall_hits::.cpu64.inst             46972                       # number of overall hits
system.l2.overall_hits::.cpu64.data             22027                       # number of overall hits
system.l2.overall_hits::.cpu64.dtb.walker         2453                       # number of overall hits
system.l2.overall_hits::.cpu64.itb.walker         9294                       # number of overall hits
system.l2.overall_hits::total                35467746                       # number of overall hits
system.l2.demand_misses::.cpu00.inst            35452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu00.data          9267497                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu00.dtb.walker         1637                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu00.itb.walker          804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu01.inst             5744                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu01.data            17592                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu01.dtb.walker           65                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu01.itb.walker           56                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu02.inst            17601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu02.data            74093                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu02.dtb.walker          198                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu02.itb.walker          136                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu03.inst             2791                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu03.data            15062                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu03.dtb.walker           36                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu03.itb.walker           22                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu04.inst             5348                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu04.data            28199                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu04.dtb.walker          366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu04.itb.walker          268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu05.inst             6880                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu05.data            39622                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu05.dtb.walker          142                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu05.itb.walker           77                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu06.inst            19886                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu06.data            56333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu06.dtb.walker          636                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu06.itb.walker          458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu07.inst            31681                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu07.data            29487                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu07.dtb.walker          695                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu07.itb.walker          882                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu08.inst             8063                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu08.data            43809                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu08.dtb.walker          352                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu08.itb.walker          349                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu09.inst             4044                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu09.data            13286                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu09.dtb.walker           70                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu09.itb.walker           64                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu10.inst            13116                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu10.data            56810                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu10.dtb.walker          275                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu10.itb.walker          382                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu11.inst            13644                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu11.data           109526                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu11.dtb.walker          621                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu11.itb.walker          342                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu12.inst             4403                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu12.data            25783                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu12.dtb.walker          143                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu12.itb.walker          156                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu13.inst             1758                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu13.data             3466                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu13.dtb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu13.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu14.inst             7778                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu14.data            27430                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu14.dtb.walker           90                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu14.itb.walker           67                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu15.inst             6869                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu15.data            39341                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu15.dtb.walker          212                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu15.itb.walker          195                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu16.inst            12358                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu16.data            32883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu16.dtb.walker          144                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu16.itb.walker           54                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu17.inst            11645                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu17.data            59606                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu17.dtb.walker          330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu17.itb.walker          238                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu18.inst             6078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu18.data            27080                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu18.dtb.walker          150                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu18.itb.walker          106                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu19.inst             7720                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu19.data            25290                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu19.dtb.walker           68                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu19.itb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu20.inst             3928                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu20.data            26251                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu20.dtb.walker          130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu20.itb.walker           76                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu21.inst             6328                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu21.data            22981                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu21.dtb.walker          121                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu21.itb.walker           82                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu22.inst             4510                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu22.data            46174                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu22.dtb.walker          429                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu22.itb.walker          362                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu23.inst             5820                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu23.data            20929                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu23.dtb.walker          115                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu23.itb.walker           57                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu24.inst             4881                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu24.data            20119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu24.dtb.walker           49                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu24.itb.walker           37                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu25.inst             3897                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu25.data            12600                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu25.dtb.walker          135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu25.itb.walker           57                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu26.inst             1509                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu26.data             6492                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu26.dtb.walker           35                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu26.itb.walker            3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu27.inst             5477                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu27.data            19421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu27.dtb.walker           68                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu27.itb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu28.inst             3694                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu28.data            16647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu28.dtb.walker          101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu28.itb.walker           33                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu29.inst             6893                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu29.data            15677                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu29.dtb.walker           62                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu29.itb.walker           14                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu30.inst             3806                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu30.data            13531                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu30.dtb.walker           51                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu30.itb.walker           24                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu31.inst             7829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu31.data            46492                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu31.dtb.walker          536                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu31.itb.walker          663                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu32.inst             2470                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu32.data             8748                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu32.dtb.walker           73                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu32.itb.walker           49                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu33.inst             1394                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu33.data             6609                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu33.dtb.walker           55                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu33.itb.walker           20                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu34.inst             7048                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu34.data            24344                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu34.dtb.walker          137                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu34.itb.walker           81                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu35.inst             3489                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu35.data            20500                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu35.dtb.walker          124                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu35.itb.walker           93                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu36.inst             6017                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu36.data            14120                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu36.dtb.walker           72                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu36.itb.walker           56                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu37.inst             2606                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu37.data             7060                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu37.dtb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu38.inst             1601                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu38.data             6185                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu38.dtb.walker           23                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu39.inst             9687                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu39.data            65190                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu39.dtb.walker          515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu39.itb.walker          424                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu40.inst             1403                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu40.data             5837                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu40.dtb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu41.inst           121650                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu41.data           348114                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu41.dtb.walker         1979                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu41.itb.walker         2312                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu42.inst            16135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu42.data            47384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu42.dtb.walker          171                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu42.itb.walker          122                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu43.inst             7628                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu43.data            34297                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu43.dtb.walker          185                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu43.itb.walker           95                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu44.inst             8825                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu44.data            34635                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu44.dtb.walker          490                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu44.itb.walker          557                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu45.inst            17108                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu45.data            50923                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu45.dtb.walker          251                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu45.itb.walker          198                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu46.inst             2010                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu46.data            10670                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu46.dtb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu46.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu47.inst            16192                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu47.data            58389                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu47.dtb.walker          210                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu47.itb.walker          154                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu48.inst            12268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu48.data            35879                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu48.dtb.walker          157                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu48.itb.walker           97                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu49.inst            12100                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu49.data            43285                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu49.dtb.walker          241                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu49.itb.walker          239                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu50.inst             4247                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu50.data            28405                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu50.dtb.walker           26                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu50.itb.walker            5                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu51.inst             8072                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu51.data            28221                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu51.dtb.walker          130                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu51.itb.walker           60                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu52.inst            33105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu52.data           100844                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu52.dtb.walker          710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu52.itb.walker          848                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu53.inst             6438                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu53.data            21285                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu53.dtb.walker          138                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu53.itb.walker          111                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu54.inst             8634                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu54.data            34466                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu54.dtb.walker          179                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu54.itb.walker          145                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu55.inst            14626                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu55.data            41459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu55.dtb.walker          204                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu55.itb.walker           82                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu56.inst             9309                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu56.data            32530                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu56.dtb.walker          152                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu56.itb.walker           96                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu57.inst            10078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu57.data            40651                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu57.dtb.walker          105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu57.itb.walker           78                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu58.inst             1678                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu58.data             5740                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu58.dtb.walker           32                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu59.inst             4515                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu59.data            15747                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu59.dtb.walker           75                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu59.itb.walker           69                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu60.inst            22649                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu60.data           122796                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu60.dtb.walker          649                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu60.itb.walker          508                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu61.inst            11794                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu61.data            62096                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu61.dtb.walker          555                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu61.itb.walker          536                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu62.inst             4726                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu62.data            18017                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu62.dtb.walker           48                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu62.itb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu63.inst             1331                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu63.data             6458                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu63.dtb.walker           35                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu63.itb.walker            2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu64.inst             1333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu64.data             6649                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu64.dtb.walker           27                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu64.itb.walker            6                       # number of demand (read+write) misses
system.l2.demand_misses::total               12349711                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu00.inst           35452                       # number of overall misses
system.l2.overall_misses::.cpu00.data         9267497                       # number of overall misses
system.l2.overall_misses::.cpu00.dtb.walker         1637                       # number of overall misses
system.l2.overall_misses::.cpu00.itb.walker          804                       # number of overall misses
system.l2.overall_misses::.cpu01.inst            5744                       # number of overall misses
system.l2.overall_misses::.cpu01.data           17592                       # number of overall misses
system.l2.overall_misses::.cpu01.dtb.walker           65                       # number of overall misses
system.l2.overall_misses::.cpu01.itb.walker           56                       # number of overall misses
system.l2.overall_misses::.cpu02.inst           17601                       # number of overall misses
system.l2.overall_misses::.cpu02.data           74093                       # number of overall misses
system.l2.overall_misses::.cpu02.dtb.walker          198                       # number of overall misses
system.l2.overall_misses::.cpu02.itb.walker          136                       # number of overall misses
system.l2.overall_misses::.cpu03.inst            2791                       # number of overall misses
system.l2.overall_misses::.cpu03.data           15062                       # number of overall misses
system.l2.overall_misses::.cpu03.dtb.walker           36                       # number of overall misses
system.l2.overall_misses::.cpu03.itb.walker           22                       # number of overall misses
system.l2.overall_misses::.cpu04.inst            5348                       # number of overall misses
system.l2.overall_misses::.cpu04.data           28199                       # number of overall misses
system.l2.overall_misses::.cpu04.dtb.walker          366                       # number of overall misses
system.l2.overall_misses::.cpu04.itb.walker          268                       # number of overall misses
system.l2.overall_misses::.cpu05.inst            6880                       # number of overall misses
system.l2.overall_misses::.cpu05.data           39622                       # number of overall misses
system.l2.overall_misses::.cpu05.dtb.walker          142                       # number of overall misses
system.l2.overall_misses::.cpu05.itb.walker           77                       # number of overall misses
system.l2.overall_misses::.cpu06.inst           19886                       # number of overall misses
system.l2.overall_misses::.cpu06.data           56333                       # number of overall misses
system.l2.overall_misses::.cpu06.dtb.walker          636                       # number of overall misses
system.l2.overall_misses::.cpu06.itb.walker          458                       # number of overall misses
system.l2.overall_misses::.cpu07.inst           31681                       # number of overall misses
system.l2.overall_misses::.cpu07.data           29487                       # number of overall misses
system.l2.overall_misses::.cpu07.dtb.walker          695                       # number of overall misses
system.l2.overall_misses::.cpu07.itb.walker          882                       # number of overall misses
system.l2.overall_misses::.cpu08.inst            8063                       # number of overall misses
system.l2.overall_misses::.cpu08.data           43809                       # number of overall misses
system.l2.overall_misses::.cpu08.dtb.walker          352                       # number of overall misses
system.l2.overall_misses::.cpu08.itb.walker          349                       # number of overall misses
system.l2.overall_misses::.cpu09.inst            4044                       # number of overall misses
system.l2.overall_misses::.cpu09.data           13286                       # number of overall misses
system.l2.overall_misses::.cpu09.dtb.walker           70                       # number of overall misses
system.l2.overall_misses::.cpu09.itb.walker           64                       # number of overall misses
system.l2.overall_misses::.cpu10.inst           13116                       # number of overall misses
system.l2.overall_misses::.cpu10.data           56810                       # number of overall misses
system.l2.overall_misses::.cpu10.dtb.walker          275                       # number of overall misses
system.l2.overall_misses::.cpu10.itb.walker          382                       # number of overall misses
system.l2.overall_misses::.cpu11.inst           13644                       # number of overall misses
system.l2.overall_misses::.cpu11.data          109526                       # number of overall misses
system.l2.overall_misses::.cpu11.dtb.walker          621                       # number of overall misses
system.l2.overall_misses::.cpu11.itb.walker          342                       # number of overall misses
system.l2.overall_misses::.cpu12.inst            4403                       # number of overall misses
system.l2.overall_misses::.cpu12.data           25783                       # number of overall misses
system.l2.overall_misses::.cpu12.dtb.walker          143                       # number of overall misses
system.l2.overall_misses::.cpu12.itb.walker          156                       # number of overall misses
system.l2.overall_misses::.cpu13.inst            1758                       # number of overall misses
system.l2.overall_misses::.cpu13.data            3466                       # number of overall misses
system.l2.overall_misses::.cpu13.dtb.walker           25                       # number of overall misses
system.l2.overall_misses::.cpu13.itb.walker            1                       # number of overall misses
system.l2.overall_misses::.cpu14.inst            7778                       # number of overall misses
system.l2.overall_misses::.cpu14.data           27430                       # number of overall misses
system.l2.overall_misses::.cpu14.dtb.walker           90                       # number of overall misses
system.l2.overall_misses::.cpu14.itb.walker           67                       # number of overall misses
system.l2.overall_misses::.cpu15.inst            6869                       # number of overall misses
system.l2.overall_misses::.cpu15.data           39341                       # number of overall misses
system.l2.overall_misses::.cpu15.dtb.walker          212                       # number of overall misses
system.l2.overall_misses::.cpu15.itb.walker          195                       # number of overall misses
system.l2.overall_misses::.cpu16.inst           12358                       # number of overall misses
system.l2.overall_misses::.cpu16.data           32883                       # number of overall misses
system.l2.overall_misses::.cpu16.dtb.walker          144                       # number of overall misses
system.l2.overall_misses::.cpu16.itb.walker           54                       # number of overall misses
system.l2.overall_misses::.cpu17.inst           11645                       # number of overall misses
system.l2.overall_misses::.cpu17.data           59606                       # number of overall misses
system.l2.overall_misses::.cpu17.dtb.walker          330                       # number of overall misses
system.l2.overall_misses::.cpu17.itb.walker          238                       # number of overall misses
system.l2.overall_misses::.cpu18.inst            6078                       # number of overall misses
system.l2.overall_misses::.cpu18.data           27080                       # number of overall misses
system.l2.overall_misses::.cpu18.dtb.walker          150                       # number of overall misses
system.l2.overall_misses::.cpu18.itb.walker          106                       # number of overall misses
system.l2.overall_misses::.cpu19.inst            7720                       # number of overall misses
system.l2.overall_misses::.cpu19.data           25290                       # number of overall misses
system.l2.overall_misses::.cpu19.dtb.walker           68                       # number of overall misses
system.l2.overall_misses::.cpu19.itb.walker           37                       # number of overall misses
system.l2.overall_misses::.cpu20.inst            3928                       # number of overall misses
system.l2.overall_misses::.cpu20.data           26251                       # number of overall misses
system.l2.overall_misses::.cpu20.dtb.walker          130                       # number of overall misses
system.l2.overall_misses::.cpu20.itb.walker           76                       # number of overall misses
system.l2.overall_misses::.cpu21.inst            6328                       # number of overall misses
system.l2.overall_misses::.cpu21.data           22981                       # number of overall misses
system.l2.overall_misses::.cpu21.dtb.walker          121                       # number of overall misses
system.l2.overall_misses::.cpu21.itb.walker           82                       # number of overall misses
system.l2.overall_misses::.cpu22.inst            4510                       # number of overall misses
system.l2.overall_misses::.cpu22.data           46174                       # number of overall misses
system.l2.overall_misses::.cpu22.dtb.walker          429                       # number of overall misses
system.l2.overall_misses::.cpu22.itb.walker          362                       # number of overall misses
system.l2.overall_misses::.cpu23.inst            5820                       # number of overall misses
system.l2.overall_misses::.cpu23.data           20929                       # number of overall misses
system.l2.overall_misses::.cpu23.dtb.walker          115                       # number of overall misses
system.l2.overall_misses::.cpu23.itb.walker           57                       # number of overall misses
system.l2.overall_misses::.cpu24.inst            4881                       # number of overall misses
system.l2.overall_misses::.cpu24.data           20119                       # number of overall misses
system.l2.overall_misses::.cpu24.dtb.walker           49                       # number of overall misses
system.l2.overall_misses::.cpu24.itb.walker           37                       # number of overall misses
system.l2.overall_misses::.cpu25.inst            3897                       # number of overall misses
system.l2.overall_misses::.cpu25.data           12600                       # number of overall misses
system.l2.overall_misses::.cpu25.dtb.walker          135                       # number of overall misses
system.l2.overall_misses::.cpu25.itb.walker           57                       # number of overall misses
system.l2.overall_misses::.cpu26.inst            1509                       # number of overall misses
system.l2.overall_misses::.cpu26.data            6492                       # number of overall misses
system.l2.overall_misses::.cpu26.dtb.walker           35                       # number of overall misses
system.l2.overall_misses::.cpu26.itb.walker            3                       # number of overall misses
system.l2.overall_misses::.cpu27.inst            5477                       # number of overall misses
system.l2.overall_misses::.cpu27.data           19421                       # number of overall misses
system.l2.overall_misses::.cpu27.dtb.walker           68                       # number of overall misses
system.l2.overall_misses::.cpu27.itb.walker            9                       # number of overall misses
system.l2.overall_misses::.cpu28.inst            3694                       # number of overall misses
system.l2.overall_misses::.cpu28.data           16647                       # number of overall misses
system.l2.overall_misses::.cpu28.dtb.walker          101                       # number of overall misses
system.l2.overall_misses::.cpu28.itb.walker           33                       # number of overall misses
system.l2.overall_misses::.cpu29.inst            6893                       # number of overall misses
system.l2.overall_misses::.cpu29.data           15677                       # number of overall misses
system.l2.overall_misses::.cpu29.dtb.walker           62                       # number of overall misses
system.l2.overall_misses::.cpu29.itb.walker           14                       # number of overall misses
system.l2.overall_misses::.cpu30.inst            3806                       # number of overall misses
system.l2.overall_misses::.cpu30.data           13531                       # number of overall misses
system.l2.overall_misses::.cpu30.dtb.walker           51                       # number of overall misses
system.l2.overall_misses::.cpu30.itb.walker           24                       # number of overall misses
system.l2.overall_misses::.cpu31.inst            7829                       # number of overall misses
system.l2.overall_misses::.cpu31.data           46492                       # number of overall misses
system.l2.overall_misses::.cpu31.dtb.walker          536                       # number of overall misses
system.l2.overall_misses::.cpu31.itb.walker          663                       # number of overall misses
system.l2.overall_misses::.cpu32.inst            2470                       # number of overall misses
system.l2.overall_misses::.cpu32.data            8748                       # number of overall misses
system.l2.overall_misses::.cpu32.dtb.walker           73                       # number of overall misses
system.l2.overall_misses::.cpu32.itb.walker           49                       # number of overall misses
system.l2.overall_misses::.cpu33.inst            1394                       # number of overall misses
system.l2.overall_misses::.cpu33.data            6609                       # number of overall misses
system.l2.overall_misses::.cpu33.dtb.walker           55                       # number of overall misses
system.l2.overall_misses::.cpu33.itb.walker           20                       # number of overall misses
system.l2.overall_misses::.cpu34.inst            7048                       # number of overall misses
system.l2.overall_misses::.cpu34.data           24344                       # number of overall misses
system.l2.overall_misses::.cpu34.dtb.walker          137                       # number of overall misses
system.l2.overall_misses::.cpu34.itb.walker           81                       # number of overall misses
system.l2.overall_misses::.cpu35.inst            3489                       # number of overall misses
system.l2.overall_misses::.cpu35.data           20500                       # number of overall misses
system.l2.overall_misses::.cpu35.dtb.walker          124                       # number of overall misses
system.l2.overall_misses::.cpu35.itb.walker           93                       # number of overall misses
system.l2.overall_misses::.cpu36.inst            6017                       # number of overall misses
system.l2.overall_misses::.cpu36.data           14120                       # number of overall misses
system.l2.overall_misses::.cpu36.dtb.walker           72                       # number of overall misses
system.l2.overall_misses::.cpu36.itb.walker           56                       # number of overall misses
system.l2.overall_misses::.cpu37.inst            2606                       # number of overall misses
system.l2.overall_misses::.cpu37.data            7060                       # number of overall misses
system.l2.overall_misses::.cpu37.dtb.walker           26                       # number of overall misses
system.l2.overall_misses::.cpu38.inst            1601                       # number of overall misses
system.l2.overall_misses::.cpu38.data            6185                       # number of overall misses
system.l2.overall_misses::.cpu38.dtb.walker           23                       # number of overall misses
system.l2.overall_misses::.cpu39.inst            9687                       # number of overall misses
system.l2.overall_misses::.cpu39.data           65190                       # number of overall misses
system.l2.overall_misses::.cpu39.dtb.walker          515                       # number of overall misses
system.l2.overall_misses::.cpu39.itb.walker          424                       # number of overall misses
system.l2.overall_misses::.cpu40.inst            1403                       # number of overall misses
system.l2.overall_misses::.cpu40.data            5837                       # number of overall misses
system.l2.overall_misses::.cpu40.dtb.walker           18                       # number of overall misses
system.l2.overall_misses::.cpu41.inst          121650                       # number of overall misses
system.l2.overall_misses::.cpu41.data          348114                       # number of overall misses
system.l2.overall_misses::.cpu41.dtb.walker         1979                       # number of overall misses
system.l2.overall_misses::.cpu41.itb.walker         2312                       # number of overall misses
system.l2.overall_misses::.cpu42.inst           16135                       # number of overall misses
system.l2.overall_misses::.cpu42.data           47384                       # number of overall misses
system.l2.overall_misses::.cpu42.dtb.walker          171                       # number of overall misses
system.l2.overall_misses::.cpu42.itb.walker          122                       # number of overall misses
system.l2.overall_misses::.cpu43.inst            7628                       # number of overall misses
system.l2.overall_misses::.cpu43.data           34297                       # number of overall misses
system.l2.overall_misses::.cpu43.dtb.walker          185                       # number of overall misses
system.l2.overall_misses::.cpu43.itb.walker           95                       # number of overall misses
system.l2.overall_misses::.cpu44.inst            8825                       # number of overall misses
system.l2.overall_misses::.cpu44.data           34635                       # number of overall misses
system.l2.overall_misses::.cpu44.dtb.walker          490                       # number of overall misses
system.l2.overall_misses::.cpu44.itb.walker          557                       # number of overall misses
system.l2.overall_misses::.cpu45.inst           17108                       # number of overall misses
system.l2.overall_misses::.cpu45.data           50923                       # number of overall misses
system.l2.overall_misses::.cpu45.dtb.walker          251                       # number of overall misses
system.l2.overall_misses::.cpu45.itb.walker          198                       # number of overall misses
system.l2.overall_misses::.cpu46.inst            2010                       # number of overall misses
system.l2.overall_misses::.cpu46.data           10670                       # number of overall misses
system.l2.overall_misses::.cpu46.dtb.walker           26                       # number of overall misses
system.l2.overall_misses::.cpu46.itb.walker            5                       # number of overall misses
system.l2.overall_misses::.cpu47.inst           16192                       # number of overall misses
system.l2.overall_misses::.cpu47.data           58389                       # number of overall misses
system.l2.overall_misses::.cpu47.dtb.walker          210                       # number of overall misses
system.l2.overall_misses::.cpu47.itb.walker          154                       # number of overall misses
system.l2.overall_misses::.cpu48.inst           12268                       # number of overall misses
system.l2.overall_misses::.cpu48.data           35879                       # number of overall misses
system.l2.overall_misses::.cpu48.dtb.walker          157                       # number of overall misses
system.l2.overall_misses::.cpu48.itb.walker           97                       # number of overall misses
system.l2.overall_misses::.cpu49.inst           12100                       # number of overall misses
system.l2.overall_misses::.cpu49.data           43285                       # number of overall misses
system.l2.overall_misses::.cpu49.dtb.walker          241                       # number of overall misses
system.l2.overall_misses::.cpu49.itb.walker          239                       # number of overall misses
system.l2.overall_misses::.cpu50.inst            4247                       # number of overall misses
system.l2.overall_misses::.cpu50.data           28405                       # number of overall misses
system.l2.overall_misses::.cpu50.dtb.walker           26                       # number of overall misses
system.l2.overall_misses::.cpu50.itb.walker            5                       # number of overall misses
system.l2.overall_misses::.cpu51.inst            8072                       # number of overall misses
system.l2.overall_misses::.cpu51.data           28221                       # number of overall misses
system.l2.overall_misses::.cpu51.dtb.walker          130                       # number of overall misses
system.l2.overall_misses::.cpu51.itb.walker           60                       # number of overall misses
system.l2.overall_misses::.cpu52.inst           33105                       # number of overall misses
system.l2.overall_misses::.cpu52.data          100844                       # number of overall misses
system.l2.overall_misses::.cpu52.dtb.walker          710                       # number of overall misses
system.l2.overall_misses::.cpu52.itb.walker          848                       # number of overall misses
system.l2.overall_misses::.cpu53.inst            6438                       # number of overall misses
system.l2.overall_misses::.cpu53.data           21285                       # number of overall misses
system.l2.overall_misses::.cpu53.dtb.walker          138                       # number of overall misses
system.l2.overall_misses::.cpu53.itb.walker          111                       # number of overall misses
system.l2.overall_misses::.cpu54.inst            8634                       # number of overall misses
system.l2.overall_misses::.cpu54.data           34466                       # number of overall misses
system.l2.overall_misses::.cpu54.dtb.walker          179                       # number of overall misses
system.l2.overall_misses::.cpu54.itb.walker          145                       # number of overall misses
system.l2.overall_misses::.cpu55.inst           14626                       # number of overall misses
system.l2.overall_misses::.cpu55.data           41459                       # number of overall misses
system.l2.overall_misses::.cpu55.dtb.walker          204                       # number of overall misses
system.l2.overall_misses::.cpu55.itb.walker           82                       # number of overall misses
system.l2.overall_misses::.cpu56.inst            9309                       # number of overall misses
system.l2.overall_misses::.cpu56.data           32530                       # number of overall misses
system.l2.overall_misses::.cpu56.dtb.walker          152                       # number of overall misses
system.l2.overall_misses::.cpu56.itb.walker           96                       # number of overall misses
system.l2.overall_misses::.cpu57.inst           10078                       # number of overall misses
system.l2.overall_misses::.cpu57.data           40651                       # number of overall misses
system.l2.overall_misses::.cpu57.dtb.walker          105                       # number of overall misses
system.l2.overall_misses::.cpu57.itb.walker           78                       # number of overall misses
system.l2.overall_misses::.cpu58.inst            1678                       # number of overall misses
system.l2.overall_misses::.cpu58.data            5740                       # number of overall misses
system.l2.overall_misses::.cpu58.dtb.walker           32                       # number of overall misses
system.l2.overall_misses::.cpu59.inst            4515                       # number of overall misses
system.l2.overall_misses::.cpu59.data           15747                       # number of overall misses
system.l2.overall_misses::.cpu59.dtb.walker           75                       # number of overall misses
system.l2.overall_misses::.cpu59.itb.walker           69                       # number of overall misses
system.l2.overall_misses::.cpu60.inst           22649                       # number of overall misses
system.l2.overall_misses::.cpu60.data          122796                       # number of overall misses
system.l2.overall_misses::.cpu60.dtb.walker          649                       # number of overall misses
system.l2.overall_misses::.cpu60.itb.walker          508                       # number of overall misses
system.l2.overall_misses::.cpu61.inst           11794                       # number of overall misses
system.l2.overall_misses::.cpu61.data           62096                       # number of overall misses
system.l2.overall_misses::.cpu61.dtb.walker          555                       # number of overall misses
system.l2.overall_misses::.cpu61.itb.walker          536                       # number of overall misses
system.l2.overall_misses::.cpu62.inst            4726                       # number of overall misses
system.l2.overall_misses::.cpu62.data           18017                       # number of overall misses
system.l2.overall_misses::.cpu62.dtb.walker           48                       # number of overall misses
system.l2.overall_misses::.cpu62.itb.walker            8                       # number of overall misses
system.l2.overall_misses::.cpu63.inst            1331                       # number of overall misses
system.l2.overall_misses::.cpu63.data            6458                       # number of overall misses
system.l2.overall_misses::.cpu63.dtb.walker           35                       # number of overall misses
system.l2.overall_misses::.cpu63.itb.walker            2                       # number of overall misses
system.l2.overall_misses::.cpu64.inst            1333                       # number of overall misses
system.l2.overall_misses::.cpu64.data            6649                       # number of overall misses
system.l2.overall_misses::.cpu64.dtb.walker           27                       # number of overall misses
system.l2.overall_misses::.cpu64.itb.walker            6                       # number of overall misses
system.l2.overall_misses::total              12349711                       # number of overall misses
system.l2.demand_accesses::.cpu00.inst        2499387                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu00.data       10307908                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu00.dtb.walker       126633                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu00.itb.walker       513670                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu01.inst         193150                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu01.data          77157                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu01.dtb.walker         5217                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu01.itb.walker        50680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu02.inst         358046                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu02.data         218414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu02.dtb.walker        13595                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu02.itb.walker        74874                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu03.inst          89291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu03.data          42533                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu03.dtb.walker         2610                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu03.itb.walker        13830                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu04.inst         512506                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu04.data         132027                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu04.dtb.walker        28848                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu04.itb.walker       142671                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu05.inst         390832                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu05.data         122852                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu05.dtb.walker        11086                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu05.itb.walker       117067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu06.inst         816469                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu06.data         221135                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu06.dtb.walker        45557                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu06.itb.walker       195906                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu07.inst        1443616                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu07.data         166968                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu07.dtb.walker        86013                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu07.itb.walker       422352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu08.inst         302858                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu08.data         117571                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu08.dtb.walker        14893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu08.itb.walker        84202                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu09.inst         108272                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu09.data          45154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu09.dtb.walker         4008                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu09.itb.walker        20110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu10.inst         655844                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu10.data         253081                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu10.dtb.walker        14503                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu10.itb.walker       194261                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu11.inst        1231924                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu11.data         387255                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu11.dtb.walker       130675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu11.itb.walker       413111                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu12.inst         208056                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu12.data          83745                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu12.dtb.walker         5322                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu12.itb.walker        49227                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu13.inst          50815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu13.data          16707                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu13.dtb.walker         1520                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu13.itb.walker         6495                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu14.inst         152414                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu14.data          83273                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu14.dtb.walker         6505                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu14.itb.walker        28583                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu15.inst         240523                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu15.data          93983                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu15.dtb.walker        11950                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu15.itb.walker        66871                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu16.inst         200025                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu16.data         113843                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu16.dtb.walker         8890                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu16.itb.walker        38254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu17.inst         264191                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu17.data         152429                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu17.dtb.walker        19726                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu17.itb.walker        65522                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu18.inst         145176                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu18.data          77050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu18.dtb.walker         5568                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu18.itb.walker        28300                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu19.inst         125221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu19.data          74722                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu19.dtb.walker         5663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu19.itb.walker        24133                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu20.inst         185704                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu20.data          75199                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu20.dtb.walker         5584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu20.itb.walker        53318                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu21.inst         161053                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu21.data          89357                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu21.dtb.walker         7174                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu21.itb.walker        31665                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu22.inst         483157                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu22.data         163022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu22.dtb.walker        42077                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu22.itb.walker       131404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu23.inst         151695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu23.data          75448                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu23.dtb.walker         7150                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu23.itb.walker        29199                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu24.inst         104581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu24.data          61187                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu24.dtb.walker         3738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu24.itb.walker        21260                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu25.inst         120711                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu25.data          54579                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu25.dtb.walker         4949                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu25.itb.walker        21626                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu26.inst          60774                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu26.data          28566                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu26.dtb.walker         1593                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu26.itb.walker         9815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu27.inst         125953                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu27.data          65572                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu27.dtb.walker         5492                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu27.itb.walker        25025                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu28.inst         117298                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu28.data          67017                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu28.dtb.walker         5132                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu28.itb.walker        22223                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu29.inst         122331                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu29.data          62280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu29.dtb.walker         5599                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu29.itb.walker        23169                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu30.inst         106218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu30.data          53596                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu30.dtb.walker         4467                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu30.itb.walker        20118                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu31.inst         469638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu31.data         169916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu31.dtb.walker        28719                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu31.itb.walker       128070                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu32.inst          80794                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu32.data          42690                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu32.dtb.walker         3779                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu32.itb.walker        14602                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu33.inst          63043                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu33.data          29453                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu33.dtb.walker         2634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu33.itb.walker        10940                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu34.inst         134258                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu34.data          75859                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu34.dtb.walker         7273                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu34.itb.walker        25189                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu35.inst         155483                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu35.data          77577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu35.dtb.walker         8597                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu35.itb.walker        36878                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu36.inst         133188                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu36.data          50827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu36.dtb.walker         6884                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu36.itb.walker        26603                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu37.inst          65428                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu37.data          28136                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu37.dtb.walker         2405                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu37.itb.walker        11067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu38.inst          93614                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu38.data          49368                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu38.dtb.walker         4289                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu38.itb.walker        18430                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu39.inst         399153                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu39.data         194026                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu39.dtb.walker        25939                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu39.itb.walker        95900                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu40.inst          99655                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu40.data          37291                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu40.dtb.walker         3729                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu40.itb.walker        18381                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu41.inst        2959180                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu41.data        1015790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu41.dtb.walker       380548                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu41.itb.walker       858581                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu42.inst         336978                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu42.data         130139                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu42.dtb.walker        12042                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu42.itb.walker        50838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu43.inst         265357                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu43.data          84466                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu43.dtb.walker        10013                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu43.itb.walker        77067                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu44.inst         465811                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu44.data         127721                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu44.dtb.walker        35236                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu44.itb.walker       111869                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu45.inst         338951                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu45.data         164628                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu45.dtb.walker        22476                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu45.itb.walker        75451                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu46.inst          92825                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu46.data          47430                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu46.dtb.walker         4229                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu46.itb.walker        19151                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu47.inst         272003                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu47.data         165576                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu47.dtb.walker        14677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu47.itb.walker        58147                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu48.inst         266924                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu48.data         124252                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu48.dtb.walker        10475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu48.itb.walker        43156                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu49.inst         341312                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu49.data         148275                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu49.dtb.walker        13954                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu49.itb.walker        66536                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu50.inst         175771                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu50.data         115506                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu50.dtb.walker         4031                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu50.itb.walker        46002                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu51.inst         121403                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu51.data          78103                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu51.dtb.walker         6058                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu51.itb.walker        24097                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu52.inst         805805                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu52.data         280685                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu52.dtb.walker        45481                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu52.itb.walker       234931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu53.inst         129618                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu53.data          64009                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu53.dtb.walker         7452                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu53.itb.walker        23746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu54.inst         158747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu54.data         100689                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu54.dtb.walker         8209                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu54.itb.walker        34929                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu55.inst         228032                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu55.data         129898                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu55.dtb.walker        11681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu55.itb.walker        47404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu56.inst         178803                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu56.data         109601                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu56.dtb.walker         8886                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu56.itb.walker        36218                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu57.inst         166254                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu57.data         116287                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu57.dtb.walker         8523                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu57.itb.walker        37069                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu58.inst          42724                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu58.data          20083                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu58.dtb.walker         1826                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu58.itb.walker         7353                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu59.inst         111754                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu59.data          59281                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu59.dtb.walker         5475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu59.itb.walker        24210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu60.inst         930912                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu60.data         401468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu60.dtb.walker        44569                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu60.itb.walker       237271                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu61.inst         566925                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu61.data         223657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu61.dtb.walker        43991                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu61.itb.walker       154985                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu62.inst          98274                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu62.data          63401                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu62.dtb.walker         4963                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu62.itb.walker        19989                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu63.inst          49931                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu63.data          26137                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu63.dtb.walker         2348                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu63.itb.walker         9073                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu64.inst          48305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu64.data          28676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu64.dtb.walker         2480                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu64.itb.walker         9300                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             47817457                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu00.inst       2499387                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu00.data      10307908                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu00.dtb.walker       126633                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu00.itb.walker       513670                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu01.inst        193150                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu01.data         77157                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu01.dtb.walker         5217                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu01.itb.walker        50680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu02.inst        358046                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu02.data        218414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu02.dtb.walker        13595                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu02.itb.walker        74874                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu03.inst         89291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu03.data         42533                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu03.dtb.walker         2610                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu03.itb.walker        13830                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu04.inst        512506                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu04.data        132027                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu04.dtb.walker        28848                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu04.itb.walker       142671                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu05.inst        390832                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu05.data        122852                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu05.dtb.walker        11086                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu05.itb.walker       117067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu06.inst        816469                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu06.data        221135                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu06.dtb.walker        45557                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu06.itb.walker       195906                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu07.inst       1443616                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu07.data        166968                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu07.dtb.walker        86013                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu07.itb.walker       422352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu08.inst        302858                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu08.data        117571                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu08.dtb.walker        14893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu08.itb.walker        84202                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu09.inst        108272                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu09.data         45154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu09.dtb.walker         4008                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu09.itb.walker        20110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu10.inst        655844                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu10.data        253081                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu10.dtb.walker        14503                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu10.itb.walker       194261                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu11.inst       1231924                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu11.data        387255                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu11.dtb.walker       130675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu11.itb.walker       413111                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu12.inst        208056                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu12.data         83745                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu12.dtb.walker         5322                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu12.itb.walker        49227                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu13.inst         50815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu13.data         16707                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu13.dtb.walker         1520                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu13.itb.walker         6495                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu14.inst        152414                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu14.data         83273                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu14.dtb.walker         6505                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu14.itb.walker        28583                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu15.inst        240523                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu15.data         93983                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu15.dtb.walker        11950                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu15.itb.walker        66871                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu16.inst        200025                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu16.data        113843                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu16.dtb.walker         8890                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu16.itb.walker        38254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu17.inst        264191                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu17.data        152429                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu17.dtb.walker        19726                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu17.itb.walker        65522                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu18.inst        145176                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu18.data         77050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu18.dtb.walker         5568                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu18.itb.walker        28300                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu19.inst        125221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu19.data         74722                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu19.dtb.walker         5663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu19.itb.walker        24133                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu20.inst        185704                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu20.data         75199                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu20.dtb.walker         5584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu20.itb.walker        53318                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu21.inst        161053                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu21.data         89357                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu21.dtb.walker         7174                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu21.itb.walker        31665                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu22.inst        483157                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu22.data        163022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu22.dtb.walker        42077                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu22.itb.walker       131404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu23.inst        151695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu23.data         75448                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu23.dtb.walker         7150                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu23.itb.walker        29199                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu24.inst        104581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu24.data         61187                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu24.dtb.walker         3738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu24.itb.walker        21260                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu25.inst        120711                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu25.data         54579                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu25.dtb.walker         4949                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu25.itb.walker        21626                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu26.inst         60774                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu26.data         28566                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu26.dtb.walker         1593                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu26.itb.walker         9815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu27.inst        125953                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu27.data         65572                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu27.dtb.walker         5492                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu27.itb.walker        25025                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu28.inst        117298                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu28.data         67017                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu28.dtb.walker         5132                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu28.itb.walker        22223                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu29.inst        122331                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu29.data         62280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu29.dtb.walker         5599                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu29.itb.walker        23169                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu30.inst        106218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu30.data         53596                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu30.dtb.walker         4467                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu30.itb.walker        20118                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu31.inst        469638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu31.data        169916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu31.dtb.walker        28719                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu31.itb.walker       128070                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu32.inst         80794                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu32.data         42690                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu32.dtb.walker         3779                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu32.itb.walker        14602                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu33.inst         63043                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu33.data         29453                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu33.dtb.walker         2634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu33.itb.walker        10940                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu34.inst        134258                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu34.data         75859                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu34.dtb.walker         7273                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu34.itb.walker        25189                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu35.inst        155483                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu35.data         77577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu35.dtb.walker         8597                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu35.itb.walker        36878                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu36.inst        133188                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu36.data         50827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu36.dtb.walker         6884                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu36.itb.walker        26603                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu37.inst         65428                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu37.data         28136                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu37.dtb.walker         2405                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu37.itb.walker        11067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu38.inst         93614                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu38.data         49368                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu38.dtb.walker         4289                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu38.itb.walker        18430                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu39.inst        399153                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu39.data        194026                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu39.dtb.walker        25939                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu39.itb.walker        95900                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu40.inst         99655                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu40.data         37291                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu40.dtb.walker         3729                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu40.itb.walker        18381                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu41.inst       2959180                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu41.data       1015790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu41.dtb.walker       380548                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu41.itb.walker       858581                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu42.inst        336978                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu42.data        130139                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu42.dtb.walker        12042                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu42.itb.walker        50838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu43.inst        265357                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu43.data         84466                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu43.dtb.walker        10013                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu43.itb.walker        77067                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu44.inst        465811                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu44.data        127721                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu44.dtb.walker        35236                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu44.itb.walker       111869                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu45.inst        338951                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu45.data        164628                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu45.dtb.walker        22476                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu45.itb.walker        75451                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu46.inst         92825                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu46.data         47430                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu46.dtb.walker         4229                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu46.itb.walker        19151                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu47.inst        272003                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu47.data        165576                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu47.dtb.walker        14677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu47.itb.walker        58147                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu48.inst        266924                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu48.data        124252                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu48.dtb.walker        10475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu48.itb.walker        43156                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu49.inst        341312                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu49.data        148275                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu49.dtb.walker        13954                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu49.itb.walker        66536                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu50.inst        175771                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu50.data        115506                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu50.dtb.walker         4031                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu50.itb.walker        46002                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu51.inst        121403                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu51.data         78103                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu51.dtb.walker         6058                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu51.itb.walker        24097                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu52.inst        805805                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu52.data        280685                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu52.dtb.walker        45481                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu52.itb.walker       234931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu53.inst        129618                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu53.data         64009                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu53.dtb.walker         7452                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu53.itb.walker        23746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu54.inst        158747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu54.data        100689                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu54.dtb.walker         8209                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu54.itb.walker        34929                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu55.inst        228032                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu55.data        129898                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu55.dtb.walker        11681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu55.itb.walker        47404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu56.inst        178803                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu56.data        109601                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu56.dtb.walker         8886                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu56.itb.walker        36218                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu57.inst        166254                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu57.data        116287                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu57.dtb.walker         8523                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu57.itb.walker        37069                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu58.inst         42724                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu58.data         20083                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu58.dtb.walker         1826                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu58.itb.walker         7353                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu59.inst        111754                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu59.data         59281                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu59.dtb.walker         5475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu59.itb.walker        24210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu60.inst        930912                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu60.data        401468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu60.dtb.walker        44569                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu60.itb.walker       237271                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu61.inst        566925                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu61.data        223657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu61.dtb.walker        43991                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu61.itb.walker       154985                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu62.inst         98274                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu62.data         63401                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu62.dtb.walker         4963                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu62.itb.walker        19989                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu63.inst         49931                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu63.data         26137                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu63.dtb.walker         2348                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu63.itb.walker         9073                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu64.inst         48305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu64.data         28676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu64.dtb.walker         2480                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu64.itb.walker         9300                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            47817457                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu00.inst      0.014184                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu00.data      0.899067                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu00.dtb.walker     0.012927                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu00.itb.walker     0.001565                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu01.inst      0.029739                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu01.data      0.228003                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu01.dtb.walker     0.012459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu01.itb.walker     0.001105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu02.inst      0.049158                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu02.data      0.339232                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu02.dtb.walker     0.014564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu02.itb.walker     0.001816                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu03.inst      0.031257                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu03.data      0.354125                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu03.dtb.walker     0.013793                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu03.itb.walker     0.001591                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu04.inst      0.010435                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu04.data      0.213585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu04.dtb.walker     0.012687                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu04.itb.walker     0.001878                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu05.inst      0.017603                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu05.data      0.322518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu05.dtb.walker     0.012809                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu05.itb.walker     0.000658                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu06.inst      0.024356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu06.data      0.254745                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu06.dtb.walker     0.013961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu06.itb.walker     0.002338                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu07.inst      0.021946                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu07.data      0.176603                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu07.dtb.walker     0.008080                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu07.itb.walker     0.002088                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu08.inst      0.026623                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu08.data      0.372617                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu08.dtb.walker     0.023635                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu08.itb.walker     0.004145                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu09.inst      0.037350                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu09.data      0.294237                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu09.dtb.walker     0.017465                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu09.itb.walker     0.003182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu10.inst      0.019999                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu10.data      0.224474                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu10.dtb.walker     0.018962                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu10.itb.walker     0.001966                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu11.inst      0.011075                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu11.data      0.282827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu11.dtb.walker     0.004752                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu11.itb.walker     0.000828                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu12.inst      0.021163                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu12.data      0.307875                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu12.dtb.walker     0.026870                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu12.itb.walker     0.003169                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu13.inst      0.034596                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu13.data      0.207458                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu13.dtb.walker     0.016447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu13.itb.walker     0.000154                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu14.inst      0.051032                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu14.data      0.329398                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu14.dtb.walker     0.013836                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu14.itb.walker     0.002344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu15.inst      0.028559                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu15.data      0.418597                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu15.dtb.walker     0.017741                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu15.itb.walker     0.002916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu16.inst      0.061782                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu16.data      0.288845                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu16.dtb.walker     0.016198                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu16.itb.walker     0.001412                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu17.inst      0.044078                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu17.data      0.391041                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu17.dtb.walker     0.016729                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu17.itb.walker     0.003632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu18.inst      0.041866                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu18.data      0.351460                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu18.dtb.walker     0.026940                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu18.itb.walker     0.003746                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu19.inst      0.061651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu19.data      0.338455                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu19.dtb.walker     0.012008                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu19.itb.walker     0.001533                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu20.inst      0.021152                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu20.data      0.349087                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu20.dtb.walker     0.023281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu20.itb.walker     0.001425                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu21.inst      0.039291                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu21.data      0.257182                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu21.dtb.walker     0.016866                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu21.itb.walker     0.002590                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu22.inst      0.009334                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu22.data      0.283238                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu22.dtb.walker     0.010196                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu22.itb.walker     0.002755                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu23.inst      0.038366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu23.data      0.277396                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu23.dtb.walker     0.016084                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu23.itb.walker     0.001952                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu24.inst      0.046672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu24.data      0.328812                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu24.dtb.walker     0.013109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu24.itb.walker     0.001740                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu25.inst      0.032284                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu25.data      0.230858                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu25.dtb.walker     0.027278                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu25.itb.walker     0.002636                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu26.inst      0.024830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu26.data      0.227263                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu26.dtb.walker     0.021971                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu26.itb.walker     0.000306                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu27.inst      0.043484                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu27.data      0.296178                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu27.dtb.walker     0.012382                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu27.itb.walker     0.000360                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu28.inst      0.031492                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu28.data      0.248400                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu28.dtb.walker     0.019680                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu28.itb.walker     0.001485                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu29.inst      0.056347                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu29.data      0.251718                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu29.dtb.walker     0.011073                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu29.itb.walker     0.000604                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu30.inst      0.035832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu30.data      0.252463                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu30.dtb.walker     0.011417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu30.itb.walker     0.001193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu31.inst      0.016670                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu31.data      0.273618                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu31.dtb.walker     0.018664                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu31.itb.walker     0.005177                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu32.inst      0.030572                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu32.data      0.204919                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu32.dtb.walker     0.019317                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu32.itb.walker     0.003356                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu33.inst      0.022112                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu33.data      0.224391                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu33.dtb.walker     0.020881                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu33.itb.walker     0.001828                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu34.inst      0.052496                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu34.data      0.320911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu34.dtb.walker     0.018837                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu34.itb.walker     0.003216                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu35.inst      0.022440                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu35.data      0.264254                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu35.dtb.walker     0.014424                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu35.itb.walker     0.002522                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu36.inst      0.045177                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu36.data      0.277805                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu36.dtb.walker     0.010459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu36.itb.walker     0.002105                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu37.inst      0.039830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu37.data      0.250924                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu37.dtb.walker     0.010811                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu38.inst      0.017102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu38.data      0.125284                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu38.dtb.walker     0.005363                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu39.inst      0.024269                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu39.data      0.335986                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu39.dtb.walker     0.019854                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu39.itb.walker     0.004421                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu40.inst      0.014079                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu40.data      0.156526                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu40.dtb.walker     0.004827                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu41.inst      0.041109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu41.data      0.342703                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu41.dtb.walker     0.005200                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu41.itb.walker     0.002693                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu42.inst      0.047881                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu42.data      0.364103                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu42.dtb.walker     0.014200                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu42.itb.walker     0.002400                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu43.inst      0.028746                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu43.data      0.406045                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu43.dtb.walker     0.018476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu43.itb.walker     0.001233                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu44.inst      0.018945                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu44.data      0.271177                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu44.dtb.walker     0.013906                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu44.itb.walker     0.004979                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu45.inst      0.050473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu45.data      0.309322                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu45.dtb.walker     0.011167                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu45.itb.walker     0.002624                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu46.inst      0.021654                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu46.data      0.224963                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu46.dtb.walker     0.006148                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu46.itb.walker     0.000261                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu47.inst      0.059529                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu47.data      0.352642                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu47.dtb.walker     0.014308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu47.itb.walker     0.002648                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu48.inst      0.045961                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu48.data      0.288760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu48.dtb.walker     0.014988                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu48.itb.walker     0.002248                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu49.inst      0.035451                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu49.data      0.291924                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu49.dtb.walker     0.017271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu49.itb.walker     0.003592                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu50.inst      0.024162                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu50.data      0.245918                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu50.dtb.walker     0.006450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu50.itb.walker     0.000109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu51.inst      0.066489                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu51.data      0.361331                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu51.dtb.walker     0.021459                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu51.itb.walker     0.002490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu52.inst      0.041083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu52.data      0.359278                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu52.dtb.walker     0.015611                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu52.itb.walker     0.003610                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu53.inst      0.049669                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu53.data      0.332531                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu53.dtb.walker     0.018519                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu53.itb.walker     0.004674                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu54.inst      0.054388                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu54.data      0.342302                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu54.dtb.walker     0.021805                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu54.itb.walker     0.004151                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu55.inst      0.064140                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu55.data      0.319166                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu55.dtb.walker     0.017464                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu55.itb.walker     0.001730                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu56.inst      0.052063                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu56.data      0.296804                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu56.dtb.walker     0.017106                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu56.itb.walker     0.002651                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu57.inst      0.060618                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu57.data      0.349575                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu57.dtb.walker     0.012320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu57.itb.walker     0.002104                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu58.inst      0.039275                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu58.data      0.285814                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu58.dtb.walker     0.017525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu59.inst      0.040401                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu59.data      0.265633                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu59.dtb.walker     0.013699                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu59.itb.walker     0.002850                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu60.inst      0.024330                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu60.data      0.305867                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu60.dtb.walker     0.014562                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu60.itb.walker     0.002141                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu61.inst      0.020803                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu61.data      0.277639                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu61.dtb.walker     0.012616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu61.itb.walker     0.003458                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu62.inst      0.048090                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu62.data      0.284175                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu62.dtb.walker     0.009672                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu62.itb.walker     0.000400                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu63.inst      0.026657                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu63.data      0.247083                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu63.dtb.walker     0.014906                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu63.itb.walker     0.000220                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu64.inst      0.027595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu64.data      0.231866                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu64.dtb.walker     0.010887                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu64.itb.walker     0.000645                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.258268                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu00.inst     0.014184                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu00.data     0.899067                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu00.dtb.walker     0.012927                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu00.itb.walker     0.001565                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu01.inst     0.029739                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu01.data     0.228003                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu01.dtb.walker     0.012459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu01.itb.walker     0.001105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu02.inst     0.049158                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu02.data     0.339232                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu02.dtb.walker     0.014564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu02.itb.walker     0.001816                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu03.inst     0.031257                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu03.data     0.354125                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu03.dtb.walker     0.013793                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu03.itb.walker     0.001591                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu04.inst     0.010435                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu04.data     0.213585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu04.dtb.walker     0.012687                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu04.itb.walker     0.001878                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu05.inst     0.017603                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu05.data     0.322518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu05.dtb.walker     0.012809                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu05.itb.walker     0.000658                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu06.inst     0.024356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu06.data     0.254745                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu06.dtb.walker     0.013961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu06.itb.walker     0.002338                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu07.inst     0.021946                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu07.data     0.176603                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu07.dtb.walker     0.008080                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu07.itb.walker     0.002088                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu08.inst     0.026623                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu08.data     0.372617                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu08.dtb.walker     0.023635                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu08.itb.walker     0.004145                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu09.inst     0.037350                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu09.data     0.294237                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu09.dtb.walker     0.017465                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu09.itb.walker     0.003182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu10.inst     0.019999                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu10.data     0.224474                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu10.dtb.walker     0.018962                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu10.itb.walker     0.001966                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu11.inst     0.011075                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu11.data     0.282827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu11.dtb.walker     0.004752                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu11.itb.walker     0.000828                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu12.inst     0.021163                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu12.data     0.307875                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu12.dtb.walker     0.026870                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu12.itb.walker     0.003169                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu13.inst     0.034596                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu13.data     0.207458                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu13.dtb.walker     0.016447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu13.itb.walker     0.000154                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu14.inst     0.051032                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu14.data     0.329398                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu14.dtb.walker     0.013836                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu14.itb.walker     0.002344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu15.inst     0.028559                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu15.data     0.418597                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu15.dtb.walker     0.017741                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu15.itb.walker     0.002916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu16.inst     0.061782                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu16.data     0.288845                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu16.dtb.walker     0.016198                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu16.itb.walker     0.001412                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu17.inst     0.044078                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu17.data     0.391041                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu17.dtb.walker     0.016729                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu17.itb.walker     0.003632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu18.inst     0.041866                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu18.data     0.351460                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu18.dtb.walker     0.026940                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu18.itb.walker     0.003746                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu19.inst     0.061651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu19.data     0.338455                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu19.dtb.walker     0.012008                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu19.itb.walker     0.001533                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu20.inst     0.021152                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu20.data     0.349087                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu20.dtb.walker     0.023281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu20.itb.walker     0.001425                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu21.inst     0.039291                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu21.data     0.257182                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu21.dtb.walker     0.016866                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu21.itb.walker     0.002590                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu22.inst     0.009334                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu22.data     0.283238                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu22.dtb.walker     0.010196                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu22.itb.walker     0.002755                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu23.inst     0.038366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu23.data     0.277396                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu23.dtb.walker     0.016084                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu23.itb.walker     0.001952                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu24.inst     0.046672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu24.data     0.328812                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu24.dtb.walker     0.013109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu24.itb.walker     0.001740                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu25.inst     0.032284                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu25.data     0.230858                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu25.dtb.walker     0.027278                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu25.itb.walker     0.002636                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu26.inst     0.024830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu26.data     0.227263                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu26.dtb.walker     0.021971                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu26.itb.walker     0.000306                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu27.inst     0.043484                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu27.data     0.296178                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu27.dtb.walker     0.012382                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu27.itb.walker     0.000360                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu28.inst     0.031492                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu28.data     0.248400                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu28.dtb.walker     0.019680                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu28.itb.walker     0.001485                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu29.inst     0.056347                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu29.data     0.251718                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu29.dtb.walker     0.011073                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu29.itb.walker     0.000604                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu30.inst     0.035832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu30.data     0.252463                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu30.dtb.walker     0.011417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu30.itb.walker     0.001193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu31.inst     0.016670                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu31.data     0.273618                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu31.dtb.walker     0.018664                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu31.itb.walker     0.005177                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu32.inst     0.030572                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu32.data     0.204919                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu32.dtb.walker     0.019317                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu32.itb.walker     0.003356                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu33.inst     0.022112                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu33.data     0.224391                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu33.dtb.walker     0.020881                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu33.itb.walker     0.001828                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu34.inst     0.052496                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu34.data     0.320911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu34.dtb.walker     0.018837                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu34.itb.walker     0.003216                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu35.inst     0.022440                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu35.data     0.264254                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu35.dtb.walker     0.014424                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu35.itb.walker     0.002522                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu36.inst     0.045177                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu36.data     0.277805                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu36.dtb.walker     0.010459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu36.itb.walker     0.002105                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu37.inst     0.039830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu37.data     0.250924                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu37.dtb.walker     0.010811                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu38.inst     0.017102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu38.data     0.125284                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu38.dtb.walker     0.005363                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu39.inst     0.024269                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu39.data     0.335986                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu39.dtb.walker     0.019854                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu39.itb.walker     0.004421                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu40.inst     0.014079                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu40.data     0.156526                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu40.dtb.walker     0.004827                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu41.inst     0.041109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu41.data     0.342703                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu41.dtb.walker     0.005200                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu41.itb.walker     0.002693                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu42.inst     0.047881                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu42.data     0.364103                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu42.dtb.walker     0.014200                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu42.itb.walker     0.002400                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu43.inst     0.028746                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu43.data     0.406045                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu43.dtb.walker     0.018476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu43.itb.walker     0.001233                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu44.inst     0.018945                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu44.data     0.271177                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu44.dtb.walker     0.013906                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu44.itb.walker     0.004979                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu45.inst     0.050473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu45.data     0.309322                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu45.dtb.walker     0.011167                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu45.itb.walker     0.002624                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu46.inst     0.021654                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu46.data     0.224963                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu46.dtb.walker     0.006148                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu46.itb.walker     0.000261                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu47.inst     0.059529                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu47.data     0.352642                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu47.dtb.walker     0.014308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu47.itb.walker     0.002648                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu48.inst     0.045961                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu48.data     0.288760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu48.dtb.walker     0.014988                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu48.itb.walker     0.002248                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu49.inst     0.035451                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu49.data     0.291924                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu49.dtb.walker     0.017271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu49.itb.walker     0.003592                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu50.inst     0.024162                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu50.data     0.245918                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu50.dtb.walker     0.006450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu50.itb.walker     0.000109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu51.inst     0.066489                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu51.data     0.361331                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu51.dtb.walker     0.021459                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu51.itb.walker     0.002490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu52.inst     0.041083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu52.data     0.359278                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu52.dtb.walker     0.015611                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu52.itb.walker     0.003610                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu53.inst     0.049669                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu53.data     0.332531                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu53.dtb.walker     0.018519                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu53.itb.walker     0.004674                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu54.inst     0.054388                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu54.data     0.342302                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu54.dtb.walker     0.021805                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu54.itb.walker     0.004151                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu55.inst     0.064140                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu55.data     0.319166                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu55.dtb.walker     0.017464                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu55.itb.walker     0.001730                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu56.inst     0.052063                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu56.data     0.296804                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu56.dtb.walker     0.017106                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu56.itb.walker     0.002651                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu57.inst     0.060618                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu57.data     0.349575                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu57.dtb.walker     0.012320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu57.itb.walker     0.002104                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu58.inst     0.039275                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu58.data     0.285814                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu58.dtb.walker     0.017525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu59.inst     0.040401                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu59.data     0.265633                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu59.dtb.walker     0.013699                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu59.itb.walker     0.002850                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu60.inst     0.024330                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu60.data     0.305867                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu60.dtb.walker     0.014562                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu60.itb.walker     0.002141                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu61.inst     0.020803                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu61.data     0.277639                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu61.dtb.walker     0.012616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu61.itb.walker     0.003458                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu62.inst     0.048090                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu62.data     0.284175                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu62.dtb.walker     0.009672                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu62.itb.walker     0.000400                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu63.inst     0.026657                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu63.data     0.247083                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu63.dtb.walker     0.014906                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu63.itb.walker     0.000220                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu64.inst     0.027595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu64.data     0.231866                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu64.dtb.walker     0.010887                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu64.itb.walker     0.000645                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.258268                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            13035695                       # number of writebacks
system.l2.writebacks::total                  13035695                       # number of writebacks
system.l2.replacements                       15494532                       # number of replacements
system.l2.ReadReq_hits::.cpu00.dtb.walker       124996                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu00.itb.walker       512866                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu01.dtb.walker         5152                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu01.itb.walker        50624                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu02.dtb.walker        13397                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu02.itb.walker        74738                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu03.dtb.walker         2574                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu03.itb.walker        13808                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu04.dtb.walker        28482                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu04.itb.walker       142403                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu05.dtb.walker        10944                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu05.itb.walker       116990                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu06.dtb.walker        44921                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu06.itb.walker       195448                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu07.dtb.walker        85318                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu07.itb.walker       421470                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu08.dtb.walker        14541                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu08.itb.walker        83853                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu09.dtb.walker         3938                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu09.itb.walker        20046                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu10.dtb.walker        14228                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu10.itb.walker       193879                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu11.dtb.walker       130054                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu11.itb.walker       412769                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu12.dtb.walker         5179                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu12.itb.walker        49071                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu13.dtb.walker         1495                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu13.itb.walker         6494                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu14.dtb.walker         6415                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu14.itb.walker        28516                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu15.dtb.walker        11738                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu15.itb.walker        66676                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu16.dtb.walker         8746                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu16.itb.walker        38200                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu17.dtb.walker        19396                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu17.itb.walker        65284                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu18.dtb.walker         5418                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu18.itb.walker        28194                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu19.dtb.walker         5595                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu19.itb.walker        24096                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu20.dtb.walker         5454                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu20.itb.walker        53242                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu21.dtb.walker         7053                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu21.itb.walker        31583                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu22.dtb.walker        41648                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu22.itb.walker       131042                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu23.dtb.walker         7035                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu23.itb.walker        29142                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu24.dtb.walker         3689                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu24.itb.walker        21223                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu25.dtb.walker         4814                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu25.itb.walker        21569                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu26.dtb.walker         1558                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu26.itb.walker         9812                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu27.dtb.walker         5424                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu27.itb.walker        25016                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu28.dtb.walker         5031                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu28.itb.walker        22190                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu29.dtb.walker         5537                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu29.itb.walker        23155                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu30.dtb.walker         4416                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu30.itb.walker        20094                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu31.dtb.walker        28183                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu31.itb.walker       127407                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu32.dtb.walker         3706                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu32.itb.walker        14553                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu33.dtb.walker         2579                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu33.itb.walker        10920                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu34.dtb.walker         7136                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu34.itb.walker        25108                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu35.dtb.walker         8473                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu35.itb.walker        36785                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu36.dtb.walker         6812                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu36.itb.walker        26547                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu37.dtb.walker         2379                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu37.itb.walker        11067                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu38.dtb.walker         4266                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu38.itb.walker        18430                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu39.dtb.walker        25424                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu39.itb.walker        95476                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu40.dtb.walker         3711                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu40.itb.walker        18381                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu41.dtb.walker       378569                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu41.itb.walker       856269                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu42.dtb.walker        11871                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu42.itb.walker        50716                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu43.dtb.walker         9828                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu43.itb.walker        76972                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu44.dtb.walker        34746                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu44.itb.walker       111312                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu45.dtb.walker        22225                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu45.itb.walker        75253                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu46.dtb.walker         4203                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu46.itb.walker        19146                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu47.dtb.walker        14467                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu47.itb.walker        57993                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu48.dtb.walker        10318                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu48.itb.walker        43059                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu49.dtb.walker        13713                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu49.itb.walker        66297                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu50.dtb.walker         4005                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu50.itb.walker        45997                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu51.dtb.walker         5928                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu51.itb.walker        24037                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu52.dtb.walker        44771                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu52.itb.walker       234083                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu53.dtb.walker         7314                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu53.itb.walker        23635                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu54.dtb.walker         8030                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu54.itb.walker        34784                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu55.dtb.walker        11477                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu55.itb.walker        47322                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu56.dtb.walker         8734                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu56.itb.walker        36122                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu57.dtb.walker         8418                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu57.itb.walker        36991                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu58.dtb.walker         1794                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu58.itb.walker         7353                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu59.dtb.walker         5400                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu59.itb.walker        24141                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu60.dtb.walker        43920                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu60.itb.walker       236763                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu61.dtb.walker        43436                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu61.itb.walker       154449                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu62.dtb.walker         4915                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu62.itb.walker        19981                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu63.dtb.walker         2313                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu63.itb.walker         9071                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu64.dtb.walker         2453                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu64.itb.walker         9294                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 7048910                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu00.dtb.walker         1637                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu00.itb.walker          804                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu01.dtb.walker           65                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu01.itb.walker           56                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu02.dtb.walker          198                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu02.itb.walker          136                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu03.dtb.walker           36                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu03.itb.walker           22                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu04.dtb.walker          366                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu04.itb.walker          268                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu05.dtb.walker          142                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu05.itb.walker           77                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu06.dtb.walker          636                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu06.itb.walker          458                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu07.dtb.walker          695                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu07.itb.walker          882                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu08.dtb.walker          352                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu08.itb.walker          349                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu09.dtb.walker           70                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu09.itb.walker           64                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu10.dtb.walker          275                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu10.itb.walker          382                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu11.dtb.walker          621                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu11.itb.walker          342                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu12.dtb.walker          143                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu12.itb.walker          156                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu13.dtb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu13.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu14.dtb.walker           90                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu14.itb.walker           67                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu15.dtb.walker          212                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu15.itb.walker          195                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu16.dtb.walker          144                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu16.itb.walker           54                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu17.dtb.walker          330                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu17.itb.walker          238                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu18.dtb.walker          150                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu18.itb.walker          106                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu19.dtb.walker           68                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu19.itb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu20.dtb.walker          130                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu20.itb.walker           76                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu21.dtb.walker          121                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu21.itb.walker           82                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu22.dtb.walker          429                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu22.itb.walker          362                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu23.dtb.walker          115                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu23.itb.walker           57                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu24.dtb.walker           49                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu24.itb.walker           37                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu25.dtb.walker          135                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu25.itb.walker           57                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu26.dtb.walker           35                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu26.itb.walker            3                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu27.dtb.walker           68                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu27.itb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu28.dtb.walker          101                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu28.itb.walker           33                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu29.dtb.walker           62                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu29.itb.walker           14                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu30.dtb.walker           51                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu30.itb.walker           24                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu31.dtb.walker          536                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu31.itb.walker          663                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu32.dtb.walker           73                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu32.itb.walker           49                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu33.dtb.walker           55                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu33.itb.walker           20                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu34.dtb.walker          137                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu34.itb.walker           81                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu35.dtb.walker          124                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu35.itb.walker           93                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu36.dtb.walker           72                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu36.itb.walker           56                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu37.dtb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu38.dtb.walker           23                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu39.dtb.walker          515                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu39.itb.walker          424                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu40.dtb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu41.dtb.walker         1979                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu41.itb.walker         2312                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu42.dtb.walker          171                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu42.itb.walker          122                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu43.dtb.walker          185                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu43.itb.walker           95                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu44.dtb.walker          490                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu44.itb.walker          557                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu45.dtb.walker          251                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu45.itb.walker          198                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu46.dtb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu46.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu47.dtb.walker          210                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu47.itb.walker          154                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu48.dtb.walker          157                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu48.itb.walker           97                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu49.dtb.walker          241                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu49.itb.walker          239                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu50.dtb.walker           26                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu50.itb.walker            5                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu51.dtb.walker          130                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu51.itb.walker           60                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu52.dtb.walker          710                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu52.itb.walker          848                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu53.dtb.walker          138                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu53.itb.walker          111                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu54.dtb.walker          179                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu54.itb.walker          145                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu55.dtb.walker          204                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu55.itb.walker           82                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu56.dtb.walker          152                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu56.itb.walker           96                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu57.dtb.walker          105                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu57.itb.walker           78                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu58.dtb.walker           32                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu59.dtb.walker           75                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu59.itb.walker           69                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu60.dtb.walker          649                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu60.itb.walker          508                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu61.dtb.walker          555                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu61.itb.walker          536                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu62.dtb.walker           48                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu62.itb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu63.dtb.walker           35                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu63.itb.walker            2                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu64.dtb.walker           27                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu64.itb.walker            6                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 29072                       # number of ReadReq misses
system.l2.ReadReq_accesses::.cpu00.dtb.walker       126633                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu00.itb.walker       513670                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu01.dtb.walker         5217                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu01.itb.walker        50680                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu02.dtb.walker        13595                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu02.itb.walker        74874                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu03.dtb.walker         2610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu03.itb.walker        13830                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu04.dtb.walker        28848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu04.itb.walker       142671                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu05.dtb.walker        11086                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu05.itb.walker       117067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu06.dtb.walker        45557                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu06.itb.walker       195906                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu07.dtb.walker        86013                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu07.itb.walker       422352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu08.dtb.walker        14893                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu08.itb.walker        84202                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu09.dtb.walker         4008                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu09.itb.walker        20110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu10.dtb.walker        14503                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu10.itb.walker       194261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu11.dtb.walker       130675                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu11.itb.walker       413111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu12.dtb.walker         5322                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu12.itb.walker        49227                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu13.dtb.walker         1520                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu13.itb.walker         6495                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu14.dtb.walker         6505                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu14.itb.walker        28583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu15.dtb.walker        11950                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu15.itb.walker        66871                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu16.dtb.walker         8890                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu16.itb.walker        38254                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu17.dtb.walker        19726                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu17.itb.walker        65522                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu18.dtb.walker         5568                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu18.itb.walker        28300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu19.dtb.walker         5663                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu19.itb.walker        24133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu20.dtb.walker         5584                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu20.itb.walker        53318                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu21.dtb.walker         7174                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu21.itb.walker        31665                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu22.dtb.walker        42077                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu22.itb.walker       131404                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu23.dtb.walker         7150                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu23.itb.walker        29199                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu24.dtb.walker         3738                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu24.itb.walker        21260                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu25.dtb.walker         4949                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu25.itb.walker        21626                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu26.dtb.walker         1593                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu26.itb.walker         9815                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu27.dtb.walker         5492                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu27.itb.walker        25025                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu28.dtb.walker         5132                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu28.itb.walker        22223                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu29.dtb.walker         5599                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu29.itb.walker        23169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu30.dtb.walker         4467                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu30.itb.walker        20118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu31.dtb.walker        28719                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu31.itb.walker       128070                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu32.dtb.walker         3779                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu32.itb.walker        14602                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu33.dtb.walker         2634                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu33.itb.walker        10940                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu34.dtb.walker         7273                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu34.itb.walker        25189                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu35.dtb.walker         8597                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu35.itb.walker        36878                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu36.dtb.walker         6884                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu36.itb.walker        26603                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu37.dtb.walker         2405                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu37.itb.walker        11067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu38.dtb.walker         4289                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu38.itb.walker        18430                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu39.dtb.walker        25939                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu39.itb.walker        95900                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu40.dtb.walker         3729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu40.itb.walker        18381                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu41.dtb.walker       380548                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu41.itb.walker       858581                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu42.dtb.walker        12042                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu42.itb.walker        50838                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu43.dtb.walker        10013                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu43.itb.walker        77067                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu44.dtb.walker        35236                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu44.itb.walker       111869                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu45.dtb.walker        22476                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu45.itb.walker        75451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu46.dtb.walker         4229                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu46.itb.walker        19151                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu47.dtb.walker        14677                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu47.itb.walker        58147                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu48.dtb.walker        10475                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu48.itb.walker        43156                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu49.dtb.walker        13954                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu49.itb.walker        66536                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu50.dtb.walker         4031                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu50.itb.walker        46002                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu51.dtb.walker         6058                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu51.itb.walker        24097                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu52.dtb.walker        45481                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu52.itb.walker       234931                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu53.dtb.walker         7452                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu53.itb.walker        23746                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu54.dtb.walker         8209                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu54.itb.walker        34929                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu55.dtb.walker        11681                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu55.itb.walker        47404                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu56.dtb.walker         8886                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu56.itb.walker        36218                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu57.dtb.walker         8523                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu57.itb.walker        37069                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu58.dtb.walker         1826                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu58.itb.walker         7353                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu59.dtb.walker         5475                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu59.itb.walker        24210                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu60.dtb.walker        44569                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu60.itb.walker       237271                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu61.dtb.walker        43991                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu61.itb.walker       154985                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu62.dtb.walker         4963                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu62.itb.walker        19989                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu63.dtb.walker         2348                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu63.itb.walker         9073                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu64.dtb.walker         2480                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu64.itb.walker         9300                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             7077982                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu00.dtb.walker     0.012927                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu00.itb.walker     0.001565                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu01.dtb.walker     0.012459                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu01.itb.walker     0.001105                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu02.dtb.walker     0.014564                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu02.itb.walker     0.001816                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu03.dtb.walker     0.013793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu03.itb.walker     0.001591                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu04.dtb.walker     0.012687                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu04.itb.walker     0.001878                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu05.dtb.walker     0.012809                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu05.itb.walker     0.000658                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu06.dtb.walker     0.013961                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu06.itb.walker     0.002338                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu07.dtb.walker     0.008080                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu07.itb.walker     0.002088                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu08.dtb.walker     0.023635                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu08.itb.walker     0.004145                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu09.dtb.walker     0.017465                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu09.itb.walker     0.003182                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu10.dtb.walker     0.018962                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu10.itb.walker     0.001966                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu11.dtb.walker     0.004752                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu11.itb.walker     0.000828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu12.dtb.walker     0.026870                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu12.itb.walker     0.003169                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu13.dtb.walker     0.016447                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu13.itb.walker     0.000154                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu14.dtb.walker     0.013836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu14.itb.walker     0.002344                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu15.dtb.walker     0.017741                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu15.itb.walker     0.002916                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu16.dtb.walker     0.016198                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu16.itb.walker     0.001412                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu17.dtb.walker     0.016729                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu17.itb.walker     0.003632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu18.dtb.walker     0.026940                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu18.itb.walker     0.003746                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu19.dtb.walker     0.012008                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu19.itb.walker     0.001533                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu20.dtb.walker     0.023281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu20.itb.walker     0.001425                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu21.dtb.walker     0.016866                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu21.itb.walker     0.002590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu22.dtb.walker     0.010196                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu22.itb.walker     0.002755                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu23.dtb.walker     0.016084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu23.itb.walker     0.001952                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu24.dtb.walker     0.013109                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu24.itb.walker     0.001740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu25.dtb.walker     0.027278                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu25.itb.walker     0.002636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu26.dtb.walker     0.021971                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu26.itb.walker     0.000306                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu27.dtb.walker     0.012382                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu27.itb.walker     0.000360                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu28.dtb.walker     0.019680                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu28.itb.walker     0.001485                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu29.dtb.walker     0.011073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu29.itb.walker     0.000604                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu30.dtb.walker     0.011417                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu30.itb.walker     0.001193                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu31.dtb.walker     0.018664                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu31.itb.walker     0.005177                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu32.dtb.walker     0.019317                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu32.itb.walker     0.003356                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu33.dtb.walker     0.020881                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu33.itb.walker     0.001828                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu34.dtb.walker     0.018837                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu34.itb.walker     0.003216                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu35.dtb.walker     0.014424                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu35.itb.walker     0.002522                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu36.dtb.walker     0.010459                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu36.itb.walker     0.002105                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu37.dtb.walker     0.010811                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu38.dtb.walker     0.005363                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu39.dtb.walker     0.019854                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu39.itb.walker     0.004421                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu40.dtb.walker     0.004827                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu41.dtb.walker     0.005200                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu41.itb.walker     0.002693                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu42.dtb.walker     0.014200                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu42.itb.walker     0.002400                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu43.dtb.walker     0.018476                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu43.itb.walker     0.001233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu44.dtb.walker     0.013906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu44.itb.walker     0.004979                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu45.dtb.walker     0.011167                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu45.itb.walker     0.002624                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu46.dtb.walker     0.006148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu46.itb.walker     0.000261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu47.dtb.walker     0.014308                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu47.itb.walker     0.002648                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu48.dtb.walker     0.014988                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu48.itb.walker     0.002248                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu49.dtb.walker     0.017271                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu49.itb.walker     0.003592                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu50.dtb.walker     0.006450                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu50.itb.walker     0.000109                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu51.dtb.walker     0.021459                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu51.itb.walker     0.002490                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu52.dtb.walker     0.015611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu52.itb.walker     0.003610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu53.dtb.walker     0.018519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu53.itb.walker     0.004674                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu54.dtb.walker     0.021805                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu54.itb.walker     0.004151                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu55.dtb.walker     0.017464                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu55.itb.walker     0.001730                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu56.dtb.walker     0.017106                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu56.itb.walker     0.002651                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu57.dtb.walker     0.012320                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu57.itb.walker     0.002104                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu58.dtb.walker     0.017525                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu59.dtb.walker     0.013699                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu59.itb.walker     0.002850                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu60.dtb.walker     0.014562                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu60.itb.walker     0.002141                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu61.dtb.walker     0.012616                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu61.itb.walker     0.003458                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu62.dtb.walker     0.009672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu62.itb.walker     0.000400                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu63.dtb.walker     0.014906                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu63.itb.walker     0.000220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu64.dtb.walker     0.010887                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu64.itb.walker     0.000645                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004107                       # miss rate for ReadReq accesses
system.l2.WritebackDirty_hits::.writebacks     16085152                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         16085152                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     16085152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     16085152                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     10106844                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         10106844                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     10106844                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     10106844                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks         940788                       # number of WriteClean hits
system.l2.WriteClean_hits::total               940788                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks       940788                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total           940788                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu00.data          14364                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu01.data           2190                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu02.data           8028                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu03.data           1048                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu04.data           1969                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu05.data           4334                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu06.data           5703                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu07.data           2202                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu08.data           3125                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu09.data           1235                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu10.data           5226                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu11.data           4667                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu12.data           2394                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu13.data            657                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu14.data           2702                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu15.data           2967                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu16.data           3993                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu17.data           4872                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu18.data           2712                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu19.data           2448                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu20.data           3358                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu21.data           3534                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu22.data           3163                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu23.data           2586                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu24.data           1800                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu25.data           2026                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu26.data            754                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu27.data           2610                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu28.data           2713                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu29.data           1948                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu30.data           2110                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu31.data           3750                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu32.data           1502                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu33.data            968                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu34.data           3516                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu35.data           2300                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu36.data           5316                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu37.data            652                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu38.data           1715                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu39.data           3877                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu40.data           1156                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu41.data          10193                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu42.data           4716                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu43.data           2325                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu44.data           1940                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu45.data           4795                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu46.data           1677                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu47.data           4787                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu48.data           4022                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu49.data           4070                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu50.data           3269                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu51.data           2778                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu52.data           8078                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu53.data           1556                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu54.data           2996                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu55.data           4767                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu56.data           3164                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu57.data           3300                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu58.data            536                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu59.data           1688                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu60.data          11090                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu61.data           6376                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu62.data           2084                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu63.data            905                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu64.data            861                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               220163                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu00.data         1855                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu01.data         1135                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu02.data         3866                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu03.data          508                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu04.data          812                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu05.data         1305                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu06.data         2903                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu07.data         3154                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu08.data         1029                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu09.data          712                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu10.data         1978                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu11.data         3186                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu12.data         1654                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu13.data          456                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu14.data         2049                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu15.data         1094                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu16.data         5038                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu17.data         1529                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu18.data         1404                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu19.data          907                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu20.data         2022                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu21.data         1966                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu22.data         2310                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu23.data         1977                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu24.data          709                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu25.data         2282                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu26.data          420                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu27.data         1124                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu28.data         2222                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu29.data         1452                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu30.data         1330                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu31.data         2142                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu32.data         1872                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu33.data         1686                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu34.data          878                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu35.data         1426                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu36.data         3374                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu37.data          667                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu38.data         1127                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu39.data         2064                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu40.data         1018                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu41.data         4727                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu42.data         2686                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu43.data         1292                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu44.data         1410                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu45.data         2563                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu46.data          721                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu47.data         3170                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu48.data         2659                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu49.data         3598                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu50.data          881                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu51.data         1423                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu52.data         4385                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu53.data         1015                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu54.data         1461                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu55.data         4268                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu56.data         3466                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu57.data         1330                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu58.data          385                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu59.data          908                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu60.data         5498                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu61.data         2352                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu62.data          945                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu63.data          682                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu64.data          587                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             123054                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu00.data        16219                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu01.data         3325                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu02.data        11894                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu03.data         1556                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu04.data         2781                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu05.data         5639                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu06.data         8606                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu07.data         5356                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu08.data         4154                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu09.data         1947                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu10.data         7204                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu11.data         7853                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu12.data         4048                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu13.data         1113                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu14.data         4751                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu15.data         4061                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu16.data         9031                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu17.data         6401                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu18.data         4116                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu19.data         3355                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu20.data         5380                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu21.data         5500                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu22.data         5473                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu23.data         4563                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu24.data         2509                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu25.data         4308                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu26.data         1174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu27.data         3734                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu28.data         4935                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu29.data         3400                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu30.data         3440                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu31.data         5892                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu32.data         3374                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu33.data         2654                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu34.data         4394                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu35.data         3726                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu36.data         8690                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu37.data         1319                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu38.data         2842                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu39.data         5941                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu40.data         2174                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu41.data        14920                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu42.data         7402                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu43.data         3617                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu44.data         3350                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu45.data         7358                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu46.data         2398                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu47.data         7957                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu48.data         6681                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu49.data         7668                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu50.data         4150                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu51.data         4201                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu52.data        12463                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu53.data         2571                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu54.data         4457                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu55.data         9035                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu56.data         6630                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu57.data         4630                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu58.data          921                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu59.data         2596                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu60.data        16588                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu61.data         8728                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu62.data         3029                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu63.data         1587                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu64.data         1448                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           343217                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu00.data     0.114372                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu01.data     0.341353                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu02.data     0.325038                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu03.data     0.326478                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu04.data     0.291981                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu05.data     0.231424                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu06.data     0.337323                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu07.data     0.588872                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu08.data     0.247713                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu09.data     0.365691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu10.data     0.274570                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu11.data     0.405705                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu12.data     0.408597                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu13.data     0.409704                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu14.data     0.431278                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu15.data     0.269392                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu16.data     0.557856                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu17.data     0.238869                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu18.data     0.341108                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu19.data     0.270343                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu20.data     0.375836                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu21.data     0.357455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu22.data     0.422072                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu23.data     0.433268                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu24.data     0.282583                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu25.data     0.529712                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu26.data     0.357751                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu27.data     0.301018                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu28.data     0.450253                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu29.data     0.427059                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu30.data     0.386628                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu31.data     0.363544                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu32.data     0.554831                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu33.data     0.635268                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu34.data     0.199818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu35.data     0.382716                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu36.data     0.388262                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu37.data     0.505686                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu38.data     0.396552                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu39.data     0.347416                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu40.data     0.468261                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu41.data     0.316823                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu42.data     0.362875                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu43.data     0.357202                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu44.data     0.420896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu45.data     0.348328                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu46.data     0.300667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu47.data     0.398391                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu48.data     0.397994                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu49.data     0.469223                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu50.data     0.212289                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu51.data     0.338729                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu52.data     0.351841                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu53.data     0.394788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu54.data     0.327799                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu55.data     0.472385                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu56.data     0.522775                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu57.data     0.287257                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu58.data     0.418024                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu59.data     0.349769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu60.data     0.331444                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu61.data     0.269478                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu62.data     0.311984                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu63.data     0.429742                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu64.data     0.405387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.358531                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_hits::.cpu00.data           70                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu01.data           34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu02.data           67                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu03.data           43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu04.data          101                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu05.data           41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu06.data           90                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu07.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu08.data           49                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu09.data           33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu10.data           30                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu11.data           83                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu12.data           47                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu13.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu14.data           32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu15.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu16.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu17.data           41                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu18.data           56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu19.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu20.data           24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu21.data           53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu22.data           60                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu23.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu24.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu25.data           22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu26.data           12                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu27.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu28.data           34                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu29.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu30.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu31.data           64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu32.data           33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu33.data           68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu34.data           39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu35.data           26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu36.data           14                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu37.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu38.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu39.data           53                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu40.data           19                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu41.data          231                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu42.data           39                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu43.data           36                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu44.data           63                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu45.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu46.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu47.data           50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu48.data           29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu49.data           54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu50.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu51.data           25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu52.data           64                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu53.data           40                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu54.data           54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu55.data           27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu56.data           31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu57.data           38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu58.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu59.data           18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu60.data           61                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu61.data           78                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu62.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu63.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu64.data           20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2634                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu00.data           24                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu01.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu02.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu03.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu04.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu05.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu06.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu07.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu08.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu09.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu10.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu11.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu12.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu13.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu14.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu15.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu16.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu17.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu18.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu19.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu20.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu21.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu22.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu23.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu24.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu25.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu26.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu27.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu28.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu29.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu30.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu31.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu32.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu33.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu34.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu35.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu36.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu37.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu38.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu39.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu40.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu41.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu42.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu43.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu44.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu45.data           21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu46.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu47.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu48.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu49.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu50.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu51.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu52.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu53.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu54.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu55.data           31                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu56.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu57.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu58.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu59.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu60.data           44                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu61.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu62.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu63.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu64.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              954                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu00.data           94                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu01.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu02.data           93                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu03.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu04.data          114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu05.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu06.data          106                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu07.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu08.data           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu09.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu10.data           46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu11.data           95                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu12.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu13.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu14.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu15.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu16.data           37                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu17.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu18.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu19.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu20.data           41                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu21.data           67                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu22.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu23.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu24.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu25.data           40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu26.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu27.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu28.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu29.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu30.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu31.data           81                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu32.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu33.data           80                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu34.data           49                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu35.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu36.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu37.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu38.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu39.data           72                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu40.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu41.data          265                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu42.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu43.data           53                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu44.data           71                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu45.data           48                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu46.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu47.data           68                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu48.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu49.data           76                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu50.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu51.data           38                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu52.data           82                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu53.data           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu54.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu55.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu56.data           54                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu57.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu58.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu59.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu60.data          105                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu61.data          103                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu62.data           24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu63.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu64.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3588                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu00.data     0.255319                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu01.data     0.209302                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu02.data     0.279570                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu03.data     0.140000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu04.data     0.114035                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu05.data     0.145833                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu06.data     0.150943                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu07.data     0.173913                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu08.data     0.169492                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu09.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu10.data     0.347826                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu11.data     0.126316                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu12.data     0.216667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu13.data     0.214286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu14.data     0.288889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu15.data     0.279070                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu16.data     0.486486                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu17.data     0.240741                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu18.data     0.263158                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu19.data     0.294118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu20.data     0.414634                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu21.data     0.208955                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu22.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu23.data     0.548387                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu24.data     0.411765                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu25.data     0.450000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu26.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu27.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu28.data     0.291667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu29.data     0.545455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu30.data     0.483871                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu31.data     0.209877                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu32.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu33.data     0.150000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu34.data     0.204082                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu35.data     0.380952                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu36.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu37.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu38.data     0.480000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu39.data     0.263889                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu40.data     0.296296                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu41.data     0.128302                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu42.data     0.327586                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu43.data     0.320755                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu44.data     0.112676                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu45.data     0.437500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu46.data     0.230769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu47.data     0.264706                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu48.data     0.340909                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu49.data     0.289474                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu50.data     0.307692                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu51.data     0.342105                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu52.data     0.219512                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu53.data     0.200000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu54.data     0.217391                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu55.data     0.534483                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu56.data     0.425926                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu57.data     0.321429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu58.data     0.315789                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu59.data     0.437500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu60.data     0.419048                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu61.data     0.242718                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu62.data     0.291667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu63.data     0.260870                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu64.data     0.259259                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.265886                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_hits::.cpu00.data          198800                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu01.data            5272                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu02.data           20836                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu03.data            3321                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu04.data           18993                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu05.data           15688                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu06.data           27043                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu07.data           33863                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu08.data           11548                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu09.data            4064                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu10.data           45005                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu11.data           44276                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu12.data            5753                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu13.data            1560                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu14.data            8838                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu15.data            8222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu16.data            9702                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu17.data           11480                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu18.data            5781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu19.data            7129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu20.data            7059                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu21.data            8140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu22.data           20079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu23.data            6901                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu24.data            5584                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu25.data            4487                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu26.data            1820                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu27.data            6832                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu28.data            6290                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu29.data            6233                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu30.data            5542                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu31.data           17191                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu32.data            3904                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu33.data            2525                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu34.data            7586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu35.data            6834                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu36.data            4781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu37.data            3250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu38.data            7073                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu39.data           15012                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu40.data            4450                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu41.data          101396                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu42.data           11874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu43.data            6140                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu44.data           13671                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu45.data           16198                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu46.data            5231                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu47.data           17760                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu48.data           12971                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu49.data           13455                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu50.data           10509                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu51.data            5504                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu52.data           28079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu53.data            5066                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu54.data            8793                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu55.data           10554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu56.data           10903                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu57.data           11099                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu58.data            1418                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu59.data            5837                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu60.data           46220                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu61.data           27459                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu62.data            6190                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu63.data            1977                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu64.data            2270                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1019321                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu00.data       8918887                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu01.data          8513                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu02.data         32354                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu03.data          7362                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu04.data         12395                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu05.data         15840                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu06.data         19945                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu07.data         10750                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu08.data         17846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu09.data          5990                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu10.data         26887                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu11.data         45924                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu12.data         13528                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu13.data          2085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu14.data         12195                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu15.data         17309                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu16.data         11240                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu17.data         26259                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu18.data          9119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu19.data         11367                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu20.data         10783                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu21.data          9088                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu22.data         21416                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu23.data          9483                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu24.data          9544                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu25.data          6997                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu26.data          4246                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu27.data          8004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu28.data          8577                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu29.data          5858                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu30.data          6450                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu31.data         24423                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu32.data          5071                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu33.data          3680                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu34.data         11666                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu35.data         11806                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu36.data          6838                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu37.data          3397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu38.data          3219                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu39.data         29162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu40.data          3716                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu41.data         94651                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu42.data         17126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu43.data          9993                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu44.data         14549                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu45.data         20251                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu46.data          5934                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu47.data         21316                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu48.data         17067                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu49.data         17589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu50.data         18184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu51.data         12013                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu52.data         34592                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu53.data         10385                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu54.data         14517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu55.data         15181                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu56.data         13898                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu57.data         18865                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu58.data          2834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu59.data          8046                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu60.data         48320                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu61.data         27564                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu62.data          8480                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu63.data          3511                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu64.data          4287                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             9888372                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.cpu00.data      9117687                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu01.data        13785                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu02.data        53190                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu03.data        10683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu04.data        31388                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu05.data        31528                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu06.data        46988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu07.data        44613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu08.data        29394                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu09.data        10054                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu10.data        71892                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu11.data        90200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu12.data        19281                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu13.data         3645                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu14.data        21033                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu15.data        25531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu16.data        20942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu17.data        37739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu18.data        14900                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu19.data        18496                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu20.data        17842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu21.data        17228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu22.data        41495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu23.data        16384                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu24.data        15128                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu25.data        11484                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu26.data         6066                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu27.data        14836                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu28.data        14867                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu29.data        12091                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu30.data        11992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu31.data        41614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu32.data         8975                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu33.data         6205                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu34.data        19252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu35.data        18640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu36.data        11619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu37.data         6647                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu38.data        10292                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu39.data        44174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu40.data         8166                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu41.data       196047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu42.data        29000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu43.data        16133                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu44.data        28220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu45.data        36449                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu46.data        11165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu47.data        39076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu48.data        30038                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu49.data        31044                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu50.data        28693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu51.data        17517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu52.data        62671                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu53.data        15451                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu54.data        23310                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu55.data        25735                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu56.data        24801                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu57.data        29964                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu58.data         4252                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu59.data        13883                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu60.data        94540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu61.data        55023                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu62.data        14670                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu63.data         5488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu64.data         6557                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10907693                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu00.data     0.978196                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu01.data     0.617555                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu02.data     0.608272                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu03.data     0.689132                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu04.data     0.394896                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu05.data     0.502411                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu06.data     0.424470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu07.data     0.240961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu08.data     0.607131                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu09.data     0.595783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu10.data     0.373992                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu11.data     0.509135                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu12.data     0.701623                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu13.data     0.572016                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu14.data     0.579803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu15.data     0.677960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu16.data     0.536720                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu17.data     0.695805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu18.data     0.612013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu19.data     0.614565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu20.data     0.604360                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu21.data     0.527513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu22.data     0.516110                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu23.data     0.578796                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu24.data     0.630883                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu25.data     0.609282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu26.data     0.699967                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu27.data     0.539499                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu28.data     0.576915                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu29.data     0.484493                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu30.data     0.537859                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu31.data     0.586894                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu32.data     0.565014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu33.data     0.593070                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu34.data     0.605963                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu35.data     0.633369                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu36.data     0.588519                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu37.data     0.511058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu38.data     0.312767                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu39.data     0.660162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu40.data     0.455058                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu41.data     0.482797                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu42.data     0.590552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu43.data     0.619414                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu44.data     0.515556                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu45.data     0.555598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu46.data     0.531482                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu47.data     0.545501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu48.data     0.568180                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu49.data     0.566583                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu50.data     0.633743                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu51.data     0.685791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu52.data     0.551962                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu53.data     0.672125                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu54.data     0.622780                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu55.data     0.589897                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu56.data     0.560381                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu57.data     0.629589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu58.data     0.666510                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu59.data     0.579558                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu60.data     0.511106                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu61.data     0.500954                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu62.data     0.578050                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu63.data     0.639759                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu64.data     0.653805                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.906550                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.cpu00.inst      2463935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu01.inst       187406                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu02.inst       340445                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu03.inst        86500                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu04.inst       507158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu05.inst       383952                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu06.inst       796583                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu07.inst      1411935                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu08.inst       294795                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu09.inst       104228                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu10.inst       642728                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu11.inst      1218280                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu12.inst       203653                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu13.inst        49057                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu14.inst       144636                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu15.inst       233654                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu16.inst       187667                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu17.inst       252546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu18.inst       139098                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu19.inst       117501                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu20.inst       181776                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu21.inst       154725                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu22.inst       478647                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu23.inst       145875                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu24.inst        99700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu25.inst       116814                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu26.inst        59265                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu27.inst       120476                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu28.inst       113604                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu29.inst       115438                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu30.inst       102412                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu31.inst       461809                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu32.inst        78324                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu33.inst        61649                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu34.inst       127210                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu35.inst       151994                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu36.inst       127171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu37.inst        62822                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu38.inst        92013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu39.inst       389466                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu40.inst        98252                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu41.inst      2837530                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu42.inst       320843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu43.inst       257729                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu44.inst       456986                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu45.inst       321843                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu46.inst        90815                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu47.inst       255811                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu48.inst       254656                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu49.inst       329212                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu50.inst       171524                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu51.inst       113331                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu52.inst       772700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu53.inst       123180                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu54.inst       150113                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu55.inst       213406                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu56.inst       169494                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu57.inst       156176                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu58.inst        41046                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu59.inst       107239                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu60.inst       908263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu61.inst       555131                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu62.inst        93548                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu63.inst        48600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu64.inst        46972                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           21901347                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu00.inst        35452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu01.inst         5744                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu02.inst        17601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu03.inst         2791                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu04.inst         5348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu05.inst         6880                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu06.inst        19886                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu07.inst        31681                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu08.inst         8063                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu09.inst         4044                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu10.inst        13116                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu11.inst        13644                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu12.inst         4403                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu13.inst         1758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu14.inst         7778                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu15.inst         6869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu16.inst        12358                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu17.inst        11645                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu18.inst         6078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu19.inst         7720                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu20.inst         3928                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu21.inst         6328                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu22.inst         4510                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu23.inst         5820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu24.inst         4881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu25.inst         3897                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu26.inst         1509                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu27.inst         5477                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu28.inst         3694                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu29.inst         6893                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu30.inst         3806                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu31.inst         7829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu32.inst         2470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu33.inst         1394                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu34.inst         7048                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu35.inst         3489                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu36.inst         6017                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu37.inst         2606                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu38.inst         1601                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu39.inst         9687                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu40.inst         1403                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu41.inst       121650                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu42.inst        16135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu43.inst         7628                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu44.inst         8825                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu45.inst        17108                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu46.inst         2010                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu47.inst        16192                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu48.inst        12268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu49.inst        12100                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu50.inst         4247                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu51.inst         8072                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu52.inst        33105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu53.inst         6438                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu54.inst         8634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu55.inst        14626                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu56.inst         9309                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu57.inst        10078                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu58.inst         1678                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu59.inst         4515                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu60.inst        22649                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu61.inst        11794                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu62.inst         4726                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu63.inst         1331                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu64.inst         1333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           673597                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.cpu00.inst      2499387                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu01.inst       193150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu02.inst       358046                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu03.inst        89291                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu04.inst       512506                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu05.inst       390832                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu06.inst       816469                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu07.inst      1443616                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu08.inst       302858                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu09.inst       108272                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu10.inst       655844                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu11.inst      1231924                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu12.inst       208056                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu13.inst        50815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu14.inst       152414                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu15.inst       240523                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu16.inst       200025                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu17.inst       264191                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu18.inst       145176                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu19.inst       125221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu20.inst       185704                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu21.inst       161053                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu22.inst       483157                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu23.inst       151695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu24.inst       104581                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu25.inst       120711                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu26.inst        60774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu27.inst       125953                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu28.inst       117298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu29.inst       122331                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu30.inst       106218                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu31.inst       469638                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu32.inst        80794                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu33.inst        63043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu34.inst       134258                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu35.inst       155483                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu36.inst       133188                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu37.inst        65428                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu38.inst        93614                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu39.inst       399153                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu40.inst        99655                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu41.inst      2959180                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu42.inst       336978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu43.inst       265357                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu44.inst       465811                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu45.inst       338951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu46.inst        92825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu47.inst       272003                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu48.inst       266924                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu49.inst       341312                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu50.inst       175771                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu51.inst       121403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu52.inst       805805                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu53.inst       129618                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu54.inst       158747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu55.inst       228032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu56.inst       178803                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu57.inst       166254                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu58.inst        42724                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu59.inst       111754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu60.inst       930912                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu61.inst       566925                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu62.inst        98274                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu63.inst        49931                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu64.inst        48305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       22574944                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu00.inst     0.014184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu01.inst     0.029739                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu02.inst     0.049158                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu03.inst     0.031257                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu04.inst     0.010435                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu05.inst     0.017603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu06.inst     0.024356                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu07.inst     0.021946                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu08.inst     0.026623                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu09.inst     0.037350                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu10.inst     0.019999                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu11.inst     0.011075                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu12.inst     0.021163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu13.inst     0.034596                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu14.inst     0.051032                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu15.inst     0.028559                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu16.inst     0.061782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu17.inst     0.044078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu18.inst     0.041866                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu19.inst     0.061651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu20.inst     0.021152                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu21.inst     0.039291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu22.inst     0.009334                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu23.inst     0.038366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu24.inst     0.046672                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu25.inst     0.032284                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu26.inst     0.024830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu27.inst     0.043484                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu28.inst     0.031492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu29.inst     0.056347                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu30.inst     0.035832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu31.inst     0.016670                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu32.inst     0.030572                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu33.inst     0.022112                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu34.inst     0.052496                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu35.inst     0.022440                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu36.inst     0.045177                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu37.inst     0.039830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu38.inst     0.017102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu39.inst     0.024269                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu40.inst     0.014079                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu41.inst     0.041109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu42.inst     0.047881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu43.inst     0.028746                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu44.inst     0.018945                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu45.inst     0.050473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu46.inst     0.021654                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu47.inst     0.059529                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu48.inst     0.045961                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu49.inst     0.035451                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu50.inst     0.024162                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu51.inst     0.066489                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu52.inst     0.041083                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu53.inst     0.049669                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu54.inst     0.054388                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu55.inst     0.064140                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu56.inst     0.052063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu57.inst     0.060618                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu58.inst     0.039275                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu59.inst     0.040401                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu60.inst     0.024330                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu61.inst     0.020803                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu62.inst     0.048090                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu63.inst     0.026657                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu64.inst     0.027595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.029838                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.cpu00.data       841611                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu01.data        54293                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu02.data       123485                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu03.data        24150                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu04.data        84835                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu05.data        67542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu06.data       137759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu07.data       103618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu08.data        62214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu09.data        27804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu10.data       151266                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu11.data       233453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu12.data        52209                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu13.data        11681                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu14.data        47005                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu15.data        46420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu16.data        71258                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu17.data        81343                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu18.data        44189                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu19.data        42303                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu20.data        41889                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu21.data        58236                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu22.data        96769                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu23.data        47618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu24.data        35484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu25.data        37492                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu26.data        20254                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu27.data        39319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu28.data        44080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu29.data        40370                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu30.data        34523                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu31.data       106233                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu32.data        30038                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu33.data        20319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu34.data        43929                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu35.data        50243                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu36.data        31926                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu37.data        17826                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu38.data        36110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu39.data       113824                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu40.data        27004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu41.data       566280                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu42.data        70881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu43.data        44029                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu44.data        79415                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu45.data        97507                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu46.data        31529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu47.data        89427                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu48.data        75402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu49.data        91535                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu50.data        76592                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu51.data        44378                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu52.data       151762                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu53.data        37658                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu54.data        57430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu55.data        77885                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu56.data        66168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu57.data        64537                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu58.data        12925                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu59.data        37697                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu60.data       232452                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu61.data       134102                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu62.data        39194                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu63.data        17702                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu64.data        19757                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5498168                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu00.data       348610                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu01.data         9079                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu02.data        41739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu03.data         7700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu04.data        15804                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu05.data        23782                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu06.data        36388                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu07.data        18737                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu08.data        25963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu09.data         7296                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu10.data        29923                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu11.data        63602                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu12.data        12255                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu13.data         1381                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu14.data        15235                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu15.data        22032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu16.data        21643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu17.data        33347                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu18.data        17961                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu19.data        13923                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu20.data        15468                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu21.data        13893                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu22.data        24758                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu23.data        11446                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu24.data        10575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu25.data         5603                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu26.data         2246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu27.data        11417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu28.data         8070                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu29.data         9819                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu30.data         7081                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu31.data        22069                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu32.data         3677                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu33.data         2929                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu34.data        12678                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu35.data         8694                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu36.data         7282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu37.data         3663                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu38.data         2966                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu39.data        36028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu40.data         2121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu41.data       253463                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu42.data        30258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu43.data        24304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu44.data        20086                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu45.data        30672                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu46.data         4736                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu47.data        37073                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu48.data        18812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu49.data        25696                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu50.data        10221                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu51.data        16208                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu52.data        66252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu53.data        10900                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu54.data        19949                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu55.data        26278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu56.data        18632                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu57.data        21786                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu58.data         2906                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu59.data         7701                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu60.data        74476                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu61.data        34532                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu62.data         9537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu63.data         2947                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu64.data         2362                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1758670                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu00.data      1190221                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu01.data        63372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu02.data       165224                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu03.data        31850                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu04.data       100639                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu05.data        91324                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu06.data       174147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu07.data       122355                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu08.data        88177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu09.data        35100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu10.data       181189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu11.data       297055                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu12.data        64464                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu13.data        13062                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu14.data        62240                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu15.data        68452                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu16.data        92901                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu17.data       114690                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu18.data        62150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu19.data        56226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu20.data        57357                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu21.data        72129                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu22.data       121527                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu23.data        59064                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu24.data        46059                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu25.data        43095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu26.data        22500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu27.data        50736                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu28.data        52150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu29.data        50189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu30.data        41604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu31.data       128302                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu32.data        33715                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu33.data        23248                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu34.data        56607                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu35.data        58937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu36.data        39208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu37.data        21489                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu38.data        39076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu39.data       149852                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu40.data        29125                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu41.data       819743                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu42.data       101139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu43.data        68333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu44.data        99501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu45.data       128179                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu46.data        36265                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu47.data       126500                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu48.data        94214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu49.data       117231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu50.data        86813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu51.data        60586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu52.data       218014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu53.data        48558                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu54.data        77379                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu55.data       104163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu56.data        84800                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu57.data        86323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu58.data        15831                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu59.data        45398                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu60.data       306928                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu61.data       168634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu62.data        48731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu63.data        20649                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu64.data        22119                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7256838                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu00.data     0.292895                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu01.data     0.143265                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu02.data     0.252621                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu03.data     0.241758                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu04.data     0.157037                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu05.data     0.260413                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu06.data     0.208950                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu07.data     0.153136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu08.data     0.294442                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu09.data     0.207863                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu10.data     0.165148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu11.data     0.214108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu12.data     0.190106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu13.data     0.105727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu14.data     0.244778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu15.data     0.321861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu16.data     0.232968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu17.data     0.290758                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu18.data     0.288994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu19.data     0.247626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu20.data     0.269679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu21.data     0.192613                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu22.data     0.203724                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu23.data     0.193790                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu24.data     0.229597                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu25.data     0.130015                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu26.data     0.099822                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu27.data     0.225028                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu28.data     0.154746                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu29.data     0.195640                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu30.data     0.170200                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu31.data     0.172008                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu32.data     0.109061                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu33.data     0.125989                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu34.data     0.223965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu35.data     0.147513                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu36.data     0.185727                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu37.data     0.170459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu38.data     0.075903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu39.data     0.240424                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu40.data     0.072824                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu41.data     0.309198                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu42.data     0.299172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu43.data     0.355670                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu44.data     0.201867                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu45.data     0.239290                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu46.data     0.130594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu47.data     0.293067                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu48.data     0.199673                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu49.data     0.219191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu50.data     0.117736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu51.data     0.267521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu52.data     0.303889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu53.data     0.224474                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu54.data     0.257809                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu55.data     0.252278                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu56.data     0.219717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu57.data     0.252378                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu58.data     0.183564                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu59.data     0.169633                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu60.data     0.242650                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu61.data     0.204775                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu62.data     0.195707                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu63.data     0.142719                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu64.data     0.106786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.242347                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_hits::.cpu00.data       101341                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu01.data          986                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu02.data         9737                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu03.data          301                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu04.data         7357                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu05.data         2216                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu06.data        10067                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu07.data         3083                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu08.data         3168                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu09.data         1333                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu10.data         6148                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu11.data        22794                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu12.data         1508                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu13.data          367                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu14.data         3383                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu15.data         2036                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu16.data         4584                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu17.data         3353                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu18.data         1733                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu19.data         2628                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu20.data          803                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu21.data         3207                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu22.data         9259                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu23.data         2051                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu24.data         2550                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu25.data          707                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu26.data          284                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu27.data         2260                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu28.data         2440                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu29.data         2534                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu30.data         2284                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu31.data         5881                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu32.data         1715                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu33.data          573                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu34.data          405                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu35.data         3191                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu36.data         1780                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu37.data          505                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu38.data         4405                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu39.data         7034                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu40.data         1309                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu41.data         6749                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu42.data         3194                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu43.data         5599                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu44.data         4232                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu45.data         5517                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu46.data         1964                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu47.data         6517                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu48.data         5301                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu49.data         3951                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu50.data         3963                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu51.data         1130                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu52.data        12487                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu53.data          512                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu54.data         3272                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu55.data         3022                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu56.data         3878                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu57.data         4151                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu58.data           88                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu59.data         1911                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu60.data        22611                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu61.data        17899                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu62.data         2693                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu63.data          328                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu64.data          628                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            364897                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu00.data      1944480                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu01.data         8477                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu02.data        24466                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu03.data         4613                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu04.data        12652                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu05.data         9900                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu06.data        17157                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu07.data         5691                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu08.data        13172                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu09.data         6247                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu10.data        33133                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu11.data        44258                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu12.data        25276                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu13.data         1754                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu14.data        11773                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu15.data         8915                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu16.data        14771                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu17.data        14989                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu18.data         8494                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu19.data         9324                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu20.data         6626                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu21.data        11129                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu22.data        14019                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu23.data        10060                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu24.data        11984                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu25.data         7535                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu26.data         6130                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu27.data         7458                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu28.data         8486                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu29.data         6281                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu30.data         6902                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu31.data        37301                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu32.data         6224                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu33.data         4233                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu34.data        10688                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu35.data         9282                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu36.data         6363                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu37.data         2653                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu38.data         2897                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu39.data        40891                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu40.data         3169                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu41.data       101033                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu42.data        16834                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu43.data         9665                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu44.data        10655                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu45.data        16971                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu46.data         4261                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu47.data        18954                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu48.data        13375                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu49.data        18221                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu50.data        41422                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu51.data        12455                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu52.data        29268                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu53.data         8314                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu54.data        12325                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu55.data        17278                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu56.data        17692                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu57.data        13794                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu58.data         2254                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu59.data         7540                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu60.data        43262                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu61.data        20005                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu62.data         5625                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu63.data         3157                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu64.data         3772                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         2887985                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu00.data      2045821                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu01.data         9463                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu02.data        34203                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu03.data         4914                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu04.data        20009                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu05.data        12116                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu06.data        27224                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu07.data         8774                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu08.data        16340                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu09.data         7580                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu10.data        39281                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu11.data        67052                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu12.data        26784                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu13.data         2121                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu14.data        15156                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu15.data        10951                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu16.data        19355                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu17.data        18342                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu18.data        10227                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu19.data        11952                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu20.data         7429                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu21.data        14336                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu22.data        23278                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu23.data        12111                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu24.data        14534                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu25.data         8242                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu26.data         6414                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu27.data         9718                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu28.data        10926                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu29.data         8815                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu30.data         9186                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu31.data        43182                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu32.data         7939                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu33.data         4806                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu34.data        11093                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu35.data        12473                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu36.data         8143                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu37.data         3158                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu38.data         7302                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu39.data        47925                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu40.data         4478                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu41.data       107782                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu42.data        20028                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu43.data        15264                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu44.data        14887                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu45.data        22488                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu46.data         6225                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu47.data        25471                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu48.data        18676                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu49.data        22172                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu50.data        45385                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu51.data        13585                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu52.data        41755                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu53.data         8826                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu54.data        15597                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu55.data        20300                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu56.data        21570                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu57.data        17945                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu58.data         2342                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu59.data         9451                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu60.data        65873                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu61.data        37904                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu62.data         8318                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu63.data         3485                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu64.data         4400                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       3252882                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu00.data     0.950464                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu01.data     0.895805                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu02.data     0.715317                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu03.data     0.938746                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu04.data     0.632315                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu05.data     0.817101                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu06.data     0.630216                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu07.data     0.648621                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu08.data     0.806120                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu09.data     0.824142                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu10.data     0.843487                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu11.data     0.660055                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu12.data     0.943698                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu13.data     0.826968                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu14.data     0.776788                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu15.data     0.814081                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu16.data     0.763162                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu17.data     0.817196                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu18.data     0.830547                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu19.data     0.780120                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu20.data     0.891910                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu21.data     0.776297                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu22.data     0.602242                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu23.data     0.830650                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu24.data     0.824549                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu25.data     0.914220                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu26.data     0.955722                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu27.data     0.767442                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu28.data     0.776679                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu29.data     0.712535                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu30.data     0.751361                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu31.data     0.863809                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu32.data     0.783978                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu33.data     0.880774                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu34.data     0.963490                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu35.data     0.744167                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu36.data     0.781407                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu37.data     0.840089                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu38.data     0.396741                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu39.data     0.853229                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu40.data     0.707682                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu41.data     0.937383                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu42.data     0.840523                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu43.data     0.633189                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu44.data     0.715725                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu45.data     0.754669                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu46.data     0.684498                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu47.data     0.744140                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu48.data     0.716160                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu49.data     0.821802                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu50.data     0.912680                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu51.data     0.916820                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu52.data     0.700946                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu53.data     0.941990                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu54.data     0.790216                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu55.data     0.851133                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu56.data     0.820213                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu57.data     0.768682                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu58.data     0.962425                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu59.data     0.797799                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu60.data     0.656749                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu61.data     0.527781                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu62.data     0.676244                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu63.data     0.905882                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu64.data     0.857273                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.887823                       # miss rate for InvalidateReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32722.127844                       # Cycle average of tags in use
system.l2.tags.total_refs                    78810664                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15979397                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.932017                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  13858180                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   14019.194232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.inst    1294.857374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data   12196.345000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.dtb.walker    24.806605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.itb.walker    32.195259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.inst     223.321697                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.data     247.115715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.dtb.walker     2.291578                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu01.itb.walker     2.413921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu02.inst      23.882952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu02.data      67.056028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu02.dtb.walker     0.564118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu02.itb.walker     0.122990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu03.inst       8.580157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu03.data      29.091925                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu03.dtb.walker     0.335118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu03.itb.walker     0.977550                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu04.inst      41.940790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu04.data      58.794689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu04.dtb.walker     0.529106                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu04.itb.walker     0.631386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu05.inst      12.152907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu05.data      54.029992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu05.dtb.walker     0.422907                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu05.itb.walker     0.083477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu06.inst      23.026136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu06.data     171.481919                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu06.dtb.walker     0.729151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu06.itb.walker     0.340879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu07.inst      55.898903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu07.data      38.856744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu07.dtb.walker     1.391154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu07.itb.walker     1.959192                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu08.inst      10.086965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu08.data     195.147756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu08.dtb.walker     0.617159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu08.itb.walker     0.179492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu09.inst       5.175198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu09.data      31.301128                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu09.dtb.walker     0.310732                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu09.itb.walker     0.024498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu10.inst      21.321227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu10.data     287.374829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu10.dtb.walker     0.878684                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu10.itb.walker     0.590136                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu11.inst      20.785745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu11.data      76.349177                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu11.dtb.walker     1.043541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu11.itb.walker     0.607842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu12.inst      30.394509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu12.data      53.171742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu12.dtb.walker     0.435590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu12.itb.walker     0.814593                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu13.inst       1.886004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu13.data      17.135464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu13.dtb.walker     0.309161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu13.itb.walker     0.001228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu14.inst       9.130037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu14.data      35.795529                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu14.dtb.walker     0.355541                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu14.itb.walker     0.032301                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu15.inst       7.438071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu15.data      30.631507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu15.dtb.walker     0.403747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu15.itb.walker     0.114718                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu16.inst      14.396050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu16.data      38.122523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu16.dtb.walker     0.439617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu16.itb.walker     0.059075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.inst       8.468886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.data      38.125671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.dtb.walker     0.485166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu17.itb.walker     0.151271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.inst       5.086320                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.data      37.722451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.dtb.walker     0.376958                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu18.itb.walker     0.101610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.inst      14.025582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.data      50.500998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.dtb.walker     0.360886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu19.itb.walker     0.074733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.inst       3.230744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.data      24.437649                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.dtb.walker     0.335030                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu20.itb.walker     0.057044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu21.inst       7.723154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu21.data      31.385821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu21.dtb.walker     0.301990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu21.itb.walker     0.052691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu22.inst       5.245323                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu22.data      39.266534                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu22.dtb.walker     0.533078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu22.itb.walker     0.267933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu23.inst       7.486312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu23.data      27.661154                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu23.dtb.walker     0.318970                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu23.itb.walker     0.053945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu24.inst       7.703708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu24.data      44.900247                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu24.dtb.walker     0.379390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu24.itb.walker     0.166836                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu25.inst       5.057162                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu25.data      22.063011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu25.dtb.walker     0.382549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu25.itb.walker     0.094770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu26.inst       1.609270                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu26.data      26.570404                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu26.dtb.walker     0.324157                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu26.itb.walker     0.027237                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu27.inst       9.645921                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu27.data      33.515864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu27.dtb.walker     0.307048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu27.itb.walker     0.023255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu28.inst      30.523477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu28.data      23.524654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu28.dtb.walker     0.404650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu28.itb.walker     0.034467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu29.inst       9.819991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu29.data      30.601513                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu29.dtb.walker     0.394750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu29.itb.walker     0.031552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu30.inst       8.604873                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu30.data      25.851387                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu30.dtb.walker     0.290461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu30.itb.walker     0.025254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu31.inst       9.771720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu31.data      35.237730                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu31.dtb.walker     0.548633                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu31.itb.walker     0.326176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu32.inst       4.253475                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu32.data      16.061549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu32.dtb.walker     0.392876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu32.itb.walker     0.036326                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu33.inst       1.299800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu33.data      19.706488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu33.dtb.walker     0.285905                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu33.itb.walker     0.004854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu34.inst      10.169119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu34.data      33.828152                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu34.dtb.walker     0.455739                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu34.itb.walker     0.162409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu35.inst       3.903752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu35.data      20.495394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu35.dtb.walker     0.416585                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu35.itb.walker     0.077480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu36.inst      19.092092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu36.data      33.901869                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu36.dtb.walker     0.489719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu36.itb.walker     0.224096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu37.inst      11.613327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu37.data      34.211931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu37.dtb.walker     0.410615                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu38.inst       4.473883                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu38.data      22.785597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu38.dtb.walker     0.371661                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu39.inst      23.715173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu39.data     142.702929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu39.dtb.walker     0.729437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu39.itb.walker     0.236639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu40.inst       2.894403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu40.data      26.385239                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu40.dtb.walker     0.378091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu41.inst     269.229374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu41.data     420.350999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu41.dtb.walker     4.540618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu41.itb.walker     4.771416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu42.inst      26.774212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu42.data      55.417060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu42.dtb.walker     0.511217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu42.itb.walker     0.099485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu43.inst      12.163967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu43.data      37.766384                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu43.dtb.walker     0.405864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu43.itb.walker     0.028980                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu44.inst      14.919918                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu44.data      41.840201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu44.dtb.walker     0.699991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu44.itb.walker     0.247613                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu45.inst      21.974989                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu45.data      52.465594                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu45.dtb.walker     0.489033                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu45.itb.walker     0.161454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu46.inst       4.805935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu46.data      22.240138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu46.dtb.walker     0.279668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu46.itb.walker     0.013471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu47.inst      33.378626                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu47.data      92.243888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu47.dtb.walker     0.493981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu47.itb.walker     0.161253                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu48.inst      13.915052                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu48.data      46.397715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu48.dtb.walker     0.410781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu48.itb.walker     0.093405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu49.inst      21.700263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu49.data      45.351517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu49.dtb.walker     0.414386                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu49.itb.walker     0.155963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu50.inst       6.574130                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu50.data      32.000690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu50.dtb.walker     0.213231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu50.itb.walker     0.053572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu51.inst       9.067201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu51.data      33.484179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu51.dtb.walker     0.268092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu51.itb.walker     0.055519                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu52.inst      53.911798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu52.data     134.451373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu52.dtb.walker     0.958293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu52.itb.walker     0.948959                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu53.inst       7.585685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu53.data      28.365802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu53.dtb.walker     0.410325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu53.itb.walker     0.056816                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu54.inst      13.006327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu54.data      39.189964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu54.dtb.walker     0.439352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu54.itb.walker     0.063612                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu55.inst      14.720142                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu55.data      41.178837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu55.dtb.walker     0.284374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu55.itb.walker     0.027700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu56.inst      14.252991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu56.data      36.372079                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu56.dtb.walker     0.307621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu56.itb.walker     0.147069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu57.inst      25.358437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu57.data      60.585211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu57.dtb.walker     0.245488                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu57.itb.walker     0.097535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu58.inst       2.443250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu58.data       9.673150                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu58.dtb.walker     0.176349                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu59.inst       7.571621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu59.data      20.598858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu59.dtb.walker     0.185203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu59.itb.walker     0.031708                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu60.inst      40.491774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu60.data     140.904471                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu60.dtb.walker     0.690380                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu60.itb.walker     0.454199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu61.inst      14.135056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu61.data      45.241966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu61.dtb.walker     0.440050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu61.itb.walker     0.291468                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu62.inst       3.560822                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu62.data      21.448546                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu62.dtb.walker     0.097607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu62.itb.walker     0.007560                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu63.inst       2.234931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu63.data       6.755166                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu63.dtb.walker     0.092805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu63.itb.walker     0.002828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu64.inst       1.835651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu64.data       4.055096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu64.dtb.walker     0.054229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu64.itb.walker     0.006991                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.427832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.inst      0.039516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.372203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.dtb.walker     0.000757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.itb.walker     0.000983                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.inst      0.006815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.data      0.007541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.dtb.walker     0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu01.itb.walker     0.000074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu02.inst      0.000729                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu02.data      0.002046                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu02.dtb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu02.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu03.inst      0.000262                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu03.data      0.000888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu03.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu03.itb.walker     0.000030                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu04.inst      0.001280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu04.data      0.001794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu04.dtb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu04.itb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu05.inst      0.000371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu05.data      0.001649                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu05.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu05.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu06.inst      0.000703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu06.data      0.005233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu06.dtb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu06.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu07.inst      0.001706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu07.data      0.001186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu07.dtb.walker     0.000042                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu07.itb.walker     0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu08.inst      0.000308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu08.data      0.005955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu08.dtb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu08.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu09.inst      0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu09.data      0.000955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu09.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu09.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu10.inst      0.000651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu10.data      0.008770                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu10.dtb.walker     0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu10.itb.walker     0.000018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu11.inst      0.000634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu11.data      0.002330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu11.dtb.walker     0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu11.itb.walker     0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu12.inst      0.000928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu12.data      0.001623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu12.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu12.itb.walker     0.000025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu13.inst      0.000058                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu13.data      0.000523                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu13.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu13.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu14.inst      0.000279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu14.data      0.001092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu14.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu14.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu15.inst      0.000227                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu15.data      0.000935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu15.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu15.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu16.inst      0.000439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu16.data      0.001163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu16.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu16.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.inst      0.000258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.data      0.001164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.dtb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu17.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.inst      0.000155                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.data      0.001151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu18.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.inst      0.000428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.data      0.001541                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu19.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.inst      0.000099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.data      0.000746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu20.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu21.inst      0.000236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu21.data      0.000958                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu21.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu21.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu22.inst      0.000160                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu22.data      0.001198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu22.dtb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu22.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu23.inst      0.000228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu23.data      0.000844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu23.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu23.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu24.inst      0.000235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu24.data      0.001370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu24.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu24.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu25.inst      0.000154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu25.data      0.000673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu25.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu25.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu26.inst      0.000049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu26.data      0.000811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu26.dtb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu26.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu27.inst      0.000294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu27.data      0.001023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu27.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu27.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu28.inst      0.000932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu28.data      0.000718                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu28.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu28.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu29.inst      0.000300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu29.data      0.000934                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu29.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu29.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu30.inst      0.000263                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu30.data      0.000789                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu30.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu30.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu31.inst      0.000298                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu31.data      0.001075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu31.dtb.walker     0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu31.itb.walker     0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu32.inst      0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu32.data      0.000490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu32.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu32.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu33.inst      0.000040                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu33.data      0.000601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu33.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu33.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu34.inst      0.000310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu34.data      0.001032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu34.dtb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu34.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu35.inst      0.000119                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu35.data      0.000625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu35.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu35.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu36.inst      0.000583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu36.data      0.001035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu36.dtb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu36.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu37.inst      0.000354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu37.data      0.001044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu37.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu38.inst      0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu38.data      0.000695                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu38.dtb.walker     0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu39.inst      0.000724                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu39.data      0.004355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu39.dtb.walker     0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu39.itb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu40.inst      0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu40.data      0.000805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu40.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu41.inst      0.008216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu41.data      0.012828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu41.dtb.walker     0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu41.itb.walker     0.000146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu42.inst      0.000817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu42.data      0.001691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu42.dtb.walker     0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu42.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu43.inst      0.000371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu43.data      0.001153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu43.dtb.walker     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu43.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu44.inst      0.000455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu44.data      0.001277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu44.dtb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu44.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu45.inst      0.000671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu45.data      0.001601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu45.dtb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu45.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu46.inst      0.000147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu46.data      0.000679                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu46.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu46.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu47.inst      0.001019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu47.data      0.002815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu47.dtb.walker     0.000015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu47.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu48.inst      0.000425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu48.data      0.001416                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu48.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu48.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu49.inst      0.000662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu49.data      0.001384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu49.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu49.itb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu50.inst      0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu50.data      0.000977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu50.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu50.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu51.inst      0.000277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu51.data      0.001022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu51.dtb.walker     0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu51.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu52.inst      0.001645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu52.data      0.004103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu52.dtb.walker     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu52.itb.walker     0.000029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu53.inst      0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu53.data      0.000866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu53.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu53.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu54.inst      0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu54.data      0.001196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu54.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu54.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu55.inst      0.000449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu55.data      0.001257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu55.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu55.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu56.inst      0.000435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu56.data      0.001110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu56.dtb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu56.itb.walker     0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu57.inst      0.000774                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu57.data      0.001849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu57.dtb.walker     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu57.itb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu58.inst      0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu58.data      0.000295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu58.dtb.walker     0.000005                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu59.inst      0.000231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu59.data      0.000629                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu59.dtb.walker     0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu59.itb.walker     0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu60.inst      0.001236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu60.data      0.004300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu60.dtb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu60.itb.walker     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu61.inst      0.000431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu61.data      0.001381                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu61.dtb.walker     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu61.itb.walker     0.000009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu62.inst      0.000109                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu62.data      0.000655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu62.dtb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu62.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu63.inst      0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu63.data      0.000206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu63.dtb.walker     0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu63.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu64.inst      0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu64.data      0.000124                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu64.dtb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu64.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998600                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           221                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          442                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2710                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        22674                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6345                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.006744                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.982361                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 670851877                       # Number of tag accesses
system.l2.tags.data_accesses                670851877                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu00.inst      2640028                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu00.data    591430240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu00.dtb.walker       104768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu00.itb.walker        51456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu01.inst       370500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu01.data      1113008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu01.dtb.walker         4160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu01.itb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu02.inst      1129388                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu02.data      4559360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu02.dtb.walker        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu02.itb.walker         8704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu03.inst       181588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu03.data       953168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu03.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu03.itb.walker         1408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu04.inst       345276                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu04.data      1800928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu04.dtb.walker        23424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu04.itb.walker        17152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu05.inst       443364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu05.data      2494576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu05.dtb.walker         9088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu05.itb.walker         4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu06.inst      1275788                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu06.data      3489472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu06.dtb.walker        40704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu06.itb.walker        29312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu07.inst      2030708                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu07.data      1845968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu07.dtb.walker        44480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu07.itb.walker        56448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu08.inst       519196                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu08.data      2785824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu08.dtb.walker        22528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu08.itb.walker        22336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu09.inst       262020                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu09.data       820464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu09.dtb.walker         4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu09.itb.walker         4096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu10.inst       842668                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu10.data      3573120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu10.dtb.walker        17600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu10.itb.walker        24448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu11.inst       876500                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu11.data      6946256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu11.dtb.walker        39744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu11.itb.walker        21888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu12.inst       285116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu12.data      1633248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu12.dtb.walker         9152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu12.itb.walker         9984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu13.inst       115876                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu13.data       214320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu13.dtb.walker         1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu13.itb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu14.inst       501196                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu14.data      1680640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu14.dtb.walker         5760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu14.itb.walker         4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu15.inst       443060                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu15.data      2503120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu15.dtb.walker        13568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu15.itb.walker        12480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu16.inst       794396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu16.data      2039200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu16.dtb.walker         9216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu16.itb.walker         3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu17.inst       748804                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu17.data      3763632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu17.dtb.walker        21120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu17.itb.walker        15232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu18.inst       392556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu18.data      1696640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu18.dtb.walker         9600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu18.itb.walker         6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu19.inst       497684                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu19.data      1589776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu19.dtb.walker         4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu19.itb.walker         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu20.inst       255036                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu20.data      1659232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu20.dtb.walker         8320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu20.itb.walker         4864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu21.inst       408676                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu21.data      1426544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu21.dtb.walker         7744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu21.itb.walker         5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu22.inst       292364                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu22.data      2931968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu22.dtb.walker        27456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu22.itb.walker        23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu23.inst       376244                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu23.data      1290064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu23.dtb.walker         7360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu23.itb.walker         3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu24.inst       316188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu24.data      1247712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu24.dtb.walker         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu24.itb.walker         2368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu25.inst       253252                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu25.data       785520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu25.dtb.walker         8640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu25.itb.walker         3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu26.inst       100460                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu26.data       413632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu26.dtb.walker         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu26.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu27.inst       354452                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu27.data      1205840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu27.dtb.walker         4352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu27.itb.walker          576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu28.inst       240380                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu28.data      1009760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu28.dtb.walker         6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu28.itb.walker         2112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu29.inst       445156                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu29.data       966448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu29.dtb.walker         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu29.itb.walker          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu30.inst       247628                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu30.data       820352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu30.dtb.walker         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu30.itb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu31.inst       505140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu31.data      2934032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu31.dtb.walker        34304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu31.itb.walker        42432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu32.inst       162204                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu32.data       522272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu32.dtb.walker         4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu32.itb.walker         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu33.inst        93380                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu33.data       403248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu33.dtb.walker         3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu33.itb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu34.inst       455276                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu34.data      1545408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu34.dtb.walker         8768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu34.itb.walker         5184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu35.inst       227540                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu35.data      1275984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu35.dtb.walker         7936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu35.itb.walker         5952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu36.inst       389372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu36.data       885792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu36.dtb.walker         4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu36.itb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu37.inst       171108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu37.data       445616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu37.dtb.walker         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu38.inst       106828                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu38.data       329536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu38.dtb.walker         1472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu39.inst       624372                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu39.data      4134736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu39.dtb.walker        32960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu39.itb.walker        27136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu40.inst        94236                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu40.data       349984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu40.dtb.walker         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu41.inst      7790084                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu41.data     22145072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu41.dtb.walker       126656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu41.itb.walker       147968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu42.inst      1037164                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu42.data      2944128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu42.dtb.walker        10944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu42.itb.walker         7808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu43.inst       492756                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu43.data      2175632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu43.dtb.walker        11840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu43.itb.walker         6080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu44.inst       569404                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu44.data      2193312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu44.dtb.walker        31360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu44.itb.walker        35648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu45.inst      1099556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu45.data      3146352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu45.dtb.walker        16064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu45.itb.walker        12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu46.inst       133324                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu46.data       635840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu46.dtb.walker         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu46.itb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu47.inst      1041012                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu47.data      3588752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu47.dtb.walker        13440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu47.itb.walker         9856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu48.inst       789916                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu48.data      2196704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu48.dtb.walker        10048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu48.itb.walker         6208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu49.inst       779204                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu49.data      2679280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu49.dtb.walker        15424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu49.itb.walker        15296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu50.inst       276652                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu50.data      1762560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu50.dtb.walker         1664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu50.itb.walker          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu51.inst       521492                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu51.data      1769104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu51.dtb.walker         8320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu51.itb.walker         3840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu52.inst      2123644                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu52.data      6340960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu52.dtb.walker        45440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu52.itb.walker        54272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu53.inst       416996                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu53.data      1348912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu53.dtb.walker         8832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu53.itb.walker         7104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu54.inst       557580                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu54.data      2149952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu54.dtb.walker        11456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu54.itb.walker         9280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu55.inst       941108                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu55.data      2566928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu55.dtb.walker        13056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu55.itb.walker         5248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu56.inst       600860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu56.data      1998944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu56.dtb.walker         9728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu56.itb.walker         6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu57.inst       650116                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu57.data      2553200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu57.dtb.walker         6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu57.itb.walker         4992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu58.inst       112556                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu58.data       360128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu58.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu59.inst       294164                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu59.data       972368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu59.dtb.walker         4800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu59.itb.walker         4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu60.inst      1454780                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu60.data      7552352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu60.dtb.walker        41536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu60.itb.walker        32512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu61.inst       760100                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu61.data      3844080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu61.dtb.walker        35520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu61.itb.walker        34304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu62.inst       307788                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu62.data      1111232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu62.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu62.itb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu63.inst        90548                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu63.data       404368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu63.dtb.walker         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu63.itb.walker          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu64.inst        90716                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu64.data       405280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu64.dtb.walker         1728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu64.itb.walker          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.pci_ide             192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          785969404                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu00.inst      2640028                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu01.inst       370500                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu02.inst      1129388                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu03.inst       181588                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu04.inst       345276                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu05.inst       443364                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu06.inst      1275788                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu07.inst      2030708                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu08.inst       519196                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu09.inst       262020                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu10.inst       842668                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu11.inst       876500                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu12.inst       285116                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu13.inst       115876                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu14.inst       501196                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu15.inst       443060                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu16.inst       794396                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu17.inst       748804                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu18.inst       392556                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu19.inst       497684                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu20.inst       255036                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu21.inst       408676                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu22.inst       292364                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu23.inst       376244                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu24.inst       316188                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu25.inst       253252                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu26.inst       100460                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu27.inst       354452                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu28.inst       240380                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu29.inst       445156                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu30.inst       247628                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu31.inst       505140                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu32.inst       162204                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu33.inst        93380                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu34.inst       455276                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu35.inst       227540                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu36.inst       389372                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu37.inst       171108                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu38.inst       106828                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu39.inst       624372                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu40.inst        94236                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu41.inst      7790084                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu42.inst      1037164                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu43.inst       492756                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu44.inst       569404                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu45.inst      1099556                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu46.inst       133324                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu47.inst      1041012                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu48.inst       789916                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu49.inst       779204                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu50.inst       276652                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu51.inst       521492                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu52.inst      2123644                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu53.inst       416996                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu54.inst       557580                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu55.inst       941108                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu56.inst       600860                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu57.inst       650116                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu58.inst       112556                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu59.inst       294164                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu60.inst      1454780                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu61.inst       760100                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu62.inst       307788                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu63.inst        90548                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu64.inst        90716                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      43746524                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    851198720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu00.data        50932                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu01.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu02.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu03.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu04.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu05.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu06.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu07.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu08.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu09.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu10.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu11.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu12.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu13.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu14.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu15.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu16.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu17.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu18.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu19.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu20.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu21.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu22.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu23.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu24.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu25.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu26.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu27.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu28.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu29.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu30.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu31.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu32.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu33.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu34.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu35.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu36.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu37.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu38.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu39.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu40.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu41.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu42.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu43.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu44.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu45.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu46.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu47.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu48.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu49.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu50.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu51.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu52.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu53.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu54.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu55.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu56.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu57.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu58.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu59.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu60.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu61.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu62.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu63.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu64.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       851250420                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu00.inst        128227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu00.data       9249613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu00.dtb.walker         1637                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu00.itb.walker          804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu01.inst          6465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu01.data         17508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu01.dtb.walker           65                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu01.itb.walker           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu02.inst         18332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu02.data         71359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu02.dtb.walker          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu02.itb.walker          136                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu03.inst          3532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu03.data         15014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu03.dtb.walker           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu03.itb.walker           22                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu04.inst          6099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu04.data         28262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu04.dtb.walker          366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu04.itb.walker          268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu05.inst          7641                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu05.data         39102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu05.dtb.walker          142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu05.itb.walker           77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu06.inst         20657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu06.data         54649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu06.dtb.walker          636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu06.itb.walker          458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu07.inst         32462                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu07.data         28971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu07.dtb.walker          695                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu07.itb.walker          882                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu08.inst          8854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu08.data         43658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu08.dtb.walker          352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu08.itb.walker          349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu09.inst          4845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu09.data         12951                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu09.dtb.walker           70                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu09.itb.walker           64                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu10.inst         13927                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu10.data         55963                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu10.dtb.walker          275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu10.itb.walker          382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu11.inst         14465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu11.data        108670                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu11.dtb.walker          621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu11.itb.walker          342                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu12.inst          5234                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu12.data         25656                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu12.dtb.walker          143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu12.itb.walker          156                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu13.inst          2599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu13.data          3487                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu13.dtb.walker           25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu13.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu14.inst          8629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu14.data         26400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu14.dtb.walker           90                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu14.itb.walker           67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu15.inst          7730                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu15.data         39253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu15.dtb.walker          212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu15.itb.walker          195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu16.inst         13229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu16.data         32006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu16.dtb.walker          144                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu16.itb.walker           54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu17.inst         12526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu17.data         58952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu17.dtb.walker          330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu17.itb.walker          238                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu18.inst          6969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu18.data         26657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu18.dtb.walker          150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu18.itb.walker          106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu19.inst          8621                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu19.data         24989                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu19.dtb.walker           68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu19.itb.walker           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu20.inst          4839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu20.data         26076                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu20.dtb.walker          130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu20.itb.walker           76                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu21.inst          7249                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu21.data         22442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu21.dtb.walker          121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu21.itb.walker           82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu22.inst          5441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu22.data         45966                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu22.dtb.walker          429                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu22.itb.walker          362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu23.inst          6761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu23.data         20313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu23.dtb.walker          115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu23.itb.walker           57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu24.inst          5832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu24.data         19653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu24.dtb.walker           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu24.itb.walker           37                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu25.inst          4858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu25.data         12433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu25.dtb.walker          135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu25.itb.walker           57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu26.inst          2480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu26.data          6624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu26.dtb.walker           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu26.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu27.inst          6458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu27.data         19004                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu27.dtb.walker           68                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu27.itb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu28.inst          4685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu28.data         15942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu28.dtb.walker          101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu28.itb.walker           33                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu29.inst          7894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu29.data         15267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu29.dtb.walker           62                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu29.itb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu30.inst          4817                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu30.data         12986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu30.dtb.walker           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu30.itb.walker           24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu31.inst          8850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu31.data         46014                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu31.dtb.walker          536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu31.itb.walker          663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu32.inst          3501                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu32.data          8332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu32.dtb.walker           73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu32.itb.walker           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu33.inst          2435                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu33.data          6474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu33.dtb.walker           55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu33.itb.walker           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu34.inst          8099                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu34.data         24322                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu34.dtb.walker          137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu34.itb.walker           81                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu35.inst          4550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu35.data         20114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu35.dtb.walker          124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu35.itb.walker           93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu36.inst          7088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu36.data         14019                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu36.dtb.walker           72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu36.itb.walker           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu37.inst          3687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu37.data          7143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu37.dtb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu38.inst          2692                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu38.data          5331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu38.dtb.walker           23                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu39.inst         10788                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu39.data         64789                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu39.dtb.walker          515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu39.itb.walker          424                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu40.inst          2514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu40.data          5654                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu40.dtb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu41.inst        122771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu41.data        346204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu41.dtb.walker         1979                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu41.itb.walker         2312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu42.inst         17266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu42.data         46191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu42.dtb.walker          171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu42.itb.walker          122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu43.inst          8769                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu43.data         34185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu43.dtb.walker          185                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu43.itb.walker           95                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu44.inst          9976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu44.data         34463                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu44.dtb.walker          490                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu44.itb.walker          557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu45.inst         18269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu45.data         49356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu45.dtb.walker          251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu45.itb.walker          198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu46.inst          3181                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu46.data         10131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu46.dtb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu46.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu47.inst         17373                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu47.data         56272                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu47.dtb.walker          210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu47.itb.walker          154                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu48.inst         13459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu48.data         34523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu48.dtb.walker          157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu48.itb.walker           97                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu49.inst         13301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu49.data         42065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu49.dtb.walker          241                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu49.itb.walker          239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu50.inst          5458                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu50.data         27743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu50.dtb.walker           26                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu50.itb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu51.inst          9293                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu51.data         27847                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu51.dtb.walker          130                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu51.itb.walker           60                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu52.inst         34336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu52.data         99284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu52.dtb.walker          710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu52.itb.walker          848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu53.inst          7679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu53.data         21285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu53.dtb.walker          138                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu53.itb.walker          111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu54.inst          9885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu54.data         33803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu54.dtb.walker          179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu54.itb.walker          145                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu55.inst         15887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu55.data         40320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu55.dtb.walker          204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu55.itb.walker           82                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu56.inst         10580                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu56.data         31447                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu56.dtb.walker          152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu56.itb.walker           96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu57.inst         11359                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu57.data         40109                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu57.dtb.walker          105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu57.itb.walker           78                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu58.inst          2969                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu58.data          5844                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu58.dtb.walker           32                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu59.inst          5816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu59.data         15412                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu59.dtb.walker           75                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu59.itb.walker           69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu60.inst         23960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu60.data        118226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu60.dtb.walker          649                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu60.itb.walker          508                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu61.inst         13115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu61.data         60286                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu61.dtb.walker          555                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu61.itb.walker          536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu62.inst          6057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu62.data         17587                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu62.dtb.walker           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu62.itb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu63.inst          2672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu63.data          6544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu63.dtb.walker           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu63.itb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu64.inst          2684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu64.data          6560                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu64.dtb.walker           27                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu64.itb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.pci_ide                3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12449456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     13299980                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu00.data         6367                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu01.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu02.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu03.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu04.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu05.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu06.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu07.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu08.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu09.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu10.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu11.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu12.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu13.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu14.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu15.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu16.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu17.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu18.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu19.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu20.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu21.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu22.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu23.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu24.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu25.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu26.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu27.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu28.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu29.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu30.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu31.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu32.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu33.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu34.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu35.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu36.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu37.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu38.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu39.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu40.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu41.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu42.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu43.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu44.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu45.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu46.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu47.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu48.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu49.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu50.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu51.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu52.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu53.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu54.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu55.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu56.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu57.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu58.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu59.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu60.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu61.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu62.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu63.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu64.data            2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           13306475                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu00.inst          690629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu00.data       154717684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu00.dtb.walker        27407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu00.itb.walker        13461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu01.inst           96923                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu01.data          291162                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu01.dtb.walker         1088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu01.itb.walker          938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu02.inst          295447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu02.data         1192725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu02.dtb.walker         3315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu02.itb.walker         2277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu03.inst           47503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu03.data          249348                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu03.dtb.walker          603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu03.itb.walker          368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu04.inst           90324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu04.data          471121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu04.dtb.walker         6128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu04.itb.walker         4487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu05.inst          115984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu05.data          652579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu05.dtb.walker         2377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu05.itb.walker         1289                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu06.inst          333745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu06.data          912843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu06.dtb.walker        10648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu06.itb.walker         7668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu07.inst          531232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu07.data          482904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu07.dtb.walker        11636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu07.itb.walker        14767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu08.inst          135821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu08.data          728769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu08.dtb.walker         5893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu08.itb.walker         5843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu09.inst           68544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu09.data          214633                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu09.dtb.walker         1172                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu09.itb.walker         1072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu10.inst          220441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu10.data          934725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu10.dtb.walker         4604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu10.itb.walker         6396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu11.inst          229292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu11.data         1817135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu11.dtb.walker        10397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu11.itb.walker         5726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu12.inst           74586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu12.data          427256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu12.dtb.walker         2394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu12.itb.walker         2612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu13.inst           30313                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu13.data           56066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu13.dtb.walker          419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu13.itb.walker           17                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu14.inst          131112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu14.data          439654                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu14.dtb.walker         1507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu14.itb.walker         1122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu15.inst          115904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu15.data          654814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu15.dtb.walker         3549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu15.itb.walker         3265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu16.inst          207813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu16.data          533453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu16.dtb.walker         2411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu16.itb.walker          904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu17.inst          195887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu17.data          984563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu17.dtb.walker         5525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu17.itb.walker         3985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu18.inst          102692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu18.data          443840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu18.dtb.walker         2511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu18.itb.walker         1775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu19.inst          130194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu19.data          415884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu19.dtb.walker         1138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu19.itb.walker          619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu20.inst           66717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu20.data          434054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu20.dtb.walker         2177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu20.itb.walker         1272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu21.inst          106909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu21.data          373183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu21.dtb.walker         2026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu21.itb.walker         1373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu22.inst           76482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu22.data          767001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu22.dtb.walker         7182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu22.itb.walker         6061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu23.inst           98425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu23.data          337480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu23.dtb.walker         1925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu23.itb.walker          954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu24.inst           82715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu24.data          326400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu24.dtb.walker          820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu24.itb.walker          619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu25.inst           66251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu25.data          205491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu25.dtb.walker         2260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu25.itb.walker          954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu26.inst           26280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu26.data          108206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu26.dtb.walker          586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu26.itb.walker           50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu27.inst           92724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu27.data          315447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu27.dtb.walker         1138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu27.itb.walker          151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu28.inst           62883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu28.data          264152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu28.dtb.walker         1691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu28.itb.walker          552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu29.inst          116452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu29.data          252822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu29.dtb.walker         1038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu29.itb.walker          234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu30.inst           64779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu30.data          214603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu30.dtb.walker          854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu30.itb.walker          402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu31.inst          132144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu31.data          767540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu31.dtb.walker         8974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu31.itb.walker        11100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu32.inst           42432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu32.data          136626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu32.dtb.walker         1222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu32.itb.walker          820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu33.inst           24428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu33.data          105489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu33.dtb.walker          921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu33.itb.walker          335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu34.inst          119100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu34.data          404278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu34.dtb.walker         2294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu34.itb.walker         1356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu35.inst           59524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu35.data          333796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu35.dtb.walker         2076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu35.itb.walker         1557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu36.inst          101859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu36.data          231722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu36.dtb.walker         1205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu36.itb.walker          938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu37.inst           44762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu37.data          116573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu37.dtb.walker          435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu38.inst           27946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu38.data           86206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu38.dtb.walker          385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu39.inst          163335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu39.data         1081644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu39.dtb.walker         8622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu39.itb.walker         7099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu40.inst           24652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu40.data           91556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu40.dtb.walker          301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu41.inst         2037880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu41.data         5793133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu41.dtb.walker        33133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu41.itb.walker        38708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu42.inst          271321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu42.data          770182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu42.dtb.walker         2863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu42.itb.walker         2043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu43.inst          128905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu43.data          569144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu43.dtb.walker         3097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu43.itb.walker         1591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu44.inst          148956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu44.data          573769                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu44.dtb.walker         8204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu44.itb.walker         9325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu45.inst          287643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu45.data          823083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu45.dtb.walker         4202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu45.itb.walker         3315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu46.inst           34877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu46.data          166335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu46.dtb.walker          435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu46.itb.walker           84                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu47.inst          272328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu47.data          938815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu47.dtb.walker         3516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu47.itb.walker         2578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu48.inst          206641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu48.data          574656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu48.dtb.walker         2629                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu48.itb.walker         1624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu49.inst          203839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu49.data          700898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu49.dtb.walker         4035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu49.itb.walker         4001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu50.inst           72372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu50.data          461084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu50.dtb.walker          435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu50.itb.walker           84                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu51.inst          136422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu51.data          462796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu51.dtb.walker         2177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu51.itb.walker         1005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu52.inst          555544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu52.data         1658790                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu52.dtb.walker        11887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu52.itb.walker        14198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu53.inst          109086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu53.data          352874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu53.dtb.walker         2310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu53.itb.walker         1858                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu54.inst          145862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu54.data          562426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu54.dtb.walker         2997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu54.itb.walker         2428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu55.inst          246193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu55.data          671506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu55.dtb.walker         3415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu55.itb.walker         1373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu56.inst          157185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu56.data          522922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu56.dtb.walker         2545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu56.itb.walker         1607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu57.inst          170070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu57.data          667915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu57.dtb.walker         1758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu57.itb.walker         1306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu58.inst           29445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu58.data           94209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu58.dtb.walker          536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu59.inst           76953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu59.data          254371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu59.dtb.walker         1256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu59.itb.walker         1155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu60.inst          380569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu60.data         1975689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu60.dtb.walker        10866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu60.itb.walker         8505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu61.inst          198842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu61.data         1005608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu61.dtb.walker         9292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu61.itb.walker         8974                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu62.inst           80517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu62.data          290697                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu62.dtb.walker          804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu62.itb.walker          134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu63.inst           23687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu63.data          105782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu63.dtb.walker          586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu63.itb.walker           33                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu64.inst           23731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu64.data          106021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu64.dtb.walker          452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu64.itb.walker          100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.pci_ide                 50                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             205608976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu00.inst       690629                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu01.inst        96923                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu02.inst       295447                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu03.inst        47503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu04.inst        90324                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu05.inst       115984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu06.inst       333745                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu07.inst       531232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu08.inst       135821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu09.inst        68544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu10.inst       220441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu11.inst       229292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu12.inst        74586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu13.inst        30313                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu14.inst       131112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu15.inst       115904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu16.inst       207813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu17.inst       195887                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu18.inst       102692                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu19.inst       130194                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu20.inst        66717                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu21.inst       106909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu22.inst        76482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu23.inst        98425                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu24.inst        82715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu25.inst        66251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu26.inst        26280                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu27.inst        92724                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu28.inst        62883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu29.inst       116452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu30.inst        64779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu31.inst       132144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu32.inst        42432                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu33.inst        24428                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu34.inst       119100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu35.inst        59524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu36.inst       101859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu37.inst        44762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu38.inst        27946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu39.inst       163335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu40.inst        24652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu41.inst      2037880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu42.inst       271321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu43.inst       128905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu44.inst       148956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu45.inst       287643                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu46.inst        34877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu47.inst       272328                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu48.inst       206641                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu49.inst       203839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu50.inst        72372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu51.inst       136422                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu52.inst       555544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu53.inst       109086                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu54.inst       145862                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu55.inst       246193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu56.inst       157185                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu57.inst       170070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu58.inst        29445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu59.inst        76953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu60.inst       380569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu61.inst       198842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu62.inst        80517                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu63.inst        23687                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu64.inst        23731                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         11444056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      222672913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu00.data          13324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu01.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu02.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu03.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu04.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu05.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu06.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu07.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu08.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu09.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu10.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu11.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu12.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu13.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu14.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu15.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu16.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu17.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu18.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu19.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu20.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu21.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu22.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu23.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu24.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu25.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu26.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu27.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu28.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu29.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu30.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu31.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu32.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu33.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu34.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu35.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu36.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu37.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu38.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu39.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu40.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu41.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu42.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu43.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu44.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu45.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu46.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu47.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu48.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu49.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu50.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu51.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu52.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu53.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu54.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu55.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu56.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu57.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu58.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu59.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu60.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu61.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu62.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu63.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu64.data              3                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222686438                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      222672913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu00.inst         690629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu00.data      154731008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu00.dtb.walker        27407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu00.itb.walker        13461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu01.inst          96923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu01.data         291165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu01.dtb.walker         1088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu01.itb.walker          938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu02.inst         295447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu02.data        1192728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu02.dtb.walker         3315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu02.itb.walker         2277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu03.inst          47503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu03.data         249351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu03.dtb.walker          603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu03.itb.walker          368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu04.inst          90324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu04.data         471124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu04.dtb.walker         6128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu04.itb.walker         4487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu05.inst         115984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu05.data         652582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu05.dtb.walker         2377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu05.itb.walker         1289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu06.inst         333745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu06.data         912846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu06.dtb.walker        10648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu06.itb.walker         7668                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu07.inst         531232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu07.data         482907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu07.dtb.walker        11636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu07.itb.walker        14767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu08.inst         135821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu08.data         728772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu08.dtb.walker         5893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu08.itb.walker         5843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu09.inst          68544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu09.data         214636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu09.dtb.walker         1172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu09.itb.walker         1072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu10.inst         220441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu10.data         934729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu10.dtb.walker         4604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu10.itb.walker         6396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu11.inst         229292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu11.data        1817138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu11.dtb.walker        10397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu11.itb.walker         5726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu12.inst          74586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu12.data         427260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu12.dtb.walker         2394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu12.itb.walker         2612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu13.inst          30313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu13.data          56069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu13.dtb.walker          419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu13.itb.walker           17                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu14.inst         131112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu14.data         439657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu14.dtb.walker         1507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu14.itb.walker         1122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu15.inst         115904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu15.data         654817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu15.dtb.walker         3549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu15.itb.walker         3265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu16.inst         207813                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu16.data         533456                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu16.dtb.walker         2411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu16.itb.walker          904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu17.inst         195887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu17.data         984566                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu17.dtb.walker         5525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu17.itb.walker         3985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu18.inst         102692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu18.data         443843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu18.dtb.walker         2511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu18.itb.walker         1775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu19.inst         130194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu19.data         415887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu19.dtb.walker         1138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu19.itb.walker          619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu20.inst          66717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu20.data         434057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu20.dtb.walker         2177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu20.itb.walker         1272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu21.inst         106909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu21.data         373186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu21.dtb.walker         2026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu21.itb.walker         1373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu22.inst          76482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu22.data         767004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu22.dtb.walker         7182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu22.itb.walker         6061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu23.inst          98425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu23.data         337483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu23.dtb.walker         1925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu23.itb.walker          954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu24.inst          82715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu24.data         326404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu24.dtb.walker          820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu24.itb.walker          619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu25.inst          66251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu25.data         205495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu25.dtb.walker         2260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu25.itb.walker          954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu26.inst          26280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu26.data         108209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu26.dtb.walker          586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu26.itb.walker           50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu27.inst          92724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu27.data         315450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu27.dtb.walker         1138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu27.itb.walker          151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu28.inst          62883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu28.data         264156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu28.dtb.walker         1691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu28.itb.walker          552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu29.inst         116452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu29.data         252825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu29.dtb.walker         1038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu29.itb.walker          234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu30.inst          64779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu30.data         214607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu30.dtb.walker          854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu30.itb.walker          402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu31.inst         132144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu31.data         767544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu31.dtb.walker         8974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu31.itb.walker        11100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu32.inst          42432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu32.data         136629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu32.dtb.walker         1222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu32.itb.walker          820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu33.inst          24428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu33.data         105492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu33.dtb.walker          921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu33.itb.walker          335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu34.inst         119100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu34.data         404281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu34.dtb.walker         2294                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu34.itb.walker         1356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu35.inst          59524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu35.data         333800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu35.dtb.walker         2076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu35.itb.walker         1557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu36.inst         101859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu36.data         231726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu36.dtb.walker         1205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu36.itb.walker          938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu37.inst          44762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu37.data         116576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu37.dtb.walker          435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu38.inst          27946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu38.data          86209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu38.dtb.walker          385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu39.inst         163335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu39.data        1081647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu39.dtb.walker         8622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu39.itb.walker         7099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu40.inst          24652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu40.data          91559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu40.dtb.walker          301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu41.inst        2037880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu41.data        5793136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu41.dtb.walker        33133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu41.itb.walker        38708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu42.inst         271321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu42.data         770185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu42.dtb.walker         2863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu42.itb.walker         2043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu43.inst         128905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu43.data         569147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu43.dtb.walker         3097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu43.itb.walker         1591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu44.inst         148956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu44.data         573772                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu44.dtb.walker         8204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu44.itb.walker         9325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu45.inst         287643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu45.data         823086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu45.dtb.walker         4202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu45.itb.walker         3315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu46.inst          34877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu46.data         166338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu46.dtb.walker          435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu46.itb.walker           84                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu47.inst         272328                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu47.data         938818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu47.dtb.walker         3516                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu47.itb.walker         2578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu48.inst         206641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu48.data         574659                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu48.dtb.walker         2629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu48.itb.walker         1624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu49.inst         203839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu49.data         700901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu49.dtb.walker         4035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu49.itb.walker         4001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu50.inst          72372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu50.data         461087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu50.dtb.walker          435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu50.itb.walker           84                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu51.inst         136422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu51.data         462799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu51.dtb.walker         2177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu51.itb.walker         1005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu52.inst         555544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu52.data        1658793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu52.dtb.walker        11887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu52.itb.walker        14198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu53.inst         109086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu53.data         352877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu53.dtb.walker         2310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu53.itb.walker         1858                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu54.inst         145862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu54.data         562429                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu54.dtb.walker         2997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu54.itb.walker         2428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu55.inst         246193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu55.data         671509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu55.dtb.walker         3415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu55.itb.walker         1373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu56.inst         157185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu56.data         522925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu56.dtb.walker         2545                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu56.itb.walker         1607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu57.inst         170070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu57.data         667918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu57.dtb.walker         1758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu57.itb.walker         1306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu58.inst          29445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu58.data          94212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu58.dtb.walker          536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu59.inst          76953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu59.data         254374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu59.dtb.walker         1256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu59.itb.walker         1155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu60.inst         380569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu60.data        1975692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu60.dtb.walker        10866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu60.itb.walker         8505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu61.inst         198842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu61.data        1005611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu61.dtb.walker         9292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu61.itb.walker         8974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu62.inst          80517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu62.data         290701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu62.dtb.walker          804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu62.itb.walker          134                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu63.inst          23687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu63.data         105785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu63.dtb.walker          586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu63.itb.walker           33                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu64.inst          23731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu64.data         106024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu64.dtb.walker          452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu64.itb.walker          100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.pci_ide                50                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            428295414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     1467894336480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1467894336480                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 3822641500900                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1467894336480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1467894336480                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 3822641500900                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                46092                       # Transaction distribution
system.iobus.trans_dist::ReadResp               46092                       # Transaction distribution
system.iobus.trans_dist::WriteReq              298542                       # Transaction distribution
system.iobus.trans_dist::WriteResp             298542                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        92682                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.energy_ctrl.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio0.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio        79960                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       173104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       516164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       516164                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  689268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          292                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        92702                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          411                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.energy_ctrl.pio            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio0.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio1.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio        46766                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       140199                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     16389008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     16389008                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 16529207                       # Cumulative packet size per connected master and slave (bytes)
system.cpu54.numPwrStateTransitions              2648                       # Number of power state transitions
system.cpu54.pwrStateClkGateDist::samples         1307                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::mean   2907368173.342770                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::stdev  22032165227.215420                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::1000-5e+10         1304     99.77%     99.77% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::5e+10-1e+11            1      0.08%     99.85% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::3.5e+11-4e+11            1      0.08%     99.92% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::6.5e+11-7e+11            1      0.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::max_value 664538595840                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateClkGateDist::total          1307                       # Distribution of time spent in the clock gated state
system.cpu54.pwrStateResidencyTicks::ON   22711298341                       # Cumulative time (in ticks) in various power states
system.cpu54.pwrStateResidencyTicks::CLK_GATED 3799930202559                       # Cumulative time (in ticks) in various power states
system.cpu54.icache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu54.icache.demand_hits::.cpu54.inst     12187510                       # number of demand (read+write) hits
system.cpu54.icache.demand_hits::total       12187510                       # number of demand (read+write) hits
system.cpu54.icache.overall_hits::.cpu54.inst     12187510                       # number of overall hits
system.cpu54.icache.overall_hits::total      12187510                       # number of overall hits
system.cpu54.icache.demand_misses::.cpu54.inst       158747                       # number of demand (read+write) misses
system.cpu54.icache.demand_misses::total       158747                       # number of demand (read+write) misses
system.cpu54.icache.overall_misses::.cpu54.inst       158747                       # number of overall misses
system.cpu54.icache.overall_misses::total       158747                       # number of overall misses
system.cpu54.icache.demand_accesses::.cpu54.inst     12346257                       # number of demand (read+write) accesses
system.cpu54.icache.demand_accesses::total     12346257                       # number of demand (read+write) accesses
system.cpu54.icache.overall_accesses::.cpu54.inst     12346257                       # number of overall (read+write) accesses
system.cpu54.icache.overall_accesses::total     12346257                       # number of overall (read+write) accesses
system.cpu54.icache.demand_miss_rate::.cpu54.inst     0.012858                       # miss rate for demand accesses
system.cpu54.icache.demand_miss_rate::total     0.012858                       # miss rate for demand accesses
system.cpu54.icache.overall_miss_rate::.cpu54.inst     0.012858                       # miss rate for overall accesses
system.cpu54.icache.overall_miss_rate::total     0.012858                       # miss rate for overall accesses
system.cpu54.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu54.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu54.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu54.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu54.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu54.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu54.icache.writebacks::.writebacks       158224                       # number of writebacks
system.cpu54.icache.writebacks::total          158224                       # number of writebacks
system.cpu54.icache.replacements               158224                       # number of replacements
system.cpu54.icache.ReadReq_hits::.cpu54.inst     12187510                       # number of ReadReq hits
system.cpu54.icache.ReadReq_hits::total      12187510                       # number of ReadReq hits
system.cpu54.icache.ReadReq_misses::.cpu54.inst       158747                       # number of ReadReq misses
system.cpu54.icache.ReadReq_misses::total       158747                       # number of ReadReq misses
system.cpu54.icache.ReadReq_accesses::.cpu54.inst     12346257                       # number of ReadReq accesses(hits+misses)
system.cpu54.icache.ReadReq_accesses::total     12346257                       # number of ReadReq accesses(hits+misses)
system.cpu54.icache.ReadReq_miss_rate::.cpu54.inst     0.012858                       # miss rate for ReadReq accesses
system.cpu54.icache.ReadReq_miss_rate::total     0.012858                       # miss rate for ReadReq accesses
system.cpu54.icache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu54.icache.tags.tagsinuse         182.416586                       # Cycle average of tags in use
system.cpu54.icache.tags.total_refs          12346257                       # Total number of references to valid blocks.
system.cpu54.icache.tags.sampled_refs          158747                       # Sample count of references to valid blocks.
system.cpu54.icache.tags.avg_refs           77.773167                       # Average number of references to valid blocks.
system.cpu54.icache.tags.warmup_cycle    2442717370160                       # Cycle when the warmup percentage was hit.
system.cpu54.icache.tags.occ_blocks::.cpu54.inst   182.416586                       # Average occupied blocks per requestor
system.cpu54.icache.tags.occ_percent::.cpu54.inst     0.356282                       # Average percentage of cache occupancy
system.cpu54.icache.tags.occ_percent::total     0.356282                       # Average percentage of cache occupancy
system.cpu54.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu54.icache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu54.icache.tags.age_task_id_blocks_1024::4          471                       # Occupied blocks per task id
system.cpu54.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu54.icache.tags.tag_accesses        24851261                       # Number of tag accesses
system.cpu54.icache.tags.data_accesses       24851261                       # Number of data accesses
system.cpu54.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu54.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu54.itb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu54.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu54.dcache.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu54.dcache.demand_hits::.cpu54.data      4428209                       # number of demand (read+write) hits
system.cpu54.dcache.demand_hits::total        4428209                       # number of demand (read+write) hits
system.cpu54.dcache.overall_hits::.cpu54.data      4468656                       # number of overall hits
system.cpu54.dcache.overall_hits::total       4468656                       # number of overall hits
system.cpu54.dcache.demand_misses::.cpu54.data       140802                       # number of demand (read+write) misses
system.cpu54.dcache.demand_misses::total       140802                       # number of demand (read+write) misses
system.cpu54.dcache.overall_misses::.cpu54.data       147560                       # number of overall misses
system.cpu54.dcache.overall_misses::total       147560                       # number of overall misses
system.cpu54.dcache.demand_accesses::.cpu54.data      4569011                       # number of demand (read+write) accesses
system.cpu54.dcache.demand_accesses::total      4569011                       # number of demand (read+write) accesses
system.cpu54.dcache.overall_accesses::.cpu54.data      4616216                       # number of overall (read+write) accesses
system.cpu54.dcache.overall_accesses::total      4616216                       # number of overall (read+write) accesses
system.cpu54.dcache.demand_miss_rate::.cpu54.data     0.030817                       # miss rate for demand accesses
system.cpu54.dcache.demand_miss_rate::total     0.030817                       # miss rate for demand accesses
system.cpu54.dcache.overall_miss_rate::.cpu54.data     0.031966                       # miss rate for overall accesses
system.cpu54.dcache.overall_miss_rate::total     0.031966                       # miss rate for overall accesses
system.cpu54.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu54.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu54.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu54.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu54.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu54.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu54.dcache.writebacks::.writebacks        53524                       # number of writebacks
system.cpu54.dcache.writebacks::total           53524                       # number of writebacks
system.cpu54.dcache.replacements               124409                       # number of replacements
system.cpu54.dcache.ReadReq_hits::.cpu54.data      2730741                       # number of ReadReq hits
system.cpu54.dcache.ReadReq_hits::total       2730741                       # number of ReadReq hits
system.cpu54.dcache.ReadReq_misses::.cpu54.data        96338                       # number of ReadReq misses
system.cpu54.dcache.ReadReq_misses::total        96338                       # number of ReadReq misses
system.cpu54.dcache.ReadReq_accesses::.cpu54.data      2827079                       # number of ReadReq accesses(hits+misses)
system.cpu54.dcache.ReadReq_accesses::total      2827079                       # number of ReadReq accesses(hits+misses)
system.cpu54.dcache.ReadReq_miss_rate::.cpu54.data     0.034077                       # miss rate for ReadReq accesses
system.cpu54.dcache.ReadReq_miss_rate::total     0.034077                       # miss rate for ReadReq accesses
system.cpu54.dcache.WriteReq_hits::.cpu54.data      1696460                       # number of WriteReq hits
system.cpu54.dcache.WriteReq_hits::total      1696460                       # number of WriteReq hits
system.cpu54.dcache.WriteReq_misses::.cpu54.data        28627                       # number of WriteReq misses
system.cpu54.dcache.WriteReq_misses::total        28627                       # number of WriteReq misses
system.cpu54.dcache.WriteReq_accesses::.cpu54.data      1725087                       # number of WriteReq accesses(hits+misses)
system.cpu54.dcache.WriteReq_accesses::total      1725087                       # number of WriteReq accesses(hits+misses)
system.cpu54.dcache.WriteReq_miss_rate::.cpu54.data     0.016595                       # miss rate for WriteReq accesses
system.cpu54.dcache.WriteReq_miss_rate::total     0.016595                       # miss rate for WriteReq accesses
system.cpu54.dcache.SoftPFReq_hits::.cpu54.data          397                       # number of SoftPFReq hits
system.cpu54.dcache.SoftPFReq_hits::total          397                       # number of SoftPFReq hits
system.cpu54.dcache.SoftPFReq_misses::.cpu54.data          810                       # number of SoftPFReq misses
system.cpu54.dcache.SoftPFReq_misses::total          810                       # number of SoftPFReq misses
system.cpu54.dcache.SoftPFReq_accesses::.cpu54.data         1207                       # number of SoftPFReq accesses(hits+misses)
system.cpu54.dcache.SoftPFReq_accesses::total         1207                       # number of SoftPFReq accesses(hits+misses)
system.cpu54.dcache.SoftPFReq_miss_rate::.cpu54.data     0.671085                       # miss rate for SoftPFReq accesses
system.cpu54.dcache.SoftPFReq_miss_rate::total     0.671085                       # miss rate for SoftPFReq accesses
system.cpu54.dcache.SoftPFExReq_hits::.cpu54.data        40050                       # number of SoftPFExReq hits
system.cpu54.dcache.SoftPFExReq_hits::total        40050                       # number of SoftPFExReq hits
system.cpu54.dcache.SoftPFExReq_misses::.cpu54.data         5948                       # number of SoftPFExReq misses
system.cpu54.dcache.SoftPFExReq_misses::total         5948                       # number of SoftPFExReq misses
system.cpu54.dcache.SoftPFExReq_accesses::.cpu54.data        45998                       # number of SoftPFExReq accesses(hits+misses)
system.cpu54.dcache.SoftPFExReq_accesses::total        45998                       # number of SoftPFExReq accesses(hits+misses)
system.cpu54.dcache.SoftPFExReq_miss_rate::.cpu54.data     0.129310                       # miss rate for SoftPFExReq accesses
system.cpu54.dcache.SoftPFExReq_miss_rate::total     0.129310                       # miss rate for SoftPFExReq accesses
system.cpu54.dcache.WriteLineReq_hits::.cpu54.data         1008                       # number of WriteLineReq hits
system.cpu54.dcache.WriteLineReq_hits::total         1008                       # number of WriteLineReq hits
system.cpu54.dcache.WriteLineReq_misses::.cpu54.data        15837                       # number of WriteLineReq misses
system.cpu54.dcache.WriteLineReq_misses::total        15837                       # number of WriteLineReq misses
system.cpu54.dcache.WriteLineReq_accesses::.cpu54.data        16845                       # number of WriteLineReq accesses(hits+misses)
system.cpu54.dcache.WriteLineReq_accesses::total        16845                       # number of WriteLineReq accesses(hits+misses)
system.cpu54.dcache.WriteLineReq_miss_rate::.cpu54.data     0.940160                       # miss rate for WriteLineReq accesses
system.cpu54.dcache.WriteLineReq_miss_rate::total     0.940160                       # miss rate for WriteLineReq accesses
system.cpu54.dcache.LoadLockedReq_hits::.cpu54.data        48973                       # number of LoadLockedReq hits
system.cpu54.dcache.LoadLockedReq_hits::total        48973                       # number of LoadLockedReq hits
system.cpu54.dcache.LoadLockedReq_misses::.cpu54.data         1233                       # number of LoadLockedReq misses
system.cpu54.dcache.LoadLockedReq_misses::total         1233                       # number of LoadLockedReq misses
system.cpu54.dcache.LoadLockedReq_accesses::.cpu54.data        50206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu54.dcache.LoadLockedReq_accesses::total        50206                       # number of LoadLockedReq accesses(hits+misses)
system.cpu54.dcache.LoadLockedReq_miss_rate::.cpu54.data     0.024559                       # miss rate for LoadLockedReq accesses
system.cpu54.dcache.LoadLockedReq_miss_rate::total     0.024559                       # miss rate for LoadLockedReq accesses
system.cpu54.dcache.StoreCondReq_hits::.cpu54.data        48921                       # number of StoreCondReq hits
system.cpu54.dcache.StoreCondReq_hits::total        48921                       # number of StoreCondReq hits
system.cpu54.dcache.StoreCondReq_misses::.cpu54.data          185                       # number of StoreCondReq misses
system.cpu54.dcache.StoreCondReq_misses::total          185                       # number of StoreCondReq misses
system.cpu54.dcache.StoreCondReq_accesses::.cpu54.data        49106                       # number of StoreCondReq accesses(hits+misses)
system.cpu54.dcache.StoreCondReq_accesses::total        49106                       # number of StoreCondReq accesses(hits+misses)
system.cpu54.dcache.StoreCondReq_miss_rate::.cpu54.data     0.003767                       # miss rate for StoreCondReq accesses
system.cpu54.dcache.StoreCondReq_miss_rate::total     0.003767                       # miss rate for StoreCondReq accesses
system.cpu54.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3822641500900                       # Cumulative time (in ticks) in various power states
system.cpu54.dcache.tags.tagsinuse         263.931351                       # Cycle average of tags in use
system.cpu54.dcache.tags.total_refs           4730803                       # Total number of references to valid blocks.
system.cpu54.dcache.tags.sampled_refs          139401                       # Sample count of references to valid blocks.
system.cpu54.dcache.tags.avg_refs           33.936650                       # Average number of references to valid blocks.
system.cpu54.dcache.tags.warmup_cycle    2442717378060                       # Cycle when the warmup percentage was hit.
system.cpu54.dcache.tags.occ_blocks::.cpu54.data   263.931351                       # Average occupied blocks per requestor
system.cpu54.dcache.tags.occ_percent::.cpu54.data     0.257745                       # Average percentage of cache occupancy
system.cpu54.dcache.tags.occ_percent::total     0.257745                       # Average percentage of cache occupancy
system.cpu54.dcache.tags.occ_task_id_blocks::1024          756                       # Occupied blocks per task id
system.cpu54.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu54.dcache.tags.age_task_id_blocks_1024::4          748                       # Occupied blocks per task id
system.cpu54.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu54.dcache.tags.tag_accesses         9601565                       # Number of tag accesses
system.cpu54.dcache.tags.data_accesses        9601565                       # Number of data accesses

---------- End Simulation Statistics   ----------
