<profile>

<section name = "Vitis HLS Report for 'global_mean_pooling_Pipeline_VITIS_LOOP_292_2'" level="0">
<item name = "Date">Sat Dec 11 19:31:17 2021
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">project_1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 1.267 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_292_2">?, ?, 3, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 98, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">-, -, 122, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln292_fu_391_p2">+, 0, 0, 39, 32, 1</column>
<column name="sum_V_1_fu_425_p2">+, 0, 0, 35, 28, 28</column>
<column name="ap_condition_290">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln292_fu_385_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter2_phi_ln712_reg_335">81, 17, 28, 476</column>
<column name="ap_sig_allocacmp_nd_1">9, 2, 32, 64</column>
<column name="nd_fu_104">9, 2, 32, 64</column>
<column name="sum_V_fu_100">9, 2, 28, 56</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_phi_ln712_reg_335">28, 0, 28, 0</column>
<column name="ap_phi_reg_pp0_iter2_phi_ln712_reg_335">28, 0, 28, 0</column>
<column name="icmp_ln292_reg_459">1, 0, 1, 0</column>
<column name="nd_fu_104">32, 0, 32, 0</column>
<column name="sum_V_fu_100">28, 0, 28, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, global_mean_pooling_Pipeline_VITIS_LOOP_292_2, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, global_mean_pooling_Pipeline_VITIS_LOOP_292_2, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, global_mean_pooling_Pipeline_VITIS_LOOP_292_2, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, global_mean_pooling_Pipeline_VITIS_LOOP_292_2, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, global_mean_pooling_Pipeline_VITIS_LOOP_292_2, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, global_mean_pooling_Pipeline_VITIS_LOOP_292_2, return value</column>
<column name="num_of_nodes">in, 32, ap_none, num_of_nodes, scalar</column>
<column name="trunc_ln712_1">in, 4, ap_none, trunc_ln712_1, scalar</column>
<column name="sum_V_out">out, 28, ap_vld, sum_V_out, pointer</column>
<column name="sum_V_out_ap_vld">out, 1, ap_vld, sum_V_out, pointer</column>
<column name="out_nodes_features_skip_concat_bias_V_0_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_0_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_0_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_0, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_1_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_1, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_2_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_2, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_3_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_3, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_4_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_4, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_5_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_5, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_6_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_6, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_7_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_7, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="out_nodes_features_skip_concat_bias_V_8_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_8, array</column>
<column name="out_nodes_features_skip_concat_bias_V_9_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_9, array</column>
<column name="out_nodes_features_skip_concat_bias_V_9_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_9, array</column>
<column name="out_nodes_features_skip_concat_bias_V_9_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_9, array</column>
<column name="out_nodes_features_skip_concat_bias_V_10_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_10, array</column>
<column name="out_nodes_features_skip_concat_bias_V_10_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_10, array</column>
<column name="out_nodes_features_skip_concat_bias_V_10_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_10, array</column>
<column name="out_nodes_features_skip_concat_bias_V_11_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_11, array</column>
<column name="out_nodes_features_skip_concat_bias_V_11_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_11, array</column>
<column name="out_nodes_features_skip_concat_bias_V_11_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_11, array</column>
<column name="out_nodes_features_skip_concat_bias_V_12_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_12, array</column>
<column name="out_nodes_features_skip_concat_bias_V_12_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_12, array</column>
<column name="out_nodes_features_skip_concat_bias_V_12_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_12, array</column>
<column name="out_nodes_features_skip_concat_bias_V_13_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_13, array</column>
<column name="out_nodes_features_skip_concat_bias_V_13_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_13, array</column>
<column name="out_nodes_features_skip_concat_bias_V_13_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_13, array</column>
<column name="out_nodes_features_skip_concat_bias_V_14_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_14, array</column>
<column name="out_nodes_features_skip_concat_bias_V_14_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_14, array</column>
<column name="out_nodes_features_skip_concat_bias_V_14_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_14, array</column>
<column name="out_nodes_features_skip_concat_bias_V_15_address0">out, 8, ap_memory, out_nodes_features_skip_concat_bias_V_15, array</column>
<column name="out_nodes_features_skip_concat_bias_V_15_ce0">out, 1, ap_memory, out_nodes_features_skip_concat_bias_V_15, array</column>
<column name="out_nodes_features_skip_concat_bias_V_15_q0">in, 28, ap_memory, out_nodes_features_skip_concat_bias_V_15, array</column>
</table>
</item>
</section>
</profile>
