CKID0001:@|S:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA_31_sqmuxa_i@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001 
CKID0002:@|S:CommsFPGA_top_0.RESET@|E:CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_2_INST.DEBOUNCE_PROC.un3_debounce_in_rs@|F:@syn_sample_clock_path1==CKID0002@|M:ClockId0002 
CKID0003:@|S:CommsFPGA_CCC_0.CCC_INST@|E:CommsFPGA_top_0.RX_FIFO_RST@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003 
CKID0004:@|S:m2s010_som_sb_0.CCC_0.CCC_INST@|E:RX_FIFO_OVERFLOW_set@|F:@syn_sample_clock_path==CKID0004@|M:ClockId0004 
CKID0005:@|S:CommsFPGA_top_0.BIT_CLK@|E:CommsFPGA_top_0.long_reset@|F:@syn_sample_clock_path2==CKID0005@|M:ClockId0005 
CKID0006:@|S:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path==CKID0006@|M:ClockId0006 
CKID0007:@|S:m2s010_som_sb_0.FABOSC_0.I_RCOSC_25_50MHZ@|E:m2s010_som_sb_0.CORERESETP_0.count_ddr[13]@|F:@syn_sample_clock_path==CKID0007@|M:ClockId0007 
CKID0008:@|S:CommsFPGA_CCC_0.CCC_INST@|E:CommsFPGA_top_0.BIT_CLK@|F:@syn_sample_clock_path1==CKID0008@|M:ClockId0008 
CKID0009:@|S:CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.underflow_r@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs@|F:@syn_sample_clock_path==CKID0009@|M:ClockId0009 
CKID0010:@|S:CommsFPGA_top_0.FIFOS_INST.TRANSMIT_FIFO.FIFO_2Kx8_0.L31.U_corefifo_async.overflow_r@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_0@|F:@syn_sample_clock_path==CKID0010@|M:ClockId0010 
CKID0011:@|S:CommsFPGA_top_0.FIFOS_INST.RX_FIFO_UNDERRUN_3_i_m2_0_0_wmux_0@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_1@|F:@syn_sample_clock_path==CKID0011@|M:ClockId0011 
CKID0012:@|S:CommsFPGA_top_0.FIFOS_INST.RX_FIFO_OVERFLOW_3_i_m2_0_0_wmux_0@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_2@|F:@syn_sample_clock_path==CKID0012@|M:ClockId0012 
CKID0013:@|S:CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.rx_CRC_error@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un2_apb3_reset_rs_3@|F:@syn_sample_clock_path==CKID0013@|M:ClockId0013 
CKID0014:@|S:CommsFPGA_top_0.long_reset@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.READY_DELAY_PROC.un5_apb3_rst_rs@|F:@syn_sample_clock_path3==CKID0014@|M:ClockId0014 
CKID0015:@|S:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF_3_0_a2@|E:ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3.b8_vABZ3qsY@|F:@syn_sample_clock_path==CKID0015@|M:ClockId0015 
CKID0016:@|S:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX_RNO@|E:ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1.b10_dZst39_EF3[4]@|F:@syn_sample_clock_path==CKID0016@|M:ClockId0016 
CKID0017:@|S:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.tx_packet_complt_toClk16x@|E:CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.TX_PACKET_COMPLETE_INTR.un6_apb3_reset_rs@|F:@syn_sample_clock_path==CKID0017@|M:ClockId0017 
CKID0018:@|S:ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw@|E:ident_coreinst.comm_block_INST.b9_ORb_xNywD.b3_ORb[1]@|F:@syn_sample_clock_path==CKID0018@|M:ClockId0018 
CKID0019:@|S:MAC_MII_TX_CLK@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path1==CKID0019@|M:ClockId0019 
CKID0020:@|S:m2s010_som_sb_0.CAM_SPI_1_CLK.U0_0@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path2==CKID0020@|M:ClockId0020 
CKID0021:@|S:MAC_MII_RX_CLK@|E:m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST@|F:@syn_sample_clock_path3==CKID0021@|M:ClockId0021 
CKID0022:@|S:ident_coreinst.comm_block_INST.dr2_tck_keep@|E:ident_coreinst.comm_block_INST.b7_Rcmi_ql.b9_OvyH3_saL[7]@|F:@syn_sample_clock_path==CKID0022@|M:ClockId0022 
