Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 25 22:12:40 2024
| Host         : E5-CSE-136-19 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+--------+----------+------------------+------------+
| Rule   | Severity | Description      | Violations |
+--------+----------+------------------+------------+
| DPIP-1 | Warning  | Input pipelining | 2          |
+--------+----------+------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg input design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/mac_muladd_17s_17s_17ns_17_4_0_U143/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg input design_1_i/top_fpga417_0/inst/top_complex_fir_U0/grp_top_complex_fir_Pipeline_VITIS_LOOP_137_2_fu_404/grp_complex_fir_fu_700/mac_muladd_17s_17s_17ns_17_4_0_U77/top_fpga417_mac_muladd_17s_17s_17ns_17_4_0_DSP48_2_U/p_reg_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>


