<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 232.547 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;benchmarks/jianyicheng/histogram2/src/histogram.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5286]" key="HLS 207-5286" tag="" content="expression result unused (benchmarks/jianyicheng/histogram2/src/histogram.cpp:176:4)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 0.2 seconds. CPU system time: 0.19 seconds. Elapsed time: 0.39 seconds; current allocated memory: 234.340 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 897 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 811 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 666 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 655 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 655 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 646 instructions in the design after the &apos;Array/Struct (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 646 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 646 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 646 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 646 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 646 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 646 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 646 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 646 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 646 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 691 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/hls/vitis_projects/jianyicheng/histogram2/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_0&gt; at benchmarks/jianyicheng/histogram2/src/histogram.cpp:37:3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_1&gt; at benchmarks/jianyicheng/histogram2/src/histogram.cpp:53:3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_2&gt; at benchmarks/jianyicheng/histogram2/src/histogram.cpp:69:3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_3&gt; at benchmarks/jianyicheng/histogram2/src/histogram.cpp:85:3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_4&gt; at benchmarks/jianyicheng/histogram2/src/histogram.cpp:101:3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_5&gt; at benchmarks/jianyicheng/histogram2/src/histogram.cpp:117:3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_6&gt; at benchmarks/jianyicheng/histogram2/src/histogram.cpp:133:3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_7&gt; at benchmarks/jianyicheng/histogram2/src/histogram.cpp:149:3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; loop_8&gt; at benchmarks/jianyicheng/histogram2/src/histogram.cpp:165:3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_177_1&gt; at benchmarks/jianyicheng/histogram2/src/histogram.cpp:177:21" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_188_2&gt; at benchmarks/jianyicheng/histogram2/src/histogram.cpp:188:21" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 1.86 seconds. CPU system time: 0.32 seconds. Elapsed time: 6.85 seconds; current allocated memory: 236.215 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 236.215 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 237.238 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;_rand&apos; into &apos;main&apos; (benchmarks/jianyicheng/histogram2/src/histogram.cpp:178-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177) automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 237.652 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-602]" key="XFORM_AUTO_INLINE_STATUS_223" tag="" content="Inlining function &apos;_rand&apos; into &apos;main&apos; (benchmarks/jianyicheng/histogram2/src/histogram.cpp:178-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;main&apos; (benchmarks/jianyicheng/histogram2/src/histogram.cpp:18:21)...24 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;histogram&apos; (benchmarks/jianyicheng/histogram2/src/histogram.cpp:26:20)...7 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 261.965 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 370.633 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;main&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_177_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_177_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop &apos;VITIS_LOOP_177_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (5.132 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_177_1&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;lfsr_0_write_ln0&apos;) of constant 44257 on local variable &apos;lfsr_0&apos; [11]  (1.588 ns)
	&apos;load&apos; operation 16 bit (&apos;lfsr_0_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:19-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:178-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177) on local variable &apos;lfsr_0&apos; [20]  (0.000 ns)
	&apos;xor&apos; operation 1 bit (&apos;xor_ln19_4&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:19-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:179-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177) [43]  (0.978 ns)
	&apos;xor&apos; operation 1 bit (&apos;xor_ln19_5&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:19-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:179-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177) [44]  (0.978 ns)
	&apos;store&apos; operation 0 bit (&apos;lfsr_0_write_ln19&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:19-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:185-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177) of variable &apos;or_ln19_7&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:19-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:185-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177-&gt;benchmarks/jianyicheng/histogram2/src/histogram.cpp:177 on local variable &apos;lfsr_0&apos; [105]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.12 seconds; current allocated memory: 372.770 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 372.770 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main_Pipeline_VITIS_LOOP_188_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_188_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_188_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.826 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;main_Pipeline_VITIS_LOOP_188_2&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln188&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:188) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:188 [11]  (1.588 ns)
	&apos;load&apos; operation 3 bit (&apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:188) on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:188 [14]  (0.000 ns)
	&apos;add&apos; operation 3 bit (&apos;add_ln188&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:188) [16]  (1.650 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln188&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:188) of variable &apos;add_ln188&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:188 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:188 [41]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 373.676 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 373.676 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;histogram_Pipeline_loop_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_0&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_0&apos; (loop &apos;loop_0&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_0_addr_write_ln40&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:40) of variable &apos;add_ln40&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:40 on array &apos;results_0&apos; and &apos;load&apos; operation 32 bit (&apos;results_0_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:40) on array &apos;results_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_0&apos; (loop &apos;loop_0&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_0_addr_write_ln40&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:40) of variable &apos;add_ln40&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:40 on array &apos;results_0&apos; and &apos;load&apos; operation 32 bit (&apos;results_0_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:40) on array &apos;results_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_0&apos; (loop &apos;loop_0&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_0_addr_write_ln40&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:40) of variable &apos;add_ln40&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:40 on array &apos;results_0&apos; and &apos;load&apos; operation 32 bit (&apos;results_0_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:40) on array &apos;results_0&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop &apos;loop_0&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.856 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;histogram_Pipeline_loop_0&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln37&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:37) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:37 [4]  (1.588 ns)
	&apos;load&apos; operation 13 bit (&apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:37) on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:37 [7]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln37&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:37) [8]  (1.679 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln37&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:37) of variable &apos;add_ln37&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:37 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:37 [74]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 374.430 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 374.430 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;histogram_Pipeline_loop_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_1&apos; (loop &apos;loop_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_1_addr_write_ln56&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:56) of variable &apos;add_ln56&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:56 on array &apos;results_1&apos; and &apos;load&apos; operation 32 bit (&apos;results_1_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:56) on array &apos;results_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_1&apos; (loop &apos;loop_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_1_addr_write_ln56&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:56) of variable &apos;add_ln56&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:56 on array &apos;results_1&apos; and &apos;load&apos; operation 32 bit (&apos;results_1_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:56) on array &apos;results_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_1&apos; (loop &apos;loop_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_1_addr_write_ln56&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:56) of variable &apos;add_ln56&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:56 on array &apos;results_1&apos; and &apos;load&apos; operation 32 bit (&apos;results_1_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:56) on array &apos;results_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop &apos;loop_1&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.856 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;histogram_Pipeline_loop_1&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_2_write_ln53&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:53) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:53 [4]  (1.588 ns)
	&apos;load&apos; operation 13 bit (&apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:53) on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:53 [7]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln53&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:53) [8]  (1.679 ns)
	&apos;store&apos; operation 0 bit (&apos;i_2_write_ln53&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:53) of variable &apos;add_ln53&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:53 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:53 [74]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 375.035 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 375.035 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;histogram_Pipeline_loop_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_2&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_2_addr_write_ln72&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:72) of variable &apos;add_ln72&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:72 on array &apos;results_2&apos; and &apos;load&apos; operation 32 bit (&apos;results_2_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:72) on array &apos;results_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_2&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_2_addr_write_ln72&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:72) of variable &apos;add_ln72&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:72 on array &apos;results_2&apos; and &apos;load&apos; operation 32 bit (&apos;results_2_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:72) on array &apos;results_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_2&apos; (loop &apos;loop_2&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_2_addr_write_ln72&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:72) of variable &apos;add_ln72&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:72 on array &apos;results_2&apos; and &apos;load&apos; operation 32 bit (&apos;results_2_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:72) on array &apos;results_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop &apos;loop_2&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.856 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;histogram_Pipeline_loop_2&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_3_write_ln69&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:69) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:69 [4]  (1.588 ns)
	&apos;load&apos; operation 13 bit (&apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:69) on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:69 [7]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln69&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:69) [8]  (1.679 ns)
	&apos;store&apos; operation 0 bit (&apos;i_3_write_ln69&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:69) of variable &apos;add_ln69&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:69 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:69 [74]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 375.645 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 375.645 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;histogram_Pipeline_loop_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_3&apos; (loop &apos;loop_3&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_3_addr_write_ln88&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:88) of variable &apos;add_ln88&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:88 on array &apos;results_3&apos; and &apos;load&apos; operation 32 bit (&apos;results_3_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:88) on array &apos;results_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_3&apos; (loop &apos;loop_3&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_3_addr_write_ln88&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:88) of variable &apos;add_ln88&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:88 on array &apos;results_3&apos; and &apos;load&apos; operation 32 bit (&apos;results_3_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:88) on array &apos;results_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_3&apos; (loop &apos;loop_3&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_3_addr_write_ln88&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:88) of variable &apos;add_ln88&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:88 on array &apos;results_3&apos; and &apos;load&apos; operation 32 bit (&apos;results_3_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:88) on array &apos;results_3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop &apos;loop_3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.856 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;histogram_Pipeline_loop_3&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_4_write_ln85&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:85) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:85 [4]  (1.588 ns)
	&apos;load&apos; operation 13 bit (&apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:85) on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:85 [7]  (0.000 ns)
	&apos;add&apos; operation 13 bit (&apos;add_ln85&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:85) [9]  (1.679 ns)
	&apos;store&apos; operation 0 bit (&apos;i_4_write_ln85&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:85) of variable &apos;add_ln85&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:85 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:85 [74]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 376.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 376.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;histogram_Pipeline_loop_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_4&apos; (loop &apos;loop_4&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_4_addr_write_ln104&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:104) of variable &apos;add_ln104&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:104 on array &apos;results_4&apos; and &apos;load&apos; operation 32 bit (&apos;results_4_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:104) on array &apos;results_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_4&apos; (loop &apos;loop_4&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_4_addr_write_ln104&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:104) of variable &apos;add_ln104&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:104 on array &apos;results_4&apos; and &apos;load&apos; operation 32 bit (&apos;results_4_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:104) on array &apos;results_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_4&apos; (loop &apos;loop_4&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_4_addr_write_ln104&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:104) of variable &apos;add_ln104&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:104 on array &apos;results_4&apos; and &apos;load&apos; operation 32 bit (&apos;results_4_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:104) on array &apos;results_4&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop &apos;loop_4&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.856 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;histogram_Pipeline_loop_4&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_5_write_ln101&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:101) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:101 [4]  (1.588 ns)
	&apos;load&apos; operation 13 bit (&apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:101) on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:101 [7]  (0.000 ns)
	&apos;add&apos; operation 13 bit (&apos;add_ln101&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:101) [9]  (1.679 ns)
	&apos;store&apos; operation 0 bit (&apos;i_5_write_ln101&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:101) of variable &apos;add_ln101&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:101 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:101 [74]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 376.844 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 376.844 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;histogram_Pipeline_loop_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_5&apos; (loop &apos;loop_5&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_5_addr_write_ln120&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:120) of variable &apos;add_ln120&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:120 on array &apos;results_5&apos; and &apos;load&apos; operation 32 bit (&apos;results_5_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:120) on array &apos;results_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_5&apos; (loop &apos;loop_5&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_5_addr_write_ln120&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:120) of variable &apos;add_ln120&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:120 on array &apos;results_5&apos; and &apos;load&apos; operation 32 bit (&apos;results_5_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:120) on array &apos;results_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_5&apos; (loop &apos;loop_5&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_5_addr_write_ln120&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:120) of variable &apos;add_ln120&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:120 on array &apos;results_5&apos; and &apos;load&apos; operation 32 bit (&apos;results_5_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:120) on array &apos;results_5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop &apos;loop_5&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.856 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;histogram_Pipeline_loop_5&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln117&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:117) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:117 [4]  (1.588 ns)
	&apos;load&apos; operation 13 bit (&apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:117) on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:117 [7]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln117&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:117) [8]  (1.679 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln117&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:117) of variable &apos;add_ln117&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:117 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:117 [74]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 377.457 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 377.457 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;histogram_Pipeline_loop_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_6&apos; (loop &apos;loop_6&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_6_addr_write_ln136&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:136) of variable &apos;add_ln136&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:136 on array &apos;results_6&apos; and &apos;load&apos; operation 32 bit (&apos;results_6_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:136) on array &apos;results_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_6&apos; (loop &apos;loop_6&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_6_addr_write_ln136&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:136) of variable &apos;add_ln136&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:136 on array &apos;results_6&apos; and &apos;load&apos; operation 32 bit (&apos;results_6_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:136) on array &apos;results_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_6&apos; (loop &apos;loop_6&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_6_addr_write_ln136&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:136) of variable &apos;add_ln136&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:136 on array &apos;results_6&apos; and &apos;load&apos; operation 32 bit (&apos;results_6_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:136) on array &apos;results_6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop &apos;loop_6&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.856 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;histogram_Pipeline_loop_6&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln133&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:133) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:133 [4]  (1.588 ns)
	&apos;load&apos; operation 13 bit (&apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:133) on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:133 [7]  (0.000 ns)
	&apos;add&apos; operation 13 bit (&apos;add_ln133&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:133) [9]  (1.679 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln133&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:133) of variable &apos;add_ln133&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:133 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:133 [74]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 377.984 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 377.984 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;histogram_Pipeline_loop_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_7&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_7&apos; (loop &apos;loop_7&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_7_addr_write_ln152&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:152) of variable &apos;add_ln152&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:152 on array &apos;results_7&apos; and &apos;load&apos; operation 32 bit (&apos;results_7_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:152) on array &apos;results_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_7&apos; (loop &apos;loop_7&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_7_addr_write_ln152&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:152) of variable &apos;add_ln152&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:152 on array &apos;results_7&apos; and &apos;load&apos; operation 32 bit (&apos;results_7_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:152) on array &apos;results_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;histogram_Pipeline_loop_7&apos; (loop &apos;loop_7&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;results_7_addr_write_ln152&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:152) of variable &apos;add_ln152&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:152 on array &apos;results_7&apos; and &apos;load&apos; operation 32 bit (&apos;results_7_load&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:152) on array &apos;results_7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 4, Depth = 6, loop &apos;loop_7&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.856 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;histogram_Pipeline_loop_7&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln149&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:149) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:149 [4]  (1.588 ns)
	&apos;load&apos; operation 13 bit (&apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:149) on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:149 [7]  (0.000 ns)
	&apos;icmp&apos; operation 1 bit (&apos;icmp_ln149&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:149) [8]  (1.679 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln149&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:149) of variable &apos;add_ln149&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:149 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:149 [74]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 378.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 378.629 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;histogram_Pipeline_loop_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;loop_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop &apos;loop_8&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (4.826 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;histogram_Pipeline_loop_8&apos; consists of the following:
	&apos;store&apos; operation 0 bit (&apos;i_write_ln165&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:165) of constant 0 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:165 [11]  (1.588 ns)
	&apos;load&apos; operation 3 bit (&apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:165) on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:165 [14]  (0.000 ns)
	&apos;add&apos; operation 3 bit (&apos;add_ln165&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:165) [16]  (1.650 ns)
	&apos;store&apos; operation 0 bit (&apos;i_write_ln165&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:165) of variable &apos;add_ln165&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:165 on local variable &apos;i&apos;, benchmarks/jianyicheng/histogram2/src/histogram.cpp:165 [48]  (1.588 ns)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 379.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 379.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;histogram&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 379.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 379.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 379.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 379.125 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_177_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_177_1&apos; pipeline &apos;VITIS_LOOP_177_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_16ns_8ns_7_20_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_177_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 380.469 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main_Pipeline_VITIS_LOOP_188_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;main_Pipeline_VITIS_LOOP_188_2&apos; pipeline &apos;VITIS_LOOP_188_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main_Pipeline_VITIS_LOOP_188_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 384.059 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;histogram_Pipeline_loop_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;histogram_Pipeline_loop_0&apos; pipeline &apos;loop_0&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;histogram_Pipeline_loop_0&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 385.250 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;histogram_Pipeline_loop_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;histogram_Pipeline_loop_1&apos; pipeline &apos;loop_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;histogram_Pipeline_loop_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 386.945 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;histogram_Pipeline_loop_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;histogram_Pipeline_loop_2&apos; pipeline &apos;loop_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;histogram_Pipeline_loop_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 388.531 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;histogram_Pipeline_loop_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;histogram_Pipeline_loop_3&apos; pipeline &apos;loop_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;histogram_Pipeline_loop_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 390.262 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;histogram_Pipeline_loop_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;histogram_Pipeline_loop_4&apos; pipeline &apos;loop_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;histogram_Pipeline_loop_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 391.887 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;histogram_Pipeline_loop_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;histogram_Pipeline_loop_5&apos; pipeline &apos;loop_5&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;histogram_Pipeline_loop_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 393.559 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;histogram_Pipeline_loop_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;histogram_Pipeline_loop_6&apos; pipeline &apos;loop_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;histogram_Pipeline_loop_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 395.184 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;histogram_Pipeline_loop_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;histogram_Pipeline_loop_7&apos; pipeline &apos;loop_7&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;histogram_Pipeline_loop_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 396.855 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;histogram_Pipeline_loop_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;histogram_Pipeline_loop_8&apos; pipeline &apos;loop_8&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;histogram_Pipeline_loop_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 398.398 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;histogram&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;histogram&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 400.066 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;main&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;main&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;main&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_array_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_results_0_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;main_results_RAM_AUTO_0R0W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 401.633 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 404.543 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 409.227 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for main." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 194.86 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 4.59 seconds. CPU system time: 0.74 seconds. Elapsed time: 10.01 seconds; current allocated memory: 177.535 MB." resolution=""/>
</Messages>
