library ieee;
use ieee.std_logic_1164.all;

entity detector of 
port( x: in std_logic_vector(3 downto 0);
		y: out std_logic;)

end detector;

architecture a1 of detector is
begin
detector: process(x)
begin
if x = "0000" or "0100" or "1000" or "1110" then 
	y <= "1";
else y <= "0";
end if;
end process;
end a1;
