{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1576388190746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1576388190756 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 15 14:36:30 2019 " "Processing started: Sun Dec 15 14:36:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1576388190756 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388190756 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388190756 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1576388191832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1576388191832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "src/verilog/clock_divider.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/chatter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/chatter.v" { { "Info" "ISGN_ENTITY_NAME" "1 chatter " "Found entity 1: chatter" {  } { { "src/verilog/chatter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/chatter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/ttm4.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/ttm4.v" { { "Info" "ISGN_ENTITY_NAME" "1 TTM4 " "Found entity 1: TTM4" {  } { { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTERS " "Found entity 1: REGISTERS" {  } { { "src/verilog/REGISTERS.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "src/verilog/PC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Found entity 1: MEMORY" {  } { { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205292 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SP.v(24) " "Verilog HDL warning at SP.v(24): extended using \"x\" or \"z\"" {  } { { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576388205300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/sp.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/sp.v" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_DECODER " "Found entity 1: INSTRUCTION_DECODER" {  } { { "src/verilog/INSTRUCTION_DECODER.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "src/verilog/ALU.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/register_a.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/register_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_A " "Found entity 1: REGISTER_A" {  } { { "src/verilog/REGISTER_A.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_A.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/register_b.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/register_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER_B " "Found entity 1: REGISTER_B" {  } { { "src/verilog/REGISTER_B.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_B.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/srm2b256slmx.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/srm2b256slmx.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_SRM2B256SLMX " "Found entity 1: LOGIC_SRM2B256SLMX" {  } { { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/4030.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/4030.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_4030 " "Found entity 1: LOGIC_4030" {  } { { "src/verilog/logic/4030.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4030.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205360 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "4053.v(21) " "Verilog HDL warning at 4053.v(21): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/4053.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576388205366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/4053.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/4053.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_4053 " "Found entity 1: LOGIC_4053" {  } { { "src/verilog/logic/4053.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc08.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc08.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC08 " "Found entity 1: LOGIC_74HC08" {  } { { "src/verilog/logic/74HC08.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC08.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc32.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc32.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC32 " "Found entity 1: LOGIC_74HC32" {  } { { "src/verilog/logic/74HC32.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc138.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc138.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC138 " "Found entity 1: LOGIC_74HC138" {  } { { "src/verilog/logic/74HC138.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC138.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc125.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc125.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC125 " "Found entity 1: LOGIC_74HC125" {  } { { "src/verilog/logic/74HC125.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC125.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc161.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc161.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC161 " "Found entity 1: LOGIC_74HC161" {  } { { "src/verilog/logic/74HC161.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC161.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc191.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc191.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC191 " "Found entity 1: LOGIC_74HC191" {  } { { "src/verilog/logic/74HC191.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC191.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc221.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc221.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC221 " "Found entity 1: LOGIC_74HC221" {  } { { "src/verilog/logic/74HC221.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC221.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205443 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74HC245.v(15) " "Verilog HDL warning at 74HC245.v(15): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 15 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576388205449 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74HC245.v(16) " "Verilog HDL warning at 74HC245.v(16): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576388205449 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74HC245.v(17) " "Verilog HDL warning at 74HC245.v(17): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576388205449 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "74HC245.v(18) " "Verilog HDL warning at 74HC245.v(18): extended using \"x\" or \"z\"" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1576388205449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc245.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc245.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC245 " "Found entity 1: LOGIC_74HC245" {  } { { "src/verilog/logic/74HC245.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc257.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc257.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC257 " "Found entity 1: LOGIC_74HC257" {  } { { "src/verilog/logic/74HC257.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC257.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc259.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc259.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC259 " "Found entity 1: LOGIC_74HC259" {  } { { "src/verilog/logic/74HC259.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc283.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc283.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC283 " "Found entity 1: LOGIC_74HC283" {  } { { "src/verilog/logic/74HC283.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC283.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/logic/74hc373.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/logic/74hc373.v" { { "Info" "ISGN_ENTITY_NAME" "1 LOGIC_74HC373 " "Found entity 1: LOGIC_74HC373" {  } { { "src/verilog/logic/74HC373.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC373.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/verilog/ip/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/verilog/ip/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1576388205646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:U_CLOCK_1ms " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:U_CLOCK_1ms\"" {  } { { "src/verilog/top.v" "U_CLOCK_1ms" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chatter chatter:U_KEY_1 " "Elaborating entity \"chatter\" for hierarchy \"chatter:U_KEY_1\"" {  } { { "src/verilog/top.v" "U_KEY_1" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TTM4 TTM4:U_TTM4 " "Elaborating entity \"TTM4\" for hierarchy \"TTM4:U_TTM4\"" {  } { { "src/verilog/top.v" "U_TTM4" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTERS TTM4:U_TTM4\|REGISTERS:U_REGISTERS " "Elaborating entity \"REGISTERS\" for hierarchy \"TTM4:U_TTM4\|REGISTERS:U_REGISTERS\"" {  } { { "src/verilog/TTM4.v" "U_REGISTERS" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|PC:U_PC " "Elaborating entity \"PC\" for hierarchy \"TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|PC:U_PC\"" {  } { { "src/verilog/REGISTERS.v" "U_PC" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC161 TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|PC:U_PC\|LOGIC_74HC161:U_COUNTER1 " "Elaborating entity \"LOGIC_74HC161\" for hierarchy \"TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|PC:U_PC\|LOGIC_74HC161:U_COUNTER1\"" {  } { { "src/verilog/PC.v" "U_COUNTER1" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC373 TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|PC:U_PC\|LOGIC_74HC373:U_TRISTATE " "Elaborating entity \"LOGIC_74HC373\" for hierarchy \"TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|PC:U_PC\|LOGIC_74HC373:U_TRISTATE\"" {  } { { "src/verilog/PC.v" "U_TRISTATE" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC125 TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|LOGIC_74HC125:U_JP_TRISTATE1 " "Elaborating entity \"LOGIC_74HC125\" for hierarchy \"TTM4:U_TTM4\|REGISTERS:U_REGISTERS\|LOGIC_74HC125:U_JP_TRISTATE1\"" {  } { { "src/verilog/REGISTERS.v" "U_JP_TRISTATE1" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK " "Elaborating entity \"MEMORY\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\"" {  } { { "src/verilog/TTM4.v" "U_MEMORY_BLOCK" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_SRM2B256SLMX TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1 " "Elaborating entity \"LOGIC_SRM2B256SLMX\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\"" {  } { { "src/verilog/MEMORY.v" "U_SRAM1" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY " "Elaborating entity \"SRAM\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\"" {  } { { "src/verilog/logic/SRM2B256SLMX.v" "U_MEMORY" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "src/verilog/ip/SRAM.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\"" {  } { { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component " "Instantiated megafunction \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1576388205871 ""}  } { { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1576388205871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7g1 " "Found entity 1: altsyncram_f7g1" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388205962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388205962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f7g1 TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated " "Elaborating entity \"altsyncram_f7g1\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388205966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_fsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fsa " "Found entity 1: decode_fsa" {  } { { "db/decode_fsa.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/decode_fsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388206046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388206046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_fsa TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|decode_fsa:decode3 " "Elaborating entity \"decode_fsa\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|decode_fsa:decode3\"" {  } { { "db/altsyncram_f7g1.tdf" "decode3" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmb " "Found entity 1: mux_vmb" {  } { { "db/mux_vmb.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/mux_vmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1576388206140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388206140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmb TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|mux_vmb:mux2 " "Elaborating entity \"mux_vmb\" for hierarchy \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|mux_vmb:mux2\"" {  } { { "db/altsyncram_f7g1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_DECODER TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER " "Elaborating entity \"INSTRUCTION_DECODER\" for hierarchy \"TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\"" {  } { { "src/verilog/TTM4.v" "U_INSTRUCTION_DECODER" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_4053 TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\|LOGIC_4053:U_MULTIPLEXER3 " "Elaborating entity \"LOGIC_4053\" for hierarchy \"TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\|LOGIC_4053:U_MULTIPLEXER3\"" {  } { { "src/verilog/INSTRUCTION_DECODER.v" "U_MULTIPLEXER3" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC221 TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\|LOGIC_74HC221:U_MULTIVIBRATOR " "Elaborating entity \"LOGIC_74HC221\" for hierarchy \"TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\|LOGIC_74HC221:U_MULTIVIBRATOR\"" {  } { { "src/verilog/INSTRUCTION_DECODER.v" "U_MULTIVIBRATOR" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC138 TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\|LOGIC_74HC138:U_MULTIPLEXER1 " "Elaborating entity \"LOGIC_74HC138\" for hierarchy \"TTM4:U_TTM4\|INSTRUCTION_DECODER:U_INSTRUCTION_DECODER\|LOGIC_74HC138:U_MULTIPLEXER1\"" {  } { { "src/verilog/INSTRUCTION_DECODER.v" "U_MULTIPLEXER1" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP TTM4:U_TTM4\|SP:U_STACK_POINTER " "Elaborating entity \"SP\" for hierarchy \"TTM4:U_TTM4\|SP:U_STACK_POINTER\"" {  } { { "src/verilog/TTM4.v" "U_STACK_POINTER" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC245 TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_74HC245:U_TRISTATE " "Elaborating entity \"LOGIC_74HC245\" for hierarchy \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_74HC245:U_TRISTATE\"" {  } { { "src/verilog/SP.v" "U_TRISTATE" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC191 TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_74HC191:U_COUNTER1 " "Elaborating entity \"LOGIC_74HC191\" for hierarchy \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_74HC191:U_COUNTER1\"" {  } { { "src/verilog/SP.v" "U_COUNTER1" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_A TTM4:U_TTM4\|REGISTER_A:U_REGSITERA " "Elaborating entity \"REGISTER_A\" for hierarchy \"TTM4:U_TTM4\|REGISTER_A:U_REGSITERA\"" {  } { { "src/verilog/TTM4.v" "U_REGSITERA" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER_B TTM4:U_TTM4\|REGISTER_B:U_REGSITERB " "Elaborating entity \"REGISTER_B\" for hierarchy \"TTM4:U_TTM4\|REGISTER_B:U_REGSITERB\"" {  } { { "src/verilog/TTM4.v" "U_REGSITERB" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU TTM4:U_TTM4\|ALU:U_ALU " "Elaborating entity \"ALU\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\"" {  } { { "src/verilog/TTM4.v" "U_ALU" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC283 TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC283:U_ADDER " "Elaborating entity \"LOGIC_74HC283\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC283:U_ADDER\"" {  } { { "src/verilog/ALU.v" "U_ADDER" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC08 TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC08:U_AND " "Elaborating entity \"LOGIC_74HC08\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC08:U_AND\"" {  } { { "src/verilog/ALU.v" "U_AND" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC32 TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC32:U_OR " "Elaborating entity \"LOGIC_74HC32\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC32:U_OR\"" {  } { { "src/verilog/ALU.v" "U_OR" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_4030 TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_4030:U_XOR " "Elaborating entity \"LOGIC_4030\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_4030:U_XOR\"" {  } { { "src/verilog/ALU.v" "U_XOR" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC257 TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC257:U_Y_TRISTATE " "Elaborating entity \"LOGIC_74HC257\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC257:U_Y_TRISTATE\"" {  } { { "src/verilog/ALU.v" "U_Y_TRISTATE" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LOGIC_74HC259 TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC259:U_DECODER " "Elaborating entity \"LOGIC_74HC259\" for hierarchy \"TTM4:U_TTM4\|ALU:U_ALU\|LOGIC_74HC259:U_DECODER\"" {  } { { "src/verilog/ALU.v" "U_DECODER" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388206423 ""}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "DECODER DECODER 74HC259.v(13) " "Verilog HDL warning at 74HC259.v(13): variable DECODER in static task or function DECODER may have unintended latch behavior" {  } { { "src/verilog/logic/74HC259.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v" 13 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1576388206423 "|top|ALU:U_ALU|LOGIC_74HC259:U_DECODER"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "DECODER 74HC259.v(13) " "Verilog HDL Function Declaration warning at 74HC259.v(13): function \"DECODER\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "src/verilog/logic/74HC259.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v" 13 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1576388206423 "|top|ALU:U_ALU|LOGIC_74HC259:U_DECODER"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DECODER 0 74HC259.v(13) " "Net \"DECODER\" at 74HC259.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "src/verilog/logic/74HC259.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1576388206423 "|top|ALU:U_ALU|LOGIC_74HC259:U_DECODER"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a8 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a9 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a10 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a11 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a12 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a13 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a14 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a15 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a16 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a17 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a18 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a19 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a20 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a21 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a22 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a23 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a24 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a25 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a26 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a27 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a28 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a29 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a30 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a31 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a8 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a9 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a10 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a11 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a12 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a13 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a14 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a15 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a16 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a17 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a18 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a19 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a20 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a21 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a22 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a23 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a24 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a25 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a26 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a27 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a28 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a29 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a30 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a31 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a8 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a9 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a10 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 278 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a11 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a12 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 324 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a13 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 347 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a14 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 370 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a15 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 393 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a16 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 416 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a17 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 439 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a18 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 462 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a19 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a20 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 508 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a21 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 531 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a22 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 554 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a23 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a24 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 600 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a25 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a26 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a27 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a28 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 692 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a29 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a30 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 738 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a31 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206644 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576388206644 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576388206644 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a0 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a1 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a2 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a3 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a4 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a5 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a6 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a7 " "Synthesized away node \"TTM4:U_TTM4\|SP:U_STACK_POINTER\|LOGIC_SRM2B256SLMX:U_SRAM\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/SP.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v" 35 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 114 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|SP:U_STACK_POINTER|LOGIC_SRM2B256SLMX:U_SRAM|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a0 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a1 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a2 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a3 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a4 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a5 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a6 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a7 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM2\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 33 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM2|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a0 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 48 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a1 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 71 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a2 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a3 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a4 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 140 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a5 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a6 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a7 " "Synthesized away node \"TTM4:U_TTM4\|MEMORY:U_MEMORY_BLOCK\|LOGIC_SRM2B256SLMX:U_SRAM1\|SRAM:U_MEMORY\|altsyncram:altsyncram_component\|altsyncram_f7g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_f7g1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/db/altsyncram_f7g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "src/verilog/ip/SRAM.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v" 88 0 0 } } { "src/verilog/logic/SRM2B256SLMX.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v" 38 0 0 } } { "src/verilog/MEMORY.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v" 24 0 0 } } { "src/verilog/TTM4.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/TTM4.v" 74 0 0 } } { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 35 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388206660 "|top|TTM4:U_TTM4|MEMORY:U_MEMORY_BLOCK|LOGIC_SRM2B256SLMX:U_SRAM1|SRAM:U_MEMORY|altsyncram:altsyncram_component|altsyncram_f7g1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1576388206660 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1576388206660 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1576388207036 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_BO GND " "Pin \"LED_BO\" is stuck at GND" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576388207087 "|top|LED_BO"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576388207087 "|top|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576388207087 "|top|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576388207087 "|top|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1576388207087 "|top|LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1576388207087 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1576388207099 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/output_files/top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388207254 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1576388207523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1576388207523 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388207643 "|top|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388207643 "|top|CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388207643 "|top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388207643 "|top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388207643 "|top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/verilog/top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1576388207643 "|top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1576388207643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1576388207643 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1576388207643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1576388207643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1576388207717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 15 14:36:47 2019 " "Processing ended: Sun Dec 15 14:36:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1576388207717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1576388207717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1576388207717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1576388207717 ""}
