--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/media/omar/Documentos/xilinx_ubuntu/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml vga_top.twx vga_top.ncd -o
vga_top.twr vga_top.pcf -ucf elbertv2.ucf

Design file:              vga_top.ncd
Physical constraint file: vga_top.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Inst_vga_clk_25/DCM_SP_INST/CLKIN
  Logical resource: Inst_vga_clk_25/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLKIN_IBUFG_OUT_OBUF
--------------------------------------------------------------------------------
Slack: 63.333ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: Inst_vga_clk_25/DCM_SP_INST/CLKIN
  Logical resource: Inst_vga_clk_25/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLKIN_IBUFG_OUT_OBUF
--------------------------------------------------------------------------------
Slack: 79.763ns (period - min period limit)
  Period: 83.333ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: Inst_vga_clk_25/DCM_SP_INST/CLKIN
  Logical resource: Inst_vga_clk_25/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: CLKIN_IBUFG_OUT_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "Inst_vga_clk_25/CLKFX_BUF" derived 
from  NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;  divided by 
2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 248 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.877ns.
--------------------------------------------------------------------------------

Paths for end point Inst_VGA_sync/ENABLE_H (SLICE_X8Y23.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_2 (FF)
  Destination:          Inst_VGA_sync/ENABLE_H (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 2)
  Clock Path Skew:      -0.070ns (0.216 - 0.286)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_2 to Inst_VGA_sync/ENABLE_H
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.YQ       Tcko                  0.596   Inst_VGA_sync/h_count<3>
                                                       Inst_VGA_sync/h_count_2
    SLICE_X9Y23.F1       net (fanout=4)        1.164   Inst_VGA_sync/h_count<2>
    SLICE_X9Y23.X        Tilo                  0.562   Inst_VGA_sync/ENABLE_H_mux000064
                                                       Inst_VGA_sync/ENABLE_H_mux000064
    SLICE_X8Y22.F3       net (fanout=1)        0.510   Inst_VGA_sync/ENABLE_H_mux000064
    SLICE_X8Y22.X        Tilo                  0.601   Inst_VGA_sync/ENABLE_H_mux000085
                                                       Inst_VGA_sync/ENABLE_H_mux000085
    SLICE_X8Y23.SR       net (fanout=1)        0.941   Inst_VGA_sync/ENABLE_H_mux000085
    SLICE_X8Y23.CLK      Tsrck                 0.433   Inst_VGA_sync/ENABLE_H
                                                       Inst_VGA_sync/ENABLE_H
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (2.192ns logic, 2.615ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_9 (FF)
  Destination:          Inst_VGA_sync/ENABLE_H (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.376ns (Levels of Logic = 2)
  Clock Path Skew:      -0.073ns (0.216 - 0.289)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_9 to Inst_VGA_sync/ENABLE_H
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y26.XQ       Tcko                  0.521   Inst_VGA_sync/h_count<9>
                                                       Inst_VGA_sync/h_count_9
    SLICE_X8Y22.G3       net (fanout=6)        1.229   Inst_VGA_sync/h_count<9>
    SLICE_X8Y22.Y        Tilo                  0.616   Inst_VGA_sync/ENABLE_H_mux000085
                                                       Inst_VGA_sync/ENABLE_H_mux000072
    SLICE_X8Y22.F4       net (fanout=1)        0.035   Inst_VGA_sync/ENABLE_H_mux000072/O
    SLICE_X8Y22.X        Tilo                  0.601   Inst_VGA_sync/ENABLE_H_mux000085
                                                       Inst_VGA_sync/ENABLE_H_mux000085
    SLICE_X8Y23.SR       net (fanout=1)        0.941   Inst_VGA_sync/ENABLE_H_mux000085
    SLICE_X8Y23.CLK      Tsrck                 0.433   Inst_VGA_sync/ENABLE_H
                                                       Inst_VGA_sync/ENABLE_H
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (2.171ns logic, 2.205ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.745ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_6 (FF)
  Destination:          Inst_VGA_sync/ENABLE_H (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.216 - 0.251)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_6 to Inst_VGA_sync/ENABLE_H
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y23.XQ      Tcko                  0.521   Inst_VGA_sync/h_count<6>
                                                       Inst_VGA_sync/h_count_6
    SLICE_X9Y23.F4       net (fanout=6)        0.652   Inst_VGA_sync/h_count<6>
    SLICE_X9Y23.X        Tilo                  0.562   Inst_VGA_sync/ENABLE_H_mux000064
                                                       Inst_VGA_sync/ENABLE_H_mux000064
    SLICE_X8Y22.F3       net (fanout=1)        0.510   Inst_VGA_sync/ENABLE_H_mux000064
    SLICE_X8Y22.X        Tilo                  0.601   Inst_VGA_sync/ENABLE_H_mux000085
                                                       Inst_VGA_sync/ENABLE_H_mux000085
    SLICE_X8Y23.SR       net (fanout=1)        0.941   Inst_VGA_sync/ENABLE_H_mux000085
    SLICE_X8Y23.CLK      Tsrck                 0.433   Inst_VGA_sync/ENABLE_H
                                                       Inst_VGA_sync/ENABLE_H
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (2.117ns logic, 2.103ns route)
                                                       (50.2% logic, 49.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_sync/h_count_6 (SLICE_X10Y23.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_7 (FF)
  Destination:          Inst_VGA_sync/h_count_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.214 - 0.281)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_7 to Inst_VGA_sync/h_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.XQ       Tcko                  0.521   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_7
    SLICE_X7Y22.G4       net (fanout=4)        0.628   Inst_VGA_sync/h_count<7>
    SLICE_X7Y22.Y        Tilo                  0.561   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X7Y22.F3       net (fanout=1)        0.021   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X7Y22.X        Tilo                  0.562   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X10Y22.F3      net (fanout=3)        0.291   Inst_VGA_sync/h_sync_and0000
    SLICE_X10Y22.X       Tilo                  0.601   Inst_VGA_sync/N6
                                                       Inst_VGA_sync/h_count_mux0002<3>21
    SLICE_X10Y23.SR      net (fanout=2)        0.558   Inst_VGA_sync/N6
    SLICE_X10Y23.CLK     Tsrck                 0.433   Inst_VGA_sync/h_count<6>
                                                       Inst_VGA_sync/h_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (2.678ns logic, 1.498ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_1 (FF)
  Destination:          Inst_VGA_sync/h_count_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.214 - 0.281)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_1 to Inst_VGA_sync/h_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.YQ       Tcko                  0.596   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_1
    SLICE_X7Y22.G1       net (fanout=4)        0.515   Inst_VGA_sync/h_count<1>
    SLICE_X7Y22.Y        Tilo                  0.561   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X7Y22.F3       net (fanout=1)        0.021   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X7Y22.X        Tilo                  0.562   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X10Y22.F3      net (fanout=3)        0.291   Inst_VGA_sync/h_sync_and0000
    SLICE_X10Y22.X       Tilo                  0.601   Inst_VGA_sync/N6
                                                       Inst_VGA_sync/h_count_mux0002<3>21
    SLICE_X10Y23.SR      net (fanout=2)        0.558   Inst_VGA_sync/N6
    SLICE_X10Y23.CLK     Tsrck                 0.433   Inst_VGA_sync/h_count<6>
                                                       Inst_VGA_sync/h_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (2.753ns logic, 1.385ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_3 (FF)
  Destination:          Inst_VGA_sync/h_count_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.214 - 0.286)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_3 to Inst_VGA_sync/h_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.XQ       Tcko                  0.521   Inst_VGA_sync/h_count<3>
                                                       Inst_VGA_sync/h_count_3
    SLICE_X7Y22.G2       net (fanout=4)        0.505   Inst_VGA_sync/h_count<3>
    SLICE_X7Y22.Y        Tilo                  0.561   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X7Y22.F3       net (fanout=1)        0.021   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X7Y22.X        Tilo                  0.562   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X10Y22.F3      net (fanout=3)        0.291   Inst_VGA_sync/h_sync_and0000
    SLICE_X10Y22.X       Tilo                  0.601   Inst_VGA_sync/N6
                                                       Inst_VGA_sync/h_count_mux0002<3>21
    SLICE_X10Y23.SR      net (fanout=2)        0.558   Inst_VGA_sync/N6
    SLICE_X10Y23.CLK     Tsrck                 0.433   Inst_VGA_sync/h_count<6>
                                                       Inst_VGA_sync/h_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (2.678ns logic, 1.375ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_sync/h_count_5 (SLICE_X11Y23.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_7 (FF)
  Destination:          Inst_VGA_sync/h_count_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.176ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.214 - 0.281)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_7 to Inst_VGA_sync/h_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.XQ       Tcko                  0.521   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_7
    SLICE_X7Y22.G4       net (fanout=4)        0.628   Inst_VGA_sync/h_count<7>
    SLICE_X7Y22.Y        Tilo                  0.561   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X7Y22.F3       net (fanout=1)        0.021   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X7Y22.X        Tilo                  0.562   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X10Y22.F3      net (fanout=3)        0.291   Inst_VGA_sync/h_sync_and0000
    SLICE_X10Y22.X       Tilo                  0.601   Inst_VGA_sync/N6
                                                       Inst_VGA_sync/h_count_mux0002<3>21
    SLICE_X11Y23.SR      net (fanout=2)        0.558   Inst_VGA_sync/N6
    SLICE_X11Y23.CLK     Tsrck                 0.433   Inst_VGA_sync/h_count<5>
                                                       Inst_VGA_sync/h_count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.176ns (2.678ns logic, 1.498ns route)
                                                       (64.1% logic, 35.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.795ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_1 (FF)
  Destination:          Inst_VGA_sync/h_count_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.138ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.214 - 0.281)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_1 to Inst_VGA_sync/h_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.YQ       Tcko                  0.596   Inst_VGA_sync/h_count<7>
                                                       Inst_VGA_sync/h_count_1
    SLICE_X7Y22.G1       net (fanout=4)        0.515   Inst_VGA_sync/h_count<1>
    SLICE_X7Y22.Y        Tilo                  0.561   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X7Y22.F3       net (fanout=1)        0.021   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X7Y22.X        Tilo                  0.562   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X10Y22.F3      net (fanout=3)        0.291   Inst_VGA_sync/h_sync_and0000
    SLICE_X10Y22.X       Tilo                  0.601   Inst_VGA_sync/N6
                                                       Inst_VGA_sync/h_count_mux0002<3>21
    SLICE_X11Y23.SR      net (fanout=2)        0.558   Inst_VGA_sync/N6
    SLICE_X11Y23.CLK     Tsrck                 0.433   Inst_VGA_sync/h_count<5>
                                                       Inst_VGA_sync/h_count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.138ns (2.753ns logic, 1.385ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_VGA_sync/h_count_3 (FF)
  Destination:          Inst_VGA_sync/h_count_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.053ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.214 - 0.286)
  Source Clock:         clk_25 rising at 0.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Inst_VGA_sync/h_count_3 to Inst_VGA_sync/h_count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.XQ       Tcko                  0.521   Inst_VGA_sync/h_count<3>
                                                       Inst_VGA_sync/h_count_3
    SLICE_X7Y22.G2       net (fanout=4)        0.505   Inst_VGA_sync/h_count<3>
    SLICE_X7Y22.Y        Tilo                  0.561   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000_SW0
    SLICE_X7Y22.F3       net (fanout=1)        0.021   Inst_VGA_sync/h_sync_and0000_SW0/O
    SLICE_X7Y22.X        Tilo                  0.562   Inst_VGA_sync/h_sync_and0000
                                                       Inst_VGA_sync/h_sync_and0000
    SLICE_X10Y22.F3      net (fanout=3)        0.291   Inst_VGA_sync/h_sync_and0000
    SLICE_X10Y22.X       Tilo                  0.601   Inst_VGA_sync/N6
                                                       Inst_VGA_sync/h_count_mux0002<3>21
    SLICE_X11Y23.SR      net (fanout=2)        0.558   Inst_VGA_sync/N6
    SLICE_X11Y23.CLK     Tsrck                 0.433   Inst_VGA_sync/h_count<5>
                                                       Inst_VGA_sync/h_count_5
    -------------------------------------------------  ---------------------------
    Total                                      4.053ns (2.678ns logic, 1.375ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "Inst_vga_clk_25/CLKFX_BUF" derived from
 NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS 

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_sync/clk_2_cnt_4 (SLICE_X14Y23.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_sync/clk_2_cnt_3 (FF)
  Destination:          Inst_VGA_sync/clk_2_cnt_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.995ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (0.024 - 0.016)
  Source Clock:         clk_25 rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_VGA_sync/clk_2_cnt_3 to Inst_VGA_sync/clk_2_cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.XQ      Tcko                  0.417   Inst_VGA_sync/clk_2_cnt<3>
                                                       Inst_VGA_sync/clk_2_cnt_3
    SLICE_X14Y23.CE      net (fanout=5)        0.578   Inst_VGA_sync/clk_2_cnt<3>
    SLICE_X14Y23.CLK     Tckce       (-Th)     0.000   Inst_VGA_sync/clk_2_cnt<4>
                                                       Inst_VGA_sync/clk_2_cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      0.995ns (0.417ns logic, 0.578ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_sync/ENABLE_H (SLICE_X8Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_sync/ENABLE_H (FF)
  Destination:          Inst_VGA_sync/ENABLE_H (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25 rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_VGA_sync/ENABLE_H to Inst_VGA_sync/ENABLE_H
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.XQ       Tcko                  0.417   Inst_VGA_sync/ENABLE_H
                                                       Inst_VGA_sync/ENABLE_H
    SLICE_X8Y23.F4       net (fanout=11)       0.254   Inst_VGA_sync/ENABLE_H
    SLICE_X8Y23.CLK      Tckf        (-Th)    -0.438   Inst_VGA_sync/ENABLE_H
                                                       Inst_VGA_sync/ENABLE_H_mux0000991
                                                       Inst_VGA_sync/ENABLE_H
    -------------------------------------------------  ---------------------------
    Total                                      1.109ns (0.855ns logic, 0.254ns route)
                                                       (77.1% logic, 22.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_VGA_sync/clk_2 (SLICE_X15Y20.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_VGA_sync/clk_2_cnt_3 (FF)
  Destination:          Inst_VGA_sync/clk_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.160ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.019 - 0.016)
  Source Clock:         clk_25 rising at 40.000ns
  Destination Clock:    clk_25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Inst_VGA_sync/clk_2_cnt_3 to Inst_VGA_sync/clk_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.XQ      Tcko                  0.417   Inst_VGA_sync/clk_2_cnt<3>
                                                       Inst_VGA_sync/clk_2_cnt_3
    SLICE_X15Y20.F4      net (fanout=5)        0.337   Inst_VGA_sync/clk_2_cnt<3>
    SLICE_X15Y20.CLK     Tckf        (-Th)    -0.406   Inst_VGA_sync/clk_2
                                                       Inst_VGA_sync/clk_2_mux0000
                                                       Inst_VGA_sync/clk_2
    -------------------------------------------------  ---------------------------
    Total                                      1.160ns (0.823ns logic, 0.337ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "Inst_vga_clk_25/CLKFX_BUF" derived from
 NET "CLKIN_IBUFG_OUT_OBUF" PERIOD = 83.3333333 ns HIGH 50%;
 divided by 2.08 to 40.000 nS and duty cycle corrected to HIGH 19.999 nS 

--------------------------------------------------------------------------------
Slack: 36.998ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: Inst_vga_clk_25/DCM_SP_INST/CLKFX
  Logical resource: Inst_vga_clk_25/DCM_SP_INST/CLKFX
  Location pin: DCM_X0Y0.CLKFX
  Clock network: Inst_vga_clk_25/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 37.237ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 2.763ns (361.925MHz) (Trper_CLKA)
  Physical resource: Inst_rom_2/Mrom_rdata_rom0000/CLKA
  Logical resource: Inst_rom_2/Mrom_rdata_rom0000/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: clk_25
--------------------------------------------------------------------------------
Slack: 38.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 19.999ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: Inst_VGA_sync/clk_2_cnt<3>/CLK
  Logical resource: Inst_VGA_sync/clk_2_cnt_3/CK
  Location pin: SLICE_X14Y20.CLK
  Clock network: clk_25
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for CLKIN_IBUFG_OUT_OBUF
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|CLKIN_IBUFG_OUT_OBUF           |     83.333ns|     20.000ns|     10.160ns|            0|            0|            0|          248|
| Inst_vga_clk_25/CLKFX_BUF     |     40.000ns|      4.877ns|          N/A|            0|            0|          248|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_12
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_12         |    4.877|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 248 paths, 0 nets, and 136 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Oct 27 00:46:27 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 368 MB



