

================================================================
== Vivado HLS Report for 'uart_wrapper_do_action2'
================================================================
* Date:           Wed Jan 17 14:58:17 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.82|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|    5|    5|    5|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    4|    4|         4|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      8|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     72|
|Register         |        -|      -|      29|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      29|     80|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state2  |    or    |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   8|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |FIFO_O_1_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm       |  27|          5|    1|          5|
    |s_blk_n         |   9|          2|    1|          2|
    |s_din           |  27|          5|    8|         40|
    +----------------+----+-----------+-----+-----------+
    |Total           |  72|         14|   11|         49|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  5|   0|    5|          0|
    |tmp_3_reg_222  |  8|   0|    8|          0|
    |tmp_5_reg_227  |  8|   0|    8|          0|
    |tmp_7_reg_232  |  8|   0|    8|          0|
    +---------------+---+----+-----+-----------+
    |Total          | 29|   0|   29|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | uart_wrapper::do_action2 | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | uart_wrapper::do_action2 | return value |
|s_din             | out |    8|   ap_fifo  |             s            |    pointer   |
|s_full_n          |  in |    1|   ap_fifo  |             s            |    pointer   |
|s_write           | out |    1|   ap_fifo  |             s            |    pointer   |
|FIFO_O_1_dout     |  in |   32|   ap_fifo  |         FIFO_O_1         |    pointer   |
|FIFO_O_1_empty_n  |  in |    1|   ap_fifo  |         FIFO_O_1         |    pointer   |
|FIFO_O_1_read     | out |    1|   ap_fifo  |         FIFO_O_1         |    pointer   |
+------------------+-----+-----+------------+--------------------------+--------------+

