Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb 28 16:14:30 2025
| Host         : DESKTOP-R2MU3CQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file d_active_timing_summary_routed.rpt -pb d_active_timing_summary_routed.pb -rpx d_active_timing_summary_routed.rpx -warn_on_violation
| Design       : d_active
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule      Severity          Description                                         Violations  
--------  ----------------  --------------------------------------------------  ----------  
TIMING-2  Critical Warning  Invalid primary clock source pin                    1           
TIMING-4  Critical Warning  Invalid primary clock redefinition on a clock tree  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.303        0.000                      0               132887        0.016        0.000                      0               132887        1.100        0.000                       0                 67706  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                        Waveform(ns)         Period(ns)      Frequency(MHz)
-----                        ------------         ----------      --------------
clk_wiz_0_inst/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0         {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz_0         {0.000 5.000}        10.000          100.000         
sys_clk_p                    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz_0_inst/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0               0.303        0.000                      0               132887        0.016        0.000                      0               132887        4.146        0.000                       0                 67702  
  clkfbout_clk_wiz_0                                                                                                                                                           8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz_0_inst/inst/clk_in1
  To Clock:  clk_wiz_0_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz_0_inst/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_0_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 acitve_learning_inst/dis_en1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/genblk1[114].dis_reg1_reg[114][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.379ns (3.983%)  route 9.138ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 7.122 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.545ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.365    -3.545    acitve_learning_inst/clk_out1
    SLICE_X77Y172        FDCE                                         r  acitve_learning_inst/dis_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y172        FDCE (Prop_fdce_C_Q)         0.379    -3.166 r  acitve_learning_inst/dis_en1_reg/Q
                         net (fo=1001, routed)        9.138     5.971    acitve_learning_inst/dis_en1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[114].dis_reg1_reg[114][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.430     7.122    acitve_learning_inst/clk_out1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[114].dis_reg1_reg[114][0]/C
                         clock pessimism             -0.602     6.519    
                         clock uncertainty           -0.077     6.442    
    SLICE_X97Y81         FDCE (Setup_fdce_C_CE)      -0.168     6.274    acitve_learning_inst/genblk1[114].dis_reg1_reg[114][0]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 acitve_learning_inst/dis_en1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/genblk1[114].dis_reg1_reg[114][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.379ns (3.983%)  route 9.138ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 7.122 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.545ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.365    -3.545    acitve_learning_inst/clk_out1
    SLICE_X77Y172        FDCE                                         r  acitve_learning_inst/dis_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y172        FDCE (Prop_fdce_C_Q)         0.379    -3.166 r  acitve_learning_inst/dis_en1_reg/Q
                         net (fo=1001, routed)        9.138     5.971    acitve_learning_inst/dis_en1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[114].dis_reg1_reg[114][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.430     7.122    acitve_learning_inst/clk_out1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[114].dis_reg1_reg[114][1]/C
                         clock pessimism             -0.602     6.519    
                         clock uncertainty           -0.077     6.442    
    SLICE_X97Y81         FDCE (Setup_fdce_C_CE)      -0.168     6.274    acitve_learning_inst/genblk1[114].dis_reg1_reg[114][1]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 acitve_learning_inst/dis_en1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/genblk1[122].dis_reg1_reg[122][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.379ns (3.983%)  route 9.138ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 7.122 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.545ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.365    -3.545    acitve_learning_inst/clk_out1
    SLICE_X77Y172        FDCE                                         r  acitve_learning_inst/dis_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y172        FDCE (Prop_fdce_C_Q)         0.379    -3.166 r  acitve_learning_inst/dis_en1_reg/Q
                         net (fo=1001, routed)        9.138     5.971    acitve_learning_inst/dis_en1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[122].dis_reg1_reg[122][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.430     7.122    acitve_learning_inst/clk_out1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[122].dis_reg1_reg[122][0]/C
                         clock pessimism             -0.602     6.519    
                         clock uncertainty           -0.077     6.442    
    SLICE_X97Y81         FDCE (Setup_fdce_C_CE)      -0.168     6.274    acitve_learning_inst/genblk1[122].dis_reg1_reg[122][0]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 acitve_learning_inst/dis_en1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/genblk1[122].dis_reg1_reg[122][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.379ns (3.983%)  route 9.138ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 7.122 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.545ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.365    -3.545    acitve_learning_inst/clk_out1
    SLICE_X77Y172        FDCE                                         r  acitve_learning_inst/dis_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y172        FDCE (Prop_fdce_C_Q)         0.379    -3.166 r  acitve_learning_inst/dis_en1_reg/Q
                         net (fo=1001, routed)        9.138     5.971    acitve_learning_inst/dis_en1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[122].dis_reg1_reg[122][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.430     7.122    acitve_learning_inst/clk_out1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[122].dis_reg1_reg[122][1]/C
                         clock pessimism             -0.602     6.519    
                         clock uncertainty           -0.077     6.442    
    SLICE_X97Y81         FDCE (Setup_fdce_C_CE)      -0.168     6.274    acitve_learning_inst/genblk1[122].dis_reg1_reg[122][1]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 acitve_learning_inst/dis_en1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/genblk1[123].dis_reg1_reg[123][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.379ns (3.983%)  route 9.138ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 7.122 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.545ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.365    -3.545    acitve_learning_inst/clk_out1
    SLICE_X77Y172        FDCE                                         r  acitve_learning_inst/dis_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y172        FDCE (Prop_fdce_C_Q)         0.379    -3.166 r  acitve_learning_inst/dis_en1_reg/Q
                         net (fo=1001, routed)        9.138     5.971    acitve_learning_inst/dis_en1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[123].dis_reg1_reg[123][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.430     7.122    acitve_learning_inst/clk_out1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[123].dis_reg1_reg[123][0]/C
                         clock pessimism             -0.602     6.519    
                         clock uncertainty           -0.077     6.442    
    SLICE_X97Y81         FDCE (Setup_fdce_C_CE)      -0.168     6.274    acitve_learning_inst/genblk1[123].dis_reg1_reg[123][0]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 acitve_learning_inst/dis_en1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/genblk1[123].dis_reg1_reg[123][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.379ns (3.983%)  route 9.138ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 7.122 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.545ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.365    -3.545    acitve_learning_inst/clk_out1
    SLICE_X77Y172        FDCE                                         r  acitve_learning_inst/dis_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y172        FDCE (Prop_fdce_C_Q)         0.379    -3.166 r  acitve_learning_inst/dis_en1_reg/Q
                         net (fo=1001, routed)        9.138     5.971    acitve_learning_inst/dis_en1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[123].dis_reg1_reg[123][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.430     7.122    acitve_learning_inst/clk_out1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[123].dis_reg1_reg[123][1]/C
                         clock pessimism             -0.602     6.519    
                         clock uncertainty           -0.077     6.442    
    SLICE_X97Y81         FDCE (Setup_fdce_C_CE)      -0.168     6.274    acitve_learning_inst/genblk1[123].dis_reg1_reg[123][1]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 acitve_learning_inst/dis_en1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/genblk1[130].dis_reg1_reg[130][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.379ns (3.983%)  route 9.138ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 7.122 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.545ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.365    -3.545    acitve_learning_inst/clk_out1
    SLICE_X77Y172        FDCE                                         r  acitve_learning_inst/dis_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y172        FDCE (Prop_fdce_C_Q)         0.379    -3.166 r  acitve_learning_inst/dis_en1_reg/Q
                         net (fo=1001, routed)        9.138     5.971    acitve_learning_inst/dis_en1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[130].dis_reg1_reg[130][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.430     7.122    acitve_learning_inst/clk_out1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[130].dis_reg1_reg[130][0]/C
                         clock pessimism             -0.602     6.519    
                         clock uncertainty           -0.077     6.442    
    SLICE_X97Y81         FDCE (Setup_fdce_C_CE)      -0.168     6.274    acitve_learning_inst/genblk1[130].dis_reg1_reg[130][0]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 acitve_learning_inst/dis_en1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/genblk1[130].dis_reg1_reg[130][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.517ns  (logic 0.379ns (3.983%)  route 9.138ns (96.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.878ns = ( 7.122 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.545ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.365    -3.545    acitve_learning_inst/clk_out1
    SLICE_X77Y172        FDCE                                         r  acitve_learning_inst/dis_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y172        FDCE (Prop_fdce_C_Q)         0.379    -3.166 r  acitve_learning_inst/dis_en1_reg/Q
                         net (fo=1001, routed)        9.138     5.971    acitve_learning_inst/dis_en1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[130].dis_reg1_reg[130][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.430     7.122    acitve_learning_inst/clk_out1
    SLICE_X97Y81         FDCE                                         r  acitve_learning_inst/genblk1[130].dis_reg1_reg[130][1]/C
                         clock pessimism             -0.602     6.519    
                         clock uncertainty           -0.077     6.442    
    SLICE_X97Y81         FDCE (Setup_fdce_C_CE)      -0.168     6.274    acitve_learning_inst/genblk1[130].dis_reg1_reg[130][1]
  -------------------------------------------------------------------
                         required time                          6.274    
                         arrival time                          -5.971    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 acitve_learning_inst/dis_en1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/genblk1[108].dis_reg1_reg[108][0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 0.379ns (3.973%)  route 9.161ns (96.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.880ns = ( 7.120 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.545ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.365    -3.545    acitve_learning_inst/clk_out1
    SLICE_X77Y172        FDCE                                         r  acitve_learning_inst/dis_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y172        FDCE (Prop_fdce_C_Q)         0.379    -3.166 r  acitve_learning_inst/dis_en1_reg/Q
                         net (fo=1001, routed)        9.161     5.995    acitve_learning_inst/dis_en1
    SLICE_X96Y79         FDCE                                         r  acitve_learning_inst/genblk1[108].dis_reg1_reg[108][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.428     7.120    acitve_learning_inst/clk_out1
    SLICE_X96Y79         FDCE                                         r  acitve_learning_inst/genblk1[108].dis_reg1_reg[108][0]/C
                         clock pessimism             -0.602     6.517    
                         clock uncertainty           -0.077     6.440    
    SLICE_X96Y79         FDCE (Setup_fdce_C_CE)      -0.136     6.304    acitve_learning_inst/genblk1[108].dis_reg1_reg[108][0]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (required time - arrival time)
  Source:                 acitve_learning_inst/dis_en1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/genblk1[108].dis_reg1_reg[108][1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 0.379ns (3.973%)  route 9.161ns (96.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.880ns = ( 7.120 - 10.000 ) 
    Source Clock Delay      (SCD):    -3.545ns
    Clock Pessimism Removal (CPR):    -0.602ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.365    -3.545    acitve_learning_inst/clk_out1
    SLICE_X77Y172        FDCE                                         r  acitve_learning_inst/dis_en1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y172        FDCE (Prop_fdce_C_Q)         0.379    -3.166 r  acitve_learning_inst/dis_en1_reg/Q
                         net (fo=1001, routed)        9.161     5.995    acitve_learning_inst/dis_en1
    SLICE_X96Y79         FDCE                                         r  acitve_learning_inst/genblk1[108].dis_reg1_reg[108][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    R4                   IBUFDS                       0.000    10.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    11.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853     4.165 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449     5.615    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.692 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.428     7.120    acitve_learning_inst/clk_out1
    SLICE_X96Y79         FDCE                                         r  acitve_learning_inst/genblk1[108].dis_reg1_reg[108][1]/C
                         clock pessimism             -0.602     6.517    
                         clock uncertainty           -0.077     6.440    
    SLICE_X96Y79         FDCE (Setup_fdce_C_CE)      -0.136     6.304    acitve_learning_inst/genblk1[108].dis_reg1_reg[108][1]
  -------------------------------------------------------------------
                         required time                          6.304    
                         arrival time                          -5.995    
  -------------------------------------------------------------------
                         slack                                  0.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 slip_inference_inst/classHVs_reg[1][746]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slip_inference_inst/genblk1[1].genblk1[373].HD_reg1_reg[1][373][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.227ns (59.600%)  route 0.154ns (40.400%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.584    -0.907    slip_inference_inst/clk_out1
    SLICE_X55Y150        FDCE                                         r  slip_inference_inst/classHVs_reg[1][746]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y150        FDCE (Prop_fdce_C_Q)         0.128    -0.779 r  slip_inference_inst/classHVs_reg[1][746]/Q
                         net (fo=2, routed)           0.154    -0.625    slip_inference_inst/CM_inst/genblk1[1].genblk1[499].HD_reg1_reg[1][499][0][746]
    SLICE_X54Y149        LUT6 (Prop_lut6_I2_O)        0.099    -0.526 r  slip_inference_inst/CM_inst/genblk1[1].genblk1[373].HD_reg1[1][373][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.526    slip_inference_inst/p_1182_out[0]
    SLICE_X54Y149        FDCE                                         r  slip_inference_inst/genblk1[1].genblk1[373].HD_reg1_reg[1][373][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.857    -0.867    slip_inference_inst/clk_out1
    SLICE_X54Y149        FDCE                                         r  slip_inference_inst/genblk1[1].genblk1[373].HD_reg1_reg[1][373][0]/C
                         clock pessimism              0.233    -0.634    
    SLICE_X54Y149        FDCE (Hold_fdce_C_D)         0.092    -0.542    slip_inference_inst/genblk1[1].genblk1[373].HD_reg1_reg[1][373][0]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 slip_inference_inst/classHVs_reg[1][746]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slip_inference_inst/genblk1[1].genblk1[373].HD_reg1_reg[1][373][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.227ns (59.030%)  route 0.158ns (40.970%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.584    -0.907    slip_inference_inst/clk_out1
    SLICE_X55Y150        FDCE                                         r  slip_inference_inst/classHVs_reg[1][746]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y150        FDCE (Prop_fdce_C_Q)         0.128    -0.779 r  slip_inference_inst/classHVs_reg[1][746]/Q
                         net (fo=2, routed)           0.158    -0.621    slip_inference_inst/CM_inst/genblk1[1].genblk1[499].HD_reg1_reg[1][499][0][746]
    SLICE_X54Y149        LUT6 (Prop_lut6_I5_O)        0.099    -0.522 r  slip_inference_inst/CM_inst/genblk1[1].genblk1[373].HD_reg1[1][373][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.522    slip_inference_inst/p_1182_out[1]
    SLICE_X54Y149        FDCE                                         r  slip_inference_inst/genblk1[1].genblk1[373].HD_reg1_reg[1][373][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.857    -0.867    slip_inference_inst/clk_out1
    SLICE_X54Y149        FDCE                                         r  slip_inference_inst/genblk1[1].genblk1[373].HD_reg1_reg[1][373][1]/C
                         clock pessimism              0.233    -0.634    
    SLICE_X54Y149        FDCE (Hold_fdce_C_D)         0.092    -0.542    slip_inference_inst/genblk1[1].genblk1[373].HD_reg1_reg[1][373][1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 acitve_learning_inst/genblk6[724].new_pHV_reg[724]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.413%)  route 0.257ns (64.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.917ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.574    -0.917    acitve_learning_inst/clk_out1
    SLICE_X63Y166        FDCE                                         r  acitve_learning_inst/genblk6[724].new_pHV_reg[724]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y166        FDCE (Prop_fdce_C_Q)         0.141    -0.776 r  acitve_learning_inst/genblk6[724].new_pHV_reg[724]/Q
                         net (fo=2, routed)           0.257    -0.519    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/dina[4]
    RAMB36_X3Y32         RAMB36E1                                     r  acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.886    -0.837    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X3Y32         RAMB36E1                                     r  acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.022    -0.859    
    RAMB36_X3Y32         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[4])
                                                      0.296    -0.563    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.519    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 slip_inference_inst/genblk1[0].genblk1[24].HD_reg1_reg[0][24][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slip_inference_inst/genblk2[0].genblk1[6].HD_reg2_reg[0][6][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.322%)  route 0.150ns (44.678%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.807ns
    Clock Pessimism Removal (CPR):    -0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.683    -0.807    slip_inference_inst/clk_out1
    SLICE_X39Y99         FDCE                                         r  slip_inference_inst/genblk1[0].genblk1[24].HD_reg1_reg[0][24][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y99         FDCE (Prop_fdce_C_Q)         0.141    -0.666 r  slip_inference_inst/genblk1[0].genblk1[24].HD_reg1_reg[0][24][0]/Q
                         net (fo=3, routed)           0.150    -0.516    slip_inference_inst/genblk1[0].genblk1[24].HD_reg1_reg[0][24]_1315[0]
    SLICE_X39Y101        LUT4 (Prop_lut4_I3_O)        0.045    -0.471 r  slip_inference_inst/genblk2[0].genblk1[6].HD_reg2[0][6][0]_i_1/O
                         net (fo=1, routed)           0.000    -0.471    slip_inference_inst/p_368_out[0]
    SLICE_X39Y101        FDCE                                         r  slip_inference_inst/genblk2[0].genblk1[6].HD_reg2_reg[0][6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.889    -0.835    slip_inference_inst/clk_out1
    SLICE_X39Y101        FDCE                                         r  slip_inference_inst/genblk2[0].genblk1[6].HD_reg2_reg[0][6][0]/C
                         clock pessimism              0.228    -0.607    
    SLICE_X39Y101        FDCE (Hold_fdce_C_D)         0.091    -0.516    slip_inference_inst/genblk2[0].genblk1[6].HD_reg2_reg[0][6][0]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.164ns (51.943%)  route 0.152ns (48.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.791    -0.700    Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X162Y49        FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y49        FDRE (Prop_fdre_C_Q)         0.164    -0.536 r  Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.152    -0.384    Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[15]_0[12]
    SLICE_X161Y51        FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.992    -0.732    Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X161Y51        FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism              0.225    -0.507    
    SLICE_X161Y51        FDRE (Hold_fdre_C_D)         0.075    -0.432    Preprocess_inst/divider_parallel_inst/div_disptan[1].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 acitve_learning_inst/genblk6[815].new_pHV_reg[815]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.406%)  route 0.252ns (60.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.925ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.566    -0.925    acitve_learning_inst/clk_out1
    SLICE_X62Y174        FDCE                                         r  acitve_learning_inst/genblk6[815].new_pHV_reg[815]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y174        FDCE (Prop_fdce_C_Q)         0.164    -0.761 r  acitve_learning_inst/genblk6[815].new_pHV_reg[815]/Q
                         net (fo=2, routed)           0.252    -0.509    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[23]
    RAMB36_X3Y33         RAMB36E1                                     r  acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.881    -0.842    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X3Y33         RAMB36E1                                     r  acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.022    -0.864    
    RAMB36_X3Y33         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.296    -0.568    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.509    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 gstHD_encoder_inst/tHD_encoder_sim/HV_reg[770]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            event_encoder_inst/cxenHV_reg[770]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.435%)  route 0.263ns (58.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.905ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.586    -0.905    gstHD_encoder_inst/tHD_encoder_sim/clk_out1
    SLICE_X47Y144        FDCE                                         r  gstHD_encoder_inst/tHD_encoder_sim/HV_reg[770]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y144        FDCE (Prop_fdce_C_Q)         0.141    -0.764 r  gstHD_encoder_inst/tHD_encoder_sim/HV_reg[770]/Q
                         net (fo=7, routed)           0.263    -0.501    slip_inference_inst/CM_inst/cxenHV_reg[999][770]
    SLICE_X46Y152        LUT2 (Prop_lut2_I1_O)        0.045    -0.456 r  slip_inference_inst/CM_inst/cxenHV[770]_i_1/O
                         net (fo=1, routed)           0.000    -0.456    event_encoder_inst/D[770]
    SLICE_X46Y152        FDCE                                         r  event_encoder_inst/cxenHV_reg[770]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.854    -0.869    event_encoder_inst/clk_out1
    SLICE_X46Y152        FDCE                                         r  event_encoder_inst/cxenHV_reg[770]/C
                         clock pessimism              0.233    -0.636    
    SLICE_X46Y152        FDCE (Hold_fdce_C_D)         0.120    -0.516    event_encoder_inst/cxenHV_reg[770]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 gstHD_encoder_inst/tHD_encoder_sim/gsHVs_reg[2][336]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gstHD_encoder_inst/tHD_encoder_sim/HV_reg[324]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.088%)  route 0.158ns (45.912%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.734    -0.757    gstHD_encoder_inst/tHD_encoder_sim/clk_out1
    SLICE_X118Y49        FDCE                                         r  gstHD_encoder_inst/tHD_encoder_sim/gsHVs_reg[2][336]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y49        FDCE (Prop_fdce_C_Q)         0.141    -0.616 r  gstHD_encoder_inst/tHD_encoder_sim/gsHVs_reg[2][336]/Q
                         net (fo=1, routed)           0.158    -0.458    gstHD_encoder_inst/tHD_encoder_sim/p_2_in[324]
    SLICE_X115Y50        LUT5 (Prop_lut5_I4_O)        0.045    -0.413 r  gstHD_encoder_inst/tHD_encoder_sim/HV[324]_i_1/O
                         net (fo=1, routed)           0.000    -0.413    gstHD_encoder_inst/tHD_encoder_sim/HV[324]_i_1_n_0
    SLICE_X115Y50        FDCE                                         r  gstHD_encoder_inst/tHD_encoder_sim/HV_reg[324]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.934    -0.790    gstHD_encoder_inst/tHD_encoder_sim/clk_out1
    SLICE_X115Y50        FDCE                                         r  gstHD_encoder_inst/tHD_encoder_sim/HV_reg[324]/C
                         clock pessimism              0.225    -0.565    
    SLICE_X115Y50        FDCE (Hold_fdce_C_D)         0.092    -0.473    gstHD_encoder_inst/tHD_encoder_sim/HV_reg[324]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.542%)  route 0.161ns (46.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.702ns
    Clock Pessimism Removal (CPR):    -0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.789    -0.702    Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/aclk
    SLICE_X157Y49        FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y49        FDRE (Prop_fdre_C_Q)         0.141    -0.561 r  Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=4, routed)           0.161    -0.399    Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[0].DEL_SHIFT_n_15
    SLICE_X156Y50        LUT6 (Prop_lut6_I5_O)        0.045    -0.354 r  Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/opt_has_pipe.first_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/D[8]
    SLICE_X156Y50        FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.991    -0.733    Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X156Y50        FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.225    -0.508    
    SLICE_X156Y50        FDRE (Hold_fdre_C_D)         0.092    -0.416    Preprocess_inst/float2fix_pdisps_inst/loop[3].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 acitve_learning_inst/genblk6[254].new_pHV_reg[254]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.285%)  route 0.253ns (60.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.639    -0.851    acitve_learning_inst/clk_out1
    SLICE_X102Y75        FDCE                                         r  acitve_learning_inst/genblk6[254].new_pHV_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y75        FDCE (Prop_fdce_C_Q)         0.164    -0.687 r  acitve_learning_inst/genblk6[254].new_pHV_reg[254]/Q
                         net (fo=2, routed)           0.253    -0.434    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/dina[38]
    RAMB36_X6Y16         RAMB36E1                                     r  acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.955    -0.768    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X6Y16         RAMB36E1                                     r  acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.024    -0.793    
    RAMB36_X6Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    -0.497    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y20    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y20    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y32    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y32    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y33    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y33    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y36    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y36    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y35    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y35    acitve_learning_inst/activeAM_inst/activeAM_RAM_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y54   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y54   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y60   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y60   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y60   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y60   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y61   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y61   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X96Y50    Preprocess_inst/float2fix_pdisps_inst/loop[10].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X96Y50    Preprocess_inst/float2fix_pdisps_inst/loop[10].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y54   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y54   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y60   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y60   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y60   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y60   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/OP_STATE_P1_REG/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y61   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X116Y61   Preprocess_inst/float2fix_pdisps_inst/loop[0].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/SIGN_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X96Y50    Preprocess_inst/float2fix_pdisps_inst/loop[10].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         5.000       4.146      SLICE_X96Y50    Preprocess_inst/float2fix_pdisps_inst/loop[10].float2fix_inst0/floating_point_0_inst/inst/i_synth/FLT_TO_FIX_OP.SPD.OP/ALIGN_Z_D/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y2   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_pc/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_2_pc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.130ns  (logic 3.671ns (36.243%)  route 6.458ns (63.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.402    -3.509    uart_tx_pc/clk_out1
    SLICE_X69Y101        FDPE                                         r  uart_tx_pc/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDPE (Prop_fdpe_C_Q)         0.379    -3.130 r  uart_tx_pc/tx_reg/Q
                         net (fo=1, routed)           6.458     3.328    tx_2_pc_OBUF
    B20                  OBUF (Prop_obuf_I_O)         3.292     6.621 r  tx_2_pc_OBUF_inst/O
                         net (fo=0)                   0.000     6.621    tx_2_pc
    B20                                                               r  tx_2_pc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_grpr/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_2_gripper
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.399ns  (logic 3.700ns (44.059%)  route 4.698ns (55.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.080    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -6.513 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.992    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.911 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.676    -3.235    uart_tx_grpr/clk_out1
    SLICE_X156Y74        FDPE                                         r  uart_tx_grpr/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y74        FDPE (Prop_fdpe_C_Q)         0.379    -2.856 r  uart_tx_grpr/tx_reg/Q
                         net (fo=1, routed)           4.698     1.843    tx_2_gripper_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         3.321     5.164 r  tx_2_gripper_OBUF_inst/O
                         net (fo=0)                   0.000     5.164    tx_2_gripper
    Y11                                                               r  tx_2_gripper (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx_grpr/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_2_gripper
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.586ns  (logic 1.417ns (39.527%)  route 2.168ns (60.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.700    -0.790    uart_tx_grpr/clk_out1
    SLICE_X156Y74        FDPE                                         r  uart_tx_grpr/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X156Y74        FDPE (Prop_fdpe_C_Q)         0.141    -0.649 r  uart_tx_grpr/tx_reg/Q
                         net (fo=1, routed)           2.168     1.519    tx_2_gripper_OBUF
    Y11                  OBUF (Prop_obuf_I_O)         1.276     2.796 r  tx_2_gripper_OBUF_inst/O
                         net (fo=0)                   0.000     2.796    tx_2_gripper
    Y11                                                               r  tx_2_gripper (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_pc/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_2_pc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.579ns  (logic 1.388ns (30.323%)  route 3.190ns (69.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.440    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -2.062 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.516    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.490 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.579    -0.912    uart_tx_pc/clk_out1
    SLICE_X69Y101        FDPE                                         r  uart_tx_pc/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y101        FDPE (Prop_fdpe_C_Q)         0.141    -0.771 r  uart_tx_pc/tx_reg/Q
                         net (fo=1, routed)           3.190     2.420    tx_2_pc_OBUF
    B20                  OBUF (Prop_obuf_I_O)         1.247     3.667 r  tx_2_pc_OBUF_inst/O
                         net (fo=0)                   0.000     3.667    tx_2_pc
    B20                                                               r  tx_2_pc (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.500ns  (logic 0.029ns (1.933%)  route 1.471ns (98.067%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUFDS                       0.000     5.000 f  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     5.481    clk_wiz_0_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.828     2.653 f  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.595     3.248    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.277 f  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.877     4.153    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.943ns  (logic 0.077ns (2.616%)  route 2.866ns (97.384%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.417    -2.891    clk_wiz_0_inst/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay         54667 Endpoints
Min Delay         54667 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sensor_decoder_inst/p_pkt_reg_reg[172][2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.489ns  (logic 1.119ns (8.294%)  route 12.370ns (91.706%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          9.505    10.438    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n
    SLICE_X84Y140        LUT1 (Prop_lut1_I0_O)        0.105    10.543 f  gstHD_encoder_inst/gsHD_encoder_sim/mult_gen_0_inst_i_1/O
                         net (fo=1, routed)           0.637    11.180    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    11.261 f  gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG_inst/O
                         net (fo=54603, routed)       2.228    13.489    sensor_decoder_inst/tf_flag_reg_0
    SLICE_X141Y46        FDCE                                         f  sensor_decoder_inst/p_pkt_reg_reg[172][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.664    -2.644    sensor_decoder_inst/clk_out1
    SLICE_X141Y46        FDCE                                         r  sensor_decoder_inst/p_pkt_reg_reg[172][2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sensor_decoder_inst/p_pkt_reg_reg[172][3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.489ns  (logic 1.119ns (8.294%)  route 12.370ns (91.706%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          9.505    10.438    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n
    SLICE_X84Y140        LUT1 (Prop_lut1_I0_O)        0.105    10.543 f  gstHD_encoder_inst/gsHD_encoder_sim/mult_gen_0_inst_i_1/O
                         net (fo=1, routed)           0.637    11.180    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    11.261 f  gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG_inst/O
                         net (fo=54603, routed)       2.228    13.489    sensor_decoder_inst/tf_flag_reg_0
    SLICE_X141Y46        FDCE                                         f  sensor_decoder_inst/p_pkt_reg_reg[172][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.664    -2.644    sensor_decoder_inst/clk_out1
    SLICE_X141Y46        FDCE                                         r  sensor_decoder_inst/p_pkt_reg_reg[172][3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sensor_decoder_inst/p_pkt_reg_reg[172][5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.489ns  (logic 1.119ns (8.294%)  route 12.370ns (91.706%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          9.505    10.438    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n
    SLICE_X84Y140        LUT1 (Prop_lut1_I0_O)        0.105    10.543 f  gstHD_encoder_inst/gsHD_encoder_sim/mult_gen_0_inst_i_1/O
                         net (fo=1, routed)           0.637    11.180    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    11.261 f  gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG_inst/O
                         net (fo=54603, routed)       2.228    13.489    sensor_decoder_inst/tf_flag_reg_0
    SLICE_X141Y46        FDCE                                         f  sensor_decoder_inst/p_pkt_reg_reg[172][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.664    -2.644    sensor_decoder_inst/clk_out1
    SLICE_X141Y46        FDCE                                         r  sensor_decoder_inst/p_pkt_reg_reg[172][5]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sensor_decoder_inst/p_pkt_reg_reg[172][6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.489ns  (logic 1.119ns (8.294%)  route 12.370ns (91.706%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -2.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          9.505    10.438    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n
    SLICE_X84Y140        LUT1 (Prop_lut1_I0_O)        0.105    10.543 f  gstHD_encoder_inst/gsHD_encoder_sim/mult_gen_0_inst_i_1/O
                         net (fo=1, routed)           0.637    11.180    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    11.261 f  gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG_inst/O
                         net (fo=54603, routed)       2.228    13.489    sensor_decoder_inst/tf_flag_reg_0
    SLICE_X141Y46        FDCE                                         f  sensor_decoder_inst/p_pkt_reg_reg[172][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.664    -2.644    sensor_decoder_inst/clk_out1
    SLICE_X141Y46        FDCE                                         r  sensor_decoder_inst/p_pkt_reg_reg[172][6]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            uart_rx_pa/baud_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.439ns  (logic 1.119ns (8.325%)  route 12.320ns (91.675%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          9.505    10.438    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n
    SLICE_X84Y140        LUT1 (Prop_lut1_I0_O)        0.105    10.543 f  gstHD_encoder_inst/gsHD_encoder_sim/mult_gen_0_inst_i_1/O
                         net (fo=1, routed)           0.637    11.180    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    11.261 f  gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG_inst/O
                         net (fo=54603, routed)       2.178    13.439    uart_rx_pa/bit_cnt_reg[3]_0
    SLICE_X138Y41        FDCE                                         f  uart_rx_pa/baud_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.609    -2.699    uart_rx_pa/clk_out1
    SLICE_X138Y41        FDCE                                         r  uart_rx_pa/baud_cnt_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            uart_rx_pa/baud_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.439ns  (logic 1.119ns (8.325%)  route 12.320ns (91.675%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          9.505    10.438    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n
    SLICE_X84Y140        LUT1 (Prop_lut1_I0_O)        0.105    10.543 f  gstHD_encoder_inst/gsHD_encoder_sim/mult_gen_0_inst_i_1/O
                         net (fo=1, routed)           0.637    11.180    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    11.261 f  gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG_inst/O
                         net (fo=54603, routed)       2.178    13.439    uart_rx_pa/bit_cnt_reg[3]_0
    SLICE_X138Y41        FDCE                                         f  uart_rx_pa/baud_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.609    -2.699    uart_rx_pa/clk_out1
    SLICE_X138Y41        FDCE                                         r  uart_rx_pa/baud_cnt_reg[1]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            uart_rx_pa/baud_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.439ns  (logic 1.119ns (8.325%)  route 12.320ns (91.675%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          9.505    10.438    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n
    SLICE_X84Y140        LUT1 (Prop_lut1_I0_O)        0.105    10.543 f  gstHD_encoder_inst/gsHD_encoder_sim/mult_gen_0_inst_i_1/O
                         net (fo=1, routed)           0.637    11.180    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    11.261 f  gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG_inst/O
                         net (fo=54603, routed)       2.178    13.439    uart_rx_pa/bit_cnt_reg[3]_0
    SLICE_X138Y41        FDCE                                         f  uart_rx_pa/baud_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.609    -2.699    uart_rx_pa/clk_out1
    SLICE_X138Y41        FDCE                                         r  uart_rx_pa/baud_cnt_reg[2]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            uart_rx_pa/baud_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.439ns  (logic 1.119ns (8.325%)  route 12.320ns (91.675%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          9.505    10.438    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n
    SLICE_X84Y140        LUT1 (Prop_lut1_I0_O)        0.105    10.543 f  gstHD_encoder_inst/gsHD_encoder_sim/mult_gen_0_inst_i_1/O
                         net (fo=1, routed)           0.637    11.180    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    11.261 f  gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG_inst/O
                         net (fo=54603, routed)       2.178    13.439    uart_rx_pa/bit_cnt_reg[3]_0
    SLICE_X138Y41        FDCE                                         f  uart_rx_pa/baud_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.609    -2.699    uart_rx_pa/clk_out1
    SLICE_X138Y41        FDCE                                         r  uart_rx_pa/baud_cnt_reg[3]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sensor_decoder_inst/pillar_disps_reg[20][31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.437ns  (logic 1.119ns (8.326%)  route 12.318ns (91.674%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -2.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.708ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          9.505    10.438    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n
    SLICE_X84Y140        LUT1 (Prop_lut1_I0_O)        0.105    10.543 f  gstHD_encoder_inst/gsHD_encoder_sim/mult_gen_0_inst_i_1/O
                         net (fo=1, routed)           0.637    11.180    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    11.261 f  gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG_inst/O
                         net (fo=54603, routed)       2.176    13.437    sensor_decoder_inst/tf_flag_reg_0
    SLICE_X126Y33        FDCE                                         f  sensor_decoder_inst/pillar_disps_reg[20][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.600    -2.708    sensor_decoder_inst/clk_out1
    SLICE_X126Y33        FDCE                                         r  sensor_decoder_inst/pillar_disps_reg[20][31]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            sensor_decoder_inst/pillar_disps_reg[22][11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.436ns  (logic 1.119ns (8.327%)  route 12.317ns (91.673%))
  Logic Levels:           3  (BUFG=1 IBUF=1 LUT1=1)
  Clock Path Skew:        -2.700ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.137ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.933     0.933 r  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          9.505    10.438    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n
    SLICE_X84Y140        LUT1 (Prop_lut1_I0_O)        0.105    10.543 f  gstHD_encoder_inst/gsHD_encoder_sim/mult_gen_0_inst_i_1/O
                         net (fo=1, routed)           0.637    11.180    gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    11.261 f  gstHD_encoder_inst/gsHD_encoder_sim/sys_rst_n_0_BUFG_inst/O
                         net (fo=54603, routed)       2.175    13.436    sensor_decoder_inst/tf_flag_reg_0
    SLICE_X130Y40        FDCE                                         f  sensor_decoder_inst/pillar_disps_reg[22][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     1.019    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    -5.835 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    -4.385    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -4.308 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       1.608    -2.700    sensor_decoder_inst/clk_out1
    SLICE_X130Y40        FDCE                                         r  sensor_decoder_inst/pillar_disps_reg[22][11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/float2fix_pdisps_inst/loop[16].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.305ns  (logic 0.204ns (15.598%)  route 1.101ns (84.402%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          1.101     1.260    Preprocess_inst/float2fix_pdisps_inst/loop[16].float2fix_inst0/floating_point_0_inst/inst/i_synth/aresetn
    SLICE_X163Y67        LUT1 (Prop_lut1_I0_O)        0.045     1.305 r  Preprocess_inst/float2fix_pdisps_inst/loop[16].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1/O
                         net (fo=1, routed)           0.000     1.305    Preprocess_inst/float2fix_pdisps_inst/loop[16].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1_n_0
    SLICE_X163Y67        FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[16].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.983    -0.741    Preprocess_inst/float2fix_pdisps_inst/loop[16].float2fix_inst0/floating_point_0_inst/inst/i_synth/aclk
    SLICE_X163Y67        FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[16].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[2].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.415ns  (logic 0.204ns (14.385%)  route 1.212ns (85.615%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.775ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          1.212     1.370    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[2].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X151Y72        LUT1 (Prop_lut1_I0_O)        0.045     1.415 r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[2].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.415    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[2].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X151Y72        FDRE                                         r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[2].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.949    -0.775    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[2].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X151Y72        FDRE                                         r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[2].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.204ns (13.546%)  route 1.299ns (86.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.741ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.741ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          1.188     1.347    Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X163Y67        LUT1 (Prop_lut1_I0_O)        0.045     1.392 r  Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q[0]_i_1__22/O
                         net (fo=1, routed)           0.111     1.503    Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X163Y67        FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.983    -0.741    Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X163Y67        FDRE                                         r  Preprocess_inst/divider_parallel_inst/div_disptan[5].divider_disp_inst_tan/div_gen_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            control_gripper_inst/modbus_crc_inst/crc_reg_reg[7]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.616ns  (logic 0.204ns (12.599%)  route 1.412ns (87.401%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 r  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 r  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          1.288     1.447    control_gripper_inst/modbus_crc_inst/sys_rst_n
    SLICE_X152Y74        LUT2 (Prop_lut2_I0_O)        0.045     1.492 r  control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1/O
                         net (fo=16, routed)          0.124     1.616    control_gripper_inst/modbus_crc_inst/crc_reg[15]_i_1_n_0
    SLICE_X152Y74        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.947    -0.777    control_gripper_inst/modbus_crc_inst/clk_out1
    SLICE_X152Y74        FDPE                                         r  control_gripper_inst/modbus_crc_inst/crc_reg_reg[7]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/float2fix_pdisps_inst/loop[17].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.638ns  (logic 0.204ns (12.427%)  route 1.434ns (87.573%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          1.434     1.593    Preprocess_inst/float2fix_pdisps_inst/loop[17].float2fix_inst0/floating_point_0_inst/inst/i_synth/aresetn
    SLICE_X153Y62        LUT1 (Prop_lut1_I0_O)        0.045     1.638 r  Preprocess_inst/float2fix_pdisps_inst/loop[17].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1/O
                         net (fo=1, routed)           0.000     1.638    Preprocess_inst/float2fix_pdisps_inst/loop[17].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1_n_0
    SLICE_X153Y62        FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[17].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.959    -0.765    Preprocess_inst/float2fix_pdisps_inst/loop[17].float2fix_inst0/floating_point_0_inst/inst/i_synth/aclk
    SLICE_X153Y62        FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[17].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[6].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.204ns (11.404%)  route 1.581ns (88.596%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          1.581     1.740    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[6].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X140Y64        LUT1 (Prop_lut1_I0_O)        0.045     1.785 r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[6].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.785    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[6].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X140Y64        FDRE                                         r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[6].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.955    -0.769    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[6].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X140Y64        FDRE                                         r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[6].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[7].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.789ns  (logic 0.204ns (11.379%)  route 1.585ns (88.621%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          1.585     1.744    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[7].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X140Y64        LUT1 (Prop_lut1_I0_O)        0.045     1.789 r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[7].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.789    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[7].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X140Y64        FDRE                                         r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[7].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.955    -0.769    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[7].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X140Y64        FDRE                                         r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[7].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[4].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.204ns (11.250%)  route 1.606ns (88.750%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          1.606     1.764    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[4].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X143Y68        LUT1 (Prop_lut1_I0_O)        0.045     1.809 r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[4].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.809    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[4].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X143Y68        FDRE                                         r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[4].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.952    -0.772    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[4].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X143Y68        FDRE                                         r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[4].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[5].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.810ns  (logic 0.204ns (11.248%)  route 1.606ns (88.752%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          1.606     1.765    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[5].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aresetn
    SLICE_X146Y76        LUT1 (Prop_lut1_I0_O)        0.045     1.810 r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[5].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[5].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/sclr_d
    SLICE_X146Y76        FDRE                                         r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[5].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.947    -0.777    Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[5].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/aclk
    SLICE_X146Y76        FDRE                                         r  Preprocess_inst/sqrt_parallel_inst/sqrt_disptan[5].sqrt_disp_inst_tan/cordic_0_inst/U0/i_synth/i_has_aresetn.i_reg_reset/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            Preprocess_inst/float2fix_pdisps_inst/loop[15].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.818ns  (logic 0.204ns (11.198%)  route 1.614ns (88.802%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T6                                                0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    T6                   IBUF (Prop_ibuf_I_O)         0.159     0.159 f  sys_rst_n_IBUF_inst/O
                         net (fo=47, routed)          1.614     1.773    Preprocess_inst/float2fix_pdisps_inst/loop[15].float2fix_inst0/floating_point_0_inst/inst/i_synth/aresetn
    SLICE_X152Y51        LUT1 (Prop_lut1_I0_O)        0.045     1.818 r  Preprocess_inst/float2fix_pdisps_inst/loop[15].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1/O
                         net (fo=1, routed)           0.000     1.818    Preprocess_inst/float2fix_pdisps_inst/loop[15].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_i_1_n_0
    SLICE_X152Y51        FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[15].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUFDS                       0.000     0.000 r  sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.481    clk_wiz_0_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -2.347 r  clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.752    clk_wiz_0_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.723 r  clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=67700, routed)       0.964    -0.760    Preprocess_inst/float2fix_pdisps_inst/loop[15].float2fix_inst0/floating_point_0_inst/inst/i_synth/aclk
    SLICE_X152Y51        FDRE                                         r  Preprocess_inst/float2fix_pdisps_inst/loop[15].float2fix_inst0/floating_point_0_inst/inst/i_synth/HAS_ARESETN.sclr_i_reg/C





