$date
	Sun Jun  8 21:51:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module subtractor_tb $end
$var wire 4 ! diff [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$scope module uut $end
$var wire 4 $ a [3:0] $end
$var wire 4 % b [3:0] $end
$var wire 4 & diff [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 &
b10 %
b100 $
b10 #
b100 "
b10 !
$end
#10
b101 #
b101 %
b101 !
b101 &
b1010 "
b1010 $
#20
