// Seed: 3149837495
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1;
  tri1 id_6 = 1;
  assign id_2 = id_1 == id_6;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3(
      1, 1 & id_1[1], 1
  );
  wire id_4;
  string id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_10 = "";
  module_0(
      id_2, id_2, id_2, id_2, id_4
  );
  wire id_12;
endmodule
