<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="hls_ip" solutionName="solution1" date="2025-03-02T07:00:54.496-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_0' is power-on initialization." projectName="hls_ip" solutionName="solution1" date="2025-03-02T07:00:53.614-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_1' is power-on initialization." projectName="hls_ip" solutionName="solution1" date="2025-03-02T07:00:53.541-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_2' is power-on initialization." projectName="hls_ip" solutionName="solution1" date="2025-03-02T07:00:53.530-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_3' is power-on initialization." projectName="hls_ip" solutionName="solution1" date="2025-03-02T07:00:53.507-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'an32ShiftReg_4' is power-on initialization." projectName="hls_ip" solutionName="solution1" date="2025-03-02T07:00:53.488-0500" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
