lib_name: adc_sar_templates
cell_name: sarclkdelayslice
pins: [ "VDD", "VSS", "I", "SEL", "O" ]
instances:
  IMUX0:
    lib_name: logic_templates
    cell_name: mux2to1
    instpins:
      EN0:
        direction: input
        net_name: "SELB"
        num_bits: 1
      O:
        direction: inputOutput
        net_name: "O"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      I0:
        direction: input
        net_name: "CKD0"
        num_bits: 1
      I1:
        direction: input
        net_name: "CKD1"
        num_bits: 1
      EN1:
        direction: input
        net_name: "SEL"
        num_bits: 1
  IINVSEL0:
    lib_name: logic_templates
    cell_name: inv
    instpins:
      I:
        direction: input
        net_name: "SEL"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "SELB"
        num_bits: 1
  IINV12:
    lib_name: logic_templates
    cell_name: inv
    instpins:
      I:
        direction: input
        net_name: "n1"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "CKD1"
        num_bits: 1
  IINV11:
    lib_name: logic_templates
    cell_name: inv
    instpins:
      I:
        direction: input
        net_name: "n0"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "n1"
        num_bits: 1
  IINV10:
    lib_name: logic_templates
    cell_name: inv
    instpins:
      I:
        direction: input
        net_name: "nd0"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "n0"
        num_bits: 1
  IINV00:
    lib_name: logic_templates
    cell_name: inv
    instpins:
      I:
        direction: input
        net_name: "nd1"
        num_bits: 1
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "CKD0"
        num_bits: 1
  IND0:
    lib_name: logic_templates
    cell_name: nand
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "nd1"
        num_bits: 1
      A:
        direction: input
        net_name: "I"
        num_bits: 1
      B:
        direction: input
        net_name: "SELB"
        num_bits: 1
  IND1:
    lib_name: logic_templates
    cell_name: nand
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
      O:
        direction: output
        net_name: "nd0"
        num_bits: 1
      A:
        direction: input
        net_name: "I"
        num_bits: 1
      B:
        direction: input
        net_name: "SEL"
        num_bits: 1
