// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _gemm_HH_
#define _gemm_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "gemm_a_buff.h"
#include "gemm_CONTROL_BUS_s_axi.h"
#include "gemm_DATA_BUNDLE_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_DATA_BUNDLE_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BUNDLE_ID_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUNDLE_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUNDLE_DATA_WIDTH = 32,
         unsigned int C_M_AXI_DATA_BUNDLE_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUNDLE_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUNDLE_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_DATA_BUNDLE_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_BUS_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_BUS_DATA_WIDTH = 32>
struct gemm : public sc_module {
    // Port declarations 65
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_DATA_BUNDLE_AWVALID;
    sc_in< sc_logic > m_axi_DATA_BUNDLE_AWREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUNDLE_ADDR_WIDTH> > m_axi_DATA_BUNDLE_AWADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BUNDLE_ID_WIDTH> > m_axi_DATA_BUNDLE_AWID;
    sc_out< sc_lv<8> > m_axi_DATA_BUNDLE_AWLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BUNDLE_AWSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BUNDLE_AWBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BUNDLE_AWLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BUNDLE_AWCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BUNDLE_AWPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BUNDLE_AWQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BUNDLE_AWREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BUNDLE_AWUSER_WIDTH> > m_axi_DATA_BUNDLE_AWUSER;
    sc_out< sc_logic > m_axi_DATA_BUNDLE_WVALID;
    sc_in< sc_logic > m_axi_DATA_BUNDLE_WREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUNDLE_DATA_WIDTH> > m_axi_DATA_BUNDLE_WDATA;
    sc_out< sc_uint<C_M_AXI_DATA_BUNDLE_DATA_WIDTH/8> > m_axi_DATA_BUNDLE_WSTRB;
    sc_out< sc_logic > m_axi_DATA_BUNDLE_WLAST;
    sc_out< sc_uint<C_M_AXI_DATA_BUNDLE_ID_WIDTH> > m_axi_DATA_BUNDLE_WID;
    sc_out< sc_uint<C_M_AXI_DATA_BUNDLE_WUSER_WIDTH> > m_axi_DATA_BUNDLE_WUSER;
    sc_out< sc_logic > m_axi_DATA_BUNDLE_ARVALID;
    sc_in< sc_logic > m_axi_DATA_BUNDLE_ARREADY;
    sc_out< sc_uint<C_M_AXI_DATA_BUNDLE_ADDR_WIDTH> > m_axi_DATA_BUNDLE_ARADDR;
    sc_out< sc_uint<C_M_AXI_DATA_BUNDLE_ID_WIDTH> > m_axi_DATA_BUNDLE_ARID;
    sc_out< sc_lv<8> > m_axi_DATA_BUNDLE_ARLEN;
    sc_out< sc_lv<3> > m_axi_DATA_BUNDLE_ARSIZE;
    sc_out< sc_lv<2> > m_axi_DATA_BUNDLE_ARBURST;
    sc_out< sc_lv<2> > m_axi_DATA_BUNDLE_ARLOCK;
    sc_out< sc_lv<4> > m_axi_DATA_BUNDLE_ARCACHE;
    sc_out< sc_lv<3> > m_axi_DATA_BUNDLE_ARPROT;
    sc_out< sc_lv<4> > m_axi_DATA_BUNDLE_ARQOS;
    sc_out< sc_lv<4> > m_axi_DATA_BUNDLE_ARREGION;
    sc_out< sc_uint<C_M_AXI_DATA_BUNDLE_ARUSER_WIDTH> > m_axi_DATA_BUNDLE_ARUSER;
    sc_in< sc_logic > m_axi_DATA_BUNDLE_RVALID;
    sc_out< sc_logic > m_axi_DATA_BUNDLE_RREADY;
    sc_in< sc_uint<C_M_AXI_DATA_BUNDLE_DATA_WIDTH> > m_axi_DATA_BUNDLE_RDATA;
    sc_in< sc_logic > m_axi_DATA_BUNDLE_RLAST;
    sc_in< sc_uint<C_M_AXI_DATA_BUNDLE_ID_WIDTH> > m_axi_DATA_BUNDLE_RID;
    sc_in< sc_uint<C_M_AXI_DATA_BUNDLE_RUSER_WIDTH> > m_axi_DATA_BUNDLE_RUSER;
    sc_in< sc_lv<2> > m_axi_DATA_BUNDLE_RRESP;
    sc_in< sc_logic > m_axi_DATA_BUNDLE_BVALID;
    sc_out< sc_logic > m_axi_DATA_BUNDLE_BREADY;
    sc_in< sc_lv<2> > m_axi_DATA_BUNDLE_BRESP;
    sc_in< sc_uint<C_M_AXI_DATA_BUNDLE_ID_WIDTH> > m_axi_DATA_BUNDLE_BID;
    sc_in< sc_uint<C_M_AXI_DATA_BUNDLE_BUSER_WIDTH> > m_axi_DATA_BUNDLE_BUSER;
    sc_in< sc_logic > s_axi_CONTROL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CONTROL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH/8> > s_axi_CONTROL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CONTROL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CONTROL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_BUS_ADDR_WIDTH> > s_axi_CONTROL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CONTROL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_BUS_DATA_WIDTH> > s_axi_CONTROL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CONTROL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CONTROL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CONTROL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const7;


    // Module declarations
    gemm(sc_module_name name);
    SC_HAS_PROCESS(gemm);

    ~gemm();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    gemm_CONTROL_BUS_s_axi<C_S_AXI_CONTROL_BUS_ADDR_WIDTH,C_S_AXI_CONTROL_BUS_DATA_WIDTH>* gemm_CONTROL_BUS_s_axi_U;
    gemm_DATA_BUNDLE_m_axi<0,32,32,5,16,16,256,256,C_M_AXI_DATA_BUNDLE_ID_WIDTH,C_M_AXI_DATA_BUNDLE_ADDR_WIDTH,C_M_AXI_DATA_BUNDLE_DATA_WIDTH,C_M_AXI_DATA_BUNDLE_AWUSER_WIDTH,C_M_AXI_DATA_BUNDLE_ARUSER_WIDTH,C_M_AXI_DATA_BUNDLE_WUSER_WIDTH,C_M_AXI_DATA_BUNDLE_RUSER_WIDTH,C_M_AXI_DATA_BUNDLE_BUSER_WIDTH,C_M_AXI_DATA_BUNDLE_USER_VALUE,C_M_AXI_DATA_BUNDLE_PROT_VALUE,C_M_AXI_DATA_BUNDLE_CACHE_VALUE>* gemm_DATA_BUNDLE_m_axi_U;
    gemm_a_buff* a_buff_U;
    gemm_a_buff* b_buff_U;
    gemm_a_buff* c_buff_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<29> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > a_in;
    sc_signal< sc_lv<32> > b_in;
    sc_signal< sc_lv<32> > output_r;
    sc_signal< sc_logic > DATA_BUNDLE_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<1> > icmp_ln28_fu_655_p2;
    sc_signal< sc_logic > DATA_BUNDLE_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > icmp_ln41_reg_1021;
    sc_signal< sc_lv<1> > icmp_ln41_reg_1021_pp2_iter1_reg;
    sc_signal< sc_logic > DATA_BUNDLE_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_logic > DATA_BUNDLE_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > DATA_BUNDLE_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln22_reg_926;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln17_reg_892;
    sc_signal< sc_logic > DATA_BUNDLE_AWVALID;
    sc_signal< sc_logic > DATA_BUNDLE_AWREADY;
    sc_signal< sc_logic > DATA_BUNDLE_WVALID;
    sc_signal< sc_logic > DATA_BUNDLE_WREADY;
    sc_signal< sc_logic > DATA_BUNDLE_ARVALID;
    sc_signal< sc_logic > DATA_BUNDLE_ARREADY;
    sc_signal< sc_lv<32> > DATA_BUNDLE_ARADDR;
    sc_signal< sc_logic > DATA_BUNDLE_RVALID;
    sc_signal< sc_logic > DATA_BUNDLE_RREADY;
    sc_signal< sc_lv<32> > DATA_BUNDLE_RDATA;
    sc_signal< sc_logic > DATA_BUNDLE_RLAST;
    sc_signal< sc_lv<1> > DATA_BUNDLE_RID;
    sc_signal< sc_lv<1> > DATA_BUNDLE_RUSER;
    sc_signal< sc_lv<2> > DATA_BUNDLE_RRESP;
    sc_signal< sc_logic > DATA_BUNDLE_BVALID;
    sc_signal< sc_logic > DATA_BUNDLE_BREADY;
    sc_signal< sc_lv<2> > DATA_BUNDLE_BRESP;
    sc_signal< sc_lv<1> > DATA_BUNDLE_BID;
    sc_signal< sc_lv<1> > DATA_BUNDLE_BUSER;
    sc_signal< sc_lv<19> > indvar_flatten_reg_266;
    sc_signal< sc_lv<10> > i_0_reg_277;
    sc_signal< sc_lv<10> > phi_ln19_reg_288;
    sc_signal< sc_lv<19> > indvar_flatten10_reg_299;
    sc_signal< sc_lv<10> > i1_0_reg_310;
    sc_signal< sc_lv<10> > phi_ln24_reg_321;
    sc_signal< sc_lv<19> > indvar_flatten21_reg_378;
    sc_signal< sc_lv<10> > i3_0_reg_389;
    sc_signal< sc_lv<10> > phi_ln43_reg_400;
    sc_signal< sc_lv<30> > output5_reg_859;
    sc_signal< sc_lv<30> > b_in3_reg_864;
    sc_signal< sc_lv<30> > a_in1_reg_869;
    sc_signal< sc_lv<32> > DATA_BUNDLE_addr_reg_880;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<32> > DATA_BUNDLE_addr_1_reg_886;
    sc_signal< sc_lv<1> > icmp_ln17_fu_469_p2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln17_reg_892_pp0_iter1_reg;
    sc_signal< sc_lv<19> > add_ln17_fu_475_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<10> > select_ln17_1_fu_501_p3;
    sc_signal< sc_lv<10> > select_ln17_1_reg_901;
    sc_signal< sc_lv<10> > add_ln19_fu_521_p2;
    sc_signal< sc_lv<9> > trunc_ln19_fu_537_p1;
    sc_signal< sc_lv<9> > trunc_ln19_reg_911;
    sc_signal< sc_lv<9> > trunc_ln19_reg_911_pp0_iter1_reg;
    sc_signal< sc_lv<9> > lshr_ln_reg_916;
    sc_signal< sc_lv<9> > lshr_ln_reg_916_pp0_iter1_reg;
    sc_signal< sc_lv<32> > DATA_BUNDLE_addr_2_r_1_reg_921;
    sc_signal< sc_lv<1> > icmp_ln22_fu_562_p2;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter2;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln22_reg_926_pp1_iter1_reg;
    sc_signal< sc_lv<19> > add_ln22_fu_568_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<10> > select_ln22_1_fu_594_p3;
    sc_signal< sc_lv<10> > select_ln22_1_reg_935;
    sc_signal< sc_lv<10> > add_ln24_fu_614_p2;
    sc_signal< sc_lv<9> > trunc_ln24_fu_630_p1;
    sc_signal< sc_lv<9> > trunc_ln24_reg_945;
    sc_signal< sc_lv<9> > trunc_ln24_reg_945_pp1_iter1_reg;
    sc_signal< sc_lv<9> > lshr_ln1_reg_950;
    sc_signal< sc_lv<9> > lshr_ln1_reg_950_pp1_iter1_reg;
    sc_signal< sc_lv<32> > DATA_BUNDLE_addr_1_r_1_reg_955;
    sc_signal< bool > ap_block_state23_io;
    sc_signal< sc_lv<10> > i_3_fu_661_p2;
    sc_signal< sc_lv<10> > i_3_reg_964;
    sc_signal< sc_lv<20> > zext_ln31_fu_675_p1;
    sc_signal< sc_lv<20> > zext_ln31_reg_969;
    sc_signal< sc_lv<10> > j_fu_685_p2;
    sc_signal< sc_lv<10> > j_reg_978;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<20> > zext_ln32_fu_691_p1;
    sc_signal< sc_lv<20> > zext_ln32_reg_983;
    sc_signal< sc_lv<1> > icmp_ln31_fu_679_p2;
    sc_signal< sc_lv<18> > c_buff_addr_reg_988;
    sc_signal< sc_lv<10> > k_fu_711_p2;
    sc_signal< sc_lv<10> > k_reg_996;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<1> > icmp_ln34_fu_705_p2;
    sc_signal< sc_lv<32> > mul_ln35_fu_753_p2;
    sc_signal< sc_lv<32> > mul_ln35_reg_1011;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<32> > add_ln35_fu_759_p2;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<1> > icmp_ln41_fu_764_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter2;
    sc_signal< bool > ap_block_state30_io;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<19> > add_ln41_fu_770_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<10> > select_ln41_1_fu_796_p3;
    sc_signal< sc_lv<10> > select_ln41_1_reg_1030;
    sc_signal< sc_lv<10> > add_ln43_fu_816_p2;
    sc_signal< sc_lv<32> > c_buff_q0;
    sc_signal< sc_lv<32> > c_buff_load_reg_1045;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state19;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state28;
    sc_signal< sc_lv<18> > a_buff_address0;
    sc_signal< sc_logic > a_buff_ce0;
    sc_signal< sc_logic > a_buff_we0;
    sc_signal< sc_lv<32> > a_buff_q0;
    sc_signal< sc_lv<18> > b_buff_address0;
    sc_signal< sc_logic > b_buff_ce0;
    sc_signal< sc_logic > b_buff_we0;
    sc_signal< sc_lv<32> > b_buff_q0;
    sc_signal< sc_lv<18> > c_buff_address0;
    sc_signal< sc_logic > c_buff_ce0;
    sc_signal< sc_logic > c_buff_we0;
    sc_signal< sc_lv<10> > ap_phi_mux_i_0_phi_fu_281_p4;
    sc_signal< sc_lv<10> > ap_phi_mux_i1_0_phi_fu_314_p4;
    sc_signal< sc_lv<10> > i2_0_reg_332;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<10> > j_0_reg_343;
    sc_signal< sc_lv<32> > c_buff_load_1_reg_354;
    sc_signal< sc_lv<10> > k_0_reg_367;
    sc_signal< sc_lv<10> > ap_phi_mux_i3_0_phi_fu_393_p4;
    sc_signal< sc_lv<64> > zext_ln19_1_fu_557_p1;
    sc_signal< sc_lv<64> > zext_ln24_1_fu_650_p1;
    sc_signal< sc_lv<64> > zext_ln32_1_fu_700_p1;
    sc_signal< sc_lv<64> > zext_ln35_1_fu_726_p1;
    sc_signal< sc_lv<64> > zext_ln35_3_fu_748_p1;
    sc_signal< sc_lv<64> > zext_ln43_1_fu_854_p1;
    sc_signal< sc_lv<64> > empty_8_fu_441_p1;
    sc_signal< sc_lv<64> > empty_fu_451_p1;
    sc_signal< sc_lv<64> > empty_7_fu_460_p1;
    sc_signal< bool > ap_block_pp2_stage0_01001;
    sc_signal< sc_lv<1> > icmp_ln19_fu_487_p2;
    sc_signal< sc_lv<10> > i_fu_481_p2;
    sc_signal< sc_lv<9> > trunc_ln17_fu_509_p1;
    sc_signal< sc_lv<10> > select_ln17_fu_493_p3;
    sc_signal< sc_lv<18> > zext_ln19_fu_527_p1;
    sc_signal< sc_lv<18> > shl_ln19_mid2_fu_513_p3;
    sc_signal< sc_lv<18> > add_ln19_1_fu_531_p2;
    sc_signal< sc_lv<18> > tmp_1_fu_551_p3;
    sc_signal< sc_lv<1> > icmp_ln24_fu_580_p2;
    sc_signal< sc_lv<10> > i_1_fu_574_p2;
    sc_signal< sc_lv<9> > trunc_ln22_fu_602_p1;
    sc_signal< sc_lv<10> > select_ln22_fu_586_p3;
    sc_signal< sc_lv<18> > zext_ln24_fu_620_p1;
    sc_signal< sc_lv<18> > shl_ln24_mid2_fu_606_p3;
    sc_signal< sc_lv<18> > add_ln24_1_fu_624_p2;
    sc_signal< sc_lv<18> > tmp_5_fu_644_p3;
    sc_signal< sc_lv<19> > tmp_6_fu_667_p3;
    sc_signal< sc_lv<20> > add_ln32_fu_695_p2;
    sc_signal< sc_lv<20> > zext_ln35_fu_717_p1;
    sc_signal< sc_lv<20> > add_ln35_1_fu_721_p2;
    sc_signal< sc_lv<19> > tmp_9_fu_731_p3;
    sc_signal< sc_lv<20> > zext_ln35_2_fu_739_p1;
    sc_signal< sc_lv<20> > add_ln35_2_fu_743_p2;
    sc_signal< sc_lv<32> > mul_ln35_fu_753_p0;
    sc_signal< sc_lv<32> > mul_ln35_fu_753_p1;
    sc_signal< sc_lv<1> > icmp_ln43_fu_782_p2;
    sc_signal< sc_lv<10> > i_2_fu_776_p2;
    sc_signal< sc_lv<9> > trunc_ln41_fu_804_p1;
    sc_signal< sc_lv<10> > select_ln41_fu_788_p3;
    sc_signal< sc_lv<18> > zext_ln43_fu_822_p1;
    sc_signal< sc_lv<18> > shl_ln43_mid2_fu_808_p3;
    sc_signal< sc_lv<18> > add_ln43_1_fu_830_p2;
    sc_signal< sc_lv<9> > lshr_ln2_fu_836_p4;
    sc_signal< sc_lv<9> > trunc_ln43_fu_826_p1;
    sc_signal< sc_lv<18> > tmp_8_fu_846_p3;
    sc_signal< sc_lv<29> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<29> ap_ST_fsm_state1;
    static const sc_lv<29> ap_ST_fsm_state2;
    static const sc_lv<29> ap_ST_fsm_state3;
    static const sc_lv<29> ap_ST_fsm_state4;
    static const sc_lv<29> ap_ST_fsm_state5;
    static const sc_lv<29> ap_ST_fsm_state6;
    static const sc_lv<29> ap_ST_fsm_state7;
    static const sc_lv<29> ap_ST_fsm_state8;
    static const sc_lv<29> ap_ST_fsm_pp0_stage0;
    static const sc_lv<29> ap_ST_fsm_state12;
    static const sc_lv<29> ap_ST_fsm_state13;
    static const sc_lv<29> ap_ST_fsm_state14;
    static const sc_lv<29> ap_ST_fsm_state15;
    static const sc_lv<29> ap_ST_fsm_state16;
    static const sc_lv<29> ap_ST_fsm_state17;
    static const sc_lv<29> ap_ST_fsm_state18;
    static const sc_lv<29> ap_ST_fsm_pp1_stage0;
    static const sc_lv<29> ap_ST_fsm_state22;
    static const sc_lv<29> ap_ST_fsm_state23;
    static const sc_lv<29> ap_ST_fsm_state24;
    static const sc_lv<29> ap_ST_fsm_state25;
    static const sc_lv<29> ap_ST_fsm_state26;
    static const sc_lv<29> ap_ST_fsm_state27;
    static const sc_lv<29> ap_ST_fsm_pp2_stage0;
    static const sc_lv<29> ap_ST_fsm_state31;
    static const sc_lv<29> ap_ST_fsm_state32;
    static const sc_lv<29> ap_ST_fsm_state33;
    static const sc_lv<29> ap_ST_fsm_state34;
    static const sc_lv<29> ap_ST_fsm_state35;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_DATA_BUNDLE_USER_VALUE;
    static const int C_M_AXI_DATA_BUNDLE_PROT_VALUE;
    static const int C_M_AXI_DATA_BUNDLE_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_40000;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<19> ap_const_lv19_40000;
    static const sc_lv<19> ap_const_lv19_1;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<9> ap_const_lv9_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_DATA_BUNDLE_ARADDR();
    void thread_DATA_BUNDLE_ARVALID();
    void thread_DATA_BUNDLE_AWVALID();
    void thread_DATA_BUNDLE_BREADY();
    void thread_DATA_BUNDLE_RREADY();
    void thread_DATA_BUNDLE_WVALID();
    void thread_DATA_BUNDLE_blk_n_AR();
    void thread_DATA_BUNDLE_blk_n_AW();
    void thread_DATA_BUNDLE_blk_n_B();
    void thread_DATA_BUNDLE_blk_n_R();
    void thread_DATA_BUNDLE_blk_n_W();
    void thread_a_buff_address0();
    void thread_a_buff_ce0();
    void thread_a_buff_we0();
    void thread_add_ln17_fu_475_p2();
    void thread_add_ln19_1_fu_531_p2();
    void thread_add_ln19_fu_521_p2();
    void thread_add_ln22_fu_568_p2();
    void thread_add_ln24_1_fu_624_p2();
    void thread_add_ln24_fu_614_p2();
    void thread_add_ln32_fu_695_p2();
    void thread_add_ln35_1_fu_721_p2();
    void thread_add_ln35_2_fu_743_p2();
    void thread_add_ln35_fu_759_p2();
    void thread_add_ln41_fu_770_p2();
    void thread_add_ln43_1_fu_830_p2();
    void thread_add_ln43_fu_816_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_01001();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state19_pp1_stage0_iter0();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state21_pp1_stage0_iter2();
    void thread_ap_block_state23_io();
    void thread_ap_block_state28_pp2_stage0_iter0();
    void thread_ap_block_state29_pp2_stage0_iter1();
    void thread_ap_block_state30_io();
    void thread_ap_block_state30_pp2_stage0_iter2();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_condition_pp1_exit_iter0_state19();
    void thread_ap_condition_pp2_exit_iter0_state28();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_phi_mux_i1_0_phi_fu_314_p4();
    void thread_ap_phi_mux_i3_0_phi_fu_393_p4();
    void thread_ap_phi_mux_i_0_phi_fu_281_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_b_buff_address0();
    void thread_b_buff_ce0();
    void thread_b_buff_we0();
    void thread_c_buff_address0();
    void thread_c_buff_ce0();
    void thread_c_buff_we0();
    void thread_empty_7_fu_460_p1();
    void thread_empty_8_fu_441_p1();
    void thread_empty_fu_451_p1();
    void thread_i_1_fu_574_p2();
    void thread_i_2_fu_776_p2();
    void thread_i_3_fu_661_p2();
    void thread_i_fu_481_p2();
    void thread_icmp_ln17_fu_469_p2();
    void thread_icmp_ln19_fu_487_p2();
    void thread_icmp_ln22_fu_562_p2();
    void thread_icmp_ln24_fu_580_p2();
    void thread_icmp_ln28_fu_655_p2();
    void thread_icmp_ln31_fu_679_p2();
    void thread_icmp_ln34_fu_705_p2();
    void thread_icmp_ln41_fu_764_p2();
    void thread_icmp_ln43_fu_782_p2();
    void thread_j_fu_685_p2();
    void thread_k_fu_711_p2();
    void thread_lshr_ln2_fu_836_p4();
    void thread_mul_ln35_fu_753_p0();
    void thread_mul_ln35_fu_753_p1();
    void thread_mul_ln35_fu_753_p2();
    void thread_select_ln17_1_fu_501_p3();
    void thread_select_ln17_fu_493_p3();
    void thread_select_ln22_1_fu_594_p3();
    void thread_select_ln22_fu_586_p3();
    void thread_select_ln41_1_fu_796_p3();
    void thread_select_ln41_fu_788_p3();
    void thread_shl_ln19_mid2_fu_513_p3();
    void thread_shl_ln24_mid2_fu_606_p3();
    void thread_shl_ln43_mid2_fu_808_p3();
    void thread_tmp_1_fu_551_p3();
    void thread_tmp_5_fu_644_p3();
    void thread_tmp_6_fu_667_p3();
    void thread_tmp_8_fu_846_p3();
    void thread_tmp_9_fu_731_p3();
    void thread_trunc_ln17_fu_509_p1();
    void thread_trunc_ln19_fu_537_p1();
    void thread_trunc_ln22_fu_602_p1();
    void thread_trunc_ln24_fu_630_p1();
    void thread_trunc_ln41_fu_804_p1();
    void thread_trunc_ln43_fu_826_p1();
    void thread_zext_ln19_1_fu_557_p1();
    void thread_zext_ln19_fu_527_p1();
    void thread_zext_ln24_1_fu_650_p1();
    void thread_zext_ln24_fu_620_p1();
    void thread_zext_ln31_fu_675_p1();
    void thread_zext_ln32_1_fu_700_p1();
    void thread_zext_ln32_fu_691_p1();
    void thread_zext_ln35_1_fu_726_p1();
    void thread_zext_ln35_2_fu_739_p1();
    void thread_zext_ln35_3_fu_748_p1();
    void thread_zext_ln35_fu_717_p1();
    void thread_zext_ln43_1_fu_854_p1();
    void thread_zext_ln43_fu_822_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
