Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 14 11:48:57 2021
| Host         : 612-02 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[10]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[11]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[12]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[13]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[14]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[15]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[3]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[4]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[5]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[6]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[7]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[8]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_pc_0/pc_o_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x10_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x11_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x1_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x2_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x3_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x8_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_rf_0/x9_reg[9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_neg_0/ext_o_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[10]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[11]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[12]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[13]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[14]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[15]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[16]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[17]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[18]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[19]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[20]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[21]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[22]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[23]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[7]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[8]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_cpu_0/U_sext_0/U_sext_pos_0/ext_o_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: U_divider_0/clk_disp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 172 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.362        0.000                      0                82432        0.280        0.000                      0                82432        3.000        0.000                       0                  8488  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
U_cpuclk_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_cpuclk        {0.000 20.000}     40.000          25.000          
  clkfbout_cpuclk        {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_cpuclk_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_cpuclk              0.362        0.000                      0                82432        0.280        0.000                      0                82432       18.750        0.000                       0                  8484  
  clkfbout_cpuclk                                                                                                                                                         12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_cpuclk_0/inst/clk_in1
  To Clock:  U_cpuclk_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_cpuclk_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_cpuclk_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpuclk
  To Clock:  clk_out1_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack        0.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.119ns  (logic 4.696ns (27.431%)  route 12.423ns (72.569%))
  Logic Levels:           20  (CARRY4=8 LUT3=3 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 18.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.292    -3.244    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.120 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -2.423    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.327 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         1.623    -0.704    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.248 r  U_cpu_0/U_pc_0/pc_o_reg[7]/Q
                         net (fo=6, routed)           0.670     0.422    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.546 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     1.401    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124     1.525 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=337, routed)         1.235     2.760    U_irom_0/cpu_irom_inst[2]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.124     2.884 r  U_irom_0/U_dram_0_i_223/O
                         net (fo=8, routed)           1.165     4.049    U_irom_0/bbstub_spo[6]
    SLICE_X49Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.199 r  U_irom_0/c_o_carry_i_67/O
                         net (fo=30, routed)          0.842     5.042    U_cpu_0/U_sext_0/U_sext_pos_0/ctrl_alub_sel
    SLICE_X43Y115        LUT3 (Prop_lut3_I2_O)        0.322     5.364 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_8__0/O
                         net (fo=69, routed)          0.979     6.343    U_cpu_0/U_rf_0/c_o_carry_i_6_0[1]
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728     7.071 r  U_cpu_0/U_rf_0/c_o_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.071    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_7_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.185    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26_n_1
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.299    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_7_0[0]
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.413    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26_n_1
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.527    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26_n_1
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.749 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26/O[0]
                         net (fo=1, routed)           0.624     8.373    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26_n_8
    SLICE_X45Y113        LUT4 (Prop_lut4_I3_O)        0.299     8.672 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.672    U_cpu_0/U_alu_0/U_alu_sub_0/x1[20]_i_4_0[1]
    SLICE_X45Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.222 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.222    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4_n_1
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 f  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/O[0]
                         net (fo=1, routed)           0.606    10.050    U_cpu_0/U_alu_0/U_alu_sub_0/data1[24]
    SLICE_X47Y118        LUT6 (Prop_lut6_I3_O)        0.299    10.349 f  U_cpu_0/U_alu_0/U_alu_sub_0/x1[24]_i_4/O
                         net (fo=1, routed)           0.295    10.644    U_cpu_0/U_rf_0/x31_reg[24]_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.768 f  U_cpu_0/U_rf_0/x1[24]_i_2/O
                         net (fo=2, routed)           0.812    11.579    U_cpu_0/U_rf_0/U_dram_0_i_54[8]
    SLICE_X51Y115        LUT4 (Prop_lut4_I1_O)        0.124    11.703 r  U_cpu_0/U_rf_0/U_dram_0_i_538/O
                         net (fo=1, routed)           0.695    12.398    U_cpu_0/U_rf_0/U_dram_0_i_538_n_1
    SLICE_X51Y111        LUT5 (Prop_lut5_I1_O)        0.124    12.522 r  U_cpu_0/U_rf_0/U_dram_0_i_222/O
                         net (fo=36, routed)          0.568    13.090    U_irom_0/U_dram_0
    SLICE_X49Y109        LUT4 (Prop_lut4_I0_O)        0.124    13.214 r  U_irom_0/U_dram_0_i_48/O
                         net (fo=55, routed)          0.889    14.103    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.227 r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1/O
                         net (fo=128, routed)         2.188    16.415    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/WE
    SLICE_X10Y88         RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    13.326 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    14.952    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.043 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.917    16.960    U_memram_0/clk_out1
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.100    17.060 r  U_memram_0/U_dram_0_i_47/O
                         net (fo=8224, routed)        1.009    18.069    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/WCLK
    SLICE_X10Y88         RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.579    17.490    
                         clock uncertainty           -0.180    17.311    
    SLICE_X10Y88         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    16.778    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.778    
                         arrival time                         -16.415    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.119ns  (logic 4.696ns (27.431%)  route 12.423ns (72.569%))
  Logic Levels:           20  (CARRY4=8 LUT3=3 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 18.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.292    -3.244    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.120 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -2.423    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.327 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         1.623    -0.704    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.248 r  U_cpu_0/U_pc_0/pc_o_reg[7]/Q
                         net (fo=6, routed)           0.670     0.422    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.546 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     1.401    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124     1.525 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=337, routed)         1.235     2.760    U_irom_0/cpu_irom_inst[2]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.124     2.884 r  U_irom_0/U_dram_0_i_223/O
                         net (fo=8, routed)           1.165     4.049    U_irom_0/bbstub_spo[6]
    SLICE_X49Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.199 r  U_irom_0/c_o_carry_i_67/O
                         net (fo=30, routed)          0.842     5.042    U_cpu_0/U_sext_0/U_sext_pos_0/ctrl_alub_sel
    SLICE_X43Y115        LUT3 (Prop_lut3_I2_O)        0.322     5.364 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_8__0/O
                         net (fo=69, routed)          0.979     6.343    U_cpu_0/U_rf_0/c_o_carry_i_6_0[1]
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728     7.071 r  U_cpu_0/U_rf_0/c_o_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.071    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_7_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.185    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26_n_1
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.299    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_7_0[0]
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.413    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26_n_1
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.527    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26_n_1
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.749 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26/O[0]
                         net (fo=1, routed)           0.624     8.373    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26_n_8
    SLICE_X45Y113        LUT4 (Prop_lut4_I3_O)        0.299     8.672 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.672    U_cpu_0/U_alu_0/U_alu_sub_0/x1[20]_i_4_0[1]
    SLICE_X45Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.222 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.222    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4_n_1
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 f  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/O[0]
                         net (fo=1, routed)           0.606    10.050    U_cpu_0/U_alu_0/U_alu_sub_0/data1[24]
    SLICE_X47Y118        LUT6 (Prop_lut6_I3_O)        0.299    10.349 f  U_cpu_0/U_alu_0/U_alu_sub_0/x1[24]_i_4/O
                         net (fo=1, routed)           0.295    10.644    U_cpu_0/U_rf_0/x31_reg[24]_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.768 f  U_cpu_0/U_rf_0/x1[24]_i_2/O
                         net (fo=2, routed)           0.812    11.579    U_cpu_0/U_rf_0/U_dram_0_i_54[8]
    SLICE_X51Y115        LUT4 (Prop_lut4_I1_O)        0.124    11.703 r  U_cpu_0/U_rf_0/U_dram_0_i_538/O
                         net (fo=1, routed)           0.695    12.398    U_cpu_0/U_rf_0/U_dram_0_i_538_n_1
    SLICE_X51Y111        LUT5 (Prop_lut5_I1_O)        0.124    12.522 r  U_cpu_0/U_rf_0/U_dram_0_i_222/O
                         net (fo=36, routed)          0.568    13.090    U_irom_0/U_dram_0
    SLICE_X49Y109        LUT4 (Prop_lut4_I0_O)        0.124    13.214 r  U_irom_0/U_dram_0_i_48/O
                         net (fo=55, routed)          0.889    14.103    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.227 r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1/O
                         net (fo=128, routed)         2.188    16.415    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/WE
    SLICE_X10Y88         RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    13.326 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    14.952    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.043 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.917    16.960    U_memram_0/clk_out1
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.100    17.060 r  U_memram_0/U_dram_0_i_47/O
                         net (fo=8224, routed)        1.009    18.069    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/WCLK
    SLICE_X10Y88         RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_B/CLK
                         clock pessimism             -0.579    17.490    
                         clock uncertainty           -0.180    17.311    
    SLICE_X10Y88         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    16.778    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         16.778    
                         arrival time                         -16.415    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.119ns  (logic 4.696ns (27.431%)  route 12.423ns (72.569%))
  Logic Levels:           20  (CARRY4=8 LUT3=3 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 18.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.292    -3.244    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.120 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -2.423    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.327 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         1.623    -0.704    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.248 r  U_cpu_0/U_pc_0/pc_o_reg[7]/Q
                         net (fo=6, routed)           0.670     0.422    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.546 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     1.401    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124     1.525 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=337, routed)         1.235     2.760    U_irom_0/cpu_irom_inst[2]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.124     2.884 r  U_irom_0/U_dram_0_i_223/O
                         net (fo=8, routed)           1.165     4.049    U_irom_0/bbstub_spo[6]
    SLICE_X49Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.199 r  U_irom_0/c_o_carry_i_67/O
                         net (fo=30, routed)          0.842     5.042    U_cpu_0/U_sext_0/U_sext_pos_0/ctrl_alub_sel
    SLICE_X43Y115        LUT3 (Prop_lut3_I2_O)        0.322     5.364 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_8__0/O
                         net (fo=69, routed)          0.979     6.343    U_cpu_0/U_rf_0/c_o_carry_i_6_0[1]
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728     7.071 r  U_cpu_0/U_rf_0/c_o_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.071    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_7_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.185    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26_n_1
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.299    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_7_0[0]
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.413    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26_n_1
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.527    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26_n_1
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.749 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26/O[0]
                         net (fo=1, routed)           0.624     8.373    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26_n_8
    SLICE_X45Y113        LUT4 (Prop_lut4_I3_O)        0.299     8.672 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.672    U_cpu_0/U_alu_0/U_alu_sub_0/x1[20]_i_4_0[1]
    SLICE_X45Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.222 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.222    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4_n_1
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 f  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/O[0]
                         net (fo=1, routed)           0.606    10.050    U_cpu_0/U_alu_0/U_alu_sub_0/data1[24]
    SLICE_X47Y118        LUT6 (Prop_lut6_I3_O)        0.299    10.349 f  U_cpu_0/U_alu_0/U_alu_sub_0/x1[24]_i_4/O
                         net (fo=1, routed)           0.295    10.644    U_cpu_0/U_rf_0/x31_reg[24]_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.768 f  U_cpu_0/U_rf_0/x1[24]_i_2/O
                         net (fo=2, routed)           0.812    11.579    U_cpu_0/U_rf_0/U_dram_0_i_54[8]
    SLICE_X51Y115        LUT4 (Prop_lut4_I1_O)        0.124    11.703 r  U_cpu_0/U_rf_0/U_dram_0_i_538/O
                         net (fo=1, routed)           0.695    12.398    U_cpu_0/U_rf_0/U_dram_0_i_538_n_1
    SLICE_X51Y111        LUT5 (Prop_lut5_I1_O)        0.124    12.522 r  U_cpu_0/U_rf_0/U_dram_0_i_222/O
                         net (fo=36, routed)          0.568    13.090    U_irom_0/U_dram_0
    SLICE_X49Y109        LUT4 (Prop_lut4_I0_O)        0.124    13.214 r  U_irom_0/U_dram_0_i_48/O
                         net (fo=55, routed)          0.889    14.103    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.227 r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1/O
                         net (fo=128, routed)         2.188    16.415    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/WE
    SLICE_X10Y88         RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    13.326 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    14.952    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.043 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.917    16.960    U_memram_0/clk_out1
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.100    17.060 r  U_memram_0/U_dram_0_i_47/O
                         net (fo=8224, routed)        1.009    18.069    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/WCLK
    SLICE_X10Y88         RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_C/CLK
                         clock pessimism             -0.579    17.490    
                         clock uncertainty           -0.180    17.311    
    SLICE_X10Y88         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    16.778    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         16.778    
                         arrival time                         -16.415    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.119ns  (logic 4.696ns (27.431%)  route 12.423ns (72.569%))
  Logic Levels:           20  (CARRY4=8 LUT3=3 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.931ns = ( 18.069 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.292    -3.244    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.120 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -2.423    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.327 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         1.623    -0.704    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.248 r  U_cpu_0/U_pc_0/pc_o_reg[7]/Q
                         net (fo=6, routed)           0.670     0.422    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.546 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     1.401    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124     1.525 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=337, routed)         1.235     2.760    U_irom_0/cpu_irom_inst[2]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.124     2.884 r  U_irom_0/U_dram_0_i_223/O
                         net (fo=8, routed)           1.165     4.049    U_irom_0/bbstub_spo[6]
    SLICE_X49Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.199 r  U_irom_0/c_o_carry_i_67/O
                         net (fo=30, routed)          0.842     5.042    U_cpu_0/U_sext_0/U_sext_pos_0/ctrl_alub_sel
    SLICE_X43Y115        LUT3 (Prop_lut3_I2_O)        0.322     5.364 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_8__0/O
                         net (fo=69, routed)          0.979     6.343    U_cpu_0/U_rf_0/c_o_carry_i_6_0[1]
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728     7.071 r  U_cpu_0/U_rf_0/c_o_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.071    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_7_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.185    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26_n_1
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.299    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_7_0[0]
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.413    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26_n_1
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.527    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26_n_1
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.749 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26/O[0]
                         net (fo=1, routed)           0.624     8.373    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26_n_8
    SLICE_X45Y113        LUT4 (Prop_lut4_I3_O)        0.299     8.672 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.672    U_cpu_0/U_alu_0/U_alu_sub_0/x1[20]_i_4_0[1]
    SLICE_X45Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.222 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.222    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4_n_1
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 f  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/O[0]
                         net (fo=1, routed)           0.606    10.050    U_cpu_0/U_alu_0/U_alu_sub_0/data1[24]
    SLICE_X47Y118        LUT6 (Prop_lut6_I3_O)        0.299    10.349 f  U_cpu_0/U_alu_0/U_alu_sub_0/x1[24]_i_4/O
                         net (fo=1, routed)           0.295    10.644    U_cpu_0/U_rf_0/x31_reg[24]_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.768 f  U_cpu_0/U_rf_0/x1[24]_i_2/O
                         net (fo=2, routed)           0.812    11.579    U_cpu_0/U_rf_0/U_dram_0_i_54[8]
    SLICE_X51Y115        LUT4 (Prop_lut4_I1_O)        0.124    11.703 r  U_cpu_0/U_rf_0/U_dram_0_i_538/O
                         net (fo=1, routed)           0.695    12.398    U_cpu_0/U_rf_0/U_dram_0_i_538_n_1
    SLICE_X51Y111        LUT5 (Prop_lut5_I1_O)        0.124    12.522 r  U_cpu_0/U_rf_0/U_dram_0_i_222/O
                         net (fo=36, routed)          0.568    13.090    U_irom_0/U_dram_0
    SLICE_X49Y109        LUT4 (Prop_lut4_I0_O)        0.124    13.214 r  U_irom_0/U_dram_0_i_48/O
                         net (fo=55, routed)          0.889    14.103    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X49Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.227 r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_0_0_i_1/O
                         net (fo=128, routed)         2.188    16.415    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/WE
    SLICE_X10Y88         RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    13.326 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    14.952    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.043 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.917    16.960    U_memram_0/clk_out1
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.100    17.060 r  U_memram_0/U_dram_0_i_47/O
                         net (fo=8224, routed)        1.009    18.069    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/WCLK
    SLICE_X10Y88         RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_D/CLK
                         clock pessimism             -0.579    17.490    
                         clock uncertainty           -0.180    17.311    
    SLICE_X10Y88         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    16.778    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_1280_1535_5_5/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         16.778    
                         arrival time                         -16.415    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.656ns  (logic 4.696ns (28.193%)  route 11.960ns (71.807%))
  Logic Levels:           20  (CARRY4=8 LUT3=3 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.358ns = ( 17.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.292    -3.244    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.120 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -2.423    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.327 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         1.623    -0.704    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.248 r  U_cpu_0/U_pc_0/pc_o_reg[7]/Q
                         net (fo=6, routed)           0.670     0.422    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.546 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     1.401    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124     1.525 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=337, routed)         1.235     2.760    U_irom_0/cpu_irom_inst[2]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.124     2.884 r  U_irom_0/U_dram_0_i_223/O
                         net (fo=8, routed)           1.165     4.049    U_irom_0/bbstub_spo[6]
    SLICE_X49Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.199 r  U_irom_0/c_o_carry_i_67/O
                         net (fo=30, routed)          0.842     5.042    U_cpu_0/U_sext_0/U_sext_pos_0/ctrl_alub_sel
    SLICE_X43Y115        LUT3 (Prop_lut3_I2_O)        0.322     5.364 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_8__0/O
                         net (fo=69, routed)          0.979     6.343    U_cpu_0/U_rf_0/c_o_carry_i_6_0[1]
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728     7.071 r  U_cpu_0/U_rf_0/c_o_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.071    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_7_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.185    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26_n_1
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.299    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_7_0[0]
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.413    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26_n_1
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.527    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26_n_1
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.749 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26/O[0]
                         net (fo=1, routed)           0.624     8.373    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26_n_8
    SLICE_X45Y113        LUT4 (Prop_lut4_I3_O)        0.299     8.672 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.672    U_cpu_0/U_alu_0/U_alu_sub_0/x1[20]_i_4_0[1]
    SLICE_X45Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.222 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.222    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4_n_1
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 f  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/O[0]
                         net (fo=1, routed)           0.606    10.050    U_cpu_0/U_alu_0/U_alu_sub_0/data1[24]
    SLICE_X47Y118        LUT6 (Prop_lut6_I3_O)        0.299    10.349 f  U_cpu_0/U_alu_0/U_alu_sub_0/x1[24]_i_4/O
                         net (fo=1, routed)           0.295    10.644    U_cpu_0/U_rf_0/x31_reg[24]_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.768 f  U_cpu_0/U_rf_0/x1[24]_i_2/O
                         net (fo=2, routed)           0.812    11.579    U_cpu_0/U_rf_0/U_dram_0_i_54[8]
    SLICE_X51Y115        LUT4 (Prop_lut4_I1_O)        0.124    11.703 r  U_cpu_0/U_rf_0/U_dram_0_i_538/O
                         net (fo=1, routed)           0.695    12.398    U_cpu_0/U_rf_0/U_dram_0_i_538_n_1
    SLICE_X51Y111        LUT5 (Prop_lut5_I1_O)        0.124    12.522 r  U_cpu_0/U_rf_0/U_dram_0_i_222/O
                         net (fo=36, routed)          0.568    13.090    U_irom_0/U_dram_0
    SLICE_X49Y109        LUT4 (Prop_lut4_I0_O)        0.124    13.214 r  U_irom_0/U_dram_0_i_48/O
                         net (fo=55, routed)          0.873    14.087    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    14.211 r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0_i_1/O
                         net (fo=128, routed)         1.741    15.952    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/WE
    SLICE_X8Y94          RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    13.326 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    14.952    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.043 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.917    16.960    U_memram_0/clk_out1
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.100    17.060 r  U_memram_0/U_dram_0_i_47/O
                         net (fo=8224, routed)        0.582    17.642    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/WCLK
    SLICE_X8Y94          RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_A/CLK
                         clock pessimism             -0.579    17.063    
                         clock uncertainty           -0.180    16.883    
    SLICE_X8Y94          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    16.350    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                         -15.952    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.656ns  (logic 4.696ns (28.193%)  route 11.960ns (71.807%))
  Logic Levels:           20  (CARRY4=8 LUT3=3 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.358ns = ( 17.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.292    -3.244    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.120 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -2.423    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.327 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         1.623    -0.704    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.248 r  U_cpu_0/U_pc_0/pc_o_reg[7]/Q
                         net (fo=6, routed)           0.670     0.422    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.546 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     1.401    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124     1.525 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=337, routed)         1.235     2.760    U_irom_0/cpu_irom_inst[2]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.124     2.884 r  U_irom_0/U_dram_0_i_223/O
                         net (fo=8, routed)           1.165     4.049    U_irom_0/bbstub_spo[6]
    SLICE_X49Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.199 r  U_irom_0/c_o_carry_i_67/O
                         net (fo=30, routed)          0.842     5.042    U_cpu_0/U_sext_0/U_sext_pos_0/ctrl_alub_sel
    SLICE_X43Y115        LUT3 (Prop_lut3_I2_O)        0.322     5.364 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_8__0/O
                         net (fo=69, routed)          0.979     6.343    U_cpu_0/U_rf_0/c_o_carry_i_6_0[1]
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728     7.071 r  U_cpu_0/U_rf_0/c_o_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.071    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_7_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.185    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26_n_1
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.299    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_7_0[0]
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.413    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26_n_1
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.527    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26_n_1
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.749 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26/O[0]
                         net (fo=1, routed)           0.624     8.373    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26_n_8
    SLICE_X45Y113        LUT4 (Prop_lut4_I3_O)        0.299     8.672 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.672    U_cpu_0/U_alu_0/U_alu_sub_0/x1[20]_i_4_0[1]
    SLICE_X45Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.222 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.222    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4_n_1
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 f  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/O[0]
                         net (fo=1, routed)           0.606    10.050    U_cpu_0/U_alu_0/U_alu_sub_0/data1[24]
    SLICE_X47Y118        LUT6 (Prop_lut6_I3_O)        0.299    10.349 f  U_cpu_0/U_alu_0/U_alu_sub_0/x1[24]_i_4/O
                         net (fo=1, routed)           0.295    10.644    U_cpu_0/U_rf_0/x31_reg[24]_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.768 f  U_cpu_0/U_rf_0/x1[24]_i_2/O
                         net (fo=2, routed)           0.812    11.579    U_cpu_0/U_rf_0/U_dram_0_i_54[8]
    SLICE_X51Y115        LUT4 (Prop_lut4_I1_O)        0.124    11.703 r  U_cpu_0/U_rf_0/U_dram_0_i_538/O
                         net (fo=1, routed)           0.695    12.398    U_cpu_0/U_rf_0/U_dram_0_i_538_n_1
    SLICE_X51Y111        LUT5 (Prop_lut5_I1_O)        0.124    12.522 r  U_cpu_0/U_rf_0/U_dram_0_i_222/O
                         net (fo=36, routed)          0.568    13.090    U_irom_0/U_dram_0
    SLICE_X49Y109        LUT4 (Prop_lut4_I0_O)        0.124    13.214 r  U_irom_0/U_dram_0_i_48/O
                         net (fo=55, routed)          0.873    14.087    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    14.211 r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0_i_1/O
                         net (fo=128, routed)         1.741    15.952    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/WE
    SLICE_X8Y94          RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    13.326 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    14.952    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.043 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.917    16.960    U_memram_0/clk_out1
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.100    17.060 r  U_memram_0/U_dram_0_i_47/O
                         net (fo=8224, routed)        0.582    17.642    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/WCLK
    SLICE_X8Y94          RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_B/CLK
                         clock pessimism             -0.579    17.063    
                         clock uncertainty           -0.180    16.883    
    SLICE_X8Y94          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    16.350    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                         -15.952    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_C/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.656ns  (logic 4.696ns (28.193%)  route 11.960ns (71.807%))
  Logic Levels:           20  (CARRY4=8 LUT3=3 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.358ns = ( 17.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.292    -3.244    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.120 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -2.423    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.327 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         1.623    -0.704    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.248 r  U_cpu_0/U_pc_0/pc_o_reg[7]/Q
                         net (fo=6, routed)           0.670     0.422    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.546 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     1.401    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124     1.525 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=337, routed)         1.235     2.760    U_irom_0/cpu_irom_inst[2]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.124     2.884 r  U_irom_0/U_dram_0_i_223/O
                         net (fo=8, routed)           1.165     4.049    U_irom_0/bbstub_spo[6]
    SLICE_X49Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.199 r  U_irom_0/c_o_carry_i_67/O
                         net (fo=30, routed)          0.842     5.042    U_cpu_0/U_sext_0/U_sext_pos_0/ctrl_alub_sel
    SLICE_X43Y115        LUT3 (Prop_lut3_I2_O)        0.322     5.364 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_8__0/O
                         net (fo=69, routed)          0.979     6.343    U_cpu_0/U_rf_0/c_o_carry_i_6_0[1]
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728     7.071 r  U_cpu_0/U_rf_0/c_o_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.071    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_7_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.185    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26_n_1
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.299    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_7_0[0]
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.413    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26_n_1
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.527    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26_n_1
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.749 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26/O[0]
                         net (fo=1, routed)           0.624     8.373    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26_n_8
    SLICE_X45Y113        LUT4 (Prop_lut4_I3_O)        0.299     8.672 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.672    U_cpu_0/U_alu_0/U_alu_sub_0/x1[20]_i_4_0[1]
    SLICE_X45Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.222 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.222    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4_n_1
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 f  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/O[0]
                         net (fo=1, routed)           0.606    10.050    U_cpu_0/U_alu_0/U_alu_sub_0/data1[24]
    SLICE_X47Y118        LUT6 (Prop_lut6_I3_O)        0.299    10.349 f  U_cpu_0/U_alu_0/U_alu_sub_0/x1[24]_i_4/O
                         net (fo=1, routed)           0.295    10.644    U_cpu_0/U_rf_0/x31_reg[24]_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.768 f  U_cpu_0/U_rf_0/x1[24]_i_2/O
                         net (fo=2, routed)           0.812    11.579    U_cpu_0/U_rf_0/U_dram_0_i_54[8]
    SLICE_X51Y115        LUT4 (Prop_lut4_I1_O)        0.124    11.703 r  U_cpu_0/U_rf_0/U_dram_0_i_538/O
                         net (fo=1, routed)           0.695    12.398    U_cpu_0/U_rf_0/U_dram_0_i_538_n_1
    SLICE_X51Y111        LUT5 (Prop_lut5_I1_O)        0.124    12.522 r  U_cpu_0/U_rf_0/U_dram_0_i_222/O
                         net (fo=36, routed)          0.568    13.090    U_irom_0/U_dram_0
    SLICE_X49Y109        LUT4 (Prop_lut4_I0_O)        0.124    13.214 r  U_irom_0/U_dram_0_i_48/O
                         net (fo=55, routed)          0.873    14.087    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    14.211 r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0_i_1/O
                         net (fo=128, routed)         1.741    15.952    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/WE
    SLICE_X8Y94          RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_C/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    13.326 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    14.952    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.043 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.917    16.960    U_memram_0/clk_out1
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.100    17.060 r  U_memram_0/U_dram_0_i_47/O
                         net (fo=8224, routed)        0.582    17.642    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/WCLK
    SLICE_X8Y94          RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_C/CLK
                         clock pessimism             -0.579    17.063    
                         clock uncertainty           -0.180    16.883    
    SLICE_X8Y94          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    16.350    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                         -15.952    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_D/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        16.656ns  (logic 4.696ns (28.193%)  route 11.960ns (71.807%))
  Logic Levels:           20  (CARRY4=8 LUT3=3 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -2.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.358ns = ( 17.642 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.292    -3.244    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.120 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -2.423    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.327 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         1.623    -0.704    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.248 r  U_cpu_0/U_pc_0/pc_o_reg[7]/Q
                         net (fo=6, routed)           0.670     0.422    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.546 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     1.401    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124     1.525 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=337, routed)         1.235     2.760    U_irom_0/cpu_irom_inst[2]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.124     2.884 r  U_irom_0/U_dram_0_i_223/O
                         net (fo=8, routed)           1.165     4.049    U_irom_0/bbstub_spo[6]
    SLICE_X49Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.199 r  U_irom_0/c_o_carry_i_67/O
                         net (fo=30, routed)          0.842     5.042    U_cpu_0/U_sext_0/U_sext_pos_0/ctrl_alub_sel
    SLICE_X43Y115        LUT3 (Prop_lut3_I2_O)        0.322     5.364 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_8__0/O
                         net (fo=69, routed)          0.979     6.343    U_cpu_0/U_rf_0/c_o_carry_i_6_0[1]
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728     7.071 r  U_cpu_0/U_rf_0/c_o_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.071    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_7_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.185    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26_n_1
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.299    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_7_0[0]
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.413    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26_n_1
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.527    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26_n_1
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.749 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26/O[0]
                         net (fo=1, routed)           0.624     8.373    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26_n_8
    SLICE_X45Y113        LUT4 (Prop_lut4_I3_O)        0.299     8.672 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.672    U_cpu_0/U_alu_0/U_alu_sub_0/x1[20]_i_4_0[1]
    SLICE_X45Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.222 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.222    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4_n_1
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 f  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/O[0]
                         net (fo=1, routed)           0.606    10.050    U_cpu_0/U_alu_0/U_alu_sub_0/data1[24]
    SLICE_X47Y118        LUT6 (Prop_lut6_I3_O)        0.299    10.349 f  U_cpu_0/U_alu_0/U_alu_sub_0/x1[24]_i_4/O
                         net (fo=1, routed)           0.295    10.644    U_cpu_0/U_rf_0/x31_reg[24]_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.768 f  U_cpu_0/U_rf_0/x1[24]_i_2/O
                         net (fo=2, routed)           0.812    11.579    U_cpu_0/U_rf_0/U_dram_0_i_54[8]
    SLICE_X51Y115        LUT4 (Prop_lut4_I1_O)        0.124    11.703 r  U_cpu_0/U_rf_0/U_dram_0_i_538/O
                         net (fo=1, routed)           0.695    12.398    U_cpu_0/U_rf_0/U_dram_0_i_538_n_1
    SLICE_X51Y111        LUT5 (Prop_lut5_I1_O)        0.124    12.522 r  U_cpu_0/U_rf_0/U_dram_0_i_222/O
                         net (fo=36, routed)          0.568    13.090    U_irom_0/U_dram_0
    SLICE_X49Y109        LUT4 (Prop_lut4_I0_O)        0.124    13.214 r  U_irom_0/U_dram_0_i_48/O
                         net (fo=55, routed)          0.873    14.087    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X47Y103        LUT6 (Prop_lut6_I0_O)        0.124    14.211 r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0_i_1/O
                         net (fo=128, routed)         1.741    15.952    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/WE
    SLICE_X8Y94          RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_D/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    13.326 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    14.952    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.043 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.917    16.960    U_memram_0/clk_out1
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.100    17.060 r  U_memram_0/U_dram_0_i_47/O
                         net (fo=8224, routed)        0.582    17.642    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/WCLK
    SLICE_X8Y94          RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_D/CLK
                         clock pessimism             -0.579    17.063    
                         clock uncertainty           -0.180    16.883    
    SLICE_X8Y94          RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    16.350    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15104_15359_0_0/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         16.350    
                         arrival time                         -15.952    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_5_5/RAMS64E_A/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.373ns  (logic 4.696ns (27.030%)  route 12.677ns (72.970%))
  Logic Levels:           20  (CARRY4=8 LUT3=3 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 18.360 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.292    -3.244    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.120 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -2.423    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.327 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         1.623    -0.704    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.248 r  U_cpu_0/U_pc_0/pc_o_reg[7]/Q
                         net (fo=6, routed)           0.670     0.422    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.546 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     1.401    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124     1.525 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=337, routed)         1.235     2.760    U_irom_0/cpu_irom_inst[2]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.124     2.884 r  U_irom_0/U_dram_0_i_223/O
                         net (fo=8, routed)           1.165     4.049    U_irom_0/bbstub_spo[6]
    SLICE_X49Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.199 r  U_irom_0/c_o_carry_i_67/O
                         net (fo=30, routed)          0.842     5.042    U_cpu_0/U_sext_0/U_sext_pos_0/ctrl_alub_sel
    SLICE_X43Y115        LUT3 (Prop_lut3_I2_O)        0.322     5.364 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_8__0/O
                         net (fo=69, routed)          0.979     6.343    U_cpu_0/U_rf_0/c_o_carry_i_6_0[1]
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728     7.071 r  U_cpu_0/U_rf_0/c_o_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.071    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_7_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.185    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26_n_1
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.299    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_7_0[0]
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.413    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26_n_1
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.527    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26_n_1
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.749 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26/O[0]
                         net (fo=1, routed)           0.624     8.373    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26_n_8
    SLICE_X45Y113        LUT4 (Prop_lut4_I3_O)        0.299     8.672 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.672    U_cpu_0/U_alu_0/U_alu_sub_0/x1[20]_i_4_0[1]
    SLICE_X45Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.222 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.222    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4_n_1
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 f  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/O[0]
                         net (fo=1, routed)           0.606    10.050    U_cpu_0/U_alu_0/U_alu_sub_0/data1[24]
    SLICE_X47Y118        LUT6 (Prop_lut6_I3_O)        0.299    10.349 f  U_cpu_0/U_alu_0/U_alu_sub_0/x1[24]_i_4/O
                         net (fo=1, routed)           0.295    10.644    U_cpu_0/U_rf_0/x31_reg[24]_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.768 f  U_cpu_0/U_rf_0/x1[24]_i_2/O
                         net (fo=2, routed)           0.812    11.579    U_cpu_0/U_rf_0/U_dram_0_i_54[8]
    SLICE_X51Y115        LUT4 (Prop_lut4_I1_O)        0.124    11.703 r  U_cpu_0/U_rf_0/U_dram_0_i_538/O
                         net (fo=1, routed)           0.695    12.398    U_cpu_0/U_rf_0/U_dram_0_i_538_n_1
    SLICE_X51Y111        LUT5 (Prop_lut5_I1_O)        0.124    12.522 r  U_cpu_0/U_rf_0/U_dram_0_i_222/O
                         net (fo=36, routed)          0.568    13.090    U_irom_0/U_dram_0
    SLICE_X49Y109        LUT4 (Prop_lut4_I0_O)        0.124    13.214 r  U_irom_0/U_dram_0_i_48/O
                         net (fo=55, routed)          0.777    13.991    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.124    14.115 r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_0_0_i_1/O
                         net (fo=128, routed)         2.554    16.669    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_5_5/WE
    SLICE_X14Y72         RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_5_5/RAMS64E_A/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    13.326 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    14.952    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.043 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.917    16.960    U_memram_0/clk_out1
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.100    17.060 r  U_memram_0/U_dram_0_i_47/O
                         net (fo=8224, routed)        1.300    18.360    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_5_5/WCLK
    SLICE_X14Y72         RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_5_5/RAMS64E_A/CLK
                         clock pessimism             -0.579    17.781    
                         clock uncertainty           -0.180    17.601    
    SLICE_X14Y72         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    17.068    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_5_5/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                         -16.669    
  -------------------------------------------------------------------
                         slack                                  0.399    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_5_5/RAMS64E_B/WE
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_cpuclk'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_cpuclk fall@20.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        17.373ns  (logic 4.696ns (27.030%)  route 12.677ns (72.970%))
  Logic Levels:           20  (CARRY4=8 LUT3=3 LUT4=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.640ns = ( 18.360 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.704ns
    Clock Pessimism Removal (CPR):    -0.579ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.352ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          1.253     1.253    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -7.337 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -5.632    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -5.536 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           2.292    -3.244    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124    -3.120 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.697    -2.423    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.327 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         1.623    -0.704    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y113        FDCE (Prop_fdce_C_Q)         0.456    -0.248 r  U_cpu_0/U_pc_0/pc_o_reg[7]/Q
                         net (fo=6, routed)           0.670     0.422    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X29Y113        LUT4 (Prop_lut4_I3_O)        0.124     0.546 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1/O
                         net (fo=10, routed)          0.855     1.401    U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_1_n_0
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124     1.525 f  U_irom_0/U_irom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=337, routed)         1.235     2.760    U_irom_0/cpu_irom_inst[2]
    SLICE_X31Y110        LUT3 (Prop_lut3_I0_O)        0.124     2.884 r  U_irom_0/U_dram_0_i_223/O
                         net (fo=8, routed)           1.165     4.049    U_irom_0/bbstub_spo[6]
    SLICE_X49Y109        LUT3 (Prop_lut3_I2_O)        0.150     4.199 r  U_irom_0/c_o_carry_i_67/O
                         net (fo=30, routed)          0.842     5.042    U_cpu_0/U_sext_0/U_sext_pos_0/ctrl_alub_sel
    SLICE_X43Y115        LUT3 (Prop_lut3_I2_O)        0.322     5.364 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_8__0/O
                         net (fo=69, routed)          0.979     6.343    U_cpu_0/U_rf_0/c_o_carry_i_6_0[1]
    SLICE_X44Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.728     7.071 r  U_cpu_0/U_rf_0/c_o_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.071    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_7_0[0]
    SLICE_X44Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.185 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.185    U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__0_i_26_n_1
    SLICE_X44Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.299 r  U_cpu_0/U_sext_0/U_sext_pos_0/c_o_carry__1_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.299    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_7_0[0]
    SLICE_X44Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.413 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.413    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__2_i_26_n_1
    SLICE_X44Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.527 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26/CO[3]
                         net (fo=1, routed)           0.000     7.527    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__3_i_26_n_1
    SLICE_X44Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.749 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26/O[0]
                         net (fo=1, routed)           0.624     8.373    U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_26_n_8
    SLICE_X45Y113        LUT4 (Prop_lut4_I3_O)        0.299     8.672 r  U_cpu_0/U_sext_0/U_sext_neg_0/c_o_carry__4_i_7/O
                         net (fo=1, routed)           0.000     8.672    U_cpu_0/U_alu_0/U_alu_sub_0/x1[20]_i_4_0[1]
    SLICE_X45Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.222 r  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.222    U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__4_n_1
    SLICE_X45Y114        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.444 f  U_cpu_0/U_alu_0/U_alu_sub_0/c_o_carry__5/O[0]
                         net (fo=1, routed)           0.606    10.050    U_cpu_0/U_alu_0/U_alu_sub_0/data1[24]
    SLICE_X47Y118        LUT6 (Prop_lut6_I3_O)        0.299    10.349 f  U_cpu_0/U_alu_0/U_alu_sub_0/x1[24]_i_4/O
                         net (fo=1, routed)           0.295    10.644    U_cpu_0/U_rf_0/x31_reg[24]_0
    SLICE_X48Y118        LUT6 (Prop_lut6_I0_O)        0.124    10.768 f  U_cpu_0/U_rf_0/x1[24]_i_2/O
                         net (fo=2, routed)           0.812    11.579    U_cpu_0/U_rf_0/U_dram_0_i_54[8]
    SLICE_X51Y115        LUT4 (Prop_lut4_I1_O)        0.124    11.703 r  U_cpu_0/U_rf_0/U_dram_0_i_538/O
                         net (fo=1, routed)           0.695    12.398    U_cpu_0/U_rf_0/U_dram_0_i_538_n_1
    SLICE_X51Y111        LUT5 (Prop_lut5_I1_O)        0.124    12.522 r  U_cpu_0/U_rf_0/U_dram_0_i_222/O
                         net (fo=36, routed)          0.568    13.090    U_irom_0/U_dram_0
    SLICE_X49Y109        LUT4 (Prop_lut4_I0_O)        0.124    13.214 r  U_irom_0/U_dram_0_i_48/O
                         net (fo=55, routed)          0.777    13.991    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/we
    SLICE_X49Y104        LUT6 (Prop_lut6_I4_O)        0.124    14.115 r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_0_0_i_1/O
                         net (fo=128, routed)         2.554    16.669    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_5_5/WE
    SLICE_X14Y72         RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_5_5/RAMS64E_B/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk fall edge)
                                                     20.000    20.000 f  
    Y18                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=19, routed)          1.181    21.181    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855    13.326 f  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625    14.952    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    15.043 f  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.917    16.960    U_memram_0/clk_out1
    SLICE_X11Y96         LUT2 (Prop_lut2_I1_O)        0.100    17.060 r  U_memram_0/U_dram_0_i_47/O
                         net (fo=8224, routed)        1.300    18.360    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_5_5/WCLK
    SLICE_X14Y72         RAMS64E                                      r  U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_5_5/RAMS64E_B/CLK
                         clock pessimism             -0.579    17.781    
                         clock uncertainty           -0.180    17.601    
    SLICE_X14Y72         RAMS64E (Setup_rams64e_CLK_WE)
                                                     -0.533    17.068    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11264_11519_5_5/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         17.068    
                         arrival time                         -16.669    
  -------------------------------------------------------------------
                         slack                                  0.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/pc_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.565     0.318    U_cpu_0/U_pc_0/CLK
    SLICE_X32Y110        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y110        FDCE (Prop_fdce_C_Q)         0.141     0.459 r  U_cpu_0/U_pc_0/pc_o_reg[0]/Q
                         net (fo=5, routed)           0.185     0.643    U_cpu_0/U_pc_0/pc_o[0]
    SLICE_X32Y110        LUT6 (Prop_lut6_I1_O)        0.045     0.688 r  U_cpu_0/U_pc_0/pc_o[0]_i_1/O
                         net (fo=1, routed)           0.000     0.688    U_cpu_0/U_pc_0/pc_o[0]_i_1_n_1
    SLICE_X32Y110        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.836     0.728    U_cpu_0/U_pc_0/CLK
    SLICE_X32Y110        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[0]/C
                         clock pessimism             -0.411     0.318    
    SLICE_X32Y110        FDCE (Hold_fdce_C_D)         0.091     0.409    U_cpu_0/U_pc_0/pc_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.688    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.227ns (55.172%)  route 0.184ns (44.828%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.565     0.318    U_cpu_0/U_pc_0/CLK
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     0.446 r  U_cpu_0/U_pc_0/state_reg/Q
                         net (fo=32, routed)          0.184     0.630    U_irom_0/state
    SLICE_X28Y112        LUT5 (Prop_lut5_I0_O)        0.099     0.729 r  U_irom_0/pc_o[4]_i_1/O
                         net (fo=1, routed)           0.000     0.729    U_cpu_0/U_pc_0/pc_o_reg[31]_0[3]
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.833     0.726    U_cpu_0/U_pc_0/CLK
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[4]/C
                         clock pessimism             -0.409     0.318    
    SLICE_X28Y112        FDCE (Hold_fdce_C_D)         0.092     0.410    U_cpu_0/U_pc_0/pc_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.410    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.227ns (45.968%)  route 0.267ns (54.032%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.565     0.318    U_cpu_0/U_pc_0/CLK
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     0.446 r  U_cpu_0/U_pc_0/state_reg/Q
                         net (fo=32, routed)          0.267     0.712    U_irom_0/state
    SLICE_X31Y112        LUT5 (Prop_lut5_I0_O)        0.099     0.811 r  U_irom_0/pc_o[6]_i_1/O
                         net (fo=1, routed)           0.000     0.811    U_cpu_0/U_pc_0/pc_o_reg[31]_0[5]
    SLICE_X31Y112        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.833     0.726    U_cpu_0/U_pc_0/CLK
    SLICE_X31Y112        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[6]/C
                         clock pessimism             -0.374     0.353    
    SLICE_X31Y112        FDCE (Hold_fdce_C_D)         0.091     0.444    U_cpu_0/U_pc_0/pc_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.444    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.227ns (47.879%)  route 0.247ns (52.121%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.565     0.318    U_cpu_0/U_pc_0/CLK
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     0.446 r  U_cpu_0/U_pc_0/state_reg/Q
                         net (fo=32, routed)          0.247     0.693    U_irom_0/state
    SLICE_X29Y112        LUT5 (Prop_lut5_I0_O)        0.099     0.792 r  U_irom_0/pc_o[9]_i_1/O
                         net (fo=1, routed)           0.000     0.792    U_cpu_0/U_pc_0/pc_o_reg[31]_0[8]
    SLICE_X29Y112        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.833     0.726    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y112        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[9]/C
                         clock pessimism             -0.396     0.331    
    SLICE_X29Y112        FDCE (Hold_fdce_C_D)         0.092     0.423    U_cpu_0/U_pc_0/pc_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.227ns (46.433%)  route 0.262ns (53.567%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.565     0.318    U_cpu_0/U_pc_0/CLK
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     0.446 r  U_cpu_0/U_pc_0/state_reg/Q
                         net (fo=32, routed)          0.262     0.708    U_irom_0/state
    SLICE_X28Y113        LUT5 (Prop_lut5_I0_O)        0.099     0.807 r  U_irom_0/pc_o[11]_i_1/O
                         net (fo=1, routed)           0.000     0.807    U_cpu_0/U_pc_0/pc_o_reg[31]_0[10]
    SLICE_X28Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.832     0.725    U_cpu_0/U_pc_0/CLK
    SLICE_X28Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[11]/C
                         clock pessimism             -0.394     0.332    
    SLICE_X28Y113        FDCE (Hold_fdce_C_D)         0.091     0.423    U_cpu_0/U_pc_0/pc_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.227ns (45.738%)  route 0.269ns (54.262%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.565     0.318    U_cpu_0/U_pc_0/CLK
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     0.446 r  U_cpu_0/U_pc_0/state_reg/Q
                         net (fo=32, routed)          0.269     0.715    U_irom_0/state
    SLICE_X29Y111        LUT5 (Prop_lut5_I0_O)        0.099     0.814 r  U_irom_0/pc_o[3]_i_1/O
                         net (fo=1, routed)           0.000     0.814    U_cpu_0/U_pc_0/pc_o_reg[31]_0[2]
    SLICE_X29Y111        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.836     0.728    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y111        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[3]/C
                         clock pessimism             -0.394     0.335    
    SLICE_X29Y111        FDCE (Hold_fdce_C_D)         0.091     0.426    U_cpu_0/U_pc_0/pc_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.426    
                         arrival time                           0.814    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.227ns (41.415%)  route 0.321ns (58.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.565     0.318    U_cpu_0/U_pc_0/CLK
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     0.446 r  U_cpu_0/U_pc_0/state_reg/Q
                         net (fo=32, routed)          0.321     0.767    U_irom_0/state
    SLICE_X29Y113        LUT5 (Prop_lut5_I0_O)        0.099     0.866 r  U_irom_0/pc_o[13]_i_1/O
                         net (fo=1, routed)           0.000     0.866    U_cpu_0/U_pc_0/pc_o_reg[31]_0[12]
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.832     0.725    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[13]/C
                         clock pessimism             -0.394     0.332    
    SLICE_X29Y113        FDCE (Hold_fdce_C_D)         0.091     0.423    U_cpu_0/U_pc_0/pc_o_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.866    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.227ns (41.264%)  route 0.323ns (58.736%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.565     0.318    U_cpu_0/U_pc_0/CLK
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     0.446 r  U_cpu_0/U_pc_0/state_reg/Q
                         net (fo=32, routed)          0.323     0.769    U_irom_0/state
    SLICE_X29Y113        LUT5 (Prop_lut5_I0_O)        0.099     0.868 r  U_irom_0/pc_o[15]_i_1/O
                         net (fo=1, routed)           0.000     0.868    U_cpu_0/U_pc_0/pc_o_reg[31]_0[14]
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.832     0.725    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y113        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[15]/C
                         clock pessimism             -0.394     0.332    
    SLICE_X29Y113        FDCE (Hold_fdce_C_D)         0.092     0.424    U_cpu_0/U_pc_0/pc_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.424    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.227ns (40.981%)  route 0.327ns (59.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.565     0.318    U_cpu_0/U_pc_0/CLK
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     0.446 r  U_cpu_0/U_pc_0/state_reg/Q
                         net (fo=32, routed)          0.327     0.773    U_irom_0/state
    SLICE_X28Y112        LUT5 (Prop_lut5_I0_O)        0.099     0.872 r  U_irom_0/pc_o[14]_i_1/O
                         net (fo=1, routed)           0.000     0.872    U_cpu_0/U_pc_0/pc_o_reg[31]_0[13]
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.833     0.726    U_cpu_0/U_pc_0/CLK
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[14]/C
                         clock pessimism             -0.409     0.318    
    SLICE_X28Y112        FDCE (Hold_fdce_C_D)         0.091     0.409    U_cpu_0/U_pc_0/pc_o_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.409    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.507ns  (arrival time - required time)
  Source:                 U_cpu_0/U_pc_0/state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_cpu_0/U_pc_0/pc_o_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpuclk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpuclk rise@0.000ns - clk_out1_cpuclk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.227ns (37.084%)  route 0.385ns (62.916%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.440     0.440    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.898 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.388    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.362 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           0.786    -0.576    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045    -0.531 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.258    -0.273    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.247 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.565     0.318    U_cpu_0/U_pc_0/CLK
    SLICE_X28Y112        FDCE                                         r  U_cpu_0/U_pc_0/state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y112        FDCE (Prop_fdce_C_Q)         0.128     0.446 r  U_cpu_0/U_pc_0/state_reg/Q
                         net (fo=32, routed)          0.385     0.831    U_irom_0/state
    SLICE_X29Y112        LUT5 (Prop_lut5_I0_O)        0.099     0.930 r  U_irom_0/pc_o[8]_i_1/O
                         net (fo=1, routed)           0.000     0.930    U_cpu_0/U_pc_0/pc_o_reg[31]_0[7]
    SLICE_X29Y112        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=19, routed)          0.481     0.481    U_cpuclk_0/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -2.176 r  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.621    U_cpuclk_0/inst/clk_out1_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.592 r  U_cpuclk_0/inst/clkout1_buf/O
                         net (fo=2, routed)           1.107    -0.484    pll_clk
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.056    -0.428 r  clk_cpu_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.292    -0.136    clk_cpu
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.107 r  clk_cpu_BUFG_inst/O
                         net (fo=257, routed)         0.833     0.726    U_cpu_0/U_pc_0/CLK
    SLICE_X29Y112        FDCE                                         r  U_cpu_0/U_pc_0/pc_o_reg[8]/C
                         clock pessimism             -0.396     0.331    
    SLICE_X29Y112        FDCE (Hold_fdce_C_D)         0.092     0.423    U_cpu_0/U_pc_0/pc_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.423    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.507    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   U_cpuclk_0/inst/clkout1_buf/I
Min Period        n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   clk_cpu_BUFG_inst/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X32Y110   U_cpu_0/U_pc_0/pc_o_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y114   U_cpu_0/U_pc_0/pc_o_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X28Y113   U_cpu_0/U_pc_0/pc_o_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y114   U_cpu_0/U_pc_0/pc_o_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y113   U_cpu_0/U_pc_0/pc_o_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X28Y112   U_cpu_0/U_pc_0/pc_o_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         40.000      39.000     SLICE_X29Y113   U_cpu_0/U_pc_0/pc_o_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y97    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_26_26/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y97    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_26_26/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y97    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_26_26/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y97    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_26_26/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y93    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y93    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_4_4/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y104   U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_20_20/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y104   U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_20_20/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y104   U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_20_20/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y104   U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_20_20/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y97    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_26_26/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y97    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_26_26/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y97    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_26_26/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X66Y97    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_11776_12031_26_26/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y93    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_4_4/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X34Y93    U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12800_13055_4_4/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y109   U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_21_21/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y109   U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_21_21/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y109   U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_21_21/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         20.000      18.750     SLICE_X38Y109   U_memram_0/U_dram_0/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14848_15103_21_21/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_cpuclk_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y3   U_cpuclk_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  U_cpuclk_0/inst/plle2_adv_inst/CLKFBOUT



