

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-6b244a5d3be7811f16c312905c1c7fee137ac7a4_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int           4,4,4,4,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp           4,4,4,4,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp      64,64,64,64,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                   21 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,2 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp      64,64,64,64,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:256:32,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      32 # L1 Hit Latency
-gpgpu_smem_latency                    30 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      30 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option                 32,64 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                   96 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=12:RCD=24:RAS=55:RP=24:RC=78:CL=24:WL=8:CDLR=10:WR=24:nbkgrp=4:CCDL=6:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  194 # ROP queue latency (default 85)
-dram_latency                          96 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1365:1365:1365:3500.5 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    12 # minimal delay between activation of rows in different banks
RCD                                    24 # row to column delafcfc02aed6d021ed317cc9ea7a2d4861  /benchmarks/graph_benchmarks_original/pannotia/sssp/sssp
Extracting PTX file and ptxas options    1: sssp.1.sm_75.ptx -arch=sm_75
y
RAS                                    55 # time needed to activate row
RP                                     24 # time needed to precharge (deactivate) row
RC                                     78 # row cycle time
CDLR                                   10 # switching from write to read (changes tWTR)
WR                                     24 # last data-in to row precharge
CL                                     24 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    6 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1365000000.000000:1365000000.000000:1365000000.000000:3500500000.000000
GPGPU-Sim uArch: clock periods: 0.00000000073260073260:0.00000000073260073260:0.00000000073260073260:0.00000000028567347522
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/sssp/sssp
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/sssp/sssp
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/sssp/sssp
Running md5sum using "md5sum /benchmarks/graph_benchmarks_original/pannotia/sssp/sssp "
self exe links to: /benchmarks/graph_benchmarks_original/pannotia/sssp/sssp
Extracting specific PTX file named sssp.1.sm_75.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11vector_diffPiS_S_i : hostFun 0x0x5636b0001d40, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing sssp.1.sm_75.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z23ell_min_dot_plus_kerneliiPiS_S_S_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11vector_initPiS_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z13vector_assignPiS_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11vector_diffPiS_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file sssp.1.sm_75.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from sssp.1.sm_75.ptx
GPGPU-Sim PTX: Kernel '_Z11vector_diffPiS_S_i' : regs=8, lmem=0, smem=0, cmem=380
GPGPU-Sim PTX: Kernel '_Z13vector_assignPiS_i' : regs=8, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z11vector_initPiS_ii' : regs=12, lmem=0, smem=0, cmem=376
GPGPU-Sim PTX: Kernel '_Z23ell_min_dot_plus_kerneliiPiS_S_S_' : regs=64, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_' : regs=53, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: __cudaRegisterFunction _Z13vector_assignPiS_i : hostFun 0x0x5636b0002100, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11vector_initPiS_ii : hostFun 0x0x5636b0001fd0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z23ell_min_dot_plus_kerneliiPiS_S_S_ : hostFun 0x0x5636b0001be0, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z24spmv_min_dot_plus_kerneliPiS_S_S_S_ : hostFun 0x0x5636b0001e70, fat_cubin_handle = 1
Opening file: ../datasets/coAuthorsDBLP.graph
This is an undirected graph
Read from file: num_nodes = 299067, num_edges = 1955352
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeeab76aa8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeeab76aa0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeeab76a9c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeeab76a98..

GPGPU-Sim PTX: cudaLaunch for 0x0x5636b0001fd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11vector_initPiS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z11vector_initPiS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11vector_initPiS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11vector_initPiS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11vector_initPiS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11vector_initPiS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z11vector_initPiS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7c0 (sssp.1.sm_75.ptx:354) @%p1 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x848 (sssp.1.sm_75.ptx:378) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e8 (sssp.1.sm_75.ptx:360) @%p2 bra BB2_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x848 (sssp.1.sm_75.ptx:378) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7f0 (sssp.1.sm_75.ptx:361) bra.uni BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (sssp.1.sm_75.ptx:372) mov.u32 %r7, 99999999;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x820 (sssp.1.sm_75.ptx:369) bra.uni BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x848 (sssp.1.sm_75.ptx:378) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11vector_initPiS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11vector_initPiS_ii'.
GPGPU-Sim PTX: pushing kernel '_Z11vector_initPiS_ii' to stream 0, gridDim= (4673,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads cta_limit
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z11vector_initPiS_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z11vector_initPiS_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z11vector_initPiS_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 10781
gpu_sim_insn = 5981402
gpu_ipc =     554.8096
gpu_tot_sim_cycle = 10781
gpu_tot_sim_insn = 5981402
gpu_tot_ipc =     554.8096
gpu_tot_issued_cta = 4673
gpu_occupancy = 93.9138% 
gpu_tot_occupancy = 93.9138% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.9353
partiton_level_parallism_total  =       6.9353
partiton_level_parallism_util =      14.9630
partiton_level_parallism_util_total  =      14.9630
L2_BW  =     302.9361 GB/Sec
L2_BW_total  =     302.9361 GB/Sec
gpu_total_sim_rate=351847

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2418, Miss = 2416, Miss_rate = 0.999, Pending_hits = 0, Reservation_fails = 1608
	L1D_cache_core[1]: Access = 2544, Miss = 2544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1452
	L1D_cache_core[2]: Access = 2544, Miss = 2544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1519
	L1D_cache_core[3]: Access = 2608, Miss = 2608, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1507
	L1D_cache_core[4]: Access = 2432, Miss = 2432, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1988
	L1D_cache_core[5]: Access = 2512, Miss = 2512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1928
	L1D_cache_core[6]: Access = 2512, Miss = 2512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1812
	L1D_cache_core[7]: Access = 2448, Miss = 2448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1898
	L1D_cache_core[8]: Access = 2592, Miss = 2592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1211
	L1D_cache_core[9]: Access = 2592, Miss = 2592, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1256
	L1D_cache_core[10]: Access = 2496, Miss = 2496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1510
	L1D_cache_core[11]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1460
	L1D_cache_core[12]: Access = 2528, Miss = 2528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1638
	L1D_cache_core[13]: Access = 2624, Miss = 2624, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2216
	L1D_cache_core[14]: Access = 2544, Miss = 2544, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1365
	L1D_cache_core[15]: Access = 2496, Miss = 2496, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1592
	L1D_cache_core[16]: Access = 2656, Miss = 2656, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2186
	L1D_cache_core[17]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1631
	L1D_cache_core[18]: Access = 2528, Miss = 2528, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1336
	L1D_cache_core[19]: Access = 2272, Miss = 2272, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2086
	L1D_cache_core[20]: Access = 2448, Miss = 2448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1407
	L1D_cache_core[21]: Access = 2416, Miss = 2416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1896
	L1D_cache_core[22]: Access = 2464, Miss = 2464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1472
	L1D_cache_core[23]: Access = 2416, Miss = 2416, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1678
	L1D_cache_core[24]: Access = 2512, Miss = 2512, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1588
	L1D_cache_core[25]: Access = 2368, Miss = 2368, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1385
	L1D_cache_core[26]: Access = 2464, Miss = 2464, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1431
	L1D_cache_core[27]: Access = 2400, Miss = 2400, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2124
	L1D_cache_core[28]: Access = 2448, Miss = 2448, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1798
	L1D_cache_core[29]: Access = 2560, Miss = 2560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1640
	L1D_total_cache_accesses = 74770
	L1D_total_cache_misses = 74768
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 49618
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 49618
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74770

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 49618
ctas_completed 4673, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
204, 198, 242, 242, 220, 220, 220, 220, 198, 198, 220, 220, 176, 176, 220, 220, 198, 198, 220, 220, 198, 198, 198, 198, 198, 198, 220, 220, 198, 198, 198, 198, 
gpgpu_n_tot_thrd_icount = 6579776
gpgpu_n_tot_w_icount = 205618
gpgpu_n_stall_shd_mem = 8300
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 74770
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 598134
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1196288
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8300
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83939	W0_Idle:254147	W0_Scoreboard:140496	W1:6	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:10	W28:0	W29:0	W30:0	W31:5	W32:205597
single_issue_nums: WS0:51178	WS1:51172	WS2:51634	WS3:51634	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2990800 {40:74770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 598160 {8:74770,}
maxmflatency = 640 
max_icnt2mem_latency = 334 
maxmrqlatency = 0 
max_icnt2sh_latency = 233 
averagemflatency = 352 
avg_icnt2mem_latency = 140 
avg_icnt2sh_latency = 24 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5398 	68656 	716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	12079 	23555 	36885 	2251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	17662 	12878 	12830 	12739 	11136 	6793 	732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        526       538       540       578       538       569       517       547       536       478       529       527       498       506       494       499
dram[1]:        505       530       529       571       492       524       508       534       516       548       523       551       534       528       506       500
dram[2]:        500       492       556       516       517       511       531       557       540       549       525       521       490       495       486       486
dram[3]:        514       492       526       507       490       490       507       505       560       549       554       492       554       523       460       460
dram[4]:        494       533       493       541       530       521       524       520       509       487       531       564       535       559       509       510
dram[5]:        530       498       569       574       504       524       521       547       489       508       550       532       544       523       465       466
dram[6]:        545       539       594       563       558       574       521       514       537       514       591       568       530       569       534       524
dram[7]:        530       524       502       492       486       491       510       512       479       482       477       531       491       494       495       495
dram[8]:        528       490       535       522       551       517       509       512       519       498       554       539       540       524       543       511
dram[9]:        514       541       564       600       508       528       511       604       533       640       537       623       492       514       530       546
dram[10]:        471       500       524       527       515       534       503       516       497       520       529       518       531       526       504       495
dram[11]:        469       472       501       490       495       505       502       505       494       494       530       573       502       527       475       514
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27645 n_nop=27645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27645i bk1: 0a 27645i bk2: 0a 27645i bk3: 0a 27645i bk4: 0a 27645i bk5: 0a 27645i bk6: 0a 27645i bk7: 0a 27645i bk8: 0a 27645i bk9: 0a 27645i bk10: 0a 27645i bk11: 0a 27645i bk12: 0a 27645i bk13: 0a 27645i bk14: 0a 27645i bk15: 0a 27645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27645 
n_nop = 27645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27645 n_nop=27645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27645i bk1: 0a 27645i bk2: 0a 27645i bk3: 0a 27645i bk4: 0a 27645i bk5: 0a 27645i bk6: 0a 27645i bk7: 0a 27645i bk8: 0a 27645i bk9: 0a 27645i bk10: 0a 27645i bk11: 0a 27645i bk12: 0a 27645i bk13: 0a 27645i bk14: 0a 27645i bk15: 0a 27645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27645 
n_nop = 27645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27645 n_nop=27645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27645i bk1: 0a 27645i bk2: 0a 27645i bk3: 0a 27645i bk4: 0a 27645i bk5: 0a 27645i bk6: 0a 27645i bk7: 0a 27645i bk8: 0a 27645i bk9: 0a 27645i bk10: 0a 27645i bk11: 0a 27645i bk12: 0a 27645i bk13: 0a 27645i bk14: 0a 27645i bk15: 0a 27645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27645 
n_nop = 27645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27645 n_nop=27645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27645i bk1: 0a 27645i bk2: 0a 27645i bk3: 0a 27645i bk4: 0a 27645i bk5: 0a 27645i bk6: 0a 27645i bk7: 0a 27645i bk8: 0a 27645i bk9: 0a 27645i bk10: 0a 27645i bk11: 0a 27645i bk12: 0a 27645i bk13: 0a 27645i bk14: 0a 27645i bk15: 0a 27645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27645 
n_nop = 27645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27645 n_nop=27645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27645i bk1: 0a 27645i bk2: 0a 27645i bk3: 0a 27645i bk4: 0a 27645i bk5: 0a 27645i bk6: 0a 27645i bk7: 0a 27645i bk8: 0a 27645i bk9: 0a 27645i bk10: 0a 27645i bk11: 0a 27645i bk12: 0a 27645i bk13: 0a 27645i bk14: 0a 27645i bk15: 0a 27645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27645 
n_nop = 27645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27645 n_nop=27645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27645i bk1: 0a 27645i bk2: 0a 27645i bk3: 0a 27645i bk4: 0a 27645i bk5: 0a 27645i bk6: 0a 27645i bk7: 0a 27645i bk8: 0a 27645i bk9: 0a 27645i bk10: 0a 27645i bk11: 0a 27645i bk12: 0a 27645i bk13: 0a 27645i bk14: 0a 27645i bk15: 0a 27645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27645 
n_nop = 27645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27645 n_nop=27645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27645i bk1: 0a 27645i bk2: 0a 27645i bk3: 0a 27645i bk4: 0a 27645i bk5: 0a 27645i bk6: 0a 27645i bk7: 0a 27645i bk8: 0a 27645i bk9: 0a 27645i bk10: 0a 27645i bk11: 0a 27645i bk12: 0a 27645i bk13: 0a 27645i bk14: 0a 27645i bk15: 0a 27645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27645 
n_nop = 27645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27645 n_nop=27645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27645i bk1: 0a 27645i bk2: 0a 27645i bk3: 0a 27645i bk4: 0a 27645i bk5: 0a 27645i bk6: 0a 27645i bk7: 0a 27645i bk8: 0a 27645i bk9: 0a 27645i bk10: 0a 27645i bk11: 0a 27645i bk12: 0a 27645i bk13: 0a 27645i bk14: 0a 27645i bk15: 0a 27645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27645 
n_nop = 27645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27645 n_nop=27645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27645i bk1: 0a 27645i bk2: 0a 27645i bk3: 0a 27645i bk4: 0a 27645i bk5: 0a 27645i bk6: 0a 27645i bk7: 0a 27645i bk8: 0a 27645i bk9: 0a 27645i bk10: 0a 27645i bk11: 0a 27645i bk12: 0a 27645i bk13: 0a 27645i bk14: 0a 27645i bk15: 0a 27645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27645 
n_nop = 27645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27645 n_nop=27645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27645i bk1: 0a 27645i bk2: 0a 27645i bk3: 0a 27645i bk4: 0a 27645i bk5: 0a 27645i bk6: 0a 27645i bk7: 0a 27645i bk8: 0a 27645i bk9: 0a 27645i bk10: 0a 27645i bk11: 0a 27645i bk12: 0a 27645i bk13: 0a 27645i bk14: 0a 27645i bk15: 0a 27645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27645 
n_nop = 27645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27645 n_nop=27645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27645i bk1: 0a 27645i bk2: 0a 27645i bk3: 0a 27645i bk4: 0a 27645i bk5: 0a 27645i bk6: 0a 27645i bk7: 0a 27645i bk8: 0a 27645i bk9: 0a 27645i bk10: 0a 27645i bk11: 0a 27645i bk12: 0a 27645i bk13: 0a 27645i bk14: 0a 27645i bk15: 0a 27645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27645 
n_nop = 27645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=27645 n_nop=27645 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 27645i bk1: 0a 27645i bk2: 0a 27645i bk3: 0a 27645i bk4: 0a 27645i bk5: 0a 27645i bk6: 0a 27645i bk7: 0a 27645i bk8: 0a 27645i bk9: 0a 27645i bk10: 0a 27645i bk11: 0a 27645i bk12: 0a 27645i bk13: 0a 27645i bk14: 0a 27645i bk15: 0a 27645i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 27645 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 27645 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27645 
n_nop = 27645 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 3117, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 3112, Miss = 3112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 3112, Miss = 3112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 3112, Miss = 3112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 3112, Miss = 3112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 3117, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3116, Miss = 3116, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 74770
L2_total_cache_misses = 74768
L2_total_cache_miss_rate = 1.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74770
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=74770
icnt_total_pkts_simt_to_mem=74770
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 74770
Req_Network_cycles = 10781
Req_Network_injected_packets_per_cycle =       6.9353 
Req_Network_conflicts_per_cycle =       5.7269
Req_Network_conflicts_per_cycle_util =      12.3558
Req_Bank_Level_Parallism =      14.9630
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      17.8603
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2890

Reply_Network_injected_packets_num = 74770
Reply_Network_cycles = 10781
Reply_Network_injected_packets_per_cycle =        6.9353
Reply_Network_conflicts_per_cycle =        4.5584
Reply_Network_conflicts_per_cycle_util =       9.7142
Reply_Bank_Level_Parallism =      14.7796
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       6.1381
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2312
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 351847 (inst/sec)
gpgpu_simulation_rate = 634 (cycle/sec)
gpgpu_silicon_slowdown = 2152996x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeeab76ab8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeeab76ab0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeeab76aac..

GPGPU-Sim PTX: cudaLaunch for 0x0x5636b0002100 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z13vector_assignPiS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z13vector_assignPiS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13vector_assignPiS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z13vector_assignPiS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13vector_assignPiS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13vector_assignPiS_i'...
GPGPU-Sim PTX: reconvergence points for _Z13vector_assignPiS_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x890 (sssp.1.sm_75.ptx:401) @%p1 bra BB3_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d0 (sssp.1.sm_75.ptx:412) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13vector_assignPiS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13vector_assignPiS_i'.
GPGPU-Sim PTX: pushing kernel '_Z13vector_assignPiS_i' to stream 0, gridDim= (4673,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads cta_limit
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z13vector_assignPiS_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z13vector_assignPiS_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z13vector_assignPiS_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 11228
gpu_sim_insn = 4785122
gpu_ipc =     426.1776
gpu_tot_sim_cycle = 22009
gpu_tot_sim_insn = 10766524
gpu_tot_ipc =     489.1873
gpu_tot_issued_cta = 9346
gpu_occupancy = 94.5827% 
gpu_tot_occupancy = 94.2599% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.6591
partiton_level_parallism_total  =       6.7944
partiton_level_parallism_util =      13.2520
partiton_level_parallism_util_total  =      14.0556
L2_BW  =     290.8680 GB/Sec
L2_BW_total  =     296.7795 GB/Sec
gpu_total_sim_rate=336453

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4882, Miss = 4880, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1933
	L1D_cache_core[1]: Access = 5072, Miss = 5072, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1847
	L1D_cache_core[2]: Access = 5024, Miss = 5024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1811
	L1D_cache_core[3]: Access = 5136, Miss = 5136, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1837
	L1D_cache_core[4]: Access = 4928, Miss = 4928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2335
	L1D_cache_core[5]: Access = 4976, Miss = 4976, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2352
	L1D_cache_core[6]: Access = 5040, Miss = 5040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2133
	L1D_cache_core[7]: Access = 4928, Miss = 4928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2327
	L1D_cache_core[8]: Access = 5040, Miss = 5040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1549
	L1D_cache_core[9]: Access = 5040, Miss = 5040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1603
	L1D_cache_core[10]: Access = 4928, Miss = 4928, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1864
	L1D_cache_core[11]: Access = 4864, Miss = 4864, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1839
	L1D_cache_core[12]: Access = 5040, Miss = 5040, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1941
	L1D_cache_core[13]: Access = 5104, Miss = 5104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2564
	L1D_cache_core[14]: Access = 5104, Miss = 5104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1731
	L1D_cache_core[15]: Access = 5008, Miss = 5008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1979
	L1D_cache_core[16]: Access = 5168, Miss = 5168, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2508
	L1D_cache_core[17]: Access = 5088, Miss = 5088, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2007
	L1D_cache_core[18]: Access = 5024, Miss = 5024, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1669
	L1D_cache_core[19]: Access = 4800, Miss = 4800, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2476
	L1D_cache_core[20]: Access = 4960, Miss = 4960, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1720
	L1D_cache_core[21]: Access = 4896, Miss = 4896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2265
	L1D_cache_core[22]: Access = 4944, Miss = 4944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1825
	L1D_cache_core[23]: Access = 4896, Miss = 4896, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2035
	L1D_cache_core[24]: Access = 5008, Miss = 5008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1919
	L1D_cache_core[25]: Access = 4848, Miss = 4848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1705
	L1D_cache_core[26]: Access = 4944, Miss = 4944, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 1813
	L1D_cache_core[27]: Access = 4848, Miss = 4848, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2502
	L1D_cache_core[28]: Access = 5008, Miss = 5008, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2102
	L1D_cache_core[29]: Access = 4992, Miss = 4992, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 2127
	L1D_total_cache_accesses = 149538
	L1D_total_cache_misses = 149536
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 60318
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.105
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9346
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6823
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 28038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 53495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 84114
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 112154

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 6823
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 53495
ctas_completed 9346, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
374, 368, 412, 412, 390, 390, 390, 390, 368, 368, 390, 390, 346, 346, 390, 390, 368, 368, 373, 373, 351, 351, 368, 368, 351, 351, 373, 373, 351, 351, 351, 351, 
gpgpu_n_tot_thrd_icount = 11664000
gpgpu_n_tot_w_icount = 364500
gpgpu_n_stall_shd_mem = 8300
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 37384
gpgpu_n_mem_write_global = 112154
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 299067
gpgpu_n_store_insn = 897201
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2093504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 8300
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:101552	W0_Idle:295356	W0_Scoreboard:656440	W1:6	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:17	W28:0	W29:0	W30:0	W31:5	W32:364472
single_issue_nums: WS0:90703	WS1:90697	WS2:91550	WS3:91550	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 299072 {8:37384,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 4486160 {40:112154,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1495360 {40:37384,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 897232 {8:112154,}
maxmflatency = 640 
max_icnt2mem_latency = 334 
maxmrqlatency = 0 
max_icnt2sh_latency = 233 
averagemflatency = 303 
avg_icnt2mem_latency = 94 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 13 
mrq_lat_table:1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64630 	84192 	716 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	75157 	32411 	39719 	2251 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	81102 	21063 	15024 	13585 	11239 	6793 	732 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0     10962 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1/1 = 1.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      242885
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        526       538       540       578       538       569       517       547       536       478       529       527       498       506       494       499
dram[1]:        505       530       529       571       492       524       508       534       516       548       523       551       534       528       506       500
dram[2]:        500       492       556       516       517       511       531       557       540       549       525       521       490       495       486       486
dram[3]:        514       492       526       507       490       490       507       505       560       549       554       492       554       523       460       460
dram[4]:        494       533       493       541       530       521       524       520       509       487       531       564       535       559       509       510
dram[5]:        530       498       569       574       504       524       521       547       489       508       550       532       544       523       465       466
dram[6]:        545       539       594       563       558       574       521       514       537       514       591       568       530       569       534       524
dram[7]:        530       524       502       492       486       491       510       512       479       482       477       531       491       494       495       495
dram[8]:        528       490       535       522       551       517       509       512       519       498       554       539       540       524       543       511
dram[9]:        514       541       564       600       508       528       511       604       533       640       537       623       492       514       530       546
dram[10]:        471       500       524       527       515       534       503       516       497       520       529       518       531       526       504       495
dram[11]:        469       472       501       490       495       505       502       505       494       494       530       573       502       527       475       514
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56437 n_nop=56437 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56437i bk1: 0a 56437i bk2: 0a 56437i bk3: 0a 56437i bk4: 0a 56437i bk5: 0a 56437i bk6: 0a 56437i bk7: 0a 56437i bk8: 0a 56437i bk9: 0a 56437i bk10: 0a 56437i bk11: 0a 56437i bk12: 0a 56437i bk13: 0a 56437i bk14: 0a 56437i bk15: 0a 56437i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56437 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56437 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56437 
n_nop = 56437 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56437 n_nop=56437 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56437i bk1: 0a 56437i bk2: 0a 56437i bk3: 0a 56437i bk4: 0a 56437i bk5: 0a 56437i bk6: 0a 56437i bk7: 0a 56437i bk8: 0a 56437i bk9: 0a 56437i bk10: 0a 56437i bk11: 0a 56437i bk12: 0a 56437i bk13: 0a 56437i bk14: 0a 56437i bk15: 0a 56437i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56437 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56437 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56437 
n_nop = 56437 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56437 n_nop=56437 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56437i bk1: 0a 56437i bk2: 0a 56437i bk3: 0a 56437i bk4: 0a 56437i bk5: 0a 56437i bk6: 0a 56437i bk7: 0a 56437i bk8: 0a 56437i bk9: 0a 56437i bk10: 0a 56437i bk11: 0a 56437i bk12: 0a 56437i bk13: 0a 56437i bk14: 0a 56437i bk15: 0a 56437i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56437 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56437 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56437 
n_nop = 56437 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56437 n_nop=56437 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56437i bk1: 0a 56437i bk2: 0a 56437i bk3: 0a 56437i bk4: 0a 56437i bk5: 0a 56437i bk6: 0a 56437i bk7: 0a 56437i bk8: 0a 56437i bk9: 0a 56437i bk10: 0a 56437i bk11: 0a 56437i bk12: 0a 56437i bk13: 0a 56437i bk14: 0a 56437i bk15: 0a 56437i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56437 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56437 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56437 
n_nop = 56437 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56437 n_nop=56437 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56437i bk1: 0a 56437i bk2: 0a 56437i bk3: 0a 56437i bk4: 0a 56437i bk5: 0a 56437i bk6: 0a 56437i bk7: 0a 56437i bk8: 0a 56437i bk9: 0a 56437i bk10: 0a 56437i bk11: 0a 56437i bk12: 0a 56437i bk13: 0a 56437i bk14: 0a 56437i bk15: 0a 56437i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56437 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56437 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56437 
n_nop = 56437 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56437 n_nop=56435 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.088e-05
n_activity=78 dram_eff=0.05128
bk0: 0a 56436i bk1: 0a 56437i bk2: 0a 56437i bk3: 0a 56437i bk4: 0a 56437i bk5: 0a 56437i bk6: 0a 56437i bk7: 0a 56437i bk8: 0a 56437i bk9: 0a 56437i bk10: 0a 56437i bk11: 0a 56437i bk12: 0a 56437i bk13: 0a 56437i bk14: 0a 56437i bk15: 1a 56413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000071 
total_CMD = 56437 
util_bw = 4 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 56409 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56437 
n_nop = 56435 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000018 
CoL_Bus_Util = 0.000018 
Either_Row_CoL_Bus_Util = 0.000035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56437 n_nop=56437 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56437i bk1: 0a 56437i bk2: 0a 56437i bk3: 0a 56437i bk4: 0a 56437i bk5: 0a 56437i bk6: 0a 56437i bk7: 0a 56437i bk8: 0a 56437i bk9: 0a 56437i bk10: 0a 56437i bk11: 0a 56437i bk12: 0a 56437i bk13: 0a 56437i bk14: 0a 56437i bk15: 0a 56437i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56437 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56437 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56437 
n_nop = 56437 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56437 n_nop=56437 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56437i bk1: 0a 56437i bk2: 0a 56437i bk3: 0a 56437i bk4: 0a 56437i bk5: 0a 56437i bk6: 0a 56437i bk7: 0a 56437i bk8: 0a 56437i bk9: 0a 56437i bk10: 0a 56437i bk11: 0a 56437i bk12: 0a 56437i bk13: 0a 56437i bk14: 0a 56437i bk15: 0a 56437i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56437 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56437 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56437 
n_nop = 56437 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56437 n_nop=56437 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56437i bk1: 0a 56437i bk2: 0a 56437i bk3: 0a 56437i bk4: 0a 56437i bk5: 0a 56437i bk6: 0a 56437i bk7: 0a 56437i bk8: 0a 56437i bk9: 0a 56437i bk10: 0a 56437i bk11: 0a 56437i bk12: 0a 56437i bk13: 0a 56437i bk14: 0a 56437i bk15: 0a 56437i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56437 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56437 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56437 
n_nop = 56437 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56437 n_nop=56437 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56437i bk1: 0a 56437i bk2: 0a 56437i bk3: 0a 56437i bk4: 0a 56437i bk5: 0a 56437i bk6: 0a 56437i bk7: 0a 56437i bk8: 0a 56437i bk9: 0a 56437i bk10: 0a 56437i bk11: 0a 56437i bk12: 0a 56437i bk13: 0a 56437i bk14: 0a 56437i bk15: 0a 56437i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56437 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56437 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56437 
n_nop = 56437 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56437 n_nop=56437 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56437i bk1: 0a 56437i bk2: 0a 56437i bk3: 0a 56437i bk4: 0a 56437i bk5: 0a 56437i bk6: 0a 56437i bk7: 0a 56437i bk8: 0a 56437i bk9: 0a 56437i bk10: 0a 56437i bk11: 0a 56437i bk12: 0a 56437i bk13: 0a 56437i bk14: 0a 56437i bk15: 0a 56437i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56437 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56437 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56437 
n_nop = 56437 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=56437 n_nop=56437 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 56437i bk1: 0a 56437i bk2: 0a 56437i bk3: 0a 56437i bk4: 0a 56437i bk5: 0a 56437i bk6: 0a 56437i bk7: 0a 56437i bk8: 0a 56437i bk9: 0a 56437i bk10: 0a 56437i bk11: 0a 56437i bk12: 0a 56437i bk13: 0a 56437i bk14: 0a 56437i bk15: 0a 56437i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 56437 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 56437 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 56437 
n_nop = 56437 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6233, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6232, Miss = 3117, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6224, Miss = 3112, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6224, Miss = 3112, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6224, Miss = 3112, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6224, Miss = 3112, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6233, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6232, Miss = 3116, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 149538
L2_total_cache_misses = 74769
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 37383
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 37384
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 112154
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.142
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=149538
icnt_total_pkts_simt_to_mem=149538
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 149538
Req_Network_cycles = 22009
Req_Network_injected_packets_per_cycle =       6.7944 
Req_Network_conflicts_per_cycle =       4.7997
Req_Network_conflicts_per_cycle_util =       9.9291
Req_Bank_Level_Parallism =      14.0556
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       9.9828
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2831

Reply_Network_injected_packets_num = 149538
Reply_Network_cycles = 22009
Reply_Network_injected_packets_per_cycle =        6.7944
Reply_Network_conflicts_per_cycle =        2.9417
Reply_Network_conflicts_per_cycle_util =       6.0475
Reply_Bank_Level_Parallism =      13.9677
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.1486
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.2265
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 32 sec (32 sec)
gpgpu_simulation_rate = 336453 (inst/sec)
gpgpu_simulation_rate = 687 (cycle/sec)
gpgpu_silicon_slowdown = 1986899x
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffeeab76a9c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeeab76a90..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeeab76a88..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeeab76a80..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeeab76a78..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeeab76a70..

GPGPU-Sim PTX: cudaLaunch for 0x0x5636b0001e70 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24spmv_min_dot_plus_kerneliPiS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x058 (sssp.1.sm_75.ptx:40) @%p1 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a0 (sssp.1.sm_75.ptx:165) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a8 (sssp.1.sm_75.ptx:51) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (sssp.1.sm_75.ptx:160) cvta.to.global.u64 %rd51, %rd11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d0 (sssp.1.sm_75.ptx:57) @%p3 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (sssp.1.sm_75.ptx:111) setp.lt.u32%p6, %r5, 4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0e0 (sssp.1.sm_75.ptx:60) @%p4 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (sssp.1.sm_75.ptx:95) cvta.to.global.u64 %rd33, %rd9;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x0f0 (sssp.1.sm_75.ptx:63) @%p5 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160 (sssp.1.sm_75.ptx:80) cvta.to.global.u64 %rd25, %rd9;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x240 (sssp.1.sm_75.ptx:112) @%p6 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (sssp.1.sm_75.ptx:160) cvta.to.global.u64 %rd51, %rd11;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x370 (sssp.1.sm_75.ptx:153) @%p7 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x378 (sssp.1.sm_75.ptx:154) bra.uni BB0_12;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x378 (sssp.1.sm_75.ptx:154) bra.uni BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x388 (sssp.1.sm_75.ptx:160) cvta.to.global.u64 %rd51, %rd11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24spmv_min_dot_plus_kerneliPiS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'.
GPGPU-Sim PTX: pushing kernel '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_' to stream 0, gridDim= (4673,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: CTA/core = 16, limited by: threads cta_limit
GPGPU-Sim: Reconfigure L1 cache to 64KB
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z24spmv_min_dot_plus_kerneliPiS_S_S_S_'
Destroy streams for kernel 3: size 0
kernel_name = _Z24spmv_min_dot_plus_kerneliPiS_S_S_S_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 263344
gpu_sim_insn = 29089642
gpu_ipc =     110.4625
gpu_tot_sim_cycle = 285353
gpu_tot_sim_insn = 39856166
gpu_tot_ipc =     139.6732
gpu_tot_issued_cta = 14019
gpu_occupancy = 87.5977% 
gpu_tot_occupancy = 87.8937% 
max_total_param_size = 0
gpu_stall_dramfull = 348701
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.1051
partiton_level_parallism_total  =       9.8497
partiton_level_parallism_util =      10.7954
partiton_level_parallism_util_total  =      10.9303
L2_BW  =     441.3890 GB/Sec
L2_BW_total  =     430.2354 GB/Sec
gpu_total_sim_rate=76794

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 169007, Miss = 89777, Miss_rate = 0.531, Pending_hits = 1916, Reservation_fails = 115482
	L1D_cache_core[1]: Access = 166319, Miss = 87270, Miss_rate = 0.525, Pending_hits = 1839, Reservation_fails = 108018
	L1D_cache_core[2]: Access = 168070, Miss = 97522, Miss_rate = 0.580, Pending_hits = 1881, Reservation_fails = 98337
	L1D_cache_core[3]: Access = 169225, Miss = 89580, Miss_rate = 0.529, Pending_hits = 1879, Reservation_fails = 109967
	L1D_cache_core[4]: Access = 171762, Miss = 91291, Miss_rate = 0.531, Pending_hits = 1847, Reservation_fails = 113684
	L1D_cache_core[5]: Access = 165510, Miss = 90914, Miss_rate = 0.549, Pending_hits = 1840, Reservation_fails = 120900
	L1D_cache_core[6]: Access = 165570, Miss = 97975, Miss_rate = 0.592, Pending_hits = 1803, Reservation_fails = 125917
	L1D_cache_core[7]: Access = 171575, Miss = 95397, Miss_rate = 0.556, Pending_hits = 1834, Reservation_fails = 122283
	L1D_cache_core[8]: Access = 163384, Miss = 88721, Miss_rate = 0.543, Pending_hits = 1860, Reservation_fails = 112573
	L1D_cache_core[9]: Access = 168353, Miss = 92308, Miss_rate = 0.548, Pending_hits = 1825, Reservation_fails = 101499
	L1D_cache_core[10]: Access = 169476, Miss = 104724, Miss_rate = 0.618, Pending_hits = 1692, Reservation_fails = 135723
	L1D_cache_core[11]: Access = 168293, Miss = 94322, Miss_rate = 0.560, Pending_hits = 1784, Reservation_fails = 124610
	L1D_cache_core[12]: Access = 164947, Miss = 90827, Miss_rate = 0.551, Pending_hits = 1750, Reservation_fails = 110907
	L1D_cache_core[13]: Access = 170898, Miss = 91877, Miss_rate = 0.538, Pending_hits = 1938, Reservation_fails = 105662
	L1D_cache_core[14]: Access = 167881, Miss = 86437, Miss_rate = 0.515, Pending_hits = 1772, Reservation_fails = 109946
	L1D_cache_core[15]: Access = 170964, Miss = 95599, Miss_rate = 0.559, Pending_hits = 1813, Reservation_fails = 132825
	L1D_cache_core[16]: Access = 168295, Miss = 91371, Miss_rate = 0.543, Pending_hits = 1933, Reservation_fails = 103280
	L1D_cache_core[17]: Access = 167830, Miss = 88198, Miss_rate = 0.526, Pending_hits = 1791, Reservation_fails = 132772
	L1D_cache_core[18]: Access = 174196, Miss = 109121, Miss_rate = 0.626, Pending_hits = 1893, Reservation_fails = 147641
	L1D_cache_core[19]: Access = 169475, Miss = 99709, Miss_rate = 0.588, Pending_hits = 1802, Reservation_fails = 143978
	L1D_cache_core[20]: Access = 170921, Miss = 93005, Miss_rate = 0.544, Pending_hits = 1932, Reservation_fails = 116878
	L1D_cache_core[21]: Access = 166221, Miss = 85078, Miss_rate = 0.512, Pending_hits = 1796, Reservation_fails = 103892
	L1D_cache_core[22]: Access = 168903, Miss = 96158, Miss_rate = 0.569, Pending_hits = 1983, Reservation_fails = 128045
	L1D_cache_core[23]: Access = 171506, Miss = 95368, Miss_rate = 0.556, Pending_hits = 1921, Reservation_fails = 124747
	L1D_cache_core[24]: Access = 169052, Miss = 95242, Miss_rate = 0.563, Pending_hits = 1911, Reservation_fails = 132758
	L1D_cache_core[25]: Access = 167049, Miss = 89153, Miss_rate = 0.534, Pending_hits = 1839, Reservation_fails = 113532
	L1D_cache_core[26]: Access = 170945, Miss = 96804, Miss_rate = 0.566, Pending_hits = 1901, Reservation_fails = 130265
	L1D_cache_core[27]: Access = 168233, Miss = 94977, Miss_rate = 0.565, Pending_hits = 1789, Reservation_fails = 126023
	L1D_cache_core[28]: Access = 166639, Miss = 93933, Miss_rate = 0.564, Pending_hits = 1810, Reservation_fails = 134525
	L1D_cache_core[29]: Access = 170446, Miss = 97985, Miss_rate = 0.575, Pending_hits = 1886, Reservation_fails = 127589
	L1D_total_cache_accesses = 5060945
	L1D_total_cache_misses = 2810643
	L1D_total_cache_miss_rate = 0.5554
	L1D_total_cache_pending_hits = 55460
	L1D_total_cache_reservation_fails = 3614258
	L1D_cache_data_port_util = 0.275
	L1D_cache_fill_port_util = 0.334
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2194840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1730280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3560421
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 930827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 55460
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 53837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4911407
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149538

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 570168
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 2990253
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 53837
ctas_completed 14019, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
3602, 3698, 3456, 3014, 2978, 3692, 3352, 2978, 3514, 3208, 3177, 3012, 3682, 3070, 3402, 2565, 3310, 4602, 2922, 3029, 3387, 2673, 3121, 3869, 3701, 3565, 3553, 3077, 2659, 3373, 3240, 3483, 
gpgpu_n_tot_thrd_icount = 99495008
gpgpu_n_tot_w_icount = 3109219
gpgpu_n_stall_shd_mem = 2331825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2661107
gpgpu_n_mem_write_global = 149538
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 7062324
gpgpu_n_store_insn = 1196268
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3887936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 2082817
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 249008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:463670	W0_Idle:407206	W0_Scoreboard:27931533	W1:611917	W2:282765	W3:178628	W4:131892	W5:106483	W6:89277	W7:81589	W8:70757	W9:60553	W10:55762	W11:49701	W12:46918	W13:43398	W14:42662	W15:43815	W16:43767	W17:43013	W18:41502	W19:42876	W20:38825	W21:37820	W22:36467	W23:36975	W24:34656	W25:35104	W26:32639	W27:32759	W28:25206	W29:21961	W30:17025	W31:9148	W32:683359
single_issue_nums: WS0:769991	WS1:783277	WS2:778982	WS3:776969	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 21288856 {8:2661107,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5981520 {40:149538,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 106444280 {40:2661107,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1196304 {8:149538,}
maxmflatency = 6533 
max_icnt2mem_latency = 3210 
maxmrqlatency = 3945 
max_icnt2sh_latency = 233 
averagemflatency = 435 
avg_icnt2mem_latency = 134 
avg_mrq_latency = 61 
avg_icnt2sh_latency = 10 
mrq_lat_table:363030 	13295 	22592 	46018 	92683 	73654 	63349 	76584 	48067 	7294 	1207 	379 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	816401 	1570567 	252322 	120660 	50167 	528 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	1613329 	579709 	284179 	178786 	111762 	39154 	3726 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1252764 	569645 	442359 	328292 	168185 	45634 	3766 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	390 	83 	38 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        38        32        29        33        35        45        38        32        31        43        42        28 
dram[1]:        64        64        64        64        35        38        45        32        35        41        47        29        44        35        51        47 
dram[2]:        64        64        64        64        35        35        44        43        41        44        38        43        45        36        56        56 
dram[3]:        64        64        64        64        41        35        40        41        33        37        40        51        42        29        36        44 
dram[4]:        64        64        63        64        37        44        42        37        38        45        37        44        22        28        41        48 
dram[5]:        64        64        64        64        44        46        23        28        39        42        27        52        32        36        64        52 
dram[6]:        64        64        63        64        32        35        44        47        45        43        38        32        37        36        60        41 
dram[7]:        64        64        64        64        44        32        32        43        46        46        38        58        32        40        36        35 
dram[8]:        64        64        64        64        48        38        31        30        44        37        36        35        29        30        64        33 
dram[9]:        64        64        64        64        41        32        51        46        50        47        44        41        38        30        35        50 
dram[10]:        64        64        64        64        45        41        46        38        37        44        45        35        33        23        52        32 
dram[11]:        64        64        64        63        40        44        43        36        31        41        37        32        26        37        47        46 
maximum service time to same row:
dram[0]:      6085      6084      6125      6134      6203      6247      6098      6208      6148      6146      6189      6197      6129      6130      6313      6248 
dram[1]:      6084      6108      6131      6111      6237      6279      6101      6125      6235      6234      6187      6201      6125      6126      6195      6243 
dram[2]:      6118      6116      6098      6175      6246      6256      6139      6110      6235      6250      6187      6188      6143      6258      6193      6278 
dram[3]:      6091      6101      6100      6102      6231      6255      6099      6098      6106      6220      6230      6199      6120      6124      6281      6236 
dram[4]:      6099      6091      6130      6145      6238      6299      6139      6111      6238      6107      6251      6250      6129      6128      6265      6244 
dram[5]:      6100      6104      6086      6070      6185      6203      6144      6096      6233      6105      6211      6278      6219      6268      6272     10962 
dram[6]:      6093      6112      6088      6109      6205      6272      6223      6095      6229      6104      6192      6262      6194      6130      6234      6270 
dram[7]:      6104      6115      6119      6165      6246      6315      6105      6129      6223      6116      6265      6211      6206      6139      6234      6268 
dram[8]:      6104      6103      6118      6192      6267      6328      6208      6133      6229      6228      6207      6199      6164      6238      6201      6199 
dram[9]:      6088      6085      6080      6104      6191      6205      6087      6086      6217      6216      6227      6206      6123      6130      6267      6199 
dram[10]:      6269      6079      6136      6172      6219      6288      6086      6085      6233      6229      6230      6191      6139      6141      6284      6196 
dram[11]:      6088      6079      6096      6081      6199      6239      6109      6085      6252      6237      6200      6190      6211      6132      6295      6194 
average row accesses per activate:
dram[0]:  1.774840  1.738816  1.775934  1.841724  1.763581  1.760185  1.796625  1.781344  1.714103  1.785490  1.862291  1.805809  1.717853  1.741597  1.814970  1.810377 
dram[1]:  1.789211  1.809458  1.844277  1.846801  1.780816  1.777135  1.808201  1.856814  1.825597  1.797645  1.813112  1.806813  1.705586  1.709376  1.769161  1.897449 
dram[2]:  1.792097  1.775951  1.832168  1.756941  1.778470  1.796522  1.773053  1.768993  1.752595  1.766397  1.797188  1.833115  1.742944  1.771379  1.808442  1.802213 
dram[3]:  1.734057  1.777524  1.775210  1.871410  1.805150  1.744867  1.770140  1.763263  1.708606  1.760673  1.858241  1.905303  1.704555  1.755865  1.811985  1.766148 
dram[4]:  1.794305  1.837633  1.970626  1.807040  1.848611  1.792586  1.749580  1.764938  1.848172  1.810132  1.891660  1.767723  1.836743  1.792683  1.817453  1.784286 
dram[5]:  1.843578  1.790958  1.851451  1.813538  1.837370  1.822498  1.825676  1.820734  1.755909  1.765697  1.792766  1.827869  1.787469  1.712274  1.798633  1.818263 
dram[6]:  1.804518  1.785975  1.819404  1.818259  1.808520  1.866023  1.751158  1.780067  1.737091  1.724007  1.794976  1.819598  1.764631  1.762341  1.783019  1.789041 
dram[7]:  1.793615  1.775415  1.847443  1.863693  1.867197  1.842786  1.782773  1.745686  1.763265  1.829642  1.782087  1.824919  1.830665  1.767553  1.782412  1.801656 
dram[8]:  1.807335  1.888889  1.886354  1.914953  1.815423  1.857661  1.731508  1.828926  1.843053  1.865354  1.840159  1.935867  1.788061  1.816302  1.867155  1.934898 
dram[9]:  1.769593  1.808299  1.923298  1.831651  1.807772  1.776263  1.797707  1.769838  1.750430  1.826661  1.875749  1.954564  1.794810  1.796148  1.878587  1.845598 
dram[10]:  1.810535  1.764080  1.808865  1.803426  1.760161  1.745920  1.775085  1.746988  1.783795  1.803257  1.843439  1.853345  1.790839  1.764482  1.827648  1.765869 
dram[11]:  1.790274  1.741713  1.907810  1.792169  1.775649  1.762807  1.816518  1.777729  1.840105  1.739019  1.826908  1.871202  1.701733  1.724051  1.797006  1.763736 
average row locality = 808152/448436 = 1.802157
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3764      3718      4153      4188      3930      4063      4024      4035      3895      3859      4213      4224      3994      4012      3759      3806 
dram[1]:      3819      3773      4031      4258      3975      3868      3973      3905      4080      3994      4131      4221      3928      3894      3737      3585 
dram[2]:      3860      3649      4063      3986      3870      4004      4083      3877      3924      3804      4090      4079      3879      3988      3761      3769 
dram[3]:      3701      3762      4096      4237      4078      3866      3915      3827      3783      3955      4224      4399      3945      3908      3817      3608 
dram[4]:      4089      3998      4432      4132      4329      4176      4036      3889      4169      4124      4499      4111      4445      4129      3938      3698 
dram[5]:      3888      3869      4146      4132      4119      4133      4124      4087      3958      4062      4085      4332      4231      4121      3812      3919 
dram[6]:      3782      3790      4203      4175      4075      4315      4031      4105      3909      3951      4302      4310      3997      4294      3829      3778 
dram[7]:      3855      4043      4282      4341      4329      4291      4115      4121      4192      4168      4329      4354      4438      4322      3788      3991 
dram[8]:      3955      4318      4503      4712      4298      4479      4109      4437      4170      4513      4500      4762      4329      4432      3936      4225 
dram[9]:      3999      4227      4561      4406      4245      4302      4262      4132      3947      4298      4567      4562      4360      4340      4119      3948 
dram[10]:      4128      3844      4317      4082      4246      3830      4047      3787      4319      3969      4311      4194      4283      4039      3935      3701 
dram[11]:      3990      3656      4340      4038      4042      3967      4139      3943      4084      3950      4421      4245      3989      3951      3939      3716 
total dram reads = 783028
bank skew: 4762/3585 = 1.33
chip skew: 69678/62686 = 1.11
number of total write accesses:
dram[0]:       520       520       508       516       512       512       512       512       512       512       512       512       536       532       580       548 
dram[1]:       512       520       504       520       512       508       512       512       512       512       512       512       532       540       564       536 
dram[2]:       524       528       516       508       512       512       512       512       512       512       512       512       540       536       552       560 
dram[3]:       532       516       516       516       512       512       512       512       512       512       512       512       536       536       576       552 
dram[4]:       532       532       520       516       512       512       512       512       512       512       512       512       536       536       576       560 
dram[5]:       524       528       516       512       516       512       512       512       512       512       512       512       536       536       544       572 
dram[6]:       528       528       516       508       512       512       512       512       512       512       512       512       536       532       560       560 
dram[7]:       536       524       504       520       512       512       512       512       512       512       512       512       540       536       576       568 
dram[8]:       540       544       512       516       512       512       512       512       512       512       512       512       536       544       560       576 
dram[9]:       532       524       512       524       512       512       512       512       512       512       512       508       544       544       544       560 
dram[10]:       536       536       524       516       512       512       512       512       512       512       512       512       540       536       548       552 
dram[11]:       532       508       520       508       516       512       512       512       512       512       512       512       544       540       568       544 
total dram writes = 100496
bank skew: 580/504 = 1.15
chip skew: 8424/8320 = 1.01
average mf latency per bank:
dram[0]:       1412      1450      1234      1291      1240      1260      1206      1236      1166      1241      1131      1165      1342      1389      1376      1511
dram[1]:       1453      1443      1281      1315      1270      1323      1243      1309      1213      1237      1157      1178      1303      1353      1542      1683
dram[2]:       1319      1383      1248      1281      1208      1247      1102      1222      1175      1265      1088      1135      1242      1276      1444      1399
dram[3]:       1436      1380      1280      1254      1250      1256      1183      1220      1224      1216      1130      1119      1262      1298      1324      1434
dram[4]:       2151      1529      1949      1363      1869      1323      1815      1331      1811      1265      1708      1212      1906      1419      2385      1626
dram[5]:       1419      1353      1258      1248      1252      1221      1218      1233      1200      1160      1147      1101      1266      1224      1462      1399
dram[6]:       1333      1353      1231      1195      1231      1156      1173      1151      1136      1150      1084      1077      1221      1159      1386      1401
dram[7]:       1435      1392      1376      1314      1282      1280      1240      1219      1208      1227      1166      1170      1263      1235      1516      1391
dram[8]:       1732      2586      1571      2160      1578      2181      1444      2150      1531      2134      1419      2016      1672      2287      1873      2491
dram[9]:       1702      1641      1483      1482      1492      1471      1421      1439      1387      1419      1344      1402      1527      1514      1774      1801
dram[10]:       1421      1395      1269      1236      1278      1209      1208      1199      1188      1162      1183      1114      1378      1313      1503      1440
dram[11]:       1341      1432      1270      1267      1235      1244      1198      1179      1207      1172      1120      1144      1266      1344      1420      1438
maximum mf latency per bank:
dram[0]:       4377      4142      4201      4026      4113      4352      3951      3963      3381      4727      4223      4174      4348      4222      3350      3475
dram[1]:       4171      3893      4815      4155      3655      3918      3904      3977      3803      3815      3773      3890      3947      4287      3764      3853
dram[2]:       3246      3834      3731      4390      3484      4211      3124      4301      3399      4179      3724      4188      3386      3770      3383      3861
dram[3]:       3362      4007      3812      3837      3739      4080      3688      3942      4199      4307      4284      4050      4424      4251      3294      3259
dram[4]:       4735      4250      4492      4133      4722      4515      4518      3994      5843      4048      5052      4861      4431      5022      4283      3903
dram[5]:       3721      3684      4051      3363      3671      3906      3832      3590      4742      4053      4098      3578      3804      4092      3407      3455
dram[6]:       3589      3385      3645      3570      3752      4110      3410      3925      3845      3817      3601      3552      3741      3792      3012      3136
dram[7]:       3587      3582      4505      4905      4046      4205      4132      3441      4497      3390      4475      3899      4651      4123      3555      3671
dram[8]:       4242      5347      4382      4749      4394      5016      3721      4605      3918      4693      4471      4925      4393      5061      4534      6533
dram[9]:       4099      4044      4025      4236      4098      4732      4295      4582      5853      4365      3832      4462      5930      4704      4351      4365
dram[10]:       4308      3174      4222      3477      4230      4017      4071      3535      4089      3789      4198      3395      4964      3715      3893      3426
dram[11]:       3955      3957      4165      3762      4641      4002      3944      3920      3711      3754      4222      3914      3934      4677      3286      3790
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=731772 n_nop=596039 n_act=36930 n_pre=36914 n_ref_event=0 n_req=65726 n_rd=63637 n_rd_L2_A=0 n_write=0 n_wr_bk=8356 bw_util=0.3935
n_activity=641861 dram_eff=0.4487
bk0: 3764a 493625i bk1: 3718a 500174i bk2: 4153a 469262i bk3: 4188a 471267i bk4: 3930a 485620i bk5: 4063a 475188i bk6: 4024a 473745i bk7: 4035a 474827i bk8: 3895a 481421i bk9: 3859a 488234i bk10: 4213a 474441i bk11: 4224a 468431i bk12: 3994a 475670i bk13: 4012a 476043i bk14: 3759a 495037i bk15: 3806a 491450i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.438213
Row_Buffer_Locality_read = 0.443500
Row_Buffer_Locality_write = 0.277166
Bank_Level_Parallism = 6.463521
Bank_Level_Parallism_Col = 2.816769
Bank_Level_Parallism_Ready = 1.540161
write_to_read_ratio_blp_rw_average = 0.099219
GrpLevelPara = 2.007002 

BW Util details:
bwutil = 0.393527 
total_CMD = 731772 
util_bw = 287972 
Wasted_Col = 304849 
Wasted_Row = 38781 
Idle = 100170 

BW Util Bottlenecks: 
RCDc_limit = 480082 
RCDWRc_limit = 6033 
WTRc_limit = 67360 
RTWc_limit = 68547 
CCDLc_limit = 63938 
rwq = 0 
CCDLc_limit_alone = 55200 
WTRc_limit_alone = 63324 
RTWc_limit_alone = 63845 

Commands details: 
total_CMD = 731772 
n_nop = 596039 
Read = 63637 
Write = 0 
L2_Alloc = 0 
L2_WB = 8356 
n_act = 36930 
n_pre = 36914 
n_ref = 0 
n_req = 65726 
total_req = 71993 

Dual Bus Interface Util: 
issued_total_row = 73844 
issued_total_col = 71993 
Row_Bus_Util =  0.100911 
CoL_Bus_Util = 0.098382 
Either_Row_CoL_Bus_Util = 0.185485 
Issued_on_Two_Bus_Simul_Util = 0.013808 
issued_two_Eff = 0.074440 
queue_avg = 12.444593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.4446
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=731772 n_nop=597630 n_act=36235 n_pre=36219 n_ref_event=0 n_req=65252 n_rd=63172 n_rd_L2_A=0 n_write=0 n_wr_bk=8320 bw_util=0.3908
n_activity=639888 dram_eff=0.4469
bk0: 3819a 490861i bk1: 3773a 493250i bk2: 4031a 484260i bk3: 4258a 472197i bk4: 3975a 480209i bk5: 3868a 490360i bk6: 3973a 476073i bk7: 3905a 491405i bk8: 4080a 479873i bk9: 3994a 480586i bk10: 4131a 478533i bk11: 4221a 471092i bk12: 3928a 483197i bk13: 3894a 484528i bk14: 3737a 495636i bk15: 3585a 521561i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.444783
Row_Buffer_Locality_read = 0.450199
Row_Buffer_Locality_write = 0.280288
Bank_Level_Parallism = 6.370763
Bank_Level_Parallism_Col = 2.840492
Bank_Level_Parallism_Ready = 1.570698
write_to_read_ratio_blp_rw_average = 0.101762
GrpLevelPara = 2.004171 

BW Util details:
bwutil = 0.390788 
total_CMD = 731772 
util_bw = 285968 
Wasted_Col = 302906 
Wasted_Row = 39731 
Idle = 103167 

BW Util Bottlenecks: 
RCDc_limit = 472833 
RCDWRc_limit = 6133 
WTRc_limit = 64299 
RTWc_limit = 71225 
CCDLc_limit = 63475 
rwq = 0 
CCDLc_limit_alone = 54493 
WTRc_limit_alone = 60259 
RTWc_limit_alone = 66283 

Commands details: 
total_CMD = 731772 
n_nop = 597630 
Read = 63172 
Write = 0 
L2_Alloc = 0 
L2_WB = 8320 
n_act = 36235 
n_pre = 36219 
n_ref = 0 
n_req = 65252 
total_req = 71492 

Dual Bus Interface Util: 
issued_total_row = 72454 
issued_total_col = 71492 
Row_Bus_Util =  0.099012 
CoL_Bus_Util = 0.097697 
Either_Row_CoL_Bus_Util = 0.183311 
Issued_on_Two_Bus_Simul_Util = 0.013398 
issued_two_Eff = 0.073087 
queue_avg = 12.359600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=12.3596
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=731772 n_nop=598337 n_act=36313 n_pre=36297 n_ref_event=0 n_req=64776 n_rd=62686 n_rd_L2_A=0 n_write=0 n_wr_bk=8360 bw_util=0.3884
n_activity=640446 dram_eff=0.4437
bk0: 3860a 494536i bk1: 3649a 504457i bk2: 4063a 478042i bk3: 3986a 476116i bk4: 3870a 488488i bk5: 4004a 481857i bk6: 4083a 474841i bk7: 3877a 484506i bk8: 3924a 483591i bk9: 3804a 492678i bk10: 4090a 478269i bk11: 4079a 477486i bk12: 3879a 487648i bk13: 3988a 483706i bk14: 3761a 495623i bk15: 3769a 497800i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.439499
Row_Buffer_Locality_read = 0.444294
Row_Buffer_Locality_write = 0.295694
Bank_Level_Parallism = 6.355323
Bank_Level_Parallism_Col = 2.801706
Bank_Level_Parallism_Ready = 1.550607
write_to_read_ratio_blp_rw_average = 0.098288
GrpLevelPara = 1.995068 

BW Util details:
bwutil = 0.388350 
total_CMD = 731772 
util_bw = 284184 
Wasted_Col = 304395 
Wasted_Row = 40596 
Idle = 102597 

BW Util Bottlenecks: 
RCDc_limit = 476470 
RCDWRc_limit = 6104 
WTRc_limit = 65528 
RTWc_limit = 67909 
CCDLc_limit = 63205 
rwq = 0 
CCDLc_limit_alone = 54336 
WTRc_limit_alone = 61405 
RTWc_limit_alone = 63163 

Commands details: 
total_CMD = 731772 
n_nop = 598337 
Read = 62686 
Write = 0 
L2_Alloc = 0 
L2_WB = 8360 
n_act = 36313 
n_pre = 36297 
n_ref = 0 
n_req = 64776 
total_req = 71046 

Dual Bus Interface Util: 
issued_total_row = 72610 
issued_total_col = 71046 
Row_Bus_Util =  0.099225 
CoL_Bus_Util = 0.097088 
Either_Row_CoL_Bus_Util = 0.182345 
Issued_on_Two_Bus_Simul_Util = 0.013967 
issued_two_Eff = 0.076599 
queue_avg = 11.785921 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.7859
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=731772 n_nop=597347 n_act=36593 n_pre=36577 n_ref_event=0 n_req=65215 n_rd=63121 n_rd_L2_A=0 n_write=0 n_wr_bk=8376 bw_util=0.3908
n_activity=638984 dram_eff=0.4476
bk0: 3701a 495948i bk1: 3762a 498849i bk2: 4096a 471749i bk3: 4237a 472620i bk4: 4078a 478406i bk5: 3866a 485322i bk6: 3915a 485115i bk7: 3827a 487483i bk8: 3783a 490636i bk9: 3955a 482295i bk10: 4224a 475812i bk11: 4399a 470246i bk12: 3945a 477306i bk13: 3908a 486172i bk14: 3817a 495188i bk15: 3608a 509878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.438979
Row_Buffer_Locality_read = 0.443466
Row_Buffer_Locality_write = 0.303725
Bank_Level_Parallism = 6.389424
Bank_Level_Parallism_Col = 2.775191
Bank_Level_Parallism_Ready = 1.569188
write_to_read_ratio_blp_rw_average = 0.090243
GrpLevelPara = 1.983567 

BW Util details:
bwutil = 0.390816 
total_CMD = 731772 
util_bw = 285988 
Wasted_Col = 304819 
Wasted_Row = 37417 
Idle = 103548 

BW Util Bottlenecks: 
RCDc_limit = 477553 
RCDWRc_limit = 6223 
WTRc_limit = 69618 
RTWc_limit = 54266 
CCDLc_limit = 62037 
rwq = 0 
CCDLc_limit_alone = 54507 
WTRc_limit_alone = 65302 
RTWc_limit_alone = 51052 

Commands details: 
total_CMD = 731772 
n_nop = 597347 
Read = 63121 
Write = 0 
L2_Alloc = 0 
L2_WB = 8376 
n_act = 36593 
n_pre = 36577 
n_ref = 0 
n_req = 65215 
total_req = 71497 

Dual Bus Interface Util: 
issued_total_row = 73170 
issued_total_col = 71497 
Row_Bus_Util =  0.099990 
CoL_Bus_Util = 0.097704 
Either_Row_CoL_Bus_Util = 0.183698 
Issued_on_Two_Bus_Simul_Util = 0.013996 
issued_two_Eff = 0.076191 
queue_avg = 11.842972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=11.843
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=731772 n_nop=592906 n_act=37534 n_pre=37518 n_ref_event=0 n_req=68295 n_rd=66194 n_rd_L2_A=0 n_write=0 n_wr_bk=8404 bw_util=0.4078
n_activity=643707 dram_eff=0.4636
bk0: 4089a 470905i bk1: 3998a 471622i bk2: 4432a 464255i bk3: 4132a 465457i bk4: 4329a 459517i bk5: 4176a 466111i bk6: 4036a 464090i bk7: 3889a 479073i bk8: 4169a 454950i bk9: 4124a 462200i bk10: 4499a 450317i bk11: 4111a 464790i bk12: 4445a 447854i bk13: 4129a 462362i bk14: 3938a 474823i bk15: 3698a 492351i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.450502
Row_Buffer_Locality_read = 0.455041
Row_Buffer_Locality_write = 0.307473
Bank_Level_Parallism = 6.834284
Bank_Level_Parallism_Col = 2.932331
Bank_Level_Parallism_Ready = 1.555217
write_to_read_ratio_blp_rw_average = 0.116900
GrpLevelPara = 2.075119 

BW Util details:
bwutil = 0.407766 
total_CMD = 731772 
util_bw = 298392 
Wasted_Col = 299682 
Wasted_Row = 35675 
Idle = 98023 

BW Util Bottlenecks: 
RCDc_limit = 475215 
RCDWRc_limit = 5781 
WTRc_limit = 67095 
RTWc_limit = 84830 
CCDLc_limit = 68184 
rwq = 0 
CCDLc_limit_alone = 57966 
WTRc_limit_alone = 62791 
RTWc_limit_alone = 78916 

Commands details: 
total_CMD = 731772 
n_nop = 592906 
Read = 66194 
Write = 0 
L2_Alloc = 0 
L2_WB = 8404 
n_act = 37534 
n_pre = 37518 
n_ref = 0 
n_req = 68295 
total_req = 74598 

Dual Bus Interface Util: 
issued_total_row = 75052 
issued_total_col = 74598 
Row_Bus_Util =  0.102562 
CoL_Bus_Util = 0.101942 
Either_Row_CoL_Bus_Util = 0.189767 
Issued_on_Two_Bus_Simul_Util = 0.014737 
issued_two_Eff = 0.077658 
queue_avg = 16.201082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=16.2011
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=731772 n_nop=594569 n_act=37218 n_pre=37202 n_ref_event=0 n_req=67110 n_rd=65018 n_rd_L2_A=0 n_write=0 n_wr_bk=8368 bw_util=0.4011
n_activity=642105 dram_eff=0.4572
bk0: 3888a 481296i bk1: 3869a 480869i bk2: 4146a 467356i bk3: 4132a 464811i bk4: 4119a 466284i bk5: 4133a 467470i bk6: 4124a 464219i bk7: 4087a 460420i bk8: 3958a 474631i bk9: 4062a 464466i bk10: 4085a 463331i bk11: 4332a 458839i bk12: 4231a 457254i bk13: 4121a 460071i bk14: 3812a 483106i bk15: 3919a 476643i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.445507
Row_Buffer_Locality_read = 0.451198
Row_Buffer_Locality_write = 0.268642
Bank_Level_Parallism = 6.797756
Bank_Level_Parallism_Col = 2.863537
Bank_Level_Parallism_Ready = 1.545183
write_to_read_ratio_blp_rw_average = 0.107994
GrpLevelPara = 2.042454 

BW Util details:
bwutil = 0.401141 
total_CMD = 731772 
util_bw = 293544 
Wasted_Col = 302030 
Wasted_Row = 35792 
Idle = 100406 

BW Util Bottlenecks: 
RCDc_limit = 476325 
RCDWRc_limit = 6249 
WTRc_limit = 68247 
RTWc_limit = 75996 
CCDLc_limit = 66286 
rwq = 0 
CCDLc_limit_alone = 56800 
WTRc_limit_alone = 64130 
RTWc_limit_alone = 70627 

Commands details: 
total_CMD = 731772 
n_nop = 594569 
Read = 65018 
Write = 0 
L2_Alloc = 0 
L2_WB = 8368 
n_act = 37218 
n_pre = 37202 
n_ref = 0 
n_req = 67110 
total_req = 73386 

Dual Bus Interface Util: 
issued_total_row = 74420 
issued_total_col = 73386 
Row_Bus_Util =  0.101698 
CoL_Bus_Util = 0.100285 
Either_Row_CoL_Bus_Util = 0.187494 
Issued_on_Two_Bus_Simul_Util = 0.014489 
issued_two_Eff = 0.077280 
queue_avg = 14.461991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=14.462
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=731772 n_nop=595272 n_act=37442 n_pre=37426 n_ref_event=0 n_req=66937 n_rd=64846 n_rd_L2_A=0 n_write=0 n_wr_bk=8364 bw_util=0.4002
n_activity=641598 dram_eff=0.4564
bk0: 3782a 491848i bk1: 3790a 476337i bk2: 4203a 459252i bk3: 4175a 459761i bk4: 4075a 468146i bk5: 4315a 460884i bk6: 4031a 463384i bk7: 4105a 467228i bk8: 3909a 476430i bk9: 3951a 468239i bk10: 4302a 456032i bk11: 4310a 457820i bk12: 3997a 470403i bk13: 4294a 448797i bk14: 3829a 480103i bk15: 3778a 481190i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.440728
Row_Buffer_Locality_read = 0.445008
Row_Buffer_Locality_write = 0.307987
Bank_Level_Parallism = 6.811104
Bank_Level_Parallism_Col = 2.828120
Bank_Level_Parallism_Ready = 1.533947
write_to_read_ratio_blp_rw_average = 0.101695
GrpLevelPara = 2.025613 

BW Util details:
bwutil = 0.400179 
total_CMD = 731772 
util_bw = 292840 
Wasted_Col = 301826 
Wasted_Row = 36127 
Idle = 100979 

BW Util Bottlenecks: 
RCDc_limit = 481090 
RCDWRc_limit = 6092 
WTRc_limit = 67594 
RTWc_limit = 69647 
CCDLc_limit = 66601 
rwq = 0 
CCDLc_limit_alone = 57976 
WTRc_limit_alone = 63514 
RTWc_limit_alone = 65102 

Commands details: 
total_CMD = 731772 
n_nop = 595272 
Read = 64846 
Write = 0 
L2_Alloc = 0 
L2_WB = 8364 
n_act = 37442 
n_pre = 37426 
n_ref = 0 
n_req = 66937 
total_req = 73210 

Dual Bus Interface Util: 
issued_total_row = 74868 
issued_total_col = 73210 
Row_Bus_Util =  0.102311 
CoL_Bus_Util = 0.100045 
Either_Row_CoL_Bus_Util = 0.186534 
Issued_on_Two_Bus_Simul_Util = 0.015822 
issued_two_Eff = 0.084821 
queue_avg = 13.351990 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.352
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=731772 n_nop=591923 n_act=38239 n_pre=38223 n_ref_event=0 n_req=69059 n_rd=66959 n_rd_L2_A=0 n_write=0 n_wr_bk=8400 bw_util=0.4119
n_activity=642065 dram_eff=0.4695
bk0: 3855a 473002i bk1: 4043a 455526i bk2: 4282a 446811i bk3: 4341a 444251i bk4: 4329a 447762i bk5: 4291a 447312i bk6: 4115a 453597i bk7: 4121a 448770i bk8: 4192a 451091i bk9: 4168a 461327i bk10: 4329a 445035i bk11: 4354a 442257i bk12: 4438a 445793i bk13: 4322a 444080i bk14: 3788a 468544i bk15: 3991a 463108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.446372
Row_Buffer_Locality_read = 0.451754
Row_Buffer_Locality_write = 0.274762
Bank_Level_Parallism = 7.182523
Bank_Level_Parallism_Col = 2.901124
Bank_Level_Parallism_Ready = 1.539744
write_to_read_ratio_blp_rw_average = 0.107606
GrpLevelPara = 2.069461 

BW Util details:
bwutil = 0.411926 
total_CMD = 731772 
util_bw = 301436 
Wasted_Col = 298802 
Wasted_Row = 32604 
Idle = 98930 

BW Util Bottlenecks: 
RCDc_limit = 478757 
RCDWRc_limit = 6446 
WTRc_limit = 66583 
RTWc_limit = 77907 
CCDLc_limit = 69971 
rwq = 0 
CCDLc_limit_alone = 60382 
WTRc_limit_alone = 62389 
RTWc_limit_alone = 72512 

Commands details: 
total_CMD = 731772 
n_nop = 591923 
Read = 66959 
Write = 0 
L2_Alloc = 0 
L2_WB = 8400 
n_act = 38239 
n_pre = 38223 
n_ref = 0 
n_req = 69059 
total_req = 75359 

Dual Bus Interface Util: 
issued_total_row = 76462 
issued_total_col = 75359 
Row_Bus_Util =  0.104489 
CoL_Bus_Util = 0.102982 
Either_Row_CoL_Bus_Util = 0.191110 
Issued_on_Two_Bus_Simul_Util = 0.016360 
issued_two_Eff = 0.085607 
queue_avg = 15.887644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=15.8876
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 285441 -   mf: uid=8788258, sid4294967295:w4294967295, part=8, addr=0xc11fa880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (285345), 
DRAM[8]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=731772 n_nop=588792 n_act=38784 n_pre=38768 n_ref_event=0 n_req=71784 n_rd=69678 n_rd_L2_A=0 n_write=0 n_wr_bk=8424 bw_util=0.4269
n_activity=643750 dram_eff=0.4853
bk0: 3955a 453153i bk1: 4318a 431382i bk2: 4503a 427609i bk3: 4712a 417179i bk4: 4298a 433263i bk5: 4479a 428948i bk6: 4109a 438553i bk7: 4437a 418960i bk8: 4170a 452594i bk9: 4513a 428665i bk10: 4500a 431120i bk11: 4762a 418634i bk12: 4329a 428901i bk13: 4432a 429082i bk14: 3936a 449494i bk15: 4225a 437987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.459796
Row_Buffer_Locality_read = 0.465240
Row_Buffer_Locality_write = 0.279677
Bank_Level_Parallism = 7.648963
Bank_Level_Parallism_Col = 3.039563
Bank_Level_Parallism_Ready = 1.539803
write_to_read_ratio_blp_rw_average = 0.125477
GrpLevelPara = 2.149066 

BW Util details:
bwutil = 0.426920 
total_CMD = 731772 
util_bw = 312408 
Wasted_Col = 290779 
Wasted_Row = 32308 
Idle = 96277 

BW Util Bottlenecks: 
RCDc_limit = 467387 
RCDWRc_limit = 5884 
WTRc_limit = 67286 
RTWc_limit = 100381 
CCDLc_limit = 74467 
rwq = 0 
CCDLc_limit_alone = 63262 
WTRc_limit_alone = 63318 
RTWc_limit_alone = 93144 

Commands details: 
total_CMD = 731772 
n_nop = 588792 
Read = 69678 
Write = 0 
L2_Alloc = 0 
L2_WB = 8424 
n_act = 38784 
n_pre = 38768 
n_ref = 0 
n_req = 71784 
total_req = 78102 

Dual Bus Interface Util: 
issued_total_row = 77552 
issued_total_col = 78102 
Row_Bus_Util =  0.105978 
CoL_Bus_Util = 0.106730 
Either_Row_CoL_Bus_Util = 0.195389 
Issued_on_Two_Bus_Simul_Util = 0.017320 
issued_two_Eff = 0.088642 
queue_avg = 21.149885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=21.1499
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=731772 n_nop=590140 n_act=38558 n_pre=38542 n_ref_event=0 n_req=70369 n_rd=68275 n_rd_L2_A=0 n_write=0 n_wr_bk=8376 bw_util=0.419
n_activity=643728 dram_eff=0.4763
bk0: 3999a 459523i bk1: 4227a 443546i bk2: 4561a 429380i bk3: 4406a 430383i bk4: 4245a 443405i bk5: 4302a 436848i bk6: 4262a 435121i bk7: 4132a 447870i bk8: 3947a 454062i bk9: 4298a 442121i bk10: 4567a 433955i bk11: 4562a 437399i bk12: 4360a 435497i bk13: 4340a 441922i bk14: 4119a 446268i bk15: 3948a 467566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.452145
Row_Buffer_Locality_read = 0.457093
Row_Buffer_Locality_write = 0.290831
Bank_Level_Parallism = 7.416889
Bank_Level_Parallism_Col = 3.010997
Bank_Level_Parallism_Ready = 1.550671
write_to_read_ratio_blp_rw_average = 0.126983
GrpLevelPara = 2.127978 

BW Util details:
bwutil = 0.418988 
total_CMD = 731772 
util_bw = 306604 
Wasted_Col = 296220 
Wasted_Row = 31270 
Idle = 97678 

BW Util Bottlenecks: 
RCDc_limit = 477288 
RCDWRc_limit = 6190 
WTRc_limit = 65467 
RTWc_limit = 97809 
CCDLc_limit = 71558 
rwq = 0 
CCDLc_limit_alone = 60448 
WTRc_limit_alone = 61244 
RTWc_limit_alone = 90922 

Commands details: 
total_CMD = 731772 
n_nop = 590140 
Read = 68275 
Write = 0 
L2_Alloc = 0 
L2_WB = 8376 
n_act = 38558 
n_pre = 38542 
n_ref = 0 
n_req = 70369 
total_req = 76651 

Dual Bus Interface Util: 
issued_total_row = 77100 
issued_total_col = 76651 
Row_Bus_Util =  0.105361 
CoL_Bus_Util = 0.104747 
Either_Row_CoL_Bus_Util = 0.193547 
Issued_on_Two_Bus_Simul_Util = 0.016561 
issued_two_Eff = 0.085567 
queue_avg = 18.508398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=18.5084
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=731772 n_nop=594365 n_act=37493 n_pre=37477 n_ref_event=0 n_req=67128 n_rd=65032 n_rd_L2_A=0 n_write=0 n_wr_bk=8384 bw_util=0.4013
n_activity=641264 dram_eff=0.4579
bk0: 4128a 464002i bk1: 3844a 479051i bk2: 4317a 452061i bk3: 4082a 465646i bk4: 4246a 452775i bk5: 3830a 483805i bk6: 4047a 462248i bk7: 3787a 484567i bk8: 4319a 453596i bk9: 3969a 479119i bk10: 4311a 458750i bk11: 4194a 463852i bk12: 4283a 459074i bk13: 4039a 465367i bk14: 3935a 478401i bk15: 3701a 492262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.441559
Row_Buffer_Locality_read = 0.446103
Row_Buffer_Locality_write = 0.300573
Bank_Level_Parallism = 6.795712
Bank_Level_Parallism_Col = 2.856515
Bank_Level_Parallism_Ready = 1.559310
write_to_read_ratio_blp_rw_average = 0.100928
GrpLevelPara = 2.031625 

BW Util details:
bwutil = 0.401305 
total_CMD = 731772 
util_bw = 293664 
Wasted_Col = 301548 
Wasted_Row = 35559 
Idle = 101001 

BW Util Bottlenecks: 
RCDc_limit = 480201 
RCDWRc_limit = 6308 
WTRc_limit = 68978 
RTWc_limit = 68969 
CCDLc_limit = 66451 
rwq = 0 
CCDLc_limit_alone = 57642 
WTRc_limit_alone = 64796 
RTWc_limit_alone = 64342 

Commands details: 
total_CMD = 731772 
n_nop = 594365 
Read = 65032 
Write = 0 
L2_Alloc = 0 
L2_WB = 8384 
n_act = 37493 
n_pre = 37477 
n_ref = 0 
n_req = 67128 
total_req = 73416 

Dual Bus Interface Util: 
issued_total_row = 74970 
issued_total_col = 73416 
Row_Bus_Util =  0.102450 
CoL_Bus_Util = 0.100326 
Either_Row_CoL_Bus_Util = 0.187773 
Issued_on_Two_Bus_Simul_Util = 0.015003 
issued_two_Eff = 0.079901 
queue_avg = 13.740149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.7401
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=24, tRRD=12 tCCD=4, tRCD=24 tRAS=55 tRP=24 tRC=78
n_cmd=731772 n_nop=595181 n_act=37169 n_pre=37153 n_ref_event=0 n_req=66501 n_rd=64410 n_rd_L2_A=0 n_write=0 n_wr_bk=8364 bw_util=0.3978
n_activity=641532 dram_eff=0.4538
bk0: 3990a 474104i bk1: 3656a 490996i bk2: 4340a 464192i bk3: 4038a 469979i bk4: 4042a 469086i bk5: 3967a 476333i bk6: 4139a 468226i bk7: 3943a 475592i bk8: 4084a 474431i bk9: 3950a 477359i bk10: 4421a 452567i bk11: 4245a 465668i bk12: 3989a 465573i bk13: 3951a 473489i bk14: 3939a 478575i bk15: 3716a 490216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.441166
Row_Buffer_Locality_read = 0.446328
Row_Buffer_Locality_write = 0.282162
Bank_Level_Parallism = 6.678338
Bank_Level_Parallism_Col = 2.836363
Bank_Level_Parallism_Ready = 1.546086
write_to_read_ratio_blp_rw_average = 0.104050
GrpLevelPara = 2.024196 

BW Util details:
bwutil = 0.397796 
total_CMD = 731772 
util_bw = 291096 
Wasted_Col = 304396 
Wasted_Row = 35487 
Idle = 100793 

BW Util Bottlenecks: 
RCDc_limit = 481057 
RCDWRc_limit = 6166 
WTRc_limit = 67060 
RTWc_limit = 73030 
CCDLc_limit = 65418 
rwq = 0 
CCDLc_limit_alone = 56355 
WTRc_limit_alone = 62954 
RTWc_limit_alone = 68073 

Commands details: 
total_CMD = 731772 
n_nop = 595181 
Read = 64410 
Write = 0 
L2_Alloc = 0 
L2_WB = 8364 
n_act = 37169 
n_pre = 37153 
n_ref = 0 
n_req = 66501 
total_req = 72774 

Dual Bus Interface Util: 
issued_total_row = 74322 
issued_total_col = 72774 
Row_Bus_Util =  0.101564 
CoL_Bus_Util = 0.099449 
Either_Row_CoL_Bus_Util = 0.186658 
Issued_on_Two_Bus_Simul_Util = 0.014356 
issued_two_Eff = 0.076908 
queue_avg = 13.222266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2223

========= L2 cache stats =========
L2_cache_bank[0]: Access = 117214, Miss = 36404, Miss_rate = 0.311, Pending_hits = 423, Reservation_fails = 0
L2_cache_bank[1]: Access = 116551, Miss = 36577, Miss_rate = 0.314, Pending_hits = 80, Reservation_fails = 0
L2_cache_bank[2]: Access = 117205, Miss = 36350, Miss_rate = 0.310, Pending_hits = 425, Reservation_fails = 0
L2_cache_bank[3]: Access = 115600, Miss = 36174, Miss_rate = 0.313, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[4]: Access = 115789, Miss = 36206, Miss_rate = 0.313, Pending_hits = 431, Reservation_fails = 0
L2_cache_bank[5]: Access = 115701, Miss = 35832, Miss_rate = 0.310, Pending_hits = 92, Reservation_fails = 0
L2_cache_bank[6]: Access = 116842, Miss = 36235, Miss_rate = 0.310, Pending_hits = 465, Reservation_fails = 0
L2_cache_bank[7]: Access = 117489, Miss = 36238, Miss_rate = 0.308, Pending_hits = 100, Reservation_fails = 0
L2_cache_bank[8]: Access = 118662, Miss = 38613, Miss_rate = 0.325, Pending_hits = 466, Reservation_fails = 128
L2_cache_bank[9]: Access = 117120, Miss = 36933, Miss_rate = 0.315, Pending_hits = 109, Reservation_fails = 0
L2_cache_bank[10]: Access = 117725, Miss = 37039, Miss_rate = 0.315, Pending_hits = 446, Reservation_fails = 0
L2_cache_bank[11]: Access = 116271, Miss = 37331, Miss_rate = 0.321, Pending_hits = 101, Reservation_fails = 0
L2_cache_bank[12]: Access = 116081, Miss = 36796, Miss_rate = 0.317, Pending_hits = 446, Reservation_fails = 0
L2_cache_bank[13]: Access = 115039, Miss = 37386, Miss_rate = 0.325, Pending_hits = 91, Reservation_fails = 0
L2_cache_bank[14]: Access = 117046, Miss = 37996, Miss_rate = 0.325, Pending_hits = 446, Reservation_fails = 0
L2_cache_bank[15]: Access = 117251, Miss = 38299, Miss_rate = 0.327, Pending_hits = 104, Reservation_fails = 0
L2_cache_bank[16]: Access = 119302, Miss = 38472, Miss_rate = 0.322, Pending_hits = 504, Reservation_fails = 0
L2_cache_bank[17]: Access = 118315, Miss = 40550, Miss_rate = 0.343, Pending_hits = 201, Reservation_fails = 5996
L2_cache_bank[18]: Access = 118204, Miss = 38732, Miss_rate = 0.328, Pending_hits = 462, Reservation_fails = 0
L2_cache_bank[19]: Access = 118006, Miss = 38887, Miss_rate = 0.330, Pending_hits = 128, Reservation_fails = 0
L2_cache_bank[20]: Access = 116783, Miss = 38258, Miss_rate = 0.328, Pending_hits = 435, Reservation_fails = 15
L2_cache_bank[21]: Access = 117178, Miss = 36118, Miss_rate = 0.308, Pending_hits = 76, Reservation_fails = 0
L2_cache_bank[22]: Access = 117358, Miss = 37616, Miss_rate = 0.321, Pending_hits = 447, Reservation_fails = 0
L2_cache_bank[23]: Access = 117913, Miss = 36138, Miss_rate = 0.306, Pending_hits = 68, Reservation_fails = 0
L2_total_cache_accesses = 2810645
L2_total_cache_misses = 895180
L2_total_cache_miss_rate = 0.3185
L2_total_cache_pending_hits = 6622
L2_total_cache_reservation_fails = 6139
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1871457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6622
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 281609
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6139
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 501419
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6622
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 28038
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 84114
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2661107
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149538
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_ENRTY_FAIL] = 6139
L2_cache_data_port_util = 0.279
L2_cache_fill_port_util = 0.114

icnt_total_pkts_mem_to_simt=2810645
icnt_total_pkts_simt_to_mem=2810645
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2810645
Req_Network_cycles = 285353
Req_Network_injected_packets_per_cycle =       9.8497 
Req_Network_conflicts_per_cycle =       6.9461
Req_Network_conflicts_per_cycle_util =       7.5242
Req_Bank_Level_Parallism =      10.6695
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =      14.8143
Req_Network_out_buffer_full_per_cycle =       0.0857
Req_Network_out_buffer_avg_util =      12.4941

Reply_Network_injected_packets_num = 2810645
Reply_Network_cycles = 285353
Reply_Network_injected_packets_per_cycle =        9.8497
Reply_Network_conflicts_per_cycle =        6.5480
Reply_Network_conflicts_per_cycle_util =       7.0926
Reply_Bank_Level_Parallism =      10.6689
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       3.4788
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.3283
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 39 sec (519 sec)
gpgpu_simulation_rate = 76794 (inst/sec)
gpgpu_simulation_rate = 549 (cycle/sec)
gpgpu_silicon_slowdown = 2486338x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel + memcpy time = 518046.187162 ms
kernel time = 517556.995153 ms
number iterations = 0
GPGPU-Sim: *** exit detected ***
