Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Nov  4 19:58:32 2018
| Host         : ece16 running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file design_top_control_sets_placed.rpt
| Design       : design_top
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      8 |            2 |
|     10 |            2 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |            9 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------+------------------------+------------------+----------------+
|  Clock Signal  |              Enable Signal             |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | u5/t_x/tx_sig1_out                     |                        |                1 |              2 |
|  clk_IBUF_BUFG | u4/FSM_onehot_currSt[3]_i_1_n_0        | u1/dbnce_0             |                1 |              8 |
|  clk_IBUF_BUFG | u5/t_x/FSM_onehot_currstate[3]_i_1_n_0 | u1/dbnce_0             |                1 |              8 |
|  clk_IBUF_BUFG | u4/char_sig[6]_i_1_n_0                 | u1/dbnce_0             |                2 |             10 |
|  clk_IBUF_BUFG | u5/t_x/chars[6]_i_1_n_0                | u1/dbnce_0             |                3 |             10 |
|  clk_IBUF_BUFG |                                        | u1/dbnce_0             |                2 |             12 |
|  clk_IBUF_BUFG |                                        |                        |                8 |             20 |
|  clk_IBUF_BUFG | u2/counter[0]_i_2__0_n_0               | u2/counter             |                6 |             46 |
|  clk_IBUF_BUFG | u1/counter[0]_i_2_n_0                  | u1/counter             |                6 |             46 |
|  clk_IBUF_BUFG |                                        | u3/counter[26]_i_1_n_0 |                7 |             52 |
+----------------+----------------------------------------+------------------------+------------------+----------------+


