$date
	Sun Sep 07 15:04:44 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sr_latch_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # r $end
$var reg 1 $ rst $end
$var reg 1 % s $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # r $end
$var wire 1 $ rst $end
$var wire 1 % s $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
1$
0#
0"
0!
$end
#8
0$
#23
1#
#33
0#
1%
#43
1#
#53
