$date
	Wed Nov 20 15:32:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Lab_Test6 $end
$var wire 3 ! B [2:0] $end
$var wire 3 " A [2:0] $end
$var reg 1 # CLK $end
$var reg 1 $ Reset $end
$scope module N $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % wa $end
$var wire 1 & wb $end
$var wire 1 ' wc $end
$var wire 1 ( nC $end
$var wire 1 ) nB $end
$var wire 1 * nA $end
$var wire 1 + C $end
$var wire 1 , B $end
$var wire 1 - A $end
$scope module TA $end
$var wire 1 . Clk $end
$var wire 1 % T $end
$var wire 1 / _T $end
$var wire 1 0 rst $end
$var wire 1 * nQ $end
$var wire 1 - Q $end
$scope module dff $end
$var wire 1 . Clk $end
$var wire 1 / D $end
$var wire 1 0 rst $end
$var reg 1 - Q $end
$var reg 1 * nQ $end
$upscope $end
$upscope $end
$scope module TB $end
$var wire 1 1 Clk $end
$var wire 1 & T $end
$var wire 1 2 _T $end
$var wire 1 3 rst $end
$var wire 1 ) nQ $end
$var wire 1 , Q $end
$scope module dff $end
$var wire 1 1 Clk $end
$var wire 1 2 D $end
$var wire 1 3 rst $end
$var reg 1 , Q $end
$var reg 1 ) nQ $end
$upscope $end
$upscope $end
$scope module TC $end
$var wire 1 4 Clk $end
$var wire 1 ' T $end
$var wire 1 5 _T $end
$var wire 1 6 rst $end
$var wire 1 ( nQ $end
$var wire 1 + Q $end
$scope module dff $end
$var wire 1 4 Clk $end
$var wire 1 5 D $end
$var wire 1 6 rst $end
$var reg 1 + Q $end
$var reg 1 ( nQ $end
$upscope $end
$upscope $end
$upscope $end
$scope module P $end
$var wire 1 # clk $end
$var wire 1 7 da $end
$var wire 1 8 db $end
$var wire 1 9 dc $end
$var wire 1 $ reset $end
$var wire 1 : nC $end
$var wire 1 ; nB $end
$var wire 1 < nA $end
$var wire 1 = C $end
$var wire 1 > B $end
$var wire 1 ? A $end
$scope module DA $end
$var wire 1 # Clk $end
$var wire 1 7 D $end
$var wire 1 @ rst $end
$var reg 1 ? Q $end
$var reg 1 < nQ $end
$upscope $end
$scope module DB $end
$var wire 1 # Clk $end
$var wire 1 8 D $end
$var wire 1 A rst $end
$var reg 1 > Q $end
$var reg 1 ; nQ $end
$upscope $end
$scope module DC $end
$var wire 1 # Clk $end
$var wire 1 9 D $end
$var wire 1 B rst $end
$var reg 1 = Q $end
$var reg 1 : nQ $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
xB
xA
x@
x?
x>
x=
x<
x;
x:
x9
x8
x7
x6
x5
14
x3
x2
11
x0
x/
1.
x-
x,
x+
x*
x)
x(
1'
x&
x%
x$
0#
bx "
bx !
$end
#4
10
13
16
1@
1A
1B
0$
#5
0.
01
04
1#
#8
17
18
0/
15
02
0%
1*
0-
1)
0,
1(
0&
b0 "
0+
1<
0?
1;
0>
1:
09
b0 !
0=
00
03
06
0@
0A
0B
1$
#10
1.
11
14
0#
#12
10
13
16
1@
1A
1B
0$
#15
07
08
1?
b11 !
1>
0.
01
04
1#
#20
05
12
1&
b100 "
1+
1.
11
14
0#
#25
17
18
0<
0?
0;
b0 !
0>
0.
01
04
1#
#30
15
1,
0(
0&
b10 "
0+
1.
11
14
0#
#35
07
08
1<
1?
1;
b11 !
1>
0.
01
04
1#
#40
1/
05
02
1%
0)
1(
1&
b110 "
1+
1.
11
14
0#
#45
17
18
0<
0?
0;
b0 !
0>
0.
01
04
1#
#50
15
0%
1-
0,
0(
0&
b1 "
0+
1.
11
14
0#
#55
07
08
1<
1?
1;
b11 !
1>
0.
01
04
1#
#60
05
12
0*
1)
1(
1&
b101 "
1+
1.
11
14
0#
#65
17
18
0<
0?
0;
b0 !
0>
0.
01
04
1#
#70
15
1,
0(
0&
b11 "
0+
1.
11
14
0#
#75
07
08
1<
1?
1;
b11 !
1>
0.
01
04
1#
#80
0/
05
02
1%
0)
1(
1&
b111 "
1+
1.
11
14
0#
#85
17
18
0<
0?
0;
b0 !
0>
0.
01
04
1#
#90
15
0%
0-
0,
0(
0&
b0 "
0+
1.
11
14
0#
#95
07
08
1<
1?
1;
b11 !
1>
0.
01
04
1#
#100
05
12
1*
1)
1(
1&
b100 "
1+
1.
11
14
0#
#105
17
18
0<
0?
0;
b0 !
0>
0.
01
04
1#
#110
15
1,
0(
0&
b10 "
0+
1.
11
14
0#
#115
07
08
1<
1?
1;
b11 !
1>
0.
01
04
1#
#120
1/
05
02
1%
0)
1(
1&
b110 "
1+
1.
11
14
0#
#125
17
18
0<
0?
0;
b0 !
0>
0.
01
04
1#
#130
15
0%
1-
0,
0(
0&
b1 "
0+
1.
11
14
0#
#135
07
08
1<
1?
1;
b11 !
1>
0.
01
04
1#
#140
05
12
0*
1)
1(
1&
b101 "
1+
1.
11
14
0#
#145
17
18
0<
0?
0;
b0 !
0>
0.
01
04
1#
#150
15
1,
0(
0&
b11 "
0+
1.
11
14
0#
#155
07
08
1<
1?
1;
b11 !
1>
0.
01
04
1#
#160
0/
05
02
1%
0)
1(
1&
b111 "
1+
1.
11
14
0#
#165
17
18
0<
0?
0;
b0 !
0>
0.
01
04
1#
#170
