// Seed: 1341230029
module module_0 (
    input supply0 id_0,
    output tri id_1,
    input wor id_2,
    input supply0 id_3,
    output wire id_4,
    input tri1 id_5,
    output supply0 id_6,
    output wand id_7,
    input tri0 id_8,
    output wand id_9,
    output supply0 id_10,
    output tri0 id_11,
    input wand id_12[-1 : 1 'b0],
    output supply1 id_13
);
  logic id_15;
  assign id_7 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd97
) (
    input tri id_0,
    input tri1 id_1,
    input uwire id_2[1 'd0 : 1],
    input tri0 id_3,
    output logic id_4,
    input supply0 id_5,
    output tri id_6,
    output tri0 id_7,
    output wire id_8[id_10 : -1],
    input supply1 id_9,
    input tri1 _id_10,
    input wand id_11[!  -1  &  -1 : 1],
    output uwire id_12,
    input wire id_13,
    input supply1 id_14,
    input supply0 id_15,
    input uwire id_16
);
  always if (1) id_4 <= -1;
  module_0 modCall_1 (
      id_16,
      id_6,
      id_15,
      id_5,
      id_7,
      id_3,
      id_12,
      id_6,
      id_15,
      id_12,
      id_8,
      id_8,
      id_9,
      id_12
  );
  assign modCall_1.id_10 = 0;
endmodule
