============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sun Sep 15 09:32:52 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/led.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_crc6.v
RUN-1001 : Project manager successfully analyzed 5 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "config_chipwatcher ../../01_src/05_boot/biss_test.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 11 view nodes, 78 trigger nets, 78 data nets.
KIT-1004 : Chipwatcher code = 0111010001111011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/Chang/software/TD/cw/ -file biss_test_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_det.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\register.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\tap.v
HDL-1007 : analyze verilog file D:/Chang/software/TD/cw\trigger.sv
HDL-1007 : analyze verilog file biss_test_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in biss_test_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=11,BUS_DIN_NUM=78,BUS_CTRL_NUM=200,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0111110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000,32'sb010100100}) in D:/Chang/software/TD/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=222) in D:/Chang/software/TD/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=222) in D:/Chang/software/TD/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/Chang/software/TD/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=11,BUS_DIN_NUM=78,BUS_CTRL_NUM=200,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0111110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000,32'sb010100100}) in D:/Chang/software/TD/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=78,BUS_CTRL_NUM=200,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0111110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000,32'sb010100100}) in D:/Chang/software/TD/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0110) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb011010) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/Chang/software/TD/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/Chang/software/TD/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "biss_test"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=11,BUS_DIN_NUM=78,BUS_CTRL_NUM=200,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0111110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000,32'sb010100100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=222)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=222)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=11,BUS_DIN_NUM=78,BUS_CTRL_NUM=200,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0111110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000,32'sb010100100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=11,BUS_DIN_NUM=78,BUS_CTRL_NUM=200,BUS_WIDTH='{32'sb01,32'sb01,32'sb0110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb011010,32'sb01000,32'sb010000,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01000,32'sb01001,32'sb01010,32'sb01011,32'sb01100,32'sb0100110,32'sb0101110,32'sb0111110},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb011100,32'sb0100010,32'sb0101000,32'sb0101110,32'sb0110100,32'sb01101100,32'sb010000000,32'sb010100100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb011010)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model biss_test
SYN-1032 : 2888/45 useful/useless nets, 1514/28 useful/useless insts
SYN-1016 : Merged 52 instances.
SYN-1032 : 2357/12 useful/useless nets, 2157/12 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 2341/16 useful/useless nets, 2145/12 useful/useless insts
SYN-1021 : Optimized 5 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 1, 664 better
SYN-1014 : Optimize round 2
SYN-1032 : 1799/75 useful/useless nets, 1603/80 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.874976s wall, 0.906250s user + 0.968750s system = 1.875000s CPU (100.0%)

RUN-1004 : used memory is 115 MB, reserved memory is 85 MB, peak memory is 117 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 11 IOs to PADs
RUN-1002 : start command "update_pll_param -module biss_test"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1831/298 useful/useless nets, 1669/82 useful/useless insts
SYN-1016 : Merged 30 instances.
SYN-2571 : Optimize after map_dsp, round 1, 410 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 72 instances.
SYN-2501 : Optimize round 1, 146 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 20 macro adder
SYN-1019 : Optimized 21 mux instances.
SYN-1016 : Merged 13 instances.
SYN-1032 : 2497/4 useful/useless nets, 2335/3 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 9940, tnet num: 2497, tinst num: 2334, tnode num: 12471, tedge num: 14809.
TMR-2508 : Levelizing timing graph completed, there are 73 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2497 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 403 (3.35), #lev = 7 (1.55)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 400 (3.33), #lev = 6 (1.47)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 828 instances into 400 LUTs, name keeping = 67%.
SYN-1001 : Packing model "biss_test" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 626 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 200 adder to BLE ...
SYN-4008 : Packed 200 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.025640s wall, 0.906250s user + 0.125000s system = 1.031250s CPU (100.5%)

RUN-1004 : used memory is 122 MB, reserved memory is 92 MB, peak memory is 144 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.011327s wall, 1.921875s user + 1.093750s system = 3.015625s CPU (100.1%)

RUN-1004 : used memory is 122 MB, reserved memory is 92 MB, peak memory is 144 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
SYN-5055 WARNING: The kept net U2_control/error[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U3_CRC/data_in_rev[1] will be merged to another kept net U2_control/crc_data[7]
SYN-5055 WARNING: The kept net U2_control/error[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U3_CRC/data_in_rev[0] will be merged to another kept net U2_control/crc_data[6]
SYN-5055 WARNING: The kept net U2_control/data_crc[5] will be merged to another kept net U2_control/crc_data[5]
SYN-5055 WARNING: The kept net U2_control/data_crc[4] will be merged to another kept net U2_control/crc_data[4]
SYN-5055 WARNING: The kept net U2_control/data_crc[3] will be merged to another kept net U2_control/crc_data[3]
SYN-5055 WARNING: The kept net U2_control/data_crc[2] will be merged to another kept net U2_control/crc_data[2]
SYN-5055 WARNING: The kept net U2_control/data_crc[1] will be merged to another kept net U2_control/crc_data[1]
SYN-5055 WARNING: The kept net U2_control/data_crc[0] will be merged to another kept net U2_control/crc_data[0]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (260 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (459 clock/control pins, 0 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4024 : Net "U2_control/clk_out_reg1" drives clk pins.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_out_reg1 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net U2_control/clk_out_reg1 to drive 35 clock pins.
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 1632 instances
RUN-0007 : 629 luts, 773 seqs, 119 mslices, 58 lslices, 11 pads, 35 brams, 0 dsps
RUN-1001 : There are total 1806 nets
RUN-1001 : 857 nets have 2 pins
RUN-1001 : 792 nets have [3 - 5] pins
RUN-1001 : 104 nets have [6 - 10] pins
RUN-1001 : 19 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      3      
RUN-1001 :   No   |  No   |  Yes  |     315     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     455     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |   4   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 11
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1630 instances, 629 luts, 773 seqs, 177 slices, 25 macros(177 instances: 119 mslices 58 lslices)
PHY-0007 : Cell area utilization is 5%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8450, tnet num: 1804, tinst num: 1630, tnode num: 11447, tedge num: 13946.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.174735s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 452097
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1630.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 370459, overlap = 78.75
PHY-3002 : Step(2): len = 318937, overlap = 78.75
PHY-3002 : Step(3): len = 287972, overlap = 78.75
PHY-3002 : Step(4): len = 261007, overlap = 78.75
PHY-3002 : Step(5): len = 241699, overlap = 78.75
PHY-3002 : Step(6): len = 222049, overlap = 78.75
PHY-3002 : Step(7): len = 199757, overlap = 78.75
PHY-3002 : Step(8): len = 179762, overlap = 78.75
PHY-3002 : Step(9): len = 165280, overlap = 78.75
PHY-3002 : Step(10): len = 151996, overlap = 78.75
PHY-3002 : Step(11): len = 137446, overlap = 78.75
PHY-3002 : Step(12): len = 128633, overlap = 78.75
PHY-3002 : Step(13): len = 121160, overlap = 78.75
PHY-3002 : Step(14): len = 108311, overlap = 78.75
PHY-3002 : Step(15): len = 102993, overlap = 78.75
PHY-3002 : Step(16): len = 98325.7, overlap = 78.75
PHY-3002 : Step(17): len = 89023.5, overlap = 78.9375
PHY-3002 : Step(18): len = 85740.6, overlap = 79.3125
PHY-3002 : Step(19): len = 80289.9, overlap = 79.375
PHY-3002 : Step(20): len = 76049.8, overlap = 79.4375
PHY-3002 : Step(21): len = 72477.9, overlap = 79
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.15874e-06
PHY-3002 : Step(22): len = 75209.7, overlap = 76.5
PHY-3002 : Step(23): len = 76719.8, overlap = 65.25
PHY-3002 : Step(24): len = 73391.6, overlap = 63.125
PHY-3002 : Step(25): len = 72487.5, overlap = 63
PHY-3002 : Step(26): len = 72165, overlap = 65.25
PHY-3002 : Step(27): len = 71239.5, overlap = 60.75
PHY-3002 : Step(28): len = 68673.1, overlap = 58.625
PHY-3002 : Step(29): len = 67129, overlap = 61.4375
PHY-3002 : Step(30): len = 65465.9, overlap = 59.375
PHY-3002 : Step(31): len = 64009.1, overlap = 57.8438
PHY-3002 : Step(32): len = 61595.2, overlap = 57.1562
PHY-3002 : Step(33): len = 57984.2, overlap = 58.5625
PHY-3002 : Step(34): len = 54700, overlap = 63.7188
PHY-3002 : Step(35): len = 52299.5, overlap = 63.5
PHY-3002 : Step(36): len = 49161.3, overlap = 66.9062
PHY-3002 : Step(37): len = 46959.7, overlap = 76.7812
PHY-3002 : Step(38): len = 44768.3, overlap = 77.8438
PHY-3002 : Step(39): len = 43230.8, overlap = 76.2188
PHY-3002 : Step(40): len = 42024.9, overlap = 75.6562
PHY-3002 : Step(41): len = 41276.7, overlap = 72.0625
PHY-3002 : Step(42): len = 40500.6, overlap = 74
PHY-3002 : Step(43): len = 39301.1, overlap = 84.875
PHY-3002 : Step(44): len = 38073.9, overlap = 89.375
PHY-3002 : Step(45): len = 37224, overlap = 86.9062
PHY-3002 : Step(46): len = 37105.6, overlap = 88.2812
PHY-3002 : Step(47): len = 36983.1, overlap = 90.8438
PHY-3002 : Step(48): len = 35845.3, overlap = 86.8438
PHY-3002 : Step(49): len = 35449.2, overlap = 84.7812
PHY-3002 : Step(50): len = 34807.1, overlap = 84.0312
PHY-3002 : Step(51): len = 34174.5, overlap = 85.4688
PHY-3002 : Step(52): len = 33639, overlap = 86.9375
PHY-3002 : Step(53): len = 33389, overlap = 87.875
PHY-3002 : Step(54): len = 33266.1, overlap = 88.8125
PHY-3002 : Step(55): len = 32563, overlap = 89
PHY-3002 : Step(56): len = 32067.6, overlap = 88.6875
PHY-3002 : Step(57): len = 31635.3, overlap = 88.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.31748e-06
PHY-3002 : Step(58): len = 32246.5, overlap = 88.6875
PHY-3002 : Step(59): len = 32428.5, overlap = 86.625
PHY-3002 : Step(60): len = 32515.5, overlap = 82.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.6635e-05
PHY-3002 : Step(61): len = 33262.4, overlap = 68.6562
PHY-3002 : Step(62): len = 35029, overlap = 75.375
PHY-3002 : Step(63): len = 35939, overlap = 70.7188
PHY-3002 : Step(64): len = 35258.7, overlap = 65.9688
PHY-3002 : Step(65): len = 34540.9, overlap = 63.6562
PHY-3002 : Step(66): len = 34157.5, overlap = 68.0625
PHY-3002 : Step(67): len = 34106.4, overlap = 68
PHY-3002 : Step(68): len = 34079.7, overlap = 67.9062
PHY-3002 : Step(69): len = 34047, overlap = 67.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.32699e-05
PHY-3002 : Step(70): len = 34688.5, overlap = 65.5312
PHY-3002 : Step(71): len = 34993.5, overlap = 69.75
PHY-3002 : Step(72): len = 35373, overlap = 69.5312
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.65399e-05
PHY-3002 : Step(73): len = 35501, overlap = 69.2812
PHY-3002 : Step(74): len = 35576.6, overlap = 69.3125
PHY-3002 : Step(75): len = 35769.4, overlap = 67.0625
PHY-3002 : Step(76): len = 35845.5, overlap = 62.1562
PHY-3002 : Step(77): len = 35878.4, overlap = 62.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014409s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.029595s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.50559e-06
PHY-3002 : Step(78): len = 41421.3, overlap = 54.9688
PHY-3002 : Step(79): len = 41513.6, overlap = 54.875
PHY-3002 : Step(80): len = 41459.8, overlap = 54.3125
PHY-3002 : Step(81): len = 41564.2, overlap = 52.5938
PHY-3002 : Step(82): len = 41771, overlap = 50.25
PHY-3002 : Step(83): len = 41583.1, overlap = 48.5312
PHY-3002 : Step(84): len = 41568.2, overlap = 47.5312
PHY-3002 : Step(85): len = 41359.1, overlap = 45.6875
PHY-3002 : Step(86): len = 41110.3, overlap = 42.25
PHY-3002 : Step(87): len = 40905, overlap = 38.0312
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.01117e-06
PHY-3002 : Step(88): len = 40555.9, overlap = 37.8438
PHY-3002 : Step(89): len = 40514, overlap = 37.9062
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.00223e-05
PHY-3002 : Step(90): len = 40408.2, overlap = 37.625
PHY-3002 : Step(91): len = 40399.4, overlap = 37.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.00447e-05
PHY-3002 : Step(92): len = 40420.1, overlap = 38.25
PHY-3002 : Step(93): len = 40420.1, overlap = 38.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.2583e-05
PHY-3002 : Step(94): len = 40690.8, overlap = 38.9375
PHY-3002 : Step(95): len = 40837.1, overlap = 38.6562
PHY-3002 : Step(96): len = 42586.7, overlap = 31.8125
PHY-3002 : Step(97): len = 43948, overlap = 27.9688
PHY-3002 : Step(98): len = 43523.6, overlap = 28.125
PHY-3002 : Step(99): len = 43229.7, overlap = 28.0312
PHY-3002 : Step(100): len = 42693.1, overlap = 28.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030521s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.47712e-05
PHY-3002 : Step(101): len = 42379.5, overlap = 77.8125
PHY-3002 : Step(102): len = 42447.4, overlap = 76.5312
PHY-3002 : Step(103): len = 42680.2, overlap = 72.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.95425e-05
PHY-3002 : Step(104): len = 42658, overlap = 69.5
PHY-3002 : Step(105): len = 43139.9, overlap = 69.3438
PHY-3002 : Step(106): len = 44617.5, overlap = 65.4688
PHY-3002 : Step(107): len = 44776.8, overlap = 56.0312
PHY-3002 : Step(108): len = 44419.4, overlap = 56.3125
PHY-3002 : Step(109): len = 44427.4, overlap = 53.5938
PHY-3002 : Step(110): len = 44179.2, overlap = 53.375
PHY-3002 : Step(111): len = 44209.6, overlap = 53.0938
PHY-3002 : Step(112): len = 44312.7, overlap = 48.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000139085
PHY-3002 : Step(113): len = 44265.6, overlap = 48.4688
PHY-3002 : Step(114): len = 44265.6, overlap = 48.4688
PHY-3002 : Step(115): len = 44431.9, overlap = 47.9062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000230914
PHY-3002 : Step(116): len = 44975.3, overlap = 46.1562
PHY-3002 : Step(117): len = 45144.3, overlap = 45.2812
PHY-3002 : Step(118): len = 45509.4, overlap = 40.9688
PHY-3002 : Step(119): len = 45815.3, overlap = 41.1562
PHY-3002 : Step(120): len = 46231, overlap = 41.5
PHY-3002 : Step(121): len = 45936.9, overlap = 41.5625
PHY-3002 : Step(122): len = 45735.1, overlap = 42.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000461828
PHY-3002 : Step(123): len = 45692.5, overlap = 41.8438
PHY-3002 : Step(124): len = 45694.4, overlap = 41.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000923657
PHY-3002 : Step(125): len = 46098.9, overlap = 40.2188
PHY-3002 : Step(126): len = 46247.7, overlap = 40.4375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00184731
PHY-3002 : Step(127): len = 46588, overlap = 40.5938
PHY-3002 : Step(128): len = 46707.9, overlap = 40.3438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00369463
PHY-3002 : Step(129): len = 47029.3, overlap = 40
PHY-3002 : Step(130): len = 47029.3, overlap = 40
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00738925
PHY-3002 : Step(131): len = 47227.3, overlap = 39.6562
PHY-3002 : Step(132): len = 47277.9, overlap = 36.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0147785
PHY-3002 : Step(133): len = 47362.7, overlap = 36.1562
PHY-3002 : Step(134): len = 47365.1, overlap = 36.1875
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0294236
PHY-3002 : Step(135): len = 47417.3, overlap = 35.9375
PHY-3002 : Step(136): len = 47423.3, overlap = 35.5938
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.0588471
PHY-3002 : Step(137): len = 47332.4, overlap = 35.0625
PHY-3002 : Step(138): len = 47332.4, overlap = 35.0625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.0952146
PHY-3002 : Step(139): len = 47338.2, overlap = 34.6875
PHY-3002 : Step(140): len = 47396.5, overlap = 34.9375
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.190429
PHY-3002 : Step(141): len = 47374.7, overlap = 34.5938
PHY-3002 : Step(142): len = 47358.9, overlap = 34.5625
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8450, tnet num: 1804, tinst num: 1630, tnode num: 11447, tedge num: 13946.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 89.31 peak overflow 3.03
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1806.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 61240, over cnt = 272(0%), over = 1001, worst = 17
PHY-1001 : End global iterations;  0.215985s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (108.5%)

PHY-1001 : Congestion index: top1 = 39.46, top5 = 25.84, top10 = 18.32, top15 = 13.32.
PHY-1001 : End incremental global routing;  0.276380s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (107.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1804 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.055768s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (84.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 1613 has valid locations, 35 needs to be replaced
PHY-3001 : design contains 1664 instances, 629 luts, 807 seqs, 177 slices, 25 macros(177 instances: 119 mslices 58 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 47674
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 8586, tnet num: 1838, tinst num: 1664, tnode num: 11685, tedge num: 14150.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.195321s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (96.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(143): len = 48004.1, overlap = 2.96875
PHY-3002 : Step(144): len = 48715.3, overlap = 2.96875
PHY-3002 : Step(145): len = 49229.2, overlap = 2.96875
PHY-3002 : Step(146): len = 49355.3, overlap = 2.96875
PHY-3002 : Step(147): len = 49381.2, overlap = 2.96875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.038671s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00151504
PHY-3002 : Step(148): len = 49274.3, overlap = 34.8125
PHY-3002 : Step(149): len = 49274.3, overlap = 34.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00303009
PHY-3002 : Step(150): len = 49141.5, overlap = 34.5625
PHY-3002 : Step(151): len = 49141.5, overlap = 34.5625
PHY-3001 : Final: Len = 49141.5, Over = 34.5625
PHY-3001 : End incremental placement;  0.429025s wall, 0.453125s user + 0.234375s system = 0.687500s CPU (160.2%)

OPT-1001 : Total overflow 89.75 peak overflow 3.09
OPT-1001 : End high-fanout net optimization;  0.806562s wall, 0.890625s user + 0.265625s system = 1.156250s CPU (143.4%)

OPT-1001 : Current memory(MB): used = 190, reserve = 160, peak = 190.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1359/1840.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 63280, over cnt = 271(0%), over = 995, worst = 17
PHY-1002 : len = 69856, over cnt = 179(0%), over = 392, worst = 11
PHY-1002 : len = 71672, over cnt = 116(0%), over = 245, worst = 11
PHY-1002 : len = 75872, over cnt = 6(0%), over = 6, worst = 1
PHY-1002 : len = 76040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.160767s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (106.9%)

PHY-1001 : Congestion index: top1 = 35.71, top5 = 25.50, top10 = 19.88, top15 = 15.27.
OPT-1001 : End congestion update;  0.209437s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (104.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1838 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.046769s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (100.2%)

OPT-0007 : Start: WNS 98 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 98 TNS 0 NUM_FEPS 0 with 3 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 98 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.259674s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (102.3%)

OPT-1001 : Current memory(MB): used = 189, reserve = 158, peak = 191.
OPT-1001 : End physical optimization;  1.207187s wall, 1.296875s user + 0.265625s system = 1.562500s CPU (129.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 629 LUT to BLE ...
SYN-4008 : Packed 629 LUT and 185 SEQ to BLE.
SYN-4003 : Packing 622 remaining SEQ's ...
SYN-4005 : Packed 376 SEQ with LUT/SLICE
SYN-4006 : 98 single LUT's are left
SYN-4006 : 246 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 875/1185 primitive instances ...
PHY-3001 : End packing;  0.066818s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (93.5%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 709 instances
RUN-1001 : 328 mslices, 328 lslices, 11 pads, 35 brams, 0 dsps
RUN-1001 : There are total 1661 nets
RUN-1001 : 641 nets have 2 pins
RUN-1001 : 859 nets have [3 - 5] pins
RUN-1001 : 109 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
PHY-3001 : design contains 707 instances, 656 slices, 25 macros(177 instances: 119 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : After packing: Len = 50167.2, Over = 53.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7428, tnet num: 1659, tinst num: 707, tnode num: 9633, tedge num: 12556.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.205473s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.32695e-05
PHY-3002 : Step(152): len = 49235.3, overlap = 52.25
PHY-3002 : Step(153): len = 49030.2, overlap = 53
PHY-3002 : Step(154): len = 48675.3, overlap = 54
PHY-3002 : Step(155): len = 48425.8, overlap = 54.5
PHY-3002 : Step(156): len = 48357.7, overlap = 53.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.6539e-05
PHY-3002 : Step(157): len = 48656.7, overlap = 52.25
PHY-3002 : Step(158): len = 49106.4, overlap = 51.5
PHY-3002 : Step(159): len = 49385.2, overlap = 52
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000133078
PHY-3002 : Step(160): len = 50419.1, overlap = 48.5
PHY-3002 : Step(161): len = 51275.9, overlap = 46
PHY-3002 : Step(162): len = 51354.7, overlap = 42.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.090493s wall, 0.093750s user + 0.296875s system = 0.390625s CPU (431.7%)

PHY-3001 : Trial Legalized: Len = 65976.6
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.030619s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00079375
PHY-3002 : Step(163): len = 62223.7, overlap = 6.5
PHY-3002 : Step(164): len = 60290.2, overlap = 10
PHY-3002 : Step(165): len = 58142.1, overlap = 14
PHY-3002 : Step(166): len = 56673, overlap = 17.75
PHY-3002 : Step(167): len = 55644.1, overlap = 20.5
PHY-3002 : Step(168): len = 54927.1, overlap = 23.5
PHY-3002 : Step(169): len = 54554.7, overlap = 27.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0015875
PHY-3002 : Step(170): len = 54597.5, overlap = 26
PHY-3002 : Step(171): len = 54632.7, overlap = 25.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.003175
PHY-3002 : Step(172): len = 54720.8, overlap = 25.5
PHY-3002 : Step(173): len = 54797, overlap = 26.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004713s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (331.5%)

PHY-3001 : Legalized: Len = 61265.4, Over = 0
PHY-3001 : Spreading special nets. 14 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004509s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 23 instances has been re-located, deltaX = 8, deltaY = 13, maxDist = 1.
PHY-3001 : Final: Len = 61557.4, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7428, tnet num: 1659, tinst num: 707, tnode num: 9633, tedge num: 12556.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 44/1661.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 79048, over cnt = 255(0%), over = 394, worst = 5
PHY-1002 : len = 80264, over cnt = 154(0%), over = 214, worst = 5
PHY-1002 : len = 82808, over cnt = 16(0%), over = 17, worst = 2
PHY-1002 : len = 83016, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 83096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.331887s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (108.3%)

PHY-1001 : Congestion index: top1 = 32.03, top5 = 25.86, top10 = 21.39, top15 = 17.11.
PHY-1001 : End incremental global routing;  0.392086s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (111.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.052874s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (88.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.481564s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (107.1%)

OPT-1001 : Current memory(MB): used = 189, reserve = 159, peak = 191.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1464/1661.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83096, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007167s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (218.0%)

PHY-1001 : Congestion index: top1 = 32.03, top5 = 25.86, top10 = 21.39, top15 = 17.11.
OPT-1001 : End congestion update;  0.059309s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (105.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040629s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.4%)

OPT-0007 : Start: WNS 201 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 691 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 707 instances, 656 slices, 25 macros(177 instances: 119 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 61698.2, Over = 0
PHY-3001 : End spreading;  0.005401s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 61698.2, Over = 0
PHY-3001 : End incremental legalization;  0.038390s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (81.4%)

OPT-0007 : Iter 1: improved WNS 301 TNS 0 NUM_FEPS 0 with 4 cells processed and 300 slack improved
OPT-0007 : Iter 2: improved WNS 301 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.150502s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (155.7%)

OPT-1001 : Current memory(MB): used = 194, reserve = 164, peak = 194.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039468s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (79.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1445/1661.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83184, over cnt = 10(0%), over = 12, worst = 3
PHY-1002 : len = 83208, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 83208, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 83224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.044362s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (105.7%)

PHY-1001 : Congestion index: top1 = 32.18, top5 = 25.92, top10 = 21.45, top15 = 17.13.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040421s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 301 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 31.724138
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 301ps with logic level 6 
RUN-1001 :   extra opt step will be enabled to improve QoR
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 691 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 707 instances, 656 slices, 25 macros(177 instances: 119 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 61698.2, Over = 0
PHY-3001 : End spreading;  0.005392s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 61698.2, Over = 0
PHY-3001 : End incremental legalization;  0.038807s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (201.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039663s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.8%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1464/1661.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83224, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007115s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.18, top5 = 25.92, top10 = 21.45, top15 = 17.13.
OPT-1001 : End congestion update;  0.058943s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040340s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.5%)

OPT-0007 : Start: WNS 301 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 11 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 691 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 707 instances, 656 slices, 25 macros(177 instances: 119 mslices 58 lslices)
PHY-3001 : Cell area utilization is 8%
PHY-3001 : Initial: Len = 61870.2, Over = 0
PHY-3001 : End spreading;  0.005503s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (283.9%)

PHY-3001 : Final: Len = 61870.2, Over = 0
PHY-3001 : End incremental legalization;  0.038151s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (122.9%)

OPT-0007 : Iter 1: improved WNS 301 TNS 0 NUM_FEPS 0 with 1 cells processed and 50 slack improved
OPT-0007 : Iter 2: improved WNS 301 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.148498s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (94.7%)

OPT-1001 : Current memory(MB): used = 197, reserve = 167, peak = 197.
OPT-1001 : Start bottleneck based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1460/1661.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009710s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (643.7%)

PHY-1001 : Congestion index: top1 = 32.09, top5 = 25.94, top10 = 21.46, top15 = 17.16.
OPT-1001 : End congestion update;  0.061377s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (178.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.040257s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (116.4%)

OPT-0007 : Start: WNS 301 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 301 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS 301 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End bottleneck based optimization;  0.111130s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (154.7%)

OPT-1001 : Current memory(MB): used = 197, reserve = 167, peak = 197.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039967s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Current memory(MB): used = 197, reserve = 167, peak = 197.
OPT-1001 : Start congestion recovery ...
RUN-1002 : start command "set_param place ofv 80"
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.039065s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (120.0%)

RUN-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1466/1661.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007047s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 32.09, top5 = 25.94, top10 = 21.46, top15 = 17.16.
RUN-1001 : End congestion update;  0.058157s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (80.6%)
 
RUN-1001 : design has 41 columns and 72 rows with 0 high-util (over 100 percentage) tiles versus total tile num 2952
OPT-1001 : End congestion recovery;  0.097477s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (96.2%)

OPT-1001 : Current memory(MB): used = 197, reserve = 167, peak = 197.
OPT-1001 : End physical optimization;  1.448962s wall, 1.453125s user + 0.187500s system = 1.640625s CPU (113.2%)

RUN-1003 : finish command "place" in  7.169537s wall, 10.953125s user + 9.906250s system = 20.859375s CPU (290.9%)

RUN-1004 : used memory is 174 MB, reserved memory is 143 MB, peak memory is 197 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 709 instances
RUN-1001 : 328 mslices, 328 lslices, 11 pads, 35 brams, 0 dsps
RUN-1001 : There are total 1661 nets
RUN-1001 : 641 nets have 2 pins
RUN-1001 : 859 nets have [3 - 5] pins
RUN-1001 : 109 nets have [6 - 10] pins
RUN-1001 : 18 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 8 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7428, tnet num: 1659, tinst num: 707, tnode num: 9633, tedge num: 12556.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 328 mslices, 328 lslices, 11 pads, 35 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 78664, over cnt = 247(0%), over = 404, worst = 5
PHY-1002 : len = 80000, over cnt = 145(0%), over = 216, worst = 5
PHY-1002 : len = 82544, over cnt = 8(0%), over = 8, worst = 1
PHY-1002 : len = 82728, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.307098s wall, 0.312500s user + 0.093750s system = 0.406250s CPU (132.3%)

PHY-1001 : Congestion index: top1 = 32.00, top5 = 25.86, top10 = 21.30, top15 = 17.01.
PHY-1001 : End global routing;  0.354151s wall, 0.343750s user + 0.093750s system = 0.437500s CPU (123.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 214, reserve = 183, peak = 227.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk_out_reg1_syn_6 will be merged with clock U2_control/clk_out_reg1
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 480, reserve = 453, peak = 480.
PHY-1001 : End build detailed router design. 3.545818s wall, 3.421875s user + 0.125000s system = 3.546875s CPU (100.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 44720, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 1.287570s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (100.7%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 44712, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.314563s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (99.3%)

PHY-1001 : Current memory(MB): used = 512, reserve = 486, peak = 512.
PHY-1001 : End phase 1; 1.613346s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (100.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 60% nets.
PHY-1001 : Routed 89% nets.
PHY-1022 : len = 341784, over cnt = 55(0%), over = 55, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 513, reserve = 487, peak = 513.
PHY-1001 : End initial routed; 3.230437s wall, 3.781250s user + 0.187500s system = 3.968750s CPU (122.9%)

PHY-1001 : Update timing.....
PHY-1001 : 208/1496(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.391   |  -5.126   |   5   
RUN-1001 :   Hold   |   0.137   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.283073s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (99.4%)

PHY-1001 : Current memory(MB): used = 516, reserve = 490, peak = 516.
PHY-1001 : End phase 2; 3.513584s wall, 4.062500s user + 0.187500s system = 4.250000s CPU (121.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 19 pins with SWNS -1.183ns STNS -4.808ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.042614s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.3%)

PHY-1022 : len = 341848, over cnt = 70(0%), over = 70, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.058664s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (79.9%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 341184, over cnt = 15(0%), over = 15, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.070037s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (111.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 341224, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.028232s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.3%)

PHY-1001 : Update timing.....
PHY-1001 : 208/1496(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.183   |  -4.808   |   5   
RUN-1001 :   Hold   |   0.137   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.263373s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (100.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 17 feed throughs used by 17 nets
PHY-1001 : End commit to database; 0.262812s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (101.1%)

PHY-1001 : Current memory(MB): used = 531, reserve = 506, peak = 531.
PHY-1001 : End phase 3; 0.868970s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (100.7%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 14 pins with SWNS -1.135ns STNS -4.554ns FEP 5.
PHY-1001 : End OPT Iter 1; 0.041974s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (111.7%)

PHY-1022 : len = 341224, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.055513s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (112.6%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-1.135ns, -4.554ns, 5}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 341056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.021911s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.3%)

PHY-1001 : Update timing.....
PHY-1001 : 208/1496(13%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -1.170   |  -4.589   |   5   
RUN-1001 :   Hold   |   0.137   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.284958s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (104.2%)

PHY-1001 : Commit to database.....
PHY-1001 : 21 feed throughs used by 21 nets
PHY-1001 : End commit to database; 0.287820s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.7%)

PHY-1001 : Current memory(MB): used = 533, reserve = 508, peak = 533.
PHY-1001 : End phase 4; 0.668490s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (100.5%)

PHY-1003 : Routed, final wirelength = 341056
PHY-1001 : Current memory(MB): used = 533, reserve = 508, peak = 533.
PHY-1001 : End export database. 0.010010s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (156.1%)

PHY-1001 : End detail routing;  10.433829s wall, 10.875000s user + 0.328125s system = 11.203125s CPU (107.4%)

RUN-1003 : finish command "route" in  11.064011s wall, 11.500000s user + 0.421875s system = 11.921875s CPU (107.8%)

RUN-1004 : used memory is 465 MB, reserved memory is 440 MB, peak memory is 533 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                        11
  #input                    4
  #output                   7
  #inout                    0

Utilization Statistics
#lut                     1008   out of  19600    5.14%
#reg                      807   out of  19600    4.12%
#le                      1254
  #lut only               447   out of   1254   35.65%
  #reg only               246   out of   1254   19.62%
  #lut&reg                561   out of   1254   44.74%
#dsp                        0   out of     29    0.00%
#bram                      35   out of     64   54.69%
  #bram9k                  35
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       11   out of    188    5.85%
  #ireg                     2
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                   Type               DriverType         Driver                                  Fanout
#1        config_inst_syn_9          GCLK               config             config_inst.jtck                        250
#2        U1_pll/clk0_buf            GCLK               pll                U1_pll/pll_inst.clkc0                   197
#3        sys_clk_dup_1              GCLK               io                 sys_clk_syn_2.di                        26
#4        U2_control/clk_out_reg1    GCLK               mslice             U2_control/clk_out_reg1_reg_syn_4.q0    22
#5        U2_control/clk_5M          GCLK               pll                U1_pll/pll_inst.clkc1                   12


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
   led[3]       OUTPUT         M6        LVCMOS25           8            NONE       OREG    
   led[2]       OUTPUT         P5        LVCMOS25           8            NONE       OREG    
   led[1]       OUTPUT         N5        LVCMOS25           8            NONE       OREG    
   led[0]       OUTPUT         P4        LVCMOS25           8            NONE       OREG    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------------------------------------------+
|Instance                             |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+----------------------------------------------------------------------------------------------------------+
|top                                  |biss_test      |1254   |831     |177     |814     |35      |0       |
|  U1_pll                             |mypll          |0      |0       |0       |0       |0       |0       |
|  U2_control                         |biss_control   |216    |183     |29      |108     |0       |0       |
|  U3_CRC                             |biss_crc6      |19     |19      |0       |9       |0       |0       |
|  U4_led                             |led            |72     |60      |9       |36      |0       |0       |
|  cw_top                             |CW_TOP_WRAPPER |943    |566     |139     |652     |0       |0       |
|    wrapper_cwc_top                  |cwc_top        |943    |566     |139     |652     |0       |0       |
|      cfg_int_inst                   |cwc_cfg_int    |435    |219     |0       |435     |0       |0       |
|        reg_inst                     |register       |433    |217     |0       |433     |0       |0       |
|        tap_inst                     |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                   |trigger        |508    |347     |139     |217     |0       |0       |
|        bus_inst                     |bus_top        |262    |178     |82      |96      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes  |bus_det        |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[10]$bus_nodes |bus_det        |60     |42      |18      |12      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes  |bus_det        |22     |14      |8       |10      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes  |bus_det        |3      |1       |0       |3       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes  |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[7]$bus_nodes  |bus_det        |86     |58      |28      |32      |0       |0       |
|          BUS_DETECTOR[8]$bus_nodes  |bus_det        |29     |19      |10      |10      |0       |0       |
|          BUS_DETECTOR[9]$bus_nodes  |bus_det        |53     |35      |18      |20      |0       |0       |
|        emb_ctrl_inst                |emb_ctrl       |138    |98      |29      |81      |0       |0       |
+----------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       630   
    #2          2       604   
    #3          3       155   
    #4          4       100   
    #5        5-10      110   
    #6        11-50      39   
    #7       51-100      1    
    #8       101-500     4    
  Average     3.19            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 8, tpin num: 7428, tnet num: 1659, tinst num: 707, tnode num: 9633, tedge num: 12556.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 1659 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 5 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
		U2_control/clk_out_reg1_syn_6
		config_inst_syn_10
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
PRG-1000 : <!-- HMAC is: 6d6458017f3d3ab082cc4c2b37a07296eeb03e73527435d34d0286e21f76d1b2 -->
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 707
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1661, pip num: 19931
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 21
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1483 valid insts, and 50358 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101000111010001111011
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  2.672695s wall, 24.265625s user + 0.093750s system = 24.359375s CPU (911.4%)

RUN-1004 : used memory is 478 MB, reserved memory is 458 MB, peak memory is 675 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240915_093252.log"
