-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 20.1 (Build Build 720 11/11/2020)
-- Created on Thu Mar 27 10:10:09 2025

COMPONENT lcd_controller
	GENERIC ( clk_freq : INTEGER := 50; display_lines : BIT := '0'; character_font : BIT := '0'; display_on_off : BIT := '1';
		 cursor : BIT := '0'; blink : BIT := '0'; inc_dec : BIT := '1'; shift : BIT := '0' );
		
	PORT
	(
		clk		:	 IN STD_LOGIC;
		reset_n		:	 IN STD_LOGIC;
		lcd_enable		:	 IN STD_LOGIC;
		lcd_bus		:	 IN STD_LOGIC_VECTOR(9 DOWNTO 0);
		busy		:	 OUT STD_LOGIC;
		rw		:	 OUT STD_LOGIC;
		rs		:	 OUT STD_LOGIC;
		en		:	 OUT STD_LOGIC;
		lcd_data		:	 OUT STD_LOGIC_VECTOR(7 DOWNTO 0)
	);
END COMPONENT;
