#ifndef __BCM53570_A0_ENUM_H__
#define __BCM53570_A0_ENUM_H__
/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * This software is governed by the Broadcom Switch APIs license.
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenMDK/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * Enum definitions for the BCM53570_A0.
 */



typedef enum BCM53570_A0_ENUM_e {
    BCM53570_A0_AGINGCTRMEMDEBUGr_ENUM,
    BCM53570_A0_AGINGEXPMEMDEBUGr_ENUM,
    BCM53570_A0_ALTERNATE_EMIRROR_BITMAPm_ENUM,
    BCM53570_A0_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUSr_ENUM,
    BCM53570_A0_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM,
    BCM53570_A0_ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM,
    BCM53570_A0_ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM,
    BCM53570_A0_ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM,
    BCM53570_A0_ARB_EOP_DEBUGr_ENUM,
    BCM53570_A0_ARB_RAM_1_DBGCTRLr_ENUM,
    BCM53570_A0_ARB_RAM_DBGCTRLr_ENUM,
    BCM53570_A0_ASFPKTCOUNTr_ENUM,
    BCM53570_A0_ASF_ENABLE_0_64Qr_ENUM,
    BCM53570_A0_ASF_ENABLE_1_64Qr_ENUM,
    BCM53570_A0_ASF_ENABLE_8Qr_ENUM,
    BCM53570_A0_ASF_PKT_SIZEr_ENUM,
    BCM53570_A0_ASF_PORT_SPEED_MATCH_BMP0r_ENUM,
    BCM53570_A0_ASF_PORT_SPEED_MATCH_BMP1r_ENUM,
    BCM53570_A0_ASF_PORT_SPEED_MATCH_BMP2r_ENUM,
    BCM53570_A0_AUX_ARB_CONTROLr_ENUM,
    BCM53570_A0_AUX_ARB_CONTROL_2r_ENUM,
    BCM53570_A0_AVS_CTRL_0r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_AVS_SPAREr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_AVS_SPARE_0r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_AVS_SPARE_1r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSCr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSCr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSCr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSCr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_1r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_INITr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSCr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSCr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_1r_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_SW_CONTROLSr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr_ENUM,
    BCM53570_A0_AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr_ENUM,
    BCM53570_A0_AVS_REG_MISC_CONTROL_0r_ENUM,
    BCM53570_A0_AVS_REG_MISC_CONTROL_1r_ENUM,
    BCM53570_A0_AVS_REG_MISC_CONTROL_2r_ENUM,
    BCM53570_A0_AVS_REG_MISC_CONTROL_3r_ENUM,
    BCM53570_A0_AVS_REG_MISC_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_MISC_STATUS_0r_ENUM,
    BCM53570_A0_AVS_REG_MISC_STATUS_1r_ENUM,
    BCM53570_A0_AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_S_THRESHOLDr_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_BPCM_CONTROLr_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_BPCM_IDr_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_BPCM_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r_ENUM,
    BCM53570_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r_ENUM,
    BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_ENUM,
    BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr_ENUM,
    BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_ENUM,
    BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr_ENUM,
    BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr_ENUM,
    BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_ENUM,
    BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_ENUM,
    BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_1r_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_1r_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSCr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr_ENUM,
    BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_ENABLE_OVER_TEMPERATURE_RESETr_ENUM,
    BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_ENABLE_TEMPERATURE_INTERRUPT_SOURCESr_ENUM,
    BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_SPARE_0r_ENUM,
    BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_IDLE_TIMEr_ENUM,
    BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_TEMPERATUREr_ENUM,
    BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_THRESHOLDSr_ENUM,
    BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_MEASUREMENT_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_RESET_THRESHOLDr_ENUM,
    BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_TP_TMON_TEST_ENABLEr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_AVS_STATUS_INr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_AVS_STATUS_OUTr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_ASSISTr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFECr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_RMON_HZr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_RMON_VTr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SPARE_HIGHr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SPARE_LOWr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFECr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDSr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFECr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDSr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_START_AVS_CPUr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_VTRAP_STATUSr_ENUM,
    BCM53570_A0_AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr_ENUM,
    BCM53570_A0_BASE_TIME_FRACr_ENUM,
    BCM53570_A0_BASE_TIME_SECr_ENUM,
    BCM53570_A0_BCAST_BLOCK_MASK_HI_64r_ENUM,
    BCM53570_A0_BCAST_BLOCK_MASK_LO_64r_ENUM,
    BCM53570_A0_BKPMETERINGBUCKETr_ENUM,
    BCM53570_A0_BKPMETERINGCONFIGr_ENUM,
    BCM53570_A0_BKPMETERINGCONFIG_EXTr_ENUM,
    BCM53570_A0_BKPMETERINGDISCSTATUSr_ENUM,
    BCM53570_A0_BKPMETERINGDISCSTATUS_0r_ENUM,
    BCM53570_A0_BKPMETERINGDISCSTATUS_1r_ENUM,
    BCM53570_A0_BKPMETERINGDISCSTATUS_2r_ENUM,
    BCM53570_A0_BKPMETERINGSTATUSr_ENUM,
    BCM53570_A0_BKPMETERINGSTATUS_0r_ENUM,
    BCM53570_A0_BKPMETERINGSTATUS_1r_ENUM,
    BCM53570_A0_BKPMETERINGSTATUS_2r_ENUM,
    BCM53570_A0_BKP_DISC_PRIORITYr_ENUM,
    BCM53570_A0_CAPWAP_ENABLEr_ENUM,
    BCM53570_A0_CAPWAP_PAYLOAD_PARSING_CONTROLr_ENUM,
    BCM53570_A0_CBPCELLERRPTRr_ENUM,
    BCM53570_A0_CBPCELLHDRMEMDEBUGr_ENUM,
    BCM53570_A0_CBPCELLHDRPARITYERRPTRr_ENUM,
    BCM53570_A0_CBPCELLLINKMEMDEBUGr_ENUM,
    BCM53570_A0_CBPCELLLINKPARITYERRPTRr_ENUM,
    BCM53570_A0_CBPDATAMEMDEBUGr_ENUM,
    BCM53570_A0_CBPPKTHDRMEM0DEBUGr_ENUM,
    BCM53570_A0_CBPPKTHDRMEM1DEBUGr_ENUM,
    BCM53570_A0_CBPPKTHDRMEM2DEBUGr_ENUM,
    BCM53570_A0_CBPPKTHDRMEMDEBUGr_ENUM,
    BCM53570_A0_CBPPKTHDRMEMEXTDEBUGr_ENUM,
    BCM53570_A0_CBPPKTHDR_ERRPTRr_ENUM,
    BCM53570_A0_CBPPKTHDR_ERRPTR0r_ENUM,
    BCM53570_A0_CBPPKTHDR_ERRPTR1r_ENUM,
    BCM53570_A0_CBPPKTHDR_ERRPTR2r_ENUM,
    BCM53570_A0_CBPPKTHDR_ERRPTR3r_ENUM,
    BCM53570_A0_CBPPKTHDR_ERR_CLRr_ENUM,
    BCM53570_A0_CBPPKTHDR_ERR_VLDr_ENUM,
    BCM53570_A0_CCM_COPYTO_CPU_CONTROLr_ENUM,
    BCM53570_A0_CCM_INTERRUPT_CONTROLr_ENUM,
    BCM53570_A0_CCM_READ_CONTROLr_ENUM,
    BCM53570_A0_CCPMEMDEBUGr_ENUM,
    BCM53570_A0_CCPPARITYERRORPTRr_ENUM,
    BCM53570_A0_CFAPBANK_STKPTRr_ENUM,
    BCM53570_A0_CFAPCONFIGr_ENUM,
    BCM53570_A0_CFAPFULLTHRESHOLDr_ENUM,
    BCM53570_A0_CFAPMEMDEBUGr_ENUM,
    BCM53570_A0_CFAPPARITYERRORPTRr_ENUM,
    BCM53570_A0_CFAPREADPOINTERr_ENUM,
    BCM53570_A0_CFAP_ARBITER_RANDOM_SEEDr_ENUM,
    BCM53570_A0_CFAP_ARBITER_RANKERr_ENUM,
    BCM53570_A0_CFAP_BANK_PTR_MASKr_ENUM,
    BCM53570_A0_CFAP_DROP_CNTr_ENUM,
    BCM53570_A0_CFG_RAM_DBGCTRLr_ENUM,
    BCM53570_A0_CHIP_CONFIGr_ENUM,
    BCM53570_A0_CHIP_INDACC_CTLSTSr_ENUM,
    BCM53570_A0_CHIP_INDACC_RDATAr_ENUM,
    BCM53570_A0_CHIP_INDACC_WDATAr_ENUM,
    BCM53570_A0_CHIP_SBUS_CFGr_ENUM,
    BCM53570_A0_CHIP_SWRSTr_ENUM,
    BCM53570_A0_CHIP_TESTr_ENUM,
    BCM53570_A0_CHIP_UMACSPEEDr_ENUM,
    BCM53570_A0_CLMAC_CLEAR_ECC_STATUSr_ENUM,
    BCM53570_A0_CLMAC_CLEAR_FIFO_STATUSr_ENUM,
    BCM53570_A0_CLMAC_CLEAR_RX_LSS_STATUSr_ENUM,
    BCM53570_A0_CLMAC_CTRLr_ENUM,
    BCM53570_A0_CLMAC_E2ECC_DATA_HDRr_ENUM,
    BCM53570_A0_CLMAC_E2ECC_DATA_HDR_0r_ENUM,
    BCM53570_A0_CLMAC_E2ECC_DATA_HDR_1r_ENUM,
    BCM53570_A0_CLMAC_E2ECC_MODULE_HDRr_ENUM,
    BCM53570_A0_CLMAC_E2ECC_MODULE_HDR_0r_ENUM,
    BCM53570_A0_CLMAC_E2ECC_MODULE_HDR_1r_ENUM,
    BCM53570_A0_CLMAC_E2EFC_DATA_HDRr_ENUM,
    BCM53570_A0_CLMAC_E2EFC_DATA_HDR_0r_ENUM,
    BCM53570_A0_CLMAC_E2EFC_DATA_HDR_1r_ENUM,
    BCM53570_A0_CLMAC_E2EFC_MODULE_HDRr_ENUM,
    BCM53570_A0_CLMAC_E2EFC_MODULE_HDR_0r_ENUM,
    BCM53570_A0_CLMAC_E2EFC_MODULE_HDR_1r_ENUM,
    BCM53570_A0_CLMAC_E2E_CTRLr_ENUM,
    BCM53570_A0_CLMAC_ECC_CTRLr_ENUM,
    BCM53570_A0_CLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM,
    BCM53570_A0_CLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM,
    BCM53570_A0_CLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM,
    BCM53570_A0_CLMAC_EEE_CTRLr_ENUM,
    BCM53570_A0_CLMAC_EEE_TIMERSr_ENUM,
    BCM53570_A0_CLMAC_FIFO_STATUSr_ENUM,
    BCM53570_A0_CLMAC_GMII_EEE_CTRLr_ENUM,
    BCM53570_A0_CLMAC_HIGIG_HDRr_ENUM,
    BCM53570_A0_CLMAC_HIGIG_HDR_0r_ENUM,
    BCM53570_A0_CLMAC_HIGIG_HDR_1r_ENUM,
    BCM53570_A0_CLMAC_INTR_ENABLEr_ENUM,
    BCM53570_A0_CLMAC_INTR_STATUSr_ENUM,
    BCM53570_A0_CLMAC_LAG_FAILOVER_STATUSr_ENUM,
    BCM53570_A0_CLMAC_LLFC_CTRLr_ENUM,
    BCM53570_A0_CLMAC_MEM_CTRLr_ENUM,
    BCM53570_A0_CLMAC_MODEr_ENUM,
    BCM53570_A0_CLMAC_PAUSE_CTRLr_ENUM,
    BCM53570_A0_CLMAC_PFC_CTRLr_ENUM,
    BCM53570_A0_CLMAC_PFC_DAr_ENUM,
    BCM53570_A0_CLMAC_PFC_OPCODEr_ENUM,
    BCM53570_A0_CLMAC_PFC_TYPEr_ENUM,
    BCM53570_A0_CLMAC_RX_CDC_ECC_STATUSr_ENUM,
    BCM53570_A0_CLMAC_RX_CTRLr_ENUM,
    BCM53570_A0_CLMAC_RX_LLFC_MSG_FIELDSr_ENUM,
    BCM53570_A0_CLMAC_RX_LSS_CTRLr_ENUM,
    BCM53570_A0_CLMAC_RX_LSS_STATUSr_ENUM,
    BCM53570_A0_CLMAC_RX_MAC_SAr_ENUM,
    BCM53570_A0_CLMAC_RX_MAX_SIZEr_ENUM,
    BCM53570_A0_CLMAC_RX_TS_MEM_ECC_STATUSr_ENUM,
    BCM53570_A0_CLMAC_RX_VLAN_TAGr_ENUM,
    BCM53570_A0_CLMAC_SPAREr_ENUM,
    BCM53570_A0_CLMAC_SPARE0r_ENUM,
    BCM53570_A0_CLMAC_SPARE1r_ENUM,
    BCM53570_A0_CLMAC_TIMESTAMP_ADJUSTr_ENUM,
    BCM53570_A0_CLMAC_TIMESTAMP_BYTE_ADJUSTr_ENUM,
    BCM53570_A0_CLMAC_TXFIFO_CELL_CNTr_ENUM,
    BCM53570_A0_CLMAC_TXFIFO_CELL_REQ_CNTr_ENUM,
    BCM53570_A0_CLMAC_TX_CDC_ECC_STATUSr_ENUM,
    BCM53570_A0_CLMAC_TX_CRC_CORRUPT_CTRLr_ENUM,
    BCM53570_A0_CLMAC_TX_CTRLr_ENUM,
    BCM53570_A0_CLMAC_TX_LLFC_MSG_FIELDSr_ENUM,
    BCM53570_A0_CLMAC_TX_MAC_SAr_ENUM,
    BCM53570_A0_CLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM,
    BCM53570_A0_CLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM,
    BCM53570_A0_CLMAC_VERSION_IDr_ENUM,
    BCM53570_A0_CLMIB_R1023r_ENUM,
    BCM53570_A0_CLMIB_R127r_ENUM,
    BCM53570_A0_CLMIB_R1518r_ENUM,
    BCM53570_A0_CLMIB_R16383r_ENUM,
    BCM53570_A0_CLMIB_R2047r_ENUM,
    BCM53570_A0_CLMIB_R255r_ENUM,
    BCM53570_A0_CLMIB_R4095r_ENUM,
    BCM53570_A0_CLMIB_R511r_ENUM,
    BCM53570_A0_CLMIB_R64r_ENUM,
    BCM53570_A0_CLMIB_R9216r_ENUM,
    BCM53570_A0_CLMIB_RALNr_ENUM,
    BCM53570_A0_CLMIB_RBCAr_ENUM,
    BCM53570_A0_CLMIB_RBYTr_ENUM,
    BCM53570_A0_CLMIB_RDVLNr_ENUM,
    BCM53570_A0_CLMIB_RERPKTr_ENUM,
    BCM53570_A0_CLMIB_RFCRr_ENUM,
    BCM53570_A0_CLMIB_RFCSr_ENUM,
    BCM53570_A0_CLMIB_RFLRr_ENUM,
    BCM53570_A0_CLMIB_RFRGr_ENUM,
    BCM53570_A0_CLMIB_RJBRr_ENUM,
    BCM53570_A0_CLMIB_RMCAr_ENUM,
    BCM53570_A0_CLMIB_RMCRCr_ENUM,
    BCM53570_A0_CLMIB_RMGVr_ENUM,
    BCM53570_A0_CLMIB_RMTUEr_ENUM,
    BCM53570_A0_CLMIB_ROVRr_ENUM,
    BCM53570_A0_CLMIB_RPFCr_ENUM,
    BCM53570_A0_CLMIB_RPFC0r_ENUM,
    BCM53570_A0_CLMIB_RPFC1r_ENUM,
    BCM53570_A0_CLMIB_RPFC2r_ENUM,
    BCM53570_A0_CLMIB_RPFC3r_ENUM,
    BCM53570_A0_CLMIB_RPFC4r_ENUM,
    BCM53570_A0_CLMIB_RPFC5r_ENUM,
    BCM53570_A0_CLMIB_RPFC6r_ENUM,
    BCM53570_A0_CLMIB_RPFC7r_ENUM,
    BCM53570_A0_CLMIB_RPFCOFFr_ENUM,
    BCM53570_A0_CLMIB_RPFCOFF0r_ENUM,
    BCM53570_A0_CLMIB_RPFCOFF1r_ENUM,
    BCM53570_A0_CLMIB_RPFCOFF2r_ENUM,
    BCM53570_A0_CLMIB_RPFCOFF3r_ENUM,
    BCM53570_A0_CLMIB_RPFCOFF4r_ENUM,
    BCM53570_A0_CLMIB_RPFCOFF5r_ENUM,
    BCM53570_A0_CLMIB_RPFCOFF6r_ENUM,
    BCM53570_A0_CLMIB_RPFCOFF7r_ENUM,
    BCM53570_A0_CLMIB_RPKTr_ENUM,
    BCM53570_A0_CLMIB_RPOKr_ENUM,
    BCM53570_A0_CLMIB_RPRMr_ENUM,
    BCM53570_A0_CLMIB_RPROGr_ENUM,
    BCM53570_A0_CLMIB_RPROG0r_ENUM,
    BCM53570_A0_CLMIB_RPROG1r_ENUM,
    BCM53570_A0_CLMIB_RPROG2r_ENUM,
    BCM53570_A0_CLMIB_RPROG3r_ENUM,
    BCM53570_A0_CLMIB_RRBYTr_ENUM,
    BCM53570_A0_CLMIB_RRPKTr_ENUM,
    BCM53570_A0_CLMIB_RSCHCRCr_ENUM,
    BCM53570_A0_CLMIB_RTRFUr_ENUM,
    BCM53570_A0_CLMIB_RUCAr_ENUM,
    BCM53570_A0_CLMIB_RUNDr_ENUM,
    BCM53570_A0_CLMIB_RVLNr_ENUM,
    BCM53570_A0_CLMIB_RXCFr_ENUM,
    BCM53570_A0_CLMIB_RXPFr_ENUM,
    BCM53570_A0_CLMIB_RXPPr_ENUM,
    BCM53570_A0_CLMIB_RXUDAr_ENUM,
    BCM53570_A0_CLMIB_RXUOr_ENUM,
    BCM53570_A0_CLMIB_RXWSAr_ENUM,
    BCM53570_A0_CLMIB_RX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM53570_A0_CLMIB_RX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM53570_A0_CLMIB_RX_HCFC_COUNTERr_ENUM,
    BCM53570_A0_CLMIB_RX_HCFC_CRC_COUNTERr_ENUM,
    BCM53570_A0_CLMIB_RX_LLFC_CRC_COUNTERr_ENUM,
    BCM53570_A0_CLMIB_RX_LLFC_LOG_COUNTERr_ENUM,
    BCM53570_A0_CLMIB_RX_LLFC_PHY_COUNTERr_ENUM,
    BCM53570_A0_CLMIB_T1023r_ENUM,
    BCM53570_A0_CLMIB_T127r_ENUM,
    BCM53570_A0_CLMIB_T1518r_ENUM,
    BCM53570_A0_CLMIB_T16383r_ENUM,
    BCM53570_A0_CLMIB_T2047r_ENUM,
    BCM53570_A0_CLMIB_T255r_ENUM,
    BCM53570_A0_CLMIB_T4095r_ENUM,
    BCM53570_A0_CLMIB_T511r_ENUM,
    BCM53570_A0_CLMIB_T64r_ENUM,
    BCM53570_A0_CLMIB_T9216r_ENUM,
    BCM53570_A0_CLMIB_TBCAr_ENUM,
    BCM53570_A0_CLMIB_TBYTr_ENUM,
    BCM53570_A0_CLMIB_TDFRr_ENUM,
    BCM53570_A0_CLMIB_TDVLNr_ENUM,
    BCM53570_A0_CLMIB_TEDFr_ENUM,
    BCM53570_A0_CLMIB_TERRr_ENUM,
    BCM53570_A0_CLMIB_TFCSr_ENUM,
    BCM53570_A0_CLMIB_TFRGr_ENUM,
    BCM53570_A0_CLMIB_TJBRr_ENUM,
    BCM53570_A0_CLMIB_TLCLr_ENUM,
    BCM53570_A0_CLMIB_TMCAr_ENUM,
    BCM53570_A0_CLMIB_TMCLr_ENUM,
    BCM53570_A0_CLMIB_TMGVr_ENUM,
    BCM53570_A0_CLMIB_TNCLr_ENUM,
    BCM53570_A0_CLMIB_TOVRr_ENUM,
    BCM53570_A0_CLMIB_TPFCr_ENUM,
    BCM53570_A0_CLMIB_TPFC0r_ENUM,
    BCM53570_A0_CLMIB_TPFC1r_ENUM,
    BCM53570_A0_CLMIB_TPFC2r_ENUM,
    BCM53570_A0_CLMIB_TPFC3r_ENUM,
    BCM53570_A0_CLMIB_TPFC4r_ENUM,
    BCM53570_A0_CLMIB_TPFC5r_ENUM,
    BCM53570_A0_CLMIB_TPFC6r_ENUM,
    BCM53570_A0_CLMIB_TPFC7r_ENUM,
    BCM53570_A0_CLMIB_TPFCOFFr_ENUM,
    BCM53570_A0_CLMIB_TPFCOFF0r_ENUM,
    BCM53570_A0_CLMIB_TPFCOFF1r_ENUM,
    BCM53570_A0_CLMIB_TPFCOFF2r_ENUM,
    BCM53570_A0_CLMIB_TPFCOFF3r_ENUM,
    BCM53570_A0_CLMIB_TPFCOFF4r_ENUM,
    BCM53570_A0_CLMIB_TPFCOFF5r_ENUM,
    BCM53570_A0_CLMIB_TPFCOFF6r_ENUM,
    BCM53570_A0_CLMIB_TPFCOFF7r_ENUM,
    BCM53570_A0_CLMIB_TPKTr_ENUM,
    BCM53570_A0_CLMIB_TPOKr_ENUM,
    BCM53570_A0_CLMIB_TRPKTr_ENUM,
    BCM53570_A0_CLMIB_TSCLr_ENUM,
    BCM53570_A0_CLMIB_TSPAREr_ENUM,
    BCM53570_A0_CLMIB_TSPARE0r_ENUM,
    BCM53570_A0_CLMIB_TSPARE1r_ENUM,
    BCM53570_A0_CLMIB_TSPARE2r_ENUM,
    BCM53570_A0_CLMIB_TSPARE3r_ENUM,
    BCM53570_A0_CLMIB_TUCAr_ENUM,
    BCM53570_A0_CLMIB_TUFLr_ENUM,
    BCM53570_A0_CLMIB_TVLNr_ENUM,
    BCM53570_A0_CLMIB_TXCFr_ENUM,
    BCM53570_A0_CLMIB_TXCLr_ENUM,
    BCM53570_A0_CLMIB_TXPFr_ENUM,
    BCM53570_A0_CLMIB_TXPPr_ENUM,
    BCM53570_A0_CLMIB_TX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM53570_A0_CLMIB_TX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM53570_A0_CLMIB_TX_HCFC_COUNTERr_ENUM,
    BCM53570_A0_CLMIB_TX_LLFC_LOG_COUNTERr_ENUM,
    BCM53570_A0_CLMIB_XTHOLr_ENUM,
    BCM53570_A0_CLPORT_CNTMAXSIZEr_ENUM,
    BCM53570_A0_CLPORT_CONFIGr_ENUM,
    BCM53570_A0_CLPORT_ECC_CONTROLr_ENUM,
    BCM53570_A0_CLPORT_EEE_CLOCK_GATEr_ENUM,
    BCM53570_A0_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM,
    BCM53570_A0_CLPORT_EEE_COUNTER_MODEr_ENUM,
    BCM53570_A0_CLPORT_EEE_DURATION_TIMER_PULSEr_ENUM,
    BCM53570_A0_CLPORT_ENABLE_REGr_ENUM,
    BCM53570_A0_CLPORT_FAULT_LINK_STATUSr_ENUM,
    BCM53570_A0_CLPORT_FLOW_CONTROL_CONFIGr_ENUM,
    BCM53570_A0_CLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM,
    BCM53570_A0_CLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM,
    BCM53570_A0_CLPORT_GENERAL_SPARE1_REGr_ENUM,
    BCM53570_A0_CLPORT_GENERAL_SPARE2_REGr_ENUM,
    BCM53570_A0_CLPORT_GENERAL_SPARE3_REGr_ENUM,
    BCM53570_A0_CLPORT_GENERAL_SPARE_REGr_ENUM,
    BCM53570_A0_CLPORT_INTR_ENABLEr_ENUM,
    BCM53570_A0_CLPORT_INTR_STATUSr_ENUM,
    BCM53570_A0_CLPORT_LAG_FAILOVER_CONFIGr_ENUM,
    BCM53570_A0_CLPORT_LED_CHAIN_CONFIGr_ENUM,
    BCM53570_A0_CLPORT_LINKSTATUS_DOWNr_ENUM,
    BCM53570_A0_CLPORT_LINKSTATUS_DOWN_CLEARr_ENUM,
    BCM53570_A0_CLPORT_MAC_CONTROLr_ENUM,
    BCM53570_A0_CLPORT_MAC_RSV_MASKr_ENUM,
    BCM53570_A0_CLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr_ENUM,
    BCM53570_A0_CLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr_ENUM,
    BCM53570_A0_CLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr_ENUM,
    BCM53570_A0_CLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr_ENUM,
    BCM53570_A0_CLPORT_MIB_PROG_RANGE_CNTR_CONFIGr_ENUM,
    BCM53570_A0_CLPORT_MIB_RESETr_ENUM,
    BCM53570_A0_CLPORT_MIB_RSC0_ECC_STATUSr_ENUM,
    BCM53570_A0_CLPORT_MIB_RSC1_ECC_STATUSr_ENUM,
    BCM53570_A0_CLPORT_MIB_RSC_ECC_STATUSr_ENUM,
    BCM53570_A0_CLPORT_MIB_RSC_RAM_CONTROLr_ENUM,
    BCM53570_A0_CLPORT_MIB_TSC0_ECC_STATUSr_ENUM,
    BCM53570_A0_CLPORT_MIB_TSC1_ECC_STATUSr_ENUM,
    BCM53570_A0_CLPORT_MIB_TSC_ECC_STATUSr_ENUM,
    BCM53570_A0_CLPORT_MIB_TSC_RAM_CONTROLr_ENUM,
    BCM53570_A0_CLPORT_MODE_REGr_ENUM,
    BCM53570_A0_CLPORT_PMD_PLL_CTRL_CONFIGr_ENUM,
    BCM53570_A0_CLPORT_PM_VERSION_IDr_ENUM,
    BCM53570_A0_CLPORT_POWER_SAVEr_ENUM,
    BCM53570_A0_CLPORT_SBUS_CONTROLr_ENUM,
    BCM53570_A0_CLPORT_SGNDET_EARLYCRSr_ENUM,
    BCM53570_A0_CLPORT_SOFT_RESETr_ENUM,
    BCM53570_A0_CLPORT_SPARE0_REGr_ENUM,
    BCM53570_A0_CLPORT_SW_FLOW_CONTROLr_ENUM,
    BCM53570_A0_CLPORT_TSC_PLL_LOCK_STATUSr_ENUM,
    BCM53570_A0_CLPORT_TS_TIMER_31_0_REGr_ENUM,
    BCM53570_A0_CLPORT_TS_TIMER_47_32_REGr_ENUM,
    BCM53570_A0_CLPORT_WC_UCMEM_CTRLr_ENUM,
    BCM53570_A0_CLPORT_WC_UCMEM_DATAm_ENUM,
    BCM53570_A0_CLPORT_XGXS0_CTRL_REGr_ENUM,
    BCM53570_A0_CLPORT_XGXS0_LN0_STATUS0_REGr_ENUM,
    BCM53570_A0_CLPORT_XGXS0_LN1_STATUS0_REGr_ENUM,
    BCM53570_A0_CLPORT_XGXS0_LN2_STATUS0_REGr_ENUM,
    BCM53570_A0_CLPORT_XGXS0_LN3_STATUS0_REGr_ENUM,
    BCM53570_A0_CLPORT_XGXS0_STATUS0_REGr_ENUM,
    BCM53570_A0_CLPORT_XGXS_COUNTER_MODEr_ENUM,
    BCM53570_A0_CMICM_BSPI_B0_CNTRLr_ENUM,
    BCM53570_A0_CMICM_BSPI_B0_STATUSr_ENUM,
    BCM53570_A0_CMICM_BSPI_B1_CNTRLr_ENUM,
    BCM53570_A0_CMICM_BSPI_B1_STATUSr_ENUM,
    BCM53570_A0_CMICM_BSPI_BUSY_STATUSr_ENUM,
    BCM53570_A0_CMICM_BSPI_B_CNTRLr_ENUM,
    BCM53570_A0_CMICM_BSPI_B_STATUSr_ENUM,
    BCM53570_A0_CMICM_BSPI_INTR_STATUSr_ENUM,
    BCM53570_A0_CMICM_BSPI_MAST_N_BOOTr_ENUM,
    BCM53570_A0_CMICM_COMMON_CONFIGr_ENUM,
    BCM53570_A0_CMICM_REVIDr_ENUM,
    BCM53570_A0_CMICTXCOSMASKr_ENUM,
    BCM53570_A0_CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_ENUM,
    BCM53570_A0_CMIC_BS0_CLK_CTRLr_ENUM,
    BCM53570_A0_CMIC_BS0_CONFIGr_ENUM,
    BCM53570_A0_CMIC_BS0_HEARTBEAT_CTRLr_ENUM,
    BCM53570_A0_CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_ENUM,
    BCM53570_A0_CMIC_BS0_HEARTBEAT_UP_DURATIONr_ENUM,
    BCM53570_A0_CMIC_BS0_INITIAL_CRCr_ENUM,
    BCM53570_A0_CMIC_BS0_INPUT_TIME_0r_ENUM,
    BCM53570_A0_CMIC_BS0_INPUT_TIME_1r_ENUM,
    BCM53570_A0_CMIC_BS0_INPUT_TIME_2r_ENUM,
    BCM53570_A0_CMIC_BS0_OUTPUT_TIME_0r_ENUM,
    BCM53570_A0_CMIC_BS0_OUTPUT_TIME_1r_ENUM,
    BCM53570_A0_CMIC_BS0_OUTPUT_TIME_2r_ENUM,
    BCM53570_A0_CMIC_BS1_CLK_CTRLr_ENUM,
    BCM53570_A0_CMIC_BS1_CONFIGr_ENUM,
    BCM53570_A0_CMIC_BS1_HEARTBEAT_CTRLr_ENUM,
    BCM53570_A0_CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_ENUM,
    BCM53570_A0_CMIC_BS1_HEARTBEAT_UP_DURATIONr_ENUM,
    BCM53570_A0_CMIC_BS1_INITIAL_CRCr_ENUM,
    BCM53570_A0_CMIC_BS1_INPUT_TIME_0r_ENUM,
    BCM53570_A0_CMIC_BS1_INPUT_TIME_1r_ENUM,
    BCM53570_A0_CMIC_BS1_INPUT_TIME_2r_ENUM,
    BCM53570_A0_CMIC_BS1_OUTPUT_TIME_0r_ENUM,
    BCM53570_A0_CMIC_BS1_OUTPUT_TIME_1r_ENUM,
    BCM53570_A0_CMIC_BS1_OUTPUT_TIME_2r_ENUM,
    BCM53570_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM53570_A0_CMIC_CMC0_AXIIC_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_AXIIC_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_AXIIC_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC0_CCMDMA_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_CCMDMA_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_CCM_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC0_CCM_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_CH0_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_CH1_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_CH2_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_CH3_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC0_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_DESC0r_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_DESC1r_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_DESC2r_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_DESC3r_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC0_DMA_STAT_HIr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC0_FSCHAN_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_FSCHAN_DATA32r_ENUM,
    BCM53570_A0_CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM,
    BCM53570_A0_CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM,
    BCM53570_A0_CMIC_CMC0_FSCHAN_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC0_FSCHAN_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM53570_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_ENUM,
    BCM53570_A0_CMIC_CMC0_IRQ_STAT0r_ENUM,
    BCM53570_A0_CMIC_CMC0_IRQ_STAT1r_ENUM,
    BCM53570_A0_CMIC_CMC0_IRQ_STAT2r_ENUM,
    BCM53570_A0_CMIC_CMC0_IRQ_STAT3r_ENUM,
    BCM53570_A0_CMIC_CMC0_IRQ_STAT4r_ENUM,
    BCM53570_A0_CMIC_CMC0_IRQ_STAT5r_ENUM,
    BCM53570_A0_CMIC_CMC0_IRQ_STAT6r_ENUM,
    BCM53570_A0_CMIC_CMC0_MIIM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_MIIM_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC0_MIIM_PARAMr_ENUM,
    BCM53570_A0_CMIC_CMC0_MIIM_READ_DATAr_ENUM,
    BCM53570_A0_CMIC_CMC0_MIIM_STATr_ENUM,
    BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_CMC0_PCIE_MISCELr_ENUM,
    BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_TIMERr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_TIMERr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_TIMERr_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC0_SCHAN_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC0_SCHAN_ERRr_ENUM,
    BCM53570_A0_CMIC_CMC0_SCHAN_MESSAGEr_ENUM,
    BCM53570_A0_CMIC_CMC0_STATr_ENUM,
    BCM53570_A0_CMIC_CMC0_SW_INTR_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM53570_A0_CMIC_CMC1_AXIIC_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_AXIIC_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_AXIIC_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC1_CCMDMA_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_CCMDMA_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_CCM_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC1_CCM_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_CH0_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_CH1_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_CH2_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_CH3_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC1_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_DESC0r_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_DESC1r_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_DESC2r_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_DESC3r_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC1_DMA_STAT_HIr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC1_FSCHAN_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_FSCHAN_DATA32r_ENUM,
    BCM53570_A0_CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM,
    BCM53570_A0_CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM,
    BCM53570_A0_CMIC_CMC1_FSCHAN_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC1_FSCHAN_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM53570_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_ENUM,
    BCM53570_A0_CMIC_CMC1_IRQ_STAT0r_ENUM,
    BCM53570_A0_CMIC_CMC1_IRQ_STAT1r_ENUM,
    BCM53570_A0_CMIC_CMC1_IRQ_STAT2r_ENUM,
    BCM53570_A0_CMIC_CMC1_IRQ_STAT3r_ENUM,
    BCM53570_A0_CMIC_CMC1_IRQ_STAT4r_ENUM,
    BCM53570_A0_CMIC_CMC1_IRQ_STAT5r_ENUM,
    BCM53570_A0_CMIC_CMC1_IRQ_STAT6r_ENUM,
    BCM53570_A0_CMIC_CMC1_MIIM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_MIIM_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC1_MIIM_PARAMr_ENUM,
    BCM53570_A0_CMIC_CMC1_MIIM_READ_DATAr_ENUM,
    BCM53570_A0_CMIC_CMC1_MIIM_STATr_ENUM,
    BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_CMC1_PCIE_MISCELr_ENUM,
    BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_TIMERr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_TIMERr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_TIMERr_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC1_SCHAN_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC1_SCHAN_ERRr_ENUM,
    BCM53570_A0_CMIC_CMC1_SCHAN_MESSAGEr_ENUM,
    BCM53570_A0_CMIC_CMC1_STATr_ENUM,
    BCM53570_A0_CMIC_CMC1_SW_INTR_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM53570_A0_CMIC_CMC2_AXIIC_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_AXIIC_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_AXIIC_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC2_CCMDMA_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_CCMDMA_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_CCM_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC2_CCM_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_CH0_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_CH1_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_CH2_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_CH3_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC2_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_DESC0r_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_DESC1r_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_DESC2r_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_DESC3r_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC2_DMA_STAT_HIr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC2_FSCHAN_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_FSCHAN_DATA32r_ENUM,
    BCM53570_A0_CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM,
    BCM53570_A0_CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM,
    BCM53570_A0_CMIC_CMC2_FSCHAN_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC2_FSCHAN_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM,
    BCM53570_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_ENUM,
    BCM53570_A0_CMIC_CMC2_IRQ_STAT0r_ENUM,
    BCM53570_A0_CMIC_CMC2_IRQ_STAT1r_ENUM,
    BCM53570_A0_CMIC_CMC2_IRQ_STAT2r_ENUM,
    BCM53570_A0_CMIC_CMC2_IRQ_STAT3r_ENUM,
    BCM53570_A0_CMIC_CMC2_IRQ_STAT4r_ENUM,
    BCM53570_A0_CMIC_CMC2_IRQ_STAT5r_ENUM,
    BCM53570_A0_CMIC_CMC2_IRQ_STAT6r_ENUM,
    BCM53570_A0_CMIC_CMC2_MIIM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_MIIM_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC2_MIIM_PARAMr_ENUM,
    BCM53570_A0_CMIC_CMC2_MIIM_READ_DATAr_ENUM,
    BCM53570_A0_CMIC_CMC2_MIIM_STATr_ENUM,
    BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_CMC2_PCIE_MISCELr_ENUM,
    BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_TIMERr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_TIMERr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_TIMERr_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC2_SCHAN_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC2_SCHAN_ERRr_ENUM,
    BCM53570_A0_CMIC_CMC2_SCHAN_MESSAGEr_ENUM,
    BCM53570_A0_CMIC_CMC2_STATr_ENUM,
    BCM53570_A0_CMIC_CMC2_SW_INTR_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM,
    BCM53570_A0_CMIC_CMC_AXIIC_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC_AXIIC_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC_AXIIC_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC_CCMDMA_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC_CCMDMA_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC_CCM_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC_CCM_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC_COS_CTRL_RX_0r_ENUM,
    BCM53570_A0_CMIC_CMC_COS_CTRL_RX_1r_ENUM,
    BCM53570_A0_CMIC_CMC_DMA_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC_DMA_CURR_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC_DMA_DESCr_ENUM,
    BCM53570_A0_CMIC_CMC_DMA_DESC_HALT_ADDRr_ENUM,
    BCM53570_A0_CMIC_CMC_DMA_INTR_COALr_ENUM,
    BCM53570_A0_CMIC_CMC_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC_DMA_STAT_HIr_ENUM,
    BCM53570_A0_CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM,
    BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM,
    BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM,
    BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM,
    BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_STATr_ENUM,
    BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC_FSCHAN_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_FSCHAN_DATA32r_ENUM,
    BCM53570_A0_CMIC_CMC_FSCHAN_DATA64_HIr_ENUM,
    BCM53570_A0_CMIC_CMC_FSCHAN_DATA64_LOr_ENUM,
    BCM53570_A0_CMIC_CMC_FSCHAN_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC_FSCHAN_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC_HOSTMEM_ADDR_REMAPr_ENUM,
    BCM53570_A0_CMIC_CMC_IRQ_STAT0r_ENUM,
    BCM53570_A0_CMIC_CMC_IRQ_STAT1r_ENUM,
    BCM53570_A0_CMIC_CMC_IRQ_STAT2r_ENUM,
    BCM53570_A0_CMIC_CMC_IRQ_STAT3r_ENUM,
    BCM53570_A0_CMIC_CMC_IRQ_STAT4r_ENUM,
    BCM53570_A0_CMIC_CMC_IRQ_STAT5r_ENUM,
    BCM53570_A0_CMIC_CMC_IRQ_STAT6r_ENUM,
    BCM53570_A0_CMIC_CMC_MIIM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_MIIM_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC_MIIM_PARAMr_ENUM,
    BCM53570_A0_CMIC_CMC_MIIM_READ_DATAr_ENUM,
    BCM53570_A0_CMIC_CMC_MIIM_STATr_ENUM,
    BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_CMC_PCIE_MISCELr_ENUM,
    BCM53570_A0_CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC_PKT_COUNT_RXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC_PKT_COUNT_TXPKTr_ENUM,
    BCM53570_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC_RCPU_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_ITER_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_TIMERr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_ITER_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_TIMERr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_ITER_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_TIMERr_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM53570_A0_CMIC_CMC_SCHAN_CTRLr_ENUM,
    BCM53570_A0_CMIC_CMC_SCHAN_ERRr_ENUM,
    BCM53570_A0_CMIC_CMC_SCHAN_MESSAGEr_ENUM,
    BCM53570_A0_CMIC_CMC_STATr_ENUM,
    BCM53570_A0_CMIC_CMC_SW_INTR_CONFIGr_ENUM,
    BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_COMMON_BSPI_BIGENDIANr_ENUM,
    BCM53570_A0_CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM,
    BCM53570_A0_CMIC_COMMON_MIIM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_COMMON_MIIM_CTRLr_ENUM,
    BCM53570_A0_CMIC_COMMON_MIIM_PARAMr_ENUM,
    BCM53570_A0_CMIC_COMMON_MIIM_READ_DATAr_ENUM,
    BCM53570_A0_CMIC_COMMON_MIIM_STATr_ENUM,
    BCM53570_A0_CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM,
    BCM53570_A0_CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM,
    BCM53570_A0_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM,
    BCM53570_A0_CMIC_COMMON_SCHAN_CTRLr_ENUM,
    BCM53570_A0_CMIC_COMMON_SCHAN_ERRr_ENUM,
    BCM53570_A0_CMIC_COMMON_SCHAN_MESSAGEr_ENUM,
    BCM53570_A0_CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM,
    BCM53570_A0_CMIC_COMMON_STRAP_STATUS_0r_ENUM,
    BCM53570_A0_CMIC_COMMON_STRAP_STATUS_1r_ENUM,
    BCM53570_A0_CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM,
    BCM53570_A0_CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM,
    BCM53570_A0_CMIC_CPS_RESETr_ENUM,
    BCM53570_A0_CMIC_DEV_REV_IDr_ENUM,
    BCM53570_A0_CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM,
    BCM53570_A0_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM,
    BCM53570_A0_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM,
    BCM53570_A0_CMIC_FSCHAN_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_FSCHAN_DATA32r_ENUM,
    BCM53570_A0_CMIC_FSCHAN_DATA64_HIr_ENUM,
    BCM53570_A0_CMIC_FSCHAN_DATA64_LOr_ENUM,
    BCM53570_A0_CMIC_FSCHAN_OPCODEr_ENUM,
    BCM53570_A0_CMIC_FSCHAN_STATUSr_ENUM,
    BCM53570_A0_CMIC_FSRF_STBY_CONTROLr_ENUM,
    BCM53570_A0_CMIC_GP_AUX_SELr_ENUM,
    BCM53570_A0_CMIC_GP_DATA_INr_ENUM,
    BCM53570_A0_CMIC_GP_DATA_OUTr_ENUM,
    BCM53570_A0_CMIC_GP_INIT_VALr_ENUM,
    BCM53570_A0_CMIC_GP_INT_CLRr_ENUM,
    BCM53570_A0_CMIC_GP_INT_DEr_ENUM,
    BCM53570_A0_CMIC_GP_INT_EDGEr_ENUM,
    BCM53570_A0_CMIC_GP_INT_MSKr_ENUM,
    BCM53570_A0_CMIC_GP_INT_MSTATr_ENUM,
    BCM53570_A0_CMIC_GP_INT_STATr_ENUM,
    BCM53570_A0_CMIC_GP_INT_TYPEr_ENUM,
    BCM53570_A0_CMIC_GP_OUT_ENr_ENUM,
    BCM53570_A0_CMIC_GP_PAD_RESr_ENUM,
    BCM53570_A0_CMIC_GP_PRB_ENABLEr_ENUM,
    BCM53570_A0_CMIC_GP_PRB_OEr_ENUM,
    BCM53570_A0_CMIC_GP_RES_ENr_ENUM,
    BCM53570_A0_CMIC_GP_TEST_ENABLEr_ENUM,
    BCM53570_A0_CMIC_GP_TEST_INPUTr_ENUM,
    BCM53570_A0_CMIC_GP_TEST_OUTPUTr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_CONFIGr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM,
    BCM53570_A0_CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM,
    BCM53570_A0_CMIC_INTR_PKT_PACING_DELAYr_ENUM,
    BCM53570_A0_CMIC_LEDUP0_CLK_DIVr_ENUM,
    BCM53570_A0_CMIC_LEDUP0_CLK_PARAMSr_ENUM,
    BCM53570_A0_CMIC_LEDUP0_CTRLr_ENUM,
    BCM53570_A0_CMIC_LEDUP0_DATA_RAMr_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM53570_A0_CMIC_LEDUP0_PROGRAM_RAMr_ENUM,
    BCM53570_A0_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM53570_A0_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM,
    BCM53570_A0_CMIC_LEDUP0_STATUSr_ENUM,
    BCM53570_A0_CMIC_LEDUP0_TM_CONTROLr_ENUM,
    BCM53570_A0_CMIC_LEDUP1_CLK_DIVr_ENUM,
    BCM53570_A0_CMIC_LEDUP1_CLK_PARAMSr_ENUM,
    BCM53570_A0_CMIC_LEDUP1_CTRLr_ENUM,
    BCM53570_A0_CMIC_LEDUP1_DATA_RAMr_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM53570_A0_CMIC_LEDUP1_PROGRAM_RAMr_ENUM,
    BCM53570_A0_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM53570_A0_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM,
    BCM53570_A0_CMIC_LEDUP1_STATUSr_ENUM,
    BCM53570_A0_CMIC_LEDUP1_TM_CONTROLr_ENUM,
    BCM53570_A0_CMIC_LEDUP2_CLK_DIVr_ENUM,
    BCM53570_A0_CMIC_LEDUP2_CLK_PARAMSr_ENUM,
    BCM53570_A0_CMIC_LEDUP2_CTRLr_ENUM,
    BCM53570_A0_CMIC_LEDUP2_DATA_RAMr_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAPr_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r_ENUM,
    BCM53570_A0_CMIC_LEDUP2_PROGRAM_RAMr_ENUM,
    BCM53570_A0_CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM,
    BCM53570_A0_CMIC_LEDUP2_SCANOUT_COUNT_UPPERr_ENUM,
    BCM53570_A0_CMIC_LEDUP2_STATUSr_ENUM,
    BCM53570_A0_CMIC_LEDUP2_TM_CONTROLr_ENUM,
    BCM53570_A0_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_109_100r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_119_110r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_129_120r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_139_130r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_149_140r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_159_150r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_169_160r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_179_170r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_189_180r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_191_190r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_99_90r_ENUM,
    BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_CLR_SCAN_STATUSr_ENUM,
    BCM53570_A0_CMIC_MIIM_CONFIGr_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM,
    BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM,
    BCM53570_A0_CMIC_MIIM_INT_SEL_MAP_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_INT_SEL_MAP_1r_ENUM,
    BCM53570_A0_CMIC_MIIM_INT_SEL_MAP_2r_ENUM,
    BCM53570_A0_CMIC_MIIM_INT_SEL_MAP_3r_ENUM,
    BCM53570_A0_CMIC_MIIM_INT_SEL_MAP_4r_ENUM,
    BCM53570_A0_CMIC_MIIM_INT_SEL_MAP_5r_ENUM,
    BCM53570_A0_CMIC_MIIM_LINK_STATUS_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_LINK_STATUS_1r_ENUM,
    BCM53570_A0_CMIC_MIIM_LINK_STATUS_2r_ENUM,
    BCM53570_A0_CMIC_MIIM_LINK_STATUS_3r_ENUM,
    BCM53570_A0_CMIC_MIIM_LINK_STATUS_4r_ENUM,
    BCM53570_A0_CMIC_MIIM_LINK_STATUS_5r_ENUM,
    BCM53570_A0_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM,
    BCM53570_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM,
    BCM53570_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM,
    BCM53570_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_4r_ENUM,
    BCM53570_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_5r_ENUM,
    BCM53570_A0_CMIC_MIIM_PROTOCOL_MAP_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_PROTOCOL_MAP_1r_ENUM,
    BCM53570_A0_CMIC_MIIM_PROTOCOL_MAP_2r_ENUM,
    BCM53570_A0_CMIC_MIIM_PROTOCOL_MAP_3r_ENUM,
    BCM53570_A0_CMIC_MIIM_PROTOCOL_MAP_4r_ENUM,
    BCM53570_A0_CMIC_MIIM_PROTOCOL_MAP_5r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_STATUS_4r_ENUM,
    BCM53570_A0_CMIC_MIIM_RX_PAUSE_STATUS_5r_ENUM,
    BCM53570_A0_CMIC_MIIM_SCAN_CTRLr_ENUM,
    BCM53570_A0_CMIC_MIIM_SCAN_PORTS_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_SCAN_PORTS_1r_ENUM,
    BCM53570_A0_CMIC_MIIM_SCAN_PORTS_2r_ENUM,
    BCM53570_A0_CMIC_MIIM_SCAN_PORTS_3r_ENUM,
    BCM53570_A0_CMIC_MIIM_SCAN_PORTS_4r_ENUM,
    BCM53570_A0_CMIC_MIIM_SCAN_PORTS_5r_ENUM,
    BCM53570_A0_CMIC_MIIM_SCAN_STATUSr_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_STATUS_4r_ENUM,
    BCM53570_A0_CMIC_MIIM_TX_PAUSE_STATUS_5r_ENUM,
    BCM53570_A0_CMIC_MISC_CONTROLr_ENUM,
    BCM53570_A0_CMIC_MISC_STATUSr_ENUM,
    BCM53570_A0_CMIC_MMU_COSLC_COUNT_ADDRr_ENUM,
    BCM53570_A0_CMIC_MMU_COSLC_COUNT_DATAr_ENUM,
    BCM53570_A0_CMIC_OVERRIDE_STRAPr_ENUM,
    BCM53570_A0_CMIC_PCIE_CONFIGr_ENUM,
    BCM53570_A0_CMIC_PCIE_ERROR_STATUSr_ENUM,
    BCM53570_A0_CMIC_PCIE_ERROR_STATUS_CLRr_ENUM,
    BCM53570_A0_CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM,
    BCM53570_A0_CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM,
    BCM53570_A0_CMIC_PCIE_USERIF_STATUSr_ENUM,
    BCM53570_A0_CMIC_PCIE_USERIF_STATUS_CLRr_ENUM,
    BCM53570_A0_CMIC_PCIE_USERIF_STATUS_MASKr_ENUM,
    BCM53570_A0_CMIC_PCIE_USERIF_TIMEOUTr_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AR_ARB_MIr_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI0r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI1r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI2r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI3r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI4r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI5r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI6r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI7r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AW_ARB_MIr_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI0r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI1r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI2r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI3r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI4r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI5r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI6r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI7r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_CFG_REG_0r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_CFG_REG_1r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_CFG_REG_2r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_ID_REGr_ENUM,
    BCM53570_A0_CMIC_PIO_IC_ID_REG_0r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_ID_REG_1r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_ID_REG_2r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_ID_REG_3r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_PER_REGr_ENUM,
    BCM53570_A0_CMIC_PIO_IC_PER_REG_0r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_PER_REG_1r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_PER_REG_2r_ENUM,
    BCM53570_A0_CMIC_PIO_IC_PER_REG_3r_ENUM,
    BCM53570_A0_CMIC_PIO_MCS_ACCESS_PAGEr_ENUM,
    BCM53570_A0_CMIC_PKT_COSr_ENUM,
    BCM53570_A0_CMIC_PKT_COS_0r_ENUM,
    BCM53570_A0_CMIC_PKT_COS_1r_ENUM,
    BCM53570_A0_CMIC_PKT_COS_QUEUES_HIr_ENUM,
    BCM53570_A0_CMIC_PKT_COS_QUEUES_LOr_ENUM,
    BCM53570_A0_CMIC_PKT_COUNT_FROMCPUr_ENUM,
    BCM53570_A0_CMIC_PKT_COUNT_FROMCPU_MHr_ENUM,
    BCM53570_A0_CMIC_PKT_COUNT_INTRr_ENUM,
    BCM53570_A0_CMIC_PKT_COUNT_PIOr_ENUM,
    BCM53570_A0_CMIC_PKT_COUNT_PIO_REPLYr_ENUM,
    BCM53570_A0_CMIC_PKT_COUNT_SCHANr_ENUM,
    BCM53570_A0_CMIC_PKT_COUNT_SCHAN_REPr_ENUM,
    BCM53570_A0_CMIC_PKT_COUNT_TOCPUDr_ENUM,
    BCM53570_A0_CMIC_PKT_COUNT_TOCPUDMr_ENUM,
    BCM53570_A0_CMIC_PKT_COUNT_TOCPUEr_ENUM,
    BCM53570_A0_CMIC_PKT_COUNT_TOCPUEMr_ENUM,
    BCM53570_A0_CMIC_PKT_CTRLr_ENUM,
    BCM53570_A0_CMIC_PKT_ETHER_SIGr_ENUM,
    BCM53570_A0_CMIC_PKT_LMAC0_HIr_ENUM,
    BCM53570_A0_CMIC_PKT_LMAC0_LOr_ENUM,
    BCM53570_A0_CMIC_PKT_LMAC1_HIr_ENUM,
    BCM53570_A0_CMIC_PKT_LMAC1_LOr_ENUM,
    BCM53570_A0_CMIC_PKT_LMAC_HIr_ENUM,
    BCM53570_A0_CMIC_PKT_LMAC_LOr_ENUM,
    BCM53570_A0_CMIC_PKT_PORTS_0r_ENUM,
    BCM53570_A0_CMIC_PKT_PORTS_1r_ENUM,
    BCM53570_A0_CMIC_PKT_PORTS_2r_ENUM,
    BCM53570_A0_CMIC_PKT_PORTS_3r_ENUM,
    BCM53570_A0_CMIC_PKT_PORTS_4r_ENUM,
    BCM53570_A0_CMIC_PKT_PORTS_5r_ENUM,
    BCM53570_A0_CMIC_PKT_PORTS_6r_ENUM,
    BCM53570_A0_CMIC_PKT_PORTS_7r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM,
    BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM,
    BCM53570_A0_CMIC_PKT_REASON_0_TYPEr_ENUM,
    BCM53570_A0_CMIC_PKT_REASON_1_TYPEr_ENUM,
    BCM53570_A0_CMIC_PKT_REASON_2_TYPEr_ENUM,
    BCM53570_A0_CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM,
    BCM53570_A0_CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM,
    BCM53570_A0_CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM,
    BCM53570_A0_CMIC_PKT_REASON_MINI_0_TYPEr_ENUM,
    BCM53570_A0_CMIC_PKT_REASON_MINI_1_TYPEr_ENUM,
    BCM53570_A0_CMIC_PKT_REASON_MINI_2_TYPEr_ENUM,
    BCM53570_A0_CMIC_PKT_RMACr_ENUM,
    BCM53570_A0_CMIC_PKT_RMAC_HIr_ENUM,
    BCM53570_A0_CMIC_PKT_RMH0r_ENUM,
    BCM53570_A0_CMIC_PKT_RMH1r_ENUM,
    BCM53570_A0_CMIC_PKT_RMH2r_ENUM,
    BCM53570_A0_CMIC_PKT_RMH3r_ENUM,
    BCM53570_A0_CMIC_PKT_VLANr_ENUM,
    BCM53570_A0_CMIC_RATE_ADJUSTr_ENUM,
    BCM53570_A0_CMIC_RATE_ADJUST_INT_MDIOr_ENUM,
    BCM53570_A0_CMIC_RPE0_MAX_CELL_LIMITr_ENUM,
    BCM53570_A0_CMIC_RPE1_MAX_CELL_LIMITr_ENUM,
    BCM53570_A0_CMIC_RPE_DEBUGr_ENUM,
    BCM53570_A0_CMIC_RPE_IRQ_STAT0r_ENUM,
    BCM53570_A0_CMIC_RPE_IRQ_STAT1r_ENUM,
    BCM53570_A0_CMIC_RPE_IRQ_STAT2r_ENUM,
    BCM53570_A0_CMIC_RPE_IRQ_STAT3r_ENUM,
    BCM53570_A0_CMIC_RPE_IRQ_STAT4r_ENUM,
    BCM53570_A0_CMIC_RPE_IRQ_STAT5r_ENUM,
    BCM53570_A0_CMIC_RPE_IRQ_STAT6r_ENUM,
    BCM53570_A0_CMIC_RPE_MAX_CELL_LIMITr_ENUM,
    BCM53570_A0_CMIC_RPE_MIIM_ADDRESSr_ENUM,
    BCM53570_A0_CMIC_RPE_MIIM_CTRLr_ENUM,
    BCM53570_A0_CMIC_RPE_MIIM_PARAMr_ENUM,
    BCM53570_A0_CMIC_RPE_MIIM_READ_DATAr_ENUM,
    BCM53570_A0_CMIC_RPE_MIIM_STATr_ENUM,
    BCM53570_A0_CMIC_RPE_PCIE_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK1r_ENUM,
    BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK2r_ENUM,
    BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK3r_ENUM,
    BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK4r_ENUM,
    BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK5r_ENUM,
    BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK6r_ENUM,
    BCM53570_A0_CMIC_RPE_STATr_ENUM,
    BCM53570_A0_CMIC_RPE_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_RPE_SW_INTR_CONFIGr_ENUM,
    BCM53570_A0_CMIC_RPE_UC0_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_RPE_UC1_IRQ_MASK0r_ENUM,
    BCM53570_A0_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM,
    BCM53570_A0_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM,
    BCM53570_A0_CMIC_RXBUF_CONFIGr_ENUM,
    BCM53570_A0_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM53570_A0_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM,
    BCM53570_A0_CMIC_RXBUF_DATABUF_TMr_ENUM,
    BCM53570_A0_CMIC_RXBUF_DATABUF_TM_0r_ENUM,
    BCM53570_A0_CMIC_RXBUF_DATABUF_TM_1r_ENUM,
    BCM53570_A0_CMIC_RXBUF_DATABUF_TM_2r_ENUM,
    BCM53570_A0_CMIC_RXBUF_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_RXBUF_EP_BUF_DEPTHr_ENUM,
    BCM53570_A0_CMIC_RXBUF_EP_MAX_CREDr_ENUM,
    BCM53570_A0_CMIC_RXBUF_EP_RLS_CREDr_ENUM,
    BCM53570_A0_CMIC_RXBUF_STATBUF_TM_0r_ENUM,
    BCM53570_A0_CMIC_RXBUF_STATBUF_TM_1r_ENUM,
    BCM53570_A0_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM53570_A0_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAPr_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_0_7r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_104_111r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_112_119r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_120_127r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_16_23r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_24_31r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_32_39r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_40_47r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_48_55r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_56_63r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_64_71r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_72_79r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_80_87r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_88_95r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_8_15r_ENUM,
    BCM53570_A0_CMIC_SBUS_RING_MAP_96_103r_ENUM,
    BCM53570_A0_CMIC_SBUS_TIMEOUTr_ENUM,
    BCM53570_A0_CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM,
    BCM53570_A0_CMIC_SEMAPHOREr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_1r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_10r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_10_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_11r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_11_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_12r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_12_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_13r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_13_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_14r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_14_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_15r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_15_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_16r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_16_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_17r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_17_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_18r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_18_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_19r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_19_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_1_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_2r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_20r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_20_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_21r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_21_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_22r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_22_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_23r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_23_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_24r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_24_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_25r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_25_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_26r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_26_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_27r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_27_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_28r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_28_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_29r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_29_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_2_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_3r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_30r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_30_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_31r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_31_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_32r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_32_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_3_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_4r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_4_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_5r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_5_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_6r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_6_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_7r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_7_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_8r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_8_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_9r_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_9_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SEMAPHORE_SHADOWr_ENUM,
    BCM53570_A0_CMIC_SRAM_TM0_CONTROLr_ENUM,
    BCM53570_A0_CMIC_SRAM_TM1_CONTROLr_ENUM,
    BCM53570_A0_CMIC_SRAM_TM2_CONTROLr_ENUM,
    BCM53570_A0_CMIC_SRAM_TM3_CONTROLr_ENUM,
    BCM53570_A0_CMIC_SW_RSTr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER1BGLOADr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER1CONTROLr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER1INTCLRr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER1LOADr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER1MISr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER1RISr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER1VALUEr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER2BGLOADr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER2CONTROLr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER2INTCLRr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER2LOADr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER2MISr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER2RISr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMER2VALUEr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERBGLOADr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERCONTROLr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERITCRr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERITOPr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERINTCLRr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERLOADr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERMISr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERPCELLID0r_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERPCELLID1r_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERPCELLID2r_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERPCELLID3r_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERPERIPHID0r_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERPERIPHID1r_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERPERIPHID2r_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERPERIPHID3r_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERRISr_ENUM,
    BCM53570_A0_CMIC_TIM0_TIMERVALUEr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER1BGLOADr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER1CONTROLr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER1INTCLRr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER1LOADr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER1MISr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER1RISr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER1VALUEr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER2BGLOADr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER2CONTROLr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER2INTCLRr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER2LOADr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER2MISr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER2RISr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMER2VALUEr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERBGLOADr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERCONTROLr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERITCRr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERITOPr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERINTCLRr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERLOADr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERMISr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERPCELLID0r_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERPCELLID1r_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERPCELLID2r_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERPCELLID3r_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERPERIPHID0r_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERPERIPHID1r_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERPERIPHID2r_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERPERIPHID3r_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERRISr_ENUM,
    BCM53570_A0_CMIC_TIM1_TIMERVALUEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_CAPTURE_STATUS_1r_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_FIFO_STATUSr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_0_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_1_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_2_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_3_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_4_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_5_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_INTERRUPT_CLRr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_INTERRUPT_ENABLEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_INTERRUPT_STATUSr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TIME_CAPTURE_MODEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TMr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TS_COUNTER_ENABLEr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_ENUM,
    BCM53570_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_ENUM,
    BCM53570_A0_CMIC_TXBUF_CMC0_PKT_CNTr_ENUM,
    BCM53570_A0_CMIC_TXBUF_CMC1_PKT_CNTr_ENUM,
    BCM53570_A0_CMIC_TXBUF_CMC2_PKT_CNTr_ENUM,
    BCM53570_A0_CMIC_TXBUF_CMC_PKT_CNTr_ENUM,
    BCM53570_A0_CMIC_TXBUF_CONFIGr_ENUM,
    BCM53570_A0_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM,
    BCM53570_A0_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM,
    BCM53570_A0_CMIC_TXBUF_DATABUF_TM_0r_ENUM,
    BCM53570_A0_CMIC_TXBUF_DATABUF_TM_1r_ENUM,
    BCM53570_A0_CMIC_TXBUF_DEBUGr_ENUM,
    BCM53570_A0_CMIC_TXBUF_ECCERR_CONTROLr_ENUM,
    BCM53570_A0_CMIC_TXBUF_IP_BUF_DEPTHr_ENUM,
    BCM53570_A0_CMIC_TXBUF_IP_CREDr_ENUM,
    BCM53570_A0_CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM,
    BCM53570_A0_CMIC_TXBUF_MHDRBUF_TM_0r_ENUM,
    BCM53570_A0_CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM,
    BCM53570_A0_CMIC_TXBUF_RPE_PKT_CNTr_ENUM,
    BCM53570_A0_CMIC_TXBUF_STATr_ENUM,
    BCM53570_A0_CMIC_TXBUF_STAT_CLRr_ENUM,
    BCM53570_A0_CMIC_UC0_CONFIGr_ENUM,
    BCM53570_A0_CMIC_UC1_CONFIGr_ENUM,
    BCM53570_A0_CMIC_UC_CONFIGr_ENUM,
    BCM53570_A0_CNGCOSPKTLIMIT0r_ENUM,
    BCM53570_A0_CNGCOSPKTLIMIT0_QGROUPr_ENUM,
    BCM53570_A0_CNGCOSPKTLIMIT0_QLAYERr_ENUM,
    BCM53570_A0_CNGCOSPKTLIMIT1r_ENUM,
    BCM53570_A0_CNGCOSPKTLIMIT1_QGROUPr_ENUM,
    BCM53570_A0_CNGCOSPKTLIMIT1_QLAYERr_ENUM,
    BCM53570_A0_CNGDROPCOUNT0r_ENUM,
    BCM53570_A0_CNGDROPCOUNT1r_ENUM,
    BCM53570_A0_CNGPORTPKTLIMIT0r_ENUM,
    BCM53570_A0_CNGPORTPKTLIMIT1r_ENUM,
    BCM53570_A0_CNG_MAPm_ENUM,
    BCM53570_A0_COLOR_DROP_ENr_ENUM,
    BCM53570_A0_COLOR_DROP_EN_QGROUPr_ENUM,
    BCM53570_A0_COLOR_DROP_EN_QLAYERr_ENUM,
    BCM53570_A0_COMMAND_CONFIGr_ENUM,
    BCM53570_A0_COSLCCOUNTr_ENUM,
    BCM53570_A0_COSLCCOUNT_QGROUPr_ENUM,
    BCM53570_A0_COSPKTCOUNTr_ENUM,
    BCM53570_A0_COSPKTCOUNT_QGROUPr_ENUM,
    BCM53570_A0_COS_MAP_SELr_ENUM,
    BCM53570_A0_COS_QUEUEr_ENUM,
    BCM53570_A0_CPU_CONTROL_0r_ENUM,
    BCM53570_A0_CPU_CONTROL_1r_ENUM,
    BCM53570_A0_CPU_CONTROL_Mr_ENUM,
    BCM53570_A0_CPU_COS_CAM_BIST_CONFIGr_ENUM,
    BCM53570_A0_CPU_COS_CAM_BIST_DBG_DATAr_ENUM,
    BCM53570_A0_CPU_COS_CAM_BIST_STATUSr_ENUM,
    BCM53570_A0_CPU_COS_CAM_DBGCTRLr_ENUM,
    BCM53570_A0_CPU_COS_MAPm_ENUM,
    BCM53570_A0_CPU_COS_MAP_DATA_ONLYm_ENUM,
    BCM53570_A0_CPU_COS_MAP_ONLYm_ENUM,
    BCM53570_A0_CPU_TS_MAPm_ENUM,
    BCM53570_A0_CUSTOM_HEADER_MASKr_ENUM,
    BCM53570_A0_CUSTOM_HEADER_MATCHm_ENUM,
    BCM53570_A0_CUSTOM_HEADER_POLICY_TABLEm_ENUM,
    BCM53570_A0_CUSTOM_PACKET_HEADER_OVERRIDEr_ENUM,
    BCM53570_A0_CUT_THROUGH_ATTRIBUTEm_ENUM,
    BCM53570_A0_CUT_THROUGH_PRIORITYr_ENUM,
    BCM53570_A0_CYCLE_TIMEr_ENUM,
    BCM53570_A0_CYCLE_TIME_EXTENSIONr_ENUM,
    BCM53570_A0_DOS_CONTROLr_ENUM,
    BCM53570_A0_DOS_CONTROL_2r_ENUM,
    BCM53570_A0_DROP_CNT_ENr_ENUM,
    BCM53570_A0_DROP_CONTROL_0r_ENUM,
    BCM53570_A0_DSCP_CONTROLr_ENUM,
    BCM53570_A0_DSCP_TABLEm_ENUM,
    BCM53570_A0_DYNCELLCOUNTr_ENUM,
    BCM53570_A0_DYNCELLLIMITr_ENUM,
    BCM53570_A0_DYNPKTCNTPORTr_ENUM,
    BCM53570_A0_DYNRESETLIMPORTr_ENUM,
    BCM53570_A0_DYNXQCNTPORTr_ENUM,
    BCM53570_A0_E2ECC_COS_CELL_STATE_0r_ENUM,
    BCM53570_A0_E2ECC_COS_CELL_STATE_1r_ENUM,
    BCM53570_A0_E2ECC_COS_CELL_STATE_2r_ENUM,
    BCM53570_A0_E2ECC_COS_PKT_STATE_0r_ENUM,
    BCM53570_A0_E2ECC_COS_PKT_STATE_1r_ENUM,
    BCM53570_A0_E2ECC_COS_PKT_STATE_2r_ENUM,
    BCM53570_A0_E2ECC_COS_STATE_0r_ENUM,
    BCM53570_A0_E2ECC_COS_STATE_1r_ENUM,
    BCM53570_A0_E2ECC_COS_STATE_2r_ENUM,
    BCM53570_A0_E2ECC_HOL_ENr_ENUM,
    BCM53570_A0_E2ECC_MAX_TX_TIMERr_ENUM,
    BCM53570_A0_E2ECC_MIN_TX_TIMERr_ENUM,
    BCM53570_A0_E2ECC_MODEr_ENUM,
    BCM53570_A0_E2ECC_PORT_CELL_STATEr_ENUM,
    BCM53570_A0_E2ECC_PORT_CELL_STATE_0r_ENUM,
    BCM53570_A0_E2ECC_PORT_CELL_STATE_1r_ENUM,
    BCM53570_A0_E2ECC_PORT_CELL_STATE_2r_ENUM,
    BCM53570_A0_E2ECC_PORT_CONFIGr_ENUM,
    BCM53570_A0_E2ECC_PORT_PKT_STATEr_ENUM,
    BCM53570_A0_E2ECC_PORT_PKT_STATE_0r_ENUM,
    BCM53570_A0_E2ECC_PORT_PKT_STATE_1r_ENUM,
    BCM53570_A0_E2ECC_PORT_PKT_STATE_2r_ENUM,
    BCM53570_A0_E2ECC_TX_ENABLE_BMPr_ENUM,
    BCM53570_A0_E2ECC_TX_PORTS_NUMr_ENUM,
    BCM53570_A0_E2EFC_CNT_ATTRr_ENUM,
    BCM53570_A0_E2EFC_CNT_DISC_LIMITr_ENUM,
    BCM53570_A0_E2EFC_CNT_RESET_LIMITr_ENUM,
    BCM53570_A0_E2EFC_CNT_SET_LIMITr_ENUM,
    BCM53570_A0_E2EFC_CNT_VALr_ENUM,
    BCM53570_A0_E2EFC_CONFIGr_ENUM,
    BCM53570_A0_E2EFC_HG_MAX_TX_TIMERr_ENUM,
    BCM53570_A0_E2EFC_HG_MIN_TX_TIMERr_ENUM,
    BCM53570_A0_E2EFC_IBP_ENr_ENUM,
    BCM53570_A0_E2EFC_IBP_HG_RMODr_ENUM,
    BCM53570_A0_E2EFC_MEM_TMr_ENUM,
    BCM53570_A0_E2EFC_PARITYERRORPTRr_ENUM,
    BCM53570_A0_E2EFC_RMOD_CFGr_ENUM,
    BCM53570_A0_E2EFC_RX_CNTr_ENUM,
    BCM53570_A0_E2EFC_RX_RMODIDr_ENUM,
    BCM53570_A0_E2EFC_RX_RMODID_0r_ENUM,
    BCM53570_A0_E2EFC_RX_RMODID_1r_ENUM,
    BCM53570_A0_E2EFC_RX_RMT_IBP0r_ENUM,
    BCM53570_A0_E2EFC_RX_RMT_IBP1r_ENUM,
    BCM53570_A0_E2EFC_RX_RMT_TIMEOUTr_ENUM,
    BCM53570_A0_E2EFC_TX_CNTr_ENUM,
    BCM53570_A0_E2EFC_TX_RMODIDr_ENUM,
    BCM53570_A0_E2EFC_TX_RMODID_0r_ENUM,
    BCM53570_A0_E2EFC_TX_RMODID_1r_ENUM,
    BCM53570_A0_E2EFC_TX_RMT_DISC0r_ENUM,
    BCM53570_A0_E2EFC_TX_RMT_DISC1r_ENUM,
    BCM53570_A0_E2EFC_TX_RMT_IBP0r_ENUM,
    BCM53570_A0_E2EFC_TX_RMT_IBP1r_ENUM,
    BCM53570_A0_E2E_DROP_COUNTr_ENUM,
    BCM53570_A0_E2E_HOL_RX_DA_LSr_ENUM,
    BCM53570_A0_E2E_HOL_RX_DA_MSr_ENUM,
    BCM53570_A0_E2E_HOL_RX_LENGTH_TYPEr_ENUM,
    BCM53570_A0_E2E_HOL_RX_OPCODEr_ENUM,
    BCM53570_A0_E2E_IBP_RX_DA_LSr_ENUM,
    BCM53570_A0_E2E_IBP_RX_DA_MSr_ENUM,
    BCM53570_A0_E2E_IBP_RX_LENGTH_TYPEr_ENUM,
    BCM53570_A0_E2E_IBP_RX_OPCODEr_ENUM,
    BCM53570_A0_EARLY_DYNCELLLIMITr_ENUM,
    BCM53570_A0_EARLY_HOLCOSCELLMAXLIMITr_ENUM,
    BCM53570_A0_EAVBUCKETCONFIG_EXTr_ENUM,
    BCM53570_A0_EAVBUCKETCONFIG_EXT_QGROUPr_ENUM,
    BCM53570_A0_EAVBUCKETCONFIG_EXT_QLAYERr_ENUM,
    BCM53570_A0_ECN_CONTROLr_ENUM,
    BCM53570_A0_EEE_BB_ENABLE_0r_ENUM,
    BCM53570_A0_EEE_BB_ENABLE_1r_ENUM,
    BCM53570_A0_EEE_BB_ENABLE_2r_ENUM,
    BCM53570_A0_EEE_BB_TX_N_0r_ENUM,
    BCM53570_A0_EEE_BB_TX_N_1r_ENUM,
    BCM53570_A0_EEE_BB_TX_N_2r_ENUM,
    BCM53570_A0_EEE_GLOBAL_BUF_THRESHr_ENUM,
    BCM53570_A0_EEE_LIMIT_STATE_0r_ENUM,
    BCM53570_A0_EEE_LIMIT_STATE_1r_ENUM,
    BCM53570_A0_EEE_LIMIT_STATE_2r_ENUM,
    BCM53570_A0_EEE_LPI_STATE_0r_ENUM,
    BCM53570_A0_EEE_LPI_STATE_1r_ENUM,
    BCM53570_A0_EEE_LPI_STATE_2r_ENUM,
    BCM53570_A0_EEE_MAX_PKT_LATr_ENUM,
    BCM53570_A0_EEE_MAX_PKT_LAT_0r_ENUM,
    BCM53570_A0_EEE_MAX_PKT_LAT_1r_ENUM,
    BCM53570_A0_EEE_MAX_PKT_LAT_2r_ENUM,
    BCM53570_A0_EEE_MAX_PKT_LAT_3r_ENUM,
    BCM53570_A0_EEE_PKT_TIMER_0r_ENUM,
    BCM53570_A0_EEE_PROFILE_SELr_ENUM,
    BCM53570_A0_EEE_PROFILE_SEL_QLAYERr_ENUM,
    BCM53570_A0_EEE_QUEUE_THRESHr_ENUM,
    BCM53570_A0_EEE_QUEUE_THRESH_0r_ENUM,
    BCM53570_A0_EEE_QUEUE_THRESH_1r_ENUM,
    BCM53570_A0_EEE_QUEUE_THRESH_2r_ENUM,
    BCM53570_A0_EEE_QUEUE_THRESH_3r_ENUM,
    BCM53570_A0_EFP_CAM_BIST_CONFIGr_ENUM,
    BCM53570_A0_EFP_CAM_BIST_CONTROLr_ENUM,
    BCM53570_A0_EFP_CAM_BIST_DBG_DATAr_ENUM,
    BCM53570_A0_EFP_CAM_BIST_STATUSr_ENUM,
    BCM53570_A0_EFP_COUNTER_TABLEm_ENUM,
    BCM53570_A0_EFP_COUNTER_TABLE_PARITY_STATUSr_ENUM,
    BCM53570_A0_EFP_KEY4_MDL_SELECTORr_ENUM,
    BCM53570_A0_EFP_METER_CONTROLr_ENUM,
    BCM53570_A0_EFP_METER_CONTROL_2r_ENUM,
    BCM53570_A0_EFP_METER_TABLEm_ENUM,
    BCM53570_A0_EFP_METER_TABLE_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EFP_METER_TABLE_PARITY_STATUSr_ENUM,
    BCM53570_A0_EFP_POLICY_TABLEm_ENUM,
    BCM53570_A0_EFP_POLICY_TABLE_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EFP_POLICY_TABLE_PARITY_STATUSr_ENUM,
    BCM53570_A0_EFP_RAM_CONTROL_1r_ENUM,
    BCM53570_A0_EFP_RAM_CONTROL_2r_ENUM,
    BCM53570_A0_EFP_RAM_CONTROL_3r_ENUM,
    BCM53570_A0_EFP_RAM_CONTROL_4r_ENUM,
    BCM53570_A0_EFP_RAM_CONTROL_5r_ENUM,
    BCM53570_A0_EFP_RAM_CONTROL_6r_ENUM,
    BCM53570_A0_EFP_RAM_CONTROL_7r_ENUM,
    BCM53570_A0_EFP_SLICE_CONTROLr_ENUM,
    BCM53570_A0_EFP_SLICE_MAPr_ENUM,
    BCM53570_A0_EFP_TCAMm_ENUM,
    BCM53570_A0_EFP_TSN_CONTROLr_ENUM,
    BCM53570_A0_EGRDROPPKTCOUNT_COSr_ENUM,
    BCM53570_A0_EGRESSCELLREQUESTCOUNTr_ENUM,
    BCM53570_A0_EGRESSCELLREQUESTCOUNT_PREEMPTr_ENUM,
    BCM53570_A0_EGRMETERINGBUCKETr_ENUM,
    BCM53570_A0_EGRMETERINGCONFIGr_ENUM,
    BCM53570_A0_EGRTXPKTCTRr_ENUM,
    BCM53570_A0_EGRTXPKTCTRCONFIGr_ENUM,
    BCM53570_A0_EGR_1588_CLOCK_ADDRESSr_ENUM,
    BCM53570_A0_EGR_1588_EGRESS_CTRLr_ENUM,
    BCM53570_A0_EGR_1588_INGRESS_CTRLr_ENUM,
    BCM53570_A0_EGR_1588_LINK_DELAYr_ENUM,
    BCM53570_A0_EGR_1588_PARSING_CONTROLr_ENUM,
    BCM53570_A0_EGR_1588_SAm_ENUM,
    BCM53570_A0_EGR_1588_TIMER_DEBUGr_ENUM,
    BCM53570_A0_EGR_1588_TIMER_VALUEr_ENUM,
    BCM53570_A0_EGR_CL_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_CM_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_CONFIGr_ENUM,
    BCM53570_A0_EGR_CONFIG_1r_ENUM,
    BCM53570_A0_EGR_COUNTER_CONTROLr_ENUM,
    BCM53570_A0_EGR_DBGr_ENUM,
    BCM53570_A0_EGR_DROP_VECTORr_ENUM,
    BCM53570_A0_EGR_DSCP_ECN_MAPm_ENUM,
    BCM53570_A0_EGR_DSCP_TABLEm_ENUM,
    BCM53570_A0_EGR_ECN_COUNTERm_ENUM,
    BCM53570_A0_EGR_ECN_COUNTER_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_EDATABUF_PARITY_CONTROL_64r_ENUM,
    BCM53570_A0_EGR_EDATABUF_RAM_CONTROL0_64r_ENUM,
    BCM53570_A0_EGR_EDATABUF_RAM_CONTROL1_64r_ENUM,
    BCM53570_A0_EGR_EDATABUF_RAM_CONTROL2_64r_ENUM,
    BCM53570_A0_EGR_EDB_MISC_CTRLr_ENUM,
    BCM53570_A0_EGR_EDB_XMIT_CTRLm_ENUM,
    BCM53570_A0_EGR_EHCPM_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_EHCPM_RAM_CONTROLr_ENUM,
    BCM53570_A0_EGR_EM_MTP_INDEXm_ENUM,
    BCM53570_A0_EGR_ENABLEm_ENUM,
    BCM53570_A0_EGR_EPMOD_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_EPMOD_RAM_CONTROLr_ENUM,
    BCM53570_A0_EGR_ETAG_PCP_DE_MAPPING_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_ETAG_PCP_DE_MAPPING_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_ETAG_PCP_MAPPINGm_ENUM,
    BCM53570_A0_EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM,
    BCM53570_A0_EGR_FRAGMENT_ID_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_FRAGMENT_ID_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_FRAGMENT_ID_TABLEm_ENUM,
    BCM53570_A0_EGR_GE0_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_GE1_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_GE2_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_GE3_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_GE4_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_GE5_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_GE6_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_GE_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_GPP_ATTRIBUTESm_ENUM,
    BCM53570_A0_EGR_GPP_ATTRIBUTES_MODBASEm_ENUM,
    BCM53570_A0_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_GPP_ATTRIBUTES_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_HEADER_ENCAP_DATAm_ENUM,
    BCM53570_A0_EGR_HEADER_ENCAP_DATA_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_HEADER_ENCAP_DATA_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_HW_RESET_CONTROL_0r_ENUM,
    BCM53570_A0_EGR_HW_RESET_CONTROL_1r_ENUM,
    BCM53570_A0_EGR_IM_MTP_INDEXm_ENUM,
    BCM53570_A0_EGR_INGRESS_PORT_TPID_SELECTr_ENUM,
    BCM53570_A0_EGR_INITBUF_ECC_CONTROLr_ENUM,
    BCM53570_A0_EGR_INITBUF_ECC_STATUS_DBEr_ENUM,
    BCM53570_A0_EGR_INITBUF_ECC_STATUS_SBEr_ENUM,
    BCM53570_A0_EGR_INTR_ENABLE_64r_ENUM,
    BCM53570_A0_EGR_INTR_STATUS_64r_ENUM,
    BCM53570_A0_EGR_INT_CN_TO_IP_MAPPINGm_ENUM,
    BCM53570_A0_EGR_INT_CN_UPDATEm_ENUM,
    BCM53570_A0_EGR_IPMC_CFG2r_ENUM,
    BCM53570_A0_EGR_IP_TUNNELm_ENUM,
    BCM53570_A0_EGR_IP_TUNNEL_IPV6m_ENUM,
    BCM53570_A0_EGR_IP_TUNNEL_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_IP_TUNNEL_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_L3_INTFm_ENUM,
    BCM53570_A0_EGR_L3_INTF_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_L3_INTF_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_L3_NEXT_HOPm_ENUM,
    BCM53570_A0_EGR_L3_NEXT_HOP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_L3_NEXT_HOP_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_LINK_LOCAL_MAC_ADDRESSm_ENUM,
    BCM53570_A0_EGR_LOGIC_TO_PHYS_MAPr_ENUM,
    BCM53570_A0_EGR_MAC_DA_PROFILEm_ENUM,
    BCM53570_A0_EGR_MAP_MH_PRIr_ENUM,
    BCM53570_A0_EGR_MAP_MH_PRI0r_ENUM,
    BCM53570_A0_EGR_MAP_MH_PRI1r_ENUM,
    BCM53570_A0_EGR_MASKm_ENUM,
    BCM53570_A0_EGR_MASK_MODBASEm_ENUM,
    BCM53570_A0_EGR_MASK_MODBASE_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_MASK_MODBASE_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_MASK_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_MASK_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_MAX_USED_ENTRIESm_ENUM,
    BCM53570_A0_EGR_MC_CONTROL_1r_ENUM,
    BCM53570_A0_EGR_MC_CONTROL_2r_ENUM,
    BCM53570_A0_EGR_MFRAME_COUNTERm_ENUM,
    BCM53570_A0_EGR_MFRAME_COUNTER_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_MIML_ETHERTYPEr_ENUM,
    BCM53570_A0_EGR_MIRROR_ENCAP_CONTROLm_ENUM,
    BCM53570_A0_EGR_MIRROR_ENCAP_DATA_1m_ENUM,
    BCM53570_A0_EGR_MIRROR_ENCAP_DATA_1_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_MIRROR_ENCAP_DATA_2m_ENUM,
    BCM53570_A0_EGR_MISC_INTR_STATUSr_ENUM,
    BCM53570_A0_EGR_MMU_REQUESTSm_ENUM,
    BCM53570_A0_EGR_MODMAP_CTRLr_ENUM,
    BCM53570_A0_EGR_MOD_MAP_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_MOD_MAP_TABLEm_ENUM,
    BCM53570_A0_EGR_MPLS_PRI_MAPPINGm_ENUM,
    BCM53570_A0_EGR_MTUr_ENUM,
    BCM53570_A0_EGR_MTU_CHECKm_ENUM,
    BCM53570_A0_EGR_MTU_CHECK_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_MTU_CHECK_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_MTU_PROFILEm_ENUM,
    BCM53570_A0_EGR_NIV_CONFIGr_ENUM,
    BCM53570_A0_EGR_NIV_ETHERTYPEr_ENUM,
    BCM53570_A0_EGR_NIV_ETHERTYPE_2r_ENUM,
    BCM53570_A0_EGR_OAM_MAC_ADDRESSm_ENUM,
    BCM53570_A0_EGR_OUTER_TPIDr_ENUM,
    BCM53570_A0_EGR_OUTER_TPID_0r_ENUM,
    BCM53570_A0_EGR_OUTER_TPID_1r_ENUM,
    BCM53570_A0_EGR_OUTER_TPID_2r_ENUM,
    BCM53570_A0_EGR_OUTER_TPID_3r_ENUM,
    BCM53570_A0_EGR_PERQ_XMT_COUNTERSm_ENUM,
    BCM53570_A0_EGR_PERQ_XMT_COUNTERS_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_PER_Q_ECN_MARKEDm_ENUM,
    BCM53570_A0_EGR_PER_Q_ECN_MARKED_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_PE_ETHERTYPEr_ENUM,
    BCM53570_A0_EGR_PE_ETHERTYPE_2r_ENUM,
    BCM53570_A0_EGR_PFC_CONTROLm_ENUM,
    BCM53570_A0_EGR_PKT_MODS_CONTROLr_ENUM,
    BCM53570_A0_EGR_PORT_1r_ENUM,
    BCM53570_A0_EGR_PORT_64r_ENUM,
    BCM53570_A0_EGR_PORT_BUFFER_CLK_SHUTDOWNr_ENUM,
    BCM53570_A0_EGR_PORT_CREDIT_RESETm_ENUM,
    BCM53570_A0_EGR_PORT_REQUESTSm_ENUM,
    BCM53570_A0_EGR_PRI_CNG_MAPm_ENUM,
    BCM53570_A0_EGR_PVLAN_EPORT_CONTROLr_ENUM,
    BCM53570_A0_EGR_Q_BEGINr_ENUM,
    BCM53570_A0_EGR_Q_ENDr_ENUM,
    BCM53570_A0_EGR_RESI0_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_RESI23_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_RESI_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_SF_SRC_MODID_CHECKr_ENUM,
    BCM53570_A0_EGR_SHAPING_CONTROLr_ENUM,
    BCM53570_A0_EGR_SOURCE_PORT_IDENTITY_MASKr_ENUM,
    BCM53570_A0_EGR_SR_ETHERTYPESm_ENUM,
    BCM53570_A0_EGR_SR_FLOW_COUNT_POOL0m_ENUM,
    BCM53570_A0_EGR_SR_FLOW_COUNT_POOL0_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_SR_FLOW_COUNT_POOL1m_ENUM,
    BCM53570_A0_EGR_SR_FLOW_COUNT_POOL1_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_SR_FLOW_COUNT_POOL_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_STATS_COUNTER_TABLE_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_STU_CHECKm_ENUM,
    BCM53570_A0_EGR_STU_CHECK_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_STU_CHECK_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_STU_PROFILEm_ENUM,
    BCM53570_A0_EGR_SYS_RSVD_VIDr_ENUM,
    BCM53570_A0_EGR_TDM_PORT_MAPm_ENUM,
    BCM53570_A0_EGR_TUNNEL_ID_MASKr_ENUM,
    BCM53570_A0_EGR_VLANm_ENUM,
    BCM53570_A0_EGR_VLAN_CONTROL_1r_ENUM,
    BCM53570_A0_EGR_VLAN_CONTROL_2r_ENUM,
    BCM53570_A0_EGR_VLAN_CONTROL_3r_ENUM,
    BCM53570_A0_EGR_VLAN_COUNTER_PRI_COS_MAPm_ENUM,
    BCM53570_A0_EGR_VLAN_COUNTER_TABLEm_ENUM,
    BCM53570_A0_EGR_VLAN_COUNTER_TABLE_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_VLAN_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_VLAN_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_VLAN_STGm_ENUM,
    BCM53570_A0_EGR_VLAN_STG_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_VLAN_STG_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_VLAN_TAG_ACTION_PROFILEm_ENUM,
    BCM53570_A0_EGR_VLAN_XLATEm_ENUM,
    BCM53570_A0_EGR_VLAN_XLATE_HASH_CONTROLr_ENUM,
    BCM53570_A0_EGR_VLAN_XLATE_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_VLAN_XLATE_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_VLAN_XLATE_PARITY_STATUS_0r_ENUM,
    BCM53570_A0_EGR_VLAN_XLATE_PARITY_STATUS_1r_ENUM,
    BCM53570_A0_EGR_VXLAN_CONTROLr_ENUM,
    BCM53570_A0_EGR_VXLAN_HEADERm_ENUM,
    BCM53570_A0_EGR_VXLAN_HEADER_PARITY_CONTROLr_ENUM,
    BCM53570_A0_EGR_VXLAN_HEADER_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL0_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL10_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL11_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL12_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL13_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL1_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL2_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL3_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL4_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL5_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL6_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL7_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL8_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL9_PARITY_STATUSr_ENUM,
    BCM53570_A0_EGR_XL_PARITY_STATUSr_ENUM,
    BCM53570_A0_EL3_RAM_CONTROL_64r_ENUM,
    BCM53570_A0_EMIRROR_CONTROL1_HIr_ENUM,
    BCM53570_A0_EMIRROR_CONTROL1_LOr_ENUM,
    BCM53570_A0_EMIRROR_CONTROL_HI_64r_ENUM,
    BCM53570_A0_EMIRROR_CONTROL_LO_64r_ENUM,
    BCM53570_A0_EM_MTP_INDEXm_ENUM,
    BCM53570_A0_EPC_LINK_BMAP_HI_64r_ENUM,
    BCM53570_A0_EPC_LINK_BMAP_LO_64r_ENUM,
    BCM53570_A0_ERROR_CCM_DEFECT_STATUSr_ENUM,
    BCM53570_A0_ETAG_MULTICAST_RANGEr_ENUM,
    BCM53570_A0_EVXLT_RAM_CONTROL_1_64r_ENUM,
    BCM53570_A0_EVXLT_RAM_CONTROL_2_64r_ENUM,
    BCM53570_A0_EVXLT_RAM_CONTROL_3_64r_ENUM,
    BCM53570_A0_EXP_FRAGMENT_CNTr_ENUM,
    BCM53570_A0_FLEXIBLE_IPV6_EXT_HDRr_ENUM,
    BCM53570_A0_FLUSH_CONTROLr_ENUM,
    BCM53570_A0_FP_CAM_BIST_ENABLE_LOWERr_ENUM,
    BCM53570_A0_FP_CAM_BIST_ENABLE_UPPERr_ENUM,
    BCM53570_A0_FP_CAM_BIST_STATUSr_ENUM,
    BCM53570_A0_FP_CAM_CONTROL_0_SLICE_11_0r_ENUM,
    BCM53570_A0_FP_CAM_CONTROL_1_SLICE_11_0r_ENUM,
    BCM53570_A0_FP_CAM_CONTROL_2_SLICE_11_0r_ENUM,
    BCM53570_A0_FP_CAM_DEBUG_CONTROLr_ENUM,
    BCM53570_A0_FP_CAM_DEBUG_DATAr_ENUM,
    BCM53570_A0_FP_CAM_DEBUG_SENDr_ENUM,
    BCM53570_A0_FP_COUNTER_TABLEm_ENUM,
    BCM53570_A0_FP_COUNTER_TMr_ENUM,
    BCM53570_A0_FP_COUNTER_TM_0r_ENUM,
    BCM53570_A0_FP_COUNTER_TM_1r_ENUM,
    BCM53570_A0_FP_COUNTER_TM_2r_ENUM,
    BCM53570_A0_FP_COUNTER_TM_3r_ENUM,
    BCM53570_A0_FP_COUNTER_TM_4r_ENUM,
    BCM53570_A0_FP_COUNTER_TM_5r_ENUM,
    BCM53570_A0_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr_ENUM,
    BCM53570_A0_FP_DOUBLE_WIDE_F1_SELECTr_ENUM,
    BCM53570_A0_FP_DOUBLE_WIDE_F4_SELECTr_ENUM,
    BCM53570_A0_FP_DOUBLE_WIDE_F_SELECTr_ENUM,
    BCM53570_A0_FP_ECMP_HASH_CONTROLr_ENUM,
    BCM53570_A0_FP_FORCE_FORWARDING_FIELDr_ENUM,
    BCM53570_A0_FP_GLOBAL_MASK_CAM_CONTROL_0_SLICE_11_0r_ENUM,
    BCM53570_A0_FP_GLOBAL_MASK_CAM_CONTROL_1_SLICE_11_0r_ENUM,
    BCM53570_A0_FP_GLOBAL_MASK_CAM_CONTROL_2_SLICE_11_0r_ENUM,
    BCM53570_A0_FP_GLOBAL_MASK_TCAMm_ENUM,
    BCM53570_A0_FP_METER_CONTROLr_ENUM,
    BCM53570_A0_FP_METER_TABLEm_ENUM,
    BCM53570_A0_FP_METER_TMr_ENUM,
    BCM53570_A0_FP_METER_TM_0r_ENUM,
    BCM53570_A0_FP_METER_TM_1r_ENUM,
    BCM53570_A0_FP_METER_TM_10r_ENUM,
    BCM53570_A0_FP_METER_TM_11r_ENUM,
    BCM53570_A0_FP_METER_TM_2r_ENUM,
    BCM53570_A0_FP_METER_TM_3r_ENUM,
    BCM53570_A0_FP_METER_TM_4r_ENUM,
    BCM53570_A0_FP_METER_TM_5r_ENUM,
    BCM53570_A0_FP_METER_TM_6r_ENUM,
    BCM53570_A0_FP_METER_TM_7r_ENUM,
    BCM53570_A0_FP_METER_TM_8r_ENUM,
    BCM53570_A0_FP_METER_TM_9r_ENUM,
    BCM53570_A0_FP_MTU_CHECK_1_TM_CONTROLr_ENUM,
    BCM53570_A0_FP_MTU_CHECK_2_TM_CONTROLr_ENUM,
    BCM53570_A0_FP_MTU_CHECK_TM_CONTROLr_ENUM,
    BCM53570_A0_FP_PAYLOAD_TOS_FN_SELr_ENUM,
    BCM53570_A0_FP_POLICY_TABLEm_ENUM,
    BCM53570_A0_FP_POLICY_TMr_ENUM,
    BCM53570_A0_FP_POLICY_TM_0r_ENUM,
    BCM53570_A0_FP_POLICY_TM_1r_ENUM,
    BCM53570_A0_FP_POLICY_TM_2r_ENUM,
    BCM53570_A0_FP_POLICY_TM_3r_ENUM,
    BCM53570_A0_FP_POLICY_TM_4r_ENUM,
    BCM53570_A0_FP_POLICY_TM_5r_ENUM,
    BCM53570_A0_FP_PORT_FIELD_SELm_ENUM,
    BCM53570_A0_FP_PORT_METER_MAPm_ENUM,
    BCM53570_A0_FP_RANGE_CHECKm_ENUM,
    BCM53570_A0_FP_SLICE_ENABLEr_ENUM,
    BCM53570_A0_FP_SLICE_INDEX_CONTROLr_ENUM,
    BCM53570_A0_FP_SLICE_KEY_CONTROLm_ENUM,
    BCM53570_A0_FP_SLICE_MAPm_ENUM,
    BCM53570_A0_FP_SLICE_METER_MAP_ENABLEr_ENUM,
    BCM53570_A0_FP_SR_RX_HISTORY_TABLE_TM_CONTROLr_ENUM,
    BCM53570_A0_FP_SR_RX_TABLE_TM_CONTROLr_ENUM,
    BCM53570_A0_FP_SR_TX_TM_CONTROLr_ENUM,
    BCM53570_A0_FP_STORM_CONTROL_METERSm_ENUM,
    BCM53570_A0_FP_STORM_TM_CONTROLr_ENUM,
    BCM53570_A0_FP_SVM_TM_CONTROL_1r_ENUM,
    BCM53570_A0_FP_SVM_TM_CONTROL_2r_ENUM,
    BCM53570_A0_FP_TCAMm_ENUM,
    BCM53570_A0_FP_UDF_OFFSETm_ENUM,
    BCM53570_A0_FRM_LENGTHr_ENUM,
    BCM53570_A0_FUNCTIONAL_REFRESH_ENr_ENUM,
    BCM53570_A0_GATE_CTRL_PERIODr_ENUM,
    BCM53570_A0_GBLBKPSTATUSr_ENUM,
    BCM53570_A0_GBLLIMITRESETLIMITr_ENUM,
    BCM53570_A0_GBLLIMITSETLIMITr_ENUM,
    BCM53570_A0_GE0_EEE_CONFIGr_ENUM,
    BCM53570_A0_GE0_GBODE_CELL_CNTr_ENUM,
    BCM53570_A0_GE0_GBODE_CELL_REQ_CNTr_ENUM,
    BCM53570_A0_GE0_GBOD_OVRFLWr_ENUM,
    BCM53570_A0_GE0_MIN_FRAG_SIZEr_ENUM,
    BCM53570_A0_GE1_EEE_CONFIGr_ENUM,
    BCM53570_A0_GE1_GBODE_CELL_CNTr_ENUM,
    BCM53570_A0_GE1_GBODE_CELL_REQ_CNTr_ENUM,
    BCM53570_A0_GE1_GBOD_OVRFLWr_ENUM,
    BCM53570_A0_GE1_MIN_FRAG_SIZEr_ENUM,
    BCM53570_A0_GE2_EEE_CONFIGr_ENUM,
    BCM53570_A0_GE2_GBODE_CELL_CNTr_ENUM,
    BCM53570_A0_GE2_GBODE_CELL_REQ_CNTr_ENUM,
    BCM53570_A0_GE2_GBOD_OVRFLWr_ENUM,
    BCM53570_A0_GE2_MIN_FRAG_SIZEr_ENUM,
    BCM53570_A0_GE3_EEE_CONFIGr_ENUM,
    BCM53570_A0_GE3_GBODE_CELL_CNTr_ENUM,
    BCM53570_A0_GE3_GBODE_CELL_REQ_CNTr_ENUM,
    BCM53570_A0_GE3_GBOD_OVRFLWr_ENUM,
    BCM53570_A0_GE3_MIN_FRAG_SIZEr_ENUM,
    BCM53570_A0_GE4_EEE_CONFIGr_ENUM,
    BCM53570_A0_GE4_GBODE_CELL_CNTr_ENUM,
    BCM53570_A0_GE4_GBODE_CELL_REQ_CNTr_ENUM,
    BCM53570_A0_GE4_GBOD_OVRFLWr_ENUM,
    BCM53570_A0_GE4_MIN_FRAG_SIZEr_ENUM,
    BCM53570_A0_GE5_EEE_CONFIGr_ENUM,
    BCM53570_A0_GE5_GBODE_CELL_CNTr_ENUM,
    BCM53570_A0_GE5_GBODE_CELL_REQ_CNTr_ENUM,
    BCM53570_A0_GE5_GBOD_OVRFLWr_ENUM,
    BCM53570_A0_GE5_MIN_FRAG_SIZEr_ENUM,
    BCM53570_A0_GE6_EEE_CONFIGr_ENUM,
    BCM53570_A0_GE6_GBODE_CELL_CNTr_ENUM,
    BCM53570_A0_GE6_GBODE_CELL_REQ_CNTr_ENUM,
    BCM53570_A0_GE6_GBOD_OVRFLWr_ENUM,
    BCM53570_A0_GE6_MIN_FRAG_SIZEr_ENUM,
    BCM53570_A0_GE7_EEE_CONFIGr_ENUM,
    BCM53570_A0_GE7_GBODE_CELL_CNTr_ENUM,
    BCM53570_A0_GE7_GBODE_CELL_REQ_CNTr_ENUM,
    BCM53570_A0_GE7_GBOD_OVRFLWr_ENUM,
    BCM53570_A0_GE7_MIN_FRAG_SIZEr_ENUM,
    BCM53570_A0_GE_EEE_CONFIGr_ENUM,
    BCM53570_A0_GE_GBODE_CELL_CNTr_ENUM,
    BCM53570_A0_GE_GBODE_CELL_REQ_CNTr_ENUM,
    BCM53570_A0_GE_GBOD_OVRFLWr_ENUM,
    BCM53570_A0_GE_MIN_FRAG_SIZEr_ENUM,
    BCM53570_A0_GMII_EEE_DELAY_ENTRY_TIMERr_ENUM,
    BCM53570_A0_GMII_EEE_WAKE_TIMERr_ENUM,
    BCM53570_A0_GPORT_CNTMAXSIZEr_ENUM,
    BCM53570_A0_GPORT_CONFIGr_ENUM,
    BCM53570_A0_GPORT_ECC_CONTROLr_ENUM,
    BCM53570_A0_GPORT_INTR_ENABLEr_ENUM,
    BCM53570_A0_GPORT_INTR_STATUSr_ENUM,
    BCM53570_A0_GPORT_LINK_STATUS_TO_CMICr_ENUM,
    BCM53570_A0_GPORT_MAC_CRS_SELr_ENUM,
    BCM53570_A0_GPORT_MODE_REGr_ENUM,
    BCM53570_A0_GPORT_RSV_MASKr_ENUM,
    BCM53570_A0_GPORT_SGMII0_CTRL_REGr_ENUM,
    BCM53570_A0_GPORT_SGMII0_STATUS0_REGr_ENUM,
    BCM53570_A0_GPORT_SGMII0_STATUS1_REGr_ENUM,
    BCM53570_A0_GPORT_SGMII1_CTRL_REGr_ENUM,
    BCM53570_A0_GPORT_SGMII1_STATUS0_REGr_ENUM,
    BCM53570_A0_GPORT_SGMII1_STATUS1_REGr_ENUM,
    BCM53570_A0_GPORT_SGMII_CTRL_REGr_ENUM,
    BCM53570_A0_GPORT_SGN_DET_SELr_ENUM,
    BCM53570_A0_GPORT_STAT_UPDATE_MASKr_ENUM,
    BCM53570_A0_GPORT_SW_FLOW_CONTROLr_ENUM,
    BCM53570_A0_GPORT_TPIDr_ENUM,
    BCM53570_A0_GPORT_TS_TIMER_31_0_REGr_ENUM,
    BCM53570_A0_GPORT_TS_TIMER_47_32_REGr_ENUM,
    BCM53570_A0_GPORT_TXFIFO_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_GPORT_TXFIFO_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_GPORT_WC_UCMEM_CTRLr_ENUM,
    BCM53570_A0_GPORT_WC_UCMEM_DATAm_ENUM,
    BCM53570_A0_GPORT_XGXS0_CTRL_REGr_ENUM,
    BCM53570_A0_GPORT_XGXS0_LN0_STATUS0_REGr_ENUM,
    BCM53570_A0_GPORT_XGXS0_LN1_STATUS0_REGr_ENUM,
    BCM53570_A0_GPORT_XGXS0_LN2_STATUS0_REGr_ENUM,
    BCM53570_A0_GPORT_XGXS0_LN3_STATUS0_REGr_ENUM,
    BCM53570_A0_GPORT_XGXS0_STATUS0_REGr_ENUM,
    BCM53570_A0_GR1023r_ENUM,
    BCM53570_A0_GR1023Pr_ENUM,
    BCM53570_A0_GR127r_ENUM,
    BCM53570_A0_GR127Pr_ENUM,
    BCM53570_A0_GR1518r_ENUM,
    BCM53570_A0_GR1518Pr_ENUM,
    BCM53570_A0_GR2047r_ENUM,
    BCM53570_A0_GR2047Pr_ENUM,
    BCM53570_A0_GR255r_ENUM,
    BCM53570_A0_GR255Pr_ENUM,
    BCM53570_A0_GR4095r_ENUM,
    BCM53570_A0_GR4095Pr_ENUM,
    BCM53570_A0_GR511r_ENUM,
    BCM53570_A0_GR511Pr_ENUM,
    BCM53570_A0_GR64r_ENUM,
    BCM53570_A0_GR64Pr_ENUM,
    BCM53570_A0_GR9216r_ENUM,
    BCM53570_A0_GR9216Pr_ENUM,
    BCM53570_A0_GRALNr_ENUM,
    BCM53570_A0_GRALNPr_ENUM,
    BCM53570_A0_GRBCAr_ENUM,
    BCM53570_A0_GRBCAPr_ENUM,
    BCM53570_A0_GRBYTr_ENUM,
    BCM53570_A0_GRBYTPr_ENUM,
    BCM53570_A0_GRCDEr_ENUM,
    BCM53570_A0_GRCDEPr_ENUM,
    BCM53570_A0_GRDMFPr_ENUM,
    BCM53570_A0_GRFCRr_ENUM,
    BCM53570_A0_GRFCRPr_ENUM,
    BCM53570_A0_GRFCSr_ENUM,
    BCM53570_A0_GRFCSPr_ENUM,
    BCM53570_A0_GRFFSEPr_ENUM,
    BCM53570_A0_GRFLRr_ENUM,
    BCM53570_A0_GRFLRPr_ENUM,
    BCM53570_A0_GRFRGr_ENUM,
    BCM53570_A0_GRFRGPr_ENUM,
    BCM53570_A0_GRJBRr_ENUM,
    BCM53570_A0_GRJBRPr_ENUM,
    BCM53570_A0_GRMCAr_ENUM,
    BCM53570_A0_GRMCAPr_ENUM,
    BCM53570_A0_GRMFAEPr_ENUM,
    BCM53570_A0_GRMFAOPr_ENUM,
    BCM53570_A0_GRMGVr_ENUM,
    BCM53570_A0_GRMGVPr_ENUM,
    BCM53570_A0_GRMSEPr_ENUM,
    BCM53570_A0_GRMTUEr_ENUM,
    BCM53570_A0_GRMTUEPr_ENUM,
    BCM53570_A0_GRNFFPr_ENUM,
    BCM53570_A0_GRNFSEPr_ENUM,
    BCM53570_A0_GROVRr_ENUM,
    BCM53570_A0_GROVRPr_ENUM,
    BCM53570_A0_GRPFCr_ENUM,
    BCM53570_A0_GRPFC0r_ENUM,
    BCM53570_A0_GRPFC1r_ENUM,
    BCM53570_A0_GRPFC2r_ENUM,
    BCM53570_A0_GRPFC3r_ENUM,
    BCM53570_A0_GRPFC4r_ENUM,
    BCM53570_A0_GRPFC5r_ENUM,
    BCM53570_A0_GRPFC6r_ENUM,
    BCM53570_A0_GRPFC7r_ENUM,
    BCM53570_A0_GRPFCOFFr_ENUM,
    BCM53570_A0_GRPFCOFF0r_ENUM,
    BCM53570_A0_GRPFCOFF1r_ENUM,
    BCM53570_A0_GRPFCOFF2r_ENUM,
    BCM53570_A0_GRPFCOFF3r_ENUM,
    BCM53570_A0_GRPFCOFF4r_ENUM,
    BCM53570_A0_GRPFCOFF5r_ENUM,
    BCM53570_A0_GRPFCOFF6r_ENUM,
    BCM53570_A0_GRPFCOFF7r_ENUM,
    BCM53570_A0_GRPKTr_ENUM,
    BCM53570_A0_GRPKTPr_ENUM,
    BCM53570_A0_GRPOKr_ENUM,
    BCM53570_A0_GRPOKPr_ENUM,
    BCM53570_A0_GRRBYTr_ENUM,
    BCM53570_A0_GRRBYTPr_ENUM,
    BCM53570_A0_GRRMFPr_ENUM,
    BCM53570_A0_GRRPKTr_ENUM,
    BCM53570_A0_GRRPKTPr_ENUM,
    BCM53570_A0_GRUCr_ENUM,
    BCM53570_A0_GRUCPr_ENUM,
    BCM53570_A0_GRUNDr_ENUM,
    BCM53570_A0_GRUNDPr_ENUM,
    BCM53570_A0_GRVMFPr_ENUM,
    BCM53570_A0_GRXCFr_ENUM,
    BCM53570_A0_GRXPFr_ENUM,
    BCM53570_A0_GRXPPr_ENUM,
    BCM53570_A0_GRXUOr_ENUM,
    BCM53570_A0_GRX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM53570_A0_GRX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM53570_A0_GT1023r_ENUM,
    BCM53570_A0_GT1023Pr_ENUM,
    BCM53570_A0_GT127r_ENUM,
    BCM53570_A0_GT127Pr_ENUM,
    BCM53570_A0_GT1518r_ENUM,
    BCM53570_A0_GT1518Pr_ENUM,
    BCM53570_A0_GT2047r_ENUM,
    BCM53570_A0_GT2047Pr_ENUM,
    BCM53570_A0_GT255r_ENUM,
    BCM53570_A0_GT255Pr_ENUM,
    BCM53570_A0_GT4095r_ENUM,
    BCM53570_A0_GT4095Pr_ENUM,
    BCM53570_A0_GT511r_ENUM,
    BCM53570_A0_GT511Pr_ENUM,
    BCM53570_A0_GT64r_ENUM,
    BCM53570_A0_GT64Pr_ENUM,
    BCM53570_A0_GT9216r_ENUM,
    BCM53570_A0_GT9216Pr_ENUM,
    BCM53570_A0_GTBCAr_ENUM,
    BCM53570_A0_GTBCAPr_ENUM,
    BCM53570_A0_GTBYTr_ENUM,
    BCM53570_A0_GTBYTPr_ENUM,
    BCM53570_A0_GTDFRr_ENUM,
    BCM53570_A0_GTDFRPr_ENUM,
    BCM53570_A0_GTEDFr_ENUM,
    BCM53570_A0_GTEDFPr_ENUM,
    BCM53570_A0_GTFCSr_ENUM,
    BCM53570_A0_GTFCSPr_ENUM,
    BCM53570_A0_GTFRGr_ENUM,
    BCM53570_A0_GTFRGPr_ENUM,
    BCM53570_A0_GTJBRr_ENUM,
    BCM53570_A0_GTJBRPr_ENUM,
    BCM53570_A0_GTLCLr_ENUM,
    BCM53570_A0_GTLCLPr_ENUM,
    BCM53570_A0_GTMCAr_ENUM,
    BCM53570_A0_GTMCAPr_ENUM,
    BCM53570_A0_GTMCLr_ENUM,
    BCM53570_A0_GTMCLPr_ENUM,
    BCM53570_A0_GTMFAEPr_ENUM,
    BCM53570_A0_GTMGVr_ENUM,
    BCM53570_A0_GTMGVPr_ENUM,
    BCM53570_A0_GTNCLr_ENUM,
    BCM53570_A0_GTNCLPr_ENUM,
    BCM53570_A0_GTNFFPr_ENUM,
    BCM53570_A0_GTOVRr_ENUM,
    BCM53570_A0_GTOVRPr_ENUM,
    BCM53570_A0_GTPFCr_ENUM,
    BCM53570_A0_GTPFC0r_ENUM,
    BCM53570_A0_GTPFC1r_ENUM,
    BCM53570_A0_GTPFC2r_ENUM,
    BCM53570_A0_GTPFC3r_ENUM,
    BCM53570_A0_GTPFC4r_ENUM,
    BCM53570_A0_GTPFC5r_ENUM,
    BCM53570_A0_GTPFC6r_ENUM,
    BCM53570_A0_GTPFC7r_ENUM,
    BCM53570_A0_GTPFCOFFr_ENUM,
    BCM53570_A0_GTPFCOFF0r_ENUM,
    BCM53570_A0_GTPFCOFF1r_ENUM,
    BCM53570_A0_GTPFCOFF2r_ENUM,
    BCM53570_A0_GTPFCOFF3r_ENUM,
    BCM53570_A0_GTPFCOFF4r_ENUM,
    BCM53570_A0_GTPFCOFF5r_ENUM,
    BCM53570_A0_GTPFCOFF6r_ENUM,
    BCM53570_A0_GTPFCOFF7r_ENUM,
    BCM53570_A0_GTPKTr_ENUM,
    BCM53570_A0_GTPKTPr_ENUM,
    BCM53570_A0_GTPOKr_ENUM,
    BCM53570_A0_GTPOKPr_ENUM,
    BCM53570_A0_GTRMFPr_ENUM,
    BCM53570_A0_GTSCLr_ENUM,
    BCM53570_A0_GTSCLPr_ENUM,
    BCM53570_A0_GTUCr_ENUM,
    BCM53570_A0_GTUCPr_ENUM,
    BCM53570_A0_GTVMFPr_ENUM,
    BCM53570_A0_GTXCFr_ENUM,
    BCM53570_A0_GTXCLr_ENUM,
    BCM53570_A0_GTXCLPr_ENUM,
    BCM53570_A0_GTXPFr_ENUM,
    BCM53570_A0_GTXPPr_ENUM,
    BCM53570_A0_GTX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM53570_A0_GTX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM53570_A0_HASH_CONTROLr_ENUM,
    BCM53570_A0_HG_LOOKUP_DESTINATIONr_ENUM,
    BCM53570_A0_HG_TRUNK_BITMAP_HIr_ENUM,
    BCM53570_A0_HG_TRUNK_BITMAP_LOr_ENUM,
    BCM53570_A0_HG_TRUNK_FAILOVER_ENABLE_HIr_ENUM,
    BCM53570_A0_HG_TRUNK_FAILOVER_ENABLE_LOr_ENUM,
    BCM53570_A0_HG_TRUNK_FAILOVER_SETm_ENUM,
    BCM53570_A0_HG_TRUNK_GROUPr_ENUM,
    BCM53570_A0_HIGIG_BITMAP_HIr_ENUM,
    BCM53570_A0_HIGIG_BITMAP_LOr_ENUM,
    BCM53570_A0_HIGIG_TRUNK_CONTROL_HIr_ENUM,
    BCM53570_A0_HIGIG_TRUNK_CONTROL_LOr_ENUM,
    BCM53570_A0_HOLCOSCELLMAXLIMITr_ENUM,
    BCM53570_A0_HOLCOSCELLMAXLIMIT_QGROUPr_ENUM,
    BCM53570_A0_HOLCOSCELLMAXLIMIT_QLAYERr_ENUM,
    BCM53570_A0_HOLCOSMINXQCNTr_ENUM,
    BCM53570_A0_HOLCOSMINXQCNT_QLAYERr_ENUM,
    BCM53570_A0_HOLCOSPKTRESETLIMITr_ENUM,
    BCM53570_A0_HOLCOSPKTRESETLIMIT_QGROUPr_ENUM,
    BCM53570_A0_HOLCOSPKTRESETLIMIT_QLAYERr_ENUM,
    BCM53570_A0_HOLCOSPKTSETLIMITr_ENUM,
    BCM53570_A0_HOLCOSPKTSETLIMIT_QGROUPr_ENUM,
    BCM53570_A0_HOLCOSPKTSETLIMIT_QLAYERr_ENUM,
    BCM53570_A0_HOLCOSSTATUS_PBMP0r_ENUM,
    BCM53570_A0_HOLCOSSTATUS_PBMP1r_ENUM,
    BCM53570_A0_HOLCOSSTATUS_PBMP2r_ENUM,
    BCM53570_A0_HOLCOSSTATUS_QGROUPr_ENUM,
    BCM53570_A0_HOLD_COSr_ENUM,
    BCM53570_A0_HOLD_COS0r_ENUM,
    BCM53570_A0_HOLD_COS1r_ENUM,
    BCM53570_A0_HOLD_COS2r_ENUM,
    BCM53570_A0_HOLD_COS3r_ENUM,
    BCM53570_A0_HOLD_COS4r_ENUM,
    BCM53570_A0_HOLD_COS5r_ENUM,
    BCM53570_A0_HOLD_COS6r_ENUM,
    BCM53570_A0_HOLD_COS7r_ENUM,
    BCM53570_A0_HOLD_COS_PORT_SELECTr_ENUM,
    BCM53570_A0_HOL_DROPr_ENUM,
    BCM53570_A0_HOL_STAT_CPUr_ENUM,
    BCM53570_A0_HOL_STAT_PORTr_ENUM,
    BCM53570_A0_HW_MAC_LEARNINGr_ENUM,
    BCM53570_A0_IARB_LEARN_CONTROLr_ENUM,
    BCM53570_A0_IARB_OAM_REFRESH_CONTROLr_ENUM,
    BCM53570_A0_IARB_PKT_ECC_CONTROLr_ENUM,
    BCM53570_A0_IARB_PKT_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IARB_PKT_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IARB_SBUS_TIMERr_ENUM,
    BCM53570_A0_IARB_TDM_CONTROLr_ENUM,
    BCM53570_A0_IARB_TDM_TABLEm_ENUM,
    BCM53570_A0_IBCASTr_ENUM,
    BCM53570_A0_IBCAST_BLOCK_MASK_HI_64r_ENUM,
    BCM53570_A0_IBCAST_BLOCK_MASK_LO_64r_ENUM,
    BCM53570_A0_IBPBKPSTATUSr_ENUM,
    BCM53570_A0_IBPBKPSTATUS_0r_ENUM,
    BCM53570_A0_IBPBKPSTATUS_1r_ENUM,
    BCM53570_A0_IBPBKPSTATUS_2r_ENUM,
    BCM53570_A0_IBPPKTCOUNTr_ENUM,
    BCM53570_A0_IBPPKTSETLIMITr_ENUM,
    BCM53570_A0_ICONTROL_OPCODE_BITMAP_HIr_ENUM,
    BCM53570_A0_ICONTROL_OPCODE_BITMAP_LOr_ENUM,
    BCM53570_A0_ICOS_MAP_SELr_ENUM,
    BCM53570_A0_ICOS_SELr_ENUM,
    BCM53570_A0_ICOS_SEL_2r_ENUM,
    BCM53570_A0_ICTRLr_ENUM,
    BCM53570_A0_IE2E_CONTROLr_ENUM,
    BCM53570_A0_IEEE1588_TIME_CONTROLr_ENUM,
    BCM53570_A0_IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM,
    BCM53570_A0_IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM,
    BCM53570_A0_IEEE1588_TIME_FREQ_CONTROLr_ENUM,
    BCM53570_A0_IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM,
    BCM53570_A0_IEEE1588_TIME_SECr_ENUM,
    BCM53570_A0_IEGR_PORT_64r_ENUM,
    BCM53570_A0_IEMIRROR_CONTROL1_HIr_ENUM,
    BCM53570_A0_IEMIRROR_CONTROL1_LOr_ENUM,
    BCM53570_A0_IEMIRROR_CONTROL_HI_64r_ENUM,
    BCM53570_A0_IEMIRROR_CONTROL_LO_64r_ENUM,
    BCM53570_A0_IFP_COUNTER_PARITY_CONTROLr_ENUM,
    BCM53570_A0_IFP_COUNTER_PARITY_STATUSr_ENUM,
    BCM53570_A0_IFP_METER_PARITY_CONTROLr_ENUM,
    BCM53570_A0_IFP_METER_PARITY_STATUSr_ENUM,
    BCM53570_A0_IFP_MTU_CHECK_1_TABLE_ECC_CONTROLr_ENUM,
    BCM53570_A0_IFP_MTU_CHECK_1_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_MTU_CHECK_1_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_MTU_CHECK_2_TABLE_ECC_CONTROLr_ENUM,
    BCM53570_A0_IFP_MTU_CHECK_2_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_MTU_CHECK_2_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_MTU_CHECK_TABLE_ECC_CONTROLr_ENUM,
    BCM53570_A0_IFP_MTU_CHECK_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_MTU_CHECK_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_POLICY_PARITY_CONTROLr_ENUM,
    BCM53570_A0_IFP_POLICY_PARITY_STATUSr_ENUM,
    BCM53570_A0_IFP_PORT_FIELD_SELm_ENUM,
    BCM53570_A0_IFP_REDIRECTION_PROFILEm_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_0_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_0_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_10_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_10_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_11_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_11_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_12_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_12_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_13_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_13_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_14_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_14_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_15_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_15_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_1_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_1_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_2_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_2_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_3_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_3_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_4_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_4_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_5_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_5_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_6_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_6_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_7_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_7_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_8_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_8_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_9_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_9_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SN_HISTORY_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SR_RX_HISTORY_TABLE_ECC_CONTROLr_ENUM,
    BCM53570_A0_IFP_SR_RX_SETTING_TABLE_ECC_CONTROLr_ENUM,
    BCM53570_A0_IFP_SR_RX_SETTING_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SR_RX_SETTING_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SR_RX_WRITEBACK_TABLE_ECC_CONTROLr_ENUM,
    BCM53570_A0_IFP_SR_RX_WRITEBACK_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SR_RX_WRITEBACK_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SR_TX_ECC_CONTROLr_ENUM,
    BCM53570_A0_IFP_SR_TX_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_SR_TX_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_STORM_CONTROL_PARITY_CONTROLr_ENUM,
    BCM53570_A0_IFP_STORM_CONTROL_PARITY_STATUSr_ENUM,
    BCM53570_A0_IFP_SVM_METER_PARITY_CONTROLr_ENUM,
    BCM53570_A0_IFP_SVM_METER_PARITY_STATUSr_ENUM,
    BCM53570_A0_IFP_SVM_POLICY_PARITY_CONTROLr_ENUM,
    BCM53570_A0_IFP_SVM_POLICY_PARITY_STATUSr_ENUM,
    BCM53570_A0_IFP_TSN_CONTROLr_ENUM,
    BCM53570_A0_IFP_WRONG_LAN_A_STATUS_INTRr_ENUM,
    BCM53570_A0_IFP_WRONG_LAN_B_STATUS_INTRr_ENUM,
    BCM53570_A0_IGMP_MLD_PKT_CONTROLr_ENUM,
    BCM53570_A0_IHG_LOOKUPr_ENUM,
    BCM53570_A0_IING_EGRMSKBMAP_HIr_ENUM,
    BCM53570_A0_IING_EGRMSKBMAP_LOr_ENUM,
    BCM53570_A0_IIPMCr_ENUM,
    BCM53570_A0_IKNOWN_MCAST_BLOCK_MASK_HIr_ENUM,
    BCM53570_A0_IKNOWN_MCAST_BLOCK_MASK_LOr_ENUM,
    BCM53570_A0_ILOCAL_SW_DISABLE_DEFAULT_PBM_HIr_ENUM,
    BCM53570_A0_ILOCAL_SW_DISABLE_DEFAULT_PBM_LOr_ENUM,
    BCM53570_A0_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_HIr_ENUM,
    BCM53570_A0_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_LOr_ENUM,
    BCM53570_A0_ILTOMCr_ENUM,
    BCM53570_A0_IMIRROR_BITMAP_HIr_ENUM,
    BCM53570_A0_IMIRROR_BITMAP_LOr_ENUM,
    BCM53570_A0_IMIRROR_CONTROLr_ENUM,
    BCM53570_A0_IMRP4r_ENUM,
    BCM53570_A0_IMRP6r_ENUM,
    BCM53570_A0_IM_MTP_INDEXm_ENUM,
    BCM53570_A0_ING_1588_INGRESS_CTRLm_ENUM,
    BCM53570_A0_ING_1588_INGRESS_CTRL_PARITY_CONTROLr_ENUM,
    BCM53570_A0_ING_1588_PARSING_CONTROLr_ENUM,
    BCM53570_A0_ING_CONFIG_64r_ENUM,
    BCM53570_A0_ING_DROPPKT_CNTr_ENUM,
    BCM53570_A0_ING_DROP_PG_MASKr_ENUM,
    BCM53570_A0_ING_EGRMSKBMAP_HIr_ENUM,
    BCM53570_A0_ING_EGRMSKBMAP_LOr_ENUM,
    BCM53570_A0_ING_EN_EFILTER_BITMAP_HIr_ENUM,
    BCM53570_A0_ING_EN_EFILTER_BITMAP_LOr_ENUM,
    BCM53570_A0_ING_ETAG_PCP_MAPPINGm_ENUM,
    BCM53570_A0_ING_ETAG_PCP_MAPPING_DATA_DBGCTRLr_ENUM,
    BCM53570_A0_ING_ETAG_PCP_MAPPING_PARITY_CONTROLr_ENUM,
    BCM53570_A0_ING_ETAG_PCP_MAPPING_PARITY_STATUSr_ENUM,
    BCM53570_A0_ING_EVENT_DEBUGr_ENUM,
    BCM53570_A0_ING_EVENT_DEBUG_2r_ENUM,
    BCM53570_A0_ING_HW_RESET_CONTROL_1r_ENUM,
    BCM53570_A0_ING_HW_RESET_CONTROL_2r_ENUM,
    BCM53570_A0_ING_IPMC_PTR_CTRLr_ENUM,
    BCM53570_A0_ING_IPV6_MC_RESERVED_ADDRESSm_ENUM,
    BCM53570_A0_ING_L2_TUNNEL_PARSE_CONTROLr_ENUM,
    BCM53570_A0_ING_L3_NEXT_HOPm_ENUM,
    BCM53570_A0_ING_L3_NEXT_HOP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_ING_L3_NEXT_HOP_PARITY_STATUSr_ENUM,
    BCM53570_A0_ING_MISC_CONFIGr_ENUM,
    BCM53570_A0_ING_MISC_CONFIG2r_ENUM,
    BCM53570_A0_ING_MISC_PORT_CONFIGr_ENUM,
    BCM53570_A0_ING_MODMAP_CTRLr_ENUM,
    BCM53570_A0_ING_MOD_MAP_DATA_CONTROLr_ENUM,
    BCM53570_A0_ING_MOD_MAP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_ING_MOD_MAP_PARITY_STATUSr_ENUM,
    BCM53570_A0_ING_MOD_MAP_TABLEm_ENUM,
    BCM53570_A0_ING_MTU_CHECK_1m_ENUM,
    BCM53570_A0_ING_MTU_CHECK_2m_ENUM,
    BCM53570_A0_ING_NIV_CONFIGr_ENUM,
    BCM53570_A0_ING_NIV_RX_FRAMES_ERROR_DROPr_ENUM,
    BCM53570_A0_ING_NIV_RX_FRAMES_FORWARDING_DROPr_ENUM,
    BCM53570_A0_ING_NIV_RX_FRAMES_VLAN_TAGGEDr_ENUM,
    BCM53570_A0_ING_OUTER_TPIDr_ENUM,
    BCM53570_A0_ING_OUTER_TPID_0r_ENUM,
    BCM53570_A0_ING_OUTER_TPID_1r_ENUM,
    BCM53570_A0_ING_OUTER_TPID_2r_ENUM,
    BCM53570_A0_ING_OUTER_TPID_3r_ENUM,
    BCM53570_A0_ING_PHYS_TO_LOGIC_MAPm_ENUM,
    BCM53570_A0_ING_PORT_THROTTLE_CFGr_ENUM,
    BCM53570_A0_ING_PORT_THROTTLE_ENABLE_64r_ENUM,
    BCM53570_A0_ING_PORT_THROTTLE_ENABLE_64_1r_ENUM,
    BCM53570_A0_ING_PRI_CNG_MAPm_ENUM,
    BCM53570_A0_ING_Q_BEGINr_ENUM,
    BCM53570_A0_ING_ROCE_CONTROLr_ENUM,
    BCM53570_A0_ING_RX_COUNTERm_ENUM,
    BCM53570_A0_ING_RX_COUNTER_PARITY_CONTROLr_ENUM,
    BCM53570_A0_ING_RX_COUNTER_PARITY_STATUSr_ENUM,
    BCM53570_A0_ING_SCTP_CONTROLr_ENUM,
    BCM53570_A0_ING_SERVICE_PRI_MAPm_ENUM,
    BCM53570_A0_ING_SOURCE_PORT_IDENTITY_MASKr_ENUM,
    BCM53570_A0_ING_SYS_RSVD_VIDr_ENUM,
    BCM53570_A0_ING_VLAN_COUNTER_PARITY_CONTROLr_ENUM,
    BCM53570_A0_ING_VLAN_COUNTER_PARITY_STATUSr_ENUM,
    BCM53570_A0_ING_VLAN_COUNTER_PRI_COS_MAPm_ENUM,
    BCM53570_A0_ING_VLAN_COUNTER_TABLEm_ENUM,
    BCM53570_A0_ING_VLAN_RANGEm_ENUM,
    BCM53570_A0_ING_VLAN_TAG_ACTION_PROFILEm_ENUM,
    BCM53570_A0_ING_VLAN_TAG_ACTION_PROFILE_DATA_DBGCTRLr_ENUM,
    BCM53570_A0_ING_VXLAN_CLASS_ID_POLICY_TABLEm_ENUM,
    BCM53570_A0_ING_VXLAN_CLASS_ID_TCAMm_ENUM,
    BCM53570_A0_ING_VXLAN_CONTROLr_ENUM,
    BCM53570_A0_INITIAL_ING_L3_NEXT_HOPm_ENUM,
    BCM53570_A0_INITIAL_L3_ECMPm_ENUM,
    BCM53570_A0_INITIAL_L3_ECMP_GROUPm_ENUM,
    BCM53570_A0_INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_INITIAL_L3_ECMP_GROUP_PARITY_STATUSr_ENUM,
    BCM53570_A0_INITIAL_L3_ECMP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_INITIAL_L3_ECMP_PARITY_STATUSr_ENUM,
    BCM53570_A0_INITIAL_NHOP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_INITIAL_NHOP_PARITY_STATUSr_ENUM,
    BCM53570_A0_INT_CN_TO_MMUIF_MAPPINGm_ENUM,
    BCM53570_A0_IP0_INTR_ENABLEr_ENUM,
    BCM53570_A0_IP0_INTR_STATUSr_ENUM,
    BCM53570_A0_IP1_INTR_ENABLEr_ENUM,
    BCM53570_A0_IP1_INTR_STATUSr_ENUM,
    BCM53570_A0_IP2_INTR_ENABLEr_ENUM,
    BCM53570_A0_IP2_INTR_STATUSr_ENUM,
    BCM53570_A0_IP2_SR_INTR_ENABLEr_ENUM,
    BCM53570_A0_IP2_SR_INTR_STATUSr_ENUM,
    BCM53570_A0_IP2_SR_SN_INTR_ENABLEr_ENUM,
    BCM53570_A0_IP2_SR_SN_INTR_STATUSr_ENUM,
    BCM53570_A0_IP2_SR_TH_INTR_STATUSr_ENUM,
    BCM53570_A0_IPG_HD_BKP_CNTLr_ENUM,
    BCM53570_A0_IPIPE_PERR_CONTROLr_ENUM,
    BCM53570_A0_IPMCGROUPTBLMEMDEBUGr_ENUM,
    BCM53570_A0_IPMCINTFTBLMEMDEBUGr_ENUM,
    BCM53570_A0_IPMCPARITYERRORPTRr_ENUM,
    BCM53570_A0_IPMCREPLICATIONCOUNTr_ENUM,
    BCM53570_A0_IPMC_GROUP_ERR_CLRr_ENUM,
    BCM53570_A0_IPMC_GROUP_ERR_CLR_0r_ENUM,
    BCM53570_A0_IPMC_GROUP_ERR_CLR_1r_ENUM,
    BCM53570_A0_IPMC_GROUP_ERR_CLR_2r_ENUM,
    BCM53570_A0_IPMC_GROUP_ERR_PTRr_ENUM,
    BCM53570_A0_IPMC_GROUP_ERR_VLDr_ENUM,
    BCM53570_A0_IPMC_GROUP_ERR_VLD_0r_ENUM,
    BCM53570_A0_IPMC_GROUP_ERR_VLD_1r_ENUM,
    BCM53570_A0_IPMC_GROUP_ERR_VLD_2r_ENUM,
    BCM53570_A0_IPMC_GROUP_MULTI_ERRr_ENUM,
    BCM53570_A0_IPMC_GROUP_MULTI_ERR_0r_ENUM,
    BCM53570_A0_IPMC_GROUP_MULTI_ERR_1r_ENUM,
    BCM53570_A0_IPMC_GROUP_MULTI_ERR_2r_ENUM,
    BCM53570_A0_IPORT_TABLEm_ENUM,
    BCM53570_A0_IPROC_WRAP_BSPLL0_SSC_CTRL0r_ENUM,
    BCM53570_A0_IPROC_WRAP_BSPLL0_SSC_CTRL1r_ENUM,
    BCM53570_A0_IPROC_WRAP_BSPLL0_SSC_STATUSr_ENUM,
    BCM53570_A0_IPROC_WRAP_BSPLL1_SSC_CTRL0r_ENUM,
    BCM53570_A0_IPROC_WRAP_BSPLL1_SSC_CTRL1r_ENUM,
    BCM53570_A0_IPROC_WRAP_BSPLL1_SSC_STATUSr_ENUM,
    BCM53570_A0_IPROC_WRAP_BSPLL_SSC_CTRL0r_ENUM,
    BCM53570_A0_IPROC_WRAP_BSPLL_SSC_CTRL1r_ENUM,
    BCM53570_A0_IPROC_WRAP_BSPLL_SSC_STATUSr_ENUM,
    BCM53570_A0_IPROC_WRAP_GEN_PLL_CTRL0r_ENUM,
    BCM53570_A0_IPROC_WRAP_GEN_PLL_CTRL1r_ENUM,
    BCM53570_A0_IPROC_WRAP_GEN_PLL_CTRL2r_ENUM,
    BCM53570_A0_IPROC_WRAP_GEN_PLL_CTRL3r_ENUM,
    BCM53570_A0_IPROC_WRAP_GEN_PLL_CTRL4r_ENUM,
    BCM53570_A0_IPROC_WRAP_GEN_PLL_CTRL5r_ENUM,
    BCM53570_A0_IPROC_WRAP_GEN_PLL_STATUSr_ENUM,
    BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_0r_ENUM,
    BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_1r_ENUM,
    BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_2r_ENUM,
    BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_3r_ENUM,
    BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_4r_ENUM,
    BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_5r_ENUM,
    BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_6r_ENUM,
    BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_7r_ENUM,
    BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_8r_ENUM,
    BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_STATUSr_ENUM,
    BCM53570_A0_IPROC_WRAP_LCPLL0_SSC_CTRL0r_ENUM,
    BCM53570_A0_IPROC_WRAP_LCPLL0_SSC_CTRL1r_ENUM,
    BCM53570_A0_IPROC_WRAP_LCPLL0_SSC_STATUSr_ENUM,
    BCM53570_A0_IPROC_WRAP_LCPLL1_SSC_CTRL0r_ENUM,
    BCM53570_A0_IPROC_WRAP_LCPLL1_SSC_CTRL1r_ENUM,
    BCM53570_A0_IPROC_WRAP_LCPLL1_SSC_STATUSr_ENUM,
    BCM53570_A0_IPROC_WRAP_LCPLL_SSC_CTRL0r_ENUM,
    BCM53570_A0_IPROC_WRAP_LCPLL_SSC_CTRL1r_ENUM,
    BCM53570_A0_IPROC_WRAP_LCPLL_SSC_STATUSr_ENUM,
    BCM53570_A0_IPROC_WRAP_MISC_CONTROLr_ENUM,
    BCM53570_A0_IPROC_WRAP_MISC_STATUSr_ENUM,
    BCM53570_A0_IPROC_WRAP_SDIO_1P8_FAIL_CONTROLr_ENUM,
    BCM53570_A0_IPROC_WRAP_SDIO_IO_CTRL_STATEr_ENUM,
    BCM53570_A0_IPROC_WRAP_SDIO_PRESET_VALUE_0r_ENUM,
    BCM53570_A0_IPROC_WRAP_SDIO_PRESET_VALUE_1r_ENUM,
    BCM53570_A0_IPROC_WRAP_SDIO_PRESET_VALUE_2r_ENUM,
    BCM53570_A0_IPROC_WRAP_SDIO_PRESET_VALUE_3r_ENUM,
    BCM53570_A0_IPROC_WRAP_SECURITY_ENABLEr_ENUM,
    BCM53570_A0_IPROC_WRAP_SGMII_CTRL_REGr_ENUM,
    BCM53570_A0_IPROC_WRAP_SGMII_STATUS0_REGr_ENUM,
    BCM53570_A0_IPROC_WRAP_SGMII_STATUS1_REGr_ENUM,
    BCM53570_A0_IPROC_WRAP_SPAREr_ENUM,
    BCM53570_A0_IPROC_WRAP_SPARE_0r_ENUM,
    BCM53570_A0_IPROC_WRAP_SPARE_1r_ENUM,
    BCM53570_A0_IPROC_WRAP_TOP_STRAP_STATUSr_ENUM,
    BCM53570_A0_IPROC_WRAP_TOP_STRAP_STATUS_1r_ENUM,
    BCM53570_A0_IPROC_WRAP_TS_INT_STATUSr_ENUM,
    BCM53570_A0_IPROC_WRAP_USB2_PHY_AFE_TSTr_ENUM,
    BCM53570_A0_IPROC_WRAP_USBPHY_CTRL_0r_ENUM,
    BCM53570_A0_IPROC_WRAP_USBPHY_CTRL_1r_ENUM,
    BCM53570_A0_IPROC_WRAP_USBPHY_CTRL_2r_ENUM,
    BCM53570_A0_IPROC_WRAP_USBPHY_CTRL_3r_ENUM,
    BCM53570_A0_IPROC_WRAP_USBPHY_CTRL_4r_ENUM,
    BCM53570_A0_IPROC_WRAP_XGPLL_SSC_CTRL0r_ENUM,
    BCM53570_A0_IPROC_WRAP_XGPLL_SSC_CTRL1r_ENUM,
    BCM53570_A0_IPROC_WRAP_XGPLL_SSC_STATUSr_ENUM,
    BCM53570_A0_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM,
    BCM53570_A0_IPV6_MIN_FRAG_SIZEr_ENUM,
    BCM53570_A0_IPV6_PROXY_ENABLE_TABLEm_ENUM,
    BCM53570_A0_IP_TO_CMICM_CREDIT_TRANSFERr_ENUM,
    BCM53570_A0_IP_TO_INT_CN_MAPPINGm_ENUM,
    BCM53570_A0_IUNHGIr_ENUM,
    BCM53570_A0_IUNKNOWN_MCAST_BLOCK_MASK_HI_64r_ENUM,
    BCM53570_A0_IUNKNOWN_MCAST_BLOCK_MASK_LO_64r_ENUM,
    BCM53570_A0_IUNKNOWN_UCAST_BLOCK_MASK_HI_64r_ENUM,
    BCM53570_A0_IUNKNOWN_UCAST_BLOCK_MASK_LO_64r_ENUM,
    BCM53570_A0_IUNKOPCr_ENUM,
    BCM53570_A0_KNOWN_MCAST_BLOCK_MASK_HIr_ENUM,
    BCM53570_A0_KNOWN_MCAST_BLOCK_MASK_LOr_ENUM,
    BCM53570_A0_L2MCm_ENUM,
    BCM53570_A0_L2MC_DBGCTRLr_ENUM,
    BCM53570_A0_L2MC_PARITY_CONTROLr_ENUM,
    BCM53570_A0_L2MC_PARITY_STATUSr_ENUM,
    BCM53570_A0_L2Xm_ENUM,
    BCM53570_A0_L2_128_OVF_LEARNED_CNTr_ENUM,
    BCM53570_A0_L2_AGE_DEBUGr_ENUM,
    BCM53570_A0_L2_AGE_DEBUG_2r_ENUM,
    BCM53570_A0_L2_AGE_TIMERr_ENUM,
    BCM53570_A0_L2_AUX_HASH_CONTROLr_ENUM,
    BCM53570_A0_L2_ENTRY_COLLISION_CNTr_ENUM,
    BCM53570_A0_L2_ENTRY_DBGCTRL_0r_ENUM,
    BCM53570_A0_L2_ENTRY_DBGCTRL_1r_ENUM,
    BCM53570_A0_L2_ENTRY_DBGCTRL_2r_ENUM,
    BCM53570_A0_L2_ENTRY_DBGCTRL_3r_ENUM,
    BCM53570_A0_L2_ENTRY_DBGCTRL_4r_ENUM,
    BCM53570_A0_L2_ENTRY_DBGCTRL_5r_ENUM,
    BCM53570_A0_L2_ENTRY_DBGCTRL_6r_ENUM,
    BCM53570_A0_L2_ENTRY_DBGCTRL_7r_ENUM,
    BCM53570_A0_L2_ENTRY_LEARNED_CNTr_ENUM,
    BCM53570_A0_L2_ENTRY_NO_LEARN_STATUSr_ENUM,
    BCM53570_A0_L2_ENTRY_ONLYm_ENUM,
    BCM53570_A0_L2_ENTRY_OVERFLOWm_ENUM,
    BCM53570_A0_L2_ENTRY_OVF_NO_LEARN_STATUSr_ENUM,
    BCM53570_A0_L2_ENTRY_PARITY_CONTROLr_ENUM,
    BCM53570_A0_L2_ENTRY_PARITY_STATUSr_ENUM,
    BCM53570_A0_L2_ENTRY_PARITY_STATUS_0r_ENUM,
    BCM53570_A0_L2_ENTRY_PARITY_STATUS_1r_ENUM,
    BCM53570_A0_L2_HITDA_ONLYm_ENUM,
    BCM53570_A0_L2_HITSA_ONLYm_ENUM,
    BCM53570_A0_L2_HIT_DBGCTRL_0r_ENUM,
    BCM53570_A0_L2_HIT_DBGCTRL_1r_ENUM,
    BCM53570_A0_L2_LEARN_CONTROLr_ENUM,
    BCM53570_A0_L2_MOD_FIFOm_ENUM,
    BCM53570_A0_L2_MOD_FIFO_CNTr_ENUM,
    BCM53570_A0_L2_MOD_FIFO_DBGCTRLr_ENUM,
    BCM53570_A0_L2_MOD_FIFO_RD_PTRr_ENUM,
    BCM53570_A0_L2_MOD_FIFO_WR_PTRr_ENUM,
    BCM53570_A0_L2_NON_LEARNED_MESSAGE_MACSAr_ENUM,
    BCM53570_A0_L2_NON_LEARNED_MESSAGE_VLAN_PORTr_ENUM,
    BCM53570_A0_L2_USER_ENTRYm_ENUM,
    BCM53570_A0_L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM,
    BCM53570_A0_L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM,
    BCM53570_A0_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM,
    BCM53570_A0_L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM,
    BCM53570_A0_L2_USER_ENTRY_CAM_DBGCTRLr_ENUM,
    BCM53570_A0_L2_USER_ENTRY_DATA_DBGCTRLr_ENUM,
    BCM53570_A0_L2_USER_ENTRY_DATA_ONLYm_ENUM,
    BCM53570_A0_L2_USER_ENTRY_DATA_ONLY_PARITY_CONTROLr_ENUM,
    BCM53570_A0_L2_USER_ENTRY_DATA_ONLY_PARITY_STATUSr_ENUM,
    BCM53570_A0_L2_USER_ENTRY_ONLYm_ENUM,
    BCM53570_A0_L3MC_DBGCTRLr_ENUM,
    BCM53570_A0_L3_AUX_HASH_CONTROLr_ENUM,
    BCM53570_A0_L3_DEFIPm_ENUM,
    BCM53570_A0_L3_DEFIP_CAM_BIST_CONFIGr_ENUM,
    BCM53570_A0_L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM,
    BCM53570_A0_L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM,
    BCM53570_A0_L3_DEFIP_CAM_BIST_STATUSr_ENUM,
    BCM53570_A0_L3_DEFIP_CAM_DBGCTRL0r_ENUM,
    BCM53570_A0_L3_DEFIP_CAM_DBGCTRL1r_ENUM,
    BCM53570_A0_L3_DEFIP_CAM_DBGCTRL2r_ENUM,
    BCM53570_A0_L3_DEFIP_CAM_ENABLEr_ENUM,
    BCM53570_A0_L3_DEFIP_DATA_DBGCTRLr_ENUM,
    BCM53570_A0_L3_DEFIP_DATA_ONLYm_ENUM,
    BCM53570_A0_L3_DEFIP_HIT_ONLYm_ENUM,
    BCM53570_A0_L3_DEFIP_ONLYm_ENUM,
    BCM53570_A0_L3_DEFIP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_L3_DEFIP_PARITY_STATUSr_ENUM,
    BCM53570_A0_L3_ECMPm_ENUM,
    BCM53570_A0_L3_ECMP_COUNTm_ENUM,
    BCM53570_A0_L3_ECMP_GROUP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_L3_ECMP_GROUP_PARITY_STATUSr_ENUM,
    BCM53570_A0_L3_ECMP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_L3_ECMP_PARITY_STATUSr_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL00r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL01r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL10r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL11r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL20r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL21r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL30r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL31r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL40r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL41r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL50r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL51r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL60r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL61r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL70r_ENUM,
    BCM53570_A0_L3_ENTRY_DBGCTRL71r_ENUM,
    BCM53570_A0_L3_ENTRY_HIT_ONLYm_ENUM,
    BCM53570_A0_L3_ENTRY_IPV4_MULTICASTm_ENUM,
    BCM53570_A0_L3_ENTRY_IPV4_UNICASTm_ENUM,
    BCM53570_A0_L3_ENTRY_IPV6_MULTICASTm_ENUM,
    BCM53570_A0_L3_ENTRY_IPV6_UNICASTm_ENUM,
    BCM53570_A0_L3_ENTRY_ONLYm_ENUM,
    BCM53570_A0_L3_ENTRY_PARITY_CONTROLr_ENUM,
    BCM53570_A0_L3_ENTRY_PARITY_STATUSr_ENUM,
    BCM53570_A0_L3_ENTRY_PARITY_STATUS_0r_ENUM,
    BCM53570_A0_L3_ENTRY_PARITY_STATUS_1r_ENUM,
    BCM53570_A0_L3_ENTRY_VALID_ONLYm_ENUM,
    BCM53570_A0_L3_IIFm_ENUM,
    BCM53570_A0_L3_IIF_DBGCTRLr_ENUM,
    BCM53570_A0_L3_IIF_PARITY_CONTROLr_ENUM,
    BCM53570_A0_L3_IIF_PARITY_STATUSr_ENUM,
    BCM53570_A0_L3_IPMCm_ENUM,
    BCM53570_A0_L3_IPMC_1m_ENUM,
    BCM53570_A0_L3_IPMC_1_PARITY_CONTROLr_ENUM,
    BCM53570_A0_L3_IPMC_1_PARITY_STATUSr_ENUM,
    BCM53570_A0_L3_IPMC_PARITY_CONTROLr_ENUM,
    BCM53570_A0_L3_IPMC_PARITY_STATUSr_ENUM,
    BCM53570_A0_L3_MTU_VALUESm_ENUM,
    BCM53570_A0_L3_MTU_VALUES_PARITY_CONTROLr_ENUM,
    BCM53570_A0_L3_MTU_VALUES_PARITY_STATUSr_ENUM,
    BCM53570_A0_L3_TUNNEL_CAM_BIST_CONFIGr_ENUM,
    BCM53570_A0_L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM,
    BCM53570_A0_L3_TUNNEL_CAM_BIST_STATUSr_ENUM,
    BCM53570_A0_L3_TUNNEL_CAM_DBGCTRLr_ENUM,
    BCM53570_A0_L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr_ENUM,
    BCM53570_A0_L3_TUNNEL_DATA_ONLY_PARITY_STATUSr_ENUM,
    BCM53570_A0_LINK_LOCAL_MAC_ADDRESSm_ENUM,
    BCM53570_A0_LINK_STATUS_HIr_ENUM,
    BCM53570_A0_LINK_STATUS_LOr_ENUM,
    BCM53570_A0_LMEPm_ENUM,
    BCM53570_A0_LMEP_COMMONr_ENUM,
    BCM53570_A0_LMEP_DAm_ENUM,
    BCM53570_A0_LMEP_DA_PARITY_CONTROLr_ENUM,
    BCM53570_A0_LMEP_DA_PARITY_STATUSr_ENUM,
    BCM53570_A0_LMEP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_LMEP_PARITY_STATUSr_ENUM,
    BCM53570_A0_LOCAL_SW_DISABLE_CTRLr_ENUM,
    BCM53570_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_HIr_ENUM,
    BCM53570_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_LOr_ENUM,
    BCM53570_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_HIr_ENUM,
    BCM53570_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_LOr_ENUM,
    BCM53570_A0_LPORT_TABm_ENUM,
    BCM53570_A0_LPORT_TABLE_ECC_CONTROLr_ENUM,
    BCM53570_A0_LPORT_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_LPORT_TABLE_PARITY_STATUSr_ENUM,
    BCM53570_A0_LWMCOSCELLSETLIMITr_ENUM,
    BCM53570_A0_LWMCOSCELLSETLIMIT_QLAYERr_ENUM,
    BCM53570_A0_MACr_ENUM,
    BCM53570_A0_MACMERGERHOLDCOUNTr_ENUM,
    BCM53570_A0_MACSEC_CNTRLr_ENUM,
    BCM53570_A0_MACSEC_PROG_TX_CRCr_ENUM,
    BCM53570_A0_MAC_0r_ENUM,
    BCM53570_A0_MAC_1r_ENUM,
    BCM53570_A0_MAC_BLOCKm_ENUM,
    BCM53570_A0_MAC_BLOCK_TABLE_PARITY_CONTROLr_ENUM,
    BCM53570_A0_MAC_BLOCK_TABLE_PARITY_STATUSr_ENUM,
    BCM53570_A0_MAC_LIMIT_RAM_DBGCTRL_0r_ENUM,
    BCM53570_A0_MAC_LIMIT_RAM_DBGCTRL_1r_ENUM,
    BCM53570_A0_MAC_MEM_CTRLr_ENUM,
    BCM53570_A0_MAC_MERGE_CLEAR_STATUSr_ENUM,
    BCM53570_A0_MAC_MERGE_CONFIGr_ENUM,
    BCM53570_A0_MAC_MERGE_DEBUG_COUNTERS_DONE_STATUSr_ENUM,
    BCM53570_A0_MAC_MERGE_FRG_CNT_CONFIGr_ENUM,
    BCM53570_A0_MAC_MERGE_MFRM_CONFIGr_ENUM,
    BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_CONFIG_0r_ENUM,
    BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_CONFIG_1r_ENUM,
    BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_0r_ENUM,
    BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_1r_ENUM,
    BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_2r_ENUM,
    BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_3r_ENUM,
    BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_4r_ENUM,
    BCM53570_A0_MAC_MERGE_RX_TIMEOUT_CONFIGr_ENUM,
    BCM53570_A0_MAC_MERGE_SMD_CONFIG_0r_ENUM,
    BCM53570_A0_MAC_MERGE_SMD_CONFIG_1r_ENUM,
    BCM53570_A0_MAC_MERGE_SMD_CONFIG_2r_ENUM,
    BCM53570_A0_MAC_MERGE_STATUSr_ENUM,
    BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_CONFIG_0r_ENUM,
    BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_CONFIG_1r_ENUM,
    BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_0r_ENUM,
    BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_1r_ENUM,
    BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_2r_ENUM,
    BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_3r_ENUM,
    BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_4r_ENUM,
    BCM53570_A0_MAC_MERGE_VERIFY_STATEr_ENUM,
    BCM53570_A0_MAC_MODEr_ENUM,
    BCM53570_A0_MAC_PFC_DAr_ENUM,
    BCM53570_A0_MAC_PFC_DA_0r_ENUM,
    BCM53570_A0_MAC_PFC_DA_1r_ENUM,
    BCM53570_A0_MAC_PFC_OPCODEr_ENUM,
    BCM53570_A0_MAC_PFC_REFRESH_CTRLr_ENUM,
    BCM53570_A0_MAC_PFC_TYPEr_ENUM,
    BCM53570_A0_MAC_SPAREr_ENUM,
    BCM53570_A0_MAC_SPARE0r_ENUM,
    BCM53570_A0_MAC_SPARE1r_ENUM,
    BCM53570_A0_MAID_REDUCTIONm_ENUM,
    BCM53570_A0_MAID_REDUCTION_PARITY_CONTROLr_ENUM,
    BCM53570_A0_MAID_REDUCTION_PARITY_STATUSr_ENUM,
    BCM53570_A0_MAXBUCKETMEMDEBUGr_ENUM,
    BCM53570_A0_MAXBUCKET_FLAGr_ENUM,
    BCM53570_A0_MAXBUCKET_FLAG_QGROUPr_ENUM,
    BCM53570_A0_MAXBUCKET_FLAG_QLAYERr_ENUM,
    BCM53570_A0_MA_INDEXm_ENUM,
    BCM53570_A0_MA_INDEX_PARITY_CONTROLr_ENUM,
    BCM53570_A0_MA_INDEX_PARITY_STATUSr_ENUM,
    BCM53570_A0_MA_STATEm_ENUM,
    BCM53570_A0_MA_STATE_PARITY_CONTROLr_ENUM,
    BCM53570_A0_MA_STATE_PARITY_STATUSr_ENUM,
    BCM53570_A0_MC_CONTROL_1r_ENUM,
    BCM53570_A0_MC_CONTROL_2r_ENUM,
    BCM53570_A0_MC_CONTROL_3r_ENUM,
    BCM53570_A0_MC_CONTROL_4r_ENUM,
    BCM53570_A0_MEMFAILINTMASKr_ENUM,
    BCM53570_A0_MEMFAILINTSTATUSr_ENUM,
    BCM53570_A0_MEMFAILINT_CLRr_ENUM,
    BCM53570_A0_MEMPDACTRr_ENUM,
    BCM53570_A0_MEM_CORRUPT_CTL_BITMAPr_ENUM,
    BCM53570_A0_MEM_ERR_CNT0r_ENUM,
    BCM53570_A0_METER_EGR_PORT_GRANr_ENUM,
    BCM53570_A0_METER_EGR_PORT_GRAN_0r_ENUM,
    BCM53570_A0_METER_EGR_PORT_GRAN_1r_ENUM,
    BCM53570_A0_METER_EGR_PORT_GRAN_2r_ENUM,
    BCM53570_A0_METER_ING_PORT_GRANr_ENUM,
    BCM53570_A0_METER_ING_PORT_GRAN_0r_ENUM,
    BCM53570_A0_METER_ING_PORT_GRAN_1r_ENUM,
    BCM53570_A0_METER_ING_PORT_GRAN_2r_ENUM,
    BCM53570_A0_METER_SOURCE_PRIORITYr_ENUM,
    BCM53570_A0_MII_EEE_DELAY_ENTRY_TIMERr_ENUM,
    BCM53570_A0_MII_EEE_WAKE_TIMERr_ENUM,
    BCM53570_A0_MIML_ETYPEr_ENUM,
    BCM53570_A0_MIML_TPIDr_ENUM,
    BCM53570_A0_MINBUCKETMEMDEBUGr_ENUM,
    BCM53570_A0_MINBUCKET_FLAGr_ENUM,
    BCM53570_A0_MINBUCKET_FLAG_QGROUPr_ENUM,
    BCM53570_A0_MINBUCKET_FLAG_QLAYERr_ENUM,
    BCM53570_A0_MIRROR_CONTROLr_ENUM,
    BCM53570_A0_MISCCONFIGr_ENUM,
    BCM53570_A0_MMUFLUSHCONTROLr_ENUM,
    BCM53570_A0_MMUFLUSHCONTROL_0r_ENUM,
    BCM53570_A0_MMUFLUSHCONTROL_1r_ENUM,
    BCM53570_A0_MMUFLUSHCONTROL_2r_ENUM,
    BCM53570_A0_MMUPORTENABLEr_ENUM,
    BCM53570_A0_MMUPORTENABLE_0r_ENUM,
    BCM53570_A0_MMUPORTENABLE_1r_ENUM,
    BCM53570_A0_MMUPORTENABLE_2r_ENUM,
    BCM53570_A0_MMUPORTTXENABLEr_ENUM,
    BCM53570_A0_MMUPORTTXENABLE_0r_ENUM,
    BCM53570_A0_MMUPORTTXENABLE_1r_ENUM,
    BCM53570_A0_MMUPORTTXENABLE_2r_ENUM,
    BCM53570_A0_MMU_AGING_CTRm_ENUM,
    BCM53570_A0_MMU_AGING_EXPm_ENUM,
    BCM53570_A0_MMU_ARB_TDM_TABLEm_ENUM,
    BCM53570_A0_MMU_CBPCELLHEADERm_ENUM,
    BCM53570_A0_MMU_CBPDATA0m_ENUM,
    BCM53570_A0_MMU_CBPDATA1m_ENUM,
    BCM53570_A0_MMU_CBPDATA2m_ENUM,
    BCM53570_A0_MMU_CBPDATA3m_ENUM,
    BCM53570_A0_MMU_CBPDATA4m_ENUM,
    BCM53570_A0_MMU_CBPDATA5m_ENUM,
    BCM53570_A0_MMU_CBPDATA6m_ENUM,
    BCM53570_A0_MMU_CBPDATA7m_ENUM,
    BCM53570_A0_MMU_CBPPKTHEADER0m_ENUM,
    BCM53570_A0_MMU_CBPPKTHEADER1m_ENUM,
    BCM53570_A0_MMU_CBPPKTHEADER2m_ENUM,
    BCM53570_A0_MMU_CBPPKTHEADER_EXTm_ENUM,
    BCM53570_A0_MMU_CBP_CELL_LINKm_ENUM,
    BCM53570_A0_MMU_CCPm_ENUM,
    BCM53570_A0_MMU_CFAPm_ENUM,
    BCM53570_A0_MMU_FC_RX_ENr_ENUM,
    BCM53570_A0_MMU_FC_TX_ENr_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P10m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P11m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P12m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P13m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P14m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P15m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P16m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P17m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P18m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P19m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P2m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P20m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P21m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P22m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P23m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P24m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P25m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P26m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P27m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P28m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P29m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P3m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P30m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P31m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P32m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P33m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P34m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P35m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P36m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P37m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P38m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P39m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P4m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P40m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P41m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P42m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P43m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P44m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P45m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P46m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P47m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P48m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P49m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P5m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P50m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P51m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P52m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P53m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P54m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P55m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P56m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P57m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P58m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P59m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P6m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P60m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P61m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P62m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P63m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P64m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P65m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P7m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P8m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL0_P9m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P10m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P11m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P12m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P13m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P14m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P15m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P16m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P17m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P18m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P19m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P2m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P20m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P21m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P22m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P23m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P24m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P25m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P26m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P27m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P28m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P29m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P3m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P30m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P31m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P32m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P33m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P34m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P35m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P36m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P37m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P38m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P39m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P4m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P40m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P41m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P42m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P43m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P44m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P45m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P46m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P47m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P48m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P49m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P5m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P50m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P51m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P52m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P53m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P54m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P55m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P56m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P57m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P58m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P59m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P6m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P60m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P61m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P62m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P63m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P64m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P65m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P7m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P8m_ENUM,
    BCM53570_A0_MMU_GATE_CTL_TBL1_P9m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL10m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL11m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL12m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL13m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL14m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL15m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL16m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL17m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL18m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL19m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL2m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL20m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL21m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL22m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL23m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL24m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL25m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL26m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL27m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL28m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL29m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL3m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL30m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL31m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL32m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL33m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL34m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL35m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL36m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL37m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL38m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL39m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL4m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL40m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL41m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL42m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL43m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL44m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL45m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL46m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL47m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL48m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL49m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL5m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL50m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL51m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL52m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL53m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL54m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL55m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL56m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL57m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL58m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL59m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL6m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL60m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL61m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL62m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL63m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL64m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL65m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL7m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL8m_ENUM,
    BCM53570_A0_MMU_IPMC_GROUP_TBL9m_ENUM,
    BCM53570_A0_MMU_IPMC_VLAN_TBLm_ENUM,
    BCM53570_A0_MMU_LLFC_TX_CONFIGr_ENUM,
    BCM53570_A0_MMU_MAX_BUCKET_QGROUPm_ENUM,
    BCM53570_A0_MMU_MAX_BUCKET_QLAYERm_ENUM,
    BCM53570_A0_MMU_MIN_BUCKET_QGROUPm_ENUM,
    BCM53570_A0_MMU_MIN_BUCKET_QLAYERm_ENUM,
    BCM53570_A0_MMU_MISC_STATUSr_ENUM,
    BCM53570_A0_MMU_PORT_PREEMPTION_CONFIGr_ENUM,
    BCM53570_A0_MMU_PORT_TO_LOGIC_PORT_MAPPINGr_ENUM,
    BCM53570_A0_MMU_PORT_TO_PHY_PORT_MAPPINGr_ENUM,
    BCM53570_A0_MMU_STATUSr_ENUM,
    BCM53570_A0_MMU_TSN_DELAYr_ENUM,
    BCM53570_A0_MMU_WRED_AVG_QSIZEm_ENUM,
    BCM53570_A0_MMU_WRED_AVG_QSIZE_QGROUPm_ENUM,
    BCM53570_A0_MMU_WRED_CONFIGm_ENUM,
    BCM53570_A0_MMU_WRED_CONFIG_QGROUPm_ENUM,
    BCM53570_A0_MMU_WRED_DROP_PROFILE_GREENm_ENUM,
    BCM53570_A0_MMU_WRED_DROP_PROFILE_REDm_ENUM,
    BCM53570_A0_MMU_WRED_DROP_PROFILE_YELLOWm_ENUM,
    BCM53570_A0_MMU_WRED_MARK_PROFILE_GREENm_ENUM,
    BCM53570_A0_MMU_WRED_MARK_PROFILE_REDm_ENUM,
    BCM53570_A0_MMU_WRED_MARK_PROFILE_YELLOWm_ENUM,
    BCM53570_A0_MMU_WRED_MARK_THDm_ENUM,
    BCM53570_A0_MMU_XQ0m_ENUM,
    BCM53570_A0_MMU_XQ10m_ENUM,
    BCM53570_A0_MMU_XQ11m_ENUM,
    BCM53570_A0_MMU_XQ12m_ENUM,
    BCM53570_A0_MMU_XQ13m_ENUM,
    BCM53570_A0_MMU_XQ14m_ENUM,
    BCM53570_A0_MMU_XQ15m_ENUM,
    BCM53570_A0_MMU_XQ16m_ENUM,
    BCM53570_A0_MMU_XQ17m_ENUM,
    BCM53570_A0_MMU_XQ18m_ENUM,
    BCM53570_A0_MMU_XQ19m_ENUM,
    BCM53570_A0_MMU_XQ2m_ENUM,
    BCM53570_A0_MMU_XQ20m_ENUM,
    BCM53570_A0_MMU_XQ21m_ENUM,
    BCM53570_A0_MMU_XQ22m_ENUM,
    BCM53570_A0_MMU_XQ23m_ENUM,
    BCM53570_A0_MMU_XQ24m_ENUM,
    BCM53570_A0_MMU_XQ25m_ENUM,
    BCM53570_A0_MMU_XQ26m_ENUM,
    BCM53570_A0_MMU_XQ27m_ENUM,
    BCM53570_A0_MMU_XQ28m_ENUM,
    BCM53570_A0_MMU_XQ29m_ENUM,
    BCM53570_A0_MMU_XQ3m_ENUM,
    BCM53570_A0_MMU_XQ30m_ENUM,
    BCM53570_A0_MMU_XQ31m_ENUM,
    BCM53570_A0_MMU_XQ32m_ENUM,
    BCM53570_A0_MMU_XQ33m_ENUM,
    BCM53570_A0_MMU_XQ34m_ENUM,
    BCM53570_A0_MMU_XQ35m_ENUM,
    BCM53570_A0_MMU_XQ36m_ENUM,
    BCM53570_A0_MMU_XQ37m_ENUM,
    BCM53570_A0_MMU_XQ38m_ENUM,
    BCM53570_A0_MMU_XQ39m_ENUM,
    BCM53570_A0_MMU_XQ4m_ENUM,
    BCM53570_A0_MMU_XQ40m_ENUM,
    BCM53570_A0_MMU_XQ41m_ENUM,
    BCM53570_A0_MMU_XQ42m_ENUM,
    BCM53570_A0_MMU_XQ43m_ENUM,
    BCM53570_A0_MMU_XQ44m_ENUM,
    BCM53570_A0_MMU_XQ45m_ENUM,
    BCM53570_A0_MMU_XQ46m_ENUM,
    BCM53570_A0_MMU_XQ47m_ENUM,
    BCM53570_A0_MMU_XQ48m_ENUM,
    BCM53570_A0_MMU_XQ49m_ENUM,
    BCM53570_A0_MMU_XQ5m_ENUM,
    BCM53570_A0_MMU_XQ50m_ENUM,
    BCM53570_A0_MMU_XQ51m_ENUM,
    BCM53570_A0_MMU_XQ52m_ENUM,
    BCM53570_A0_MMU_XQ53m_ENUM,
    BCM53570_A0_MMU_XQ54m_ENUM,
    BCM53570_A0_MMU_XQ55m_ENUM,
    BCM53570_A0_MMU_XQ56m_ENUM,
    BCM53570_A0_MMU_XQ57m_ENUM,
    BCM53570_A0_MMU_XQ58m_ENUM,
    BCM53570_A0_MMU_XQ59m_ENUM,
    BCM53570_A0_MMU_XQ6m_ENUM,
    BCM53570_A0_MMU_XQ60m_ENUM,
    BCM53570_A0_MMU_XQ61m_ENUM,
    BCM53570_A0_MMU_XQ62m_ENUM,
    BCM53570_A0_MMU_XQ63m_ENUM,
    BCM53570_A0_MMU_XQ64m_ENUM,
    BCM53570_A0_MMU_XQ65m_ENUM,
    BCM53570_A0_MMU_XQ7m_ENUM,
    BCM53570_A0_MMU_XQ8m_ENUM,
    BCM53570_A0_MMU_XQ9m_ENUM,
    BCM53570_A0_MMU_XQFLL0m_ENUM,
    BCM53570_A0_MMU_XQFLL10m_ENUM,
    BCM53570_A0_MMU_XQFLL11m_ENUM,
    BCM53570_A0_MMU_XQFLL12m_ENUM,
    BCM53570_A0_MMU_XQFLL13m_ENUM,
    BCM53570_A0_MMU_XQFLL14m_ENUM,
    BCM53570_A0_MMU_XQFLL15m_ENUM,
    BCM53570_A0_MMU_XQFLL16m_ENUM,
    BCM53570_A0_MMU_XQFLL17m_ENUM,
    BCM53570_A0_MMU_XQFLL18m_ENUM,
    BCM53570_A0_MMU_XQFLL19m_ENUM,
    BCM53570_A0_MMU_XQFLL2m_ENUM,
    BCM53570_A0_MMU_XQFLL20m_ENUM,
    BCM53570_A0_MMU_XQFLL21m_ENUM,
    BCM53570_A0_MMU_XQFLL22m_ENUM,
    BCM53570_A0_MMU_XQFLL23m_ENUM,
    BCM53570_A0_MMU_XQFLL24m_ENUM,
    BCM53570_A0_MMU_XQFLL25m_ENUM,
    BCM53570_A0_MMU_XQFLL26m_ENUM,
    BCM53570_A0_MMU_XQFLL27m_ENUM,
    BCM53570_A0_MMU_XQFLL28m_ENUM,
    BCM53570_A0_MMU_XQFLL29m_ENUM,
    BCM53570_A0_MMU_XQFLL3m_ENUM,
    BCM53570_A0_MMU_XQFLL30m_ENUM,
    BCM53570_A0_MMU_XQFLL31m_ENUM,
    BCM53570_A0_MMU_XQFLL32m_ENUM,
    BCM53570_A0_MMU_XQFLL33m_ENUM,
    BCM53570_A0_MMU_XQFLL34m_ENUM,
    BCM53570_A0_MMU_XQFLL35m_ENUM,
    BCM53570_A0_MMU_XQFLL36m_ENUM,
    BCM53570_A0_MMU_XQFLL37m_ENUM,
    BCM53570_A0_MMU_XQFLL38m_ENUM,
    BCM53570_A0_MMU_XQFLL39m_ENUM,
    BCM53570_A0_MMU_XQFLL4m_ENUM,
    BCM53570_A0_MMU_XQFLL40m_ENUM,
    BCM53570_A0_MMU_XQFLL41m_ENUM,
    BCM53570_A0_MMU_XQFLL42m_ENUM,
    BCM53570_A0_MMU_XQFLL43m_ENUM,
    BCM53570_A0_MMU_XQFLL44m_ENUM,
    BCM53570_A0_MMU_XQFLL45m_ENUM,
    BCM53570_A0_MMU_XQFLL46m_ENUM,
    BCM53570_A0_MMU_XQFLL47m_ENUM,
    BCM53570_A0_MMU_XQFLL48m_ENUM,
    BCM53570_A0_MMU_XQFLL49m_ENUM,
    BCM53570_A0_MMU_XQFLL5m_ENUM,
    BCM53570_A0_MMU_XQFLL50m_ENUM,
    BCM53570_A0_MMU_XQFLL51m_ENUM,
    BCM53570_A0_MMU_XQFLL52m_ENUM,
    BCM53570_A0_MMU_XQFLL53m_ENUM,
    BCM53570_A0_MMU_XQFLL54m_ENUM,
    BCM53570_A0_MMU_XQFLL55m_ENUM,
    BCM53570_A0_MMU_XQFLL56m_ENUM,
    BCM53570_A0_MMU_XQFLL57m_ENUM,
    BCM53570_A0_MMU_XQFLL58m_ENUM,
    BCM53570_A0_MMU_XQFLL59m_ENUM,
    BCM53570_A0_MMU_XQFLL6m_ENUM,
    BCM53570_A0_MMU_XQFLL60m_ENUM,
    BCM53570_A0_MMU_XQFLL61m_ENUM,
    BCM53570_A0_MMU_XQFLL62m_ENUM,
    BCM53570_A0_MMU_XQFLL63m_ENUM,
    BCM53570_A0_MMU_XQFLL64m_ENUM,
    BCM53570_A0_MMU_XQFLL65m_ENUM,
    BCM53570_A0_MMU_XQFLL7m_ENUM,
    BCM53570_A0_MMU_XQFLL8m_ENUM,
    BCM53570_A0_MMU_XQFLL9m_ENUM,
    BCM53570_A0_MODPORT_MAPm_ENUM,
    BCM53570_A0_MODPORT_MAP_EMm_ENUM,
    BCM53570_A0_MODPORT_MAP_EM_PARITY_CONTROLr_ENUM,
    BCM53570_A0_MODPORT_MAP_EM_PARITY_STATUSr_ENUM,
    BCM53570_A0_MODPORT_MAP_IMm_ENUM,
    BCM53570_A0_MODPORT_MAP_IM_PARITY_CONTROLr_ENUM,
    BCM53570_A0_MODPORT_MAP_IM_PARITY_STATUSr_ENUM,
    BCM53570_A0_MODPORT_MAP_SELr_ENUM,
    BCM53570_A0_MODPORT_MAP_SWm_ENUM,
    BCM53570_A0_MODPORT_MAP_SW_PARITY_CONTROLr_ENUM,
    BCM53570_A0_MODPORT_MAP_SW_PARITY_STATUSr_ENUM,
    BCM53570_A0_MOD_FIFO_CNTr_ENUM,
    BCM53570_A0_MSPI_CDRAMr_ENUM,
    BCM53570_A0_MSPI_CDRAM_00r_ENUM,
    BCM53570_A0_MSPI_CDRAM_01r_ENUM,
    BCM53570_A0_MSPI_CDRAM_02r_ENUM,
    BCM53570_A0_MSPI_CDRAM_03r_ENUM,
    BCM53570_A0_MSPI_CDRAM_04r_ENUM,
    BCM53570_A0_MSPI_CDRAM_05r_ENUM,
    BCM53570_A0_MSPI_CDRAM_06r_ENUM,
    BCM53570_A0_MSPI_CDRAM_07r_ENUM,
    BCM53570_A0_MSPI_CDRAM_08r_ENUM,
    BCM53570_A0_MSPI_CDRAM_09r_ENUM,
    BCM53570_A0_MSPI_CDRAM_10r_ENUM,
    BCM53570_A0_MSPI_CDRAM_11r_ENUM,
    BCM53570_A0_MSPI_CDRAM_12r_ENUM,
    BCM53570_A0_MSPI_CDRAM_13r_ENUM,
    BCM53570_A0_MSPI_CDRAM_14r_ENUM,
    BCM53570_A0_MSPI_CDRAM_15r_ENUM,
    BCM53570_A0_MSPI_CPTQPr_ENUM,
    BCM53570_A0_MSPI_ENDQPr_ENUM,
    BCM53570_A0_MSPI_NEWQPr_ENUM,
    BCM53570_A0_MSPI_RXRAMr_ENUM,
    BCM53570_A0_MSPI_RXRAM_00r_ENUM,
    BCM53570_A0_MSPI_RXRAM_01r_ENUM,
    BCM53570_A0_MSPI_RXRAM_02r_ENUM,
    BCM53570_A0_MSPI_RXRAM_03r_ENUM,
    BCM53570_A0_MSPI_RXRAM_04r_ENUM,
    BCM53570_A0_MSPI_RXRAM_05r_ENUM,
    BCM53570_A0_MSPI_RXRAM_06r_ENUM,
    BCM53570_A0_MSPI_RXRAM_07r_ENUM,
    BCM53570_A0_MSPI_RXRAM_08r_ENUM,
    BCM53570_A0_MSPI_RXRAM_09r_ENUM,
    BCM53570_A0_MSPI_RXRAM_10r_ENUM,
    BCM53570_A0_MSPI_RXRAM_11r_ENUM,
    BCM53570_A0_MSPI_RXRAM_12r_ENUM,
    BCM53570_A0_MSPI_RXRAM_13r_ENUM,
    BCM53570_A0_MSPI_RXRAM_14r_ENUM,
    BCM53570_A0_MSPI_RXRAM_15r_ENUM,
    BCM53570_A0_MSPI_RXRAM_16r_ENUM,
    BCM53570_A0_MSPI_RXRAM_17r_ENUM,
    BCM53570_A0_MSPI_RXRAM_18r_ENUM,
    BCM53570_A0_MSPI_RXRAM_19r_ENUM,
    BCM53570_A0_MSPI_RXRAM_20r_ENUM,
    BCM53570_A0_MSPI_RXRAM_21r_ENUM,
    BCM53570_A0_MSPI_RXRAM_22r_ENUM,
    BCM53570_A0_MSPI_RXRAM_23r_ENUM,
    BCM53570_A0_MSPI_RXRAM_24r_ENUM,
    BCM53570_A0_MSPI_RXRAM_25r_ENUM,
    BCM53570_A0_MSPI_RXRAM_26r_ENUM,
    BCM53570_A0_MSPI_RXRAM_27r_ENUM,
    BCM53570_A0_MSPI_RXRAM_28r_ENUM,
    BCM53570_A0_MSPI_RXRAM_29r_ENUM,
    BCM53570_A0_MSPI_RXRAM_30r_ENUM,
    BCM53570_A0_MSPI_RXRAM_31r_ENUM,
    BCM53570_A0_MSPI_SPCR0_LSBr_ENUM,
    BCM53570_A0_MSPI_SPCR0_MSBr_ENUM,
    BCM53570_A0_MSPI_SPCR1_LSBr_ENUM,
    BCM53570_A0_MSPI_SPCR1_MSBr_ENUM,
    BCM53570_A0_MSPI_SPCR2r_ENUM,
    BCM53570_A0_MSPI_STATUSr_ENUM,
    BCM53570_A0_MSPI_TXRAMr_ENUM,
    BCM53570_A0_MSPI_TXRAM_00r_ENUM,
    BCM53570_A0_MSPI_TXRAM_01r_ENUM,
    BCM53570_A0_MSPI_TXRAM_02r_ENUM,
    BCM53570_A0_MSPI_TXRAM_03r_ENUM,
    BCM53570_A0_MSPI_TXRAM_04r_ENUM,
    BCM53570_A0_MSPI_TXRAM_05r_ENUM,
    BCM53570_A0_MSPI_TXRAM_06r_ENUM,
    BCM53570_A0_MSPI_TXRAM_07r_ENUM,
    BCM53570_A0_MSPI_TXRAM_08r_ENUM,
    BCM53570_A0_MSPI_TXRAM_09r_ENUM,
    BCM53570_A0_MSPI_TXRAM_10r_ENUM,
    BCM53570_A0_MSPI_TXRAM_11r_ENUM,
    BCM53570_A0_MSPI_TXRAM_12r_ENUM,
    BCM53570_A0_MSPI_TXRAM_13r_ENUM,
    BCM53570_A0_MSPI_TXRAM_14r_ENUM,
    BCM53570_A0_MSPI_TXRAM_15r_ENUM,
    BCM53570_A0_MSPI_TXRAM_16r_ENUM,
    BCM53570_A0_MSPI_TXRAM_17r_ENUM,
    BCM53570_A0_MSPI_TXRAM_18r_ENUM,
    BCM53570_A0_MSPI_TXRAM_19r_ENUM,
    BCM53570_A0_MSPI_TXRAM_20r_ENUM,
    BCM53570_A0_MSPI_TXRAM_21r_ENUM,
    BCM53570_A0_MSPI_TXRAM_22r_ENUM,
    BCM53570_A0_MSPI_TXRAM_23r_ENUM,
    BCM53570_A0_MSPI_TXRAM_24r_ENUM,
    BCM53570_A0_MSPI_TXRAM_25r_ENUM,
    BCM53570_A0_MSPI_TXRAM_26r_ENUM,
    BCM53570_A0_MSPI_TXRAM_27r_ENUM,
    BCM53570_A0_MSPI_TXRAM_28r_ENUM,
    BCM53570_A0_MSPI_TXRAM_29r_ENUM,
    BCM53570_A0_MSPI_TXRAM_30r_ENUM,
    BCM53570_A0_MSPI_TXRAM_31r_ENUM,
    BCM53570_A0_MTU_PRIORITYr_ENUM,
    BCM53570_A0_MTU_PROFILEm_ENUM,
    BCM53570_A0_MULTI_MEM_ERRr_ENUM,
    BCM53570_A0_MY_STATION_TCAMm_ENUM,
    BCM53570_A0_MY_STATION_TCAM_CAM_BIST_CONFIGr_ENUM,
    BCM53570_A0_MY_STATION_TCAM_CAM_BIST_DBGCTRLr_ENUM,
    BCM53570_A0_MY_STATION_TCAM_CAM_BIST_DBG_DATAr_ENUM,
    BCM53570_A0_MY_STATION_TCAM_CAM_BIST_STATUSr_ENUM,
    BCM53570_A0_MY_STATION_TCAM_CAM_DBGCTRLr_ENUM,
    BCM53570_A0_MY_STATION_TCAM_DATA_DBGCTRLr_ENUM,
    BCM53570_A0_MY_STATION_TCAM_DATA_ONLYm_ENUM,
    BCM53570_A0_MY_STATION_TCAM_DATA_PARITY_CONTROLr_ENUM,
    BCM53570_A0_MY_STATION_TCAM_DATA_PARITY_STATUSr_ENUM,
    BCM53570_A0_MY_STATION_TCAM_ENTRY_ONLYm_ENUM,
    BCM53570_A0_NETID_BITMAPm_ENUM,
    BCM53570_A0_NIV_ETHERTYPEr_ENUM,
    BCM53570_A0_NONUCAST_TRUNK_BLOCK_MASKm_ENUM,
    BCM53570_A0_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr_ENUM,
    BCM53570_A0_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUSr_ENUM,
    BCM53570_A0_NTP_TIME_CONTROLr_ENUM,
    BCM53570_A0_NTP_TIME_FRAC_SEC_LOWERr_ENUM,
    BCM53570_A0_NTP_TIME_FRAC_SEC_UPPERr_ENUM,
    BCM53570_A0_NTP_TIME_FREQ_CONTROLr_ENUM,
    BCM53570_A0_NTP_TIME_LEAP_SEC_CONTROLr_ENUM,
    BCM53570_A0_NTP_TIME_SECr_ENUM,
    BCM53570_A0_OAM_CONTROLr_ENUM,
    BCM53570_A0_OAM_CONTROL_1r_ENUM,
    BCM53570_A0_OAM_CURRENT_TIMEr_ENUM,
    BCM53570_A0_OAM_DROP_CONTROLr_ENUM,
    BCM53570_A0_OAM_LM_COUNTERSm_ENUM,
    BCM53570_A0_OAM_LM_COUNTERS_PARITY_CONTROLr_ENUM,
    BCM53570_A0_OAM_LM_COUNTERS_PARITY_STATUSr_ENUM,
    BCM53570_A0_OAM_LM_CPU_DATA_CONTROLr_ENUM,
    BCM53570_A0_OAM_OPCODE_CONTROL_PROFILEm_ENUM,
    BCM53570_A0_OSC_ENr_ENUM,
    BCM53570_A0_OVF_L2_HITDA_ONLYr_ENUM,
    BCM53570_A0_OVF_L2_HITSA_ONLYr_ENUM,
    BCM53570_A0_PARS_LPORT_N_CPUTS_DBGCTRLr_ENUM,
    BCM53570_A0_PARS_N_VLAN_DBGCTRLr_ENUM,
    BCM53570_A0_PARS_PKT_N_UDF_DBGCTRr_ENUM,
    BCM53570_A0_PARS_SRCTRUNKMAP_DBGCTRLr_ENUM,
    BCM53570_A0_PARS_SRCTRUNKMAP_MODBASE_DBGCTRLr_ENUM,
    BCM53570_A0_PARS_SR_LPORT_PROFILE_CONTROLr_ENUM,
    BCM53570_A0_PAUSE_CONTROLr_ENUM,
    BCM53570_A0_PAUSE_QUANTr_ENUM,
    BCM53570_A0_PAYLOAD_TOS_FNm_ENUM,
    BCM53570_A0_PCIE_RST_CONTROLr_ENUM,
    BCM53570_A0_PERQ_XMT_COUNTER_BASEr_ENUM,
    BCM53570_A0_PER_PORT_AGE_CONTROL_64r_ENUM,
    BCM53570_A0_PER_PORT_REPL_CONTROLr_ENUM,
    BCM53570_A0_PE_ETHERTYPEr_ENUM,
    BCM53570_A0_PFC_XOFF_TIMERr_ENUM,
    BCM53570_A0_PG2TCr_ENUM,
    BCM53570_A0_PGBKPSTATUS_0r_ENUM,
    BCM53570_A0_PGBKPSTATUS_1r_ENUM,
    BCM53570_A0_PGBKPSTATUS_2r_ENUM,
    BCM53570_A0_PGCELLCNTr_ENUM,
    BCM53570_A0_PGCELLLIMITr_ENUM,
    BCM53570_A0_PGDISCARDSETLIMITr_ENUM,
    BCM53570_A0_PGDISCSTATUS_0r_ENUM,
    BCM53570_A0_PGDISCSTATUS_1r_ENUM,
    BCM53570_A0_PGDISCSTATUS_2r_ENUM,
    BCM53570_A0_PGGBLSTATUS_0r_ENUM,
    BCM53570_A0_PGGBLSTATUS_1r_ENUM,
    BCM53570_A0_PGGBLSTATUS_2r_ENUM,
    BCM53570_A0_PGW_CL_CONFIGr_ENUM,
    BCM53570_A0_PGW_CL_ECC_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_INTR_ENABLEr_ENUM,
    BCM53570_A0_PGW_CL_INTR_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_LED_CHAIN_CONFIGr_ENUM,
    BCM53570_A0_PGW_CL_RXFIFO_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_RXFIFO_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_RXFIFO_OVERFLOW_ERRORr_ENUM,
    BCM53570_A0_PGW_CL_RXFIFO_SOFT_RESETr_ENUM,
    BCM53570_A0_PGW_CL_SPARE0_REGr_ENUM,
    BCM53570_A0_PGW_CL_STSFIFO_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_STSFIFO_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_TM0_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_TM10_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_TM11_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_TM1_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_TM2_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_TM3_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_TM4_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_TM5_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_TM6_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_TM7_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_TM8_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_TM9_CONTROLr_ENUM,
    BCM53570_A0_PGW_CL_TXFIFO0_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_TXFIFO0_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_TXFIFO1_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_TXFIFO1_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_TXFIFO2_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_TXFIFO2_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_TXFIFO3_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_TXFIFO3_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_TXFIFO_CTRLr_ENUM,
    BCM53570_A0_PGW_CL_TXFIFO_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_TXFIFO_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_CL_TXFIFO_OVERFLOWr_ENUM,
    BCM53570_A0_PGW_CTRL_0r_ENUM,
    BCM53570_A0_PGW_GE0_MODE_REGr_ENUM,
    BCM53570_A0_PGW_GE1_MODE_REGr_ENUM,
    BCM53570_A0_PGW_GE_CONFIGr_ENUM,
    BCM53570_A0_PGW_GE_ECC_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_INTR_ENABLEr_ENUM,
    BCM53570_A0_PGW_GE_INTR_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_LED_CHAIN_CONFIGr_ENUM,
    BCM53570_A0_PGW_GE_MODE_REGr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO0_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO0_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO0_OVERFLOW_ERRORr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO1_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO1_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO1_OVERFLOW_ERRORr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO2_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO2_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO2_OVERFLOW_ERRORr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO3_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO3_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO3_OVERFLOW_ERRORr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO_OVERFLOW_ERRORr_ENUM,
    BCM53570_A0_PGW_GE_RXFIFO_SOFT_RESETr_ENUM,
    BCM53570_A0_PGW_GE_SPARE0_REGr_ENUM,
    BCM53570_A0_PGW_GE_STSFIFO0_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_STSFIFO0_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_STSFIFO1_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_STSFIFO1_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_STSFIFO2_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_STSFIFO2_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_STSFIFO3_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_STSFIFO3_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_STSFIFO_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_STSFIFO_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_SYNCE_REGr_ENUM,
    BCM53570_A0_PGW_GE_TM0_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM10_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM11_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM12_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM13_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM1_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM2_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM3_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM4_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM5_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM6_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM7_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM8_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TM9_CONTROLr_ENUM,
    BCM53570_A0_PGW_GE_TXFIFO0_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_TXFIFO0_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_TXFIFO1_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_TXFIFO1_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_TXFIFO2_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_TXFIFO2_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_TXFIFO3_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_TXFIFO3_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_TXFIFO_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_TXFIFO_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_GE_TXFIFO_OVERFLOWr_ENUM,
    BCM53570_A0_PGW_XL_CONFIGr_ENUM,
    BCM53570_A0_PGW_XL_ECC_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_INTR_ENABLEr_ENUM,
    BCM53570_A0_PGW_XL_INTR_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_LED_CHAIN_CONFIGr_ENUM,
    BCM53570_A0_PGW_XL_RXFIFO_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_RXFIFO_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_RXFIFO_OVERFLOW_ERRORr_ENUM,
    BCM53570_A0_PGW_XL_RXFIFO_SOFT_RESETr_ENUM,
    BCM53570_A0_PGW_XL_SPARE0_REGr_ENUM,
    BCM53570_A0_PGW_XL_STSFIFO_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_STSFIFO_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_TM0_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM10_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM11_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM12_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM13_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM1_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM2_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM3_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM4_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM5_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM6_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM7_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM8_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TM9_CONTROLr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO0_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO0_ECC_DBE_STATUS_Hr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO0_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO0_ECC_SBE_STATUS_Hr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO1_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO1_ECC_DBE_STATUS_Hr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO1_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO1_ECC_SBE_STATUS_Hr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO2_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO2_ECC_DBE_STATUS_Hr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO2_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO2_ECC_SBE_STATUS_Hr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO3_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO3_ECC_DBE_STATUS_Hr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO3_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO3_ECC_SBE_STATUS_Hr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO_CTRLr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO_ECC_DBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO_ECC_DBE_STATUS_Hr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO_ECC_SBE_STATUSr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO_ECC_SBE_STATUS_Hr_ENUM,
    BCM53570_A0_PGW_XL_TXFIFO_OVERFLOWr_ENUM,
    BCM53570_A0_PG_CTRL0r_ENUM,
    BCM53570_A0_PG_CTRL1r_ENUM,
    BCM53570_A0_PKTAGINGLIMIT_r_ENUM,
    BCM53570_A0_PKTAGINGTIMERr_ENUM,
    BCM53570_A0_PKTBKPSTATUSr_ENUM,
    BCM53570_A0_PKTBKPSTATUS_0r_ENUM,
    BCM53570_A0_PKTBKPSTATUS_1r_ENUM,
    BCM53570_A0_PKTBKPSTATUS_2r_ENUM,
    BCM53570_A0_PKTHDR_ERR_CNTr_ENUM,
    BCM53570_A0_PKTMAXBUCKETr_ENUM,
    BCM53570_A0_PKTMAXBUCKETCONFIGr_ENUM,
    BCM53570_A0_PKTPORTMAXBUCKETr_ENUM,
    BCM53570_A0_PKTPORTMAXBUCKETCONFIGr_ENUM,
    BCM53570_A0_PKTSHAPECONFIGr_ENUM,
    BCM53570_A0_PORT_BRIDGE_BMAP_HI_64r_ENUM,
    BCM53570_A0_PORT_BRIDGE_BMAP_LO_64r_ENUM,
    BCM53570_A0_PORT_BRIDGE_MIRROR_BMAP_HIr_ENUM,
    BCM53570_A0_PORT_BRIDGE_MIRROR_BMAP_LOr_ENUM,
    BCM53570_A0_PORT_COS_MAPm_ENUM,
    BCM53570_A0_PORT_OR_TRUNK_MAC_COUNTm_ENUM,
    BCM53570_A0_PORT_OR_TRUNK_MAC_LIMITm_ENUM,
    BCM53570_A0_PORT_TABm_ENUM,
    BCM53570_A0_PORT_TABLE_ECC_CONTROLr_ENUM,
    BCM53570_A0_PORT_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_PORT_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_PPPEMPTYSTATUSr_ENUM,
    BCM53570_A0_PPPEMPTYSTATUS_0r_ENUM,
    BCM53570_A0_PPPEMPTYSTATUS_1r_ENUM,
    BCM53570_A0_PPPEMPTYSTATUS_2r_ENUM,
    BCM53570_A0_PRI2COS_PFCr_ENUM,
    BCM53570_A0_PRIORITY_CONTROLr_ENUM,
    BCM53570_A0_PROTOCOL_PKT_CONTROLr_ENUM,
    BCM53570_A0_PTP_DOMAIN_ID_MAPr_ENUM,
    BCM53570_A0_PTP_LOCKr_ENUM,
    BCM53570_A0_RDBGC0r_ENUM,
    BCM53570_A0_RDBGC0_SELECTr_ENUM,
    BCM53570_A0_RDBGC1r_ENUM,
    BCM53570_A0_RDBGC1_SELECTr_ENUM,
    BCM53570_A0_RDBGC2r_ENUM,
    BCM53570_A0_RDBGC2_SELECTr_ENUM,
    BCM53570_A0_RDBGC3r_ENUM,
    BCM53570_A0_RDBGC3_SELECTr_ENUM,
    BCM53570_A0_RDBGC4r_ENUM,
    BCM53570_A0_RDBGC4_SELECTr_ENUM,
    BCM53570_A0_RDBGC5r_ENUM,
    BCM53570_A0_RDBGC5_SELECTr_ENUM,
    BCM53570_A0_RDBGC6r_ENUM,
    BCM53570_A0_RDBGC6_SELECTr_ENUM,
    BCM53570_A0_RDBGC7r_ENUM,
    BCM53570_A0_RDBGC7_SELECTr_ENUM,
    BCM53570_A0_RDBGC8r_ENUM,
    BCM53570_A0_RDBGC8_SELECTr_ENUM,
    BCM53570_A0_RDBGC_SELECT_2r_ENUM,
    BCM53570_A0_RDISCr_ENUM,
    BCM53570_A0_REMOTE_CPU_DA_LSr_ENUM,
    BCM53570_A0_REMOTE_CPU_DA_MSr_ENUM,
    BCM53570_A0_REMOTE_CPU_LENGTH_TYPEr_ENUM,
    BCM53570_A0_REMOTE_PFC_CNTr_ENUM,
    BCM53570_A0_REMOTE_PFC_STATEr_ENUM,
    BCM53570_A0_REMOTE_PFC_XOFF_TC_TIME_OUTr_ENUM,
    BCM53570_A0_REMOTE_PFC_XOFF_TIME_TICK_SELr_ENUM,
    BCM53570_A0_RESCAL1_CTRL_0r_ENUM,
    BCM53570_A0_RESCAL1_STATUS_0r_ENUM,
    BCM53570_A0_RESCAL2_CTRL_0r_ENUM,
    BCM53570_A0_RESCAL2_STATUS_0r_ENUM,
    BCM53570_A0_RESCAL_CTRL_0r_ENUM,
    BCM53570_A0_RESCAL_STATUS_0r_ENUM,
    BCM53570_A0_RESPONSIVE_PROTOCOL_MATCHm_ENUM,
    BCM53570_A0_RIPC4r_ENUM,
    BCM53570_A0_RIPC6r_ENUM,
    BCM53570_A0_RIPD4r_ENUM,
    BCM53570_A0_RIPD6r_ENUM,
    BCM53570_A0_RIPHE4r_ENUM,
    BCM53570_A0_RIPHE6r_ENUM,
    BCM53570_A0_RMEPm_ENUM,
    BCM53570_A0_RMEP_MA_STATE_REFRESH_INDEXr_ENUM,
    BCM53570_A0_RMEP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_RMEP_PARITY_STATUSr_ENUM,
    BCM53570_A0_RPORTDr_ENUM,
    BCM53570_A0_RSEL1_RAM_DBGCTRLr_ENUM,
    BCM53570_A0_RSEL1_RAM_DBGCTRL_2r_ENUM,
    BCM53570_A0_RSEL1_RAM_DBGCTRL_3r_ENUM,
    BCM53570_A0_RSEL1_RAM_DBGCTRL_4r_ENUM,
    BCM53570_A0_RSEL2_RAM_DBGCTRLr_ENUM,
    BCM53570_A0_RSEL2_RAM_DBGCTRL_1r_ENUM,
    BCM53570_A0_RTAG7_FLOW_BASED_HASHm_ENUM,
    BCM53570_A0_RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr_ENUM,
    BCM53570_A0_RTAG7_FLOW_BASED_HASH_PARITY_STATUSr_ENUM,
    BCM53570_A0_RTAG7_FLOW_PORT_HASH_CONTROL_DBGCTRLr_ENUM,
    BCM53570_A0_RTAG7_HASH_CONTROLr_ENUM,
    BCM53570_A0_RTAG7_HASH_CONTROL_2r_ENUM,
    BCM53570_A0_RTAG7_HASH_CONTROL_3r_ENUM,
    BCM53570_A0_RTAG7_HASH_FIELD_BMAP_1r_ENUM,
    BCM53570_A0_RTAG7_HASH_FIELD_BMAP_2r_ENUM,
    BCM53570_A0_RTAG7_HASH_FIELD_BMAP_3r_ENUM,
    BCM53570_A0_RTAG7_HASH_FIELD_BMAP_5r_ENUM,
    BCM53570_A0_RTAG7_HASH_SEED_Ar_ENUM,
    BCM53570_A0_RTAG7_HASH_SEED_Br_ENUM,
    BCM53570_A0_RTAG7_HASH_SELr_ENUM,
    BCM53570_A0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM,
    BCM53570_A0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM,
    BCM53570_A0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM,
    BCM53570_A0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM,
    BCM53570_A0_RTAG7_PORT_BASED_HASHm_ENUM,
    BCM53570_A0_RTAG7_PORT_BASED_HASH_PARITY_CONTROLr_ENUM,
    BCM53570_A0_RTAG7_PORT_BASED_HASH_PARITY_STATUSr_ENUM,
    BCM53570_A0_RTAG7_ROCEV1_HASH_FIELD_BMAPr_ENUM,
    BCM53570_A0_RTAG7_ROCEV2_HASH_FIELD_BMAPr_ENUM,
    BCM53570_A0_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM,
    BCM53570_A0_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM,
    BCM53570_A0_RUCr_ENUM,
    BCM53570_A0_RXFIFO_STATr_ENUM,
    BCM53570_A0_RX_DCB_ENUM,
    BCM53570_A0_RX_PAUSE_QUANTA_SCALEr_ENUM,
    BCM53570_A0_SER_ACC_TYPE_MAPm_ENUM,
    BCM53570_A0_SER_CONFIG_REGr_ENUM,
    BCM53570_A0_SER_ERROR_0r_ENUM,
    BCM53570_A0_SER_ERROR_1r_ENUM,
    BCM53570_A0_SER_MEMORYm_ENUM,
    BCM53570_A0_SER_MISSED_EVENTr_ENUM,
    BCM53570_A0_SER_RANGE_0_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_0_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_0_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_0_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_0_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_0_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_0_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_0_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_0_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_0_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_0_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_10_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_10_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_10_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_10_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_10_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_10_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_10_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_10_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_10_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_10_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_10_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_11_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_11_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_11_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_11_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_11_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_11_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_11_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_11_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_11_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_11_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_11_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_12_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_12_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_12_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_12_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_12_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_12_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_12_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_12_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_12_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_12_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_12_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_13_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_13_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_13_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_13_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_13_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_13_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_13_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_13_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_13_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_13_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_13_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_14_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_14_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_14_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_14_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_14_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_14_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_14_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_14_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_14_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_14_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_14_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_15_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_15_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_15_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_15_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_15_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_15_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_15_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_15_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_15_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_15_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_15_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_16_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_16_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_16_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_16_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_16_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_16_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_16_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_16_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_16_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_16_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_16_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_17_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_17_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_17_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_17_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_17_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_17_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_17_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_17_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_17_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_17_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_17_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_18_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_18_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_18_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_18_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_18_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_18_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_18_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_18_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_18_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_18_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_18_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_19_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_19_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_19_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_19_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_19_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_19_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_19_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_19_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_19_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_19_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_19_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_1_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_1_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_1_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_1_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_1_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_1_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_1_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_1_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_1_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_1_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_1_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_20_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_20_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_20_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_20_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_20_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_20_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_20_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_20_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_20_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_20_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_20_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_21_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_21_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_21_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_21_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_21_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_21_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_21_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_21_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_21_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_21_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_21_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_22_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_22_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_22_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_22_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_22_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_22_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_22_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_22_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_22_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_22_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_22_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_23_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_23_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_23_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_23_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_23_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_23_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_23_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_23_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_23_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_23_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_23_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_24_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_24_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_24_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_24_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_24_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_24_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_24_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_24_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_24_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_24_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_24_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_25_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_25_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_25_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_25_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_25_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_25_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_25_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_25_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_25_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_25_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_25_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_26_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_26_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_26_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_26_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_26_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_26_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_26_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_26_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_26_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_26_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_26_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_27_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_27_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_27_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_27_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_27_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_27_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_27_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_27_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_27_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_27_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_27_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_28_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_28_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_28_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_28_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_28_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_28_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_28_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_28_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_28_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_28_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_28_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_29_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_29_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_29_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_29_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_29_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_29_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_29_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_29_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_29_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_29_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_29_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_2_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_2_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_2_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_2_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_2_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_2_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_2_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_2_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_2_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_2_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_2_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_30_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_30_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_30_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_30_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_30_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_30_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_30_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_30_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_30_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_30_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_30_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_31_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_31_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_31_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_31_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_31_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_31_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_31_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_31_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_31_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_31_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_31_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_3_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_3_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_3_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_3_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_3_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_3_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_3_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_3_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_3_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_3_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_3_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_4_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_4_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_4_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_4_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_4_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_4_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_4_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_4_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_4_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_4_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_4_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_5_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_5_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_5_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_5_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_5_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_5_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_5_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_5_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_5_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_5_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_5_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_6_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_6_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_6_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_6_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_6_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_6_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_6_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_6_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_6_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_6_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_6_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_7_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_7_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_7_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_7_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_7_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_7_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_7_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_7_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_7_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_7_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_7_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_8_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_8_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_8_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_8_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_8_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_8_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_8_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_8_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_8_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_8_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_8_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_9_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_9_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_9_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_9_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_9_PROT_WORDr_ENUM,
    BCM53570_A0_SER_RANGE_9_PROT_WORD_0r_ENUM,
    BCM53570_A0_SER_RANGE_9_PROT_WORD_1r_ENUM,
    BCM53570_A0_SER_RANGE_9_PROT_WORD_2r_ENUM,
    BCM53570_A0_SER_RANGE_9_PROT_WORD_3r_ENUM,
    BCM53570_A0_SER_RANGE_9_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_9_STARTr_ENUM,
    BCM53570_A0_SER_RANGE_ADDR_BITSr_ENUM,
    BCM53570_A0_SER_RANGE_CONFIGr_ENUM,
    BCM53570_A0_SER_RANGE_DISABLEr_ENUM,
    BCM53570_A0_SER_RANGE_ENABLEr_ENUM,
    BCM53570_A0_SER_RANGE_ENDr_ENUM,
    BCM53570_A0_SER_RANGE_RESULTr_ENUM,
    BCM53570_A0_SER_RANGE_STARTr_ENUM,
    BCM53570_A0_SER_RESULT_0m_ENUM,
    BCM53570_A0_SER_RESULT_1m_ENUM,
    BCM53570_A0_SER_RESULT_DATA_0m_ENUM,
    BCM53570_A0_SER_RESULT_DATA_1m_ENUM,
    BCM53570_A0_SER_RESULT_EXPECTED_0m_ENUM,
    BCM53570_A0_SER_RESULT_EXPECTED_1m_ENUM,
    BCM53570_A0_SER_RESULT_MEM_LVMr_ENUM,
    BCM53570_A0_SER_RESULT_MEM_TMr_ENUM,
    BCM53570_A0_SER_RING_ERR_CTRLr_ENUM,
    BCM53570_A0_SET_BASE_TIME_ERRORr_ENUM,
    BCM53570_A0_SET_BASE_TIME_ERROR_0r_ENUM,
    BCM53570_A0_SET_BASE_TIME_ERROR_1r_ENUM,
    BCM53570_A0_SET_BASE_TIME_ERROR_2r_ENUM,
    BCM53570_A0_SET_BASE_TIME_ERROR_CLRr_ENUM,
    BCM53570_A0_SET_BASE_TIME_ERROR_CLR_0r_ENUM,
    BCM53570_A0_SET_BASE_TIME_ERROR_CLR_1r_ENUM,
    BCM53570_A0_SET_BASE_TIME_ERROR_CLR_2r_ENUM,
    BCM53570_A0_SET_NEXT_CYCLE_TIME_ERRORr_ENUM,
    BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_0r_ENUM,
    BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_1r_ENUM,
    BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_2r_ENUM,
    BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_CLRr_ENUM,
    BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_CLR_0r_ENUM,
    BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_CLR_1r_ENUM,
    BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_CLR_2r_ENUM,
    BCM53570_A0_SFD_OFFSETr_ENUM,
    BCM53570_A0_SFLOW_EGR_RAND_SEEDr_ENUM,
    BCM53570_A0_SFLOW_EGR_THRESHOLDr_ENUM,
    BCM53570_A0_SFLOW_ING_RAND_SEEDr_ENUM,
    BCM53570_A0_SFLOW_ING_THRESHOLDr_ENUM,
    BCM53570_A0_SHAPING_MEM_WR_MODEr_ENUM,
    BCM53570_A0_SHAPING_Q_GRANr_ENUM,
    BCM53570_A0_SHAPING_Q_GRAN_QGROUPr_ENUM,
    BCM53570_A0_SHAPING_Q_GRAN_QLAYER_MAX0r_ENUM,
    BCM53570_A0_SHAPING_Q_GRAN_QLAYER_MAX1r_ENUM,
    BCM53570_A0_SHAPING_Q_GRAN_QLAYER_MIN0r_ENUM,
    BCM53570_A0_SHAPING_Q_GRAN_QLAYER_MIN1r_ENUM,
    BCM53570_A0_SHAPING_REF_FAILr_ENUM,
    BCM53570_A0_SHARED_POOL_CTRLr_ENUM,
    BCM53570_A0_SHARED_POOL_CTRL_EXT1r_ENUM,
    BCM53570_A0_SHARED_POOL_CTRL_EXT2r_ENUM,
    BCM53570_A0_SMBUS_TIMING_CONFIG_2r_ENUM,
    BCM53570_A0_SOFTRESETPBMr_ENUM,
    BCM53570_A0_SOFTRESETPBM_0r_ENUM,
    BCM53570_A0_SOFTRESETPBM_1r_ENUM,
    BCM53570_A0_SOFTRESETPBM_2r_ENUM,
    BCM53570_A0_SOFTWARE_BLOCKMAP_ENUM,
    BCM53570_A0_SOME_RDI_DEFECT_STATUSr_ENUM,
    BCM53570_A0_SOME_RMEP_CCM_DEFECT_STATUSr_ENUM,
    BCM53570_A0_SOURCE_TRUNK_MAP_MODBASEm_ENUM,
    BCM53570_A0_SOURCE_TRUNK_MAP_MODBASE_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SOURCE_TRUNK_MAP_MODBASE_PARITY_STATUSr_ENUM,
    BCM53570_A0_SOURCE_TRUNK_MAP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SOURCE_TRUNK_MAP_PARITY_STATUSr_ENUM,
    BCM53570_A0_SOURCE_TRUNK_MAP_TABLEm_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY0_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY10_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY11_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY12_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY13_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY14_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY15_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY16_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY17_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY18_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY19_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY1_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY20_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY21_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY22_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY23_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY24_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY25_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY26_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY27_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY28_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY29_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY2_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY30_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY31_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY32_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY33_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY34_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY35_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY36_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY37_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY38_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY39_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY3_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY4_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY5_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY6_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY7_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY8_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPEED_LIMIT_ENTRY9_PHYSICAL_PORT_NUMBERr_ENUM,
    BCM53570_A0_SPL_CALIBr_ENUM,
    BCM53570_A0_SPL_CALIB_0r_ENUM,
    BCM53570_A0_SPL_CALIB_1r_ENUM,
    BCM53570_A0_SPL_CALIB_2r_ENUM,
    BCM53570_A0_SPL_FREQ_MON_ENr_ENUM,
    BCM53570_A0_SPL_FREQ_MON_EN_0r_ENUM,
    BCM53570_A0_SPL_FREQ_MON_EN_1r_ENUM,
    BCM53570_A0_SPL_FREQ_MON_EN_2r_ENUM,
    BCM53570_A0_SPL_HIGH_THRESHr_ENUM,
    BCM53570_A0_SPL_HIGH_THRESH_0r_ENUM,
    BCM53570_A0_SPL_HIGH_THRESH_1r_ENUM,
    BCM53570_A0_SPL_HIGH_THRESH_2r_ENUM,
    BCM53570_A0_SPL_LOW_THRESHr_ENUM,
    BCM53570_A0_SPL_LOW_THRESH_0r_ENUM,
    BCM53570_A0_SPL_LOW_THRESH_1r_ENUM,
    BCM53570_A0_SPL_LOW_THRESH_2r_ENUM,
    BCM53570_A0_SPL_MONITOR_POINTr_ENUM,
    BCM53570_A0_SPL_MONITOR_POINT_0r_ENUM,
    BCM53570_A0_SPL_MONITOR_POINT_1r_ENUM,
    BCM53570_A0_SPL_MONITOR_POINT_2r_ENUM,
    BCM53570_A0_SPL_RST_CNT_THRESHr_ENUM,
    BCM53570_A0_SPL_RST_CNT_THRESH_0r_ENUM,
    BCM53570_A0_SPL_RST_CNT_THRESH_1r_ENUM,
    BCM53570_A0_SPL_RST_CNT_THRESH_2r_ENUM,
    BCM53570_A0_SPL_RST_CNT_THRESH_3r_ENUM,
    BCM53570_A0_SPL_RST_CNT_VALr_ENUM,
    BCM53570_A0_SPL_RST_CNT_VAL_0r_ENUM,
    BCM53570_A0_SPL_RST_CNT_VAL_1r_ENUM,
    BCM53570_A0_SPL_RST_CNT_VAL_2r_ENUM,
    BCM53570_A0_SPL_RST_CNT_VAL_3r_ENUM,
    BCM53570_A0_SPL_RST_MON_ENr_ENUM,
    BCM53570_A0_SPL_RST_MON_EN_0r_ENUM,
    BCM53570_A0_SPL_RST_MON_EN_1r_ENUM,
    BCM53570_A0_SPL_RST_MON_EN_2r_ENUM,
    BCM53570_A0_SPL_RST_MON_EN_3r_ENUM,
    BCM53570_A0_SPL_WDOGr_ENUM,
    BCM53570_A0_SPL_WIN_CNT_THRESHr_ENUM,
    BCM53570_A0_SPL_WIN_CNT_THRESH_0r_ENUM,
    BCM53570_A0_SPL_WIN_CNT_THRESH_1r_ENUM,
    BCM53570_A0_SPL_WIN_CNT_THRESH_2r_ENUM,
    BCM53570_A0_SPL_WIN_CNT_THRESH_3r_ENUM,
    BCM53570_A0_SPL_WIN_CNT_VALr_ENUM,
    BCM53570_A0_SPL_WIN_CNT_VAL_0r_ENUM,
    BCM53570_A0_SPL_WIN_CNT_VAL_1r_ENUM,
    BCM53570_A0_SPL_WIN_CNT_VAL_2r_ENUM,
    BCM53570_A0_SPL_WIN_CNT_VAL_3r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_1r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_2r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_3r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_4r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_5r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_6r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_7r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_8r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_CTRLr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_DATA_1_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_DATA_2_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_DATA_3_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_DATA_4_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_DATA_5_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_DATA_6_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_DATA_7_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_DATA_8_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_DATA_9_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_DATA_MASK_1r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_DATA_MASK_2r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_DPA_CFGr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_KCBARr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_KCECCr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_KEY_1_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_KEY_2_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_KEY_3_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_KEY_4_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_KEY_5_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_KEY_6_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_KEY_7_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_KEY_8_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_KEY_9_SEEDr_ENUM,
    BCM53570_A0_SPUM_APB_REGS_RAND_STALL_1r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_RAND_STALL_2r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_RDI_1r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_RDI_2r_ENUM,
    BCM53570_A0_SPUM_APB_REGS_STATr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_AXI_ACCESSr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_AXI_DBG0r_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_AXI_DBG1r_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_AXI_REACTr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_DMA_CTLr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_DMA_STATr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_FIFO_INr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_FIFO_OUTr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_FIFO_STATr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_INT_MASKr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_INT_STATr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_IN_DMA_SIZEr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_OUT_DMA_SIZEr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_VIO_ADDR_STATr_ENUM,
    BCM53570_A0_SPUM_AXI_REGS_VIO_CTL_STATr_ENUM,
    BCM53570_A0_SRC_MODID_BLOCKm_ENUM,
    BCM53570_A0_SRC_MODID_BLOCK_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SRC_MODID_BLOCK_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_AGING_TIMERr_ENUM,
    BCM53570_A0_SR_EGR_COUNTER_PROFILEm_ENUM,
    BCM53570_A0_SR_EGR_ING_PORTm_ENUM,
    BCM53570_A0_SR_EGR_PORTm_ENUM,
    BCM53570_A0_SR_ETHERTYPESm_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL0m_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL0_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL0_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL1m_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL1_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL1_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL2m_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL2_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL2_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL3m_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL3_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL3_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL4m_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL4_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL4_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL5m_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL5_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL5_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL6m_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL6_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL6_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL7m_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL7_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL7_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_POOL_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_OWN_RXr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RXr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_DUPLICATESr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_ERRORr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_OUTOFORDERr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_PASSEDr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_TAGGEDr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_TAG_ERRORr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_WRONG_LANr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_TXr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_TX_TAGGEDr_ENUM,
    BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_UNEXPECTED_FRAMEr_ENUM,
    BCM53570_A0_SR_FLOW_EGR_COUNTER_CONTROLm_ENUM,
    BCM53570_A0_SR_FLOW_EGR_COUNTER_CONTROL_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_FLOW_ING_COUNTER_CONTROLm_ENUM,
    BCM53570_A0_SR_FLOW_ING_COUNTER_CONTROL_ECC_CONTROLr_ENUM,
    BCM53570_A0_SR_FLOW_ING_COUNTER_CONTROL_ECC_STATUSr_ENUM,
    BCM53570_A0_SR_FLOW_ING_COUNTER_CONTROL_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_FLOW_THRESHOLD_MTU_ERRORr_ENUM,
    BCM53570_A0_SR_FLOW_THRESHOLD_PROXY_MAC_ERRORr_ENUM,
    BCM53570_A0_SR_FLOW_THRESHOLD_SN_WINDOW_RESETr_ENUM,
    BCM53570_A0_SR_FLOW_THRESHOLD_STU_ERRORr_ENUM,
    BCM53570_A0_SR_FLOW_THRESHOLD_TX_MTU_ERRORr_ENUM,
    BCM53570_A0_SR_FLOW_THRESHOLD_TX_STU_ERRORr_ENUM,
    BCM53570_A0_SR_ING_COUNTER_PROFILEm_ENUM,
    BCM53570_A0_SR_ING_EGR_PORTm_ENUM,
    BCM53570_A0_SR_ING_EGR_TRUNKm_ENUM,
    BCM53570_A0_SR_L2_ENTRYm_ENUM,
    BCM53570_A0_SR_LPORT_PROFILE_TABLE_ECC_CONTROLr_ENUM,
    BCM53570_A0_SR_LPORT_PROFILE_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_SR_LPORT_PROFILE_TABLE_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_LPORT_TABm_ENUM,
    BCM53570_A0_SR_MAC_LEARNINGm_ENUM,
    BCM53570_A0_SR_MAC_LEARNING_VALIDm_ENUM,
    BCM53570_A0_SR_MAC_PROXY_PROFILEm_ENUM,
    BCM53570_A0_SR_MAC_PROXY_PROFILE_ECC_CONTROLr_ENUM,
    BCM53570_A0_SR_MAC_PROXY_PROFILE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_SR_MAC_PROXY_PROFILE_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_OUT_OF_ORDER_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_OWN_RXm_ENUM,
    BCM53570_A0_SR_PORT_COUNT_OWN_RX_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_OWN_RX_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RXm_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_DUPLICATESm_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_DUPLICATES_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_DUPLICATES_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_ERRORm_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_ERROR_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_ERROR_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_LOST_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_LOST_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_OUTOFORDERm_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_OUTOFORDER_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_OUTOFORDER_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_PASSEDm_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_PASSED_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_PASSED_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_TAGGEDm_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_TAGGED_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_TAGGED_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_TAG_ERRORm_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_TAG_ERROR_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_TAG_ERROR_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_WRONG_LANm_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_WRONG_LAN_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_RX_WRONG_LAN_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_OWN_RXr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_PROXY_MAC_ERRORr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RXr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_DUPLICATESr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_ERRORr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_OUTOFORDERr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_PASSEDr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_TAGGEDr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_TAG_ERRORr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_WRONG_LANr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_TXr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_TX_TAGGEDr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_THRESHOLD_UNEXPECTED_FRAMEr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_TXm_ENUM,
    BCM53570_A0_SR_PORT_COUNT_TX_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_TX_TAGGEDm_ENUM,
    BCM53570_A0_SR_PORT_COUNT_TX_TAGGED_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_UNEXPECTED_FRAMEm_ENUM,
    BCM53570_A0_SR_PORT_COUNT_UNEXPECTED_FRAME_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_COUNT_UNEXPECTED_FRAME_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_MTU_ERRORm_ENUM,
    BCM53570_A0_SR_PORT_MTU_ERROR_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_MTU_ERROR_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_PROXY_MAC_ERRORm_ENUM,
    BCM53570_A0_SR_PORT_PROXY_MAC_ERROR_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_PROXY_MAC_ERROR_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_SN_WINDOW_RESETm_ENUM,
    BCM53570_A0_SR_PORT_SN_WINDOW_RESET_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_SN_WINDOW_RESET_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_STU_ERRORm_ENUM,
    BCM53570_A0_SR_PORT_STU_ERROR_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_STU_ERROR_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_TABLEm_ENUM,
    BCM53570_A0_SR_PORT_TABLE_ECC_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_TABLE_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_SR_PORT_TABLE_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_SR_PORT_TABLE_RAM_CONTROLr_ENUM,
    BCM53570_A0_SR_PORT_THRESHOLD_MTU_ERRORr_ENUM,
    BCM53570_A0_SR_PORT_THRESHOLD_SN_WINDOW_RESETr_ENUM,
    BCM53570_A0_SR_PORT_THRESHOLD_STU_ERRORr_ENUM,
    BCM53570_A0_SR_PORT_THRESHOLD_TX_MTU_ERRORr_ENUM,
    BCM53570_A0_SR_PORT_THRESHOLD_TX_STU_ERRORr_ENUM,
    BCM53570_A0_SR_PORT_TX_MTU_ERRORm_ENUM,
    BCM53570_A0_SR_PORT_TX_MTU_ERROR_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PORT_TX_STU_ERRORm_ENUM,
    BCM53570_A0_SR_PORT_TX_STU_ERROR_PARITY_STATUSr_ENUM,
    BCM53570_A0_SR_PRI_OFFSETm_ENUM,
    BCM53570_A0_SR_RXm_ENUM,
    BCM53570_A0_SR_RX_FLOW_ID_CONTROLr_ENUM,
    BCM53570_A0_SR_RX_FLOW_ID_POOLm_ENUM,
    BCM53570_A0_SR_RX_FLOW_ID_POOL_ECC_CONTROLr_ENUM,
    BCM53570_A0_SR_RX_FLOW_ID_POOL_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_SR_RX_FLOW_ID_POOL_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_SR_RX_FLOW_ID_POOL_RAM_CONTROLr_ENUM,
    BCM53570_A0_SR_RX_LINK_LIST_STATUSr_ENUM,
    BCM53570_A0_SR_SN_HISTORY_0m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_1m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_10m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_11m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_12m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_13m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_14m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_15m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_2m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_3m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_4m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_5m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_6m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_7m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_8m_ENUM,
    BCM53570_A0_SR_SN_HISTORY_9m_ENUM,
    BCM53570_A0_SR_SUPERVISORY_MAC_ADDRESSm_ENUM,
    BCM53570_A0_SR_SUPERVISORY_MAC_ADDRESS_DOT1CBm_ENUM,
    BCM53570_A0_SR_TXm_ENUM,
    BCM53570_A0_SR_TX_FLOW_ID_CONTROLr_ENUM,
    BCM53570_A0_SR_TX_FLOW_ID_POOLm_ENUM,
    BCM53570_A0_SR_TX_FLOW_ID_POOL_ECC_CONTROLr_ENUM,
    BCM53570_A0_SR_TX_FLOW_ID_POOL_ECC_STATUS_INTRr_ENUM,
    BCM53570_A0_SR_TX_FLOW_ID_POOL_PARITY_STATUS_INTRr_ENUM,
    BCM53570_A0_SR_TX_FLOW_ID_POOL_RAM_CONTROLr_ENUM,
    BCM53570_A0_SR_TX_LINK_LIST_STATUSr_ENUM,
    BCM53570_A0_STG_TABm_ENUM,
    BCM53570_A0_STORM_CONTROL_METER_CONFIGr_ENUM,
    BCM53570_A0_STORM_CONTROL_METER_MAPPINGr_ENUM,
    BCM53570_A0_STU_PRIORITYr_ENUM,
    BCM53570_A0_STU_PROFILEm_ENUM,
    BCM53570_A0_SVC_METER_OFFSET_POLICY_TABLEm_ENUM,
    BCM53570_A0_SVC_METER_OFFSET_TCAMm_ENUM,
    BCM53570_A0_SVC_METER_OFFSET_TCAM_BIST_CONFIGr_ENUM,
    BCM53570_A0_SVC_METER_OFFSET_TCAM_BIST_DBG_DATAr_ENUM,
    BCM53570_A0_SVC_METER_OFFSET_TCAM_BIST_STATUSr_ENUM,
    BCM53570_A0_SVC_METER_OFFSET_TCAM_DBGCTRLr_ENUM,
    BCM53570_A0_SVM_METER_TABLEm_ENUM,
    BCM53570_A0_SVM_POLICY_TABLEm_ENUM,
    BCM53570_A0_SVM_TSN_CONTROLr_ENUM,
    BCM53570_A0_SW1_RAM_DBGCTRLr_ENUM,
    BCM53570_A0_SW1_RAM_DBGCTRL_2r_ENUM,
    BCM53570_A0_SW1_RAM_DBGCTRL_3r_ENUM,
    BCM53570_A0_SW1_RAM_DBGCTRL_4r_ENUM,
    BCM53570_A0_SW2_FP_DST_ACTION_CONTROLr_ENUM,
    BCM53570_A0_SW2_HW_CONTROLr_ENUM,
    BCM53570_A0_SW2_RAM_CONTROL_1_64r_ENUM,
    BCM53570_A0_SW2_RAM_CONTROL_2_64r_ENUM,
    BCM53570_A0_SW2_RAM_CONTROL_3_64r_ENUM,
    BCM53570_A0_SW2_RAM_CONTROL_4_64r_ENUM,
    BCM53570_A0_SW2_RAM_CONTROL_5_64r_ENUM,
    BCM53570_A0_SW2_RAM_CONTROL_6_64r_ENUM,
    BCM53570_A0_SW2_RAM_CONTROL_7_64r_ENUM,
    BCM53570_A0_SYSCFG_MODBASE_RAM_CONTROLr_ENUM,
    BCM53570_A0_SYSTEM_CONFIG_TABLEm_ENUM,
    BCM53570_A0_SYSTEM_CONFIG_TABLE_MODBASEm_ENUM,
    BCM53570_A0_SYSTEM_CONFIG_TABLE_MODBASE_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SYSTEM_CONFIG_TABLE_MODBASE_PARITY_STATUSr_ENUM,
    BCM53570_A0_SYSTEM_CONFIG_TABLE_PARITY_CONTROLr_ENUM,
    BCM53570_A0_SYSTEM_CONFIG_TABLE_PARITY_STATUSr_ENUM,
    BCM53570_A0_SYS_MAC_COUNTr_ENUM,
    BCM53570_A0_SYS_MAC_LIMIT_CONTROLr_ENUM,
    BCM53570_A0_TAG_0r_ENUM,
    BCM53570_A0_TAG_1r_ENUM,
    BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOWr_ENUM,
    BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_0r_ENUM,
    BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_1r_ENUM,
    BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_2r_ENUM,
    BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_CLRr_ENUM,
    BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_CLR_0r_ENUM,
    BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_CLR_1r_ENUM,
    BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_CLR_2r_ENUM,
    BCM53570_A0_TAS_CONFIG_0r_ENUM,
    BCM53570_A0_TAS_CONFIG_1r_ENUM,
    BCM53570_A0_TAS_CONFIG_2r_ENUM,
    BCM53570_A0_TAS_CTL_TBL_PTR_ERRr_ENUM,
    BCM53570_A0_TAS_CTL_TBL_PTR_ERR_0r_ENUM,
    BCM53570_A0_TAS_CTL_TBL_PTR_ERR_1r_ENUM,
    BCM53570_A0_TAS_CTL_TBL_PTR_ERR_2r_ENUM,
    BCM53570_A0_TAS_CTL_TBL_PTR_ERR_CLRr_ENUM,
    BCM53570_A0_TAS_CTL_TBL_PTR_ERR_CLR_0r_ENUM,
    BCM53570_A0_TAS_CTL_TBL_PTR_ERR_CLR_1r_ENUM,
    BCM53570_A0_TAS_CTL_TBL_PTR_ERR_CLR_2r_ENUM,
    BCM53570_A0_TAS_ERR_CNTr_ENUM,
    BCM53570_A0_TAS_GATE_PURGE_ENABLEr_ENUM,
    BCM53570_A0_TAS_MEM_TMr_ENUM,
    BCM53570_A0_TAS_OVERRUN_PKT_CNT_EXPRESSr_ENUM,
    BCM53570_A0_TAS_OVERRUN_PKT_CNT_PREEMPTr_ENUM,
    BCM53570_A0_TAS_PARITY_ERR_CLRr_ENUM,
    BCM53570_A0_TAS_PARITY_ERR_CLR_0r_ENUM,
    BCM53570_A0_TAS_PARITY_ERR_CLR_1r_ENUM,
    BCM53570_A0_TAS_PARITY_ERR_CLR_2r_ENUM,
    BCM53570_A0_TAS_PARITY_ERR_STATUSr_ENUM,
    BCM53570_A0_TAS_PARITY_ERR_VLDr_ENUM,
    BCM53570_A0_TAS_PARITY_ERR_VLD_0r_ENUM,
    BCM53570_A0_TAS_PARITY_ERR_VLD_1r_ENUM,
    BCM53570_A0_TAS_PARITY_ERR_VLD_2r_ENUM,
    BCM53570_A0_TAS_TBL_SWITCH_DONEr_ENUM,
    BCM53570_A0_TAS_TBL_SWITCH_DONE_0r_ENUM,
    BCM53570_A0_TAS_TBL_SWITCH_DONE_1r_ENUM,
    BCM53570_A0_TAS_TBL_SWITCH_DONE_2r_ENUM,
    BCM53570_A0_TAS_TBL_SWITCH_DONE_CLRr_ENUM,
    BCM53570_A0_TAS_TBL_SWITCH_DONE_CLR_0r_ENUM,
    BCM53570_A0_TAS_TBL_SWITCH_DONE_CLR_1r_ENUM,
    BCM53570_A0_TAS_TBL_SWITCH_DONE_CLR_2r_ENUM,
    BCM53570_A0_TCP_FNm_ENUM,
    BCM53570_A0_TDBGCr_ENUM,
    BCM53570_A0_TDBGC0r_ENUM,
    BCM53570_A0_TDBGC0_SELECTr_ENUM,
    BCM53570_A0_TDBGC1r_ENUM,
    BCM53570_A0_TDBGC10r_ENUM,
    BCM53570_A0_TDBGC10_SELECTr_ENUM,
    BCM53570_A0_TDBGC11r_ENUM,
    BCM53570_A0_TDBGC11_SELECTr_ENUM,
    BCM53570_A0_TDBGC1_SELECTr_ENUM,
    BCM53570_A0_TDBGC2r_ENUM,
    BCM53570_A0_TDBGC2_SELECTr_ENUM,
    BCM53570_A0_TDBGC3r_ENUM,
    BCM53570_A0_TDBGC3_SELECTr_ENUM,
    BCM53570_A0_TDBGC4r_ENUM,
    BCM53570_A0_TDBGC4_SELECTr_ENUM,
    BCM53570_A0_TDBGC5r_ENUM,
    BCM53570_A0_TDBGC5_SELECTr_ENUM,
    BCM53570_A0_TDBGC6r_ENUM,
    BCM53570_A0_TDBGC6_SELECTr_ENUM,
    BCM53570_A0_TDBGC7r_ENUM,
    BCM53570_A0_TDBGC7_SELECTr_ENUM,
    BCM53570_A0_TDBGC8r_ENUM,
    BCM53570_A0_TDBGC8_SELECTr_ENUM,
    BCM53570_A0_TDBGC9r_ENUM,
    BCM53570_A0_TDBGC9_SELECTr_ENUM,
    BCM53570_A0_TDBGC_SELECTr_ENUM,
    BCM53570_A0_TIME_DOMAINr_ENUM,
    BCM53570_A0_TMON_ADC_STS0r_ENUM,
    BCM53570_A0_TMON_CTRL0r_ENUM,
    BCM53570_A0_TMON_CTRL1r_ENUM,
    BCM53570_A0_TOD_TIME_OFFSETr_ENUM,
    BCM53570_A0_TOP_AVS_SEL_REGr_ENUM,
    BCM53570_A0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRLr_ENUM,
    BCM53570_A0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_ENUM,
    BCM53570_A0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r_ENUM,
    BCM53570_A0_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM53570_A0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRLr_ENUM,
    BCM53570_A0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_ENUM,
    BCM53570_A0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r_ENUM,
    BCM53570_A0_TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM53570_A0_TOP_BROAD_SYNC_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM53570_A0_TOP_BS_PLL0_CTRL_0r_ENUM,
    BCM53570_A0_TOP_BS_PLL0_CTRL_1r_ENUM,
    BCM53570_A0_TOP_BS_PLL0_CTRL_2r_ENUM,
    BCM53570_A0_TOP_BS_PLL0_CTRL_3r_ENUM,
    BCM53570_A0_TOP_BS_PLL0_CTRL_4r_ENUM,
    BCM53570_A0_TOP_BS_PLL0_CTRL_5r_ENUM,
    BCM53570_A0_TOP_BS_PLL0_CTRL_6r_ENUM,
    BCM53570_A0_TOP_BS_PLL0_CTRL_7r_ENUM,
    BCM53570_A0_TOP_BS_PLL0_STATUSr_ENUM,
    BCM53570_A0_TOP_BS_PLL1_CTRL_0r_ENUM,
    BCM53570_A0_TOP_BS_PLL1_CTRL_1r_ENUM,
    BCM53570_A0_TOP_BS_PLL1_CTRL_2r_ENUM,
    BCM53570_A0_TOP_BS_PLL1_CTRL_3r_ENUM,
    BCM53570_A0_TOP_BS_PLL1_CTRL_4r_ENUM,
    BCM53570_A0_TOP_BS_PLL1_CTRL_5r_ENUM,
    BCM53570_A0_TOP_BS_PLL1_CTRL_6r_ENUM,
    BCM53570_A0_TOP_BS_PLL1_CTRL_7r_ENUM,
    BCM53570_A0_TOP_BS_PLL1_STATUSr_ENUM,
    BCM53570_A0_TOP_CLOCKING_ENFORCE_PSGr_ENUM,
    BCM53570_A0_TOP_CORE_PLL_CTRL0r_ENUM,
    BCM53570_A0_TOP_CORE_PLL_CTRL1r_ENUM,
    BCM53570_A0_TOP_CORE_PLL_CTRL2r_ENUM,
    BCM53570_A0_TOP_CORE_PLL_CTRL3r_ENUM,
    BCM53570_A0_TOP_CORE_PLL_CTRL4r_ENUM,
    BCM53570_A0_TOP_CORE_PLL_CTRL5r_ENUM,
    BCM53570_A0_TOP_CORE_PLL_CTRL6r_ENUM,
    BCM53570_A0_TOP_CORE_PLL_STATUS_1r_ENUM,
    BCM53570_A0_TOP_DEV_REV_IDr_ENUM,
    BCM53570_A0_TOP_GPIO_HYS_EN_CTRLr_ENUM,
    BCM53570_A0_TOP_GPIO_PULL_CTRLr_ENUM,
    BCM53570_A0_TOP_GPIO_SEL0_CTRLr_ENUM,
    BCM53570_A0_TOP_GPIO_SEL1_CTRLr_ENUM,
    BCM53570_A0_TOP_GPIO_SEL2_CTRLr_ENUM,
    BCM53570_A0_TOP_GPIO_SEL_CTRLr_ENUM,
    BCM53570_A0_TOP_GPIO_SLEW_CTRLr_ENUM,
    BCM53570_A0_TOP_HW_TAP_CONTROLr_ENUM,
    BCM53570_A0_TOP_HW_TAP_MEM_DEBUGr_ENUM,
    BCM53570_A0_TOP_HW_TAP_MEM_ECC_CTRLr_ENUM,
    BCM53570_A0_TOP_HW_TAP_MEM_ECC_STATUSr_ENUM,
    BCM53570_A0_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_ENUM,
    BCM53570_A0_TOP_L1_RCVD_CLK_CONTROLr_ENUM,
    BCM53570_A0_TOP_L1_RCVD_CLK_VALID_STATUS_0r_ENUM,
    BCM53570_A0_TOP_L1_RCVD_CLK_VALID_STATUS_1r_ENUM,
    BCM53570_A0_TOP_L1_RCVD_CLK_VALID_STATUS_2r_ENUM,
    BCM53570_A0_TOP_MISC_CONTROL_1r_ENUM,
    BCM53570_A0_TOP_MISC_CONTROL_2r_ENUM,
    BCM53570_A0_TOP_MISC_CONTROL_3r_ENUM,
    BCM53570_A0_TOP_MISC_CONTROL_4r_ENUM,
    BCM53570_A0_TOP_MISC_STATUSr_ENUM,
    BCM53570_A0_TOP_OSC_COUNT_STATr_ENUM,
    BCM53570_A0_TOP_PLL_BYP_AND_REFCLK_CONTROLr_ENUM,
    BCM53570_A0_TOP_PVTMON_CTRL_0r_ENUM,
    BCM53570_A0_TOP_PVTMON_CTRL_1r_ENUM,
    BCM53570_A0_TOP_PVTMON_RESULT_0r_ENUM,
    BCM53570_A0_TOP_RING_OSC_CTRLr_ENUM,
    BCM53570_A0_TOP_SOFT_RESET_REGr_ENUM,
    BCM53570_A0_TOP_SOFT_RESET_REG_2r_ENUM,
    BCM53570_A0_TOP_STRAP_STATUSr_ENUM,
    BCM53570_A0_TOP_STRAP_STATUS_1r_ENUM,
    BCM53570_A0_TOP_SWITCH_FEATURE_ENABLEr_ENUM,
    BCM53570_A0_TOP_TAP_CONTROLr_ENUM,
    BCM53570_A0_TOP_TMON0_RESULTr_ENUM,
    BCM53570_A0_TOP_TMON1_RESULTr_ENUM,
    BCM53570_A0_TOP_TMON2_RESULTr_ENUM,
    BCM53570_A0_TOP_TMON_CTRLr_ENUM,
    BCM53570_A0_TOP_TMON_RESULTr_ENUM,
    BCM53570_A0_TOP_TS_PLL_CTRL_0r_ENUM,
    BCM53570_A0_TOP_TS_PLL_CTRL_1r_ENUM,
    BCM53570_A0_TOP_TS_PLL_CTRL_2r_ENUM,
    BCM53570_A0_TOP_TS_PLL_CTRL_3r_ENUM,
    BCM53570_A0_TOP_TS_PLL_CTRL_4r_ENUM,
    BCM53570_A0_TOP_TS_PLL_STATUSr_ENUM,
    BCM53570_A0_TOP_UC_TAP_CONTROLr_ENUM,
    BCM53570_A0_TOP_UC_TAP_READ_DATAr_ENUM,
    BCM53570_A0_TOP_UC_TAP_WRITE_DATAr_ENUM,
    BCM53570_A0_TOP_XG0_LCPLL_FBDIV_CTRLr_ENUM,
    BCM53570_A0_TOP_XG0_LCPLL_FBDIV_CTRL_0r_ENUM,
    BCM53570_A0_TOP_XG0_LCPLL_FBDIV_CTRL_1r_ENUM,
    BCM53570_A0_TOP_XG0_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM53570_A0_TOP_XG1_LCPLL_FBDIV_CTRLr_ENUM,
    BCM53570_A0_TOP_XG1_LCPLL_FBDIV_CTRL_0r_ENUM,
    BCM53570_A0_TOP_XG1_LCPLL_FBDIV_CTRL_1r_ENUM,
    BCM53570_A0_TOP_XG1_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM53570_A0_TOP_XG_LCPLL_SAMPLE_DIV_CTRLr_ENUM,
    BCM53570_A0_TOP_XG_PLL0_CTRL_0r_ENUM,
    BCM53570_A0_TOP_XG_PLL0_CTRL_1r_ENUM,
    BCM53570_A0_TOP_XG_PLL0_CTRL_2r_ENUM,
    BCM53570_A0_TOP_XG_PLL0_CTRL_3r_ENUM,
    BCM53570_A0_TOP_XG_PLL0_CTRL_4r_ENUM,
    BCM53570_A0_TOP_XG_PLL0_CTRL_5r_ENUM,
    BCM53570_A0_TOP_XG_PLL0_CTRL_6r_ENUM,
    BCM53570_A0_TOP_XG_PLL0_CTRL_7r_ENUM,
    BCM53570_A0_TOP_XG_PLL0_STATUSr_ENUM,
    BCM53570_A0_TOP_XG_PLL1_CTRL_0r_ENUM,
    BCM53570_A0_TOP_XG_PLL1_CTRL_1r_ENUM,
    BCM53570_A0_TOP_XG_PLL1_CTRL_2r_ENUM,
    BCM53570_A0_TOP_XG_PLL1_CTRL_3r_ENUM,
    BCM53570_A0_TOP_XG_PLL1_CTRL_4r_ENUM,
    BCM53570_A0_TOP_XG_PLL1_CTRL_5r_ENUM,
    BCM53570_A0_TOP_XG_PLL1_CTRL_6r_ENUM,
    BCM53570_A0_TOP_XG_PLL1_CTRL_7r_ENUM,
    BCM53570_A0_TOP_XG_PLL1_STATUSr_ENUM,
    BCM53570_A0_TOP_XG_PLL_CTRL_0r_ENUM,
    BCM53570_A0_TOP_XG_PLL_CTRL_1r_ENUM,
    BCM53570_A0_TOP_XG_PLL_CTRL_2r_ENUM,
    BCM53570_A0_TOP_XG_PLL_CTRL_3r_ENUM,
    BCM53570_A0_TOP_XG_PLL_CTRL_4r_ENUM,
    BCM53570_A0_TOP_XG_PLL_CTRL_5r_ENUM,
    BCM53570_A0_TOP_XG_PLL_CTRL_6r_ENUM,
    BCM53570_A0_TOP_XG_PLL_CTRL_7r_ENUM,
    BCM53570_A0_TOP_XG_PLL_STATUSr_ENUM,
    BCM53570_A0_TOP_XTAL_CTRL0r_ENUM,
    BCM53570_A0_TOS_FNm_ENUM,
    BCM53570_A0_TOTALDYNCELLRESETLIMITr_ENUM,
    BCM53570_A0_TOTALDYNCELLSETLIMITr_ENUM,
    BCM53570_A0_TOTALDYNCELLUSEDr_ENUM,
    BCM53570_A0_TPCEr_ENUM,
    BCM53570_A0_TRUNK32_CONFIG_TABLEm_ENUM,
    BCM53570_A0_TRUNK32_PORT_TABLEm_ENUM,
    BCM53570_A0_TRUNK_BITMAPm_ENUM,
    BCM53570_A0_TRUNK_BITMAP_TABLE_PARITY_CONTROLr_ENUM,
    BCM53570_A0_TRUNK_BITMAP_TABLE_PARITY_STATUSr_ENUM,
    BCM53570_A0_TRUNK_EGR_MASKm_ENUM,
    BCM53570_A0_TRUNK_EGR_MASK_PARITY_CONTROLr_ENUM,
    BCM53570_A0_TRUNK_EGR_MASK_PARITY_STATUSr_ENUM,
    BCM53570_A0_TRUNK_GROUPm_ENUM,
    BCM53570_A0_TRUNK_GROUP_PARITY_CONTROLr_ENUM,
    BCM53570_A0_TRUNK_GROUP_PARITY_STATUSr_ENUM,
    BCM53570_A0_TSN_PRI_OFFSETm_ENUM,
    BCM53570_A0_TS_STATUS_CNTRLr_ENUM,
    BCM53570_A0_TS_TO_CORE_SYNC_ENABLEr_ENUM,
    BCM53570_A0_TTL_FNm_ENUM,
    BCM53570_A0_TWO_LAYER_SCH_MODEr_ENUM,
    BCM53570_A0_TXFIFO_STATr_ENUM,
    BCM53570_A0_TX_DCB_ENUM,
    BCM53570_A0_TX_IPG_LENGTHr_ENUM,
    BCM53570_A0_TX_PAD_THRESHOLDr_ENUM,
    BCM53570_A0_TX_PREAMBLEr_ENUM,
    BCM53570_A0_TX_TS_DATAr_ENUM,
    BCM53570_A0_TX_TS_SEQ_IDr_ENUM,
    BCM53570_A0_UDF_ETHERTYPE_MATCHr_ENUM,
    BCM53570_A0_UDF_IPPROTO_MATCHr_ENUM,
    BCM53570_A0_UDF_OFFSET_PARITY_CONTROLr_ENUM,
    BCM53570_A0_UDF_OFFSET_PARITY_STATUSr_ENUM,
    BCM53570_A0_UMAC_EEE_CTRLr_ENUM,
    BCM53570_A0_UMAC_EEE_REF_COUNTr_ENUM,
    BCM53570_A0_UMAC_REV_IDr_ENUM,
    BCM53570_A0_UMAC_RX_PKT_DROP_STATUSr_ENUM,
    BCM53570_A0_UMAC_SYMMETRIC_IDLE_THRESHOLDr_ENUM,
    BCM53570_A0_UMAC_TIMESTAMP_ADJUSTr_ENUM,
    BCM53570_A0_UNIMAC_PFC_CTRLr_ENUM,
    BCM53570_A0_UNKNOWN_HGI_BITMAP_HIr_ENUM,
    BCM53570_A0_UNKNOWN_HGI_BITMAP_LOr_ENUM,
    BCM53570_A0_UNKNOWN_MCAST_BLOCK_MASK_HI_64r_ENUM,
    BCM53570_A0_UNKNOWN_MCAST_BLOCK_MASK_LO_64r_ENUM,
    BCM53570_A0_UNKNOWN_UCAST_BLOCK_MASK_HI_64r_ENUM,
    BCM53570_A0_UNKNOWN_UCAST_BLOCK_MASK_LO_64r_ENUM,
    BCM53570_A0_VFP_KEY_CONTROLr_ENUM,
    BCM53570_A0_VFP_POLICY_TABLEm_ENUM,
    BCM53570_A0_VFP_SLICE_CONTROLr_ENUM,
    BCM53570_A0_VFP_SLICE_MAPr_ENUM,
    BCM53570_A0_VFP_TCAMm_ENUM,
    BCM53570_A0_VLAN_CTRLr_ENUM,
    BCM53570_A0_VLAN_DBGCTRL_0r_ENUM,
    BCM53570_A0_VLAN_DBGCTRL_1r_ENUM,
    BCM53570_A0_VLAN_DEFAULT_PBM_HIr_ENUM,
    BCM53570_A0_VLAN_DEFAULT_PBM_LOr_ENUM,
    BCM53570_A0_VLAN_MACm_ENUM,
    BCM53570_A0_VLAN_OR_VFI_MAC_COUNTm_ENUM,
    BCM53570_A0_VLAN_OR_VFI_MAC_LIMITm_ENUM,
    BCM53570_A0_VLAN_PARITY_CONTROLr_ENUM,
    BCM53570_A0_VLAN_PARITY_STATUSr_ENUM,
    BCM53570_A0_VLAN_PROFILE_2m_ENUM,
    BCM53570_A0_VLAN_PROFILE_2_PARITY_CONTROLr_ENUM,
    BCM53570_A0_VLAN_PROFILE_2_PARITY_STATUSr_ENUM,
    BCM53570_A0_VLAN_PROFILE_TABm_ENUM,
    BCM53570_A0_VLAN_PROTOCOLm_ENUM,
    BCM53570_A0_VLAN_PROTOCOL_DATAm_ENUM,
    BCM53570_A0_VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM,
    BCM53570_A0_VLAN_PROTOCOL_DATA_PARITY_CONTROLr_ENUM,
    BCM53570_A0_VLAN_PROTOCOL_DATA_PARITY_STATUSr_ENUM,
    BCM53570_A0_VLAN_STG_DBGCTRLr_ENUM,
    BCM53570_A0_VLAN_STG_PARITY_CONTROLr_ENUM,
    BCM53570_A0_VLAN_STG_PARITY_STATUSr_ENUM,
    BCM53570_A0_VLAN_SUBNETm_ENUM,
    BCM53570_A0_VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM,
    BCM53570_A0_VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM,
    BCM53570_A0_VLAN_SUBNET_CAM_BIST_STATUSr_ENUM,
    BCM53570_A0_VLAN_SUBNET_CAM_DBGCTRLr_ENUM,
    BCM53570_A0_VLAN_SUBNET_DATA_DBGCTRLr_ENUM,
    BCM53570_A0_VLAN_SUBNET_DATA_ONLYm_ENUM,
    BCM53570_A0_VLAN_SUBNET_DATA_PARITY_CONTROLr_ENUM,
    BCM53570_A0_VLAN_SUBNET_DATA_PARITY_STATUSr_ENUM,
    BCM53570_A0_VLAN_SUBNET_ONLYm_ENUM,
    BCM53570_A0_VLAN_TABm_ENUM,
    BCM53570_A0_VLAN_XLATEm_ENUM,
    BCM53570_A0_VLAN_XLATE_DATA_DBGCTRL_0r_ENUM,
    BCM53570_A0_VLAN_XLATE_DATA_DBGCTRL_1r_ENUM,
    BCM53570_A0_VLAN_XLATE_DATA_DBGCTRL_2r_ENUM,
    BCM53570_A0_VLAN_XLATE_DATA_DBGCTRL_3r_ENUM,
    BCM53570_A0_VLAN_XLATE_HASH_CONTROLr_ENUM,
    BCM53570_A0_VLAN_XLATE_PARITY_CONTROLr_ENUM,
    BCM53570_A0_VLAN_XLATE_PARITY_STATUSr_ENUM,
    BCM53570_A0_VLAN_XLATE_PARITY_STATUS_0r_ENUM,
    BCM53570_A0_VLAN_XLATE_PARITY_STATUS_1r_ENUM,
    BCM53570_A0_VMON_ADC_CTRL0r_ENUM,
    BCM53570_A0_VMON_CTRL0r_ENUM,
    BCM53570_A0_VMON_CTRL1r_ENUM,
    BCM53570_A0_VRF_MASKr_ENUM,
    BCM53570_A0_WREDMEMDEBUG_AVG_QSIZE_QG_TMr_ENUM,
    BCM53570_A0_WREDMEMDEBUG_AVG_QSIZE_TMr_ENUM,
    BCM53570_A0_WREDMEMDEBUG_CONFIG_QG_TMr_ENUM,
    BCM53570_A0_WREDMEMDEBUG_CONFIG_TMr_ENUM,
    BCM53570_A0_WREDMEMDEBUG_DROP_MARK_PROFILES_TMr_ENUM,
    BCM53570_A0_WREDMEMDEBUG_MARK_THD_TMr_ENUM,
    BCM53570_A0_WRED_AVG_QSIZE_PARITY_ERR_PTRr_ENUM,
    BCM53570_A0_WRED_AVG_QSIZE_QG_PARITY_ERR_PTRr_ENUM,
    BCM53570_A0_WRED_CONFIG_PARITY_ERR_PTRr_ENUM,
    BCM53570_A0_WRED_CONFIG_QG_PARITY_ERR_PTRr_ENUM,
    BCM53570_A0_WRED_DROP_COUNTERr_ENUM,
    BCM53570_A0_WRED_DROP_CTR_CONFIGr_ENUM,
    BCM53570_A0_WRED_DROP_CTR_CONFIG_COLOR_MASK_QLAYERr_ENUM,
    BCM53570_A0_WRED_DROP_CTR_CONFIG_QLAYER_0r_ENUM,
    BCM53570_A0_WRED_DROP_CTR_CONFIG_QLAYER_1r_ENUM,
    BCM53570_A0_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_ENUM,
    BCM53570_A0_WRED_DROP_PROFILE_RED_PARITY_ERR_PTRr_ENUM,
    BCM53570_A0_WRED_DROP_PROFILE_YELLOW_PARITY_ERR_PTRr_ENUM,
    BCM53570_A0_WRED_DROP_THD_READ_CONTROLr_ENUM,
    BCM53570_A0_WRED_DROP_THD_READ_DATAr_ENUM,
    BCM53570_A0_WRED_ERR_CLRr_ENUM,
    BCM53570_A0_WRED_MARK_PROFILE_GREEN_PARITY_ERR_PTRr_ENUM,
    BCM53570_A0_WRED_MARK_PROFILE_RED_PARITY_ERR_PTRr_ENUM,
    BCM53570_A0_WRED_MARK_PROFILE_YELLOW_PARITY_ERR_PTRr_ENUM,
    BCM53570_A0_WRED_MARK_THD_PARITY_ERR_PTRr_ENUM,
    BCM53570_A0_WRED_PARITY_ERR_COUNTERr_ENUM,
    BCM53570_A0_WRED_PARITY_ERR_STATUSr_ENUM,
    BCM53570_A0_WRED_QGROUP_THD_READ_CONTROLr_ENUM,
    BCM53570_A0_WRED_QGROUP_THD_READ_DATAr_ENUM,
    BCM53570_A0_WRED_REFRESH_CONTROLr_ENUM,
    BCM53570_A0_WRED_REFRESH_PORT_CONTROLr_ENUM,
    BCM53570_A0_WRED_REFRESH_PORT_CONTROL_0r_ENUM,
    BCM53570_A0_WRED_REFRESH_PORT_CONTROL_1r_ENUM,
    BCM53570_A0_WRED_REFRESH_PORT_CONTROL_2r_ENUM,
    BCM53570_A0_WRRWEIGHT_COSr_ENUM,
    BCM53570_A0_WRRWEIGHT_COS_QGROUPr_ENUM,
    BCM53570_A0_WRRWEIGHT_COS_QLAYERr_ENUM,
    BCM53570_A0_XCON_CCM_DEFECT_STATUSr_ENUM,
    BCM53570_A0_XLMAC_CLEAR_ECC_STATUSr_ENUM,
    BCM53570_A0_XLMAC_CLEAR_FIFO_STATUSr_ENUM,
    BCM53570_A0_XLMAC_CLEAR_RX_LSS_STATUSr_ENUM,
    BCM53570_A0_XLMAC_CTRLr_ENUM,
    BCM53570_A0_XLMAC_E2ECC_DATA_HDRr_ENUM,
    BCM53570_A0_XLMAC_E2ECC_DATA_HDR_0r_ENUM,
    BCM53570_A0_XLMAC_E2ECC_DATA_HDR_1r_ENUM,
    BCM53570_A0_XLMAC_E2ECC_MODULE_HDRr_ENUM,
    BCM53570_A0_XLMAC_E2ECC_MODULE_HDR_0r_ENUM,
    BCM53570_A0_XLMAC_E2ECC_MODULE_HDR_1r_ENUM,
    BCM53570_A0_XLMAC_E2EFC_DATA_HDRr_ENUM,
    BCM53570_A0_XLMAC_E2EFC_DATA_HDR_0r_ENUM,
    BCM53570_A0_XLMAC_E2EFC_DATA_HDR_1r_ENUM,
    BCM53570_A0_XLMAC_E2EFC_MODULE_HDRr_ENUM,
    BCM53570_A0_XLMAC_E2EFC_MODULE_HDR_0r_ENUM,
    BCM53570_A0_XLMAC_E2EFC_MODULE_HDR_1r_ENUM,
    BCM53570_A0_XLMAC_E2E_CTRLr_ENUM,
    BCM53570_A0_XLMAC_ECC_CTRLr_ENUM,
    BCM53570_A0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM,
    BCM53570_A0_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM,
    BCM53570_A0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM,
    BCM53570_A0_XLMAC_EEE_CTRLr_ENUM,
    BCM53570_A0_XLMAC_EEE_TIMERSr_ENUM,
    BCM53570_A0_XLMAC_FIFO_STATUSr_ENUM,
    BCM53570_A0_XLMAC_GMII_EEE_CTRLr_ENUM,
    BCM53570_A0_XLMAC_HIGIG_HDRr_ENUM,
    BCM53570_A0_XLMAC_HIGIG_HDR_0r_ENUM,
    BCM53570_A0_XLMAC_HIGIG_HDR_1r_ENUM,
    BCM53570_A0_XLMAC_INTR_ENABLEr_ENUM,
    BCM53570_A0_XLMAC_INTR_STATUSr_ENUM,
    BCM53570_A0_XLMAC_LAG_FAILOVER_STATUSr_ENUM,
    BCM53570_A0_XLMAC_LLFC_CTRLr_ENUM,
    BCM53570_A0_XLMAC_MEM_CTRLr_ENUM,
    BCM53570_A0_XLMAC_MERGE_CLEAR_STATUSr_ENUM,
    BCM53570_A0_XLMAC_MERGE_CONFIGr_ENUM,
    BCM53570_A0_XLMAC_MERGE_CTRL_SECRET_CONFIGr_ENUM,
    BCM53570_A0_XLMAC_MERGE_FRG_CNT_CONFIGr_ENUM,
    BCM53570_A0_XLMAC_MERGE_RX_DEBUG_COUNTERS_CONFIGr_ENUM,
    BCM53570_A0_XLMAC_MERGE_RX_DEBUG_COUNTERS_STATUS_0r_ENUM,
    BCM53570_A0_XLMAC_MERGE_RX_DEBUG_COUNTERS_STATUS_1r_ENUM,
    BCM53570_A0_XLMAC_MERGE_RX_DEBUG_COUNTERS_STATUS_2r_ENUM,
    BCM53570_A0_XLMAC_MERGE_RX_TIMEOUT_CONFIGr_ENUM,
    BCM53570_A0_XLMAC_MERGE_SMD_CONFIG_0r_ENUM,
    BCM53570_A0_XLMAC_MERGE_SMD_CONFIG_1r_ENUM,
    BCM53570_A0_XLMAC_MERGE_STATUSr_ENUM,
    BCM53570_A0_XLMAC_MERGE_TX_DEBUG_COUNTERS_CONFIGr_ENUM,
    BCM53570_A0_XLMAC_MERGE_TX_DEBUG_COUNTERS_STATUS_0r_ENUM,
    BCM53570_A0_XLMAC_MERGE_TX_DEBUG_COUNTERS_STATUS_1r_ENUM,
    BCM53570_A0_XLMAC_MERGE_TX_DEBUG_COUNTERS_STATUS_2r_ENUM,
    BCM53570_A0_XLMAC_MERGE_VERIFY_STATEr_ENUM,
    BCM53570_A0_XLMAC_MODEr_ENUM,
    BCM53570_A0_XLMAC_PAUSE_CTRLr_ENUM,
    BCM53570_A0_XLMAC_PFC_CTRLr_ENUM,
    BCM53570_A0_XLMAC_PFC_DAr_ENUM,
    BCM53570_A0_XLMAC_PFC_OPCODEr_ENUM,
    BCM53570_A0_XLMAC_PFC_TYPEr_ENUM,
    BCM53570_A0_XLMAC_RX_CDC_ECC_STATUSr_ENUM,
    BCM53570_A0_XLMAC_RX_CTRLr_ENUM,
    BCM53570_A0_XLMAC_RX_LLFC_MSG_FIELDSr_ENUM,
    BCM53570_A0_XLMAC_RX_LSS_CTRLr_ENUM,
    BCM53570_A0_XLMAC_RX_LSS_STATUSr_ENUM,
    BCM53570_A0_XLMAC_RX_MAC_SAr_ENUM,
    BCM53570_A0_XLMAC_RX_MAX_SIZEr_ENUM,
    BCM53570_A0_XLMAC_RX_VLAN_TAGr_ENUM,
    BCM53570_A0_XLMAC_SPAREr_ENUM,
    BCM53570_A0_XLMAC_SPARE0r_ENUM,
    BCM53570_A0_XLMAC_SPARE1r_ENUM,
    BCM53570_A0_XLMAC_TIMESTAMP_ADJUSTr_ENUM,
    BCM53570_A0_XLMAC_TIMESTAMP_BYTE_ADJUSTr_ENUM,
    BCM53570_A0_XLMAC_TXFIFO_CELL_CNTr_ENUM,
    BCM53570_A0_XLMAC_TXFIFO_CELL_REQ_CNTr_ENUM,
    BCM53570_A0_XLMAC_TX_CDC_ECC_STATUSr_ENUM,
    BCM53570_A0_XLMAC_TX_CRC_CORRUPT_CTRLr_ENUM,
    BCM53570_A0_XLMAC_TX_CTRLr_ENUM,
    BCM53570_A0_XLMAC_TX_EP_CREDITS_CONFIGr_ENUM,
    BCM53570_A0_XLMAC_TX_LLFC_MSG_FIELDSr_ENUM,
    BCM53570_A0_XLMAC_TX_MAC_SAr_ENUM,
    BCM53570_A0_XLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM,
    BCM53570_A0_XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM,
    BCM53570_A0_XLMAC_VERSION_IDr_ENUM,
    BCM53570_A0_XLMIB_R1023r_ENUM,
    BCM53570_A0_XLMIB_R127r_ENUM,
    BCM53570_A0_XLMIB_R1518r_ENUM,
    BCM53570_A0_XLMIB_R16383r_ENUM,
    BCM53570_A0_XLMIB_R2047r_ENUM,
    BCM53570_A0_XLMIB_R255r_ENUM,
    BCM53570_A0_XLMIB_R4095r_ENUM,
    BCM53570_A0_XLMIB_R511r_ENUM,
    BCM53570_A0_XLMIB_R64r_ENUM,
    BCM53570_A0_XLMIB_R9216r_ENUM,
    BCM53570_A0_XLMIB_RBCAr_ENUM,
    BCM53570_A0_XLMIB_RBYTr_ENUM,
    BCM53570_A0_XLMIB_RDVLNr_ENUM,
    BCM53570_A0_XLMIB_RERPKTr_ENUM,
    BCM53570_A0_XLMIB_RFCSr_ENUM,
    BCM53570_A0_XLMIB_RFLRr_ENUM,
    BCM53570_A0_XLMIB_RFRGr_ENUM,
    BCM53570_A0_XLMIB_RJBRr_ENUM,
    BCM53570_A0_XLMIB_RMCAr_ENUM,
    BCM53570_A0_XLMIB_RMCRCr_ENUM,
    BCM53570_A0_XLMIB_RMGVr_ENUM,
    BCM53570_A0_XLMIB_RMTUEr_ENUM,
    BCM53570_A0_XLMIB_ROVRr_ENUM,
    BCM53570_A0_XLMIB_RPFCr_ENUM,
    BCM53570_A0_XLMIB_RPFC0r_ENUM,
    BCM53570_A0_XLMIB_RPFC1r_ENUM,
    BCM53570_A0_XLMIB_RPFC2r_ENUM,
    BCM53570_A0_XLMIB_RPFC3r_ENUM,
    BCM53570_A0_XLMIB_RPFC4r_ENUM,
    BCM53570_A0_XLMIB_RPFC5r_ENUM,
    BCM53570_A0_XLMIB_RPFC6r_ENUM,
    BCM53570_A0_XLMIB_RPFC7r_ENUM,
    BCM53570_A0_XLMIB_RPFCOFFr_ENUM,
    BCM53570_A0_XLMIB_RPFCOFF0r_ENUM,
    BCM53570_A0_XLMIB_RPFCOFF1r_ENUM,
    BCM53570_A0_XLMIB_RPFCOFF2r_ENUM,
    BCM53570_A0_XLMIB_RPFCOFF3r_ENUM,
    BCM53570_A0_XLMIB_RPFCOFF4r_ENUM,
    BCM53570_A0_XLMIB_RPFCOFF5r_ENUM,
    BCM53570_A0_XLMIB_RPFCOFF6r_ENUM,
    BCM53570_A0_XLMIB_RPFCOFF7r_ENUM,
    BCM53570_A0_XLMIB_RPKTr_ENUM,
    BCM53570_A0_XLMIB_RPOKr_ENUM,
    BCM53570_A0_XLMIB_RPRMr_ENUM,
    BCM53570_A0_XLMIB_RPROGr_ENUM,
    BCM53570_A0_XLMIB_RPROG0r_ENUM,
    BCM53570_A0_XLMIB_RPROG1r_ENUM,
    BCM53570_A0_XLMIB_RPROG2r_ENUM,
    BCM53570_A0_XLMIB_RPROG3r_ENUM,
    BCM53570_A0_XLMIB_RRBYTr_ENUM,
    BCM53570_A0_XLMIB_RREPLYr_ENUM,
    BCM53570_A0_XLMIB_RRPKTr_ENUM,
    BCM53570_A0_XLMIB_RSCHCRCr_ENUM,
    BCM53570_A0_XLMIB_RTRFUr_ENUM,
    BCM53570_A0_XLMIB_RUCAr_ENUM,
    BCM53570_A0_XLMIB_RUNDr_ENUM,
    BCM53570_A0_XLMIB_RVERIFYr_ENUM,
    BCM53570_A0_XLMIB_RVLNr_ENUM,
    BCM53570_A0_XLMIB_RXCFr_ENUM,
    BCM53570_A0_XLMIB_RXPFr_ENUM,
    BCM53570_A0_XLMIB_RXPPr_ENUM,
    BCM53570_A0_XLMIB_RXUDAr_ENUM,
    BCM53570_A0_XLMIB_RXUOr_ENUM,
    BCM53570_A0_XLMIB_RXWSAr_ENUM,
    BCM53570_A0_XLMIB_RX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM53570_A0_XLMIB_RX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM53570_A0_XLMIB_RX_HCFC_COUNTERr_ENUM,
    BCM53570_A0_XLMIB_RX_HCFC_CRC_COUNTERr_ENUM,
    BCM53570_A0_XLMIB_RX_LLFC_CRC_COUNTERr_ENUM,
    BCM53570_A0_XLMIB_RX_LLFC_LOG_COUNTERr_ENUM,
    BCM53570_A0_XLMIB_RX_LLFC_PHY_COUNTERr_ENUM,
    BCM53570_A0_XLMIB_T1023r_ENUM,
    BCM53570_A0_XLMIB_T127r_ENUM,
    BCM53570_A0_XLMIB_T1518r_ENUM,
    BCM53570_A0_XLMIB_T16383r_ENUM,
    BCM53570_A0_XLMIB_T2047r_ENUM,
    BCM53570_A0_XLMIB_T255r_ENUM,
    BCM53570_A0_XLMIB_T4095r_ENUM,
    BCM53570_A0_XLMIB_T511r_ENUM,
    BCM53570_A0_XLMIB_T64r_ENUM,
    BCM53570_A0_XLMIB_T9216r_ENUM,
    BCM53570_A0_XLMIB_TBCAr_ENUM,
    BCM53570_A0_XLMIB_TBYTr_ENUM,
    BCM53570_A0_XLMIB_TDVLNr_ENUM,
    BCM53570_A0_XLMIB_TERRr_ENUM,
    BCM53570_A0_XLMIB_TFCSr_ENUM,
    BCM53570_A0_XLMIB_TFRGr_ENUM,
    BCM53570_A0_XLMIB_TJBRr_ENUM,
    BCM53570_A0_XLMIB_TLCLr_ENUM,
    BCM53570_A0_XLMIB_TMCAr_ENUM,
    BCM53570_A0_XLMIB_TMCLr_ENUM,
    BCM53570_A0_XLMIB_TMGVr_ENUM,
    BCM53570_A0_XLMIB_TNCLr_ENUM,
    BCM53570_A0_XLMIB_TOVRr_ENUM,
    BCM53570_A0_XLMIB_TPFCr_ENUM,
    BCM53570_A0_XLMIB_TPFC0r_ENUM,
    BCM53570_A0_XLMIB_TPFC1r_ENUM,
    BCM53570_A0_XLMIB_TPFC2r_ENUM,
    BCM53570_A0_XLMIB_TPFC3r_ENUM,
    BCM53570_A0_XLMIB_TPFC4r_ENUM,
    BCM53570_A0_XLMIB_TPFC5r_ENUM,
    BCM53570_A0_XLMIB_TPFC6r_ENUM,
    BCM53570_A0_XLMIB_TPFC7r_ENUM,
    BCM53570_A0_XLMIB_TPFCOFFr_ENUM,
    BCM53570_A0_XLMIB_TPFCOFF0r_ENUM,
    BCM53570_A0_XLMIB_TPFCOFF1r_ENUM,
    BCM53570_A0_XLMIB_TPFCOFF2r_ENUM,
    BCM53570_A0_XLMIB_TPFCOFF3r_ENUM,
    BCM53570_A0_XLMIB_TPFCOFF4r_ENUM,
    BCM53570_A0_XLMIB_TPFCOFF5r_ENUM,
    BCM53570_A0_XLMIB_TPFCOFF6r_ENUM,
    BCM53570_A0_XLMIB_TPFCOFF7r_ENUM,
    BCM53570_A0_XLMIB_TPKTr_ENUM,
    BCM53570_A0_XLMIB_TPOKr_ENUM,
    BCM53570_A0_XLMIB_TREPLYr_ENUM,
    BCM53570_A0_XLMIB_TRPKTr_ENUM,
    BCM53570_A0_XLMIB_TSCLr_ENUM,
    BCM53570_A0_XLMIB_TSPAREr_ENUM,
    BCM53570_A0_XLMIB_TSPARE0r_ENUM,
    BCM53570_A0_XLMIB_TSPARE1r_ENUM,
    BCM53570_A0_XLMIB_TSPARE2r_ENUM,
    BCM53570_A0_XLMIB_TSPARE3r_ENUM,
    BCM53570_A0_XLMIB_TUCAr_ENUM,
    BCM53570_A0_XLMIB_TUFLr_ENUM,
    BCM53570_A0_XLMIB_TVERIFYr_ENUM,
    BCM53570_A0_XLMIB_TVLNr_ENUM,
    BCM53570_A0_XLMIB_TXCFr_ENUM,
    BCM53570_A0_XLMIB_TXCLr_ENUM,
    BCM53570_A0_XLMIB_TXPFr_ENUM,
    BCM53570_A0_XLMIB_TXPPr_ENUM,
    BCM53570_A0_XLMIB_TX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM53570_A0_XLMIB_TX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM53570_A0_XLMIB_TX_HCFC_COUNTERr_ENUM,
    BCM53570_A0_XLMIB_TX_LLFC_LOG_COUNTERr_ENUM,
    BCM53570_A0_XLMIB_XTHOLr_ENUM,
    BCM53570_A0_XLPMIB_R1023r_ENUM,
    BCM53570_A0_XLPMIB_R127r_ENUM,
    BCM53570_A0_XLPMIB_R1518r_ENUM,
    BCM53570_A0_XLPMIB_R16383r_ENUM,
    BCM53570_A0_XLPMIB_R2047r_ENUM,
    BCM53570_A0_XLPMIB_R255r_ENUM,
    BCM53570_A0_XLPMIB_R4095r_ENUM,
    BCM53570_A0_XLPMIB_R511r_ENUM,
    BCM53570_A0_XLPMIB_R64r_ENUM,
    BCM53570_A0_XLPMIB_R9216r_ENUM,
    BCM53570_A0_XLPMIB_RALNr_ENUM,
    BCM53570_A0_XLPMIB_RBCAr_ENUM,
    BCM53570_A0_XLPMIB_RBYTr_ENUM,
    BCM53570_A0_XLPMIB_RDVLNr_ENUM,
    BCM53570_A0_XLPMIB_RERPKTr_ENUM,
    BCM53570_A0_XLPMIB_RFCRr_ENUM,
    BCM53570_A0_XLPMIB_RFCSr_ENUM,
    BCM53570_A0_XLPMIB_RFFMSEr_ENUM,
    BCM53570_A0_XLPMIB_RFLRr_ENUM,
    BCM53570_A0_XLPMIB_RFRGr_ENUM,
    BCM53570_A0_XLPMIB_RJBRr_ENUM,
    BCM53570_A0_XLPMIB_RMCAr_ENUM,
    BCM53570_A0_XLPMIB_RMCRCr_ENUM,
    BCM53570_A0_XLPMIB_RMDISr_ENUM,
    BCM53570_A0_XLPMIB_RMFAEr_ENUM,
    BCM53570_A0_XLPMIB_RMFAOr_ENUM,
    BCM53570_A0_XLPMIB_RMFCr_ENUM,
    BCM53570_A0_XLPMIB_RMFSEr_ENUM,
    BCM53570_A0_XLPMIB_RMGVr_ENUM,
    BCM53570_A0_XLPMIB_RMTUEr_ENUM,
    BCM53570_A0_XLPMIB_RNFFMSEr_ENUM,
    BCM53570_A0_XLPMIB_ROVRr_ENUM,
    BCM53570_A0_XLPMIB_RPFCr_ENUM,
    BCM53570_A0_XLPMIB_RPFC0r_ENUM,
    BCM53570_A0_XLPMIB_RPFC1r_ENUM,
    BCM53570_A0_XLPMIB_RPFC2r_ENUM,
    BCM53570_A0_XLPMIB_RPFC3r_ENUM,
    BCM53570_A0_XLPMIB_RPFC4r_ENUM,
    BCM53570_A0_XLPMIB_RPFC5r_ENUM,
    BCM53570_A0_XLPMIB_RPFC6r_ENUM,
    BCM53570_A0_XLPMIB_RPFC7r_ENUM,
    BCM53570_A0_XLPMIB_RPFCOFF7r_ENUM,
    BCM53570_A0_XLPMIB_RPKTr_ENUM,
    BCM53570_A0_XLPMIB_RPOKr_ENUM,
    BCM53570_A0_XLPMIB_RPRMr_ENUM,
    BCM53570_A0_XLPMIB_RPROGr_ENUM,
    BCM53570_A0_XLPMIB_RPROG0r_ENUM,
    BCM53570_A0_XLPMIB_RPROG1r_ENUM,
    BCM53570_A0_XLPMIB_RPROG2r_ENUM,
    BCM53570_A0_XLPMIB_RPROG3r_ENUM,
    BCM53570_A0_XLPMIB_RRBYTr_ENUM,
    BCM53570_A0_XLPMIB_RRPKTr_ENUM,
    BCM53570_A0_XLPMIB_RSCHCRCr_ENUM,
    BCM53570_A0_XLPMIB_RTRFUr_ENUM,
    BCM53570_A0_XLPMIB_RUCAr_ENUM,
    BCM53570_A0_XLPMIB_RUNDr_ENUM,
    BCM53570_A0_XLPMIB_RVLNr_ENUM,
    BCM53570_A0_XLPMIB_RXCFr_ENUM,
    BCM53570_A0_XLPMIB_RXPFr_ENUM,
    BCM53570_A0_XLPMIB_RXPPr_ENUM,
    BCM53570_A0_XLPMIB_RXUDAr_ENUM,
    BCM53570_A0_XLPMIB_RXUOr_ENUM,
    BCM53570_A0_XLPMIB_RXWSAr_ENUM,
    BCM53570_A0_XLPMIB_RX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM53570_A0_XLPMIB_RX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM53570_A0_XLPMIB_RX_HCFC_COUNTERr_ENUM,
    BCM53570_A0_XLPMIB_RX_HCFC_CRC_COUNTERr_ENUM,
    BCM53570_A0_XLPMIB_RX_LLFC_CRC_COUNTERr_ENUM,
    BCM53570_A0_XLPMIB_RX_LLFC_LOG_COUNTERr_ENUM,
    BCM53570_A0_XLPMIB_RX_LLFC_PHY_COUNTERr_ENUM,
    BCM53570_A0_XLPMIB_T1023r_ENUM,
    BCM53570_A0_XLPMIB_T127r_ENUM,
    BCM53570_A0_XLPMIB_T1518r_ENUM,
    BCM53570_A0_XLPMIB_T16383r_ENUM,
    BCM53570_A0_XLPMIB_T2047r_ENUM,
    BCM53570_A0_XLPMIB_T255r_ENUM,
    BCM53570_A0_XLPMIB_T4095r_ENUM,
    BCM53570_A0_XLPMIB_T511r_ENUM,
    BCM53570_A0_XLPMIB_T64r_ENUM,
    BCM53570_A0_XLPMIB_T9216r_ENUM,
    BCM53570_A0_XLPMIB_TBCAr_ENUM,
    BCM53570_A0_XLPMIB_TBYTr_ENUM,
    BCM53570_A0_XLPMIB_TDVLNr_ENUM,
    BCM53570_A0_XLPMIB_TERRr_ENUM,
    BCM53570_A0_XLPMIB_TFCSr_ENUM,
    BCM53570_A0_XLPMIB_TFRGr_ENUM,
    BCM53570_A0_XLPMIB_TJBRr_ENUM,
    BCM53570_A0_XLPMIB_TLCLr_ENUM,
    BCM53570_A0_XLPMIB_TMCAr_ENUM,
    BCM53570_A0_XLPMIB_TMCLr_ENUM,
    BCM53570_A0_XLPMIB_TMFAEr_ENUM,
    BCM53570_A0_XLPMIB_TMFCr_ENUM,
    BCM53570_A0_XLPMIB_TMGVr_ENUM,
    BCM53570_A0_XLPMIB_TNCLr_ENUM,
    BCM53570_A0_XLPMIB_TOVRr_ENUM,
    BCM53570_A0_XLPMIB_TPFCr_ENUM,
    BCM53570_A0_XLPMIB_TPFC0r_ENUM,
    BCM53570_A0_XLPMIB_TPFC1r_ENUM,
    BCM53570_A0_XLPMIB_TPFC2r_ENUM,
    BCM53570_A0_XLPMIB_TPFC3r_ENUM,
    BCM53570_A0_XLPMIB_TPFC4r_ENUM,
    BCM53570_A0_XLPMIB_TPFC5r_ENUM,
    BCM53570_A0_XLPMIB_TPFC6r_ENUM,
    BCM53570_A0_XLPMIB_TPFC7r_ENUM,
    BCM53570_A0_XLPMIB_TPFCOFFr_ENUM,
    BCM53570_A0_XLPMIB_TPFCOFF0r_ENUM,
    BCM53570_A0_XLPMIB_TPFCOFF1r_ENUM,
    BCM53570_A0_XLPMIB_TPFCOFF2r_ENUM,
    BCM53570_A0_XLPMIB_TPFCOFF3r_ENUM,
    BCM53570_A0_XLPMIB_TPFCOFF4r_ENUM,
    BCM53570_A0_XLPMIB_TPFCOFF5r_ENUM,
    BCM53570_A0_XLPMIB_TPFCOFF6r_ENUM,
    BCM53570_A0_XLPMIB_TPFCOFF7r_ENUM,
    BCM53570_A0_XLPMIB_TPKTr_ENUM,
    BCM53570_A0_XLPMIB_TPOKr_ENUM,
    BCM53570_A0_XLPMIB_TRPKTr_ENUM,
    BCM53570_A0_XLPMIB_TSCLr_ENUM,
    BCM53570_A0_XLPMIB_TSPAREr_ENUM,
    BCM53570_A0_XLPMIB_TSPARE0r_ENUM,
    BCM53570_A0_XLPMIB_TSPARE1r_ENUM,
    BCM53570_A0_XLPMIB_TSPARE2r_ENUM,
    BCM53570_A0_XLPMIB_TSPARE3r_ENUM,
    BCM53570_A0_XLPMIB_TUCAr_ENUM,
    BCM53570_A0_XLPMIB_TUFLr_ENUM,
    BCM53570_A0_XLPMIB_TVLNr_ENUM,
    BCM53570_A0_XLPMIB_TXCFr_ENUM,
    BCM53570_A0_XLPMIB_TXCLr_ENUM,
    BCM53570_A0_XLPMIB_TXPFr_ENUM,
    BCM53570_A0_XLPMIB_TXPPr_ENUM,
    BCM53570_A0_XLPMIB_TX_EEE_LPI_DURATION_COUNTERr_ENUM,
    BCM53570_A0_XLPMIB_TX_EEE_LPI_EVENT_COUNTERr_ENUM,
    BCM53570_A0_XLPMIB_TX_HCFC_COUNTERr_ENUM,
    BCM53570_A0_XLPMIB_TX_LLFC_LOG_COUNTERr_ENUM,
    BCM53570_A0_XLPMIB_XTHOLr_ENUM,
    BCM53570_A0_XLPORT_CNTMAXSIZEr_ENUM,
    BCM53570_A0_XLPORT_CONFIGr_ENUM,
    BCM53570_A0_XLPORT_ECC_CONTROLr_ENUM,
    BCM53570_A0_XLPORT_EEE_CLOCK_GATEr_ENUM,
    BCM53570_A0_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM,
    BCM53570_A0_XLPORT_EEE_COUNTER_MODEr_ENUM,
    BCM53570_A0_XLPORT_EEE_DURATION_TIMER_PULSEr_ENUM,
    BCM53570_A0_XLPORT_ENABLE_REGr_ENUM,
    BCM53570_A0_XLPORT_FAULT_LINK_STATUSr_ENUM,
    BCM53570_A0_XLPORT_FLOW_CONTROL_CONFIGr_ENUM,
    BCM53570_A0_XLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM,
    BCM53570_A0_XLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM,
    BCM53570_A0_XLPORT_GENERAL_SPARE1_REGr_ENUM,
    BCM53570_A0_XLPORT_GENERAL_SPARE2_REGr_ENUM,
    BCM53570_A0_XLPORT_GENERAL_SPARE3_REGr_ENUM,
    BCM53570_A0_XLPORT_GENERAL_SPARE4_REGr_ENUM,
    BCM53570_A0_XLPORT_GENERAL_SPARE5_REGr_ENUM,
    BCM53570_A0_XLPORT_GENERAL_SPARE6_REGr_ENUM,
    BCM53570_A0_XLPORT_GENERAL_SPARE7_REGr_ENUM,
    BCM53570_A0_XLPORT_INTR_ENABLEr_ENUM,
    BCM53570_A0_XLPORT_INTR_STATUSr_ENUM,
    BCM53570_A0_XLPORT_LAG_FAILOVER_CONFIGr_ENUM,
    BCM53570_A0_XLPORT_LED_CHAIN_CONFIGr_ENUM,
    BCM53570_A0_XLPORT_LINKSTATUS_DOWNr_ENUM,
    BCM53570_A0_XLPORT_LINKSTATUS_DOWN_CLEARr_ENUM,
    BCM53570_A0_XLPORT_MAC_CONTROLr_ENUM,
    BCM53570_A0_XLPORT_MAC_RSV_MASKr_ENUM,
    BCM53570_A0_XLPORT_MIB_MIN_FRAG_SIZEr_ENUM,
    BCM53570_A0_XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr_ENUM,
    BCM53570_A0_XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr_ENUM,
    BCM53570_A0_XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr_ENUM,
    BCM53570_A0_XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr_ENUM,
    BCM53570_A0_XLPORT_MIB_PROG_RANGE_CNTR_CONFIGr_ENUM,
    BCM53570_A0_XLPORT_MIB_RESETr_ENUM,
    BCM53570_A0_XLPORT_MIB_RSC0_ECC_STATUSr_ENUM,
    BCM53570_A0_XLPORT_MIB_RSC1_ECC_STATUSr_ENUM,
    BCM53570_A0_XLPORT_MIB_RSC_ECC_STATUSr_ENUM,
    BCM53570_A0_XLPORT_MIB_RSC_RAM_CONTROLr_ENUM,
    BCM53570_A0_XLPORT_MIB_TSC0_ECC_STATUSr_ENUM,
    BCM53570_A0_XLPORT_MIB_TSC1_ECC_STATUSr_ENUM,
    BCM53570_A0_XLPORT_MIB_TSC_ECC_STATUSr_ENUM,
    BCM53570_A0_XLPORT_MIB_TSC_RAM_CONTROLr_ENUM,
    BCM53570_A0_XLPORT_MODE_REGr_ENUM,
    BCM53570_A0_XLPORT_PMD_PLL_CTRL_CONFIGr_ENUM,
    BCM53570_A0_XLPORT_PM_VERSION_IDr_ENUM,
    BCM53570_A0_XLPORT_PORT_SPAREr_ENUM,
    BCM53570_A0_XLPORT_PORT_SPARE0r_ENUM,
    BCM53570_A0_XLPORT_PORT_SPARE1r_ENUM,
    BCM53570_A0_XLPORT_PORT_SPARE2r_ENUM,
    BCM53570_A0_XLPORT_PORT_SPARE3r_ENUM,
    BCM53570_A0_XLPORT_POWER_SAVEr_ENUM,
    BCM53570_A0_XLPORT_SBUS_CONTROLr_ENUM,
    BCM53570_A0_XLPORT_SGNDET_EARLYCRSr_ENUM,
    BCM53570_A0_XLPORT_SOFT_RESETr_ENUM,
    BCM53570_A0_XLPORT_SPARE0_REGr_ENUM,
    BCM53570_A0_XLPORT_SW_FLOW_CONTROLr_ENUM,
    BCM53570_A0_XLPORT_TSC_PLL_LOCK_STATUSr_ENUM,
    BCM53570_A0_XLPORT_TS_TIMER_31_0_REGr_ENUM,
    BCM53570_A0_XLPORT_TS_TIMER_47_32_REGr_ENUM,
    BCM53570_A0_XLPORT_TXPI_CSR_OVER_ENr_ENUM,
    BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_0_HIGHr_ENUM,
    BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_0_LOWr_ENUM,
    BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_1_HIGHr_ENUM,
    BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_1_LOWr_ENUM,
    BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_2_HIGHr_ENUM,
    BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_2_LOWr_ENUM,
    BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_3_HIGHr_ENUM,
    BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_3_LOWr_ENUM,
    BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_HIGHr_ENUM,
    BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_LOWr_ENUM,
    BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_0_HIGHr_ENUM,
    BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_0_LOWr_ENUM,
    BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_1_HIGHr_ENUM,
    BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_1_LOWr_ENUM,
    BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_2_HIGHr_ENUM,
    BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_2_LOWr_ENUM,
    BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_3_HIGHr_ENUM,
    BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_3_LOWr_ENUM,
    BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_HIGHr_ENUM,
    BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_LOWr_ENUM,
    BCM53570_A0_XLPORT_TXPI_LANE_SELECTIONr_ENUM,
    BCM53570_A0_XLPORT_WC_UCMEM_CTRLr_ENUM,
    BCM53570_A0_XLPORT_WC_UCMEM_DATAm_ENUM,
    BCM53570_A0_XLPORT_XGXS0_CTRL_REGr_ENUM,
    BCM53570_A0_XLPORT_XGXS0_LN0_STATUS0_REGr_ENUM,
    BCM53570_A0_XLPORT_XGXS0_LN1_STATUS0_REGr_ENUM,
    BCM53570_A0_XLPORT_XGXS0_LN2_STATUS0_REGr_ENUM,
    BCM53570_A0_XLPORT_XGXS0_LN3_STATUS0_REGr_ENUM,
    BCM53570_A0_XLPORT_XGXS0_STATUS0_REGr_ENUM,
    BCM53570_A0_XLPORT_XGXS_COUNTER_MODEr_ENUM,
    BCM53570_A0_XQCOSARBSELr_ENUM,
    BCM53570_A0_XQCOSARBSEL_QGROUPr_ENUM,
    BCM53570_A0_XQCOSARBSEL_QLAYERr_ENUM,
    BCM53570_A0_XQCOSPTRr_ENUM,
    BCM53570_A0_XQCOSPTRCTLr_ENUM,
    BCM53570_A0_XQEMPTY_DEBUG_ENr_ENUM,
    BCM53570_A0_XQEMPTY_DEBUG_QLAYER_QBMP0r_ENUM,
    BCM53570_A0_XQEMPTY_DEBUG_QLAYER_QBMP1r_ENUM,
    BCM53570_A0_XQEMPTY_QLAYER_QBMP0r_ENUM,
    BCM53570_A0_XQEMPTY_QLAYER_QBMP1r_ENUM,
    BCM53570_A0_XQFLLMEMDEBUGr_ENUM,
    BCM53570_A0_XQFLLPARITYERRORPTRr_ENUM,
    BCM53570_A0_XQFLLPTRr_ENUM,
    BCM53570_A0_XQFLL_ERR_CLRr_ENUM,
    BCM53570_A0_XQFLL_ERR_CLR_0r_ENUM,
    BCM53570_A0_XQFLL_ERR_CLR_1r_ENUM,
    BCM53570_A0_XQFLL_ERR_CLR_2r_ENUM,
    BCM53570_A0_XQFLL_ERR_VLDr_ENUM,
    BCM53570_A0_XQFLL_ERR_VLD_0r_ENUM,
    BCM53570_A0_XQFLL_ERR_VLD_1r_ENUM,
    BCM53570_A0_XQFLL_ERR_VLD_2r_ENUM,
    BCM53570_A0_XQFLL_MULTI_ERRr_ENUM,
    BCM53570_A0_XQFLL_MULTI_ERR_0r_ENUM,
    BCM53570_A0_XQFLL_MULTI_ERR_1r_ENUM,
    BCM53570_A0_XQFLL_MULTI_ERR_2r_ENUM,
    BCM53570_A0_XQMEMDEBUGr_ENUM,
    BCM53570_A0_XQPARITYERRORPTRr_ENUM,
    BCM53570_A0_XQREADPOINTERr_ENUM,
    BCM53570_A0_XQ_ERR_CLRr_ENUM,
    BCM53570_A0_XQ_ERR_CLR_0r_ENUM,
    BCM53570_A0_XQ_ERR_CLR_1r_ENUM,
    BCM53570_A0_XQ_ERR_CLR_2r_ENUM,
    BCM53570_A0_XQ_ERR_CNTr_ENUM,
    BCM53570_A0_XQ_ERR_VLDr_ENUM,
    BCM53570_A0_XQ_ERR_VLD_0r_ENUM,
    BCM53570_A0_XQ_ERR_VLD_1r_ENUM,
    BCM53570_A0_XQ_ERR_VLD_2r_ENUM,
    BCM53570_A0_XQ_MULTI_ERRr_ENUM,
    BCM53570_A0_XQ_MULTI_ERR_0r_ENUM,
    BCM53570_A0_XQ_MULTI_ERR_1r_ENUM,
    BCM53570_A0_XQ_MULTI_ERR_2r_ENUM,
    BCM53570_A0_ENUM_COUNT = 5923
} BCM53570_A0_ENUM_t;


#ifndef CDK_EXCLUDE_CHIPLESS_TYPES

#define AGINGCTRMEMDEBUGr_ENUM BCM53570_A0_AGINGCTRMEMDEBUGr_ENUM
#define AGINGEXPMEMDEBUGr_ENUM BCM53570_A0_AGINGEXPMEMDEBUGr_ENUM
#define ALTERNATE_EMIRROR_BITMAPm_ENUM BCM53570_A0_ALTERNATE_EMIRROR_BITMAPm_ENUM
#define ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_ENUM BCM53570_A0_ALTERNATE_EMIRROR_BITMAP_PARITY_CONTROLr_ENUM
#define ALTERNATE_EMIRROR_BITMAP_PARITY_STATUSr_ENUM BCM53570_A0_ALTERNATE_EMIRROR_BITMAP_PARITY_STATUSr_ENUM
#define ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM BCM53570_A0_ANY_RMEP_TLV_INTERFACE_DOWN_STATUSr_ENUM
#define ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM BCM53570_A0_ANY_RMEP_TLV_INTERFACE_UP_STATUSr_ENUM
#define ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM BCM53570_A0_ANY_RMEP_TLV_PORT_DOWN_STATUSr_ENUM
#define ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM BCM53570_A0_ANY_RMEP_TLV_PORT_UP_STATUSr_ENUM
#define ARB_EOP_DEBUGr_ENUM BCM53570_A0_ARB_EOP_DEBUGr_ENUM
#define ARB_RAM_1_DBGCTRLr_ENUM BCM53570_A0_ARB_RAM_1_DBGCTRLr_ENUM
#define ARB_RAM_DBGCTRLr_ENUM BCM53570_A0_ARB_RAM_DBGCTRLr_ENUM
#define ASFPKTCOUNTr_ENUM BCM53570_A0_ASFPKTCOUNTr_ENUM
#define ASF_ENABLE_0_64Qr_ENUM BCM53570_A0_ASF_ENABLE_0_64Qr_ENUM
#define ASF_ENABLE_1_64Qr_ENUM BCM53570_A0_ASF_ENABLE_1_64Qr_ENUM
#define ASF_ENABLE_8Qr_ENUM BCM53570_A0_ASF_ENABLE_8Qr_ENUM
#define ASF_PKT_SIZEr_ENUM BCM53570_A0_ASF_PKT_SIZEr_ENUM
#define ASF_PORT_SPEED_MATCH_BMP0r_ENUM BCM53570_A0_ASF_PORT_SPEED_MATCH_BMP0r_ENUM
#define ASF_PORT_SPEED_MATCH_BMP1r_ENUM BCM53570_A0_ASF_PORT_SPEED_MATCH_BMP1r_ENUM
#define ASF_PORT_SPEED_MATCH_BMP2r_ENUM BCM53570_A0_ASF_PORT_SPEED_MATCH_BMP2r_ENUM
#define AUX_ARB_CONTROLr_ENUM BCM53570_A0_AUX_ARB_CONTROLr_ENUM
#define AUX_ARB_CONTROL_2r_ENUM BCM53570_A0_AUX_ARB_CONTROL_2r_ENUM
#define AVS_CTRL_0r_ENUM BCM53570_A0_AVS_CTRL_0r_ENUM
#define AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_ADC_SETTLING_TIMEr_ENUM
#define AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGSr_ENUM
#define AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_AVS_INTERRUPT_FLAGS_CLEARr_ENUM
#define AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_AVS_REGISTERS_LOCKSr_ENUM
#define AVS_REG_HW_MNTR_AVS_SPAREr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_AVS_SPAREr_ENUM
#define AVS_REG_HW_MNTR_AVS_SPARE_0r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_AVS_SPARE_0r_ENUM
#define AVS_REG_HW_MNTR_AVS_SPARE_1r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_AVS_SPARE_1r_ENUM
#define AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSCr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSCr_ENUM
#define AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr_ENUM
#define AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSCr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSCr_ENUM
#define AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_IDLE_STATE_0_CEN_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_INTERRUPT_POW_WDOG_ENr_ENUM
#define AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_INTERRUPT_SW_MEASUREMENT_DONE_ENr_ENUM
#define AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_LAST_MEASURED_SENSORr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSCr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSCr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSCr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSCr_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_1r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_MEASUREMENTS_INIT_RMT_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_REMOTE_SENSOR_TYPEr_ENUM
#define AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_ROSC_COUNTING_MODEr_ENUM
#define AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_INITr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_INITr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSCr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSCr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSCr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSCr_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_0r_ENUM
#define AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_1r_ENUM BCM53570_A0_AVS_REG_HW_MNTR_SEQUENCER_MASK_RMT_ROSC_1r_ENUM
#define AVS_REG_HW_MNTR_SW_CONTROLSr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_SW_CONTROLSr_ENUM
#define AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr_ENUM
#define AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_TEMPERATURE_RESET_ENABLEr_ENUM
#define AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr_ENUM BCM53570_A0_AVS_REG_HW_MNTR_TEMPERATURE_THRESHOLDr_ENUM
#define AVS_REG_MISC_CONTROL_0r_ENUM BCM53570_A0_AVS_REG_MISC_CONTROL_0r_ENUM
#define AVS_REG_MISC_CONTROL_1r_ENUM BCM53570_A0_AVS_REG_MISC_CONTROL_1r_ENUM
#define AVS_REG_MISC_CONTROL_2r_ENUM BCM53570_A0_AVS_REG_MISC_CONTROL_2r_ENUM
#define AVS_REG_MISC_CONTROL_3r_ENUM BCM53570_A0_AVS_REG_MISC_CONTROL_3r_ENUM
#define AVS_REG_MISC_STATUSr_ENUM BCM53570_A0_AVS_REG_MISC_STATUSr_ENUM
#define AVS_REG_MISC_STATUS_0r_ENUM BCM53570_A0_AVS_REG_MISC_STATUS_0r_ENUM
#define AVS_REG_MISC_STATUS_1r_ENUM BCM53570_A0_AVS_REG_MISC_STATUS_1r_ENUM
#define AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_ENUM BCM53570_A0_AVS_REG_PMB_REGISTERS_CLEAR_PMB_ERROR_STATUSr_ENUM
#define AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr_ENUM BCM53570_A0_AVS_REG_PMB_REGISTERS_PMB_ERROR_STATUSr_ENUM
#define AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr_ENUM BCM53570_A0_AVS_REG_PMB_REGISTERS_PMB_TIMEOUTr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_AVS_PWD_ACC_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_AVS_PWD_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_COUNTr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_H_THRESHOLDr_ENUM
#define AVS_REG_PMB_SLAVE_AVS_ROSC_S_THRESHOLDr_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_AVS_ROSC_S_THRESHOLDr_ENUM
#define AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_BPCM_CAPABILITYr_ENUM
#define AVS_REG_PMB_SLAVE_BPCM_CONTROLr_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_BPCM_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_BPCM_IDr_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_BPCM_IDr_ENUM
#define AVS_REG_PMB_SLAVE_BPCM_STATUSr_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_BPCM_STATUSr_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r_ENUM
#define AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r_ENUM BCM53570_A0_AVS_REG_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_ENUM BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_AVS_TOP_ANALOG_SRAM_INDICATORr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr_ENUM BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_DAC_CODEr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_ENUM BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr_ENUM BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_MAX_DAC_CODEr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr_ENUM BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_MIN_DAC_CODEr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_ENUM BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_ENUM BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr_ENUM
#define AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_ENUM BCM53570_A0_AVS_REG_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_0r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_CEN_ROSC_THRESHOLD1_EN_1r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_INTERRUPT_STATUS_THRESHOLD1_FAULTY_SENSORr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_0r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_1r_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_RMT_ROSC_THRESHOLD1_EN_1r_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_CEN_ROSCr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_DIRECTIONr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Hr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_G8Sr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GHr_ENUM
#define AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_1_THRESHOLD1_RMT_ROSC_GSr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_0r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_CEN_ROSC_THRESHOLD2_EN_1r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_INTERRUPT_STATUS_THRESHOLD2_FAULTY_SENSORr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_0r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_1r_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_RMT_ROSC_THRESHOLD2_EN_1r_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSCr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_CEN_ROSCr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_DIRECTIONr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Hr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_G8Sr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GHr_ENUM
#define AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr_ENUM BCM53570_A0_AVS_REG_ROSC_THRESHOLD_2_THRESHOLD2_RMT_ROSC_GSr_ENUM
#define AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_0_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr_ENUM
#define AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_0_CEN_ROSC_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_0P85V_0_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_0P85V_1_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_1V_0_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_1V_1_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_1P8V_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_3P3V_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_TEMPERATURE_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_0_PVT_TESTMODE_MNTR_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_1_INTERRUPT_STATUS_FAULTY_POW_WDOGr_ENUM
#define AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_1_POW_WDOG_FAILURE_STATUSr_ENUM
#define AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr_ENUM BCM53570_A0_AVS_REG_RO_REGISTERS_1_RMT_ROSC_STATUSr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_ENABLE_OVER_TEMPERATURE_RESETr_ENUM BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_ENABLE_OVER_TEMPERATURE_RESETr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_ENABLE_TEMPERATURE_INTERRUPT_SOURCESr_ENUM BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_ENABLE_TEMPERATURE_INTERRUPT_SOURCESr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_SPARE_0r_ENUM BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_SPARE_0r_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_IDLE_TIMEr_ENUM BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_IDLE_TIMEr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_TEMPERATUREr_ENUM BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_TEMPERATUREr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_THRESHOLDSr_ENUM BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_INTERRUPT_THRESHOLDSr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_MEASUREMENT_STATUSr_ENUM BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_MEASUREMENT_STATUSr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_RESET_THRESHOLDr_ENUM BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_TEMPERATURE_RESET_THRESHOLDr_ENUM
#define AVS_REG_TEMPERATURE_MONITOR_TP_TMON_TEST_ENABLEr_ENUM BCM53570_A0_AVS_REG_TEMPERATURE_MONITOR_TP_TMON_TEST_ENABLEr_ENUM
#define AVS_REG_TOP_CTRL_AVS_STATUS_INr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_AVS_STATUS_INr_ENUM
#define AVS_REG_TOP_CTRL_AVS_STATUS_OUTr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_AVS_STATUS_OUTr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_ASSISTr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_ASSISTr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_ASSIST_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFECr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFECr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC0r_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC1r_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC2r_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_AFEC3r_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_BSPr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_HIFr_ENUM
#define AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_MEMORY_STANDBY_LEAPr_ENUM
#define AVS_REG_TOP_CTRL_RMON_HZr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_RMON_HZr_ENUM
#define AVS_REG_TOP_CTRL_RMON_VTr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_RMON_VTr_ENUM
#define AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_S2_STANDBY_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_SPARE_HIGHr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SPARE_HIGHr_ENUM
#define AVS_REG_TOP_CTRL_SPARE_LOWr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SPARE_LOWr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFECr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFECr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC2r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AFEC3r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_AIOr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_BVNDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_FSKr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_GFXr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_HVDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_LEAPr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_M2MC1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAMACr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_MOCAPHYr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_RAAGA0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDSr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDSr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS2r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SDS3r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_SIDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_V3Dr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_IN_VECr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFECr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFECr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC2r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AFEC3r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_AIOr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_BVNDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_FSKr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_GFXr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_HVDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_LEAPr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_M2MC1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAMACr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_MOCAPHYr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_RAAGA0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDSr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDSr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS0r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS1r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS2r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SDS3r_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_SIDr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_V3Dr_ENUM
#define AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_SRAM_POWER_GATE_OUT_VECr_ENUM
#define AVS_REG_TOP_CTRL_START_AVS_CPUr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_START_AVS_CPUr_ENUM
#define AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr_ENUM
#define AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_VTRAP_STATUSr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_VTRAP_STATUSr_ENUM
#define AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr_ENUM BCM53570_A0_AVS_REG_TOP_CTRL_VTRAP_STATUS_CLEARr_ENUM
#define BASE_TIME_FRACr_ENUM BCM53570_A0_BASE_TIME_FRACr_ENUM
#define BASE_TIME_SECr_ENUM BCM53570_A0_BASE_TIME_SECr_ENUM
#define BCAST_BLOCK_MASK_HI_64r_ENUM BCM53570_A0_BCAST_BLOCK_MASK_HI_64r_ENUM
#define BCAST_BLOCK_MASK_LO_64r_ENUM BCM53570_A0_BCAST_BLOCK_MASK_LO_64r_ENUM
#define BKPMETERINGBUCKETr_ENUM BCM53570_A0_BKPMETERINGBUCKETr_ENUM
#define BKPMETERINGCONFIGr_ENUM BCM53570_A0_BKPMETERINGCONFIGr_ENUM
#define BKPMETERINGCONFIG_EXTr_ENUM BCM53570_A0_BKPMETERINGCONFIG_EXTr_ENUM
#define BKPMETERINGDISCSTATUSr_ENUM BCM53570_A0_BKPMETERINGDISCSTATUSr_ENUM
#define BKPMETERINGDISCSTATUS_0r_ENUM BCM53570_A0_BKPMETERINGDISCSTATUS_0r_ENUM
#define BKPMETERINGDISCSTATUS_1r_ENUM BCM53570_A0_BKPMETERINGDISCSTATUS_1r_ENUM
#define BKPMETERINGDISCSTATUS_2r_ENUM BCM53570_A0_BKPMETERINGDISCSTATUS_2r_ENUM
#define BKPMETERINGSTATUSr_ENUM BCM53570_A0_BKPMETERINGSTATUSr_ENUM
#define BKPMETERINGSTATUS_0r_ENUM BCM53570_A0_BKPMETERINGSTATUS_0r_ENUM
#define BKPMETERINGSTATUS_1r_ENUM BCM53570_A0_BKPMETERINGSTATUS_1r_ENUM
#define BKPMETERINGSTATUS_2r_ENUM BCM53570_A0_BKPMETERINGSTATUS_2r_ENUM
#define BKP_DISC_PRIORITYr_ENUM BCM53570_A0_BKP_DISC_PRIORITYr_ENUM
#define CAPWAP_ENABLEr_ENUM BCM53570_A0_CAPWAP_ENABLEr_ENUM
#define CAPWAP_PAYLOAD_PARSING_CONTROLr_ENUM BCM53570_A0_CAPWAP_PAYLOAD_PARSING_CONTROLr_ENUM
#define CBPCELLERRPTRr_ENUM BCM53570_A0_CBPCELLERRPTRr_ENUM
#define CBPCELLHDRMEMDEBUGr_ENUM BCM53570_A0_CBPCELLHDRMEMDEBUGr_ENUM
#define CBPCELLHDRPARITYERRPTRr_ENUM BCM53570_A0_CBPCELLHDRPARITYERRPTRr_ENUM
#define CBPCELLLINKMEMDEBUGr_ENUM BCM53570_A0_CBPCELLLINKMEMDEBUGr_ENUM
#define CBPCELLLINKPARITYERRPTRr_ENUM BCM53570_A0_CBPCELLLINKPARITYERRPTRr_ENUM
#define CBPDATAMEMDEBUGr_ENUM BCM53570_A0_CBPDATAMEMDEBUGr_ENUM
#define CBPPKTHDRMEM0DEBUGr_ENUM BCM53570_A0_CBPPKTHDRMEM0DEBUGr_ENUM
#define CBPPKTHDRMEM1DEBUGr_ENUM BCM53570_A0_CBPPKTHDRMEM1DEBUGr_ENUM
#define CBPPKTHDRMEM2DEBUGr_ENUM BCM53570_A0_CBPPKTHDRMEM2DEBUGr_ENUM
#define CBPPKTHDRMEMDEBUGr_ENUM BCM53570_A0_CBPPKTHDRMEMDEBUGr_ENUM
#define CBPPKTHDRMEMEXTDEBUGr_ENUM BCM53570_A0_CBPPKTHDRMEMEXTDEBUGr_ENUM
#define CBPPKTHDR_ERRPTRr_ENUM BCM53570_A0_CBPPKTHDR_ERRPTRr_ENUM
#define CBPPKTHDR_ERRPTR0r_ENUM BCM53570_A0_CBPPKTHDR_ERRPTR0r_ENUM
#define CBPPKTHDR_ERRPTR1r_ENUM BCM53570_A0_CBPPKTHDR_ERRPTR1r_ENUM
#define CBPPKTHDR_ERRPTR2r_ENUM BCM53570_A0_CBPPKTHDR_ERRPTR2r_ENUM
#define CBPPKTHDR_ERRPTR3r_ENUM BCM53570_A0_CBPPKTHDR_ERRPTR3r_ENUM
#define CBPPKTHDR_ERR_CLRr_ENUM BCM53570_A0_CBPPKTHDR_ERR_CLRr_ENUM
#define CBPPKTHDR_ERR_VLDr_ENUM BCM53570_A0_CBPPKTHDR_ERR_VLDr_ENUM
#define CCM_COPYTO_CPU_CONTROLr_ENUM BCM53570_A0_CCM_COPYTO_CPU_CONTROLr_ENUM
#define CCM_INTERRUPT_CONTROLr_ENUM BCM53570_A0_CCM_INTERRUPT_CONTROLr_ENUM
#define CCM_READ_CONTROLr_ENUM BCM53570_A0_CCM_READ_CONTROLr_ENUM
#define CCPMEMDEBUGr_ENUM BCM53570_A0_CCPMEMDEBUGr_ENUM
#define CCPPARITYERRORPTRr_ENUM BCM53570_A0_CCPPARITYERRORPTRr_ENUM
#define CFAPBANK_STKPTRr_ENUM BCM53570_A0_CFAPBANK_STKPTRr_ENUM
#define CFAPCONFIGr_ENUM BCM53570_A0_CFAPCONFIGr_ENUM
#define CFAPFULLTHRESHOLDr_ENUM BCM53570_A0_CFAPFULLTHRESHOLDr_ENUM
#define CFAPMEMDEBUGr_ENUM BCM53570_A0_CFAPMEMDEBUGr_ENUM
#define CFAPPARITYERRORPTRr_ENUM BCM53570_A0_CFAPPARITYERRORPTRr_ENUM
#define CFAPREADPOINTERr_ENUM BCM53570_A0_CFAPREADPOINTERr_ENUM
#define CFAP_ARBITER_RANDOM_SEEDr_ENUM BCM53570_A0_CFAP_ARBITER_RANDOM_SEEDr_ENUM
#define CFAP_ARBITER_RANKERr_ENUM BCM53570_A0_CFAP_ARBITER_RANKERr_ENUM
#define CFAP_BANK_PTR_MASKr_ENUM BCM53570_A0_CFAP_BANK_PTR_MASKr_ENUM
#define CFAP_DROP_CNTr_ENUM BCM53570_A0_CFAP_DROP_CNTr_ENUM
#define CFG_RAM_DBGCTRLr_ENUM BCM53570_A0_CFG_RAM_DBGCTRLr_ENUM
#define CHIP_CONFIGr_ENUM BCM53570_A0_CHIP_CONFIGr_ENUM
#define CHIP_INDACC_CTLSTSr_ENUM BCM53570_A0_CHIP_INDACC_CTLSTSr_ENUM
#define CHIP_INDACC_RDATAr_ENUM BCM53570_A0_CHIP_INDACC_RDATAr_ENUM
#define CHIP_INDACC_WDATAr_ENUM BCM53570_A0_CHIP_INDACC_WDATAr_ENUM
#define CHIP_SBUS_CFGr_ENUM BCM53570_A0_CHIP_SBUS_CFGr_ENUM
#define CHIP_SWRSTr_ENUM BCM53570_A0_CHIP_SWRSTr_ENUM
#define CHIP_TESTr_ENUM BCM53570_A0_CHIP_TESTr_ENUM
#define CHIP_UMACSPEEDr_ENUM BCM53570_A0_CHIP_UMACSPEEDr_ENUM
#define CLMAC_CLEAR_ECC_STATUSr_ENUM BCM53570_A0_CLMAC_CLEAR_ECC_STATUSr_ENUM
#define CLMAC_CLEAR_FIFO_STATUSr_ENUM BCM53570_A0_CLMAC_CLEAR_FIFO_STATUSr_ENUM
#define CLMAC_CLEAR_RX_LSS_STATUSr_ENUM BCM53570_A0_CLMAC_CLEAR_RX_LSS_STATUSr_ENUM
#define CLMAC_CTRLr_ENUM BCM53570_A0_CLMAC_CTRLr_ENUM
#define CLMAC_E2ECC_DATA_HDRr_ENUM BCM53570_A0_CLMAC_E2ECC_DATA_HDRr_ENUM
#define CLMAC_E2ECC_DATA_HDR_0r_ENUM BCM53570_A0_CLMAC_E2ECC_DATA_HDR_0r_ENUM
#define CLMAC_E2ECC_DATA_HDR_1r_ENUM BCM53570_A0_CLMAC_E2ECC_DATA_HDR_1r_ENUM
#define CLMAC_E2ECC_MODULE_HDRr_ENUM BCM53570_A0_CLMAC_E2ECC_MODULE_HDRr_ENUM
#define CLMAC_E2ECC_MODULE_HDR_0r_ENUM BCM53570_A0_CLMAC_E2ECC_MODULE_HDR_0r_ENUM
#define CLMAC_E2ECC_MODULE_HDR_1r_ENUM BCM53570_A0_CLMAC_E2ECC_MODULE_HDR_1r_ENUM
#define CLMAC_E2EFC_DATA_HDRr_ENUM BCM53570_A0_CLMAC_E2EFC_DATA_HDRr_ENUM
#define CLMAC_E2EFC_DATA_HDR_0r_ENUM BCM53570_A0_CLMAC_E2EFC_DATA_HDR_0r_ENUM
#define CLMAC_E2EFC_DATA_HDR_1r_ENUM BCM53570_A0_CLMAC_E2EFC_DATA_HDR_1r_ENUM
#define CLMAC_E2EFC_MODULE_HDRr_ENUM BCM53570_A0_CLMAC_E2EFC_MODULE_HDRr_ENUM
#define CLMAC_E2EFC_MODULE_HDR_0r_ENUM BCM53570_A0_CLMAC_E2EFC_MODULE_HDR_0r_ENUM
#define CLMAC_E2EFC_MODULE_HDR_1r_ENUM BCM53570_A0_CLMAC_E2EFC_MODULE_HDR_1r_ENUM
#define CLMAC_E2E_CTRLr_ENUM BCM53570_A0_CLMAC_E2E_CTRLr_ENUM
#define CLMAC_ECC_CTRLr_ENUM BCM53570_A0_CLMAC_ECC_CTRLr_ENUM
#define CLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM BCM53570_A0_CLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM
#define CLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM BCM53570_A0_CLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM
#define CLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM BCM53570_A0_CLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM
#define CLMAC_EEE_CTRLr_ENUM BCM53570_A0_CLMAC_EEE_CTRLr_ENUM
#define CLMAC_EEE_TIMERSr_ENUM BCM53570_A0_CLMAC_EEE_TIMERSr_ENUM
#define CLMAC_FIFO_STATUSr_ENUM BCM53570_A0_CLMAC_FIFO_STATUSr_ENUM
#define CLMAC_GMII_EEE_CTRLr_ENUM BCM53570_A0_CLMAC_GMII_EEE_CTRLr_ENUM
#define CLMAC_HIGIG_HDRr_ENUM BCM53570_A0_CLMAC_HIGIG_HDRr_ENUM
#define CLMAC_HIGIG_HDR_0r_ENUM BCM53570_A0_CLMAC_HIGIG_HDR_0r_ENUM
#define CLMAC_HIGIG_HDR_1r_ENUM BCM53570_A0_CLMAC_HIGIG_HDR_1r_ENUM
#define CLMAC_INTR_ENABLEr_ENUM BCM53570_A0_CLMAC_INTR_ENABLEr_ENUM
#define CLMAC_INTR_STATUSr_ENUM BCM53570_A0_CLMAC_INTR_STATUSr_ENUM
#define CLMAC_LAG_FAILOVER_STATUSr_ENUM BCM53570_A0_CLMAC_LAG_FAILOVER_STATUSr_ENUM
#define CLMAC_LLFC_CTRLr_ENUM BCM53570_A0_CLMAC_LLFC_CTRLr_ENUM
#define CLMAC_MEM_CTRLr_ENUM BCM53570_A0_CLMAC_MEM_CTRLr_ENUM
#define CLMAC_MODEr_ENUM BCM53570_A0_CLMAC_MODEr_ENUM
#define CLMAC_PAUSE_CTRLr_ENUM BCM53570_A0_CLMAC_PAUSE_CTRLr_ENUM
#define CLMAC_PFC_CTRLr_ENUM BCM53570_A0_CLMAC_PFC_CTRLr_ENUM
#define CLMAC_PFC_DAr_ENUM BCM53570_A0_CLMAC_PFC_DAr_ENUM
#define CLMAC_PFC_OPCODEr_ENUM BCM53570_A0_CLMAC_PFC_OPCODEr_ENUM
#define CLMAC_PFC_TYPEr_ENUM BCM53570_A0_CLMAC_PFC_TYPEr_ENUM
#define CLMAC_RX_CDC_ECC_STATUSr_ENUM BCM53570_A0_CLMAC_RX_CDC_ECC_STATUSr_ENUM
#define CLMAC_RX_CTRLr_ENUM BCM53570_A0_CLMAC_RX_CTRLr_ENUM
#define CLMAC_RX_LLFC_MSG_FIELDSr_ENUM BCM53570_A0_CLMAC_RX_LLFC_MSG_FIELDSr_ENUM
#define CLMAC_RX_LSS_CTRLr_ENUM BCM53570_A0_CLMAC_RX_LSS_CTRLr_ENUM
#define CLMAC_RX_LSS_STATUSr_ENUM BCM53570_A0_CLMAC_RX_LSS_STATUSr_ENUM
#define CLMAC_RX_MAC_SAr_ENUM BCM53570_A0_CLMAC_RX_MAC_SAr_ENUM
#define CLMAC_RX_MAX_SIZEr_ENUM BCM53570_A0_CLMAC_RX_MAX_SIZEr_ENUM
#define CLMAC_RX_TS_MEM_ECC_STATUSr_ENUM BCM53570_A0_CLMAC_RX_TS_MEM_ECC_STATUSr_ENUM
#define CLMAC_RX_VLAN_TAGr_ENUM BCM53570_A0_CLMAC_RX_VLAN_TAGr_ENUM
#define CLMAC_SPAREr_ENUM BCM53570_A0_CLMAC_SPAREr_ENUM
#define CLMAC_SPARE0r_ENUM BCM53570_A0_CLMAC_SPARE0r_ENUM
#define CLMAC_SPARE1r_ENUM BCM53570_A0_CLMAC_SPARE1r_ENUM
#define CLMAC_TIMESTAMP_ADJUSTr_ENUM BCM53570_A0_CLMAC_TIMESTAMP_ADJUSTr_ENUM
#define CLMAC_TIMESTAMP_BYTE_ADJUSTr_ENUM BCM53570_A0_CLMAC_TIMESTAMP_BYTE_ADJUSTr_ENUM
#define CLMAC_TXFIFO_CELL_CNTr_ENUM BCM53570_A0_CLMAC_TXFIFO_CELL_CNTr_ENUM
#define CLMAC_TXFIFO_CELL_REQ_CNTr_ENUM BCM53570_A0_CLMAC_TXFIFO_CELL_REQ_CNTr_ENUM
#define CLMAC_TX_CDC_ECC_STATUSr_ENUM BCM53570_A0_CLMAC_TX_CDC_ECC_STATUSr_ENUM
#define CLMAC_TX_CRC_CORRUPT_CTRLr_ENUM BCM53570_A0_CLMAC_TX_CRC_CORRUPT_CTRLr_ENUM
#define CLMAC_TX_CTRLr_ENUM BCM53570_A0_CLMAC_TX_CTRLr_ENUM
#define CLMAC_TX_LLFC_MSG_FIELDSr_ENUM BCM53570_A0_CLMAC_TX_LLFC_MSG_FIELDSr_ENUM
#define CLMAC_TX_MAC_SAr_ENUM BCM53570_A0_CLMAC_TX_MAC_SAr_ENUM
#define CLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM BCM53570_A0_CLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM
#define CLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM BCM53570_A0_CLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM
#define CLMAC_VERSION_IDr_ENUM BCM53570_A0_CLMAC_VERSION_IDr_ENUM
#define CLMIB_R1023r_ENUM BCM53570_A0_CLMIB_R1023r_ENUM
#define CLMIB_R127r_ENUM BCM53570_A0_CLMIB_R127r_ENUM
#define CLMIB_R1518r_ENUM BCM53570_A0_CLMIB_R1518r_ENUM
#define CLMIB_R16383r_ENUM BCM53570_A0_CLMIB_R16383r_ENUM
#define CLMIB_R2047r_ENUM BCM53570_A0_CLMIB_R2047r_ENUM
#define CLMIB_R255r_ENUM BCM53570_A0_CLMIB_R255r_ENUM
#define CLMIB_R4095r_ENUM BCM53570_A0_CLMIB_R4095r_ENUM
#define CLMIB_R511r_ENUM BCM53570_A0_CLMIB_R511r_ENUM
#define CLMIB_R64r_ENUM BCM53570_A0_CLMIB_R64r_ENUM
#define CLMIB_R9216r_ENUM BCM53570_A0_CLMIB_R9216r_ENUM
#define CLMIB_RALNr_ENUM BCM53570_A0_CLMIB_RALNr_ENUM
#define CLMIB_RBCAr_ENUM BCM53570_A0_CLMIB_RBCAr_ENUM
#define CLMIB_RBYTr_ENUM BCM53570_A0_CLMIB_RBYTr_ENUM
#define CLMIB_RDVLNr_ENUM BCM53570_A0_CLMIB_RDVLNr_ENUM
#define CLMIB_RERPKTr_ENUM BCM53570_A0_CLMIB_RERPKTr_ENUM
#define CLMIB_RFCRr_ENUM BCM53570_A0_CLMIB_RFCRr_ENUM
#define CLMIB_RFCSr_ENUM BCM53570_A0_CLMIB_RFCSr_ENUM
#define CLMIB_RFLRr_ENUM BCM53570_A0_CLMIB_RFLRr_ENUM
#define CLMIB_RFRGr_ENUM BCM53570_A0_CLMIB_RFRGr_ENUM
#define CLMIB_RJBRr_ENUM BCM53570_A0_CLMIB_RJBRr_ENUM
#define CLMIB_RMCAr_ENUM BCM53570_A0_CLMIB_RMCAr_ENUM
#define CLMIB_RMCRCr_ENUM BCM53570_A0_CLMIB_RMCRCr_ENUM
#define CLMIB_RMGVr_ENUM BCM53570_A0_CLMIB_RMGVr_ENUM
#define CLMIB_RMTUEr_ENUM BCM53570_A0_CLMIB_RMTUEr_ENUM
#define CLMIB_ROVRr_ENUM BCM53570_A0_CLMIB_ROVRr_ENUM
#define CLMIB_RPFCr_ENUM BCM53570_A0_CLMIB_RPFCr_ENUM
#define CLMIB_RPFC0r_ENUM BCM53570_A0_CLMIB_RPFC0r_ENUM
#define CLMIB_RPFC1r_ENUM BCM53570_A0_CLMIB_RPFC1r_ENUM
#define CLMIB_RPFC2r_ENUM BCM53570_A0_CLMIB_RPFC2r_ENUM
#define CLMIB_RPFC3r_ENUM BCM53570_A0_CLMIB_RPFC3r_ENUM
#define CLMIB_RPFC4r_ENUM BCM53570_A0_CLMIB_RPFC4r_ENUM
#define CLMIB_RPFC5r_ENUM BCM53570_A0_CLMIB_RPFC5r_ENUM
#define CLMIB_RPFC6r_ENUM BCM53570_A0_CLMIB_RPFC6r_ENUM
#define CLMIB_RPFC7r_ENUM BCM53570_A0_CLMIB_RPFC7r_ENUM
#define CLMIB_RPFCOFFr_ENUM BCM53570_A0_CLMIB_RPFCOFFr_ENUM
#define CLMIB_RPFCOFF0r_ENUM BCM53570_A0_CLMIB_RPFCOFF0r_ENUM
#define CLMIB_RPFCOFF1r_ENUM BCM53570_A0_CLMIB_RPFCOFF1r_ENUM
#define CLMIB_RPFCOFF2r_ENUM BCM53570_A0_CLMIB_RPFCOFF2r_ENUM
#define CLMIB_RPFCOFF3r_ENUM BCM53570_A0_CLMIB_RPFCOFF3r_ENUM
#define CLMIB_RPFCOFF4r_ENUM BCM53570_A0_CLMIB_RPFCOFF4r_ENUM
#define CLMIB_RPFCOFF5r_ENUM BCM53570_A0_CLMIB_RPFCOFF5r_ENUM
#define CLMIB_RPFCOFF6r_ENUM BCM53570_A0_CLMIB_RPFCOFF6r_ENUM
#define CLMIB_RPFCOFF7r_ENUM BCM53570_A0_CLMIB_RPFCOFF7r_ENUM
#define CLMIB_RPKTr_ENUM BCM53570_A0_CLMIB_RPKTr_ENUM
#define CLMIB_RPOKr_ENUM BCM53570_A0_CLMIB_RPOKr_ENUM
#define CLMIB_RPRMr_ENUM BCM53570_A0_CLMIB_RPRMr_ENUM
#define CLMIB_RPROGr_ENUM BCM53570_A0_CLMIB_RPROGr_ENUM
#define CLMIB_RPROG0r_ENUM BCM53570_A0_CLMIB_RPROG0r_ENUM
#define CLMIB_RPROG1r_ENUM BCM53570_A0_CLMIB_RPROG1r_ENUM
#define CLMIB_RPROG2r_ENUM BCM53570_A0_CLMIB_RPROG2r_ENUM
#define CLMIB_RPROG3r_ENUM BCM53570_A0_CLMIB_RPROG3r_ENUM
#define CLMIB_RRBYTr_ENUM BCM53570_A0_CLMIB_RRBYTr_ENUM
#define CLMIB_RRPKTr_ENUM BCM53570_A0_CLMIB_RRPKTr_ENUM
#define CLMIB_RSCHCRCr_ENUM BCM53570_A0_CLMIB_RSCHCRCr_ENUM
#define CLMIB_RTRFUr_ENUM BCM53570_A0_CLMIB_RTRFUr_ENUM
#define CLMIB_RUCAr_ENUM BCM53570_A0_CLMIB_RUCAr_ENUM
#define CLMIB_RUNDr_ENUM BCM53570_A0_CLMIB_RUNDr_ENUM
#define CLMIB_RVLNr_ENUM BCM53570_A0_CLMIB_RVLNr_ENUM
#define CLMIB_RXCFr_ENUM BCM53570_A0_CLMIB_RXCFr_ENUM
#define CLMIB_RXPFr_ENUM BCM53570_A0_CLMIB_RXPFr_ENUM
#define CLMIB_RXPPr_ENUM BCM53570_A0_CLMIB_RXPPr_ENUM
#define CLMIB_RXUDAr_ENUM BCM53570_A0_CLMIB_RXUDAr_ENUM
#define CLMIB_RXUOr_ENUM BCM53570_A0_CLMIB_RXUOr_ENUM
#define CLMIB_RXWSAr_ENUM BCM53570_A0_CLMIB_RXWSAr_ENUM
#define CLMIB_RX_EEE_LPI_DURATION_COUNTERr_ENUM BCM53570_A0_CLMIB_RX_EEE_LPI_DURATION_COUNTERr_ENUM
#define CLMIB_RX_EEE_LPI_EVENT_COUNTERr_ENUM BCM53570_A0_CLMIB_RX_EEE_LPI_EVENT_COUNTERr_ENUM
#define CLMIB_RX_HCFC_COUNTERr_ENUM BCM53570_A0_CLMIB_RX_HCFC_COUNTERr_ENUM
#define CLMIB_RX_HCFC_CRC_COUNTERr_ENUM BCM53570_A0_CLMIB_RX_HCFC_CRC_COUNTERr_ENUM
#define CLMIB_RX_LLFC_CRC_COUNTERr_ENUM BCM53570_A0_CLMIB_RX_LLFC_CRC_COUNTERr_ENUM
#define CLMIB_RX_LLFC_LOG_COUNTERr_ENUM BCM53570_A0_CLMIB_RX_LLFC_LOG_COUNTERr_ENUM
#define CLMIB_RX_LLFC_PHY_COUNTERr_ENUM BCM53570_A0_CLMIB_RX_LLFC_PHY_COUNTERr_ENUM
#define CLMIB_T1023r_ENUM BCM53570_A0_CLMIB_T1023r_ENUM
#define CLMIB_T127r_ENUM BCM53570_A0_CLMIB_T127r_ENUM
#define CLMIB_T1518r_ENUM BCM53570_A0_CLMIB_T1518r_ENUM
#define CLMIB_T16383r_ENUM BCM53570_A0_CLMIB_T16383r_ENUM
#define CLMIB_T2047r_ENUM BCM53570_A0_CLMIB_T2047r_ENUM
#define CLMIB_T255r_ENUM BCM53570_A0_CLMIB_T255r_ENUM
#define CLMIB_T4095r_ENUM BCM53570_A0_CLMIB_T4095r_ENUM
#define CLMIB_T511r_ENUM BCM53570_A0_CLMIB_T511r_ENUM
#define CLMIB_T64r_ENUM BCM53570_A0_CLMIB_T64r_ENUM
#define CLMIB_T9216r_ENUM BCM53570_A0_CLMIB_T9216r_ENUM
#define CLMIB_TBCAr_ENUM BCM53570_A0_CLMIB_TBCAr_ENUM
#define CLMIB_TBYTr_ENUM BCM53570_A0_CLMIB_TBYTr_ENUM
#define CLMIB_TDFRr_ENUM BCM53570_A0_CLMIB_TDFRr_ENUM
#define CLMIB_TDVLNr_ENUM BCM53570_A0_CLMIB_TDVLNr_ENUM
#define CLMIB_TEDFr_ENUM BCM53570_A0_CLMIB_TEDFr_ENUM
#define CLMIB_TERRr_ENUM BCM53570_A0_CLMIB_TERRr_ENUM
#define CLMIB_TFCSr_ENUM BCM53570_A0_CLMIB_TFCSr_ENUM
#define CLMIB_TFRGr_ENUM BCM53570_A0_CLMIB_TFRGr_ENUM
#define CLMIB_TJBRr_ENUM BCM53570_A0_CLMIB_TJBRr_ENUM
#define CLMIB_TLCLr_ENUM BCM53570_A0_CLMIB_TLCLr_ENUM
#define CLMIB_TMCAr_ENUM BCM53570_A0_CLMIB_TMCAr_ENUM
#define CLMIB_TMCLr_ENUM BCM53570_A0_CLMIB_TMCLr_ENUM
#define CLMIB_TMGVr_ENUM BCM53570_A0_CLMIB_TMGVr_ENUM
#define CLMIB_TNCLr_ENUM BCM53570_A0_CLMIB_TNCLr_ENUM
#define CLMIB_TOVRr_ENUM BCM53570_A0_CLMIB_TOVRr_ENUM
#define CLMIB_TPFCr_ENUM BCM53570_A0_CLMIB_TPFCr_ENUM
#define CLMIB_TPFC0r_ENUM BCM53570_A0_CLMIB_TPFC0r_ENUM
#define CLMIB_TPFC1r_ENUM BCM53570_A0_CLMIB_TPFC1r_ENUM
#define CLMIB_TPFC2r_ENUM BCM53570_A0_CLMIB_TPFC2r_ENUM
#define CLMIB_TPFC3r_ENUM BCM53570_A0_CLMIB_TPFC3r_ENUM
#define CLMIB_TPFC4r_ENUM BCM53570_A0_CLMIB_TPFC4r_ENUM
#define CLMIB_TPFC5r_ENUM BCM53570_A0_CLMIB_TPFC5r_ENUM
#define CLMIB_TPFC6r_ENUM BCM53570_A0_CLMIB_TPFC6r_ENUM
#define CLMIB_TPFC7r_ENUM BCM53570_A0_CLMIB_TPFC7r_ENUM
#define CLMIB_TPFCOFFr_ENUM BCM53570_A0_CLMIB_TPFCOFFr_ENUM
#define CLMIB_TPFCOFF0r_ENUM BCM53570_A0_CLMIB_TPFCOFF0r_ENUM
#define CLMIB_TPFCOFF1r_ENUM BCM53570_A0_CLMIB_TPFCOFF1r_ENUM
#define CLMIB_TPFCOFF2r_ENUM BCM53570_A0_CLMIB_TPFCOFF2r_ENUM
#define CLMIB_TPFCOFF3r_ENUM BCM53570_A0_CLMIB_TPFCOFF3r_ENUM
#define CLMIB_TPFCOFF4r_ENUM BCM53570_A0_CLMIB_TPFCOFF4r_ENUM
#define CLMIB_TPFCOFF5r_ENUM BCM53570_A0_CLMIB_TPFCOFF5r_ENUM
#define CLMIB_TPFCOFF6r_ENUM BCM53570_A0_CLMIB_TPFCOFF6r_ENUM
#define CLMIB_TPFCOFF7r_ENUM BCM53570_A0_CLMIB_TPFCOFF7r_ENUM
#define CLMIB_TPKTr_ENUM BCM53570_A0_CLMIB_TPKTr_ENUM
#define CLMIB_TPOKr_ENUM BCM53570_A0_CLMIB_TPOKr_ENUM
#define CLMIB_TRPKTr_ENUM BCM53570_A0_CLMIB_TRPKTr_ENUM
#define CLMIB_TSCLr_ENUM BCM53570_A0_CLMIB_TSCLr_ENUM
#define CLMIB_TSPAREr_ENUM BCM53570_A0_CLMIB_TSPAREr_ENUM
#define CLMIB_TSPARE0r_ENUM BCM53570_A0_CLMIB_TSPARE0r_ENUM
#define CLMIB_TSPARE1r_ENUM BCM53570_A0_CLMIB_TSPARE1r_ENUM
#define CLMIB_TSPARE2r_ENUM BCM53570_A0_CLMIB_TSPARE2r_ENUM
#define CLMIB_TSPARE3r_ENUM BCM53570_A0_CLMIB_TSPARE3r_ENUM
#define CLMIB_TUCAr_ENUM BCM53570_A0_CLMIB_TUCAr_ENUM
#define CLMIB_TUFLr_ENUM BCM53570_A0_CLMIB_TUFLr_ENUM
#define CLMIB_TVLNr_ENUM BCM53570_A0_CLMIB_TVLNr_ENUM
#define CLMIB_TXCFr_ENUM BCM53570_A0_CLMIB_TXCFr_ENUM
#define CLMIB_TXCLr_ENUM BCM53570_A0_CLMIB_TXCLr_ENUM
#define CLMIB_TXPFr_ENUM BCM53570_A0_CLMIB_TXPFr_ENUM
#define CLMIB_TXPPr_ENUM BCM53570_A0_CLMIB_TXPPr_ENUM
#define CLMIB_TX_EEE_LPI_DURATION_COUNTERr_ENUM BCM53570_A0_CLMIB_TX_EEE_LPI_DURATION_COUNTERr_ENUM
#define CLMIB_TX_EEE_LPI_EVENT_COUNTERr_ENUM BCM53570_A0_CLMIB_TX_EEE_LPI_EVENT_COUNTERr_ENUM
#define CLMIB_TX_HCFC_COUNTERr_ENUM BCM53570_A0_CLMIB_TX_HCFC_COUNTERr_ENUM
#define CLMIB_TX_LLFC_LOG_COUNTERr_ENUM BCM53570_A0_CLMIB_TX_LLFC_LOG_COUNTERr_ENUM
#define CLMIB_XTHOLr_ENUM BCM53570_A0_CLMIB_XTHOLr_ENUM
#define CLPORT_CNTMAXSIZEr_ENUM BCM53570_A0_CLPORT_CNTMAXSIZEr_ENUM
#define CLPORT_CONFIGr_ENUM BCM53570_A0_CLPORT_CONFIGr_ENUM
#define CLPORT_ECC_CONTROLr_ENUM BCM53570_A0_CLPORT_ECC_CONTROLr_ENUM
#define CLPORT_EEE_CLOCK_GATEr_ENUM BCM53570_A0_CLPORT_EEE_CLOCK_GATEr_ENUM
#define CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM BCM53570_A0_CLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM
#define CLPORT_EEE_COUNTER_MODEr_ENUM BCM53570_A0_CLPORT_EEE_COUNTER_MODEr_ENUM
#define CLPORT_EEE_DURATION_TIMER_PULSEr_ENUM BCM53570_A0_CLPORT_EEE_DURATION_TIMER_PULSEr_ENUM
#define CLPORT_ENABLE_REGr_ENUM BCM53570_A0_CLPORT_ENABLE_REGr_ENUM
#define CLPORT_FAULT_LINK_STATUSr_ENUM BCM53570_A0_CLPORT_FAULT_LINK_STATUSr_ENUM
#define CLPORT_FLOW_CONTROL_CONFIGr_ENUM BCM53570_A0_CLPORT_FLOW_CONTROL_CONFIGr_ENUM
#define CLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM BCM53570_A0_CLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM
#define CLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM BCM53570_A0_CLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM
#define CLPORT_GENERAL_SPARE1_REGr_ENUM BCM53570_A0_CLPORT_GENERAL_SPARE1_REGr_ENUM
#define CLPORT_GENERAL_SPARE2_REGr_ENUM BCM53570_A0_CLPORT_GENERAL_SPARE2_REGr_ENUM
#define CLPORT_GENERAL_SPARE3_REGr_ENUM BCM53570_A0_CLPORT_GENERAL_SPARE3_REGr_ENUM
#define CLPORT_GENERAL_SPARE_REGr_ENUM BCM53570_A0_CLPORT_GENERAL_SPARE_REGr_ENUM
#define CLPORT_INTR_ENABLEr_ENUM BCM53570_A0_CLPORT_INTR_ENABLEr_ENUM
#define CLPORT_INTR_STATUSr_ENUM BCM53570_A0_CLPORT_INTR_STATUSr_ENUM
#define CLPORT_LAG_FAILOVER_CONFIGr_ENUM BCM53570_A0_CLPORT_LAG_FAILOVER_CONFIGr_ENUM
#define CLPORT_LED_CHAIN_CONFIGr_ENUM BCM53570_A0_CLPORT_LED_CHAIN_CONFIGr_ENUM
#define CLPORT_LINKSTATUS_DOWNr_ENUM BCM53570_A0_CLPORT_LINKSTATUS_DOWNr_ENUM
#define CLPORT_LINKSTATUS_DOWN_CLEARr_ENUM BCM53570_A0_CLPORT_LINKSTATUS_DOWN_CLEARr_ENUM
#define CLPORT_MAC_CONTROLr_ENUM BCM53570_A0_CLPORT_MAC_CONTROLr_ENUM
#define CLPORT_MAC_RSV_MASKr_ENUM BCM53570_A0_CLPORT_MAC_RSV_MASKr_ENUM
#define CLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr_ENUM BCM53570_A0_CLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr_ENUM
#define CLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr_ENUM BCM53570_A0_CLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr_ENUM
#define CLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr_ENUM BCM53570_A0_CLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr_ENUM
#define CLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr_ENUM BCM53570_A0_CLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr_ENUM
#define CLPORT_MIB_PROG_RANGE_CNTR_CONFIGr_ENUM BCM53570_A0_CLPORT_MIB_PROG_RANGE_CNTR_CONFIGr_ENUM
#define CLPORT_MIB_RESETr_ENUM BCM53570_A0_CLPORT_MIB_RESETr_ENUM
#define CLPORT_MIB_RSC0_ECC_STATUSr_ENUM BCM53570_A0_CLPORT_MIB_RSC0_ECC_STATUSr_ENUM
#define CLPORT_MIB_RSC1_ECC_STATUSr_ENUM BCM53570_A0_CLPORT_MIB_RSC1_ECC_STATUSr_ENUM
#define CLPORT_MIB_RSC_ECC_STATUSr_ENUM BCM53570_A0_CLPORT_MIB_RSC_ECC_STATUSr_ENUM
#define CLPORT_MIB_RSC_RAM_CONTROLr_ENUM BCM53570_A0_CLPORT_MIB_RSC_RAM_CONTROLr_ENUM
#define CLPORT_MIB_TSC0_ECC_STATUSr_ENUM BCM53570_A0_CLPORT_MIB_TSC0_ECC_STATUSr_ENUM
#define CLPORT_MIB_TSC1_ECC_STATUSr_ENUM BCM53570_A0_CLPORT_MIB_TSC1_ECC_STATUSr_ENUM
#define CLPORT_MIB_TSC_ECC_STATUSr_ENUM BCM53570_A0_CLPORT_MIB_TSC_ECC_STATUSr_ENUM
#define CLPORT_MIB_TSC_RAM_CONTROLr_ENUM BCM53570_A0_CLPORT_MIB_TSC_RAM_CONTROLr_ENUM
#define CLPORT_MODE_REGr_ENUM BCM53570_A0_CLPORT_MODE_REGr_ENUM
#define CLPORT_PMD_PLL_CTRL_CONFIGr_ENUM BCM53570_A0_CLPORT_PMD_PLL_CTRL_CONFIGr_ENUM
#define CLPORT_PM_VERSION_IDr_ENUM BCM53570_A0_CLPORT_PM_VERSION_IDr_ENUM
#define CLPORT_POWER_SAVEr_ENUM BCM53570_A0_CLPORT_POWER_SAVEr_ENUM
#define CLPORT_SBUS_CONTROLr_ENUM BCM53570_A0_CLPORT_SBUS_CONTROLr_ENUM
#define CLPORT_SGNDET_EARLYCRSr_ENUM BCM53570_A0_CLPORT_SGNDET_EARLYCRSr_ENUM
#define CLPORT_SOFT_RESETr_ENUM BCM53570_A0_CLPORT_SOFT_RESETr_ENUM
#define CLPORT_SPARE0_REGr_ENUM BCM53570_A0_CLPORT_SPARE0_REGr_ENUM
#define CLPORT_SW_FLOW_CONTROLr_ENUM BCM53570_A0_CLPORT_SW_FLOW_CONTROLr_ENUM
#define CLPORT_TSC_PLL_LOCK_STATUSr_ENUM BCM53570_A0_CLPORT_TSC_PLL_LOCK_STATUSr_ENUM
#define CLPORT_TS_TIMER_31_0_REGr_ENUM BCM53570_A0_CLPORT_TS_TIMER_31_0_REGr_ENUM
#define CLPORT_TS_TIMER_47_32_REGr_ENUM BCM53570_A0_CLPORT_TS_TIMER_47_32_REGr_ENUM
#define CLPORT_WC_UCMEM_CTRLr_ENUM BCM53570_A0_CLPORT_WC_UCMEM_CTRLr_ENUM
#define CLPORT_WC_UCMEM_DATAm_ENUM BCM53570_A0_CLPORT_WC_UCMEM_DATAm_ENUM
#define CLPORT_XGXS0_CTRL_REGr_ENUM BCM53570_A0_CLPORT_XGXS0_CTRL_REGr_ENUM
#define CLPORT_XGXS0_LN0_STATUS0_REGr_ENUM BCM53570_A0_CLPORT_XGXS0_LN0_STATUS0_REGr_ENUM
#define CLPORT_XGXS0_LN1_STATUS0_REGr_ENUM BCM53570_A0_CLPORT_XGXS0_LN1_STATUS0_REGr_ENUM
#define CLPORT_XGXS0_LN2_STATUS0_REGr_ENUM BCM53570_A0_CLPORT_XGXS0_LN2_STATUS0_REGr_ENUM
#define CLPORT_XGXS0_LN3_STATUS0_REGr_ENUM BCM53570_A0_CLPORT_XGXS0_LN3_STATUS0_REGr_ENUM
#define CLPORT_XGXS0_STATUS0_REGr_ENUM BCM53570_A0_CLPORT_XGXS0_STATUS0_REGr_ENUM
#define CLPORT_XGXS_COUNTER_MODEr_ENUM BCM53570_A0_CLPORT_XGXS_COUNTER_MODEr_ENUM
#define CMICM_BSPI_B0_CNTRLr_ENUM BCM53570_A0_CMICM_BSPI_B0_CNTRLr_ENUM
#define CMICM_BSPI_B0_STATUSr_ENUM BCM53570_A0_CMICM_BSPI_B0_STATUSr_ENUM
#define CMICM_BSPI_B1_CNTRLr_ENUM BCM53570_A0_CMICM_BSPI_B1_CNTRLr_ENUM
#define CMICM_BSPI_B1_STATUSr_ENUM BCM53570_A0_CMICM_BSPI_B1_STATUSr_ENUM
#define CMICM_BSPI_BUSY_STATUSr_ENUM BCM53570_A0_CMICM_BSPI_BUSY_STATUSr_ENUM
#define CMICM_BSPI_B_CNTRLr_ENUM BCM53570_A0_CMICM_BSPI_B_CNTRLr_ENUM
#define CMICM_BSPI_B_STATUSr_ENUM BCM53570_A0_CMICM_BSPI_B_STATUSr_ENUM
#define CMICM_BSPI_INTR_STATUSr_ENUM BCM53570_A0_CMICM_BSPI_INTR_STATUSr_ENUM
#define CMICM_BSPI_MAST_N_BOOTr_ENUM BCM53570_A0_CMICM_BSPI_MAST_N_BOOTr_ENUM
#define CMICM_COMMON_CONFIGr_ENUM BCM53570_A0_CMICM_COMMON_CONFIGr_ENUM
#define CMICM_REVIDr_ENUM BCM53570_A0_CMICM_REVIDr_ENUM
#define CMICTXCOSMASKr_ENUM BCM53570_A0_CMICTXCOSMASKr_ENUM
#define CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_ENUM BCM53570_A0_CMIC_BROADSYNC_REF_CLK_GEN_CTRLr_ENUM
#define CMIC_BS0_CLK_CTRLr_ENUM BCM53570_A0_CMIC_BS0_CLK_CTRLr_ENUM
#define CMIC_BS0_CONFIGr_ENUM BCM53570_A0_CMIC_BS0_CONFIGr_ENUM
#define CMIC_BS0_HEARTBEAT_CTRLr_ENUM BCM53570_A0_CMIC_BS0_HEARTBEAT_CTRLr_ENUM
#define CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_ENUM BCM53570_A0_CMIC_BS0_HEARTBEAT_DOWN_DURATIONr_ENUM
#define CMIC_BS0_HEARTBEAT_UP_DURATIONr_ENUM BCM53570_A0_CMIC_BS0_HEARTBEAT_UP_DURATIONr_ENUM
#define CMIC_BS0_INITIAL_CRCr_ENUM BCM53570_A0_CMIC_BS0_INITIAL_CRCr_ENUM
#define CMIC_BS0_INPUT_TIME_0r_ENUM BCM53570_A0_CMIC_BS0_INPUT_TIME_0r_ENUM
#define CMIC_BS0_INPUT_TIME_1r_ENUM BCM53570_A0_CMIC_BS0_INPUT_TIME_1r_ENUM
#define CMIC_BS0_INPUT_TIME_2r_ENUM BCM53570_A0_CMIC_BS0_INPUT_TIME_2r_ENUM
#define CMIC_BS0_OUTPUT_TIME_0r_ENUM BCM53570_A0_CMIC_BS0_OUTPUT_TIME_0r_ENUM
#define CMIC_BS0_OUTPUT_TIME_1r_ENUM BCM53570_A0_CMIC_BS0_OUTPUT_TIME_1r_ENUM
#define CMIC_BS0_OUTPUT_TIME_2r_ENUM BCM53570_A0_CMIC_BS0_OUTPUT_TIME_2r_ENUM
#define CMIC_BS1_CLK_CTRLr_ENUM BCM53570_A0_CMIC_BS1_CLK_CTRLr_ENUM
#define CMIC_BS1_CONFIGr_ENUM BCM53570_A0_CMIC_BS1_CONFIGr_ENUM
#define CMIC_BS1_HEARTBEAT_CTRLr_ENUM BCM53570_A0_CMIC_BS1_HEARTBEAT_CTRLr_ENUM
#define CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_ENUM BCM53570_A0_CMIC_BS1_HEARTBEAT_DOWN_DURATIONr_ENUM
#define CMIC_BS1_HEARTBEAT_UP_DURATIONr_ENUM BCM53570_A0_CMIC_BS1_HEARTBEAT_UP_DURATIONr_ENUM
#define CMIC_BS1_INITIAL_CRCr_ENUM BCM53570_A0_CMIC_BS1_INITIAL_CRCr_ENUM
#define CMIC_BS1_INPUT_TIME_0r_ENUM BCM53570_A0_CMIC_BS1_INPUT_TIME_0r_ENUM
#define CMIC_BS1_INPUT_TIME_1r_ENUM BCM53570_A0_CMIC_BS1_INPUT_TIME_1r_ENUM
#define CMIC_BS1_INPUT_TIME_2r_ENUM BCM53570_A0_CMIC_BS1_INPUT_TIME_2r_ENUM
#define CMIC_BS1_OUTPUT_TIME_0r_ENUM BCM53570_A0_CMIC_BS1_OUTPUT_TIME_0r_ENUM
#define CMIC_BS1_OUTPUT_TIME_1r_ENUM BCM53570_A0_CMIC_BS1_OUTPUT_TIME_1r_ENUM
#define CMIC_BS1_OUTPUT_TIME_2r_ENUM BCM53570_A0_CMIC_BS1_OUTPUT_TIME_2r_ENUM
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM BCM53570_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM53570_A0_CMIC_CMC0_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC0_AXIIC_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC0_AXIIC_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_AXIIC_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC0_AXIIC_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_AXIIC_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC0_AXIIC_TM_CONTROL_2r_ENUM
#define CMIC_CMC0_CCMDMA_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC0_CCMDMA_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_CCMDMA_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC0_CCMDMA_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_CCM_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC0_CCM_DMA_CFGr_ENUM
#define CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM53570_A0_CMIC_CMC0_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM53570_A0_CMIC_CMC0_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM BCM53570_A0_CMIC_CMC0_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC0_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM BCM53570_A0_CMIC_CMC0_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM53570_A0_CMIC_CMC0_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM53570_A0_CMIC_CMC0_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC0_CCM_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC0_CCM_DMA_STATr_ENUM
#define CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM BCM53570_A0_CMIC_CMC0_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC0_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC0_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH0_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC0_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC0_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC0_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC0_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC0_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH1_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC0_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC0_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC0_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC0_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC0_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH2_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC0_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC0_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC0_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC0_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC0_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC0_CH3_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC0_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC0_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC0_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC0_CONFIGr_ENUM BCM53570_A0_CMIC_CMC0_CONFIGr_ENUM
#define CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC0_DMA_CH0_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC0_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC0_DMA_CH1_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC0_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC0_DMA_CH2_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC0_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC0_DMA_CH3_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC0_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC0_DMA_DESC0r_ENUM BCM53570_A0_CMIC_CMC0_DMA_DESC0r_ENUM
#define CMIC_CMC0_DMA_DESC1r_ENUM BCM53570_A0_CMIC_CMC0_DMA_DESC1r_ENUM
#define CMIC_CMC0_DMA_DESC2r_ENUM BCM53570_A0_CMIC_CMC0_DMA_DESC2r_ENUM
#define CMIC_CMC0_DMA_DESC3r_ENUM BCM53570_A0_CMIC_CMC0_DMA_DESC3r_ENUM
#define CMIC_CMC0_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC0_DMA_STATr_ENUM
#define CMIC_CMC0_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC0_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_DMA_STAT_HIr_ENUM BCM53570_A0_CMIC_CMC0_DMA_STAT_HIr_ENUM
#define CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC0_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC0_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC0_FSCHAN_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC0_FSCHAN_DATA32r_ENUM BCM53570_A0_CMIC_CMC0_FSCHAN_DATA32r_ENUM
#define CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM BCM53570_A0_CMIC_CMC0_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM BCM53570_A0_CMIC_CMC0_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC0_FSCHAN_OPCODEr_ENUM BCM53570_A0_CMIC_CMC0_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC0_FSCHAN_STATUSr_ENUM BCM53570_A0_CMIC_CMC0_FSCHAN_STATUSr_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM BCM53570_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM BCM53570_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM BCM53570_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_ENUM BCM53570_A0_CMIC_CMC0_HOSTMEM_ADDR_REMAP_3r_ENUM
#define CMIC_CMC0_IRQ_STAT0r_ENUM BCM53570_A0_CMIC_CMC0_IRQ_STAT0r_ENUM
#define CMIC_CMC0_IRQ_STAT1r_ENUM BCM53570_A0_CMIC_CMC0_IRQ_STAT1r_ENUM
#define CMIC_CMC0_IRQ_STAT2r_ENUM BCM53570_A0_CMIC_CMC0_IRQ_STAT2r_ENUM
#define CMIC_CMC0_IRQ_STAT3r_ENUM BCM53570_A0_CMIC_CMC0_IRQ_STAT3r_ENUM
#define CMIC_CMC0_IRQ_STAT4r_ENUM BCM53570_A0_CMIC_CMC0_IRQ_STAT4r_ENUM
#define CMIC_CMC0_IRQ_STAT5r_ENUM BCM53570_A0_CMIC_CMC0_IRQ_STAT5r_ENUM
#define CMIC_CMC0_IRQ_STAT6r_ENUM BCM53570_A0_CMIC_CMC0_IRQ_STAT6r_ENUM
#define CMIC_CMC0_MIIM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_MIIM_ADDRESSr_ENUM
#define CMIC_CMC0_MIIM_CTRLr_ENUM BCM53570_A0_CMIC_CMC0_MIIM_CTRLr_ENUM
#define CMIC_CMC0_MIIM_PARAMr_ENUM BCM53570_A0_CMIC_CMC0_MIIM_PARAMr_ENUM
#define CMIC_CMC0_MIIM_READ_DATAr_ENUM BCM53570_A0_CMIC_CMC0_MIIM_READ_DATAr_ENUM
#define CMIC_CMC0_MIIM_STATr_ENUM BCM53570_A0_CMIC_CMC0_MIIM_STATr_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK5r_ENUM
#define CMIC_CMC0_PCIE_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_CMC0_PCIE_IRQ_MASK6r_ENUM
#define CMIC_CMC0_PCIE_MISCELr_ENUM BCM53570_A0_CMIC_CMC0_PCIE_MISCELr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM BCM53570_A0_CMIC_CMC0_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM BCM53570_A0_CMIC_CMC0_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM BCM53570_A0_CMIC_CMC0_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM BCM53570_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM BCM53570_A0_CMIC_CMC0_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC0_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TIMERr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH0_TM_CONTROL_2r_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TIMERr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH1_TM_CONTROL_2r_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TIMERr_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC0_SBUSDMA_CH2_TM_CONTROL_2r_ENUM
#define CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM53570_A0_CMIC_CMC0_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC0_SCHAN_CTRLr_ENUM BCM53570_A0_CMIC_CMC0_SCHAN_CTRLr_ENUM
#define CMIC_CMC0_SCHAN_ERRr_ENUM BCM53570_A0_CMIC_CMC0_SCHAN_ERRr_ENUM
#define CMIC_CMC0_SCHAN_MESSAGEr_ENUM BCM53570_A0_CMIC_CMC0_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC0_STATr_ENUM BCM53570_A0_CMIC_CMC0_STATr_ENUM
#define CMIC_CMC0_SW_INTR_CONFIGr_ENUM BCM53570_A0_CMIC_CMC0_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK5r_ENUM
#define CMIC_CMC0_UC0_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_CMC0_UC0_IRQ_MASK6r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK5r_ENUM
#define CMIC_CMC0_UC1_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_CMC0_UC1_IRQ_MASK6r_ENUM
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM BCM53570_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM53570_A0_CMIC_CMC1_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC1_AXIIC_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC1_AXIIC_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_AXIIC_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC1_AXIIC_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_AXIIC_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC1_AXIIC_TM_CONTROL_2r_ENUM
#define CMIC_CMC1_CCMDMA_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC1_CCMDMA_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_CCMDMA_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC1_CCMDMA_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_CCM_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC1_CCM_DMA_CFGr_ENUM
#define CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM53570_A0_CMIC_CMC1_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM53570_A0_CMIC_CMC1_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM BCM53570_A0_CMIC_CMC1_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC1_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM BCM53570_A0_CMIC_CMC1_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM53570_A0_CMIC_CMC1_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM53570_A0_CMIC_CMC1_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC1_CCM_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC1_CCM_DMA_STATr_ENUM
#define CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM BCM53570_A0_CMIC_CMC1_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC1_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC1_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH0_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC1_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC1_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC1_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC1_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC1_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH1_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC1_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC1_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC1_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC1_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC1_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH2_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC1_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC1_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC1_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC1_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC1_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC1_CH3_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC1_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC1_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC1_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC1_CONFIGr_ENUM BCM53570_A0_CMIC_CMC1_CONFIGr_ENUM
#define CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC1_DMA_CH0_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC1_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC1_DMA_CH1_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC1_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC1_DMA_CH2_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC1_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC1_DMA_CH3_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC1_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC1_DMA_DESC0r_ENUM BCM53570_A0_CMIC_CMC1_DMA_DESC0r_ENUM
#define CMIC_CMC1_DMA_DESC1r_ENUM BCM53570_A0_CMIC_CMC1_DMA_DESC1r_ENUM
#define CMIC_CMC1_DMA_DESC2r_ENUM BCM53570_A0_CMIC_CMC1_DMA_DESC2r_ENUM
#define CMIC_CMC1_DMA_DESC3r_ENUM BCM53570_A0_CMIC_CMC1_DMA_DESC3r_ENUM
#define CMIC_CMC1_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC1_DMA_STATr_ENUM
#define CMIC_CMC1_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC1_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_DMA_STAT_HIr_ENUM BCM53570_A0_CMIC_CMC1_DMA_STAT_HIr_ENUM
#define CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC1_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC1_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC1_FSCHAN_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC1_FSCHAN_DATA32r_ENUM BCM53570_A0_CMIC_CMC1_FSCHAN_DATA32r_ENUM
#define CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM BCM53570_A0_CMIC_CMC1_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM BCM53570_A0_CMIC_CMC1_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC1_FSCHAN_OPCODEr_ENUM BCM53570_A0_CMIC_CMC1_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC1_FSCHAN_STATUSr_ENUM BCM53570_A0_CMIC_CMC1_FSCHAN_STATUSr_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM BCM53570_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM BCM53570_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM BCM53570_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_ENUM BCM53570_A0_CMIC_CMC1_HOSTMEM_ADDR_REMAP_3r_ENUM
#define CMIC_CMC1_IRQ_STAT0r_ENUM BCM53570_A0_CMIC_CMC1_IRQ_STAT0r_ENUM
#define CMIC_CMC1_IRQ_STAT1r_ENUM BCM53570_A0_CMIC_CMC1_IRQ_STAT1r_ENUM
#define CMIC_CMC1_IRQ_STAT2r_ENUM BCM53570_A0_CMIC_CMC1_IRQ_STAT2r_ENUM
#define CMIC_CMC1_IRQ_STAT3r_ENUM BCM53570_A0_CMIC_CMC1_IRQ_STAT3r_ENUM
#define CMIC_CMC1_IRQ_STAT4r_ENUM BCM53570_A0_CMIC_CMC1_IRQ_STAT4r_ENUM
#define CMIC_CMC1_IRQ_STAT5r_ENUM BCM53570_A0_CMIC_CMC1_IRQ_STAT5r_ENUM
#define CMIC_CMC1_IRQ_STAT6r_ENUM BCM53570_A0_CMIC_CMC1_IRQ_STAT6r_ENUM
#define CMIC_CMC1_MIIM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_MIIM_ADDRESSr_ENUM
#define CMIC_CMC1_MIIM_CTRLr_ENUM BCM53570_A0_CMIC_CMC1_MIIM_CTRLr_ENUM
#define CMIC_CMC1_MIIM_PARAMr_ENUM BCM53570_A0_CMIC_CMC1_MIIM_PARAMr_ENUM
#define CMIC_CMC1_MIIM_READ_DATAr_ENUM BCM53570_A0_CMIC_CMC1_MIIM_READ_DATAr_ENUM
#define CMIC_CMC1_MIIM_STATr_ENUM BCM53570_A0_CMIC_CMC1_MIIM_STATr_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK5r_ENUM
#define CMIC_CMC1_PCIE_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_CMC1_PCIE_IRQ_MASK6r_ENUM
#define CMIC_CMC1_PCIE_MISCELr_ENUM BCM53570_A0_CMIC_CMC1_PCIE_MISCELr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM BCM53570_A0_CMIC_CMC1_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM BCM53570_A0_CMIC_CMC1_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM BCM53570_A0_CMIC_CMC1_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM BCM53570_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM BCM53570_A0_CMIC_CMC1_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC1_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TIMERr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH0_TM_CONTROL_2r_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TIMERr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH1_TM_CONTROL_2r_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TIMERr_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC1_SBUSDMA_CH2_TM_CONTROL_2r_ENUM
#define CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM53570_A0_CMIC_CMC1_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC1_SCHAN_CTRLr_ENUM BCM53570_A0_CMIC_CMC1_SCHAN_CTRLr_ENUM
#define CMIC_CMC1_SCHAN_ERRr_ENUM BCM53570_A0_CMIC_CMC1_SCHAN_ERRr_ENUM
#define CMIC_CMC1_SCHAN_MESSAGEr_ENUM BCM53570_A0_CMIC_CMC1_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC1_STATr_ENUM BCM53570_A0_CMIC_CMC1_STATr_ENUM
#define CMIC_CMC1_SW_INTR_CONFIGr_ENUM BCM53570_A0_CMIC_CMC1_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK5r_ENUM
#define CMIC_CMC1_UC0_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_CMC1_UC0_IRQ_MASK6r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK5r_ENUM
#define CMIC_CMC1_UC1_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_CMC1_UC1_IRQ_MASK6r_ENUM
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM BCM53570_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM53570_A0_CMIC_CMC2_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC2_AXIIC_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC2_AXIIC_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_AXIIC_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC2_AXIIC_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_AXIIC_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC2_AXIIC_TM_CONTROL_2r_ENUM
#define CMIC_CMC2_CCMDMA_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC2_CCMDMA_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_CCMDMA_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC2_CCMDMA_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_CCM_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC2_CCM_DMA_CFGr_ENUM
#define CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM53570_A0_CMIC_CMC2_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM53570_A0_CMIC_CMC2_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM BCM53570_A0_CMIC_CMC2_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC2_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM BCM53570_A0_CMIC_CMC2_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM53570_A0_CMIC_CMC2_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM53570_A0_CMIC_CMC2_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC2_CCM_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC2_CCM_DMA_STATr_ENUM
#define CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM BCM53570_A0_CMIC_CMC2_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC2_CH0_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC2_CH0_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH0_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC2_CH0_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC2_CH0_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC2_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC2_CH1_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC2_CH1_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH1_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC2_CH1_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC2_CH1_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC2_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC2_CH2_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC2_CH2_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH2_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC2_CH2_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC2_CH2_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC2_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC2_CH3_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC2_CH3_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC2_CH3_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC2_CH3_DMA_CTRLr_ENUM
#define CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC2_CH3_DMA_CURR_DESCr_ENUM
#define CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC2_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC2_CONFIGr_ENUM BCM53570_A0_CMIC_CMC2_CONFIGr_ENUM
#define CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC2_DMA_CH0_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC2_DMA_CH0_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC2_DMA_CH1_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC2_DMA_CH1_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC2_DMA_CH2_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC2_DMA_CH2_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC2_DMA_CH3_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC2_DMA_CH3_INTR_COALr_ENUM
#define CMIC_CMC2_DMA_DESC0r_ENUM BCM53570_A0_CMIC_CMC2_DMA_DESC0r_ENUM
#define CMIC_CMC2_DMA_DESC1r_ENUM BCM53570_A0_CMIC_CMC2_DMA_DESC1r_ENUM
#define CMIC_CMC2_DMA_DESC2r_ENUM BCM53570_A0_CMIC_CMC2_DMA_DESC2r_ENUM
#define CMIC_CMC2_DMA_DESC3r_ENUM BCM53570_A0_CMIC_CMC2_DMA_DESC3r_ENUM
#define CMIC_CMC2_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC2_DMA_STATr_ENUM
#define CMIC_CMC2_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC2_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_DMA_STAT_HIr_ENUM BCM53570_A0_CMIC_CMC2_DMA_STAT_HIr_ENUM
#define CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC2_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH0_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH1_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH2_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CFGr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STATr_ENUM
#define CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC2_FIFO_CH3_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC2_FSCHAN_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC2_FSCHAN_DATA32r_ENUM BCM53570_A0_CMIC_CMC2_FSCHAN_DATA32r_ENUM
#define CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM BCM53570_A0_CMIC_CMC2_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM BCM53570_A0_CMIC_CMC2_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC2_FSCHAN_OPCODEr_ENUM BCM53570_A0_CMIC_CMC2_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC2_FSCHAN_STATUSr_ENUM BCM53570_A0_CMIC_CMC2_FSCHAN_STATUSr_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM BCM53570_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_0r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM BCM53570_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_1r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM BCM53570_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_2r_ENUM
#define CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_ENUM BCM53570_A0_CMIC_CMC2_HOSTMEM_ADDR_REMAP_3r_ENUM
#define CMIC_CMC2_IRQ_STAT0r_ENUM BCM53570_A0_CMIC_CMC2_IRQ_STAT0r_ENUM
#define CMIC_CMC2_IRQ_STAT1r_ENUM BCM53570_A0_CMIC_CMC2_IRQ_STAT1r_ENUM
#define CMIC_CMC2_IRQ_STAT2r_ENUM BCM53570_A0_CMIC_CMC2_IRQ_STAT2r_ENUM
#define CMIC_CMC2_IRQ_STAT3r_ENUM BCM53570_A0_CMIC_CMC2_IRQ_STAT3r_ENUM
#define CMIC_CMC2_IRQ_STAT4r_ENUM BCM53570_A0_CMIC_CMC2_IRQ_STAT4r_ENUM
#define CMIC_CMC2_IRQ_STAT5r_ENUM BCM53570_A0_CMIC_CMC2_IRQ_STAT5r_ENUM
#define CMIC_CMC2_IRQ_STAT6r_ENUM BCM53570_A0_CMIC_CMC2_IRQ_STAT6r_ENUM
#define CMIC_CMC2_MIIM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_MIIM_ADDRESSr_ENUM
#define CMIC_CMC2_MIIM_CTRLr_ENUM BCM53570_A0_CMIC_CMC2_MIIM_CTRLr_ENUM
#define CMIC_CMC2_MIIM_PARAMr_ENUM BCM53570_A0_CMIC_CMC2_MIIM_PARAMr_ENUM
#define CMIC_CMC2_MIIM_READ_DATAr_ENUM BCM53570_A0_CMIC_CMC2_MIIM_READ_DATAr_ENUM
#define CMIC_CMC2_MIIM_STATr_ENUM BCM53570_A0_CMIC_CMC2_MIIM_STATr_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK5r_ENUM
#define CMIC_CMC2_PCIE_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_CMC2_PCIE_IRQ_MASK6r_ENUM
#define CMIC_CMC2_PCIE_MISCELr_ENUM BCM53570_A0_CMIC_CMC2_PCIE_MISCELr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM BCM53570_A0_CMIC_CMC2_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM BCM53570_A0_CMIC_CMC2_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM BCM53570_A0_CMIC_CMC2_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM BCM53570_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM BCM53570_A0_CMIC_CMC2_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC2_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TIMERr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH0_TM_CONTROL_2r_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TIMERr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH1_TM_CONTROL_2r_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TIMERr_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC2_SBUSDMA_CH2_TM_CONTROL_2r_ENUM
#define CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM53570_A0_CMIC_CMC2_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC2_SCHAN_CTRLr_ENUM BCM53570_A0_CMIC_CMC2_SCHAN_CTRLr_ENUM
#define CMIC_CMC2_SCHAN_ERRr_ENUM BCM53570_A0_CMIC_CMC2_SCHAN_ERRr_ENUM
#define CMIC_CMC2_SCHAN_MESSAGEr_ENUM BCM53570_A0_CMIC_CMC2_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC2_STATr_ENUM BCM53570_A0_CMIC_CMC2_STATr_ENUM
#define CMIC_CMC2_SW_INTR_CONFIGr_ENUM BCM53570_A0_CMIC_CMC2_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK5r_ENUM
#define CMIC_CMC2_UC0_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_CMC2_UC0_IRQ_MASK6r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK5r_ENUM
#define CMIC_CMC2_UC1_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_CMC2_UC1_IRQ_MASK6r_ENUM
#define CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM BCM53570_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUSr_ENUM
#define CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM BCM53570_A0_CMIC_CMC_2BIT_ECC_ERROR_STATUS_MASKr_ENUM
#define CMIC_CMC_AXIIC_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC_AXIIC_TM_CONTROL_0r_ENUM
#define CMIC_CMC_AXIIC_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC_AXIIC_TM_CONTROL_1r_ENUM
#define CMIC_CMC_AXIIC_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC_AXIIC_TM_CONTROL_2r_ENUM
#define CMIC_CMC_CCMDMA_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC_CCMDMA_TM_CONTROL_0r_ENUM
#define CMIC_CMC_CCMDMA_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC_CCMDMA_TM_CONTROL_1r_ENUM
#define CMIC_CMC_CCM_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC_CCM_DMA_CFGr_ENUM
#define CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM BCM53570_A0_CMIC_CMC_CCM_DMA_CUR_HOST0_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM BCM53570_A0_CMIC_CMC_CCM_DMA_CUR_HOST1_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM BCM53570_A0_CMIC_CMC_CCM_DMA_ECCERR_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC_CCM_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM BCM53570_A0_CMIC_CMC_CCM_DMA_ENTRY_COUNTr_ENUM
#define CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM BCM53570_A0_CMIC_CMC_CCM_DMA_HOST0_MEM_START_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM BCM53570_A0_CMIC_CMC_CCM_DMA_HOST1_MEM_START_ADDRr_ENUM
#define CMIC_CMC_CCM_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC_CCM_DMA_STATr_ENUM
#define CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM BCM53570_A0_CMIC_CMC_CCM_DMA_STATUS_CLRr_ENUM
#define CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC_CH0_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC_CH1_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC_CH2_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM BCM53570_A0_CMIC_CMC_CH3_RXBUF_THRESHOLD_CONFIGr_ENUM
#define CMIC_CMC_CONFIGr_ENUM BCM53570_A0_CMIC_CMC_CONFIGr_ENUM
#define CMIC_CMC_COS_CTRL_RX_0r_ENUM BCM53570_A0_CMIC_CMC_COS_CTRL_RX_0r_ENUM
#define CMIC_CMC_COS_CTRL_RX_1r_ENUM BCM53570_A0_CMIC_CMC_COS_CTRL_RX_1r_ENUM
#define CMIC_CMC_DMA_CTRLr_ENUM BCM53570_A0_CMIC_CMC_DMA_CTRLr_ENUM
#define CMIC_CMC_DMA_CURR_DESCr_ENUM BCM53570_A0_CMIC_CMC_DMA_CURR_DESCr_ENUM
#define CMIC_CMC_DMA_DESCr_ENUM BCM53570_A0_CMIC_CMC_DMA_DESCr_ENUM
#define CMIC_CMC_DMA_DESC_HALT_ADDRr_ENUM BCM53570_A0_CMIC_CMC_DMA_DESC_HALT_ADDRr_ENUM
#define CMIC_CMC_DMA_INTR_COALr_ENUM BCM53570_A0_CMIC_CMC_DMA_INTR_COALr_ENUM
#define CMIC_CMC_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC_DMA_STATr_ENUM
#define CMIC_CMC_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC_DMA_STAT_CLRr_ENUM
#define CMIC_CMC_DMA_STAT_HIr_ENUM BCM53570_A0_CMIC_CMC_DMA_STAT_HIr_ENUM
#define CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC_FIFORDDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC_FIFORDDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC_FIFORDDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_0r_ENUM
#define CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC_FIFORDDMA_CH3_TM_CONTROL_1r_ENUM
#define CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_CFGr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_CUR_HOSTMEM_WRITE_PTRr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_HOSTMEM_THRESHOLDr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_OPCODEr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_STATr_ENUM BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_STATr_ENUM
#define CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM BCM53570_A0_CMIC_CMC_FIFO_RD_DMA_STAT_CLRr_ENUM
#define CMIC_CMC_FSCHAN_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_FSCHAN_ADDRESSr_ENUM
#define CMIC_CMC_FSCHAN_DATA32r_ENUM BCM53570_A0_CMIC_CMC_FSCHAN_DATA32r_ENUM
#define CMIC_CMC_FSCHAN_DATA64_HIr_ENUM BCM53570_A0_CMIC_CMC_FSCHAN_DATA64_HIr_ENUM
#define CMIC_CMC_FSCHAN_DATA64_LOr_ENUM BCM53570_A0_CMIC_CMC_FSCHAN_DATA64_LOr_ENUM
#define CMIC_CMC_FSCHAN_OPCODEr_ENUM BCM53570_A0_CMIC_CMC_FSCHAN_OPCODEr_ENUM
#define CMIC_CMC_FSCHAN_STATUSr_ENUM BCM53570_A0_CMIC_CMC_FSCHAN_STATUSr_ENUM
#define CMIC_CMC_HOSTMEM_ADDR_REMAPr_ENUM BCM53570_A0_CMIC_CMC_HOSTMEM_ADDR_REMAPr_ENUM
#define CMIC_CMC_IRQ_STAT0r_ENUM BCM53570_A0_CMIC_CMC_IRQ_STAT0r_ENUM
#define CMIC_CMC_IRQ_STAT1r_ENUM BCM53570_A0_CMIC_CMC_IRQ_STAT1r_ENUM
#define CMIC_CMC_IRQ_STAT2r_ENUM BCM53570_A0_CMIC_CMC_IRQ_STAT2r_ENUM
#define CMIC_CMC_IRQ_STAT3r_ENUM BCM53570_A0_CMIC_CMC_IRQ_STAT3r_ENUM
#define CMIC_CMC_IRQ_STAT4r_ENUM BCM53570_A0_CMIC_CMC_IRQ_STAT4r_ENUM
#define CMIC_CMC_IRQ_STAT5r_ENUM BCM53570_A0_CMIC_CMC_IRQ_STAT5r_ENUM
#define CMIC_CMC_IRQ_STAT6r_ENUM BCM53570_A0_CMIC_CMC_IRQ_STAT6r_ENUM
#define CMIC_CMC_MIIM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_MIIM_ADDRESSr_ENUM
#define CMIC_CMC_MIIM_CTRLr_ENUM BCM53570_A0_CMIC_CMC_MIIM_CTRLr_ENUM
#define CMIC_CMC_MIIM_PARAMr_ENUM BCM53570_A0_CMIC_CMC_MIIM_PARAMr_ENUM
#define CMIC_CMC_MIIM_READ_DATAr_ENUM BCM53570_A0_CMIC_CMC_MIIM_READ_DATAr_ENUM
#define CMIC_CMC_MIIM_STATr_ENUM BCM53570_A0_CMIC_CMC_MIIM_STATr_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK0r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK1r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK2r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK3r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK4r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK5r_ENUM
#define CMIC_CMC_PCIE_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_CMC_PCIE_IRQ_MASK6r_ENUM
#define CMIC_CMC_PCIE_MISCELr_ENUM BCM53570_A0_CMIC_CMC_PCIE_MISCELr_ENUM
#define CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM BCM53570_A0_CMIC_CMC_PKT_COUNT_CH0_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM BCM53570_A0_CMIC_CMC_PKT_COUNT_CH0_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM BCM53570_A0_CMIC_CMC_PKT_COUNT_CH1_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM BCM53570_A0_CMIC_CMC_PKT_COUNT_CH1_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM BCM53570_A0_CMIC_CMC_PKT_COUNT_CH2_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM BCM53570_A0_CMIC_CMC_PKT_COUNT_CH2_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM BCM53570_A0_CMIC_CMC_PKT_COUNT_CH3_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM BCM53570_A0_CMIC_CMC_PKT_COUNT_CH3_TXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_RXPKTr_ENUM BCM53570_A0_CMIC_CMC_PKT_COUNT_RXPKTr_ENUM
#define CMIC_CMC_PKT_COUNT_TXPKTr_ENUM BCM53570_A0_CMIC_CMC_PKT_COUNT_TXPKTr_ENUM
#define CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM BCM53570_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK0r_ENUM
#define CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM BCM53570_A0_CMIC_CMC_PROGRAMMABLE_COS_MASK1r_ENUM
#define CMIC_CMC_RCPU_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC_RCPU_IRQ_MASK0r_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_ITER_COUNTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_ITER_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TIMERr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_TIMERr_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_0r_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_1r_ENUM
#define CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH0_TM_CONTROL_2r_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_ITER_COUNTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_ITER_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TIMERr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_TIMERr_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_0r_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_1r_ENUM
#define CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH1_TM_CONTROL_2r_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_DESC_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_CUR_SBUS_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_DESC_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_HOSTMEM_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_ITER_COUNTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_ITER_COUNTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_OPCODEr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_REQUESTr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUGr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_SBUSDMA_ECCERR_CONTROLr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_SBUS_START_ADDRESSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_STATUSr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TIMERr_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_TIMERr_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_0r_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_0r_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_1r_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_1r_ENUM
#define CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_2r_ENUM BCM53570_A0_CMIC_CMC_SBUSDMA_CH2_TM_CONTROL_2r_ENUM
#define CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM53570_A0_CMIC_CMC_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_CMC_SCHAN_CTRLr_ENUM BCM53570_A0_CMIC_CMC_SCHAN_CTRLr_ENUM
#define CMIC_CMC_SCHAN_ERRr_ENUM BCM53570_A0_CMIC_CMC_SCHAN_ERRr_ENUM
#define CMIC_CMC_SCHAN_MESSAGEr_ENUM BCM53570_A0_CMIC_CMC_SCHAN_MESSAGEr_ENUM
#define CMIC_CMC_STATr_ENUM BCM53570_A0_CMIC_CMC_STATr_ENUM
#define CMIC_CMC_SW_INTR_CONFIGr_ENUM BCM53570_A0_CMIC_CMC_SW_INTR_CONFIGr_ENUM
#define CMIC_CMC_UC0_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK0r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK1r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK2r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK3r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK4r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK5r_ENUM
#define CMIC_CMC_UC0_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_CMC_UC0_IRQ_MASK6r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK0r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK1r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK2r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK3r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK4r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK5r_ENUM
#define CMIC_CMC_UC1_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_CMC_UC1_IRQ_MASK6r_ENUM
#define CMIC_COMMON_BSPI_BIGENDIANr_ENUM BCM53570_A0_CMIC_COMMON_BSPI_BIGENDIANr_ENUM
#define CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM BCM53570_A0_CMIC_COMMON_I2C_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_MIIM_ADDRESSr_ENUM BCM53570_A0_CMIC_COMMON_MIIM_ADDRESSr_ENUM
#define CMIC_COMMON_MIIM_CTRLr_ENUM BCM53570_A0_CMIC_COMMON_MIIM_CTRLr_ENUM
#define CMIC_COMMON_MIIM_PARAMr_ENUM BCM53570_A0_CMIC_COMMON_MIIM_PARAMr_ENUM
#define CMIC_COMMON_MIIM_READ_DATAr_ENUM BCM53570_A0_CMIC_COMMON_MIIM_READ_DATAr_ENUM
#define CMIC_COMMON_MIIM_STATr_ENUM BCM53570_A0_CMIC_COMMON_MIIM_STATr_ENUM
#define CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM BCM53570_A0_CMIC_COMMON_PCIE_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM BCM53570_A0_CMIC_COMMON_RPE_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM BCM53570_A0_CMIC_COMMON_SCHAN_ACK_DATA_BEAT_COUNTr_ENUM
#define CMIC_COMMON_SCHAN_CTRLr_ENUM BCM53570_A0_CMIC_COMMON_SCHAN_CTRLr_ENUM
#define CMIC_COMMON_SCHAN_ERRr_ENUM BCM53570_A0_CMIC_COMMON_SCHAN_ERRr_ENUM
#define CMIC_COMMON_SCHAN_MESSAGEr_ENUM BCM53570_A0_CMIC_COMMON_SCHAN_MESSAGEr_ENUM
#define CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM BCM53570_A0_CMIC_COMMON_SPI_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_STRAP_STATUS_0r_ENUM BCM53570_A0_CMIC_COMMON_STRAP_STATUS_0r_ENUM
#define CMIC_COMMON_STRAP_STATUS_1r_ENUM BCM53570_A0_CMIC_COMMON_STRAP_STATUS_1r_ENUM
#define CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM BCM53570_A0_CMIC_COMMON_UC0_PIO_ENDIANESSr_ENUM
#define CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM BCM53570_A0_CMIC_COMMON_UC1_PIO_ENDIANESSr_ENUM
#define CMIC_CPS_RESETr_ENUM BCM53570_A0_CMIC_CPS_RESETr_ENUM
#define CMIC_DEV_REV_IDr_ENUM BCM53570_A0_CMIC_DEV_REV_IDr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM BCM53570_A0_CMIC_FINE_GRAIN_COUNTERS_CTRLr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM BCM53570_A0_CMIC_FINE_GRAIN_COUNTERS_NS_VALUEr_ENUM
#define CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM BCM53570_A0_CMIC_FINE_GRAIN_COUNTERS_SECOND_VALUEr_ENUM
#define CMIC_FSCHAN_ADDRESSr_ENUM BCM53570_A0_CMIC_FSCHAN_ADDRESSr_ENUM
#define CMIC_FSCHAN_DATA32r_ENUM BCM53570_A0_CMIC_FSCHAN_DATA32r_ENUM
#define CMIC_FSCHAN_DATA64_HIr_ENUM BCM53570_A0_CMIC_FSCHAN_DATA64_HIr_ENUM
#define CMIC_FSCHAN_DATA64_LOr_ENUM BCM53570_A0_CMIC_FSCHAN_DATA64_LOr_ENUM
#define CMIC_FSCHAN_OPCODEr_ENUM BCM53570_A0_CMIC_FSCHAN_OPCODEr_ENUM
#define CMIC_FSCHAN_STATUSr_ENUM BCM53570_A0_CMIC_FSCHAN_STATUSr_ENUM
#define CMIC_FSRF_STBY_CONTROLr_ENUM BCM53570_A0_CMIC_FSRF_STBY_CONTROLr_ENUM
#define CMIC_GP_AUX_SELr_ENUM BCM53570_A0_CMIC_GP_AUX_SELr_ENUM
#define CMIC_GP_DATA_INr_ENUM BCM53570_A0_CMIC_GP_DATA_INr_ENUM
#define CMIC_GP_DATA_OUTr_ENUM BCM53570_A0_CMIC_GP_DATA_OUTr_ENUM
#define CMIC_GP_INIT_VALr_ENUM BCM53570_A0_CMIC_GP_INIT_VALr_ENUM
#define CMIC_GP_INT_CLRr_ENUM BCM53570_A0_CMIC_GP_INT_CLRr_ENUM
#define CMIC_GP_INT_DEr_ENUM BCM53570_A0_CMIC_GP_INT_DEr_ENUM
#define CMIC_GP_INT_EDGEr_ENUM BCM53570_A0_CMIC_GP_INT_EDGEr_ENUM
#define CMIC_GP_INT_MSKr_ENUM BCM53570_A0_CMIC_GP_INT_MSKr_ENUM
#define CMIC_GP_INT_MSTATr_ENUM BCM53570_A0_CMIC_GP_INT_MSTATr_ENUM
#define CMIC_GP_INT_STATr_ENUM BCM53570_A0_CMIC_GP_INT_STATr_ENUM
#define CMIC_GP_INT_TYPEr_ENUM BCM53570_A0_CMIC_GP_INT_TYPEr_ENUM
#define CMIC_GP_OUT_ENr_ENUM BCM53570_A0_CMIC_GP_OUT_ENr_ENUM
#define CMIC_GP_PAD_RESr_ENUM BCM53570_A0_CMIC_GP_PAD_RESr_ENUM
#define CMIC_GP_PRB_ENABLEr_ENUM BCM53570_A0_CMIC_GP_PRB_ENABLEr_ENUM
#define CMIC_GP_PRB_OEr_ENUM BCM53570_A0_CMIC_GP_PRB_OEr_ENUM
#define CMIC_GP_RES_ENr_ENUM BCM53570_A0_CMIC_GP_RES_ENr_ENUM
#define CMIC_GP_TEST_ENABLEr_ENUM BCM53570_A0_CMIC_GP_TEST_ENABLEr_ENUM
#define CMIC_GP_TEST_INPUTr_ENUM BCM53570_A0_CMIC_GP_TEST_INPUTr_ENUM
#define CMIC_GP_TEST_OUTPUTr_ENUM BCM53570_A0_CMIC_GP_TEST_OUTPUTr_ENUM
#define CMIC_I2CM_SMBUS_ADDRESSr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_ADDRESSr_ENUM
#define CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_BIT_BANG_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_CONFIGr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_CONFIGr_ENUM
#define CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_EVENT_ENABLEr_ENUM
#define CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_EVENT_STATUSr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_MASTER_COMMANDr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_MASTER_DATA_READr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_MASTER_DATA_WRITEr_ENUM
#define CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_MASTER_FIFO_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_SLAVE_COMMANDr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_SLAVE_DATA_READr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_SLAVE_DATA_WRITEr_ENUM
#define CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_SLAVE_FIFO_CONTROLr_ENUM
#define CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM BCM53570_A0_CMIC_I2CM_SMBUS_TIMING_CONFIGr_ENUM
#define CMIC_INTR_PKT_PACING_DELAYr_ENUM BCM53570_A0_CMIC_INTR_PKT_PACING_DELAYr_ENUM
#define CMIC_LEDUP0_CLK_DIVr_ENUM BCM53570_A0_CMIC_LEDUP0_CLK_DIVr_ENUM
#define CMIC_LEDUP0_CLK_PARAMSr_ENUM BCM53570_A0_CMIC_LEDUP0_CLK_PARAMSr_ENUM
#define CMIC_LEDUP0_CTRLr_ENUM BCM53570_A0_CMIC_LEDUP0_CTRLr_ENUM
#define CMIC_LEDUP0_DATA_RAMr_ENUM BCM53570_A0_CMIC_LEDUP0_DATA_RAMr_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM BCM53570_A0_CMIC_LEDUP0_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP0_PROGRAM_RAMr_ENUM BCM53570_A0_CMIC_LEDUP0_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM53570_A0_CMIC_LEDUP0_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM BCM53570_A0_CMIC_LEDUP0_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP0_STATUSr_ENUM BCM53570_A0_CMIC_LEDUP0_STATUSr_ENUM
#define CMIC_LEDUP0_TM_CONTROLr_ENUM BCM53570_A0_CMIC_LEDUP0_TM_CONTROLr_ENUM
#define CMIC_LEDUP1_CLK_DIVr_ENUM BCM53570_A0_CMIC_LEDUP1_CLK_DIVr_ENUM
#define CMIC_LEDUP1_CLK_PARAMSr_ENUM BCM53570_A0_CMIC_LEDUP1_CLK_PARAMSr_ENUM
#define CMIC_LEDUP1_CTRLr_ENUM BCM53570_A0_CMIC_LEDUP1_CTRLr_ENUM
#define CMIC_LEDUP1_DATA_RAMr_ENUM BCM53570_A0_CMIC_LEDUP1_DATA_RAMr_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM BCM53570_A0_CMIC_LEDUP1_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP1_PROGRAM_RAMr_ENUM BCM53570_A0_CMIC_LEDUP1_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM53570_A0_CMIC_LEDUP1_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM BCM53570_A0_CMIC_LEDUP1_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP1_STATUSr_ENUM BCM53570_A0_CMIC_LEDUP1_STATUSr_ENUM
#define CMIC_LEDUP1_TM_CONTROLr_ENUM BCM53570_A0_CMIC_LEDUP1_TM_CONTROLr_ENUM
#define CMIC_LEDUP2_CLK_DIVr_ENUM BCM53570_A0_CMIC_LEDUP2_CLK_DIVr_ENUM
#define CMIC_LEDUP2_CLK_PARAMSr_ENUM BCM53570_A0_CMIC_LEDUP2_CLK_PARAMSr_ENUM
#define CMIC_LEDUP2_CTRLr_ENUM BCM53570_A0_CMIC_LEDUP2_CTRLr_ENUM
#define CMIC_LEDUP2_DATA_RAMr_ENUM BCM53570_A0_CMIC_LEDUP2_DATA_RAMr_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAPr_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAPr_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_0_3r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_12_15r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_16_19r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_20_23r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_24_27r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_28_31r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_32_35r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_36_39r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_40_43r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_44_47r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_48_51r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_4_7r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_52_55r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_56_59r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_60_63r_ENUM
#define CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r_ENUM BCM53570_A0_CMIC_LEDUP2_PORT_ORDER_REMAP_8_11r_ENUM
#define CMIC_LEDUP2_PROGRAM_RAMr_ENUM BCM53570_A0_CMIC_LEDUP2_PROGRAM_RAMr_ENUM
#define CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM BCM53570_A0_CMIC_LEDUP2_SCANCHAIN_ASSEMBLY_ST_ADDRr_ENUM
#define CMIC_LEDUP2_SCANOUT_COUNT_UPPERr_ENUM BCM53570_A0_CMIC_LEDUP2_SCANOUT_COUNT_UPPERr_ENUM
#define CMIC_LEDUP2_STATUSr_ENUM BCM53570_A0_CMIC_LEDUP2_STATUSr_ENUM
#define CMIC_LEDUP2_TM_CONTROLr_ENUM BCM53570_A0_CMIC_LEDUP2_TM_CONTROLr_ENUM
#define CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM BCM53570_A0_CMIC_MIIM_AUTO_SCAN_ADDRESSr_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_109_100r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_109_100r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_119_110r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_119_110r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_129_120r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_129_120r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_139_130r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_139_130r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_149_140r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_149_140r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_159_150r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_159_150r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_169_160r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_169_160r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_179_170r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_179_170r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_189_180r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_189_180r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_191_190r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_191_190r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_19_10r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_29_20r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_39_30r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_49_40r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_59_50r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_69_60r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_79_70r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_89_80r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_99_90r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_99_90r_ENUM
#define CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM BCM53570_A0_CMIC_MIIM_BUS_SEL_MAP_9_0r_ENUM
#define CMIC_MIIM_CLR_SCAN_STATUSr_ENUM BCM53570_A0_CMIC_MIIM_CLR_SCAN_STATUSr_ENUM
#define CMIC_MIIM_CONFIGr_ENUM BCM53570_A0_CMIC_MIIM_CONFIGr_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_103_100r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_107_104r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_111_108r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_115_112r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_119_116r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_11_8r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_123_120r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_127_124r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_131_128r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_135_132r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_139_136r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_143_140r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_147_144r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_151_148r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_155_152r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_159_156r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_15_12r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_163_160r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_167_164r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_171_168r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_175_172r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_179_176r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_183_180r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_187_184r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_191_188r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_19_16r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_23_20r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_27_24r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_31_28r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_35_32r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_39_36r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_3_0r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_43_40r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_47_44r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_51_48r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_55_52r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_59_56r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_63_60r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_67_64r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_71_68r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_75_72r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_79_76r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_7_4r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_83_80r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_87_84r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_91_88r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_95_92r_ENUM
#define CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM BCM53570_A0_CMIC_MIIM_EXT_PHY_ADDR_MAP_99_96r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_0r_ENUM BCM53570_A0_CMIC_MIIM_INT_SEL_MAP_0r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_1r_ENUM BCM53570_A0_CMIC_MIIM_INT_SEL_MAP_1r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_2r_ENUM BCM53570_A0_CMIC_MIIM_INT_SEL_MAP_2r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_3r_ENUM BCM53570_A0_CMIC_MIIM_INT_SEL_MAP_3r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_4r_ENUM BCM53570_A0_CMIC_MIIM_INT_SEL_MAP_4r_ENUM
#define CMIC_MIIM_INT_SEL_MAP_5r_ENUM BCM53570_A0_CMIC_MIIM_INT_SEL_MAP_5r_ENUM
#define CMIC_MIIM_LINK_STATUS_0r_ENUM BCM53570_A0_CMIC_MIIM_LINK_STATUS_0r_ENUM
#define CMIC_MIIM_LINK_STATUS_1r_ENUM BCM53570_A0_CMIC_MIIM_LINK_STATUS_1r_ENUM
#define CMIC_MIIM_LINK_STATUS_2r_ENUM BCM53570_A0_CMIC_MIIM_LINK_STATUS_2r_ENUM
#define CMIC_MIIM_LINK_STATUS_3r_ENUM BCM53570_A0_CMIC_MIIM_LINK_STATUS_3r_ENUM
#define CMIC_MIIM_LINK_STATUS_4r_ENUM BCM53570_A0_CMIC_MIIM_LINK_STATUS_4r_ENUM
#define CMIC_MIIM_LINK_STATUS_5r_ENUM BCM53570_A0_CMIC_MIIM_LINK_STATUS_5r_ENUM
#define CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM BCM53570_A0_CMIC_MIIM_PAUSE_MIIM_ADDRESSr_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM BCM53570_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_0r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM BCM53570_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_1r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM BCM53570_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_2r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM BCM53570_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_3r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_4r_ENUM BCM53570_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_4r_ENUM
#define CMIC_MIIM_PAUSE_SCAN_PORTS_5r_ENUM BCM53570_A0_CMIC_MIIM_PAUSE_SCAN_PORTS_5r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_0r_ENUM BCM53570_A0_CMIC_MIIM_PROTOCOL_MAP_0r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_1r_ENUM BCM53570_A0_CMIC_MIIM_PROTOCOL_MAP_1r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_2r_ENUM BCM53570_A0_CMIC_MIIM_PROTOCOL_MAP_2r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_3r_ENUM BCM53570_A0_CMIC_MIIM_PROTOCOL_MAP_3r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_4r_ENUM BCM53570_A0_CMIC_MIIM_PROTOCOL_MAP_4r_ENUM
#define CMIC_MIIM_PROTOCOL_MAP_5r_ENUM BCM53570_A0_CMIC_MIIM_PROTOCOL_MAP_5r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_4r_ENUM
#define CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_CAPABILITY_5r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_4r_ENUM
#define CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_OVERRIDE_CONTROL_5r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_STATUS_0r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_STATUS_1r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_STATUS_2r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_STATUS_3r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_4r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_STATUS_4r_ENUM
#define CMIC_MIIM_RX_PAUSE_STATUS_5r_ENUM BCM53570_A0_CMIC_MIIM_RX_PAUSE_STATUS_5r_ENUM
#define CMIC_MIIM_SCAN_CTRLr_ENUM BCM53570_A0_CMIC_MIIM_SCAN_CTRLr_ENUM
#define CMIC_MIIM_SCAN_PORTS_0r_ENUM BCM53570_A0_CMIC_MIIM_SCAN_PORTS_0r_ENUM
#define CMIC_MIIM_SCAN_PORTS_1r_ENUM BCM53570_A0_CMIC_MIIM_SCAN_PORTS_1r_ENUM
#define CMIC_MIIM_SCAN_PORTS_2r_ENUM BCM53570_A0_CMIC_MIIM_SCAN_PORTS_2r_ENUM
#define CMIC_MIIM_SCAN_PORTS_3r_ENUM BCM53570_A0_CMIC_MIIM_SCAN_PORTS_3r_ENUM
#define CMIC_MIIM_SCAN_PORTS_4r_ENUM BCM53570_A0_CMIC_MIIM_SCAN_PORTS_4r_ENUM
#define CMIC_MIIM_SCAN_PORTS_5r_ENUM BCM53570_A0_CMIC_MIIM_SCAN_PORTS_5r_ENUM
#define CMIC_MIIM_SCAN_STATUSr_ENUM BCM53570_A0_CMIC_MIIM_SCAN_STATUSr_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_4r_ENUM
#define CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_CAPABILITY_5r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_4r_ENUM
#define CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_OVERRIDE_CONTROL_5r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_STATUS_0r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_STATUS_1r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_STATUS_2r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_STATUS_3r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_4r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_STATUS_4r_ENUM
#define CMIC_MIIM_TX_PAUSE_STATUS_5r_ENUM BCM53570_A0_CMIC_MIIM_TX_PAUSE_STATUS_5r_ENUM
#define CMIC_MISC_CONTROLr_ENUM BCM53570_A0_CMIC_MISC_CONTROLr_ENUM
#define CMIC_MISC_STATUSr_ENUM BCM53570_A0_CMIC_MISC_STATUSr_ENUM
#define CMIC_MMU_COSLC_COUNT_ADDRr_ENUM BCM53570_A0_CMIC_MMU_COSLC_COUNT_ADDRr_ENUM
#define CMIC_MMU_COSLC_COUNT_DATAr_ENUM BCM53570_A0_CMIC_MMU_COSLC_COUNT_DATAr_ENUM
#define CMIC_OVERRIDE_STRAPr_ENUM BCM53570_A0_CMIC_OVERRIDE_STRAPr_ENUM
#define CMIC_PCIE_CONFIGr_ENUM BCM53570_A0_CMIC_PCIE_CONFIGr_ENUM
#define CMIC_PCIE_ERROR_STATUSr_ENUM BCM53570_A0_CMIC_PCIE_ERROR_STATUSr_ENUM
#define CMIC_PCIE_ERROR_STATUS_CLRr_ENUM BCM53570_A0_CMIC_PCIE_ERROR_STATUS_CLRr_ENUM
#define CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM BCM53570_A0_CMIC_PCIE_USERIF_PURGE_CONTROLr_ENUM
#define CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM BCM53570_A0_CMIC_PCIE_USERIF_PURGE_STATUSr_ENUM
#define CMIC_PCIE_USERIF_STATUSr_ENUM BCM53570_A0_CMIC_PCIE_USERIF_STATUSr_ENUM
#define CMIC_PCIE_USERIF_STATUS_CLRr_ENUM BCM53570_A0_CMIC_PCIE_USERIF_STATUS_CLRr_ENUM
#define CMIC_PCIE_USERIF_STATUS_MASKr_ENUM BCM53570_A0_CMIC_PCIE_USERIF_STATUS_MASKr_ENUM
#define CMIC_PCIE_USERIF_TIMEOUTr_ENUM BCM53570_A0_CMIC_PCIE_USERIF_TIMEOUTr_ENUM
#define CMIC_PIO_IC_AR_ARB_MIr_ENUM BCM53570_A0_CMIC_PIO_IC_AR_ARB_MIr_ENUM
#define CMIC_PIO_IC_AR_ARB_MI0r_ENUM BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI0r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI1r_ENUM BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI1r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI2r_ENUM BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI2r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI3r_ENUM BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI3r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI4r_ENUM BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI4r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI5r_ENUM BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI5r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI6r_ENUM BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI6r_ENUM
#define CMIC_PIO_IC_AR_ARB_MI7r_ENUM BCM53570_A0_CMIC_PIO_IC_AR_ARB_MI7r_ENUM
#define CMIC_PIO_IC_AW_ARB_MIr_ENUM BCM53570_A0_CMIC_PIO_IC_AW_ARB_MIr_ENUM
#define CMIC_PIO_IC_AW_ARB_MI0r_ENUM BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI0r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI1r_ENUM BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI1r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI2r_ENUM BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI2r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI3r_ENUM BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI3r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI4r_ENUM BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI4r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI5r_ENUM BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI5r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI6r_ENUM BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI6r_ENUM
#define CMIC_PIO_IC_AW_ARB_MI7r_ENUM BCM53570_A0_CMIC_PIO_IC_AW_ARB_MI7r_ENUM
#define CMIC_PIO_IC_CFG_REG_0r_ENUM BCM53570_A0_CMIC_PIO_IC_CFG_REG_0r_ENUM
#define CMIC_PIO_IC_CFG_REG_1r_ENUM BCM53570_A0_CMIC_PIO_IC_CFG_REG_1r_ENUM
#define CMIC_PIO_IC_CFG_REG_2r_ENUM BCM53570_A0_CMIC_PIO_IC_CFG_REG_2r_ENUM
#define CMIC_PIO_IC_ID_REGr_ENUM BCM53570_A0_CMIC_PIO_IC_ID_REGr_ENUM
#define CMIC_PIO_IC_ID_REG_0r_ENUM BCM53570_A0_CMIC_PIO_IC_ID_REG_0r_ENUM
#define CMIC_PIO_IC_ID_REG_1r_ENUM BCM53570_A0_CMIC_PIO_IC_ID_REG_1r_ENUM
#define CMIC_PIO_IC_ID_REG_2r_ENUM BCM53570_A0_CMIC_PIO_IC_ID_REG_2r_ENUM
#define CMIC_PIO_IC_ID_REG_3r_ENUM BCM53570_A0_CMIC_PIO_IC_ID_REG_3r_ENUM
#define CMIC_PIO_IC_PER_REGr_ENUM BCM53570_A0_CMIC_PIO_IC_PER_REGr_ENUM
#define CMIC_PIO_IC_PER_REG_0r_ENUM BCM53570_A0_CMIC_PIO_IC_PER_REG_0r_ENUM
#define CMIC_PIO_IC_PER_REG_1r_ENUM BCM53570_A0_CMIC_PIO_IC_PER_REG_1r_ENUM
#define CMIC_PIO_IC_PER_REG_2r_ENUM BCM53570_A0_CMIC_PIO_IC_PER_REG_2r_ENUM
#define CMIC_PIO_IC_PER_REG_3r_ENUM BCM53570_A0_CMIC_PIO_IC_PER_REG_3r_ENUM
#define CMIC_PIO_MCS_ACCESS_PAGEr_ENUM BCM53570_A0_CMIC_PIO_MCS_ACCESS_PAGEr_ENUM
#define CMIC_PKT_COSr_ENUM BCM53570_A0_CMIC_PKT_COSr_ENUM
#define CMIC_PKT_COS_0r_ENUM BCM53570_A0_CMIC_PKT_COS_0r_ENUM
#define CMIC_PKT_COS_1r_ENUM BCM53570_A0_CMIC_PKT_COS_1r_ENUM
#define CMIC_PKT_COS_QUEUES_HIr_ENUM BCM53570_A0_CMIC_PKT_COS_QUEUES_HIr_ENUM
#define CMIC_PKT_COS_QUEUES_LOr_ENUM BCM53570_A0_CMIC_PKT_COS_QUEUES_LOr_ENUM
#define CMIC_PKT_COUNT_FROMCPUr_ENUM BCM53570_A0_CMIC_PKT_COUNT_FROMCPUr_ENUM
#define CMIC_PKT_COUNT_FROMCPU_MHr_ENUM BCM53570_A0_CMIC_PKT_COUNT_FROMCPU_MHr_ENUM
#define CMIC_PKT_COUNT_INTRr_ENUM BCM53570_A0_CMIC_PKT_COUNT_INTRr_ENUM
#define CMIC_PKT_COUNT_PIOr_ENUM BCM53570_A0_CMIC_PKT_COUNT_PIOr_ENUM
#define CMIC_PKT_COUNT_PIO_REPLYr_ENUM BCM53570_A0_CMIC_PKT_COUNT_PIO_REPLYr_ENUM
#define CMIC_PKT_COUNT_SCHANr_ENUM BCM53570_A0_CMIC_PKT_COUNT_SCHANr_ENUM
#define CMIC_PKT_COUNT_SCHAN_REPr_ENUM BCM53570_A0_CMIC_PKT_COUNT_SCHAN_REPr_ENUM
#define CMIC_PKT_COUNT_TOCPUDr_ENUM BCM53570_A0_CMIC_PKT_COUNT_TOCPUDr_ENUM
#define CMIC_PKT_COUNT_TOCPUDMr_ENUM BCM53570_A0_CMIC_PKT_COUNT_TOCPUDMr_ENUM
#define CMIC_PKT_COUNT_TOCPUEr_ENUM BCM53570_A0_CMIC_PKT_COUNT_TOCPUEr_ENUM
#define CMIC_PKT_COUNT_TOCPUEMr_ENUM BCM53570_A0_CMIC_PKT_COUNT_TOCPUEMr_ENUM
#define CMIC_PKT_CTRLr_ENUM BCM53570_A0_CMIC_PKT_CTRLr_ENUM
#define CMIC_PKT_ETHER_SIGr_ENUM BCM53570_A0_CMIC_PKT_ETHER_SIGr_ENUM
#define CMIC_PKT_LMAC0_HIr_ENUM BCM53570_A0_CMIC_PKT_LMAC0_HIr_ENUM
#define CMIC_PKT_LMAC0_LOr_ENUM BCM53570_A0_CMIC_PKT_LMAC0_LOr_ENUM
#define CMIC_PKT_LMAC1_HIr_ENUM BCM53570_A0_CMIC_PKT_LMAC1_HIr_ENUM
#define CMIC_PKT_LMAC1_LOr_ENUM BCM53570_A0_CMIC_PKT_LMAC1_LOr_ENUM
#define CMIC_PKT_LMAC_HIr_ENUM BCM53570_A0_CMIC_PKT_LMAC_HIr_ENUM
#define CMIC_PKT_LMAC_LOr_ENUM BCM53570_A0_CMIC_PKT_LMAC_LOr_ENUM
#define CMIC_PKT_PORTS_0r_ENUM BCM53570_A0_CMIC_PKT_PORTS_0r_ENUM
#define CMIC_PKT_PORTS_1r_ENUM BCM53570_A0_CMIC_PKT_PORTS_1r_ENUM
#define CMIC_PKT_PORTS_2r_ENUM BCM53570_A0_CMIC_PKT_PORTS_2r_ENUM
#define CMIC_PKT_PORTS_3r_ENUM BCM53570_A0_CMIC_PKT_PORTS_3r_ENUM
#define CMIC_PKT_PORTS_4r_ENUM BCM53570_A0_CMIC_PKT_PORTS_4r_ENUM
#define CMIC_PKT_PORTS_5r_ENUM BCM53570_A0_CMIC_PKT_PORTS_5r_ENUM
#define CMIC_PKT_PORTS_6r_ENUM BCM53570_A0_CMIC_PKT_PORTS_6r_ENUM
#define CMIC_PKT_PORTS_7r_ENUM BCM53570_A0_CMIC_PKT_PORTS_7r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRYr_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_0r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_1r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_10r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_11r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_12r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_13r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_14r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_15r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_16r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_17r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_18r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_19r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_2r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_20r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_21r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_22r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_23r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_24r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_25r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_26r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_27r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_28r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_29r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_3r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_30r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_31r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_32r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_33r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_34r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_35r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_36r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_37r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_38r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_39r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_4r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_40r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_41r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_42r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_43r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_44r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_45r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_46r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_47r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_48r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_49r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_5r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_50r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_51r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_52r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_53r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_54r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_55r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_56r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_57r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_58r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_59r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_6r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_60r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_61r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_62r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_63r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_7r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_8r_ENUM
#define CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM BCM53570_A0_CMIC_PKT_PRI_MAP_TABLE_ENTRY_9r_ENUM
#define CMIC_PKT_REASON_0_TYPEr_ENUM BCM53570_A0_CMIC_PKT_REASON_0_TYPEr_ENUM
#define CMIC_PKT_REASON_1_TYPEr_ENUM BCM53570_A0_CMIC_PKT_REASON_1_TYPEr_ENUM
#define CMIC_PKT_REASON_2_TYPEr_ENUM BCM53570_A0_CMIC_PKT_REASON_2_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM BCM53570_A0_CMIC_PKT_REASON_DIRECT_0_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM BCM53570_A0_CMIC_PKT_REASON_DIRECT_1_TYPEr_ENUM
#define CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM BCM53570_A0_CMIC_PKT_REASON_DIRECT_2_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_0_TYPEr_ENUM BCM53570_A0_CMIC_PKT_REASON_MINI_0_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_1_TYPEr_ENUM BCM53570_A0_CMIC_PKT_REASON_MINI_1_TYPEr_ENUM
#define CMIC_PKT_REASON_MINI_2_TYPEr_ENUM BCM53570_A0_CMIC_PKT_REASON_MINI_2_TYPEr_ENUM
#define CMIC_PKT_RMACr_ENUM BCM53570_A0_CMIC_PKT_RMACr_ENUM
#define CMIC_PKT_RMAC_HIr_ENUM BCM53570_A0_CMIC_PKT_RMAC_HIr_ENUM
#define CMIC_PKT_RMH0r_ENUM BCM53570_A0_CMIC_PKT_RMH0r_ENUM
#define CMIC_PKT_RMH1r_ENUM BCM53570_A0_CMIC_PKT_RMH1r_ENUM
#define CMIC_PKT_RMH2r_ENUM BCM53570_A0_CMIC_PKT_RMH2r_ENUM
#define CMIC_PKT_RMH3r_ENUM BCM53570_A0_CMIC_PKT_RMH3r_ENUM
#define CMIC_PKT_VLANr_ENUM BCM53570_A0_CMIC_PKT_VLANr_ENUM
#define CMIC_RATE_ADJUSTr_ENUM BCM53570_A0_CMIC_RATE_ADJUSTr_ENUM
#define CMIC_RATE_ADJUST_INT_MDIOr_ENUM BCM53570_A0_CMIC_RATE_ADJUST_INT_MDIOr_ENUM
#define CMIC_RPE0_MAX_CELL_LIMITr_ENUM BCM53570_A0_CMIC_RPE0_MAX_CELL_LIMITr_ENUM
#define CMIC_RPE1_MAX_CELL_LIMITr_ENUM BCM53570_A0_CMIC_RPE1_MAX_CELL_LIMITr_ENUM
#define CMIC_RPE_DEBUGr_ENUM BCM53570_A0_CMIC_RPE_DEBUGr_ENUM
#define CMIC_RPE_IRQ_STAT0r_ENUM BCM53570_A0_CMIC_RPE_IRQ_STAT0r_ENUM
#define CMIC_RPE_IRQ_STAT1r_ENUM BCM53570_A0_CMIC_RPE_IRQ_STAT1r_ENUM
#define CMIC_RPE_IRQ_STAT2r_ENUM BCM53570_A0_CMIC_RPE_IRQ_STAT2r_ENUM
#define CMIC_RPE_IRQ_STAT3r_ENUM BCM53570_A0_CMIC_RPE_IRQ_STAT3r_ENUM
#define CMIC_RPE_IRQ_STAT4r_ENUM BCM53570_A0_CMIC_RPE_IRQ_STAT4r_ENUM
#define CMIC_RPE_IRQ_STAT5r_ENUM BCM53570_A0_CMIC_RPE_IRQ_STAT5r_ENUM
#define CMIC_RPE_IRQ_STAT6r_ENUM BCM53570_A0_CMIC_RPE_IRQ_STAT6r_ENUM
#define CMIC_RPE_MAX_CELL_LIMITr_ENUM BCM53570_A0_CMIC_RPE_MAX_CELL_LIMITr_ENUM
#define CMIC_RPE_MIIM_ADDRESSr_ENUM BCM53570_A0_CMIC_RPE_MIIM_ADDRESSr_ENUM
#define CMIC_RPE_MIIM_CTRLr_ENUM BCM53570_A0_CMIC_RPE_MIIM_CTRLr_ENUM
#define CMIC_RPE_MIIM_PARAMr_ENUM BCM53570_A0_CMIC_RPE_MIIM_PARAMr_ENUM
#define CMIC_RPE_MIIM_READ_DATAr_ENUM BCM53570_A0_CMIC_RPE_MIIM_READ_DATAr_ENUM
#define CMIC_RPE_MIIM_STATr_ENUM BCM53570_A0_CMIC_RPE_MIIM_STATr_ENUM
#define CMIC_RPE_PCIE_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_RPE_PCIE_IRQ_MASK0r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK0r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK1r_ENUM BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK1r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK2r_ENUM BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK2r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK3r_ENUM BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK3r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK4r_ENUM BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK4r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK5r_ENUM BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK5r_ENUM
#define CMIC_RPE_RCPU_IRQ_MASK6r_ENUM BCM53570_A0_CMIC_RPE_RCPU_IRQ_MASK6r_ENUM
#define CMIC_RPE_STATr_ENUM BCM53570_A0_CMIC_RPE_STATr_ENUM
#define CMIC_RPE_STAT_CLRr_ENUM BCM53570_A0_CMIC_RPE_STAT_CLRr_ENUM
#define CMIC_RPE_SW_INTR_CONFIGr_ENUM BCM53570_A0_CMIC_RPE_SW_INTR_CONFIGr_ENUM
#define CMIC_RPE_UC0_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_RPE_UC0_IRQ_MASK0r_ENUM
#define CMIC_RPE_UC1_IRQ_MASK0r_ENUM BCM53570_A0_CMIC_RPE_UC1_IRQ_MASK0r_ENUM
#define CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM BCM53570_A0_CMIC_RXBUF_BLOCK_DATABUF_ALLOCr_ENUM
#define CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM BCM53570_A0_CMIC_RXBUF_BLOCK_STATUSBUF_ALLOCr_ENUM
#define CMIC_RXBUF_CONFIGr_ENUM BCM53570_A0_CMIC_RXBUF_CONFIGr_ENUM
#define CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM BCM53570_A0_CMIC_RXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM BCM53570_A0_CMIC_RXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_RXBUF_DATABUF_TMr_ENUM BCM53570_A0_CMIC_RXBUF_DATABUF_TMr_ENUM
#define CMIC_RXBUF_DATABUF_TM_0r_ENUM BCM53570_A0_CMIC_RXBUF_DATABUF_TM_0r_ENUM
#define CMIC_RXBUF_DATABUF_TM_1r_ENUM BCM53570_A0_CMIC_RXBUF_DATABUF_TM_1r_ENUM
#define CMIC_RXBUF_DATABUF_TM_2r_ENUM BCM53570_A0_CMIC_RXBUF_DATABUF_TM_2r_ENUM
#define CMIC_RXBUF_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_RXBUF_ECCERR_CONTROLr_ENUM
#define CMIC_RXBUF_EP_BUF_DEPTHr_ENUM BCM53570_A0_CMIC_RXBUF_EP_BUF_DEPTHr_ENUM
#define CMIC_RXBUF_EP_MAX_CREDr_ENUM BCM53570_A0_CMIC_RXBUF_EP_MAX_CREDr_ENUM
#define CMIC_RXBUF_EP_RLS_CREDr_ENUM BCM53570_A0_CMIC_RXBUF_EP_RLS_CREDr_ENUM
#define CMIC_RXBUF_STATBUF_TM_0r_ENUM BCM53570_A0_CMIC_RXBUF_STATBUF_TM_0r_ENUM
#define CMIC_RXBUF_STATBUF_TM_1r_ENUM BCM53570_A0_CMIC_RXBUF_STATBUF_TM_1r_ENUM
#define CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM BCM53570_A0_CMIC_RXBUF_STATUSBUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM BCM53570_A0_CMIC_RXBUF_STATUSBUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_SBUS_RING_MAPr_ENUM BCM53570_A0_CMIC_SBUS_RING_MAPr_ENUM
#define CMIC_SBUS_RING_MAP_0_7r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_0_7r_ENUM
#define CMIC_SBUS_RING_MAP_104_111r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_104_111r_ENUM
#define CMIC_SBUS_RING_MAP_112_119r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_112_119r_ENUM
#define CMIC_SBUS_RING_MAP_120_127r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_120_127r_ENUM
#define CMIC_SBUS_RING_MAP_16_23r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_16_23r_ENUM
#define CMIC_SBUS_RING_MAP_24_31r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_24_31r_ENUM
#define CMIC_SBUS_RING_MAP_32_39r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_32_39r_ENUM
#define CMIC_SBUS_RING_MAP_40_47r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_40_47r_ENUM
#define CMIC_SBUS_RING_MAP_48_55r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_48_55r_ENUM
#define CMIC_SBUS_RING_MAP_56_63r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_56_63r_ENUM
#define CMIC_SBUS_RING_MAP_64_71r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_64_71r_ENUM
#define CMIC_SBUS_RING_MAP_72_79r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_72_79r_ENUM
#define CMIC_SBUS_RING_MAP_80_87r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_80_87r_ENUM
#define CMIC_SBUS_RING_MAP_88_95r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_88_95r_ENUM
#define CMIC_SBUS_RING_MAP_8_15r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_8_15r_ENUM
#define CMIC_SBUS_RING_MAP_96_103r_ENUM BCM53570_A0_CMIC_SBUS_RING_MAP_96_103r_ENUM
#define CMIC_SBUS_TIMEOUTr_ENUM BCM53570_A0_CMIC_SBUS_TIMEOUTr_ENUM
#define CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM BCM53570_A0_CMIC_SCHAN_RCPU_RPIO_MESSAGEr_ENUM
#define CMIC_SEMAPHOREr_ENUM BCM53570_A0_CMIC_SEMAPHOREr_ENUM
#define CMIC_SEMAPHORE_1r_ENUM BCM53570_A0_CMIC_SEMAPHORE_1r_ENUM
#define CMIC_SEMAPHORE_10r_ENUM BCM53570_A0_CMIC_SEMAPHORE_10r_ENUM
#define CMIC_SEMAPHORE_10_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_10_SHADOWr_ENUM
#define CMIC_SEMAPHORE_11r_ENUM BCM53570_A0_CMIC_SEMAPHORE_11r_ENUM
#define CMIC_SEMAPHORE_11_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_11_SHADOWr_ENUM
#define CMIC_SEMAPHORE_12r_ENUM BCM53570_A0_CMIC_SEMAPHORE_12r_ENUM
#define CMIC_SEMAPHORE_12_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_12_SHADOWr_ENUM
#define CMIC_SEMAPHORE_13r_ENUM BCM53570_A0_CMIC_SEMAPHORE_13r_ENUM
#define CMIC_SEMAPHORE_13_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_13_SHADOWr_ENUM
#define CMIC_SEMAPHORE_14r_ENUM BCM53570_A0_CMIC_SEMAPHORE_14r_ENUM
#define CMIC_SEMAPHORE_14_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_14_SHADOWr_ENUM
#define CMIC_SEMAPHORE_15r_ENUM BCM53570_A0_CMIC_SEMAPHORE_15r_ENUM
#define CMIC_SEMAPHORE_15_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_15_SHADOWr_ENUM
#define CMIC_SEMAPHORE_16r_ENUM BCM53570_A0_CMIC_SEMAPHORE_16r_ENUM
#define CMIC_SEMAPHORE_16_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_16_SHADOWr_ENUM
#define CMIC_SEMAPHORE_17r_ENUM BCM53570_A0_CMIC_SEMAPHORE_17r_ENUM
#define CMIC_SEMAPHORE_17_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_17_SHADOWr_ENUM
#define CMIC_SEMAPHORE_18r_ENUM BCM53570_A0_CMIC_SEMAPHORE_18r_ENUM
#define CMIC_SEMAPHORE_18_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_18_SHADOWr_ENUM
#define CMIC_SEMAPHORE_19r_ENUM BCM53570_A0_CMIC_SEMAPHORE_19r_ENUM
#define CMIC_SEMAPHORE_19_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_19_SHADOWr_ENUM
#define CMIC_SEMAPHORE_1_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_1_SHADOWr_ENUM
#define CMIC_SEMAPHORE_2r_ENUM BCM53570_A0_CMIC_SEMAPHORE_2r_ENUM
#define CMIC_SEMAPHORE_20r_ENUM BCM53570_A0_CMIC_SEMAPHORE_20r_ENUM
#define CMIC_SEMAPHORE_20_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_20_SHADOWr_ENUM
#define CMIC_SEMAPHORE_21r_ENUM BCM53570_A0_CMIC_SEMAPHORE_21r_ENUM
#define CMIC_SEMAPHORE_21_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_21_SHADOWr_ENUM
#define CMIC_SEMAPHORE_22r_ENUM BCM53570_A0_CMIC_SEMAPHORE_22r_ENUM
#define CMIC_SEMAPHORE_22_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_22_SHADOWr_ENUM
#define CMIC_SEMAPHORE_23r_ENUM BCM53570_A0_CMIC_SEMAPHORE_23r_ENUM
#define CMIC_SEMAPHORE_23_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_23_SHADOWr_ENUM
#define CMIC_SEMAPHORE_24r_ENUM BCM53570_A0_CMIC_SEMAPHORE_24r_ENUM
#define CMIC_SEMAPHORE_24_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_24_SHADOWr_ENUM
#define CMIC_SEMAPHORE_25r_ENUM BCM53570_A0_CMIC_SEMAPHORE_25r_ENUM
#define CMIC_SEMAPHORE_25_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_25_SHADOWr_ENUM
#define CMIC_SEMAPHORE_26r_ENUM BCM53570_A0_CMIC_SEMAPHORE_26r_ENUM
#define CMIC_SEMAPHORE_26_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_26_SHADOWr_ENUM
#define CMIC_SEMAPHORE_27r_ENUM BCM53570_A0_CMIC_SEMAPHORE_27r_ENUM
#define CMIC_SEMAPHORE_27_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_27_SHADOWr_ENUM
#define CMIC_SEMAPHORE_28r_ENUM BCM53570_A0_CMIC_SEMAPHORE_28r_ENUM
#define CMIC_SEMAPHORE_28_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_28_SHADOWr_ENUM
#define CMIC_SEMAPHORE_29r_ENUM BCM53570_A0_CMIC_SEMAPHORE_29r_ENUM
#define CMIC_SEMAPHORE_29_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_29_SHADOWr_ENUM
#define CMIC_SEMAPHORE_2_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_2_SHADOWr_ENUM
#define CMIC_SEMAPHORE_3r_ENUM BCM53570_A0_CMIC_SEMAPHORE_3r_ENUM
#define CMIC_SEMAPHORE_30r_ENUM BCM53570_A0_CMIC_SEMAPHORE_30r_ENUM
#define CMIC_SEMAPHORE_30_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_30_SHADOWr_ENUM
#define CMIC_SEMAPHORE_31r_ENUM BCM53570_A0_CMIC_SEMAPHORE_31r_ENUM
#define CMIC_SEMAPHORE_31_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_31_SHADOWr_ENUM
#define CMIC_SEMAPHORE_32r_ENUM BCM53570_A0_CMIC_SEMAPHORE_32r_ENUM
#define CMIC_SEMAPHORE_32_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_32_SHADOWr_ENUM
#define CMIC_SEMAPHORE_3_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_3_SHADOWr_ENUM
#define CMIC_SEMAPHORE_4r_ENUM BCM53570_A0_CMIC_SEMAPHORE_4r_ENUM
#define CMIC_SEMAPHORE_4_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_4_SHADOWr_ENUM
#define CMIC_SEMAPHORE_5r_ENUM BCM53570_A0_CMIC_SEMAPHORE_5r_ENUM
#define CMIC_SEMAPHORE_5_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_5_SHADOWr_ENUM
#define CMIC_SEMAPHORE_6r_ENUM BCM53570_A0_CMIC_SEMAPHORE_6r_ENUM
#define CMIC_SEMAPHORE_6_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_6_SHADOWr_ENUM
#define CMIC_SEMAPHORE_7r_ENUM BCM53570_A0_CMIC_SEMAPHORE_7r_ENUM
#define CMIC_SEMAPHORE_7_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_7_SHADOWr_ENUM
#define CMIC_SEMAPHORE_8r_ENUM BCM53570_A0_CMIC_SEMAPHORE_8r_ENUM
#define CMIC_SEMAPHORE_8_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_8_SHADOWr_ENUM
#define CMIC_SEMAPHORE_9r_ENUM BCM53570_A0_CMIC_SEMAPHORE_9r_ENUM
#define CMIC_SEMAPHORE_9_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_9_SHADOWr_ENUM
#define CMIC_SEMAPHORE_SHADOWr_ENUM BCM53570_A0_CMIC_SEMAPHORE_SHADOWr_ENUM
#define CMIC_SRAM_TM0_CONTROLr_ENUM BCM53570_A0_CMIC_SRAM_TM0_CONTROLr_ENUM
#define CMIC_SRAM_TM1_CONTROLr_ENUM BCM53570_A0_CMIC_SRAM_TM1_CONTROLr_ENUM
#define CMIC_SRAM_TM2_CONTROLr_ENUM BCM53570_A0_CMIC_SRAM_TM2_CONTROLr_ENUM
#define CMIC_SRAM_TM3_CONTROLr_ENUM BCM53570_A0_CMIC_SRAM_TM3_CONTROLr_ENUM
#define CMIC_SW_RSTr_ENUM BCM53570_A0_CMIC_SW_RSTr_ENUM
#define CMIC_TIM0_TIMER1BGLOADr_ENUM BCM53570_A0_CMIC_TIM0_TIMER1BGLOADr_ENUM
#define CMIC_TIM0_TIMER1CONTROLr_ENUM BCM53570_A0_CMIC_TIM0_TIMER1CONTROLr_ENUM
#define CMIC_TIM0_TIMER1INTCLRr_ENUM BCM53570_A0_CMIC_TIM0_TIMER1INTCLRr_ENUM
#define CMIC_TIM0_TIMER1LOADr_ENUM BCM53570_A0_CMIC_TIM0_TIMER1LOADr_ENUM
#define CMIC_TIM0_TIMER1MISr_ENUM BCM53570_A0_CMIC_TIM0_TIMER1MISr_ENUM
#define CMIC_TIM0_TIMER1RISr_ENUM BCM53570_A0_CMIC_TIM0_TIMER1RISr_ENUM
#define CMIC_TIM0_TIMER1VALUEr_ENUM BCM53570_A0_CMIC_TIM0_TIMER1VALUEr_ENUM
#define CMIC_TIM0_TIMER2BGLOADr_ENUM BCM53570_A0_CMIC_TIM0_TIMER2BGLOADr_ENUM
#define CMIC_TIM0_TIMER2CONTROLr_ENUM BCM53570_A0_CMIC_TIM0_TIMER2CONTROLr_ENUM
#define CMIC_TIM0_TIMER2INTCLRr_ENUM BCM53570_A0_CMIC_TIM0_TIMER2INTCLRr_ENUM
#define CMIC_TIM0_TIMER2LOADr_ENUM BCM53570_A0_CMIC_TIM0_TIMER2LOADr_ENUM
#define CMIC_TIM0_TIMER2MISr_ENUM BCM53570_A0_CMIC_TIM0_TIMER2MISr_ENUM
#define CMIC_TIM0_TIMER2RISr_ENUM BCM53570_A0_CMIC_TIM0_TIMER2RISr_ENUM
#define CMIC_TIM0_TIMER2VALUEr_ENUM BCM53570_A0_CMIC_TIM0_TIMER2VALUEr_ENUM
#define CMIC_TIM0_TIMERBGLOADr_ENUM BCM53570_A0_CMIC_TIM0_TIMERBGLOADr_ENUM
#define CMIC_TIM0_TIMERCONTROLr_ENUM BCM53570_A0_CMIC_TIM0_TIMERCONTROLr_ENUM
#define CMIC_TIM0_TIMERITCRr_ENUM BCM53570_A0_CMIC_TIM0_TIMERITCRr_ENUM
#define CMIC_TIM0_TIMERITOPr_ENUM BCM53570_A0_CMIC_TIM0_TIMERITOPr_ENUM
#define CMIC_TIM0_TIMERINTCLRr_ENUM BCM53570_A0_CMIC_TIM0_TIMERINTCLRr_ENUM
#define CMIC_TIM0_TIMERLOADr_ENUM BCM53570_A0_CMIC_TIM0_TIMERLOADr_ENUM
#define CMIC_TIM0_TIMERMISr_ENUM BCM53570_A0_CMIC_TIM0_TIMERMISr_ENUM
#define CMIC_TIM0_TIMERPCELLID0r_ENUM BCM53570_A0_CMIC_TIM0_TIMERPCELLID0r_ENUM
#define CMIC_TIM0_TIMERPCELLID1r_ENUM BCM53570_A0_CMIC_TIM0_TIMERPCELLID1r_ENUM
#define CMIC_TIM0_TIMERPCELLID2r_ENUM BCM53570_A0_CMIC_TIM0_TIMERPCELLID2r_ENUM
#define CMIC_TIM0_TIMERPCELLID3r_ENUM BCM53570_A0_CMIC_TIM0_TIMERPCELLID3r_ENUM
#define CMIC_TIM0_TIMERPERIPHID0r_ENUM BCM53570_A0_CMIC_TIM0_TIMERPERIPHID0r_ENUM
#define CMIC_TIM0_TIMERPERIPHID1r_ENUM BCM53570_A0_CMIC_TIM0_TIMERPERIPHID1r_ENUM
#define CMIC_TIM0_TIMERPERIPHID2r_ENUM BCM53570_A0_CMIC_TIM0_TIMERPERIPHID2r_ENUM
#define CMIC_TIM0_TIMERPERIPHID3r_ENUM BCM53570_A0_CMIC_TIM0_TIMERPERIPHID3r_ENUM
#define CMIC_TIM0_TIMERRISr_ENUM BCM53570_A0_CMIC_TIM0_TIMERRISr_ENUM
#define CMIC_TIM0_TIMERVALUEr_ENUM BCM53570_A0_CMIC_TIM0_TIMERVALUEr_ENUM
#define CMIC_TIM1_TIMER1BGLOADr_ENUM BCM53570_A0_CMIC_TIM1_TIMER1BGLOADr_ENUM
#define CMIC_TIM1_TIMER1CONTROLr_ENUM BCM53570_A0_CMIC_TIM1_TIMER1CONTROLr_ENUM
#define CMIC_TIM1_TIMER1INTCLRr_ENUM BCM53570_A0_CMIC_TIM1_TIMER1INTCLRr_ENUM
#define CMIC_TIM1_TIMER1LOADr_ENUM BCM53570_A0_CMIC_TIM1_TIMER1LOADr_ENUM
#define CMIC_TIM1_TIMER1MISr_ENUM BCM53570_A0_CMIC_TIM1_TIMER1MISr_ENUM
#define CMIC_TIM1_TIMER1RISr_ENUM BCM53570_A0_CMIC_TIM1_TIMER1RISr_ENUM
#define CMIC_TIM1_TIMER1VALUEr_ENUM BCM53570_A0_CMIC_TIM1_TIMER1VALUEr_ENUM
#define CMIC_TIM1_TIMER2BGLOADr_ENUM BCM53570_A0_CMIC_TIM1_TIMER2BGLOADr_ENUM
#define CMIC_TIM1_TIMER2CONTROLr_ENUM BCM53570_A0_CMIC_TIM1_TIMER2CONTROLr_ENUM
#define CMIC_TIM1_TIMER2INTCLRr_ENUM BCM53570_A0_CMIC_TIM1_TIMER2INTCLRr_ENUM
#define CMIC_TIM1_TIMER2LOADr_ENUM BCM53570_A0_CMIC_TIM1_TIMER2LOADr_ENUM
#define CMIC_TIM1_TIMER2MISr_ENUM BCM53570_A0_CMIC_TIM1_TIMER2MISr_ENUM
#define CMIC_TIM1_TIMER2RISr_ENUM BCM53570_A0_CMIC_TIM1_TIMER2RISr_ENUM
#define CMIC_TIM1_TIMER2VALUEr_ENUM BCM53570_A0_CMIC_TIM1_TIMER2VALUEr_ENUM
#define CMIC_TIM1_TIMERBGLOADr_ENUM BCM53570_A0_CMIC_TIM1_TIMERBGLOADr_ENUM
#define CMIC_TIM1_TIMERCONTROLr_ENUM BCM53570_A0_CMIC_TIM1_TIMERCONTROLr_ENUM
#define CMIC_TIM1_TIMERITCRr_ENUM BCM53570_A0_CMIC_TIM1_TIMERITCRr_ENUM
#define CMIC_TIM1_TIMERITOPr_ENUM BCM53570_A0_CMIC_TIM1_TIMERITOPr_ENUM
#define CMIC_TIM1_TIMERINTCLRr_ENUM BCM53570_A0_CMIC_TIM1_TIMERINTCLRr_ENUM
#define CMIC_TIM1_TIMERLOADr_ENUM BCM53570_A0_CMIC_TIM1_TIMERLOADr_ENUM
#define CMIC_TIM1_TIMERMISr_ENUM BCM53570_A0_CMIC_TIM1_TIMERMISr_ENUM
#define CMIC_TIM1_TIMERPCELLID0r_ENUM BCM53570_A0_CMIC_TIM1_TIMERPCELLID0r_ENUM
#define CMIC_TIM1_TIMERPCELLID1r_ENUM BCM53570_A0_CMIC_TIM1_TIMERPCELLID1r_ENUM
#define CMIC_TIM1_TIMERPCELLID2r_ENUM BCM53570_A0_CMIC_TIM1_TIMERPCELLID2r_ENUM
#define CMIC_TIM1_TIMERPCELLID3r_ENUM BCM53570_A0_CMIC_TIM1_TIMERPCELLID3r_ENUM
#define CMIC_TIM1_TIMERPERIPHID0r_ENUM BCM53570_A0_CMIC_TIM1_TIMERPERIPHID0r_ENUM
#define CMIC_TIM1_TIMERPERIPHID1r_ENUM BCM53570_A0_CMIC_TIM1_TIMERPERIPHID1r_ENUM
#define CMIC_TIM1_TIMERPERIPHID2r_ENUM BCM53570_A0_CMIC_TIM1_TIMERPERIPHID2r_ENUM
#define CMIC_TIM1_TIMERPERIPHID3r_ENUM BCM53570_A0_CMIC_TIM1_TIMERPERIPHID3r_ENUM
#define CMIC_TIM1_TIMERRISr_ENUM BCM53570_A0_CMIC_TIM1_TIMERRISr_ENUM
#define CMIC_TIM1_TIMERVALUEr_ENUM BCM53570_A0_CMIC_TIM1_TIMERVALUEr_ENUM
#define CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_BROADSYNC0_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_BROADSYNC1_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_BROADSYNC_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_CAPTURE_STATUS_1r_ENUM BCM53570_A0_CMIC_TIMESYNC_CAPTURE_STATUS_1r_ENUM
#define CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_ENUM BCM53570_A0_CMIC_TIMESYNC_CAPTURE_STATUS_CLR_1r_ENUM
#define CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_ENUM BCM53570_A0_CMIC_TIMESYNC_COUNTER_CONFIG_SELECTr_ENUM
#define CMIC_TIMESYNC_FIFO_STATUSr_ENUM BCM53570_A0_CMIC_TIMESYNC_FIFO_STATUSr_ENUM
#define CMIC_TIMESYNC_GPIO_0_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_0_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_0_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_0_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_0_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_1_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_1_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_1_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_1_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_1_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_2_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_2_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_2_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_2_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_2_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_3_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_3_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_3_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_3_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_3_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_4_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_4_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_4_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_4_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_4_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_5_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_5_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_5_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_5_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_5_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_DOWN_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_INPUT_DIVISORr_ENUM
#define CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_OUTPUT_ENABLEr_ENUM
#define CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr_ENUM
#define CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr_ENUM
#define CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_GPIO_UP_EVENT_CTRLr_ENUM
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ENUM BCM53570_A0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_LOWERr_ENUM
#define CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ENUM BCM53570_A0_CMIC_TIMESYNC_INPUT_TIME_FIFO_TS_UPPERr_ENUM
#define CMIC_TIMESYNC_INTERRUPT_CLRr_ENUM BCM53570_A0_CMIC_TIMESYNC_INTERRUPT_CLRr_ENUM
#define CMIC_TIMESYNC_INTERRUPT_ENABLEr_ENUM BCM53570_A0_CMIC_TIMESYNC_INTERRUPT_ENABLEr_ENUM
#define CMIC_TIMESYNC_INTERRUPT_STATUSr_ENUM BCM53570_A0_CMIC_TIMESYNC_INTERRUPT_STATUSr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_SYNCE_CLK1_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_SYNCE_CLK2_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_SYNCE_CLK3_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_SYNCE_CLK4_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_SYNCE_CLK5_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_ENUM BCM53570_A0_CMIC_TIMESYNC_SYNCE_CLK_COUNT_CTRLr_ENUM
#define CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_ENUM BCM53570_A0_CMIC_TIMESYNC_TIME_CAPTURE_CONTROLr_ENUM
#define CMIC_TIMESYNC_TIME_CAPTURE_MODEr_ENUM BCM53570_A0_CMIC_TIMESYNC_TIME_CAPTURE_MODEr_ENUM
#define CMIC_TIMESYNC_TMr_ENUM BCM53570_A0_CMIC_TIMESYNC_TMr_ENUM
#define CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_ENUM BCM53570_A0_CMIC_TIMESYNC_TS0_COUNTER_ENABLEr_ENUM
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_ENUM BCM53570_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_FRACr_ENUM
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ENUM BCM53570_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ENUM BCM53570_A0_CMIC_TIMESYNC_TS0_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_ENUM BCM53570_A0_CMIC_TIMESYNC_TS1_COUNTER_ENABLEr_ENUM
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_ENUM BCM53570_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_FRACr_ENUM
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ENUM BCM53570_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ENUM BCM53570_A0_CMIC_TIMESYNC_TS1_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TIMESYNC_TS_COUNTER_ENABLEr_ENUM BCM53570_A0_CMIC_TIMESYNC_TS_COUNTER_ENABLEr_ENUM
#define CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_ENUM BCM53570_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_FRACr_ENUM
#define CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_ENUM BCM53570_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_LOWERr_ENUM
#define CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_ENUM BCM53570_A0_CMIC_TIMESYNC_TS_FREQ_CTRL_UPPERr_ENUM
#define CMIC_TXBUF_CMC0_PKT_CNTr_ENUM BCM53570_A0_CMIC_TXBUF_CMC0_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC1_PKT_CNTr_ENUM BCM53570_A0_CMIC_TXBUF_CMC1_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC2_PKT_CNTr_ENUM BCM53570_A0_CMIC_TXBUF_CMC2_PKT_CNTr_ENUM
#define CMIC_TXBUF_CMC_PKT_CNTr_ENUM BCM53570_A0_CMIC_TXBUF_CMC_PKT_CNTr_ENUM
#define CMIC_TXBUF_CONFIGr_ENUM BCM53570_A0_CMIC_TXBUF_CONFIGr_ENUM
#define CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM BCM53570_A0_CMIC_TXBUF_DATABUF_MAX_FLIST_ENTRIESr_ENUM
#define CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM BCM53570_A0_CMIC_TXBUF_DATABUF_NUM_FREE_ENTRIESr_ENUM
#define CMIC_TXBUF_DATABUF_TM_0r_ENUM BCM53570_A0_CMIC_TXBUF_DATABUF_TM_0r_ENUM
#define CMIC_TXBUF_DATABUF_TM_1r_ENUM BCM53570_A0_CMIC_TXBUF_DATABUF_TM_1r_ENUM
#define CMIC_TXBUF_DEBUGr_ENUM BCM53570_A0_CMIC_TXBUF_DEBUGr_ENUM
#define CMIC_TXBUF_ECCERR_CONTROLr_ENUM BCM53570_A0_CMIC_TXBUF_ECCERR_CONTROLr_ENUM
#define CMIC_TXBUF_IP_BUF_DEPTHr_ENUM BCM53570_A0_CMIC_TXBUF_IP_BUF_DEPTHr_ENUM
#define CMIC_TXBUF_IP_CREDr_ENUM BCM53570_A0_CMIC_TXBUF_IP_CREDr_ENUM
#define CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM BCM53570_A0_CMIC_TXBUF_MAX_BUF_LIMITSr_ENUM
#define CMIC_TXBUF_MHDRBUF_TM_0r_ENUM BCM53570_A0_CMIC_TXBUF_MHDRBUF_TM_0r_ENUM
#define CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM BCM53570_A0_CMIC_TXBUF_MIN_BUF_LIMITSr_ENUM
#define CMIC_TXBUF_RPE_PKT_CNTr_ENUM BCM53570_A0_CMIC_TXBUF_RPE_PKT_CNTr_ENUM
#define CMIC_TXBUF_STATr_ENUM BCM53570_A0_CMIC_TXBUF_STATr_ENUM
#define CMIC_TXBUF_STAT_CLRr_ENUM BCM53570_A0_CMIC_TXBUF_STAT_CLRr_ENUM
#define CMIC_UC0_CONFIGr_ENUM BCM53570_A0_CMIC_UC0_CONFIGr_ENUM
#define CMIC_UC1_CONFIGr_ENUM BCM53570_A0_CMIC_UC1_CONFIGr_ENUM
#define CMIC_UC_CONFIGr_ENUM BCM53570_A0_CMIC_UC_CONFIGr_ENUM
#define CNGCOSPKTLIMIT0r_ENUM BCM53570_A0_CNGCOSPKTLIMIT0r_ENUM
#define CNGCOSPKTLIMIT0_QGROUPr_ENUM BCM53570_A0_CNGCOSPKTLIMIT0_QGROUPr_ENUM
#define CNGCOSPKTLIMIT0_QLAYERr_ENUM BCM53570_A0_CNGCOSPKTLIMIT0_QLAYERr_ENUM
#define CNGCOSPKTLIMIT1r_ENUM BCM53570_A0_CNGCOSPKTLIMIT1r_ENUM
#define CNGCOSPKTLIMIT1_QGROUPr_ENUM BCM53570_A0_CNGCOSPKTLIMIT1_QGROUPr_ENUM
#define CNGCOSPKTLIMIT1_QLAYERr_ENUM BCM53570_A0_CNGCOSPKTLIMIT1_QLAYERr_ENUM
#define CNGDROPCOUNT0r_ENUM BCM53570_A0_CNGDROPCOUNT0r_ENUM
#define CNGDROPCOUNT1r_ENUM BCM53570_A0_CNGDROPCOUNT1r_ENUM
#define CNGPORTPKTLIMIT0r_ENUM BCM53570_A0_CNGPORTPKTLIMIT0r_ENUM
#define CNGPORTPKTLIMIT1r_ENUM BCM53570_A0_CNGPORTPKTLIMIT1r_ENUM
#define CNG_MAPm_ENUM BCM53570_A0_CNG_MAPm_ENUM
#define COLOR_DROP_ENr_ENUM BCM53570_A0_COLOR_DROP_ENr_ENUM
#define COLOR_DROP_EN_QGROUPr_ENUM BCM53570_A0_COLOR_DROP_EN_QGROUPr_ENUM
#define COLOR_DROP_EN_QLAYERr_ENUM BCM53570_A0_COLOR_DROP_EN_QLAYERr_ENUM
#define COMMAND_CONFIGr_ENUM BCM53570_A0_COMMAND_CONFIGr_ENUM
#define COSLCCOUNTr_ENUM BCM53570_A0_COSLCCOUNTr_ENUM
#define COSLCCOUNT_QGROUPr_ENUM BCM53570_A0_COSLCCOUNT_QGROUPr_ENUM
#define COSPKTCOUNTr_ENUM BCM53570_A0_COSPKTCOUNTr_ENUM
#define COSPKTCOUNT_QGROUPr_ENUM BCM53570_A0_COSPKTCOUNT_QGROUPr_ENUM
#define COS_MAP_SELr_ENUM BCM53570_A0_COS_MAP_SELr_ENUM
#define COS_QUEUEr_ENUM BCM53570_A0_COS_QUEUEr_ENUM
#define CPU_CONTROL_0r_ENUM BCM53570_A0_CPU_CONTROL_0r_ENUM
#define CPU_CONTROL_1r_ENUM BCM53570_A0_CPU_CONTROL_1r_ENUM
#define CPU_CONTROL_Mr_ENUM BCM53570_A0_CPU_CONTROL_Mr_ENUM
#define CPU_COS_CAM_BIST_CONFIGr_ENUM BCM53570_A0_CPU_COS_CAM_BIST_CONFIGr_ENUM
#define CPU_COS_CAM_BIST_DBG_DATAr_ENUM BCM53570_A0_CPU_COS_CAM_BIST_DBG_DATAr_ENUM
#define CPU_COS_CAM_BIST_STATUSr_ENUM BCM53570_A0_CPU_COS_CAM_BIST_STATUSr_ENUM
#define CPU_COS_CAM_DBGCTRLr_ENUM BCM53570_A0_CPU_COS_CAM_DBGCTRLr_ENUM
#define CPU_COS_MAPm_ENUM BCM53570_A0_CPU_COS_MAPm_ENUM
#define CPU_COS_MAP_DATA_ONLYm_ENUM BCM53570_A0_CPU_COS_MAP_DATA_ONLYm_ENUM
#define CPU_COS_MAP_ONLYm_ENUM BCM53570_A0_CPU_COS_MAP_ONLYm_ENUM
#define CPU_TS_MAPm_ENUM BCM53570_A0_CPU_TS_MAPm_ENUM
#define CUSTOM_HEADER_MASKr_ENUM BCM53570_A0_CUSTOM_HEADER_MASKr_ENUM
#define CUSTOM_HEADER_MATCHm_ENUM BCM53570_A0_CUSTOM_HEADER_MATCHm_ENUM
#define CUSTOM_HEADER_POLICY_TABLEm_ENUM BCM53570_A0_CUSTOM_HEADER_POLICY_TABLEm_ENUM
#define CUSTOM_PACKET_HEADER_OVERRIDEr_ENUM BCM53570_A0_CUSTOM_PACKET_HEADER_OVERRIDEr_ENUM
#define CUT_THROUGH_ATTRIBUTEm_ENUM BCM53570_A0_CUT_THROUGH_ATTRIBUTEm_ENUM
#define CUT_THROUGH_PRIORITYr_ENUM BCM53570_A0_CUT_THROUGH_PRIORITYr_ENUM
#define CYCLE_TIMEr_ENUM BCM53570_A0_CYCLE_TIMEr_ENUM
#define CYCLE_TIME_EXTENSIONr_ENUM BCM53570_A0_CYCLE_TIME_EXTENSIONr_ENUM
#define DOS_CONTROLr_ENUM BCM53570_A0_DOS_CONTROLr_ENUM
#define DOS_CONTROL_2r_ENUM BCM53570_A0_DOS_CONTROL_2r_ENUM
#define DROP_CNT_ENr_ENUM BCM53570_A0_DROP_CNT_ENr_ENUM
#define DROP_CONTROL_0r_ENUM BCM53570_A0_DROP_CONTROL_0r_ENUM
#define DSCP_CONTROLr_ENUM BCM53570_A0_DSCP_CONTROLr_ENUM
#define DSCP_TABLEm_ENUM BCM53570_A0_DSCP_TABLEm_ENUM
#define DYNCELLCOUNTr_ENUM BCM53570_A0_DYNCELLCOUNTr_ENUM
#define DYNCELLLIMITr_ENUM BCM53570_A0_DYNCELLLIMITr_ENUM
#define DYNPKTCNTPORTr_ENUM BCM53570_A0_DYNPKTCNTPORTr_ENUM
#define DYNRESETLIMPORTr_ENUM BCM53570_A0_DYNRESETLIMPORTr_ENUM
#define DYNXQCNTPORTr_ENUM BCM53570_A0_DYNXQCNTPORTr_ENUM
#define E2ECC_COS_CELL_STATE_0r_ENUM BCM53570_A0_E2ECC_COS_CELL_STATE_0r_ENUM
#define E2ECC_COS_CELL_STATE_1r_ENUM BCM53570_A0_E2ECC_COS_CELL_STATE_1r_ENUM
#define E2ECC_COS_CELL_STATE_2r_ENUM BCM53570_A0_E2ECC_COS_CELL_STATE_2r_ENUM
#define E2ECC_COS_PKT_STATE_0r_ENUM BCM53570_A0_E2ECC_COS_PKT_STATE_0r_ENUM
#define E2ECC_COS_PKT_STATE_1r_ENUM BCM53570_A0_E2ECC_COS_PKT_STATE_1r_ENUM
#define E2ECC_COS_PKT_STATE_2r_ENUM BCM53570_A0_E2ECC_COS_PKT_STATE_2r_ENUM
#define E2ECC_COS_STATE_0r_ENUM BCM53570_A0_E2ECC_COS_STATE_0r_ENUM
#define E2ECC_COS_STATE_1r_ENUM BCM53570_A0_E2ECC_COS_STATE_1r_ENUM
#define E2ECC_COS_STATE_2r_ENUM BCM53570_A0_E2ECC_COS_STATE_2r_ENUM
#define E2ECC_HOL_ENr_ENUM BCM53570_A0_E2ECC_HOL_ENr_ENUM
#define E2ECC_MAX_TX_TIMERr_ENUM BCM53570_A0_E2ECC_MAX_TX_TIMERr_ENUM
#define E2ECC_MIN_TX_TIMERr_ENUM BCM53570_A0_E2ECC_MIN_TX_TIMERr_ENUM
#define E2ECC_MODEr_ENUM BCM53570_A0_E2ECC_MODEr_ENUM
#define E2ECC_PORT_CELL_STATEr_ENUM BCM53570_A0_E2ECC_PORT_CELL_STATEr_ENUM
#define E2ECC_PORT_CELL_STATE_0r_ENUM BCM53570_A0_E2ECC_PORT_CELL_STATE_0r_ENUM
#define E2ECC_PORT_CELL_STATE_1r_ENUM BCM53570_A0_E2ECC_PORT_CELL_STATE_1r_ENUM
#define E2ECC_PORT_CELL_STATE_2r_ENUM BCM53570_A0_E2ECC_PORT_CELL_STATE_2r_ENUM
#define E2ECC_PORT_CONFIGr_ENUM BCM53570_A0_E2ECC_PORT_CONFIGr_ENUM
#define E2ECC_PORT_PKT_STATEr_ENUM BCM53570_A0_E2ECC_PORT_PKT_STATEr_ENUM
#define E2ECC_PORT_PKT_STATE_0r_ENUM BCM53570_A0_E2ECC_PORT_PKT_STATE_0r_ENUM
#define E2ECC_PORT_PKT_STATE_1r_ENUM BCM53570_A0_E2ECC_PORT_PKT_STATE_1r_ENUM
#define E2ECC_PORT_PKT_STATE_2r_ENUM BCM53570_A0_E2ECC_PORT_PKT_STATE_2r_ENUM
#define E2ECC_TX_ENABLE_BMPr_ENUM BCM53570_A0_E2ECC_TX_ENABLE_BMPr_ENUM
#define E2ECC_TX_PORTS_NUMr_ENUM BCM53570_A0_E2ECC_TX_PORTS_NUMr_ENUM
#define E2EFC_CNT_ATTRr_ENUM BCM53570_A0_E2EFC_CNT_ATTRr_ENUM
#define E2EFC_CNT_DISC_LIMITr_ENUM BCM53570_A0_E2EFC_CNT_DISC_LIMITr_ENUM
#define E2EFC_CNT_RESET_LIMITr_ENUM BCM53570_A0_E2EFC_CNT_RESET_LIMITr_ENUM
#define E2EFC_CNT_SET_LIMITr_ENUM BCM53570_A0_E2EFC_CNT_SET_LIMITr_ENUM
#define E2EFC_CNT_VALr_ENUM BCM53570_A0_E2EFC_CNT_VALr_ENUM
#define E2EFC_CONFIGr_ENUM BCM53570_A0_E2EFC_CONFIGr_ENUM
#define E2EFC_HG_MAX_TX_TIMERr_ENUM BCM53570_A0_E2EFC_HG_MAX_TX_TIMERr_ENUM
#define E2EFC_HG_MIN_TX_TIMERr_ENUM BCM53570_A0_E2EFC_HG_MIN_TX_TIMERr_ENUM
#define E2EFC_IBP_ENr_ENUM BCM53570_A0_E2EFC_IBP_ENr_ENUM
#define E2EFC_IBP_HG_RMODr_ENUM BCM53570_A0_E2EFC_IBP_HG_RMODr_ENUM
#define E2EFC_MEM_TMr_ENUM BCM53570_A0_E2EFC_MEM_TMr_ENUM
#define E2EFC_PARITYERRORPTRr_ENUM BCM53570_A0_E2EFC_PARITYERRORPTRr_ENUM
#define E2EFC_RMOD_CFGr_ENUM BCM53570_A0_E2EFC_RMOD_CFGr_ENUM
#define E2EFC_RX_CNTr_ENUM BCM53570_A0_E2EFC_RX_CNTr_ENUM
#define E2EFC_RX_RMODIDr_ENUM BCM53570_A0_E2EFC_RX_RMODIDr_ENUM
#define E2EFC_RX_RMODID_0r_ENUM BCM53570_A0_E2EFC_RX_RMODID_0r_ENUM
#define E2EFC_RX_RMODID_1r_ENUM BCM53570_A0_E2EFC_RX_RMODID_1r_ENUM
#define E2EFC_RX_RMT_IBP0r_ENUM BCM53570_A0_E2EFC_RX_RMT_IBP0r_ENUM
#define E2EFC_RX_RMT_IBP1r_ENUM BCM53570_A0_E2EFC_RX_RMT_IBP1r_ENUM
#define E2EFC_RX_RMT_TIMEOUTr_ENUM BCM53570_A0_E2EFC_RX_RMT_TIMEOUTr_ENUM
#define E2EFC_TX_CNTr_ENUM BCM53570_A0_E2EFC_TX_CNTr_ENUM
#define E2EFC_TX_RMODIDr_ENUM BCM53570_A0_E2EFC_TX_RMODIDr_ENUM
#define E2EFC_TX_RMODID_0r_ENUM BCM53570_A0_E2EFC_TX_RMODID_0r_ENUM
#define E2EFC_TX_RMODID_1r_ENUM BCM53570_A0_E2EFC_TX_RMODID_1r_ENUM
#define E2EFC_TX_RMT_DISC0r_ENUM BCM53570_A0_E2EFC_TX_RMT_DISC0r_ENUM
#define E2EFC_TX_RMT_DISC1r_ENUM BCM53570_A0_E2EFC_TX_RMT_DISC1r_ENUM
#define E2EFC_TX_RMT_IBP0r_ENUM BCM53570_A0_E2EFC_TX_RMT_IBP0r_ENUM
#define E2EFC_TX_RMT_IBP1r_ENUM BCM53570_A0_E2EFC_TX_RMT_IBP1r_ENUM
#define E2E_DROP_COUNTr_ENUM BCM53570_A0_E2E_DROP_COUNTr_ENUM
#define E2E_HOL_RX_DA_LSr_ENUM BCM53570_A0_E2E_HOL_RX_DA_LSr_ENUM
#define E2E_HOL_RX_DA_MSr_ENUM BCM53570_A0_E2E_HOL_RX_DA_MSr_ENUM
#define E2E_HOL_RX_LENGTH_TYPEr_ENUM BCM53570_A0_E2E_HOL_RX_LENGTH_TYPEr_ENUM
#define E2E_HOL_RX_OPCODEr_ENUM BCM53570_A0_E2E_HOL_RX_OPCODEr_ENUM
#define E2E_IBP_RX_DA_LSr_ENUM BCM53570_A0_E2E_IBP_RX_DA_LSr_ENUM
#define E2E_IBP_RX_DA_MSr_ENUM BCM53570_A0_E2E_IBP_RX_DA_MSr_ENUM
#define E2E_IBP_RX_LENGTH_TYPEr_ENUM BCM53570_A0_E2E_IBP_RX_LENGTH_TYPEr_ENUM
#define E2E_IBP_RX_OPCODEr_ENUM BCM53570_A0_E2E_IBP_RX_OPCODEr_ENUM
#define EARLY_DYNCELLLIMITr_ENUM BCM53570_A0_EARLY_DYNCELLLIMITr_ENUM
#define EARLY_HOLCOSCELLMAXLIMITr_ENUM BCM53570_A0_EARLY_HOLCOSCELLMAXLIMITr_ENUM
#define EAVBUCKETCONFIG_EXTr_ENUM BCM53570_A0_EAVBUCKETCONFIG_EXTr_ENUM
#define EAVBUCKETCONFIG_EXT_QGROUPr_ENUM BCM53570_A0_EAVBUCKETCONFIG_EXT_QGROUPr_ENUM
#define EAVBUCKETCONFIG_EXT_QLAYERr_ENUM BCM53570_A0_EAVBUCKETCONFIG_EXT_QLAYERr_ENUM
#define ECN_CONTROLr_ENUM BCM53570_A0_ECN_CONTROLr_ENUM
#define EEE_BB_ENABLE_0r_ENUM BCM53570_A0_EEE_BB_ENABLE_0r_ENUM
#define EEE_BB_ENABLE_1r_ENUM BCM53570_A0_EEE_BB_ENABLE_1r_ENUM
#define EEE_BB_ENABLE_2r_ENUM BCM53570_A0_EEE_BB_ENABLE_2r_ENUM
#define EEE_BB_TX_N_0r_ENUM BCM53570_A0_EEE_BB_TX_N_0r_ENUM
#define EEE_BB_TX_N_1r_ENUM BCM53570_A0_EEE_BB_TX_N_1r_ENUM
#define EEE_BB_TX_N_2r_ENUM BCM53570_A0_EEE_BB_TX_N_2r_ENUM
#define EEE_GLOBAL_BUF_THRESHr_ENUM BCM53570_A0_EEE_GLOBAL_BUF_THRESHr_ENUM
#define EEE_LIMIT_STATE_0r_ENUM BCM53570_A0_EEE_LIMIT_STATE_0r_ENUM
#define EEE_LIMIT_STATE_1r_ENUM BCM53570_A0_EEE_LIMIT_STATE_1r_ENUM
#define EEE_LIMIT_STATE_2r_ENUM BCM53570_A0_EEE_LIMIT_STATE_2r_ENUM
#define EEE_LPI_STATE_0r_ENUM BCM53570_A0_EEE_LPI_STATE_0r_ENUM
#define EEE_LPI_STATE_1r_ENUM BCM53570_A0_EEE_LPI_STATE_1r_ENUM
#define EEE_LPI_STATE_2r_ENUM BCM53570_A0_EEE_LPI_STATE_2r_ENUM
#define EEE_MAX_PKT_LATr_ENUM BCM53570_A0_EEE_MAX_PKT_LATr_ENUM
#define EEE_MAX_PKT_LAT_0r_ENUM BCM53570_A0_EEE_MAX_PKT_LAT_0r_ENUM
#define EEE_MAX_PKT_LAT_1r_ENUM BCM53570_A0_EEE_MAX_PKT_LAT_1r_ENUM
#define EEE_MAX_PKT_LAT_2r_ENUM BCM53570_A0_EEE_MAX_PKT_LAT_2r_ENUM
#define EEE_MAX_PKT_LAT_3r_ENUM BCM53570_A0_EEE_MAX_PKT_LAT_3r_ENUM
#define EEE_PKT_TIMER_0r_ENUM BCM53570_A0_EEE_PKT_TIMER_0r_ENUM
#define EEE_PROFILE_SELr_ENUM BCM53570_A0_EEE_PROFILE_SELr_ENUM
#define EEE_PROFILE_SEL_QLAYERr_ENUM BCM53570_A0_EEE_PROFILE_SEL_QLAYERr_ENUM
#define EEE_QUEUE_THRESHr_ENUM BCM53570_A0_EEE_QUEUE_THRESHr_ENUM
#define EEE_QUEUE_THRESH_0r_ENUM BCM53570_A0_EEE_QUEUE_THRESH_0r_ENUM
#define EEE_QUEUE_THRESH_1r_ENUM BCM53570_A0_EEE_QUEUE_THRESH_1r_ENUM
#define EEE_QUEUE_THRESH_2r_ENUM BCM53570_A0_EEE_QUEUE_THRESH_2r_ENUM
#define EEE_QUEUE_THRESH_3r_ENUM BCM53570_A0_EEE_QUEUE_THRESH_3r_ENUM
#define EFP_CAM_BIST_CONFIGr_ENUM BCM53570_A0_EFP_CAM_BIST_CONFIGr_ENUM
#define EFP_CAM_BIST_CONTROLr_ENUM BCM53570_A0_EFP_CAM_BIST_CONTROLr_ENUM
#define EFP_CAM_BIST_DBG_DATAr_ENUM BCM53570_A0_EFP_CAM_BIST_DBG_DATAr_ENUM
#define EFP_CAM_BIST_STATUSr_ENUM BCM53570_A0_EFP_CAM_BIST_STATUSr_ENUM
#define EFP_COUNTER_TABLEm_ENUM BCM53570_A0_EFP_COUNTER_TABLEm_ENUM
#define EFP_COUNTER_TABLE_PARITY_STATUSr_ENUM BCM53570_A0_EFP_COUNTER_TABLE_PARITY_STATUSr_ENUM
#define EFP_KEY4_MDL_SELECTORr_ENUM BCM53570_A0_EFP_KEY4_MDL_SELECTORr_ENUM
#define EFP_METER_CONTROLr_ENUM BCM53570_A0_EFP_METER_CONTROLr_ENUM
#define EFP_METER_CONTROL_2r_ENUM BCM53570_A0_EFP_METER_CONTROL_2r_ENUM
#define EFP_METER_TABLEm_ENUM BCM53570_A0_EFP_METER_TABLEm_ENUM
#define EFP_METER_TABLE_PARITY_CONTROLr_ENUM BCM53570_A0_EFP_METER_TABLE_PARITY_CONTROLr_ENUM
#define EFP_METER_TABLE_PARITY_STATUSr_ENUM BCM53570_A0_EFP_METER_TABLE_PARITY_STATUSr_ENUM
#define EFP_POLICY_TABLEm_ENUM BCM53570_A0_EFP_POLICY_TABLEm_ENUM
#define EFP_POLICY_TABLE_PARITY_CONTROLr_ENUM BCM53570_A0_EFP_POLICY_TABLE_PARITY_CONTROLr_ENUM
#define EFP_POLICY_TABLE_PARITY_STATUSr_ENUM BCM53570_A0_EFP_POLICY_TABLE_PARITY_STATUSr_ENUM
#define EFP_RAM_CONTROL_1r_ENUM BCM53570_A0_EFP_RAM_CONTROL_1r_ENUM
#define EFP_RAM_CONTROL_2r_ENUM BCM53570_A0_EFP_RAM_CONTROL_2r_ENUM
#define EFP_RAM_CONTROL_3r_ENUM BCM53570_A0_EFP_RAM_CONTROL_3r_ENUM
#define EFP_RAM_CONTROL_4r_ENUM BCM53570_A0_EFP_RAM_CONTROL_4r_ENUM
#define EFP_RAM_CONTROL_5r_ENUM BCM53570_A0_EFP_RAM_CONTROL_5r_ENUM
#define EFP_RAM_CONTROL_6r_ENUM BCM53570_A0_EFP_RAM_CONTROL_6r_ENUM
#define EFP_RAM_CONTROL_7r_ENUM BCM53570_A0_EFP_RAM_CONTROL_7r_ENUM
#define EFP_SLICE_CONTROLr_ENUM BCM53570_A0_EFP_SLICE_CONTROLr_ENUM
#define EFP_SLICE_MAPr_ENUM BCM53570_A0_EFP_SLICE_MAPr_ENUM
#define EFP_TCAMm_ENUM BCM53570_A0_EFP_TCAMm_ENUM
#define EFP_TSN_CONTROLr_ENUM BCM53570_A0_EFP_TSN_CONTROLr_ENUM
#define EGRDROPPKTCOUNT_COSr_ENUM BCM53570_A0_EGRDROPPKTCOUNT_COSr_ENUM
#define EGRESSCELLREQUESTCOUNTr_ENUM BCM53570_A0_EGRESSCELLREQUESTCOUNTr_ENUM
#define EGRESSCELLREQUESTCOUNT_PREEMPTr_ENUM BCM53570_A0_EGRESSCELLREQUESTCOUNT_PREEMPTr_ENUM
#define EGRMETERINGBUCKETr_ENUM BCM53570_A0_EGRMETERINGBUCKETr_ENUM
#define EGRMETERINGCONFIGr_ENUM BCM53570_A0_EGRMETERINGCONFIGr_ENUM
#define EGRTXPKTCTRr_ENUM BCM53570_A0_EGRTXPKTCTRr_ENUM
#define EGRTXPKTCTRCONFIGr_ENUM BCM53570_A0_EGRTXPKTCTRCONFIGr_ENUM
#define EGR_1588_CLOCK_ADDRESSr_ENUM BCM53570_A0_EGR_1588_CLOCK_ADDRESSr_ENUM
#define EGR_1588_EGRESS_CTRLr_ENUM BCM53570_A0_EGR_1588_EGRESS_CTRLr_ENUM
#define EGR_1588_INGRESS_CTRLr_ENUM BCM53570_A0_EGR_1588_INGRESS_CTRLr_ENUM
#define EGR_1588_LINK_DELAYr_ENUM BCM53570_A0_EGR_1588_LINK_DELAYr_ENUM
#define EGR_1588_PARSING_CONTROLr_ENUM BCM53570_A0_EGR_1588_PARSING_CONTROLr_ENUM
#define EGR_1588_SAm_ENUM BCM53570_A0_EGR_1588_SAm_ENUM
#define EGR_1588_TIMER_DEBUGr_ENUM BCM53570_A0_EGR_1588_TIMER_DEBUGr_ENUM
#define EGR_1588_TIMER_VALUEr_ENUM BCM53570_A0_EGR_1588_TIMER_VALUEr_ENUM
#define EGR_CL_PARITY_STATUSr_ENUM BCM53570_A0_EGR_CL_PARITY_STATUSr_ENUM
#define EGR_CM_PARITY_STATUSr_ENUM BCM53570_A0_EGR_CM_PARITY_STATUSr_ENUM
#define EGR_CONFIGr_ENUM BCM53570_A0_EGR_CONFIGr_ENUM
#define EGR_CONFIG_1r_ENUM BCM53570_A0_EGR_CONFIG_1r_ENUM
#define EGR_COUNTER_CONTROLr_ENUM BCM53570_A0_EGR_COUNTER_CONTROLr_ENUM
#define EGR_DBGr_ENUM BCM53570_A0_EGR_DBGr_ENUM
#define EGR_DROP_VECTORr_ENUM BCM53570_A0_EGR_DROP_VECTORr_ENUM
#define EGR_DSCP_ECN_MAPm_ENUM BCM53570_A0_EGR_DSCP_ECN_MAPm_ENUM
#define EGR_DSCP_TABLEm_ENUM BCM53570_A0_EGR_DSCP_TABLEm_ENUM
#define EGR_ECN_COUNTERm_ENUM BCM53570_A0_EGR_ECN_COUNTERm_ENUM
#define EGR_ECN_COUNTER_PARITY_STATUSr_ENUM BCM53570_A0_EGR_ECN_COUNTER_PARITY_STATUSr_ENUM
#define EGR_EDATABUF_PARITY_CONTROL_64r_ENUM BCM53570_A0_EGR_EDATABUF_PARITY_CONTROL_64r_ENUM
#define EGR_EDATABUF_RAM_CONTROL0_64r_ENUM BCM53570_A0_EGR_EDATABUF_RAM_CONTROL0_64r_ENUM
#define EGR_EDATABUF_RAM_CONTROL1_64r_ENUM BCM53570_A0_EGR_EDATABUF_RAM_CONTROL1_64r_ENUM
#define EGR_EDATABUF_RAM_CONTROL2_64r_ENUM BCM53570_A0_EGR_EDATABUF_RAM_CONTROL2_64r_ENUM
#define EGR_EDB_MISC_CTRLr_ENUM BCM53570_A0_EGR_EDB_MISC_CTRLr_ENUM
#define EGR_EDB_XMIT_CTRLm_ENUM BCM53570_A0_EGR_EDB_XMIT_CTRLm_ENUM
#define EGR_EHCPM_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_EHCPM_PARITY_CONTROLr_ENUM
#define EGR_EHCPM_RAM_CONTROLr_ENUM BCM53570_A0_EGR_EHCPM_RAM_CONTROLr_ENUM
#define EGR_EM_MTP_INDEXm_ENUM BCM53570_A0_EGR_EM_MTP_INDEXm_ENUM
#define EGR_ENABLEm_ENUM BCM53570_A0_EGR_ENABLEm_ENUM
#define EGR_EPMOD_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_EPMOD_PARITY_CONTROLr_ENUM
#define EGR_EPMOD_RAM_CONTROLr_ENUM BCM53570_A0_EGR_EPMOD_RAM_CONTROLr_ENUM
#define EGR_ETAG_PCP_DE_MAPPING_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_ETAG_PCP_DE_MAPPING_PARITY_CONTROLr_ENUM
#define EGR_ETAG_PCP_DE_MAPPING_PARITY_STATUSr_ENUM BCM53570_A0_EGR_ETAG_PCP_DE_MAPPING_PARITY_STATUSr_ENUM
#define EGR_ETAG_PCP_MAPPINGm_ENUM BCM53570_A0_EGR_ETAG_PCP_MAPPINGm_ENUM
#define EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM BCM53570_A0_EGR_FLEXIBLE_IPV6_EXT_HDRr_ENUM
#define EGR_FRAGMENT_ID_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_FRAGMENT_ID_PARITY_CONTROLr_ENUM
#define EGR_FRAGMENT_ID_PARITY_STATUSr_ENUM BCM53570_A0_EGR_FRAGMENT_ID_PARITY_STATUSr_ENUM
#define EGR_FRAGMENT_ID_TABLEm_ENUM BCM53570_A0_EGR_FRAGMENT_ID_TABLEm_ENUM
#define EGR_GE0_PARITY_STATUSr_ENUM BCM53570_A0_EGR_GE0_PARITY_STATUSr_ENUM
#define EGR_GE1_PARITY_STATUSr_ENUM BCM53570_A0_EGR_GE1_PARITY_STATUSr_ENUM
#define EGR_GE2_PARITY_STATUSr_ENUM BCM53570_A0_EGR_GE2_PARITY_STATUSr_ENUM
#define EGR_GE3_PARITY_STATUSr_ENUM BCM53570_A0_EGR_GE3_PARITY_STATUSr_ENUM
#define EGR_GE4_PARITY_STATUSr_ENUM BCM53570_A0_EGR_GE4_PARITY_STATUSr_ENUM
#define EGR_GE5_PARITY_STATUSr_ENUM BCM53570_A0_EGR_GE5_PARITY_STATUSr_ENUM
#define EGR_GE6_PARITY_STATUSr_ENUM BCM53570_A0_EGR_GE6_PARITY_STATUSr_ENUM
#define EGR_GE_PARITY_STATUSr_ENUM BCM53570_A0_EGR_GE_PARITY_STATUSr_ENUM
#define EGR_GPP_ATTRIBUTESm_ENUM BCM53570_A0_EGR_GPP_ATTRIBUTESm_ENUM
#define EGR_GPP_ATTRIBUTES_MODBASEm_ENUM BCM53570_A0_EGR_GPP_ATTRIBUTES_MODBASEm_ENUM
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_CONTROLr_ENUM
#define EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUSr_ENUM BCM53570_A0_EGR_GPP_ATTRIBUTES_MODBASE_PARITY_STATUSr_ENUM
#define EGR_GPP_ATTRIBUTES_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_GPP_ATTRIBUTES_PARITY_CONTROLr_ENUM
#define EGR_GPP_ATTRIBUTES_PARITY_STATUSr_ENUM BCM53570_A0_EGR_GPP_ATTRIBUTES_PARITY_STATUSr_ENUM
#define EGR_HEADER_ENCAP_DATAm_ENUM BCM53570_A0_EGR_HEADER_ENCAP_DATAm_ENUM
#define EGR_HEADER_ENCAP_DATA_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_HEADER_ENCAP_DATA_PARITY_CONTROLr_ENUM
#define EGR_HEADER_ENCAP_DATA_PARITY_STATUSr_ENUM BCM53570_A0_EGR_HEADER_ENCAP_DATA_PARITY_STATUSr_ENUM
#define EGR_HW_RESET_CONTROL_0r_ENUM BCM53570_A0_EGR_HW_RESET_CONTROL_0r_ENUM
#define EGR_HW_RESET_CONTROL_1r_ENUM BCM53570_A0_EGR_HW_RESET_CONTROL_1r_ENUM
#define EGR_IM_MTP_INDEXm_ENUM BCM53570_A0_EGR_IM_MTP_INDEXm_ENUM
#define EGR_INGRESS_PORT_TPID_SELECTr_ENUM BCM53570_A0_EGR_INGRESS_PORT_TPID_SELECTr_ENUM
#define EGR_INITBUF_ECC_CONTROLr_ENUM BCM53570_A0_EGR_INITBUF_ECC_CONTROLr_ENUM
#define EGR_INITBUF_ECC_STATUS_DBEr_ENUM BCM53570_A0_EGR_INITBUF_ECC_STATUS_DBEr_ENUM
#define EGR_INITBUF_ECC_STATUS_SBEr_ENUM BCM53570_A0_EGR_INITBUF_ECC_STATUS_SBEr_ENUM
#define EGR_INTR_ENABLE_64r_ENUM BCM53570_A0_EGR_INTR_ENABLE_64r_ENUM
#define EGR_INTR_STATUS_64r_ENUM BCM53570_A0_EGR_INTR_STATUS_64r_ENUM
#define EGR_INT_CN_TO_IP_MAPPINGm_ENUM BCM53570_A0_EGR_INT_CN_TO_IP_MAPPINGm_ENUM
#define EGR_INT_CN_UPDATEm_ENUM BCM53570_A0_EGR_INT_CN_UPDATEm_ENUM
#define EGR_IPMC_CFG2r_ENUM BCM53570_A0_EGR_IPMC_CFG2r_ENUM
#define EGR_IP_TUNNELm_ENUM BCM53570_A0_EGR_IP_TUNNELm_ENUM
#define EGR_IP_TUNNEL_IPV6m_ENUM BCM53570_A0_EGR_IP_TUNNEL_IPV6m_ENUM
#define EGR_IP_TUNNEL_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_IP_TUNNEL_PARITY_CONTROLr_ENUM
#define EGR_IP_TUNNEL_PARITY_STATUSr_ENUM BCM53570_A0_EGR_IP_TUNNEL_PARITY_STATUSr_ENUM
#define EGR_L3_INTFm_ENUM BCM53570_A0_EGR_L3_INTFm_ENUM
#define EGR_L3_INTF_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_L3_INTF_PARITY_CONTROLr_ENUM
#define EGR_L3_INTF_PARITY_STATUSr_ENUM BCM53570_A0_EGR_L3_INTF_PARITY_STATUSr_ENUM
#define EGR_L3_NEXT_HOPm_ENUM BCM53570_A0_EGR_L3_NEXT_HOPm_ENUM
#define EGR_L3_NEXT_HOP_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_L3_NEXT_HOP_PARITY_CONTROLr_ENUM
#define EGR_L3_NEXT_HOP_PARITY_STATUSr_ENUM BCM53570_A0_EGR_L3_NEXT_HOP_PARITY_STATUSr_ENUM
#define EGR_LINK_LOCAL_MAC_ADDRESSm_ENUM BCM53570_A0_EGR_LINK_LOCAL_MAC_ADDRESSm_ENUM
#define EGR_LOGIC_TO_PHYS_MAPr_ENUM BCM53570_A0_EGR_LOGIC_TO_PHYS_MAPr_ENUM
#define EGR_MAC_DA_PROFILEm_ENUM BCM53570_A0_EGR_MAC_DA_PROFILEm_ENUM
#define EGR_MAP_MH_PRIr_ENUM BCM53570_A0_EGR_MAP_MH_PRIr_ENUM
#define EGR_MAP_MH_PRI0r_ENUM BCM53570_A0_EGR_MAP_MH_PRI0r_ENUM
#define EGR_MAP_MH_PRI1r_ENUM BCM53570_A0_EGR_MAP_MH_PRI1r_ENUM
#define EGR_MASKm_ENUM BCM53570_A0_EGR_MASKm_ENUM
#define EGR_MASK_MODBASEm_ENUM BCM53570_A0_EGR_MASK_MODBASEm_ENUM
#define EGR_MASK_MODBASE_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_MASK_MODBASE_PARITY_CONTROLr_ENUM
#define EGR_MASK_MODBASE_PARITY_STATUSr_ENUM BCM53570_A0_EGR_MASK_MODBASE_PARITY_STATUSr_ENUM
#define EGR_MASK_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_MASK_PARITY_CONTROLr_ENUM
#define EGR_MASK_PARITY_STATUSr_ENUM BCM53570_A0_EGR_MASK_PARITY_STATUSr_ENUM
#define EGR_MAX_USED_ENTRIESm_ENUM BCM53570_A0_EGR_MAX_USED_ENTRIESm_ENUM
#define EGR_MC_CONTROL_1r_ENUM BCM53570_A0_EGR_MC_CONTROL_1r_ENUM
#define EGR_MC_CONTROL_2r_ENUM BCM53570_A0_EGR_MC_CONTROL_2r_ENUM
#define EGR_MFRAME_COUNTERm_ENUM BCM53570_A0_EGR_MFRAME_COUNTERm_ENUM
#define EGR_MFRAME_COUNTER_PARITY_STATUSr_ENUM BCM53570_A0_EGR_MFRAME_COUNTER_PARITY_STATUSr_ENUM
#define EGR_MIML_ETHERTYPEr_ENUM BCM53570_A0_EGR_MIML_ETHERTYPEr_ENUM
#define EGR_MIRROR_ENCAP_CONTROLm_ENUM BCM53570_A0_EGR_MIRROR_ENCAP_CONTROLm_ENUM
#define EGR_MIRROR_ENCAP_DATA_1m_ENUM BCM53570_A0_EGR_MIRROR_ENCAP_DATA_1m_ENUM
#define EGR_MIRROR_ENCAP_DATA_1_PARITY_STATUSr_ENUM BCM53570_A0_EGR_MIRROR_ENCAP_DATA_1_PARITY_STATUSr_ENUM
#define EGR_MIRROR_ENCAP_DATA_2m_ENUM BCM53570_A0_EGR_MIRROR_ENCAP_DATA_2m_ENUM
#define EGR_MISC_INTR_STATUSr_ENUM BCM53570_A0_EGR_MISC_INTR_STATUSr_ENUM
#define EGR_MMU_REQUESTSm_ENUM BCM53570_A0_EGR_MMU_REQUESTSm_ENUM
#define EGR_MODMAP_CTRLr_ENUM BCM53570_A0_EGR_MODMAP_CTRLr_ENUM
#define EGR_MOD_MAP_PARITY_STATUSr_ENUM BCM53570_A0_EGR_MOD_MAP_PARITY_STATUSr_ENUM
#define EGR_MOD_MAP_TABLEm_ENUM BCM53570_A0_EGR_MOD_MAP_TABLEm_ENUM
#define EGR_MPLS_PRI_MAPPINGm_ENUM BCM53570_A0_EGR_MPLS_PRI_MAPPINGm_ENUM
#define EGR_MTUr_ENUM BCM53570_A0_EGR_MTUr_ENUM
#define EGR_MTU_CHECKm_ENUM BCM53570_A0_EGR_MTU_CHECKm_ENUM
#define EGR_MTU_CHECK_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_MTU_CHECK_PARITY_CONTROLr_ENUM
#define EGR_MTU_CHECK_PARITY_STATUSr_ENUM BCM53570_A0_EGR_MTU_CHECK_PARITY_STATUSr_ENUM
#define EGR_MTU_PROFILEm_ENUM BCM53570_A0_EGR_MTU_PROFILEm_ENUM
#define EGR_NIV_CONFIGr_ENUM BCM53570_A0_EGR_NIV_CONFIGr_ENUM
#define EGR_NIV_ETHERTYPEr_ENUM BCM53570_A0_EGR_NIV_ETHERTYPEr_ENUM
#define EGR_NIV_ETHERTYPE_2r_ENUM BCM53570_A0_EGR_NIV_ETHERTYPE_2r_ENUM
#define EGR_OAM_MAC_ADDRESSm_ENUM BCM53570_A0_EGR_OAM_MAC_ADDRESSm_ENUM
#define EGR_OUTER_TPIDr_ENUM BCM53570_A0_EGR_OUTER_TPIDr_ENUM
#define EGR_OUTER_TPID_0r_ENUM BCM53570_A0_EGR_OUTER_TPID_0r_ENUM
#define EGR_OUTER_TPID_1r_ENUM BCM53570_A0_EGR_OUTER_TPID_1r_ENUM
#define EGR_OUTER_TPID_2r_ENUM BCM53570_A0_EGR_OUTER_TPID_2r_ENUM
#define EGR_OUTER_TPID_3r_ENUM BCM53570_A0_EGR_OUTER_TPID_3r_ENUM
#define EGR_PERQ_XMT_COUNTERSm_ENUM BCM53570_A0_EGR_PERQ_XMT_COUNTERSm_ENUM
#define EGR_PERQ_XMT_COUNTERS_PARITY_STATUSr_ENUM BCM53570_A0_EGR_PERQ_XMT_COUNTERS_PARITY_STATUSr_ENUM
#define EGR_PER_Q_ECN_MARKEDm_ENUM BCM53570_A0_EGR_PER_Q_ECN_MARKEDm_ENUM
#define EGR_PER_Q_ECN_MARKED_PARITY_STATUSr_ENUM BCM53570_A0_EGR_PER_Q_ECN_MARKED_PARITY_STATUSr_ENUM
#define EGR_PE_ETHERTYPEr_ENUM BCM53570_A0_EGR_PE_ETHERTYPEr_ENUM
#define EGR_PE_ETHERTYPE_2r_ENUM BCM53570_A0_EGR_PE_ETHERTYPE_2r_ENUM
#define EGR_PFC_CONTROLm_ENUM BCM53570_A0_EGR_PFC_CONTROLm_ENUM
#define EGR_PKT_MODS_CONTROLr_ENUM BCM53570_A0_EGR_PKT_MODS_CONTROLr_ENUM
#define EGR_PORT_1r_ENUM BCM53570_A0_EGR_PORT_1r_ENUM
#define EGR_PORT_64r_ENUM BCM53570_A0_EGR_PORT_64r_ENUM
#define EGR_PORT_BUFFER_CLK_SHUTDOWNr_ENUM BCM53570_A0_EGR_PORT_BUFFER_CLK_SHUTDOWNr_ENUM
#define EGR_PORT_CREDIT_RESETm_ENUM BCM53570_A0_EGR_PORT_CREDIT_RESETm_ENUM
#define EGR_PORT_REQUESTSm_ENUM BCM53570_A0_EGR_PORT_REQUESTSm_ENUM
#define EGR_PRI_CNG_MAPm_ENUM BCM53570_A0_EGR_PRI_CNG_MAPm_ENUM
#define EGR_PVLAN_EPORT_CONTROLr_ENUM BCM53570_A0_EGR_PVLAN_EPORT_CONTROLr_ENUM
#define EGR_Q_BEGINr_ENUM BCM53570_A0_EGR_Q_BEGINr_ENUM
#define EGR_Q_ENDr_ENUM BCM53570_A0_EGR_Q_ENDr_ENUM
#define EGR_RESI0_PARITY_STATUSr_ENUM BCM53570_A0_EGR_RESI0_PARITY_STATUSr_ENUM
#define EGR_RESI23_PARITY_STATUSr_ENUM BCM53570_A0_EGR_RESI23_PARITY_STATUSr_ENUM
#define EGR_RESI_PARITY_STATUSr_ENUM BCM53570_A0_EGR_RESI_PARITY_STATUSr_ENUM
#define EGR_SF_SRC_MODID_CHECKr_ENUM BCM53570_A0_EGR_SF_SRC_MODID_CHECKr_ENUM
#define EGR_SHAPING_CONTROLr_ENUM BCM53570_A0_EGR_SHAPING_CONTROLr_ENUM
#define EGR_SOURCE_PORT_IDENTITY_MASKr_ENUM BCM53570_A0_EGR_SOURCE_PORT_IDENTITY_MASKr_ENUM
#define EGR_SR_ETHERTYPESm_ENUM BCM53570_A0_EGR_SR_ETHERTYPESm_ENUM
#define EGR_SR_FLOW_COUNT_POOL0m_ENUM BCM53570_A0_EGR_SR_FLOW_COUNT_POOL0m_ENUM
#define EGR_SR_FLOW_COUNT_POOL0_PARITY_STATUSr_ENUM BCM53570_A0_EGR_SR_FLOW_COUNT_POOL0_PARITY_STATUSr_ENUM
#define EGR_SR_FLOW_COUNT_POOL1m_ENUM BCM53570_A0_EGR_SR_FLOW_COUNT_POOL1m_ENUM
#define EGR_SR_FLOW_COUNT_POOL1_PARITY_STATUSr_ENUM BCM53570_A0_EGR_SR_FLOW_COUNT_POOL1_PARITY_STATUSr_ENUM
#define EGR_SR_FLOW_COUNT_POOL_PARITY_STATUSr_ENUM BCM53570_A0_EGR_SR_FLOW_COUNT_POOL_PARITY_STATUSr_ENUM
#define EGR_STATS_COUNTER_TABLE_PARITY_STATUSr_ENUM BCM53570_A0_EGR_STATS_COUNTER_TABLE_PARITY_STATUSr_ENUM
#define EGR_STU_CHECKm_ENUM BCM53570_A0_EGR_STU_CHECKm_ENUM
#define EGR_STU_CHECK_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_STU_CHECK_PARITY_CONTROLr_ENUM
#define EGR_STU_CHECK_PARITY_STATUSr_ENUM BCM53570_A0_EGR_STU_CHECK_PARITY_STATUSr_ENUM
#define EGR_STU_PROFILEm_ENUM BCM53570_A0_EGR_STU_PROFILEm_ENUM
#define EGR_SYS_RSVD_VIDr_ENUM BCM53570_A0_EGR_SYS_RSVD_VIDr_ENUM
#define EGR_TDM_PORT_MAPm_ENUM BCM53570_A0_EGR_TDM_PORT_MAPm_ENUM
#define EGR_TUNNEL_ID_MASKr_ENUM BCM53570_A0_EGR_TUNNEL_ID_MASKr_ENUM
#define EGR_VLANm_ENUM BCM53570_A0_EGR_VLANm_ENUM
#define EGR_VLAN_CONTROL_1r_ENUM BCM53570_A0_EGR_VLAN_CONTROL_1r_ENUM
#define EGR_VLAN_CONTROL_2r_ENUM BCM53570_A0_EGR_VLAN_CONTROL_2r_ENUM
#define EGR_VLAN_CONTROL_3r_ENUM BCM53570_A0_EGR_VLAN_CONTROL_3r_ENUM
#define EGR_VLAN_COUNTER_PRI_COS_MAPm_ENUM BCM53570_A0_EGR_VLAN_COUNTER_PRI_COS_MAPm_ENUM
#define EGR_VLAN_COUNTER_TABLEm_ENUM BCM53570_A0_EGR_VLAN_COUNTER_TABLEm_ENUM
#define EGR_VLAN_COUNTER_TABLE_PARITY_STATUSr_ENUM BCM53570_A0_EGR_VLAN_COUNTER_TABLE_PARITY_STATUSr_ENUM
#define EGR_VLAN_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_VLAN_PARITY_CONTROLr_ENUM
#define EGR_VLAN_PARITY_STATUSr_ENUM BCM53570_A0_EGR_VLAN_PARITY_STATUSr_ENUM
#define EGR_VLAN_STGm_ENUM BCM53570_A0_EGR_VLAN_STGm_ENUM
#define EGR_VLAN_STG_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_VLAN_STG_PARITY_CONTROLr_ENUM
#define EGR_VLAN_STG_PARITY_STATUSr_ENUM BCM53570_A0_EGR_VLAN_STG_PARITY_STATUSr_ENUM
#define EGR_VLAN_TAG_ACTION_PROFILEm_ENUM BCM53570_A0_EGR_VLAN_TAG_ACTION_PROFILEm_ENUM
#define EGR_VLAN_XLATEm_ENUM BCM53570_A0_EGR_VLAN_XLATEm_ENUM
#define EGR_VLAN_XLATE_HASH_CONTROLr_ENUM BCM53570_A0_EGR_VLAN_XLATE_HASH_CONTROLr_ENUM
#define EGR_VLAN_XLATE_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_VLAN_XLATE_PARITY_CONTROLr_ENUM
#define EGR_VLAN_XLATE_PARITY_STATUSr_ENUM BCM53570_A0_EGR_VLAN_XLATE_PARITY_STATUSr_ENUM
#define EGR_VLAN_XLATE_PARITY_STATUS_0r_ENUM BCM53570_A0_EGR_VLAN_XLATE_PARITY_STATUS_0r_ENUM
#define EGR_VLAN_XLATE_PARITY_STATUS_1r_ENUM BCM53570_A0_EGR_VLAN_XLATE_PARITY_STATUS_1r_ENUM
#define EGR_VXLAN_CONTROLr_ENUM BCM53570_A0_EGR_VXLAN_CONTROLr_ENUM
#define EGR_VXLAN_HEADERm_ENUM BCM53570_A0_EGR_VXLAN_HEADERm_ENUM
#define EGR_VXLAN_HEADER_PARITY_CONTROLr_ENUM BCM53570_A0_EGR_VXLAN_HEADER_PARITY_CONTROLr_ENUM
#define EGR_VXLAN_HEADER_PARITY_STATUSr_ENUM BCM53570_A0_EGR_VXLAN_HEADER_PARITY_STATUSr_ENUM
#define EGR_XL0_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL0_PARITY_STATUSr_ENUM
#define EGR_XL10_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL10_PARITY_STATUSr_ENUM
#define EGR_XL11_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL11_PARITY_STATUSr_ENUM
#define EGR_XL12_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL12_PARITY_STATUSr_ENUM
#define EGR_XL13_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL13_PARITY_STATUSr_ENUM
#define EGR_XL1_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL1_PARITY_STATUSr_ENUM
#define EGR_XL2_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL2_PARITY_STATUSr_ENUM
#define EGR_XL3_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL3_PARITY_STATUSr_ENUM
#define EGR_XL4_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL4_PARITY_STATUSr_ENUM
#define EGR_XL5_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL5_PARITY_STATUSr_ENUM
#define EGR_XL6_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL6_PARITY_STATUSr_ENUM
#define EGR_XL7_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL7_PARITY_STATUSr_ENUM
#define EGR_XL8_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL8_PARITY_STATUSr_ENUM
#define EGR_XL9_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL9_PARITY_STATUSr_ENUM
#define EGR_XL_PARITY_STATUSr_ENUM BCM53570_A0_EGR_XL_PARITY_STATUSr_ENUM
#define EL3_RAM_CONTROL_64r_ENUM BCM53570_A0_EL3_RAM_CONTROL_64r_ENUM
#define EMIRROR_CONTROL1_HIr_ENUM BCM53570_A0_EMIRROR_CONTROL1_HIr_ENUM
#define EMIRROR_CONTROL1_LOr_ENUM BCM53570_A0_EMIRROR_CONTROL1_LOr_ENUM
#define EMIRROR_CONTROL_HI_64r_ENUM BCM53570_A0_EMIRROR_CONTROL_HI_64r_ENUM
#define EMIRROR_CONTROL_LO_64r_ENUM BCM53570_A0_EMIRROR_CONTROL_LO_64r_ENUM
#define EM_MTP_INDEXm_ENUM BCM53570_A0_EM_MTP_INDEXm_ENUM
#define EPC_LINK_BMAP_HI_64r_ENUM BCM53570_A0_EPC_LINK_BMAP_HI_64r_ENUM
#define EPC_LINK_BMAP_LO_64r_ENUM BCM53570_A0_EPC_LINK_BMAP_LO_64r_ENUM
#define ERROR_CCM_DEFECT_STATUSr_ENUM BCM53570_A0_ERROR_CCM_DEFECT_STATUSr_ENUM
#define ETAG_MULTICAST_RANGEr_ENUM BCM53570_A0_ETAG_MULTICAST_RANGEr_ENUM
#define EVXLT_RAM_CONTROL_1_64r_ENUM BCM53570_A0_EVXLT_RAM_CONTROL_1_64r_ENUM
#define EVXLT_RAM_CONTROL_2_64r_ENUM BCM53570_A0_EVXLT_RAM_CONTROL_2_64r_ENUM
#define EVXLT_RAM_CONTROL_3_64r_ENUM BCM53570_A0_EVXLT_RAM_CONTROL_3_64r_ENUM
#define EXP_FRAGMENT_CNTr_ENUM BCM53570_A0_EXP_FRAGMENT_CNTr_ENUM
#define FLEXIBLE_IPV6_EXT_HDRr_ENUM BCM53570_A0_FLEXIBLE_IPV6_EXT_HDRr_ENUM
#define FLUSH_CONTROLr_ENUM BCM53570_A0_FLUSH_CONTROLr_ENUM
#define FP_CAM_BIST_ENABLE_LOWERr_ENUM BCM53570_A0_FP_CAM_BIST_ENABLE_LOWERr_ENUM
#define FP_CAM_BIST_ENABLE_UPPERr_ENUM BCM53570_A0_FP_CAM_BIST_ENABLE_UPPERr_ENUM
#define FP_CAM_BIST_STATUSr_ENUM BCM53570_A0_FP_CAM_BIST_STATUSr_ENUM
#define FP_CAM_CONTROL_0_SLICE_11_0r_ENUM BCM53570_A0_FP_CAM_CONTROL_0_SLICE_11_0r_ENUM
#define FP_CAM_CONTROL_1_SLICE_11_0r_ENUM BCM53570_A0_FP_CAM_CONTROL_1_SLICE_11_0r_ENUM
#define FP_CAM_CONTROL_2_SLICE_11_0r_ENUM BCM53570_A0_FP_CAM_CONTROL_2_SLICE_11_0r_ENUM
#define FP_CAM_DEBUG_CONTROLr_ENUM BCM53570_A0_FP_CAM_DEBUG_CONTROLr_ENUM
#define FP_CAM_DEBUG_DATAr_ENUM BCM53570_A0_FP_CAM_DEBUG_DATAr_ENUM
#define FP_CAM_DEBUG_SENDr_ENUM BCM53570_A0_FP_CAM_DEBUG_SENDr_ENUM
#define FP_COUNTER_TABLEm_ENUM BCM53570_A0_FP_COUNTER_TABLEm_ENUM
#define FP_COUNTER_TMr_ENUM BCM53570_A0_FP_COUNTER_TMr_ENUM
#define FP_COUNTER_TM_0r_ENUM BCM53570_A0_FP_COUNTER_TM_0r_ENUM
#define FP_COUNTER_TM_1r_ENUM BCM53570_A0_FP_COUNTER_TM_1r_ENUM
#define FP_COUNTER_TM_2r_ENUM BCM53570_A0_FP_COUNTER_TM_2r_ENUM
#define FP_COUNTER_TM_3r_ENUM BCM53570_A0_FP_COUNTER_TM_3r_ENUM
#define FP_COUNTER_TM_4r_ENUM BCM53570_A0_FP_COUNTER_TM_4r_ENUM
#define FP_COUNTER_TM_5r_ENUM BCM53570_A0_FP_COUNTER_TM_5r_ENUM
#define FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr_ENUM BCM53570_A0_FP_DOS_ATTACK_LOOKUP_STATUS_VECTOR_SELr_ENUM
#define FP_DOUBLE_WIDE_F1_SELECTr_ENUM BCM53570_A0_FP_DOUBLE_WIDE_F1_SELECTr_ENUM
#define FP_DOUBLE_WIDE_F4_SELECTr_ENUM BCM53570_A0_FP_DOUBLE_WIDE_F4_SELECTr_ENUM
#define FP_DOUBLE_WIDE_F_SELECTr_ENUM BCM53570_A0_FP_DOUBLE_WIDE_F_SELECTr_ENUM
#define FP_ECMP_HASH_CONTROLr_ENUM BCM53570_A0_FP_ECMP_HASH_CONTROLr_ENUM
#define FP_FORCE_FORWARDING_FIELDr_ENUM BCM53570_A0_FP_FORCE_FORWARDING_FIELDr_ENUM
#define FP_GLOBAL_MASK_CAM_CONTROL_0_SLICE_11_0r_ENUM BCM53570_A0_FP_GLOBAL_MASK_CAM_CONTROL_0_SLICE_11_0r_ENUM
#define FP_GLOBAL_MASK_CAM_CONTROL_1_SLICE_11_0r_ENUM BCM53570_A0_FP_GLOBAL_MASK_CAM_CONTROL_1_SLICE_11_0r_ENUM
#define FP_GLOBAL_MASK_CAM_CONTROL_2_SLICE_11_0r_ENUM BCM53570_A0_FP_GLOBAL_MASK_CAM_CONTROL_2_SLICE_11_0r_ENUM
#define FP_GLOBAL_MASK_TCAMm_ENUM BCM53570_A0_FP_GLOBAL_MASK_TCAMm_ENUM
#define FP_METER_CONTROLr_ENUM BCM53570_A0_FP_METER_CONTROLr_ENUM
#define FP_METER_TABLEm_ENUM BCM53570_A0_FP_METER_TABLEm_ENUM
#define FP_METER_TMr_ENUM BCM53570_A0_FP_METER_TMr_ENUM
#define FP_METER_TM_0r_ENUM BCM53570_A0_FP_METER_TM_0r_ENUM
#define FP_METER_TM_1r_ENUM BCM53570_A0_FP_METER_TM_1r_ENUM
#define FP_METER_TM_10r_ENUM BCM53570_A0_FP_METER_TM_10r_ENUM
#define FP_METER_TM_11r_ENUM BCM53570_A0_FP_METER_TM_11r_ENUM
#define FP_METER_TM_2r_ENUM BCM53570_A0_FP_METER_TM_2r_ENUM
#define FP_METER_TM_3r_ENUM BCM53570_A0_FP_METER_TM_3r_ENUM
#define FP_METER_TM_4r_ENUM BCM53570_A0_FP_METER_TM_4r_ENUM
#define FP_METER_TM_5r_ENUM BCM53570_A0_FP_METER_TM_5r_ENUM
#define FP_METER_TM_6r_ENUM BCM53570_A0_FP_METER_TM_6r_ENUM
#define FP_METER_TM_7r_ENUM BCM53570_A0_FP_METER_TM_7r_ENUM
#define FP_METER_TM_8r_ENUM BCM53570_A0_FP_METER_TM_8r_ENUM
#define FP_METER_TM_9r_ENUM BCM53570_A0_FP_METER_TM_9r_ENUM
#define FP_MTU_CHECK_1_TM_CONTROLr_ENUM BCM53570_A0_FP_MTU_CHECK_1_TM_CONTROLr_ENUM
#define FP_MTU_CHECK_2_TM_CONTROLr_ENUM BCM53570_A0_FP_MTU_CHECK_2_TM_CONTROLr_ENUM
#define FP_MTU_CHECK_TM_CONTROLr_ENUM BCM53570_A0_FP_MTU_CHECK_TM_CONTROLr_ENUM
#define FP_PAYLOAD_TOS_FN_SELr_ENUM BCM53570_A0_FP_PAYLOAD_TOS_FN_SELr_ENUM
#define FP_POLICY_TABLEm_ENUM BCM53570_A0_FP_POLICY_TABLEm_ENUM
#define FP_POLICY_TMr_ENUM BCM53570_A0_FP_POLICY_TMr_ENUM
#define FP_POLICY_TM_0r_ENUM BCM53570_A0_FP_POLICY_TM_0r_ENUM
#define FP_POLICY_TM_1r_ENUM BCM53570_A0_FP_POLICY_TM_1r_ENUM
#define FP_POLICY_TM_2r_ENUM BCM53570_A0_FP_POLICY_TM_2r_ENUM
#define FP_POLICY_TM_3r_ENUM BCM53570_A0_FP_POLICY_TM_3r_ENUM
#define FP_POLICY_TM_4r_ENUM BCM53570_A0_FP_POLICY_TM_4r_ENUM
#define FP_POLICY_TM_5r_ENUM BCM53570_A0_FP_POLICY_TM_5r_ENUM
#define FP_PORT_FIELD_SELm_ENUM BCM53570_A0_FP_PORT_FIELD_SELm_ENUM
#define FP_PORT_METER_MAPm_ENUM BCM53570_A0_FP_PORT_METER_MAPm_ENUM
#define FP_RANGE_CHECKm_ENUM BCM53570_A0_FP_RANGE_CHECKm_ENUM
#define FP_SLICE_ENABLEr_ENUM BCM53570_A0_FP_SLICE_ENABLEr_ENUM
#define FP_SLICE_INDEX_CONTROLr_ENUM BCM53570_A0_FP_SLICE_INDEX_CONTROLr_ENUM
#define FP_SLICE_KEY_CONTROLm_ENUM BCM53570_A0_FP_SLICE_KEY_CONTROLm_ENUM
#define FP_SLICE_MAPm_ENUM BCM53570_A0_FP_SLICE_MAPm_ENUM
#define FP_SLICE_METER_MAP_ENABLEr_ENUM BCM53570_A0_FP_SLICE_METER_MAP_ENABLEr_ENUM
#define FP_SR_RX_HISTORY_TABLE_TM_CONTROLr_ENUM BCM53570_A0_FP_SR_RX_HISTORY_TABLE_TM_CONTROLr_ENUM
#define FP_SR_RX_TABLE_TM_CONTROLr_ENUM BCM53570_A0_FP_SR_RX_TABLE_TM_CONTROLr_ENUM
#define FP_SR_TX_TM_CONTROLr_ENUM BCM53570_A0_FP_SR_TX_TM_CONTROLr_ENUM
#define FP_STORM_CONTROL_METERSm_ENUM BCM53570_A0_FP_STORM_CONTROL_METERSm_ENUM
#define FP_STORM_TM_CONTROLr_ENUM BCM53570_A0_FP_STORM_TM_CONTROLr_ENUM
#define FP_SVM_TM_CONTROL_1r_ENUM BCM53570_A0_FP_SVM_TM_CONTROL_1r_ENUM
#define FP_SVM_TM_CONTROL_2r_ENUM BCM53570_A0_FP_SVM_TM_CONTROL_2r_ENUM
#define FP_TCAMm_ENUM BCM53570_A0_FP_TCAMm_ENUM
#define FP_UDF_OFFSETm_ENUM BCM53570_A0_FP_UDF_OFFSETm_ENUM
#define FRM_LENGTHr_ENUM BCM53570_A0_FRM_LENGTHr_ENUM
#define FUNCTIONAL_REFRESH_ENr_ENUM BCM53570_A0_FUNCTIONAL_REFRESH_ENr_ENUM
#define GATE_CTRL_PERIODr_ENUM BCM53570_A0_GATE_CTRL_PERIODr_ENUM
#define GBLBKPSTATUSr_ENUM BCM53570_A0_GBLBKPSTATUSr_ENUM
#define GBLLIMITRESETLIMITr_ENUM BCM53570_A0_GBLLIMITRESETLIMITr_ENUM
#define GBLLIMITSETLIMITr_ENUM BCM53570_A0_GBLLIMITSETLIMITr_ENUM
#define GE0_EEE_CONFIGr_ENUM BCM53570_A0_GE0_EEE_CONFIGr_ENUM
#define GE0_GBODE_CELL_CNTr_ENUM BCM53570_A0_GE0_GBODE_CELL_CNTr_ENUM
#define GE0_GBODE_CELL_REQ_CNTr_ENUM BCM53570_A0_GE0_GBODE_CELL_REQ_CNTr_ENUM
#define GE0_GBOD_OVRFLWr_ENUM BCM53570_A0_GE0_GBOD_OVRFLWr_ENUM
#define GE0_MIN_FRAG_SIZEr_ENUM BCM53570_A0_GE0_MIN_FRAG_SIZEr_ENUM
#define GE1_EEE_CONFIGr_ENUM BCM53570_A0_GE1_EEE_CONFIGr_ENUM
#define GE1_GBODE_CELL_CNTr_ENUM BCM53570_A0_GE1_GBODE_CELL_CNTr_ENUM
#define GE1_GBODE_CELL_REQ_CNTr_ENUM BCM53570_A0_GE1_GBODE_CELL_REQ_CNTr_ENUM
#define GE1_GBOD_OVRFLWr_ENUM BCM53570_A0_GE1_GBOD_OVRFLWr_ENUM
#define GE1_MIN_FRAG_SIZEr_ENUM BCM53570_A0_GE1_MIN_FRAG_SIZEr_ENUM
#define GE2_EEE_CONFIGr_ENUM BCM53570_A0_GE2_EEE_CONFIGr_ENUM
#define GE2_GBODE_CELL_CNTr_ENUM BCM53570_A0_GE2_GBODE_CELL_CNTr_ENUM
#define GE2_GBODE_CELL_REQ_CNTr_ENUM BCM53570_A0_GE2_GBODE_CELL_REQ_CNTr_ENUM
#define GE2_GBOD_OVRFLWr_ENUM BCM53570_A0_GE2_GBOD_OVRFLWr_ENUM
#define GE2_MIN_FRAG_SIZEr_ENUM BCM53570_A0_GE2_MIN_FRAG_SIZEr_ENUM
#define GE3_EEE_CONFIGr_ENUM BCM53570_A0_GE3_EEE_CONFIGr_ENUM
#define GE3_GBODE_CELL_CNTr_ENUM BCM53570_A0_GE3_GBODE_CELL_CNTr_ENUM
#define GE3_GBODE_CELL_REQ_CNTr_ENUM BCM53570_A0_GE3_GBODE_CELL_REQ_CNTr_ENUM
#define GE3_GBOD_OVRFLWr_ENUM BCM53570_A0_GE3_GBOD_OVRFLWr_ENUM
#define GE3_MIN_FRAG_SIZEr_ENUM BCM53570_A0_GE3_MIN_FRAG_SIZEr_ENUM
#define GE4_EEE_CONFIGr_ENUM BCM53570_A0_GE4_EEE_CONFIGr_ENUM
#define GE4_GBODE_CELL_CNTr_ENUM BCM53570_A0_GE4_GBODE_CELL_CNTr_ENUM
#define GE4_GBODE_CELL_REQ_CNTr_ENUM BCM53570_A0_GE4_GBODE_CELL_REQ_CNTr_ENUM
#define GE4_GBOD_OVRFLWr_ENUM BCM53570_A0_GE4_GBOD_OVRFLWr_ENUM
#define GE4_MIN_FRAG_SIZEr_ENUM BCM53570_A0_GE4_MIN_FRAG_SIZEr_ENUM
#define GE5_EEE_CONFIGr_ENUM BCM53570_A0_GE5_EEE_CONFIGr_ENUM
#define GE5_GBODE_CELL_CNTr_ENUM BCM53570_A0_GE5_GBODE_CELL_CNTr_ENUM
#define GE5_GBODE_CELL_REQ_CNTr_ENUM BCM53570_A0_GE5_GBODE_CELL_REQ_CNTr_ENUM
#define GE5_GBOD_OVRFLWr_ENUM BCM53570_A0_GE5_GBOD_OVRFLWr_ENUM
#define GE5_MIN_FRAG_SIZEr_ENUM BCM53570_A0_GE5_MIN_FRAG_SIZEr_ENUM
#define GE6_EEE_CONFIGr_ENUM BCM53570_A0_GE6_EEE_CONFIGr_ENUM
#define GE6_GBODE_CELL_CNTr_ENUM BCM53570_A0_GE6_GBODE_CELL_CNTr_ENUM
#define GE6_GBODE_CELL_REQ_CNTr_ENUM BCM53570_A0_GE6_GBODE_CELL_REQ_CNTr_ENUM
#define GE6_GBOD_OVRFLWr_ENUM BCM53570_A0_GE6_GBOD_OVRFLWr_ENUM
#define GE6_MIN_FRAG_SIZEr_ENUM BCM53570_A0_GE6_MIN_FRAG_SIZEr_ENUM
#define GE7_EEE_CONFIGr_ENUM BCM53570_A0_GE7_EEE_CONFIGr_ENUM
#define GE7_GBODE_CELL_CNTr_ENUM BCM53570_A0_GE7_GBODE_CELL_CNTr_ENUM
#define GE7_GBODE_CELL_REQ_CNTr_ENUM BCM53570_A0_GE7_GBODE_CELL_REQ_CNTr_ENUM
#define GE7_GBOD_OVRFLWr_ENUM BCM53570_A0_GE7_GBOD_OVRFLWr_ENUM
#define GE7_MIN_FRAG_SIZEr_ENUM BCM53570_A0_GE7_MIN_FRAG_SIZEr_ENUM
#define GE_EEE_CONFIGr_ENUM BCM53570_A0_GE_EEE_CONFIGr_ENUM
#define GE_GBODE_CELL_CNTr_ENUM BCM53570_A0_GE_GBODE_CELL_CNTr_ENUM
#define GE_GBODE_CELL_REQ_CNTr_ENUM BCM53570_A0_GE_GBODE_CELL_REQ_CNTr_ENUM
#define GE_GBOD_OVRFLWr_ENUM BCM53570_A0_GE_GBOD_OVRFLWr_ENUM
#define GE_MIN_FRAG_SIZEr_ENUM BCM53570_A0_GE_MIN_FRAG_SIZEr_ENUM
#define GMII_EEE_DELAY_ENTRY_TIMERr_ENUM BCM53570_A0_GMII_EEE_DELAY_ENTRY_TIMERr_ENUM
#define GMII_EEE_WAKE_TIMERr_ENUM BCM53570_A0_GMII_EEE_WAKE_TIMERr_ENUM
#define GPORT_CNTMAXSIZEr_ENUM BCM53570_A0_GPORT_CNTMAXSIZEr_ENUM
#define GPORT_CONFIGr_ENUM BCM53570_A0_GPORT_CONFIGr_ENUM
#define GPORT_ECC_CONTROLr_ENUM BCM53570_A0_GPORT_ECC_CONTROLr_ENUM
#define GPORT_INTR_ENABLEr_ENUM BCM53570_A0_GPORT_INTR_ENABLEr_ENUM
#define GPORT_INTR_STATUSr_ENUM BCM53570_A0_GPORT_INTR_STATUSr_ENUM
#define GPORT_LINK_STATUS_TO_CMICr_ENUM BCM53570_A0_GPORT_LINK_STATUS_TO_CMICr_ENUM
#define GPORT_MAC_CRS_SELr_ENUM BCM53570_A0_GPORT_MAC_CRS_SELr_ENUM
#define GPORT_MODE_REGr_ENUM BCM53570_A0_GPORT_MODE_REGr_ENUM
#define GPORT_RSV_MASKr_ENUM BCM53570_A0_GPORT_RSV_MASKr_ENUM
#define GPORT_SGMII0_CTRL_REGr_ENUM BCM53570_A0_GPORT_SGMII0_CTRL_REGr_ENUM
#define GPORT_SGMII0_STATUS0_REGr_ENUM BCM53570_A0_GPORT_SGMII0_STATUS0_REGr_ENUM
#define GPORT_SGMII0_STATUS1_REGr_ENUM BCM53570_A0_GPORT_SGMII0_STATUS1_REGr_ENUM
#define GPORT_SGMII1_CTRL_REGr_ENUM BCM53570_A0_GPORT_SGMII1_CTRL_REGr_ENUM
#define GPORT_SGMII1_STATUS0_REGr_ENUM BCM53570_A0_GPORT_SGMII1_STATUS0_REGr_ENUM
#define GPORT_SGMII1_STATUS1_REGr_ENUM BCM53570_A0_GPORT_SGMII1_STATUS1_REGr_ENUM
#define GPORT_SGMII_CTRL_REGr_ENUM BCM53570_A0_GPORT_SGMII_CTRL_REGr_ENUM
#define GPORT_SGN_DET_SELr_ENUM BCM53570_A0_GPORT_SGN_DET_SELr_ENUM
#define GPORT_STAT_UPDATE_MASKr_ENUM BCM53570_A0_GPORT_STAT_UPDATE_MASKr_ENUM
#define GPORT_SW_FLOW_CONTROLr_ENUM BCM53570_A0_GPORT_SW_FLOW_CONTROLr_ENUM
#define GPORT_TPIDr_ENUM BCM53570_A0_GPORT_TPIDr_ENUM
#define GPORT_TS_TIMER_31_0_REGr_ENUM BCM53570_A0_GPORT_TS_TIMER_31_0_REGr_ENUM
#define GPORT_TS_TIMER_47_32_REGr_ENUM BCM53570_A0_GPORT_TS_TIMER_47_32_REGr_ENUM
#define GPORT_TXFIFO_ECC_DBE_STATUSr_ENUM BCM53570_A0_GPORT_TXFIFO_ECC_DBE_STATUSr_ENUM
#define GPORT_TXFIFO_ECC_SBE_STATUSr_ENUM BCM53570_A0_GPORT_TXFIFO_ECC_SBE_STATUSr_ENUM
#define GPORT_WC_UCMEM_CTRLr_ENUM BCM53570_A0_GPORT_WC_UCMEM_CTRLr_ENUM
#define GPORT_WC_UCMEM_DATAm_ENUM BCM53570_A0_GPORT_WC_UCMEM_DATAm_ENUM
#define GPORT_XGXS0_CTRL_REGr_ENUM BCM53570_A0_GPORT_XGXS0_CTRL_REGr_ENUM
#define GPORT_XGXS0_LN0_STATUS0_REGr_ENUM BCM53570_A0_GPORT_XGXS0_LN0_STATUS0_REGr_ENUM
#define GPORT_XGXS0_LN1_STATUS0_REGr_ENUM BCM53570_A0_GPORT_XGXS0_LN1_STATUS0_REGr_ENUM
#define GPORT_XGXS0_LN2_STATUS0_REGr_ENUM BCM53570_A0_GPORT_XGXS0_LN2_STATUS0_REGr_ENUM
#define GPORT_XGXS0_LN3_STATUS0_REGr_ENUM BCM53570_A0_GPORT_XGXS0_LN3_STATUS0_REGr_ENUM
#define GPORT_XGXS0_STATUS0_REGr_ENUM BCM53570_A0_GPORT_XGXS0_STATUS0_REGr_ENUM
#define GR1023r_ENUM BCM53570_A0_GR1023r_ENUM
#define GR1023Pr_ENUM BCM53570_A0_GR1023Pr_ENUM
#define GR127r_ENUM BCM53570_A0_GR127r_ENUM
#define GR127Pr_ENUM BCM53570_A0_GR127Pr_ENUM
#define GR1518r_ENUM BCM53570_A0_GR1518r_ENUM
#define GR1518Pr_ENUM BCM53570_A0_GR1518Pr_ENUM
#define GR2047r_ENUM BCM53570_A0_GR2047r_ENUM
#define GR2047Pr_ENUM BCM53570_A0_GR2047Pr_ENUM
#define GR255r_ENUM BCM53570_A0_GR255r_ENUM
#define GR255Pr_ENUM BCM53570_A0_GR255Pr_ENUM
#define GR4095r_ENUM BCM53570_A0_GR4095r_ENUM
#define GR4095Pr_ENUM BCM53570_A0_GR4095Pr_ENUM
#define GR511r_ENUM BCM53570_A0_GR511r_ENUM
#define GR511Pr_ENUM BCM53570_A0_GR511Pr_ENUM
#define GR64r_ENUM BCM53570_A0_GR64r_ENUM
#define GR64Pr_ENUM BCM53570_A0_GR64Pr_ENUM
#define GR9216r_ENUM BCM53570_A0_GR9216r_ENUM
#define GR9216Pr_ENUM BCM53570_A0_GR9216Pr_ENUM
#define GRALNr_ENUM BCM53570_A0_GRALNr_ENUM
#define GRALNPr_ENUM BCM53570_A0_GRALNPr_ENUM
#define GRBCAr_ENUM BCM53570_A0_GRBCAr_ENUM
#define GRBCAPr_ENUM BCM53570_A0_GRBCAPr_ENUM
#define GRBYTr_ENUM BCM53570_A0_GRBYTr_ENUM
#define GRBYTPr_ENUM BCM53570_A0_GRBYTPr_ENUM
#define GRCDEr_ENUM BCM53570_A0_GRCDEr_ENUM
#define GRCDEPr_ENUM BCM53570_A0_GRCDEPr_ENUM
#define GRDMFPr_ENUM BCM53570_A0_GRDMFPr_ENUM
#define GRFCRr_ENUM BCM53570_A0_GRFCRr_ENUM
#define GRFCRPr_ENUM BCM53570_A0_GRFCRPr_ENUM
#define GRFCSr_ENUM BCM53570_A0_GRFCSr_ENUM
#define GRFCSPr_ENUM BCM53570_A0_GRFCSPr_ENUM
#define GRFFSEPr_ENUM BCM53570_A0_GRFFSEPr_ENUM
#define GRFLRr_ENUM BCM53570_A0_GRFLRr_ENUM
#define GRFLRPr_ENUM BCM53570_A0_GRFLRPr_ENUM
#define GRFRGr_ENUM BCM53570_A0_GRFRGr_ENUM
#define GRFRGPr_ENUM BCM53570_A0_GRFRGPr_ENUM
#define GRJBRr_ENUM BCM53570_A0_GRJBRr_ENUM
#define GRJBRPr_ENUM BCM53570_A0_GRJBRPr_ENUM
#define GRMCAr_ENUM BCM53570_A0_GRMCAr_ENUM
#define GRMCAPr_ENUM BCM53570_A0_GRMCAPr_ENUM
#define GRMFAEPr_ENUM BCM53570_A0_GRMFAEPr_ENUM
#define GRMFAOPr_ENUM BCM53570_A0_GRMFAOPr_ENUM
#define GRMGVr_ENUM BCM53570_A0_GRMGVr_ENUM
#define GRMGVPr_ENUM BCM53570_A0_GRMGVPr_ENUM
#define GRMSEPr_ENUM BCM53570_A0_GRMSEPr_ENUM
#define GRMTUEr_ENUM BCM53570_A0_GRMTUEr_ENUM
#define GRMTUEPr_ENUM BCM53570_A0_GRMTUEPr_ENUM
#define GRNFFPr_ENUM BCM53570_A0_GRNFFPr_ENUM
#define GRNFSEPr_ENUM BCM53570_A0_GRNFSEPr_ENUM
#define GROVRr_ENUM BCM53570_A0_GROVRr_ENUM
#define GROVRPr_ENUM BCM53570_A0_GROVRPr_ENUM
#define GRPFCr_ENUM BCM53570_A0_GRPFCr_ENUM
#define GRPFC0r_ENUM BCM53570_A0_GRPFC0r_ENUM
#define GRPFC1r_ENUM BCM53570_A0_GRPFC1r_ENUM
#define GRPFC2r_ENUM BCM53570_A0_GRPFC2r_ENUM
#define GRPFC3r_ENUM BCM53570_A0_GRPFC3r_ENUM
#define GRPFC4r_ENUM BCM53570_A0_GRPFC4r_ENUM
#define GRPFC5r_ENUM BCM53570_A0_GRPFC5r_ENUM
#define GRPFC6r_ENUM BCM53570_A0_GRPFC6r_ENUM
#define GRPFC7r_ENUM BCM53570_A0_GRPFC7r_ENUM
#define GRPFCOFFr_ENUM BCM53570_A0_GRPFCOFFr_ENUM
#define GRPFCOFF0r_ENUM BCM53570_A0_GRPFCOFF0r_ENUM
#define GRPFCOFF1r_ENUM BCM53570_A0_GRPFCOFF1r_ENUM
#define GRPFCOFF2r_ENUM BCM53570_A0_GRPFCOFF2r_ENUM
#define GRPFCOFF3r_ENUM BCM53570_A0_GRPFCOFF3r_ENUM
#define GRPFCOFF4r_ENUM BCM53570_A0_GRPFCOFF4r_ENUM
#define GRPFCOFF5r_ENUM BCM53570_A0_GRPFCOFF5r_ENUM
#define GRPFCOFF6r_ENUM BCM53570_A0_GRPFCOFF6r_ENUM
#define GRPFCOFF7r_ENUM BCM53570_A0_GRPFCOFF7r_ENUM
#define GRPKTr_ENUM BCM53570_A0_GRPKTr_ENUM
#define GRPKTPr_ENUM BCM53570_A0_GRPKTPr_ENUM
#define GRPOKr_ENUM BCM53570_A0_GRPOKr_ENUM
#define GRPOKPr_ENUM BCM53570_A0_GRPOKPr_ENUM
#define GRRBYTr_ENUM BCM53570_A0_GRRBYTr_ENUM
#define GRRBYTPr_ENUM BCM53570_A0_GRRBYTPr_ENUM
#define GRRMFPr_ENUM BCM53570_A0_GRRMFPr_ENUM
#define GRRPKTr_ENUM BCM53570_A0_GRRPKTr_ENUM
#define GRRPKTPr_ENUM BCM53570_A0_GRRPKTPr_ENUM
#define GRUCr_ENUM BCM53570_A0_GRUCr_ENUM
#define GRUCPr_ENUM BCM53570_A0_GRUCPr_ENUM
#define GRUNDr_ENUM BCM53570_A0_GRUNDr_ENUM
#define GRUNDPr_ENUM BCM53570_A0_GRUNDPr_ENUM
#define GRVMFPr_ENUM BCM53570_A0_GRVMFPr_ENUM
#define GRXCFr_ENUM BCM53570_A0_GRXCFr_ENUM
#define GRXPFr_ENUM BCM53570_A0_GRXPFr_ENUM
#define GRXPPr_ENUM BCM53570_A0_GRXPPr_ENUM
#define GRXUOr_ENUM BCM53570_A0_GRXUOr_ENUM
#define GRX_EEE_LPI_DURATION_COUNTERr_ENUM BCM53570_A0_GRX_EEE_LPI_DURATION_COUNTERr_ENUM
#define GRX_EEE_LPI_EVENT_COUNTERr_ENUM BCM53570_A0_GRX_EEE_LPI_EVENT_COUNTERr_ENUM
#define GT1023r_ENUM BCM53570_A0_GT1023r_ENUM
#define GT1023Pr_ENUM BCM53570_A0_GT1023Pr_ENUM
#define GT127r_ENUM BCM53570_A0_GT127r_ENUM
#define GT127Pr_ENUM BCM53570_A0_GT127Pr_ENUM
#define GT1518r_ENUM BCM53570_A0_GT1518r_ENUM
#define GT1518Pr_ENUM BCM53570_A0_GT1518Pr_ENUM
#define GT2047r_ENUM BCM53570_A0_GT2047r_ENUM
#define GT2047Pr_ENUM BCM53570_A0_GT2047Pr_ENUM
#define GT255r_ENUM BCM53570_A0_GT255r_ENUM
#define GT255Pr_ENUM BCM53570_A0_GT255Pr_ENUM
#define GT4095r_ENUM BCM53570_A0_GT4095r_ENUM
#define GT4095Pr_ENUM BCM53570_A0_GT4095Pr_ENUM
#define GT511r_ENUM BCM53570_A0_GT511r_ENUM
#define GT511Pr_ENUM BCM53570_A0_GT511Pr_ENUM
#define GT64r_ENUM BCM53570_A0_GT64r_ENUM
#define GT64Pr_ENUM BCM53570_A0_GT64Pr_ENUM
#define GT9216r_ENUM BCM53570_A0_GT9216r_ENUM
#define GT9216Pr_ENUM BCM53570_A0_GT9216Pr_ENUM
#define GTBCAr_ENUM BCM53570_A0_GTBCAr_ENUM
#define GTBCAPr_ENUM BCM53570_A0_GTBCAPr_ENUM
#define GTBYTr_ENUM BCM53570_A0_GTBYTr_ENUM
#define GTBYTPr_ENUM BCM53570_A0_GTBYTPr_ENUM
#define GTDFRr_ENUM BCM53570_A0_GTDFRr_ENUM
#define GTDFRPr_ENUM BCM53570_A0_GTDFRPr_ENUM
#define GTEDFr_ENUM BCM53570_A0_GTEDFr_ENUM
#define GTEDFPr_ENUM BCM53570_A0_GTEDFPr_ENUM
#define GTFCSr_ENUM BCM53570_A0_GTFCSr_ENUM
#define GTFCSPr_ENUM BCM53570_A0_GTFCSPr_ENUM
#define GTFRGr_ENUM BCM53570_A0_GTFRGr_ENUM
#define GTFRGPr_ENUM BCM53570_A0_GTFRGPr_ENUM
#define GTJBRr_ENUM BCM53570_A0_GTJBRr_ENUM
#define GTJBRPr_ENUM BCM53570_A0_GTJBRPr_ENUM
#define GTLCLr_ENUM BCM53570_A0_GTLCLr_ENUM
#define GTLCLPr_ENUM BCM53570_A0_GTLCLPr_ENUM
#define GTMCAr_ENUM BCM53570_A0_GTMCAr_ENUM
#define GTMCAPr_ENUM BCM53570_A0_GTMCAPr_ENUM
#define GTMCLr_ENUM BCM53570_A0_GTMCLr_ENUM
#define GTMCLPr_ENUM BCM53570_A0_GTMCLPr_ENUM
#define GTMFAEPr_ENUM BCM53570_A0_GTMFAEPr_ENUM
#define GTMGVr_ENUM BCM53570_A0_GTMGVr_ENUM
#define GTMGVPr_ENUM BCM53570_A0_GTMGVPr_ENUM
#define GTNCLr_ENUM BCM53570_A0_GTNCLr_ENUM
#define GTNCLPr_ENUM BCM53570_A0_GTNCLPr_ENUM
#define GTNFFPr_ENUM BCM53570_A0_GTNFFPr_ENUM
#define GTOVRr_ENUM BCM53570_A0_GTOVRr_ENUM
#define GTOVRPr_ENUM BCM53570_A0_GTOVRPr_ENUM
#define GTPFCr_ENUM BCM53570_A0_GTPFCr_ENUM
#define GTPFC0r_ENUM BCM53570_A0_GTPFC0r_ENUM
#define GTPFC1r_ENUM BCM53570_A0_GTPFC1r_ENUM
#define GTPFC2r_ENUM BCM53570_A0_GTPFC2r_ENUM
#define GTPFC3r_ENUM BCM53570_A0_GTPFC3r_ENUM
#define GTPFC4r_ENUM BCM53570_A0_GTPFC4r_ENUM
#define GTPFC5r_ENUM BCM53570_A0_GTPFC5r_ENUM
#define GTPFC6r_ENUM BCM53570_A0_GTPFC6r_ENUM
#define GTPFC7r_ENUM BCM53570_A0_GTPFC7r_ENUM
#define GTPFCOFFr_ENUM BCM53570_A0_GTPFCOFFr_ENUM
#define GTPFCOFF0r_ENUM BCM53570_A0_GTPFCOFF0r_ENUM
#define GTPFCOFF1r_ENUM BCM53570_A0_GTPFCOFF1r_ENUM
#define GTPFCOFF2r_ENUM BCM53570_A0_GTPFCOFF2r_ENUM
#define GTPFCOFF3r_ENUM BCM53570_A0_GTPFCOFF3r_ENUM
#define GTPFCOFF4r_ENUM BCM53570_A0_GTPFCOFF4r_ENUM
#define GTPFCOFF5r_ENUM BCM53570_A0_GTPFCOFF5r_ENUM
#define GTPFCOFF6r_ENUM BCM53570_A0_GTPFCOFF6r_ENUM
#define GTPFCOFF7r_ENUM BCM53570_A0_GTPFCOFF7r_ENUM
#define GTPKTr_ENUM BCM53570_A0_GTPKTr_ENUM
#define GTPKTPr_ENUM BCM53570_A0_GTPKTPr_ENUM
#define GTPOKr_ENUM BCM53570_A0_GTPOKr_ENUM
#define GTPOKPr_ENUM BCM53570_A0_GTPOKPr_ENUM
#define GTRMFPr_ENUM BCM53570_A0_GTRMFPr_ENUM
#define GTSCLr_ENUM BCM53570_A0_GTSCLr_ENUM
#define GTSCLPr_ENUM BCM53570_A0_GTSCLPr_ENUM
#define GTUCr_ENUM BCM53570_A0_GTUCr_ENUM
#define GTUCPr_ENUM BCM53570_A0_GTUCPr_ENUM
#define GTVMFPr_ENUM BCM53570_A0_GTVMFPr_ENUM
#define GTXCFr_ENUM BCM53570_A0_GTXCFr_ENUM
#define GTXCLr_ENUM BCM53570_A0_GTXCLr_ENUM
#define GTXCLPr_ENUM BCM53570_A0_GTXCLPr_ENUM
#define GTXPFr_ENUM BCM53570_A0_GTXPFr_ENUM
#define GTXPPr_ENUM BCM53570_A0_GTXPPr_ENUM
#define GTX_EEE_LPI_DURATION_COUNTERr_ENUM BCM53570_A0_GTX_EEE_LPI_DURATION_COUNTERr_ENUM
#define GTX_EEE_LPI_EVENT_COUNTERr_ENUM BCM53570_A0_GTX_EEE_LPI_EVENT_COUNTERr_ENUM
#define HASH_CONTROLr_ENUM BCM53570_A0_HASH_CONTROLr_ENUM
#define HG_LOOKUP_DESTINATIONr_ENUM BCM53570_A0_HG_LOOKUP_DESTINATIONr_ENUM
#define HG_TRUNK_BITMAP_HIr_ENUM BCM53570_A0_HG_TRUNK_BITMAP_HIr_ENUM
#define HG_TRUNK_BITMAP_LOr_ENUM BCM53570_A0_HG_TRUNK_BITMAP_LOr_ENUM
#define HG_TRUNK_FAILOVER_ENABLE_HIr_ENUM BCM53570_A0_HG_TRUNK_FAILOVER_ENABLE_HIr_ENUM
#define HG_TRUNK_FAILOVER_ENABLE_LOr_ENUM BCM53570_A0_HG_TRUNK_FAILOVER_ENABLE_LOr_ENUM
#define HG_TRUNK_FAILOVER_SETm_ENUM BCM53570_A0_HG_TRUNK_FAILOVER_SETm_ENUM
#define HG_TRUNK_GROUPr_ENUM BCM53570_A0_HG_TRUNK_GROUPr_ENUM
#define HIGIG_BITMAP_HIr_ENUM BCM53570_A0_HIGIG_BITMAP_HIr_ENUM
#define HIGIG_BITMAP_LOr_ENUM BCM53570_A0_HIGIG_BITMAP_LOr_ENUM
#define HIGIG_TRUNK_CONTROL_HIr_ENUM BCM53570_A0_HIGIG_TRUNK_CONTROL_HIr_ENUM
#define HIGIG_TRUNK_CONTROL_LOr_ENUM BCM53570_A0_HIGIG_TRUNK_CONTROL_LOr_ENUM
#define HOLCOSCELLMAXLIMITr_ENUM BCM53570_A0_HOLCOSCELLMAXLIMITr_ENUM
#define HOLCOSCELLMAXLIMIT_QGROUPr_ENUM BCM53570_A0_HOLCOSCELLMAXLIMIT_QGROUPr_ENUM
#define HOLCOSCELLMAXLIMIT_QLAYERr_ENUM BCM53570_A0_HOLCOSCELLMAXLIMIT_QLAYERr_ENUM
#define HOLCOSMINXQCNTr_ENUM BCM53570_A0_HOLCOSMINXQCNTr_ENUM
#define HOLCOSMINXQCNT_QLAYERr_ENUM BCM53570_A0_HOLCOSMINXQCNT_QLAYERr_ENUM
#define HOLCOSPKTRESETLIMITr_ENUM BCM53570_A0_HOLCOSPKTRESETLIMITr_ENUM
#define HOLCOSPKTRESETLIMIT_QGROUPr_ENUM BCM53570_A0_HOLCOSPKTRESETLIMIT_QGROUPr_ENUM
#define HOLCOSPKTRESETLIMIT_QLAYERr_ENUM BCM53570_A0_HOLCOSPKTRESETLIMIT_QLAYERr_ENUM
#define HOLCOSPKTSETLIMITr_ENUM BCM53570_A0_HOLCOSPKTSETLIMITr_ENUM
#define HOLCOSPKTSETLIMIT_QGROUPr_ENUM BCM53570_A0_HOLCOSPKTSETLIMIT_QGROUPr_ENUM
#define HOLCOSPKTSETLIMIT_QLAYERr_ENUM BCM53570_A0_HOLCOSPKTSETLIMIT_QLAYERr_ENUM
#define HOLCOSSTATUS_PBMP0r_ENUM BCM53570_A0_HOLCOSSTATUS_PBMP0r_ENUM
#define HOLCOSSTATUS_PBMP1r_ENUM BCM53570_A0_HOLCOSSTATUS_PBMP1r_ENUM
#define HOLCOSSTATUS_PBMP2r_ENUM BCM53570_A0_HOLCOSSTATUS_PBMP2r_ENUM
#define HOLCOSSTATUS_QGROUPr_ENUM BCM53570_A0_HOLCOSSTATUS_QGROUPr_ENUM
#define HOLD_COSr_ENUM BCM53570_A0_HOLD_COSr_ENUM
#define HOLD_COS0r_ENUM BCM53570_A0_HOLD_COS0r_ENUM
#define HOLD_COS1r_ENUM BCM53570_A0_HOLD_COS1r_ENUM
#define HOLD_COS2r_ENUM BCM53570_A0_HOLD_COS2r_ENUM
#define HOLD_COS3r_ENUM BCM53570_A0_HOLD_COS3r_ENUM
#define HOLD_COS4r_ENUM BCM53570_A0_HOLD_COS4r_ENUM
#define HOLD_COS5r_ENUM BCM53570_A0_HOLD_COS5r_ENUM
#define HOLD_COS6r_ENUM BCM53570_A0_HOLD_COS6r_ENUM
#define HOLD_COS7r_ENUM BCM53570_A0_HOLD_COS7r_ENUM
#define HOLD_COS_PORT_SELECTr_ENUM BCM53570_A0_HOLD_COS_PORT_SELECTr_ENUM
#define HOL_DROPr_ENUM BCM53570_A0_HOL_DROPr_ENUM
#define HOL_STAT_CPUr_ENUM BCM53570_A0_HOL_STAT_CPUr_ENUM
#define HOL_STAT_PORTr_ENUM BCM53570_A0_HOL_STAT_PORTr_ENUM
#define HW_MAC_LEARNINGr_ENUM BCM53570_A0_HW_MAC_LEARNINGr_ENUM
#define IARB_LEARN_CONTROLr_ENUM BCM53570_A0_IARB_LEARN_CONTROLr_ENUM
#define IARB_OAM_REFRESH_CONTROLr_ENUM BCM53570_A0_IARB_OAM_REFRESH_CONTROLr_ENUM
#define IARB_PKT_ECC_CONTROLr_ENUM BCM53570_A0_IARB_PKT_ECC_CONTROLr_ENUM
#define IARB_PKT_ECC_STATUS_INTRr_ENUM BCM53570_A0_IARB_PKT_ECC_STATUS_INTRr_ENUM
#define IARB_PKT_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IARB_PKT_PARITY_STATUS_INTRr_ENUM
#define IARB_SBUS_TIMERr_ENUM BCM53570_A0_IARB_SBUS_TIMERr_ENUM
#define IARB_TDM_CONTROLr_ENUM BCM53570_A0_IARB_TDM_CONTROLr_ENUM
#define IARB_TDM_TABLEm_ENUM BCM53570_A0_IARB_TDM_TABLEm_ENUM
#define IBCASTr_ENUM BCM53570_A0_IBCASTr_ENUM
#define IBCAST_BLOCK_MASK_HI_64r_ENUM BCM53570_A0_IBCAST_BLOCK_MASK_HI_64r_ENUM
#define IBCAST_BLOCK_MASK_LO_64r_ENUM BCM53570_A0_IBCAST_BLOCK_MASK_LO_64r_ENUM
#define IBPBKPSTATUSr_ENUM BCM53570_A0_IBPBKPSTATUSr_ENUM
#define IBPBKPSTATUS_0r_ENUM BCM53570_A0_IBPBKPSTATUS_0r_ENUM
#define IBPBKPSTATUS_1r_ENUM BCM53570_A0_IBPBKPSTATUS_1r_ENUM
#define IBPBKPSTATUS_2r_ENUM BCM53570_A0_IBPBKPSTATUS_2r_ENUM
#define IBPPKTCOUNTr_ENUM BCM53570_A0_IBPPKTCOUNTr_ENUM
#define IBPPKTSETLIMITr_ENUM BCM53570_A0_IBPPKTSETLIMITr_ENUM
#define ICONTROL_OPCODE_BITMAP_HIr_ENUM BCM53570_A0_ICONTROL_OPCODE_BITMAP_HIr_ENUM
#define ICONTROL_OPCODE_BITMAP_LOr_ENUM BCM53570_A0_ICONTROL_OPCODE_BITMAP_LOr_ENUM
#define ICOS_MAP_SELr_ENUM BCM53570_A0_ICOS_MAP_SELr_ENUM
#define ICOS_SELr_ENUM BCM53570_A0_ICOS_SELr_ENUM
#define ICOS_SEL_2r_ENUM BCM53570_A0_ICOS_SEL_2r_ENUM
#define ICTRLr_ENUM BCM53570_A0_ICTRLr_ENUM
#define IE2E_CONTROLr_ENUM BCM53570_A0_IE2E_CONTROLr_ENUM
#define IEEE1588_TIME_CONTROLr_ENUM BCM53570_A0_IEEE1588_TIME_CONTROLr_ENUM
#define IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM BCM53570_A0_IEEE1588_TIME_FRAC_SEC_LOWERr_ENUM
#define IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM BCM53570_A0_IEEE1588_TIME_FRAC_SEC_UPPERr_ENUM
#define IEEE1588_TIME_FREQ_CONTROLr_ENUM BCM53570_A0_IEEE1588_TIME_FREQ_CONTROLr_ENUM
#define IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM BCM53570_A0_IEEE1588_TIME_LEAP_SEC_CONTROLr_ENUM
#define IEEE1588_TIME_SECr_ENUM BCM53570_A0_IEEE1588_TIME_SECr_ENUM
#define IEGR_PORT_64r_ENUM BCM53570_A0_IEGR_PORT_64r_ENUM
#define IEMIRROR_CONTROL1_HIr_ENUM BCM53570_A0_IEMIRROR_CONTROL1_HIr_ENUM
#define IEMIRROR_CONTROL1_LOr_ENUM BCM53570_A0_IEMIRROR_CONTROL1_LOr_ENUM
#define IEMIRROR_CONTROL_HI_64r_ENUM BCM53570_A0_IEMIRROR_CONTROL_HI_64r_ENUM
#define IEMIRROR_CONTROL_LO_64r_ENUM BCM53570_A0_IEMIRROR_CONTROL_LO_64r_ENUM
#define IFP_COUNTER_PARITY_CONTROLr_ENUM BCM53570_A0_IFP_COUNTER_PARITY_CONTROLr_ENUM
#define IFP_COUNTER_PARITY_STATUSr_ENUM BCM53570_A0_IFP_COUNTER_PARITY_STATUSr_ENUM
#define IFP_METER_PARITY_CONTROLr_ENUM BCM53570_A0_IFP_METER_PARITY_CONTROLr_ENUM
#define IFP_METER_PARITY_STATUSr_ENUM BCM53570_A0_IFP_METER_PARITY_STATUSr_ENUM
#define IFP_MTU_CHECK_1_TABLE_ECC_CONTROLr_ENUM BCM53570_A0_IFP_MTU_CHECK_1_TABLE_ECC_CONTROLr_ENUM
#define IFP_MTU_CHECK_1_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_MTU_CHECK_1_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_MTU_CHECK_1_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_MTU_CHECK_1_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_MTU_CHECK_2_TABLE_ECC_CONTROLr_ENUM BCM53570_A0_IFP_MTU_CHECK_2_TABLE_ECC_CONTROLr_ENUM
#define IFP_MTU_CHECK_2_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_MTU_CHECK_2_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_MTU_CHECK_2_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_MTU_CHECK_2_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_MTU_CHECK_TABLE_ECC_CONTROLr_ENUM BCM53570_A0_IFP_MTU_CHECK_TABLE_ECC_CONTROLr_ENUM
#define IFP_MTU_CHECK_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_MTU_CHECK_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_MTU_CHECK_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_MTU_CHECK_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_POLICY_PARITY_CONTROLr_ENUM BCM53570_A0_IFP_POLICY_PARITY_CONTROLr_ENUM
#define IFP_POLICY_PARITY_STATUSr_ENUM BCM53570_A0_IFP_POLICY_PARITY_STATUSr_ENUM
#define IFP_PORT_FIELD_SELm_ENUM BCM53570_A0_IFP_PORT_FIELD_SELm_ENUM
#define IFP_REDIRECTION_PROFILEm_ENUM BCM53570_A0_IFP_REDIRECTION_PROFILEm_ENUM
#define IFP_SN_HISTORY_0_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_0_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_0_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_0_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_10_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_10_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_10_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_10_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_11_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_11_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_11_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_11_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_12_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_12_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_12_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_12_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_13_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_13_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_13_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_13_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_14_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_14_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_14_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_14_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_15_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_15_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_15_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_15_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_1_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_1_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_1_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_1_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_2_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_2_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_2_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_2_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_3_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_3_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_3_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_3_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_4_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_4_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_4_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_4_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_5_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_5_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_5_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_5_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_6_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_6_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_6_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_6_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_7_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_7_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_7_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_7_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_8_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_8_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_8_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_8_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_9_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_9_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_9_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_9_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SN_HISTORY_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SN_HISTORY_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SR_RX_HISTORY_TABLE_ECC_CONTROLr_ENUM BCM53570_A0_IFP_SR_RX_HISTORY_TABLE_ECC_CONTROLr_ENUM
#define IFP_SR_RX_SETTING_TABLE_ECC_CONTROLr_ENUM BCM53570_A0_IFP_SR_RX_SETTING_TABLE_ECC_CONTROLr_ENUM
#define IFP_SR_RX_SETTING_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SR_RX_SETTING_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SR_RX_SETTING_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SR_RX_SETTING_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SR_RX_WRITEBACK_TABLE_ECC_CONTROLr_ENUM BCM53570_A0_IFP_SR_RX_WRITEBACK_TABLE_ECC_CONTROLr_ENUM
#define IFP_SR_RX_WRITEBACK_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SR_RX_WRITEBACK_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SR_RX_WRITEBACK_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SR_RX_WRITEBACK_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_SR_TX_ECC_CONTROLr_ENUM BCM53570_A0_IFP_SR_TX_ECC_CONTROLr_ENUM
#define IFP_SR_TX_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_IFP_SR_TX_TABLE_ECC_STATUS_INTRr_ENUM
#define IFP_SR_TX_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_IFP_SR_TX_TABLE_PARITY_STATUS_INTRr_ENUM
#define IFP_STORM_CONTROL_PARITY_CONTROLr_ENUM BCM53570_A0_IFP_STORM_CONTROL_PARITY_CONTROLr_ENUM
#define IFP_STORM_CONTROL_PARITY_STATUSr_ENUM BCM53570_A0_IFP_STORM_CONTROL_PARITY_STATUSr_ENUM
#define IFP_SVM_METER_PARITY_CONTROLr_ENUM BCM53570_A0_IFP_SVM_METER_PARITY_CONTROLr_ENUM
#define IFP_SVM_METER_PARITY_STATUSr_ENUM BCM53570_A0_IFP_SVM_METER_PARITY_STATUSr_ENUM
#define IFP_SVM_POLICY_PARITY_CONTROLr_ENUM BCM53570_A0_IFP_SVM_POLICY_PARITY_CONTROLr_ENUM
#define IFP_SVM_POLICY_PARITY_STATUSr_ENUM BCM53570_A0_IFP_SVM_POLICY_PARITY_STATUSr_ENUM
#define IFP_TSN_CONTROLr_ENUM BCM53570_A0_IFP_TSN_CONTROLr_ENUM
#define IFP_WRONG_LAN_A_STATUS_INTRr_ENUM BCM53570_A0_IFP_WRONG_LAN_A_STATUS_INTRr_ENUM
#define IFP_WRONG_LAN_B_STATUS_INTRr_ENUM BCM53570_A0_IFP_WRONG_LAN_B_STATUS_INTRr_ENUM
#define IGMP_MLD_PKT_CONTROLr_ENUM BCM53570_A0_IGMP_MLD_PKT_CONTROLr_ENUM
#define IHG_LOOKUPr_ENUM BCM53570_A0_IHG_LOOKUPr_ENUM
#define IING_EGRMSKBMAP_HIr_ENUM BCM53570_A0_IING_EGRMSKBMAP_HIr_ENUM
#define IING_EGRMSKBMAP_LOr_ENUM BCM53570_A0_IING_EGRMSKBMAP_LOr_ENUM
#define IIPMCr_ENUM BCM53570_A0_IIPMCr_ENUM
#define IKNOWN_MCAST_BLOCK_MASK_HIr_ENUM BCM53570_A0_IKNOWN_MCAST_BLOCK_MASK_HIr_ENUM
#define IKNOWN_MCAST_BLOCK_MASK_LOr_ENUM BCM53570_A0_IKNOWN_MCAST_BLOCK_MASK_LOr_ENUM
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_HIr_ENUM BCM53570_A0_ILOCAL_SW_DISABLE_DEFAULT_PBM_HIr_ENUM
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_LOr_ENUM BCM53570_A0_ILOCAL_SW_DISABLE_DEFAULT_PBM_LOr_ENUM
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_HIr_ENUM BCM53570_A0_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_HIr_ENUM
#define ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_LOr_ENUM BCM53570_A0_ILOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_LOr_ENUM
#define ILTOMCr_ENUM BCM53570_A0_ILTOMCr_ENUM
#define IMIRROR_BITMAP_HIr_ENUM BCM53570_A0_IMIRROR_BITMAP_HIr_ENUM
#define IMIRROR_BITMAP_LOr_ENUM BCM53570_A0_IMIRROR_BITMAP_LOr_ENUM
#define IMIRROR_CONTROLr_ENUM BCM53570_A0_IMIRROR_CONTROLr_ENUM
#define IMRP4r_ENUM BCM53570_A0_IMRP4r_ENUM
#define IMRP6r_ENUM BCM53570_A0_IMRP6r_ENUM
#define IM_MTP_INDEXm_ENUM BCM53570_A0_IM_MTP_INDEXm_ENUM
#define ING_1588_INGRESS_CTRLm_ENUM BCM53570_A0_ING_1588_INGRESS_CTRLm_ENUM
#define ING_1588_INGRESS_CTRL_PARITY_CONTROLr_ENUM BCM53570_A0_ING_1588_INGRESS_CTRL_PARITY_CONTROLr_ENUM
#define ING_1588_PARSING_CONTROLr_ENUM BCM53570_A0_ING_1588_PARSING_CONTROLr_ENUM
#define ING_CONFIG_64r_ENUM BCM53570_A0_ING_CONFIG_64r_ENUM
#define ING_DROPPKT_CNTr_ENUM BCM53570_A0_ING_DROPPKT_CNTr_ENUM
#define ING_DROP_PG_MASKr_ENUM BCM53570_A0_ING_DROP_PG_MASKr_ENUM
#define ING_EGRMSKBMAP_HIr_ENUM BCM53570_A0_ING_EGRMSKBMAP_HIr_ENUM
#define ING_EGRMSKBMAP_LOr_ENUM BCM53570_A0_ING_EGRMSKBMAP_LOr_ENUM
#define ING_EN_EFILTER_BITMAP_HIr_ENUM BCM53570_A0_ING_EN_EFILTER_BITMAP_HIr_ENUM
#define ING_EN_EFILTER_BITMAP_LOr_ENUM BCM53570_A0_ING_EN_EFILTER_BITMAP_LOr_ENUM
#define ING_ETAG_PCP_MAPPINGm_ENUM BCM53570_A0_ING_ETAG_PCP_MAPPINGm_ENUM
#define ING_ETAG_PCP_MAPPING_DATA_DBGCTRLr_ENUM BCM53570_A0_ING_ETAG_PCP_MAPPING_DATA_DBGCTRLr_ENUM
#define ING_ETAG_PCP_MAPPING_PARITY_CONTROLr_ENUM BCM53570_A0_ING_ETAG_PCP_MAPPING_PARITY_CONTROLr_ENUM
#define ING_ETAG_PCP_MAPPING_PARITY_STATUSr_ENUM BCM53570_A0_ING_ETAG_PCP_MAPPING_PARITY_STATUSr_ENUM
#define ING_EVENT_DEBUGr_ENUM BCM53570_A0_ING_EVENT_DEBUGr_ENUM
#define ING_EVENT_DEBUG_2r_ENUM BCM53570_A0_ING_EVENT_DEBUG_2r_ENUM
#define ING_HW_RESET_CONTROL_1r_ENUM BCM53570_A0_ING_HW_RESET_CONTROL_1r_ENUM
#define ING_HW_RESET_CONTROL_2r_ENUM BCM53570_A0_ING_HW_RESET_CONTROL_2r_ENUM
#define ING_IPMC_PTR_CTRLr_ENUM BCM53570_A0_ING_IPMC_PTR_CTRLr_ENUM
#define ING_IPV6_MC_RESERVED_ADDRESSm_ENUM BCM53570_A0_ING_IPV6_MC_RESERVED_ADDRESSm_ENUM
#define ING_L2_TUNNEL_PARSE_CONTROLr_ENUM BCM53570_A0_ING_L2_TUNNEL_PARSE_CONTROLr_ENUM
#define ING_L3_NEXT_HOPm_ENUM BCM53570_A0_ING_L3_NEXT_HOPm_ENUM
#define ING_L3_NEXT_HOP_PARITY_CONTROLr_ENUM BCM53570_A0_ING_L3_NEXT_HOP_PARITY_CONTROLr_ENUM
#define ING_L3_NEXT_HOP_PARITY_STATUSr_ENUM BCM53570_A0_ING_L3_NEXT_HOP_PARITY_STATUSr_ENUM
#define ING_MISC_CONFIGr_ENUM BCM53570_A0_ING_MISC_CONFIGr_ENUM
#define ING_MISC_CONFIG2r_ENUM BCM53570_A0_ING_MISC_CONFIG2r_ENUM
#define ING_MISC_PORT_CONFIGr_ENUM BCM53570_A0_ING_MISC_PORT_CONFIGr_ENUM
#define ING_MODMAP_CTRLr_ENUM BCM53570_A0_ING_MODMAP_CTRLr_ENUM
#define ING_MOD_MAP_DATA_CONTROLr_ENUM BCM53570_A0_ING_MOD_MAP_DATA_CONTROLr_ENUM
#define ING_MOD_MAP_PARITY_CONTROLr_ENUM BCM53570_A0_ING_MOD_MAP_PARITY_CONTROLr_ENUM
#define ING_MOD_MAP_PARITY_STATUSr_ENUM BCM53570_A0_ING_MOD_MAP_PARITY_STATUSr_ENUM
#define ING_MOD_MAP_TABLEm_ENUM BCM53570_A0_ING_MOD_MAP_TABLEm_ENUM
#define ING_MTU_CHECK_1m_ENUM BCM53570_A0_ING_MTU_CHECK_1m_ENUM
#define ING_MTU_CHECK_2m_ENUM BCM53570_A0_ING_MTU_CHECK_2m_ENUM
#define ING_NIV_CONFIGr_ENUM BCM53570_A0_ING_NIV_CONFIGr_ENUM
#define ING_NIV_RX_FRAMES_ERROR_DROPr_ENUM BCM53570_A0_ING_NIV_RX_FRAMES_ERROR_DROPr_ENUM
#define ING_NIV_RX_FRAMES_FORWARDING_DROPr_ENUM BCM53570_A0_ING_NIV_RX_FRAMES_FORWARDING_DROPr_ENUM
#define ING_NIV_RX_FRAMES_VLAN_TAGGEDr_ENUM BCM53570_A0_ING_NIV_RX_FRAMES_VLAN_TAGGEDr_ENUM
#define ING_OUTER_TPIDr_ENUM BCM53570_A0_ING_OUTER_TPIDr_ENUM
#define ING_OUTER_TPID_0r_ENUM BCM53570_A0_ING_OUTER_TPID_0r_ENUM
#define ING_OUTER_TPID_1r_ENUM BCM53570_A0_ING_OUTER_TPID_1r_ENUM
#define ING_OUTER_TPID_2r_ENUM BCM53570_A0_ING_OUTER_TPID_2r_ENUM
#define ING_OUTER_TPID_3r_ENUM BCM53570_A0_ING_OUTER_TPID_3r_ENUM
#define ING_PHYS_TO_LOGIC_MAPm_ENUM BCM53570_A0_ING_PHYS_TO_LOGIC_MAPm_ENUM
#define ING_PORT_THROTTLE_CFGr_ENUM BCM53570_A0_ING_PORT_THROTTLE_CFGr_ENUM
#define ING_PORT_THROTTLE_ENABLE_64r_ENUM BCM53570_A0_ING_PORT_THROTTLE_ENABLE_64r_ENUM
#define ING_PORT_THROTTLE_ENABLE_64_1r_ENUM BCM53570_A0_ING_PORT_THROTTLE_ENABLE_64_1r_ENUM
#define ING_PRI_CNG_MAPm_ENUM BCM53570_A0_ING_PRI_CNG_MAPm_ENUM
#define ING_Q_BEGINr_ENUM BCM53570_A0_ING_Q_BEGINr_ENUM
#define ING_ROCE_CONTROLr_ENUM BCM53570_A0_ING_ROCE_CONTROLr_ENUM
#define ING_RX_COUNTERm_ENUM BCM53570_A0_ING_RX_COUNTERm_ENUM
#define ING_RX_COUNTER_PARITY_CONTROLr_ENUM BCM53570_A0_ING_RX_COUNTER_PARITY_CONTROLr_ENUM
#define ING_RX_COUNTER_PARITY_STATUSr_ENUM BCM53570_A0_ING_RX_COUNTER_PARITY_STATUSr_ENUM
#define ING_SCTP_CONTROLr_ENUM BCM53570_A0_ING_SCTP_CONTROLr_ENUM
#define ING_SERVICE_PRI_MAPm_ENUM BCM53570_A0_ING_SERVICE_PRI_MAPm_ENUM
#define ING_SOURCE_PORT_IDENTITY_MASKr_ENUM BCM53570_A0_ING_SOURCE_PORT_IDENTITY_MASKr_ENUM
#define ING_SYS_RSVD_VIDr_ENUM BCM53570_A0_ING_SYS_RSVD_VIDr_ENUM
#define ING_VLAN_COUNTER_PARITY_CONTROLr_ENUM BCM53570_A0_ING_VLAN_COUNTER_PARITY_CONTROLr_ENUM
#define ING_VLAN_COUNTER_PARITY_STATUSr_ENUM BCM53570_A0_ING_VLAN_COUNTER_PARITY_STATUSr_ENUM
#define ING_VLAN_COUNTER_PRI_COS_MAPm_ENUM BCM53570_A0_ING_VLAN_COUNTER_PRI_COS_MAPm_ENUM
#define ING_VLAN_COUNTER_TABLEm_ENUM BCM53570_A0_ING_VLAN_COUNTER_TABLEm_ENUM
#define ING_VLAN_RANGEm_ENUM BCM53570_A0_ING_VLAN_RANGEm_ENUM
#define ING_VLAN_TAG_ACTION_PROFILEm_ENUM BCM53570_A0_ING_VLAN_TAG_ACTION_PROFILEm_ENUM
#define ING_VLAN_TAG_ACTION_PROFILE_DATA_DBGCTRLr_ENUM BCM53570_A0_ING_VLAN_TAG_ACTION_PROFILE_DATA_DBGCTRLr_ENUM
#define ING_VXLAN_CLASS_ID_POLICY_TABLEm_ENUM BCM53570_A0_ING_VXLAN_CLASS_ID_POLICY_TABLEm_ENUM
#define ING_VXLAN_CLASS_ID_TCAMm_ENUM BCM53570_A0_ING_VXLAN_CLASS_ID_TCAMm_ENUM
#define ING_VXLAN_CONTROLr_ENUM BCM53570_A0_ING_VXLAN_CONTROLr_ENUM
#define INITIAL_ING_L3_NEXT_HOPm_ENUM BCM53570_A0_INITIAL_ING_L3_NEXT_HOPm_ENUM
#define INITIAL_L3_ECMPm_ENUM BCM53570_A0_INITIAL_L3_ECMPm_ENUM
#define INITIAL_L3_ECMP_GROUPm_ENUM BCM53570_A0_INITIAL_L3_ECMP_GROUPm_ENUM
#define INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr_ENUM BCM53570_A0_INITIAL_L3_ECMP_GROUP_PARITY_CONTROLr_ENUM
#define INITIAL_L3_ECMP_GROUP_PARITY_STATUSr_ENUM BCM53570_A0_INITIAL_L3_ECMP_GROUP_PARITY_STATUSr_ENUM
#define INITIAL_L3_ECMP_PARITY_CONTROLr_ENUM BCM53570_A0_INITIAL_L3_ECMP_PARITY_CONTROLr_ENUM
#define INITIAL_L3_ECMP_PARITY_STATUSr_ENUM BCM53570_A0_INITIAL_L3_ECMP_PARITY_STATUSr_ENUM
#define INITIAL_NHOP_PARITY_CONTROLr_ENUM BCM53570_A0_INITIAL_NHOP_PARITY_CONTROLr_ENUM
#define INITIAL_NHOP_PARITY_STATUSr_ENUM BCM53570_A0_INITIAL_NHOP_PARITY_STATUSr_ENUM
#define INT_CN_TO_MMUIF_MAPPINGm_ENUM BCM53570_A0_INT_CN_TO_MMUIF_MAPPINGm_ENUM
#define IP0_INTR_ENABLEr_ENUM BCM53570_A0_IP0_INTR_ENABLEr_ENUM
#define IP0_INTR_STATUSr_ENUM BCM53570_A0_IP0_INTR_STATUSr_ENUM
#define IP1_INTR_ENABLEr_ENUM BCM53570_A0_IP1_INTR_ENABLEr_ENUM
#define IP1_INTR_STATUSr_ENUM BCM53570_A0_IP1_INTR_STATUSr_ENUM
#define IP2_INTR_ENABLEr_ENUM BCM53570_A0_IP2_INTR_ENABLEr_ENUM
#define IP2_INTR_STATUSr_ENUM BCM53570_A0_IP2_INTR_STATUSr_ENUM
#define IP2_SR_INTR_ENABLEr_ENUM BCM53570_A0_IP2_SR_INTR_ENABLEr_ENUM
#define IP2_SR_INTR_STATUSr_ENUM BCM53570_A0_IP2_SR_INTR_STATUSr_ENUM
#define IP2_SR_SN_INTR_ENABLEr_ENUM BCM53570_A0_IP2_SR_SN_INTR_ENABLEr_ENUM
#define IP2_SR_SN_INTR_STATUSr_ENUM BCM53570_A0_IP2_SR_SN_INTR_STATUSr_ENUM
#define IP2_SR_TH_INTR_STATUSr_ENUM BCM53570_A0_IP2_SR_TH_INTR_STATUSr_ENUM
#define IPG_HD_BKP_CNTLr_ENUM BCM53570_A0_IPG_HD_BKP_CNTLr_ENUM
#define IPIPE_PERR_CONTROLr_ENUM BCM53570_A0_IPIPE_PERR_CONTROLr_ENUM
#define IPMCGROUPTBLMEMDEBUGr_ENUM BCM53570_A0_IPMCGROUPTBLMEMDEBUGr_ENUM
#define IPMCINTFTBLMEMDEBUGr_ENUM BCM53570_A0_IPMCINTFTBLMEMDEBUGr_ENUM
#define IPMCPARITYERRORPTRr_ENUM BCM53570_A0_IPMCPARITYERRORPTRr_ENUM
#define IPMCREPLICATIONCOUNTr_ENUM BCM53570_A0_IPMCREPLICATIONCOUNTr_ENUM
#define IPMC_GROUP_ERR_CLRr_ENUM BCM53570_A0_IPMC_GROUP_ERR_CLRr_ENUM
#define IPMC_GROUP_ERR_CLR_0r_ENUM BCM53570_A0_IPMC_GROUP_ERR_CLR_0r_ENUM
#define IPMC_GROUP_ERR_CLR_1r_ENUM BCM53570_A0_IPMC_GROUP_ERR_CLR_1r_ENUM
#define IPMC_GROUP_ERR_CLR_2r_ENUM BCM53570_A0_IPMC_GROUP_ERR_CLR_2r_ENUM
#define IPMC_GROUP_ERR_PTRr_ENUM BCM53570_A0_IPMC_GROUP_ERR_PTRr_ENUM
#define IPMC_GROUP_ERR_VLDr_ENUM BCM53570_A0_IPMC_GROUP_ERR_VLDr_ENUM
#define IPMC_GROUP_ERR_VLD_0r_ENUM BCM53570_A0_IPMC_GROUP_ERR_VLD_0r_ENUM
#define IPMC_GROUP_ERR_VLD_1r_ENUM BCM53570_A0_IPMC_GROUP_ERR_VLD_1r_ENUM
#define IPMC_GROUP_ERR_VLD_2r_ENUM BCM53570_A0_IPMC_GROUP_ERR_VLD_2r_ENUM
#define IPMC_GROUP_MULTI_ERRr_ENUM BCM53570_A0_IPMC_GROUP_MULTI_ERRr_ENUM
#define IPMC_GROUP_MULTI_ERR_0r_ENUM BCM53570_A0_IPMC_GROUP_MULTI_ERR_0r_ENUM
#define IPMC_GROUP_MULTI_ERR_1r_ENUM BCM53570_A0_IPMC_GROUP_MULTI_ERR_1r_ENUM
#define IPMC_GROUP_MULTI_ERR_2r_ENUM BCM53570_A0_IPMC_GROUP_MULTI_ERR_2r_ENUM
#define IPORT_TABLEm_ENUM BCM53570_A0_IPORT_TABLEm_ENUM
#define IPROC_WRAP_BSPLL0_SSC_CTRL0r_ENUM BCM53570_A0_IPROC_WRAP_BSPLL0_SSC_CTRL0r_ENUM
#define IPROC_WRAP_BSPLL0_SSC_CTRL1r_ENUM BCM53570_A0_IPROC_WRAP_BSPLL0_SSC_CTRL1r_ENUM
#define IPROC_WRAP_BSPLL0_SSC_STATUSr_ENUM BCM53570_A0_IPROC_WRAP_BSPLL0_SSC_STATUSr_ENUM
#define IPROC_WRAP_BSPLL1_SSC_CTRL0r_ENUM BCM53570_A0_IPROC_WRAP_BSPLL1_SSC_CTRL0r_ENUM
#define IPROC_WRAP_BSPLL1_SSC_CTRL1r_ENUM BCM53570_A0_IPROC_WRAP_BSPLL1_SSC_CTRL1r_ENUM
#define IPROC_WRAP_BSPLL1_SSC_STATUSr_ENUM BCM53570_A0_IPROC_WRAP_BSPLL1_SSC_STATUSr_ENUM
#define IPROC_WRAP_BSPLL_SSC_CTRL0r_ENUM BCM53570_A0_IPROC_WRAP_BSPLL_SSC_CTRL0r_ENUM
#define IPROC_WRAP_BSPLL_SSC_CTRL1r_ENUM BCM53570_A0_IPROC_WRAP_BSPLL_SSC_CTRL1r_ENUM
#define IPROC_WRAP_BSPLL_SSC_STATUSr_ENUM BCM53570_A0_IPROC_WRAP_BSPLL_SSC_STATUSr_ENUM
#define IPROC_WRAP_GEN_PLL_CTRL0r_ENUM BCM53570_A0_IPROC_WRAP_GEN_PLL_CTRL0r_ENUM
#define IPROC_WRAP_GEN_PLL_CTRL1r_ENUM BCM53570_A0_IPROC_WRAP_GEN_PLL_CTRL1r_ENUM
#define IPROC_WRAP_GEN_PLL_CTRL2r_ENUM BCM53570_A0_IPROC_WRAP_GEN_PLL_CTRL2r_ENUM
#define IPROC_WRAP_GEN_PLL_CTRL3r_ENUM BCM53570_A0_IPROC_WRAP_GEN_PLL_CTRL3r_ENUM
#define IPROC_WRAP_GEN_PLL_CTRL4r_ENUM BCM53570_A0_IPROC_WRAP_GEN_PLL_CTRL4r_ENUM
#define IPROC_WRAP_GEN_PLL_CTRL5r_ENUM BCM53570_A0_IPROC_WRAP_GEN_PLL_CTRL5r_ENUM
#define IPROC_WRAP_GEN_PLL_STATUSr_ENUM BCM53570_A0_IPROC_WRAP_GEN_PLL_STATUSr_ENUM
#define IPROC_WRAP_IPROC_XGPLL_CTRL_0r_ENUM BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_0r_ENUM
#define IPROC_WRAP_IPROC_XGPLL_CTRL_1r_ENUM BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_1r_ENUM
#define IPROC_WRAP_IPROC_XGPLL_CTRL_2r_ENUM BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_2r_ENUM
#define IPROC_WRAP_IPROC_XGPLL_CTRL_3r_ENUM BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_3r_ENUM
#define IPROC_WRAP_IPROC_XGPLL_CTRL_4r_ENUM BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_4r_ENUM
#define IPROC_WRAP_IPROC_XGPLL_CTRL_5r_ENUM BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_5r_ENUM
#define IPROC_WRAP_IPROC_XGPLL_CTRL_6r_ENUM BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_6r_ENUM
#define IPROC_WRAP_IPROC_XGPLL_CTRL_7r_ENUM BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_7r_ENUM
#define IPROC_WRAP_IPROC_XGPLL_CTRL_8r_ENUM BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_CTRL_8r_ENUM
#define IPROC_WRAP_IPROC_XGPLL_STATUSr_ENUM BCM53570_A0_IPROC_WRAP_IPROC_XGPLL_STATUSr_ENUM
#define IPROC_WRAP_LCPLL0_SSC_CTRL0r_ENUM BCM53570_A0_IPROC_WRAP_LCPLL0_SSC_CTRL0r_ENUM
#define IPROC_WRAP_LCPLL0_SSC_CTRL1r_ENUM BCM53570_A0_IPROC_WRAP_LCPLL0_SSC_CTRL1r_ENUM
#define IPROC_WRAP_LCPLL0_SSC_STATUSr_ENUM BCM53570_A0_IPROC_WRAP_LCPLL0_SSC_STATUSr_ENUM
#define IPROC_WRAP_LCPLL1_SSC_CTRL0r_ENUM BCM53570_A0_IPROC_WRAP_LCPLL1_SSC_CTRL0r_ENUM
#define IPROC_WRAP_LCPLL1_SSC_CTRL1r_ENUM BCM53570_A0_IPROC_WRAP_LCPLL1_SSC_CTRL1r_ENUM
#define IPROC_WRAP_LCPLL1_SSC_STATUSr_ENUM BCM53570_A0_IPROC_WRAP_LCPLL1_SSC_STATUSr_ENUM
#define IPROC_WRAP_LCPLL_SSC_CTRL0r_ENUM BCM53570_A0_IPROC_WRAP_LCPLL_SSC_CTRL0r_ENUM
#define IPROC_WRAP_LCPLL_SSC_CTRL1r_ENUM BCM53570_A0_IPROC_WRAP_LCPLL_SSC_CTRL1r_ENUM
#define IPROC_WRAP_LCPLL_SSC_STATUSr_ENUM BCM53570_A0_IPROC_WRAP_LCPLL_SSC_STATUSr_ENUM
#define IPROC_WRAP_MISC_CONTROLr_ENUM BCM53570_A0_IPROC_WRAP_MISC_CONTROLr_ENUM
#define IPROC_WRAP_MISC_STATUSr_ENUM BCM53570_A0_IPROC_WRAP_MISC_STATUSr_ENUM
#define IPROC_WRAP_SDIO_1P8_FAIL_CONTROLr_ENUM BCM53570_A0_IPROC_WRAP_SDIO_1P8_FAIL_CONTROLr_ENUM
#define IPROC_WRAP_SDIO_IO_CTRL_STATEr_ENUM BCM53570_A0_IPROC_WRAP_SDIO_IO_CTRL_STATEr_ENUM
#define IPROC_WRAP_SDIO_PRESET_VALUE_0r_ENUM BCM53570_A0_IPROC_WRAP_SDIO_PRESET_VALUE_0r_ENUM
#define IPROC_WRAP_SDIO_PRESET_VALUE_1r_ENUM BCM53570_A0_IPROC_WRAP_SDIO_PRESET_VALUE_1r_ENUM
#define IPROC_WRAP_SDIO_PRESET_VALUE_2r_ENUM BCM53570_A0_IPROC_WRAP_SDIO_PRESET_VALUE_2r_ENUM
#define IPROC_WRAP_SDIO_PRESET_VALUE_3r_ENUM BCM53570_A0_IPROC_WRAP_SDIO_PRESET_VALUE_3r_ENUM
#define IPROC_WRAP_SECURITY_ENABLEr_ENUM BCM53570_A0_IPROC_WRAP_SECURITY_ENABLEr_ENUM
#define IPROC_WRAP_SGMII_CTRL_REGr_ENUM BCM53570_A0_IPROC_WRAP_SGMII_CTRL_REGr_ENUM
#define IPROC_WRAP_SGMII_STATUS0_REGr_ENUM BCM53570_A0_IPROC_WRAP_SGMII_STATUS0_REGr_ENUM
#define IPROC_WRAP_SGMII_STATUS1_REGr_ENUM BCM53570_A0_IPROC_WRAP_SGMII_STATUS1_REGr_ENUM
#define IPROC_WRAP_SPAREr_ENUM BCM53570_A0_IPROC_WRAP_SPAREr_ENUM
#define IPROC_WRAP_SPARE_0r_ENUM BCM53570_A0_IPROC_WRAP_SPARE_0r_ENUM
#define IPROC_WRAP_SPARE_1r_ENUM BCM53570_A0_IPROC_WRAP_SPARE_1r_ENUM
#define IPROC_WRAP_TOP_STRAP_STATUSr_ENUM BCM53570_A0_IPROC_WRAP_TOP_STRAP_STATUSr_ENUM
#define IPROC_WRAP_TOP_STRAP_STATUS_1r_ENUM BCM53570_A0_IPROC_WRAP_TOP_STRAP_STATUS_1r_ENUM
#define IPROC_WRAP_TS_INT_STATUSr_ENUM BCM53570_A0_IPROC_WRAP_TS_INT_STATUSr_ENUM
#define IPROC_WRAP_USB2_PHY_AFE_TSTr_ENUM BCM53570_A0_IPROC_WRAP_USB2_PHY_AFE_TSTr_ENUM
#define IPROC_WRAP_USBPHY_CTRL_0r_ENUM BCM53570_A0_IPROC_WRAP_USBPHY_CTRL_0r_ENUM
#define IPROC_WRAP_USBPHY_CTRL_1r_ENUM BCM53570_A0_IPROC_WRAP_USBPHY_CTRL_1r_ENUM
#define IPROC_WRAP_USBPHY_CTRL_2r_ENUM BCM53570_A0_IPROC_WRAP_USBPHY_CTRL_2r_ENUM
#define IPROC_WRAP_USBPHY_CTRL_3r_ENUM BCM53570_A0_IPROC_WRAP_USBPHY_CTRL_3r_ENUM
#define IPROC_WRAP_USBPHY_CTRL_4r_ENUM BCM53570_A0_IPROC_WRAP_USBPHY_CTRL_4r_ENUM
#define IPROC_WRAP_XGPLL_SSC_CTRL0r_ENUM BCM53570_A0_IPROC_WRAP_XGPLL_SSC_CTRL0r_ENUM
#define IPROC_WRAP_XGPLL_SSC_CTRL1r_ENUM BCM53570_A0_IPROC_WRAP_XGPLL_SSC_CTRL1r_ENUM
#define IPROC_WRAP_XGPLL_SSC_STATUSr_ENUM BCM53570_A0_IPROC_WRAP_XGPLL_SSC_STATUSr_ENUM
#define IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM BCM53570_A0_IPV4_IN_IPV6_PREFIX_MATCH_TABLEm_ENUM
#define IPV6_MIN_FRAG_SIZEr_ENUM BCM53570_A0_IPV6_MIN_FRAG_SIZEr_ENUM
#define IPV6_PROXY_ENABLE_TABLEm_ENUM BCM53570_A0_IPV6_PROXY_ENABLE_TABLEm_ENUM
#define IP_TO_CMICM_CREDIT_TRANSFERr_ENUM BCM53570_A0_IP_TO_CMICM_CREDIT_TRANSFERr_ENUM
#define IP_TO_INT_CN_MAPPINGm_ENUM BCM53570_A0_IP_TO_INT_CN_MAPPINGm_ENUM
#define IUNHGIr_ENUM BCM53570_A0_IUNHGIr_ENUM
#define IUNKNOWN_MCAST_BLOCK_MASK_HI_64r_ENUM BCM53570_A0_IUNKNOWN_MCAST_BLOCK_MASK_HI_64r_ENUM
#define IUNKNOWN_MCAST_BLOCK_MASK_LO_64r_ENUM BCM53570_A0_IUNKNOWN_MCAST_BLOCK_MASK_LO_64r_ENUM
#define IUNKNOWN_UCAST_BLOCK_MASK_HI_64r_ENUM BCM53570_A0_IUNKNOWN_UCAST_BLOCK_MASK_HI_64r_ENUM
#define IUNKNOWN_UCAST_BLOCK_MASK_LO_64r_ENUM BCM53570_A0_IUNKNOWN_UCAST_BLOCK_MASK_LO_64r_ENUM
#define IUNKOPCr_ENUM BCM53570_A0_IUNKOPCr_ENUM
#define KNOWN_MCAST_BLOCK_MASK_HIr_ENUM BCM53570_A0_KNOWN_MCAST_BLOCK_MASK_HIr_ENUM
#define KNOWN_MCAST_BLOCK_MASK_LOr_ENUM BCM53570_A0_KNOWN_MCAST_BLOCK_MASK_LOr_ENUM
#define L2MCm_ENUM BCM53570_A0_L2MCm_ENUM
#define L2MC_DBGCTRLr_ENUM BCM53570_A0_L2MC_DBGCTRLr_ENUM
#define L2MC_PARITY_CONTROLr_ENUM BCM53570_A0_L2MC_PARITY_CONTROLr_ENUM
#define L2MC_PARITY_STATUSr_ENUM BCM53570_A0_L2MC_PARITY_STATUSr_ENUM
#define L2Xm_ENUM BCM53570_A0_L2Xm_ENUM
#define L2_128_OVF_LEARNED_CNTr_ENUM BCM53570_A0_L2_128_OVF_LEARNED_CNTr_ENUM
#define L2_AGE_DEBUGr_ENUM BCM53570_A0_L2_AGE_DEBUGr_ENUM
#define L2_AGE_DEBUG_2r_ENUM BCM53570_A0_L2_AGE_DEBUG_2r_ENUM
#define L2_AGE_TIMERr_ENUM BCM53570_A0_L2_AGE_TIMERr_ENUM
#define L2_AUX_HASH_CONTROLr_ENUM BCM53570_A0_L2_AUX_HASH_CONTROLr_ENUM
#define L2_ENTRY_COLLISION_CNTr_ENUM BCM53570_A0_L2_ENTRY_COLLISION_CNTr_ENUM
#define L2_ENTRY_DBGCTRL_0r_ENUM BCM53570_A0_L2_ENTRY_DBGCTRL_0r_ENUM
#define L2_ENTRY_DBGCTRL_1r_ENUM BCM53570_A0_L2_ENTRY_DBGCTRL_1r_ENUM
#define L2_ENTRY_DBGCTRL_2r_ENUM BCM53570_A0_L2_ENTRY_DBGCTRL_2r_ENUM
#define L2_ENTRY_DBGCTRL_3r_ENUM BCM53570_A0_L2_ENTRY_DBGCTRL_3r_ENUM
#define L2_ENTRY_DBGCTRL_4r_ENUM BCM53570_A0_L2_ENTRY_DBGCTRL_4r_ENUM
#define L2_ENTRY_DBGCTRL_5r_ENUM BCM53570_A0_L2_ENTRY_DBGCTRL_5r_ENUM
#define L2_ENTRY_DBGCTRL_6r_ENUM BCM53570_A0_L2_ENTRY_DBGCTRL_6r_ENUM
#define L2_ENTRY_DBGCTRL_7r_ENUM BCM53570_A0_L2_ENTRY_DBGCTRL_7r_ENUM
#define L2_ENTRY_LEARNED_CNTr_ENUM BCM53570_A0_L2_ENTRY_LEARNED_CNTr_ENUM
#define L2_ENTRY_NO_LEARN_STATUSr_ENUM BCM53570_A0_L2_ENTRY_NO_LEARN_STATUSr_ENUM
#define L2_ENTRY_ONLYm_ENUM BCM53570_A0_L2_ENTRY_ONLYm_ENUM
#define L2_ENTRY_OVERFLOWm_ENUM BCM53570_A0_L2_ENTRY_OVERFLOWm_ENUM
#define L2_ENTRY_OVF_NO_LEARN_STATUSr_ENUM BCM53570_A0_L2_ENTRY_OVF_NO_LEARN_STATUSr_ENUM
#define L2_ENTRY_PARITY_CONTROLr_ENUM BCM53570_A0_L2_ENTRY_PARITY_CONTROLr_ENUM
#define L2_ENTRY_PARITY_STATUSr_ENUM BCM53570_A0_L2_ENTRY_PARITY_STATUSr_ENUM
#define L2_ENTRY_PARITY_STATUS_0r_ENUM BCM53570_A0_L2_ENTRY_PARITY_STATUS_0r_ENUM
#define L2_ENTRY_PARITY_STATUS_1r_ENUM BCM53570_A0_L2_ENTRY_PARITY_STATUS_1r_ENUM
#define L2_HITDA_ONLYm_ENUM BCM53570_A0_L2_HITDA_ONLYm_ENUM
#define L2_HITSA_ONLYm_ENUM BCM53570_A0_L2_HITSA_ONLYm_ENUM
#define L2_HIT_DBGCTRL_0r_ENUM BCM53570_A0_L2_HIT_DBGCTRL_0r_ENUM
#define L2_HIT_DBGCTRL_1r_ENUM BCM53570_A0_L2_HIT_DBGCTRL_1r_ENUM
#define L2_LEARN_CONTROLr_ENUM BCM53570_A0_L2_LEARN_CONTROLr_ENUM
#define L2_MOD_FIFOm_ENUM BCM53570_A0_L2_MOD_FIFOm_ENUM
#define L2_MOD_FIFO_CNTr_ENUM BCM53570_A0_L2_MOD_FIFO_CNTr_ENUM
#define L2_MOD_FIFO_DBGCTRLr_ENUM BCM53570_A0_L2_MOD_FIFO_DBGCTRLr_ENUM
#define L2_MOD_FIFO_RD_PTRr_ENUM BCM53570_A0_L2_MOD_FIFO_RD_PTRr_ENUM
#define L2_MOD_FIFO_WR_PTRr_ENUM BCM53570_A0_L2_MOD_FIFO_WR_PTRr_ENUM
#define L2_NON_LEARNED_MESSAGE_MACSAr_ENUM BCM53570_A0_L2_NON_LEARNED_MESSAGE_MACSAr_ENUM
#define L2_NON_LEARNED_MESSAGE_VLAN_PORTr_ENUM BCM53570_A0_L2_NON_LEARNED_MESSAGE_VLAN_PORTr_ENUM
#define L2_USER_ENTRYm_ENUM BCM53570_A0_L2_USER_ENTRYm_ENUM
#define L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM BCM53570_A0_L2_USER_ENTRY_CAM_BIST_CONFIGr_ENUM
#define L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM BCM53570_A0_L2_USER_ENTRY_CAM_BIST_DBGCTRLr_ENUM
#define L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM BCM53570_A0_L2_USER_ENTRY_CAM_BIST_DBG_DATAr_ENUM
#define L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM BCM53570_A0_L2_USER_ENTRY_CAM_BIST_STATUSr_ENUM
#define L2_USER_ENTRY_CAM_DBGCTRLr_ENUM BCM53570_A0_L2_USER_ENTRY_CAM_DBGCTRLr_ENUM
#define L2_USER_ENTRY_DATA_DBGCTRLr_ENUM BCM53570_A0_L2_USER_ENTRY_DATA_DBGCTRLr_ENUM
#define L2_USER_ENTRY_DATA_ONLYm_ENUM BCM53570_A0_L2_USER_ENTRY_DATA_ONLYm_ENUM
#define L2_USER_ENTRY_DATA_ONLY_PARITY_CONTROLr_ENUM BCM53570_A0_L2_USER_ENTRY_DATA_ONLY_PARITY_CONTROLr_ENUM
#define L2_USER_ENTRY_DATA_ONLY_PARITY_STATUSr_ENUM BCM53570_A0_L2_USER_ENTRY_DATA_ONLY_PARITY_STATUSr_ENUM
#define L2_USER_ENTRY_ONLYm_ENUM BCM53570_A0_L2_USER_ENTRY_ONLYm_ENUM
#define L3MC_DBGCTRLr_ENUM BCM53570_A0_L3MC_DBGCTRLr_ENUM
#define L3_AUX_HASH_CONTROLr_ENUM BCM53570_A0_L3_AUX_HASH_CONTROLr_ENUM
#define L3_DEFIPm_ENUM BCM53570_A0_L3_DEFIPm_ENUM
#define L3_DEFIP_CAM_BIST_CONFIGr_ENUM BCM53570_A0_L3_DEFIP_CAM_BIST_CONFIGr_ENUM
#define L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM BCM53570_A0_L3_DEFIP_CAM_BIST_DBGCTRLr_ENUM
#define L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM BCM53570_A0_L3_DEFIP_CAM_BIST_DBG_DATAr_ENUM
#define L3_DEFIP_CAM_BIST_STATUSr_ENUM BCM53570_A0_L3_DEFIP_CAM_BIST_STATUSr_ENUM
#define L3_DEFIP_CAM_DBGCTRL0r_ENUM BCM53570_A0_L3_DEFIP_CAM_DBGCTRL0r_ENUM
#define L3_DEFIP_CAM_DBGCTRL1r_ENUM BCM53570_A0_L3_DEFIP_CAM_DBGCTRL1r_ENUM
#define L3_DEFIP_CAM_DBGCTRL2r_ENUM BCM53570_A0_L3_DEFIP_CAM_DBGCTRL2r_ENUM
#define L3_DEFIP_CAM_ENABLEr_ENUM BCM53570_A0_L3_DEFIP_CAM_ENABLEr_ENUM
#define L3_DEFIP_DATA_DBGCTRLr_ENUM BCM53570_A0_L3_DEFIP_DATA_DBGCTRLr_ENUM
#define L3_DEFIP_DATA_ONLYm_ENUM BCM53570_A0_L3_DEFIP_DATA_ONLYm_ENUM
#define L3_DEFIP_HIT_ONLYm_ENUM BCM53570_A0_L3_DEFIP_HIT_ONLYm_ENUM
#define L3_DEFIP_ONLYm_ENUM BCM53570_A0_L3_DEFIP_ONLYm_ENUM
#define L3_DEFIP_PARITY_CONTROLr_ENUM BCM53570_A0_L3_DEFIP_PARITY_CONTROLr_ENUM
#define L3_DEFIP_PARITY_STATUSr_ENUM BCM53570_A0_L3_DEFIP_PARITY_STATUSr_ENUM
#define L3_ECMPm_ENUM BCM53570_A0_L3_ECMPm_ENUM
#define L3_ECMP_COUNTm_ENUM BCM53570_A0_L3_ECMP_COUNTm_ENUM
#define L3_ECMP_GROUP_PARITY_CONTROLr_ENUM BCM53570_A0_L3_ECMP_GROUP_PARITY_CONTROLr_ENUM
#define L3_ECMP_GROUP_PARITY_STATUSr_ENUM BCM53570_A0_L3_ECMP_GROUP_PARITY_STATUSr_ENUM
#define L3_ECMP_PARITY_CONTROLr_ENUM BCM53570_A0_L3_ECMP_PARITY_CONTROLr_ENUM
#define L3_ECMP_PARITY_STATUSr_ENUM BCM53570_A0_L3_ECMP_PARITY_STATUSr_ENUM
#define L3_ENTRY_DBGCTRL00r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL00r_ENUM
#define L3_ENTRY_DBGCTRL01r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL01r_ENUM
#define L3_ENTRY_DBGCTRL10r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL10r_ENUM
#define L3_ENTRY_DBGCTRL11r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL11r_ENUM
#define L3_ENTRY_DBGCTRL20r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL20r_ENUM
#define L3_ENTRY_DBGCTRL21r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL21r_ENUM
#define L3_ENTRY_DBGCTRL30r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL30r_ENUM
#define L3_ENTRY_DBGCTRL31r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL31r_ENUM
#define L3_ENTRY_DBGCTRL40r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL40r_ENUM
#define L3_ENTRY_DBGCTRL41r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL41r_ENUM
#define L3_ENTRY_DBGCTRL50r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL50r_ENUM
#define L3_ENTRY_DBGCTRL51r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL51r_ENUM
#define L3_ENTRY_DBGCTRL60r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL60r_ENUM
#define L3_ENTRY_DBGCTRL61r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL61r_ENUM
#define L3_ENTRY_DBGCTRL70r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL70r_ENUM
#define L3_ENTRY_DBGCTRL71r_ENUM BCM53570_A0_L3_ENTRY_DBGCTRL71r_ENUM
#define L3_ENTRY_HIT_ONLYm_ENUM BCM53570_A0_L3_ENTRY_HIT_ONLYm_ENUM
#define L3_ENTRY_IPV4_MULTICASTm_ENUM BCM53570_A0_L3_ENTRY_IPV4_MULTICASTm_ENUM
#define L3_ENTRY_IPV4_UNICASTm_ENUM BCM53570_A0_L3_ENTRY_IPV4_UNICASTm_ENUM
#define L3_ENTRY_IPV6_MULTICASTm_ENUM BCM53570_A0_L3_ENTRY_IPV6_MULTICASTm_ENUM
#define L3_ENTRY_IPV6_UNICASTm_ENUM BCM53570_A0_L3_ENTRY_IPV6_UNICASTm_ENUM
#define L3_ENTRY_ONLYm_ENUM BCM53570_A0_L3_ENTRY_ONLYm_ENUM
#define L3_ENTRY_PARITY_CONTROLr_ENUM BCM53570_A0_L3_ENTRY_PARITY_CONTROLr_ENUM
#define L3_ENTRY_PARITY_STATUSr_ENUM BCM53570_A0_L3_ENTRY_PARITY_STATUSr_ENUM
#define L3_ENTRY_PARITY_STATUS_0r_ENUM BCM53570_A0_L3_ENTRY_PARITY_STATUS_0r_ENUM
#define L3_ENTRY_PARITY_STATUS_1r_ENUM BCM53570_A0_L3_ENTRY_PARITY_STATUS_1r_ENUM
#define L3_ENTRY_VALID_ONLYm_ENUM BCM53570_A0_L3_ENTRY_VALID_ONLYm_ENUM
#define L3_IIFm_ENUM BCM53570_A0_L3_IIFm_ENUM
#define L3_IIF_DBGCTRLr_ENUM BCM53570_A0_L3_IIF_DBGCTRLr_ENUM
#define L3_IIF_PARITY_CONTROLr_ENUM BCM53570_A0_L3_IIF_PARITY_CONTROLr_ENUM
#define L3_IIF_PARITY_STATUSr_ENUM BCM53570_A0_L3_IIF_PARITY_STATUSr_ENUM
#define L3_IPMCm_ENUM BCM53570_A0_L3_IPMCm_ENUM
#define L3_IPMC_1m_ENUM BCM53570_A0_L3_IPMC_1m_ENUM
#define L3_IPMC_1_PARITY_CONTROLr_ENUM BCM53570_A0_L3_IPMC_1_PARITY_CONTROLr_ENUM
#define L3_IPMC_1_PARITY_STATUSr_ENUM BCM53570_A0_L3_IPMC_1_PARITY_STATUSr_ENUM
#define L3_IPMC_PARITY_CONTROLr_ENUM BCM53570_A0_L3_IPMC_PARITY_CONTROLr_ENUM
#define L3_IPMC_PARITY_STATUSr_ENUM BCM53570_A0_L3_IPMC_PARITY_STATUSr_ENUM
#define L3_MTU_VALUESm_ENUM BCM53570_A0_L3_MTU_VALUESm_ENUM
#define L3_MTU_VALUES_PARITY_CONTROLr_ENUM BCM53570_A0_L3_MTU_VALUES_PARITY_CONTROLr_ENUM
#define L3_MTU_VALUES_PARITY_STATUSr_ENUM BCM53570_A0_L3_MTU_VALUES_PARITY_STATUSr_ENUM
#define L3_TUNNEL_CAM_BIST_CONFIGr_ENUM BCM53570_A0_L3_TUNNEL_CAM_BIST_CONFIGr_ENUM
#define L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM BCM53570_A0_L3_TUNNEL_CAM_BIST_DBG_DATAr_ENUM
#define L3_TUNNEL_CAM_BIST_STATUSr_ENUM BCM53570_A0_L3_TUNNEL_CAM_BIST_STATUSr_ENUM
#define L3_TUNNEL_CAM_DBGCTRLr_ENUM BCM53570_A0_L3_TUNNEL_CAM_DBGCTRLr_ENUM
#define L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr_ENUM BCM53570_A0_L3_TUNNEL_DATA_ONLY_PARITY_CONTROLr_ENUM
#define L3_TUNNEL_DATA_ONLY_PARITY_STATUSr_ENUM BCM53570_A0_L3_TUNNEL_DATA_ONLY_PARITY_STATUSr_ENUM
#define LINK_LOCAL_MAC_ADDRESSm_ENUM BCM53570_A0_LINK_LOCAL_MAC_ADDRESSm_ENUM
#define LINK_STATUS_HIr_ENUM BCM53570_A0_LINK_STATUS_HIr_ENUM
#define LINK_STATUS_LOr_ENUM BCM53570_A0_LINK_STATUS_LOr_ENUM
#define LMEPm_ENUM BCM53570_A0_LMEPm_ENUM
#define LMEP_COMMONr_ENUM BCM53570_A0_LMEP_COMMONr_ENUM
#define LMEP_DAm_ENUM BCM53570_A0_LMEP_DAm_ENUM
#define LMEP_DA_PARITY_CONTROLr_ENUM BCM53570_A0_LMEP_DA_PARITY_CONTROLr_ENUM
#define LMEP_DA_PARITY_STATUSr_ENUM BCM53570_A0_LMEP_DA_PARITY_STATUSr_ENUM
#define LMEP_PARITY_CONTROLr_ENUM BCM53570_A0_LMEP_PARITY_CONTROLr_ENUM
#define LMEP_PARITY_STATUSr_ENUM BCM53570_A0_LMEP_PARITY_STATUSr_ENUM
#define LOCAL_SW_DISABLE_CTRLr_ENUM BCM53570_A0_LOCAL_SW_DISABLE_CTRLr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_HIr_ENUM BCM53570_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_HIr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_LOr_ENUM BCM53570_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_LOr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_HIr_ENUM BCM53570_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_HIr_ENUM
#define LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_LOr_ENUM BCM53570_A0_LOCAL_SW_DISABLE_DEFAULT_PBM_MIRR_LOr_ENUM
#define LPORT_TABm_ENUM BCM53570_A0_LPORT_TABm_ENUM
#define LPORT_TABLE_ECC_CONTROLr_ENUM BCM53570_A0_LPORT_TABLE_ECC_CONTROLr_ENUM
#define LPORT_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_LPORT_TABLE_ECC_STATUS_INTRr_ENUM
#define LPORT_TABLE_PARITY_STATUSr_ENUM BCM53570_A0_LPORT_TABLE_PARITY_STATUSr_ENUM
#define LWMCOSCELLSETLIMITr_ENUM BCM53570_A0_LWMCOSCELLSETLIMITr_ENUM
#define LWMCOSCELLSETLIMIT_QLAYERr_ENUM BCM53570_A0_LWMCOSCELLSETLIMIT_QLAYERr_ENUM
#define MACr_ENUM BCM53570_A0_MACr_ENUM
#define MACMERGERHOLDCOUNTr_ENUM BCM53570_A0_MACMERGERHOLDCOUNTr_ENUM
#define MACSEC_CNTRLr_ENUM BCM53570_A0_MACSEC_CNTRLr_ENUM
#define MACSEC_PROG_TX_CRCr_ENUM BCM53570_A0_MACSEC_PROG_TX_CRCr_ENUM
#define MAC_0r_ENUM BCM53570_A0_MAC_0r_ENUM
#define MAC_1r_ENUM BCM53570_A0_MAC_1r_ENUM
#define MAC_BLOCKm_ENUM BCM53570_A0_MAC_BLOCKm_ENUM
#define MAC_BLOCK_TABLE_PARITY_CONTROLr_ENUM BCM53570_A0_MAC_BLOCK_TABLE_PARITY_CONTROLr_ENUM
#define MAC_BLOCK_TABLE_PARITY_STATUSr_ENUM BCM53570_A0_MAC_BLOCK_TABLE_PARITY_STATUSr_ENUM
#define MAC_LIMIT_RAM_DBGCTRL_0r_ENUM BCM53570_A0_MAC_LIMIT_RAM_DBGCTRL_0r_ENUM
#define MAC_LIMIT_RAM_DBGCTRL_1r_ENUM BCM53570_A0_MAC_LIMIT_RAM_DBGCTRL_1r_ENUM
#define MAC_MEM_CTRLr_ENUM BCM53570_A0_MAC_MEM_CTRLr_ENUM
#define MAC_MERGE_CLEAR_STATUSr_ENUM BCM53570_A0_MAC_MERGE_CLEAR_STATUSr_ENUM
#define MAC_MERGE_CONFIGr_ENUM BCM53570_A0_MAC_MERGE_CONFIGr_ENUM
#define MAC_MERGE_DEBUG_COUNTERS_DONE_STATUSr_ENUM BCM53570_A0_MAC_MERGE_DEBUG_COUNTERS_DONE_STATUSr_ENUM
#define MAC_MERGE_FRG_CNT_CONFIGr_ENUM BCM53570_A0_MAC_MERGE_FRG_CNT_CONFIGr_ENUM
#define MAC_MERGE_MFRM_CONFIGr_ENUM BCM53570_A0_MAC_MERGE_MFRM_CONFIGr_ENUM
#define MAC_MERGE_RX_DEBUG_COUNTERS_CONFIG_0r_ENUM BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_CONFIG_0r_ENUM
#define MAC_MERGE_RX_DEBUG_COUNTERS_CONFIG_1r_ENUM BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_CONFIG_1r_ENUM
#define MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_0r_ENUM BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_0r_ENUM
#define MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_1r_ENUM BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_1r_ENUM
#define MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_2r_ENUM BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_2r_ENUM
#define MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_3r_ENUM BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_3r_ENUM
#define MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_4r_ENUM BCM53570_A0_MAC_MERGE_RX_DEBUG_COUNTERS_STATUS_4r_ENUM
#define MAC_MERGE_RX_TIMEOUT_CONFIGr_ENUM BCM53570_A0_MAC_MERGE_RX_TIMEOUT_CONFIGr_ENUM
#define MAC_MERGE_SMD_CONFIG_0r_ENUM BCM53570_A0_MAC_MERGE_SMD_CONFIG_0r_ENUM
#define MAC_MERGE_SMD_CONFIG_1r_ENUM BCM53570_A0_MAC_MERGE_SMD_CONFIG_1r_ENUM
#define MAC_MERGE_SMD_CONFIG_2r_ENUM BCM53570_A0_MAC_MERGE_SMD_CONFIG_2r_ENUM
#define MAC_MERGE_STATUSr_ENUM BCM53570_A0_MAC_MERGE_STATUSr_ENUM
#define MAC_MERGE_TX_DEBUG_COUNTERS_CONFIG_0r_ENUM BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_CONFIG_0r_ENUM
#define MAC_MERGE_TX_DEBUG_COUNTERS_CONFIG_1r_ENUM BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_CONFIG_1r_ENUM
#define MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_0r_ENUM BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_0r_ENUM
#define MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_1r_ENUM BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_1r_ENUM
#define MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_2r_ENUM BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_2r_ENUM
#define MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_3r_ENUM BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_3r_ENUM
#define MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_4r_ENUM BCM53570_A0_MAC_MERGE_TX_DEBUG_COUNTERS_STATUS_4r_ENUM
#define MAC_MERGE_VERIFY_STATEr_ENUM BCM53570_A0_MAC_MERGE_VERIFY_STATEr_ENUM
#define MAC_MODEr_ENUM BCM53570_A0_MAC_MODEr_ENUM
#define MAC_PFC_DAr_ENUM BCM53570_A0_MAC_PFC_DAr_ENUM
#define MAC_PFC_DA_0r_ENUM BCM53570_A0_MAC_PFC_DA_0r_ENUM
#define MAC_PFC_DA_1r_ENUM BCM53570_A0_MAC_PFC_DA_1r_ENUM
#define MAC_PFC_OPCODEr_ENUM BCM53570_A0_MAC_PFC_OPCODEr_ENUM
#define MAC_PFC_REFRESH_CTRLr_ENUM BCM53570_A0_MAC_PFC_REFRESH_CTRLr_ENUM
#define MAC_PFC_TYPEr_ENUM BCM53570_A0_MAC_PFC_TYPEr_ENUM
#define MAC_SPAREr_ENUM BCM53570_A0_MAC_SPAREr_ENUM
#define MAC_SPARE0r_ENUM BCM53570_A0_MAC_SPARE0r_ENUM
#define MAC_SPARE1r_ENUM BCM53570_A0_MAC_SPARE1r_ENUM
#define MAID_REDUCTIONm_ENUM BCM53570_A0_MAID_REDUCTIONm_ENUM
#define MAID_REDUCTION_PARITY_CONTROLr_ENUM BCM53570_A0_MAID_REDUCTION_PARITY_CONTROLr_ENUM
#define MAID_REDUCTION_PARITY_STATUSr_ENUM BCM53570_A0_MAID_REDUCTION_PARITY_STATUSr_ENUM
#define MAXBUCKETMEMDEBUGr_ENUM BCM53570_A0_MAXBUCKETMEMDEBUGr_ENUM
#define MAXBUCKET_FLAGr_ENUM BCM53570_A0_MAXBUCKET_FLAGr_ENUM
#define MAXBUCKET_FLAG_QGROUPr_ENUM BCM53570_A0_MAXBUCKET_FLAG_QGROUPr_ENUM
#define MAXBUCKET_FLAG_QLAYERr_ENUM BCM53570_A0_MAXBUCKET_FLAG_QLAYERr_ENUM
#define MA_INDEXm_ENUM BCM53570_A0_MA_INDEXm_ENUM
#define MA_INDEX_PARITY_CONTROLr_ENUM BCM53570_A0_MA_INDEX_PARITY_CONTROLr_ENUM
#define MA_INDEX_PARITY_STATUSr_ENUM BCM53570_A0_MA_INDEX_PARITY_STATUSr_ENUM
#define MA_STATEm_ENUM BCM53570_A0_MA_STATEm_ENUM
#define MA_STATE_PARITY_CONTROLr_ENUM BCM53570_A0_MA_STATE_PARITY_CONTROLr_ENUM
#define MA_STATE_PARITY_STATUSr_ENUM BCM53570_A0_MA_STATE_PARITY_STATUSr_ENUM
#define MC_CONTROL_1r_ENUM BCM53570_A0_MC_CONTROL_1r_ENUM
#define MC_CONTROL_2r_ENUM BCM53570_A0_MC_CONTROL_2r_ENUM
#define MC_CONTROL_3r_ENUM BCM53570_A0_MC_CONTROL_3r_ENUM
#define MC_CONTROL_4r_ENUM BCM53570_A0_MC_CONTROL_4r_ENUM
#define MEMFAILINTMASKr_ENUM BCM53570_A0_MEMFAILINTMASKr_ENUM
#define MEMFAILINTSTATUSr_ENUM BCM53570_A0_MEMFAILINTSTATUSr_ENUM
#define MEMFAILINT_CLRr_ENUM BCM53570_A0_MEMFAILINT_CLRr_ENUM
#define MEMPDACTRr_ENUM BCM53570_A0_MEMPDACTRr_ENUM
#define MEM_CORRUPT_CTL_BITMAPr_ENUM BCM53570_A0_MEM_CORRUPT_CTL_BITMAPr_ENUM
#define MEM_ERR_CNT0r_ENUM BCM53570_A0_MEM_ERR_CNT0r_ENUM
#define METER_EGR_PORT_GRANr_ENUM BCM53570_A0_METER_EGR_PORT_GRANr_ENUM
#define METER_EGR_PORT_GRAN_0r_ENUM BCM53570_A0_METER_EGR_PORT_GRAN_0r_ENUM
#define METER_EGR_PORT_GRAN_1r_ENUM BCM53570_A0_METER_EGR_PORT_GRAN_1r_ENUM
#define METER_EGR_PORT_GRAN_2r_ENUM BCM53570_A0_METER_EGR_PORT_GRAN_2r_ENUM
#define METER_ING_PORT_GRANr_ENUM BCM53570_A0_METER_ING_PORT_GRANr_ENUM
#define METER_ING_PORT_GRAN_0r_ENUM BCM53570_A0_METER_ING_PORT_GRAN_0r_ENUM
#define METER_ING_PORT_GRAN_1r_ENUM BCM53570_A0_METER_ING_PORT_GRAN_1r_ENUM
#define METER_ING_PORT_GRAN_2r_ENUM BCM53570_A0_METER_ING_PORT_GRAN_2r_ENUM
#define METER_SOURCE_PRIORITYr_ENUM BCM53570_A0_METER_SOURCE_PRIORITYr_ENUM
#define MII_EEE_DELAY_ENTRY_TIMERr_ENUM BCM53570_A0_MII_EEE_DELAY_ENTRY_TIMERr_ENUM
#define MII_EEE_WAKE_TIMERr_ENUM BCM53570_A0_MII_EEE_WAKE_TIMERr_ENUM
#define MIML_ETYPEr_ENUM BCM53570_A0_MIML_ETYPEr_ENUM
#define MIML_TPIDr_ENUM BCM53570_A0_MIML_TPIDr_ENUM
#define MINBUCKETMEMDEBUGr_ENUM BCM53570_A0_MINBUCKETMEMDEBUGr_ENUM
#define MINBUCKET_FLAGr_ENUM BCM53570_A0_MINBUCKET_FLAGr_ENUM
#define MINBUCKET_FLAG_QGROUPr_ENUM BCM53570_A0_MINBUCKET_FLAG_QGROUPr_ENUM
#define MINBUCKET_FLAG_QLAYERr_ENUM BCM53570_A0_MINBUCKET_FLAG_QLAYERr_ENUM
#define MIRROR_CONTROLr_ENUM BCM53570_A0_MIRROR_CONTROLr_ENUM
#define MISCCONFIGr_ENUM BCM53570_A0_MISCCONFIGr_ENUM
#define MMUFLUSHCONTROLr_ENUM BCM53570_A0_MMUFLUSHCONTROLr_ENUM
#define MMUFLUSHCONTROL_0r_ENUM BCM53570_A0_MMUFLUSHCONTROL_0r_ENUM
#define MMUFLUSHCONTROL_1r_ENUM BCM53570_A0_MMUFLUSHCONTROL_1r_ENUM
#define MMUFLUSHCONTROL_2r_ENUM BCM53570_A0_MMUFLUSHCONTROL_2r_ENUM
#define MMUPORTENABLEr_ENUM BCM53570_A0_MMUPORTENABLEr_ENUM
#define MMUPORTENABLE_0r_ENUM BCM53570_A0_MMUPORTENABLE_0r_ENUM
#define MMUPORTENABLE_1r_ENUM BCM53570_A0_MMUPORTENABLE_1r_ENUM
#define MMUPORTENABLE_2r_ENUM BCM53570_A0_MMUPORTENABLE_2r_ENUM
#define MMUPORTTXENABLEr_ENUM BCM53570_A0_MMUPORTTXENABLEr_ENUM
#define MMUPORTTXENABLE_0r_ENUM BCM53570_A0_MMUPORTTXENABLE_0r_ENUM
#define MMUPORTTXENABLE_1r_ENUM BCM53570_A0_MMUPORTTXENABLE_1r_ENUM
#define MMUPORTTXENABLE_2r_ENUM BCM53570_A0_MMUPORTTXENABLE_2r_ENUM
#define MMU_AGING_CTRm_ENUM BCM53570_A0_MMU_AGING_CTRm_ENUM
#define MMU_AGING_EXPm_ENUM BCM53570_A0_MMU_AGING_EXPm_ENUM
#define MMU_ARB_TDM_TABLEm_ENUM BCM53570_A0_MMU_ARB_TDM_TABLEm_ENUM
#define MMU_CBPCELLHEADERm_ENUM BCM53570_A0_MMU_CBPCELLHEADERm_ENUM
#define MMU_CBPDATA0m_ENUM BCM53570_A0_MMU_CBPDATA0m_ENUM
#define MMU_CBPDATA1m_ENUM BCM53570_A0_MMU_CBPDATA1m_ENUM
#define MMU_CBPDATA2m_ENUM BCM53570_A0_MMU_CBPDATA2m_ENUM
#define MMU_CBPDATA3m_ENUM BCM53570_A0_MMU_CBPDATA3m_ENUM
#define MMU_CBPDATA4m_ENUM BCM53570_A0_MMU_CBPDATA4m_ENUM
#define MMU_CBPDATA5m_ENUM BCM53570_A0_MMU_CBPDATA5m_ENUM
#define MMU_CBPDATA6m_ENUM BCM53570_A0_MMU_CBPDATA6m_ENUM
#define MMU_CBPDATA7m_ENUM BCM53570_A0_MMU_CBPDATA7m_ENUM
#define MMU_CBPPKTHEADER0m_ENUM BCM53570_A0_MMU_CBPPKTHEADER0m_ENUM
#define MMU_CBPPKTHEADER1m_ENUM BCM53570_A0_MMU_CBPPKTHEADER1m_ENUM
#define MMU_CBPPKTHEADER2m_ENUM BCM53570_A0_MMU_CBPPKTHEADER2m_ENUM
#define MMU_CBPPKTHEADER_EXTm_ENUM BCM53570_A0_MMU_CBPPKTHEADER_EXTm_ENUM
#define MMU_CBP_CELL_LINKm_ENUM BCM53570_A0_MMU_CBP_CELL_LINKm_ENUM
#define MMU_CCPm_ENUM BCM53570_A0_MMU_CCPm_ENUM
#define MMU_CFAPm_ENUM BCM53570_A0_MMU_CFAPm_ENUM
#define MMU_FC_RX_ENr_ENUM BCM53570_A0_MMU_FC_RX_ENr_ENUM
#define MMU_FC_TX_ENr_ENUM BCM53570_A0_MMU_FC_TX_ENr_ENUM
#define MMU_GATE_CTL_TBL0_P10m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P10m_ENUM
#define MMU_GATE_CTL_TBL0_P11m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P11m_ENUM
#define MMU_GATE_CTL_TBL0_P12m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P12m_ENUM
#define MMU_GATE_CTL_TBL0_P13m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P13m_ENUM
#define MMU_GATE_CTL_TBL0_P14m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P14m_ENUM
#define MMU_GATE_CTL_TBL0_P15m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P15m_ENUM
#define MMU_GATE_CTL_TBL0_P16m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P16m_ENUM
#define MMU_GATE_CTL_TBL0_P17m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P17m_ENUM
#define MMU_GATE_CTL_TBL0_P18m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P18m_ENUM
#define MMU_GATE_CTL_TBL0_P19m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P19m_ENUM
#define MMU_GATE_CTL_TBL0_P2m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P2m_ENUM
#define MMU_GATE_CTL_TBL0_P20m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P20m_ENUM
#define MMU_GATE_CTL_TBL0_P21m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P21m_ENUM
#define MMU_GATE_CTL_TBL0_P22m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P22m_ENUM
#define MMU_GATE_CTL_TBL0_P23m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P23m_ENUM
#define MMU_GATE_CTL_TBL0_P24m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P24m_ENUM
#define MMU_GATE_CTL_TBL0_P25m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P25m_ENUM
#define MMU_GATE_CTL_TBL0_P26m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P26m_ENUM
#define MMU_GATE_CTL_TBL0_P27m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P27m_ENUM
#define MMU_GATE_CTL_TBL0_P28m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P28m_ENUM
#define MMU_GATE_CTL_TBL0_P29m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P29m_ENUM
#define MMU_GATE_CTL_TBL0_P3m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P3m_ENUM
#define MMU_GATE_CTL_TBL0_P30m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P30m_ENUM
#define MMU_GATE_CTL_TBL0_P31m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P31m_ENUM
#define MMU_GATE_CTL_TBL0_P32m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P32m_ENUM
#define MMU_GATE_CTL_TBL0_P33m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P33m_ENUM
#define MMU_GATE_CTL_TBL0_P34m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P34m_ENUM
#define MMU_GATE_CTL_TBL0_P35m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P35m_ENUM
#define MMU_GATE_CTL_TBL0_P36m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P36m_ENUM
#define MMU_GATE_CTL_TBL0_P37m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P37m_ENUM
#define MMU_GATE_CTL_TBL0_P38m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P38m_ENUM
#define MMU_GATE_CTL_TBL0_P39m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P39m_ENUM
#define MMU_GATE_CTL_TBL0_P4m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P4m_ENUM
#define MMU_GATE_CTL_TBL0_P40m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P40m_ENUM
#define MMU_GATE_CTL_TBL0_P41m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P41m_ENUM
#define MMU_GATE_CTL_TBL0_P42m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P42m_ENUM
#define MMU_GATE_CTL_TBL0_P43m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P43m_ENUM
#define MMU_GATE_CTL_TBL0_P44m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P44m_ENUM
#define MMU_GATE_CTL_TBL0_P45m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P45m_ENUM
#define MMU_GATE_CTL_TBL0_P46m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P46m_ENUM
#define MMU_GATE_CTL_TBL0_P47m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P47m_ENUM
#define MMU_GATE_CTL_TBL0_P48m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P48m_ENUM
#define MMU_GATE_CTL_TBL0_P49m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P49m_ENUM
#define MMU_GATE_CTL_TBL0_P5m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P5m_ENUM
#define MMU_GATE_CTL_TBL0_P50m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P50m_ENUM
#define MMU_GATE_CTL_TBL0_P51m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P51m_ENUM
#define MMU_GATE_CTL_TBL0_P52m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P52m_ENUM
#define MMU_GATE_CTL_TBL0_P53m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P53m_ENUM
#define MMU_GATE_CTL_TBL0_P54m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P54m_ENUM
#define MMU_GATE_CTL_TBL0_P55m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P55m_ENUM
#define MMU_GATE_CTL_TBL0_P56m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P56m_ENUM
#define MMU_GATE_CTL_TBL0_P57m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P57m_ENUM
#define MMU_GATE_CTL_TBL0_P58m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P58m_ENUM
#define MMU_GATE_CTL_TBL0_P59m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P59m_ENUM
#define MMU_GATE_CTL_TBL0_P6m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P6m_ENUM
#define MMU_GATE_CTL_TBL0_P60m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P60m_ENUM
#define MMU_GATE_CTL_TBL0_P61m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P61m_ENUM
#define MMU_GATE_CTL_TBL0_P62m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P62m_ENUM
#define MMU_GATE_CTL_TBL0_P63m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P63m_ENUM
#define MMU_GATE_CTL_TBL0_P64m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P64m_ENUM
#define MMU_GATE_CTL_TBL0_P65m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P65m_ENUM
#define MMU_GATE_CTL_TBL0_P7m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P7m_ENUM
#define MMU_GATE_CTL_TBL0_P8m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P8m_ENUM
#define MMU_GATE_CTL_TBL0_P9m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL0_P9m_ENUM
#define MMU_GATE_CTL_TBL1_P10m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P10m_ENUM
#define MMU_GATE_CTL_TBL1_P11m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P11m_ENUM
#define MMU_GATE_CTL_TBL1_P12m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P12m_ENUM
#define MMU_GATE_CTL_TBL1_P13m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P13m_ENUM
#define MMU_GATE_CTL_TBL1_P14m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P14m_ENUM
#define MMU_GATE_CTL_TBL1_P15m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P15m_ENUM
#define MMU_GATE_CTL_TBL1_P16m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P16m_ENUM
#define MMU_GATE_CTL_TBL1_P17m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P17m_ENUM
#define MMU_GATE_CTL_TBL1_P18m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P18m_ENUM
#define MMU_GATE_CTL_TBL1_P19m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P19m_ENUM
#define MMU_GATE_CTL_TBL1_P2m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P2m_ENUM
#define MMU_GATE_CTL_TBL1_P20m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P20m_ENUM
#define MMU_GATE_CTL_TBL1_P21m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P21m_ENUM
#define MMU_GATE_CTL_TBL1_P22m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P22m_ENUM
#define MMU_GATE_CTL_TBL1_P23m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P23m_ENUM
#define MMU_GATE_CTL_TBL1_P24m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P24m_ENUM
#define MMU_GATE_CTL_TBL1_P25m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P25m_ENUM
#define MMU_GATE_CTL_TBL1_P26m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P26m_ENUM
#define MMU_GATE_CTL_TBL1_P27m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P27m_ENUM
#define MMU_GATE_CTL_TBL1_P28m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P28m_ENUM
#define MMU_GATE_CTL_TBL1_P29m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P29m_ENUM
#define MMU_GATE_CTL_TBL1_P3m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P3m_ENUM
#define MMU_GATE_CTL_TBL1_P30m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P30m_ENUM
#define MMU_GATE_CTL_TBL1_P31m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P31m_ENUM
#define MMU_GATE_CTL_TBL1_P32m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P32m_ENUM
#define MMU_GATE_CTL_TBL1_P33m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P33m_ENUM
#define MMU_GATE_CTL_TBL1_P34m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P34m_ENUM
#define MMU_GATE_CTL_TBL1_P35m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P35m_ENUM
#define MMU_GATE_CTL_TBL1_P36m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P36m_ENUM
#define MMU_GATE_CTL_TBL1_P37m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P37m_ENUM
#define MMU_GATE_CTL_TBL1_P38m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P38m_ENUM
#define MMU_GATE_CTL_TBL1_P39m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P39m_ENUM
#define MMU_GATE_CTL_TBL1_P4m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P4m_ENUM
#define MMU_GATE_CTL_TBL1_P40m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P40m_ENUM
#define MMU_GATE_CTL_TBL1_P41m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P41m_ENUM
#define MMU_GATE_CTL_TBL1_P42m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P42m_ENUM
#define MMU_GATE_CTL_TBL1_P43m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P43m_ENUM
#define MMU_GATE_CTL_TBL1_P44m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P44m_ENUM
#define MMU_GATE_CTL_TBL1_P45m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P45m_ENUM
#define MMU_GATE_CTL_TBL1_P46m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P46m_ENUM
#define MMU_GATE_CTL_TBL1_P47m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P47m_ENUM
#define MMU_GATE_CTL_TBL1_P48m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P48m_ENUM
#define MMU_GATE_CTL_TBL1_P49m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P49m_ENUM
#define MMU_GATE_CTL_TBL1_P5m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P5m_ENUM
#define MMU_GATE_CTL_TBL1_P50m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P50m_ENUM
#define MMU_GATE_CTL_TBL1_P51m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P51m_ENUM
#define MMU_GATE_CTL_TBL1_P52m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P52m_ENUM
#define MMU_GATE_CTL_TBL1_P53m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P53m_ENUM
#define MMU_GATE_CTL_TBL1_P54m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P54m_ENUM
#define MMU_GATE_CTL_TBL1_P55m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P55m_ENUM
#define MMU_GATE_CTL_TBL1_P56m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P56m_ENUM
#define MMU_GATE_CTL_TBL1_P57m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P57m_ENUM
#define MMU_GATE_CTL_TBL1_P58m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P58m_ENUM
#define MMU_GATE_CTL_TBL1_P59m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P59m_ENUM
#define MMU_GATE_CTL_TBL1_P6m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P6m_ENUM
#define MMU_GATE_CTL_TBL1_P60m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P60m_ENUM
#define MMU_GATE_CTL_TBL1_P61m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P61m_ENUM
#define MMU_GATE_CTL_TBL1_P62m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P62m_ENUM
#define MMU_GATE_CTL_TBL1_P63m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P63m_ENUM
#define MMU_GATE_CTL_TBL1_P64m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P64m_ENUM
#define MMU_GATE_CTL_TBL1_P65m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P65m_ENUM
#define MMU_GATE_CTL_TBL1_P7m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P7m_ENUM
#define MMU_GATE_CTL_TBL1_P8m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P8m_ENUM
#define MMU_GATE_CTL_TBL1_P9m_ENUM BCM53570_A0_MMU_GATE_CTL_TBL1_P9m_ENUM
#define MMU_IPMC_GROUP_TBL10m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL10m_ENUM
#define MMU_IPMC_GROUP_TBL11m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL11m_ENUM
#define MMU_IPMC_GROUP_TBL12m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL12m_ENUM
#define MMU_IPMC_GROUP_TBL13m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL13m_ENUM
#define MMU_IPMC_GROUP_TBL14m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL14m_ENUM
#define MMU_IPMC_GROUP_TBL15m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL15m_ENUM
#define MMU_IPMC_GROUP_TBL16m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL16m_ENUM
#define MMU_IPMC_GROUP_TBL17m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL17m_ENUM
#define MMU_IPMC_GROUP_TBL18m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL18m_ENUM
#define MMU_IPMC_GROUP_TBL19m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL19m_ENUM
#define MMU_IPMC_GROUP_TBL2m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL2m_ENUM
#define MMU_IPMC_GROUP_TBL20m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL20m_ENUM
#define MMU_IPMC_GROUP_TBL21m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL21m_ENUM
#define MMU_IPMC_GROUP_TBL22m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL22m_ENUM
#define MMU_IPMC_GROUP_TBL23m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL23m_ENUM
#define MMU_IPMC_GROUP_TBL24m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL24m_ENUM
#define MMU_IPMC_GROUP_TBL25m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL25m_ENUM
#define MMU_IPMC_GROUP_TBL26m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL26m_ENUM
#define MMU_IPMC_GROUP_TBL27m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL27m_ENUM
#define MMU_IPMC_GROUP_TBL28m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL28m_ENUM
#define MMU_IPMC_GROUP_TBL29m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL29m_ENUM
#define MMU_IPMC_GROUP_TBL3m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL3m_ENUM
#define MMU_IPMC_GROUP_TBL30m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL30m_ENUM
#define MMU_IPMC_GROUP_TBL31m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL31m_ENUM
#define MMU_IPMC_GROUP_TBL32m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL32m_ENUM
#define MMU_IPMC_GROUP_TBL33m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL33m_ENUM
#define MMU_IPMC_GROUP_TBL34m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL34m_ENUM
#define MMU_IPMC_GROUP_TBL35m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL35m_ENUM
#define MMU_IPMC_GROUP_TBL36m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL36m_ENUM
#define MMU_IPMC_GROUP_TBL37m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL37m_ENUM
#define MMU_IPMC_GROUP_TBL38m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL38m_ENUM
#define MMU_IPMC_GROUP_TBL39m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL39m_ENUM
#define MMU_IPMC_GROUP_TBL4m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL4m_ENUM
#define MMU_IPMC_GROUP_TBL40m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL40m_ENUM
#define MMU_IPMC_GROUP_TBL41m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL41m_ENUM
#define MMU_IPMC_GROUP_TBL42m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL42m_ENUM
#define MMU_IPMC_GROUP_TBL43m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL43m_ENUM
#define MMU_IPMC_GROUP_TBL44m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL44m_ENUM
#define MMU_IPMC_GROUP_TBL45m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL45m_ENUM
#define MMU_IPMC_GROUP_TBL46m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL46m_ENUM
#define MMU_IPMC_GROUP_TBL47m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL47m_ENUM
#define MMU_IPMC_GROUP_TBL48m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL48m_ENUM
#define MMU_IPMC_GROUP_TBL49m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL49m_ENUM
#define MMU_IPMC_GROUP_TBL5m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL5m_ENUM
#define MMU_IPMC_GROUP_TBL50m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL50m_ENUM
#define MMU_IPMC_GROUP_TBL51m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL51m_ENUM
#define MMU_IPMC_GROUP_TBL52m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL52m_ENUM
#define MMU_IPMC_GROUP_TBL53m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL53m_ENUM
#define MMU_IPMC_GROUP_TBL54m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL54m_ENUM
#define MMU_IPMC_GROUP_TBL55m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL55m_ENUM
#define MMU_IPMC_GROUP_TBL56m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL56m_ENUM
#define MMU_IPMC_GROUP_TBL57m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL57m_ENUM
#define MMU_IPMC_GROUP_TBL58m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL58m_ENUM
#define MMU_IPMC_GROUP_TBL59m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL59m_ENUM
#define MMU_IPMC_GROUP_TBL6m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL6m_ENUM
#define MMU_IPMC_GROUP_TBL60m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL60m_ENUM
#define MMU_IPMC_GROUP_TBL61m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL61m_ENUM
#define MMU_IPMC_GROUP_TBL62m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL62m_ENUM
#define MMU_IPMC_GROUP_TBL63m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL63m_ENUM
#define MMU_IPMC_GROUP_TBL64m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL64m_ENUM
#define MMU_IPMC_GROUP_TBL65m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL65m_ENUM
#define MMU_IPMC_GROUP_TBL7m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL7m_ENUM
#define MMU_IPMC_GROUP_TBL8m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL8m_ENUM
#define MMU_IPMC_GROUP_TBL9m_ENUM BCM53570_A0_MMU_IPMC_GROUP_TBL9m_ENUM
#define MMU_IPMC_VLAN_TBLm_ENUM BCM53570_A0_MMU_IPMC_VLAN_TBLm_ENUM
#define MMU_LLFC_TX_CONFIGr_ENUM BCM53570_A0_MMU_LLFC_TX_CONFIGr_ENUM
#define MMU_MAX_BUCKET_QGROUPm_ENUM BCM53570_A0_MMU_MAX_BUCKET_QGROUPm_ENUM
#define MMU_MAX_BUCKET_QLAYERm_ENUM BCM53570_A0_MMU_MAX_BUCKET_QLAYERm_ENUM
#define MMU_MIN_BUCKET_QGROUPm_ENUM BCM53570_A0_MMU_MIN_BUCKET_QGROUPm_ENUM
#define MMU_MIN_BUCKET_QLAYERm_ENUM BCM53570_A0_MMU_MIN_BUCKET_QLAYERm_ENUM
#define MMU_MISC_STATUSr_ENUM BCM53570_A0_MMU_MISC_STATUSr_ENUM
#define MMU_PORT_PREEMPTION_CONFIGr_ENUM BCM53570_A0_MMU_PORT_PREEMPTION_CONFIGr_ENUM
#define MMU_PORT_TO_LOGIC_PORT_MAPPINGr_ENUM BCM53570_A0_MMU_PORT_TO_LOGIC_PORT_MAPPINGr_ENUM
#define MMU_PORT_TO_PHY_PORT_MAPPINGr_ENUM BCM53570_A0_MMU_PORT_TO_PHY_PORT_MAPPINGr_ENUM
#define MMU_STATUSr_ENUM BCM53570_A0_MMU_STATUSr_ENUM
#define MMU_TSN_DELAYr_ENUM BCM53570_A0_MMU_TSN_DELAYr_ENUM
#define MMU_WRED_AVG_QSIZEm_ENUM BCM53570_A0_MMU_WRED_AVG_QSIZEm_ENUM
#define MMU_WRED_AVG_QSIZE_QGROUPm_ENUM BCM53570_A0_MMU_WRED_AVG_QSIZE_QGROUPm_ENUM
#define MMU_WRED_CONFIGm_ENUM BCM53570_A0_MMU_WRED_CONFIGm_ENUM
#define MMU_WRED_CONFIG_QGROUPm_ENUM BCM53570_A0_MMU_WRED_CONFIG_QGROUPm_ENUM
#define MMU_WRED_DROP_PROFILE_GREENm_ENUM BCM53570_A0_MMU_WRED_DROP_PROFILE_GREENm_ENUM
#define MMU_WRED_DROP_PROFILE_REDm_ENUM BCM53570_A0_MMU_WRED_DROP_PROFILE_REDm_ENUM
#define MMU_WRED_DROP_PROFILE_YELLOWm_ENUM BCM53570_A0_MMU_WRED_DROP_PROFILE_YELLOWm_ENUM
#define MMU_WRED_MARK_PROFILE_GREENm_ENUM BCM53570_A0_MMU_WRED_MARK_PROFILE_GREENm_ENUM
#define MMU_WRED_MARK_PROFILE_REDm_ENUM BCM53570_A0_MMU_WRED_MARK_PROFILE_REDm_ENUM
#define MMU_WRED_MARK_PROFILE_YELLOWm_ENUM BCM53570_A0_MMU_WRED_MARK_PROFILE_YELLOWm_ENUM
#define MMU_WRED_MARK_THDm_ENUM BCM53570_A0_MMU_WRED_MARK_THDm_ENUM
#define MMU_XQ0m_ENUM BCM53570_A0_MMU_XQ0m_ENUM
#define MMU_XQ10m_ENUM BCM53570_A0_MMU_XQ10m_ENUM
#define MMU_XQ11m_ENUM BCM53570_A0_MMU_XQ11m_ENUM
#define MMU_XQ12m_ENUM BCM53570_A0_MMU_XQ12m_ENUM
#define MMU_XQ13m_ENUM BCM53570_A0_MMU_XQ13m_ENUM
#define MMU_XQ14m_ENUM BCM53570_A0_MMU_XQ14m_ENUM
#define MMU_XQ15m_ENUM BCM53570_A0_MMU_XQ15m_ENUM
#define MMU_XQ16m_ENUM BCM53570_A0_MMU_XQ16m_ENUM
#define MMU_XQ17m_ENUM BCM53570_A0_MMU_XQ17m_ENUM
#define MMU_XQ18m_ENUM BCM53570_A0_MMU_XQ18m_ENUM
#define MMU_XQ19m_ENUM BCM53570_A0_MMU_XQ19m_ENUM
#define MMU_XQ2m_ENUM BCM53570_A0_MMU_XQ2m_ENUM
#define MMU_XQ20m_ENUM BCM53570_A0_MMU_XQ20m_ENUM
#define MMU_XQ21m_ENUM BCM53570_A0_MMU_XQ21m_ENUM
#define MMU_XQ22m_ENUM BCM53570_A0_MMU_XQ22m_ENUM
#define MMU_XQ23m_ENUM BCM53570_A0_MMU_XQ23m_ENUM
#define MMU_XQ24m_ENUM BCM53570_A0_MMU_XQ24m_ENUM
#define MMU_XQ25m_ENUM BCM53570_A0_MMU_XQ25m_ENUM
#define MMU_XQ26m_ENUM BCM53570_A0_MMU_XQ26m_ENUM
#define MMU_XQ27m_ENUM BCM53570_A0_MMU_XQ27m_ENUM
#define MMU_XQ28m_ENUM BCM53570_A0_MMU_XQ28m_ENUM
#define MMU_XQ29m_ENUM BCM53570_A0_MMU_XQ29m_ENUM
#define MMU_XQ3m_ENUM BCM53570_A0_MMU_XQ3m_ENUM
#define MMU_XQ30m_ENUM BCM53570_A0_MMU_XQ30m_ENUM
#define MMU_XQ31m_ENUM BCM53570_A0_MMU_XQ31m_ENUM
#define MMU_XQ32m_ENUM BCM53570_A0_MMU_XQ32m_ENUM
#define MMU_XQ33m_ENUM BCM53570_A0_MMU_XQ33m_ENUM
#define MMU_XQ34m_ENUM BCM53570_A0_MMU_XQ34m_ENUM
#define MMU_XQ35m_ENUM BCM53570_A0_MMU_XQ35m_ENUM
#define MMU_XQ36m_ENUM BCM53570_A0_MMU_XQ36m_ENUM
#define MMU_XQ37m_ENUM BCM53570_A0_MMU_XQ37m_ENUM
#define MMU_XQ38m_ENUM BCM53570_A0_MMU_XQ38m_ENUM
#define MMU_XQ39m_ENUM BCM53570_A0_MMU_XQ39m_ENUM
#define MMU_XQ4m_ENUM BCM53570_A0_MMU_XQ4m_ENUM
#define MMU_XQ40m_ENUM BCM53570_A0_MMU_XQ40m_ENUM
#define MMU_XQ41m_ENUM BCM53570_A0_MMU_XQ41m_ENUM
#define MMU_XQ42m_ENUM BCM53570_A0_MMU_XQ42m_ENUM
#define MMU_XQ43m_ENUM BCM53570_A0_MMU_XQ43m_ENUM
#define MMU_XQ44m_ENUM BCM53570_A0_MMU_XQ44m_ENUM
#define MMU_XQ45m_ENUM BCM53570_A0_MMU_XQ45m_ENUM
#define MMU_XQ46m_ENUM BCM53570_A0_MMU_XQ46m_ENUM
#define MMU_XQ47m_ENUM BCM53570_A0_MMU_XQ47m_ENUM
#define MMU_XQ48m_ENUM BCM53570_A0_MMU_XQ48m_ENUM
#define MMU_XQ49m_ENUM BCM53570_A0_MMU_XQ49m_ENUM
#define MMU_XQ5m_ENUM BCM53570_A0_MMU_XQ5m_ENUM
#define MMU_XQ50m_ENUM BCM53570_A0_MMU_XQ50m_ENUM
#define MMU_XQ51m_ENUM BCM53570_A0_MMU_XQ51m_ENUM
#define MMU_XQ52m_ENUM BCM53570_A0_MMU_XQ52m_ENUM
#define MMU_XQ53m_ENUM BCM53570_A0_MMU_XQ53m_ENUM
#define MMU_XQ54m_ENUM BCM53570_A0_MMU_XQ54m_ENUM
#define MMU_XQ55m_ENUM BCM53570_A0_MMU_XQ55m_ENUM
#define MMU_XQ56m_ENUM BCM53570_A0_MMU_XQ56m_ENUM
#define MMU_XQ57m_ENUM BCM53570_A0_MMU_XQ57m_ENUM
#define MMU_XQ58m_ENUM BCM53570_A0_MMU_XQ58m_ENUM
#define MMU_XQ59m_ENUM BCM53570_A0_MMU_XQ59m_ENUM
#define MMU_XQ6m_ENUM BCM53570_A0_MMU_XQ6m_ENUM
#define MMU_XQ60m_ENUM BCM53570_A0_MMU_XQ60m_ENUM
#define MMU_XQ61m_ENUM BCM53570_A0_MMU_XQ61m_ENUM
#define MMU_XQ62m_ENUM BCM53570_A0_MMU_XQ62m_ENUM
#define MMU_XQ63m_ENUM BCM53570_A0_MMU_XQ63m_ENUM
#define MMU_XQ64m_ENUM BCM53570_A0_MMU_XQ64m_ENUM
#define MMU_XQ65m_ENUM BCM53570_A0_MMU_XQ65m_ENUM
#define MMU_XQ7m_ENUM BCM53570_A0_MMU_XQ7m_ENUM
#define MMU_XQ8m_ENUM BCM53570_A0_MMU_XQ8m_ENUM
#define MMU_XQ9m_ENUM BCM53570_A0_MMU_XQ9m_ENUM
#define MMU_XQFLL0m_ENUM BCM53570_A0_MMU_XQFLL0m_ENUM
#define MMU_XQFLL10m_ENUM BCM53570_A0_MMU_XQFLL10m_ENUM
#define MMU_XQFLL11m_ENUM BCM53570_A0_MMU_XQFLL11m_ENUM
#define MMU_XQFLL12m_ENUM BCM53570_A0_MMU_XQFLL12m_ENUM
#define MMU_XQFLL13m_ENUM BCM53570_A0_MMU_XQFLL13m_ENUM
#define MMU_XQFLL14m_ENUM BCM53570_A0_MMU_XQFLL14m_ENUM
#define MMU_XQFLL15m_ENUM BCM53570_A0_MMU_XQFLL15m_ENUM
#define MMU_XQFLL16m_ENUM BCM53570_A0_MMU_XQFLL16m_ENUM
#define MMU_XQFLL17m_ENUM BCM53570_A0_MMU_XQFLL17m_ENUM
#define MMU_XQFLL18m_ENUM BCM53570_A0_MMU_XQFLL18m_ENUM
#define MMU_XQFLL19m_ENUM BCM53570_A0_MMU_XQFLL19m_ENUM
#define MMU_XQFLL2m_ENUM BCM53570_A0_MMU_XQFLL2m_ENUM
#define MMU_XQFLL20m_ENUM BCM53570_A0_MMU_XQFLL20m_ENUM
#define MMU_XQFLL21m_ENUM BCM53570_A0_MMU_XQFLL21m_ENUM
#define MMU_XQFLL22m_ENUM BCM53570_A0_MMU_XQFLL22m_ENUM
#define MMU_XQFLL23m_ENUM BCM53570_A0_MMU_XQFLL23m_ENUM
#define MMU_XQFLL24m_ENUM BCM53570_A0_MMU_XQFLL24m_ENUM
#define MMU_XQFLL25m_ENUM BCM53570_A0_MMU_XQFLL25m_ENUM
#define MMU_XQFLL26m_ENUM BCM53570_A0_MMU_XQFLL26m_ENUM
#define MMU_XQFLL27m_ENUM BCM53570_A0_MMU_XQFLL27m_ENUM
#define MMU_XQFLL28m_ENUM BCM53570_A0_MMU_XQFLL28m_ENUM
#define MMU_XQFLL29m_ENUM BCM53570_A0_MMU_XQFLL29m_ENUM
#define MMU_XQFLL3m_ENUM BCM53570_A0_MMU_XQFLL3m_ENUM
#define MMU_XQFLL30m_ENUM BCM53570_A0_MMU_XQFLL30m_ENUM
#define MMU_XQFLL31m_ENUM BCM53570_A0_MMU_XQFLL31m_ENUM
#define MMU_XQFLL32m_ENUM BCM53570_A0_MMU_XQFLL32m_ENUM
#define MMU_XQFLL33m_ENUM BCM53570_A0_MMU_XQFLL33m_ENUM
#define MMU_XQFLL34m_ENUM BCM53570_A0_MMU_XQFLL34m_ENUM
#define MMU_XQFLL35m_ENUM BCM53570_A0_MMU_XQFLL35m_ENUM
#define MMU_XQFLL36m_ENUM BCM53570_A0_MMU_XQFLL36m_ENUM
#define MMU_XQFLL37m_ENUM BCM53570_A0_MMU_XQFLL37m_ENUM
#define MMU_XQFLL38m_ENUM BCM53570_A0_MMU_XQFLL38m_ENUM
#define MMU_XQFLL39m_ENUM BCM53570_A0_MMU_XQFLL39m_ENUM
#define MMU_XQFLL4m_ENUM BCM53570_A0_MMU_XQFLL4m_ENUM
#define MMU_XQFLL40m_ENUM BCM53570_A0_MMU_XQFLL40m_ENUM
#define MMU_XQFLL41m_ENUM BCM53570_A0_MMU_XQFLL41m_ENUM
#define MMU_XQFLL42m_ENUM BCM53570_A0_MMU_XQFLL42m_ENUM
#define MMU_XQFLL43m_ENUM BCM53570_A0_MMU_XQFLL43m_ENUM
#define MMU_XQFLL44m_ENUM BCM53570_A0_MMU_XQFLL44m_ENUM
#define MMU_XQFLL45m_ENUM BCM53570_A0_MMU_XQFLL45m_ENUM
#define MMU_XQFLL46m_ENUM BCM53570_A0_MMU_XQFLL46m_ENUM
#define MMU_XQFLL47m_ENUM BCM53570_A0_MMU_XQFLL47m_ENUM
#define MMU_XQFLL48m_ENUM BCM53570_A0_MMU_XQFLL48m_ENUM
#define MMU_XQFLL49m_ENUM BCM53570_A0_MMU_XQFLL49m_ENUM
#define MMU_XQFLL5m_ENUM BCM53570_A0_MMU_XQFLL5m_ENUM
#define MMU_XQFLL50m_ENUM BCM53570_A0_MMU_XQFLL50m_ENUM
#define MMU_XQFLL51m_ENUM BCM53570_A0_MMU_XQFLL51m_ENUM
#define MMU_XQFLL52m_ENUM BCM53570_A0_MMU_XQFLL52m_ENUM
#define MMU_XQFLL53m_ENUM BCM53570_A0_MMU_XQFLL53m_ENUM
#define MMU_XQFLL54m_ENUM BCM53570_A0_MMU_XQFLL54m_ENUM
#define MMU_XQFLL55m_ENUM BCM53570_A0_MMU_XQFLL55m_ENUM
#define MMU_XQFLL56m_ENUM BCM53570_A0_MMU_XQFLL56m_ENUM
#define MMU_XQFLL57m_ENUM BCM53570_A0_MMU_XQFLL57m_ENUM
#define MMU_XQFLL58m_ENUM BCM53570_A0_MMU_XQFLL58m_ENUM
#define MMU_XQFLL59m_ENUM BCM53570_A0_MMU_XQFLL59m_ENUM
#define MMU_XQFLL6m_ENUM BCM53570_A0_MMU_XQFLL6m_ENUM
#define MMU_XQFLL60m_ENUM BCM53570_A0_MMU_XQFLL60m_ENUM
#define MMU_XQFLL61m_ENUM BCM53570_A0_MMU_XQFLL61m_ENUM
#define MMU_XQFLL62m_ENUM BCM53570_A0_MMU_XQFLL62m_ENUM
#define MMU_XQFLL63m_ENUM BCM53570_A0_MMU_XQFLL63m_ENUM
#define MMU_XQFLL64m_ENUM BCM53570_A0_MMU_XQFLL64m_ENUM
#define MMU_XQFLL65m_ENUM BCM53570_A0_MMU_XQFLL65m_ENUM
#define MMU_XQFLL7m_ENUM BCM53570_A0_MMU_XQFLL7m_ENUM
#define MMU_XQFLL8m_ENUM BCM53570_A0_MMU_XQFLL8m_ENUM
#define MMU_XQFLL9m_ENUM BCM53570_A0_MMU_XQFLL9m_ENUM
#define MODPORT_MAPm_ENUM BCM53570_A0_MODPORT_MAPm_ENUM
#define MODPORT_MAP_EMm_ENUM BCM53570_A0_MODPORT_MAP_EMm_ENUM
#define MODPORT_MAP_EM_PARITY_CONTROLr_ENUM BCM53570_A0_MODPORT_MAP_EM_PARITY_CONTROLr_ENUM
#define MODPORT_MAP_EM_PARITY_STATUSr_ENUM BCM53570_A0_MODPORT_MAP_EM_PARITY_STATUSr_ENUM
#define MODPORT_MAP_IMm_ENUM BCM53570_A0_MODPORT_MAP_IMm_ENUM
#define MODPORT_MAP_IM_PARITY_CONTROLr_ENUM BCM53570_A0_MODPORT_MAP_IM_PARITY_CONTROLr_ENUM
#define MODPORT_MAP_IM_PARITY_STATUSr_ENUM BCM53570_A0_MODPORT_MAP_IM_PARITY_STATUSr_ENUM
#define MODPORT_MAP_SELr_ENUM BCM53570_A0_MODPORT_MAP_SELr_ENUM
#define MODPORT_MAP_SWm_ENUM BCM53570_A0_MODPORT_MAP_SWm_ENUM
#define MODPORT_MAP_SW_PARITY_CONTROLr_ENUM BCM53570_A0_MODPORT_MAP_SW_PARITY_CONTROLr_ENUM
#define MODPORT_MAP_SW_PARITY_STATUSr_ENUM BCM53570_A0_MODPORT_MAP_SW_PARITY_STATUSr_ENUM
#define MOD_FIFO_CNTr_ENUM BCM53570_A0_MOD_FIFO_CNTr_ENUM
#define MSPI_CDRAMr_ENUM BCM53570_A0_MSPI_CDRAMr_ENUM
#define MSPI_CDRAM_00r_ENUM BCM53570_A0_MSPI_CDRAM_00r_ENUM
#define MSPI_CDRAM_01r_ENUM BCM53570_A0_MSPI_CDRAM_01r_ENUM
#define MSPI_CDRAM_02r_ENUM BCM53570_A0_MSPI_CDRAM_02r_ENUM
#define MSPI_CDRAM_03r_ENUM BCM53570_A0_MSPI_CDRAM_03r_ENUM
#define MSPI_CDRAM_04r_ENUM BCM53570_A0_MSPI_CDRAM_04r_ENUM
#define MSPI_CDRAM_05r_ENUM BCM53570_A0_MSPI_CDRAM_05r_ENUM
#define MSPI_CDRAM_06r_ENUM BCM53570_A0_MSPI_CDRAM_06r_ENUM
#define MSPI_CDRAM_07r_ENUM BCM53570_A0_MSPI_CDRAM_07r_ENUM
#define MSPI_CDRAM_08r_ENUM BCM53570_A0_MSPI_CDRAM_08r_ENUM
#define MSPI_CDRAM_09r_ENUM BCM53570_A0_MSPI_CDRAM_09r_ENUM
#define MSPI_CDRAM_10r_ENUM BCM53570_A0_MSPI_CDRAM_10r_ENUM
#define MSPI_CDRAM_11r_ENUM BCM53570_A0_MSPI_CDRAM_11r_ENUM
#define MSPI_CDRAM_12r_ENUM BCM53570_A0_MSPI_CDRAM_12r_ENUM
#define MSPI_CDRAM_13r_ENUM BCM53570_A0_MSPI_CDRAM_13r_ENUM
#define MSPI_CDRAM_14r_ENUM BCM53570_A0_MSPI_CDRAM_14r_ENUM
#define MSPI_CDRAM_15r_ENUM BCM53570_A0_MSPI_CDRAM_15r_ENUM
#define MSPI_CPTQPr_ENUM BCM53570_A0_MSPI_CPTQPr_ENUM
#define MSPI_ENDQPr_ENUM BCM53570_A0_MSPI_ENDQPr_ENUM
#define MSPI_NEWQPr_ENUM BCM53570_A0_MSPI_NEWQPr_ENUM
#define MSPI_RXRAMr_ENUM BCM53570_A0_MSPI_RXRAMr_ENUM
#define MSPI_RXRAM_00r_ENUM BCM53570_A0_MSPI_RXRAM_00r_ENUM
#define MSPI_RXRAM_01r_ENUM BCM53570_A0_MSPI_RXRAM_01r_ENUM
#define MSPI_RXRAM_02r_ENUM BCM53570_A0_MSPI_RXRAM_02r_ENUM
#define MSPI_RXRAM_03r_ENUM BCM53570_A0_MSPI_RXRAM_03r_ENUM
#define MSPI_RXRAM_04r_ENUM BCM53570_A0_MSPI_RXRAM_04r_ENUM
#define MSPI_RXRAM_05r_ENUM BCM53570_A0_MSPI_RXRAM_05r_ENUM
#define MSPI_RXRAM_06r_ENUM BCM53570_A0_MSPI_RXRAM_06r_ENUM
#define MSPI_RXRAM_07r_ENUM BCM53570_A0_MSPI_RXRAM_07r_ENUM
#define MSPI_RXRAM_08r_ENUM BCM53570_A0_MSPI_RXRAM_08r_ENUM
#define MSPI_RXRAM_09r_ENUM BCM53570_A0_MSPI_RXRAM_09r_ENUM
#define MSPI_RXRAM_10r_ENUM BCM53570_A0_MSPI_RXRAM_10r_ENUM
#define MSPI_RXRAM_11r_ENUM BCM53570_A0_MSPI_RXRAM_11r_ENUM
#define MSPI_RXRAM_12r_ENUM BCM53570_A0_MSPI_RXRAM_12r_ENUM
#define MSPI_RXRAM_13r_ENUM BCM53570_A0_MSPI_RXRAM_13r_ENUM
#define MSPI_RXRAM_14r_ENUM BCM53570_A0_MSPI_RXRAM_14r_ENUM
#define MSPI_RXRAM_15r_ENUM BCM53570_A0_MSPI_RXRAM_15r_ENUM
#define MSPI_RXRAM_16r_ENUM BCM53570_A0_MSPI_RXRAM_16r_ENUM
#define MSPI_RXRAM_17r_ENUM BCM53570_A0_MSPI_RXRAM_17r_ENUM
#define MSPI_RXRAM_18r_ENUM BCM53570_A0_MSPI_RXRAM_18r_ENUM
#define MSPI_RXRAM_19r_ENUM BCM53570_A0_MSPI_RXRAM_19r_ENUM
#define MSPI_RXRAM_20r_ENUM BCM53570_A0_MSPI_RXRAM_20r_ENUM
#define MSPI_RXRAM_21r_ENUM BCM53570_A0_MSPI_RXRAM_21r_ENUM
#define MSPI_RXRAM_22r_ENUM BCM53570_A0_MSPI_RXRAM_22r_ENUM
#define MSPI_RXRAM_23r_ENUM BCM53570_A0_MSPI_RXRAM_23r_ENUM
#define MSPI_RXRAM_24r_ENUM BCM53570_A0_MSPI_RXRAM_24r_ENUM
#define MSPI_RXRAM_25r_ENUM BCM53570_A0_MSPI_RXRAM_25r_ENUM
#define MSPI_RXRAM_26r_ENUM BCM53570_A0_MSPI_RXRAM_26r_ENUM
#define MSPI_RXRAM_27r_ENUM BCM53570_A0_MSPI_RXRAM_27r_ENUM
#define MSPI_RXRAM_28r_ENUM BCM53570_A0_MSPI_RXRAM_28r_ENUM
#define MSPI_RXRAM_29r_ENUM BCM53570_A0_MSPI_RXRAM_29r_ENUM
#define MSPI_RXRAM_30r_ENUM BCM53570_A0_MSPI_RXRAM_30r_ENUM
#define MSPI_RXRAM_31r_ENUM BCM53570_A0_MSPI_RXRAM_31r_ENUM
#define MSPI_SPCR0_LSBr_ENUM BCM53570_A0_MSPI_SPCR0_LSBr_ENUM
#define MSPI_SPCR0_MSBr_ENUM BCM53570_A0_MSPI_SPCR0_MSBr_ENUM
#define MSPI_SPCR1_LSBr_ENUM BCM53570_A0_MSPI_SPCR1_LSBr_ENUM
#define MSPI_SPCR1_MSBr_ENUM BCM53570_A0_MSPI_SPCR1_MSBr_ENUM
#define MSPI_SPCR2r_ENUM BCM53570_A0_MSPI_SPCR2r_ENUM
#define MSPI_STATUSr_ENUM BCM53570_A0_MSPI_STATUSr_ENUM
#define MSPI_TXRAMr_ENUM BCM53570_A0_MSPI_TXRAMr_ENUM
#define MSPI_TXRAM_00r_ENUM BCM53570_A0_MSPI_TXRAM_00r_ENUM
#define MSPI_TXRAM_01r_ENUM BCM53570_A0_MSPI_TXRAM_01r_ENUM
#define MSPI_TXRAM_02r_ENUM BCM53570_A0_MSPI_TXRAM_02r_ENUM
#define MSPI_TXRAM_03r_ENUM BCM53570_A0_MSPI_TXRAM_03r_ENUM
#define MSPI_TXRAM_04r_ENUM BCM53570_A0_MSPI_TXRAM_04r_ENUM
#define MSPI_TXRAM_05r_ENUM BCM53570_A0_MSPI_TXRAM_05r_ENUM
#define MSPI_TXRAM_06r_ENUM BCM53570_A0_MSPI_TXRAM_06r_ENUM
#define MSPI_TXRAM_07r_ENUM BCM53570_A0_MSPI_TXRAM_07r_ENUM
#define MSPI_TXRAM_08r_ENUM BCM53570_A0_MSPI_TXRAM_08r_ENUM
#define MSPI_TXRAM_09r_ENUM BCM53570_A0_MSPI_TXRAM_09r_ENUM
#define MSPI_TXRAM_10r_ENUM BCM53570_A0_MSPI_TXRAM_10r_ENUM
#define MSPI_TXRAM_11r_ENUM BCM53570_A0_MSPI_TXRAM_11r_ENUM
#define MSPI_TXRAM_12r_ENUM BCM53570_A0_MSPI_TXRAM_12r_ENUM
#define MSPI_TXRAM_13r_ENUM BCM53570_A0_MSPI_TXRAM_13r_ENUM
#define MSPI_TXRAM_14r_ENUM BCM53570_A0_MSPI_TXRAM_14r_ENUM
#define MSPI_TXRAM_15r_ENUM BCM53570_A0_MSPI_TXRAM_15r_ENUM
#define MSPI_TXRAM_16r_ENUM BCM53570_A0_MSPI_TXRAM_16r_ENUM
#define MSPI_TXRAM_17r_ENUM BCM53570_A0_MSPI_TXRAM_17r_ENUM
#define MSPI_TXRAM_18r_ENUM BCM53570_A0_MSPI_TXRAM_18r_ENUM
#define MSPI_TXRAM_19r_ENUM BCM53570_A0_MSPI_TXRAM_19r_ENUM
#define MSPI_TXRAM_20r_ENUM BCM53570_A0_MSPI_TXRAM_20r_ENUM
#define MSPI_TXRAM_21r_ENUM BCM53570_A0_MSPI_TXRAM_21r_ENUM
#define MSPI_TXRAM_22r_ENUM BCM53570_A0_MSPI_TXRAM_22r_ENUM
#define MSPI_TXRAM_23r_ENUM BCM53570_A0_MSPI_TXRAM_23r_ENUM
#define MSPI_TXRAM_24r_ENUM BCM53570_A0_MSPI_TXRAM_24r_ENUM
#define MSPI_TXRAM_25r_ENUM BCM53570_A0_MSPI_TXRAM_25r_ENUM
#define MSPI_TXRAM_26r_ENUM BCM53570_A0_MSPI_TXRAM_26r_ENUM
#define MSPI_TXRAM_27r_ENUM BCM53570_A0_MSPI_TXRAM_27r_ENUM
#define MSPI_TXRAM_28r_ENUM BCM53570_A0_MSPI_TXRAM_28r_ENUM
#define MSPI_TXRAM_29r_ENUM BCM53570_A0_MSPI_TXRAM_29r_ENUM
#define MSPI_TXRAM_30r_ENUM BCM53570_A0_MSPI_TXRAM_30r_ENUM
#define MSPI_TXRAM_31r_ENUM BCM53570_A0_MSPI_TXRAM_31r_ENUM
#define MTU_PRIORITYr_ENUM BCM53570_A0_MTU_PRIORITYr_ENUM
#define MTU_PROFILEm_ENUM BCM53570_A0_MTU_PROFILEm_ENUM
#define MULTI_MEM_ERRr_ENUM BCM53570_A0_MULTI_MEM_ERRr_ENUM
#define MY_STATION_TCAMm_ENUM BCM53570_A0_MY_STATION_TCAMm_ENUM
#define MY_STATION_TCAM_CAM_BIST_CONFIGr_ENUM BCM53570_A0_MY_STATION_TCAM_CAM_BIST_CONFIGr_ENUM
#define MY_STATION_TCAM_CAM_BIST_DBGCTRLr_ENUM BCM53570_A0_MY_STATION_TCAM_CAM_BIST_DBGCTRLr_ENUM
#define MY_STATION_TCAM_CAM_BIST_DBG_DATAr_ENUM BCM53570_A0_MY_STATION_TCAM_CAM_BIST_DBG_DATAr_ENUM
#define MY_STATION_TCAM_CAM_BIST_STATUSr_ENUM BCM53570_A0_MY_STATION_TCAM_CAM_BIST_STATUSr_ENUM
#define MY_STATION_TCAM_CAM_DBGCTRLr_ENUM BCM53570_A0_MY_STATION_TCAM_CAM_DBGCTRLr_ENUM
#define MY_STATION_TCAM_DATA_DBGCTRLr_ENUM BCM53570_A0_MY_STATION_TCAM_DATA_DBGCTRLr_ENUM
#define MY_STATION_TCAM_DATA_ONLYm_ENUM BCM53570_A0_MY_STATION_TCAM_DATA_ONLYm_ENUM
#define MY_STATION_TCAM_DATA_PARITY_CONTROLr_ENUM BCM53570_A0_MY_STATION_TCAM_DATA_PARITY_CONTROLr_ENUM
#define MY_STATION_TCAM_DATA_PARITY_STATUSr_ENUM BCM53570_A0_MY_STATION_TCAM_DATA_PARITY_STATUSr_ENUM
#define MY_STATION_TCAM_ENTRY_ONLYm_ENUM BCM53570_A0_MY_STATION_TCAM_ENTRY_ONLYm_ENUM
#define NETID_BITMAPm_ENUM BCM53570_A0_NETID_BITMAPm_ENUM
#define NIV_ETHERTYPEr_ENUM BCM53570_A0_NIV_ETHERTYPEr_ENUM
#define NONUCAST_TRUNK_BLOCK_MASKm_ENUM BCM53570_A0_NONUCAST_TRUNK_BLOCK_MASKm_ENUM
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr_ENUM BCM53570_A0_NONUCAST_TRUNK_BLOCK_MASK_PARITY_CONTROLr_ENUM
#define NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUSr_ENUM BCM53570_A0_NONUCAST_TRUNK_BLOCK_MASK_PARITY_STATUSr_ENUM
#define NTP_TIME_CONTROLr_ENUM BCM53570_A0_NTP_TIME_CONTROLr_ENUM
#define NTP_TIME_FRAC_SEC_LOWERr_ENUM BCM53570_A0_NTP_TIME_FRAC_SEC_LOWERr_ENUM
#define NTP_TIME_FRAC_SEC_UPPERr_ENUM BCM53570_A0_NTP_TIME_FRAC_SEC_UPPERr_ENUM
#define NTP_TIME_FREQ_CONTROLr_ENUM BCM53570_A0_NTP_TIME_FREQ_CONTROLr_ENUM
#define NTP_TIME_LEAP_SEC_CONTROLr_ENUM BCM53570_A0_NTP_TIME_LEAP_SEC_CONTROLr_ENUM
#define NTP_TIME_SECr_ENUM BCM53570_A0_NTP_TIME_SECr_ENUM
#define OAM_CONTROLr_ENUM BCM53570_A0_OAM_CONTROLr_ENUM
#define OAM_CONTROL_1r_ENUM BCM53570_A0_OAM_CONTROL_1r_ENUM
#define OAM_CURRENT_TIMEr_ENUM BCM53570_A0_OAM_CURRENT_TIMEr_ENUM
#define OAM_DROP_CONTROLr_ENUM BCM53570_A0_OAM_DROP_CONTROLr_ENUM
#define OAM_LM_COUNTERSm_ENUM BCM53570_A0_OAM_LM_COUNTERSm_ENUM
#define OAM_LM_COUNTERS_PARITY_CONTROLr_ENUM BCM53570_A0_OAM_LM_COUNTERS_PARITY_CONTROLr_ENUM
#define OAM_LM_COUNTERS_PARITY_STATUSr_ENUM BCM53570_A0_OAM_LM_COUNTERS_PARITY_STATUSr_ENUM
#define OAM_LM_CPU_DATA_CONTROLr_ENUM BCM53570_A0_OAM_LM_CPU_DATA_CONTROLr_ENUM
#define OAM_OPCODE_CONTROL_PROFILEm_ENUM BCM53570_A0_OAM_OPCODE_CONTROL_PROFILEm_ENUM
#define OSC_ENr_ENUM BCM53570_A0_OSC_ENr_ENUM
#define OVF_L2_HITDA_ONLYr_ENUM BCM53570_A0_OVF_L2_HITDA_ONLYr_ENUM
#define OVF_L2_HITSA_ONLYr_ENUM BCM53570_A0_OVF_L2_HITSA_ONLYr_ENUM
#define PARS_LPORT_N_CPUTS_DBGCTRLr_ENUM BCM53570_A0_PARS_LPORT_N_CPUTS_DBGCTRLr_ENUM
#define PARS_N_VLAN_DBGCTRLr_ENUM BCM53570_A0_PARS_N_VLAN_DBGCTRLr_ENUM
#define PARS_PKT_N_UDF_DBGCTRr_ENUM BCM53570_A0_PARS_PKT_N_UDF_DBGCTRr_ENUM
#define PARS_SRCTRUNKMAP_DBGCTRLr_ENUM BCM53570_A0_PARS_SRCTRUNKMAP_DBGCTRLr_ENUM
#define PARS_SRCTRUNKMAP_MODBASE_DBGCTRLr_ENUM BCM53570_A0_PARS_SRCTRUNKMAP_MODBASE_DBGCTRLr_ENUM
#define PARS_SR_LPORT_PROFILE_CONTROLr_ENUM BCM53570_A0_PARS_SR_LPORT_PROFILE_CONTROLr_ENUM
#define PAUSE_CONTROLr_ENUM BCM53570_A0_PAUSE_CONTROLr_ENUM
#define PAUSE_QUANTr_ENUM BCM53570_A0_PAUSE_QUANTr_ENUM
#define PAYLOAD_TOS_FNm_ENUM BCM53570_A0_PAYLOAD_TOS_FNm_ENUM
#define PCIE_RST_CONTROLr_ENUM BCM53570_A0_PCIE_RST_CONTROLr_ENUM
#define PERQ_XMT_COUNTER_BASEr_ENUM BCM53570_A0_PERQ_XMT_COUNTER_BASEr_ENUM
#define PER_PORT_AGE_CONTROL_64r_ENUM BCM53570_A0_PER_PORT_AGE_CONTROL_64r_ENUM
#define PER_PORT_REPL_CONTROLr_ENUM BCM53570_A0_PER_PORT_REPL_CONTROLr_ENUM
#define PE_ETHERTYPEr_ENUM BCM53570_A0_PE_ETHERTYPEr_ENUM
#define PFC_XOFF_TIMERr_ENUM BCM53570_A0_PFC_XOFF_TIMERr_ENUM
#define PG2TCr_ENUM BCM53570_A0_PG2TCr_ENUM
#define PGBKPSTATUS_0r_ENUM BCM53570_A0_PGBKPSTATUS_0r_ENUM
#define PGBKPSTATUS_1r_ENUM BCM53570_A0_PGBKPSTATUS_1r_ENUM
#define PGBKPSTATUS_2r_ENUM BCM53570_A0_PGBKPSTATUS_2r_ENUM
#define PGCELLCNTr_ENUM BCM53570_A0_PGCELLCNTr_ENUM
#define PGCELLLIMITr_ENUM BCM53570_A0_PGCELLLIMITr_ENUM
#define PGDISCARDSETLIMITr_ENUM BCM53570_A0_PGDISCARDSETLIMITr_ENUM
#define PGDISCSTATUS_0r_ENUM BCM53570_A0_PGDISCSTATUS_0r_ENUM
#define PGDISCSTATUS_1r_ENUM BCM53570_A0_PGDISCSTATUS_1r_ENUM
#define PGDISCSTATUS_2r_ENUM BCM53570_A0_PGDISCSTATUS_2r_ENUM
#define PGGBLSTATUS_0r_ENUM BCM53570_A0_PGGBLSTATUS_0r_ENUM
#define PGGBLSTATUS_1r_ENUM BCM53570_A0_PGGBLSTATUS_1r_ENUM
#define PGGBLSTATUS_2r_ENUM BCM53570_A0_PGGBLSTATUS_2r_ENUM
#define PGW_CL_CONFIGr_ENUM BCM53570_A0_PGW_CL_CONFIGr_ENUM
#define PGW_CL_ECC_CONTROLr_ENUM BCM53570_A0_PGW_CL_ECC_CONTROLr_ENUM
#define PGW_CL_INTR_ENABLEr_ENUM BCM53570_A0_PGW_CL_INTR_ENABLEr_ENUM
#define PGW_CL_INTR_STATUSr_ENUM BCM53570_A0_PGW_CL_INTR_STATUSr_ENUM
#define PGW_CL_LED_CHAIN_CONFIGr_ENUM BCM53570_A0_PGW_CL_LED_CHAIN_CONFIGr_ENUM
#define PGW_CL_RXFIFO_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_CL_RXFIFO_ECC_DBE_STATUSr_ENUM
#define PGW_CL_RXFIFO_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_CL_RXFIFO_ECC_SBE_STATUSr_ENUM
#define PGW_CL_RXFIFO_OVERFLOW_ERRORr_ENUM BCM53570_A0_PGW_CL_RXFIFO_OVERFLOW_ERRORr_ENUM
#define PGW_CL_RXFIFO_SOFT_RESETr_ENUM BCM53570_A0_PGW_CL_RXFIFO_SOFT_RESETr_ENUM
#define PGW_CL_SPARE0_REGr_ENUM BCM53570_A0_PGW_CL_SPARE0_REGr_ENUM
#define PGW_CL_STSFIFO_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_CL_STSFIFO_ECC_DBE_STATUSr_ENUM
#define PGW_CL_STSFIFO_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_CL_STSFIFO_ECC_SBE_STATUSr_ENUM
#define PGW_CL_TM0_CONTROLr_ENUM BCM53570_A0_PGW_CL_TM0_CONTROLr_ENUM
#define PGW_CL_TM10_CONTROLr_ENUM BCM53570_A0_PGW_CL_TM10_CONTROLr_ENUM
#define PGW_CL_TM11_CONTROLr_ENUM BCM53570_A0_PGW_CL_TM11_CONTROLr_ENUM
#define PGW_CL_TM1_CONTROLr_ENUM BCM53570_A0_PGW_CL_TM1_CONTROLr_ENUM
#define PGW_CL_TM2_CONTROLr_ENUM BCM53570_A0_PGW_CL_TM2_CONTROLr_ENUM
#define PGW_CL_TM3_CONTROLr_ENUM BCM53570_A0_PGW_CL_TM3_CONTROLr_ENUM
#define PGW_CL_TM4_CONTROLr_ENUM BCM53570_A0_PGW_CL_TM4_CONTROLr_ENUM
#define PGW_CL_TM5_CONTROLr_ENUM BCM53570_A0_PGW_CL_TM5_CONTROLr_ENUM
#define PGW_CL_TM6_CONTROLr_ENUM BCM53570_A0_PGW_CL_TM6_CONTROLr_ENUM
#define PGW_CL_TM7_CONTROLr_ENUM BCM53570_A0_PGW_CL_TM7_CONTROLr_ENUM
#define PGW_CL_TM8_CONTROLr_ENUM BCM53570_A0_PGW_CL_TM8_CONTROLr_ENUM
#define PGW_CL_TM9_CONTROLr_ENUM BCM53570_A0_PGW_CL_TM9_CONTROLr_ENUM
#define PGW_CL_TXFIFO0_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_CL_TXFIFO0_ECC_DBE_STATUSr_ENUM
#define PGW_CL_TXFIFO0_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_CL_TXFIFO0_ECC_SBE_STATUSr_ENUM
#define PGW_CL_TXFIFO1_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_CL_TXFIFO1_ECC_DBE_STATUSr_ENUM
#define PGW_CL_TXFIFO1_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_CL_TXFIFO1_ECC_SBE_STATUSr_ENUM
#define PGW_CL_TXFIFO2_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_CL_TXFIFO2_ECC_DBE_STATUSr_ENUM
#define PGW_CL_TXFIFO2_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_CL_TXFIFO2_ECC_SBE_STATUSr_ENUM
#define PGW_CL_TXFIFO3_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_CL_TXFIFO3_ECC_DBE_STATUSr_ENUM
#define PGW_CL_TXFIFO3_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_CL_TXFIFO3_ECC_SBE_STATUSr_ENUM
#define PGW_CL_TXFIFO_CTRLr_ENUM BCM53570_A0_PGW_CL_TXFIFO_CTRLr_ENUM
#define PGW_CL_TXFIFO_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_CL_TXFIFO_ECC_DBE_STATUSr_ENUM
#define PGW_CL_TXFIFO_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_CL_TXFIFO_ECC_SBE_STATUSr_ENUM
#define PGW_CL_TXFIFO_OVERFLOWr_ENUM BCM53570_A0_PGW_CL_TXFIFO_OVERFLOWr_ENUM
#define PGW_CTRL_0r_ENUM BCM53570_A0_PGW_CTRL_0r_ENUM
#define PGW_GE0_MODE_REGr_ENUM BCM53570_A0_PGW_GE0_MODE_REGr_ENUM
#define PGW_GE1_MODE_REGr_ENUM BCM53570_A0_PGW_GE1_MODE_REGr_ENUM
#define PGW_GE_CONFIGr_ENUM BCM53570_A0_PGW_GE_CONFIGr_ENUM
#define PGW_GE_ECC_CONTROLr_ENUM BCM53570_A0_PGW_GE_ECC_CONTROLr_ENUM
#define PGW_GE_INTR_ENABLEr_ENUM BCM53570_A0_PGW_GE_INTR_ENABLEr_ENUM
#define PGW_GE_INTR_STATUSr_ENUM BCM53570_A0_PGW_GE_INTR_STATUSr_ENUM
#define PGW_GE_LED_CHAIN_CONFIGr_ENUM BCM53570_A0_PGW_GE_LED_CHAIN_CONFIGr_ENUM
#define PGW_GE_MODE_REGr_ENUM BCM53570_A0_PGW_GE_MODE_REGr_ENUM
#define PGW_GE_RXFIFO0_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_RXFIFO0_ECC_DBE_STATUSr_ENUM
#define PGW_GE_RXFIFO0_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_RXFIFO0_ECC_SBE_STATUSr_ENUM
#define PGW_GE_RXFIFO0_OVERFLOW_ERRORr_ENUM BCM53570_A0_PGW_GE_RXFIFO0_OVERFLOW_ERRORr_ENUM
#define PGW_GE_RXFIFO1_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_RXFIFO1_ECC_DBE_STATUSr_ENUM
#define PGW_GE_RXFIFO1_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_RXFIFO1_ECC_SBE_STATUSr_ENUM
#define PGW_GE_RXFIFO1_OVERFLOW_ERRORr_ENUM BCM53570_A0_PGW_GE_RXFIFO1_OVERFLOW_ERRORr_ENUM
#define PGW_GE_RXFIFO2_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_RXFIFO2_ECC_DBE_STATUSr_ENUM
#define PGW_GE_RXFIFO2_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_RXFIFO2_ECC_SBE_STATUSr_ENUM
#define PGW_GE_RXFIFO2_OVERFLOW_ERRORr_ENUM BCM53570_A0_PGW_GE_RXFIFO2_OVERFLOW_ERRORr_ENUM
#define PGW_GE_RXFIFO3_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_RXFIFO3_ECC_DBE_STATUSr_ENUM
#define PGW_GE_RXFIFO3_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_RXFIFO3_ECC_SBE_STATUSr_ENUM
#define PGW_GE_RXFIFO3_OVERFLOW_ERRORr_ENUM BCM53570_A0_PGW_GE_RXFIFO3_OVERFLOW_ERRORr_ENUM
#define PGW_GE_RXFIFO_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_RXFIFO_ECC_DBE_STATUSr_ENUM
#define PGW_GE_RXFIFO_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_RXFIFO_ECC_SBE_STATUSr_ENUM
#define PGW_GE_RXFIFO_OVERFLOW_ERRORr_ENUM BCM53570_A0_PGW_GE_RXFIFO_OVERFLOW_ERRORr_ENUM
#define PGW_GE_RXFIFO_SOFT_RESETr_ENUM BCM53570_A0_PGW_GE_RXFIFO_SOFT_RESETr_ENUM
#define PGW_GE_SPARE0_REGr_ENUM BCM53570_A0_PGW_GE_SPARE0_REGr_ENUM
#define PGW_GE_STSFIFO0_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_STSFIFO0_ECC_DBE_STATUSr_ENUM
#define PGW_GE_STSFIFO0_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_STSFIFO0_ECC_SBE_STATUSr_ENUM
#define PGW_GE_STSFIFO1_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_STSFIFO1_ECC_DBE_STATUSr_ENUM
#define PGW_GE_STSFIFO1_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_STSFIFO1_ECC_SBE_STATUSr_ENUM
#define PGW_GE_STSFIFO2_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_STSFIFO2_ECC_DBE_STATUSr_ENUM
#define PGW_GE_STSFIFO2_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_STSFIFO2_ECC_SBE_STATUSr_ENUM
#define PGW_GE_STSFIFO3_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_STSFIFO3_ECC_DBE_STATUSr_ENUM
#define PGW_GE_STSFIFO3_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_STSFIFO3_ECC_SBE_STATUSr_ENUM
#define PGW_GE_STSFIFO_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_STSFIFO_ECC_DBE_STATUSr_ENUM
#define PGW_GE_STSFIFO_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_STSFIFO_ECC_SBE_STATUSr_ENUM
#define PGW_GE_SYNCE_REGr_ENUM BCM53570_A0_PGW_GE_SYNCE_REGr_ENUM
#define PGW_GE_TM0_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM0_CONTROLr_ENUM
#define PGW_GE_TM10_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM10_CONTROLr_ENUM
#define PGW_GE_TM11_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM11_CONTROLr_ENUM
#define PGW_GE_TM12_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM12_CONTROLr_ENUM
#define PGW_GE_TM13_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM13_CONTROLr_ENUM
#define PGW_GE_TM1_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM1_CONTROLr_ENUM
#define PGW_GE_TM2_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM2_CONTROLr_ENUM
#define PGW_GE_TM3_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM3_CONTROLr_ENUM
#define PGW_GE_TM4_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM4_CONTROLr_ENUM
#define PGW_GE_TM5_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM5_CONTROLr_ENUM
#define PGW_GE_TM6_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM6_CONTROLr_ENUM
#define PGW_GE_TM7_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM7_CONTROLr_ENUM
#define PGW_GE_TM8_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM8_CONTROLr_ENUM
#define PGW_GE_TM9_CONTROLr_ENUM BCM53570_A0_PGW_GE_TM9_CONTROLr_ENUM
#define PGW_GE_TXFIFO0_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_TXFIFO0_ECC_DBE_STATUSr_ENUM
#define PGW_GE_TXFIFO0_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_TXFIFO0_ECC_SBE_STATUSr_ENUM
#define PGW_GE_TXFIFO1_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_TXFIFO1_ECC_DBE_STATUSr_ENUM
#define PGW_GE_TXFIFO1_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_TXFIFO1_ECC_SBE_STATUSr_ENUM
#define PGW_GE_TXFIFO2_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_TXFIFO2_ECC_DBE_STATUSr_ENUM
#define PGW_GE_TXFIFO2_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_TXFIFO2_ECC_SBE_STATUSr_ENUM
#define PGW_GE_TXFIFO3_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_TXFIFO3_ECC_DBE_STATUSr_ENUM
#define PGW_GE_TXFIFO3_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_TXFIFO3_ECC_SBE_STATUSr_ENUM
#define PGW_GE_TXFIFO_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_GE_TXFIFO_ECC_DBE_STATUSr_ENUM
#define PGW_GE_TXFIFO_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_GE_TXFIFO_ECC_SBE_STATUSr_ENUM
#define PGW_GE_TXFIFO_OVERFLOWr_ENUM BCM53570_A0_PGW_GE_TXFIFO_OVERFLOWr_ENUM
#define PGW_XL_CONFIGr_ENUM BCM53570_A0_PGW_XL_CONFIGr_ENUM
#define PGW_XL_ECC_CONTROLr_ENUM BCM53570_A0_PGW_XL_ECC_CONTROLr_ENUM
#define PGW_XL_INTR_ENABLEr_ENUM BCM53570_A0_PGW_XL_INTR_ENABLEr_ENUM
#define PGW_XL_INTR_STATUSr_ENUM BCM53570_A0_PGW_XL_INTR_STATUSr_ENUM
#define PGW_XL_LED_CHAIN_CONFIGr_ENUM BCM53570_A0_PGW_XL_LED_CHAIN_CONFIGr_ENUM
#define PGW_XL_RXFIFO_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_XL_RXFIFO_ECC_DBE_STATUSr_ENUM
#define PGW_XL_RXFIFO_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_XL_RXFIFO_ECC_SBE_STATUSr_ENUM
#define PGW_XL_RXFIFO_OVERFLOW_ERRORr_ENUM BCM53570_A0_PGW_XL_RXFIFO_OVERFLOW_ERRORr_ENUM
#define PGW_XL_RXFIFO_SOFT_RESETr_ENUM BCM53570_A0_PGW_XL_RXFIFO_SOFT_RESETr_ENUM
#define PGW_XL_SPARE0_REGr_ENUM BCM53570_A0_PGW_XL_SPARE0_REGr_ENUM
#define PGW_XL_STSFIFO_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_XL_STSFIFO_ECC_DBE_STATUSr_ENUM
#define PGW_XL_STSFIFO_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_XL_STSFIFO_ECC_SBE_STATUSr_ENUM
#define PGW_XL_TM0_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM0_CONTROLr_ENUM
#define PGW_XL_TM10_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM10_CONTROLr_ENUM
#define PGW_XL_TM11_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM11_CONTROLr_ENUM
#define PGW_XL_TM12_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM12_CONTROLr_ENUM
#define PGW_XL_TM13_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM13_CONTROLr_ENUM
#define PGW_XL_TM1_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM1_CONTROLr_ENUM
#define PGW_XL_TM2_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM2_CONTROLr_ENUM
#define PGW_XL_TM3_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM3_CONTROLr_ENUM
#define PGW_XL_TM4_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM4_CONTROLr_ENUM
#define PGW_XL_TM5_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM5_CONTROLr_ENUM
#define PGW_XL_TM6_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM6_CONTROLr_ENUM
#define PGW_XL_TM7_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM7_CONTROLr_ENUM
#define PGW_XL_TM8_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM8_CONTROLr_ENUM
#define PGW_XL_TM9_CONTROLr_ENUM BCM53570_A0_PGW_XL_TM9_CONTROLr_ENUM
#define PGW_XL_TXFIFO0_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_XL_TXFIFO0_ECC_DBE_STATUSr_ENUM
#define PGW_XL_TXFIFO0_ECC_DBE_STATUS_Hr_ENUM BCM53570_A0_PGW_XL_TXFIFO0_ECC_DBE_STATUS_Hr_ENUM
#define PGW_XL_TXFIFO0_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_XL_TXFIFO0_ECC_SBE_STATUSr_ENUM
#define PGW_XL_TXFIFO0_ECC_SBE_STATUS_Hr_ENUM BCM53570_A0_PGW_XL_TXFIFO0_ECC_SBE_STATUS_Hr_ENUM
#define PGW_XL_TXFIFO1_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_XL_TXFIFO1_ECC_DBE_STATUSr_ENUM
#define PGW_XL_TXFIFO1_ECC_DBE_STATUS_Hr_ENUM BCM53570_A0_PGW_XL_TXFIFO1_ECC_DBE_STATUS_Hr_ENUM
#define PGW_XL_TXFIFO1_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_XL_TXFIFO1_ECC_SBE_STATUSr_ENUM
#define PGW_XL_TXFIFO1_ECC_SBE_STATUS_Hr_ENUM BCM53570_A0_PGW_XL_TXFIFO1_ECC_SBE_STATUS_Hr_ENUM
#define PGW_XL_TXFIFO2_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_XL_TXFIFO2_ECC_DBE_STATUSr_ENUM
#define PGW_XL_TXFIFO2_ECC_DBE_STATUS_Hr_ENUM BCM53570_A0_PGW_XL_TXFIFO2_ECC_DBE_STATUS_Hr_ENUM
#define PGW_XL_TXFIFO2_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_XL_TXFIFO2_ECC_SBE_STATUSr_ENUM
#define PGW_XL_TXFIFO2_ECC_SBE_STATUS_Hr_ENUM BCM53570_A0_PGW_XL_TXFIFO2_ECC_SBE_STATUS_Hr_ENUM
#define PGW_XL_TXFIFO3_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_XL_TXFIFO3_ECC_DBE_STATUSr_ENUM
#define PGW_XL_TXFIFO3_ECC_DBE_STATUS_Hr_ENUM BCM53570_A0_PGW_XL_TXFIFO3_ECC_DBE_STATUS_Hr_ENUM
#define PGW_XL_TXFIFO3_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_XL_TXFIFO3_ECC_SBE_STATUSr_ENUM
#define PGW_XL_TXFIFO3_ECC_SBE_STATUS_Hr_ENUM BCM53570_A0_PGW_XL_TXFIFO3_ECC_SBE_STATUS_Hr_ENUM
#define PGW_XL_TXFIFO_CTRLr_ENUM BCM53570_A0_PGW_XL_TXFIFO_CTRLr_ENUM
#define PGW_XL_TXFIFO_ECC_DBE_STATUSr_ENUM BCM53570_A0_PGW_XL_TXFIFO_ECC_DBE_STATUSr_ENUM
#define PGW_XL_TXFIFO_ECC_DBE_STATUS_Hr_ENUM BCM53570_A0_PGW_XL_TXFIFO_ECC_DBE_STATUS_Hr_ENUM
#define PGW_XL_TXFIFO_ECC_SBE_STATUSr_ENUM BCM53570_A0_PGW_XL_TXFIFO_ECC_SBE_STATUSr_ENUM
#define PGW_XL_TXFIFO_ECC_SBE_STATUS_Hr_ENUM BCM53570_A0_PGW_XL_TXFIFO_ECC_SBE_STATUS_Hr_ENUM
#define PGW_XL_TXFIFO_OVERFLOWr_ENUM BCM53570_A0_PGW_XL_TXFIFO_OVERFLOWr_ENUM
#define PG_CTRL0r_ENUM BCM53570_A0_PG_CTRL0r_ENUM
#define PG_CTRL1r_ENUM BCM53570_A0_PG_CTRL1r_ENUM
#define PKTAGINGLIMIT_r_ENUM BCM53570_A0_PKTAGINGLIMIT_r_ENUM
#define PKTAGINGTIMERr_ENUM BCM53570_A0_PKTAGINGTIMERr_ENUM
#define PKTBKPSTATUSr_ENUM BCM53570_A0_PKTBKPSTATUSr_ENUM
#define PKTBKPSTATUS_0r_ENUM BCM53570_A0_PKTBKPSTATUS_0r_ENUM
#define PKTBKPSTATUS_1r_ENUM BCM53570_A0_PKTBKPSTATUS_1r_ENUM
#define PKTBKPSTATUS_2r_ENUM BCM53570_A0_PKTBKPSTATUS_2r_ENUM
#define PKTHDR_ERR_CNTr_ENUM BCM53570_A0_PKTHDR_ERR_CNTr_ENUM
#define PKTMAXBUCKETr_ENUM BCM53570_A0_PKTMAXBUCKETr_ENUM
#define PKTMAXBUCKETCONFIGr_ENUM BCM53570_A0_PKTMAXBUCKETCONFIGr_ENUM
#define PKTPORTMAXBUCKETr_ENUM BCM53570_A0_PKTPORTMAXBUCKETr_ENUM
#define PKTPORTMAXBUCKETCONFIGr_ENUM BCM53570_A0_PKTPORTMAXBUCKETCONFIGr_ENUM
#define PKTSHAPECONFIGr_ENUM BCM53570_A0_PKTSHAPECONFIGr_ENUM
#define PORT_BRIDGE_BMAP_HI_64r_ENUM BCM53570_A0_PORT_BRIDGE_BMAP_HI_64r_ENUM
#define PORT_BRIDGE_BMAP_LO_64r_ENUM BCM53570_A0_PORT_BRIDGE_BMAP_LO_64r_ENUM
#define PORT_BRIDGE_MIRROR_BMAP_HIr_ENUM BCM53570_A0_PORT_BRIDGE_MIRROR_BMAP_HIr_ENUM
#define PORT_BRIDGE_MIRROR_BMAP_LOr_ENUM BCM53570_A0_PORT_BRIDGE_MIRROR_BMAP_LOr_ENUM
#define PORT_COS_MAPm_ENUM BCM53570_A0_PORT_COS_MAPm_ENUM
#define PORT_OR_TRUNK_MAC_COUNTm_ENUM BCM53570_A0_PORT_OR_TRUNK_MAC_COUNTm_ENUM
#define PORT_OR_TRUNK_MAC_LIMITm_ENUM BCM53570_A0_PORT_OR_TRUNK_MAC_LIMITm_ENUM
#define PORT_TABm_ENUM BCM53570_A0_PORT_TABm_ENUM
#define PORT_TABLE_ECC_CONTROLr_ENUM BCM53570_A0_PORT_TABLE_ECC_CONTROLr_ENUM
#define PORT_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_PORT_TABLE_ECC_STATUS_INTRr_ENUM
#define PORT_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_PORT_TABLE_PARITY_STATUS_INTRr_ENUM
#define PPPEMPTYSTATUSr_ENUM BCM53570_A0_PPPEMPTYSTATUSr_ENUM
#define PPPEMPTYSTATUS_0r_ENUM BCM53570_A0_PPPEMPTYSTATUS_0r_ENUM
#define PPPEMPTYSTATUS_1r_ENUM BCM53570_A0_PPPEMPTYSTATUS_1r_ENUM
#define PPPEMPTYSTATUS_2r_ENUM BCM53570_A0_PPPEMPTYSTATUS_2r_ENUM
#define PRI2COS_PFCr_ENUM BCM53570_A0_PRI2COS_PFCr_ENUM
#define PRIORITY_CONTROLr_ENUM BCM53570_A0_PRIORITY_CONTROLr_ENUM
#define PROTOCOL_PKT_CONTROLr_ENUM BCM53570_A0_PROTOCOL_PKT_CONTROLr_ENUM
#define PTP_DOMAIN_ID_MAPr_ENUM BCM53570_A0_PTP_DOMAIN_ID_MAPr_ENUM
#define PTP_LOCKr_ENUM BCM53570_A0_PTP_LOCKr_ENUM
#define RDBGC0r_ENUM BCM53570_A0_RDBGC0r_ENUM
#define RDBGC0_SELECTr_ENUM BCM53570_A0_RDBGC0_SELECTr_ENUM
#define RDBGC1r_ENUM BCM53570_A0_RDBGC1r_ENUM
#define RDBGC1_SELECTr_ENUM BCM53570_A0_RDBGC1_SELECTr_ENUM
#define RDBGC2r_ENUM BCM53570_A0_RDBGC2r_ENUM
#define RDBGC2_SELECTr_ENUM BCM53570_A0_RDBGC2_SELECTr_ENUM
#define RDBGC3r_ENUM BCM53570_A0_RDBGC3r_ENUM
#define RDBGC3_SELECTr_ENUM BCM53570_A0_RDBGC3_SELECTr_ENUM
#define RDBGC4r_ENUM BCM53570_A0_RDBGC4r_ENUM
#define RDBGC4_SELECTr_ENUM BCM53570_A0_RDBGC4_SELECTr_ENUM
#define RDBGC5r_ENUM BCM53570_A0_RDBGC5r_ENUM
#define RDBGC5_SELECTr_ENUM BCM53570_A0_RDBGC5_SELECTr_ENUM
#define RDBGC6r_ENUM BCM53570_A0_RDBGC6r_ENUM
#define RDBGC6_SELECTr_ENUM BCM53570_A0_RDBGC6_SELECTr_ENUM
#define RDBGC7r_ENUM BCM53570_A0_RDBGC7r_ENUM
#define RDBGC7_SELECTr_ENUM BCM53570_A0_RDBGC7_SELECTr_ENUM
#define RDBGC8r_ENUM BCM53570_A0_RDBGC8r_ENUM
#define RDBGC8_SELECTr_ENUM BCM53570_A0_RDBGC8_SELECTr_ENUM
#define RDBGC_SELECT_2r_ENUM BCM53570_A0_RDBGC_SELECT_2r_ENUM
#define RDISCr_ENUM BCM53570_A0_RDISCr_ENUM
#define REMOTE_CPU_DA_LSr_ENUM BCM53570_A0_REMOTE_CPU_DA_LSr_ENUM
#define REMOTE_CPU_DA_MSr_ENUM BCM53570_A0_REMOTE_CPU_DA_MSr_ENUM
#define REMOTE_CPU_LENGTH_TYPEr_ENUM BCM53570_A0_REMOTE_CPU_LENGTH_TYPEr_ENUM
#define REMOTE_PFC_CNTr_ENUM BCM53570_A0_REMOTE_PFC_CNTr_ENUM
#define REMOTE_PFC_STATEr_ENUM BCM53570_A0_REMOTE_PFC_STATEr_ENUM
#define REMOTE_PFC_XOFF_TC_TIME_OUTr_ENUM BCM53570_A0_REMOTE_PFC_XOFF_TC_TIME_OUTr_ENUM
#define REMOTE_PFC_XOFF_TIME_TICK_SELr_ENUM BCM53570_A0_REMOTE_PFC_XOFF_TIME_TICK_SELr_ENUM
#define RESCAL1_CTRL_0r_ENUM BCM53570_A0_RESCAL1_CTRL_0r_ENUM
#define RESCAL1_STATUS_0r_ENUM BCM53570_A0_RESCAL1_STATUS_0r_ENUM
#define RESCAL2_CTRL_0r_ENUM BCM53570_A0_RESCAL2_CTRL_0r_ENUM
#define RESCAL2_STATUS_0r_ENUM BCM53570_A0_RESCAL2_STATUS_0r_ENUM
#define RESCAL_CTRL_0r_ENUM BCM53570_A0_RESCAL_CTRL_0r_ENUM
#define RESCAL_STATUS_0r_ENUM BCM53570_A0_RESCAL_STATUS_0r_ENUM
#define RESPONSIVE_PROTOCOL_MATCHm_ENUM BCM53570_A0_RESPONSIVE_PROTOCOL_MATCHm_ENUM
#define RIPC4r_ENUM BCM53570_A0_RIPC4r_ENUM
#define RIPC6r_ENUM BCM53570_A0_RIPC6r_ENUM
#define RIPD4r_ENUM BCM53570_A0_RIPD4r_ENUM
#define RIPD6r_ENUM BCM53570_A0_RIPD6r_ENUM
#define RIPHE4r_ENUM BCM53570_A0_RIPHE4r_ENUM
#define RIPHE6r_ENUM BCM53570_A0_RIPHE6r_ENUM
#define RMEPm_ENUM BCM53570_A0_RMEPm_ENUM
#define RMEP_MA_STATE_REFRESH_INDEXr_ENUM BCM53570_A0_RMEP_MA_STATE_REFRESH_INDEXr_ENUM
#define RMEP_PARITY_CONTROLr_ENUM BCM53570_A0_RMEP_PARITY_CONTROLr_ENUM
#define RMEP_PARITY_STATUSr_ENUM BCM53570_A0_RMEP_PARITY_STATUSr_ENUM
#define RPORTDr_ENUM BCM53570_A0_RPORTDr_ENUM
#define RSEL1_RAM_DBGCTRLr_ENUM BCM53570_A0_RSEL1_RAM_DBGCTRLr_ENUM
#define RSEL1_RAM_DBGCTRL_2r_ENUM BCM53570_A0_RSEL1_RAM_DBGCTRL_2r_ENUM
#define RSEL1_RAM_DBGCTRL_3r_ENUM BCM53570_A0_RSEL1_RAM_DBGCTRL_3r_ENUM
#define RSEL1_RAM_DBGCTRL_4r_ENUM BCM53570_A0_RSEL1_RAM_DBGCTRL_4r_ENUM
#define RSEL2_RAM_DBGCTRLr_ENUM BCM53570_A0_RSEL2_RAM_DBGCTRLr_ENUM
#define RSEL2_RAM_DBGCTRL_1r_ENUM BCM53570_A0_RSEL2_RAM_DBGCTRL_1r_ENUM
#define RTAG7_FLOW_BASED_HASHm_ENUM BCM53570_A0_RTAG7_FLOW_BASED_HASHm_ENUM
#define RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr_ENUM BCM53570_A0_RTAG7_FLOW_BASED_HASH_PARITY_CONTROLr_ENUM
#define RTAG7_FLOW_BASED_HASH_PARITY_STATUSr_ENUM BCM53570_A0_RTAG7_FLOW_BASED_HASH_PARITY_STATUSr_ENUM
#define RTAG7_FLOW_PORT_HASH_CONTROL_DBGCTRLr_ENUM BCM53570_A0_RTAG7_FLOW_PORT_HASH_CONTROL_DBGCTRLr_ENUM
#define RTAG7_HASH_CONTROLr_ENUM BCM53570_A0_RTAG7_HASH_CONTROLr_ENUM
#define RTAG7_HASH_CONTROL_2r_ENUM BCM53570_A0_RTAG7_HASH_CONTROL_2r_ENUM
#define RTAG7_HASH_CONTROL_3r_ENUM BCM53570_A0_RTAG7_HASH_CONTROL_3r_ENUM
#define RTAG7_HASH_FIELD_BMAP_1r_ENUM BCM53570_A0_RTAG7_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_HASH_FIELD_BMAP_2r_ENUM BCM53570_A0_RTAG7_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_HASH_FIELD_BMAP_3r_ENUM BCM53570_A0_RTAG7_HASH_FIELD_BMAP_3r_ENUM
#define RTAG7_HASH_FIELD_BMAP_5r_ENUM BCM53570_A0_RTAG7_HASH_FIELD_BMAP_5r_ENUM
#define RTAG7_HASH_SEED_Ar_ENUM BCM53570_A0_RTAG7_HASH_SEED_Ar_ENUM
#define RTAG7_HASH_SEED_Br_ENUM BCM53570_A0_RTAG7_HASH_SEED_Br_ENUM
#define RTAG7_HASH_SELr_ENUM BCM53570_A0_RTAG7_HASH_SELr_ENUM
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM BCM53570_A0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM BCM53570_A0_RTAG7_IPV4_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM BCM53570_A0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_1r_ENUM
#define RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM BCM53570_A0_RTAG7_IPV6_TCP_UDP_HASH_FIELD_BMAP_2r_ENUM
#define RTAG7_PORT_BASED_HASHm_ENUM BCM53570_A0_RTAG7_PORT_BASED_HASHm_ENUM
#define RTAG7_PORT_BASED_HASH_PARITY_CONTROLr_ENUM BCM53570_A0_RTAG7_PORT_BASED_HASH_PARITY_CONTROLr_ENUM
#define RTAG7_PORT_BASED_HASH_PARITY_STATUSr_ENUM BCM53570_A0_RTAG7_PORT_BASED_HASH_PARITY_STATUSr_ENUM
#define RTAG7_ROCEV1_HASH_FIELD_BMAPr_ENUM BCM53570_A0_RTAG7_ROCEV1_HASH_FIELD_BMAPr_ENUM
#define RTAG7_ROCEV2_HASH_FIELD_BMAPr_ENUM BCM53570_A0_RTAG7_ROCEV2_HASH_FIELD_BMAPr_ENUM
#define RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM BCM53570_A0_RTAG7_VXLAN_PAYLOAD_L2_HASH_FIELD_BMAPr_ENUM
#define RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM BCM53570_A0_RTAG7_VXLAN_PAYLOAD_L3_HASH_FIELD_BMAPr_ENUM
#define RUCr_ENUM BCM53570_A0_RUCr_ENUM
#define RXFIFO_STATr_ENUM BCM53570_A0_RXFIFO_STATr_ENUM
#define RX_DCB_ENUM BCM53570_A0_RX_DCB_ENUM
#define RX_PAUSE_QUANTA_SCALEr_ENUM BCM53570_A0_RX_PAUSE_QUANTA_SCALEr_ENUM
#define SER_ACC_TYPE_MAPm_ENUM BCM53570_A0_SER_ACC_TYPE_MAPm_ENUM
#define SER_CONFIG_REGr_ENUM BCM53570_A0_SER_CONFIG_REGr_ENUM
#define SER_ERROR_0r_ENUM BCM53570_A0_SER_ERROR_0r_ENUM
#define SER_ERROR_1r_ENUM BCM53570_A0_SER_ERROR_1r_ENUM
#define SER_MEMORYm_ENUM BCM53570_A0_SER_MEMORYm_ENUM
#define SER_MISSED_EVENTr_ENUM BCM53570_A0_SER_MISSED_EVENTr_ENUM
#define SER_RANGE_0_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_0_ADDR_BITSr_ENUM
#define SER_RANGE_0_CONFIGr_ENUM BCM53570_A0_SER_RANGE_0_CONFIGr_ENUM
#define SER_RANGE_0_DISABLEr_ENUM BCM53570_A0_SER_RANGE_0_DISABLEr_ENUM
#define SER_RANGE_0_ENDr_ENUM BCM53570_A0_SER_RANGE_0_ENDr_ENUM
#define SER_RANGE_0_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_0_PROT_WORDr_ENUM
#define SER_RANGE_0_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_0_PROT_WORD_0r_ENUM
#define SER_RANGE_0_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_0_PROT_WORD_1r_ENUM
#define SER_RANGE_0_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_0_PROT_WORD_2r_ENUM
#define SER_RANGE_0_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_0_PROT_WORD_3r_ENUM
#define SER_RANGE_0_RESULTr_ENUM BCM53570_A0_SER_RANGE_0_RESULTr_ENUM
#define SER_RANGE_0_STARTr_ENUM BCM53570_A0_SER_RANGE_0_STARTr_ENUM
#define SER_RANGE_10_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_10_ADDR_BITSr_ENUM
#define SER_RANGE_10_CONFIGr_ENUM BCM53570_A0_SER_RANGE_10_CONFIGr_ENUM
#define SER_RANGE_10_DISABLEr_ENUM BCM53570_A0_SER_RANGE_10_DISABLEr_ENUM
#define SER_RANGE_10_ENDr_ENUM BCM53570_A0_SER_RANGE_10_ENDr_ENUM
#define SER_RANGE_10_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_10_PROT_WORDr_ENUM
#define SER_RANGE_10_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_10_PROT_WORD_0r_ENUM
#define SER_RANGE_10_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_10_PROT_WORD_1r_ENUM
#define SER_RANGE_10_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_10_PROT_WORD_2r_ENUM
#define SER_RANGE_10_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_10_PROT_WORD_3r_ENUM
#define SER_RANGE_10_RESULTr_ENUM BCM53570_A0_SER_RANGE_10_RESULTr_ENUM
#define SER_RANGE_10_STARTr_ENUM BCM53570_A0_SER_RANGE_10_STARTr_ENUM
#define SER_RANGE_11_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_11_ADDR_BITSr_ENUM
#define SER_RANGE_11_CONFIGr_ENUM BCM53570_A0_SER_RANGE_11_CONFIGr_ENUM
#define SER_RANGE_11_DISABLEr_ENUM BCM53570_A0_SER_RANGE_11_DISABLEr_ENUM
#define SER_RANGE_11_ENDr_ENUM BCM53570_A0_SER_RANGE_11_ENDr_ENUM
#define SER_RANGE_11_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_11_PROT_WORDr_ENUM
#define SER_RANGE_11_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_11_PROT_WORD_0r_ENUM
#define SER_RANGE_11_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_11_PROT_WORD_1r_ENUM
#define SER_RANGE_11_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_11_PROT_WORD_2r_ENUM
#define SER_RANGE_11_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_11_PROT_WORD_3r_ENUM
#define SER_RANGE_11_RESULTr_ENUM BCM53570_A0_SER_RANGE_11_RESULTr_ENUM
#define SER_RANGE_11_STARTr_ENUM BCM53570_A0_SER_RANGE_11_STARTr_ENUM
#define SER_RANGE_12_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_12_ADDR_BITSr_ENUM
#define SER_RANGE_12_CONFIGr_ENUM BCM53570_A0_SER_RANGE_12_CONFIGr_ENUM
#define SER_RANGE_12_DISABLEr_ENUM BCM53570_A0_SER_RANGE_12_DISABLEr_ENUM
#define SER_RANGE_12_ENDr_ENUM BCM53570_A0_SER_RANGE_12_ENDr_ENUM
#define SER_RANGE_12_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_12_PROT_WORDr_ENUM
#define SER_RANGE_12_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_12_PROT_WORD_0r_ENUM
#define SER_RANGE_12_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_12_PROT_WORD_1r_ENUM
#define SER_RANGE_12_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_12_PROT_WORD_2r_ENUM
#define SER_RANGE_12_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_12_PROT_WORD_3r_ENUM
#define SER_RANGE_12_RESULTr_ENUM BCM53570_A0_SER_RANGE_12_RESULTr_ENUM
#define SER_RANGE_12_STARTr_ENUM BCM53570_A0_SER_RANGE_12_STARTr_ENUM
#define SER_RANGE_13_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_13_ADDR_BITSr_ENUM
#define SER_RANGE_13_CONFIGr_ENUM BCM53570_A0_SER_RANGE_13_CONFIGr_ENUM
#define SER_RANGE_13_DISABLEr_ENUM BCM53570_A0_SER_RANGE_13_DISABLEr_ENUM
#define SER_RANGE_13_ENDr_ENUM BCM53570_A0_SER_RANGE_13_ENDr_ENUM
#define SER_RANGE_13_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_13_PROT_WORDr_ENUM
#define SER_RANGE_13_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_13_PROT_WORD_0r_ENUM
#define SER_RANGE_13_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_13_PROT_WORD_1r_ENUM
#define SER_RANGE_13_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_13_PROT_WORD_2r_ENUM
#define SER_RANGE_13_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_13_PROT_WORD_3r_ENUM
#define SER_RANGE_13_RESULTr_ENUM BCM53570_A0_SER_RANGE_13_RESULTr_ENUM
#define SER_RANGE_13_STARTr_ENUM BCM53570_A0_SER_RANGE_13_STARTr_ENUM
#define SER_RANGE_14_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_14_ADDR_BITSr_ENUM
#define SER_RANGE_14_CONFIGr_ENUM BCM53570_A0_SER_RANGE_14_CONFIGr_ENUM
#define SER_RANGE_14_DISABLEr_ENUM BCM53570_A0_SER_RANGE_14_DISABLEr_ENUM
#define SER_RANGE_14_ENDr_ENUM BCM53570_A0_SER_RANGE_14_ENDr_ENUM
#define SER_RANGE_14_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_14_PROT_WORDr_ENUM
#define SER_RANGE_14_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_14_PROT_WORD_0r_ENUM
#define SER_RANGE_14_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_14_PROT_WORD_1r_ENUM
#define SER_RANGE_14_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_14_PROT_WORD_2r_ENUM
#define SER_RANGE_14_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_14_PROT_WORD_3r_ENUM
#define SER_RANGE_14_RESULTr_ENUM BCM53570_A0_SER_RANGE_14_RESULTr_ENUM
#define SER_RANGE_14_STARTr_ENUM BCM53570_A0_SER_RANGE_14_STARTr_ENUM
#define SER_RANGE_15_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_15_ADDR_BITSr_ENUM
#define SER_RANGE_15_CONFIGr_ENUM BCM53570_A0_SER_RANGE_15_CONFIGr_ENUM
#define SER_RANGE_15_DISABLEr_ENUM BCM53570_A0_SER_RANGE_15_DISABLEr_ENUM
#define SER_RANGE_15_ENDr_ENUM BCM53570_A0_SER_RANGE_15_ENDr_ENUM
#define SER_RANGE_15_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_15_PROT_WORDr_ENUM
#define SER_RANGE_15_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_15_PROT_WORD_0r_ENUM
#define SER_RANGE_15_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_15_PROT_WORD_1r_ENUM
#define SER_RANGE_15_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_15_PROT_WORD_2r_ENUM
#define SER_RANGE_15_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_15_PROT_WORD_3r_ENUM
#define SER_RANGE_15_RESULTr_ENUM BCM53570_A0_SER_RANGE_15_RESULTr_ENUM
#define SER_RANGE_15_STARTr_ENUM BCM53570_A0_SER_RANGE_15_STARTr_ENUM
#define SER_RANGE_16_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_16_ADDR_BITSr_ENUM
#define SER_RANGE_16_CONFIGr_ENUM BCM53570_A0_SER_RANGE_16_CONFIGr_ENUM
#define SER_RANGE_16_DISABLEr_ENUM BCM53570_A0_SER_RANGE_16_DISABLEr_ENUM
#define SER_RANGE_16_ENDr_ENUM BCM53570_A0_SER_RANGE_16_ENDr_ENUM
#define SER_RANGE_16_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_16_PROT_WORDr_ENUM
#define SER_RANGE_16_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_16_PROT_WORD_0r_ENUM
#define SER_RANGE_16_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_16_PROT_WORD_1r_ENUM
#define SER_RANGE_16_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_16_PROT_WORD_2r_ENUM
#define SER_RANGE_16_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_16_PROT_WORD_3r_ENUM
#define SER_RANGE_16_RESULTr_ENUM BCM53570_A0_SER_RANGE_16_RESULTr_ENUM
#define SER_RANGE_16_STARTr_ENUM BCM53570_A0_SER_RANGE_16_STARTr_ENUM
#define SER_RANGE_17_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_17_ADDR_BITSr_ENUM
#define SER_RANGE_17_CONFIGr_ENUM BCM53570_A0_SER_RANGE_17_CONFIGr_ENUM
#define SER_RANGE_17_DISABLEr_ENUM BCM53570_A0_SER_RANGE_17_DISABLEr_ENUM
#define SER_RANGE_17_ENDr_ENUM BCM53570_A0_SER_RANGE_17_ENDr_ENUM
#define SER_RANGE_17_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_17_PROT_WORDr_ENUM
#define SER_RANGE_17_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_17_PROT_WORD_0r_ENUM
#define SER_RANGE_17_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_17_PROT_WORD_1r_ENUM
#define SER_RANGE_17_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_17_PROT_WORD_2r_ENUM
#define SER_RANGE_17_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_17_PROT_WORD_3r_ENUM
#define SER_RANGE_17_RESULTr_ENUM BCM53570_A0_SER_RANGE_17_RESULTr_ENUM
#define SER_RANGE_17_STARTr_ENUM BCM53570_A0_SER_RANGE_17_STARTr_ENUM
#define SER_RANGE_18_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_18_ADDR_BITSr_ENUM
#define SER_RANGE_18_CONFIGr_ENUM BCM53570_A0_SER_RANGE_18_CONFIGr_ENUM
#define SER_RANGE_18_DISABLEr_ENUM BCM53570_A0_SER_RANGE_18_DISABLEr_ENUM
#define SER_RANGE_18_ENDr_ENUM BCM53570_A0_SER_RANGE_18_ENDr_ENUM
#define SER_RANGE_18_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_18_PROT_WORDr_ENUM
#define SER_RANGE_18_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_18_PROT_WORD_0r_ENUM
#define SER_RANGE_18_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_18_PROT_WORD_1r_ENUM
#define SER_RANGE_18_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_18_PROT_WORD_2r_ENUM
#define SER_RANGE_18_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_18_PROT_WORD_3r_ENUM
#define SER_RANGE_18_RESULTr_ENUM BCM53570_A0_SER_RANGE_18_RESULTr_ENUM
#define SER_RANGE_18_STARTr_ENUM BCM53570_A0_SER_RANGE_18_STARTr_ENUM
#define SER_RANGE_19_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_19_ADDR_BITSr_ENUM
#define SER_RANGE_19_CONFIGr_ENUM BCM53570_A0_SER_RANGE_19_CONFIGr_ENUM
#define SER_RANGE_19_DISABLEr_ENUM BCM53570_A0_SER_RANGE_19_DISABLEr_ENUM
#define SER_RANGE_19_ENDr_ENUM BCM53570_A0_SER_RANGE_19_ENDr_ENUM
#define SER_RANGE_19_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_19_PROT_WORDr_ENUM
#define SER_RANGE_19_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_19_PROT_WORD_0r_ENUM
#define SER_RANGE_19_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_19_PROT_WORD_1r_ENUM
#define SER_RANGE_19_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_19_PROT_WORD_2r_ENUM
#define SER_RANGE_19_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_19_PROT_WORD_3r_ENUM
#define SER_RANGE_19_RESULTr_ENUM BCM53570_A0_SER_RANGE_19_RESULTr_ENUM
#define SER_RANGE_19_STARTr_ENUM BCM53570_A0_SER_RANGE_19_STARTr_ENUM
#define SER_RANGE_1_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_1_ADDR_BITSr_ENUM
#define SER_RANGE_1_CONFIGr_ENUM BCM53570_A0_SER_RANGE_1_CONFIGr_ENUM
#define SER_RANGE_1_DISABLEr_ENUM BCM53570_A0_SER_RANGE_1_DISABLEr_ENUM
#define SER_RANGE_1_ENDr_ENUM BCM53570_A0_SER_RANGE_1_ENDr_ENUM
#define SER_RANGE_1_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_1_PROT_WORDr_ENUM
#define SER_RANGE_1_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_1_PROT_WORD_0r_ENUM
#define SER_RANGE_1_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_1_PROT_WORD_1r_ENUM
#define SER_RANGE_1_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_1_PROT_WORD_2r_ENUM
#define SER_RANGE_1_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_1_PROT_WORD_3r_ENUM
#define SER_RANGE_1_RESULTr_ENUM BCM53570_A0_SER_RANGE_1_RESULTr_ENUM
#define SER_RANGE_1_STARTr_ENUM BCM53570_A0_SER_RANGE_1_STARTr_ENUM
#define SER_RANGE_20_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_20_ADDR_BITSr_ENUM
#define SER_RANGE_20_CONFIGr_ENUM BCM53570_A0_SER_RANGE_20_CONFIGr_ENUM
#define SER_RANGE_20_DISABLEr_ENUM BCM53570_A0_SER_RANGE_20_DISABLEr_ENUM
#define SER_RANGE_20_ENDr_ENUM BCM53570_A0_SER_RANGE_20_ENDr_ENUM
#define SER_RANGE_20_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_20_PROT_WORDr_ENUM
#define SER_RANGE_20_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_20_PROT_WORD_0r_ENUM
#define SER_RANGE_20_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_20_PROT_WORD_1r_ENUM
#define SER_RANGE_20_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_20_PROT_WORD_2r_ENUM
#define SER_RANGE_20_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_20_PROT_WORD_3r_ENUM
#define SER_RANGE_20_RESULTr_ENUM BCM53570_A0_SER_RANGE_20_RESULTr_ENUM
#define SER_RANGE_20_STARTr_ENUM BCM53570_A0_SER_RANGE_20_STARTr_ENUM
#define SER_RANGE_21_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_21_ADDR_BITSr_ENUM
#define SER_RANGE_21_CONFIGr_ENUM BCM53570_A0_SER_RANGE_21_CONFIGr_ENUM
#define SER_RANGE_21_DISABLEr_ENUM BCM53570_A0_SER_RANGE_21_DISABLEr_ENUM
#define SER_RANGE_21_ENDr_ENUM BCM53570_A0_SER_RANGE_21_ENDr_ENUM
#define SER_RANGE_21_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_21_PROT_WORDr_ENUM
#define SER_RANGE_21_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_21_PROT_WORD_0r_ENUM
#define SER_RANGE_21_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_21_PROT_WORD_1r_ENUM
#define SER_RANGE_21_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_21_PROT_WORD_2r_ENUM
#define SER_RANGE_21_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_21_PROT_WORD_3r_ENUM
#define SER_RANGE_21_RESULTr_ENUM BCM53570_A0_SER_RANGE_21_RESULTr_ENUM
#define SER_RANGE_21_STARTr_ENUM BCM53570_A0_SER_RANGE_21_STARTr_ENUM
#define SER_RANGE_22_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_22_ADDR_BITSr_ENUM
#define SER_RANGE_22_CONFIGr_ENUM BCM53570_A0_SER_RANGE_22_CONFIGr_ENUM
#define SER_RANGE_22_DISABLEr_ENUM BCM53570_A0_SER_RANGE_22_DISABLEr_ENUM
#define SER_RANGE_22_ENDr_ENUM BCM53570_A0_SER_RANGE_22_ENDr_ENUM
#define SER_RANGE_22_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_22_PROT_WORDr_ENUM
#define SER_RANGE_22_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_22_PROT_WORD_0r_ENUM
#define SER_RANGE_22_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_22_PROT_WORD_1r_ENUM
#define SER_RANGE_22_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_22_PROT_WORD_2r_ENUM
#define SER_RANGE_22_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_22_PROT_WORD_3r_ENUM
#define SER_RANGE_22_RESULTr_ENUM BCM53570_A0_SER_RANGE_22_RESULTr_ENUM
#define SER_RANGE_22_STARTr_ENUM BCM53570_A0_SER_RANGE_22_STARTr_ENUM
#define SER_RANGE_23_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_23_ADDR_BITSr_ENUM
#define SER_RANGE_23_CONFIGr_ENUM BCM53570_A0_SER_RANGE_23_CONFIGr_ENUM
#define SER_RANGE_23_DISABLEr_ENUM BCM53570_A0_SER_RANGE_23_DISABLEr_ENUM
#define SER_RANGE_23_ENDr_ENUM BCM53570_A0_SER_RANGE_23_ENDr_ENUM
#define SER_RANGE_23_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_23_PROT_WORDr_ENUM
#define SER_RANGE_23_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_23_PROT_WORD_0r_ENUM
#define SER_RANGE_23_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_23_PROT_WORD_1r_ENUM
#define SER_RANGE_23_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_23_PROT_WORD_2r_ENUM
#define SER_RANGE_23_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_23_PROT_WORD_3r_ENUM
#define SER_RANGE_23_RESULTr_ENUM BCM53570_A0_SER_RANGE_23_RESULTr_ENUM
#define SER_RANGE_23_STARTr_ENUM BCM53570_A0_SER_RANGE_23_STARTr_ENUM
#define SER_RANGE_24_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_24_ADDR_BITSr_ENUM
#define SER_RANGE_24_CONFIGr_ENUM BCM53570_A0_SER_RANGE_24_CONFIGr_ENUM
#define SER_RANGE_24_DISABLEr_ENUM BCM53570_A0_SER_RANGE_24_DISABLEr_ENUM
#define SER_RANGE_24_ENDr_ENUM BCM53570_A0_SER_RANGE_24_ENDr_ENUM
#define SER_RANGE_24_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_24_PROT_WORDr_ENUM
#define SER_RANGE_24_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_24_PROT_WORD_0r_ENUM
#define SER_RANGE_24_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_24_PROT_WORD_1r_ENUM
#define SER_RANGE_24_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_24_PROT_WORD_2r_ENUM
#define SER_RANGE_24_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_24_PROT_WORD_3r_ENUM
#define SER_RANGE_24_RESULTr_ENUM BCM53570_A0_SER_RANGE_24_RESULTr_ENUM
#define SER_RANGE_24_STARTr_ENUM BCM53570_A0_SER_RANGE_24_STARTr_ENUM
#define SER_RANGE_25_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_25_ADDR_BITSr_ENUM
#define SER_RANGE_25_CONFIGr_ENUM BCM53570_A0_SER_RANGE_25_CONFIGr_ENUM
#define SER_RANGE_25_DISABLEr_ENUM BCM53570_A0_SER_RANGE_25_DISABLEr_ENUM
#define SER_RANGE_25_ENDr_ENUM BCM53570_A0_SER_RANGE_25_ENDr_ENUM
#define SER_RANGE_25_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_25_PROT_WORDr_ENUM
#define SER_RANGE_25_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_25_PROT_WORD_0r_ENUM
#define SER_RANGE_25_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_25_PROT_WORD_1r_ENUM
#define SER_RANGE_25_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_25_PROT_WORD_2r_ENUM
#define SER_RANGE_25_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_25_PROT_WORD_3r_ENUM
#define SER_RANGE_25_RESULTr_ENUM BCM53570_A0_SER_RANGE_25_RESULTr_ENUM
#define SER_RANGE_25_STARTr_ENUM BCM53570_A0_SER_RANGE_25_STARTr_ENUM
#define SER_RANGE_26_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_26_ADDR_BITSr_ENUM
#define SER_RANGE_26_CONFIGr_ENUM BCM53570_A0_SER_RANGE_26_CONFIGr_ENUM
#define SER_RANGE_26_DISABLEr_ENUM BCM53570_A0_SER_RANGE_26_DISABLEr_ENUM
#define SER_RANGE_26_ENDr_ENUM BCM53570_A0_SER_RANGE_26_ENDr_ENUM
#define SER_RANGE_26_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_26_PROT_WORDr_ENUM
#define SER_RANGE_26_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_26_PROT_WORD_0r_ENUM
#define SER_RANGE_26_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_26_PROT_WORD_1r_ENUM
#define SER_RANGE_26_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_26_PROT_WORD_2r_ENUM
#define SER_RANGE_26_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_26_PROT_WORD_3r_ENUM
#define SER_RANGE_26_RESULTr_ENUM BCM53570_A0_SER_RANGE_26_RESULTr_ENUM
#define SER_RANGE_26_STARTr_ENUM BCM53570_A0_SER_RANGE_26_STARTr_ENUM
#define SER_RANGE_27_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_27_ADDR_BITSr_ENUM
#define SER_RANGE_27_CONFIGr_ENUM BCM53570_A0_SER_RANGE_27_CONFIGr_ENUM
#define SER_RANGE_27_DISABLEr_ENUM BCM53570_A0_SER_RANGE_27_DISABLEr_ENUM
#define SER_RANGE_27_ENDr_ENUM BCM53570_A0_SER_RANGE_27_ENDr_ENUM
#define SER_RANGE_27_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_27_PROT_WORDr_ENUM
#define SER_RANGE_27_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_27_PROT_WORD_0r_ENUM
#define SER_RANGE_27_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_27_PROT_WORD_1r_ENUM
#define SER_RANGE_27_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_27_PROT_WORD_2r_ENUM
#define SER_RANGE_27_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_27_PROT_WORD_3r_ENUM
#define SER_RANGE_27_RESULTr_ENUM BCM53570_A0_SER_RANGE_27_RESULTr_ENUM
#define SER_RANGE_27_STARTr_ENUM BCM53570_A0_SER_RANGE_27_STARTr_ENUM
#define SER_RANGE_28_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_28_ADDR_BITSr_ENUM
#define SER_RANGE_28_CONFIGr_ENUM BCM53570_A0_SER_RANGE_28_CONFIGr_ENUM
#define SER_RANGE_28_DISABLEr_ENUM BCM53570_A0_SER_RANGE_28_DISABLEr_ENUM
#define SER_RANGE_28_ENDr_ENUM BCM53570_A0_SER_RANGE_28_ENDr_ENUM
#define SER_RANGE_28_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_28_PROT_WORDr_ENUM
#define SER_RANGE_28_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_28_PROT_WORD_0r_ENUM
#define SER_RANGE_28_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_28_PROT_WORD_1r_ENUM
#define SER_RANGE_28_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_28_PROT_WORD_2r_ENUM
#define SER_RANGE_28_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_28_PROT_WORD_3r_ENUM
#define SER_RANGE_28_RESULTr_ENUM BCM53570_A0_SER_RANGE_28_RESULTr_ENUM
#define SER_RANGE_28_STARTr_ENUM BCM53570_A0_SER_RANGE_28_STARTr_ENUM
#define SER_RANGE_29_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_29_ADDR_BITSr_ENUM
#define SER_RANGE_29_CONFIGr_ENUM BCM53570_A0_SER_RANGE_29_CONFIGr_ENUM
#define SER_RANGE_29_DISABLEr_ENUM BCM53570_A0_SER_RANGE_29_DISABLEr_ENUM
#define SER_RANGE_29_ENDr_ENUM BCM53570_A0_SER_RANGE_29_ENDr_ENUM
#define SER_RANGE_29_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_29_PROT_WORDr_ENUM
#define SER_RANGE_29_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_29_PROT_WORD_0r_ENUM
#define SER_RANGE_29_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_29_PROT_WORD_1r_ENUM
#define SER_RANGE_29_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_29_PROT_WORD_2r_ENUM
#define SER_RANGE_29_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_29_PROT_WORD_3r_ENUM
#define SER_RANGE_29_RESULTr_ENUM BCM53570_A0_SER_RANGE_29_RESULTr_ENUM
#define SER_RANGE_29_STARTr_ENUM BCM53570_A0_SER_RANGE_29_STARTr_ENUM
#define SER_RANGE_2_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_2_ADDR_BITSr_ENUM
#define SER_RANGE_2_CONFIGr_ENUM BCM53570_A0_SER_RANGE_2_CONFIGr_ENUM
#define SER_RANGE_2_DISABLEr_ENUM BCM53570_A0_SER_RANGE_2_DISABLEr_ENUM
#define SER_RANGE_2_ENDr_ENUM BCM53570_A0_SER_RANGE_2_ENDr_ENUM
#define SER_RANGE_2_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_2_PROT_WORDr_ENUM
#define SER_RANGE_2_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_2_PROT_WORD_0r_ENUM
#define SER_RANGE_2_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_2_PROT_WORD_1r_ENUM
#define SER_RANGE_2_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_2_PROT_WORD_2r_ENUM
#define SER_RANGE_2_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_2_PROT_WORD_3r_ENUM
#define SER_RANGE_2_RESULTr_ENUM BCM53570_A0_SER_RANGE_2_RESULTr_ENUM
#define SER_RANGE_2_STARTr_ENUM BCM53570_A0_SER_RANGE_2_STARTr_ENUM
#define SER_RANGE_30_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_30_ADDR_BITSr_ENUM
#define SER_RANGE_30_CONFIGr_ENUM BCM53570_A0_SER_RANGE_30_CONFIGr_ENUM
#define SER_RANGE_30_DISABLEr_ENUM BCM53570_A0_SER_RANGE_30_DISABLEr_ENUM
#define SER_RANGE_30_ENDr_ENUM BCM53570_A0_SER_RANGE_30_ENDr_ENUM
#define SER_RANGE_30_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_30_PROT_WORDr_ENUM
#define SER_RANGE_30_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_30_PROT_WORD_0r_ENUM
#define SER_RANGE_30_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_30_PROT_WORD_1r_ENUM
#define SER_RANGE_30_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_30_PROT_WORD_2r_ENUM
#define SER_RANGE_30_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_30_PROT_WORD_3r_ENUM
#define SER_RANGE_30_RESULTr_ENUM BCM53570_A0_SER_RANGE_30_RESULTr_ENUM
#define SER_RANGE_30_STARTr_ENUM BCM53570_A0_SER_RANGE_30_STARTr_ENUM
#define SER_RANGE_31_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_31_ADDR_BITSr_ENUM
#define SER_RANGE_31_CONFIGr_ENUM BCM53570_A0_SER_RANGE_31_CONFIGr_ENUM
#define SER_RANGE_31_DISABLEr_ENUM BCM53570_A0_SER_RANGE_31_DISABLEr_ENUM
#define SER_RANGE_31_ENDr_ENUM BCM53570_A0_SER_RANGE_31_ENDr_ENUM
#define SER_RANGE_31_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_31_PROT_WORDr_ENUM
#define SER_RANGE_31_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_31_PROT_WORD_0r_ENUM
#define SER_RANGE_31_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_31_PROT_WORD_1r_ENUM
#define SER_RANGE_31_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_31_PROT_WORD_2r_ENUM
#define SER_RANGE_31_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_31_PROT_WORD_3r_ENUM
#define SER_RANGE_31_RESULTr_ENUM BCM53570_A0_SER_RANGE_31_RESULTr_ENUM
#define SER_RANGE_31_STARTr_ENUM BCM53570_A0_SER_RANGE_31_STARTr_ENUM
#define SER_RANGE_3_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_3_ADDR_BITSr_ENUM
#define SER_RANGE_3_CONFIGr_ENUM BCM53570_A0_SER_RANGE_3_CONFIGr_ENUM
#define SER_RANGE_3_DISABLEr_ENUM BCM53570_A0_SER_RANGE_3_DISABLEr_ENUM
#define SER_RANGE_3_ENDr_ENUM BCM53570_A0_SER_RANGE_3_ENDr_ENUM
#define SER_RANGE_3_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_3_PROT_WORDr_ENUM
#define SER_RANGE_3_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_3_PROT_WORD_0r_ENUM
#define SER_RANGE_3_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_3_PROT_WORD_1r_ENUM
#define SER_RANGE_3_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_3_PROT_WORD_2r_ENUM
#define SER_RANGE_3_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_3_PROT_WORD_3r_ENUM
#define SER_RANGE_3_RESULTr_ENUM BCM53570_A0_SER_RANGE_3_RESULTr_ENUM
#define SER_RANGE_3_STARTr_ENUM BCM53570_A0_SER_RANGE_3_STARTr_ENUM
#define SER_RANGE_4_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_4_ADDR_BITSr_ENUM
#define SER_RANGE_4_CONFIGr_ENUM BCM53570_A0_SER_RANGE_4_CONFIGr_ENUM
#define SER_RANGE_4_DISABLEr_ENUM BCM53570_A0_SER_RANGE_4_DISABLEr_ENUM
#define SER_RANGE_4_ENDr_ENUM BCM53570_A0_SER_RANGE_4_ENDr_ENUM
#define SER_RANGE_4_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_4_PROT_WORDr_ENUM
#define SER_RANGE_4_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_4_PROT_WORD_0r_ENUM
#define SER_RANGE_4_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_4_PROT_WORD_1r_ENUM
#define SER_RANGE_4_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_4_PROT_WORD_2r_ENUM
#define SER_RANGE_4_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_4_PROT_WORD_3r_ENUM
#define SER_RANGE_4_RESULTr_ENUM BCM53570_A0_SER_RANGE_4_RESULTr_ENUM
#define SER_RANGE_4_STARTr_ENUM BCM53570_A0_SER_RANGE_4_STARTr_ENUM
#define SER_RANGE_5_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_5_ADDR_BITSr_ENUM
#define SER_RANGE_5_CONFIGr_ENUM BCM53570_A0_SER_RANGE_5_CONFIGr_ENUM
#define SER_RANGE_5_DISABLEr_ENUM BCM53570_A0_SER_RANGE_5_DISABLEr_ENUM
#define SER_RANGE_5_ENDr_ENUM BCM53570_A0_SER_RANGE_5_ENDr_ENUM
#define SER_RANGE_5_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_5_PROT_WORDr_ENUM
#define SER_RANGE_5_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_5_PROT_WORD_0r_ENUM
#define SER_RANGE_5_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_5_PROT_WORD_1r_ENUM
#define SER_RANGE_5_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_5_PROT_WORD_2r_ENUM
#define SER_RANGE_5_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_5_PROT_WORD_3r_ENUM
#define SER_RANGE_5_RESULTr_ENUM BCM53570_A0_SER_RANGE_5_RESULTr_ENUM
#define SER_RANGE_5_STARTr_ENUM BCM53570_A0_SER_RANGE_5_STARTr_ENUM
#define SER_RANGE_6_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_6_ADDR_BITSr_ENUM
#define SER_RANGE_6_CONFIGr_ENUM BCM53570_A0_SER_RANGE_6_CONFIGr_ENUM
#define SER_RANGE_6_DISABLEr_ENUM BCM53570_A0_SER_RANGE_6_DISABLEr_ENUM
#define SER_RANGE_6_ENDr_ENUM BCM53570_A0_SER_RANGE_6_ENDr_ENUM
#define SER_RANGE_6_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_6_PROT_WORDr_ENUM
#define SER_RANGE_6_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_6_PROT_WORD_0r_ENUM
#define SER_RANGE_6_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_6_PROT_WORD_1r_ENUM
#define SER_RANGE_6_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_6_PROT_WORD_2r_ENUM
#define SER_RANGE_6_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_6_PROT_WORD_3r_ENUM
#define SER_RANGE_6_RESULTr_ENUM BCM53570_A0_SER_RANGE_6_RESULTr_ENUM
#define SER_RANGE_6_STARTr_ENUM BCM53570_A0_SER_RANGE_6_STARTr_ENUM
#define SER_RANGE_7_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_7_ADDR_BITSr_ENUM
#define SER_RANGE_7_CONFIGr_ENUM BCM53570_A0_SER_RANGE_7_CONFIGr_ENUM
#define SER_RANGE_7_DISABLEr_ENUM BCM53570_A0_SER_RANGE_7_DISABLEr_ENUM
#define SER_RANGE_7_ENDr_ENUM BCM53570_A0_SER_RANGE_7_ENDr_ENUM
#define SER_RANGE_7_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_7_PROT_WORDr_ENUM
#define SER_RANGE_7_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_7_PROT_WORD_0r_ENUM
#define SER_RANGE_7_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_7_PROT_WORD_1r_ENUM
#define SER_RANGE_7_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_7_PROT_WORD_2r_ENUM
#define SER_RANGE_7_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_7_PROT_WORD_3r_ENUM
#define SER_RANGE_7_RESULTr_ENUM BCM53570_A0_SER_RANGE_7_RESULTr_ENUM
#define SER_RANGE_7_STARTr_ENUM BCM53570_A0_SER_RANGE_7_STARTr_ENUM
#define SER_RANGE_8_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_8_ADDR_BITSr_ENUM
#define SER_RANGE_8_CONFIGr_ENUM BCM53570_A0_SER_RANGE_8_CONFIGr_ENUM
#define SER_RANGE_8_DISABLEr_ENUM BCM53570_A0_SER_RANGE_8_DISABLEr_ENUM
#define SER_RANGE_8_ENDr_ENUM BCM53570_A0_SER_RANGE_8_ENDr_ENUM
#define SER_RANGE_8_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_8_PROT_WORDr_ENUM
#define SER_RANGE_8_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_8_PROT_WORD_0r_ENUM
#define SER_RANGE_8_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_8_PROT_WORD_1r_ENUM
#define SER_RANGE_8_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_8_PROT_WORD_2r_ENUM
#define SER_RANGE_8_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_8_PROT_WORD_3r_ENUM
#define SER_RANGE_8_RESULTr_ENUM BCM53570_A0_SER_RANGE_8_RESULTr_ENUM
#define SER_RANGE_8_STARTr_ENUM BCM53570_A0_SER_RANGE_8_STARTr_ENUM
#define SER_RANGE_9_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_9_ADDR_BITSr_ENUM
#define SER_RANGE_9_CONFIGr_ENUM BCM53570_A0_SER_RANGE_9_CONFIGr_ENUM
#define SER_RANGE_9_DISABLEr_ENUM BCM53570_A0_SER_RANGE_9_DISABLEr_ENUM
#define SER_RANGE_9_ENDr_ENUM BCM53570_A0_SER_RANGE_9_ENDr_ENUM
#define SER_RANGE_9_PROT_WORDr_ENUM BCM53570_A0_SER_RANGE_9_PROT_WORDr_ENUM
#define SER_RANGE_9_PROT_WORD_0r_ENUM BCM53570_A0_SER_RANGE_9_PROT_WORD_0r_ENUM
#define SER_RANGE_9_PROT_WORD_1r_ENUM BCM53570_A0_SER_RANGE_9_PROT_WORD_1r_ENUM
#define SER_RANGE_9_PROT_WORD_2r_ENUM BCM53570_A0_SER_RANGE_9_PROT_WORD_2r_ENUM
#define SER_RANGE_9_PROT_WORD_3r_ENUM BCM53570_A0_SER_RANGE_9_PROT_WORD_3r_ENUM
#define SER_RANGE_9_RESULTr_ENUM BCM53570_A0_SER_RANGE_9_RESULTr_ENUM
#define SER_RANGE_9_STARTr_ENUM BCM53570_A0_SER_RANGE_9_STARTr_ENUM
#define SER_RANGE_ADDR_BITSr_ENUM BCM53570_A0_SER_RANGE_ADDR_BITSr_ENUM
#define SER_RANGE_CONFIGr_ENUM BCM53570_A0_SER_RANGE_CONFIGr_ENUM
#define SER_RANGE_DISABLEr_ENUM BCM53570_A0_SER_RANGE_DISABLEr_ENUM
#define SER_RANGE_ENABLEr_ENUM BCM53570_A0_SER_RANGE_ENABLEr_ENUM
#define SER_RANGE_ENDr_ENUM BCM53570_A0_SER_RANGE_ENDr_ENUM
#define SER_RANGE_RESULTr_ENUM BCM53570_A0_SER_RANGE_RESULTr_ENUM
#define SER_RANGE_STARTr_ENUM BCM53570_A0_SER_RANGE_STARTr_ENUM
#define SER_RESULT_0m_ENUM BCM53570_A0_SER_RESULT_0m_ENUM
#define SER_RESULT_1m_ENUM BCM53570_A0_SER_RESULT_1m_ENUM
#define SER_RESULT_DATA_0m_ENUM BCM53570_A0_SER_RESULT_DATA_0m_ENUM
#define SER_RESULT_DATA_1m_ENUM BCM53570_A0_SER_RESULT_DATA_1m_ENUM
#define SER_RESULT_EXPECTED_0m_ENUM BCM53570_A0_SER_RESULT_EXPECTED_0m_ENUM
#define SER_RESULT_EXPECTED_1m_ENUM BCM53570_A0_SER_RESULT_EXPECTED_1m_ENUM
#define SER_RESULT_MEM_LVMr_ENUM BCM53570_A0_SER_RESULT_MEM_LVMr_ENUM
#define SER_RESULT_MEM_TMr_ENUM BCM53570_A0_SER_RESULT_MEM_TMr_ENUM
#define SER_RING_ERR_CTRLr_ENUM BCM53570_A0_SER_RING_ERR_CTRLr_ENUM
#define SET_BASE_TIME_ERRORr_ENUM BCM53570_A0_SET_BASE_TIME_ERRORr_ENUM
#define SET_BASE_TIME_ERROR_0r_ENUM BCM53570_A0_SET_BASE_TIME_ERROR_0r_ENUM
#define SET_BASE_TIME_ERROR_1r_ENUM BCM53570_A0_SET_BASE_TIME_ERROR_1r_ENUM
#define SET_BASE_TIME_ERROR_2r_ENUM BCM53570_A0_SET_BASE_TIME_ERROR_2r_ENUM
#define SET_BASE_TIME_ERROR_CLRr_ENUM BCM53570_A0_SET_BASE_TIME_ERROR_CLRr_ENUM
#define SET_BASE_TIME_ERROR_CLR_0r_ENUM BCM53570_A0_SET_BASE_TIME_ERROR_CLR_0r_ENUM
#define SET_BASE_TIME_ERROR_CLR_1r_ENUM BCM53570_A0_SET_BASE_TIME_ERROR_CLR_1r_ENUM
#define SET_BASE_TIME_ERROR_CLR_2r_ENUM BCM53570_A0_SET_BASE_TIME_ERROR_CLR_2r_ENUM
#define SET_NEXT_CYCLE_TIME_ERRORr_ENUM BCM53570_A0_SET_NEXT_CYCLE_TIME_ERRORr_ENUM
#define SET_NEXT_CYCLE_TIME_ERROR_0r_ENUM BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_0r_ENUM
#define SET_NEXT_CYCLE_TIME_ERROR_1r_ENUM BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_1r_ENUM
#define SET_NEXT_CYCLE_TIME_ERROR_2r_ENUM BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_2r_ENUM
#define SET_NEXT_CYCLE_TIME_ERROR_CLRr_ENUM BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_CLRr_ENUM
#define SET_NEXT_CYCLE_TIME_ERROR_CLR_0r_ENUM BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_CLR_0r_ENUM
#define SET_NEXT_CYCLE_TIME_ERROR_CLR_1r_ENUM BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_CLR_1r_ENUM
#define SET_NEXT_CYCLE_TIME_ERROR_CLR_2r_ENUM BCM53570_A0_SET_NEXT_CYCLE_TIME_ERROR_CLR_2r_ENUM
#define SFD_OFFSETr_ENUM BCM53570_A0_SFD_OFFSETr_ENUM
#define SFLOW_EGR_RAND_SEEDr_ENUM BCM53570_A0_SFLOW_EGR_RAND_SEEDr_ENUM
#define SFLOW_EGR_THRESHOLDr_ENUM BCM53570_A0_SFLOW_EGR_THRESHOLDr_ENUM
#define SFLOW_ING_RAND_SEEDr_ENUM BCM53570_A0_SFLOW_ING_RAND_SEEDr_ENUM
#define SFLOW_ING_THRESHOLDr_ENUM BCM53570_A0_SFLOW_ING_THRESHOLDr_ENUM
#define SHAPING_MEM_WR_MODEr_ENUM BCM53570_A0_SHAPING_MEM_WR_MODEr_ENUM
#define SHAPING_Q_GRANr_ENUM BCM53570_A0_SHAPING_Q_GRANr_ENUM
#define SHAPING_Q_GRAN_QGROUPr_ENUM BCM53570_A0_SHAPING_Q_GRAN_QGROUPr_ENUM
#define SHAPING_Q_GRAN_QLAYER_MAX0r_ENUM BCM53570_A0_SHAPING_Q_GRAN_QLAYER_MAX0r_ENUM
#define SHAPING_Q_GRAN_QLAYER_MAX1r_ENUM BCM53570_A0_SHAPING_Q_GRAN_QLAYER_MAX1r_ENUM
#define SHAPING_Q_GRAN_QLAYER_MIN0r_ENUM BCM53570_A0_SHAPING_Q_GRAN_QLAYER_MIN0r_ENUM
#define SHAPING_Q_GRAN_QLAYER_MIN1r_ENUM BCM53570_A0_SHAPING_Q_GRAN_QLAYER_MIN1r_ENUM
#define SHAPING_REF_FAILr_ENUM BCM53570_A0_SHAPING_REF_FAILr_ENUM
#define SHARED_POOL_CTRLr_ENUM BCM53570_A0_SHARED_POOL_CTRLr_ENUM
#define SHARED_POOL_CTRL_EXT1r_ENUM BCM53570_A0_SHARED_POOL_CTRL_EXT1r_ENUM
#define SHARED_POOL_CTRL_EXT2r_ENUM BCM53570_A0_SHARED_POOL_CTRL_EXT2r_ENUM
#define SMBUS_TIMING_CONFIG_2r_ENUM BCM53570_A0_SMBUS_TIMING_CONFIG_2r_ENUM
#define SOFTRESETPBMr_ENUM BCM53570_A0_SOFTRESETPBMr_ENUM
#define SOFTRESETPBM_0r_ENUM BCM53570_A0_SOFTRESETPBM_0r_ENUM
#define SOFTRESETPBM_1r_ENUM BCM53570_A0_SOFTRESETPBM_1r_ENUM
#define SOFTRESETPBM_2r_ENUM BCM53570_A0_SOFTRESETPBM_2r_ENUM
#define SOFTWARE_BLOCKMAP_ENUM BCM53570_A0_SOFTWARE_BLOCKMAP_ENUM
#define SOME_RDI_DEFECT_STATUSr_ENUM BCM53570_A0_SOME_RDI_DEFECT_STATUSr_ENUM
#define SOME_RMEP_CCM_DEFECT_STATUSr_ENUM BCM53570_A0_SOME_RMEP_CCM_DEFECT_STATUSr_ENUM
#define SOURCE_TRUNK_MAP_MODBASEm_ENUM BCM53570_A0_SOURCE_TRUNK_MAP_MODBASEm_ENUM
#define SOURCE_TRUNK_MAP_MODBASE_PARITY_CONTROLr_ENUM BCM53570_A0_SOURCE_TRUNK_MAP_MODBASE_PARITY_CONTROLr_ENUM
#define SOURCE_TRUNK_MAP_MODBASE_PARITY_STATUSr_ENUM BCM53570_A0_SOURCE_TRUNK_MAP_MODBASE_PARITY_STATUSr_ENUM
#define SOURCE_TRUNK_MAP_PARITY_CONTROLr_ENUM BCM53570_A0_SOURCE_TRUNK_MAP_PARITY_CONTROLr_ENUM
#define SOURCE_TRUNK_MAP_PARITY_STATUSr_ENUM BCM53570_A0_SOURCE_TRUNK_MAP_PARITY_STATUSr_ENUM
#define SOURCE_TRUNK_MAP_TABLEm_ENUM BCM53570_A0_SOURCE_TRUNK_MAP_TABLEm_ENUM
#define SPEED_LIMIT_ENTRY0_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY0_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY10_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY10_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY11_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY11_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY12_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY12_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY13_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY13_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY14_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY14_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY15_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY15_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY16_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY16_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY17_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY17_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY18_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY18_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY19_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY19_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY1_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY1_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY20_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY20_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY21_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY21_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY22_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY22_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY23_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY23_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY24_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY24_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY25_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY25_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY26_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY26_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY27_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY27_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY28_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY28_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY29_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY29_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY2_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY2_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY30_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY30_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY31_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY31_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY32_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY32_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY33_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY33_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY34_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY34_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY35_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY35_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY36_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY36_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY37_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY37_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY38_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY38_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY39_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY39_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY3_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY3_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY4_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY4_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY5_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY5_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY6_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY6_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY7_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY7_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY8_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY8_PHYSICAL_PORT_NUMBERr_ENUM
#define SPEED_LIMIT_ENTRY9_PHYSICAL_PORT_NUMBERr_ENUM BCM53570_A0_SPEED_LIMIT_ENTRY9_PHYSICAL_PORT_NUMBERr_ENUM
#define SPL_CALIBr_ENUM BCM53570_A0_SPL_CALIBr_ENUM
#define SPL_CALIB_0r_ENUM BCM53570_A0_SPL_CALIB_0r_ENUM
#define SPL_CALIB_1r_ENUM BCM53570_A0_SPL_CALIB_1r_ENUM
#define SPL_CALIB_2r_ENUM BCM53570_A0_SPL_CALIB_2r_ENUM
#define SPL_FREQ_MON_ENr_ENUM BCM53570_A0_SPL_FREQ_MON_ENr_ENUM
#define SPL_FREQ_MON_EN_0r_ENUM BCM53570_A0_SPL_FREQ_MON_EN_0r_ENUM
#define SPL_FREQ_MON_EN_1r_ENUM BCM53570_A0_SPL_FREQ_MON_EN_1r_ENUM
#define SPL_FREQ_MON_EN_2r_ENUM BCM53570_A0_SPL_FREQ_MON_EN_2r_ENUM
#define SPL_HIGH_THRESHr_ENUM BCM53570_A0_SPL_HIGH_THRESHr_ENUM
#define SPL_HIGH_THRESH_0r_ENUM BCM53570_A0_SPL_HIGH_THRESH_0r_ENUM
#define SPL_HIGH_THRESH_1r_ENUM BCM53570_A0_SPL_HIGH_THRESH_1r_ENUM
#define SPL_HIGH_THRESH_2r_ENUM BCM53570_A0_SPL_HIGH_THRESH_2r_ENUM
#define SPL_LOW_THRESHr_ENUM BCM53570_A0_SPL_LOW_THRESHr_ENUM
#define SPL_LOW_THRESH_0r_ENUM BCM53570_A0_SPL_LOW_THRESH_0r_ENUM
#define SPL_LOW_THRESH_1r_ENUM BCM53570_A0_SPL_LOW_THRESH_1r_ENUM
#define SPL_LOW_THRESH_2r_ENUM BCM53570_A0_SPL_LOW_THRESH_2r_ENUM
#define SPL_MONITOR_POINTr_ENUM BCM53570_A0_SPL_MONITOR_POINTr_ENUM
#define SPL_MONITOR_POINT_0r_ENUM BCM53570_A0_SPL_MONITOR_POINT_0r_ENUM
#define SPL_MONITOR_POINT_1r_ENUM BCM53570_A0_SPL_MONITOR_POINT_1r_ENUM
#define SPL_MONITOR_POINT_2r_ENUM BCM53570_A0_SPL_MONITOR_POINT_2r_ENUM
#define SPL_RST_CNT_THRESHr_ENUM BCM53570_A0_SPL_RST_CNT_THRESHr_ENUM
#define SPL_RST_CNT_THRESH_0r_ENUM BCM53570_A0_SPL_RST_CNT_THRESH_0r_ENUM
#define SPL_RST_CNT_THRESH_1r_ENUM BCM53570_A0_SPL_RST_CNT_THRESH_1r_ENUM
#define SPL_RST_CNT_THRESH_2r_ENUM BCM53570_A0_SPL_RST_CNT_THRESH_2r_ENUM
#define SPL_RST_CNT_THRESH_3r_ENUM BCM53570_A0_SPL_RST_CNT_THRESH_3r_ENUM
#define SPL_RST_CNT_VALr_ENUM BCM53570_A0_SPL_RST_CNT_VALr_ENUM
#define SPL_RST_CNT_VAL_0r_ENUM BCM53570_A0_SPL_RST_CNT_VAL_0r_ENUM
#define SPL_RST_CNT_VAL_1r_ENUM BCM53570_A0_SPL_RST_CNT_VAL_1r_ENUM
#define SPL_RST_CNT_VAL_2r_ENUM BCM53570_A0_SPL_RST_CNT_VAL_2r_ENUM
#define SPL_RST_CNT_VAL_3r_ENUM BCM53570_A0_SPL_RST_CNT_VAL_3r_ENUM
#define SPL_RST_MON_ENr_ENUM BCM53570_A0_SPL_RST_MON_ENr_ENUM
#define SPL_RST_MON_EN_0r_ENUM BCM53570_A0_SPL_RST_MON_EN_0r_ENUM
#define SPL_RST_MON_EN_1r_ENUM BCM53570_A0_SPL_RST_MON_EN_1r_ENUM
#define SPL_RST_MON_EN_2r_ENUM BCM53570_A0_SPL_RST_MON_EN_2r_ENUM
#define SPL_RST_MON_EN_3r_ENUM BCM53570_A0_SPL_RST_MON_EN_3r_ENUM
#define SPL_WDOGr_ENUM BCM53570_A0_SPL_WDOGr_ENUM
#define SPL_WIN_CNT_THRESHr_ENUM BCM53570_A0_SPL_WIN_CNT_THRESHr_ENUM
#define SPL_WIN_CNT_THRESH_0r_ENUM BCM53570_A0_SPL_WIN_CNT_THRESH_0r_ENUM
#define SPL_WIN_CNT_THRESH_1r_ENUM BCM53570_A0_SPL_WIN_CNT_THRESH_1r_ENUM
#define SPL_WIN_CNT_THRESH_2r_ENUM BCM53570_A0_SPL_WIN_CNT_THRESH_2r_ENUM
#define SPL_WIN_CNT_THRESH_3r_ENUM BCM53570_A0_SPL_WIN_CNT_THRESH_3r_ENUM
#define SPL_WIN_CNT_VALr_ENUM BCM53570_A0_SPL_WIN_CNT_VALr_ENUM
#define SPL_WIN_CNT_VAL_0r_ENUM BCM53570_A0_SPL_WIN_CNT_VAL_0r_ENUM
#define SPL_WIN_CNT_VAL_1r_ENUM BCM53570_A0_SPL_WIN_CNT_VAL_1r_ENUM
#define SPL_WIN_CNT_VAL_2r_ENUM BCM53570_A0_SPL_WIN_CNT_VAL_2r_ENUM
#define SPL_WIN_CNT_VAL_3r_ENUM BCM53570_A0_SPL_WIN_CNT_VAL_3r_ENUM
#define SPUM_APB_REGS_CRKEY_MASK_1r_ENUM BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_1r_ENUM
#define SPUM_APB_REGS_CRKEY_MASK_2r_ENUM BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_2r_ENUM
#define SPUM_APB_REGS_CRKEY_MASK_3r_ENUM BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_3r_ENUM
#define SPUM_APB_REGS_CRKEY_MASK_4r_ENUM BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_4r_ENUM
#define SPUM_APB_REGS_CRKEY_MASK_5r_ENUM BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_5r_ENUM
#define SPUM_APB_REGS_CRKEY_MASK_6r_ENUM BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_6r_ENUM
#define SPUM_APB_REGS_CRKEY_MASK_7r_ENUM BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_7r_ENUM
#define SPUM_APB_REGS_CRKEY_MASK_8r_ENUM BCM53570_A0_SPUM_APB_REGS_CRKEY_MASK_8r_ENUM
#define SPUM_APB_REGS_CTRLr_ENUM BCM53570_A0_SPUM_APB_REGS_CTRLr_ENUM
#define SPUM_APB_REGS_DATA_1_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_DATA_1_SEEDr_ENUM
#define SPUM_APB_REGS_DATA_2_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_DATA_2_SEEDr_ENUM
#define SPUM_APB_REGS_DATA_3_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_DATA_3_SEEDr_ENUM
#define SPUM_APB_REGS_DATA_4_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_DATA_4_SEEDr_ENUM
#define SPUM_APB_REGS_DATA_5_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_DATA_5_SEEDr_ENUM
#define SPUM_APB_REGS_DATA_6_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_DATA_6_SEEDr_ENUM
#define SPUM_APB_REGS_DATA_7_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_DATA_7_SEEDr_ENUM
#define SPUM_APB_REGS_DATA_8_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_DATA_8_SEEDr_ENUM
#define SPUM_APB_REGS_DATA_9_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_DATA_9_SEEDr_ENUM
#define SPUM_APB_REGS_DATA_MASK_1r_ENUM BCM53570_A0_SPUM_APB_REGS_DATA_MASK_1r_ENUM
#define SPUM_APB_REGS_DATA_MASK_2r_ENUM BCM53570_A0_SPUM_APB_REGS_DATA_MASK_2r_ENUM
#define SPUM_APB_REGS_DPA_CFGr_ENUM BCM53570_A0_SPUM_APB_REGS_DPA_CFGr_ENUM
#define SPUM_APB_REGS_KCBARr_ENUM BCM53570_A0_SPUM_APB_REGS_KCBARr_ENUM
#define SPUM_APB_REGS_KCECCr_ENUM BCM53570_A0_SPUM_APB_REGS_KCECCr_ENUM
#define SPUM_APB_REGS_KEY_1_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_KEY_1_SEEDr_ENUM
#define SPUM_APB_REGS_KEY_2_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_KEY_2_SEEDr_ENUM
#define SPUM_APB_REGS_KEY_3_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_KEY_3_SEEDr_ENUM
#define SPUM_APB_REGS_KEY_4_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_KEY_4_SEEDr_ENUM
#define SPUM_APB_REGS_KEY_5_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_KEY_5_SEEDr_ENUM
#define SPUM_APB_REGS_KEY_6_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_KEY_6_SEEDr_ENUM
#define SPUM_APB_REGS_KEY_7_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_KEY_7_SEEDr_ENUM
#define SPUM_APB_REGS_KEY_8_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_KEY_8_SEEDr_ENUM
#define SPUM_APB_REGS_KEY_9_SEEDr_ENUM BCM53570_A0_SPUM_APB_REGS_KEY_9_SEEDr_ENUM
#define SPUM_APB_REGS_RAND_STALL_1r_ENUM BCM53570_A0_SPUM_APB_REGS_RAND_STALL_1r_ENUM
#define SPUM_APB_REGS_RAND_STALL_2r_ENUM BCM53570_A0_SPUM_APB_REGS_RAND_STALL_2r_ENUM
#define SPUM_APB_REGS_RDI_1r_ENUM BCM53570_A0_SPUM_APB_REGS_RDI_1r_ENUM
#define SPUM_APB_REGS_RDI_2r_ENUM BCM53570_A0_SPUM_APB_REGS_RDI_2r_ENUM
#define SPUM_APB_REGS_STATr_ENUM BCM53570_A0_SPUM_APB_REGS_STATr_ENUM
#define SPUM_AXI_REGS_AXI_ACCESSr_ENUM BCM53570_A0_SPUM_AXI_REGS_AXI_ACCESSr_ENUM
#define SPUM_AXI_REGS_AXI_DBG0r_ENUM BCM53570_A0_SPUM_AXI_REGS_AXI_DBG0r_ENUM
#define SPUM_AXI_REGS_AXI_DBG1r_ENUM BCM53570_A0_SPUM_AXI_REGS_AXI_DBG1r_ENUM
#define SPUM_AXI_REGS_AXI_REACTr_ENUM BCM53570_A0_SPUM_AXI_REGS_AXI_REACTr_ENUM
#define SPUM_AXI_REGS_DMA_CTLr_ENUM BCM53570_A0_SPUM_AXI_REGS_DMA_CTLr_ENUM
#define SPUM_AXI_REGS_DMA_STATr_ENUM BCM53570_A0_SPUM_AXI_REGS_DMA_STATr_ENUM
#define SPUM_AXI_REGS_FIFO_INr_ENUM BCM53570_A0_SPUM_AXI_REGS_FIFO_INr_ENUM
#define SPUM_AXI_REGS_FIFO_OUTr_ENUM BCM53570_A0_SPUM_AXI_REGS_FIFO_OUTr_ENUM
#define SPUM_AXI_REGS_FIFO_STATr_ENUM BCM53570_A0_SPUM_AXI_REGS_FIFO_STATr_ENUM
#define SPUM_AXI_REGS_INT_MASKr_ENUM BCM53570_A0_SPUM_AXI_REGS_INT_MASKr_ENUM
#define SPUM_AXI_REGS_INT_STATr_ENUM BCM53570_A0_SPUM_AXI_REGS_INT_STATr_ENUM
#define SPUM_AXI_REGS_IN_DMA_SIZEr_ENUM BCM53570_A0_SPUM_AXI_REGS_IN_DMA_SIZEr_ENUM
#define SPUM_AXI_REGS_OUT_DMA_SIZEr_ENUM BCM53570_A0_SPUM_AXI_REGS_OUT_DMA_SIZEr_ENUM
#define SPUM_AXI_REGS_VIO_ADDR_STATr_ENUM BCM53570_A0_SPUM_AXI_REGS_VIO_ADDR_STATr_ENUM
#define SPUM_AXI_REGS_VIO_CTL_STATr_ENUM BCM53570_A0_SPUM_AXI_REGS_VIO_CTL_STATr_ENUM
#define SRC_MODID_BLOCKm_ENUM BCM53570_A0_SRC_MODID_BLOCKm_ENUM
#define SRC_MODID_BLOCK_PARITY_CONTROLr_ENUM BCM53570_A0_SRC_MODID_BLOCK_PARITY_CONTROLr_ENUM
#define SRC_MODID_BLOCK_PARITY_STATUSr_ENUM BCM53570_A0_SRC_MODID_BLOCK_PARITY_STATUSr_ENUM
#define SR_AGING_TIMERr_ENUM BCM53570_A0_SR_AGING_TIMERr_ENUM
#define SR_EGR_COUNTER_PROFILEm_ENUM BCM53570_A0_SR_EGR_COUNTER_PROFILEm_ENUM
#define SR_EGR_ING_PORTm_ENUM BCM53570_A0_SR_EGR_ING_PORTm_ENUM
#define SR_EGR_PORTm_ENUM BCM53570_A0_SR_EGR_PORTm_ENUM
#define SR_ETHERTYPESm_ENUM BCM53570_A0_SR_ETHERTYPESm_ENUM
#define SR_FLOW_COUNT_POOL0m_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL0m_ENUM
#define SR_FLOW_COUNT_POOL0_PARITY_CONTROLr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL0_PARITY_CONTROLr_ENUM
#define SR_FLOW_COUNT_POOL0_PARITY_STATUSr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL0_PARITY_STATUSr_ENUM
#define SR_FLOW_COUNT_POOL1m_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL1m_ENUM
#define SR_FLOW_COUNT_POOL1_PARITY_CONTROLr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL1_PARITY_CONTROLr_ENUM
#define SR_FLOW_COUNT_POOL1_PARITY_STATUSr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL1_PARITY_STATUSr_ENUM
#define SR_FLOW_COUNT_POOL2m_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL2m_ENUM
#define SR_FLOW_COUNT_POOL2_PARITY_CONTROLr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL2_PARITY_CONTROLr_ENUM
#define SR_FLOW_COUNT_POOL2_PARITY_STATUSr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL2_PARITY_STATUSr_ENUM
#define SR_FLOW_COUNT_POOL3m_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL3m_ENUM
#define SR_FLOW_COUNT_POOL3_PARITY_CONTROLr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL3_PARITY_CONTROLr_ENUM
#define SR_FLOW_COUNT_POOL3_PARITY_STATUSr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL3_PARITY_STATUSr_ENUM
#define SR_FLOW_COUNT_POOL4m_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL4m_ENUM
#define SR_FLOW_COUNT_POOL4_PARITY_CONTROLr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL4_PARITY_CONTROLr_ENUM
#define SR_FLOW_COUNT_POOL4_PARITY_STATUSr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL4_PARITY_STATUSr_ENUM
#define SR_FLOW_COUNT_POOL5m_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL5m_ENUM
#define SR_FLOW_COUNT_POOL5_PARITY_CONTROLr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL5_PARITY_CONTROLr_ENUM
#define SR_FLOW_COUNT_POOL5_PARITY_STATUSr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL5_PARITY_STATUSr_ENUM
#define SR_FLOW_COUNT_POOL6m_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL6m_ENUM
#define SR_FLOW_COUNT_POOL6_PARITY_CONTROLr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL6_PARITY_CONTROLr_ENUM
#define SR_FLOW_COUNT_POOL6_PARITY_STATUSr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL6_PARITY_STATUSr_ENUM
#define SR_FLOW_COUNT_POOL7m_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL7m_ENUM
#define SR_FLOW_COUNT_POOL7_PARITY_CONTROLr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL7_PARITY_CONTROLr_ENUM
#define SR_FLOW_COUNT_POOL7_PARITY_STATUSr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL7_PARITY_STATUSr_ENUM
#define SR_FLOW_COUNT_POOL_PARITY_CONTROLr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL_PARITY_CONTROLr_ENUM
#define SR_FLOW_COUNT_POOL_PARITY_STATUSr_ENUM BCM53570_A0_SR_FLOW_COUNT_POOL_PARITY_STATUSr_ENUM
#define SR_FLOW_COUNT_THRESHOLD_OWN_RXr_ENUM BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_OWN_RXr_ENUM
#define SR_FLOW_COUNT_THRESHOLD_RXr_ENUM BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RXr_ENUM
#define SR_FLOW_COUNT_THRESHOLD_RX_DUPLICATESr_ENUM BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_DUPLICATESr_ENUM
#define SR_FLOW_COUNT_THRESHOLD_RX_ERRORr_ENUM BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_ERRORr_ENUM
#define SR_FLOW_COUNT_THRESHOLD_RX_OUTOFORDERr_ENUM BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_OUTOFORDERr_ENUM
#define SR_FLOW_COUNT_THRESHOLD_RX_PASSEDr_ENUM BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_PASSEDr_ENUM
#define SR_FLOW_COUNT_THRESHOLD_RX_TAGGEDr_ENUM BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_TAGGEDr_ENUM
#define SR_FLOW_COUNT_THRESHOLD_RX_TAG_ERRORr_ENUM BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_TAG_ERRORr_ENUM
#define SR_FLOW_COUNT_THRESHOLD_RX_WRONG_LANr_ENUM BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_RX_WRONG_LANr_ENUM
#define SR_FLOW_COUNT_THRESHOLD_TXr_ENUM BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_TXr_ENUM
#define SR_FLOW_COUNT_THRESHOLD_TX_TAGGEDr_ENUM BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_TX_TAGGEDr_ENUM
#define SR_FLOW_COUNT_THRESHOLD_UNEXPECTED_FRAMEr_ENUM BCM53570_A0_SR_FLOW_COUNT_THRESHOLD_UNEXPECTED_FRAMEr_ENUM
#define SR_FLOW_EGR_COUNTER_CONTROLm_ENUM BCM53570_A0_SR_FLOW_EGR_COUNTER_CONTROLm_ENUM
#define SR_FLOW_EGR_COUNTER_CONTROL_PARITY_STATUSr_ENUM BCM53570_A0_SR_FLOW_EGR_COUNTER_CONTROL_PARITY_STATUSr_ENUM
#define SR_FLOW_ING_COUNTER_CONTROLm_ENUM BCM53570_A0_SR_FLOW_ING_COUNTER_CONTROLm_ENUM
#define SR_FLOW_ING_COUNTER_CONTROL_ECC_CONTROLr_ENUM BCM53570_A0_SR_FLOW_ING_COUNTER_CONTROL_ECC_CONTROLr_ENUM
#define SR_FLOW_ING_COUNTER_CONTROL_ECC_STATUSr_ENUM BCM53570_A0_SR_FLOW_ING_COUNTER_CONTROL_ECC_STATUSr_ENUM
#define SR_FLOW_ING_COUNTER_CONTROL_PARITY_STATUSr_ENUM BCM53570_A0_SR_FLOW_ING_COUNTER_CONTROL_PARITY_STATUSr_ENUM
#define SR_FLOW_THRESHOLD_MTU_ERRORr_ENUM BCM53570_A0_SR_FLOW_THRESHOLD_MTU_ERRORr_ENUM
#define SR_FLOW_THRESHOLD_PROXY_MAC_ERRORr_ENUM BCM53570_A0_SR_FLOW_THRESHOLD_PROXY_MAC_ERRORr_ENUM
#define SR_FLOW_THRESHOLD_SN_WINDOW_RESETr_ENUM BCM53570_A0_SR_FLOW_THRESHOLD_SN_WINDOW_RESETr_ENUM
#define SR_FLOW_THRESHOLD_STU_ERRORr_ENUM BCM53570_A0_SR_FLOW_THRESHOLD_STU_ERRORr_ENUM
#define SR_FLOW_THRESHOLD_TX_MTU_ERRORr_ENUM BCM53570_A0_SR_FLOW_THRESHOLD_TX_MTU_ERRORr_ENUM
#define SR_FLOW_THRESHOLD_TX_STU_ERRORr_ENUM BCM53570_A0_SR_FLOW_THRESHOLD_TX_STU_ERRORr_ENUM
#define SR_ING_COUNTER_PROFILEm_ENUM BCM53570_A0_SR_ING_COUNTER_PROFILEm_ENUM
#define SR_ING_EGR_PORTm_ENUM BCM53570_A0_SR_ING_EGR_PORTm_ENUM
#define SR_ING_EGR_TRUNKm_ENUM BCM53570_A0_SR_ING_EGR_TRUNKm_ENUM
#define SR_L2_ENTRYm_ENUM BCM53570_A0_SR_L2_ENTRYm_ENUM
#define SR_LPORT_PROFILE_TABLE_ECC_CONTROLr_ENUM BCM53570_A0_SR_LPORT_PROFILE_TABLE_ECC_CONTROLr_ENUM
#define SR_LPORT_PROFILE_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_SR_LPORT_PROFILE_TABLE_ECC_STATUS_INTRr_ENUM
#define SR_LPORT_PROFILE_TABLE_PARITY_STATUSr_ENUM BCM53570_A0_SR_LPORT_PROFILE_TABLE_PARITY_STATUSr_ENUM
#define SR_LPORT_TABm_ENUM BCM53570_A0_SR_LPORT_TABm_ENUM
#define SR_MAC_LEARNINGm_ENUM BCM53570_A0_SR_MAC_LEARNINGm_ENUM
#define SR_MAC_LEARNING_VALIDm_ENUM BCM53570_A0_SR_MAC_LEARNING_VALIDm_ENUM
#define SR_MAC_PROXY_PROFILEm_ENUM BCM53570_A0_SR_MAC_PROXY_PROFILEm_ENUM
#define SR_MAC_PROXY_PROFILE_ECC_CONTROLr_ENUM BCM53570_A0_SR_MAC_PROXY_PROFILE_ECC_CONTROLr_ENUM
#define SR_MAC_PROXY_PROFILE_ECC_STATUS_INTRr_ENUM BCM53570_A0_SR_MAC_PROXY_PROFILE_ECC_STATUS_INTRr_ENUM
#define SR_MAC_PROXY_PROFILE_PARITY_STATUSr_ENUM BCM53570_A0_SR_MAC_PROXY_PROFILE_PARITY_STATUSr_ENUM
#define SR_OUT_OF_ORDER_CONTROLr_ENUM BCM53570_A0_SR_OUT_OF_ORDER_CONTROLr_ENUM
#define SR_PORT_COUNT_OWN_RXm_ENUM BCM53570_A0_SR_PORT_COUNT_OWN_RXm_ENUM
#define SR_PORT_COUNT_OWN_RX_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_COUNT_OWN_RX_PARITY_CONTROLr_ENUM
#define SR_PORT_COUNT_OWN_RX_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_OWN_RX_PARITY_STATUSr_ENUM
#define SR_PORT_COUNT_RXm_ENUM BCM53570_A0_SR_PORT_COUNT_RXm_ENUM
#define SR_PORT_COUNT_RX_DUPLICATESm_ENUM BCM53570_A0_SR_PORT_COUNT_RX_DUPLICATESm_ENUM
#define SR_PORT_COUNT_RX_DUPLICATES_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_DUPLICATES_PARITY_CONTROLr_ENUM
#define SR_PORT_COUNT_RX_DUPLICATES_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_DUPLICATES_PARITY_STATUSr_ENUM
#define SR_PORT_COUNT_RX_ERRORm_ENUM BCM53570_A0_SR_PORT_COUNT_RX_ERRORm_ENUM
#define SR_PORT_COUNT_RX_ERROR_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_ERROR_PARITY_CONTROLr_ENUM
#define SR_PORT_COUNT_RX_ERROR_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_ERROR_PARITY_STATUSr_ENUM
#define SR_PORT_COUNT_RX_LOST_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_LOST_PARITY_CONTROLr_ENUM
#define SR_PORT_COUNT_RX_LOST_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_LOST_PARITY_STATUSr_ENUM
#define SR_PORT_COUNT_RX_OUTOFORDERm_ENUM BCM53570_A0_SR_PORT_COUNT_RX_OUTOFORDERm_ENUM
#define SR_PORT_COUNT_RX_OUTOFORDER_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_OUTOFORDER_PARITY_CONTROLr_ENUM
#define SR_PORT_COUNT_RX_OUTOFORDER_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_OUTOFORDER_PARITY_STATUSr_ENUM
#define SR_PORT_COUNT_RX_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_PARITY_CONTROLr_ENUM
#define SR_PORT_COUNT_RX_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_PARITY_STATUSr_ENUM
#define SR_PORT_COUNT_RX_PASSEDm_ENUM BCM53570_A0_SR_PORT_COUNT_RX_PASSEDm_ENUM
#define SR_PORT_COUNT_RX_PASSED_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_PASSED_PARITY_CONTROLr_ENUM
#define SR_PORT_COUNT_RX_PASSED_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_PASSED_PARITY_STATUSr_ENUM
#define SR_PORT_COUNT_RX_TAGGEDm_ENUM BCM53570_A0_SR_PORT_COUNT_RX_TAGGEDm_ENUM
#define SR_PORT_COUNT_RX_TAGGED_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_TAGGED_PARITY_CONTROLr_ENUM
#define SR_PORT_COUNT_RX_TAGGED_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_TAGGED_PARITY_STATUSr_ENUM
#define SR_PORT_COUNT_RX_TAG_ERRORm_ENUM BCM53570_A0_SR_PORT_COUNT_RX_TAG_ERRORm_ENUM
#define SR_PORT_COUNT_RX_TAG_ERROR_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_TAG_ERROR_PARITY_CONTROLr_ENUM
#define SR_PORT_COUNT_RX_TAG_ERROR_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_TAG_ERROR_PARITY_STATUSr_ENUM
#define SR_PORT_COUNT_RX_WRONG_LANm_ENUM BCM53570_A0_SR_PORT_COUNT_RX_WRONG_LANm_ENUM
#define SR_PORT_COUNT_RX_WRONG_LAN_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_WRONG_LAN_PARITY_CONTROLr_ENUM
#define SR_PORT_COUNT_RX_WRONG_LAN_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_RX_WRONG_LAN_PARITY_STATUSr_ENUM
#define SR_PORT_COUNT_THRESHOLD_OWN_RXr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_OWN_RXr_ENUM
#define SR_PORT_COUNT_THRESHOLD_PROXY_MAC_ERRORr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_PROXY_MAC_ERRORr_ENUM
#define SR_PORT_COUNT_THRESHOLD_RXr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RXr_ENUM
#define SR_PORT_COUNT_THRESHOLD_RX_DUPLICATESr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_DUPLICATESr_ENUM
#define SR_PORT_COUNT_THRESHOLD_RX_ERRORr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_ERRORr_ENUM
#define SR_PORT_COUNT_THRESHOLD_RX_OUTOFORDERr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_OUTOFORDERr_ENUM
#define SR_PORT_COUNT_THRESHOLD_RX_PASSEDr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_PASSEDr_ENUM
#define SR_PORT_COUNT_THRESHOLD_RX_TAGGEDr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_TAGGEDr_ENUM
#define SR_PORT_COUNT_THRESHOLD_RX_TAG_ERRORr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_TAG_ERRORr_ENUM
#define SR_PORT_COUNT_THRESHOLD_RX_WRONG_LANr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_RX_WRONG_LANr_ENUM
#define SR_PORT_COUNT_THRESHOLD_TXr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_TXr_ENUM
#define SR_PORT_COUNT_THRESHOLD_TX_TAGGEDr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_TX_TAGGEDr_ENUM
#define SR_PORT_COUNT_THRESHOLD_UNEXPECTED_FRAMEr_ENUM BCM53570_A0_SR_PORT_COUNT_THRESHOLD_UNEXPECTED_FRAMEr_ENUM
#define SR_PORT_COUNT_TXm_ENUM BCM53570_A0_SR_PORT_COUNT_TXm_ENUM
#define SR_PORT_COUNT_TX_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_TX_PARITY_STATUSr_ENUM
#define SR_PORT_COUNT_TX_TAGGEDm_ENUM BCM53570_A0_SR_PORT_COUNT_TX_TAGGEDm_ENUM
#define SR_PORT_COUNT_TX_TAGGED_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_TX_TAGGED_PARITY_STATUSr_ENUM
#define SR_PORT_COUNT_UNEXPECTED_FRAMEm_ENUM BCM53570_A0_SR_PORT_COUNT_UNEXPECTED_FRAMEm_ENUM
#define SR_PORT_COUNT_UNEXPECTED_FRAME_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_COUNT_UNEXPECTED_FRAME_PARITY_CONTROLr_ENUM
#define SR_PORT_COUNT_UNEXPECTED_FRAME_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_COUNT_UNEXPECTED_FRAME_PARITY_STATUSr_ENUM
#define SR_PORT_MTU_ERRORm_ENUM BCM53570_A0_SR_PORT_MTU_ERRORm_ENUM
#define SR_PORT_MTU_ERROR_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_MTU_ERROR_PARITY_CONTROLr_ENUM
#define SR_PORT_MTU_ERROR_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_MTU_ERROR_PARITY_STATUSr_ENUM
#define SR_PORT_PROXY_MAC_ERRORm_ENUM BCM53570_A0_SR_PORT_PROXY_MAC_ERRORm_ENUM
#define SR_PORT_PROXY_MAC_ERROR_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_PROXY_MAC_ERROR_PARITY_CONTROLr_ENUM
#define SR_PORT_PROXY_MAC_ERROR_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_PROXY_MAC_ERROR_PARITY_STATUSr_ENUM
#define SR_PORT_SN_WINDOW_RESETm_ENUM BCM53570_A0_SR_PORT_SN_WINDOW_RESETm_ENUM
#define SR_PORT_SN_WINDOW_RESET_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_SN_WINDOW_RESET_PARITY_CONTROLr_ENUM
#define SR_PORT_SN_WINDOW_RESET_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_SN_WINDOW_RESET_PARITY_STATUSr_ENUM
#define SR_PORT_STU_ERRORm_ENUM BCM53570_A0_SR_PORT_STU_ERRORm_ENUM
#define SR_PORT_STU_ERROR_PARITY_CONTROLr_ENUM BCM53570_A0_SR_PORT_STU_ERROR_PARITY_CONTROLr_ENUM
#define SR_PORT_STU_ERROR_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_STU_ERROR_PARITY_STATUSr_ENUM
#define SR_PORT_TABLEm_ENUM BCM53570_A0_SR_PORT_TABLEm_ENUM
#define SR_PORT_TABLE_ECC_CONTROLr_ENUM BCM53570_A0_SR_PORT_TABLE_ECC_CONTROLr_ENUM
#define SR_PORT_TABLE_ECC_STATUS_INTRr_ENUM BCM53570_A0_SR_PORT_TABLE_ECC_STATUS_INTRr_ENUM
#define SR_PORT_TABLE_PARITY_STATUS_INTRr_ENUM BCM53570_A0_SR_PORT_TABLE_PARITY_STATUS_INTRr_ENUM
#define SR_PORT_TABLE_RAM_CONTROLr_ENUM BCM53570_A0_SR_PORT_TABLE_RAM_CONTROLr_ENUM
#define SR_PORT_THRESHOLD_MTU_ERRORr_ENUM BCM53570_A0_SR_PORT_THRESHOLD_MTU_ERRORr_ENUM
#define SR_PORT_THRESHOLD_SN_WINDOW_RESETr_ENUM BCM53570_A0_SR_PORT_THRESHOLD_SN_WINDOW_RESETr_ENUM
#define SR_PORT_THRESHOLD_STU_ERRORr_ENUM BCM53570_A0_SR_PORT_THRESHOLD_STU_ERRORr_ENUM
#define SR_PORT_THRESHOLD_TX_MTU_ERRORr_ENUM BCM53570_A0_SR_PORT_THRESHOLD_TX_MTU_ERRORr_ENUM
#define SR_PORT_THRESHOLD_TX_STU_ERRORr_ENUM BCM53570_A0_SR_PORT_THRESHOLD_TX_STU_ERRORr_ENUM
#define SR_PORT_TX_MTU_ERRORm_ENUM BCM53570_A0_SR_PORT_TX_MTU_ERRORm_ENUM
#define SR_PORT_TX_MTU_ERROR_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_TX_MTU_ERROR_PARITY_STATUSr_ENUM
#define SR_PORT_TX_STU_ERRORm_ENUM BCM53570_A0_SR_PORT_TX_STU_ERRORm_ENUM
#define SR_PORT_TX_STU_ERROR_PARITY_STATUSr_ENUM BCM53570_A0_SR_PORT_TX_STU_ERROR_PARITY_STATUSr_ENUM
#define SR_PRI_OFFSETm_ENUM BCM53570_A0_SR_PRI_OFFSETm_ENUM
#define SR_RXm_ENUM BCM53570_A0_SR_RXm_ENUM
#define SR_RX_FLOW_ID_CONTROLr_ENUM BCM53570_A0_SR_RX_FLOW_ID_CONTROLr_ENUM
#define SR_RX_FLOW_ID_POOLm_ENUM BCM53570_A0_SR_RX_FLOW_ID_POOLm_ENUM
#define SR_RX_FLOW_ID_POOL_ECC_CONTROLr_ENUM BCM53570_A0_SR_RX_FLOW_ID_POOL_ECC_CONTROLr_ENUM
#define SR_RX_FLOW_ID_POOL_ECC_STATUS_INTRr_ENUM BCM53570_A0_SR_RX_FLOW_ID_POOL_ECC_STATUS_INTRr_ENUM
#define SR_RX_FLOW_ID_POOL_PARITY_STATUS_INTRr_ENUM BCM53570_A0_SR_RX_FLOW_ID_POOL_PARITY_STATUS_INTRr_ENUM
#define SR_RX_FLOW_ID_POOL_RAM_CONTROLr_ENUM BCM53570_A0_SR_RX_FLOW_ID_POOL_RAM_CONTROLr_ENUM
#define SR_RX_LINK_LIST_STATUSr_ENUM BCM53570_A0_SR_RX_LINK_LIST_STATUSr_ENUM
#define SR_SN_HISTORY_0m_ENUM BCM53570_A0_SR_SN_HISTORY_0m_ENUM
#define SR_SN_HISTORY_1m_ENUM BCM53570_A0_SR_SN_HISTORY_1m_ENUM
#define SR_SN_HISTORY_10m_ENUM BCM53570_A0_SR_SN_HISTORY_10m_ENUM
#define SR_SN_HISTORY_11m_ENUM BCM53570_A0_SR_SN_HISTORY_11m_ENUM
#define SR_SN_HISTORY_12m_ENUM BCM53570_A0_SR_SN_HISTORY_12m_ENUM
#define SR_SN_HISTORY_13m_ENUM BCM53570_A0_SR_SN_HISTORY_13m_ENUM
#define SR_SN_HISTORY_14m_ENUM BCM53570_A0_SR_SN_HISTORY_14m_ENUM
#define SR_SN_HISTORY_15m_ENUM BCM53570_A0_SR_SN_HISTORY_15m_ENUM
#define SR_SN_HISTORY_2m_ENUM BCM53570_A0_SR_SN_HISTORY_2m_ENUM
#define SR_SN_HISTORY_3m_ENUM BCM53570_A0_SR_SN_HISTORY_3m_ENUM
#define SR_SN_HISTORY_4m_ENUM BCM53570_A0_SR_SN_HISTORY_4m_ENUM
#define SR_SN_HISTORY_5m_ENUM BCM53570_A0_SR_SN_HISTORY_5m_ENUM
#define SR_SN_HISTORY_6m_ENUM BCM53570_A0_SR_SN_HISTORY_6m_ENUM
#define SR_SN_HISTORY_7m_ENUM BCM53570_A0_SR_SN_HISTORY_7m_ENUM
#define SR_SN_HISTORY_8m_ENUM BCM53570_A0_SR_SN_HISTORY_8m_ENUM
#define SR_SN_HISTORY_9m_ENUM BCM53570_A0_SR_SN_HISTORY_9m_ENUM
#define SR_SUPERVISORY_MAC_ADDRESSm_ENUM BCM53570_A0_SR_SUPERVISORY_MAC_ADDRESSm_ENUM
#define SR_SUPERVISORY_MAC_ADDRESS_DOT1CBm_ENUM BCM53570_A0_SR_SUPERVISORY_MAC_ADDRESS_DOT1CBm_ENUM
#define SR_TXm_ENUM BCM53570_A0_SR_TXm_ENUM
#define SR_TX_FLOW_ID_CONTROLr_ENUM BCM53570_A0_SR_TX_FLOW_ID_CONTROLr_ENUM
#define SR_TX_FLOW_ID_POOLm_ENUM BCM53570_A0_SR_TX_FLOW_ID_POOLm_ENUM
#define SR_TX_FLOW_ID_POOL_ECC_CONTROLr_ENUM BCM53570_A0_SR_TX_FLOW_ID_POOL_ECC_CONTROLr_ENUM
#define SR_TX_FLOW_ID_POOL_ECC_STATUS_INTRr_ENUM BCM53570_A0_SR_TX_FLOW_ID_POOL_ECC_STATUS_INTRr_ENUM
#define SR_TX_FLOW_ID_POOL_PARITY_STATUS_INTRr_ENUM BCM53570_A0_SR_TX_FLOW_ID_POOL_PARITY_STATUS_INTRr_ENUM
#define SR_TX_FLOW_ID_POOL_RAM_CONTROLr_ENUM BCM53570_A0_SR_TX_FLOW_ID_POOL_RAM_CONTROLr_ENUM
#define SR_TX_LINK_LIST_STATUSr_ENUM BCM53570_A0_SR_TX_LINK_LIST_STATUSr_ENUM
#define STG_TABm_ENUM BCM53570_A0_STG_TABm_ENUM
#define STORM_CONTROL_METER_CONFIGr_ENUM BCM53570_A0_STORM_CONTROL_METER_CONFIGr_ENUM
#define STORM_CONTROL_METER_MAPPINGr_ENUM BCM53570_A0_STORM_CONTROL_METER_MAPPINGr_ENUM
#define STU_PRIORITYr_ENUM BCM53570_A0_STU_PRIORITYr_ENUM
#define STU_PROFILEm_ENUM BCM53570_A0_STU_PROFILEm_ENUM
#define SVC_METER_OFFSET_POLICY_TABLEm_ENUM BCM53570_A0_SVC_METER_OFFSET_POLICY_TABLEm_ENUM
#define SVC_METER_OFFSET_TCAMm_ENUM BCM53570_A0_SVC_METER_OFFSET_TCAMm_ENUM
#define SVC_METER_OFFSET_TCAM_BIST_CONFIGr_ENUM BCM53570_A0_SVC_METER_OFFSET_TCAM_BIST_CONFIGr_ENUM
#define SVC_METER_OFFSET_TCAM_BIST_DBG_DATAr_ENUM BCM53570_A0_SVC_METER_OFFSET_TCAM_BIST_DBG_DATAr_ENUM
#define SVC_METER_OFFSET_TCAM_BIST_STATUSr_ENUM BCM53570_A0_SVC_METER_OFFSET_TCAM_BIST_STATUSr_ENUM
#define SVC_METER_OFFSET_TCAM_DBGCTRLr_ENUM BCM53570_A0_SVC_METER_OFFSET_TCAM_DBGCTRLr_ENUM
#define SVM_METER_TABLEm_ENUM BCM53570_A0_SVM_METER_TABLEm_ENUM
#define SVM_POLICY_TABLEm_ENUM BCM53570_A0_SVM_POLICY_TABLEm_ENUM
#define SVM_TSN_CONTROLr_ENUM BCM53570_A0_SVM_TSN_CONTROLr_ENUM
#define SW1_RAM_DBGCTRLr_ENUM BCM53570_A0_SW1_RAM_DBGCTRLr_ENUM
#define SW1_RAM_DBGCTRL_2r_ENUM BCM53570_A0_SW1_RAM_DBGCTRL_2r_ENUM
#define SW1_RAM_DBGCTRL_3r_ENUM BCM53570_A0_SW1_RAM_DBGCTRL_3r_ENUM
#define SW1_RAM_DBGCTRL_4r_ENUM BCM53570_A0_SW1_RAM_DBGCTRL_4r_ENUM
#define SW2_FP_DST_ACTION_CONTROLr_ENUM BCM53570_A0_SW2_FP_DST_ACTION_CONTROLr_ENUM
#define SW2_HW_CONTROLr_ENUM BCM53570_A0_SW2_HW_CONTROLr_ENUM
#define SW2_RAM_CONTROL_1_64r_ENUM BCM53570_A0_SW2_RAM_CONTROL_1_64r_ENUM
#define SW2_RAM_CONTROL_2_64r_ENUM BCM53570_A0_SW2_RAM_CONTROL_2_64r_ENUM
#define SW2_RAM_CONTROL_3_64r_ENUM BCM53570_A0_SW2_RAM_CONTROL_3_64r_ENUM
#define SW2_RAM_CONTROL_4_64r_ENUM BCM53570_A0_SW2_RAM_CONTROL_4_64r_ENUM
#define SW2_RAM_CONTROL_5_64r_ENUM BCM53570_A0_SW2_RAM_CONTROL_5_64r_ENUM
#define SW2_RAM_CONTROL_6_64r_ENUM BCM53570_A0_SW2_RAM_CONTROL_6_64r_ENUM
#define SW2_RAM_CONTROL_7_64r_ENUM BCM53570_A0_SW2_RAM_CONTROL_7_64r_ENUM
#define SYSCFG_MODBASE_RAM_CONTROLr_ENUM BCM53570_A0_SYSCFG_MODBASE_RAM_CONTROLr_ENUM
#define SYSTEM_CONFIG_TABLEm_ENUM BCM53570_A0_SYSTEM_CONFIG_TABLEm_ENUM
#define SYSTEM_CONFIG_TABLE_MODBASEm_ENUM BCM53570_A0_SYSTEM_CONFIG_TABLE_MODBASEm_ENUM
#define SYSTEM_CONFIG_TABLE_MODBASE_PARITY_CONTROLr_ENUM BCM53570_A0_SYSTEM_CONFIG_TABLE_MODBASE_PARITY_CONTROLr_ENUM
#define SYSTEM_CONFIG_TABLE_MODBASE_PARITY_STATUSr_ENUM BCM53570_A0_SYSTEM_CONFIG_TABLE_MODBASE_PARITY_STATUSr_ENUM
#define SYSTEM_CONFIG_TABLE_PARITY_CONTROLr_ENUM BCM53570_A0_SYSTEM_CONFIG_TABLE_PARITY_CONTROLr_ENUM
#define SYSTEM_CONFIG_TABLE_PARITY_STATUSr_ENUM BCM53570_A0_SYSTEM_CONFIG_TABLE_PARITY_STATUSr_ENUM
#define SYS_MAC_COUNTr_ENUM BCM53570_A0_SYS_MAC_COUNTr_ENUM
#define SYS_MAC_LIMIT_CONTROLr_ENUM BCM53570_A0_SYS_MAC_LIMIT_CONTROLr_ENUM
#define TAG_0r_ENUM BCM53570_A0_TAG_0r_ENUM
#define TAG_1r_ENUM BCM53570_A0_TAG_1r_ENUM
#define TAS_ASYNC_FIFO_OVERFLOWr_ENUM BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOWr_ENUM
#define TAS_ASYNC_FIFO_OVERFLOW_0r_ENUM BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_0r_ENUM
#define TAS_ASYNC_FIFO_OVERFLOW_1r_ENUM BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_1r_ENUM
#define TAS_ASYNC_FIFO_OVERFLOW_2r_ENUM BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_2r_ENUM
#define TAS_ASYNC_FIFO_OVERFLOW_CLRr_ENUM BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_CLRr_ENUM
#define TAS_ASYNC_FIFO_OVERFLOW_CLR_0r_ENUM BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_CLR_0r_ENUM
#define TAS_ASYNC_FIFO_OVERFLOW_CLR_1r_ENUM BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_CLR_1r_ENUM
#define TAS_ASYNC_FIFO_OVERFLOW_CLR_2r_ENUM BCM53570_A0_TAS_ASYNC_FIFO_OVERFLOW_CLR_2r_ENUM
#define TAS_CONFIG_0r_ENUM BCM53570_A0_TAS_CONFIG_0r_ENUM
#define TAS_CONFIG_1r_ENUM BCM53570_A0_TAS_CONFIG_1r_ENUM
#define TAS_CONFIG_2r_ENUM BCM53570_A0_TAS_CONFIG_2r_ENUM
#define TAS_CTL_TBL_PTR_ERRr_ENUM BCM53570_A0_TAS_CTL_TBL_PTR_ERRr_ENUM
#define TAS_CTL_TBL_PTR_ERR_0r_ENUM BCM53570_A0_TAS_CTL_TBL_PTR_ERR_0r_ENUM
#define TAS_CTL_TBL_PTR_ERR_1r_ENUM BCM53570_A0_TAS_CTL_TBL_PTR_ERR_1r_ENUM
#define TAS_CTL_TBL_PTR_ERR_2r_ENUM BCM53570_A0_TAS_CTL_TBL_PTR_ERR_2r_ENUM
#define TAS_CTL_TBL_PTR_ERR_CLRr_ENUM BCM53570_A0_TAS_CTL_TBL_PTR_ERR_CLRr_ENUM
#define TAS_CTL_TBL_PTR_ERR_CLR_0r_ENUM BCM53570_A0_TAS_CTL_TBL_PTR_ERR_CLR_0r_ENUM
#define TAS_CTL_TBL_PTR_ERR_CLR_1r_ENUM BCM53570_A0_TAS_CTL_TBL_PTR_ERR_CLR_1r_ENUM
#define TAS_CTL_TBL_PTR_ERR_CLR_2r_ENUM BCM53570_A0_TAS_CTL_TBL_PTR_ERR_CLR_2r_ENUM
#define TAS_ERR_CNTr_ENUM BCM53570_A0_TAS_ERR_CNTr_ENUM
#define TAS_GATE_PURGE_ENABLEr_ENUM BCM53570_A0_TAS_GATE_PURGE_ENABLEr_ENUM
#define TAS_MEM_TMr_ENUM BCM53570_A0_TAS_MEM_TMr_ENUM
#define TAS_OVERRUN_PKT_CNT_EXPRESSr_ENUM BCM53570_A0_TAS_OVERRUN_PKT_CNT_EXPRESSr_ENUM
#define TAS_OVERRUN_PKT_CNT_PREEMPTr_ENUM BCM53570_A0_TAS_OVERRUN_PKT_CNT_PREEMPTr_ENUM
#define TAS_PARITY_ERR_CLRr_ENUM BCM53570_A0_TAS_PARITY_ERR_CLRr_ENUM
#define TAS_PARITY_ERR_CLR_0r_ENUM BCM53570_A0_TAS_PARITY_ERR_CLR_0r_ENUM
#define TAS_PARITY_ERR_CLR_1r_ENUM BCM53570_A0_TAS_PARITY_ERR_CLR_1r_ENUM
#define TAS_PARITY_ERR_CLR_2r_ENUM BCM53570_A0_TAS_PARITY_ERR_CLR_2r_ENUM
#define TAS_PARITY_ERR_STATUSr_ENUM BCM53570_A0_TAS_PARITY_ERR_STATUSr_ENUM
#define TAS_PARITY_ERR_VLDr_ENUM BCM53570_A0_TAS_PARITY_ERR_VLDr_ENUM
#define TAS_PARITY_ERR_VLD_0r_ENUM BCM53570_A0_TAS_PARITY_ERR_VLD_0r_ENUM
#define TAS_PARITY_ERR_VLD_1r_ENUM BCM53570_A0_TAS_PARITY_ERR_VLD_1r_ENUM
#define TAS_PARITY_ERR_VLD_2r_ENUM BCM53570_A0_TAS_PARITY_ERR_VLD_2r_ENUM
#define TAS_TBL_SWITCH_DONEr_ENUM BCM53570_A0_TAS_TBL_SWITCH_DONEr_ENUM
#define TAS_TBL_SWITCH_DONE_0r_ENUM BCM53570_A0_TAS_TBL_SWITCH_DONE_0r_ENUM
#define TAS_TBL_SWITCH_DONE_1r_ENUM BCM53570_A0_TAS_TBL_SWITCH_DONE_1r_ENUM
#define TAS_TBL_SWITCH_DONE_2r_ENUM BCM53570_A0_TAS_TBL_SWITCH_DONE_2r_ENUM
#define TAS_TBL_SWITCH_DONE_CLRr_ENUM BCM53570_A0_TAS_TBL_SWITCH_DONE_CLRr_ENUM
#define TAS_TBL_SWITCH_DONE_CLR_0r_ENUM BCM53570_A0_TAS_TBL_SWITCH_DONE_CLR_0r_ENUM
#define TAS_TBL_SWITCH_DONE_CLR_1r_ENUM BCM53570_A0_TAS_TBL_SWITCH_DONE_CLR_1r_ENUM
#define TAS_TBL_SWITCH_DONE_CLR_2r_ENUM BCM53570_A0_TAS_TBL_SWITCH_DONE_CLR_2r_ENUM
#define TCP_FNm_ENUM BCM53570_A0_TCP_FNm_ENUM
#define TDBGCr_ENUM BCM53570_A0_TDBGCr_ENUM
#define TDBGC0r_ENUM BCM53570_A0_TDBGC0r_ENUM
#define TDBGC0_SELECTr_ENUM BCM53570_A0_TDBGC0_SELECTr_ENUM
#define TDBGC1r_ENUM BCM53570_A0_TDBGC1r_ENUM
#define TDBGC10r_ENUM BCM53570_A0_TDBGC10r_ENUM
#define TDBGC10_SELECTr_ENUM BCM53570_A0_TDBGC10_SELECTr_ENUM
#define TDBGC11r_ENUM BCM53570_A0_TDBGC11r_ENUM
#define TDBGC11_SELECTr_ENUM BCM53570_A0_TDBGC11_SELECTr_ENUM
#define TDBGC1_SELECTr_ENUM BCM53570_A0_TDBGC1_SELECTr_ENUM
#define TDBGC2r_ENUM BCM53570_A0_TDBGC2r_ENUM
#define TDBGC2_SELECTr_ENUM BCM53570_A0_TDBGC2_SELECTr_ENUM
#define TDBGC3r_ENUM BCM53570_A0_TDBGC3r_ENUM
#define TDBGC3_SELECTr_ENUM BCM53570_A0_TDBGC3_SELECTr_ENUM
#define TDBGC4r_ENUM BCM53570_A0_TDBGC4r_ENUM
#define TDBGC4_SELECTr_ENUM BCM53570_A0_TDBGC4_SELECTr_ENUM
#define TDBGC5r_ENUM BCM53570_A0_TDBGC5r_ENUM
#define TDBGC5_SELECTr_ENUM BCM53570_A0_TDBGC5_SELECTr_ENUM
#define TDBGC6r_ENUM BCM53570_A0_TDBGC6r_ENUM
#define TDBGC6_SELECTr_ENUM BCM53570_A0_TDBGC6_SELECTr_ENUM
#define TDBGC7r_ENUM BCM53570_A0_TDBGC7r_ENUM
#define TDBGC7_SELECTr_ENUM BCM53570_A0_TDBGC7_SELECTr_ENUM
#define TDBGC8r_ENUM BCM53570_A0_TDBGC8r_ENUM
#define TDBGC8_SELECTr_ENUM BCM53570_A0_TDBGC8_SELECTr_ENUM
#define TDBGC9r_ENUM BCM53570_A0_TDBGC9r_ENUM
#define TDBGC9_SELECTr_ENUM BCM53570_A0_TDBGC9_SELECTr_ENUM
#define TDBGC_SELECTr_ENUM BCM53570_A0_TDBGC_SELECTr_ENUM
#define TIME_DOMAINr_ENUM BCM53570_A0_TIME_DOMAINr_ENUM
#define TMON_ADC_STS0r_ENUM BCM53570_A0_TMON_ADC_STS0r_ENUM
#define TMON_CTRL0r_ENUM BCM53570_A0_TMON_CTRL0r_ENUM
#define TMON_CTRL1r_ENUM BCM53570_A0_TMON_CTRL1r_ENUM
#define TOD_TIME_OFFSETr_ENUM BCM53570_A0_TOD_TIME_OFFSETr_ENUM
#define TOP_AVS_SEL_REGr_ENUM BCM53570_A0_TOP_AVS_SEL_REGr_ENUM
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRLr_ENUM BCM53570_A0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRLr_ENUM
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_ENUM BCM53570_A0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_0r_ENUM
#define TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r_ENUM BCM53570_A0_TOP_BROAD_SYNC0_LCPLL_FBDIV_CTRL_1r_ENUM
#define TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM53570_A0_TOP_BROAD_SYNC0_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRLr_ENUM BCM53570_A0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRLr_ENUM
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_ENUM BCM53570_A0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_0r_ENUM
#define TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r_ENUM BCM53570_A0_TOP_BROAD_SYNC1_LCPLL_FBDIV_CTRL_1r_ENUM
#define TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM53570_A0_TOP_BROAD_SYNC1_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_BROAD_SYNC_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM53570_A0_TOP_BROAD_SYNC_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_BS_PLL0_CTRL_0r_ENUM BCM53570_A0_TOP_BS_PLL0_CTRL_0r_ENUM
#define TOP_BS_PLL0_CTRL_1r_ENUM BCM53570_A0_TOP_BS_PLL0_CTRL_1r_ENUM
#define TOP_BS_PLL0_CTRL_2r_ENUM BCM53570_A0_TOP_BS_PLL0_CTRL_2r_ENUM
#define TOP_BS_PLL0_CTRL_3r_ENUM BCM53570_A0_TOP_BS_PLL0_CTRL_3r_ENUM
#define TOP_BS_PLL0_CTRL_4r_ENUM BCM53570_A0_TOP_BS_PLL0_CTRL_4r_ENUM
#define TOP_BS_PLL0_CTRL_5r_ENUM BCM53570_A0_TOP_BS_PLL0_CTRL_5r_ENUM
#define TOP_BS_PLL0_CTRL_6r_ENUM BCM53570_A0_TOP_BS_PLL0_CTRL_6r_ENUM
#define TOP_BS_PLL0_CTRL_7r_ENUM BCM53570_A0_TOP_BS_PLL0_CTRL_7r_ENUM
#define TOP_BS_PLL0_STATUSr_ENUM BCM53570_A0_TOP_BS_PLL0_STATUSr_ENUM
#define TOP_BS_PLL1_CTRL_0r_ENUM BCM53570_A0_TOP_BS_PLL1_CTRL_0r_ENUM
#define TOP_BS_PLL1_CTRL_1r_ENUM BCM53570_A0_TOP_BS_PLL1_CTRL_1r_ENUM
#define TOP_BS_PLL1_CTRL_2r_ENUM BCM53570_A0_TOP_BS_PLL1_CTRL_2r_ENUM
#define TOP_BS_PLL1_CTRL_3r_ENUM BCM53570_A0_TOP_BS_PLL1_CTRL_3r_ENUM
#define TOP_BS_PLL1_CTRL_4r_ENUM BCM53570_A0_TOP_BS_PLL1_CTRL_4r_ENUM
#define TOP_BS_PLL1_CTRL_5r_ENUM BCM53570_A0_TOP_BS_PLL1_CTRL_5r_ENUM
#define TOP_BS_PLL1_CTRL_6r_ENUM BCM53570_A0_TOP_BS_PLL1_CTRL_6r_ENUM
#define TOP_BS_PLL1_CTRL_7r_ENUM BCM53570_A0_TOP_BS_PLL1_CTRL_7r_ENUM
#define TOP_BS_PLL1_STATUSr_ENUM BCM53570_A0_TOP_BS_PLL1_STATUSr_ENUM
#define TOP_CLOCKING_ENFORCE_PSGr_ENUM BCM53570_A0_TOP_CLOCKING_ENFORCE_PSGr_ENUM
#define TOP_CORE_PLL_CTRL0r_ENUM BCM53570_A0_TOP_CORE_PLL_CTRL0r_ENUM
#define TOP_CORE_PLL_CTRL1r_ENUM BCM53570_A0_TOP_CORE_PLL_CTRL1r_ENUM
#define TOP_CORE_PLL_CTRL2r_ENUM BCM53570_A0_TOP_CORE_PLL_CTRL2r_ENUM
#define TOP_CORE_PLL_CTRL3r_ENUM BCM53570_A0_TOP_CORE_PLL_CTRL3r_ENUM
#define TOP_CORE_PLL_CTRL4r_ENUM BCM53570_A0_TOP_CORE_PLL_CTRL4r_ENUM
#define TOP_CORE_PLL_CTRL5r_ENUM BCM53570_A0_TOP_CORE_PLL_CTRL5r_ENUM
#define TOP_CORE_PLL_CTRL6r_ENUM BCM53570_A0_TOP_CORE_PLL_CTRL6r_ENUM
#define TOP_CORE_PLL_STATUS_1r_ENUM BCM53570_A0_TOP_CORE_PLL_STATUS_1r_ENUM
#define TOP_DEV_REV_IDr_ENUM BCM53570_A0_TOP_DEV_REV_IDr_ENUM
#define TOP_GPIO_HYS_EN_CTRLr_ENUM BCM53570_A0_TOP_GPIO_HYS_EN_CTRLr_ENUM
#define TOP_GPIO_PULL_CTRLr_ENUM BCM53570_A0_TOP_GPIO_PULL_CTRLr_ENUM
#define TOP_GPIO_SEL0_CTRLr_ENUM BCM53570_A0_TOP_GPIO_SEL0_CTRLr_ENUM
#define TOP_GPIO_SEL1_CTRLr_ENUM BCM53570_A0_TOP_GPIO_SEL1_CTRLr_ENUM
#define TOP_GPIO_SEL2_CTRLr_ENUM BCM53570_A0_TOP_GPIO_SEL2_CTRLr_ENUM
#define TOP_GPIO_SEL_CTRLr_ENUM BCM53570_A0_TOP_GPIO_SEL_CTRLr_ENUM
#define TOP_GPIO_SLEW_CTRLr_ENUM BCM53570_A0_TOP_GPIO_SLEW_CTRLr_ENUM
#define TOP_HW_TAP_CONTROLr_ENUM BCM53570_A0_TOP_HW_TAP_CONTROLr_ENUM
#define TOP_HW_TAP_MEM_DEBUGr_ENUM BCM53570_A0_TOP_HW_TAP_MEM_DEBUGr_ENUM
#define TOP_HW_TAP_MEM_ECC_CTRLr_ENUM BCM53570_A0_TOP_HW_TAP_MEM_ECC_CTRLr_ENUM
#define TOP_HW_TAP_MEM_ECC_STATUSr_ENUM BCM53570_A0_TOP_HW_TAP_MEM_ECC_STATUSr_ENUM
#define TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_ENUM BCM53570_A0_TOP_HW_TAP_READ_VAILD_DEBUG_STATUSr_ENUM
#define TOP_L1_RCVD_CLK_CONTROLr_ENUM BCM53570_A0_TOP_L1_RCVD_CLK_CONTROLr_ENUM
#define TOP_L1_RCVD_CLK_VALID_STATUS_0r_ENUM BCM53570_A0_TOP_L1_RCVD_CLK_VALID_STATUS_0r_ENUM
#define TOP_L1_RCVD_CLK_VALID_STATUS_1r_ENUM BCM53570_A0_TOP_L1_RCVD_CLK_VALID_STATUS_1r_ENUM
#define TOP_L1_RCVD_CLK_VALID_STATUS_2r_ENUM BCM53570_A0_TOP_L1_RCVD_CLK_VALID_STATUS_2r_ENUM
#define TOP_MISC_CONTROL_1r_ENUM BCM53570_A0_TOP_MISC_CONTROL_1r_ENUM
#define TOP_MISC_CONTROL_2r_ENUM BCM53570_A0_TOP_MISC_CONTROL_2r_ENUM
#define TOP_MISC_CONTROL_3r_ENUM BCM53570_A0_TOP_MISC_CONTROL_3r_ENUM
#define TOP_MISC_CONTROL_4r_ENUM BCM53570_A0_TOP_MISC_CONTROL_4r_ENUM
#define TOP_MISC_STATUSr_ENUM BCM53570_A0_TOP_MISC_STATUSr_ENUM
#define TOP_OSC_COUNT_STATr_ENUM BCM53570_A0_TOP_OSC_COUNT_STATr_ENUM
#define TOP_PLL_BYP_AND_REFCLK_CONTROLr_ENUM BCM53570_A0_TOP_PLL_BYP_AND_REFCLK_CONTROLr_ENUM
#define TOP_PVTMON_CTRL_0r_ENUM BCM53570_A0_TOP_PVTMON_CTRL_0r_ENUM
#define TOP_PVTMON_CTRL_1r_ENUM BCM53570_A0_TOP_PVTMON_CTRL_1r_ENUM
#define TOP_PVTMON_RESULT_0r_ENUM BCM53570_A0_TOP_PVTMON_RESULT_0r_ENUM
#define TOP_RING_OSC_CTRLr_ENUM BCM53570_A0_TOP_RING_OSC_CTRLr_ENUM
#define TOP_SOFT_RESET_REGr_ENUM BCM53570_A0_TOP_SOFT_RESET_REGr_ENUM
#define TOP_SOFT_RESET_REG_2r_ENUM BCM53570_A0_TOP_SOFT_RESET_REG_2r_ENUM
#define TOP_STRAP_STATUSr_ENUM BCM53570_A0_TOP_STRAP_STATUSr_ENUM
#define TOP_STRAP_STATUS_1r_ENUM BCM53570_A0_TOP_STRAP_STATUS_1r_ENUM
#define TOP_SWITCH_FEATURE_ENABLEr_ENUM BCM53570_A0_TOP_SWITCH_FEATURE_ENABLEr_ENUM
#define TOP_TAP_CONTROLr_ENUM BCM53570_A0_TOP_TAP_CONTROLr_ENUM
#define TOP_TMON0_RESULTr_ENUM BCM53570_A0_TOP_TMON0_RESULTr_ENUM
#define TOP_TMON1_RESULTr_ENUM BCM53570_A0_TOP_TMON1_RESULTr_ENUM
#define TOP_TMON2_RESULTr_ENUM BCM53570_A0_TOP_TMON2_RESULTr_ENUM
#define TOP_TMON_CTRLr_ENUM BCM53570_A0_TOP_TMON_CTRLr_ENUM
#define TOP_TMON_RESULTr_ENUM BCM53570_A0_TOP_TMON_RESULTr_ENUM
#define TOP_TS_PLL_CTRL_0r_ENUM BCM53570_A0_TOP_TS_PLL_CTRL_0r_ENUM
#define TOP_TS_PLL_CTRL_1r_ENUM BCM53570_A0_TOP_TS_PLL_CTRL_1r_ENUM
#define TOP_TS_PLL_CTRL_2r_ENUM BCM53570_A0_TOP_TS_PLL_CTRL_2r_ENUM
#define TOP_TS_PLL_CTRL_3r_ENUM BCM53570_A0_TOP_TS_PLL_CTRL_3r_ENUM
#define TOP_TS_PLL_CTRL_4r_ENUM BCM53570_A0_TOP_TS_PLL_CTRL_4r_ENUM
#define TOP_TS_PLL_STATUSr_ENUM BCM53570_A0_TOP_TS_PLL_STATUSr_ENUM
#define TOP_UC_TAP_CONTROLr_ENUM BCM53570_A0_TOP_UC_TAP_CONTROLr_ENUM
#define TOP_UC_TAP_READ_DATAr_ENUM BCM53570_A0_TOP_UC_TAP_READ_DATAr_ENUM
#define TOP_UC_TAP_WRITE_DATAr_ENUM BCM53570_A0_TOP_UC_TAP_WRITE_DATAr_ENUM
#define TOP_XG0_LCPLL_FBDIV_CTRLr_ENUM BCM53570_A0_TOP_XG0_LCPLL_FBDIV_CTRLr_ENUM
#define TOP_XG0_LCPLL_FBDIV_CTRL_0r_ENUM BCM53570_A0_TOP_XG0_LCPLL_FBDIV_CTRL_0r_ENUM
#define TOP_XG0_LCPLL_FBDIV_CTRL_1r_ENUM BCM53570_A0_TOP_XG0_LCPLL_FBDIV_CTRL_1r_ENUM
#define TOP_XG0_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM53570_A0_TOP_XG0_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_XG1_LCPLL_FBDIV_CTRLr_ENUM BCM53570_A0_TOP_XG1_LCPLL_FBDIV_CTRLr_ENUM
#define TOP_XG1_LCPLL_FBDIV_CTRL_0r_ENUM BCM53570_A0_TOP_XG1_LCPLL_FBDIV_CTRL_0r_ENUM
#define TOP_XG1_LCPLL_FBDIV_CTRL_1r_ENUM BCM53570_A0_TOP_XG1_LCPLL_FBDIV_CTRL_1r_ENUM
#define TOP_XG1_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM53570_A0_TOP_XG1_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_XG_LCPLL_SAMPLE_DIV_CTRLr_ENUM BCM53570_A0_TOP_XG_LCPLL_SAMPLE_DIV_CTRLr_ENUM
#define TOP_XG_PLL0_CTRL_0r_ENUM BCM53570_A0_TOP_XG_PLL0_CTRL_0r_ENUM
#define TOP_XG_PLL0_CTRL_1r_ENUM BCM53570_A0_TOP_XG_PLL0_CTRL_1r_ENUM
#define TOP_XG_PLL0_CTRL_2r_ENUM BCM53570_A0_TOP_XG_PLL0_CTRL_2r_ENUM
#define TOP_XG_PLL0_CTRL_3r_ENUM BCM53570_A0_TOP_XG_PLL0_CTRL_3r_ENUM
#define TOP_XG_PLL0_CTRL_4r_ENUM BCM53570_A0_TOP_XG_PLL0_CTRL_4r_ENUM
#define TOP_XG_PLL0_CTRL_5r_ENUM BCM53570_A0_TOP_XG_PLL0_CTRL_5r_ENUM
#define TOP_XG_PLL0_CTRL_6r_ENUM BCM53570_A0_TOP_XG_PLL0_CTRL_6r_ENUM
#define TOP_XG_PLL0_CTRL_7r_ENUM BCM53570_A0_TOP_XG_PLL0_CTRL_7r_ENUM
#define TOP_XG_PLL0_STATUSr_ENUM BCM53570_A0_TOP_XG_PLL0_STATUSr_ENUM
#define TOP_XG_PLL1_CTRL_0r_ENUM BCM53570_A0_TOP_XG_PLL1_CTRL_0r_ENUM
#define TOP_XG_PLL1_CTRL_1r_ENUM BCM53570_A0_TOP_XG_PLL1_CTRL_1r_ENUM
#define TOP_XG_PLL1_CTRL_2r_ENUM BCM53570_A0_TOP_XG_PLL1_CTRL_2r_ENUM
#define TOP_XG_PLL1_CTRL_3r_ENUM BCM53570_A0_TOP_XG_PLL1_CTRL_3r_ENUM
#define TOP_XG_PLL1_CTRL_4r_ENUM BCM53570_A0_TOP_XG_PLL1_CTRL_4r_ENUM
#define TOP_XG_PLL1_CTRL_5r_ENUM BCM53570_A0_TOP_XG_PLL1_CTRL_5r_ENUM
#define TOP_XG_PLL1_CTRL_6r_ENUM BCM53570_A0_TOP_XG_PLL1_CTRL_6r_ENUM
#define TOP_XG_PLL1_CTRL_7r_ENUM BCM53570_A0_TOP_XG_PLL1_CTRL_7r_ENUM
#define TOP_XG_PLL1_STATUSr_ENUM BCM53570_A0_TOP_XG_PLL1_STATUSr_ENUM
#define TOP_XG_PLL_CTRL_0r_ENUM BCM53570_A0_TOP_XG_PLL_CTRL_0r_ENUM
#define TOP_XG_PLL_CTRL_1r_ENUM BCM53570_A0_TOP_XG_PLL_CTRL_1r_ENUM
#define TOP_XG_PLL_CTRL_2r_ENUM BCM53570_A0_TOP_XG_PLL_CTRL_2r_ENUM
#define TOP_XG_PLL_CTRL_3r_ENUM BCM53570_A0_TOP_XG_PLL_CTRL_3r_ENUM
#define TOP_XG_PLL_CTRL_4r_ENUM BCM53570_A0_TOP_XG_PLL_CTRL_4r_ENUM
#define TOP_XG_PLL_CTRL_5r_ENUM BCM53570_A0_TOP_XG_PLL_CTRL_5r_ENUM
#define TOP_XG_PLL_CTRL_6r_ENUM BCM53570_A0_TOP_XG_PLL_CTRL_6r_ENUM
#define TOP_XG_PLL_CTRL_7r_ENUM BCM53570_A0_TOP_XG_PLL_CTRL_7r_ENUM
#define TOP_XG_PLL_STATUSr_ENUM BCM53570_A0_TOP_XG_PLL_STATUSr_ENUM
#define TOP_XTAL_CTRL0r_ENUM BCM53570_A0_TOP_XTAL_CTRL0r_ENUM
#define TOS_FNm_ENUM BCM53570_A0_TOS_FNm_ENUM
#define TOTALDYNCELLRESETLIMITr_ENUM BCM53570_A0_TOTALDYNCELLRESETLIMITr_ENUM
#define TOTALDYNCELLSETLIMITr_ENUM BCM53570_A0_TOTALDYNCELLSETLIMITr_ENUM
#define TOTALDYNCELLUSEDr_ENUM BCM53570_A0_TOTALDYNCELLUSEDr_ENUM
#define TPCEr_ENUM BCM53570_A0_TPCEr_ENUM
#define TRUNK32_CONFIG_TABLEm_ENUM BCM53570_A0_TRUNK32_CONFIG_TABLEm_ENUM
#define TRUNK32_PORT_TABLEm_ENUM BCM53570_A0_TRUNK32_PORT_TABLEm_ENUM
#define TRUNK_BITMAPm_ENUM BCM53570_A0_TRUNK_BITMAPm_ENUM
#define TRUNK_BITMAP_TABLE_PARITY_CONTROLr_ENUM BCM53570_A0_TRUNK_BITMAP_TABLE_PARITY_CONTROLr_ENUM
#define TRUNK_BITMAP_TABLE_PARITY_STATUSr_ENUM BCM53570_A0_TRUNK_BITMAP_TABLE_PARITY_STATUSr_ENUM
#define TRUNK_EGR_MASKm_ENUM BCM53570_A0_TRUNK_EGR_MASKm_ENUM
#define TRUNK_EGR_MASK_PARITY_CONTROLr_ENUM BCM53570_A0_TRUNK_EGR_MASK_PARITY_CONTROLr_ENUM
#define TRUNK_EGR_MASK_PARITY_STATUSr_ENUM BCM53570_A0_TRUNK_EGR_MASK_PARITY_STATUSr_ENUM
#define TRUNK_GROUPm_ENUM BCM53570_A0_TRUNK_GROUPm_ENUM
#define TRUNK_GROUP_PARITY_CONTROLr_ENUM BCM53570_A0_TRUNK_GROUP_PARITY_CONTROLr_ENUM
#define TRUNK_GROUP_PARITY_STATUSr_ENUM BCM53570_A0_TRUNK_GROUP_PARITY_STATUSr_ENUM
#define TSN_PRI_OFFSETm_ENUM BCM53570_A0_TSN_PRI_OFFSETm_ENUM
#define TS_STATUS_CNTRLr_ENUM BCM53570_A0_TS_STATUS_CNTRLr_ENUM
#define TS_TO_CORE_SYNC_ENABLEr_ENUM BCM53570_A0_TS_TO_CORE_SYNC_ENABLEr_ENUM
#define TTL_FNm_ENUM BCM53570_A0_TTL_FNm_ENUM
#define TWO_LAYER_SCH_MODEr_ENUM BCM53570_A0_TWO_LAYER_SCH_MODEr_ENUM
#define TXFIFO_STATr_ENUM BCM53570_A0_TXFIFO_STATr_ENUM
#define TX_DCB_ENUM BCM53570_A0_TX_DCB_ENUM
#define TX_IPG_LENGTHr_ENUM BCM53570_A0_TX_IPG_LENGTHr_ENUM
#define TX_PAD_THRESHOLDr_ENUM BCM53570_A0_TX_PAD_THRESHOLDr_ENUM
#define TX_PREAMBLEr_ENUM BCM53570_A0_TX_PREAMBLEr_ENUM
#define TX_TS_DATAr_ENUM BCM53570_A0_TX_TS_DATAr_ENUM
#define TX_TS_SEQ_IDr_ENUM BCM53570_A0_TX_TS_SEQ_IDr_ENUM
#define UDF_ETHERTYPE_MATCHr_ENUM BCM53570_A0_UDF_ETHERTYPE_MATCHr_ENUM
#define UDF_IPPROTO_MATCHr_ENUM BCM53570_A0_UDF_IPPROTO_MATCHr_ENUM
#define UDF_OFFSET_PARITY_CONTROLr_ENUM BCM53570_A0_UDF_OFFSET_PARITY_CONTROLr_ENUM
#define UDF_OFFSET_PARITY_STATUSr_ENUM BCM53570_A0_UDF_OFFSET_PARITY_STATUSr_ENUM
#define UMAC_EEE_CTRLr_ENUM BCM53570_A0_UMAC_EEE_CTRLr_ENUM
#define UMAC_EEE_REF_COUNTr_ENUM BCM53570_A0_UMAC_EEE_REF_COUNTr_ENUM
#define UMAC_REV_IDr_ENUM BCM53570_A0_UMAC_REV_IDr_ENUM
#define UMAC_RX_PKT_DROP_STATUSr_ENUM BCM53570_A0_UMAC_RX_PKT_DROP_STATUSr_ENUM
#define UMAC_SYMMETRIC_IDLE_THRESHOLDr_ENUM BCM53570_A0_UMAC_SYMMETRIC_IDLE_THRESHOLDr_ENUM
#define UMAC_TIMESTAMP_ADJUSTr_ENUM BCM53570_A0_UMAC_TIMESTAMP_ADJUSTr_ENUM
#define UNIMAC_PFC_CTRLr_ENUM BCM53570_A0_UNIMAC_PFC_CTRLr_ENUM
#define UNKNOWN_HGI_BITMAP_HIr_ENUM BCM53570_A0_UNKNOWN_HGI_BITMAP_HIr_ENUM
#define UNKNOWN_HGI_BITMAP_LOr_ENUM BCM53570_A0_UNKNOWN_HGI_BITMAP_LOr_ENUM
#define UNKNOWN_MCAST_BLOCK_MASK_HI_64r_ENUM BCM53570_A0_UNKNOWN_MCAST_BLOCK_MASK_HI_64r_ENUM
#define UNKNOWN_MCAST_BLOCK_MASK_LO_64r_ENUM BCM53570_A0_UNKNOWN_MCAST_BLOCK_MASK_LO_64r_ENUM
#define UNKNOWN_UCAST_BLOCK_MASK_HI_64r_ENUM BCM53570_A0_UNKNOWN_UCAST_BLOCK_MASK_HI_64r_ENUM
#define UNKNOWN_UCAST_BLOCK_MASK_LO_64r_ENUM BCM53570_A0_UNKNOWN_UCAST_BLOCK_MASK_LO_64r_ENUM
#define VFP_KEY_CONTROLr_ENUM BCM53570_A0_VFP_KEY_CONTROLr_ENUM
#define VFP_POLICY_TABLEm_ENUM BCM53570_A0_VFP_POLICY_TABLEm_ENUM
#define VFP_SLICE_CONTROLr_ENUM BCM53570_A0_VFP_SLICE_CONTROLr_ENUM
#define VFP_SLICE_MAPr_ENUM BCM53570_A0_VFP_SLICE_MAPr_ENUM
#define VFP_TCAMm_ENUM BCM53570_A0_VFP_TCAMm_ENUM
#define VLAN_CTRLr_ENUM BCM53570_A0_VLAN_CTRLr_ENUM
#define VLAN_DBGCTRL_0r_ENUM BCM53570_A0_VLAN_DBGCTRL_0r_ENUM
#define VLAN_DBGCTRL_1r_ENUM BCM53570_A0_VLAN_DBGCTRL_1r_ENUM
#define VLAN_DEFAULT_PBM_HIr_ENUM BCM53570_A0_VLAN_DEFAULT_PBM_HIr_ENUM
#define VLAN_DEFAULT_PBM_LOr_ENUM BCM53570_A0_VLAN_DEFAULT_PBM_LOr_ENUM
#define VLAN_MACm_ENUM BCM53570_A0_VLAN_MACm_ENUM
#define VLAN_OR_VFI_MAC_COUNTm_ENUM BCM53570_A0_VLAN_OR_VFI_MAC_COUNTm_ENUM
#define VLAN_OR_VFI_MAC_LIMITm_ENUM BCM53570_A0_VLAN_OR_VFI_MAC_LIMITm_ENUM
#define VLAN_PARITY_CONTROLr_ENUM BCM53570_A0_VLAN_PARITY_CONTROLr_ENUM
#define VLAN_PARITY_STATUSr_ENUM BCM53570_A0_VLAN_PARITY_STATUSr_ENUM
#define VLAN_PROFILE_2m_ENUM BCM53570_A0_VLAN_PROFILE_2m_ENUM
#define VLAN_PROFILE_2_PARITY_CONTROLr_ENUM BCM53570_A0_VLAN_PROFILE_2_PARITY_CONTROLr_ENUM
#define VLAN_PROFILE_2_PARITY_STATUSr_ENUM BCM53570_A0_VLAN_PROFILE_2_PARITY_STATUSr_ENUM
#define VLAN_PROFILE_TABm_ENUM BCM53570_A0_VLAN_PROFILE_TABm_ENUM
#define VLAN_PROTOCOLm_ENUM BCM53570_A0_VLAN_PROTOCOLm_ENUM
#define VLAN_PROTOCOL_DATAm_ENUM BCM53570_A0_VLAN_PROTOCOL_DATAm_ENUM
#define VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM BCM53570_A0_VLAN_PROTOCOL_DATA_DBGCTRLr_ENUM
#define VLAN_PROTOCOL_DATA_PARITY_CONTROLr_ENUM BCM53570_A0_VLAN_PROTOCOL_DATA_PARITY_CONTROLr_ENUM
#define VLAN_PROTOCOL_DATA_PARITY_STATUSr_ENUM BCM53570_A0_VLAN_PROTOCOL_DATA_PARITY_STATUSr_ENUM
#define VLAN_STG_DBGCTRLr_ENUM BCM53570_A0_VLAN_STG_DBGCTRLr_ENUM
#define VLAN_STG_PARITY_CONTROLr_ENUM BCM53570_A0_VLAN_STG_PARITY_CONTROLr_ENUM
#define VLAN_STG_PARITY_STATUSr_ENUM BCM53570_A0_VLAN_STG_PARITY_STATUSr_ENUM
#define VLAN_SUBNETm_ENUM BCM53570_A0_VLAN_SUBNETm_ENUM
#define VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM BCM53570_A0_VLAN_SUBNET_CAM_BIST_CONFIGr_ENUM
#define VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM BCM53570_A0_VLAN_SUBNET_CAM_BIST_DBG_DATAr_ENUM
#define VLAN_SUBNET_CAM_BIST_STATUSr_ENUM BCM53570_A0_VLAN_SUBNET_CAM_BIST_STATUSr_ENUM
#define VLAN_SUBNET_CAM_DBGCTRLr_ENUM BCM53570_A0_VLAN_SUBNET_CAM_DBGCTRLr_ENUM
#define VLAN_SUBNET_DATA_DBGCTRLr_ENUM BCM53570_A0_VLAN_SUBNET_DATA_DBGCTRLr_ENUM
#define VLAN_SUBNET_DATA_ONLYm_ENUM BCM53570_A0_VLAN_SUBNET_DATA_ONLYm_ENUM
#define VLAN_SUBNET_DATA_PARITY_CONTROLr_ENUM BCM53570_A0_VLAN_SUBNET_DATA_PARITY_CONTROLr_ENUM
#define VLAN_SUBNET_DATA_PARITY_STATUSr_ENUM BCM53570_A0_VLAN_SUBNET_DATA_PARITY_STATUSr_ENUM
#define VLAN_SUBNET_ONLYm_ENUM BCM53570_A0_VLAN_SUBNET_ONLYm_ENUM
#define VLAN_TABm_ENUM BCM53570_A0_VLAN_TABm_ENUM
#define VLAN_XLATEm_ENUM BCM53570_A0_VLAN_XLATEm_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_0r_ENUM BCM53570_A0_VLAN_XLATE_DATA_DBGCTRL_0r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_1r_ENUM BCM53570_A0_VLAN_XLATE_DATA_DBGCTRL_1r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_2r_ENUM BCM53570_A0_VLAN_XLATE_DATA_DBGCTRL_2r_ENUM
#define VLAN_XLATE_DATA_DBGCTRL_3r_ENUM BCM53570_A0_VLAN_XLATE_DATA_DBGCTRL_3r_ENUM
#define VLAN_XLATE_HASH_CONTROLr_ENUM BCM53570_A0_VLAN_XLATE_HASH_CONTROLr_ENUM
#define VLAN_XLATE_PARITY_CONTROLr_ENUM BCM53570_A0_VLAN_XLATE_PARITY_CONTROLr_ENUM
#define VLAN_XLATE_PARITY_STATUSr_ENUM BCM53570_A0_VLAN_XLATE_PARITY_STATUSr_ENUM
#define VLAN_XLATE_PARITY_STATUS_0r_ENUM BCM53570_A0_VLAN_XLATE_PARITY_STATUS_0r_ENUM
#define VLAN_XLATE_PARITY_STATUS_1r_ENUM BCM53570_A0_VLAN_XLATE_PARITY_STATUS_1r_ENUM
#define VMON_ADC_CTRL0r_ENUM BCM53570_A0_VMON_ADC_CTRL0r_ENUM
#define VMON_CTRL0r_ENUM BCM53570_A0_VMON_CTRL0r_ENUM
#define VMON_CTRL1r_ENUM BCM53570_A0_VMON_CTRL1r_ENUM
#define VRF_MASKr_ENUM BCM53570_A0_VRF_MASKr_ENUM
#define WREDMEMDEBUG_AVG_QSIZE_QG_TMr_ENUM BCM53570_A0_WREDMEMDEBUG_AVG_QSIZE_QG_TMr_ENUM
#define WREDMEMDEBUG_AVG_QSIZE_TMr_ENUM BCM53570_A0_WREDMEMDEBUG_AVG_QSIZE_TMr_ENUM
#define WREDMEMDEBUG_CONFIG_QG_TMr_ENUM BCM53570_A0_WREDMEMDEBUG_CONFIG_QG_TMr_ENUM
#define WREDMEMDEBUG_CONFIG_TMr_ENUM BCM53570_A0_WREDMEMDEBUG_CONFIG_TMr_ENUM
#define WREDMEMDEBUG_DROP_MARK_PROFILES_TMr_ENUM BCM53570_A0_WREDMEMDEBUG_DROP_MARK_PROFILES_TMr_ENUM
#define WREDMEMDEBUG_MARK_THD_TMr_ENUM BCM53570_A0_WREDMEMDEBUG_MARK_THD_TMr_ENUM
#define WRED_AVG_QSIZE_PARITY_ERR_PTRr_ENUM BCM53570_A0_WRED_AVG_QSIZE_PARITY_ERR_PTRr_ENUM
#define WRED_AVG_QSIZE_QG_PARITY_ERR_PTRr_ENUM BCM53570_A0_WRED_AVG_QSIZE_QG_PARITY_ERR_PTRr_ENUM
#define WRED_CONFIG_PARITY_ERR_PTRr_ENUM BCM53570_A0_WRED_CONFIG_PARITY_ERR_PTRr_ENUM
#define WRED_CONFIG_QG_PARITY_ERR_PTRr_ENUM BCM53570_A0_WRED_CONFIG_QG_PARITY_ERR_PTRr_ENUM
#define WRED_DROP_COUNTERr_ENUM BCM53570_A0_WRED_DROP_COUNTERr_ENUM
#define WRED_DROP_CTR_CONFIGr_ENUM BCM53570_A0_WRED_DROP_CTR_CONFIGr_ENUM
#define WRED_DROP_CTR_CONFIG_COLOR_MASK_QLAYERr_ENUM BCM53570_A0_WRED_DROP_CTR_CONFIG_COLOR_MASK_QLAYERr_ENUM
#define WRED_DROP_CTR_CONFIG_QLAYER_0r_ENUM BCM53570_A0_WRED_DROP_CTR_CONFIG_QLAYER_0r_ENUM
#define WRED_DROP_CTR_CONFIG_QLAYER_1r_ENUM BCM53570_A0_WRED_DROP_CTR_CONFIG_QLAYER_1r_ENUM
#define WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_ENUM BCM53570_A0_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_ENUM
#define WRED_DROP_PROFILE_RED_PARITY_ERR_PTRr_ENUM BCM53570_A0_WRED_DROP_PROFILE_RED_PARITY_ERR_PTRr_ENUM
#define WRED_DROP_PROFILE_YELLOW_PARITY_ERR_PTRr_ENUM BCM53570_A0_WRED_DROP_PROFILE_YELLOW_PARITY_ERR_PTRr_ENUM
#define WRED_DROP_THD_READ_CONTROLr_ENUM BCM53570_A0_WRED_DROP_THD_READ_CONTROLr_ENUM
#define WRED_DROP_THD_READ_DATAr_ENUM BCM53570_A0_WRED_DROP_THD_READ_DATAr_ENUM
#define WRED_ERR_CLRr_ENUM BCM53570_A0_WRED_ERR_CLRr_ENUM
#define WRED_MARK_PROFILE_GREEN_PARITY_ERR_PTRr_ENUM BCM53570_A0_WRED_MARK_PROFILE_GREEN_PARITY_ERR_PTRr_ENUM
#define WRED_MARK_PROFILE_RED_PARITY_ERR_PTRr_ENUM BCM53570_A0_WRED_MARK_PROFILE_RED_PARITY_ERR_PTRr_ENUM
#define WRED_MARK_PROFILE_YELLOW_PARITY_ERR_PTRr_ENUM BCM53570_A0_WRED_MARK_PROFILE_YELLOW_PARITY_ERR_PTRr_ENUM
#define WRED_MARK_THD_PARITY_ERR_PTRr_ENUM BCM53570_A0_WRED_MARK_THD_PARITY_ERR_PTRr_ENUM
#define WRED_PARITY_ERR_COUNTERr_ENUM BCM53570_A0_WRED_PARITY_ERR_COUNTERr_ENUM
#define WRED_PARITY_ERR_STATUSr_ENUM BCM53570_A0_WRED_PARITY_ERR_STATUSr_ENUM
#define WRED_QGROUP_THD_READ_CONTROLr_ENUM BCM53570_A0_WRED_QGROUP_THD_READ_CONTROLr_ENUM
#define WRED_QGROUP_THD_READ_DATAr_ENUM BCM53570_A0_WRED_QGROUP_THD_READ_DATAr_ENUM
#define WRED_REFRESH_CONTROLr_ENUM BCM53570_A0_WRED_REFRESH_CONTROLr_ENUM
#define WRED_REFRESH_PORT_CONTROLr_ENUM BCM53570_A0_WRED_REFRESH_PORT_CONTROLr_ENUM
#define WRED_REFRESH_PORT_CONTROL_0r_ENUM BCM53570_A0_WRED_REFRESH_PORT_CONTROL_0r_ENUM
#define WRED_REFRESH_PORT_CONTROL_1r_ENUM BCM53570_A0_WRED_REFRESH_PORT_CONTROL_1r_ENUM
#define WRED_REFRESH_PORT_CONTROL_2r_ENUM BCM53570_A0_WRED_REFRESH_PORT_CONTROL_2r_ENUM
#define WRRWEIGHT_COSr_ENUM BCM53570_A0_WRRWEIGHT_COSr_ENUM
#define WRRWEIGHT_COS_QGROUPr_ENUM BCM53570_A0_WRRWEIGHT_COS_QGROUPr_ENUM
#define WRRWEIGHT_COS_QLAYERr_ENUM BCM53570_A0_WRRWEIGHT_COS_QLAYERr_ENUM
#define XCON_CCM_DEFECT_STATUSr_ENUM BCM53570_A0_XCON_CCM_DEFECT_STATUSr_ENUM
#define XLMAC_CLEAR_ECC_STATUSr_ENUM BCM53570_A0_XLMAC_CLEAR_ECC_STATUSr_ENUM
#define XLMAC_CLEAR_FIFO_STATUSr_ENUM BCM53570_A0_XLMAC_CLEAR_FIFO_STATUSr_ENUM
#define XLMAC_CLEAR_RX_LSS_STATUSr_ENUM BCM53570_A0_XLMAC_CLEAR_RX_LSS_STATUSr_ENUM
#define XLMAC_CTRLr_ENUM BCM53570_A0_XLMAC_CTRLr_ENUM
#define XLMAC_E2ECC_DATA_HDRr_ENUM BCM53570_A0_XLMAC_E2ECC_DATA_HDRr_ENUM
#define XLMAC_E2ECC_DATA_HDR_0r_ENUM BCM53570_A0_XLMAC_E2ECC_DATA_HDR_0r_ENUM
#define XLMAC_E2ECC_DATA_HDR_1r_ENUM BCM53570_A0_XLMAC_E2ECC_DATA_HDR_1r_ENUM
#define XLMAC_E2ECC_MODULE_HDRr_ENUM BCM53570_A0_XLMAC_E2ECC_MODULE_HDRr_ENUM
#define XLMAC_E2ECC_MODULE_HDR_0r_ENUM BCM53570_A0_XLMAC_E2ECC_MODULE_HDR_0r_ENUM
#define XLMAC_E2ECC_MODULE_HDR_1r_ENUM BCM53570_A0_XLMAC_E2ECC_MODULE_HDR_1r_ENUM
#define XLMAC_E2EFC_DATA_HDRr_ENUM BCM53570_A0_XLMAC_E2EFC_DATA_HDRr_ENUM
#define XLMAC_E2EFC_DATA_HDR_0r_ENUM BCM53570_A0_XLMAC_E2EFC_DATA_HDR_0r_ENUM
#define XLMAC_E2EFC_DATA_HDR_1r_ENUM BCM53570_A0_XLMAC_E2EFC_DATA_HDR_1r_ENUM
#define XLMAC_E2EFC_MODULE_HDRr_ENUM BCM53570_A0_XLMAC_E2EFC_MODULE_HDRr_ENUM
#define XLMAC_E2EFC_MODULE_HDR_0r_ENUM BCM53570_A0_XLMAC_E2EFC_MODULE_HDR_0r_ENUM
#define XLMAC_E2EFC_MODULE_HDR_1r_ENUM BCM53570_A0_XLMAC_E2EFC_MODULE_HDR_1r_ENUM
#define XLMAC_E2E_CTRLr_ENUM BCM53570_A0_XLMAC_E2E_CTRLr_ENUM
#define XLMAC_ECC_CTRLr_ENUM BCM53570_A0_XLMAC_ECC_CTRLr_ENUM
#define XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM BCM53570_A0_XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr_ENUM
#define XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM BCM53570_A0_XLMAC_ECC_FORCE_SINGLE_BIT_ERRr_ENUM
#define XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM BCM53570_A0_XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr_ENUM
#define XLMAC_EEE_CTRLr_ENUM BCM53570_A0_XLMAC_EEE_CTRLr_ENUM
#define XLMAC_EEE_TIMERSr_ENUM BCM53570_A0_XLMAC_EEE_TIMERSr_ENUM
#define XLMAC_FIFO_STATUSr_ENUM BCM53570_A0_XLMAC_FIFO_STATUSr_ENUM
#define XLMAC_GMII_EEE_CTRLr_ENUM BCM53570_A0_XLMAC_GMII_EEE_CTRLr_ENUM
#define XLMAC_HIGIG_HDRr_ENUM BCM53570_A0_XLMAC_HIGIG_HDRr_ENUM
#define XLMAC_HIGIG_HDR_0r_ENUM BCM53570_A0_XLMAC_HIGIG_HDR_0r_ENUM
#define XLMAC_HIGIG_HDR_1r_ENUM BCM53570_A0_XLMAC_HIGIG_HDR_1r_ENUM
#define XLMAC_INTR_ENABLEr_ENUM BCM53570_A0_XLMAC_INTR_ENABLEr_ENUM
#define XLMAC_INTR_STATUSr_ENUM BCM53570_A0_XLMAC_INTR_STATUSr_ENUM
#define XLMAC_LAG_FAILOVER_STATUSr_ENUM BCM53570_A0_XLMAC_LAG_FAILOVER_STATUSr_ENUM
#define XLMAC_LLFC_CTRLr_ENUM BCM53570_A0_XLMAC_LLFC_CTRLr_ENUM
#define XLMAC_MEM_CTRLr_ENUM BCM53570_A0_XLMAC_MEM_CTRLr_ENUM
#define XLMAC_MERGE_CLEAR_STATUSr_ENUM BCM53570_A0_XLMAC_MERGE_CLEAR_STATUSr_ENUM
#define XLMAC_MERGE_CONFIGr_ENUM BCM53570_A0_XLMAC_MERGE_CONFIGr_ENUM
#define XLMAC_MERGE_CTRL_SECRET_CONFIGr_ENUM BCM53570_A0_XLMAC_MERGE_CTRL_SECRET_CONFIGr_ENUM
#define XLMAC_MERGE_FRG_CNT_CONFIGr_ENUM BCM53570_A0_XLMAC_MERGE_FRG_CNT_CONFIGr_ENUM
#define XLMAC_MERGE_RX_DEBUG_COUNTERS_CONFIGr_ENUM BCM53570_A0_XLMAC_MERGE_RX_DEBUG_COUNTERS_CONFIGr_ENUM
#define XLMAC_MERGE_RX_DEBUG_COUNTERS_STATUS_0r_ENUM BCM53570_A0_XLMAC_MERGE_RX_DEBUG_COUNTERS_STATUS_0r_ENUM
#define XLMAC_MERGE_RX_DEBUG_COUNTERS_STATUS_1r_ENUM BCM53570_A0_XLMAC_MERGE_RX_DEBUG_COUNTERS_STATUS_1r_ENUM
#define XLMAC_MERGE_RX_DEBUG_COUNTERS_STATUS_2r_ENUM BCM53570_A0_XLMAC_MERGE_RX_DEBUG_COUNTERS_STATUS_2r_ENUM
#define XLMAC_MERGE_RX_TIMEOUT_CONFIGr_ENUM BCM53570_A0_XLMAC_MERGE_RX_TIMEOUT_CONFIGr_ENUM
#define XLMAC_MERGE_SMD_CONFIG_0r_ENUM BCM53570_A0_XLMAC_MERGE_SMD_CONFIG_0r_ENUM
#define XLMAC_MERGE_SMD_CONFIG_1r_ENUM BCM53570_A0_XLMAC_MERGE_SMD_CONFIG_1r_ENUM
#define XLMAC_MERGE_STATUSr_ENUM BCM53570_A0_XLMAC_MERGE_STATUSr_ENUM
#define XLMAC_MERGE_TX_DEBUG_COUNTERS_CONFIGr_ENUM BCM53570_A0_XLMAC_MERGE_TX_DEBUG_COUNTERS_CONFIGr_ENUM
#define XLMAC_MERGE_TX_DEBUG_COUNTERS_STATUS_0r_ENUM BCM53570_A0_XLMAC_MERGE_TX_DEBUG_COUNTERS_STATUS_0r_ENUM
#define XLMAC_MERGE_TX_DEBUG_COUNTERS_STATUS_1r_ENUM BCM53570_A0_XLMAC_MERGE_TX_DEBUG_COUNTERS_STATUS_1r_ENUM
#define XLMAC_MERGE_TX_DEBUG_COUNTERS_STATUS_2r_ENUM BCM53570_A0_XLMAC_MERGE_TX_DEBUG_COUNTERS_STATUS_2r_ENUM
#define XLMAC_MERGE_VERIFY_STATEr_ENUM BCM53570_A0_XLMAC_MERGE_VERIFY_STATEr_ENUM
#define XLMAC_MODEr_ENUM BCM53570_A0_XLMAC_MODEr_ENUM
#define XLMAC_PAUSE_CTRLr_ENUM BCM53570_A0_XLMAC_PAUSE_CTRLr_ENUM
#define XLMAC_PFC_CTRLr_ENUM BCM53570_A0_XLMAC_PFC_CTRLr_ENUM
#define XLMAC_PFC_DAr_ENUM BCM53570_A0_XLMAC_PFC_DAr_ENUM
#define XLMAC_PFC_OPCODEr_ENUM BCM53570_A0_XLMAC_PFC_OPCODEr_ENUM
#define XLMAC_PFC_TYPEr_ENUM BCM53570_A0_XLMAC_PFC_TYPEr_ENUM
#define XLMAC_RX_CDC_ECC_STATUSr_ENUM BCM53570_A0_XLMAC_RX_CDC_ECC_STATUSr_ENUM
#define XLMAC_RX_CTRLr_ENUM BCM53570_A0_XLMAC_RX_CTRLr_ENUM
#define XLMAC_RX_LLFC_MSG_FIELDSr_ENUM BCM53570_A0_XLMAC_RX_LLFC_MSG_FIELDSr_ENUM
#define XLMAC_RX_LSS_CTRLr_ENUM BCM53570_A0_XLMAC_RX_LSS_CTRLr_ENUM
#define XLMAC_RX_LSS_STATUSr_ENUM BCM53570_A0_XLMAC_RX_LSS_STATUSr_ENUM
#define XLMAC_RX_MAC_SAr_ENUM BCM53570_A0_XLMAC_RX_MAC_SAr_ENUM
#define XLMAC_RX_MAX_SIZEr_ENUM BCM53570_A0_XLMAC_RX_MAX_SIZEr_ENUM
#define XLMAC_RX_VLAN_TAGr_ENUM BCM53570_A0_XLMAC_RX_VLAN_TAGr_ENUM
#define XLMAC_SPAREr_ENUM BCM53570_A0_XLMAC_SPAREr_ENUM
#define XLMAC_SPARE0r_ENUM BCM53570_A0_XLMAC_SPARE0r_ENUM
#define XLMAC_SPARE1r_ENUM BCM53570_A0_XLMAC_SPARE1r_ENUM
#define XLMAC_TIMESTAMP_ADJUSTr_ENUM BCM53570_A0_XLMAC_TIMESTAMP_ADJUSTr_ENUM
#define XLMAC_TIMESTAMP_BYTE_ADJUSTr_ENUM BCM53570_A0_XLMAC_TIMESTAMP_BYTE_ADJUSTr_ENUM
#define XLMAC_TXFIFO_CELL_CNTr_ENUM BCM53570_A0_XLMAC_TXFIFO_CELL_CNTr_ENUM
#define XLMAC_TXFIFO_CELL_REQ_CNTr_ENUM BCM53570_A0_XLMAC_TXFIFO_CELL_REQ_CNTr_ENUM
#define XLMAC_TX_CDC_ECC_STATUSr_ENUM BCM53570_A0_XLMAC_TX_CDC_ECC_STATUSr_ENUM
#define XLMAC_TX_CRC_CORRUPT_CTRLr_ENUM BCM53570_A0_XLMAC_TX_CRC_CORRUPT_CTRLr_ENUM
#define XLMAC_TX_CTRLr_ENUM BCM53570_A0_XLMAC_TX_CTRLr_ENUM
#define XLMAC_TX_EP_CREDITS_CONFIGr_ENUM BCM53570_A0_XLMAC_TX_EP_CREDITS_CONFIGr_ENUM
#define XLMAC_TX_LLFC_MSG_FIELDSr_ENUM BCM53570_A0_XLMAC_TX_LLFC_MSG_FIELDSr_ENUM
#define XLMAC_TX_MAC_SAr_ENUM BCM53570_A0_XLMAC_TX_MAC_SAr_ENUM
#define XLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM BCM53570_A0_XLMAC_TX_TIMESTAMP_FIFO_DATAr_ENUM
#define XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM BCM53570_A0_XLMAC_TX_TIMESTAMP_FIFO_STATUSr_ENUM
#define XLMAC_VERSION_IDr_ENUM BCM53570_A0_XLMAC_VERSION_IDr_ENUM
#define XLMIB_R1023r_ENUM BCM53570_A0_XLMIB_R1023r_ENUM
#define XLMIB_R127r_ENUM BCM53570_A0_XLMIB_R127r_ENUM
#define XLMIB_R1518r_ENUM BCM53570_A0_XLMIB_R1518r_ENUM
#define XLMIB_R16383r_ENUM BCM53570_A0_XLMIB_R16383r_ENUM
#define XLMIB_R2047r_ENUM BCM53570_A0_XLMIB_R2047r_ENUM
#define XLMIB_R255r_ENUM BCM53570_A0_XLMIB_R255r_ENUM
#define XLMIB_R4095r_ENUM BCM53570_A0_XLMIB_R4095r_ENUM
#define XLMIB_R511r_ENUM BCM53570_A0_XLMIB_R511r_ENUM
#define XLMIB_R64r_ENUM BCM53570_A0_XLMIB_R64r_ENUM
#define XLMIB_R9216r_ENUM BCM53570_A0_XLMIB_R9216r_ENUM
#define XLMIB_RBCAr_ENUM BCM53570_A0_XLMIB_RBCAr_ENUM
#define XLMIB_RBYTr_ENUM BCM53570_A0_XLMIB_RBYTr_ENUM
#define XLMIB_RDVLNr_ENUM BCM53570_A0_XLMIB_RDVLNr_ENUM
#define XLMIB_RERPKTr_ENUM BCM53570_A0_XLMIB_RERPKTr_ENUM
#define XLMIB_RFCSr_ENUM BCM53570_A0_XLMIB_RFCSr_ENUM
#define XLMIB_RFLRr_ENUM BCM53570_A0_XLMIB_RFLRr_ENUM
#define XLMIB_RFRGr_ENUM BCM53570_A0_XLMIB_RFRGr_ENUM
#define XLMIB_RJBRr_ENUM BCM53570_A0_XLMIB_RJBRr_ENUM
#define XLMIB_RMCAr_ENUM BCM53570_A0_XLMIB_RMCAr_ENUM
#define XLMIB_RMCRCr_ENUM BCM53570_A0_XLMIB_RMCRCr_ENUM
#define XLMIB_RMGVr_ENUM BCM53570_A0_XLMIB_RMGVr_ENUM
#define XLMIB_RMTUEr_ENUM BCM53570_A0_XLMIB_RMTUEr_ENUM
#define XLMIB_ROVRr_ENUM BCM53570_A0_XLMIB_ROVRr_ENUM
#define XLMIB_RPFCr_ENUM BCM53570_A0_XLMIB_RPFCr_ENUM
#define XLMIB_RPFC0r_ENUM BCM53570_A0_XLMIB_RPFC0r_ENUM
#define XLMIB_RPFC1r_ENUM BCM53570_A0_XLMIB_RPFC1r_ENUM
#define XLMIB_RPFC2r_ENUM BCM53570_A0_XLMIB_RPFC2r_ENUM
#define XLMIB_RPFC3r_ENUM BCM53570_A0_XLMIB_RPFC3r_ENUM
#define XLMIB_RPFC4r_ENUM BCM53570_A0_XLMIB_RPFC4r_ENUM
#define XLMIB_RPFC5r_ENUM BCM53570_A0_XLMIB_RPFC5r_ENUM
#define XLMIB_RPFC6r_ENUM BCM53570_A0_XLMIB_RPFC6r_ENUM
#define XLMIB_RPFC7r_ENUM BCM53570_A0_XLMIB_RPFC7r_ENUM
#define XLMIB_RPFCOFFr_ENUM BCM53570_A0_XLMIB_RPFCOFFr_ENUM
#define XLMIB_RPFCOFF0r_ENUM BCM53570_A0_XLMIB_RPFCOFF0r_ENUM
#define XLMIB_RPFCOFF1r_ENUM BCM53570_A0_XLMIB_RPFCOFF1r_ENUM
#define XLMIB_RPFCOFF2r_ENUM BCM53570_A0_XLMIB_RPFCOFF2r_ENUM
#define XLMIB_RPFCOFF3r_ENUM BCM53570_A0_XLMIB_RPFCOFF3r_ENUM
#define XLMIB_RPFCOFF4r_ENUM BCM53570_A0_XLMIB_RPFCOFF4r_ENUM
#define XLMIB_RPFCOFF5r_ENUM BCM53570_A0_XLMIB_RPFCOFF5r_ENUM
#define XLMIB_RPFCOFF6r_ENUM BCM53570_A0_XLMIB_RPFCOFF6r_ENUM
#define XLMIB_RPFCOFF7r_ENUM BCM53570_A0_XLMIB_RPFCOFF7r_ENUM
#define XLMIB_RPKTr_ENUM BCM53570_A0_XLMIB_RPKTr_ENUM
#define XLMIB_RPOKr_ENUM BCM53570_A0_XLMIB_RPOKr_ENUM
#define XLMIB_RPRMr_ENUM BCM53570_A0_XLMIB_RPRMr_ENUM
#define XLMIB_RPROGr_ENUM BCM53570_A0_XLMIB_RPROGr_ENUM
#define XLMIB_RPROG0r_ENUM BCM53570_A0_XLMIB_RPROG0r_ENUM
#define XLMIB_RPROG1r_ENUM BCM53570_A0_XLMIB_RPROG1r_ENUM
#define XLMIB_RPROG2r_ENUM BCM53570_A0_XLMIB_RPROG2r_ENUM
#define XLMIB_RPROG3r_ENUM BCM53570_A0_XLMIB_RPROG3r_ENUM
#define XLMIB_RRBYTr_ENUM BCM53570_A0_XLMIB_RRBYTr_ENUM
#define XLMIB_RREPLYr_ENUM BCM53570_A0_XLMIB_RREPLYr_ENUM
#define XLMIB_RRPKTr_ENUM BCM53570_A0_XLMIB_RRPKTr_ENUM
#define XLMIB_RSCHCRCr_ENUM BCM53570_A0_XLMIB_RSCHCRCr_ENUM
#define XLMIB_RTRFUr_ENUM BCM53570_A0_XLMIB_RTRFUr_ENUM
#define XLMIB_RUCAr_ENUM BCM53570_A0_XLMIB_RUCAr_ENUM
#define XLMIB_RUNDr_ENUM BCM53570_A0_XLMIB_RUNDr_ENUM
#define XLMIB_RVERIFYr_ENUM BCM53570_A0_XLMIB_RVERIFYr_ENUM
#define XLMIB_RVLNr_ENUM BCM53570_A0_XLMIB_RVLNr_ENUM
#define XLMIB_RXCFr_ENUM BCM53570_A0_XLMIB_RXCFr_ENUM
#define XLMIB_RXPFr_ENUM BCM53570_A0_XLMIB_RXPFr_ENUM
#define XLMIB_RXPPr_ENUM BCM53570_A0_XLMIB_RXPPr_ENUM
#define XLMIB_RXUDAr_ENUM BCM53570_A0_XLMIB_RXUDAr_ENUM
#define XLMIB_RXUOr_ENUM BCM53570_A0_XLMIB_RXUOr_ENUM
#define XLMIB_RXWSAr_ENUM BCM53570_A0_XLMIB_RXWSAr_ENUM
#define XLMIB_RX_EEE_LPI_DURATION_COUNTERr_ENUM BCM53570_A0_XLMIB_RX_EEE_LPI_DURATION_COUNTERr_ENUM
#define XLMIB_RX_EEE_LPI_EVENT_COUNTERr_ENUM BCM53570_A0_XLMIB_RX_EEE_LPI_EVENT_COUNTERr_ENUM
#define XLMIB_RX_HCFC_COUNTERr_ENUM BCM53570_A0_XLMIB_RX_HCFC_COUNTERr_ENUM
#define XLMIB_RX_HCFC_CRC_COUNTERr_ENUM BCM53570_A0_XLMIB_RX_HCFC_CRC_COUNTERr_ENUM
#define XLMIB_RX_LLFC_CRC_COUNTERr_ENUM BCM53570_A0_XLMIB_RX_LLFC_CRC_COUNTERr_ENUM
#define XLMIB_RX_LLFC_LOG_COUNTERr_ENUM BCM53570_A0_XLMIB_RX_LLFC_LOG_COUNTERr_ENUM
#define XLMIB_RX_LLFC_PHY_COUNTERr_ENUM BCM53570_A0_XLMIB_RX_LLFC_PHY_COUNTERr_ENUM
#define XLMIB_T1023r_ENUM BCM53570_A0_XLMIB_T1023r_ENUM
#define XLMIB_T127r_ENUM BCM53570_A0_XLMIB_T127r_ENUM
#define XLMIB_T1518r_ENUM BCM53570_A0_XLMIB_T1518r_ENUM
#define XLMIB_T16383r_ENUM BCM53570_A0_XLMIB_T16383r_ENUM
#define XLMIB_T2047r_ENUM BCM53570_A0_XLMIB_T2047r_ENUM
#define XLMIB_T255r_ENUM BCM53570_A0_XLMIB_T255r_ENUM
#define XLMIB_T4095r_ENUM BCM53570_A0_XLMIB_T4095r_ENUM
#define XLMIB_T511r_ENUM BCM53570_A0_XLMIB_T511r_ENUM
#define XLMIB_T64r_ENUM BCM53570_A0_XLMIB_T64r_ENUM
#define XLMIB_T9216r_ENUM BCM53570_A0_XLMIB_T9216r_ENUM
#define XLMIB_TBCAr_ENUM BCM53570_A0_XLMIB_TBCAr_ENUM
#define XLMIB_TBYTr_ENUM BCM53570_A0_XLMIB_TBYTr_ENUM
#define XLMIB_TDVLNr_ENUM BCM53570_A0_XLMIB_TDVLNr_ENUM
#define XLMIB_TERRr_ENUM BCM53570_A0_XLMIB_TERRr_ENUM
#define XLMIB_TFCSr_ENUM BCM53570_A0_XLMIB_TFCSr_ENUM
#define XLMIB_TFRGr_ENUM BCM53570_A0_XLMIB_TFRGr_ENUM
#define XLMIB_TJBRr_ENUM BCM53570_A0_XLMIB_TJBRr_ENUM
#define XLMIB_TLCLr_ENUM BCM53570_A0_XLMIB_TLCLr_ENUM
#define XLMIB_TMCAr_ENUM BCM53570_A0_XLMIB_TMCAr_ENUM
#define XLMIB_TMCLr_ENUM BCM53570_A0_XLMIB_TMCLr_ENUM
#define XLMIB_TMGVr_ENUM BCM53570_A0_XLMIB_TMGVr_ENUM
#define XLMIB_TNCLr_ENUM BCM53570_A0_XLMIB_TNCLr_ENUM
#define XLMIB_TOVRr_ENUM BCM53570_A0_XLMIB_TOVRr_ENUM
#define XLMIB_TPFCr_ENUM BCM53570_A0_XLMIB_TPFCr_ENUM
#define XLMIB_TPFC0r_ENUM BCM53570_A0_XLMIB_TPFC0r_ENUM
#define XLMIB_TPFC1r_ENUM BCM53570_A0_XLMIB_TPFC1r_ENUM
#define XLMIB_TPFC2r_ENUM BCM53570_A0_XLMIB_TPFC2r_ENUM
#define XLMIB_TPFC3r_ENUM BCM53570_A0_XLMIB_TPFC3r_ENUM
#define XLMIB_TPFC4r_ENUM BCM53570_A0_XLMIB_TPFC4r_ENUM
#define XLMIB_TPFC5r_ENUM BCM53570_A0_XLMIB_TPFC5r_ENUM
#define XLMIB_TPFC6r_ENUM BCM53570_A0_XLMIB_TPFC6r_ENUM
#define XLMIB_TPFC7r_ENUM BCM53570_A0_XLMIB_TPFC7r_ENUM
#define XLMIB_TPFCOFFr_ENUM BCM53570_A0_XLMIB_TPFCOFFr_ENUM
#define XLMIB_TPFCOFF0r_ENUM BCM53570_A0_XLMIB_TPFCOFF0r_ENUM
#define XLMIB_TPFCOFF1r_ENUM BCM53570_A0_XLMIB_TPFCOFF1r_ENUM
#define XLMIB_TPFCOFF2r_ENUM BCM53570_A0_XLMIB_TPFCOFF2r_ENUM
#define XLMIB_TPFCOFF3r_ENUM BCM53570_A0_XLMIB_TPFCOFF3r_ENUM
#define XLMIB_TPFCOFF4r_ENUM BCM53570_A0_XLMIB_TPFCOFF4r_ENUM
#define XLMIB_TPFCOFF5r_ENUM BCM53570_A0_XLMIB_TPFCOFF5r_ENUM
#define XLMIB_TPFCOFF6r_ENUM BCM53570_A0_XLMIB_TPFCOFF6r_ENUM
#define XLMIB_TPFCOFF7r_ENUM BCM53570_A0_XLMIB_TPFCOFF7r_ENUM
#define XLMIB_TPKTr_ENUM BCM53570_A0_XLMIB_TPKTr_ENUM
#define XLMIB_TPOKr_ENUM BCM53570_A0_XLMIB_TPOKr_ENUM
#define XLMIB_TREPLYr_ENUM BCM53570_A0_XLMIB_TREPLYr_ENUM
#define XLMIB_TRPKTr_ENUM BCM53570_A0_XLMIB_TRPKTr_ENUM
#define XLMIB_TSCLr_ENUM BCM53570_A0_XLMIB_TSCLr_ENUM
#define XLMIB_TSPAREr_ENUM BCM53570_A0_XLMIB_TSPAREr_ENUM
#define XLMIB_TSPARE0r_ENUM BCM53570_A0_XLMIB_TSPARE0r_ENUM
#define XLMIB_TSPARE1r_ENUM BCM53570_A0_XLMIB_TSPARE1r_ENUM
#define XLMIB_TSPARE2r_ENUM BCM53570_A0_XLMIB_TSPARE2r_ENUM
#define XLMIB_TSPARE3r_ENUM BCM53570_A0_XLMIB_TSPARE3r_ENUM
#define XLMIB_TUCAr_ENUM BCM53570_A0_XLMIB_TUCAr_ENUM
#define XLMIB_TUFLr_ENUM BCM53570_A0_XLMIB_TUFLr_ENUM
#define XLMIB_TVERIFYr_ENUM BCM53570_A0_XLMIB_TVERIFYr_ENUM
#define XLMIB_TVLNr_ENUM BCM53570_A0_XLMIB_TVLNr_ENUM
#define XLMIB_TXCFr_ENUM BCM53570_A0_XLMIB_TXCFr_ENUM
#define XLMIB_TXCLr_ENUM BCM53570_A0_XLMIB_TXCLr_ENUM
#define XLMIB_TXPFr_ENUM BCM53570_A0_XLMIB_TXPFr_ENUM
#define XLMIB_TXPPr_ENUM BCM53570_A0_XLMIB_TXPPr_ENUM
#define XLMIB_TX_EEE_LPI_DURATION_COUNTERr_ENUM BCM53570_A0_XLMIB_TX_EEE_LPI_DURATION_COUNTERr_ENUM
#define XLMIB_TX_EEE_LPI_EVENT_COUNTERr_ENUM BCM53570_A0_XLMIB_TX_EEE_LPI_EVENT_COUNTERr_ENUM
#define XLMIB_TX_HCFC_COUNTERr_ENUM BCM53570_A0_XLMIB_TX_HCFC_COUNTERr_ENUM
#define XLMIB_TX_LLFC_LOG_COUNTERr_ENUM BCM53570_A0_XLMIB_TX_LLFC_LOG_COUNTERr_ENUM
#define XLMIB_XTHOLr_ENUM BCM53570_A0_XLMIB_XTHOLr_ENUM
#define XLPMIB_R1023r_ENUM BCM53570_A0_XLPMIB_R1023r_ENUM
#define XLPMIB_R127r_ENUM BCM53570_A0_XLPMIB_R127r_ENUM
#define XLPMIB_R1518r_ENUM BCM53570_A0_XLPMIB_R1518r_ENUM
#define XLPMIB_R16383r_ENUM BCM53570_A0_XLPMIB_R16383r_ENUM
#define XLPMIB_R2047r_ENUM BCM53570_A0_XLPMIB_R2047r_ENUM
#define XLPMIB_R255r_ENUM BCM53570_A0_XLPMIB_R255r_ENUM
#define XLPMIB_R4095r_ENUM BCM53570_A0_XLPMIB_R4095r_ENUM
#define XLPMIB_R511r_ENUM BCM53570_A0_XLPMIB_R511r_ENUM
#define XLPMIB_R64r_ENUM BCM53570_A0_XLPMIB_R64r_ENUM
#define XLPMIB_R9216r_ENUM BCM53570_A0_XLPMIB_R9216r_ENUM
#define XLPMIB_RALNr_ENUM BCM53570_A0_XLPMIB_RALNr_ENUM
#define XLPMIB_RBCAr_ENUM BCM53570_A0_XLPMIB_RBCAr_ENUM
#define XLPMIB_RBYTr_ENUM BCM53570_A0_XLPMIB_RBYTr_ENUM
#define XLPMIB_RDVLNr_ENUM BCM53570_A0_XLPMIB_RDVLNr_ENUM
#define XLPMIB_RERPKTr_ENUM BCM53570_A0_XLPMIB_RERPKTr_ENUM
#define XLPMIB_RFCRr_ENUM BCM53570_A0_XLPMIB_RFCRr_ENUM
#define XLPMIB_RFCSr_ENUM BCM53570_A0_XLPMIB_RFCSr_ENUM
#define XLPMIB_RFFMSEr_ENUM BCM53570_A0_XLPMIB_RFFMSEr_ENUM
#define XLPMIB_RFLRr_ENUM BCM53570_A0_XLPMIB_RFLRr_ENUM
#define XLPMIB_RFRGr_ENUM BCM53570_A0_XLPMIB_RFRGr_ENUM
#define XLPMIB_RJBRr_ENUM BCM53570_A0_XLPMIB_RJBRr_ENUM
#define XLPMIB_RMCAr_ENUM BCM53570_A0_XLPMIB_RMCAr_ENUM
#define XLPMIB_RMCRCr_ENUM BCM53570_A0_XLPMIB_RMCRCr_ENUM
#define XLPMIB_RMDISr_ENUM BCM53570_A0_XLPMIB_RMDISr_ENUM
#define XLPMIB_RMFAEr_ENUM BCM53570_A0_XLPMIB_RMFAEr_ENUM
#define XLPMIB_RMFAOr_ENUM BCM53570_A0_XLPMIB_RMFAOr_ENUM
#define XLPMIB_RMFCr_ENUM BCM53570_A0_XLPMIB_RMFCr_ENUM
#define XLPMIB_RMFSEr_ENUM BCM53570_A0_XLPMIB_RMFSEr_ENUM
#define XLPMIB_RMGVr_ENUM BCM53570_A0_XLPMIB_RMGVr_ENUM
#define XLPMIB_RMTUEr_ENUM BCM53570_A0_XLPMIB_RMTUEr_ENUM
#define XLPMIB_RNFFMSEr_ENUM BCM53570_A0_XLPMIB_RNFFMSEr_ENUM
#define XLPMIB_ROVRr_ENUM BCM53570_A0_XLPMIB_ROVRr_ENUM
#define XLPMIB_RPFCr_ENUM BCM53570_A0_XLPMIB_RPFCr_ENUM
#define XLPMIB_RPFC0r_ENUM BCM53570_A0_XLPMIB_RPFC0r_ENUM
#define XLPMIB_RPFC1r_ENUM BCM53570_A0_XLPMIB_RPFC1r_ENUM
#define XLPMIB_RPFC2r_ENUM BCM53570_A0_XLPMIB_RPFC2r_ENUM
#define XLPMIB_RPFC3r_ENUM BCM53570_A0_XLPMIB_RPFC3r_ENUM
#define XLPMIB_RPFC4r_ENUM BCM53570_A0_XLPMIB_RPFC4r_ENUM
#define XLPMIB_RPFC5r_ENUM BCM53570_A0_XLPMIB_RPFC5r_ENUM
#define XLPMIB_RPFC6r_ENUM BCM53570_A0_XLPMIB_RPFC6r_ENUM
#define XLPMIB_RPFC7r_ENUM BCM53570_A0_XLPMIB_RPFC7r_ENUM
#define XLPMIB_RPFCOFF7r_ENUM BCM53570_A0_XLPMIB_RPFCOFF7r_ENUM
#define XLPMIB_RPKTr_ENUM BCM53570_A0_XLPMIB_RPKTr_ENUM
#define XLPMIB_RPOKr_ENUM BCM53570_A0_XLPMIB_RPOKr_ENUM
#define XLPMIB_RPRMr_ENUM BCM53570_A0_XLPMIB_RPRMr_ENUM
#define XLPMIB_RPROGr_ENUM BCM53570_A0_XLPMIB_RPROGr_ENUM
#define XLPMIB_RPROG0r_ENUM BCM53570_A0_XLPMIB_RPROG0r_ENUM
#define XLPMIB_RPROG1r_ENUM BCM53570_A0_XLPMIB_RPROG1r_ENUM
#define XLPMIB_RPROG2r_ENUM BCM53570_A0_XLPMIB_RPROG2r_ENUM
#define XLPMIB_RPROG3r_ENUM BCM53570_A0_XLPMIB_RPROG3r_ENUM
#define XLPMIB_RRBYTr_ENUM BCM53570_A0_XLPMIB_RRBYTr_ENUM
#define XLPMIB_RRPKTr_ENUM BCM53570_A0_XLPMIB_RRPKTr_ENUM
#define XLPMIB_RSCHCRCr_ENUM BCM53570_A0_XLPMIB_RSCHCRCr_ENUM
#define XLPMIB_RTRFUr_ENUM BCM53570_A0_XLPMIB_RTRFUr_ENUM
#define XLPMIB_RUCAr_ENUM BCM53570_A0_XLPMIB_RUCAr_ENUM
#define XLPMIB_RUNDr_ENUM BCM53570_A0_XLPMIB_RUNDr_ENUM
#define XLPMIB_RVLNr_ENUM BCM53570_A0_XLPMIB_RVLNr_ENUM
#define XLPMIB_RXCFr_ENUM BCM53570_A0_XLPMIB_RXCFr_ENUM
#define XLPMIB_RXPFr_ENUM BCM53570_A0_XLPMIB_RXPFr_ENUM
#define XLPMIB_RXPPr_ENUM BCM53570_A0_XLPMIB_RXPPr_ENUM
#define XLPMIB_RXUDAr_ENUM BCM53570_A0_XLPMIB_RXUDAr_ENUM
#define XLPMIB_RXUOr_ENUM BCM53570_A0_XLPMIB_RXUOr_ENUM
#define XLPMIB_RXWSAr_ENUM BCM53570_A0_XLPMIB_RXWSAr_ENUM
#define XLPMIB_RX_EEE_LPI_DURATION_COUNTERr_ENUM BCM53570_A0_XLPMIB_RX_EEE_LPI_DURATION_COUNTERr_ENUM
#define XLPMIB_RX_EEE_LPI_EVENT_COUNTERr_ENUM BCM53570_A0_XLPMIB_RX_EEE_LPI_EVENT_COUNTERr_ENUM
#define XLPMIB_RX_HCFC_COUNTERr_ENUM BCM53570_A0_XLPMIB_RX_HCFC_COUNTERr_ENUM
#define XLPMIB_RX_HCFC_CRC_COUNTERr_ENUM BCM53570_A0_XLPMIB_RX_HCFC_CRC_COUNTERr_ENUM
#define XLPMIB_RX_LLFC_CRC_COUNTERr_ENUM BCM53570_A0_XLPMIB_RX_LLFC_CRC_COUNTERr_ENUM
#define XLPMIB_RX_LLFC_LOG_COUNTERr_ENUM BCM53570_A0_XLPMIB_RX_LLFC_LOG_COUNTERr_ENUM
#define XLPMIB_RX_LLFC_PHY_COUNTERr_ENUM BCM53570_A0_XLPMIB_RX_LLFC_PHY_COUNTERr_ENUM
#define XLPMIB_T1023r_ENUM BCM53570_A0_XLPMIB_T1023r_ENUM
#define XLPMIB_T127r_ENUM BCM53570_A0_XLPMIB_T127r_ENUM
#define XLPMIB_T1518r_ENUM BCM53570_A0_XLPMIB_T1518r_ENUM
#define XLPMIB_T16383r_ENUM BCM53570_A0_XLPMIB_T16383r_ENUM
#define XLPMIB_T2047r_ENUM BCM53570_A0_XLPMIB_T2047r_ENUM
#define XLPMIB_T255r_ENUM BCM53570_A0_XLPMIB_T255r_ENUM
#define XLPMIB_T4095r_ENUM BCM53570_A0_XLPMIB_T4095r_ENUM
#define XLPMIB_T511r_ENUM BCM53570_A0_XLPMIB_T511r_ENUM
#define XLPMIB_T64r_ENUM BCM53570_A0_XLPMIB_T64r_ENUM
#define XLPMIB_T9216r_ENUM BCM53570_A0_XLPMIB_T9216r_ENUM
#define XLPMIB_TBCAr_ENUM BCM53570_A0_XLPMIB_TBCAr_ENUM
#define XLPMIB_TBYTr_ENUM BCM53570_A0_XLPMIB_TBYTr_ENUM
#define XLPMIB_TDVLNr_ENUM BCM53570_A0_XLPMIB_TDVLNr_ENUM
#define XLPMIB_TERRr_ENUM BCM53570_A0_XLPMIB_TERRr_ENUM
#define XLPMIB_TFCSr_ENUM BCM53570_A0_XLPMIB_TFCSr_ENUM
#define XLPMIB_TFRGr_ENUM BCM53570_A0_XLPMIB_TFRGr_ENUM
#define XLPMIB_TJBRr_ENUM BCM53570_A0_XLPMIB_TJBRr_ENUM
#define XLPMIB_TLCLr_ENUM BCM53570_A0_XLPMIB_TLCLr_ENUM
#define XLPMIB_TMCAr_ENUM BCM53570_A0_XLPMIB_TMCAr_ENUM
#define XLPMIB_TMCLr_ENUM BCM53570_A0_XLPMIB_TMCLr_ENUM
#define XLPMIB_TMFAEr_ENUM BCM53570_A0_XLPMIB_TMFAEr_ENUM
#define XLPMIB_TMFCr_ENUM BCM53570_A0_XLPMIB_TMFCr_ENUM
#define XLPMIB_TMGVr_ENUM BCM53570_A0_XLPMIB_TMGVr_ENUM
#define XLPMIB_TNCLr_ENUM BCM53570_A0_XLPMIB_TNCLr_ENUM
#define XLPMIB_TOVRr_ENUM BCM53570_A0_XLPMIB_TOVRr_ENUM
#define XLPMIB_TPFCr_ENUM BCM53570_A0_XLPMIB_TPFCr_ENUM
#define XLPMIB_TPFC0r_ENUM BCM53570_A0_XLPMIB_TPFC0r_ENUM
#define XLPMIB_TPFC1r_ENUM BCM53570_A0_XLPMIB_TPFC1r_ENUM
#define XLPMIB_TPFC2r_ENUM BCM53570_A0_XLPMIB_TPFC2r_ENUM
#define XLPMIB_TPFC3r_ENUM BCM53570_A0_XLPMIB_TPFC3r_ENUM
#define XLPMIB_TPFC4r_ENUM BCM53570_A0_XLPMIB_TPFC4r_ENUM
#define XLPMIB_TPFC5r_ENUM BCM53570_A0_XLPMIB_TPFC5r_ENUM
#define XLPMIB_TPFC6r_ENUM BCM53570_A0_XLPMIB_TPFC6r_ENUM
#define XLPMIB_TPFC7r_ENUM BCM53570_A0_XLPMIB_TPFC7r_ENUM
#define XLPMIB_TPFCOFFr_ENUM BCM53570_A0_XLPMIB_TPFCOFFr_ENUM
#define XLPMIB_TPFCOFF0r_ENUM BCM53570_A0_XLPMIB_TPFCOFF0r_ENUM
#define XLPMIB_TPFCOFF1r_ENUM BCM53570_A0_XLPMIB_TPFCOFF1r_ENUM
#define XLPMIB_TPFCOFF2r_ENUM BCM53570_A0_XLPMIB_TPFCOFF2r_ENUM
#define XLPMIB_TPFCOFF3r_ENUM BCM53570_A0_XLPMIB_TPFCOFF3r_ENUM
#define XLPMIB_TPFCOFF4r_ENUM BCM53570_A0_XLPMIB_TPFCOFF4r_ENUM
#define XLPMIB_TPFCOFF5r_ENUM BCM53570_A0_XLPMIB_TPFCOFF5r_ENUM
#define XLPMIB_TPFCOFF6r_ENUM BCM53570_A0_XLPMIB_TPFCOFF6r_ENUM
#define XLPMIB_TPFCOFF7r_ENUM BCM53570_A0_XLPMIB_TPFCOFF7r_ENUM
#define XLPMIB_TPKTr_ENUM BCM53570_A0_XLPMIB_TPKTr_ENUM
#define XLPMIB_TPOKr_ENUM BCM53570_A0_XLPMIB_TPOKr_ENUM
#define XLPMIB_TRPKTr_ENUM BCM53570_A0_XLPMIB_TRPKTr_ENUM
#define XLPMIB_TSCLr_ENUM BCM53570_A0_XLPMIB_TSCLr_ENUM
#define XLPMIB_TSPAREr_ENUM BCM53570_A0_XLPMIB_TSPAREr_ENUM
#define XLPMIB_TSPARE0r_ENUM BCM53570_A0_XLPMIB_TSPARE0r_ENUM
#define XLPMIB_TSPARE1r_ENUM BCM53570_A0_XLPMIB_TSPARE1r_ENUM
#define XLPMIB_TSPARE2r_ENUM BCM53570_A0_XLPMIB_TSPARE2r_ENUM
#define XLPMIB_TSPARE3r_ENUM BCM53570_A0_XLPMIB_TSPARE3r_ENUM
#define XLPMIB_TUCAr_ENUM BCM53570_A0_XLPMIB_TUCAr_ENUM
#define XLPMIB_TUFLr_ENUM BCM53570_A0_XLPMIB_TUFLr_ENUM
#define XLPMIB_TVLNr_ENUM BCM53570_A0_XLPMIB_TVLNr_ENUM
#define XLPMIB_TXCFr_ENUM BCM53570_A0_XLPMIB_TXCFr_ENUM
#define XLPMIB_TXCLr_ENUM BCM53570_A0_XLPMIB_TXCLr_ENUM
#define XLPMIB_TXPFr_ENUM BCM53570_A0_XLPMIB_TXPFr_ENUM
#define XLPMIB_TXPPr_ENUM BCM53570_A0_XLPMIB_TXPPr_ENUM
#define XLPMIB_TX_EEE_LPI_DURATION_COUNTERr_ENUM BCM53570_A0_XLPMIB_TX_EEE_LPI_DURATION_COUNTERr_ENUM
#define XLPMIB_TX_EEE_LPI_EVENT_COUNTERr_ENUM BCM53570_A0_XLPMIB_TX_EEE_LPI_EVENT_COUNTERr_ENUM
#define XLPMIB_TX_HCFC_COUNTERr_ENUM BCM53570_A0_XLPMIB_TX_HCFC_COUNTERr_ENUM
#define XLPMIB_TX_LLFC_LOG_COUNTERr_ENUM BCM53570_A0_XLPMIB_TX_LLFC_LOG_COUNTERr_ENUM
#define XLPMIB_XTHOLr_ENUM BCM53570_A0_XLPMIB_XTHOLr_ENUM
#define XLPORT_CNTMAXSIZEr_ENUM BCM53570_A0_XLPORT_CNTMAXSIZEr_ENUM
#define XLPORT_CONFIGr_ENUM BCM53570_A0_XLPORT_CONFIGr_ENUM
#define XLPORT_ECC_CONTROLr_ENUM BCM53570_A0_XLPORT_ECC_CONTROLr_ENUM
#define XLPORT_EEE_CLOCK_GATEr_ENUM BCM53570_A0_XLPORT_EEE_CLOCK_GATEr_ENUM
#define XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM BCM53570_A0_XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr_ENUM
#define XLPORT_EEE_COUNTER_MODEr_ENUM BCM53570_A0_XLPORT_EEE_COUNTER_MODEr_ENUM
#define XLPORT_EEE_DURATION_TIMER_PULSEr_ENUM BCM53570_A0_XLPORT_EEE_DURATION_TIMER_PULSEr_ENUM
#define XLPORT_ENABLE_REGr_ENUM BCM53570_A0_XLPORT_ENABLE_REGr_ENUM
#define XLPORT_FAULT_LINK_STATUSr_ENUM BCM53570_A0_XLPORT_FAULT_LINK_STATUSr_ENUM
#define XLPORT_FLOW_CONTROL_CONFIGr_ENUM BCM53570_A0_XLPORT_FLOW_CONTROL_CONFIGr_ENUM
#define XLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM BCM53570_A0_XLPORT_FORCE_DOUBLE_BIT_ERRORr_ENUM
#define XLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM BCM53570_A0_XLPORT_FORCE_SINGLE_BIT_ERRORr_ENUM
#define XLPORT_GENERAL_SPARE1_REGr_ENUM BCM53570_A0_XLPORT_GENERAL_SPARE1_REGr_ENUM
#define XLPORT_GENERAL_SPARE2_REGr_ENUM BCM53570_A0_XLPORT_GENERAL_SPARE2_REGr_ENUM
#define XLPORT_GENERAL_SPARE3_REGr_ENUM BCM53570_A0_XLPORT_GENERAL_SPARE3_REGr_ENUM
#define XLPORT_GENERAL_SPARE4_REGr_ENUM BCM53570_A0_XLPORT_GENERAL_SPARE4_REGr_ENUM
#define XLPORT_GENERAL_SPARE5_REGr_ENUM BCM53570_A0_XLPORT_GENERAL_SPARE5_REGr_ENUM
#define XLPORT_GENERAL_SPARE6_REGr_ENUM BCM53570_A0_XLPORT_GENERAL_SPARE6_REGr_ENUM
#define XLPORT_GENERAL_SPARE7_REGr_ENUM BCM53570_A0_XLPORT_GENERAL_SPARE7_REGr_ENUM
#define XLPORT_INTR_ENABLEr_ENUM BCM53570_A0_XLPORT_INTR_ENABLEr_ENUM
#define XLPORT_INTR_STATUSr_ENUM BCM53570_A0_XLPORT_INTR_STATUSr_ENUM
#define XLPORT_LAG_FAILOVER_CONFIGr_ENUM BCM53570_A0_XLPORT_LAG_FAILOVER_CONFIGr_ENUM
#define XLPORT_LED_CHAIN_CONFIGr_ENUM BCM53570_A0_XLPORT_LED_CHAIN_CONFIGr_ENUM
#define XLPORT_LINKSTATUS_DOWNr_ENUM BCM53570_A0_XLPORT_LINKSTATUS_DOWNr_ENUM
#define XLPORT_LINKSTATUS_DOWN_CLEARr_ENUM BCM53570_A0_XLPORT_LINKSTATUS_DOWN_CLEARr_ENUM
#define XLPORT_MAC_CONTROLr_ENUM BCM53570_A0_XLPORT_MAC_CONTROLr_ENUM
#define XLPORT_MAC_RSV_MASKr_ENUM BCM53570_A0_XLPORT_MAC_RSV_MASKr_ENUM
#define XLPORT_MIB_MIN_FRAG_SIZEr_ENUM BCM53570_A0_XLPORT_MIB_MIN_FRAG_SIZEr_ENUM
#define XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr_ENUM BCM53570_A0_XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr_ENUM
#define XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr_ENUM BCM53570_A0_XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr_ENUM
#define XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr_ENUM BCM53570_A0_XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr_ENUM
#define XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr_ENUM BCM53570_A0_XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr_ENUM
#define XLPORT_MIB_PROG_RANGE_CNTR_CONFIGr_ENUM BCM53570_A0_XLPORT_MIB_PROG_RANGE_CNTR_CONFIGr_ENUM
#define XLPORT_MIB_RESETr_ENUM BCM53570_A0_XLPORT_MIB_RESETr_ENUM
#define XLPORT_MIB_RSC0_ECC_STATUSr_ENUM BCM53570_A0_XLPORT_MIB_RSC0_ECC_STATUSr_ENUM
#define XLPORT_MIB_RSC1_ECC_STATUSr_ENUM BCM53570_A0_XLPORT_MIB_RSC1_ECC_STATUSr_ENUM
#define XLPORT_MIB_RSC_ECC_STATUSr_ENUM BCM53570_A0_XLPORT_MIB_RSC_ECC_STATUSr_ENUM
#define XLPORT_MIB_RSC_RAM_CONTROLr_ENUM BCM53570_A0_XLPORT_MIB_RSC_RAM_CONTROLr_ENUM
#define XLPORT_MIB_TSC0_ECC_STATUSr_ENUM BCM53570_A0_XLPORT_MIB_TSC0_ECC_STATUSr_ENUM
#define XLPORT_MIB_TSC1_ECC_STATUSr_ENUM BCM53570_A0_XLPORT_MIB_TSC1_ECC_STATUSr_ENUM
#define XLPORT_MIB_TSC_ECC_STATUSr_ENUM BCM53570_A0_XLPORT_MIB_TSC_ECC_STATUSr_ENUM
#define XLPORT_MIB_TSC_RAM_CONTROLr_ENUM BCM53570_A0_XLPORT_MIB_TSC_RAM_CONTROLr_ENUM
#define XLPORT_MODE_REGr_ENUM BCM53570_A0_XLPORT_MODE_REGr_ENUM
#define XLPORT_PMD_PLL_CTRL_CONFIGr_ENUM BCM53570_A0_XLPORT_PMD_PLL_CTRL_CONFIGr_ENUM
#define XLPORT_PM_VERSION_IDr_ENUM BCM53570_A0_XLPORT_PM_VERSION_IDr_ENUM
#define XLPORT_PORT_SPAREr_ENUM BCM53570_A0_XLPORT_PORT_SPAREr_ENUM
#define XLPORT_PORT_SPARE0r_ENUM BCM53570_A0_XLPORT_PORT_SPARE0r_ENUM
#define XLPORT_PORT_SPARE1r_ENUM BCM53570_A0_XLPORT_PORT_SPARE1r_ENUM
#define XLPORT_PORT_SPARE2r_ENUM BCM53570_A0_XLPORT_PORT_SPARE2r_ENUM
#define XLPORT_PORT_SPARE3r_ENUM BCM53570_A0_XLPORT_PORT_SPARE3r_ENUM
#define XLPORT_POWER_SAVEr_ENUM BCM53570_A0_XLPORT_POWER_SAVEr_ENUM
#define XLPORT_SBUS_CONTROLr_ENUM BCM53570_A0_XLPORT_SBUS_CONTROLr_ENUM
#define XLPORT_SGNDET_EARLYCRSr_ENUM BCM53570_A0_XLPORT_SGNDET_EARLYCRSr_ENUM
#define XLPORT_SOFT_RESETr_ENUM BCM53570_A0_XLPORT_SOFT_RESETr_ENUM
#define XLPORT_SPARE0_REGr_ENUM BCM53570_A0_XLPORT_SPARE0_REGr_ENUM
#define XLPORT_SW_FLOW_CONTROLr_ENUM BCM53570_A0_XLPORT_SW_FLOW_CONTROLr_ENUM
#define XLPORT_TSC_PLL_LOCK_STATUSr_ENUM BCM53570_A0_XLPORT_TSC_PLL_LOCK_STATUSr_ENUM
#define XLPORT_TS_TIMER_31_0_REGr_ENUM BCM53570_A0_XLPORT_TS_TIMER_31_0_REGr_ENUM
#define XLPORT_TS_TIMER_47_32_REGr_ENUM BCM53570_A0_XLPORT_TS_TIMER_47_32_REGr_ENUM
#define XLPORT_TXPI_CSR_OVER_ENr_ENUM BCM53570_A0_XLPORT_TXPI_CSR_OVER_ENr_ENUM
#define XLPORT_TXPI_CSR_OVER_VAL_0_HIGHr_ENUM BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_0_HIGHr_ENUM
#define XLPORT_TXPI_CSR_OVER_VAL_0_LOWr_ENUM BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_0_LOWr_ENUM
#define XLPORT_TXPI_CSR_OVER_VAL_1_HIGHr_ENUM BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_1_HIGHr_ENUM
#define XLPORT_TXPI_CSR_OVER_VAL_1_LOWr_ENUM BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_1_LOWr_ENUM
#define XLPORT_TXPI_CSR_OVER_VAL_2_HIGHr_ENUM BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_2_HIGHr_ENUM
#define XLPORT_TXPI_CSR_OVER_VAL_2_LOWr_ENUM BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_2_LOWr_ENUM
#define XLPORT_TXPI_CSR_OVER_VAL_3_HIGHr_ENUM BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_3_HIGHr_ENUM
#define XLPORT_TXPI_CSR_OVER_VAL_3_LOWr_ENUM BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_3_LOWr_ENUM
#define XLPORT_TXPI_CSR_OVER_VAL_HIGHr_ENUM BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_HIGHr_ENUM
#define XLPORT_TXPI_CSR_OVER_VAL_LOWr_ENUM BCM53570_A0_XLPORT_TXPI_CSR_OVER_VAL_LOWr_ENUM
#define XLPORT_TXPI_DATA_OUT_STS_0_HIGHr_ENUM BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_0_HIGHr_ENUM
#define XLPORT_TXPI_DATA_OUT_STS_0_LOWr_ENUM BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_0_LOWr_ENUM
#define XLPORT_TXPI_DATA_OUT_STS_1_HIGHr_ENUM BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_1_HIGHr_ENUM
#define XLPORT_TXPI_DATA_OUT_STS_1_LOWr_ENUM BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_1_LOWr_ENUM
#define XLPORT_TXPI_DATA_OUT_STS_2_HIGHr_ENUM BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_2_HIGHr_ENUM
#define XLPORT_TXPI_DATA_OUT_STS_2_LOWr_ENUM BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_2_LOWr_ENUM
#define XLPORT_TXPI_DATA_OUT_STS_3_HIGHr_ENUM BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_3_HIGHr_ENUM
#define XLPORT_TXPI_DATA_OUT_STS_3_LOWr_ENUM BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_3_LOWr_ENUM
#define XLPORT_TXPI_DATA_OUT_STS_HIGHr_ENUM BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_HIGHr_ENUM
#define XLPORT_TXPI_DATA_OUT_STS_LOWr_ENUM BCM53570_A0_XLPORT_TXPI_DATA_OUT_STS_LOWr_ENUM
#define XLPORT_TXPI_LANE_SELECTIONr_ENUM BCM53570_A0_XLPORT_TXPI_LANE_SELECTIONr_ENUM
#define XLPORT_WC_UCMEM_CTRLr_ENUM BCM53570_A0_XLPORT_WC_UCMEM_CTRLr_ENUM
#define XLPORT_WC_UCMEM_DATAm_ENUM BCM53570_A0_XLPORT_WC_UCMEM_DATAm_ENUM
#define XLPORT_XGXS0_CTRL_REGr_ENUM BCM53570_A0_XLPORT_XGXS0_CTRL_REGr_ENUM
#define XLPORT_XGXS0_LN0_STATUS0_REGr_ENUM BCM53570_A0_XLPORT_XGXS0_LN0_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_LN1_STATUS0_REGr_ENUM BCM53570_A0_XLPORT_XGXS0_LN1_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_LN2_STATUS0_REGr_ENUM BCM53570_A0_XLPORT_XGXS0_LN2_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_LN3_STATUS0_REGr_ENUM BCM53570_A0_XLPORT_XGXS0_LN3_STATUS0_REGr_ENUM
#define XLPORT_XGXS0_STATUS0_REGr_ENUM BCM53570_A0_XLPORT_XGXS0_STATUS0_REGr_ENUM
#define XLPORT_XGXS_COUNTER_MODEr_ENUM BCM53570_A0_XLPORT_XGXS_COUNTER_MODEr_ENUM
#define XQCOSARBSELr_ENUM BCM53570_A0_XQCOSARBSELr_ENUM
#define XQCOSARBSEL_QGROUPr_ENUM BCM53570_A0_XQCOSARBSEL_QGROUPr_ENUM
#define XQCOSARBSEL_QLAYERr_ENUM BCM53570_A0_XQCOSARBSEL_QLAYERr_ENUM
#define XQCOSPTRr_ENUM BCM53570_A0_XQCOSPTRr_ENUM
#define XQCOSPTRCTLr_ENUM BCM53570_A0_XQCOSPTRCTLr_ENUM
#define XQEMPTY_DEBUG_ENr_ENUM BCM53570_A0_XQEMPTY_DEBUG_ENr_ENUM
#define XQEMPTY_DEBUG_QLAYER_QBMP0r_ENUM BCM53570_A0_XQEMPTY_DEBUG_QLAYER_QBMP0r_ENUM
#define XQEMPTY_DEBUG_QLAYER_QBMP1r_ENUM BCM53570_A0_XQEMPTY_DEBUG_QLAYER_QBMP1r_ENUM
#define XQEMPTY_QLAYER_QBMP0r_ENUM BCM53570_A0_XQEMPTY_QLAYER_QBMP0r_ENUM
#define XQEMPTY_QLAYER_QBMP1r_ENUM BCM53570_A0_XQEMPTY_QLAYER_QBMP1r_ENUM
#define XQFLLMEMDEBUGr_ENUM BCM53570_A0_XQFLLMEMDEBUGr_ENUM
#define XQFLLPARITYERRORPTRr_ENUM BCM53570_A0_XQFLLPARITYERRORPTRr_ENUM
#define XQFLLPTRr_ENUM BCM53570_A0_XQFLLPTRr_ENUM
#define XQFLL_ERR_CLRr_ENUM BCM53570_A0_XQFLL_ERR_CLRr_ENUM
#define XQFLL_ERR_CLR_0r_ENUM BCM53570_A0_XQFLL_ERR_CLR_0r_ENUM
#define XQFLL_ERR_CLR_1r_ENUM BCM53570_A0_XQFLL_ERR_CLR_1r_ENUM
#define XQFLL_ERR_CLR_2r_ENUM BCM53570_A0_XQFLL_ERR_CLR_2r_ENUM
#define XQFLL_ERR_VLDr_ENUM BCM53570_A0_XQFLL_ERR_VLDr_ENUM
#define XQFLL_ERR_VLD_0r_ENUM BCM53570_A0_XQFLL_ERR_VLD_0r_ENUM
#define XQFLL_ERR_VLD_1r_ENUM BCM53570_A0_XQFLL_ERR_VLD_1r_ENUM
#define XQFLL_ERR_VLD_2r_ENUM BCM53570_A0_XQFLL_ERR_VLD_2r_ENUM
#define XQFLL_MULTI_ERRr_ENUM BCM53570_A0_XQFLL_MULTI_ERRr_ENUM
#define XQFLL_MULTI_ERR_0r_ENUM BCM53570_A0_XQFLL_MULTI_ERR_0r_ENUM
#define XQFLL_MULTI_ERR_1r_ENUM BCM53570_A0_XQFLL_MULTI_ERR_1r_ENUM
#define XQFLL_MULTI_ERR_2r_ENUM BCM53570_A0_XQFLL_MULTI_ERR_2r_ENUM
#define XQMEMDEBUGr_ENUM BCM53570_A0_XQMEMDEBUGr_ENUM
#define XQPARITYERRORPTRr_ENUM BCM53570_A0_XQPARITYERRORPTRr_ENUM
#define XQREADPOINTERr_ENUM BCM53570_A0_XQREADPOINTERr_ENUM
#define XQ_ERR_CLRr_ENUM BCM53570_A0_XQ_ERR_CLRr_ENUM
#define XQ_ERR_CLR_0r_ENUM BCM53570_A0_XQ_ERR_CLR_0r_ENUM
#define XQ_ERR_CLR_1r_ENUM BCM53570_A0_XQ_ERR_CLR_1r_ENUM
#define XQ_ERR_CLR_2r_ENUM BCM53570_A0_XQ_ERR_CLR_2r_ENUM
#define XQ_ERR_CNTr_ENUM BCM53570_A0_XQ_ERR_CNTr_ENUM
#define XQ_ERR_VLDr_ENUM BCM53570_A0_XQ_ERR_VLDr_ENUM
#define XQ_ERR_VLD_0r_ENUM BCM53570_A0_XQ_ERR_VLD_0r_ENUM
#define XQ_ERR_VLD_1r_ENUM BCM53570_A0_XQ_ERR_VLD_1r_ENUM
#define XQ_ERR_VLD_2r_ENUM BCM53570_A0_XQ_ERR_VLD_2r_ENUM
#define XQ_MULTI_ERRr_ENUM BCM53570_A0_XQ_MULTI_ERRr_ENUM
#define XQ_MULTI_ERR_0r_ENUM BCM53570_A0_XQ_MULTI_ERR_0r_ENUM
#define XQ_MULTI_ERR_1r_ENUM BCM53570_A0_XQ_MULTI_ERR_1r_ENUM
#define XQ_MULTI_ERR_2r_ENUM BCM53570_A0_XQ_MULTI_ERR_2r_ENUM

#endif /* CDK_EXCLUDE_CHIPLESS_TYPES */

#endif /* __BCM53570_A0_ENUM_H__ */
