void T_1 F_1 ( void )\r\n{\r\nlong V_1 ;\r\nunsigned int V_2 ;\r\nstruct V_3 V_4 ;\r\nstruct V_5 V_6 ;\r\nstruct V_7 V_8 ;\r\n#ifdef F_2\r\nstruct V_9 V_10 ;\r\n#endif\r\nF_3 ( V_11 L_1 ) ;\r\nV_1 = F_4 ( & V_4 , & V_6 , 0 ) ;\r\nif ( V_1 == V_12 ) {\r\nV_13 = V_14 ;\r\nF_5 ( L_2 ) ;\r\nreturn;\r\n}\r\n#ifdef F_2\r\nV_1 = F_6 ( & V_10 ) ;\r\nif ( V_1 == V_12 ) {\r\nV_13 = V_15 ;\r\nF_5 ( L_3 ) ;\r\nreturn;\r\n}\r\n#endif\r\nV_1 = F_7 ( & V_8 ) ;\r\nV_2 = ( V_8 . V_16 >> ( 4 + 7 ) ) & 0x1f ;\r\nswitch ( V_2 ) {\r\ncase 0x4 :\r\ncase 0x6 :\r\ncase 0x7 :\r\ncase 0x8 :\r\ncase 0xA :\r\ncase 0xC :\r\nV_13 = V_17 ;\r\nF_5 ( L_4 ) ;\r\nreturn;\r\ndefault:\r\nF_5 ( L_5 ) ;\r\nF_8 ( L_6 ) ;\r\n}\r\n}\r\nstatic void T_1\r\nF_9 ( T_2 * V_18 , unsigned long V_19 ,\r\nunsigned long V_20 )\r\n{\r\nif ( F_10 ( ( ( V_19 & ( V_21 - 1 ) ) != 0 )\r\n|| ( ( V_20 & ( ( 1UL << V_22 ) - 1 ) ) != 0 ) ) ) {\r\nF_8 ( L_7 ) ;\r\n}\r\nV_18 -> V_23 = ( V_19 >> V_24 ) ;\r\nV_18 -> V_25 = ( V_20 >> V_22 ) ;\r\n}\r\nstatic void T_1 F_11 ( void )\r\n{\r\nunsigned long V_26 ;\r\nV_26 = ( F_12 ( V_27 -> V_28 ) >> V_24 ) ;\r\nF_9 ( V_29 , 0UL , V_26 ) ;\r\nV_30 = 1 ;\r\n}\r\nstatic int T_1\r\nF_13 ( T_3 V_31 , T_3 V_32 )\r\n{\r\nT_4 * V_33 ;\r\nunsigned long V_34 ;\r\nunsigned long V_35 ;\r\nlong V_1 ;\r\nstruct V_36 * V_37 ;\r\nV_33 = F_14 ( sizeof ( * V_33 ) , V_38 ) ;\r\nif ( ! V_33 )\r\nF_8 ( L_8 ) ;\r\nV_1 = F_15 ( & V_34 , V_31 , V_32 ,\r\nV_39 , V_33 ) ;\r\nif ( V_1 != V_12 ) {\r\nF_16 ( V_33 ) ;\r\nreturn V_1 ;\r\n}\r\nV_35 = V_33 -> V_40 ;\r\nV_37 = F_17 ( F_18 ( V_35 ) , & ( V_33 -> V_41 ) ) ;\r\nif ( ! V_37 ) {\r\nF_16 ( V_33 ) ;\r\nreturn V_12 ;\r\n}\r\nV_37 -> V_31 = V_31 ;\r\nV_37 -> V_32 = V_32 ;\r\nV_37 -> V_42 = V_33 -> V_42 ;\r\nV_37 -> V_43 = V_33 -> V_44 ;\r\nV_37 -> V_45 = V_33 -> V_46 [ 0 ] ;\r\nF_19 ( V_37 ) ;\r\n#ifdef F_20\r\nswitch ( F_21 ( V_37 -> V_42 ) ) {\r\nT_4 V_47 ;\r\nunsigned long V_48 ;\r\ncase V_49 :\r\nF_3 ( V_50 L_9 ,\r\nV_33 -> V_46 [ 0 ] ) ;\r\nbreak;\r\ncase V_51 :\r\nF_3 ( V_50\r\nL_10 ,\r\nV_33 -> V_46 [ 0 ] , V_33 -> V_46 [ 1 ] ,\r\nV_33 -> V_46 [ 2 ] ) ;\r\nbreak;\r\ncase V_52 :\r\nF_3 ( V_50 L_11 , V_31 ) ;\r\nbreak;\r\ncase V_53 :\r\nF_3 ( V_50 L_12 ) ;\r\ngoto V_54;\r\ncase V_55 :\r\nF_3 ( V_50 L_13 ) ;\r\ngoto V_54;\r\ncase V_56 :\r\nF_3 ( V_50 L_14 ) ;\r\nV_54:\r\nF_15 ( & V_34 , V_31 , V_32 ,\r\nV_57 , & V_47 ) ;\r\nF_3 ( V_50 L_15 , V_33 -> V_46 [ 1 ] ) ;\r\nfor ( V_48 = 0 ; V_48 < V_33 -> V_46 [ 1 ] ; V_48 ++ ) {\r\nF_3 ( V_50\r\nL_16 ,\r\nV_48 , V_33 -> V_46 [ 2 + V_48 * 3 ] ,\r\nV_33 -> V_46 [ 3 + V_48 * 3 ] ,\r\nV_33 -> V_46 [ 4 + V_48 * 3 ] ) ;\r\nF_3 ( V_50\r\nL_17 ,\r\nV_48 , V_47 . V_46 [ 2 + V_48 * 3 ] ,\r\nV_47 . V_46 [ 3 + V_48 * 3 ] ,\r\nV_47 . V_46 [ 4 + V_48 * 3 ] ) ;\r\n}\r\nF_3 ( V_50 L_18 ) ;\r\nbreak;\r\n}\r\n#endif\r\nF_16 ( V_33 ) ;\r\nreturn V_12 ;\r\n}\r\nstatic void T_1 F_22 ( void )\r\n{\r\nunsigned long V_58 ;\r\nstruct V_59 V_60 [ V_61 + 1 ] ;\r\nstruct V_59 * V_62 ;\r\nT_2 * V_18 ;\r\nlong V_1 ;\r\nint V_63 ;\r\nunsigned long V_64 ;\r\nint V_48 ;\r\nV_64 = ( V_61 + 1 ) * sizeof( struct V_59 ) ;\r\nV_1 = F_23 ( & V_58 , V_60 , V_64 , 0L ) ;\r\nif ( ( V_1 != V_12 )\r\n|| ( ( V_58 % sizeof( struct V_59 ) ) != 0 ) ) {\r\nF_3 ( L_19 ) ;\r\nF_3 ( V_65 L_20\r\nL_21 ) ;\r\nF_11 () ;\r\nreturn;\r\n}\r\nV_63 = V_58 / sizeof( struct V_59 ) ;\r\nif ( V_63 > V_61 ) {\r\nF_3 ( V_65 L_22 ) ;\r\nF_3 ( V_65 L_23 ) ;\r\n}\r\nV_30 = 0 ;\r\nV_62 = V_60 ;\r\nV_18 = V_29 ;\r\nfor ( V_48 = 0 ; V_48 < V_63 ; V_48 ++ , V_62 ++ ) {\r\nif ( ( V_62 -> V_66 != V_67 )\r\n|| ( V_62 -> V_68 != V_69 )\r\n|| ( V_62 -> V_25 == 0 )\r\n|| ( ( V_62 -> V_70 != V_71 )\r\n&& ( V_62 -> V_70 != V_72 )\r\n&& ( V_62 -> V_70 != V_73 ) ) ) {\r\ncontinue;\r\n}\r\nif ( V_30 == V_74 ) {\r\nF_3 ( V_65 L_22 ) ;\r\nF_3 ( V_65 L_24 ) ;\r\nbreak;\r\n}\r\nF_9 ( V_18 ++ , V_62 -> V_75 , V_62 -> V_25 ) ;\r\nV_30 ++ ;\r\n}\r\n}\r\nstatic int T_1 F_24 ( void )\r\n{\r\nint V_1 ;\r\nT_3 V_32 = 0 ;\r\nstruct V_9 V_10 ;\r\nV_1 = F_6 ( & V_10 ) ;\r\nif ( V_1 != V_12 ) {\r\nreturn 0 ;\r\n}\r\n#ifdef F_20\r\nF_3 ( V_50 L_25 , V_10 . V_76 ,\r\nV_10 . V_77 ) ;\r\n#endif\r\nwhile ( V_12 == F_13 ( V_10 . V_77 , V_32 ) ) {\r\nV_32 ++ ;\r\n}\r\nreturn V_32 ;\r\n}\r\nstatic void T_1 F_25 ( void )\r\n{\r\nstruct V_78 V_79 ;\r\nstruct V_80 V_60 [ V_74 ] ;\r\nstruct V_80 * V_62 ;\r\nT_2 * V_18 ;\r\nlong V_1 ;\r\nint V_63 ;\r\nint V_48 ;\r\nV_1 = F_26 ( & V_79 , V_60 ,\r\n( unsigned long ) V_74 ) ;\r\nif ( V_1 != V_12 ) {\r\nF_11 () ;\r\nreturn;\r\n}\r\nif ( V_79 . V_81 > V_74 ) {\r\nF_3 ( V_65 L_22 ) ;\r\nF_3 ( V_65 L_24 ) ;\r\n}\r\nV_63 = ( int ) V_79 . V_82 ;\r\nV_30 = 0 ;\r\nV_62 = V_60 ;\r\nV_18 = V_29 ;\r\nfor ( V_48 = 0 ; V_48 < V_63 ; V_48 ++ , V_62 ++ ) {\r\nF_9 ( V_18 ++ , V_62 -> V_75 , V_62 -> V_25 ) ;\r\nV_30 ++ ;\r\n}\r\n}\r\nstatic struct V_36 * T_1\r\nF_27 ( struct V_83 * V_79 ,\r\nstruct V_5 * V_6 )\r\n{\r\nstruct V_36 * V_37 ;\r\nint V_1 = F_28 ( V_79 , V_6 ) ;\r\nif ( V_1 != V_12 )\r\nreturn NULL ;\r\nV_37 = F_17 ( V_79 -> V_84 , & V_6 -> V_85 ) ;\r\nif ( V_37 == NULL )\r\nreturn NULL ;\r\nF_19 ( V_37 ) ;\r\nreturn V_37 ;\r\n}\r\nstatic void T_1 F_29 ( void )\r\n{\r\nint V_46 ;\r\nfor ( V_46 = 0 ; V_46 < 16 ; V_46 ++ ) {\r\nstruct V_36 * V_37 ;\r\nstruct V_5 V_6 ;\r\nstruct V_83 V_79 ;\r\nunsigned int V_86 ;\r\nmemset ( V_6 . V_85 . V_87 , 0xff , 6 ) ;\r\nV_6 . V_85 . V_46 = V_46 ;\r\nV_37 = F_27 ( & V_79 , & V_6 ) ;\r\nif ( ( ! V_37 ) || ( V_37 -> V_88 . V_89 != V_90 ) )\r\ncontinue;\r\nmemset ( V_6 . V_85 . V_87 , 0xff , 4 ) ;\r\nV_6 . V_85 . V_87 [ 4 ] = V_46 ;\r\nfor ( V_86 = 0 ; V_86 < 16 ; V_86 ++ ) {\r\nV_6 . V_85 . V_87 [ 5 ] = 0 ;\r\nV_6 . V_85 . V_46 = V_86 ;\r\nF_27 ( & V_79 , & V_6 ) ;\r\n}\r\n}\r\n}\r\nstatic void T_1\r\nF_30 ( struct V_36 * V_37 , int V_91 ,\r\nint V_92 )\r\n{\r\nint V_48 ;\r\nlong V_1 ;\r\nstruct V_93 V_94 ;\r\nV_37 -> V_95 = F_31 ( V_91 , sizeof( * V_37 -> V_95 ) , V_38 ) ;\r\nif( ! V_37 -> V_95 ) {\r\nF_3 ( V_96 L_26 ,\r\n__FILE__ , V_97 ) ;\r\nreturn;\r\n}\r\nfor( V_48 = 1 ; V_48 <= V_91 ; ++ V_48 ) {\r\nV_1 = F_32 ( & V_94 ,\r\nV_92 , V_48 ) ;\r\nif( V_12 == V_1 ) {\r\nV_37 -> V_95 [ V_37 -> V_91 ] = ( unsigned long ) V_94 . V_98 ;\r\nV_37 -> V_91 ++ ;\r\n} else {\r\nF_3 ( V_65\r\nL_27 ,\r\nV_1 , V_48 ) ;\r\n}\r\n}\r\n}\r\nstatic void T_1 F_33 ( void )\r\n{\r\nint V_48 ;\r\nlong V_1 = V_12 ;\r\nfor ( V_48 = 0 ; V_48 < 256 ; V_48 ++ ) {\r\nstruct V_36 * V_37 ;\r\nstruct V_3 V_4 ;\r\nstruct V_5 V_6 ;\r\nV_1 = F_4 ( & V_4 ,\r\n& V_6 , V_48 ) ;\r\nif ( ( V_1 == V_99 ) || ( V_1 == V_100 ) )\r\nbreak;\r\nif ( V_1 != V_12 )\r\ncontinue;\r\nV_37 = F_17 ( V_4 . V_98 , & V_6 . V_85 ) ;\r\nif ( ! V_37 )\r\ncontinue;\r\nF_19 ( V_37 ) ;\r\nif ( ! V_4 . V_101 )\r\ncontinue;\r\nF_30 ( V_37 , V_4 . V_101 , V_48 ) ;\r\n}\r\nF_34 () ;\r\nreturn;\r\n}\r\nvoid T_1 F_35 ( void )\r\n{\r\nswitch ( V_13 ) {\r\ncase V_15 :\r\nF_22 () ;\r\nbreak;\r\ncase V_14 :\r\nF_25 () ;\r\nbreak;\r\ncase V_17 :\r\nF_11 () ;\r\nreturn;\r\ndefault:\r\nF_8 ( L_28 ) ;\r\n}\r\nif ( V_30 == 0 || V_29 [ 0 ] . V_23 != 0 ) {\r\nF_3 ( V_65 L_29 ) ;\r\nF_3 ( V_65 L_23 ) ;\r\nF_11 () ;\r\n}\r\n}\r\nvoid T_1 F_36 ( void )\r\n{\r\nF_3 ( V_11 L_30 ) ;\r\nF_37 () ;\r\nswitch ( V_13 ) {\r\ncase V_15 :\r\nF_24 () ;\r\nbreak;\r\ncase V_14 :\r\nF_33 () ;\r\nbreak;\r\ncase V_17 :\r\nF_29 () ;\r\nbreak;\r\ndefault:\r\nF_8 ( L_28 ) ;\r\n}\r\nF_3 ( V_11 L_31 ) ;\r\nF_38 () ;\r\n}
