;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @-80, 1
	SUB 12, @15
	SUB @10, 1
	JMP @72, #202
	SUB #772, @296
	SUB 12, @10
	SLT 0, @20
	ADD 270, 68
	CMP -207, <-120
	JMP <-127, 100
	SUB #772, @296
	SUB #72, @200
	SUB #72, @200
	SUB #16, @110
	SUB #16, @110
	SPL 0, <402
	CMP @-127, 100
	DAT #0, <2
	ADD <290, 20
	ADD <290, 20
	ADD 30, 9
	MOV 0, @20
	SUB #772, @296
	JMP <-127, 100
	JMP 900, @-200
	SUB @10, 1
	ADD 270, 68
	SPL @300, 90
	SPL @300, 90
	SPL <127, 106
	MOV #12, @-10
	ADD 270, 60
	ADD 270, 60
	SLT 20, @12
	SUB @200, 72
	SPL 0, <402
	ADD 270, 60
	SPL <-127, 100
	SUB @-80, 1
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	CMP -207, <-120
	CMP -207, <-120
