Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Dec 01 19:21:53 2022
| Host         : DESKTOP-G71MN7O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file BCD_7Seg_timing_summary_routed.rpt -rpx BCD_7Seg_timing_summary_routed.rpx
| Design       : BCD_7Seg
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: a[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: a[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: a[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clickcount_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clickcount_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clickcount_reg[2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: clickcount_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_16khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_1hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 26 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.650        0.000                      0                   39        0.264        0.000                      0                   39        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.650        0.000                      0                   39        0.264        0.000                      0                   39        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 counter_1hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 2.047ns (46.981%)  route 2.310ns (53.019%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  counter_1hz_reg[0]/Q
                         net (fo=2, routed)           1.005     6.782    counter_1hz_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.906 f  clk_1hz_i_4/O
                         net (fo=26, routed)          1.305     8.211    clk_1hz_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  counter_1hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.335    counter_1hz[0]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  counter_1hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    counter_1hz_reg[0]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  counter_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    counter_1hz_reg[4]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  counter_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    counter_1hz_reg[8]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  counter_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    counter_1hz_reg[12]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  counter_1hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    counter_1hz_reg[16]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.455 r  counter_1hz_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.455    counter_1hz_reg[20]_i_1_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.678 r  counter_1hz_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.678    counter_1hz_reg[24]_i_1_n_7
    SLICE_X1Y90          FDRE                                         r  counter_1hz_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  counter_1hz_reg[24]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y90          FDRE (Setup_fdre_C_D)        0.062    15.327    counter_1hz_reg[24]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.653ns  (required time - arrival time)
  Source:                 counter_1hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 2.044ns (46.945%)  route 2.310ns (53.055%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  counter_1hz_reg[0]/Q
                         net (fo=2, routed)           1.005     6.782    counter_1hz_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.906 f  clk_1hz_i_4/O
                         net (fo=26, routed)          1.305     8.211    clk_1hz_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  counter_1hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.335    counter_1hz[0]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  counter_1hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    counter_1hz_reg[0]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  counter_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    counter_1hz_reg[4]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  counter_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    counter_1hz_reg[8]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  counter_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    counter_1hz_reg[12]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  counter_1hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    counter_1hz_reg[16]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.675 r  counter_1hz_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.675    counter_1hz_reg[20]_i_1_n_6
    SLICE_X1Y89          FDRE                                         r  counter_1hz_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  counter_1hz_reg[21]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    counter_1hz_reg[21]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  5.653    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 counter_1hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 2.023ns (46.688%)  route 2.310ns (53.312%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  counter_1hz_reg[0]/Q
                         net (fo=2, routed)           1.005     6.782    counter_1hz_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.906 f  clk_1hz_i_4/O
                         net (fo=26, routed)          1.305     8.211    clk_1hz_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  counter_1hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.335    counter_1hz[0]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  counter_1hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    counter_1hz_reg[0]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  counter_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    counter_1hz_reg[4]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  counter_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    counter_1hz_reg[8]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  counter_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    counter_1hz_reg[12]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  counter_1hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    counter_1hz_reg[16]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.654 r  counter_1hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.654    counter_1hz_reg[20]_i_1_n_4
    SLICE_X1Y89          FDRE                                         r  counter_1hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  counter_1hz_reg[23]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    counter_1hz_reg[23]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 counter_1hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 1.949ns (45.761%)  route 2.310ns (54.239%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  counter_1hz_reg[0]/Q
                         net (fo=2, routed)           1.005     6.782    counter_1hz_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.906 f  clk_1hz_i_4/O
                         net (fo=26, routed)          1.305     8.211    clk_1hz_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  counter_1hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.335    counter_1hz[0]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  counter_1hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    counter_1hz_reg[0]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  counter_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    counter_1hz_reg[4]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  counter_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    counter_1hz_reg[8]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  counter_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    counter_1hz_reg[12]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  counter_1hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    counter_1hz_reg[16]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.580 r  counter_1hz_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.580    counter_1hz_reg[20]_i_1_n_5
    SLICE_X1Y89          FDRE                                         r  counter_1hz_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  counter_1hz_reg[22]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    counter_1hz_reg[22]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 counter_1hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.933ns (45.557%)  route 2.310ns (54.443%))
  Logic Levels:           8  (CARRY4=6 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  counter_1hz_reg[0]/Q
                         net (fo=2, routed)           1.005     6.782    counter_1hz_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.906 f  clk_1hz_i_4/O
                         net (fo=26, routed)          1.305     8.211    clk_1hz_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  counter_1hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.335    counter_1hz[0]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  counter_1hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    counter_1hz_reg[0]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  counter_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    counter_1hz_reg[4]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  counter_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    counter_1hz_reg[8]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  counter_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    counter_1hz_reg[12]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.341 r  counter_1hz_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.341    counter_1hz_reg[16]_i_1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.564 r  counter_1hz_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.564    counter_1hz_reg[20]_i_1_n_7
    SLICE_X1Y89          FDRE                                         r  counter_1hz_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.603    15.026    clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  counter_1hz_reg[20]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X1Y89          FDRE (Setup_fdre_C_D)        0.062    15.327    counter_1hz_reg[20]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                          -9.564    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.766ns  (required time - arrival time)
  Source:                 counter_1hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.240ns  (logic 1.930ns (45.518%)  route 2.310ns (54.482%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  counter_1hz_reg[0]/Q
                         net (fo=2, routed)           1.005     6.782    counter_1hz_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.906 f  clk_1hz_i_4/O
                         net (fo=26, routed)          1.305     8.211    clk_1hz_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  counter_1hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.335    counter_1hz[0]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  counter_1hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    counter_1hz_reg[0]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  counter_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    counter_1hz_reg[4]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  counter_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    counter_1hz_reg[8]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  counter_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    counter_1hz_reg[12]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.561 r  counter_1hz_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.561    counter_1hz_reg[16]_i_1_n_6
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[17]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.062    15.326    counter_1hz_reg[17]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.561    
  -------------------------------------------------------------------
                         slack                                  5.766    

Slack (MET) :             5.787ns  (required time - arrival time)
  Source:                 counter_1hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 1.909ns (45.247%)  route 2.310ns (54.753%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  counter_1hz_reg[0]/Q
                         net (fo=2, routed)           1.005     6.782    counter_1hz_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.906 f  clk_1hz_i_4/O
                         net (fo=26, routed)          1.305     8.211    clk_1hz_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  counter_1hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.335    counter_1hz[0]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  counter_1hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    counter_1hz_reg[0]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  counter_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    counter_1hz_reg[4]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  counter_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    counter_1hz_reg[8]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  counter_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    counter_1hz_reg[12]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.540 r  counter_1hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.540    counter_1hz_reg[16]_i_1_n_4
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[19]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.062    15.326    counter_1hz_reg[19]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.540    
  -------------------------------------------------------------------
                         slack                                  5.787    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 counter_1hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.835ns (44.270%)  route 2.310ns (55.730%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  counter_1hz_reg[0]/Q
                         net (fo=2, routed)           1.005     6.782    counter_1hz_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.906 f  clk_1hz_i_4/O
                         net (fo=26, routed)          1.305     8.211    clk_1hz_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  counter_1hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.335    counter_1hz[0]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  counter_1hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    counter_1hz_reg[0]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  counter_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    counter_1hz_reg[4]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  counter_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    counter_1hz_reg[8]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  counter_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    counter_1hz_reg[12]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.466 r  counter_1hz_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.466    counter_1hz_reg[16]_i_1_n_5
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[18]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.062    15.326    counter_1hz_reg[18]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             5.877ns  (required time - arrival time)
  Source:                 counter_1hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.819ns (44.054%)  route 2.310ns (55.946%))
  Logic Levels:           7  (CARRY4=5 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  counter_1hz_reg[0]/Q
                         net (fo=2, routed)           1.005     6.782    counter_1hz_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.906 f  clk_1hz_i_4/O
                         net (fo=26, routed)          1.305     8.211    clk_1hz_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  counter_1hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.335    counter_1hz[0]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  counter_1hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    counter_1hz_reg[0]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  counter_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    counter_1hz_reg[4]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  counter_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    counter_1hz_reg[8]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.227 r  counter_1hz_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.227    counter_1hz_reg[12]_i_1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.450 r  counter_1hz_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.450    counter_1hz_reg[16]_i_1_n_7
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.602    15.025    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[16]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X1Y88          FDRE (Setup_fdre_C_D)        0.062    15.326    counter_1hz_reg[16]
  -------------------------------------------------------------------
                         required time                         15.326    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  5.877    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 counter_1hz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.126ns  (logic 1.816ns (44.013%)  route 2.310ns (55.987%))
  Logic Levels:           6  (CARRY4=4 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.718     5.321    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.456     5.777 r  counter_1hz_reg[0]/Q
                         net (fo=2, routed)           1.005     6.782    counter_1hz_reg[0]
    SLICE_X0Y89          LUT6 (Prop_lut6_I0_O)        0.124     6.906 f  clk_1hz_i_4/O
                         net (fo=26, routed)          1.305     8.211    clk_1hz_i_4_n_0
    SLICE_X1Y84          LUT6 (Prop_lut6_I3_O)        0.124     8.335 r  counter_1hz[0]_i_4/O
                         net (fo=1, routed)           0.000     8.335    counter_1hz[0]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.885 r  counter_1hz_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.885    counter_1hz_reg[0]_i_1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.999 r  counter_1hz_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.999    counter_1hz_reg[4]_i_1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.113 r  counter_1hz_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.113    counter_1hz_reg[8]_i_1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.447 r  counter_1hz_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.447    counter_1hz_reg[12]_i_1_n_6
    SLICE_X1Y87          FDRE                                         r  counter_1hz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.601    15.024    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  counter_1hz_reg[13]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X1Y87          FDRE (Setup_fdre_C_D)        0.062    15.325    counter_1hz_reg[13]
  -------------------------------------------------------------------
                         required time                         15.325    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_16khz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_16khz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  clk_16khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.682 r  clk_16khz_reg/Q
                         net (fo=3, routed)           0.175     1.858    clk_16khz
    SLICE_X6Y85          LUT3 (Prop_lut3_I2_O)        0.045     1.903 r  clk_16khz_i_1/O
                         net (fo=1, routed)           0.000     1.903    clk_16khz_i_1_n_0
    SLICE_X6Y85          FDRE                                         r  clk_16khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  clk_16khz_reg/C
                         clock pessimism             -0.515     1.518    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.120     1.638    clk_16khz_reg
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 counter_1hz_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  counter_1hz_reg[18]/Q
                         net (fo=2, routed)           0.121     1.783    counter_1hz_reg[18]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  counter_1hz[16]_i_3/O
                         net (fo=1, routed)           0.000     1.828    counter_1hz[16]_i_3_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.894 r  counter_1hz_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    counter_1hz_reg[16]_i_1_n_5
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[18]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    counter_1hz_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 counter_1hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  counter_1hz_reg[2]/Q
                         net (fo=2, routed)           0.122     1.782    counter_1hz_reg[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  counter_1hz[0]_i_3/O
                         net (fo=1, routed)           0.000     1.827    counter_1hz[0]_i_3_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.893 r  counter_1hz_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    counter_1hz_reg[0]_i_1_n_5
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[2]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    counter_1hz_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_1hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_1hz_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  clk_1hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  clk_1hz_reg/Q
                         net (fo=5, routed)           0.185     1.846    clk_1hz
    SLICE_X0Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.891 r  clk_1hz_i_1/O
                         net (fo=1, routed)           0.000     1.891    clk_1hz_i_1_n_0
    SLICE_X0Y87          FDRE                                         r  clk_1hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  clk_1hz_reg/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.091     1.611    clk_1hz_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 counter_1hz_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.251ns (61.901%)  route 0.154ns (38.099%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.601     1.520    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  counter_1hz_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  counter_1hz_reg[13]/Q
                         net (fo=2, routed)           0.154     1.816    counter_1hz_reg[13]
    SLICE_X1Y87          LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  counter_1hz[12]_i_4/O
                         net (fo=1, routed)           0.000     1.861    counter_1hz[12]_i_4_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.926 r  counter_1hz_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.926    counter_1hz_reg[12]_i_1_n_6
    SLICE_X1Y87          FDRE                                         r  counter_1hz_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  counter_1hz_reg[13]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X1Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    counter_1hz_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 counter_1hz_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.221%)  route 0.121ns (29.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.602     1.521    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  counter_1hz_reg[18]/Q
                         net (fo=2, routed)           0.121     1.783    counter_1hz_reg[18]
    SLICE_X1Y88          LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  counter_1hz[16]_i_3/O
                         net (fo=1, routed)           0.000     1.828    counter_1hz[16]_i_3_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.927 r  counter_1hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    counter_1hz_reg[16]_i_1_n_4
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.875     2.040    clk_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  counter_1hz_reg[19]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    counter_1hz_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 counter_16khz_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_16khz_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.744%)  route 0.156ns (38.256%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  counter_16khz_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_16khz_reg[9]/Q
                         net (fo=2, routed)           0.156     1.815    counter_16khz_reg[9]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.860 r  counter_16khz[8]_i_4/O
                         net (fo=1, routed)           0.000     1.860    counter_16khz[8]_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.925 r  counter_16khz_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.925    counter_16khz_reg[8]_i_1_n_6
    SLICE_X7Y86          FDRE                                         r  counter_16khz_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  counter_16khz_reg[9]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    counter_16khz_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 counter_1hz_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.744%)  route 0.156ns (38.256%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  counter_1hz_reg[1]/Q
                         net (fo=2, routed)           0.156     1.816    counter_1hz_reg[1]
    SLICE_X1Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.861 r  counter_1hz[0]_i_4/O
                         net (fo=1, routed)           0.000     1.861    counter_1hz[0]_i_4_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.926 r  counter_1hz_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.926    counter_1hz_reg[0]_i_1_n_6
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[1]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    counter_1hz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 counter_1hz_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.285ns (70.108%)  route 0.122ns (29.892%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  counter_1hz_reg[2]/Q
                         net (fo=2, routed)           0.122     1.782    counter_1hz_reg[2]
    SLICE_X1Y84          LUT6 (Prop_lut6_I0_O)        0.045     1.827 r  counter_1hz[0]_i_3/O
                         net (fo=1, routed)           0.000     1.827    counter_1hz[0]_i_3_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     1.926 r  counter_1hz_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    counter_1hz_reg[0]_i_1_n_4
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  counter_1hz_reg[3]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X1Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    counter_1hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 counter_16khz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_16khz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  counter_16khz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  counter_16khz_reg[3]/Q
                         net (fo=2, routed)           0.169     1.829    counter_16khz_reg[3]
    SLICE_X7Y84          LUT3 (Prop_lut3_I0_O)        0.045     1.874 r  counter_16khz[0]_i_2/O
                         net (fo=1, routed)           0.000     1.874    counter_16khz[0]_i_2_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.937 r  counter_16khz_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.937    counter_16khz_reg[0]_i_1_n_4
    SLICE_X7Y84          FDRE                                         r  counter_16khz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.868     2.033    clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  counter_16khz_reg[3]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.105     1.623    counter_16khz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y85     clk_16khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     clk_1hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84     counter_16khz_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     counter_16khz_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y86     counter_16khz_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84     counter_16khz_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84     counter_16khz_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84     counter_16khz_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y85     counter_16khz_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     counter_16khz_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     counter_16khz_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     counter_16khz_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     counter_16khz_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     counter_1hz_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     counter_1hz_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     counter_1hz_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     counter_1hz_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     counter_1hz_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     counter_1hz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     counter_16khz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     counter_16khz_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     counter_16khz_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     counter_16khz_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     counter_1hz_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     counter_1hz_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     counter_1hz_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     counter_1hz_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y85     clk_16khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y85     clk_16khz_reg/C



