
uart_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000040e8  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000064  08004298  08004298  00005298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080042fc  080042fc  0000605c  2**0
                  CONTENTS
  4 .ARM          00000008  080042fc  080042fc  000052fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004304  08004304  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004304  08004304  00005304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004308  08004308  00005308  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800430c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000605c  2**0
                  CONTENTS
 10 .bss          0000048c  2000005c  2000005c  0000605c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200004e8  200004e8  0000605c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000203e4  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003cf5  00000000  00000000  00026470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loclists 0000f613  00000000  00000000  0002a165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001728  00000000  00000000  00039778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 000011b9  00000000  00000000  0003aea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002a402  00000000  00000000  0003c059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0002830f  00000000  00000000  0006645b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0010045a  00000000  00000000  0008e76a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  0018ebc4  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000045e8  00000000  00000000  0018ec08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000005d  00000000  00000000  001931f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000005c 	.word	0x2000005c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004280 	.word	0x08004280

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000060 	.word	0x20000060
 80001ec:	08004280 	.word	0x08004280

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_uldivmod>:
 8000608:	b953      	cbnz	r3, 8000620 <__aeabi_uldivmod+0x18>
 800060a:	b94a      	cbnz	r2, 8000620 <__aeabi_uldivmod+0x18>
 800060c:	2900      	cmp	r1, #0
 800060e:	bf08      	it	eq
 8000610:	2800      	cmpeq	r0, #0
 8000612:	bf1c      	itt	ne
 8000614:	f04f 31ff 	movne.w	r1, #4294967295
 8000618:	f04f 30ff 	movne.w	r0, #4294967295
 800061c:	f000 b96a 	b.w	80008f4 <__aeabi_idiv0>
 8000620:	f1ad 0c08 	sub.w	ip, sp, #8
 8000624:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000628:	f000 f806 	bl	8000638 <__udivmoddi4>
 800062c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000630:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000634:	b004      	add	sp, #16
 8000636:	4770      	bx	lr

08000638 <__udivmoddi4>:
 8000638:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800063c:	9d08      	ldr	r5, [sp, #32]
 800063e:	460c      	mov	r4, r1
 8000640:	2b00      	cmp	r3, #0
 8000642:	d14e      	bne.n	80006e2 <__udivmoddi4+0xaa>
 8000644:	4694      	mov	ip, r2
 8000646:	458c      	cmp	ip, r1
 8000648:	4686      	mov	lr, r0
 800064a:	fab2 f282 	clz	r2, r2
 800064e:	d962      	bls.n	8000716 <__udivmoddi4+0xde>
 8000650:	b14a      	cbz	r2, 8000666 <__udivmoddi4+0x2e>
 8000652:	f1c2 0320 	rsb	r3, r2, #32
 8000656:	4091      	lsls	r1, r2
 8000658:	fa20 f303 	lsr.w	r3, r0, r3
 800065c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000660:	4319      	orrs	r1, r3
 8000662:	fa00 fe02 	lsl.w	lr, r0, r2
 8000666:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800066a:	fa1f f68c 	uxth.w	r6, ip
 800066e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000672:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000676:	fb07 1114 	mls	r1, r7, r4, r1
 800067a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800067e:	fb04 f106 	mul.w	r1, r4, r6
 8000682:	4299      	cmp	r1, r3
 8000684:	d90a      	bls.n	800069c <__udivmoddi4+0x64>
 8000686:	eb1c 0303 	adds.w	r3, ip, r3
 800068a:	f104 30ff 	add.w	r0, r4, #4294967295
 800068e:	f080 8112 	bcs.w	80008b6 <__udivmoddi4+0x27e>
 8000692:	4299      	cmp	r1, r3
 8000694:	f240 810f 	bls.w	80008b6 <__udivmoddi4+0x27e>
 8000698:	3c02      	subs	r4, #2
 800069a:	4463      	add	r3, ip
 800069c:	1a59      	subs	r1, r3, r1
 800069e:	fa1f f38e 	uxth.w	r3, lr
 80006a2:	fbb1 f0f7 	udiv	r0, r1, r7
 80006a6:	fb07 1110 	mls	r1, r7, r0, r1
 80006aa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80006ae:	fb00 f606 	mul.w	r6, r0, r6
 80006b2:	429e      	cmp	r6, r3
 80006b4:	d90a      	bls.n	80006cc <__udivmoddi4+0x94>
 80006b6:	eb1c 0303 	adds.w	r3, ip, r3
 80006ba:	f100 31ff 	add.w	r1, r0, #4294967295
 80006be:	f080 80fc 	bcs.w	80008ba <__udivmoddi4+0x282>
 80006c2:	429e      	cmp	r6, r3
 80006c4:	f240 80f9 	bls.w	80008ba <__udivmoddi4+0x282>
 80006c8:	4463      	add	r3, ip
 80006ca:	3802      	subs	r0, #2
 80006cc:	1b9b      	subs	r3, r3, r6
 80006ce:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80006d2:	2100      	movs	r1, #0
 80006d4:	b11d      	cbz	r5, 80006de <__udivmoddi4+0xa6>
 80006d6:	40d3      	lsrs	r3, r2
 80006d8:	2200      	movs	r2, #0
 80006da:	e9c5 3200 	strd	r3, r2, [r5]
 80006de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006e2:	428b      	cmp	r3, r1
 80006e4:	d905      	bls.n	80006f2 <__udivmoddi4+0xba>
 80006e6:	b10d      	cbz	r5, 80006ec <__udivmoddi4+0xb4>
 80006e8:	e9c5 0100 	strd	r0, r1, [r5]
 80006ec:	2100      	movs	r1, #0
 80006ee:	4608      	mov	r0, r1
 80006f0:	e7f5      	b.n	80006de <__udivmoddi4+0xa6>
 80006f2:	fab3 f183 	clz	r1, r3
 80006f6:	2900      	cmp	r1, #0
 80006f8:	d146      	bne.n	8000788 <__udivmoddi4+0x150>
 80006fa:	42a3      	cmp	r3, r4
 80006fc:	d302      	bcc.n	8000704 <__udivmoddi4+0xcc>
 80006fe:	4290      	cmp	r0, r2
 8000700:	f0c0 80f0 	bcc.w	80008e4 <__udivmoddi4+0x2ac>
 8000704:	1a86      	subs	r6, r0, r2
 8000706:	eb64 0303 	sbc.w	r3, r4, r3
 800070a:	2001      	movs	r0, #1
 800070c:	2d00      	cmp	r5, #0
 800070e:	d0e6      	beq.n	80006de <__udivmoddi4+0xa6>
 8000710:	e9c5 6300 	strd	r6, r3, [r5]
 8000714:	e7e3      	b.n	80006de <__udivmoddi4+0xa6>
 8000716:	2a00      	cmp	r2, #0
 8000718:	f040 8090 	bne.w	800083c <__udivmoddi4+0x204>
 800071c:	eba1 040c 	sub.w	r4, r1, ip
 8000720:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000724:	fa1f f78c 	uxth.w	r7, ip
 8000728:	2101      	movs	r1, #1
 800072a:	fbb4 f6f8 	udiv	r6, r4, r8
 800072e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000732:	fb08 4416 	mls	r4, r8, r6, r4
 8000736:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800073a:	fb07 f006 	mul.w	r0, r7, r6
 800073e:	4298      	cmp	r0, r3
 8000740:	d908      	bls.n	8000754 <__udivmoddi4+0x11c>
 8000742:	eb1c 0303 	adds.w	r3, ip, r3
 8000746:	f106 34ff 	add.w	r4, r6, #4294967295
 800074a:	d202      	bcs.n	8000752 <__udivmoddi4+0x11a>
 800074c:	4298      	cmp	r0, r3
 800074e:	f200 80cd 	bhi.w	80008ec <__udivmoddi4+0x2b4>
 8000752:	4626      	mov	r6, r4
 8000754:	1a1c      	subs	r4, r3, r0
 8000756:	fa1f f38e 	uxth.w	r3, lr
 800075a:	fbb4 f0f8 	udiv	r0, r4, r8
 800075e:	fb08 4410 	mls	r4, r8, r0, r4
 8000762:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000766:	fb00 f707 	mul.w	r7, r0, r7
 800076a:	429f      	cmp	r7, r3
 800076c:	d908      	bls.n	8000780 <__udivmoddi4+0x148>
 800076e:	eb1c 0303 	adds.w	r3, ip, r3
 8000772:	f100 34ff 	add.w	r4, r0, #4294967295
 8000776:	d202      	bcs.n	800077e <__udivmoddi4+0x146>
 8000778:	429f      	cmp	r7, r3
 800077a:	f200 80b0 	bhi.w	80008de <__udivmoddi4+0x2a6>
 800077e:	4620      	mov	r0, r4
 8000780:	1bdb      	subs	r3, r3, r7
 8000782:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000786:	e7a5      	b.n	80006d4 <__udivmoddi4+0x9c>
 8000788:	f1c1 0620 	rsb	r6, r1, #32
 800078c:	408b      	lsls	r3, r1
 800078e:	fa22 f706 	lsr.w	r7, r2, r6
 8000792:	431f      	orrs	r7, r3
 8000794:	fa20 fc06 	lsr.w	ip, r0, r6
 8000798:	fa04 f301 	lsl.w	r3, r4, r1
 800079c:	ea43 030c 	orr.w	r3, r3, ip
 80007a0:	40f4      	lsrs	r4, r6
 80007a2:	fa00 f801 	lsl.w	r8, r0, r1
 80007a6:	0c38      	lsrs	r0, r7, #16
 80007a8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80007ac:	fbb4 fef0 	udiv	lr, r4, r0
 80007b0:	fa1f fc87 	uxth.w	ip, r7
 80007b4:	fb00 441e 	mls	r4, r0, lr, r4
 80007b8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80007bc:	fb0e f90c 	mul.w	r9, lr, ip
 80007c0:	45a1      	cmp	r9, r4
 80007c2:	fa02 f201 	lsl.w	r2, r2, r1
 80007c6:	d90a      	bls.n	80007de <__udivmoddi4+0x1a6>
 80007c8:	193c      	adds	r4, r7, r4
 80007ca:	f10e 3aff 	add.w	sl, lr, #4294967295
 80007ce:	f080 8084 	bcs.w	80008da <__udivmoddi4+0x2a2>
 80007d2:	45a1      	cmp	r9, r4
 80007d4:	f240 8081 	bls.w	80008da <__udivmoddi4+0x2a2>
 80007d8:	f1ae 0e02 	sub.w	lr, lr, #2
 80007dc:	443c      	add	r4, r7
 80007de:	eba4 0409 	sub.w	r4, r4, r9
 80007e2:	fa1f f983 	uxth.w	r9, r3
 80007e6:	fbb4 f3f0 	udiv	r3, r4, r0
 80007ea:	fb00 4413 	mls	r4, r0, r3, r4
 80007ee:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80007f2:	fb03 fc0c 	mul.w	ip, r3, ip
 80007f6:	45a4      	cmp	ip, r4
 80007f8:	d907      	bls.n	800080a <__udivmoddi4+0x1d2>
 80007fa:	193c      	adds	r4, r7, r4
 80007fc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000800:	d267      	bcs.n	80008d2 <__udivmoddi4+0x29a>
 8000802:	45a4      	cmp	ip, r4
 8000804:	d965      	bls.n	80008d2 <__udivmoddi4+0x29a>
 8000806:	3b02      	subs	r3, #2
 8000808:	443c      	add	r4, r7
 800080a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800080e:	fba0 9302 	umull	r9, r3, r0, r2
 8000812:	eba4 040c 	sub.w	r4, r4, ip
 8000816:	429c      	cmp	r4, r3
 8000818:	46ce      	mov	lr, r9
 800081a:	469c      	mov	ip, r3
 800081c:	d351      	bcc.n	80008c2 <__udivmoddi4+0x28a>
 800081e:	d04e      	beq.n	80008be <__udivmoddi4+0x286>
 8000820:	b155      	cbz	r5, 8000838 <__udivmoddi4+0x200>
 8000822:	ebb8 030e 	subs.w	r3, r8, lr
 8000826:	eb64 040c 	sbc.w	r4, r4, ip
 800082a:	fa04 f606 	lsl.w	r6, r4, r6
 800082e:	40cb      	lsrs	r3, r1
 8000830:	431e      	orrs	r6, r3
 8000832:	40cc      	lsrs	r4, r1
 8000834:	e9c5 6400 	strd	r6, r4, [r5]
 8000838:	2100      	movs	r1, #0
 800083a:	e750      	b.n	80006de <__udivmoddi4+0xa6>
 800083c:	f1c2 0320 	rsb	r3, r2, #32
 8000840:	fa20 f103 	lsr.w	r1, r0, r3
 8000844:	fa0c fc02 	lsl.w	ip, ip, r2
 8000848:	fa24 f303 	lsr.w	r3, r4, r3
 800084c:	4094      	lsls	r4, r2
 800084e:	430c      	orrs	r4, r1
 8000850:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000854:	fa00 fe02 	lsl.w	lr, r0, r2
 8000858:	fa1f f78c 	uxth.w	r7, ip
 800085c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000860:	fb08 3110 	mls	r1, r8, r0, r3
 8000864:	0c23      	lsrs	r3, r4, #16
 8000866:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800086a:	fb00 f107 	mul.w	r1, r0, r7
 800086e:	4299      	cmp	r1, r3
 8000870:	d908      	bls.n	8000884 <__udivmoddi4+0x24c>
 8000872:	eb1c 0303 	adds.w	r3, ip, r3
 8000876:	f100 36ff 	add.w	r6, r0, #4294967295
 800087a:	d22c      	bcs.n	80008d6 <__udivmoddi4+0x29e>
 800087c:	4299      	cmp	r1, r3
 800087e:	d92a      	bls.n	80008d6 <__udivmoddi4+0x29e>
 8000880:	3802      	subs	r0, #2
 8000882:	4463      	add	r3, ip
 8000884:	1a5b      	subs	r3, r3, r1
 8000886:	b2a4      	uxth	r4, r4
 8000888:	fbb3 f1f8 	udiv	r1, r3, r8
 800088c:	fb08 3311 	mls	r3, r8, r1, r3
 8000890:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000894:	fb01 f307 	mul.w	r3, r1, r7
 8000898:	42a3      	cmp	r3, r4
 800089a:	d908      	bls.n	80008ae <__udivmoddi4+0x276>
 800089c:	eb1c 0404 	adds.w	r4, ip, r4
 80008a0:	f101 36ff 	add.w	r6, r1, #4294967295
 80008a4:	d213      	bcs.n	80008ce <__udivmoddi4+0x296>
 80008a6:	42a3      	cmp	r3, r4
 80008a8:	d911      	bls.n	80008ce <__udivmoddi4+0x296>
 80008aa:	3902      	subs	r1, #2
 80008ac:	4464      	add	r4, ip
 80008ae:	1ae4      	subs	r4, r4, r3
 80008b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80008b4:	e739      	b.n	800072a <__udivmoddi4+0xf2>
 80008b6:	4604      	mov	r4, r0
 80008b8:	e6f0      	b.n	800069c <__udivmoddi4+0x64>
 80008ba:	4608      	mov	r0, r1
 80008bc:	e706      	b.n	80006cc <__udivmoddi4+0x94>
 80008be:	45c8      	cmp	r8, r9
 80008c0:	d2ae      	bcs.n	8000820 <__udivmoddi4+0x1e8>
 80008c2:	ebb9 0e02 	subs.w	lr, r9, r2
 80008c6:	eb63 0c07 	sbc.w	ip, r3, r7
 80008ca:	3801      	subs	r0, #1
 80008cc:	e7a8      	b.n	8000820 <__udivmoddi4+0x1e8>
 80008ce:	4631      	mov	r1, r6
 80008d0:	e7ed      	b.n	80008ae <__udivmoddi4+0x276>
 80008d2:	4603      	mov	r3, r0
 80008d4:	e799      	b.n	800080a <__udivmoddi4+0x1d2>
 80008d6:	4630      	mov	r0, r6
 80008d8:	e7d4      	b.n	8000884 <__udivmoddi4+0x24c>
 80008da:	46d6      	mov	lr, sl
 80008dc:	e77f      	b.n	80007de <__udivmoddi4+0x1a6>
 80008de:	4463      	add	r3, ip
 80008e0:	3802      	subs	r0, #2
 80008e2:	e74d      	b.n	8000780 <__udivmoddi4+0x148>
 80008e4:	4606      	mov	r6, r0
 80008e6:	4623      	mov	r3, r4
 80008e8:	4608      	mov	r0, r1
 80008ea:	e70f      	b.n	800070c <__udivmoddi4+0xd4>
 80008ec:	3e02      	subs	r6, #2
 80008ee:	4463      	add	r3, ip
 80008f0:	e730      	b.n	8000754 <__udivmoddi4+0x11c>
 80008f2:	bf00      	nop

080008f4 <__aeabi_idiv0>:
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop

080008f8 <apInit>:

//uint32_t adc_vol = 0 ;
float adc_vol = 0 ;

void apInit(void)
{
 80008f8:	b508      	push	{r3, lr}
	adcInit();
 80008fa:	f000 f855 	bl	80009a8 <adcInit>
}
 80008fe:	bd08      	pop	{r3, pc}

08000900 <apMain>:

void apMain(void)
{
 8000900:	b538      	push	{r3, r4, r5, lr}
	uint32_t pre_time ;

	pre_time = millis();
 8000902:	f000 f89d 	bl	8000a40 <millis>
 8000906:	4604      	mov	r4, r0
 8000908:	e03a      	b.n	8000980 <apMain+0x80>
	while(1)
	{
		if (millis() - pre_time >= 500)	// 논블락킹 코드
		{
			pre_time = millis();
 800090a:	f000 f899 	bl	8000a40 <millis>
 800090e:	4604      	mov	r4, r0
			HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8000910:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000914:	481e      	ldr	r0, [pc, #120]	@ (8000990 <apMain+0x90>)
 8000916:	f001 fd5f 	bl	80023d8 <HAL_GPIO_TogglePin>



			//uartWrite(_DEF_CH1, (uint8_t *)"test\n", 5); // uart test code

			uartPrintf(_DEF_CH1,"test %d\n",adc_vol );	//uartprintf 구현 code
 800091a:	4d1e      	ldr	r5, [pc, #120]	@ (8000994 <apMain+0x94>)
 800091c:	6828      	ldr	r0, [r5, #0]
 800091e:	f7ff fe1b 	bl	8000558 <__aeabi_f2d>
 8000922:	4602      	mov	r2, r0
 8000924:	460b      	mov	r3, r1
 8000926:	491c      	ldr	r1, [pc, #112]	@ (8000998 <apMain+0x98>)
 8000928:	2000      	movs	r0, #0
 800092a:	f000 f86f 	bl	8000a0c <uartPrintf>
			uartPrintf(_DEF_CH1,"adc_vol : %d.%d\n",(int)adc_vol, ((int)(adc_vol * 100)) %100 );	//uartprintf 구현 code + printf에서 float을 정수로 변경해서 출력
 800092e:	ed95 7a00 	vldr	s14, [r5]
 8000932:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800099c <apMain+0x9c>
 8000936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800093a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800093e:	ee17 2a90 	vmov	r2, s15
 8000942:	4917      	ldr	r1, [pc, #92]	@ (80009a0 <apMain+0xa0>)
 8000944:	fb81 3102 	smull	r3, r1, r1, r2
 8000948:	17d3      	asrs	r3, r2, #31
 800094a:	ebc3 1361 	rsb	r3, r3, r1, asr #5
 800094e:	2164      	movs	r1, #100	@ 0x64
 8000950:	fb01 2313 	mls	r3, r1, r3, r2
 8000954:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 8000958:	ee17 2a90 	vmov	r2, s15
 800095c:	4911      	ldr	r1, [pc, #68]	@ (80009a4 <apMain+0xa4>)
 800095e:	2000      	movs	r0, #0
 8000960:	f000 f854 	bl	8000a0c <uartPrintf>


		//HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
		//HAL_Delay(500);

		adc_vol = (float)adcReadVoltage(_DEF_CH1) / 100.f;
 8000964:	2000      	movs	r0, #0
 8000966:	f000 f835 	bl	80009d4 <adcReadVoltage>
 800096a:	ee07 0a90 	vmov	s15, r0
 800096e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000972:	eddf 6a0a 	vldr	s13, [pc, #40]	@ 800099c <apMain+0x9c>
 8000976:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800097a:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <apMain+0x94>)
 800097c:	ed83 7a00 	vstr	s14, [r3]
		if (millis() - pre_time >= 500)	// 논블락킹 코드
 8000980:	f000 f85e 	bl	8000a40 <millis>
 8000984:	1b03      	subs	r3, r0, r4
 8000986:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800098a:	d2be      	bcs.n	800090a <apMain+0xa>
 800098c:	e7ea      	b.n	8000964 <apMain+0x64>
 800098e:	bf00      	nop
 8000990:	40021800 	.word	0x40021800
 8000994:	20000078 	.word	0x20000078
 8000998:	08004298 	.word	0x08004298
 800099c:	42c80000 	.word	0x42c80000
 80009a0:	51eb851f 	.word	0x51eb851f
 80009a4:	080042a4 	.word	0x080042a4

080009a8 <adcInit>:
uint16_t adc_data[3];



bool adcInit(void)
{
 80009a8:	b508      	push	{r3, lr}
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_data, 3);		//핸들러, 배열, 채널 수
 80009aa:	2203      	movs	r2, #3
 80009ac:	4902      	ldr	r1, [pc, #8]	@ (80009b8 <adcInit+0x10>)
 80009ae:	4803      	ldr	r0, [pc, #12]	@ (80009bc <adcInit+0x14>)
 80009b0:	f001 f828 	bl	8001a04 <HAL_ADC_Start_DMA>
	return true;
}
 80009b4:	2001      	movs	r0, #1
 80009b6:	bd08      	pop	{r3, pc}
 80009b8:	2000007c 	.word	0x2000007c
 80009bc:	20000304 	.word	0x20000304

080009c0 <adcRead>:
uint16_t adcRead(uint8_t ch)
{
	uint16_t cali_value = 0;
	uint16_t ret = 0;
	switch(ch)
 80009c0:	b918      	cbnz	r0, 80009ca <adcRead+0xa>
	{
		case _DEF_CH1 :
			if(adc_data[ch] > cali_value)
 80009c2:	4a03      	ldr	r2, [pc, #12]	@ (80009d0 <adcRead+0x10>)
 80009c4:	f832 0010 	ldrh.w	r0, [r2, r0, lsl #1]
 80009c8:	4770      	bx	lr
	uint16_t ret = 0;
 80009ca:	2000      	movs	r0, #0
			}

		break;
	}
	return ret;
}
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop
 80009d0:	2000007c 	.word	0x2000007c

080009d4 <adcReadVoltage>:


uint32_t adcReadVoltage(uint8_t ch)
{
 80009d4:	b508      	push	{r3, lr}
	uint32_t ret ;
	uint32_t adc_data;
	adc_data = adcRead(ch);
 80009d6:	f7ff fff3 	bl	80009c0 <adcRead>
	ret = (330 * adc_data ) / 4096 ;	// float 안쓰고 330 (3.3v) * adc_data / 2의 12승(해상도)
 80009da:	f44f 73a5 	mov.w	r3, #330	@ 0x14a
 80009de:	fb03 f000 	mul.w	r0, r3, r0
	return ret ;
}
 80009e2:	0b00      	lsrs	r0, r0, #12
 80009e4:	bd08      	pop	{r3, pc}
	...

080009e8 <uartWrite>:
uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
	uint32_t ret = 0;
	HAL_StatusTypeDef hal_ret;

	switch(ch)
 80009e8:	b108      	cbz	r0, 80009ee <uartWrite+0x6>
	uint32_t ret = 0;
 80009ea:	2000      	movs	r0, #0
				ret = length ;	// HAL_OK일 경우가 아니면 ret은 0으로 초기화된그대로,.
			}
			break;
	}
	return ret ;
}
 80009ec:	4770      	bx	lr
{
 80009ee:	b510      	push	{r4, lr}
 80009f0:	4614      	mov	r4, r2
			hal_ret = HAL_UART_Transmit(&huart1, p_data, length, 100); //timeout으로 100ms 주기
 80009f2:	2364      	movs	r3, #100	@ 0x64
 80009f4:	b292      	uxth	r2, r2
 80009f6:	4804      	ldr	r0, [pc, #16]	@ (8000a08 <uartWrite+0x20>)
 80009f8:	f002 fcbd 	bl	8003376 <HAL_UART_Transmit>
			if(hal_ret == HAL_OK)
 80009fc:	b108      	cbz	r0, 8000a02 <uartWrite+0x1a>
	uint32_t ret = 0;
 80009fe:	2000      	movs	r0, #0
}
 8000a00:	bd10      	pop	{r4, pc}
				ret = length ;	// HAL_OK일 경우가 아니면 ret은 0으로 초기화된그대로,.
 8000a02:	4620      	mov	r0, r4
	return ret ;
 8000a04:	e7fc      	b.n	8000a00 <uartWrite+0x18>
 8000a06:	bf00      	nop
 8000a08:	200000b8 	.word	0x200000b8

08000a0c <uartPrintf>:

}


uint32_t uartPrintf(uint8_t ch ,const char *fmt, ... ) //가변인자를 사용한 형식화 출력함수, 프로그램만들때 매우 용이
{
 8000a0c:	b40e      	push	{r1, r2, r3}
 8000a0e:	b510      	push	{r4, lr}
 8000a10:	b0c3      	sub	sp, #268	@ 0x10c
 8000a12:	4604      	mov	r4, r0
 8000a14:	ab45      	add	r3, sp, #276	@ 0x114
 8000a16:	f853 2b04 	ldr.w	r2, [r3], #4
	uint32_t ret = 0;

	va_list arg ;
	char print_buf[256];

	va_start(arg,fmt);
 8000a1a:	9341      	str	r3, [sp, #260]	@ 0x104
	int len;
	len = vsnprintf(print_buf , 256, fmt, arg);
 8000a1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a20:	a801      	add	r0, sp, #4
 8000a22:	f002 ff9f 	bl	8003964 <vsniprintf>
	va_end(arg);

	if (len > 0)
 8000a26:	1e02      	subs	r2, r0, #0
 8000a28:	dc05      	bgt.n	8000a36 <uartPrintf+0x2a>
	uint32_t ret = 0;
 8000a2a:	2000      	movs	r0, #0
	{
		ret = uartWrite(ch,(uint8_t *)print_buf,len);
	}

	return ret;
}
 8000a2c:	b043      	add	sp, #268	@ 0x10c
 8000a2e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8000a32:	b003      	add	sp, #12
 8000a34:	4770      	bx	lr
		ret = uartWrite(ch,(uint8_t *)print_buf,len);
 8000a36:	a901      	add	r1, sp, #4
 8000a38:	4620      	mov	r0, r4
 8000a3a:	f7ff ffd5 	bl	80009e8 <uartWrite>
 8000a3e:	e7f5      	b.n	8000a2c <uartPrintf+0x20>

08000a40 <millis>:
}



uint32_t millis(void)
{
 8000a40:	b508      	push	{r3, lr}
	return HAL_GetTick();
 8000a42:	f000 ff13 	bl	800186c <HAL_GetTick>
}
 8000a46:	bd08      	pop	{r3, pc}

08000a48 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a48:	b082      	sub	sp, #8

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	9301      	str	r3, [sp, #4]
 8000a4e:	4b06      	ldr	r3, [pc, #24]	@ (8000a68 <MX_DMA_Init+0x20>)
 8000a50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a52:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8000a56:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a5e:	9301      	str	r3, [sp, #4]
 8000a60:	9b01      	ldr	r3, [sp, #4]

}
 8000a62:	b002      	add	sp, #8
 8000a64:	4770      	bx	lr
 8000a66:	bf00      	nop
 8000a68:	40023800 	.word	0x40023800

08000a6c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a70:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a72:	2400      	movs	r4, #0
 8000a74:	9409      	str	r4, [sp, #36]	@ 0x24
 8000a76:	940a      	str	r4, [sp, #40]	@ 0x28
 8000a78:	940b      	str	r4, [sp, #44]	@ 0x2c
 8000a7a:	940c      	str	r4, [sp, #48]	@ 0x30
 8000a7c:	940d      	str	r4, [sp, #52]	@ 0x34
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a7e:	9401      	str	r4, [sp, #4]
 8000a80:	4b69      	ldr	r3, [pc, #420]	@ (8000c28 <MX_GPIO_Init+0x1bc>)
 8000a82:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a84:	f042 0204 	orr.w	r2, r2, #4
 8000a88:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a8a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a8c:	f002 0204 	and.w	r2, r2, #4
 8000a90:	9201      	str	r2, [sp, #4]
 8000a92:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a94:	9402      	str	r4, [sp, #8]
 8000a96:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a98:	f042 0220 	orr.w	r2, r2, #32
 8000a9c:	631a      	str	r2, [r3, #48]	@ 0x30
 8000a9e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000aa0:	f002 0220 	and.w	r2, r2, #32
 8000aa4:	9202      	str	r2, [sp, #8]
 8000aa6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aa8:	9403      	str	r4, [sp, #12]
 8000aaa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000aac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8000ab0:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ab2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ab4:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8000ab8:	9203      	str	r2, [sp, #12]
 8000aba:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000abc:	9404      	str	r4, [sp, #16]
 8000abe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ac0:	f042 0201 	orr.w	r2, r2, #1
 8000ac4:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ac6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ac8:	f002 0201 	and.w	r2, r2, #1
 8000acc:	9204      	str	r2, [sp, #16]
 8000ace:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ad0:	9405      	str	r4, [sp, #20]
 8000ad2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ad4:	f042 0202 	orr.w	r2, r2, #2
 8000ad8:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ada:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000adc:	f002 0202 	and.w	r2, r2, #2
 8000ae0:	9205      	str	r2, [sp, #20]
 8000ae2:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ae4:	9406      	str	r4, [sp, #24]
 8000ae6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ae8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000aec:	631a      	str	r2, [r3, #48]	@ 0x30
 8000aee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000af0:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8000af4:	9206      	str	r2, [sp, #24]
 8000af6:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000af8:	9407      	str	r4, [sp, #28]
 8000afa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000afc:	f042 0210 	orr.w	r2, r2, #16
 8000b00:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b02:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b04:	f002 0210 	and.w	r2, r2, #16
 8000b08:	9207      	str	r2, [sp, #28]
 8000b0a:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b0c:	9408      	str	r4, [sp, #32]
 8000b0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000b10:	f042 0208 	orr.w	r2, r2, #8
 8000b14:	631a      	str	r2, [r3, #48]	@ 0x30
 8000b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b18:	f003 0308 	and.w	r3, r3, #8
 8000b1c:	9308      	str	r3, [sp, #32]
 8000b1e:	9b08      	ldr	r3, [sp, #32]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000b20:	4f42      	ldr	r7, [pc, #264]	@ (8000c2c <MX_GPIO_Init+0x1c0>)
 8000b22:	4622      	mov	r2, r4
 8000b24:	2116      	movs	r1, #22
 8000b26:	4638      	mov	r0, r7
 8000b28:	f001 fc50 	bl	80023cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000b2c:	f8df 8104 	ldr.w	r8, [pc, #260]	@ 8000c34 <MX_GPIO_Init+0x1c8>
 8000b30:	4622      	mov	r2, r4
 8000b32:	2180      	movs	r1, #128	@ 0x80
 8000b34:	4640      	mov	r0, r8
 8000b36:	f001 fc49 	bl	80023cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000b3a:	4e3d      	ldr	r6, [pc, #244]	@ (8000c30 <MX_GPIO_Init+0x1c4>)
 8000b3c:	4622      	mov	r2, r4
 8000b3e:	f44f 5140 	mov.w	r1, #12288	@ 0x3000
 8000b42:	4630      	mov	r0, r6
 8000b44:	f001 fc42 	bl	80023cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000b48:	f8df 90ec 	ldr.w	r9, [pc, #236]	@ 8000c38 <MX_GPIO_Init+0x1cc>
 8000b4c:	4622      	mov	r2, r4
 8000b4e:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000b52:	4648      	mov	r0, r9
 8000b54:	f001 fc3a 	bl	80023cc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000b58:	2316      	movs	r3, #22
 8000b5a:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b5c:	2501      	movs	r5, #1
 8000b5e:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b62:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b64:	a909      	add	r1, sp, #36	@ 0x24
 8000b66:	4638      	mov	r0, r7
 8000b68:	f001 fb2c 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000b6c:	f248 0307 	movw	r3, #32775	@ 0x8007
 8000b70:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b72:	f44f 1a90 	mov.w	sl, #1179648	@ 0x120000
 8000b76:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7a:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b7c:	a909      	add	r1, sp, #36	@ 0x24
 8000b7e:	4640      	mov	r0, r8
 8000b80:	f001 fb20 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000b84:	2380      	movs	r3, #128	@ 0x80
 8000b86:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b88:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8a:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8c:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000b8e:	a909      	add	r1, sp, #36	@ 0x24
 8000b90:	4640      	mov	r0, r8
 8000b92:	f001 fb17 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000b96:	2320      	movs	r3, #32
 8000b98:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000b9a:	f8cd a028 	str.w	sl, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9e:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000ba0:	a909      	add	r1, sp, #36	@ 0x24
 8000ba2:	4638      	mov	r0, r7
 8000ba4:	f001 fb0e 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000ba8:	2304      	movs	r3, #4
 8000baa:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bac:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000bb0:	f5a7 6780 	sub.w	r7, r7, #1024	@ 0x400
 8000bb4:	a909      	add	r1, sp, #36	@ 0x24
 8000bb6:	4638      	mov	r0, r7
 8000bb8:	f001 fb04 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8000bbc:	f44f 4350 	mov.w	r3, #53248	@ 0xd000
 8000bc0:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	930a      	str	r3, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc6:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	940c      	str	r4, [sp, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8000bca:	230c      	movs	r3, #12
 8000bcc:	930d      	str	r3, [sp, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bce:	a909      	add	r1, sp, #36	@ 0x24
 8000bd0:	4638      	mov	r0, r7
 8000bd2:	f001 faf7 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8000bd6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000bda:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bdc:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bde:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8000be0:	a909      	add	r1, sp, #36	@ 0x24
 8000be2:	4638      	mov	r0, r7
 8000be4:	f001 faee 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000be8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000bec:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000bee:	940a      	str	r4, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf0:	940b      	str	r4, [sp, #44]	@ 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000bf2:	a909      	add	r1, sp, #36	@ 0x24
 8000bf4:	4630      	mov	r0, r6
 8000bf6:	f001 fae5 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000bfa:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8000bfe:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c00:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c04:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c06:	a909      	add	r1, sp, #36	@ 0x24
 8000c08:	4630      	mov	r0, r6
 8000c0a:	f001 fadb 	bl	80021c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000c0e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000c12:	9309      	str	r3, [sp, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c14:	950a      	str	r5, [sp, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c16:	940b      	str	r4, [sp, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c18:	940c      	str	r4, [sp, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c1a:	a909      	add	r1, sp, #36	@ 0x24
 8000c1c:	4648      	mov	r0, r9
 8000c1e:	f001 fad1 	bl	80021c4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c22:	b00e      	add	sp, #56	@ 0x38
 8000c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c28:	40023800 	.word	0x40023800
 8000c2c:	40020800 	.word	0x40020800
 8000c30:	40020c00 	.word	0x40020c00
 8000c34:	40020000 	.word	0x40020000
 8000c38:	40021800 	.word	0x40021800

08000c3c <PeriphCommonClock_Config>:
  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLLSAI_ConfigDomain_LTDC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR, uint32_t PLLDIVR)
{
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
 8000c3c:	4a12      	ldr	r2, [pc, #72]	@ (8000c88 <PeriphCommonClock_Config+0x4c>)
 8000c3e:	6853      	ldr	r3, [r2, #4]
 8000c40:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000c44:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000c48:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000c4c:	f043 0304 	orr.w	r3, r3, #4
 8000c50:	6053      	str	r3, [r2, #4]
  MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIR, PLLN << RCC_PLLSAICFGR_PLLSAIN_Pos | PLLR);
 8000c52:	f8d2 1088 	ldr.w	r1, [r2, #136]	@ 0x88
 8000c56:	4b0d      	ldr	r3, [pc, #52]	@ (8000c8c <PeriphCommonClock_Config+0x50>)
 8000c58:	400b      	ands	r3, r1
 8000c5a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000c5e:	f443 6348 	orr.w	r3, r3, #3200	@ 0xc80
 8000c62:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR, PLLDIVR);
 8000c66:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8000c6a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000c6e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  SET_BIT(RCC->CR, RCC_CR_PLLSAION);
 8000c72:	6813      	ldr	r3, [r2, #0]
 8000c74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c78:	6013      	str	r3, [r2, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) == (RCC_CR_PLLSAIRDY));
 8000c7a:	4b03      	ldr	r3, [pc, #12]	@ (8000c88 <PeriphCommonClock_Config+0x4c>)
 8000c7c:	681b      	ldr	r3, [r3, #0]
  while(LL_RCC_PLLSAI_IsReady() != 1)
 8000c7e:	f013 5f00 	tst.w	r3, #536870912	@ 0x20000000
 8000c82:	d0fa      	beq.n	8000c7a <PeriphCommonClock_Config+0x3e>
}
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	40023800 	.word	0x40023800
 8000c8c:	8fff803f 	.word	0x8fff803f

08000c90 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c90:	b508      	push	{r3, lr}
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000c92:	6802      	ldr	r2, [r0, #0]
 8000c94:	4b03      	ldr	r3, [pc, #12]	@ (8000ca4 <HAL_TIM_PeriodElapsedCallback+0x14>)
 8000c96:	429a      	cmp	r2, r3
 8000c98:	d000      	beq.n	8000c9c <HAL_TIM_PeriodElapsedCallback+0xc>
    HAL_IncTick();
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c9a:	bd08      	pop	{r3, pc}
    HAL_IncTick();
 8000c9c:	f000 fdda 	bl	8001854 <HAL_IncTick>
}
 8000ca0:	e7fb      	b.n	8000c9a <HAL_TIM_PeriodElapsedCallback+0xa>
 8000ca2:	bf00      	nop
 8000ca4:	40001000 	.word	0x40001000

08000ca8 <Error_Handler>:
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ca8:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000caa:	e7fe      	b.n	8000caa <Error_Handler+0x2>

08000cac <MX_CRC_Init>:
{
 8000cac:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 8000cae:	4804      	ldr	r0, [pc, #16]	@ (8000cc0 <MX_CRC_Init+0x14>)
 8000cb0:	4b04      	ldr	r3, [pc, #16]	@ (8000cc4 <MX_CRC_Init+0x18>)
 8000cb2:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000cb4:	f001 f8fe 	bl	8001eb4 <HAL_CRC_Init>
 8000cb8:	b900      	cbnz	r0, 8000cbc <MX_CRC_Init+0x10>
}
 8000cba:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000cbc:	f7ff fff4 	bl	8000ca8 <Error_Handler>
 8000cc0:	2000029c 	.word	0x2000029c
 8000cc4:	40023000 	.word	0x40023000

08000cc8 <MX_FMC_Init>:
{
 8000cc8:	b500      	push	{lr}
 8000cca:	b089      	sub	sp, #36	@ 0x24
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000ccc:	2300      	movs	r3, #0
 8000cce:	9301      	str	r3, [sp, #4]
 8000cd0:	9302      	str	r3, [sp, #8]
 8000cd2:	9303      	str	r3, [sp, #12]
 8000cd4:	9304      	str	r3, [sp, #16]
 8000cd6:	9305      	str	r3, [sp, #20]
 8000cd8:	9306      	str	r3, [sp, #24]
 8000cda:	9307      	str	r3, [sp, #28]
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000cdc:	4814      	ldr	r0, [pc, #80]	@ (8000d30 <MX_FMC_Init+0x68>)
 8000cde:	4a15      	ldr	r2, [pc, #84]	@ (8000d34 <MX_FMC_Init+0x6c>)
 8000ce0:	6002      	str	r2, [r0, #0]
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	6042      	str	r2, [r0, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000ce6:	6083      	str	r3, [r0, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000ce8:	2104      	movs	r1, #4
 8000cea:	60c1      	str	r1, [r0, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8000cec:	2210      	movs	r2, #16
 8000cee:	6102      	str	r2, [r0, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000cf0:	2240      	movs	r2, #64	@ 0x40
 8000cf2:	6142      	str	r2, [r0, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000cf4:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000cf8:	6182      	str	r2, [r0, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000cfa:	61c3      	str	r3, [r0, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000cfc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d00:	6202      	str	r2, [r0, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8000d02:	6243      	str	r3, [r0, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8000d04:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d08:	6283      	str	r3, [r0, #40]	@ 0x28
  SdramTiming.LoadToActiveDelay = 2;
 8000d0a:	2302      	movs	r3, #2
 8000d0c:	9301      	str	r3, [sp, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000d0e:	2207      	movs	r2, #7
 8000d10:	9202      	str	r2, [sp, #8]
  SdramTiming.SelfRefreshTime = 4;
 8000d12:	9103      	str	r1, [sp, #12]
  SdramTiming.RowCycleDelay = 7;
 8000d14:	9204      	str	r2, [sp, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8000d16:	2203      	movs	r2, #3
 8000d18:	9205      	str	r2, [sp, #20]
  SdramTiming.RPDelay = 2;
 8000d1a:	9306      	str	r3, [sp, #24]
  SdramTiming.RCDDelay = 2;
 8000d1c:	9307      	str	r3, [sp, #28]
  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000d1e:	4469      	add	r1, sp
 8000d20:	f001 febe 	bl	8002aa0 <HAL_SDRAM_Init>
 8000d24:	b910      	cbnz	r0, 8000d2c <MX_FMC_Init+0x64>
}
 8000d26:	b009      	add	sp, #36	@ 0x24
 8000d28:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler( );
 8000d2c:	f7ff ffbc 	bl	8000ca8 <Error_Handler>
 8000d30:	20000084 	.word	0x20000084
 8000d34:	a0000140 	.word	0xa0000140

08000d38 <MX_I2C3_Init>:
{
 8000d38:	b508      	push	{r3, lr}
  hi2c3.Instance = I2C3;
 8000d3a:	4811      	ldr	r0, [pc, #68]	@ (8000d80 <MX_I2C3_Init+0x48>)
 8000d3c:	4b11      	ldr	r3, [pc, #68]	@ (8000d84 <MX_I2C3_Init+0x4c>)
 8000d3e:	6003      	str	r3, [r0, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8000d40:	4b11      	ldr	r3, [pc, #68]	@ (8000d88 <MX_I2C3_Init+0x50>)
 8000d42:	6043      	str	r3, [r0, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000d44:	2300      	movs	r3, #0
 8000d46:	6083      	str	r3, [r0, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8000d48:	60c3      	str	r3, [r0, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000d4a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000d4e:	6102      	str	r2, [r0, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000d50:	6143      	str	r3, [r0, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8000d52:	6183      	str	r3, [r0, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000d54:	61c3      	str	r3, [r0, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000d56:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000d58:	f001 fb48 	bl	80023ec <HAL_I2C_Init>
 8000d5c:	b950      	cbnz	r0, 8000d74 <MX_I2C3_Init+0x3c>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000d5e:	2100      	movs	r1, #0
 8000d60:	4807      	ldr	r0, [pc, #28]	@ (8000d80 <MX_I2C3_Init+0x48>)
 8000d62:	f001 fc21 	bl	80025a8 <HAL_I2CEx_ConfigAnalogFilter>
 8000d66:	b938      	cbnz	r0, 8000d78 <MX_I2C3_Init+0x40>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000d68:	2100      	movs	r1, #0
 8000d6a:	4805      	ldr	r0, [pc, #20]	@ (8000d80 <MX_I2C3_Init+0x48>)
 8000d6c:	f001 fc3e 	bl	80025ec <HAL_I2CEx_ConfigDigitalFilter>
 8000d70:	b920      	cbnz	r0, 8000d7c <MX_I2C3_Init+0x44>
}
 8000d72:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000d74:	f7ff ff98 	bl	8000ca8 <Error_Handler>
    Error_Handler();
 8000d78:	f7ff ff96 	bl	8000ca8 <Error_Handler>
    Error_Handler();
 8000d7c:	f7ff ff94 	bl	8000ca8 <Error_Handler>
 8000d80:	20000248 	.word	0x20000248
 8000d84:	40005c00 	.word	0x40005c00
 8000d88:	000186a0 	.word	0x000186a0

08000d8c <MX_SPI5_Init>:
{
 8000d8c:	b508      	push	{r3, lr}
  hspi5.Instance = SPI5;
 8000d8e:	480d      	ldr	r0, [pc, #52]	@ (8000dc4 <MX_SPI5_Init+0x38>)
 8000d90:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc8 <MX_SPI5_Init+0x3c>)
 8000d92:	6003      	str	r3, [r0, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8000d94:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8000d98:	6043      	str	r3, [r0, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	6083      	str	r3, [r0, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d9e:	60c3      	str	r3, [r0, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000da0:	6103      	str	r3, [r0, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000da2:	6143      	str	r3, [r0, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8000da4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000da8:	6182      	str	r2, [r0, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000daa:	2218      	movs	r2, #24
 8000dac:	61c2      	str	r2, [r0, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000dae:	6203      	str	r3, [r0, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8000db0:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000db2:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 10;
 8000db4:	230a      	movs	r3, #10
 8000db6:	62c3      	str	r3, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8000db8:	f001 fe92 	bl	8002ae0 <HAL_SPI_Init>
 8000dbc:	b900      	cbnz	r0, 8000dc0 <MX_SPI5_Init+0x34>
}
 8000dbe:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000dc0:	f7ff ff72 	bl	8000ca8 <Error_Handler>
 8000dc4:	20000148 	.word	0x20000148
 8000dc8:	40015000 	.word	0x40015000

08000dcc <MX_TIM1_Init>:
{
 8000dcc:	b500      	push	{lr}
 8000dce:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	9302      	str	r3, [sp, #8]
 8000dd4:	9303      	str	r3, [sp, #12]
 8000dd6:	9304      	str	r3, [sp, #16]
 8000dd8:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000dda:	9300      	str	r3, [sp, #0]
 8000ddc:	9301      	str	r3, [sp, #4]
  htim1.Instance = TIM1;
 8000dde:	4813      	ldr	r0, [pc, #76]	@ (8000e2c <MX_TIM1_Init+0x60>)
 8000de0:	4a13      	ldr	r2, [pc, #76]	@ (8000e30 <MX_TIM1_Init+0x64>)
 8000de2:	6002      	str	r2, [r0, #0]
  htim1.Init.Prescaler = 0;
 8000de4:	6043      	str	r3, [r0, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000de6:	6083      	str	r3, [r0, #8]
  htim1.Init.Period = 65535;
 8000de8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000dec:	60c2      	str	r2, [r0, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dee:	6103      	str	r3, [r0, #16]
  htim1.Init.RepetitionCounter = 0;
 8000df0:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000df2:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000df4:	f002 f866 	bl	8002ec4 <HAL_TIM_Base_Init>
 8000df8:	b990      	cbnz	r0, 8000e20 <MX_TIM1_Init+0x54>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000dfa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000dfe:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000e00:	a902      	add	r1, sp, #8
 8000e02:	480a      	ldr	r0, [pc, #40]	@ (8000e2c <MX_TIM1_Init+0x60>)
 8000e04:	f002 f897 	bl	8002f36 <HAL_TIM_ConfigClockSource>
 8000e08:	b960      	cbnz	r0, 8000e24 <MX_TIM1_Init+0x58>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e0e:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000e10:	4669      	mov	r1, sp
 8000e12:	4806      	ldr	r0, [pc, #24]	@ (8000e2c <MX_TIM1_Init+0x60>)
 8000e14:	f002 f90e 	bl	8003034 <HAL_TIMEx_MasterConfigSynchronization>
 8000e18:	b930      	cbnz	r0, 8000e28 <MX_TIM1_Init+0x5c>
}
 8000e1a:	b007      	add	sp, #28
 8000e1c:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000e20:	f7ff ff42 	bl	8000ca8 <Error_Handler>
    Error_Handler();
 8000e24:	f7ff ff40 	bl	8000ca8 <Error_Handler>
    Error_Handler();
 8000e28:	f7ff ff3e 	bl	8000ca8 <Error_Handler>
 8000e2c:	20000100 	.word	0x20000100
 8000e30:	40010000 	.word	0x40010000

08000e34 <MX_USART1_UART_Init>:
{
 8000e34:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 8000e36:	480a      	ldr	r0, [pc, #40]	@ (8000e60 <MX_USART1_UART_Init+0x2c>)
 8000e38:	4b0a      	ldr	r3, [pc, #40]	@ (8000e64 <MX_USART1_UART_Init+0x30>)
 8000e3a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8000e3c:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8000e40:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e42:	2300      	movs	r3, #0
 8000e44:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e46:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e48:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e4a:	220c      	movs	r2, #12
 8000e4c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e4e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e50:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e52:	f002 fa60 	bl	8003316 <HAL_UART_Init>
 8000e56:	b900      	cbnz	r0, 8000e5a <MX_USART1_UART_Init+0x26>
}
 8000e58:	bd08      	pop	{r3, pc}
    Error_Handler();
 8000e5a:	f7ff ff25 	bl	8000ca8 <Error_Handler>
 8000e5e:	bf00      	nop
 8000e60:	200000b8 	.word	0x200000b8
 8000e64:	40011000 	.word	0x40011000

08000e68 <MX_ADC1_Init>:
{
 8000e68:	b500      	push	{lr}
 8000e6a:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	9300      	str	r3, [sp, #0]
 8000e70:	9301      	str	r3, [sp, #4]
 8000e72:	9302      	str	r3, [sp, #8]
 8000e74:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 8000e76:	481e      	ldr	r0, [pc, #120]	@ (8000ef0 <MX_ADC1_Init+0x88>)
 8000e78:	4a1e      	ldr	r2, [pc, #120]	@ (8000ef4 <MX_ADC1_Init+0x8c>)
 8000e7a:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000e7c:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e7e:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000e80:	2201      	movs	r2, #1
 8000e82:	6102      	str	r2, [r0, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000e84:	7602      	strb	r2, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e86:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e8a:	62c3      	str	r3, [r0, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e8c:	491a      	ldr	r1, [pc, #104]	@ (8000ef8 <MX_ADC1_Init+0x90>)
 8000e8e:	6281      	str	r1, [r0, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e90:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000e92:	2303      	movs	r3, #3
 8000e94:	61c3      	str	r3, [r0, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000e96:	f880 2030 	strb.w	r2, [r0, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000e9a:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000e9c:	f000 fd86 	bl	80019ac <HAL_ADC_Init>
 8000ea0:	b9f0      	cbnz	r0, 8000ee0 <MX_ADC1_Init+0x78>
  sConfig.Channel = ADC_CHANNEL_5;
 8000ea2:	2305      	movs	r3, #5
 8000ea4:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8000eaa:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eac:	4669      	mov	r1, sp
 8000eae:	4810      	ldr	r0, [pc, #64]	@ (8000ef0 <MX_ADC1_Init+0x88>)
 8000eb0:	f000 fec2 	bl	8001c38 <HAL_ADC_ConfigChannel>
 8000eb4:	b9b0      	cbnz	r0, 8000ee4 <MX_ADC1_Init+0x7c>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8000eb6:	4b11      	ldr	r3, [pc, #68]	@ (8000efc <MX_ADC1_Init+0x94>)
 8000eb8:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 2;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ebe:	4669      	mov	r1, sp
 8000ec0:	480b      	ldr	r0, [pc, #44]	@ (8000ef0 <MX_ADC1_Init+0x88>)
 8000ec2:	f000 feb9 	bl	8001c38 <HAL_ADC_ConfigChannel>
 8000ec6:	b978      	cbnz	r0, 8000ee8 <MX_ADC1_Init+0x80>
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000ec8:	2311      	movs	r3, #17
 8000eca:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 3;
 8000ecc:	2303      	movs	r3, #3
 8000ece:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ed0:	4669      	mov	r1, sp
 8000ed2:	4807      	ldr	r0, [pc, #28]	@ (8000ef0 <MX_ADC1_Init+0x88>)
 8000ed4:	f000 feb0 	bl	8001c38 <HAL_ADC_ConfigChannel>
 8000ed8:	b940      	cbnz	r0, 8000eec <MX_ADC1_Init+0x84>
}
 8000eda:	b005      	add	sp, #20
 8000edc:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000ee0:	f7ff fee2 	bl	8000ca8 <Error_Handler>
    Error_Handler();
 8000ee4:	f7ff fee0 	bl	8000ca8 <Error_Handler>
    Error_Handler();
 8000ee8:	f7ff fede 	bl	8000ca8 <Error_Handler>
    Error_Handler();
 8000eec:	f7ff fedc 	bl	8000ca8 <Error_Handler>
 8000ef0:	20000304 	.word	0x20000304
 8000ef4:	40012000 	.word	0x40012000
 8000ef8:	0f000001 	.word	0x0f000001
 8000efc:	10000012 	.word	0x10000012

08000f00 <MX_LTDC_Init>:
{
 8000f00:	b500      	push	{lr}
 8000f02:	b08f      	sub	sp, #60	@ 0x3c
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000f04:	2234      	movs	r2, #52	@ 0x34
 8000f06:	2100      	movs	r1, #0
 8000f08:	a801      	add	r0, sp, #4
 8000f0a:	f002 fd39 	bl	8003980 <memset>
  hltdc.Instance = LTDC;
 8000f0e:	4825      	ldr	r0, [pc, #148]	@ (8000fa4 <MX_LTDC_Init+0xa4>)
 8000f10:	4b25      	ldr	r3, [pc, #148]	@ (8000fa8 <MX_LTDC_Init+0xa8>)
 8000f12:	6003      	str	r3, [r0, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	6043      	str	r3, [r0, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000f18:	6083      	str	r3, [r0, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000f1a:	60c3      	str	r3, [r0, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000f1c:	6103      	str	r3, [r0, #16]
  hltdc.Init.HorizontalSync = 7;
 8000f1e:	2207      	movs	r2, #7
 8000f20:	6142      	str	r2, [r0, #20]
  hltdc.Init.VerticalSync = 3;
 8000f22:	2203      	movs	r2, #3
 8000f24:	6182      	str	r2, [r0, #24]
  hltdc.Init.AccumulatedHBP = 14;
 8000f26:	220e      	movs	r2, #14
 8000f28:	61c2      	str	r2, [r0, #28]
  hltdc.Init.AccumulatedVBP = 5;
 8000f2a:	2205      	movs	r2, #5
 8000f2c:	6202      	str	r2, [r0, #32]
  hltdc.Init.AccumulatedActiveW = 334;
 8000f2e:	f44f 72a7 	mov.w	r2, #334	@ 0x14e
 8000f32:	6242      	str	r2, [r0, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 245;
 8000f34:	22f5      	movs	r2, #245	@ 0xf5
 8000f36:	6282      	str	r2, [r0, #40]	@ 0x28
  hltdc.Init.TotalWidth = 340;
 8000f38:	f44f 72aa 	mov.w	r2, #340	@ 0x154
 8000f3c:	62c2      	str	r2, [r0, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 247;
 8000f3e:	22f7      	movs	r2, #247	@ 0xf7
 8000f40:	6302      	str	r2, [r0, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000f42:	f880 3034 	strb.w	r3, [r0, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000f46:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000f4a:	f880 3036 	strb.w	r3, [r0, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000f4e:	f001 fc45 	bl	80027dc <HAL_LTDC_Init>
 8000f52:	bb10      	cbnz	r0, 8000f9a <MX_LTDC_Init+0x9a>
  pLayerCfg.WindowX0 = 0;
 8000f54:	2200      	movs	r2, #0
 8000f56:	9201      	str	r2, [sp, #4]
  pLayerCfg.WindowX1 = 320;
 8000f58:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000f5c:	9102      	str	r1, [sp, #8]
  pLayerCfg.WindowY0 = 0;
 8000f5e:	9203      	str	r2, [sp, #12]
  pLayerCfg.WindowY1 = 240;
 8000f60:	23f0      	movs	r3, #240	@ 0xf0
 8000f62:	9304      	str	r3, [sp, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000f64:	2002      	movs	r0, #2
 8000f66:	9005      	str	r0, [sp, #20]
  pLayerCfg.Alpha = 255;
 8000f68:	20ff      	movs	r0, #255	@ 0xff
 8000f6a:	9006      	str	r0, [sp, #24]
  pLayerCfg.Alpha0 = 0;
 8000f6c:	9207      	str	r2, [sp, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000f6e:	f44f 60c0 	mov.w	r0, #1536	@ 0x600
 8000f72:	9008      	str	r0, [sp, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000f74:	2007      	movs	r0, #7
 8000f76:	9009      	str	r0, [sp, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0;
 8000f78:	920a      	str	r2, [sp, #40]	@ 0x28
  pLayerCfg.ImageWidth = 320;
 8000f7a:	910b      	str	r1, [sp, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 240;
 8000f7c:	930c      	str	r3, [sp, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000f7e:	f88d 2034 	strb.w	r2, [sp, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000f82:	f88d 2035 	strb.w	r2, [sp, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000f86:	f88d 2036 	strb.w	r2, [sp, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000f8a:	a901      	add	r1, sp, #4
 8000f8c:	4805      	ldr	r0, [pc, #20]	@ (8000fa4 <MX_LTDC_Init+0xa4>)
 8000f8e:	f001 fd0f 	bl	80029b0 <HAL_LTDC_ConfigLayer>
 8000f92:	b920      	cbnz	r0, 8000f9e <MX_LTDC_Init+0x9e>
}
 8000f94:	b00f      	add	sp, #60	@ 0x3c
 8000f96:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8000f9a:	f7ff fe85 	bl	8000ca8 <Error_Handler>
    Error_Handler();
 8000f9e:	f7ff fe83 	bl	8000ca8 <Error_Handler>
 8000fa2:	bf00      	nop
 8000fa4:	200001a0 	.word	0x200001a0
 8000fa8:	40016800 	.word	0x40016800

08000fac <SystemClock_Config>:
{
 8000fac:	b508      	push	{r3, lr}
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000fae:	4a35      	ldr	r2, [pc, #212]	@ (8001084 <SystemClock_Config+0xd8>)
 8000fb0:	6813      	ldr	r3, [r2, #0]
 8000fb2:	f023 030f 	bic.w	r3, r3, #15
 8000fb6:	f043 0303 	orr.w	r3, r3, #3
 8000fba:	6013      	str	r3, [r2, #0]
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000fbc:	4b31      	ldr	r3, [pc, #196]	@ (8001084 <SystemClock_Config+0xd8>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f003 030f 	and.w	r3, r3, #15
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 8000fc4:	2b03      	cmp	r3, #3
 8000fc6:	d1f9      	bne.n	8000fbc <SystemClock_Config+0x10>
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000fc8:	4a2f      	ldr	r2, [pc, #188]	@ (8001088 <SystemClock_Config+0xdc>)
 8000fca:	6813      	ldr	r3, [r2, #0]
 8000fcc:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000fd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fd4:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 8000fd6:	6813      	ldr	r3, [r2, #0]
 8000fd8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000fdc:	6013      	str	r3, [r2, #0]
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8000fde:	f502 32e4 	add.w	r2, r2, #116736	@ 0x1c800
 8000fe2:	6813      	ldr	r3, [r2, #0]
 8000fe4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fe8:	6013      	str	r3, [r2, #0]
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 8000fea:	4b28      	ldr	r3, [pc, #160]	@ (800108c <SystemClock_Config+0xe0>)
 8000fec:	681b      	ldr	r3, [r3, #0]
  while(LL_RCC_HSE_IsReady() != 1)
 8000fee:	f413 3f00 	tst.w	r3, #131072	@ 0x20000
 8000ff2:	d0fa      	beq.n	8000fea <SystemClock_Config+0x3e>
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8000ff4:	4b25      	ldr	r3, [pc, #148]	@ (800108c <SystemClock_Config+0xe0>)
 8000ff6:	685a      	ldr	r2, [r3, #4]
 8000ff8:	4925      	ldr	r1, [pc, #148]	@ (8001090 <SystemClock_Config+0xe4>)
 8000ffa:	4011      	ands	r1, r2
 8000ffc:	4a25      	ldr	r2, [pc, #148]	@ (8001094 <SystemClock_Config+0xe8>)
 8000ffe:	430a      	orrs	r2, r1
 8001000:	605a      	str	r2, [r3, #4]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001002:	685a      	ldr	r2, [r3, #4]
 8001004:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8001008:	605a      	str	r2, [r3, #4]
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8001010:	601a      	str	r2, [r3, #0]
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001012:	4b1e      	ldr	r3, [pc, #120]	@ (800108c <SystemClock_Config+0xe0>)
 8001014:	681b      	ldr	r3, [r3, #0]
  while(LL_RCC_PLL_IsReady() != 1)
 8001016:	f013 7f00 	tst.w	r3, #33554432	@ 0x2000000
 800101a:	d0fa      	beq.n	8001012 <SystemClock_Config+0x66>
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 800101c:	4b1a      	ldr	r3, [pc, #104]	@ (8001088 <SystemClock_Config+0xdc>)
 800101e:	685b      	ldr	r3, [r3, #4]
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8001020:	f413 4f80 	tst.w	r3, #16384	@ 0x4000
 8001024:	d0fa      	beq.n	800101c <SystemClock_Config+0x70>
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001026:	4b19      	ldr	r3, [pc, #100]	@ (800108c <SystemClock_Config+0xe0>)
 8001028:	689a      	ldr	r2, [r3, #8]
 800102a:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 800102e:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001030:	689a      	ldr	r2, [r3, #8]
 8001032:	f422 52e0 	bic.w	r2, r2, #7168	@ 0x1c00
 8001036:	f442 52a0 	orr.w	r2, r2, #5120	@ 0x1400
 800103a:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800103c:	689a      	ldr	r2, [r3, #8]
 800103e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001042:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001046:	609a      	str	r2, [r3, #8]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001048:	689a      	ldr	r2, [r3, #8]
 800104a:	f022 0203 	bic.w	r2, r2, #3
 800104e:	f042 0202 	orr.w	r2, r2, #2
 8001052:	609a      	str	r2, [r3, #8]
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001054:	4b0d      	ldr	r3, [pc, #52]	@ (800108c <SystemClock_Config+0xe0>)
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	f003 030c 	and.w	r3, r3, #12
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800105c:	2b08      	cmp	r3, #8
 800105e:	d1f9      	bne.n	8001054 <SystemClock_Config+0xa8>
  LL_SetSystemCoreClock(96000000);
 8001060:	480d      	ldr	r0, [pc, #52]	@ (8001098 <SystemClock_Config+0xec>)
 8001062:	f002 fc4d 	bl	8003900 <LL_SetSystemCoreClock>
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8001066:	200f      	movs	r0, #15
 8001068:	f000 fb06 	bl	8001678 <HAL_InitTick>
 800106c:	b938      	cbnz	r0, 800107e <SystemClock_Config+0xd2>
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 800106e:	4a07      	ldr	r2, [pc, #28]	@ (800108c <SystemClock_Config+0xe0>)
 8001070:	f8d2 308c 	ldr.w	r3, [r2, #140]	@ 0x8c
 8001074:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001078:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
}
 800107c:	bd08      	pop	{r3, pc}
    Error_Handler();
 800107e:	f7ff fe13 	bl	8000ca8 <Error_Handler>
 8001082:	bf00      	nop
 8001084:	40023c00 	.word	0x40023c00
 8001088:	40007000 	.word	0x40007000
 800108c:	40023800 	.word	0x40023800
 8001090:	ffbf8000 	.word	0xffbf8000
 8001094:	00401804 	.word	0x00401804
 8001098:	05b8d800 	.word	0x05b8d800

0800109c <main>:
{
 800109c:	b508      	push	{r3, lr}
  HAL_Init();
 800109e:	f000 fbbf 	bl	8001820 <HAL_Init>
  SystemClock_Config();
 80010a2:	f7ff ff83 	bl	8000fac <SystemClock_Config>
  PeriphCommonClock_Config();
 80010a6:	f7ff fdc9 	bl	8000c3c <PeriphCommonClock_Config>
  MX_GPIO_Init();
 80010aa:	f7ff fcdf 	bl	8000a6c <MX_GPIO_Init>
  MX_DMA_Init();
 80010ae:	f7ff fccb 	bl	8000a48 <MX_DMA_Init>
  MX_CRC_Init();
 80010b2:	f7ff fdfb 	bl	8000cac <MX_CRC_Init>
  MX_FMC_Init();
 80010b6:	f7ff fe07 	bl	8000cc8 <MX_FMC_Init>
  MX_I2C3_Init();
 80010ba:	f7ff fe3d 	bl	8000d38 <MX_I2C3_Init>
  MX_SPI5_Init();
 80010be:	f7ff fe65 	bl	8000d8c <MX_SPI5_Init>
  MX_TIM1_Init();
 80010c2:	f7ff fe83 	bl	8000dcc <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80010c6:	f7ff feb5 	bl	8000e34 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80010ca:	f7ff fecd 	bl	8000e68 <MX_ADC1_Init>
  MX_LTDC_Init();
 80010ce:	f7ff ff17 	bl	8000f00 <MX_LTDC_Init>
  apInit();
 80010d2:	f7ff fc11 	bl	80008f8 <apInit>
  apMain(); // 안에 while문이 있음.
 80010d6:	f7ff fc13 	bl	8000900 <apMain>
  while (1)
 80010da:	e7fe      	b.n	80010da <main+0x3e>

080010dc <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80010dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80010e0:	b086      	sub	sp, #24
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80010e2:	2300      	movs	r3, #0
 80010e4:	9301      	str	r3, [sp, #4]
 80010e6:	9302      	str	r3, [sp, #8]
 80010e8:	9303      	str	r3, [sp, #12]
 80010ea:	9304      	str	r3, [sp, #16]
 80010ec:	9305      	str	r3, [sp, #20]
  if (FMC_Initialized) {
 80010ee:	4b2d      	ldr	r3, [pc, #180]	@ (80011a4 <HAL_FMC_MspInit+0xc8>)
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	b113      	cbz	r3, 80010fa <HAL_FMC_MspInit+0x1e>
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80010f4:	b006      	add	sp, #24
 80010f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  FMC_Initialized = 1;
 80010fa:	f04f 0801 	mov.w	r8, #1
 80010fe:	4b29      	ldr	r3, [pc, #164]	@ (80011a4 <HAL_FMC_MspInit+0xc8>)
 8001100:	f8c3 8000 	str.w	r8, [r3]
  __HAL_RCC_FMC_CLK_ENABLE();
 8001104:	2600      	movs	r6, #0
 8001106:	9600      	str	r6, [sp, #0]
 8001108:	4b27      	ldr	r3, [pc, #156]	@ (80011a8 <HAL_FMC_MspInit+0xcc>)
 800110a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800110c:	ea42 0208 	orr.w	r2, r2, r8
 8001110:	639a      	str	r2, [r3, #56]	@ 0x38
 8001112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001114:	ea03 0308 	and.w	r3, r3, r8
 8001118:	9300      	str	r3, [sp, #0]
 800111a:	9b00      	ldr	r3, [sp, #0]
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 800111c:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001120:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001122:	2702      	movs	r7, #2
 8001124:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001126:	2503      	movs	r5, #3
 8001128:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800112a:	240c      	movs	r4, #12
 800112c:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800112e:	a901      	add	r1, sp, #4
 8001130:	481e      	ldr	r0, [pc, #120]	@ (80011ac <HAL_FMC_MspInit+0xd0>)
 8001132:	f001 f847 	bl	80021c4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8001136:	f8cd 8004 	str.w	r8, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800113a:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800113c:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113e:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001140:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8001142:	a901      	add	r1, sp, #4
 8001144:	481a      	ldr	r0, [pc, #104]	@ (80011b0 <HAL_FMC_MspInit+0xd4>)
 8001146:	f001 f83d 	bl	80021c4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 800114a:	f248 1333 	movw	r3, #33075	@ 0x8133
 800114e:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001150:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001152:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001154:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001156:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001158:	a901      	add	r1, sp, #4
 800115a:	4816      	ldr	r0, [pc, #88]	@ (80011b4 <HAL_FMC_MspInit+0xd8>)
 800115c:	f001 f832 	bl	80021c4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8001160:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001164:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001166:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001168:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800116a:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 800116c:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800116e:	a901      	add	r1, sp, #4
 8001170:	4811      	ldr	r0, [pc, #68]	@ (80011b8 <HAL_FMC_MspInit+0xdc>)
 8001172:	f001 f827 	bl	80021c4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8001176:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800117a:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117c:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117e:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001180:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001182:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001184:	a901      	add	r1, sp, #4
 8001186:	480d      	ldr	r0, [pc, #52]	@ (80011bc <HAL_FMC_MspInit+0xe0>)
 8001188:	f001 f81c 	bl	80021c4 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 800118c:	2360      	movs	r3, #96	@ 0x60
 800118e:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001190:	9702      	str	r7, [sp, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	9603      	str	r6, [sp, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001194:	9504      	str	r5, [sp, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001196:	9405      	str	r4, [sp, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001198:	a901      	add	r1, sp, #4
 800119a:	4809      	ldr	r0, [pc, #36]	@ (80011c0 <HAL_FMC_MspInit+0xe4>)
 800119c:	f001 f812 	bl	80021c4 <HAL_GPIO_Init>
 80011a0:	e7a8      	b.n	80010f4 <HAL_FMC_MspInit+0x18>
 80011a2:	bf00      	nop
 80011a4:	2000034c 	.word	0x2000034c
 80011a8:	40023800 	.word	0x40023800
 80011ac:	40021400 	.word	0x40021400
 80011b0:	40020800 	.word	0x40020800
 80011b4:	40021800 	.word	0x40021800
 80011b8:	40021000 	.word	0x40021000
 80011bc:	40020c00 	.word	0x40020c00
 80011c0:	40020400 	.word	0x40020400

080011c4 <HAL_MspInit>:
{
 80011c4:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011c6:	2100      	movs	r1, #0
 80011c8:	9100      	str	r1, [sp, #0]
 80011ca:	4b0b      	ldr	r3, [pc, #44]	@ (80011f8 <HAL_MspInit+0x34>)
 80011cc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80011ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80011d2:	645a      	str	r2, [r3, #68]	@ 0x44
 80011d4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80011d6:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 80011da:	9200      	str	r2, [sp, #0]
 80011dc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011de:	9101      	str	r1, [sp, #4]
 80011e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011e2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80011e6:	641a      	str	r2, [r3, #64]	@ 0x40
 80011e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011ee:	9301      	str	r3, [sp, #4]
 80011f0:	9b01      	ldr	r3, [sp, #4]
}
 80011f2:	b002      	add	sp, #8
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	40023800 	.word	0x40023800

080011fc <HAL_ADC_MspInit>:
{
 80011fc:	b530      	push	{r4, r5, lr}
 80011fe:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001200:	2300      	movs	r3, #0
 8001202:	9303      	str	r3, [sp, #12]
 8001204:	9304      	str	r3, [sp, #16]
 8001206:	9305      	str	r3, [sp, #20]
 8001208:	9306      	str	r3, [sp, #24]
 800120a:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 800120c:	6802      	ldr	r2, [r0, #0]
 800120e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001212:	f503 3390 	add.w	r3, r3, #73728	@ 0x12000
 8001216:	429a      	cmp	r2, r3
 8001218:	d001      	beq.n	800121e <HAL_ADC_MspInit+0x22>
}
 800121a:	b009      	add	sp, #36	@ 0x24
 800121c:	bd30      	pop	{r4, r5, pc}
 800121e:	4604      	mov	r4, r0
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001220:	2500      	movs	r5, #0
 8001222:	9501      	str	r5, [sp, #4]
 8001224:	f503 338c 	add.w	r3, r3, #71680	@ 0x11800
 8001228:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800122a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800122e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001230:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001232:	f402 7280 	and.w	r2, r2, #256	@ 0x100
 8001236:	9201      	str	r2, [sp, #4]
 8001238:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800123a:	9502      	str	r5, [sp, #8]
 800123c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800123e:	f042 0201 	orr.w	r2, r2, #1
 8001242:	631a      	str	r2, [r3, #48]	@ 0x30
 8001244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001246:	f003 0301 	and.w	r3, r3, #1
 800124a:	9302      	str	r3, [sp, #8]
 800124c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800124e:	2320      	movs	r3, #32
 8001250:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001252:	2303      	movs	r3, #3
 8001254:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001256:	a903      	add	r1, sp, #12
 8001258:	4810      	ldr	r0, [pc, #64]	@ (800129c <HAL_ADC_MspInit+0xa0>)
 800125a:	f000 ffb3 	bl	80021c4 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 800125e:	4810      	ldr	r0, [pc, #64]	@ (80012a0 <HAL_ADC_MspInit+0xa4>)
 8001260:	4b10      	ldr	r3, [pc, #64]	@ (80012a4 <HAL_ADC_MspInit+0xa8>)
 8001262:	6003      	str	r3, [r0, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001264:	6045      	str	r5, [r0, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001266:	6085      	str	r5, [r0, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001268:	60c5      	str	r5, [r0, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800126a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800126e:	6103      	str	r3, [r0, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001270:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001274:	6143      	str	r3, [r0, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001276:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800127a:	6183      	str	r3, [r0, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800127c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001280:	61c3      	str	r3, [r0, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001282:	6205      	str	r5, [r0, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001284:	6245      	str	r5, [r0, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001286:	f000 fea5 	bl	8001fd4 <HAL_DMA_Init>
 800128a:	b918      	cbnz	r0, 8001294 <HAL_ADC_MspInit+0x98>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800128c:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <HAL_ADC_MspInit+0xa4>)
 800128e:	63a3      	str	r3, [r4, #56]	@ 0x38
 8001290:	639c      	str	r4, [r3, #56]	@ 0x38
}
 8001292:	e7c2      	b.n	800121a <HAL_ADC_MspInit+0x1e>
      Error_Handler();
 8001294:	f7ff fd08 	bl	8000ca8 <Error_Handler>
 8001298:	e7f8      	b.n	800128c <HAL_ADC_MspInit+0x90>
 800129a:	bf00      	nop
 800129c:	40020000 	.word	0x40020000
 80012a0:	200002a4 	.word	0x200002a4
 80012a4:	40026410 	.word	0x40026410

080012a8 <HAL_CRC_MspInit>:
  if(hcrc->Instance==CRC)
 80012a8:	6802      	ldr	r2, [r0, #0]
 80012aa:	4b09      	ldr	r3, [pc, #36]	@ (80012d0 <HAL_CRC_MspInit+0x28>)
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d000      	beq.n	80012b2 <HAL_CRC_MspInit+0xa>
 80012b0:	4770      	bx	lr
{
 80012b2:	b082      	sub	sp, #8
    __HAL_RCC_CRC_CLK_ENABLE();
 80012b4:	2300      	movs	r3, #0
 80012b6:	9301      	str	r3, [sp, #4]
 80012b8:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <HAL_CRC_MspInit+0x2c>)
 80012ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80012bc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80012c0:	631a      	str	r2, [r3, #48]	@ 0x30
 80012c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012c4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80012c8:	9301      	str	r3, [sp, #4]
 80012ca:	9b01      	ldr	r3, [sp, #4]
}
 80012cc:	b002      	add	sp, #8
 80012ce:	4770      	bx	lr
 80012d0:	40023000 	.word	0x40023000
 80012d4:	40023800 	.word	0x40023800

080012d8 <HAL_I2C_MspInit>:
{
 80012d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80012dc:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012de:	2300      	movs	r3, #0
 80012e0:	9303      	str	r3, [sp, #12]
 80012e2:	9304      	str	r3, [sp, #16]
 80012e4:	9305      	str	r3, [sp, #20]
 80012e6:	9306      	str	r3, [sp, #24]
 80012e8:	9307      	str	r3, [sp, #28]
  if(hi2c->Instance==I2C3)
 80012ea:	6802      	ldr	r2, [r0, #0]
 80012ec:	4b20      	ldr	r3, [pc, #128]	@ (8001370 <HAL_I2C_MspInit+0x98>)
 80012ee:	429a      	cmp	r2, r3
 80012f0:	d002      	beq.n	80012f8 <HAL_I2C_MspInit+0x20>
}
 80012f2:	b008      	add	sp, #32
 80012f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012f8:	2500      	movs	r5, #0
 80012fa:	9500      	str	r5, [sp, #0]
 80012fc:	4c1d      	ldr	r4, [pc, #116]	@ (8001374 <HAL_I2C_MspInit+0x9c>)
 80012fe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001300:	f043 0304 	orr.w	r3, r3, #4
 8001304:	6323      	str	r3, [r4, #48]	@ 0x30
 8001306:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001308:	f003 0304 	and.w	r3, r3, #4
 800130c:	9300      	str	r3, [sp, #0]
 800130e:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001310:	9501      	str	r5, [sp, #4]
 8001312:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8001314:	f043 0301 	orr.w	r3, r3, #1
 8001318:	6323      	str	r3, [r4, #48]	@ 0x30
 800131a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800131c:	f003 0301 	and.w	r3, r3, #1
 8001320:	9301      	str	r3, [sp, #4]
 8001322:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8001324:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001328:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800132a:	f04f 0812 	mov.w	r8, #18
 800132e:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001332:	2701      	movs	r7, #1
 8001334:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001336:	2604      	movs	r6, #4
 8001338:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 800133a:	a903      	add	r1, sp, #12
 800133c:	480e      	ldr	r0, [pc, #56]	@ (8001378 <HAL_I2C_MspInit+0xa0>)
 800133e:	f000 ff41 	bl	80021c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001342:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001346:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001348:	f8cd 8010 	str.w	r8, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800134c:	9705      	str	r7, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800134e:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001350:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001352:	a903      	add	r1, sp, #12
 8001354:	4809      	ldr	r0, [pc, #36]	@ (800137c <HAL_I2C_MspInit+0xa4>)
 8001356:	f000 ff35 	bl	80021c4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800135a:	9502      	str	r5, [sp, #8]
 800135c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800135e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001362:	6423      	str	r3, [r4, #64]	@ 0x40
 8001364:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001366:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800136a:	9302      	str	r3, [sp, #8]
 800136c:	9b02      	ldr	r3, [sp, #8]
}
 800136e:	e7c0      	b.n	80012f2 <HAL_I2C_MspInit+0x1a>
 8001370:	40005c00 	.word	0x40005c00
 8001374:	40023800 	.word	0x40023800
 8001378:	40020800 	.word	0x40020800
 800137c:	40020000 	.word	0x40020000

08001380 <HAL_LTDC_MspInit>:
{
 8001380:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001384:	b08c      	sub	sp, #48	@ 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001386:	2300      	movs	r3, #0
 8001388:	9307      	str	r3, [sp, #28]
 800138a:	9308      	str	r3, [sp, #32]
 800138c:	9309      	str	r3, [sp, #36]	@ 0x24
 800138e:	930a      	str	r3, [sp, #40]	@ 0x28
 8001390:	930b      	str	r3, [sp, #44]	@ 0x2c
  if(hltdc->Instance==LTDC)
 8001392:	6802      	ldr	r2, [r0, #0]
 8001394:	4b6a      	ldr	r3, [pc, #424]	@ (8001540 <HAL_LTDC_MspInit+0x1c0>)
 8001396:	429a      	cmp	r2, r3
 8001398:	d002      	beq.n	80013a0 <HAL_LTDC_MspInit+0x20>
}
 800139a:	b00c      	add	sp, #48	@ 0x30
 800139c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_LTDC_CLK_ENABLE();
 80013a0:	2400      	movs	r4, #0
 80013a2:	9400      	str	r4, [sp, #0]
 80013a4:	f503 4350 	add.w	r3, r3, #53248	@ 0xd000
 80013a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80013aa:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80013ae:	645a      	str	r2, [r3, #68]	@ 0x44
 80013b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80013b2:	f002 6280 	and.w	r2, r2, #67108864	@ 0x4000000
 80013b6:	9200      	str	r2, [sp, #0]
 80013b8:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80013ba:	9401      	str	r4, [sp, #4]
 80013bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80013be:	f042 0220 	orr.w	r2, r2, #32
 80013c2:	631a      	str	r2, [r3, #48]	@ 0x30
 80013c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80013c6:	f002 0220 	and.w	r2, r2, #32
 80013ca:	9201      	str	r2, [sp, #4]
 80013cc:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013ce:	9402      	str	r4, [sp, #8]
 80013d0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80013d2:	f042 0201 	orr.w	r2, r2, #1
 80013d6:	631a      	str	r2, [r3, #48]	@ 0x30
 80013d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80013da:	f002 0201 	and.w	r2, r2, #1
 80013de:	9202      	str	r2, [sp, #8]
 80013e0:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e2:	9403      	str	r4, [sp, #12]
 80013e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80013e6:	f042 0202 	orr.w	r2, r2, #2
 80013ea:	631a      	str	r2, [r3, #48]	@ 0x30
 80013ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80013ee:	f002 0202 	and.w	r2, r2, #2
 80013f2:	9203      	str	r2, [sp, #12]
 80013f4:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80013f6:	9404      	str	r4, [sp, #16]
 80013f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80013fa:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80013fe:	631a      	str	r2, [r3, #48]	@ 0x30
 8001400:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001402:	f002 0240 	and.w	r2, r2, #64	@ 0x40
 8001406:	9204      	str	r2, [sp, #16]
 8001408:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800140a:	9405      	str	r4, [sp, #20]
 800140c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800140e:	f042 0204 	orr.w	r2, r2, #4
 8001412:	631a      	str	r2, [r3, #48]	@ 0x30
 8001414:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001416:	f002 0204 	and.w	r2, r2, #4
 800141a:	9205      	str	r2, [sp, #20]
 800141c:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800141e:	9406      	str	r4, [sp, #24]
 8001420:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001422:	f042 0208 	orr.w	r2, r2, #8
 8001426:	631a      	str	r2, [r3, #48]	@ 0x30
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142a:	f003 0308 	and.w	r3, r3, #8
 800142e:	9306      	str	r3, [sp, #24]
 8001430:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001432:	f44f 6a80 	mov.w	sl, #1024	@ 0x400
 8001436:	f8cd a01c 	str.w	sl, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143a:	2502      	movs	r5, #2
 800143c:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800143e:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001440:	260e      	movs	r6, #14
 8001442:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001444:	a907      	add	r1, sp, #28
 8001446:	483f      	ldr	r0, [pc, #252]	@ (8001544 <HAL_LTDC_MspInit+0x1c4>)
 8001448:	f000 febc 	bl	80021c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 800144c:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001450:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001452:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001454:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001456:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001458:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800145a:	a907      	add	r1, sp, #28
 800145c:	483a      	ldr	r0, [pc, #232]	@ (8001548 <HAL_LTDC_MspInit+0x1c8>)
 800145e:	f000 feb1 	bl	80021c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001462:	2303      	movs	r3, #3
 8001464:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001466:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001468:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800146a:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800146c:	f04f 0809 	mov.w	r8, #9
 8001470:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001474:	4f35      	ldr	r7, [pc, #212]	@ (800154c <HAL_LTDC_MspInit+0x1cc>)
 8001476:	a907      	add	r1, sp, #28
 8001478:	4638      	mov	r0, r7
 800147a:	f000 fea3 	bl	80021c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 800147e:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001482:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001484:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001486:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001488:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800148a:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800148c:	a907      	add	r1, sp, #28
 800148e:	4638      	mov	r0, r7
 8001490:	f000 fe98 	bl	80021c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001494:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001498:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149a:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800149c:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800149e:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80014a0:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014a2:	f507 57a0 	add.w	r7, r7, #5120	@ 0x1400
 80014a6:	a907      	add	r1, sp, #28
 80014a8:	4638      	mov	r0, r7
 80014aa:	f000 fe8b 	bl	80021c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin;
 80014ae:	23c0      	movs	r3, #192	@ 0xc0
 80014b0:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b2:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014b6:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80014b8:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ba:	f8df 9094 	ldr.w	r9, [pc, #148]	@ 8001550 <HAL_LTDC_MspInit+0x1d0>
 80014be:	a907      	add	r1, sp, #28
 80014c0:	4648      	mov	r0, r9
 80014c2:	f000 fe7f 	bl	80021c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = R2_Pin;
 80014c6:	f8cd a01c 	str.w	sl, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ca:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014cc:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	940a      	str	r4, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80014d0:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(R2_GPIO_Port, &GPIO_InitStruct);
 80014d2:	a907      	add	r1, sp, #28
 80014d4:	4648      	mov	r0, r9
 80014d6:	f000 fe75 	bl	80021c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G7_Pin;
 80014da:	2308      	movs	r3, #8
 80014dc:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014de:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e0:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80014e2:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80014e4:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(G7_GPIO_Port, &GPIO_InitStruct);
 80014e6:	f509 6980 	add.w	r9, r9, #1024	@ 0x400
 80014ea:	a907      	add	r1, sp, #28
 80014ec:	4648      	mov	r0, r9
 80014ee:	f000 fe69 	bl	80021c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = B2_Pin;
 80014f2:	2340      	movs	r3, #64	@ 0x40
 80014f4:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014f6:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f8:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014fa:	940a      	str	r4, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80014fc:	960b      	str	r6, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(B2_GPIO_Port, &GPIO_InitStruct);
 80014fe:	a907      	add	r1, sp, #28
 8001500:	4648      	mov	r0, r9
 8001502:	f000 fe5f 	bl	80021c4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001506:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800150a:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800150c:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	9409      	str	r4, [sp, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001510:	950a      	str	r5, [sp, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001512:	f8cd 802c 	str.w	r8, [sp, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001516:	a907      	add	r1, sp, #28
 8001518:	4638      	mov	r0, r7
 800151a:	f000 fe53 	bl	80021c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 800151e:	4622      	mov	r2, r4
 8001520:	4621      	mov	r1, r4
 8001522:	2058      	movs	r0, #88	@ 0x58
 8001524:	f000 fcb2 	bl	8001e8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001528:	2058      	movs	r0, #88	@ 0x58
 800152a:	f000 fcbf 	bl	8001eac <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(LTDC_ER_IRQn, 0, 0);
 800152e:	4622      	mov	r2, r4
 8001530:	4621      	mov	r1, r4
 8001532:	2059      	movs	r0, #89	@ 0x59
 8001534:	f000 fcaa 	bl	8001e8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_ER_IRQn);
 8001538:	2059      	movs	r0, #89	@ 0x59
 800153a:	f000 fcb7 	bl	8001eac <HAL_NVIC_EnableIRQ>
}
 800153e:	e72c      	b.n	800139a <HAL_LTDC_MspInit+0x1a>
 8001540:	40016800 	.word	0x40016800
 8001544:	40021400 	.word	0x40021400
 8001548:	40020000 	.word	0x40020000
 800154c:	40020400 	.word	0x40020400
 8001550:	40020800 	.word	0x40020800

08001554 <HAL_SPI_MspInit>:
{
 8001554:	b500      	push	{lr}
 8001556:	b089      	sub	sp, #36	@ 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	2300      	movs	r3, #0
 800155a:	9303      	str	r3, [sp, #12]
 800155c:	9304      	str	r3, [sp, #16]
 800155e:	9305      	str	r3, [sp, #20]
 8001560:	9306      	str	r3, [sp, #24]
 8001562:	9307      	str	r3, [sp, #28]
  if(hspi->Instance==SPI5)
 8001564:	6802      	ldr	r2, [r0, #0]
 8001566:	4b14      	ldr	r3, [pc, #80]	@ (80015b8 <HAL_SPI_MspInit+0x64>)
 8001568:	429a      	cmp	r2, r3
 800156a:	d002      	beq.n	8001572 <HAL_SPI_MspInit+0x1e>
}
 800156c:	b009      	add	sp, #36	@ 0x24
 800156e:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001572:	2100      	movs	r1, #0
 8001574:	9101      	str	r1, [sp, #4]
 8001576:	f503 4368 	add.w	r3, r3, #59392	@ 0xe800
 800157a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800157c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001580:	645a      	str	r2, [r3, #68]	@ 0x44
 8001582:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001584:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8001588:	9201      	str	r2, [sp, #4]
 800158a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800158c:	9102      	str	r1, [sp, #8]
 800158e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001590:	f042 0220 	orr.w	r2, r2, #32
 8001594:	631a      	str	r2, [r3, #48]	@ 0x30
 8001596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001598:	f003 0320 	and.w	r3, r3, #32
 800159c:	9302      	str	r3, [sp, #8]
 800159e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 80015a0:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80015a4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a6:	2302      	movs	r3, #2
 80015a8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80015aa:	2305      	movs	r3, #5
 80015ac:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80015ae:	a903      	add	r1, sp, #12
 80015b0:	4802      	ldr	r0, [pc, #8]	@ (80015bc <HAL_SPI_MspInit+0x68>)
 80015b2:	f000 fe07 	bl	80021c4 <HAL_GPIO_Init>
}
 80015b6:	e7d9      	b.n	800156c <HAL_SPI_MspInit+0x18>
 80015b8:	40015000 	.word	0x40015000
 80015bc:	40021400 	.word	0x40021400

080015c0 <HAL_TIM_Base_MspInit>:
  if(htim_base->Instance==TIM1)
 80015c0:	6802      	ldr	r2, [r0, #0]
 80015c2:	4b09      	ldr	r3, [pc, #36]	@ (80015e8 <HAL_TIM_Base_MspInit+0x28>)
 80015c4:	429a      	cmp	r2, r3
 80015c6:	d000      	beq.n	80015ca <HAL_TIM_Base_MspInit+0xa>
 80015c8:	4770      	bx	lr
{
 80015ca:	b082      	sub	sp, #8
    __HAL_RCC_TIM1_CLK_ENABLE();
 80015cc:	2300      	movs	r3, #0
 80015ce:	9301      	str	r3, [sp, #4]
 80015d0:	4b06      	ldr	r3, [pc, #24]	@ (80015ec <HAL_TIM_Base_MspInit+0x2c>)
 80015d2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80015d4:	f042 0201 	orr.w	r2, r2, #1
 80015d8:	645a      	str	r2, [r3, #68]	@ 0x44
 80015da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015dc:	f003 0301 	and.w	r3, r3, #1
 80015e0:	9301      	str	r3, [sp, #4]
 80015e2:	9b01      	ldr	r3, [sp, #4]
}
 80015e4:	b002      	add	sp, #8
 80015e6:	4770      	bx	lr
 80015e8:	40010000 	.word	0x40010000
 80015ec:	40023800 	.word	0x40023800

080015f0 <HAL_UART_MspInit>:
{
 80015f0:	b510      	push	{r4, lr}
 80015f2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f4:	2300      	movs	r3, #0
 80015f6:	9303      	str	r3, [sp, #12]
 80015f8:	9304      	str	r3, [sp, #16]
 80015fa:	9305      	str	r3, [sp, #20]
 80015fc:	9306      	str	r3, [sp, #24]
 80015fe:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 8001600:	6802      	ldr	r2, [r0, #0]
 8001602:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8001606:	f503 3388 	add.w	r3, r3, #69632	@ 0x11000
 800160a:	429a      	cmp	r2, r3
 800160c:	d001      	beq.n	8001612 <HAL_UART_MspInit+0x22>
}
 800160e:	b008      	add	sp, #32
 8001610:	bd10      	pop	{r4, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 8001612:	2400      	movs	r4, #0
 8001614:	9401      	str	r4, [sp, #4]
 8001616:	f503 3394 	add.w	r3, r3, #75776	@ 0x12800
 800161a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800161c:	f042 0210 	orr.w	r2, r2, #16
 8001620:	645a      	str	r2, [r3, #68]	@ 0x44
 8001622:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001624:	f002 0210 	and.w	r2, r2, #16
 8001628:	9201      	str	r2, [sp, #4]
 800162a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800162c:	9402      	str	r4, [sp, #8]
 800162e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001630:	f042 0201 	orr.w	r2, r2, #1
 8001634:	631a      	str	r2, [r3, #48]	@ 0x30
 8001636:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001638:	f003 0301 	and.w	r3, r3, #1
 800163c:	9302      	str	r3, [sp, #8]
 800163e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8001640:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001644:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001646:	2302      	movs	r3, #2
 8001648:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800164a:	2303      	movs	r3, #3
 800164c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800164e:	2307      	movs	r3, #7
 8001650:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001652:	a903      	add	r1, sp, #12
 8001654:	4805      	ldr	r0, [pc, #20]	@ (800166c <HAL_UART_MspInit+0x7c>)
 8001656:	f000 fdb5 	bl	80021c4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800165a:	4622      	mov	r2, r4
 800165c:	4621      	mov	r1, r4
 800165e:	2025      	movs	r0, #37	@ 0x25
 8001660:	f000 fc14 	bl	8001e8c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001664:	2025      	movs	r0, #37	@ 0x25
 8001666:	f000 fc21 	bl	8001eac <HAL_NVIC_EnableIRQ>
}
 800166a:	e7d0      	b.n	800160e <HAL_UART_MspInit+0x1e>
 800166c:	40020000 	.word	0x40020000

08001670 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001670:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001672:	f7ff fd33 	bl	80010dc <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001676:	bd08      	pop	{r3, pc}

08001678 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001678:	b530      	push	{r4, r5, lr}
 800167a:	b089      	sub	sp, #36	@ 0x24
 800167c:	4604      	mov	r4, r0
  uint32_t              uwPrescalerValue = 0U;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	9301      	str	r3, [sp, #4]
 8001682:	4b21      	ldr	r3, [pc, #132]	@ (8001708 <HAL_InitTick+0x90>)
 8001684:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001686:	f042 0210 	orr.w	r2, r2, #16
 800168a:	641a      	str	r2, [r3, #64]	@ 0x40
 800168c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800168e:	f003 0310 	and.w	r3, r3, #16
 8001692:	9301      	str	r3, [sp, #4]
 8001694:	9b01      	ldr	r3, [sp, #4]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001696:	a902      	add	r1, sp, #8
 8001698:	a803      	add	r0, sp, #12
 800169a:	f001 f9e3 	bl	8002a64 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800169e:	9b06      	ldr	r3, [sp, #24]
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80016a0:	b9cb      	cbnz	r3, 80016d6 <HAL_InitTick+0x5e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80016a2:	f001 f9bf 	bl	8002a24 <HAL_RCC_GetPCLK1Freq>
 80016a6:	4603      	mov	r3, r0
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80016a8:	4a18      	ldr	r2, [pc, #96]	@ (800170c <HAL_InitTick+0x94>)
 80016aa:	fba2 2303 	umull	r2, r3, r2, r3
 80016ae:	0c9b      	lsrs	r3, r3, #18
 80016b0:	3b01      	subs	r3, #1

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 80016b2:	4817      	ldr	r0, [pc, #92]	@ (8001710 <HAL_InitTick+0x98>)
 80016b4:	4a17      	ldr	r2, [pc, #92]	@ (8001714 <HAL_InitTick+0x9c>)
 80016b6:	6002      	str	r2, [r0, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 80016b8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80016bc:	60c2      	str	r2, [r0, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 80016be:	6043      	str	r3, [r0, #4]
  htim6.Init.ClockDivision = 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	6103      	str	r3, [r0, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016c4:	6083      	str	r3, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016c6:	6183      	str	r3, [r0, #24]

  status = HAL_TIM_Base_Init(&htim6);
 80016c8:	f001 fbfc 	bl	8002ec4 <HAL_TIM_Base_Init>
  if (status == HAL_OK)
 80016cc:	4605      	mov	r5, r0
 80016ce:	b130      	cbz	r0, 80016de <HAL_InitTick+0x66>
    }
  }

 /* Return function status */
  return status;
}
 80016d0:	4628      	mov	r0, r5
 80016d2:	b009      	add	sp, #36	@ 0x24
 80016d4:	bd30      	pop	{r4, r5, pc}
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80016d6:	f001 f9a5 	bl	8002a24 <HAL_RCC_GetPCLK1Freq>
 80016da:	0043      	lsls	r3, r0, #1
 80016dc:	e7e4      	b.n	80016a8 <HAL_InitTick+0x30>
    status = HAL_TIM_Base_Start_IT(&htim6);
 80016de:	480c      	ldr	r0, [pc, #48]	@ (8001710 <HAL_InitTick+0x98>)
 80016e0:	f001 fa8c 	bl	8002bfc <HAL_TIM_Base_Start_IT>
    if (status == HAL_OK)
 80016e4:	4605      	mov	r5, r0
 80016e6:	2800      	cmp	r0, #0
 80016e8:	d1f2      	bne.n	80016d0 <HAL_InitTick+0x58>
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80016ea:	2036      	movs	r0, #54	@ 0x36
 80016ec:	f000 fbde 	bl	8001eac <HAL_NVIC_EnableIRQ>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016f0:	2c0f      	cmp	r4, #15
 80016f2:	d901      	bls.n	80016f8 <HAL_InitTick+0x80>
        status = HAL_ERROR;
 80016f4:	2501      	movs	r5, #1
 80016f6:	e7eb      	b.n	80016d0 <HAL_InitTick+0x58>
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80016f8:	2200      	movs	r2, #0
 80016fa:	4621      	mov	r1, r4
 80016fc:	2036      	movs	r0, #54	@ 0x36
 80016fe:	f000 fbc5 	bl	8001e8c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001702:	4b05      	ldr	r3, [pc, #20]	@ (8001718 <HAL_InitTick+0xa0>)
 8001704:	601c      	str	r4, [r3, #0]
 8001706:	e7e3      	b.n	80016d0 <HAL_InitTick+0x58>
 8001708:	40023800 	.word	0x40023800
 800170c:	431bde83 	.word	0x431bde83
 8001710:	20000350 	.word	0x20000350
 8001714:	40001000 	.word	0x40001000
 8001718:	20000008 	.word	0x20000008

0800171c <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800171c:	e7fe      	b.n	800171c <NMI_Handler>

0800171e <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800171e:	e7fe      	b.n	800171e <HardFault_Handler>

08001720 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001720:	e7fe      	b.n	8001720 <MemManage_Handler>

08001722 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001722:	e7fe      	b.n	8001722 <BusFault_Handler>

08001724 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001724:	e7fe      	b.n	8001724 <UsageFault_Handler>

08001726 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001726:	4770      	bx	lr

08001728 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001728:	4770      	bx	lr

0800172a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800172a:	4770      	bx	lr

0800172c <SysTick_Handler>:
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800172c:	4770      	bx	lr
	...

08001730 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001730:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001732:	4802      	ldr	r0, [pc, #8]	@ (800173c <USART1_IRQHandler+0xc>)
 8001734:	f001 ff12 	bl	800355c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001738:	bd08      	pop	{r3, pc}
 800173a:	bf00      	nop
 800173c:	200000b8 	.word	0x200000b8

08001740 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001740:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001742:	4802      	ldr	r0, [pc, #8]	@ (800174c <TIM6_DAC_IRQHandler+0xc>)
 8001744:	f001 faa2 	bl	8002c8c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001748:	bd08      	pop	{r3, pc}
 800174a:	bf00      	nop
 800174c:	20000350 	.word	0x20000350

08001750 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8001750:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001752:	4802      	ldr	r0, [pc, #8]	@ (800175c <LTDC_IRQHandler+0xc>)
 8001754:	f001 f8bf 	bl	80028d6 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8001758:	bd08      	pop	{r3, pc}
 800175a:	bf00      	nop
 800175c:	200001a0 	.word	0x200001a0

08001760 <LTDC_ER_IRQHandler>:

/**
  * @brief This function handles LTDC global error interrupt.
  */
void LTDC_ER_IRQHandler(void)
{
 8001760:	b508      	push	{r3, lr}
  /* USER CODE BEGIN LTDC_ER_IRQn 0 */

  /* USER CODE END LTDC_ER_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8001762:	4802      	ldr	r0, [pc, #8]	@ (800176c <LTDC_ER_IRQHandler+0xc>)
 8001764:	f001 f8b7 	bl	80028d6 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_ER_IRQn 1 */

  /* USER CODE END LTDC_ER_IRQn 1 */
}
 8001768:	bd08      	pop	{r3, pc}
 800176a:	bf00      	nop
 800176c:	200001a0 	.word	0x200001a0

08001770 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001770:	b510      	push	{r4, lr}
 8001772:	4603      	mov	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001774:	4a0c      	ldr	r2, [pc, #48]	@ (80017a8 <_sbrk+0x38>)
 8001776:	490d      	ldr	r1, [pc, #52]	@ (80017ac <_sbrk+0x3c>)
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001778:	480d      	ldr	r0, [pc, #52]	@ (80017b0 <_sbrk+0x40>)
 800177a:	6800      	ldr	r0, [r0, #0]
 800177c:	b140      	cbz	r0, 8001790 <_sbrk+0x20>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800177e:	480c      	ldr	r0, [pc, #48]	@ (80017b0 <_sbrk+0x40>)
 8001780:	6800      	ldr	r0, [r0, #0]
 8001782:	4403      	add	r3, r0
 8001784:	1a52      	subs	r2, r2, r1
 8001786:	4293      	cmp	r3, r2
 8001788:	d806      	bhi.n	8001798 <_sbrk+0x28>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 800178a:	4a09      	ldr	r2, [pc, #36]	@ (80017b0 <_sbrk+0x40>)
 800178c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 800178e:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001790:	4807      	ldr	r0, [pc, #28]	@ (80017b0 <_sbrk+0x40>)
 8001792:	4c08      	ldr	r4, [pc, #32]	@ (80017b4 <_sbrk+0x44>)
 8001794:	6004      	str	r4, [r0, #0]
 8001796:	e7f2      	b.n	800177e <_sbrk+0xe>
    errno = ENOMEM;
 8001798:	f002 f8fa 	bl	8003990 <__errno>
 800179c:	230c      	movs	r3, #12
 800179e:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80017a0:	f04f 30ff 	mov.w	r0, #4294967295
 80017a4:	e7f3      	b.n	800178e <_sbrk+0x1e>
 80017a6:	bf00      	nop
 80017a8:	20030000 	.word	0x20030000
 80017ac:	00000400 	.word	0x00000400
 80017b0:	20000398 	.word	0x20000398
 80017b4:	200004e8 	.word	0x200004e8

080017b8 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80017b8:	4a03      	ldr	r2, [pc, #12]	@ (80017c8 <SystemInit+0x10>)
 80017ba:	f8d2 3088 	ldr.w	r3, [r2, #136]	@ 0x88
 80017be:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80017c2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80017c6:	4770      	bx	lr
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80017cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001804 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80017d0:	f7ff fff2 	bl	80017b8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80017d4:	480c      	ldr	r0, [pc, #48]	@ (8001808 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80017d6:	490d      	ldr	r1, [pc, #52]	@ (800180c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80017d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001810 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80017da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017dc:	e002      	b.n	80017e4 <LoopCopyDataInit>

080017de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017e2:	3304      	adds	r3, #4

080017e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017e8:	d3f9      	bcc.n	80017de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001814 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80017ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001818 <LoopFillZerobss+0x22>)
  movs r3, #0
 80017ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017f0:	e001      	b.n	80017f6 <LoopFillZerobss>

080017f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017f4:	3204      	adds	r2, #4

080017f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017f8:	d3fb      	bcc.n	80017f2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80017fa:	f002 f8cf 	bl	800399c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80017fe:	f7ff fc4d 	bl	800109c <main>
  bx  lr    
 8001802:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001804:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001808:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800180c:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001810:	0800430c 	.word	0x0800430c
  ldr r2, =_sbss
 8001814:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001818:	200004e8 	.word	0x200004e8

0800181c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800181c:	e7fe      	b.n	800181c <ADC_IRQHandler>
	...

08001820 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001820:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001822:	4b0b      	ldr	r3, [pc, #44]	@ (8001850 <HAL_Init+0x30>)
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800182a:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001832:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001834:	681a      	ldr	r2, [r3, #0]
 8001836:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800183a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800183c:	2003      	movs	r0, #3
 800183e:	f000 fb13 	bl	8001e68 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001842:	200f      	movs	r0, #15
 8001844:	f7ff ff18 	bl	8001678 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001848:	f7ff fcbc 	bl	80011c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 800184c:	2000      	movs	r0, #0
 800184e:	bd08      	pop	{r3, pc}
 8001850:	40023c00 	.word	0x40023c00

08001854 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001854:	4a03      	ldr	r2, [pc, #12]	@ (8001864 <HAL_IncTick+0x10>)
 8001856:	6811      	ldr	r1, [r2, #0]
 8001858:	4b03      	ldr	r3, [pc, #12]	@ (8001868 <HAL_IncTick+0x14>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	440b      	add	r3, r1
 800185e:	6013      	str	r3, [r2, #0]
}
 8001860:	4770      	bx	lr
 8001862:	bf00      	nop
 8001864:	2000039c 	.word	0x2000039c
 8001868:	20000004 	.word	0x20000004

0800186c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 800186c:	4b01      	ldr	r3, [pc, #4]	@ (8001874 <HAL_GetTick+0x8>)
 800186e:	6818      	ldr	r0, [r3, #0]
}
 8001870:	4770      	bx	lr
 8001872:	bf00      	nop
 8001874:	2000039c 	.word	0x2000039c

08001878 <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001878:	4b4a      	ldr	r3, [pc, #296]	@ (80019a4 <ADC_Init+0x12c>)
 800187a:	685a      	ldr	r2, [r3, #4]
 800187c:	f422 3240 	bic.w	r2, r2, #196608	@ 0x30000
 8001880:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001882:	685a      	ldr	r2, [r3, #4]
 8001884:	6841      	ldr	r1, [r0, #4]
 8001886:	430a      	orrs	r2, r1
 8001888:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800188a:	6802      	ldr	r2, [r0, #0]
 800188c:	6853      	ldr	r3, [r2, #4]
 800188e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001892:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001894:	6802      	ldr	r2, [r0, #0]
 8001896:	6853      	ldr	r3, [r2, #4]
 8001898:	6901      	ldr	r1, [r0, #16]
 800189a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800189e:	6053      	str	r3, [r2, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80018a0:	6802      	ldr	r2, [r0, #0]
 80018a2:	6853      	ldr	r3, [r2, #4]
 80018a4:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 80018a8:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80018aa:	6802      	ldr	r2, [r0, #0]
 80018ac:	6853      	ldr	r3, [r2, #4]
 80018ae:	6881      	ldr	r1, [r0, #8]
 80018b0:	430b      	orrs	r3, r1
 80018b2:	6053      	str	r3, [r2, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80018b4:	6802      	ldr	r2, [r0, #0]
 80018b6:	6893      	ldr	r3, [r2, #8]
 80018b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80018bc:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80018be:	6802      	ldr	r2, [r0, #0]
 80018c0:	6893      	ldr	r3, [r2, #8]
 80018c2:	68c1      	ldr	r1, [r0, #12]
 80018c4:	430b      	orrs	r3, r1
 80018c6:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018c8:	6a82      	ldr	r2, [r0, #40]	@ 0x28
 80018ca:	4b37      	ldr	r3, [pc, #220]	@ (80019a8 <ADC_Init+0x130>)
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d057      	beq.n	8001980 <ADC_Init+0x108>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80018d0:	6802      	ldr	r2, [r0, #0]
 80018d2:	6893      	ldr	r3, [r2, #8]
 80018d4:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 80018d8:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80018da:	6802      	ldr	r2, [r0, #0]
 80018dc:	6893      	ldr	r3, [r2, #8]
 80018de:	6a81      	ldr	r1, [r0, #40]	@ 0x28
 80018e0:	430b      	orrs	r3, r1
 80018e2:	6093      	str	r3, [r2, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80018e4:	6802      	ldr	r2, [r0, #0]
 80018e6:	6893      	ldr	r3, [r2, #8]
 80018e8:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 80018ec:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80018ee:	6802      	ldr	r2, [r0, #0]
 80018f0:	6893      	ldr	r3, [r2, #8]
 80018f2:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80018f4:	430b      	orrs	r3, r1
 80018f6:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80018f8:	6802      	ldr	r2, [r0, #0]
 80018fa:	6893      	ldr	r3, [r2, #8]
 80018fc:	f023 0302 	bic.w	r3, r3, #2
 8001900:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001902:	6802      	ldr	r2, [r0, #0]
 8001904:	6893      	ldr	r3, [r2, #8]
 8001906:	7e01      	ldrb	r1, [r0, #24]
 8001908:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 800190c:	6093      	str	r3, [r2, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800190e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d03f      	beq.n	8001996 <ADC_Init+0x11e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001916:	6802      	ldr	r2, [r0, #0]
 8001918:	6853      	ldr	r3, [r2, #4]
 800191a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800191e:	6053      	str	r3, [r2, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001920:	6802      	ldr	r2, [r0, #0]
 8001922:	6853      	ldr	r3, [r2, #4]
 8001924:	f423 4360 	bic.w	r3, r3, #57344	@ 0xe000
 8001928:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800192a:	6801      	ldr	r1, [r0, #0]
 800192c:	684b      	ldr	r3, [r1, #4]
 800192e:	6a42      	ldr	r2, [r0, #36]	@ 0x24
 8001930:	3a01      	subs	r2, #1
 8001932:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8001936:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001938:	6802      	ldr	r2, [r0, #0]
 800193a:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 800193c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8001940:	62d3      	str	r3, [r2, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001942:	6801      	ldr	r1, [r0, #0]
 8001944:	6acb      	ldr	r3, [r1, #44]	@ 0x2c
 8001946:	69c2      	ldr	r2, [r0, #28]
 8001948:	3a01      	subs	r2, #1
 800194a:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 800194e:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001950:	6802      	ldr	r2, [r0, #0]
 8001952:	6893      	ldr	r3, [r2, #8]
 8001954:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001958:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800195a:	6802      	ldr	r2, [r0, #0]
 800195c:	6893      	ldr	r3, [r2, #8]
 800195e:	f890 1030 	ldrb.w	r1, [r0, #48]	@ 0x30
 8001962:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 8001966:	6093      	str	r3, [r2, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001968:	6802      	ldr	r2, [r0, #0]
 800196a:	6893      	ldr	r3, [r2, #8]
 800196c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8001970:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001972:	6802      	ldr	r2, [r0, #0]
 8001974:	6893      	ldr	r3, [r2, #8]
 8001976:	6941      	ldr	r1, [r0, #20]
 8001978:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 800197c:	6093      	str	r3, [r2, #8]
}
 800197e:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001980:	6802      	ldr	r2, [r0, #0]
 8001982:	6893      	ldr	r3, [r2, #8]
 8001984:	f023 6370 	bic.w	r3, r3, #251658240	@ 0xf000000
 8001988:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800198a:	6802      	ldr	r2, [r0, #0]
 800198c:	6893      	ldr	r3, [r2, #8]
 800198e:	f023 5340 	bic.w	r3, r3, #805306368	@ 0x30000000
 8001992:	6093      	str	r3, [r2, #8]
 8001994:	e7b0      	b.n	80018f8 <ADC_Init+0x80>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001996:	6802      	ldr	r2, [r0, #0]
 8001998:	6853      	ldr	r3, [r2, #4]
 800199a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800199e:	6053      	str	r3, [r2, #4]
 80019a0:	e7ca      	b.n	8001938 <ADC_Init+0xc0>
 80019a2:	bf00      	nop
 80019a4:	40012300 	.word	0x40012300
 80019a8:	0f000001 	.word	0x0f000001

080019ac <HAL_ADC_Init>:
  if (hadc == NULL)
 80019ac:	b338      	cbz	r0, 80019fe <HAL_ADC_Init+0x52>
{
 80019ae:	b510      	push	{r4, lr}
 80019b0:	4604      	mov	r4, r0
  if (hadc->State == HAL_ADC_STATE_RESET)
 80019b2:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 80019b4:	b143      	cbz	r3, 80019c8 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80019b6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80019b8:	f013 0f10 	tst.w	r3, #16
 80019bc:	d00b      	beq.n	80019d6 <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 80019be:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 80019c0:	2300      	movs	r3, #0
 80019c2:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 80019c6:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 80019c8:	f7ff fc18 	bl	80011fc <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 80019cc:	2300      	movs	r3, #0
 80019ce:	6463      	str	r3, [r4, #68]	@ 0x44
    hadc->Lock = HAL_UNLOCKED;
 80019d0:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
 80019d4:	e7ef      	b.n	80019b6 <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 80019d6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80019d8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80019dc:	f023 0302 	bic.w	r3, r3, #2
 80019e0:	f043 0302 	orr.w	r3, r3, #2
 80019e4:	6423      	str	r3, [r4, #64]	@ 0x40
    ADC_Init(hadc);
 80019e6:	4620      	mov	r0, r4
 80019e8:	f7ff ff46 	bl	8001878 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 80019ec:	2000      	movs	r0, #0
 80019ee:	6460      	str	r0, [r4, #68]	@ 0x44
    ADC_STATE_CLR_SET(hadc->State,
 80019f0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80019f2:	f023 0303 	bic.w	r3, r3, #3
 80019f6:	f043 0301 	orr.w	r3, r3, #1
 80019fa:	6423      	str	r3, [r4, #64]	@ 0x40
 80019fc:	e7e0      	b.n	80019c0 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 80019fe:	2001      	movs	r0, #1
}
 8001a00:	4770      	bx	lr
	...

08001a04 <HAL_ADC_Start_DMA>:
{
 8001a04:	b510      	push	{r4, lr}
 8001a06:	b082      	sub	sp, #8
 8001a08:	4613      	mov	r3, r2
  __IO uint32_t counter = 0U;
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001a0e:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001a12:	2a01      	cmp	r2, #1
 8001a14:	f000 80ae 	beq.w	8001b74 <HAL_ADC_Start_DMA+0x170>
 8001a18:	4604      	mov	r4, r0
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001a20:	6802      	ldr	r2, [r0, #0]
 8001a22:	6890      	ldr	r0, [r2, #8]
 8001a24:	f010 0f01 	tst.w	r0, #1
 8001a28:	d113      	bne.n	8001a52 <HAL_ADC_Start_DMA+0x4e>
    __HAL_ADC_ENABLE(hadc);
 8001a2a:	6890      	ldr	r0, [r2, #8]
 8001a2c:	f040 0001 	orr.w	r0, r0, #1
 8001a30:	6090      	str	r0, [r2, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001a32:	4a53      	ldr	r2, [pc, #332]	@ (8001b80 <HAL_ADC_Start_DMA+0x17c>)
 8001a34:	6810      	ldr	r0, [r2, #0]
 8001a36:	4a53      	ldr	r2, [pc, #332]	@ (8001b84 <HAL_ADC_Start_DMA+0x180>)
 8001a38:	fba2 2000 	umull	r2, r0, r2, r0
 8001a3c:	0c80      	lsrs	r0, r0, #18
 8001a3e:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001a42:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 8001a44:	e002      	b.n	8001a4c <HAL_ADC_Start_DMA+0x48>
      counter--;
 8001a46:	9801      	ldr	r0, [sp, #4]
 8001a48:	3801      	subs	r0, #1
 8001a4a:	9001      	str	r0, [sp, #4]
    while (counter != 0U)
 8001a4c:	9801      	ldr	r0, [sp, #4]
 8001a4e:	2800      	cmp	r0, #0
 8001a50:	d1f9      	bne.n	8001a46 <HAL_ADC_Start_DMA+0x42>
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8001a52:	6822      	ldr	r2, [r4, #0]
 8001a54:	6890      	ldr	r0, [r2, #8]
 8001a56:	f410 7f80 	tst.w	r0, #256	@ 0x100
 8001a5a:	d003      	beq.n	8001a64 <HAL_ADC_Start_DMA+0x60>
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8001a5c:	6890      	ldr	r0, [r2, #8]
 8001a5e:	f420 7080 	bic.w	r0, r0, #256	@ 0x100
 8001a62:	6090      	str	r0, [r2, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001a64:	6822      	ldr	r2, [r4, #0]
 8001a66:	6890      	ldr	r0, [r2, #8]
 8001a68:	f010 0f01 	tst.w	r0, #1
 8001a6c:	d077      	beq.n	8001b5e <HAL_ADC_Start_DMA+0x15a>
    ADC_STATE_CLR_SET(hadc->State,
 8001a6e:	6c20      	ldr	r0, [r4, #64]	@ 0x40
 8001a70:	f420 60e0 	bic.w	r0, r0, #1792	@ 0x700
 8001a74:	f020 0001 	bic.w	r0, r0, #1
 8001a78:	f440 7080 	orr.w	r0, r0, #256	@ 0x100
 8001a7c:	6420      	str	r0, [r4, #64]	@ 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001a7e:	6852      	ldr	r2, [r2, #4]
 8001a80:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8001a84:	d005      	beq.n	8001a92 <HAL_ADC_Start_DMA+0x8e>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001a86:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001a88:	f422 5240 	bic.w	r2, r2, #12288	@ 0x3000
 8001a8c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001a90:	6422      	str	r2, [r4, #64]	@ 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001a92:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8001a94:	f412 5f80 	tst.w	r2, #4096	@ 0x1000
 8001a98:	d036      	beq.n	8001b08 <HAL_ADC_Start_DMA+0x104>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001a9a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8001a9c:	f022 0206 	bic.w	r2, r2, #6
 8001aa0:	6462      	str	r2, [r4, #68]	@ 0x44
    __HAL_UNLOCK(hadc);
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	f884 203c 	strb.w	r2, [r4, #60]	@ 0x3c
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001aa8:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001aaa:	4837      	ldr	r0, [pc, #220]	@ (8001b88 <HAL_ADC_Start_DMA+0x184>)
 8001aac:	63d0      	str	r0, [r2, #60]	@ 0x3c
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001aae:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001ab0:	4836      	ldr	r0, [pc, #216]	@ (8001b8c <HAL_ADC_Start_DMA+0x188>)
 8001ab2:	6410      	str	r0, [r2, #64]	@ 0x40
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001ab4:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 8001ab6:	4836      	ldr	r0, [pc, #216]	@ (8001b90 <HAL_ADC_Start_DMA+0x18c>)
 8001ab8:	64d0      	str	r0, [r2, #76]	@ 0x4c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001aba:	6822      	ldr	r2, [r4, #0]
 8001abc:	f06f 0022 	mvn.w	r0, #34	@ 0x22
 8001ac0:	6010      	str	r0, [r2, #0]
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001ac2:	6820      	ldr	r0, [r4, #0]
 8001ac4:	6842      	ldr	r2, [r0, #4]
 8001ac6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8001aca:	6042      	str	r2, [r0, #4]
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001acc:	6820      	ldr	r0, [r4, #0]
 8001ace:	6882      	ldr	r2, [r0, #8]
 8001ad0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001ad4:	6082      	str	r2, [r0, #8]
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001ad6:	6820      	ldr	r0, [r4, #0]
 8001ad8:	460a      	mov	r2, r1
 8001ada:	f100 014c 	add.w	r1, r0, #76	@ 0x4c
 8001ade:	6ba0      	ldr	r0, [r4, #56]	@ 0x38
 8001ae0:	f000 fade 	bl	80020a0 <HAL_DMA_Start_IT>
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001ae4:	4b2b      	ldr	r3, [pc, #172]	@ (8001b94 <HAL_ADC_Start_DMA+0x190>)
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	f013 0f1f 	tst.w	r3, #31
 8001aec:	d127      	bne.n	8001b3e <HAL_ADC_Start_DMA+0x13a>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001aee:	6823      	ldr	r3, [r4, #0]
 8001af0:	4a29      	ldr	r2, [pc, #164]	@ (8001b98 <HAL_ADC_Start_DMA+0x194>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d011      	beq.n	8001b1a <HAL_ADC_Start_DMA+0x116>
 8001af6:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d007      	beq.n	8001b0e <HAL_ADC_Start_DMA+0x10a>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001afe:	4a27      	ldr	r2, [pc, #156]	@ (8001b9c <HAL_ADC_Start_DMA+0x198>)
 8001b00:	4293      	cmp	r3, r2
 8001b02:	d014      	beq.n	8001b2e <HAL_ADC_Start_DMA+0x12a>
  return HAL_OK;
 8001b04:	2000      	movs	r0, #0
 8001b06:	e033      	b.n	8001b70 <HAL_ADC_Start_DMA+0x16c>
      ADC_CLEAR_ERRORCODE(hadc);
 8001b08:	2200      	movs	r2, #0
 8001b0a:	6462      	str	r2, [r4, #68]	@ 0x44
 8001b0c:	e7c9      	b.n	8001aa2 <HAL_ADC_Start_DMA+0x9e>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001b0e:	f502 7200 	add.w	r2, r2, #512	@ 0x200
 8001b12:	6852      	ldr	r2, [r2, #4]
 8001b14:	f012 0f1f 	tst.w	r2, #31
 8001b18:	d1f1      	bne.n	8001afe <HAL_ADC_Start_DMA+0xfa>
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001b1a:	689a      	ldr	r2, [r3, #8]
 8001b1c:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001b20:	d12a      	bne.n	8001b78 <HAL_ADC_Start_DMA+0x174>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b22:	689a      	ldr	r2, [r3, #8]
 8001b24:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001b28:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001b2a:	2000      	movs	r0, #0
 8001b2c:	e020      	b.n	8001b70 <HAL_ADC_Start_DMA+0x16c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001b2e:	f502 7280 	add.w	r2, r2, #256	@ 0x100
 8001b32:	6852      	ldr	r2, [r2, #4]
 8001b34:	f012 0f10 	tst.w	r2, #16
 8001b38:	d0ef      	beq.n	8001b1a <HAL_ADC_Start_DMA+0x116>
  return HAL_OK;
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	e018      	b.n	8001b70 <HAL_ADC_Start_DMA+0x16c>
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001b3e:	6823      	ldr	r3, [r4, #0]
 8001b40:	4a15      	ldr	r2, [pc, #84]	@ (8001b98 <HAL_ADC_Start_DMA+0x194>)
 8001b42:	4293      	cmp	r3, r2
 8001b44:	d001      	beq.n	8001b4a <HAL_ADC_Start_DMA+0x146>
  return HAL_OK;
 8001b46:	2000      	movs	r0, #0
 8001b48:	e012      	b.n	8001b70 <HAL_ADC_Start_DMA+0x16c>
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001b4a:	689a      	ldr	r2, [r3, #8]
 8001b4c:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001b50:	d114      	bne.n	8001b7c <HAL_ADC_Start_DMA+0x178>
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001b52:	689a      	ldr	r2, [r3, #8]
 8001b54:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001b58:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001b5a:	2000      	movs	r0, #0
 8001b5c:	e008      	b.n	8001b70 <HAL_ADC_Start_DMA+0x16c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b5e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001b60:	f043 0310 	orr.w	r3, r3, #16
 8001b64:	6423      	str	r3, [r4, #64]	@ 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b66:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001b68:	f043 0301 	orr.w	r3, r3, #1
 8001b6c:	6463      	str	r3, [r4, #68]	@ 0x44
  return HAL_OK;
 8001b6e:	2000      	movs	r0, #0
}
 8001b70:	b002      	add	sp, #8
 8001b72:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 8001b74:	2002      	movs	r0, #2
 8001b76:	e7fb      	b.n	8001b70 <HAL_ADC_Start_DMA+0x16c>
  return HAL_OK;
 8001b78:	2000      	movs	r0, #0
 8001b7a:	e7f9      	b.n	8001b70 <HAL_ADC_Start_DMA+0x16c>
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	e7f7      	b.n	8001b70 <HAL_ADC_Start_DMA+0x16c>
 8001b80:	20000000 	.word	0x20000000
 8001b84:	431bde83 	.word	0x431bde83
 8001b88:	08001bc7 	.word	0x08001bc7
 8001b8c:	08001ba5 	.word	0x08001ba5
 8001b90:	08001bb1 	.word	0x08001bb1
 8001b94:	40012300 	.word	0x40012300
 8001b98:	40012000 	.word	0x40012000
 8001b9c:	40012200 	.word	0x40012200

08001ba0 <HAL_ADC_ConvCpltCallback>:
}
 8001ba0:	4770      	bx	lr

08001ba2 <HAL_ADC_ConvHalfCpltCallback>:
}
 8001ba2:	4770      	bx	lr

08001ba4 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001ba4:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001ba6:	6b80      	ldr	r0, [r0, #56]	@ 0x38
 8001ba8:	f7ff fffb 	bl	8001ba2 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001bac:	bd08      	pop	{r3, pc}

08001bae <HAL_ADC_ErrorCallback>:
}
 8001bae:	4770      	bx	lr

08001bb0 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001bb0:	b508      	push	{r3, lr}
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001bb2:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001bb4:	2340      	movs	r3, #64	@ 0x40
 8001bb6:	6403      	str	r3, [r0, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001bb8:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 8001bba:	f043 0304 	orr.w	r3, r3, #4
 8001bbe:	6443      	str	r3, [r0, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001bc0:	f7ff fff5 	bl	8001bae <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001bc4:	bd08      	pop	{r3, pc}

08001bc6 <ADC_DMAConvCplt>:
{
 8001bc6:	b508      	push	{r3, lr}
 8001bc8:	4603      	mov	r3, r0
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001bca:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001bcc:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001bce:	f012 0f50 	tst.w	r2, #80	@ 0x50
 8001bd2:	d125      	bne.n	8001c20 <ADC_DMAConvCplt+0x5a>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001bd4:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001bd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bda:	6403      	str	r3, [r0, #64]	@ 0x40
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001bdc:	6803      	ldr	r3, [r0, #0]
 8001bde:	689a      	ldr	r2, [r3, #8]
 8001be0:	f012 5f40 	tst.w	r2, #805306368	@ 0x30000000
 8001be4:	d119      	bne.n	8001c1a <ADC_DMAConvCplt+0x54>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001be6:	7e02      	ldrb	r2, [r0, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001be8:	b9ba      	cbnz	r2, 8001c1a <ADC_DMAConvCplt+0x54>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001bea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001bec:	f412 0f70 	tst.w	r2, #15728640	@ 0xf00000
 8001bf0:	d003      	beq.n	8001bfa <ADC_DMAConvCplt+0x34>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001bf2:	689a      	ldr	r2, [r3, #8]
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001bf4:	f412 6f80 	tst.w	r2, #1024	@ 0x400
 8001bf8:	d10f      	bne.n	8001c1a <ADC_DMAConvCplt+0x54>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001bfa:	685a      	ldr	r2, [r3, #4]
 8001bfc:	f022 0220 	bic.w	r2, r2, #32
 8001c00:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001c02:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001c04:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001c08:	6403      	str	r3, [r0, #64]	@ 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001c0a:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001c0c:	f413 5f80 	tst.w	r3, #4096	@ 0x1000
 8001c10:	d103      	bne.n	8001c1a <ADC_DMAConvCplt+0x54>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001c12:	6c03      	ldr	r3, [r0, #64]	@ 0x40
 8001c14:	f043 0301 	orr.w	r3, r3, #1
 8001c18:	6403      	str	r3, [r0, #64]	@ 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 8001c1a:	f7ff ffc1 	bl	8001ba0 <HAL_ADC_ConvCpltCallback>
}
 8001c1e:	bd08      	pop	{r3, pc}
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001c20:	6c02      	ldr	r2, [r0, #64]	@ 0x40
 8001c22:	f012 0f10 	tst.w	r2, #16
 8001c26:	d104      	bne.n	8001c32 <ADC_DMAConvCplt+0x6c>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001c28:	6b82      	ldr	r2, [r0, #56]	@ 0x38
 8001c2a:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	4790      	blx	r2
}
 8001c30:	e7f5      	b.n	8001c1e <ADC_DMAConvCplt+0x58>
      HAL_ADC_ErrorCallback(hadc);
 8001c32:	f7ff ffbc 	bl	8001bae <HAL_ADC_ErrorCallback>
 8001c36:	e7f2      	b.n	8001c1e <ADC_DMAConvCplt+0x58>

08001c38 <HAL_ADC_ConfigChannel>:
{
 8001c38:	b430      	push	{r4, r5}
 8001c3a:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	9201      	str	r2, [sp, #4]
  __HAL_LOCK(hadc);
 8001c40:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8001c44:	2a01      	cmp	r2, #1
 8001c46:	f000 80c0 	beq.w	8001dca <HAL_ADC_ConfigChannel+0x192>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	2201      	movs	r2, #1
 8001c4e:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001c52:	680a      	ldr	r2, [r1, #0]
 8001c54:	2a09      	cmp	r2, #9
 8001c56:	d940      	bls.n	8001cda <HAL_ADC_ConfigChannel+0xa2>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001c58:	6804      	ldr	r4, [r0, #0]
 8001c5a:	68e0      	ldr	r0, [r4, #12]
 8001c5c:	b292      	uxth	r2, r2
 8001c5e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001c62:	3a1e      	subs	r2, #30
 8001c64:	f04f 0c07 	mov.w	ip, #7
 8001c68:	fa0c f202 	lsl.w	r2, ip, r2
 8001c6c:	ea20 0202 	bic.w	r2, r0, r2
 8001c70:	60e2      	str	r2, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001c72:	681c      	ldr	r4, [r3, #0]
 8001c74:	68e0      	ldr	r0, [r4, #12]
 8001c76:	880a      	ldrh	r2, [r1, #0]
 8001c78:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001c7c:	3a1e      	subs	r2, #30
 8001c7e:	688d      	ldr	r5, [r1, #8]
 8001c80:	fa05 f202 	lsl.w	r2, r5, r2
 8001c84:	4302      	orrs	r2, r0
 8001c86:	60e2      	str	r2, [r4, #12]
  if (sConfig->Rank < 7U)
 8001c88:	684a      	ldr	r2, [r1, #4]
 8001c8a:	2a06      	cmp	r2, #6
 8001c8c:	d83c      	bhi.n	8001d08 <HAL_ADC_ConfigChannel+0xd0>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001c8e:	681c      	ldr	r4, [r3, #0]
 8001c90:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001c92:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001c96:	3a05      	subs	r2, #5
 8001c98:	f04f 0c1f 	mov.w	ip, #31
 8001c9c:	fa0c f202 	lsl.w	r2, ip, r2
 8001ca0:	ea20 0202 	bic.w	r2, r0, r2
 8001ca4:	6362      	str	r2, [r4, #52]	@ 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ca6:	681c      	ldr	r4, [r3, #0]
 8001ca8:	6b60      	ldr	r0, [r4, #52]	@ 0x34
 8001caa:	684a      	ldr	r2, [r1, #4]
 8001cac:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001cb0:	3a05      	subs	r2, #5
 8001cb2:	f8b1 c000 	ldrh.w	ip, [r1]
 8001cb6:	fa0c f202 	lsl.w	r2, ip, r2
 8001cba:	4302      	orrs	r2, r0
 8001cbc:	6362      	str	r2, [r4, #52]	@ 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001cbe:	6818      	ldr	r0, [r3, #0]
 8001cc0:	4a43      	ldr	r2, [pc, #268]	@ (8001dd0 <HAL_ADC_ConfigChannel+0x198>)
 8001cc2:	4290      	cmp	r0, r2
 8001cc4:	d050      	beq.n	8001d68 <HAL_ADC_ConfigChannel+0x130>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001cc6:	6818      	ldr	r0, [r3, #0]
 8001cc8:	4a41      	ldr	r2, [pc, #260]	@ (8001dd0 <HAL_ADC_ConfigChannel+0x198>)
 8001cca:	4290      	cmp	r0, r2
 8001ccc:	d059      	beq.n	8001d82 <HAL_ADC_ConfigChannel+0x14a>
  __HAL_UNLOCK(hadc);
 8001cce:	2000      	movs	r0, #0
 8001cd0:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c
}
 8001cd4:	b002      	add	sp, #8
 8001cd6:	bc30      	pop	{r4, r5}
 8001cd8:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001cda:	6804      	ldr	r4, [r0, #0]
 8001cdc:	6920      	ldr	r0, [r4, #16]
 8001cde:	b292      	uxth	r2, r2
 8001ce0:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001ce4:	f04f 0c07 	mov.w	ip, #7
 8001ce8:	fa0c f202 	lsl.w	r2, ip, r2
 8001cec:	ea20 0202 	bic.w	r2, r0, r2
 8001cf0:	6122      	str	r2, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001cf2:	681c      	ldr	r4, [r3, #0]
 8001cf4:	6920      	ldr	r0, [r4, #16]
 8001cf6:	880a      	ldrh	r2, [r1, #0]
 8001cf8:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8001cfc:	688d      	ldr	r5, [r1, #8]
 8001cfe:	fa05 f202 	lsl.w	r2, r5, r2
 8001d02:	4302      	orrs	r2, r0
 8001d04:	6122      	str	r2, [r4, #16]
 8001d06:	e7bf      	b.n	8001c88 <HAL_ADC_ConfigChannel+0x50>
  else if (sConfig->Rank < 13U)
 8001d08:	2a0c      	cmp	r2, #12
 8001d0a:	d816      	bhi.n	8001d3a <HAL_ADC_ConfigChannel+0x102>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001d0c:	681d      	ldr	r5, [r3, #0]
 8001d0e:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001d10:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001d14:	3a23      	subs	r2, #35	@ 0x23
 8001d16:	241f      	movs	r4, #31
 8001d18:	fa04 f202 	lsl.w	r2, r4, r2
 8001d1c:	ea20 0202 	bic.w	r2, r0, r2
 8001d20:	632a      	str	r2, [r5, #48]	@ 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001d22:	681d      	ldr	r5, [r3, #0]
 8001d24:	6b28      	ldr	r0, [r5, #48]	@ 0x30
 8001d26:	684a      	ldr	r2, [r1, #4]
 8001d28:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001d2c:	3a23      	subs	r2, #35	@ 0x23
 8001d2e:	880c      	ldrh	r4, [r1, #0]
 8001d30:	fa04 f202 	lsl.w	r2, r4, r2
 8001d34:	4302      	orrs	r2, r0
 8001d36:	632a      	str	r2, [r5, #48]	@ 0x30
 8001d38:	e7c1      	b.n	8001cbe <HAL_ADC_ConfigChannel+0x86>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001d3a:	681d      	ldr	r5, [r3, #0]
 8001d3c:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001d3e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001d42:	3a41      	subs	r2, #65	@ 0x41
 8001d44:	241f      	movs	r4, #31
 8001d46:	fa04 f202 	lsl.w	r2, r4, r2
 8001d4a:	ea20 0202 	bic.w	r2, r0, r2
 8001d4e:	62ea      	str	r2, [r5, #44]	@ 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001d50:	681d      	ldr	r5, [r3, #0]
 8001d52:	6ae8      	ldr	r0, [r5, #44]	@ 0x2c
 8001d54:	684a      	ldr	r2, [r1, #4]
 8001d56:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001d5a:	3a41      	subs	r2, #65	@ 0x41
 8001d5c:	880c      	ldrh	r4, [r1, #0]
 8001d5e:	fa04 f202 	lsl.w	r2, r4, r2
 8001d62:	4302      	orrs	r2, r0
 8001d64:	62ea      	str	r2, [r5, #44]	@ 0x2c
 8001d66:	e7aa      	b.n	8001cbe <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001d68:	680a      	ldr	r2, [r1, #0]
 8001d6a:	2a12      	cmp	r2, #18
 8001d6c:	d1ab      	bne.n	8001cc6 <HAL_ADC_ConfigChannel+0x8e>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001d6e:	4a19      	ldr	r2, [pc, #100]	@ (8001dd4 <HAL_ADC_ConfigChannel+0x19c>)
 8001d70:	6850      	ldr	r0, [r2, #4]
 8001d72:	f420 0000 	bic.w	r0, r0, #8388608	@ 0x800000
 8001d76:	6050      	str	r0, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001d78:	6850      	ldr	r0, [r2, #4]
 8001d7a:	f440 0080 	orr.w	r0, r0, #4194304	@ 0x400000
 8001d7e:	6050      	str	r0, [r2, #4]
 8001d80:	e7a1      	b.n	8001cc6 <HAL_ADC_ConfigChannel+0x8e>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001d82:	680a      	ldr	r2, [r1, #0]
 8001d84:	4814      	ldr	r0, [pc, #80]	@ (8001dd8 <HAL_ADC_ConfigChannel+0x1a0>)
 8001d86:	4282      	cmp	r2, r0
 8001d88:	d001      	beq.n	8001d8e <HAL_ADC_ConfigChannel+0x156>
 8001d8a:	2a11      	cmp	r2, #17
 8001d8c:	d19f      	bne.n	8001cce <HAL_ADC_ConfigChannel+0x96>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001d8e:	4a11      	ldr	r2, [pc, #68]	@ (8001dd4 <HAL_ADC_ConfigChannel+0x19c>)
 8001d90:	6850      	ldr	r0, [r2, #4]
 8001d92:	f420 0080 	bic.w	r0, r0, #4194304	@ 0x400000
 8001d96:	6050      	str	r0, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001d98:	6850      	ldr	r0, [r2, #4]
 8001d9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8001d9e:	6050      	str	r0, [r2, #4]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001da0:	6809      	ldr	r1, [r1, #0]
 8001da2:	4a0d      	ldr	r2, [pc, #52]	@ (8001dd8 <HAL_ADC_ConfigChannel+0x1a0>)
 8001da4:	4291      	cmp	r1, r2
 8001da6:	d192      	bne.n	8001cce <HAL_ADC_ConfigChannel+0x96>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001da8:	4a0c      	ldr	r2, [pc, #48]	@ (8001ddc <HAL_ADC_ConfigChannel+0x1a4>)
 8001daa:	6812      	ldr	r2, [r2, #0]
 8001dac:	490c      	ldr	r1, [pc, #48]	@ (8001de0 <HAL_ADC_ConfigChannel+0x1a8>)
 8001dae:	fba1 1202 	umull	r1, r2, r1, r2
 8001db2:	0c92      	lsrs	r2, r2, #18
 8001db4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8001db8:	0052      	lsls	r2, r2, #1
 8001dba:	9201      	str	r2, [sp, #4]
      while (counter != 0U)
 8001dbc:	9a01      	ldr	r2, [sp, #4]
 8001dbe:	2a00      	cmp	r2, #0
 8001dc0:	d085      	beq.n	8001cce <HAL_ADC_ConfigChannel+0x96>
        counter--;
 8001dc2:	9a01      	ldr	r2, [sp, #4]
 8001dc4:	3a01      	subs	r2, #1
 8001dc6:	9201      	str	r2, [sp, #4]
 8001dc8:	e7f8      	b.n	8001dbc <HAL_ADC_ConfigChannel+0x184>
  __HAL_LOCK(hadc);
 8001dca:	2002      	movs	r0, #2
 8001dcc:	e782      	b.n	8001cd4 <HAL_ADC_ConfigChannel+0x9c>
 8001dce:	bf00      	nop
 8001dd0:	40012000 	.word	0x40012000
 8001dd4:	40012300 	.word	0x40012300
 8001dd8:	10000012 	.word	0x10000012
 8001ddc:	20000000 	.word	0x20000000
 8001de0:	431bde83 	.word	0x431bde83

08001de4 <__NVIC_EnableIRQ>:
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
 8001de4:	2800      	cmp	r0, #0
 8001de6:	db07      	blt.n	8001df8 <__NVIC_EnableIRQ+0x14>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001de8:	f000 021f 	and.w	r2, r0, #31
 8001dec:	0940      	lsrs	r0, r0, #5
 8001dee:	2301      	movs	r3, #1
 8001df0:	4093      	lsls	r3, r2
 8001df2:	4a02      	ldr	r2, [pc, #8]	@ (8001dfc <__NVIC_EnableIRQ+0x18>)
 8001df4:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	e000e100 	.word	0xe000e100

08001e00 <__NVIC_SetPriority>:
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 8001e00:	2800      	cmp	r0, #0
 8001e02:	db08      	blt.n	8001e16 <__NVIC_SetPriority+0x16>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e04:	0109      	lsls	r1, r1, #4
 8001e06:	b2c9      	uxtb	r1, r1
 8001e08:	f100 4060 	add.w	r0, r0, #3758096384	@ 0xe0000000
 8001e0c:	f500 4061 	add.w	r0, r0, #57600	@ 0xe100
 8001e10:	f880 1300 	strb.w	r1, [r0, #768]	@ 0x300
 8001e14:	4770      	bx	lr
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e16:	f000 000f 	and.w	r0, r0, #15
 8001e1a:	0109      	lsls	r1, r1, #4
 8001e1c:	b2c9      	uxtb	r1, r1
 8001e1e:	4b01      	ldr	r3, [pc, #4]	@ (8001e24 <__NVIC_SetPriority+0x24>)
 8001e20:	5419      	strb	r1, [r3, r0]
  }
}
 8001e22:	4770      	bx	lr
 8001e24:	e000ed14 	.word	0xe000ed14

08001e28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e28:	b500      	push	{lr}
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e2a:	f000 0007 	and.w	r0, r0, #7
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e2e:	f1c0 0c07 	rsb	ip, r0, #7
 8001e32:	f1bc 0f04 	cmp.w	ip, #4
 8001e36:	bf28      	it	cs
 8001e38:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e3c:	1d03      	adds	r3, r0, #4
 8001e3e:	2b06      	cmp	r3, #6
 8001e40:	d90f      	bls.n	8001e62 <NVIC_EncodePriority+0x3a>
 8001e42:	1ec3      	subs	r3, r0, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e44:	f04f 3eff 	mov.w	lr, #4294967295
 8001e48:	fa0e f00c 	lsl.w	r0, lr, ip
 8001e4c:	ea21 0100 	bic.w	r1, r1, r0
 8001e50:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e52:	fa0e fe03 	lsl.w	lr, lr, r3
 8001e56:	ea22 020e 	bic.w	r2, r2, lr
         );
}
 8001e5a:	ea41 0002 	orr.w	r0, r1, r2
 8001e5e:	f85d fb04 	ldr.w	pc, [sp], #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e62:	2300      	movs	r3, #0
 8001e64:	e7ee      	b.n	8001e44 <NVIC_EncodePriority+0x1c>
	...

08001e68 <HAL_NVIC_SetPriorityGrouping>:
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e68:	4a07      	ldr	r2, [pc, #28]	@ (8001e88 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001e6a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e6c:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001e70:	041b      	lsls	r3, r3, #16
 8001e72:	0c1b      	lsrs	r3, r3, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e74:	0200      	lsls	r0, r0, #8
 8001e76:	f400 60e0 	and.w	r0, r0, #1792	@ 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e7a:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 8001e7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
  SCB->AIRCR =  reg_value;
 8001e84:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001e86:	4770      	bx	lr
 8001e88:	e000ed00 	.word	0xe000ed00

08001e8c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e8c:	b510      	push	{r4, lr}
 8001e8e:	4604      	mov	r4, r0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e90:	4b05      	ldr	r3, [pc, #20]	@ (8001ea8 <HAL_NVIC_SetPriority+0x1c>)
 8001e92:	68d8      	ldr	r0, [r3, #12]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e94:	f3c0 2002 	ubfx	r0, r0, #8, #3
 8001e98:	f7ff ffc6 	bl	8001e28 <NVIC_EncodePriority>
 8001e9c:	4601      	mov	r1, r0
 8001e9e:	4620      	mov	r0, r4
 8001ea0:	f7ff ffae 	bl	8001e00 <__NVIC_SetPriority>
}
 8001ea4:	bd10      	pop	{r4, pc}
 8001ea6:	bf00      	nop
 8001ea8:	e000ed00 	.word	0xe000ed00

08001eac <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001eac:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eae:	f7ff ff99 	bl	8001de4 <__NVIC_EnableIRQ>
}
 8001eb2:	bd08      	pop	{r3, pc}

08001eb4 <HAL_CRC_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001eb4:	b158      	cbz	r0, 8001ece <HAL_CRC_Init+0x1a>
{
 8001eb6:	b510      	push	{r4, lr}
 8001eb8:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001eba:	7943      	ldrb	r3, [r0, #5]
 8001ebc:	b11b      	cbz	r3, 8001ec6 <HAL_CRC_Init+0x12>
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	7163      	strb	r3, [r4, #5]

  /* Return function status */
  return HAL_OK;
 8001ec2:	2000      	movs	r0, #0
}
 8001ec4:	bd10      	pop	{r4, pc}
    hcrc->Lock = HAL_UNLOCKED;
 8001ec6:	7103      	strb	r3, [r0, #4]
    HAL_CRC_MspInit(hcrc);
 8001ec8:	f7ff f9ee 	bl	80012a8 <HAL_CRC_MspInit>
 8001ecc:	e7f7      	b.n	8001ebe <HAL_CRC_Init+0xa>
    return HAL_ERROR;
 8001ece:	2001      	movs	r0, #1
}
 8001ed0:	4770      	bx	lr

08001ed2 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ed2:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001ed4:	6805      	ldr	r5, [r0, #0]
 8001ed6:	682c      	ldr	r4, [r5, #0]
 8001ed8:	f424 2480 	bic.w	r4, r4, #262144	@ 0x40000
 8001edc:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001ede:	6804      	ldr	r4, [r0, #0]
 8001ee0:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ee2:	6883      	ldr	r3, [r0, #8]
 8001ee4:	2b40      	cmp	r3, #64	@ 0x40
 8001ee6:	d005      	beq.n	8001ef4 <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 8001ee8:	6803      	ldr	r3, [r0, #0]
 8001eea:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 8001eec:	6803      	ldr	r3, [r0, #0]
 8001eee:	60da      	str	r2, [r3, #12]
  }
}
 8001ef0:	bc30      	pop	{r4, r5}
 8001ef2:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 8001ef4:	6803      	ldr	r3, [r0, #0]
 8001ef6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 8001ef8:	6803      	ldr	r3, [r0, #0]
 8001efa:	60d9      	str	r1, [r3, #12]
 8001efc:	e7f8      	b.n	8001ef0 <DMA_SetConfig+0x1e>
	...

08001f00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001f00:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001f02:	6803      	ldr	r3, [r0, #0]
 8001f04:	b2d9      	uxtb	r1, r3
 8001f06:	3910      	subs	r1, #16
 8001f08:	4a0c      	ldr	r2, [pc, #48]	@ (8001f3c <DMA_CalcBaseAndBitshift+0x3c>)
 8001f0a:	fba2 4201 	umull	r4, r2, r2, r1
 8001f0e:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001f10:	4c0b      	ldr	r4, [pc, #44]	@ (8001f40 <DMA_CalcBaseAndBitshift+0x40>)
 8001f12:	5ca2      	ldrb	r2, [r4, r2]
 8001f14:	65c2      	str	r2, [r0, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001f16:	295f      	cmp	r1, #95	@ 0x5f
 8001f18:	d909      	bls.n	8001f2e <DMA_CalcBaseAndBitshift+0x2e>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001f1a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001f1e:	f023 0303 	bic.w	r3, r3, #3
 8001f22:	3304      	adds	r3, #4
 8001f24:	6583      	str	r3, [r0, #88]	@ 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 8001f26:	6d80      	ldr	r0, [r0, #88]	@ 0x58
 8001f28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001f2c:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001f2e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001f32:	f023 0303 	bic.w	r3, r3, #3
 8001f36:	6583      	str	r3, [r0, #88]	@ 0x58
 8001f38:	e7f5      	b.n	8001f26 <DMA_CalcBaseAndBitshift+0x26>
 8001f3a:	bf00      	nop
 8001f3c:	aaaaaaab 	.word	0xaaaaaaab
 8001f40:	080042c0 	.word	0x080042c0

08001f44 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001f44:	6a83      	ldr	r3, [r0, #40]	@ 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001f46:	6982      	ldr	r2, [r0, #24]
 8001f48:	b992      	cbnz	r2, 8001f70 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 8001f4a:	2b01      	cmp	r3, #1
 8001f4c:	d00a      	beq.n	8001f64 <DMA_CheckFifoParam+0x20>
 8001f4e:	2b02      	cmp	r3, #2
 8001f50:	d002      	beq.n	8001f58 <DMA_CheckFifoParam+0x14>
 8001f52:	b10b      	cbz	r3, 8001f58 <DMA_CheckFifoParam+0x14>
 8001f54:	2000      	movs	r0, #0
 8001f56:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f58:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001f5a:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001f5e:	d128      	bne.n	8001fb2 <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8001f60:	2000      	movs	r0, #0
 8001f62:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f64:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001f66:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001f6a:	d024      	beq.n	8001fb6 <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8001f6c:	2000      	movs	r0, #0
 8001f6e:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f70:	f5b2 5f00 	cmp.w	r2, #8192	@ 0x2000
 8001f74:	d009      	beq.n	8001f8a <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001f76:	2b02      	cmp	r3, #2
 8001f78:	d925      	bls.n	8001fc6 <DMA_CheckFifoParam+0x82>
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	d125      	bne.n	8001fca <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f7e:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001f80:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001f84:	d123      	bne.n	8001fce <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8001f86:	2000      	movs	r0, #0
 8001f88:	4770      	bx	lr
    switch (tmp)
 8001f8a:	2b03      	cmp	r3, #3
 8001f8c:	d803      	bhi.n	8001f96 <DMA_CheckFifoParam+0x52>
 8001f8e:	e8df f003 	tbb	[pc, r3]
 8001f92:	0414      	.short	0x0414
 8001f94:	0a14      	.short	0x0a14
 8001f96:	2000      	movs	r0, #0
 8001f98:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f9a:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001f9c:	f013 7f80 	tst.w	r3, #16777216	@ 0x1000000
 8001fa0:	d10d      	bne.n	8001fbe <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8001fa2:	2000      	movs	r0, #0
 8001fa4:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fa6:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
 8001fa8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001fac:	d009      	beq.n	8001fc2 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8001fae:	2000      	movs	r0, #0
 8001fb0:	4770      	bx	lr
        status = HAL_ERROR;
 8001fb2:	2001      	movs	r0, #1
 8001fb4:	4770      	bx	lr
        status = HAL_ERROR;
 8001fb6:	2001      	movs	r0, #1
 8001fb8:	4770      	bx	lr
      status = HAL_ERROR;
 8001fba:	2001      	movs	r0, #1
 8001fbc:	4770      	bx	lr
        status = HAL_ERROR;
 8001fbe:	2001      	movs	r0, #1
 8001fc0:	4770      	bx	lr
        status = HAL_ERROR;
 8001fc2:	2001      	movs	r0, #1
 8001fc4:	4770      	bx	lr
      status = HAL_ERROR;
 8001fc6:	2001      	movs	r0, #1
 8001fc8:	4770      	bx	lr
    switch (tmp)
 8001fca:	2000      	movs	r0, #0
 8001fcc:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8001fce:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001fd0:	4770      	bx	lr
	...

08001fd4 <HAL_DMA_Init>:
{
 8001fd4:	b570      	push	{r4, r5, r6, lr}
 8001fd6:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001fd8:	f7ff fc48 	bl	800186c <HAL_GetTick>
  if(hdma == NULL)
 8001fdc:	2c00      	cmp	r4, #0
 8001fde:	d05b      	beq.n	8002098 <HAL_DMA_Init+0xc4>
 8001fe0:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001fe2:	2302      	movs	r3, #2
 8001fe4:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  __HAL_UNLOCK(hdma);
 8001fe8:	2300      	movs	r3, #0
 8001fea:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
  __HAL_DMA_DISABLE(hdma);
 8001fee:	6822      	ldr	r2, [r4, #0]
 8001ff0:	6813      	ldr	r3, [r2, #0]
 8001ff2:	f023 0301 	bic.w	r3, r3, #1
 8001ff6:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ff8:	6823      	ldr	r3, [r4, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	f012 0f01 	tst.w	r2, #1
 8002000:	d00a      	beq.n	8002018 <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002002:	f7ff fc33 	bl	800186c <HAL_GetTick>
 8002006:	1b43      	subs	r3, r0, r5
 8002008:	2b05      	cmp	r3, #5
 800200a:	d9f5      	bls.n	8001ff8 <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800200c:	2320      	movs	r3, #32
 800200e:	6563      	str	r3, [r4, #84]	@ 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002010:	2003      	movs	r0, #3
 8002012:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
}
 8002016:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 8002018:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800201a:	4920      	ldr	r1, [pc, #128]	@ (800209c <HAL_DMA_Init+0xc8>)
 800201c:	4011      	ands	r1, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800201e:	6862      	ldr	r2, [r4, #4]
 8002020:	68a0      	ldr	r0, [r4, #8]
 8002022:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002024:	68e0      	ldr	r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002026:	4302      	orrs	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002028:	6920      	ldr	r0, [r4, #16]
 800202a:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800202c:	6960      	ldr	r0, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800202e:	4302      	orrs	r2, r0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002030:	69a0      	ldr	r0, [r4, #24]
 8002032:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002034:	69e0      	ldr	r0, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002036:	4302      	orrs	r2, r0
          hdma->Init.Mode                | hdma->Init.Priority;
 8002038:	6a20      	ldr	r0, [r4, #32]
 800203a:	4302      	orrs	r2, r0
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800203c:	430a      	orrs	r2, r1
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800203e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8002040:	2904      	cmp	r1, #4
 8002042:	d01e      	beq.n	8002082 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 8002044:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 8002046:	6826      	ldr	r6, [r4, #0]
 8002048:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800204a:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 800204e:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002050:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002052:	2b04      	cmp	r3, #4
 8002054:	d107      	bne.n	8002066 <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8002056:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8002058:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800205a:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800205c:	b11b      	cbz	r3, 8002066 <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800205e:	4620      	mov	r0, r4
 8002060:	f7ff ff70 	bl	8001f44 <DMA_CheckFifoParam>
 8002064:	b990      	cbnz	r0, 800208c <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8002066:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002068:	4620      	mov	r0, r4
 800206a:	f7ff ff49 	bl	8001f00 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800206e:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002070:	233f      	movs	r3, #63	@ 0x3f
 8002072:	4093      	lsls	r3, r2
 8002074:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002076:	2000      	movs	r0, #0
 8002078:	6560      	str	r0, [r4, #84]	@ 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800207a:	2301      	movs	r3, #1
 800207c:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
  return HAL_OK;
 8002080:	e7c9      	b.n	8002016 <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002082:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8002084:	6b20      	ldr	r0, [r4, #48]	@ 0x30
 8002086:	4301      	orrs	r1, r0
 8002088:	430a      	orrs	r2, r1
 800208a:	e7db      	b.n	8002044 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800208c:	2340      	movs	r3, #64	@ 0x40
 800208e:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8002090:	2001      	movs	r0, #1
 8002092:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        return HAL_ERROR; 
 8002096:	e7be      	b.n	8002016 <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8002098:	2001      	movs	r0, #1
 800209a:	e7bc      	b.n	8002016 <HAL_DMA_Init+0x42>
 800209c:	f010803f 	.word	0xf010803f

080020a0 <HAL_DMA_Start_IT>:
{
 80020a0:	b538      	push	{r3, r4, r5, lr}
 80020a2:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020a4:	6d85      	ldr	r5, [r0, #88]	@ 0x58
  __HAL_LOCK(hdma);
 80020a6:	f890 0034 	ldrb.w	r0, [r0, #52]	@ 0x34
 80020aa:	2801      	cmp	r0, #1
 80020ac:	d02b      	beq.n	8002106 <HAL_DMA_Start_IT+0x66>
 80020ae:	2001      	movs	r0, #1
 80020b0:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 80020b4:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
 80020b8:	b2c0      	uxtb	r0, r0
 80020ba:	2801      	cmp	r0, #1
 80020bc:	d004      	beq.n	80020c8 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 80020be:	2300      	movs	r3, #0
 80020c0:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    status = HAL_BUSY;
 80020c4:	2002      	movs	r0, #2
}
 80020c6:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 80020c8:	2002      	movs	r0, #2
 80020ca:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020ce:	2000      	movs	r0, #0
 80020d0:	6560      	str	r0, [r4, #84]	@ 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020d2:	4620      	mov	r0, r4
 80020d4:	f7ff fefd 	bl	8001ed2 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020d8:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80020da:	233f      	movs	r3, #63	@ 0x3f
 80020dc:	4093      	lsls	r3, r2
 80020de:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020e0:	6822      	ldr	r2, [r4, #0]
 80020e2:	6813      	ldr	r3, [r2, #0]
 80020e4:	f043 0316 	orr.w	r3, r3, #22
 80020e8:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 80020ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80020ec:	b123      	cbz	r3, 80020f8 <HAL_DMA_Start_IT+0x58>
      hdma->Instance->CR  |= DMA_IT_HT;
 80020ee:	6822      	ldr	r2, [r4, #0]
 80020f0:	6813      	ldr	r3, [r2, #0]
 80020f2:	f043 0308 	orr.w	r3, r3, #8
 80020f6:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 80020f8:	6822      	ldr	r2, [r4, #0]
 80020fa:	6813      	ldr	r3, [r2, #0]
 80020fc:	f043 0301 	orr.w	r3, r3, #1
 8002100:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002102:	2000      	movs	r0, #0
 8002104:	e7df      	b.n	80020c6 <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 8002106:	2002      	movs	r0, #2
 8002108:	e7dd      	b.n	80020c6 <HAL_DMA_Start_IT+0x26>

0800210a <HAL_DMA_Abort>:
{
 800210a:	b570      	push	{r4, r5, r6, lr}
 800210c:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800210e:	6d86      	ldr	r6, [r0, #88]	@ 0x58
  uint32_t tickstart = HAL_GetTick();
 8002110:	f7ff fbac 	bl	800186c <HAL_GetTick>
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002114:	f894 3035 	ldrb.w	r3, [r4, #53]	@ 0x35
 8002118:	b2db      	uxtb	r3, r3
 800211a:	2b02      	cmp	r3, #2
 800211c:	d006      	beq.n	800212c <HAL_DMA_Abort+0x22>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800211e:	2380      	movs	r3, #128	@ 0x80
 8002120:	6563      	str	r3, [r4, #84]	@ 0x54
    __HAL_UNLOCK(hdma);
 8002122:	2300      	movs	r3, #0
 8002124:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
    return HAL_ERROR;
 8002128:	2001      	movs	r0, #1
}
 800212a:	bd70      	pop	{r4, r5, r6, pc}
 800212c:	4605      	mov	r5, r0
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800212e:	6822      	ldr	r2, [r4, #0]
 8002130:	6813      	ldr	r3, [r2, #0]
 8002132:	f023 0316 	bic.w	r3, r3, #22
 8002136:	6013      	str	r3, [r2, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002138:	6822      	ldr	r2, [r4, #0]
 800213a:	6953      	ldr	r3, [r2, #20]
 800213c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002140:	6153      	str	r3, [r2, #20]
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002142:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002144:	b1e3      	cbz	r3, 8002180 <HAL_DMA_Abort+0x76>
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002146:	6822      	ldr	r2, [r4, #0]
 8002148:	6813      	ldr	r3, [r2, #0]
 800214a:	f023 0308 	bic.w	r3, r3, #8
 800214e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8002150:	6822      	ldr	r2, [r4, #0]
 8002152:	6813      	ldr	r3, [r2, #0]
 8002154:	f023 0301 	bic.w	r3, r3, #1
 8002158:	6013      	str	r3, [r2, #0]
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800215a:	6823      	ldr	r3, [r4, #0]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	f013 0f01 	tst.w	r3, #1
 8002162:	d011      	beq.n	8002188 <HAL_DMA_Abort+0x7e>
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002164:	f7ff fb82 	bl	800186c <HAL_GetTick>
 8002168:	1b43      	subs	r3, r0, r5
 800216a:	2b05      	cmp	r3, #5
 800216c:	d9f5      	bls.n	800215a <HAL_DMA_Abort+0x50>
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800216e:	2320      	movs	r3, #32
 8002170:	6563      	str	r3, [r4, #84]	@ 0x54
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002172:	2003      	movs	r0, #3
 8002174:	f884 0035 	strb.w	r0, [r4, #53]	@ 0x35
        __HAL_UNLOCK(hdma);
 8002178:	2300      	movs	r3, #0
 800217a:	f884 3034 	strb.w	r3, [r4, #52]	@ 0x34
        return HAL_TIMEOUT;
 800217e:	e7d4      	b.n	800212a <HAL_DMA_Abort+0x20>
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002180:	6ca3      	ldr	r3, [r4, #72]	@ 0x48
 8002182:	2b00      	cmp	r3, #0
 8002184:	d1df      	bne.n	8002146 <HAL_DMA_Abort+0x3c>
 8002186:	e7e3      	b.n	8002150 <HAL_DMA_Abort+0x46>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002188:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800218a:	233f      	movs	r3, #63	@ 0x3f
 800218c:	4093      	lsls	r3, r2
 800218e:	60b3      	str	r3, [r6, #8]
    hdma->State = HAL_DMA_STATE_READY;
 8002190:	2301      	movs	r3, #1
 8002192:	f884 3035 	strb.w	r3, [r4, #53]	@ 0x35
    __HAL_UNLOCK(hdma);
 8002196:	2000      	movs	r0, #0
 8002198:	f884 0034 	strb.w	r0, [r4, #52]	@ 0x34
  return HAL_OK;
 800219c:	e7c5      	b.n	800212a <HAL_DMA_Abort+0x20>

0800219e <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800219e:	f890 3035 	ldrb.w	r3, [r0, #53]	@ 0x35
 80021a2:	b2db      	uxtb	r3, r3
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d003      	beq.n	80021b0 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80021a8:	2380      	movs	r3, #128	@ 0x80
 80021aa:	6543      	str	r3, [r0, #84]	@ 0x54
    return HAL_ERROR;
 80021ac:	2001      	movs	r0, #1
 80021ae:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 80021b0:	2305      	movs	r3, #5
 80021b2:	f880 3035 	strb.w	r3, [r0, #53]	@ 0x35
    __HAL_DMA_DISABLE(hdma);
 80021b6:	6802      	ldr	r2, [r0, #0]
 80021b8:	6813      	ldr	r3, [r2, #0]
 80021ba:	f023 0301 	bic.w	r3, r3, #1
 80021be:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 80021c0:	2000      	movs	r0, #0
}
 80021c2:	4770      	bx	lr

080021c4 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021c4:	2300      	movs	r3, #0
 80021c6:	2b0f      	cmp	r3, #15
 80021c8:	f200 80f6 	bhi.w	80023b8 <HAL_GPIO_Init+0x1f4>
{
 80021cc:	b570      	push	{r4, r5, r6, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	e066      	b.n	80022a0 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80021d2:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80021d4:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80021d8:	2403      	movs	r4, #3
 80021da:	fa04 f40e 	lsl.w	r4, r4, lr
 80021de:	ea25 0504 	bic.w	r5, r5, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 80021e2:	68cc      	ldr	r4, [r1, #12]
 80021e4:	fa04 f40e 	lsl.w	r4, r4, lr
 80021e8:	432c      	orrs	r4, r5
        GPIOx->OSPEEDR = temp;
 80021ea:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80021ec:	6844      	ldr	r4, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80021ee:	ea24 0402 	bic.w	r4, r4, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80021f2:	684a      	ldr	r2, [r1, #4]
 80021f4:	f3c2 1200 	ubfx	r2, r2, #4, #1
 80021f8:	409a      	lsls	r2, r3
 80021fa:	4322      	orrs	r2, r4
        GPIOx->OTYPER = temp;
 80021fc:	6042      	str	r2, [r0, #4]
 80021fe:	e05d      	b.n	80022bc <HAL_GPIO_Init+0xf8>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002200:	08dc      	lsrs	r4, r3, #3
 8002202:	3408      	adds	r4, #8
 8002204:	f850 2024 	ldr.w	r2, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002208:	f003 0507 	and.w	r5, r3, #7
 800220c:	00ad      	lsls	r5, r5, #2
 800220e:	f04f 0e0f 	mov.w	lr, #15
 8002212:	fa0e fe05 	lsl.w	lr, lr, r5
 8002216:	ea22 0e0e 	bic.w	lr, r2, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800221a:	690a      	ldr	r2, [r1, #16]
 800221c:	40aa      	lsls	r2, r5
 800221e:	ea42 020e 	orr.w	r2, r2, lr
        GPIOx->AFR[position >> 3U] = temp;
 8002222:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8002226:	e05d      	b.n	80022e4 <HAL_GPIO_Init+0x120>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002228:	2209      	movs	r2, #9
 800222a:	e000      	b.n	800222e <HAL_GPIO_Init+0x6a>
 800222c:	2200      	movs	r2, #0
 800222e:	fa02 f20e 	lsl.w	r2, r2, lr
 8002232:	432a      	orrs	r2, r5
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002234:	3402      	adds	r4, #2
 8002236:	4d61      	ldr	r5, [pc, #388]	@ (80023bc <HAL_GPIO_Init+0x1f8>)
 8002238:	f845 2024 	str.w	r2, [r5, r4, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800223c:	4a60      	ldr	r2, [pc, #384]	@ (80023c0 <HAL_GPIO_Init+0x1fc>)
 800223e:	6894      	ldr	r4, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
 8002240:	ea6f 020c 	mvn.w	r2, ip
 8002244:	ea24 050c 	bic.w	r5, r4, ip
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002248:	684e      	ldr	r6, [r1, #4]
 800224a:	f416 1f80 	tst.w	r6, #1048576	@ 0x100000
 800224e:	d001      	beq.n	8002254 <HAL_GPIO_Init+0x90>
        {
          temp |= iocurrent;
 8002250:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->RTSR = temp;
 8002254:	4c5a      	ldr	r4, [pc, #360]	@ (80023c0 <HAL_GPIO_Init+0x1fc>)
 8002256:	60a5      	str	r5, [r4, #8]

        temp = EXTI->FTSR;
 8002258:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 800225a:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800225e:	684e      	ldr	r6, [r1, #4]
 8002260:	f416 1f00 	tst.w	r6, #2097152	@ 0x200000
 8002264:	d001      	beq.n	800226a <HAL_GPIO_Init+0xa6>
        {
          temp |= iocurrent;
 8002266:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->FTSR = temp;
 800226a:	4c55      	ldr	r4, [pc, #340]	@ (80023c0 <HAL_GPIO_Init+0x1fc>)
 800226c:	60e5      	str	r5, [r4, #12]

        temp = EXTI->EMR;
 800226e:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8002270:	ea02 0504 	and.w	r5, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002274:	684e      	ldr	r6, [r1, #4]
 8002276:	f416 3f00 	tst.w	r6, #131072	@ 0x20000
 800227a:	d001      	beq.n	8002280 <HAL_GPIO_Init+0xbc>
        {
          temp |= iocurrent;
 800227c:	ea4c 0504 	orr.w	r5, ip, r4
        }
        EXTI->EMR = temp;
 8002280:	4c4f      	ldr	r4, [pc, #316]	@ (80023c0 <HAL_GPIO_Init+0x1fc>)
 8002282:	6065      	str	r5, [r4, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002284:	6824      	ldr	r4, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8002286:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002288:	684d      	ldr	r5, [r1, #4]
 800228a:	f415 3f80 	tst.w	r5, #65536	@ 0x10000
 800228e:	d001      	beq.n	8002294 <HAL_GPIO_Init+0xd0>
        {
          temp |= iocurrent;
 8002290:	ea4c 0204 	orr.w	r2, ip, r4
        }
        EXTI->IMR = temp;
 8002294:	4c4a      	ldr	r4, [pc, #296]	@ (80023c0 <HAL_GPIO_Init+0x1fc>)
 8002296:	6022      	str	r2, [r4, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002298:	3301      	adds	r3, #1
 800229a:	2b0f      	cmp	r3, #15
 800229c:	f200 808a 	bhi.w	80023b4 <HAL_GPIO_Init+0x1f0>
    ioposition = 0x01U << position;
 80022a0:	2201      	movs	r2, #1
 80022a2:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80022a4:	680c      	ldr	r4, [r1, #0]
 80022a6:	ea04 0c02 	and.w	ip, r4, r2
    if(iocurrent == ioposition)
 80022aa:	ea32 0404 	bics.w	r4, r2, r4
 80022ae:	d1f3      	bne.n	8002298 <HAL_GPIO_Init+0xd4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022b0:	684c      	ldr	r4, [r1, #4]
 80022b2:	f004 0403 	and.w	r4, r4, #3
 80022b6:	3c01      	subs	r4, #1
 80022b8:	2c01      	cmp	r4, #1
 80022ba:	d98a      	bls.n	80021d2 <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80022bc:	684a      	ldr	r2, [r1, #4]
 80022be:	f002 0203 	and.w	r2, r2, #3
 80022c2:	2a03      	cmp	r2, #3
 80022c4:	d009      	beq.n	80022da <HAL_GPIO_Init+0x116>
        temp = GPIOx->PUPDR;
 80022c6:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80022c8:	005d      	lsls	r5, r3, #1
 80022ca:	2203      	movs	r2, #3
 80022cc:	40aa      	lsls	r2, r5
 80022ce:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022d2:	688a      	ldr	r2, [r1, #8]
 80022d4:	40aa      	lsls	r2, r5
 80022d6:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 80022d8:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022da:	684a      	ldr	r2, [r1, #4]
 80022dc:	f002 0203 	and.w	r2, r2, #3
 80022e0:	2a02      	cmp	r2, #2
 80022e2:	d08d      	beq.n	8002200 <HAL_GPIO_Init+0x3c>
      temp = GPIOx->MODER;
 80022e4:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80022e6:	ea4f 0e43 	mov.w	lr, r3, lsl #1
 80022ea:	2203      	movs	r2, #3
 80022ec:	fa02 f20e 	lsl.w	r2, r2, lr
 80022f0:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80022f4:	684a      	ldr	r2, [r1, #4]
 80022f6:	f002 0203 	and.w	r2, r2, #3
 80022fa:	fa02 f20e 	lsl.w	r2, r2, lr
 80022fe:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8002300:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002302:	684a      	ldr	r2, [r1, #4]
 8002304:	f412 3f40 	tst.w	r2, #196608	@ 0x30000
 8002308:	d0c6      	beq.n	8002298 <HAL_GPIO_Init+0xd4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800230a:	2200      	movs	r2, #0
 800230c:	9201      	str	r2, [sp, #4]
 800230e:	4a2d      	ldr	r2, [pc, #180]	@ (80023c4 <HAL_GPIO_Init+0x200>)
 8002310:	6c54      	ldr	r4, [r2, #68]	@ 0x44
 8002312:	f444 4480 	orr.w	r4, r4, #16384	@ 0x4000
 8002316:	6454      	str	r4, [r2, #68]	@ 0x44
 8002318:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800231a:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 800231e:	9201      	str	r2, [sp, #4]
 8002320:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8002322:	089c      	lsrs	r4, r3, #2
 8002324:	1ca5      	adds	r5, r4, #2
 8002326:	4a25      	ldr	r2, [pc, #148]	@ (80023bc <HAL_GPIO_Init+0x1f8>)
 8002328:	f852 5025 	ldr.w	r5, [r2, r5, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800232c:	f003 0e03 	and.w	lr, r3, #3
 8002330:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8002334:	220f      	movs	r2, #15
 8002336:	fa02 f20e 	lsl.w	r2, r2, lr
 800233a:	ea25 0502 	bic.w	r5, r5, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800233e:	4a22      	ldr	r2, [pc, #136]	@ (80023c8 <HAL_GPIO_Init+0x204>)
 8002340:	4290      	cmp	r0, r2
 8002342:	f43f af73 	beq.w	800222c <HAL_GPIO_Init+0x68>
 8002346:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800234a:	4290      	cmp	r0, r2
 800234c:	d022      	beq.n	8002394 <HAL_GPIO_Init+0x1d0>
 800234e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002352:	4290      	cmp	r0, r2
 8002354:	d020      	beq.n	8002398 <HAL_GPIO_Init+0x1d4>
 8002356:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800235a:	4290      	cmp	r0, r2
 800235c:	d01e      	beq.n	800239c <HAL_GPIO_Init+0x1d8>
 800235e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002362:	4290      	cmp	r0, r2
 8002364:	d01c      	beq.n	80023a0 <HAL_GPIO_Init+0x1dc>
 8002366:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800236a:	4290      	cmp	r0, r2
 800236c:	d01a      	beq.n	80023a4 <HAL_GPIO_Init+0x1e0>
 800236e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002372:	4290      	cmp	r0, r2
 8002374:	d018      	beq.n	80023a8 <HAL_GPIO_Init+0x1e4>
 8002376:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800237a:	4290      	cmp	r0, r2
 800237c:	d016      	beq.n	80023ac <HAL_GPIO_Init+0x1e8>
 800237e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002382:	4290      	cmp	r0, r2
 8002384:	d014      	beq.n	80023b0 <HAL_GPIO_Init+0x1ec>
 8002386:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800238a:	4290      	cmp	r0, r2
 800238c:	f43f af4c 	beq.w	8002228 <HAL_GPIO_Init+0x64>
 8002390:	220a      	movs	r2, #10
 8002392:	e74c      	b.n	800222e <HAL_GPIO_Init+0x6a>
 8002394:	2201      	movs	r2, #1
 8002396:	e74a      	b.n	800222e <HAL_GPIO_Init+0x6a>
 8002398:	2202      	movs	r2, #2
 800239a:	e748      	b.n	800222e <HAL_GPIO_Init+0x6a>
 800239c:	2203      	movs	r2, #3
 800239e:	e746      	b.n	800222e <HAL_GPIO_Init+0x6a>
 80023a0:	2204      	movs	r2, #4
 80023a2:	e744      	b.n	800222e <HAL_GPIO_Init+0x6a>
 80023a4:	2205      	movs	r2, #5
 80023a6:	e742      	b.n	800222e <HAL_GPIO_Init+0x6a>
 80023a8:	2206      	movs	r2, #6
 80023aa:	e740      	b.n	800222e <HAL_GPIO_Init+0x6a>
 80023ac:	2207      	movs	r2, #7
 80023ae:	e73e      	b.n	800222e <HAL_GPIO_Init+0x6a>
 80023b0:	2208      	movs	r2, #8
 80023b2:	e73c      	b.n	800222e <HAL_GPIO_Init+0x6a>
      }
    }
  }
}
 80023b4:	b002      	add	sp, #8
 80023b6:	bd70      	pop	{r4, r5, r6, pc}
 80023b8:	4770      	bx	lr
 80023ba:	bf00      	nop
 80023bc:	40013800 	.word	0x40013800
 80023c0:	40013c00 	.word	0x40013c00
 80023c4:	40023800 	.word	0x40023800
 80023c8:	40020000 	.word	0x40020000

080023cc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80023cc:	b10a      	cbz	r2, 80023d2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023ce:	6181      	str	r1, [r0, #24]
 80023d0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80023d2:	0409      	lsls	r1, r1, #16
 80023d4:	6181      	str	r1, [r0, #24]
  }
}
 80023d6:	4770      	bx	lr

080023d8 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80023d8:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80023da:	ea01 0203 	and.w	r2, r1, r3
 80023de:	ea21 0103 	bic.w	r1, r1, r3
 80023e2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80023e6:	6181      	str	r1, [r0, #24]
}
 80023e8:	4770      	bx	lr
	...

080023ec <HAL_I2C_Init>:
{
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023ec:	2800      	cmp	r0, #0
 80023ee:	f000 80cc 	beq.w	800258a <HAL_I2C_Init+0x19e>
{
 80023f2:	b570      	push	{r4, r5, r6, lr}
 80023f4:	4604      	mov	r4, r0
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023f6:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d077      	beq.n	80024ee <HAL_I2C_Init+0x102>
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023fe:	2324      	movs	r3, #36	@ 0x24
 8002400:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002404:	6822      	ldr	r2, [r4, #0]
 8002406:	6813      	ldr	r3, [r2, #0]
 8002408:	f023 0301 	bic.w	r3, r3, #1
 800240c:	6013      	str	r3, [r2, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800240e:	6822      	ldr	r2, [r4, #0]
 8002410:	6813      	ldr	r3, [r2, #0]
 8002412:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002416:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002418:	6822      	ldr	r2, [r4, #0]
 800241a:	6813      	ldr	r3, [r2, #0]
 800241c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002420:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002422:	f000 faff 	bl	8002a24 <HAL_RCC_GetPCLK1Freq>

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002426:	6862      	ldr	r2, [r4, #4]
 8002428:	4b5a      	ldr	r3, [pc, #360]	@ (8002594 <HAL_I2C_Init+0x1a8>)
 800242a:	429a      	cmp	r2, r3
 800242c:	d864      	bhi.n	80024f8 <HAL_I2C_Init+0x10c>
 800242e:	4b5a      	ldr	r3, [pc, #360]	@ (8002598 <HAL_I2C_Init+0x1ac>)
 8002430:	4298      	cmp	r0, r3
 8002432:	bf8c      	ite	hi
 8002434:	2300      	movhi	r3, #0
 8002436:	2301      	movls	r3, #1
 8002438:	2b00      	cmp	r3, #0
 800243a:	f040 80a8 	bne.w	800258e <HAL_I2C_Init+0x1a2>
  {
    return HAL_ERROR;
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800243e:	4957      	ldr	r1, [pc, #348]	@ (800259c <HAL_I2C_Init+0x1b0>)
 8002440:	fba1 3100 	umull	r3, r1, r1, r0
 8002444:	0c8b      	lsrs	r3, r1, #18

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002446:	6825      	ldr	r5, [r4, #0]
 8002448:	686a      	ldr	r2, [r5, #4]
 800244a:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800244e:	ea42 4291 	orr.w	r2, r2, r1, lsr #18
 8002452:	606a      	str	r2, [r5, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002454:	6821      	ldr	r1, [r4, #0]
 8002456:	6a0a      	ldr	r2, [r1, #32]
 8002458:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 800245c:	6866      	ldr	r6, [r4, #4]
 800245e:	4d4d      	ldr	r5, [pc, #308]	@ (8002594 <HAL_I2C_Init+0x1a8>)
 8002460:	42ae      	cmp	r6, r5
 8002462:	d84f      	bhi.n	8002504 <HAL_I2C_Init+0x118>
 8002464:	3301      	adds	r3, #1
 8002466:	4313      	orrs	r3, r2
 8002468:	620b      	str	r3, [r1, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800246a:	6821      	ldr	r1, [r4, #0]
 800246c:	69ca      	ldr	r2, [r1, #28]
 800246e:	f422 424f 	bic.w	r2, r2, #52992	@ 0xcf00
 8002472:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002476:	6865      	ldr	r5, [r4, #4]
 8002478:	4b46      	ldr	r3, [pc, #280]	@ (8002594 <HAL_I2C_Init+0x1a8>)
 800247a:	429d      	cmp	r5, r3
 800247c:	d84c      	bhi.n	8002518 <HAL_I2C_Init+0x12c>
 800247e:	1e43      	subs	r3, r0, #1
 8002480:	006d      	lsls	r5, r5, #1
 8002482:	fbb3 f3f5 	udiv	r3, r3, r5
 8002486:	3301      	adds	r3, #1
 8002488:	f640 70fc 	movw	r0, #4092	@ 0xffc
 800248c:	4203      	tst	r3, r0
 800248e:	d078      	beq.n	8002582 <HAL_I2C_Init+0x196>
 8002490:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002494:	431a      	orrs	r2, r3
 8002496:	61ca      	str	r2, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002498:	6821      	ldr	r1, [r4, #0]
 800249a:	680b      	ldr	r3, [r1, #0]
 800249c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80024a0:	69e2      	ldr	r2, [r4, #28]
 80024a2:	6a20      	ldr	r0, [r4, #32]
 80024a4:	4302      	orrs	r2, r0
 80024a6:	4313      	orrs	r3, r2
 80024a8:	600b      	str	r3, [r1, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80024aa:	6821      	ldr	r1, [r4, #0]
 80024ac:	688b      	ldr	r3, [r1, #8]
 80024ae:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80024b2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80024b6:	6922      	ldr	r2, [r4, #16]
 80024b8:	68e0      	ldr	r0, [r4, #12]
 80024ba:	4302      	orrs	r2, r0
 80024bc:	4313      	orrs	r3, r2
 80024be:	608b      	str	r3, [r1, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80024c0:	6821      	ldr	r1, [r4, #0]
 80024c2:	68cb      	ldr	r3, [r1, #12]
 80024c4:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80024c8:	6962      	ldr	r2, [r4, #20]
 80024ca:	69a0      	ldr	r0, [r4, #24]
 80024cc:	4302      	orrs	r2, r0
 80024ce:	4313      	orrs	r3, r2
 80024d0:	60cb      	str	r3, [r1, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024d2:	6822      	ldr	r2, [r4, #0]
 80024d4:	6813      	ldr	r3, [r2, #0]
 80024d6:	f043 0301 	orr.w	r3, r3, #1
 80024da:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024dc:	2000      	movs	r0, #0
 80024de:	6420      	str	r0, [r4, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80024e0:	2320      	movs	r3, #32
 80024e2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80024e6:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024e8:	f884 003e 	strb.w	r0, [r4, #62]	@ 0x3e

  return HAL_OK;
}
 80024ec:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Lock = HAL_UNLOCKED;
 80024ee:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_I2C_MspInit(hi2c);
 80024f2:	f7fe fef1 	bl	80012d8 <HAL_I2C_MspInit>
 80024f6:	e782      	b.n	80023fe <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80024f8:	4b29      	ldr	r3, [pc, #164]	@ (80025a0 <HAL_I2C_Init+0x1b4>)
 80024fa:	4298      	cmp	r0, r3
 80024fc:	bf8c      	ite	hi
 80024fe:	2300      	movhi	r3, #0
 8002500:	2301      	movls	r3, #1
 8002502:	e799      	b.n	8002438 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002504:	f44f 7596 	mov.w	r5, #300	@ 0x12c
 8002508:	fb05 f303 	mul.w	r3, r5, r3
 800250c:	4d25      	ldr	r5, [pc, #148]	@ (80025a4 <HAL_I2C_Init+0x1b8>)
 800250e:	fba5 5303 	umull	r5, r3, r5, r3
 8002512:	099b      	lsrs	r3, r3, #6
 8002514:	3301      	adds	r3, #1
 8002516:	e7a6      	b.n	8002466 <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002518:	68a6      	ldr	r6, [r4, #8]
 800251a:	b9be      	cbnz	r6, 800254c <HAL_I2C_Init+0x160>
 800251c:	1e43      	subs	r3, r0, #1
 800251e:	eb05 0c45 	add.w	ip, r5, r5, lsl #1
 8002522:	fbb3 f3fc 	udiv	r3, r3, ip
 8002526:	3301      	adds	r3, #1
 8002528:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800252c:	fab3 f383 	clz	r3, r3
 8002530:	095b      	lsrs	r3, r3, #5
 8002532:	bb43      	cbnz	r3, 8002586 <HAL_I2C_Init+0x19a>
 8002534:	b9c6      	cbnz	r6, 8002568 <HAL_I2C_Init+0x17c>
 8002536:	1e43      	subs	r3, r0, #1
 8002538:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800253c:	fbb3 f3f5 	udiv	r3, r3, r5
 8002540:	3301      	adds	r3, #1
 8002542:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002546:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800254a:	e7a3      	b.n	8002494 <HAL_I2C_Init+0xa8>
 800254c:	1e43      	subs	r3, r0, #1
 800254e:	eb05 0c85 	add.w	ip, r5, r5, lsl #2
 8002552:	eb0c 0c8c 	add.w	ip, ip, ip, lsl #2
 8002556:	fbb3 f3fc 	udiv	r3, r3, ip
 800255a:	3301      	adds	r3, #1
 800255c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002560:	fab3 f383 	clz	r3, r3
 8002564:	095b      	lsrs	r3, r3, #5
 8002566:	e7e4      	b.n	8002532 <HAL_I2C_Init+0x146>
 8002568:	1e43      	subs	r3, r0, #1
 800256a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800256e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8002572:	fbb3 f3f5 	udiv	r3, r3, r5
 8002576:	3301      	adds	r3, #1
 8002578:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800257c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002580:	e788      	b.n	8002494 <HAL_I2C_Init+0xa8>
 8002582:	2304      	movs	r3, #4
 8002584:	e786      	b.n	8002494 <HAL_I2C_Init+0xa8>
 8002586:	2301      	movs	r3, #1
 8002588:	e784      	b.n	8002494 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 800258a:	2001      	movs	r0, #1
}
 800258c:	4770      	bx	lr
    return HAL_ERROR;
 800258e:	2001      	movs	r0, #1
 8002590:	e7ac      	b.n	80024ec <HAL_I2C_Init+0x100>
 8002592:	bf00      	nop
 8002594:	000186a0 	.word	0x000186a0
 8002598:	001e847f 	.word	0x001e847f
 800259c:	431bde83 	.word	0x431bde83
 80025a0:	003d08ff 	.word	0x003d08ff
 80025a4:	10624dd3 	.word	0x10624dd3

080025a8 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025a8:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80025ac:	b2db      	uxtb	r3, r3
 80025ae:	2b20      	cmp	r3, #32
 80025b0:	d001      	beq.n	80025b6 <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80025b2:	2002      	movs	r0, #2
  }
}
 80025b4:	4770      	bx	lr
    hi2c->State = HAL_I2C_STATE_BUSY;
 80025b6:	2324      	movs	r3, #36	@ 0x24
 80025b8:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    __HAL_I2C_DISABLE(hi2c);
 80025bc:	6802      	ldr	r2, [r0, #0]
 80025be:	6813      	ldr	r3, [r2, #0]
 80025c0:	f023 0301 	bic.w	r3, r3, #1
 80025c4:	6013      	str	r3, [r2, #0]
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80025c6:	6802      	ldr	r2, [r0, #0]
 80025c8:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80025ca:	f023 0310 	bic.w	r3, r3, #16
 80025ce:	6253      	str	r3, [r2, #36]	@ 0x24
    hi2c->Instance->FLTR |= AnalogFilter;
 80025d0:	6802      	ldr	r2, [r0, #0]
 80025d2:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 80025d4:	430b      	orrs	r3, r1
 80025d6:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_I2C_ENABLE(hi2c);
 80025d8:	6802      	ldr	r2, [r0, #0]
 80025da:	6813      	ldr	r3, [r2, #0]
 80025dc:	f043 0301 	orr.w	r3, r3, #1
 80025e0:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80025e2:	2320      	movs	r3, #32
 80025e4:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    return HAL_OK;
 80025e8:	2000      	movs	r0, #0
 80025ea:	4770      	bx	lr

080025ec <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025ec:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b20      	cmp	r3, #32
 80025f4:	d001      	beq.n	80025fa <HAL_I2CEx_ConfigDigitalFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80025f6:	2002      	movs	r0, #2
  }
}
 80025f8:	4770      	bx	lr
    hi2c->State = HAL_I2C_STATE_BUSY;
 80025fa:	2324      	movs	r3, #36	@ 0x24
 80025fc:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    __HAL_I2C_DISABLE(hi2c);
 8002600:	6802      	ldr	r2, [r0, #0]
 8002602:	6813      	ldr	r3, [r2, #0]
 8002604:	f023 0301 	bic.w	r3, r3, #1
 8002608:	6013      	str	r3, [r2, #0]
    tmpreg = hi2c->Instance->FLTR;
 800260a:	6802      	ldr	r2, [r0, #0]
 800260c:	6a53      	ldr	r3, [r2, #36]	@ 0x24
 800260e:	b29b      	uxth	r3, r3
    tmpreg &= ~(I2C_FLTR_DNF);
 8002610:	f023 030f 	bic.w	r3, r3, #15
    tmpreg |= DigitalFilter;
 8002614:	4319      	orrs	r1, r3
 8002616:	b289      	uxth	r1, r1
    hi2c->Instance->FLTR = tmpreg;
 8002618:	6251      	str	r1, [r2, #36]	@ 0x24
    __HAL_I2C_ENABLE(hi2c);
 800261a:	6802      	ldr	r2, [r0, #0]
 800261c:	6813      	ldr	r3, [r2, #0]
 800261e:	f043 0301 	orr.w	r3, r3, #1
 8002622:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8002624:	2320      	movs	r3, #32
 8002626:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
    return HAL_OK;
 800262a:	2000      	movs	r0, #0
 800262c:	4770      	bx	lr

0800262e <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800262e:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8002630:	684d      	ldr	r5, [r1, #4]
 8002632:	6803      	ldr	r3, [r0, #0]
 8002634:	68dc      	ldr	r4, [r3, #12]
 8002636:	f3c4 440b 	ubfx	r4, r4, #16, #12
 800263a:	4425      	add	r5, r4
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800263c:	ea4f 1cc2 	mov.w	ip, r2, lsl #7
 8002640:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8002644:	f8d3 4088 	ldr.w	r4, [r3, #136]	@ 0x88
 8002648:	f404 4470 	and.w	r4, r4, #61440	@ 0xf000
 800264c:	f8c3 4088 	str.w	r4, [r3, #136]	@ 0x88
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002650:	680b      	ldr	r3, [r1, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002652:	6804      	ldr	r4, [r0, #0]
 8002654:	68e6      	ldr	r6, [r4, #12]
 8002656:	f3c6 460b 	ubfx	r6, r6, #16, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800265a:	4433      	add	r3, r6
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800265c:	3301      	adds	r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800265e:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8002662:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8002666:	f8c4 3088 	str.w	r3, [r4, #136]	@ 0x88

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800266a:	68cd      	ldr	r5, [r1, #12]
 800266c:	6803      	ldr	r3, [r0, #0]
 800266e:	68dc      	ldr	r4, [r3, #12]
 8002670:	f3c4 040a 	ubfx	r4, r4, #0, #11
 8002674:	4425      	add	r5, r4
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8002676:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800267a:	f8d3 408c 	ldr.w	r4, [r3, #140]	@ 0x8c
 800267e:	f404 4470 	and.w	r4, r4, #61440	@ 0xf000
 8002682:	f8c3 408c 	str.w	r4, [r3, #140]	@ 0x8c
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8002686:	688b      	ldr	r3, [r1, #8]
 8002688:	6804      	ldr	r4, [r0, #0]
 800268a:	68e6      	ldr	r6, [r4, #12]
 800268c:	f3c6 060a 	ubfx	r6, r6, #0, #11
 8002690:	4433      	add	r3, r6
 8002692:	3301      	adds	r3, #1
 8002694:	eb04 14c2 	add.w	r4, r4, r2, lsl #7
 8002698:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 800269c:	f8c4 308c 	str.w	r3, [r4, #140]	@ 0x8c

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 80026a0:	6803      	ldr	r3, [r0, #0]
 80026a2:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80026a6:	f8d3 4094 	ldr.w	r4, [r3, #148]	@ 0x94
 80026aa:	f024 0407 	bic.w	r4, r4, #7
 80026ae:	f8c3 4094 	str.w	r4, [r3, #148]	@ 0x94
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80026b2:	6803      	ldr	r3, [r0, #0]
 80026b4:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80026b8:	690c      	ldr	r4, [r1, #16]
 80026ba:	f8c3 4094 	str.w	r4, [r3, #148]	@ 0x94

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80026be:	f891 e031 	ldrb.w	lr, [r1, #49]	@ 0x31
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80026c2:	f891 5032 	ldrb.w	r5, [r1, #50]	@ 0x32
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80026c6:	698e      	ldr	r6, [r1, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80026c8:	6803      	ldr	r3, [r0, #0]
 80026ca:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80026ce:	f8d3 409c 	ldr.w	r4, [r3, #156]	@ 0x9c
 80026d2:	2400      	movs	r4, #0
 80026d4:	f8c3 409c 	str.w	r4, [r3, #156]	@ 0x9c
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 80026d8:	f891 3030 	ldrb.w	r3, [r1, #48]	@ 0x30
 80026dc:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
 80026e0:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
 80026e4:	6805      	ldr	r5, [r0, #0]
 80026e6:	eb05 15c2 	add.w	r5, r5, r2, lsl #7
 80026ea:	ea43 6306 	orr.w	r3, r3, r6, lsl #24
 80026ee:	f8c5 309c 	str.w	r3, [r5, #156]	@ 0x9c

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80026f2:	6803      	ldr	r3, [r0, #0]
 80026f4:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 80026f8:	f8d3 5098 	ldr.w	r5, [r3, #152]	@ 0x98
 80026fc:	f025 05ff 	bic.w	r5, r5, #255	@ 0xff
 8002700:	f8c3 5098 	str.w	r5, [r3, #152]	@ 0x98
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8002704:	6803      	ldr	r3, [r0, #0]
 8002706:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800270a:	694d      	ldr	r5, [r1, #20]
 800270c:	f8c3 5098 	str.w	r5, [r3, #152]	@ 0x98

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8002710:	6803      	ldr	r3, [r0, #0]
 8002712:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 8002716:	f8d3 50a0 	ldr.w	r5, [r3, #160]	@ 0xa0
 800271a:	f425 65e0 	bic.w	r5, r5, #1792	@ 0x700
 800271e:	f025 0507 	bic.w	r5, r5, #7
 8002722:	f8c3 50a0 	str.w	r5, [r3, #160]	@ 0xa0
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8002726:	6a0d      	ldr	r5, [r1, #32]
 8002728:	6803      	ldr	r3, [r0, #0]
 800272a:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800272e:	69ce      	ldr	r6, [r1, #28]
 8002730:	4335      	orrs	r5, r6
 8002732:	f8c3 50a0 	str.w	r5, [r3, #160]	@ 0xa0

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8002736:	6803      	ldr	r3, [r0, #0]
 8002738:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800273c:	f8d3 50ac 	ldr.w	r5, [r3, #172]	@ 0xac
 8002740:	f8c3 40ac 	str.w	r4, [r3, #172]	@ 0xac
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 8002744:	6803      	ldr	r3, [r0, #0]
 8002746:	eb03 13c2 	add.w	r3, r3, r2, lsl #7
 800274a:	6a4a      	ldr	r2, [r1, #36]	@ 0x24
 800274c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002750:	690a      	ldr	r2, [r1, #16]
 8002752:	b182      	cbz	r2, 8002776 <LTDC_SetConfig+0x148>
  {
    tmp = 4U;
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8002754:	1e53      	subs	r3, r2, #1
 8002756:	2b06      	cmp	r3, #6
 8002758:	d805      	bhi.n	8002766 <LTDC_SetConfig+0x138>
 800275a:	e8df f003 	tbb	[pc, r3]
 800275e:	0d3c      	.short	0x0d3c
 8002760:	04040608 	.word	0x04040608
 8002764:	0a          	.byte	0x0a
 8002765:	00          	.byte	0x00
  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8002766:	2201      	movs	r2, #1
 8002768:	e006      	b.n	8002778 <LTDC_SetConfig+0x14a>
 800276a:	2202      	movs	r2, #2
 800276c:	e004      	b.n	8002778 <LTDC_SetConfig+0x14a>
 800276e:	2202      	movs	r2, #2
 8002770:	e002      	b.n	8002778 <LTDC_SetConfig+0x14a>
 8002772:	2202      	movs	r2, #2
 8002774:	e000      	b.n	8002778 <LTDC_SetConfig+0x14a>
    tmp = 4U;
 8002776:	2204      	movs	r2, #4
  {
    tmp = 1U;
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8002778:	6803      	ldr	r3, [r0, #0]
 800277a:	4463      	add	r3, ip
 800277c:	f8d3 40b0 	ldr.w	r4, [r3, #176]	@ 0xb0
 8002780:	f004 24e0 	and.w	r4, r4, #3758153728	@ 0xe000e000
 8002784:	f8c3 40b0 	str.w	r4, [r3, #176]	@ 0xb0
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8002788:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 800278a:	fb02 f403 	mul.w	r4, r2, r3
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800278e:	684b      	ldr	r3, [r1, #4]
 8002790:	680d      	ldr	r5, [r1, #0]
 8002792:	1b5b      	subs	r3, r3, r5
 8002794:	fb02 f303 	mul.w	r3, r2, r3
 8002798:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800279a:	6802      	ldr	r2, [r0, #0]
 800279c:	4462      	add	r2, ip
 800279e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80027a2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 80027a6:	6803      	ldr	r3, [r0, #0]
 80027a8:	4463      	add	r3, ip
 80027aa:	f8d3 20b4 	ldr.w	r2, [r3, #180]	@ 0xb4
 80027ae:	f422 62ff 	bic.w	r2, r2, #2040	@ 0x7f8
 80027b2:	f022 0207 	bic.w	r2, r2, #7
 80027b6:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80027ba:	6803      	ldr	r3, [r0, #0]
 80027bc:	4463      	add	r3, ip
 80027be:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 80027c0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80027c4:	6803      	ldr	r3, [r0, #0]
 80027c6:	4463      	add	r3, ip
 80027c8:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80027cc:	f042 0201 	orr.w	r2, r2, #1
 80027d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
}
 80027d4:	bd70      	pop	{r4, r5, r6, pc}
  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80027d6:	2203      	movs	r2, #3
 80027d8:	e7ce      	b.n	8002778 <LTDC_SetConfig+0x14a>
	...

080027dc <HAL_LTDC_Init>:
  if (hltdc == NULL)
 80027dc:	2800      	cmp	r0, #0
 80027de:	d072      	beq.n	80028c6 <HAL_LTDC_Init+0xea>
{
 80027e0:	b538      	push	{r3, r4, r5, lr}
 80027e2:	4604      	mov	r4, r0
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80027e4:	f890 30a1 	ldrb.w	r3, [r0, #161]	@ 0xa1
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d067      	beq.n	80028bc <HAL_LTDC_Init+0xe0>
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80027ec:	2302      	movs	r3, #2
 80027ee:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80027f2:	6822      	ldr	r2, [r4, #0]
 80027f4:	6993      	ldr	r3, [r2, #24]
 80027f6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80027fa:	6193      	str	r3, [r2, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80027fc:	6821      	ldr	r1, [r4, #0]
 80027fe:	698a      	ldr	r2, [r1, #24]
 8002800:	6863      	ldr	r3, [r4, #4]
 8002802:	68a0      	ldr	r0, [r4, #8]
 8002804:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8002806:	68e0      	ldr	r0, [r4, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8002808:	4303      	orrs	r3, r0
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800280a:	6920      	ldr	r0, [r4, #16]
 800280c:	4303      	orrs	r3, r0
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800280e:	4313      	orrs	r3, r2
 8002810:	618b      	str	r3, [r1, #24]
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8002812:	6821      	ldr	r1, [r4, #0]
 8002814:	688a      	ldr	r2, [r1, #8]
 8002816:	4b2d      	ldr	r3, [pc, #180]	@ (80028cc <HAL_LTDC_Init+0xf0>)
 8002818:	401a      	ands	r2, r3
 800281a:	608a      	str	r2, [r1, #8]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800281c:	6820      	ldr	r0, [r4, #0]
 800281e:	6882      	ldr	r2, [r0, #8]
 8002820:	69a1      	ldr	r1, [r4, #24]
 8002822:	6965      	ldr	r5, [r4, #20]
 8002824:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002828:	430a      	orrs	r2, r1
 800282a:	6082      	str	r2, [r0, #8]
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800282c:	6821      	ldr	r1, [r4, #0]
 800282e:	68ca      	ldr	r2, [r1, #12]
 8002830:	401a      	ands	r2, r3
 8002832:	60ca      	str	r2, [r1, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8002834:	6820      	ldr	r0, [r4, #0]
 8002836:	68c2      	ldr	r2, [r0, #12]
 8002838:	6a21      	ldr	r1, [r4, #32]
 800283a:	69e5      	ldr	r5, [r4, #28]
 800283c:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002840:	430a      	orrs	r2, r1
 8002842:	60c2      	str	r2, [r0, #12]
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8002844:	6821      	ldr	r1, [r4, #0]
 8002846:	690a      	ldr	r2, [r1, #16]
 8002848:	401a      	ands	r2, r3
 800284a:	610a      	str	r2, [r1, #16]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800284c:	6820      	ldr	r0, [r4, #0]
 800284e:	6902      	ldr	r2, [r0, #16]
 8002850:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 8002852:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 8002854:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8002858:	430a      	orrs	r2, r1
 800285a:	6102      	str	r2, [r0, #16]
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800285c:	6821      	ldr	r1, [r4, #0]
 800285e:	694a      	ldr	r2, [r1, #20]
 8002860:	4013      	ands	r3, r2
 8002862:	614b      	str	r3, [r1, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8002864:	6ae0      	ldr	r0, [r4, #44]	@ 0x2c
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8002866:	6821      	ldr	r1, [r4, #0]
 8002868:	694b      	ldr	r3, [r1, #20]
 800286a:	6b22      	ldr	r2, [r4, #48]	@ 0x30
 800286c:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8002870:	4313      	orrs	r3, r2
 8002872:	614b      	str	r3, [r1, #20]
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8002874:	f894 0035 	ldrb.w	r0, [r4, #53]	@ 0x35
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8002878:	f894 3036 	ldrb.w	r3, [r4, #54]	@ 0x36
 800287c:	041b      	lsls	r3, r3, #16
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800287e:	6821      	ldr	r1, [r4, #0]
 8002880:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 8002882:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8002886:	62ca      	str	r2, [r1, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8002888:	6821      	ldr	r1, [r4, #0]
 800288a:	6aca      	ldr	r2, [r1, #44]	@ 0x2c
 800288c:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8002890:	f894 0034 	ldrb.w	r0, [r4, #52]	@ 0x34
 8002894:	4303      	orrs	r3, r0
 8002896:	4313      	orrs	r3, r2
 8002898:	62cb      	str	r3, [r1, #44]	@ 0x2c
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800289a:	6822      	ldr	r2, [r4, #0]
 800289c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800289e:	f043 0306 	orr.w	r3, r3, #6
 80028a2:	6353      	str	r3, [r2, #52]	@ 0x34
  __HAL_LTDC_ENABLE(hltdc);
 80028a4:	6822      	ldr	r2, [r4, #0]
 80028a6:	6993      	ldr	r3, [r2, #24]
 80028a8:	f043 0301 	orr.w	r3, r3, #1
 80028ac:	6193      	str	r3, [r2, #24]
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80028ae:	2000      	movs	r0, #0
 80028b0:	f8c4 00a4 	str.w	r0, [r4, #164]	@ 0xa4
  hltdc->State = HAL_LTDC_STATE_READY;
 80028b4:	2301      	movs	r3, #1
 80028b6:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
}
 80028ba:	bd38      	pop	{r3, r4, r5, pc}
    hltdc->Lock = HAL_UNLOCKED;
 80028bc:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
    HAL_LTDC_MspInit(hltdc);
 80028c0:	f7fe fd5e 	bl	8001380 <HAL_LTDC_MspInit>
 80028c4:	e792      	b.n	80027ec <HAL_LTDC_Init+0x10>
    return HAL_ERROR;
 80028c6:	2001      	movs	r0, #1
}
 80028c8:	4770      	bx	lr
 80028ca:	bf00      	nop
 80028cc:	f000f800 	.word	0xf000f800

080028d0 <HAL_LTDC_ErrorCallback>:
}
 80028d0:	4770      	bx	lr

080028d2 <HAL_LTDC_LineEventCallback>:
}
 80028d2:	4770      	bx	lr

080028d4 <HAL_LTDC_ReloadEventCallback>:
}
 80028d4:	4770      	bx	lr

080028d6 <HAL_LTDC_IRQHandler>:
{
 80028d6:	b570      	push	{r4, r5, r6, lr}
 80028d8:	4604      	mov	r4, r0
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80028da:	6803      	ldr	r3, [r0, #0]
 80028dc:	6b9d      	ldr	r5, [r3, #56]	@ 0x38
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80028de:	6b5e      	ldr	r6, [r3, #52]	@ 0x34
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80028e0:	f015 0f04 	tst.w	r5, #4
 80028e4:	d002      	beq.n	80028ec <HAL_LTDC_IRQHandler+0x16>
 80028e6:	f016 0f04 	tst.w	r6, #4
 80028ea:	d112      	bne.n	8002912 <HAL_LTDC_IRQHandler+0x3c>
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80028ec:	f015 0f02 	tst.w	r5, #2
 80028f0:	d002      	beq.n	80028f8 <HAL_LTDC_IRQHandler+0x22>
 80028f2:	f016 0f02 	tst.w	r6, #2
 80028f6:	d121      	bne.n	800293c <HAL_LTDC_IRQHandler+0x66>
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 80028f8:	f015 0f01 	tst.w	r5, #1
 80028fc:	d002      	beq.n	8002904 <HAL_LTDC_IRQHandler+0x2e>
 80028fe:	f016 0f01 	tst.w	r6, #1
 8002902:	d132      	bne.n	800296a <HAL_LTDC_IRQHandler+0x94>
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8002904:	f015 0f08 	tst.w	r5, #8
 8002908:	d002      	beq.n	8002910 <HAL_LTDC_IRQHandler+0x3a>
 800290a:	f016 0f08 	tst.w	r6, #8
 800290e:	d13d      	bne.n	800298c <HAL_LTDC_IRQHandler+0xb6>
}
 8002910:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 8002912:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002914:	f022 0204 	bic.w	r2, r2, #4
 8002918:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800291a:	6803      	ldr	r3, [r0, #0]
 800291c:	2204      	movs	r2, #4
 800291e:	63da      	str	r2, [r3, #60]	@ 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 8002920:	f8d0 30a4 	ldr.w	r3, [r0, #164]	@ 0xa4
 8002924:	f043 0301 	orr.w	r3, r3, #1
 8002928:	f8c0 30a4 	str.w	r3, [r0, #164]	@ 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800292c:	f880 20a1 	strb.w	r2, [r0, #161]	@ 0xa1
    __HAL_UNLOCK(hltdc);
 8002930:	2300      	movs	r3, #0
 8002932:	f880 30a0 	strb.w	r3, [r0, #160]	@ 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 8002936:	f7ff ffcb 	bl	80028d0 <HAL_LTDC_ErrorCallback>
 800293a:	e7d7      	b.n	80028ec <HAL_LTDC_IRQHandler+0x16>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800293c:	6822      	ldr	r2, [r4, #0]
 800293e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8002940:	f023 0302 	bic.w	r3, r3, #2
 8002944:	6353      	str	r3, [r2, #52]	@ 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8002946:	6823      	ldr	r3, [r4, #0]
 8002948:	2202      	movs	r2, #2
 800294a:	63da      	str	r2, [r3, #60]	@ 0x3c
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800294c:	f8d4 30a4 	ldr.w	r3, [r4, #164]	@ 0xa4
 8002950:	4313      	orrs	r3, r2
 8002952:	f8c4 30a4 	str.w	r3, [r4, #164]	@ 0xa4
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8002956:	2304      	movs	r3, #4
 8002958:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
    __HAL_UNLOCK(hltdc);
 800295c:	2300      	movs	r3, #0
 800295e:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
    HAL_LTDC_ErrorCallback(hltdc);
 8002962:	4620      	mov	r0, r4
 8002964:	f7ff ffb4 	bl	80028d0 <HAL_LTDC_ErrorCallback>
 8002968:	e7c6      	b.n	80028f8 <HAL_LTDC_IRQHandler+0x22>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800296a:	6822      	ldr	r2, [r4, #0]
 800296c:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 800296e:	f023 0301 	bic.w	r3, r3, #1
 8002972:	6353      	str	r3, [r2, #52]	@ 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8002974:	6822      	ldr	r2, [r4, #0]
 8002976:	2301      	movs	r3, #1
 8002978:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 800297a:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
    __HAL_UNLOCK(hltdc);
 800297e:	2300      	movs	r3, #0
 8002980:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
    HAL_LTDC_LineEventCallback(hltdc);
 8002984:	4620      	mov	r0, r4
 8002986:	f7ff ffa4 	bl	80028d2 <HAL_LTDC_LineEventCallback>
 800298a:	e7bb      	b.n	8002904 <HAL_LTDC_IRQHandler+0x2e>
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800298c:	6822      	ldr	r2, [r4, #0]
 800298e:	6b53      	ldr	r3, [r2, #52]	@ 0x34
 8002990:	f023 0308 	bic.w	r3, r3, #8
 8002994:	6353      	str	r3, [r2, #52]	@ 0x34
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8002996:	6823      	ldr	r3, [r4, #0]
 8002998:	2208      	movs	r2, #8
 800299a:	63da      	str	r2, [r3, #60]	@ 0x3c
    hltdc->State = HAL_LTDC_STATE_READY;
 800299c:	2301      	movs	r3, #1
 800299e:	f884 30a1 	strb.w	r3, [r4, #161]	@ 0xa1
    __HAL_UNLOCK(hltdc);
 80029a2:	2300      	movs	r3, #0
 80029a4:	f884 30a0 	strb.w	r3, [r4, #160]	@ 0xa0
    HAL_LTDC_ReloadEventCallback(hltdc);
 80029a8:	4620      	mov	r0, r4
 80029aa:	f7ff ff93 	bl	80028d4 <HAL_LTDC_ReloadEventCallback>
}
 80029ae:	e7af      	b.n	8002910 <HAL_LTDC_IRQHandler+0x3a>

080029b0 <HAL_LTDC_ConfigLayer>:
{
 80029b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hltdc);
 80029b2:	f890 30a0 	ldrb.w	r3, [r0, #160]	@ 0xa0
 80029b6:	2b01      	cmp	r3, #1
 80029b8:	d02c      	beq.n	8002a14 <HAL_LTDC_ConfigLayer+0x64>
 80029ba:	4604      	mov	r4, r0
 80029bc:	460d      	mov	r5, r1
 80029be:	4616      	mov	r6, r2
 80029c0:	2701      	movs	r7, #1
 80029c2:	f880 70a0 	strb.w	r7, [r0, #160]	@ 0xa0
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80029c6:	2302      	movs	r3, #2
 80029c8:	f880 30a1 	strb.w	r3, [r0, #161]	@ 0xa1
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80029cc:	f04f 0c34 	mov.w	ip, #52	@ 0x34
 80029d0:	fb0c 0c02 	mla	ip, ip, r2, r0
 80029d4:	f10c 0c38 	add.w	ip, ip, #56	@ 0x38
 80029d8:	468e      	mov	lr, r1
 80029da:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80029de:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80029e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80029e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80029ea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80029ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80029f2:	f8de 3000 	ldr.w	r3, [lr]
 80029f6:	f8cc 3000 	str.w	r3, [ip]
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 80029fa:	4632      	mov	r2, r6
 80029fc:	4629      	mov	r1, r5
 80029fe:	4620      	mov	r0, r4
 8002a00:	f7ff fe15 	bl	800262e <LTDC_SetConfig>
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8002a04:	6823      	ldr	r3, [r4, #0]
 8002a06:	625f      	str	r7, [r3, #36]	@ 0x24
  hltdc->State  = HAL_LTDC_STATE_READY;
 8002a08:	f884 70a1 	strb.w	r7, [r4, #161]	@ 0xa1
  __HAL_UNLOCK(hltdc);
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	f884 00a0 	strb.w	r0, [r4, #160]	@ 0xa0
}
 8002a12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hltdc);
 8002a14:	2002      	movs	r0, #2
 8002a16:	e7fc      	b.n	8002a12 <HAL_LTDC_ConfigLayer+0x62>

08002a18 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002a18:	4b01      	ldr	r3, [pc, #4]	@ (8002a20 <HAL_RCC_GetHCLKFreq+0x8>)
 8002a1a:	6818      	ldr	r0, [r3, #0]
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	20000000 	.word	0x20000000

08002a24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a24:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002a26:	f7ff fff7 	bl	8002a18 <HAL_RCC_GetHCLKFreq>
 8002a2a:	4b04      	ldr	r3, [pc, #16]	@ (8002a3c <HAL_RCC_GetPCLK1Freq+0x18>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8002a32:	4a03      	ldr	r2, [pc, #12]	@ (8002a40 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002a34:	5cd3      	ldrb	r3, [r2, r3]
}
 8002a36:	40d8      	lsrs	r0, r3
 8002a38:	bd08      	pop	{r3, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	080042b8 	.word	0x080042b8

08002a44 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a44:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002a46:	f7ff ffe7 	bl	8002a18 <HAL_RCC_GetHCLKFreq>
 8002a4a:	4b04      	ldr	r3, [pc, #16]	@ (8002a5c <HAL_RCC_GetPCLK2Freq+0x18>)
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8002a52:	4a03      	ldr	r2, [pc, #12]	@ (8002a60 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002a54:	5cd3      	ldrb	r3, [r2, r3]
}
 8002a56:	40d8      	lsrs	r0, r3
 8002a58:	bd08      	pop	{r3, pc}
 8002a5a:	bf00      	nop
 8002a5c:	40023800 	.word	0x40023800
 8002a60:	080042b8 	.word	0x080042b8

08002a64 <HAL_RCC_GetClockConfig>:
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002a64:	230f      	movs	r3, #15
 8002a66:	6003      	str	r3, [r0, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002a68:	4b0b      	ldr	r3, [pc, #44]	@ (8002a98 <HAL_RCC_GetClockConfig+0x34>)
 8002a6a:	689a      	ldr	r2, [r3, #8]
 8002a6c:	f002 0203 	and.w	r2, r2, #3
 8002a70:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002a72:	689a      	ldr	r2, [r3, #8]
 8002a74:	f002 02f0 	and.w	r2, r2, #240	@ 0xf0
 8002a78:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002a7a:	689a      	ldr	r2, [r3, #8]
 8002a7c:	f402 52e0 	and.w	r2, r2, #7168	@ 0x1c00
 8002a80:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	08db      	lsrs	r3, r3, #3
 8002a86:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8002a8a:	6103      	str	r3, [r0, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002a8c:	4b03      	ldr	r3, [pc, #12]	@ (8002a9c <HAL_RCC_GetClockConfig+0x38>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f003 030f 	and.w	r3, r3, #15
 8002a94:	600b      	str	r3, [r1, #0]
}
 8002a96:	4770      	bx	lr
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	40023c00 	.word	0x40023c00

08002aa0 <HAL_SDRAM_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 8002aa0:	b1e0      	cbz	r0, 8002adc <HAL_SDRAM_Init+0x3c>
{
 8002aa2:	b538      	push	{r3, r4, r5, lr}
 8002aa4:	460d      	mov	r5, r1
 8002aa6:	4604      	mov	r4, r0
  {
    return HAL_ERROR;
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8002aa8:	f890 302c 	ldrb.w	r3, [r0, #44]	@ 0x2c
 8002aac:	b18b      	cbz	r3, 8002ad2 <HAL_SDRAM_Init+0x32>
    HAL_SDRAM_MspInit(hsdram);
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8002aae:	2302      	movs	r3, #2
 8002ab0:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 8002ab4:	4621      	mov	r1, r4
 8002ab6:	f851 0b04 	ldr.w	r0, [r1], #4
 8002aba:	f000 fe91 	bl	80037e0 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 8002abe:	6862      	ldr	r2, [r4, #4]
 8002ac0:	4629      	mov	r1, r5
 8002ac2:	6820      	ldr	r0, [r4, #0]
 8002ac4:	f000 fec8 	bl	8003858 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	f884 302c 	strb.w	r3, [r4, #44]	@ 0x2c

  return HAL_OK;
 8002ace:	2000      	movs	r0, #0
}
 8002ad0:	bd38      	pop	{r3, r4, r5, pc}
    hsdram->Lock = HAL_UNLOCKED;
 8002ad2:	f880 302d 	strb.w	r3, [r0, #45]	@ 0x2d
    HAL_SDRAM_MspInit(hsdram);
 8002ad6:	f7fe fdcb 	bl	8001670 <HAL_SDRAM_MspInit>
 8002ada:	e7e8      	b.n	8002aae <HAL_SDRAM_Init+0xe>
    return HAL_ERROR;
 8002adc:	2001      	movs	r0, #1
}
 8002ade:	4770      	bx	lr

08002ae0 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002ae0:	2800      	cmp	r0, #0
 8002ae2:	d05a      	beq.n	8002b9a <HAL_SPI_Init+0xba>
{
 8002ae4:	b510      	push	{r4, lr}
 8002ae6:	4604      	mov	r4, r0
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002ae8:	6a43      	ldr	r3, [r0, #36]	@ 0x24
 8002aea:	b933      	cbnz	r3, 8002afa <HAL_SPI_Init+0x1a>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002aec:	6843      	ldr	r3, [r0, #4]
 8002aee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002af2:	d005      	beq.n	8002b00 <HAL_SPI_Init+0x20>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002af4:	2300      	movs	r3, #0
 8002af6:	61c3      	str	r3, [r0, #28]
 8002af8:	e002      	b.n	8002b00 <HAL_SPI_Init+0x20>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002afa:	2300      	movs	r3, #0
 8002afc:	6103      	str	r3, [r0, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002afe:	6143      	str	r3, [r0, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b00:	2300      	movs	r3, #0
 8002b02:	62a3      	str	r3, [r4, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b04:	f894 3051 	ldrb.w	r3, [r4, #81]	@ 0x51
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d040      	beq.n	8002b8e <HAL_SPI_Init+0xae>
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002b12:	6822      	ldr	r2, [r4, #0]
 8002b14:	6813      	ldr	r3, [r2, #0]
 8002b16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002b1a:	6013      	str	r3, [r2, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002b1c:	6863      	ldr	r3, [r4, #4]
 8002b1e:	f403 7382 	and.w	r3, r3, #260	@ 0x104
 8002b22:	68a2      	ldr	r2, [r4, #8]
 8002b24:	f402 4204 	and.w	r2, r2, #33792	@ 0x8400
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	68e2      	ldr	r2, [r4, #12]
 8002b2c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8002b30:	4313      	orrs	r3, r2
 8002b32:	6922      	ldr	r2, [r4, #16]
 8002b34:	f002 0202 	and.w	r2, r2, #2
 8002b38:	4313      	orrs	r3, r2
 8002b3a:	6962      	ldr	r2, [r4, #20]
 8002b3c:	f002 0201 	and.w	r2, r2, #1
 8002b40:	4313      	orrs	r3, r2
 8002b42:	69a2      	ldr	r2, [r4, #24]
 8002b44:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 8002b48:	4313      	orrs	r3, r2
 8002b4a:	69e2      	ldr	r2, [r4, #28]
 8002b4c:	f002 0238 	and.w	r2, r2, #56	@ 0x38
 8002b50:	4313      	orrs	r3, r2
 8002b52:	6a22      	ldr	r2, [r4, #32]
 8002b54:	f002 0280 	and.w	r2, r2, #128	@ 0x80
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002b5c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8002b60:	6821      	ldr	r1, [r4, #0]
 8002b62:	4313      	orrs	r3, r2
 8002b64:	600b      	str	r3, [r1, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002b66:	8b63      	ldrh	r3, [r4, #26]
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002b6e:	f002 0210 	and.w	r2, r2, #16
 8002b72:	6821      	ldr	r1, [r4, #0]
 8002b74:	4313      	orrs	r3, r2
 8002b76:	604b      	str	r3, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b78:	6822      	ldr	r2, [r4, #0]
 8002b7a:	69d3      	ldr	r3, [r2, #28]
 8002b7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002b80:	61d3      	str	r3, [r2, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b82:	2000      	movs	r0, #0
 8002b84:	6560      	str	r0, [r4, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b86:	2301      	movs	r3, #1
 8002b88:	f884 3051 	strb.w	r3, [r4, #81]	@ 0x51

  return HAL_OK;
}
 8002b8c:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002b8e:	f884 3050 	strb.w	r3, [r4, #80]	@ 0x50
    HAL_SPI_MspInit(hspi);
 8002b92:	4620      	mov	r0, r4
 8002b94:	f7fe fcde 	bl	8001554 <HAL_SPI_MspInit>
 8002b98:	e7b8      	b.n	8002b0c <HAL_SPI_Init+0x2c>
    return HAL_ERROR;
 8002b9a:	2001      	movs	r0, #1
}
 8002b9c:	4770      	bx	lr

08002b9e <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002b9e:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ba0:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ba2:	6a04      	ldr	r4, [r0, #32]
 8002ba4:	f024 0401 	bic.w	r4, r4, #1
 8002ba8:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002baa:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002bac:	f024 0cf0 	bic.w	ip, r4, #240	@ 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002bb0:	ea4c 1202 	orr.w	r2, ip, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002bb4:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8002bb8:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002bba:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002bbc:	6203      	str	r3, [r0, #32]
}
 8002bbe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002bc2:	4770      	bx	lr

08002bc4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002bc4:	b410      	push	{r4}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002bc6:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002bc8:	6a04      	ldr	r4, [r0, #32]
 8002bca:	f024 0410 	bic.w	r4, r4, #16
 8002bce:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002bd0:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002bd2:	f424 4c70 	bic.w	ip, r4, #61440	@ 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002bd6:	ea4c 3202 	orr.w	r2, ip, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002bda:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002bde:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002be2:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8002be4:	6203      	str	r3, [r0, #32]
}
 8002be6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002bea:	4770      	bx	lr

08002bec <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002bec:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002bee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002bf2:	430b      	orrs	r3, r1
 8002bf4:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002bf8:	6083      	str	r3, [r0, #8]
}
 8002bfa:	4770      	bx	lr

08002bfc <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8002bfc:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002c00:	b2db      	uxtb	r3, r3
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d137      	bne.n	8002c76 <HAL_TIM_Base_Start_IT+0x7a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002c06:	2302      	movs	r3, #2
 8002c08:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c0c:	6802      	ldr	r2, [r0, #0]
 8002c0e:	68d3      	ldr	r3, [r2, #12]
 8002c10:	f043 0301 	orr.w	r3, r3, #1
 8002c14:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c16:	6803      	ldr	r3, [r0, #0]
 8002c18:	4a19      	ldr	r2, [pc, #100]	@ (8002c80 <HAL_TIM_Base_Start_IT+0x84>)
 8002c1a:	4293      	cmp	r3, r2
 8002c1c:	d020      	beq.n	8002c60 <HAL_TIM_Base_Start_IT+0x64>
 8002c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c22:	d01d      	beq.n	8002c60 <HAL_TIM_Base_Start_IT+0x64>
 8002c24:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002c28:	4293      	cmp	r3, r2
 8002c2a:	d019      	beq.n	8002c60 <HAL_TIM_Base_Start_IT+0x64>
 8002c2c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002c30:	4293      	cmp	r3, r2
 8002c32:	d015      	beq.n	8002c60 <HAL_TIM_Base_Start_IT+0x64>
 8002c34:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d011      	beq.n	8002c60 <HAL_TIM_Base_Start_IT+0x64>
 8002c3c:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002c40:	4293      	cmp	r3, r2
 8002c42:	d00d      	beq.n	8002c60 <HAL_TIM_Base_Start_IT+0x64>
 8002c44:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d009      	beq.n	8002c60 <HAL_TIM_Base_Start_IT+0x64>
 8002c4c:	f5a2 3294 	sub.w	r2, r2, #75776	@ 0x12800
 8002c50:	4293      	cmp	r3, r2
 8002c52:	d005      	beq.n	8002c60 <HAL_TIM_Base_Start_IT+0x64>
    __HAL_TIM_ENABLE(htim);
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	f042 0201 	orr.w	r2, r2, #1
 8002c5a:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002c5c:	2000      	movs	r0, #0
 8002c5e:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c60:	689a      	ldr	r2, [r3, #8]
 8002c62:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c66:	2a06      	cmp	r2, #6
 8002c68:	d007      	beq.n	8002c7a <HAL_TIM_Base_Start_IT+0x7e>
      __HAL_TIM_ENABLE(htim);
 8002c6a:	681a      	ldr	r2, [r3, #0]
 8002c6c:	f042 0201 	orr.w	r2, r2, #1
 8002c70:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8002c72:	2000      	movs	r0, #0
 8002c74:	4770      	bx	lr
    return HAL_ERROR;
 8002c76:	2001      	movs	r0, #1
 8002c78:	4770      	bx	lr
  return HAL_OK;
 8002c7a:	2000      	movs	r0, #0
}
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	40010000 	.word	0x40010000

08002c84 <HAL_TIM_OC_DelayElapsedCallback>:
}
 8002c84:	4770      	bx	lr

08002c86 <HAL_TIM_IC_CaptureCallback>:
}
 8002c86:	4770      	bx	lr

08002c88 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8002c88:	4770      	bx	lr

08002c8a <HAL_TIM_TriggerCallback>:
}
 8002c8a:	4770      	bx	lr

08002c8c <HAL_TIM_IRQHandler>:
{
 8002c8c:	b570      	push	{r4, r5, r6, lr}
 8002c8e:	4604      	mov	r4, r0
  uint32_t itsource = htim->Instance->DIER;
 8002c90:	6803      	ldr	r3, [r0, #0]
 8002c92:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c94:	691d      	ldr	r5, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c96:	f015 0f02 	tst.w	r5, #2
 8002c9a:	d010      	beq.n	8002cbe <HAL_TIM_IRQHandler+0x32>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c9c:	f016 0f02 	tst.w	r6, #2
 8002ca0:	d00d      	beq.n	8002cbe <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ca2:	f06f 0202 	mvn.w	r2, #2
 8002ca6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ca8:	2301      	movs	r3, #1
 8002caa:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cac:	6803      	ldr	r3, [r0, #0]
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	f013 0f03 	tst.w	r3, #3
 8002cb4:	d05e      	beq.n	8002d74 <HAL_TIM_IRQHandler+0xe8>
          HAL_TIM_IC_CaptureCallback(htim);
 8002cb6:	f7ff ffe6 	bl	8002c86 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002cbe:	f015 0f04 	tst.w	r5, #4
 8002cc2:	d012      	beq.n	8002cea <HAL_TIM_IRQHandler+0x5e>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002cc4:	f016 0f04 	tst.w	r6, #4
 8002cc8:	d00f      	beq.n	8002cea <HAL_TIM_IRQHandler+0x5e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002cca:	6823      	ldr	r3, [r4, #0]
 8002ccc:	f06f 0204 	mvn.w	r2, #4
 8002cd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cd2:	2302      	movs	r3, #2
 8002cd4:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cd6:	6823      	ldr	r3, [r4, #0]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002cde:	d04f      	beq.n	8002d80 <HAL_TIM_IRQHandler+0xf4>
        HAL_TIM_IC_CaptureCallback(htim);
 8002ce0:	4620      	mov	r0, r4
 8002ce2:	f7ff ffd0 	bl	8002c86 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ce6:	2300      	movs	r3, #0
 8002ce8:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002cea:	f015 0f08 	tst.w	r5, #8
 8002cee:	d012      	beq.n	8002d16 <HAL_TIM_IRQHandler+0x8a>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002cf0:	f016 0f08 	tst.w	r6, #8
 8002cf4:	d00f      	beq.n	8002d16 <HAL_TIM_IRQHandler+0x8a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002cf6:	6823      	ldr	r3, [r4, #0]
 8002cf8:	f06f 0208 	mvn.w	r2, #8
 8002cfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002cfe:	2304      	movs	r3, #4
 8002d00:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d02:	6823      	ldr	r3, [r4, #0]
 8002d04:	69db      	ldr	r3, [r3, #28]
 8002d06:	f013 0f03 	tst.w	r3, #3
 8002d0a:	d040      	beq.n	8002d8e <HAL_TIM_IRQHandler+0x102>
        HAL_TIM_IC_CaptureCallback(htim);
 8002d0c:	4620      	mov	r0, r4
 8002d0e:	f7ff ffba 	bl	8002c86 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d12:	2300      	movs	r3, #0
 8002d14:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d16:	f015 0f10 	tst.w	r5, #16
 8002d1a:	d012      	beq.n	8002d42 <HAL_TIM_IRQHandler+0xb6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d1c:	f016 0f10 	tst.w	r6, #16
 8002d20:	d00f      	beq.n	8002d42 <HAL_TIM_IRQHandler+0xb6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d22:	6823      	ldr	r3, [r4, #0]
 8002d24:	f06f 0210 	mvn.w	r2, #16
 8002d28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d2a:	2308      	movs	r3, #8
 8002d2c:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d2e:	6823      	ldr	r3, [r4, #0]
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	f413 7f40 	tst.w	r3, #768	@ 0x300
 8002d36:	d031      	beq.n	8002d9c <HAL_TIM_IRQHandler+0x110>
        HAL_TIM_IC_CaptureCallback(htim);
 8002d38:	4620      	mov	r0, r4
 8002d3a:	f7ff ffa4 	bl	8002c86 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d3e:	2300      	movs	r3, #0
 8002d40:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002d42:	f015 0f01 	tst.w	r5, #1
 8002d46:	d002      	beq.n	8002d4e <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002d48:	f016 0f01 	tst.w	r6, #1
 8002d4c:	d12d      	bne.n	8002daa <HAL_TIM_IRQHandler+0x11e>
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002d4e:	f015 0f80 	tst.w	r5, #128	@ 0x80
 8002d52:	d002      	beq.n	8002d5a <HAL_TIM_IRQHandler+0xce>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002d54:	f016 0f80 	tst.w	r6, #128	@ 0x80
 8002d58:	d12f      	bne.n	8002dba <HAL_TIM_IRQHandler+0x12e>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002d5a:	f015 0f40 	tst.w	r5, #64	@ 0x40
 8002d5e:	d002      	beq.n	8002d66 <HAL_TIM_IRQHandler+0xda>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002d60:	f016 0f40 	tst.w	r6, #64	@ 0x40
 8002d64:	d131      	bne.n	8002dca <HAL_TIM_IRQHandler+0x13e>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002d66:	f015 0f20 	tst.w	r5, #32
 8002d6a:	d002      	beq.n	8002d72 <HAL_TIM_IRQHandler+0xe6>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002d6c:	f016 0f20 	tst.w	r6, #32
 8002d70:	d133      	bne.n	8002dda <HAL_TIM_IRQHandler+0x14e>
}
 8002d72:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d74:	f7ff ff86 	bl	8002c84 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d78:	4620      	mov	r0, r4
 8002d7a:	f7ff ff85 	bl	8002c88 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d7e:	e79c      	b.n	8002cba <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d80:	4620      	mov	r0, r4
 8002d82:	f7ff ff7f 	bl	8002c84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d86:	4620      	mov	r0, r4
 8002d88:	f7ff ff7e 	bl	8002c88 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d8c:	e7ab      	b.n	8002ce6 <HAL_TIM_IRQHandler+0x5a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d8e:	4620      	mov	r0, r4
 8002d90:	f7ff ff78 	bl	8002c84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d94:	4620      	mov	r0, r4
 8002d96:	f7ff ff77 	bl	8002c88 <HAL_TIM_PWM_PulseFinishedCallback>
 8002d9a:	e7ba      	b.n	8002d12 <HAL_TIM_IRQHandler+0x86>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d9c:	4620      	mov	r0, r4
 8002d9e:	f7ff ff71 	bl	8002c84 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002da2:	4620      	mov	r0, r4
 8002da4:	f7ff ff70 	bl	8002c88 <HAL_TIM_PWM_PulseFinishedCallback>
 8002da8:	e7c9      	b.n	8002d3e <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002daa:	6823      	ldr	r3, [r4, #0]
 8002dac:	f06f 0201 	mvn.w	r2, #1
 8002db0:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002db2:	4620      	mov	r0, r4
 8002db4:	f7fd ff6c 	bl	8000c90 <HAL_TIM_PeriodElapsedCallback>
 8002db8:	e7c9      	b.n	8002d4e <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002dba:	6823      	ldr	r3, [r4, #0]
 8002dbc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002dc0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8002dc2:	4620      	mov	r0, r4
 8002dc4:	f000 f97d 	bl	80030c2 <HAL_TIMEx_BreakCallback>
 8002dc8:	e7c7      	b.n	8002d5a <HAL_TIM_IRQHandler+0xce>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002dca:	6823      	ldr	r3, [r4, #0]
 8002dcc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002dd0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8002dd2:	4620      	mov	r0, r4
 8002dd4:	f7ff ff59 	bl	8002c8a <HAL_TIM_TriggerCallback>
 8002dd8:	e7c5      	b.n	8002d66 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002dda:	6823      	ldr	r3, [r4, #0]
 8002ddc:	f06f 0220 	mvn.w	r2, #32
 8002de0:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8002de2:	4620      	mov	r0, r4
 8002de4:	f000 f96c 	bl	80030c0 <HAL_TIMEx_CommutCallback>
}
 8002de8:	e7c3      	b.n	8002d72 <HAL_TIM_IRQHandler+0xe6>
	...

08002dec <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8002dec:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002dee:	4a34      	ldr	r2, [pc, #208]	@ (8002ec0 <TIM_Base_SetConfig+0xd4>)
 8002df0:	4290      	cmp	r0, r2
 8002df2:	d012      	beq.n	8002e1a <TIM_Base_SetConfig+0x2e>
 8002df4:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002df8:	d00f      	beq.n	8002e1a <TIM_Base_SetConfig+0x2e>
 8002dfa:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002dfe:	4290      	cmp	r0, r2
 8002e00:	d00b      	beq.n	8002e1a <TIM_Base_SetConfig+0x2e>
 8002e02:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e06:	4290      	cmp	r0, r2
 8002e08:	d007      	beq.n	8002e1a <TIM_Base_SetConfig+0x2e>
 8002e0a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e0e:	4290      	cmp	r0, r2
 8002e10:	d003      	beq.n	8002e1a <TIM_Base_SetConfig+0x2e>
 8002e12:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002e16:	4290      	cmp	r0, r2
 8002e18:	d103      	bne.n	8002e22 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e1a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
    tmpcr1 |= Structure->CounterMode;
 8002e1e:	684a      	ldr	r2, [r1, #4]
 8002e20:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002e22:	4a27      	ldr	r2, [pc, #156]	@ (8002ec0 <TIM_Base_SetConfig+0xd4>)
 8002e24:	4290      	cmp	r0, r2
 8002e26:	d02a      	beq.n	8002e7e <TIM_Base_SetConfig+0x92>
 8002e28:	f1b0 4f80 	cmp.w	r0, #1073741824	@ 0x40000000
 8002e2c:	d027      	beq.n	8002e7e <TIM_Base_SetConfig+0x92>
 8002e2e:	f5a2 427c 	sub.w	r2, r2, #64512	@ 0xfc00
 8002e32:	4290      	cmp	r0, r2
 8002e34:	d023      	beq.n	8002e7e <TIM_Base_SetConfig+0x92>
 8002e36:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e3a:	4290      	cmp	r0, r2
 8002e3c:	d01f      	beq.n	8002e7e <TIM_Base_SetConfig+0x92>
 8002e3e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e42:	4290      	cmp	r0, r2
 8002e44:	d01b      	beq.n	8002e7e <TIM_Base_SetConfig+0x92>
 8002e46:	f502 4278 	add.w	r2, r2, #63488	@ 0xf800
 8002e4a:	4290      	cmp	r0, r2
 8002e4c:	d017      	beq.n	8002e7e <TIM_Base_SetConfig+0x92>
 8002e4e:	f502 5270 	add.w	r2, r2, #15360	@ 0x3c00
 8002e52:	4290      	cmp	r0, r2
 8002e54:	d013      	beq.n	8002e7e <TIM_Base_SetConfig+0x92>
 8002e56:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e5a:	4290      	cmp	r0, r2
 8002e5c:	d00f      	beq.n	8002e7e <TIM_Base_SetConfig+0x92>
 8002e5e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e62:	4290      	cmp	r0, r2
 8002e64:	d00b      	beq.n	8002e7e <TIM_Base_SetConfig+0x92>
 8002e66:	f5a2 3298 	sub.w	r2, r2, #77824	@ 0x13000
 8002e6a:	4290      	cmp	r0, r2
 8002e6c:	d007      	beq.n	8002e7e <TIM_Base_SetConfig+0x92>
 8002e6e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e72:	4290      	cmp	r0, r2
 8002e74:	d003      	beq.n	8002e7e <TIM_Base_SetConfig+0x92>
 8002e76:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8002e7a:	4290      	cmp	r0, r2
 8002e7c:	d103      	bne.n	8002e86 <TIM_Base_SetConfig+0x9a>
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e82:	68ca      	ldr	r2, [r1, #12]
 8002e84:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e8a:	694a      	ldr	r2, [r1, #20]
 8002e8c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8002e8e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e90:	688b      	ldr	r3, [r1, #8]
 8002e92:	62c3      	str	r3, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002e94:	680b      	ldr	r3, [r1, #0]
 8002e96:	6283      	str	r3, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e98:	4b09      	ldr	r3, [pc, #36]	@ (8002ec0 <TIM_Base_SetConfig+0xd4>)
 8002e9a:	4298      	cmp	r0, r3
 8002e9c:	d003      	beq.n	8002ea6 <TIM_Base_SetConfig+0xba>
 8002e9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ea2:	4298      	cmp	r0, r3
 8002ea4:	d101      	bne.n	8002eaa <TIM_Base_SetConfig+0xbe>
    TIMx->RCR = Structure->RepetitionCounter;
 8002ea6:	690b      	ldr	r3, [r1, #16]
 8002ea8:	6303      	str	r3, [r0, #48]	@ 0x30
  TIMx->EGR = TIM_EGR_UG;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	6143      	str	r3, [r0, #20]
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002eae:	6903      	ldr	r3, [r0, #16]
 8002eb0:	f013 0f01 	tst.w	r3, #1
 8002eb4:	d003      	beq.n	8002ebe <TIM_Base_SetConfig+0xd2>
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002eb6:	6903      	ldr	r3, [r0, #16]
 8002eb8:	f023 0301 	bic.w	r3, r3, #1
 8002ebc:	6103      	str	r3, [r0, #16]
}
 8002ebe:	4770      	bx	lr
 8002ec0:	40010000 	.word	0x40010000

08002ec4 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8002ec4:	b340      	cbz	r0, 8002f18 <HAL_TIM_Base_Init+0x54>
{
 8002ec6:	b510      	push	{r4, lr}
 8002ec8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8002eca:	f890 303d 	ldrb.w	r3, [r0, #61]	@ 0x3d
 8002ece:	b1f3      	cbz	r3, 8002f0e <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002ed6:	4621      	mov	r1, r4
 8002ed8:	f851 0b04 	ldr.w	r0, [r1], #4
 8002edc:	f7ff ff86 	bl	8002dec <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	f884 3046 	strb.w	r3, [r4, #70]	@ 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ee6:	f884 303e 	strb.w	r3, [r4, #62]	@ 0x3e
 8002eea:	f884 303f 	strb.w	r3, [r4, #63]	@ 0x3f
 8002eee:	f884 3040 	strb.w	r3, [r4, #64]	@ 0x40
 8002ef2:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ef6:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002efa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002efe:	f884 3044 	strb.w	r3, [r4, #68]	@ 0x44
 8002f02:	f884 3045 	strb.w	r3, [r4, #69]	@ 0x45
  htim->State = HAL_TIM_STATE_READY;
 8002f06:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  return HAL_OK;
 8002f0a:	2000      	movs	r0, #0
}
 8002f0c:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8002f0e:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002f12:	f7fe fb55 	bl	80015c0 <HAL_TIM_Base_MspInit>
 8002f16:	e7db      	b.n	8002ed0 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8002f18:	2001      	movs	r0, #1
}
 8002f1a:	4770      	bx	lr

08002f1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002f1c:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002f1e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f20:	f424 4c7f 	bic.w	ip, r4, #65280	@ 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002f24:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	ea42 020c 	orr.w	r2, r2, ip

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002f2e:	6082      	str	r2, [r0, #8]
}
 8002f30:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002f34:	4770      	bx	lr

08002f36 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8002f36:	f890 303c 	ldrb.w	r3, [r0, #60]	@ 0x3c
 8002f3a:	2b01      	cmp	r3, #1
 8002f3c:	d078      	beq.n	8003030 <HAL_TIM_ConfigClockSource+0xfa>
{
 8002f3e:	b510      	push	{r4, lr}
 8002f40:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8002f42:	2301      	movs	r3, #1
 8002f44:	f880 303c 	strb.w	r3, [r0, #60]	@ 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002f48:	2302      	movs	r3, #2
 8002f4a:	f880 303d 	strb.w	r3, [r0, #61]	@ 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8002f4e:	6802      	ldr	r2, [r0, #0]
 8002f50:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002f52:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002f56:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002f5a:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8002f5c:	680b      	ldr	r3, [r1, #0]
 8002f5e:	2b60      	cmp	r3, #96	@ 0x60
 8002f60:	d04c      	beq.n	8002ffc <HAL_TIM_ConfigClockSource+0xc6>
 8002f62:	d829      	bhi.n	8002fb8 <HAL_TIM_ConfigClockSource+0x82>
 8002f64:	2b40      	cmp	r3, #64	@ 0x40
 8002f66:	d054      	beq.n	8003012 <HAL_TIM_ConfigClockSource+0xdc>
 8002f68:	d90c      	bls.n	8002f84 <HAL_TIM_ConfigClockSource+0x4e>
 8002f6a:	2b50      	cmp	r3, #80	@ 0x50
 8002f6c:	d122      	bne.n	8002fb4 <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f6e:	68ca      	ldr	r2, [r1, #12]
 8002f70:	6849      	ldr	r1, [r1, #4]
 8002f72:	6800      	ldr	r0, [r0, #0]
 8002f74:	f7ff fe13 	bl	8002b9e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f78:	2150      	movs	r1, #80	@ 0x50
 8002f7a:	6820      	ldr	r0, [r4, #0]
 8002f7c:	f7ff fe36 	bl	8002bec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002f80:	2000      	movs	r0, #0
      break;
 8002f82:	e005      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002f84:	2b20      	cmp	r3, #32
 8002f86:	d00d      	beq.n	8002fa4 <HAL_TIM_ConfigClockSource+0x6e>
 8002f88:	d909      	bls.n	8002f9e <HAL_TIM_ConfigClockSource+0x68>
 8002f8a:	2b30      	cmp	r3, #48	@ 0x30
 8002f8c:	d00a      	beq.n	8002fa4 <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 8002f8e:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8002f90:	2301      	movs	r3, #1
 8002f92:	f884 303d 	strb.w	r3, [r4, #61]	@ 0x3d
  __HAL_UNLOCK(htim);
 8002f96:	2300      	movs	r3, #0
 8002f98:	f884 303c 	strb.w	r3, [r4, #60]	@ 0x3c
}
 8002f9c:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8002f9e:	b10b      	cbz	r3, 8002fa4 <HAL_TIM_ConfigClockSource+0x6e>
 8002fa0:	2b10      	cmp	r3, #16
 8002fa2:	d105      	bne.n	8002fb0 <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002fa4:	4619      	mov	r1, r3
 8002fa6:	6820      	ldr	r0, [r4, #0]
 8002fa8:	f7ff fe20 	bl	8002bec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8002fac:	2000      	movs	r0, #0
      break;
 8002fae:	e7ef      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8002fb0:	2001      	movs	r0, #1
 8002fb2:	e7ed      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x5a>
 8002fb4:	2001      	movs	r0, #1
 8002fb6:	e7eb      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002fb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fbc:	d034      	beq.n	8003028 <HAL_TIM_ConfigClockSource+0xf2>
 8002fbe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fc2:	d10c      	bne.n	8002fde <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 8002fc4:	68cb      	ldr	r3, [r1, #12]
 8002fc6:	684a      	ldr	r2, [r1, #4]
 8002fc8:	6889      	ldr	r1, [r1, #8]
 8002fca:	6800      	ldr	r0, [r0, #0]
 8002fcc:	f7ff ffa6 	bl	8002f1c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002fd0:	6822      	ldr	r2, [r4, #0]
 8002fd2:	6893      	ldr	r3, [r2, #8]
 8002fd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002fd8:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002fda:	2000      	movs	r0, #0
      break;
 8002fdc:	e7d8      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8002fde:	2b70      	cmp	r3, #112	@ 0x70
 8002fe0:	d124      	bne.n	800302c <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 8002fe2:	68cb      	ldr	r3, [r1, #12]
 8002fe4:	684a      	ldr	r2, [r1, #4]
 8002fe6:	6889      	ldr	r1, [r1, #8]
 8002fe8:	6800      	ldr	r0, [r0, #0]
 8002fea:	f7ff ff97 	bl	8002f1c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002fee:	6822      	ldr	r2, [r4, #0]
 8002ff0:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ff2:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
      htim->Instance->SMCR = tmpsmcr;
 8002ff6:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002ff8:	2000      	movs	r0, #0
      break;
 8002ffa:	e7c9      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ffc:	68ca      	ldr	r2, [r1, #12]
 8002ffe:	6849      	ldr	r1, [r1, #4]
 8003000:	6800      	ldr	r0, [r0, #0]
 8003002:	f7ff fddf 	bl	8002bc4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003006:	2160      	movs	r1, #96	@ 0x60
 8003008:	6820      	ldr	r0, [r4, #0]
 800300a:	f7ff fdef 	bl	8002bec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 800300e:	2000      	movs	r0, #0
      break;
 8003010:	e7be      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003012:	68ca      	ldr	r2, [r1, #12]
 8003014:	6849      	ldr	r1, [r1, #4]
 8003016:	6800      	ldr	r0, [r0, #0]
 8003018:	f7ff fdc1 	bl	8002b9e <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800301c:	2140      	movs	r1, #64	@ 0x40
 800301e:	6820      	ldr	r0, [r4, #0]
 8003020:	f7ff fde4 	bl	8002bec <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8003024:	2000      	movs	r0, #0
      break;
 8003026:	e7b3      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8003028:	2000      	movs	r0, #0
 800302a:	e7b1      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 800302c:	2001      	movs	r0, #1
 800302e:	e7af      	b.n	8002f90 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8003030:	2002      	movs	r0, #2
}
 8003032:	4770      	bx	lr

08003034 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003034:	f890 203c 	ldrb.w	r2, [r0, #60]	@ 0x3c
 8003038:	2a01      	cmp	r2, #1
 800303a:	d03d      	beq.n	80030b8 <HAL_TIMEx_MasterConfigSynchronization+0x84>
{
 800303c:	b410      	push	{r4}
 800303e:	4603      	mov	r3, r0
  __HAL_LOCK(htim);
 8003040:	2201      	movs	r2, #1
 8003042:	f880 203c 	strb.w	r2, [r0, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003046:	2202      	movs	r2, #2
 8003048:	f880 203d 	strb.w	r2, [r0, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800304c:	6802      	ldr	r2, [r0, #0]
 800304e:	6850      	ldr	r0, [r2, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003050:	6894      	ldr	r4, [r2, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003052:	f020 0c70 	bic.w	ip, r0, #112	@ 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003056:	6808      	ldr	r0, [r1, #0]
 8003058:	ea40 000c 	orr.w	r0, r0, ip

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800305c:	6050      	str	r0, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	4816      	ldr	r0, [pc, #88]	@ (80030bc <HAL_TIMEx_MasterConfigSynchronization+0x88>)
 8003062:	4282      	cmp	r2, r0
 8003064:	d01a      	beq.n	800309c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003066:	f1b2 4f80 	cmp.w	r2, #1073741824	@ 0x40000000
 800306a:	d017      	beq.n	800309c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800306c:	f5a0 407c 	sub.w	r0, r0, #64512	@ 0xfc00
 8003070:	4282      	cmp	r2, r0
 8003072:	d013      	beq.n	800309c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003074:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8003078:	4282      	cmp	r2, r0
 800307a:	d00f      	beq.n	800309c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800307c:	f500 6080 	add.w	r0, r0, #1024	@ 0x400
 8003080:	4282      	cmp	r2, r0
 8003082:	d00b      	beq.n	800309c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003084:	f500 4078 	add.w	r0, r0, #63488	@ 0xf800
 8003088:	4282      	cmp	r2, r0
 800308a:	d007      	beq.n	800309c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 800308c:	f500 5070 	add.w	r0, r0, #15360	@ 0x3c00
 8003090:	4282      	cmp	r2, r0
 8003092:	d003      	beq.n	800309c <HAL_TIMEx_MasterConfigSynchronization+0x68>
 8003094:	f5a0 3094 	sub.w	r0, r0, #75776	@ 0x12800
 8003098:	4282      	cmp	r2, r0
 800309a:	d104      	bne.n	80030a6 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800309c:	f024 0480 	bic.w	r4, r4, #128	@ 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030a0:	6849      	ldr	r1, [r1, #4]
 80030a2:	4321      	orrs	r1, r4

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030a4:	6091      	str	r1, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80030ac:	2000      	movs	r0, #0
 80030ae:	f883 003c 	strb.w	r0, [r3, #60]	@ 0x3c

  return HAL_OK;
}
 80030b2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80030b6:	4770      	bx	lr
  __HAL_LOCK(htim);
 80030b8:	2002      	movs	r0, #2
}
 80030ba:	4770      	bx	lr
 80030bc:	40010000 	.word	0x40010000

080030c0 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80030c0:	4770      	bx	lr

080030c2 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80030c2:	4770      	bx	lr

080030c4 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80030c4:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030c6:	f102 030c 	add.w	r3, r2, #12
 80030ca:	e853 3f00 	ldrex	r3, [r3]
 80030ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030d2:	320c      	adds	r2, #12
 80030d4:	e842 3100 	strex	r1, r3, [r2]
 80030d8:	2900      	cmp	r1, #0
 80030da:	d1f3      	bne.n	80030c4 <UART_EndRxTransfer>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80030dc:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80030de:	f102 0314 	add.w	r3, r2, #20
 80030e2:	e853 3f00 	ldrex	r3, [r3]
 80030e6:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80030ea:	3214      	adds	r2, #20
 80030ec:	e842 3100 	strex	r1, r3, [r2]
 80030f0:	2900      	cmp	r1, #0
 80030f2:	d1f3      	bne.n	80030dc <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80030f4:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80030f6:	2b01      	cmp	r3, #1
 80030f8:	d005      	beq.n	8003106 <UART_EndRxTransfer+0x42>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80030fa:	2320      	movs	r3, #32
 80030fc:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003100:	2300      	movs	r3, #0
 8003102:	6303      	str	r3, [r0, #48]	@ 0x30
}
 8003104:	4770      	bx	lr
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003106:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003108:	f102 030c 	add.w	r3, r2, #12
 800310c:	e853 3f00 	ldrex	r3, [r3]
 8003110:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003114:	320c      	adds	r2, #12
 8003116:	e842 3100 	strex	r1, r3, [r2]
 800311a:	2900      	cmp	r1, #0
 800311c:	d1f3      	bne.n	8003106 <UART_EndRxTransfer+0x42>
 800311e:	e7ec      	b.n	80030fa <UART_EndRxTransfer+0x36>

08003120 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003120:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b21      	cmp	r3, #33	@ 0x21
 8003128:	d001      	beq.n	800312e <UART_Transmit_IT+0xe>
    }
    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800312a:	2002      	movs	r0, #2
  }
}
 800312c:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800312e:	6883      	ldr	r3, [r0, #8]
 8003130:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003134:	d017      	beq.n	8003166 <UART_Transmit_IT+0x46>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003136:	6a03      	ldr	r3, [r0, #32]
 8003138:	1c5a      	adds	r2, r3, #1
 800313a:	6202      	str	r2, [r0, #32]
 800313c:	781a      	ldrb	r2, [r3, #0]
 800313e:	6803      	ldr	r3, [r0, #0]
 8003140:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8003142:	8cc3      	ldrh	r3, [r0, #38]	@ 0x26
 8003144:	b29b      	uxth	r3, r3
 8003146:	3b01      	subs	r3, #1
 8003148:	b29b      	uxth	r3, r3
 800314a:	84c3      	strh	r3, [r0, #38]	@ 0x26
 800314c:	b94b      	cbnz	r3, 8003162 <UART_Transmit_IT+0x42>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800314e:	6802      	ldr	r2, [r0, #0]
 8003150:	68d3      	ldr	r3, [r2, #12]
 8003152:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003156:	60d3      	str	r3, [r2, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003158:	6802      	ldr	r2, [r0, #0]
 800315a:	68d3      	ldr	r3, [r2, #12]
 800315c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003160:	60d3      	str	r3, [r2, #12]
    return HAL_OK;
 8003162:	2000      	movs	r0, #0
 8003164:	4770      	bx	lr
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003166:	6903      	ldr	r3, [r0, #16]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1e4      	bne.n	8003136 <UART_Transmit_IT+0x16>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800316c:	6a03      	ldr	r3, [r0, #32]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800316e:	881b      	ldrh	r3, [r3, #0]
 8003170:	6802      	ldr	r2, [r0, #0]
 8003172:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003176:	6053      	str	r3, [r2, #4]
      huart->pTxBuffPtr += 2U;
 8003178:	6a03      	ldr	r3, [r0, #32]
 800317a:	3302      	adds	r3, #2
 800317c:	6203      	str	r3, [r0, #32]
 800317e:	e7e0      	b.n	8003142 <UART_Transmit_IT+0x22>

08003180 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003180:	b510      	push	{r4, lr}
 8003182:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003184:	6802      	ldr	r2, [r0, #0]
 8003186:	6913      	ldr	r3, [r2, #16]
 8003188:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800318c:	68c1      	ldr	r1, [r0, #12]
 800318e:	430b      	orrs	r3, r1
 8003190:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003192:	6883      	ldr	r3, [r0, #8]
 8003194:	6902      	ldr	r2, [r0, #16]
 8003196:	431a      	orrs	r2, r3
 8003198:	6943      	ldr	r3, [r0, #20]
 800319a:	431a      	orrs	r2, r3
 800319c:	69c3      	ldr	r3, [r0, #28]
 800319e:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 80031a0:	6801      	ldr	r1, [r0, #0]
 80031a2:	68cb      	ldr	r3, [r1, #12]
 80031a4:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 80031a8:	f023 030c 	bic.w	r3, r3, #12
 80031ac:	4313      	orrs	r3, r2
 80031ae:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80031b0:	6802      	ldr	r2, [r0, #0]
 80031b2:	6953      	ldr	r3, [r2, #20]
 80031b4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031b8:	6981      	ldr	r1, [r0, #24]
 80031ba:	430b      	orrs	r3, r1
 80031bc:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031be:	6803      	ldr	r3, [r0, #0]
 80031c0:	4a31      	ldr	r2, [pc, #196]	@ (8003288 <UART_SetConfig+0x108>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d006      	beq.n	80031d4 <UART_SetConfig+0x54>
 80031c6:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d002      	beq.n	80031d4 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80031ce:	f7ff fc29 	bl	8002a24 <HAL_RCC_GetPCLK1Freq>
 80031d2:	e001      	b.n	80031d8 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 80031d4:	f7ff fc36 	bl	8002a44 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031d8:	69e3      	ldr	r3, [r4, #28]
 80031da:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031de:	d029      	beq.n	8003234 <UART_SetConfig+0xb4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031e0:	2100      	movs	r1, #0
 80031e2:	1803      	adds	r3, r0, r0
 80031e4:	4149      	adcs	r1, r1
 80031e6:	181b      	adds	r3, r3, r0
 80031e8:	f141 0100 	adc.w	r1, r1, #0
 80031ec:	00c9      	lsls	r1, r1, #3
 80031ee:	ea41 7153 	orr.w	r1, r1, r3, lsr #29
 80031f2:	00db      	lsls	r3, r3, #3
 80031f4:	1818      	adds	r0, r3, r0
 80031f6:	6863      	ldr	r3, [r4, #4]
 80031f8:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80031fc:	ea4f 7393 	mov.w	r3, r3, lsr #30
 8003200:	f141 0100 	adc.w	r1, r1, #0
 8003204:	f7fd fa00 	bl	8000608 <__aeabi_uldivmod>
 8003208:	4a20      	ldr	r2, [pc, #128]	@ (800328c <UART_SetConfig+0x10c>)
 800320a:	fba2 3100 	umull	r3, r1, r2, r0
 800320e:	0949      	lsrs	r1, r1, #5
 8003210:	2364      	movs	r3, #100	@ 0x64
 8003212:	fb03 0311 	mls	r3, r3, r1, r0
 8003216:	011b      	lsls	r3, r3, #4
 8003218:	3332      	adds	r3, #50	@ 0x32
 800321a:	fba2 2303 	umull	r2, r3, r2, r3
 800321e:	095b      	lsrs	r3, r3, #5
 8003220:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003224:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8003228:	f003 030f 	and.w	r3, r3, #15
 800322c:	6821      	ldr	r1, [r4, #0]
 800322e:	4413      	add	r3, r2
 8003230:	608b      	str	r3, [r1, #8]
  }
}
 8003232:	bd10      	pop	{r4, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003234:	2300      	movs	r3, #0
 8003236:	1802      	adds	r2, r0, r0
 8003238:	eb43 0103 	adc.w	r1, r3, r3
 800323c:	1812      	adds	r2, r2, r0
 800323e:	f141 0100 	adc.w	r1, r1, #0
 8003242:	00c9      	lsls	r1, r1, #3
 8003244:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003248:	00d2      	lsls	r2, r2, #3
 800324a:	1810      	adds	r0, r2, r0
 800324c:	f141 0100 	adc.w	r1, r1, #0
 8003250:	6862      	ldr	r2, [r4, #4]
 8003252:	1892      	adds	r2, r2, r2
 8003254:	415b      	adcs	r3, r3
 8003256:	f7fd f9d7 	bl	8000608 <__aeabi_uldivmod>
 800325a:	4a0c      	ldr	r2, [pc, #48]	@ (800328c <UART_SetConfig+0x10c>)
 800325c:	fba2 3100 	umull	r3, r1, r2, r0
 8003260:	0949      	lsrs	r1, r1, #5
 8003262:	2364      	movs	r3, #100	@ 0x64
 8003264:	fb03 0311 	mls	r3, r3, r1, r0
 8003268:	00db      	lsls	r3, r3, #3
 800326a:	3332      	adds	r3, #50	@ 0x32
 800326c:	fba2 2303 	umull	r2, r3, r2, r3
 8003270:	095b      	lsrs	r3, r3, #5
 8003272:	005a      	lsls	r2, r3, #1
 8003274:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
 8003278:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800327c:	f003 0307 	and.w	r3, r3, #7
 8003280:	6821      	ldr	r1, [r4, #0]
 8003282:	4413      	add	r3, r2
 8003284:	608b      	str	r3, [r1, #8]
 8003286:	e7d4      	b.n	8003232 <UART_SetConfig+0xb2>
 8003288:	40011000 	.word	0x40011000
 800328c:	51eb851f 	.word	0x51eb851f

08003290 <UART_WaitOnFlagUntilTimeout>:
{
 8003290:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003294:	b083      	sub	sp, #12
 8003296:	4605      	mov	r5, r0
 8003298:	460e      	mov	r6, r1
 800329a:	4617      	mov	r7, r2
 800329c:	4699      	mov	r9, r3
 800329e:	f8dd 8028 	ldr.w	r8, [sp, #40]	@ 0x28
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032a2:	682b      	ldr	r3, [r5, #0]
 80032a4:	681c      	ldr	r4, [r3, #0]
 80032a6:	ea36 0404 	bics.w	r4, r6, r4
 80032aa:	bf0c      	ite	eq
 80032ac:	2401      	moveq	r4, #1
 80032ae:	2400      	movne	r4, #0
 80032b0:	42bc      	cmp	r4, r7
 80032b2:	d128      	bne.n	8003306 <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 80032b4:	f1b8 3fff 	cmp.w	r8, #4294967295
 80032b8:	d0f3      	beq.n	80032a2 <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032ba:	f7fe fad7 	bl	800186c <HAL_GetTick>
 80032be:	eba0 0009 	sub.w	r0, r0, r9
 80032c2:	4540      	cmp	r0, r8
 80032c4:	d823      	bhi.n	800330e <UART_WaitOnFlagUntilTimeout+0x7e>
 80032c6:	f1b8 0f00 	cmp.w	r8, #0
 80032ca:	d022      	beq.n	8003312 <UART_WaitOnFlagUntilTimeout+0x82>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80032cc:	682b      	ldr	r3, [r5, #0]
 80032ce:	68da      	ldr	r2, [r3, #12]
 80032d0:	f012 0f04 	tst.w	r2, #4
 80032d4:	d0e5      	beq.n	80032a2 <UART_WaitOnFlagUntilTimeout+0x12>
 80032d6:	2e80      	cmp	r6, #128	@ 0x80
 80032d8:	d0e3      	beq.n	80032a2 <UART_WaitOnFlagUntilTimeout+0x12>
 80032da:	2e40      	cmp	r6, #64	@ 0x40
 80032dc:	d0e1      	beq.n	80032a2 <UART_WaitOnFlagUntilTimeout+0x12>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80032de:	681a      	ldr	r2, [r3, #0]
 80032e0:	f012 0f08 	tst.w	r2, #8
 80032e4:	d0dd      	beq.n	80032a2 <UART_WaitOnFlagUntilTimeout+0x12>
          __HAL_UART_CLEAR_OREFLAG(huart);
 80032e6:	2400      	movs	r4, #0
 80032e8:	9401      	str	r4, [sp, #4]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	9201      	str	r2, [sp, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	9301      	str	r3, [sp, #4]
 80032f2:	9b01      	ldr	r3, [sp, #4]
          UART_EndRxTransfer(huart);
 80032f4:	4628      	mov	r0, r5
 80032f6:	f7ff fee5 	bl	80030c4 <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80032fa:	2308      	movs	r3, #8
 80032fc:	646b      	str	r3, [r5, #68]	@ 0x44
          __HAL_UNLOCK(huart);
 80032fe:	f885 4040 	strb.w	r4, [r5, #64]	@ 0x40
          return HAL_ERROR;
 8003302:	2001      	movs	r0, #1
 8003304:	e000      	b.n	8003308 <UART_WaitOnFlagUntilTimeout+0x78>
  return HAL_OK;
 8003306:	2000      	movs	r0, #0
}
 8003308:	b003      	add	sp, #12
 800330a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        return HAL_TIMEOUT;
 800330e:	2003      	movs	r0, #3
 8003310:	e7fa      	b.n	8003308 <UART_WaitOnFlagUntilTimeout+0x78>
 8003312:	2003      	movs	r0, #3
 8003314:	e7f8      	b.n	8003308 <UART_WaitOnFlagUntilTimeout+0x78>

08003316 <HAL_UART_Init>:
  if (huart == NULL)
 8003316:	b360      	cbz	r0, 8003372 <HAL_UART_Init+0x5c>
{
 8003318:	b510      	push	{r4, lr}
 800331a:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 800331c:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003320:	b313      	cbz	r3, 8003368 <HAL_UART_Init+0x52>
  huart->gState = HAL_UART_STATE_BUSY;
 8003322:	2324      	movs	r3, #36	@ 0x24
 8003324:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  __HAL_UART_DISABLE(huart);
 8003328:	6822      	ldr	r2, [r4, #0]
 800332a:	68d3      	ldr	r3, [r2, #12]
 800332c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003330:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003332:	4620      	mov	r0, r4
 8003334:	f7ff ff24 	bl	8003180 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003338:	6822      	ldr	r2, [r4, #0]
 800333a:	6913      	ldr	r3, [r2, #16]
 800333c:	f423 4390 	bic.w	r3, r3, #18432	@ 0x4800
 8003340:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003342:	6822      	ldr	r2, [r4, #0]
 8003344:	6953      	ldr	r3, [r2, #20]
 8003346:	f023 032a 	bic.w	r3, r3, #42	@ 0x2a
 800334a:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 800334c:	6822      	ldr	r2, [r4, #0]
 800334e:	68d3      	ldr	r3, [r2, #12]
 8003350:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003354:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003356:	2000      	movs	r0, #0
 8003358:	6460      	str	r0, [r4, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800335a:	2320      	movs	r3, #32
 800335c:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003360:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003364:	6360      	str	r0, [r4, #52]	@ 0x34
}
 8003366:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003368:	f880 3040 	strb.w	r3, [r0, #64]	@ 0x40
    HAL_UART_MspInit(huart);
 800336c:	f7fe f940 	bl	80015f0 <HAL_UART_MspInit>
 8003370:	e7d7      	b.n	8003322 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8003372:	2001      	movs	r0, #1
}
 8003374:	4770      	bx	lr

08003376 <HAL_UART_Transmit>:
{
 8003376:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800337a:	b082      	sub	sp, #8
 800337c:	461e      	mov	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800337e:	f890 3041 	ldrb.w	r3, [r0, #65]	@ 0x41
 8003382:	b2db      	uxtb	r3, r3
 8003384:	2b20      	cmp	r3, #32
 8003386:	d156      	bne.n	8003436 <HAL_UART_Transmit+0xc0>
 8003388:	4604      	mov	r4, r0
 800338a:	460d      	mov	r5, r1
 800338c:	4690      	mov	r8, r2
    if ((pData == NULL) || (Size == 0U))
 800338e:	2900      	cmp	r1, #0
 8003390:	d055      	beq.n	800343e <HAL_UART_Transmit+0xc8>
 8003392:	b90a      	cbnz	r2, 8003398 <HAL_UART_Transmit+0x22>
      return  HAL_ERROR;
 8003394:	2001      	movs	r0, #1
 8003396:	e04f      	b.n	8003438 <HAL_UART_Transmit+0xc2>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003398:	2300      	movs	r3, #0
 800339a:	6443      	str	r3, [r0, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800339c:	2321      	movs	r3, #33	@ 0x21
 800339e:	f880 3041 	strb.w	r3, [r0, #65]	@ 0x41
    tickstart = HAL_GetTick();
 80033a2:	f7fe fa63 	bl	800186c <HAL_GetTick>
 80033a6:	4607      	mov	r7, r0
    huart->TxXferSize = Size;
 80033a8:	f8a4 8024 	strh.w	r8, [r4, #36]	@ 0x24
    huart->TxXferCount = Size;
 80033ac:	f8a4 8026 	strh.w	r8, [r4, #38]	@ 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033b0:	68a3      	ldr	r3, [r4, #8]
 80033b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033b6:	d002      	beq.n	80033be <HAL_UART_Transmit+0x48>
      pdata16bits = NULL;
 80033b8:	f04f 0800 	mov.w	r8, #0
 80033bc:	e014      	b.n	80033e8 <HAL_UART_Transmit+0x72>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033be:	6923      	ldr	r3, [r4, #16]
 80033c0:	b32b      	cbz	r3, 800340e <HAL_UART_Transmit+0x98>
      pdata16bits = NULL;
 80033c2:	f04f 0800 	mov.w	r8, #0
 80033c6:	e00f      	b.n	80033e8 <HAL_UART_Transmit+0x72>
        huart->gState = HAL_UART_STATE_READY;
 80033c8:	2320      	movs	r3, #32
 80033ca:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
        return HAL_TIMEOUT;
 80033ce:	2003      	movs	r0, #3
 80033d0:	e032      	b.n	8003438 <HAL_UART_Transmit+0xc2>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033d2:	f838 3b02 	ldrh.w	r3, [r8], #2
 80033d6:	6822      	ldr	r2, [r4, #0]
 80033d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033dc:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 80033de:	8ce2      	ldrh	r2, [r4, #38]	@ 0x26
 80033e0:	b292      	uxth	r2, r2
 80033e2:	3a01      	subs	r2, #1
 80033e4:	b292      	uxth	r2, r2
 80033e6:	84e2      	strh	r2, [r4, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80033e8:	8ce3      	ldrh	r3, [r4, #38]	@ 0x26
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	b193      	cbz	r3, 8003414 <HAL_UART_Transmit+0x9e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80033ee:	9600      	str	r6, [sp, #0]
 80033f0:	463b      	mov	r3, r7
 80033f2:	2200      	movs	r2, #0
 80033f4:	2180      	movs	r1, #128	@ 0x80
 80033f6:	4620      	mov	r0, r4
 80033f8:	f7ff ff4a 	bl	8003290 <UART_WaitOnFlagUntilTimeout>
 80033fc:	2800      	cmp	r0, #0
 80033fe:	d1e3      	bne.n	80033c8 <HAL_UART_Transmit+0x52>
      if (pdata8bits == NULL)
 8003400:	2d00      	cmp	r5, #0
 8003402:	d0e6      	beq.n	80033d2 <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003404:	f815 2b01 	ldrb.w	r2, [r5], #1
 8003408:	6823      	ldr	r3, [r4, #0]
 800340a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800340c:	e7e7      	b.n	80033de <HAL_UART_Transmit+0x68>
      pdata16bits = (const uint16_t *) pData;
 800340e:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8003410:	2500      	movs	r5, #0
 8003412:	e7e9      	b.n	80033e8 <HAL_UART_Transmit+0x72>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003414:	9600      	str	r6, [sp, #0]
 8003416:	463b      	mov	r3, r7
 8003418:	2200      	movs	r2, #0
 800341a:	2140      	movs	r1, #64	@ 0x40
 800341c:	4620      	mov	r0, r4
 800341e:	f7ff ff37 	bl	8003290 <UART_WaitOnFlagUntilTimeout>
 8003422:	b918      	cbnz	r0, 800342c <HAL_UART_Transmit+0xb6>
    huart->gState = HAL_UART_STATE_READY;
 8003424:	2320      	movs	r3, #32
 8003426:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
    return HAL_OK;
 800342a:	e005      	b.n	8003438 <HAL_UART_Transmit+0xc2>
      huart->gState = HAL_UART_STATE_READY;
 800342c:	2320      	movs	r3, #32
 800342e:	f884 3041 	strb.w	r3, [r4, #65]	@ 0x41
      return HAL_TIMEOUT;
 8003432:	2003      	movs	r0, #3
 8003434:	e000      	b.n	8003438 <HAL_UART_Transmit+0xc2>
    return HAL_BUSY;
 8003436:	2002      	movs	r0, #2
}
 8003438:	b002      	add	sp, #8
 800343a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      return  HAL_ERROR;
 800343e:	2001      	movs	r0, #1
 8003440:	e7fa      	b.n	8003438 <HAL_UART_Transmit+0xc2>

08003442 <HAL_UART_TxCpltCallback>:
}
 8003442:	4770      	bx	lr

08003444 <UART_EndTransmit_IT>:
{
 8003444:	b508      	push	{r3, lr}
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003446:	6801      	ldr	r1, [r0, #0]
 8003448:	68ca      	ldr	r2, [r1, #12]
 800344a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800344e:	60ca      	str	r2, [r1, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003450:	2220      	movs	r2, #32
 8003452:	f880 2041 	strb.w	r2, [r0, #65]	@ 0x41
  HAL_UART_TxCpltCallback(huart);
 8003456:	f7ff fff4 	bl	8003442 <HAL_UART_TxCpltCallback>
}
 800345a:	2000      	movs	r0, #0
 800345c:	bd08      	pop	{r3, pc}

0800345e <HAL_UART_RxCpltCallback>:
}
 800345e:	4770      	bx	lr

08003460 <HAL_UART_ErrorCallback>:
}
 8003460:	4770      	bx	lr

08003462 <UART_DMAAbortOnError>:
{
 8003462:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003464:	6b80      	ldr	r0, [r0, #56]	@ 0x38
  huart->RxXferCount = 0x00U;
 8003466:	2300      	movs	r3, #0
 8003468:	85c3      	strh	r3, [r0, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800346a:	84c3      	strh	r3, [r0, #38]	@ 0x26
  HAL_UART_ErrorCallback(huart);
 800346c:	f7ff fff8 	bl	8003460 <HAL_UART_ErrorCallback>
}
 8003470:	bd08      	pop	{r3, pc}

08003472 <HAL_UARTEx_RxEventCallback>:
}
 8003472:	4770      	bx	lr

08003474 <UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003474:	f890 3042 	ldrb.w	r3, [r0, #66]	@ 0x42
 8003478:	b2db      	uxtb	r3, r3
 800347a:	2b22      	cmp	r3, #34	@ 0x22
 800347c:	d169      	bne.n	8003552 <UART_Receive_IT+0xde>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800347e:	6883      	ldr	r3, [r0, #8]
 8003480:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003484:	d04f      	beq.n	8003526 <UART_Receive_IT+0xb2>
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003486:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003488:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800348c:	d004      	beq.n	8003498 <UART_Receive_IT+0x24>
 800348e:	2b00      	cmp	r3, #0
 8003490:	d156      	bne.n	8003540 <UART_Receive_IT+0xcc>
 8003492:	6903      	ldr	r3, [r0, #16]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d153      	bne.n	8003540 <UART_Receive_IT+0xcc>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003498:	6803      	ldr	r3, [r0, #0]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	7013      	strb	r3, [r2, #0]
      huart->pRxBuffPtr += 1U;
 800349e:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80034a0:	3301      	adds	r3, #1
 80034a2:	6283      	str	r3, [r0, #40]	@ 0x28
    if (--huart->RxXferCount == 0U)
 80034a4:	8dc3      	ldrh	r3, [r0, #46]	@ 0x2e
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	3b01      	subs	r3, #1
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	85c3      	strh	r3, [r0, #46]	@ 0x2e
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d151      	bne.n	8003556 <UART_Receive_IT+0xe2>
{
 80034b2:	b500      	push	{lr}
 80034b4:	b083      	sub	sp, #12
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80034b6:	6802      	ldr	r2, [r0, #0]
 80034b8:	68d3      	ldr	r3, [r2, #12]
 80034ba:	f023 0320 	bic.w	r3, r3, #32
 80034be:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80034c0:	6802      	ldr	r2, [r0, #0]
 80034c2:	68d3      	ldr	r3, [r2, #12]
 80034c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80034c8:	60d3      	str	r3, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80034ca:	6802      	ldr	r2, [r0, #0]
 80034cc:	6953      	ldr	r3, [r2, #20]
 80034ce:	f023 0301 	bic.w	r3, r3, #1
 80034d2:	6153      	str	r3, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 80034d4:	2320      	movs	r3, #32
 80034d6:	f880 3042 	strb.w	r3, [r0, #66]	@ 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034da:	2300      	movs	r3, #0
 80034dc:	6343      	str	r3, [r0, #52]	@ 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80034de:	6b03      	ldr	r3, [r0, #48]	@ 0x30
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d133      	bne.n	800354c <UART_Receive_IT+0xd8>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034e4:	2300      	movs	r3, #0
 80034e6:	6303      	str	r3, [r0, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80034e8:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80034ea:	f102 030c 	add.w	r3, r2, #12
 80034ee:	e853 3f00 	ldrex	r3, [r3]
 80034f2:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80034f6:	320c      	adds	r2, #12
 80034f8:	e842 3100 	strex	r1, r3, [r2]
 80034fc:	2900      	cmp	r1, #0
 80034fe:	d1f3      	bne.n	80034e8 <UART_Receive_IT+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003500:	6803      	ldr	r3, [r0, #0]
 8003502:	681a      	ldr	r2, [r3, #0]
 8003504:	f012 0f10 	tst.w	r2, #16
 8003508:	d006      	beq.n	8003518 <UART_Receive_IT+0xa4>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800350a:	2200      	movs	r2, #0
 800350c:	9201      	str	r2, [sp, #4]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	9201      	str	r2, [sp, #4]
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	9301      	str	r3, [sp, #4]
 8003516:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003518:	8d81      	ldrh	r1, [r0, #44]	@ 0x2c
 800351a:	f7ff ffaa 	bl	8003472 <HAL_UARTEx_RxEventCallback>
      return HAL_OK;
 800351e:	2000      	movs	r0, #0
}
 8003520:	b003      	add	sp, #12
 8003522:	f85d fb04 	ldr.w	pc, [sp], #4
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003526:	6902      	ldr	r2, [r0, #16]
 8003528:	2a00      	cmp	r2, #0
 800352a:	d1ac      	bne.n	8003486 <UART_Receive_IT+0x12>
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800352c:	6a82      	ldr	r2, [r0, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800352e:	6803      	ldr	r3, [r0, #0]
 8003530:	685b      	ldr	r3, [r3, #4]
 8003532:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003536:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr += 2U;
 8003538:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800353a:	3302      	adds	r3, #2
 800353c:	6283      	str	r3, [r0, #40]	@ 0x28
 800353e:	e7b1      	b.n	80034a4 <UART_Receive_IT+0x30>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003540:	6803      	ldr	r3, [r0, #0]
 8003542:	685b      	ldr	r3, [r3, #4]
 8003544:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003548:	7013      	strb	r3, [r2, #0]
 800354a:	e7a8      	b.n	800349e <UART_Receive_IT+0x2a>
        HAL_UART_RxCpltCallback(huart);
 800354c:	f7ff ff87 	bl	800345e <HAL_UART_RxCpltCallback>
 8003550:	e7e5      	b.n	800351e <UART_Receive_IT+0xaa>
    return HAL_BUSY;
 8003552:	2002      	movs	r0, #2
 8003554:	4770      	bx	lr
    return HAL_OK;
 8003556:	2000      	movs	r0, #0
}
 8003558:	4770      	bx	lr
	...

0800355c <HAL_UART_IRQHandler>:
{
 800355c:	b510      	push	{r4, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	4604      	mov	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003562:	6802      	ldr	r2, [r0, #0]
 8003564:	6813      	ldr	r3, [r2, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003566:	68d0      	ldr	r0, [r2, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003568:	6951      	ldr	r1, [r2, #20]
  if (errorflags == RESET)
 800356a:	f013 0f0f 	tst.w	r3, #15
 800356e:	d109      	bne.n	8003584 <HAL_UART_IRQHandler+0x28>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003570:	f013 0f20 	tst.w	r3, #32
 8003574:	d00c      	beq.n	8003590 <HAL_UART_IRQHandler+0x34>
 8003576:	f010 0f20 	tst.w	r0, #32
 800357a:	d009      	beq.n	8003590 <HAL_UART_IRQHandler+0x34>
      UART_Receive_IT(huart);
 800357c:	4620      	mov	r0, r4
 800357e:	f7ff ff79 	bl	8003474 <UART_Receive_IT>
      return;
 8003582:	e016      	b.n	80035b2 <HAL_UART_IRQHandler+0x56>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003584:	f011 0101 	ands.w	r1, r1, #1
 8003588:	d115      	bne.n	80035b6 <HAL_UART_IRQHandler+0x5a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800358a:	f410 7f90 	tst.w	r0, #288	@ 0x120
 800358e:	d112      	bne.n	80035b6 <HAL_UART_IRQHandler+0x5a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003590:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8003592:	2901      	cmp	r1, #1
 8003594:	d079      	beq.n	800368a <HAL_UART_IRQHandler+0x12e>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003596:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800359a:	d003      	beq.n	80035a4 <HAL_UART_IRQHandler+0x48>
 800359c:	f010 0f80 	tst.w	r0, #128	@ 0x80
 80035a0:	f040 8114 	bne.w	80037cc <HAL_UART_IRQHandler+0x270>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80035a4:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80035a8:	d003      	beq.n	80035b2 <HAL_UART_IRQHandler+0x56>
 80035aa:	f010 0f40 	tst.w	r0, #64	@ 0x40
 80035ae:	f040 8111 	bne.w	80037d4 <HAL_UART_IRQHandler+0x278>
}
 80035b2:	b002      	add	sp, #8
 80035b4:	bd10      	pop	{r4, pc}
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80035b6:	f013 0f01 	tst.w	r3, #1
 80035ba:	d006      	beq.n	80035ca <HAL_UART_IRQHandler+0x6e>
 80035bc:	f410 7f80 	tst.w	r0, #256	@ 0x100
 80035c0:	d003      	beq.n	80035ca <HAL_UART_IRQHandler+0x6e>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035c2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80035c4:	f042 0201 	orr.w	r2, r2, #1
 80035c8:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035ca:	f013 0f04 	tst.w	r3, #4
 80035ce:	d004      	beq.n	80035da <HAL_UART_IRQHandler+0x7e>
 80035d0:	b119      	cbz	r1, 80035da <HAL_UART_IRQHandler+0x7e>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035d2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80035d4:	f042 0202 	orr.w	r2, r2, #2
 80035d8:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035da:	f013 0f02 	tst.w	r3, #2
 80035de:	d004      	beq.n	80035ea <HAL_UART_IRQHandler+0x8e>
 80035e0:	b119      	cbz	r1, 80035ea <HAL_UART_IRQHandler+0x8e>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035e2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80035e4:	f042 0204 	orr.w	r2, r2, #4
 80035e8:	6462      	str	r2, [r4, #68]	@ 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80035ea:	f013 0f08 	tst.w	r3, #8
 80035ee:	d007      	beq.n	8003600 <HAL_UART_IRQHandler+0xa4>
 80035f0:	f010 0f20 	tst.w	r0, #32
 80035f4:	d100      	bne.n	80035f8 <HAL_UART_IRQHandler+0x9c>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80035f6:	b119      	cbz	r1, 8003600 <HAL_UART_IRQHandler+0xa4>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80035f8:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 80035fa:	f042 0208 	orr.w	r2, r2, #8
 80035fe:	6462      	str	r2, [r4, #68]	@ 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003600:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 8003602:	2a00      	cmp	r2, #0
 8003604:	d0d5      	beq.n	80035b2 <HAL_UART_IRQHandler+0x56>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003606:	f013 0f20 	tst.w	r3, #32
 800360a:	d002      	beq.n	8003612 <HAL_UART_IRQHandler+0xb6>
 800360c:	f010 0f20 	tst.w	r0, #32
 8003610:	d129      	bne.n	8003666 <HAL_UART_IRQHandler+0x10a>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003612:	6823      	ldr	r3, [r4, #0]
 8003614:	695b      	ldr	r3, [r3, #20]
 8003616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800361a:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800361c:	f012 0f08 	tst.w	r2, #8
 8003620:	d100      	bne.n	8003624 <HAL_UART_IRQHandler+0xc8>
 8003622:	b363      	cbz	r3, 800367e <HAL_UART_IRQHandler+0x122>
        UART_EndRxTransfer(huart);
 8003624:	4620      	mov	r0, r4
 8003626:	f7ff fd4d 	bl	80030c4 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800362a:	6823      	ldr	r3, [r4, #0]
 800362c:	695b      	ldr	r3, [r3, #20]
 800362e:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8003632:	d020      	beq.n	8003676 <HAL_UART_IRQHandler+0x11a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003634:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003636:	f102 0314 	add.w	r3, r2, #20
 800363a:	e853 3f00 	ldrex	r3, [r3]
 800363e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003642:	3214      	adds	r2, #20
 8003644:	e842 3100 	strex	r1, r3, [r2]
 8003648:	2900      	cmp	r1, #0
 800364a:	d1f3      	bne.n	8003634 <HAL_UART_IRQHandler+0xd8>
          if (huart->hdmarx != NULL)
 800364c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800364e:	b173      	cbz	r3, 800366e <HAL_UART_IRQHandler+0x112>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003650:	4a62      	ldr	r2, [pc, #392]	@ (80037dc <HAL_UART_IRQHandler+0x280>)
 8003652:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003654:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003656:	f7fe fda2 	bl	800219e <HAL_DMA_Abort_IT>
 800365a:	2800      	cmp	r0, #0
 800365c:	d0a9      	beq.n	80035b2 <HAL_UART_IRQHandler+0x56>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800365e:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 8003660:	6d03      	ldr	r3, [r0, #80]	@ 0x50
 8003662:	4798      	blx	r3
 8003664:	e7a5      	b.n	80035b2 <HAL_UART_IRQHandler+0x56>
        UART_Receive_IT(huart);
 8003666:	4620      	mov	r0, r4
 8003668:	f7ff ff04 	bl	8003474 <UART_Receive_IT>
 800366c:	e7d1      	b.n	8003612 <HAL_UART_IRQHandler+0xb6>
            HAL_UART_ErrorCallback(huart);
 800366e:	4620      	mov	r0, r4
 8003670:	f7ff fef6 	bl	8003460 <HAL_UART_ErrorCallback>
 8003674:	e79d      	b.n	80035b2 <HAL_UART_IRQHandler+0x56>
          HAL_UART_ErrorCallback(huart);
 8003676:	4620      	mov	r0, r4
 8003678:	f7ff fef2 	bl	8003460 <HAL_UART_ErrorCallback>
 800367c:	e799      	b.n	80035b2 <HAL_UART_IRQHandler+0x56>
        HAL_UART_ErrorCallback(huart);
 800367e:	4620      	mov	r0, r4
 8003680:	f7ff feee 	bl	8003460 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003684:	2300      	movs	r3, #0
 8003686:	6463      	str	r3, [r4, #68]	@ 0x44
    return;
 8003688:	e793      	b.n	80035b2 <HAL_UART_IRQHandler+0x56>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800368a:	f013 0f10 	tst.w	r3, #16
 800368e:	d082      	beq.n	8003596 <HAL_UART_IRQHandler+0x3a>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003690:	f010 0f10 	tst.w	r0, #16
 8003694:	f43f af7f 	beq.w	8003596 <HAL_UART_IRQHandler+0x3a>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003698:	2300      	movs	r3, #0
 800369a:	9301      	str	r3, [sp, #4]
 800369c:	6813      	ldr	r3, [r2, #0]
 800369e:	9301      	str	r3, [sp, #4]
 80036a0:	6853      	ldr	r3, [r2, #4]
 80036a2:	9301      	str	r3, [sp, #4]
 80036a4:	9b01      	ldr	r3, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80036a6:	6953      	ldr	r3, [r2, #20]
 80036a8:	f013 0f40 	tst.w	r3, #64	@ 0x40
 80036ac:	d052      	beq.n	8003754 <HAL_UART_IRQHandler+0x1f8>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80036ae:	6be2      	ldr	r2, [r4, #60]	@ 0x3c
 80036b0:	6813      	ldr	r3, [r2, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	b29b      	uxth	r3, r3
      if ((nb_remaining_rx_data > 0U)
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f43f af7b 	beq.w	80035b2 <HAL_UART_IRQHandler+0x56>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80036bc:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 80036be:	4299      	cmp	r1, r3
 80036c0:	f67f af77 	bls.w	80035b2 <HAL_UART_IRQHandler+0x56>
        huart->RxXferCount = nb_remaining_rx_data;
 80036c4:	85e3      	strh	r3, [r4, #46]	@ 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80036c6:	69d3      	ldr	r3, [r2, #28]
 80036c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036cc:	d037      	beq.n	800373e <HAL_UART_IRQHandler+0x1e2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80036ce:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036d0:	f102 030c 	add.w	r3, r2, #12
 80036d4:	e853 3f00 	ldrex	r3, [r3]
 80036d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036dc:	320c      	adds	r2, #12
 80036de:	e842 3100 	strex	r1, r3, [r2]
 80036e2:	2900      	cmp	r1, #0
 80036e4:	d1f3      	bne.n	80036ce <HAL_UART_IRQHandler+0x172>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80036e6:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036e8:	f102 0314 	add.w	r3, r2, #20
 80036ec:	e853 3f00 	ldrex	r3, [r3]
 80036f0:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036f4:	3214      	adds	r2, #20
 80036f6:	e842 3100 	strex	r1, r3, [r2]
 80036fa:	2900      	cmp	r1, #0
 80036fc:	d1f3      	bne.n	80036e6 <HAL_UART_IRQHandler+0x18a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80036fe:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003700:	f102 0314 	add.w	r3, r2, #20
 8003704:	e853 3f00 	ldrex	r3, [r3]
 8003708:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800370c:	3214      	adds	r2, #20
 800370e:	e842 3100 	strex	r1, r3, [r2]
 8003712:	2900      	cmp	r1, #0
 8003714:	d1f3      	bne.n	80036fe <HAL_UART_IRQHandler+0x1a2>
          huart->RxState = HAL_UART_STATE_READY;
 8003716:	2320      	movs	r3, #32
 8003718:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800371c:	2300      	movs	r3, #0
 800371e:	6323      	str	r3, [r4, #48]	@ 0x30
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003720:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003722:	f102 030c 	add.w	r3, r2, #12
 8003726:	e853 3f00 	ldrex	r3, [r3]
 800372a:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800372e:	320c      	adds	r2, #12
 8003730:	e842 3100 	strex	r1, r3, [r2]
 8003734:	2900      	cmp	r1, #0
 8003736:	d1f3      	bne.n	8003720 <HAL_UART_IRQHandler+0x1c4>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003738:	6be0      	ldr	r0, [r4, #60]	@ 0x3c
 800373a:	f7fe fce6 	bl	800210a <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800373e:	2302      	movs	r3, #2
 8003740:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003742:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8003744:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8003746:	b29b      	uxth	r3, r3
 8003748:	1ac9      	subs	r1, r1, r3
 800374a:	b289      	uxth	r1, r1
 800374c:	4620      	mov	r0, r4
 800374e:	f7ff fe90 	bl	8003472 <HAL_UARTEx_RxEventCallback>
      return;
 8003752:	e72e      	b.n	80035b2 <HAL_UART_IRQHandler+0x56>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003754:	8da1      	ldrh	r1, [r4, #44]	@ 0x2c
 8003756:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8003758:	b29b      	uxth	r3, r3
 800375a:	1ac9      	subs	r1, r1, r3
 800375c:	b289      	uxth	r1, r1
      if ((huart->RxXferCount > 0U)
 800375e:	8de3      	ldrh	r3, [r4, #46]	@ 0x2e
 8003760:	b29b      	uxth	r3, r3
 8003762:	2b00      	cmp	r3, #0
 8003764:	f43f af25 	beq.w	80035b2 <HAL_UART_IRQHandler+0x56>
          && (nb_rx_data > 0U))
 8003768:	2900      	cmp	r1, #0
 800376a:	f43f af22 	beq.w	80035b2 <HAL_UART_IRQHandler+0x56>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800376e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003770:	f102 030c 	add.w	r3, r2, #12
 8003774:	e853 3f00 	ldrex	r3, [r3]
 8003778:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800377c:	320c      	adds	r2, #12
 800377e:	e842 3000 	strex	r0, r3, [r2]
 8003782:	2800      	cmp	r0, #0
 8003784:	d1f3      	bne.n	800376e <HAL_UART_IRQHandler+0x212>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003786:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003788:	f102 0314 	add.w	r3, r2, #20
 800378c:	e853 3f00 	ldrex	r3, [r3]
 8003790:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003794:	3214      	adds	r2, #20
 8003796:	e842 3000 	strex	r0, r3, [r2]
 800379a:	2800      	cmp	r0, #0
 800379c:	d1f3      	bne.n	8003786 <HAL_UART_IRQHandler+0x22a>
        huart->RxState = HAL_UART_STATE_READY;
 800379e:	2320      	movs	r3, #32
 80037a0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80037a4:	2300      	movs	r3, #0
 80037a6:	6323      	str	r3, [r4, #48]	@ 0x30
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80037a8:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037aa:	f102 030c 	add.w	r3, r2, #12
 80037ae:	e853 3f00 	ldrex	r3, [r3]
 80037b2:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037b6:	320c      	adds	r2, #12
 80037b8:	e842 3000 	strex	r0, r3, [r2]
 80037bc:	2800      	cmp	r0, #0
 80037be:	d1f3      	bne.n	80037a8 <HAL_UART_IRQHandler+0x24c>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80037c0:	2302      	movs	r3, #2
 80037c2:	6363      	str	r3, [r4, #52]	@ 0x34
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80037c4:	4620      	mov	r0, r4
 80037c6:	f7ff fe54 	bl	8003472 <HAL_UARTEx_RxEventCallback>
      return;
 80037ca:	e6f2      	b.n	80035b2 <HAL_UART_IRQHandler+0x56>
    UART_Transmit_IT(huart);
 80037cc:	4620      	mov	r0, r4
 80037ce:	f7ff fca7 	bl	8003120 <UART_Transmit_IT>
    return;
 80037d2:	e6ee      	b.n	80035b2 <HAL_UART_IRQHandler+0x56>
    UART_EndTransmit_IT(huart);
 80037d4:	4620      	mov	r0, r4
 80037d6:	f7ff fe35 	bl	8003444 <UART_EndTransmit_IT>
    return;
 80037da:	e6ea      	b.n	80035b2 <HAL_UART_IRQHandler+0x56>
 80037dc:	08003463 	.word	0x08003463

080037e0 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 80037e0:	b410      	push	{r4}
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 80037e2:	680b      	ldr	r3, [r1, #0]
 80037e4:	b9db      	cbnz	r3, 800381e <FMC_SDRAM_Init+0x3e>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 80037e6:	6802      	ldr	r2, [r0, #0]
 80037e8:	f422 42ff 	bic.w	r2, r2, #32640	@ 0x7f80
 80037ec:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 80037f0:	684b      	ldr	r3, [r1, #4]
 80037f2:	688c      	ldr	r4, [r1, #8]
 80037f4:	4323      	orrs	r3, r4
 80037f6:	68cc      	ldr	r4, [r1, #12]
 80037f8:	4323      	orrs	r3, r4
 80037fa:	690c      	ldr	r4, [r1, #16]
 80037fc:	4323      	orrs	r3, r4
 80037fe:	694c      	ldr	r4, [r1, #20]
 8003800:	4323      	orrs	r3, r4
 8003802:	698c      	ldr	r4, [r1, #24]
 8003804:	4323      	orrs	r3, r4
 8003806:	69cc      	ldr	r4, [r1, #28]
 8003808:	4323      	orrs	r3, r4
 800380a:	6a0c      	ldr	r4, [r1, #32]
 800380c:	4323      	orrs	r3, r4
 800380e:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 8003810:	430b      	orrs	r3, r1
 8003812:	431a      	orrs	r2, r3
 8003814:	6002      	str	r2, [r0, #0]
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
}
 8003816:	2000      	movs	r0, #0
 8003818:	f85d 4b04 	ldr.w	r4, [sp], #4
 800381c:	4770      	bx	lr
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800381e:	6803      	ldr	r3, [r0, #0]
 8003820:	f423 43f8 	bic.w	r3, r3, #31744	@ 0x7c00
 8003824:	69ca      	ldr	r2, [r1, #28]
 8003826:	6a0c      	ldr	r4, [r1, #32]
 8003828:	4322      	orrs	r2, r4
 800382a:	6a4c      	ldr	r4, [r1, #36]	@ 0x24
 800382c:	4322      	orrs	r2, r4
 800382e:	4313      	orrs	r3, r2
 8003830:	6003      	str	r3, [r0, #0]
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8003832:	6842      	ldr	r2, [r0, #4]
 8003834:	f422 42ff 	bic.w	r2, r2, #32640	@ 0x7f80
 8003838:	f022 027f 	bic.w	r2, r2, #127	@ 0x7f
 800383c:	684b      	ldr	r3, [r1, #4]
 800383e:	688c      	ldr	r4, [r1, #8]
 8003840:	4323      	orrs	r3, r4
 8003842:	68cc      	ldr	r4, [r1, #12]
 8003844:	4323      	orrs	r3, r4
 8003846:	690c      	ldr	r4, [r1, #16]
 8003848:	4323      	orrs	r3, r4
 800384a:	694c      	ldr	r4, [r1, #20]
 800384c:	4323      	orrs	r3, r4
 800384e:	6989      	ldr	r1, [r1, #24]
 8003850:	430b      	orrs	r3, r1
 8003852:	431a      	orrs	r2, r3
 8003854:	6042      	str	r2, [r0, #4]
 8003856:	e7de      	b.n	8003816 <FMC_SDRAM_Init+0x36>

08003858 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8003858:	b410      	push	{r4}
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800385a:	bb3a      	cbnz	r2, 80038ac <FMC_SDRAM_Timing_Init+0x54>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800385c:	6882      	ldr	r2, [r0, #8]
 800385e:	f002 4270 	and.w	r2, r2, #4026531840	@ 0xf0000000
 8003862:	680b      	ldr	r3, [r1, #0]
 8003864:	3b01      	subs	r3, #1
 8003866:	684c      	ldr	r4, [r1, #4]
 8003868:	f104 3cff 	add.w	ip, r4, #4294967295
 800386c:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 8003870:	688c      	ldr	r4, [r1, #8]
 8003872:	f104 3cff 	add.w	ip, r4, #4294967295
 8003876:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 800387a:	68cc      	ldr	r4, [r1, #12]
 800387c:	f104 3cff 	add.w	ip, r4, #4294967295
 8003880:	ea43 330c 	orr.w	r3, r3, ip, lsl #12
 8003884:	690c      	ldr	r4, [r1, #16]
 8003886:	f104 3cff 	add.w	ip, r4, #4294967295
 800388a:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800388e:	694c      	ldr	r4, [r1, #20]
 8003890:	f104 3cff 	add.w	ip, r4, #4294967295
 8003894:	ea43 530c 	orr.w	r3, r3, ip, lsl #20
 8003898:	6989      	ldr	r1, [r1, #24]
 800389a:	3901      	subs	r1, #1
 800389c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80038a0:	4313      	orrs	r3, r2
 80038a2:	6083      	str	r3, [r0, #8]
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
}
 80038a4:	2000      	movs	r0, #0
 80038a6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80038aa:	4770      	bx	lr
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 80038ac:	6883      	ldr	r3, [r0, #8]
 80038ae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80038b2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80038b6:	68ca      	ldr	r2, [r1, #12]
 80038b8:	f102 3cff 	add.w	ip, r2, #4294967295
 80038bc:	694a      	ldr	r2, [r1, #20]
 80038be:	3a01      	subs	r2, #1
 80038c0:	0512      	lsls	r2, r2, #20
 80038c2:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
 80038c6:	4313      	orrs	r3, r2
 80038c8:	6083      	str	r3, [r0, #8]
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 80038ca:	68c2      	ldr	r2, [r0, #12]
 80038cc:	f002 4270 	and.w	r2, r2, #4026531840	@ 0xf0000000
 80038d0:	680b      	ldr	r3, [r1, #0]
 80038d2:	3b01      	subs	r3, #1
 80038d4:	684c      	ldr	r4, [r1, #4]
 80038d6:	f104 3cff 	add.w	ip, r4, #4294967295
 80038da:	ea43 130c 	orr.w	r3, r3, ip, lsl #4
 80038de:	688c      	ldr	r4, [r1, #8]
 80038e0:	f104 3cff 	add.w	ip, r4, #4294967295
 80038e4:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
 80038e8:	690c      	ldr	r4, [r1, #16]
 80038ea:	f104 3cff 	add.w	ip, r4, #4294967295
 80038ee:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 80038f2:	6989      	ldr	r1, [r1, #24]
 80038f4:	3901      	subs	r1, #1
 80038f6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 80038fa:	4313      	orrs	r3, r2
 80038fc:	60c3      	str	r3, [r0, #12]
 80038fe:	e7d1      	b.n	80038a4 <FMC_SDRAM_Timing_Init+0x4c>

08003900 <LL_SetSystemCoreClock>:
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003900:	4b01      	ldr	r3, [pc, #4]	@ (8003908 <LL_SetSystemCoreClock+0x8>)
 8003902:	6018      	str	r0, [r3, #0]
}
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	20000000 	.word	0x20000000

0800390c <_vsniprintf_r>:
 800390c:	b530      	push	{r4, r5, lr}
 800390e:	4614      	mov	r4, r2
 8003910:	2c00      	cmp	r4, #0
 8003912:	b09b      	sub	sp, #108	@ 0x6c
 8003914:	4605      	mov	r5, r0
 8003916:	461a      	mov	r2, r3
 8003918:	da05      	bge.n	8003926 <_vsniprintf_r+0x1a>
 800391a:	238b      	movs	r3, #139	@ 0x8b
 800391c:	6003      	str	r3, [r0, #0]
 800391e:	f04f 30ff 	mov.w	r0, #4294967295
 8003922:	b01b      	add	sp, #108	@ 0x6c
 8003924:	bd30      	pop	{r4, r5, pc}
 8003926:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800392a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800392e:	bf14      	ite	ne
 8003930:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003934:	4623      	moveq	r3, r4
 8003936:	9302      	str	r3, [sp, #8]
 8003938:	9305      	str	r3, [sp, #20]
 800393a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800393e:	9100      	str	r1, [sp, #0]
 8003940:	9104      	str	r1, [sp, #16]
 8003942:	f8ad 300e 	strh.w	r3, [sp, #14]
 8003946:	4669      	mov	r1, sp
 8003948:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800394a:	f000 f9a1 	bl	8003c90 <_svfiprintf_r>
 800394e:	1c43      	adds	r3, r0, #1
 8003950:	bfbc      	itt	lt
 8003952:	238b      	movlt	r3, #139	@ 0x8b
 8003954:	602b      	strlt	r3, [r5, #0]
 8003956:	2c00      	cmp	r4, #0
 8003958:	d0e3      	beq.n	8003922 <_vsniprintf_r+0x16>
 800395a:	9b00      	ldr	r3, [sp, #0]
 800395c:	2200      	movs	r2, #0
 800395e:	701a      	strb	r2, [r3, #0]
 8003960:	e7df      	b.n	8003922 <_vsniprintf_r+0x16>
	...

08003964 <vsniprintf>:
 8003964:	b507      	push	{r0, r1, r2, lr}
 8003966:	9300      	str	r3, [sp, #0]
 8003968:	4613      	mov	r3, r2
 800396a:	460a      	mov	r2, r1
 800396c:	4601      	mov	r1, r0
 800396e:	4803      	ldr	r0, [pc, #12]	@ (800397c <vsniprintf+0x18>)
 8003970:	6800      	ldr	r0, [r0, #0]
 8003972:	f7ff ffcb 	bl	800390c <_vsniprintf_r>
 8003976:	b003      	add	sp, #12
 8003978:	f85d fb04 	ldr.w	pc, [sp], #4
 800397c:	2000000c 	.word	0x2000000c

08003980 <memset>:
 8003980:	4402      	add	r2, r0
 8003982:	4603      	mov	r3, r0
 8003984:	4293      	cmp	r3, r2
 8003986:	d100      	bne.n	800398a <memset+0xa>
 8003988:	4770      	bx	lr
 800398a:	f803 1b01 	strb.w	r1, [r3], #1
 800398e:	e7f9      	b.n	8003984 <memset+0x4>

08003990 <__errno>:
 8003990:	4b01      	ldr	r3, [pc, #4]	@ (8003998 <__errno+0x8>)
 8003992:	6818      	ldr	r0, [r3, #0]
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	2000000c 	.word	0x2000000c

0800399c <__libc_init_array>:
 800399c:	b570      	push	{r4, r5, r6, lr}
 800399e:	4d0d      	ldr	r5, [pc, #52]	@ (80039d4 <__libc_init_array+0x38>)
 80039a0:	4c0d      	ldr	r4, [pc, #52]	@ (80039d8 <__libc_init_array+0x3c>)
 80039a2:	1b64      	subs	r4, r4, r5
 80039a4:	10a4      	asrs	r4, r4, #2
 80039a6:	2600      	movs	r6, #0
 80039a8:	42a6      	cmp	r6, r4
 80039aa:	d109      	bne.n	80039c0 <__libc_init_array+0x24>
 80039ac:	4d0b      	ldr	r5, [pc, #44]	@ (80039dc <__libc_init_array+0x40>)
 80039ae:	4c0c      	ldr	r4, [pc, #48]	@ (80039e0 <__libc_init_array+0x44>)
 80039b0:	f000 fc66 	bl	8004280 <_init>
 80039b4:	1b64      	subs	r4, r4, r5
 80039b6:	10a4      	asrs	r4, r4, #2
 80039b8:	2600      	movs	r6, #0
 80039ba:	42a6      	cmp	r6, r4
 80039bc:	d105      	bne.n	80039ca <__libc_init_array+0x2e>
 80039be:	bd70      	pop	{r4, r5, r6, pc}
 80039c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80039c4:	4798      	blx	r3
 80039c6:	3601      	adds	r6, #1
 80039c8:	e7ee      	b.n	80039a8 <__libc_init_array+0xc>
 80039ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80039ce:	4798      	blx	r3
 80039d0:	3601      	adds	r6, #1
 80039d2:	e7f2      	b.n	80039ba <__libc_init_array+0x1e>
 80039d4:	08004304 	.word	0x08004304
 80039d8:	08004304 	.word	0x08004304
 80039dc:	08004304 	.word	0x08004304
 80039e0:	08004308 	.word	0x08004308

080039e4 <__retarget_lock_acquire_recursive>:
 80039e4:	4770      	bx	lr

080039e6 <__retarget_lock_release_recursive>:
 80039e6:	4770      	bx	lr

080039e8 <_free_r>:
 80039e8:	b538      	push	{r3, r4, r5, lr}
 80039ea:	4605      	mov	r5, r0
 80039ec:	2900      	cmp	r1, #0
 80039ee:	d041      	beq.n	8003a74 <_free_r+0x8c>
 80039f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80039f4:	1f0c      	subs	r4, r1, #4
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	bfb8      	it	lt
 80039fa:	18e4      	addlt	r4, r4, r3
 80039fc:	f000 f8e0 	bl	8003bc0 <__malloc_lock>
 8003a00:	4a1d      	ldr	r2, [pc, #116]	@ (8003a78 <_free_r+0x90>)
 8003a02:	6813      	ldr	r3, [r2, #0]
 8003a04:	b933      	cbnz	r3, 8003a14 <_free_r+0x2c>
 8003a06:	6063      	str	r3, [r4, #4]
 8003a08:	6014      	str	r4, [r2, #0]
 8003a0a:	4628      	mov	r0, r5
 8003a0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a10:	f000 b8dc 	b.w	8003bcc <__malloc_unlock>
 8003a14:	42a3      	cmp	r3, r4
 8003a16:	d908      	bls.n	8003a2a <_free_r+0x42>
 8003a18:	6820      	ldr	r0, [r4, #0]
 8003a1a:	1821      	adds	r1, r4, r0
 8003a1c:	428b      	cmp	r3, r1
 8003a1e:	bf01      	itttt	eq
 8003a20:	6819      	ldreq	r1, [r3, #0]
 8003a22:	685b      	ldreq	r3, [r3, #4]
 8003a24:	1809      	addeq	r1, r1, r0
 8003a26:	6021      	streq	r1, [r4, #0]
 8003a28:	e7ed      	b.n	8003a06 <_free_r+0x1e>
 8003a2a:	461a      	mov	r2, r3
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	b10b      	cbz	r3, 8003a34 <_free_r+0x4c>
 8003a30:	42a3      	cmp	r3, r4
 8003a32:	d9fa      	bls.n	8003a2a <_free_r+0x42>
 8003a34:	6811      	ldr	r1, [r2, #0]
 8003a36:	1850      	adds	r0, r2, r1
 8003a38:	42a0      	cmp	r0, r4
 8003a3a:	d10b      	bne.n	8003a54 <_free_r+0x6c>
 8003a3c:	6820      	ldr	r0, [r4, #0]
 8003a3e:	4401      	add	r1, r0
 8003a40:	1850      	adds	r0, r2, r1
 8003a42:	4283      	cmp	r3, r0
 8003a44:	6011      	str	r1, [r2, #0]
 8003a46:	d1e0      	bne.n	8003a0a <_free_r+0x22>
 8003a48:	6818      	ldr	r0, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	6053      	str	r3, [r2, #4]
 8003a4e:	4408      	add	r0, r1
 8003a50:	6010      	str	r0, [r2, #0]
 8003a52:	e7da      	b.n	8003a0a <_free_r+0x22>
 8003a54:	d902      	bls.n	8003a5c <_free_r+0x74>
 8003a56:	230c      	movs	r3, #12
 8003a58:	602b      	str	r3, [r5, #0]
 8003a5a:	e7d6      	b.n	8003a0a <_free_r+0x22>
 8003a5c:	6820      	ldr	r0, [r4, #0]
 8003a5e:	1821      	adds	r1, r4, r0
 8003a60:	428b      	cmp	r3, r1
 8003a62:	bf04      	itt	eq
 8003a64:	6819      	ldreq	r1, [r3, #0]
 8003a66:	685b      	ldreq	r3, [r3, #4]
 8003a68:	6063      	str	r3, [r4, #4]
 8003a6a:	bf04      	itt	eq
 8003a6c:	1809      	addeq	r1, r1, r0
 8003a6e:	6021      	streq	r1, [r4, #0]
 8003a70:	6054      	str	r4, [r2, #4]
 8003a72:	e7ca      	b.n	8003a0a <_free_r+0x22>
 8003a74:	bd38      	pop	{r3, r4, r5, pc}
 8003a76:	bf00      	nop
 8003a78:	200004e4 	.word	0x200004e4

08003a7c <sbrk_aligned>:
 8003a7c:	b570      	push	{r4, r5, r6, lr}
 8003a7e:	4e0f      	ldr	r6, [pc, #60]	@ (8003abc <sbrk_aligned+0x40>)
 8003a80:	460c      	mov	r4, r1
 8003a82:	6831      	ldr	r1, [r6, #0]
 8003a84:	4605      	mov	r5, r0
 8003a86:	b911      	cbnz	r1, 8003a8e <sbrk_aligned+0x12>
 8003a88:	f000 fba6 	bl	80041d8 <_sbrk_r>
 8003a8c:	6030      	str	r0, [r6, #0]
 8003a8e:	4621      	mov	r1, r4
 8003a90:	4628      	mov	r0, r5
 8003a92:	f000 fba1 	bl	80041d8 <_sbrk_r>
 8003a96:	1c43      	adds	r3, r0, #1
 8003a98:	d103      	bne.n	8003aa2 <sbrk_aligned+0x26>
 8003a9a:	f04f 34ff 	mov.w	r4, #4294967295
 8003a9e:	4620      	mov	r0, r4
 8003aa0:	bd70      	pop	{r4, r5, r6, pc}
 8003aa2:	1cc4      	adds	r4, r0, #3
 8003aa4:	f024 0403 	bic.w	r4, r4, #3
 8003aa8:	42a0      	cmp	r0, r4
 8003aaa:	d0f8      	beq.n	8003a9e <sbrk_aligned+0x22>
 8003aac:	1a21      	subs	r1, r4, r0
 8003aae:	4628      	mov	r0, r5
 8003ab0:	f000 fb92 	bl	80041d8 <_sbrk_r>
 8003ab4:	3001      	adds	r0, #1
 8003ab6:	d1f2      	bne.n	8003a9e <sbrk_aligned+0x22>
 8003ab8:	e7ef      	b.n	8003a9a <sbrk_aligned+0x1e>
 8003aba:	bf00      	nop
 8003abc:	200004e0 	.word	0x200004e0

08003ac0 <_malloc_r>:
 8003ac0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003ac4:	1ccd      	adds	r5, r1, #3
 8003ac6:	f025 0503 	bic.w	r5, r5, #3
 8003aca:	3508      	adds	r5, #8
 8003acc:	2d0c      	cmp	r5, #12
 8003ace:	bf38      	it	cc
 8003ad0:	250c      	movcc	r5, #12
 8003ad2:	2d00      	cmp	r5, #0
 8003ad4:	4606      	mov	r6, r0
 8003ad6:	db01      	blt.n	8003adc <_malloc_r+0x1c>
 8003ad8:	42a9      	cmp	r1, r5
 8003ada:	d904      	bls.n	8003ae6 <_malloc_r+0x26>
 8003adc:	230c      	movs	r3, #12
 8003ade:	6033      	str	r3, [r6, #0]
 8003ae0:	2000      	movs	r0, #0
 8003ae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003ae6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003bbc <_malloc_r+0xfc>
 8003aea:	f000 f869 	bl	8003bc0 <__malloc_lock>
 8003aee:	f8d8 3000 	ldr.w	r3, [r8]
 8003af2:	461c      	mov	r4, r3
 8003af4:	bb44      	cbnz	r4, 8003b48 <_malloc_r+0x88>
 8003af6:	4629      	mov	r1, r5
 8003af8:	4630      	mov	r0, r6
 8003afa:	f7ff ffbf 	bl	8003a7c <sbrk_aligned>
 8003afe:	1c43      	adds	r3, r0, #1
 8003b00:	4604      	mov	r4, r0
 8003b02:	d158      	bne.n	8003bb6 <_malloc_r+0xf6>
 8003b04:	f8d8 4000 	ldr.w	r4, [r8]
 8003b08:	4627      	mov	r7, r4
 8003b0a:	2f00      	cmp	r7, #0
 8003b0c:	d143      	bne.n	8003b96 <_malloc_r+0xd6>
 8003b0e:	2c00      	cmp	r4, #0
 8003b10:	d04b      	beq.n	8003baa <_malloc_r+0xea>
 8003b12:	6823      	ldr	r3, [r4, #0]
 8003b14:	4639      	mov	r1, r7
 8003b16:	4630      	mov	r0, r6
 8003b18:	eb04 0903 	add.w	r9, r4, r3
 8003b1c:	f000 fb5c 	bl	80041d8 <_sbrk_r>
 8003b20:	4581      	cmp	r9, r0
 8003b22:	d142      	bne.n	8003baa <_malloc_r+0xea>
 8003b24:	6821      	ldr	r1, [r4, #0]
 8003b26:	1a6d      	subs	r5, r5, r1
 8003b28:	4629      	mov	r1, r5
 8003b2a:	4630      	mov	r0, r6
 8003b2c:	f7ff ffa6 	bl	8003a7c <sbrk_aligned>
 8003b30:	3001      	adds	r0, #1
 8003b32:	d03a      	beq.n	8003baa <_malloc_r+0xea>
 8003b34:	6823      	ldr	r3, [r4, #0]
 8003b36:	442b      	add	r3, r5
 8003b38:	6023      	str	r3, [r4, #0]
 8003b3a:	f8d8 3000 	ldr.w	r3, [r8]
 8003b3e:	685a      	ldr	r2, [r3, #4]
 8003b40:	bb62      	cbnz	r2, 8003b9c <_malloc_r+0xdc>
 8003b42:	f8c8 7000 	str.w	r7, [r8]
 8003b46:	e00f      	b.n	8003b68 <_malloc_r+0xa8>
 8003b48:	6822      	ldr	r2, [r4, #0]
 8003b4a:	1b52      	subs	r2, r2, r5
 8003b4c:	d420      	bmi.n	8003b90 <_malloc_r+0xd0>
 8003b4e:	2a0b      	cmp	r2, #11
 8003b50:	d917      	bls.n	8003b82 <_malloc_r+0xc2>
 8003b52:	1961      	adds	r1, r4, r5
 8003b54:	42a3      	cmp	r3, r4
 8003b56:	6025      	str	r5, [r4, #0]
 8003b58:	bf18      	it	ne
 8003b5a:	6059      	strne	r1, [r3, #4]
 8003b5c:	6863      	ldr	r3, [r4, #4]
 8003b5e:	bf08      	it	eq
 8003b60:	f8c8 1000 	streq.w	r1, [r8]
 8003b64:	5162      	str	r2, [r4, r5]
 8003b66:	604b      	str	r3, [r1, #4]
 8003b68:	4630      	mov	r0, r6
 8003b6a:	f000 f82f 	bl	8003bcc <__malloc_unlock>
 8003b6e:	f104 000b 	add.w	r0, r4, #11
 8003b72:	1d23      	adds	r3, r4, #4
 8003b74:	f020 0007 	bic.w	r0, r0, #7
 8003b78:	1ac2      	subs	r2, r0, r3
 8003b7a:	bf1c      	itt	ne
 8003b7c:	1a1b      	subne	r3, r3, r0
 8003b7e:	50a3      	strne	r3, [r4, r2]
 8003b80:	e7af      	b.n	8003ae2 <_malloc_r+0x22>
 8003b82:	6862      	ldr	r2, [r4, #4]
 8003b84:	42a3      	cmp	r3, r4
 8003b86:	bf0c      	ite	eq
 8003b88:	f8c8 2000 	streq.w	r2, [r8]
 8003b8c:	605a      	strne	r2, [r3, #4]
 8003b8e:	e7eb      	b.n	8003b68 <_malloc_r+0xa8>
 8003b90:	4623      	mov	r3, r4
 8003b92:	6864      	ldr	r4, [r4, #4]
 8003b94:	e7ae      	b.n	8003af4 <_malloc_r+0x34>
 8003b96:	463c      	mov	r4, r7
 8003b98:	687f      	ldr	r7, [r7, #4]
 8003b9a:	e7b6      	b.n	8003b0a <_malloc_r+0x4a>
 8003b9c:	461a      	mov	r2, r3
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	42a3      	cmp	r3, r4
 8003ba2:	d1fb      	bne.n	8003b9c <_malloc_r+0xdc>
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	6053      	str	r3, [r2, #4]
 8003ba8:	e7de      	b.n	8003b68 <_malloc_r+0xa8>
 8003baa:	230c      	movs	r3, #12
 8003bac:	6033      	str	r3, [r6, #0]
 8003bae:	4630      	mov	r0, r6
 8003bb0:	f000 f80c 	bl	8003bcc <__malloc_unlock>
 8003bb4:	e794      	b.n	8003ae0 <_malloc_r+0x20>
 8003bb6:	6005      	str	r5, [r0, #0]
 8003bb8:	e7d6      	b.n	8003b68 <_malloc_r+0xa8>
 8003bba:	bf00      	nop
 8003bbc:	200004e4 	.word	0x200004e4

08003bc0 <__malloc_lock>:
 8003bc0:	4801      	ldr	r0, [pc, #4]	@ (8003bc8 <__malloc_lock+0x8>)
 8003bc2:	f7ff bf0f 	b.w	80039e4 <__retarget_lock_acquire_recursive>
 8003bc6:	bf00      	nop
 8003bc8:	200004dc 	.word	0x200004dc

08003bcc <__malloc_unlock>:
 8003bcc:	4801      	ldr	r0, [pc, #4]	@ (8003bd4 <__malloc_unlock+0x8>)
 8003bce:	f7ff bf0a 	b.w	80039e6 <__retarget_lock_release_recursive>
 8003bd2:	bf00      	nop
 8003bd4:	200004dc 	.word	0x200004dc

08003bd8 <__ssputs_r>:
 8003bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003bdc:	688e      	ldr	r6, [r1, #8]
 8003bde:	461f      	mov	r7, r3
 8003be0:	42be      	cmp	r6, r7
 8003be2:	680b      	ldr	r3, [r1, #0]
 8003be4:	4682      	mov	sl, r0
 8003be6:	460c      	mov	r4, r1
 8003be8:	4690      	mov	r8, r2
 8003bea:	d82d      	bhi.n	8003c48 <__ssputs_r+0x70>
 8003bec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003bf0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003bf4:	d026      	beq.n	8003c44 <__ssputs_r+0x6c>
 8003bf6:	6965      	ldr	r5, [r4, #20]
 8003bf8:	6909      	ldr	r1, [r1, #16]
 8003bfa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003bfe:	eba3 0901 	sub.w	r9, r3, r1
 8003c02:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8003c06:	1c7b      	adds	r3, r7, #1
 8003c08:	444b      	add	r3, r9
 8003c0a:	106d      	asrs	r5, r5, #1
 8003c0c:	429d      	cmp	r5, r3
 8003c0e:	bf38      	it	cc
 8003c10:	461d      	movcc	r5, r3
 8003c12:	0553      	lsls	r3, r2, #21
 8003c14:	d527      	bpl.n	8003c66 <__ssputs_r+0x8e>
 8003c16:	4629      	mov	r1, r5
 8003c18:	f7ff ff52 	bl	8003ac0 <_malloc_r>
 8003c1c:	4606      	mov	r6, r0
 8003c1e:	b360      	cbz	r0, 8003c7a <__ssputs_r+0xa2>
 8003c20:	6921      	ldr	r1, [r4, #16]
 8003c22:	464a      	mov	r2, r9
 8003c24:	f000 fae8 	bl	80041f8 <memcpy>
 8003c28:	89a3      	ldrh	r3, [r4, #12]
 8003c2a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003c2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c32:	81a3      	strh	r3, [r4, #12]
 8003c34:	6126      	str	r6, [r4, #16]
 8003c36:	6165      	str	r5, [r4, #20]
 8003c38:	444e      	add	r6, r9
 8003c3a:	eba5 0509 	sub.w	r5, r5, r9
 8003c3e:	6026      	str	r6, [r4, #0]
 8003c40:	60a5      	str	r5, [r4, #8]
 8003c42:	463e      	mov	r6, r7
 8003c44:	42be      	cmp	r6, r7
 8003c46:	d900      	bls.n	8003c4a <__ssputs_r+0x72>
 8003c48:	463e      	mov	r6, r7
 8003c4a:	6820      	ldr	r0, [r4, #0]
 8003c4c:	4632      	mov	r2, r6
 8003c4e:	4641      	mov	r1, r8
 8003c50:	f000 faa8 	bl	80041a4 <memmove>
 8003c54:	68a3      	ldr	r3, [r4, #8]
 8003c56:	1b9b      	subs	r3, r3, r6
 8003c58:	60a3      	str	r3, [r4, #8]
 8003c5a:	6823      	ldr	r3, [r4, #0]
 8003c5c:	4433      	add	r3, r6
 8003c5e:	6023      	str	r3, [r4, #0]
 8003c60:	2000      	movs	r0, #0
 8003c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c66:	462a      	mov	r2, r5
 8003c68:	f000 fad4 	bl	8004214 <_realloc_r>
 8003c6c:	4606      	mov	r6, r0
 8003c6e:	2800      	cmp	r0, #0
 8003c70:	d1e0      	bne.n	8003c34 <__ssputs_r+0x5c>
 8003c72:	6921      	ldr	r1, [r4, #16]
 8003c74:	4650      	mov	r0, sl
 8003c76:	f7ff feb7 	bl	80039e8 <_free_r>
 8003c7a:	230c      	movs	r3, #12
 8003c7c:	f8ca 3000 	str.w	r3, [sl]
 8003c80:	89a3      	ldrh	r3, [r4, #12]
 8003c82:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c86:	81a3      	strh	r3, [r4, #12]
 8003c88:	f04f 30ff 	mov.w	r0, #4294967295
 8003c8c:	e7e9      	b.n	8003c62 <__ssputs_r+0x8a>
	...

08003c90 <_svfiprintf_r>:
 8003c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c94:	4698      	mov	r8, r3
 8003c96:	898b      	ldrh	r3, [r1, #12]
 8003c98:	061b      	lsls	r3, r3, #24
 8003c9a:	b09d      	sub	sp, #116	@ 0x74
 8003c9c:	4607      	mov	r7, r0
 8003c9e:	460d      	mov	r5, r1
 8003ca0:	4614      	mov	r4, r2
 8003ca2:	d510      	bpl.n	8003cc6 <_svfiprintf_r+0x36>
 8003ca4:	690b      	ldr	r3, [r1, #16]
 8003ca6:	b973      	cbnz	r3, 8003cc6 <_svfiprintf_r+0x36>
 8003ca8:	2140      	movs	r1, #64	@ 0x40
 8003caa:	f7ff ff09 	bl	8003ac0 <_malloc_r>
 8003cae:	6028      	str	r0, [r5, #0]
 8003cb0:	6128      	str	r0, [r5, #16]
 8003cb2:	b930      	cbnz	r0, 8003cc2 <_svfiprintf_r+0x32>
 8003cb4:	230c      	movs	r3, #12
 8003cb6:	603b      	str	r3, [r7, #0]
 8003cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cbc:	b01d      	add	sp, #116	@ 0x74
 8003cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003cc2:	2340      	movs	r3, #64	@ 0x40
 8003cc4:	616b      	str	r3, [r5, #20]
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8003cca:	2320      	movs	r3, #32
 8003ccc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003cd0:	f8cd 800c 	str.w	r8, [sp, #12]
 8003cd4:	2330      	movs	r3, #48	@ 0x30
 8003cd6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003e74 <_svfiprintf_r+0x1e4>
 8003cda:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003cde:	f04f 0901 	mov.w	r9, #1
 8003ce2:	4623      	mov	r3, r4
 8003ce4:	469a      	mov	sl, r3
 8003ce6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003cea:	b10a      	cbz	r2, 8003cf0 <_svfiprintf_r+0x60>
 8003cec:	2a25      	cmp	r2, #37	@ 0x25
 8003cee:	d1f9      	bne.n	8003ce4 <_svfiprintf_r+0x54>
 8003cf0:	ebba 0b04 	subs.w	fp, sl, r4
 8003cf4:	d00b      	beq.n	8003d0e <_svfiprintf_r+0x7e>
 8003cf6:	465b      	mov	r3, fp
 8003cf8:	4622      	mov	r2, r4
 8003cfa:	4629      	mov	r1, r5
 8003cfc:	4638      	mov	r0, r7
 8003cfe:	f7ff ff6b 	bl	8003bd8 <__ssputs_r>
 8003d02:	3001      	adds	r0, #1
 8003d04:	f000 80a7 	beq.w	8003e56 <_svfiprintf_r+0x1c6>
 8003d08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003d0a:	445a      	add	r2, fp
 8003d0c:	9209      	str	r2, [sp, #36]	@ 0x24
 8003d0e:	f89a 3000 	ldrb.w	r3, [sl]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f000 809f 	beq.w	8003e56 <_svfiprintf_r+0x1c6>
 8003d18:	2300      	movs	r3, #0
 8003d1a:	f04f 32ff 	mov.w	r2, #4294967295
 8003d1e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003d22:	f10a 0a01 	add.w	sl, sl, #1
 8003d26:	9304      	str	r3, [sp, #16]
 8003d28:	9307      	str	r3, [sp, #28]
 8003d2a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003d2e:	931a      	str	r3, [sp, #104]	@ 0x68
 8003d30:	4654      	mov	r4, sl
 8003d32:	2205      	movs	r2, #5
 8003d34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d38:	484e      	ldr	r0, [pc, #312]	@ (8003e74 <_svfiprintf_r+0x1e4>)
 8003d3a:	f7fc fa59 	bl	80001f0 <memchr>
 8003d3e:	9a04      	ldr	r2, [sp, #16]
 8003d40:	b9d8      	cbnz	r0, 8003d7a <_svfiprintf_r+0xea>
 8003d42:	06d0      	lsls	r0, r2, #27
 8003d44:	bf44      	itt	mi
 8003d46:	2320      	movmi	r3, #32
 8003d48:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d4c:	0711      	lsls	r1, r2, #28
 8003d4e:	bf44      	itt	mi
 8003d50:	232b      	movmi	r3, #43	@ 0x2b
 8003d52:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003d56:	f89a 3000 	ldrb.w	r3, [sl]
 8003d5a:	2b2a      	cmp	r3, #42	@ 0x2a
 8003d5c:	d015      	beq.n	8003d8a <_svfiprintf_r+0xfa>
 8003d5e:	9a07      	ldr	r2, [sp, #28]
 8003d60:	4654      	mov	r4, sl
 8003d62:	2000      	movs	r0, #0
 8003d64:	f04f 0c0a 	mov.w	ip, #10
 8003d68:	4621      	mov	r1, r4
 8003d6a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003d6e:	3b30      	subs	r3, #48	@ 0x30
 8003d70:	2b09      	cmp	r3, #9
 8003d72:	d94b      	bls.n	8003e0c <_svfiprintf_r+0x17c>
 8003d74:	b1b0      	cbz	r0, 8003da4 <_svfiprintf_r+0x114>
 8003d76:	9207      	str	r2, [sp, #28]
 8003d78:	e014      	b.n	8003da4 <_svfiprintf_r+0x114>
 8003d7a:	eba0 0308 	sub.w	r3, r0, r8
 8003d7e:	fa09 f303 	lsl.w	r3, r9, r3
 8003d82:	4313      	orrs	r3, r2
 8003d84:	9304      	str	r3, [sp, #16]
 8003d86:	46a2      	mov	sl, r4
 8003d88:	e7d2      	b.n	8003d30 <_svfiprintf_r+0xa0>
 8003d8a:	9b03      	ldr	r3, [sp, #12]
 8003d8c:	1d19      	adds	r1, r3, #4
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	9103      	str	r1, [sp, #12]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	bfbb      	ittet	lt
 8003d96:	425b      	neglt	r3, r3
 8003d98:	f042 0202 	orrlt.w	r2, r2, #2
 8003d9c:	9307      	strge	r3, [sp, #28]
 8003d9e:	9307      	strlt	r3, [sp, #28]
 8003da0:	bfb8      	it	lt
 8003da2:	9204      	strlt	r2, [sp, #16]
 8003da4:	7823      	ldrb	r3, [r4, #0]
 8003da6:	2b2e      	cmp	r3, #46	@ 0x2e
 8003da8:	d10a      	bne.n	8003dc0 <_svfiprintf_r+0x130>
 8003daa:	7863      	ldrb	r3, [r4, #1]
 8003dac:	2b2a      	cmp	r3, #42	@ 0x2a
 8003dae:	d132      	bne.n	8003e16 <_svfiprintf_r+0x186>
 8003db0:	9b03      	ldr	r3, [sp, #12]
 8003db2:	1d1a      	adds	r2, r3, #4
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	9203      	str	r2, [sp, #12]
 8003db8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003dbc:	3402      	adds	r4, #2
 8003dbe:	9305      	str	r3, [sp, #20]
 8003dc0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8003e84 <_svfiprintf_r+0x1f4>
 8003dc4:	7821      	ldrb	r1, [r4, #0]
 8003dc6:	2203      	movs	r2, #3
 8003dc8:	4650      	mov	r0, sl
 8003dca:	f7fc fa11 	bl	80001f0 <memchr>
 8003dce:	b138      	cbz	r0, 8003de0 <_svfiprintf_r+0x150>
 8003dd0:	9b04      	ldr	r3, [sp, #16]
 8003dd2:	eba0 000a 	sub.w	r0, r0, sl
 8003dd6:	2240      	movs	r2, #64	@ 0x40
 8003dd8:	4082      	lsls	r2, r0
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	3401      	adds	r4, #1
 8003dde:	9304      	str	r3, [sp, #16]
 8003de0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003de4:	4824      	ldr	r0, [pc, #144]	@ (8003e78 <_svfiprintf_r+0x1e8>)
 8003de6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003dea:	2206      	movs	r2, #6
 8003dec:	f7fc fa00 	bl	80001f0 <memchr>
 8003df0:	2800      	cmp	r0, #0
 8003df2:	d036      	beq.n	8003e62 <_svfiprintf_r+0x1d2>
 8003df4:	4b21      	ldr	r3, [pc, #132]	@ (8003e7c <_svfiprintf_r+0x1ec>)
 8003df6:	bb1b      	cbnz	r3, 8003e40 <_svfiprintf_r+0x1b0>
 8003df8:	9b03      	ldr	r3, [sp, #12]
 8003dfa:	3307      	adds	r3, #7
 8003dfc:	f023 0307 	bic.w	r3, r3, #7
 8003e00:	3308      	adds	r3, #8
 8003e02:	9303      	str	r3, [sp, #12]
 8003e04:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e06:	4433      	add	r3, r6
 8003e08:	9309      	str	r3, [sp, #36]	@ 0x24
 8003e0a:	e76a      	b.n	8003ce2 <_svfiprintf_r+0x52>
 8003e0c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003e10:	460c      	mov	r4, r1
 8003e12:	2001      	movs	r0, #1
 8003e14:	e7a8      	b.n	8003d68 <_svfiprintf_r+0xd8>
 8003e16:	2300      	movs	r3, #0
 8003e18:	3401      	adds	r4, #1
 8003e1a:	9305      	str	r3, [sp, #20]
 8003e1c:	4619      	mov	r1, r3
 8003e1e:	f04f 0c0a 	mov.w	ip, #10
 8003e22:	4620      	mov	r0, r4
 8003e24:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003e28:	3a30      	subs	r2, #48	@ 0x30
 8003e2a:	2a09      	cmp	r2, #9
 8003e2c:	d903      	bls.n	8003e36 <_svfiprintf_r+0x1a6>
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d0c6      	beq.n	8003dc0 <_svfiprintf_r+0x130>
 8003e32:	9105      	str	r1, [sp, #20]
 8003e34:	e7c4      	b.n	8003dc0 <_svfiprintf_r+0x130>
 8003e36:	fb0c 2101 	mla	r1, ip, r1, r2
 8003e3a:	4604      	mov	r4, r0
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	e7f0      	b.n	8003e22 <_svfiprintf_r+0x192>
 8003e40:	ab03      	add	r3, sp, #12
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	462a      	mov	r2, r5
 8003e46:	4b0e      	ldr	r3, [pc, #56]	@ (8003e80 <_svfiprintf_r+0x1f0>)
 8003e48:	a904      	add	r1, sp, #16
 8003e4a:	4638      	mov	r0, r7
 8003e4c:	f3af 8000 	nop.w
 8003e50:	1c42      	adds	r2, r0, #1
 8003e52:	4606      	mov	r6, r0
 8003e54:	d1d6      	bne.n	8003e04 <_svfiprintf_r+0x174>
 8003e56:	89ab      	ldrh	r3, [r5, #12]
 8003e58:	065b      	lsls	r3, r3, #25
 8003e5a:	f53f af2d 	bmi.w	8003cb8 <_svfiprintf_r+0x28>
 8003e5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003e60:	e72c      	b.n	8003cbc <_svfiprintf_r+0x2c>
 8003e62:	ab03      	add	r3, sp, #12
 8003e64:	9300      	str	r3, [sp, #0]
 8003e66:	462a      	mov	r2, r5
 8003e68:	4b05      	ldr	r3, [pc, #20]	@ (8003e80 <_svfiprintf_r+0x1f0>)
 8003e6a:	a904      	add	r1, sp, #16
 8003e6c:	4638      	mov	r0, r7
 8003e6e:	f000 f879 	bl	8003f64 <_printf_i>
 8003e72:	e7ed      	b.n	8003e50 <_svfiprintf_r+0x1c0>
 8003e74:	080042c8 	.word	0x080042c8
 8003e78:	080042d2 	.word	0x080042d2
 8003e7c:	00000000 	.word	0x00000000
 8003e80:	08003bd9 	.word	0x08003bd9
 8003e84:	080042ce 	.word	0x080042ce

08003e88 <_printf_common>:
 8003e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e8c:	4616      	mov	r6, r2
 8003e8e:	4698      	mov	r8, r3
 8003e90:	688a      	ldr	r2, [r1, #8]
 8003e92:	690b      	ldr	r3, [r1, #16]
 8003e94:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	bfb8      	it	lt
 8003e9c:	4613      	movlt	r3, r2
 8003e9e:	6033      	str	r3, [r6, #0]
 8003ea0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003ea4:	4607      	mov	r7, r0
 8003ea6:	460c      	mov	r4, r1
 8003ea8:	b10a      	cbz	r2, 8003eae <_printf_common+0x26>
 8003eaa:	3301      	adds	r3, #1
 8003eac:	6033      	str	r3, [r6, #0]
 8003eae:	6823      	ldr	r3, [r4, #0]
 8003eb0:	0699      	lsls	r1, r3, #26
 8003eb2:	bf42      	ittt	mi
 8003eb4:	6833      	ldrmi	r3, [r6, #0]
 8003eb6:	3302      	addmi	r3, #2
 8003eb8:	6033      	strmi	r3, [r6, #0]
 8003eba:	6825      	ldr	r5, [r4, #0]
 8003ebc:	f015 0506 	ands.w	r5, r5, #6
 8003ec0:	d106      	bne.n	8003ed0 <_printf_common+0x48>
 8003ec2:	f104 0a19 	add.w	sl, r4, #25
 8003ec6:	68e3      	ldr	r3, [r4, #12]
 8003ec8:	6832      	ldr	r2, [r6, #0]
 8003eca:	1a9b      	subs	r3, r3, r2
 8003ecc:	42ab      	cmp	r3, r5
 8003ece:	dc26      	bgt.n	8003f1e <_printf_common+0x96>
 8003ed0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003ed4:	6822      	ldr	r2, [r4, #0]
 8003ed6:	3b00      	subs	r3, #0
 8003ed8:	bf18      	it	ne
 8003eda:	2301      	movne	r3, #1
 8003edc:	0692      	lsls	r2, r2, #26
 8003ede:	d42b      	bmi.n	8003f38 <_printf_common+0xb0>
 8003ee0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003ee4:	4641      	mov	r1, r8
 8003ee6:	4638      	mov	r0, r7
 8003ee8:	47c8      	blx	r9
 8003eea:	3001      	adds	r0, #1
 8003eec:	d01e      	beq.n	8003f2c <_printf_common+0xa4>
 8003eee:	6823      	ldr	r3, [r4, #0]
 8003ef0:	6922      	ldr	r2, [r4, #16]
 8003ef2:	f003 0306 	and.w	r3, r3, #6
 8003ef6:	2b04      	cmp	r3, #4
 8003ef8:	bf02      	ittt	eq
 8003efa:	68e5      	ldreq	r5, [r4, #12]
 8003efc:	6833      	ldreq	r3, [r6, #0]
 8003efe:	1aed      	subeq	r5, r5, r3
 8003f00:	68a3      	ldr	r3, [r4, #8]
 8003f02:	bf0c      	ite	eq
 8003f04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003f08:	2500      	movne	r5, #0
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	bfc4      	itt	gt
 8003f0e:	1a9b      	subgt	r3, r3, r2
 8003f10:	18ed      	addgt	r5, r5, r3
 8003f12:	2600      	movs	r6, #0
 8003f14:	341a      	adds	r4, #26
 8003f16:	42b5      	cmp	r5, r6
 8003f18:	d11a      	bne.n	8003f50 <_printf_common+0xc8>
 8003f1a:	2000      	movs	r0, #0
 8003f1c:	e008      	b.n	8003f30 <_printf_common+0xa8>
 8003f1e:	2301      	movs	r3, #1
 8003f20:	4652      	mov	r2, sl
 8003f22:	4641      	mov	r1, r8
 8003f24:	4638      	mov	r0, r7
 8003f26:	47c8      	blx	r9
 8003f28:	3001      	adds	r0, #1
 8003f2a:	d103      	bne.n	8003f34 <_printf_common+0xac>
 8003f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f34:	3501      	adds	r5, #1
 8003f36:	e7c6      	b.n	8003ec6 <_printf_common+0x3e>
 8003f38:	18e1      	adds	r1, r4, r3
 8003f3a:	1c5a      	adds	r2, r3, #1
 8003f3c:	2030      	movs	r0, #48	@ 0x30
 8003f3e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003f42:	4422      	add	r2, r4
 8003f44:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003f48:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f4c:	3302      	adds	r3, #2
 8003f4e:	e7c7      	b.n	8003ee0 <_printf_common+0x58>
 8003f50:	2301      	movs	r3, #1
 8003f52:	4622      	mov	r2, r4
 8003f54:	4641      	mov	r1, r8
 8003f56:	4638      	mov	r0, r7
 8003f58:	47c8      	blx	r9
 8003f5a:	3001      	adds	r0, #1
 8003f5c:	d0e6      	beq.n	8003f2c <_printf_common+0xa4>
 8003f5e:	3601      	adds	r6, #1
 8003f60:	e7d9      	b.n	8003f16 <_printf_common+0x8e>
	...

08003f64 <_printf_i>:
 8003f64:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f68:	7e0f      	ldrb	r7, [r1, #24]
 8003f6a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003f6c:	2f78      	cmp	r7, #120	@ 0x78
 8003f6e:	4691      	mov	r9, r2
 8003f70:	4680      	mov	r8, r0
 8003f72:	460c      	mov	r4, r1
 8003f74:	469a      	mov	sl, r3
 8003f76:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f7a:	d807      	bhi.n	8003f8c <_printf_i+0x28>
 8003f7c:	2f62      	cmp	r7, #98	@ 0x62
 8003f7e:	d80a      	bhi.n	8003f96 <_printf_i+0x32>
 8003f80:	2f00      	cmp	r7, #0
 8003f82:	f000 80d2 	beq.w	800412a <_printf_i+0x1c6>
 8003f86:	2f58      	cmp	r7, #88	@ 0x58
 8003f88:	f000 80b9 	beq.w	80040fe <_printf_i+0x19a>
 8003f8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f90:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f94:	e03a      	b.n	800400c <_printf_i+0xa8>
 8003f96:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f9a:	2b15      	cmp	r3, #21
 8003f9c:	d8f6      	bhi.n	8003f8c <_printf_i+0x28>
 8003f9e:	a101      	add	r1, pc, #4	@ (adr r1, 8003fa4 <_printf_i+0x40>)
 8003fa0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003fa4:	08003ffd 	.word	0x08003ffd
 8003fa8:	08004011 	.word	0x08004011
 8003fac:	08003f8d 	.word	0x08003f8d
 8003fb0:	08003f8d 	.word	0x08003f8d
 8003fb4:	08003f8d 	.word	0x08003f8d
 8003fb8:	08003f8d 	.word	0x08003f8d
 8003fbc:	08004011 	.word	0x08004011
 8003fc0:	08003f8d 	.word	0x08003f8d
 8003fc4:	08003f8d 	.word	0x08003f8d
 8003fc8:	08003f8d 	.word	0x08003f8d
 8003fcc:	08003f8d 	.word	0x08003f8d
 8003fd0:	08004111 	.word	0x08004111
 8003fd4:	0800403b 	.word	0x0800403b
 8003fd8:	080040cb 	.word	0x080040cb
 8003fdc:	08003f8d 	.word	0x08003f8d
 8003fe0:	08003f8d 	.word	0x08003f8d
 8003fe4:	08004133 	.word	0x08004133
 8003fe8:	08003f8d 	.word	0x08003f8d
 8003fec:	0800403b 	.word	0x0800403b
 8003ff0:	08003f8d 	.word	0x08003f8d
 8003ff4:	08003f8d 	.word	0x08003f8d
 8003ff8:	080040d3 	.word	0x080040d3
 8003ffc:	6833      	ldr	r3, [r6, #0]
 8003ffe:	1d1a      	adds	r2, r3, #4
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	6032      	str	r2, [r6, #0]
 8004004:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004008:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800400c:	2301      	movs	r3, #1
 800400e:	e09d      	b.n	800414c <_printf_i+0x1e8>
 8004010:	6833      	ldr	r3, [r6, #0]
 8004012:	6820      	ldr	r0, [r4, #0]
 8004014:	1d19      	adds	r1, r3, #4
 8004016:	6031      	str	r1, [r6, #0]
 8004018:	0606      	lsls	r6, r0, #24
 800401a:	d501      	bpl.n	8004020 <_printf_i+0xbc>
 800401c:	681d      	ldr	r5, [r3, #0]
 800401e:	e003      	b.n	8004028 <_printf_i+0xc4>
 8004020:	0645      	lsls	r5, r0, #25
 8004022:	d5fb      	bpl.n	800401c <_printf_i+0xb8>
 8004024:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004028:	2d00      	cmp	r5, #0
 800402a:	da03      	bge.n	8004034 <_printf_i+0xd0>
 800402c:	232d      	movs	r3, #45	@ 0x2d
 800402e:	426d      	negs	r5, r5
 8004030:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004034:	4859      	ldr	r0, [pc, #356]	@ (800419c <_printf_i+0x238>)
 8004036:	230a      	movs	r3, #10
 8004038:	e011      	b.n	800405e <_printf_i+0xfa>
 800403a:	6821      	ldr	r1, [r4, #0]
 800403c:	6833      	ldr	r3, [r6, #0]
 800403e:	0608      	lsls	r0, r1, #24
 8004040:	f853 5b04 	ldr.w	r5, [r3], #4
 8004044:	d402      	bmi.n	800404c <_printf_i+0xe8>
 8004046:	0649      	lsls	r1, r1, #25
 8004048:	bf48      	it	mi
 800404a:	b2ad      	uxthmi	r5, r5
 800404c:	2f6f      	cmp	r7, #111	@ 0x6f
 800404e:	4853      	ldr	r0, [pc, #332]	@ (800419c <_printf_i+0x238>)
 8004050:	6033      	str	r3, [r6, #0]
 8004052:	bf14      	ite	ne
 8004054:	230a      	movne	r3, #10
 8004056:	2308      	moveq	r3, #8
 8004058:	2100      	movs	r1, #0
 800405a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800405e:	6866      	ldr	r6, [r4, #4]
 8004060:	60a6      	str	r6, [r4, #8]
 8004062:	2e00      	cmp	r6, #0
 8004064:	bfa2      	ittt	ge
 8004066:	6821      	ldrge	r1, [r4, #0]
 8004068:	f021 0104 	bicge.w	r1, r1, #4
 800406c:	6021      	strge	r1, [r4, #0]
 800406e:	b90d      	cbnz	r5, 8004074 <_printf_i+0x110>
 8004070:	2e00      	cmp	r6, #0
 8004072:	d04b      	beq.n	800410c <_printf_i+0x1a8>
 8004074:	4616      	mov	r6, r2
 8004076:	fbb5 f1f3 	udiv	r1, r5, r3
 800407a:	fb03 5711 	mls	r7, r3, r1, r5
 800407e:	5dc7      	ldrb	r7, [r0, r7]
 8004080:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004084:	462f      	mov	r7, r5
 8004086:	42bb      	cmp	r3, r7
 8004088:	460d      	mov	r5, r1
 800408a:	d9f4      	bls.n	8004076 <_printf_i+0x112>
 800408c:	2b08      	cmp	r3, #8
 800408e:	d10b      	bne.n	80040a8 <_printf_i+0x144>
 8004090:	6823      	ldr	r3, [r4, #0]
 8004092:	07df      	lsls	r7, r3, #31
 8004094:	d508      	bpl.n	80040a8 <_printf_i+0x144>
 8004096:	6923      	ldr	r3, [r4, #16]
 8004098:	6861      	ldr	r1, [r4, #4]
 800409a:	4299      	cmp	r1, r3
 800409c:	bfde      	ittt	le
 800409e:	2330      	movle	r3, #48	@ 0x30
 80040a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80040a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80040a8:	1b92      	subs	r2, r2, r6
 80040aa:	6122      	str	r2, [r4, #16]
 80040ac:	f8cd a000 	str.w	sl, [sp]
 80040b0:	464b      	mov	r3, r9
 80040b2:	aa03      	add	r2, sp, #12
 80040b4:	4621      	mov	r1, r4
 80040b6:	4640      	mov	r0, r8
 80040b8:	f7ff fee6 	bl	8003e88 <_printf_common>
 80040bc:	3001      	adds	r0, #1
 80040be:	d14a      	bne.n	8004156 <_printf_i+0x1f2>
 80040c0:	f04f 30ff 	mov.w	r0, #4294967295
 80040c4:	b004      	add	sp, #16
 80040c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040ca:	6823      	ldr	r3, [r4, #0]
 80040cc:	f043 0320 	orr.w	r3, r3, #32
 80040d0:	6023      	str	r3, [r4, #0]
 80040d2:	4833      	ldr	r0, [pc, #204]	@ (80041a0 <_printf_i+0x23c>)
 80040d4:	2778      	movs	r7, #120	@ 0x78
 80040d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80040da:	6823      	ldr	r3, [r4, #0]
 80040dc:	6831      	ldr	r1, [r6, #0]
 80040de:	061f      	lsls	r7, r3, #24
 80040e0:	f851 5b04 	ldr.w	r5, [r1], #4
 80040e4:	d402      	bmi.n	80040ec <_printf_i+0x188>
 80040e6:	065f      	lsls	r7, r3, #25
 80040e8:	bf48      	it	mi
 80040ea:	b2ad      	uxthmi	r5, r5
 80040ec:	6031      	str	r1, [r6, #0]
 80040ee:	07d9      	lsls	r1, r3, #31
 80040f0:	bf44      	itt	mi
 80040f2:	f043 0320 	orrmi.w	r3, r3, #32
 80040f6:	6023      	strmi	r3, [r4, #0]
 80040f8:	b11d      	cbz	r5, 8004102 <_printf_i+0x19e>
 80040fa:	2310      	movs	r3, #16
 80040fc:	e7ac      	b.n	8004058 <_printf_i+0xf4>
 80040fe:	4827      	ldr	r0, [pc, #156]	@ (800419c <_printf_i+0x238>)
 8004100:	e7e9      	b.n	80040d6 <_printf_i+0x172>
 8004102:	6823      	ldr	r3, [r4, #0]
 8004104:	f023 0320 	bic.w	r3, r3, #32
 8004108:	6023      	str	r3, [r4, #0]
 800410a:	e7f6      	b.n	80040fa <_printf_i+0x196>
 800410c:	4616      	mov	r6, r2
 800410e:	e7bd      	b.n	800408c <_printf_i+0x128>
 8004110:	6833      	ldr	r3, [r6, #0]
 8004112:	6825      	ldr	r5, [r4, #0]
 8004114:	6961      	ldr	r1, [r4, #20]
 8004116:	1d18      	adds	r0, r3, #4
 8004118:	6030      	str	r0, [r6, #0]
 800411a:	062e      	lsls	r6, r5, #24
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	d501      	bpl.n	8004124 <_printf_i+0x1c0>
 8004120:	6019      	str	r1, [r3, #0]
 8004122:	e002      	b.n	800412a <_printf_i+0x1c6>
 8004124:	0668      	lsls	r0, r5, #25
 8004126:	d5fb      	bpl.n	8004120 <_printf_i+0x1bc>
 8004128:	8019      	strh	r1, [r3, #0]
 800412a:	2300      	movs	r3, #0
 800412c:	6123      	str	r3, [r4, #16]
 800412e:	4616      	mov	r6, r2
 8004130:	e7bc      	b.n	80040ac <_printf_i+0x148>
 8004132:	6833      	ldr	r3, [r6, #0]
 8004134:	1d1a      	adds	r2, r3, #4
 8004136:	6032      	str	r2, [r6, #0]
 8004138:	681e      	ldr	r6, [r3, #0]
 800413a:	6862      	ldr	r2, [r4, #4]
 800413c:	2100      	movs	r1, #0
 800413e:	4630      	mov	r0, r6
 8004140:	f7fc f856 	bl	80001f0 <memchr>
 8004144:	b108      	cbz	r0, 800414a <_printf_i+0x1e6>
 8004146:	1b80      	subs	r0, r0, r6
 8004148:	6060      	str	r0, [r4, #4]
 800414a:	6863      	ldr	r3, [r4, #4]
 800414c:	6123      	str	r3, [r4, #16]
 800414e:	2300      	movs	r3, #0
 8004150:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004154:	e7aa      	b.n	80040ac <_printf_i+0x148>
 8004156:	6923      	ldr	r3, [r4, #16]
 8004158:	4632      	mov	r2, r6
 800415a:	4649      	mov	r1, r9
 800415c:	4640      	mov	r0, r8
 800415e:	47d0      	blx	sl
 8004160:	3001      	adds	r0, #1
 8004162:	d0ad      	beq.n	80040c0 <_printf_i+0x15c>
 8004164:	6823      	ldr	r3, [r4, #0]
 8004166:	079b      	lsls	r3, r3, #30
 8004168:	d413      	bmi.n	8004192 <_printf_i+0x22e>
 800416a:	68e0      	ldr	r0, [r4, #12]
 800416c:	9b03      	ldr	r3, [sp, #12]
 800416e:	4298      	cmp	r0, r3
 8004170:	bfb8      	it	lt
 8004172:	4618      	movlt	r0, r3
 8004174:	e7a6      	b.n	80040c4 <_printf_i+0x160>
 8004176:	2301      	movs	r3, #1
 8004178:	4632      	mov	r2, r6
 800417a:	4649      	mov	r1, r9
 800417c:	4640      	mov	r0, r8
 800417e:	47d0      	blx	sl
 8004180:	3001      	adds	r0, #1
 8004182:	d09d      	beq.n	80040c0 <_printf_i+0x15c>
 8004184:	3501      	adds	r5, #1
 8004186:	68e3      	ldr	r3, [r4, #12]
 8004188:	9903      	ldr	r1, [sp, #12]
 800418a:	1a5b      	subs	r3, r3, r1
 800418c:	42ab      	cmp	r3, r5
 800418e:	dcf2      	bgt.n	8004176 <_printf_i+0x212>
 8004190:	e7eb      	b.n	800416a <_printf_i+0x206>
 8004192:	2500      	movs	r5, #0
 8004194:	f104 0619 	add.w	r6, r4, #25
 8004198:	e7f5      	b.n	8004186 <_printf_i+0x222>
 800419a:	bf00      	nop
 800419c:	080042d9 	.word	0x080042d9
 80041a0:	080042ea 	.word	0x080042ea

080041a4 <memmove>:
 80041a4:	4288      	cmp	r0, r1
 80041a6:	b510      	push	{r4, lr}
 80041a8:	eb01 0402 	add.w	r4, r1, r2
 80041ac:	d902      	bls.n	80041b4 <memmove+0x10>
 80041ae:	4284      	cmp	r4, r0
 80041b0:	4623      	mov	r3, r4
 80041b2:	d807      	bhi.n	80041c4 <memmove+0x20>
 80041b4:	1e43      	subs	r3, r0, #1
 80041b6:	42a1      	cmp	r1, r4
 80041b8:	d008      	beq.n	80041cc <memmove+0x28>
 80041ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80041be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80041c2:	e7f8      	b.n	80041b6 <memmove+0x12>
 80041c4:	4402      	add	r2, r0
 80041c6:	4601      	mov	r1, r0
 80041c8:	428a      	cmp	r2, r1
 80041ca:	d100      	bne.n	80041ce <memmove+0x2a>
 80041cc:	bd10      	pop	{r4, pc}
 80041ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80041d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80041d6:	e7f7      	b.n	80041c8 <memmove+0x24>

080041d8 <_sbrk_r>:
 80041d8:	b538      	push	{r3, r4, r5, lr}
 80041da:	4d06      	ldr	r5, [pc, #24]	@ (80041f4 <_sbrk_r+0x1c>)
 80041dc:	2300      	movs	r3, #0
 80041de:	4604      	mov	r4, r0
 80041e0:	4608      	mov	r0, r1
 80041e2:	602b      	str	r3, [r5, #0]
 80041e4:	f7fd fac4 	bl	8001770 <_sbrk>
 80041e8:	1c43      	adds	r3, r0, #1
 80041ea:	d102      	bne.n	80041f2 <_sbrk_r+0x1a>
 80041ec:	682b      	ldr	r3, [r5, #0]
 80041ee:	b103      	cbz	r3, 80041f2 <_sbrk_r+0x1a>
 80041f0:	6023      	str	r3, [r4, #0]
 80041f2:	bd38      	pop	{r3, r4, r5, pc}
 80041f4:	200004d8 	.word	0x200004d8

080041f8 <memcpy>:
 80041f8:	440a      	add	r2, r1
 80041fa:	4291      	cmp	r1, r2
 80041fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8004200:	d100      	bne.n	8004204 <memcpy+0xc>
 8004202:	4770      	bx	lr
 8004204:	b510      	push	{r4, lr}
 8004206:	f811 4b01 	ldrb.w	r4, [r1], #1
 800420a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800420e:	4291      	cmp	r1, r2
 8004210:	d1f9      	bne.n	8004206 <memcpy+0xe>
 8004212:	bd10      	pop	{r4, pc}

08004214 <_realloc_r>:
 8004214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004218:	4680      	mov	r8, r0
 800421a:	4615      	mov	r5, r2
 800421c:	460c      	mov	r4, r1
 800421e:	b921      	cbnz	r1, 800422a <_realloc_r+0x16>
 8004220:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004224:	4611      	mov	r1, r2
 8004226:	f7ff bc4b 	b.w	8003ac0 <_malloc_r>
 800422a:	b92a      	cbnz	r2, 8004238 <_realloc_r+0x24>
 800422c:	f7ff fbdc 	bl	80039e8 <_free_r>
 8004230:	2400      	movs	r4, #0
 8004232:	4620      	mov	r0, r4
 8004234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004238:	f000 f81a 	bl	8004270 <_malloc_usable_size_r>
 800423c:	4285      	cmp	r5, r0
 800423e:	4606      	mov	r6, r0
 8004240:	d802      	bhi.n	8004248 <_realloc_r+0x34>
 8004242:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8004246:	d8f4      	bhi.n	8004232 <_realloc_r+0x1e>
 8004248:	4629      	mov	r1, r5
 800424a:	4640      	mov	r0, r8
 800424c:	f7ff fc38 	bl	8003ac0 <_malloc_r>
 8004250:	4607      	mov	r7, r0
 8004252:	2800      	cmp	r0, #0
 8004254:	d0ec      	beq.n	8004230 <_realloc_r+0x1c>
 8004256:	42b5      	cmp	r5, r6
 8004258:	462a      	mov	r2, r5
 800425a:	4621      	mov	r1, r4
 800425c:	bf28      	it	cs
 800425e:	4632      	movcs	r2, r6
 8004260:	f7ff ffca 	bl	80041f8 <memcpy>
 8004264:	4621      	mov	r1, r4
 8004266:	4640      	mov	r0, r8
 8004268:	f7ff fbbe 	bl	80039e8 <_free_r>
 800426c:	463c      	mov	r4, r7
 800426e:	e7e0      	b.n	8004232 <_realloc_r+0x1e>

08004270 <_malloc_usable_size_r>:
 8004270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004274:	1f18      	subs	r0, r3, #4
 8004276:	2b00      	cmp	r3, #0
 8004278:	bfbc      	itt	lt
 800427a:	580b      	ldrlt	r3, [r1, r0]
 800427c:	18c0      	addlt	r0, r0, r3
 800427e:	4770      	bx	lr

08004280 <_init>:
 8004280:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004282:	bf00      	nop
 8004284:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004286:	bc08      	pop	{r3}
 8004288:	469e      	mov	lr, r3
 800428a:	4770      	bx	lr

0800428c <_fini>:
 800428c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800428e:	bf00      	nop
 8004290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004292:	bc08      	pop	{r3}
 8004294:	469e      	mov	lr, r3
 8004296:	4770      	bx	lr
