// Seed: 2115774439
module module_0 (
    id_1
);
  inout wire id_1;
  logic [7:0] id_2;
  id_3(
      .id_0(1'b0),
      .id_1(1),
      .id_2(),
      .id_3($display),
      .id_4(1),
      .id_5(id_4),
      .id_6(1),
      .id_7(id_1 ^ 1'd0),
      .id_8(id_2),
      .id_9(id_4),
      .id_10(id_4),
      .id_11(id_2),
      .id_12(id_4),
      .id_13(id_5 ^ id_5 ^ 1'b0),
      .id_14(1),
      .id_15(id_2)
  );
  assign id_2[1'd0] = $display(1);
  assign module_1.id_14 = 0;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input tri1 id_3,
    output uwire id_4,
    output wire id_5,
    input uwire id_6,
    input supply1 id_7,
    input wire id_8,
    input supply0 id_9,
    output supply0 id_10,
    input wire id_11,
    output logic id_12,
    input tri1 id_13
    , id_16,
    output supply0 id_14
);
  always id_16 = id_16;
  always id_12 <= 1 * id_2;
  assign id_5 = 1'b0;
  wire id_17, id_18;
  assign id_12 = 1;
  module_0 modCall_1 (id_16);
endmodule
