verilog work /opt/Xilinx/Vivado/2020.2/data/verilog/src/glbl.v

# rtl part
sv work ./../common_lib/rtl/IAXILite.sv
sv work ./rtl/encoder_emulator.sv

# testbench part
sv work ./tb/top_tb.sv
