# Verilog_Voting_machine
RTL design and testbench of a voting machine using Verilog
