--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/n/andreser/6.111/project/6111phone2/6111phone/ise/6111phone2.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/a/n/andreser/6.111/project/6111phone2/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -4.135(F)|    4.407(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+--------------------+--------+
            |  Setup to  |  Hold to   |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
button_down |    1.302(R)|    0.683(R)|analyzer1_clock_OBUF|   0.000|
button_up   |    1.811(R)|   -0.056(R)|analyzer1_clock_OBUF|   0.000|
user4<0>    |    0.592(R)|   -0.320(R)|analyzer1_clock_OBUF|   0.000|
user4<1>    |    5.538(R)|    0.308(R)|analyzer1_clock_OBUF|   0.000|
------------+------------+------------+--------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   13.839(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch        |   12.736(R)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<12>|   16.501(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<13>|   14.905(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<14>|   16.305(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<15>|   16.932(F)|ac97_bit_clock_BUFGP|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<0> |   21.209(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<8> |   16.122(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<9> |   22.280(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<10>|   18.468(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_clock   |   14.623(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<0> |    9.672(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<1> |   10.937(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<2> |   10.658(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<3> |   11.302(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<4> |   11.543(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<5> |   12.057(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<6> |   12.559(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<7> |   11.917(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<8> |   10.412(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<9> |   11.063(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<10>|    9.400(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<11>|    9.719(R)|analyzer1_clock_OBUF|   0.000|
audio_reset_b     |   10.015(R)|analyzer1_clock_OBUF|   0.000|
disp_clock        |   10.502(R)|analyzer1_clock_OBUF|   0.000|
led<0>            |   16.587(R)|analyzer1_clock_OBUF|   0.000|
led<1>            |   12.167(R)|analyzer1_clock_OBUF|   0.000|
led<2>            |   12.242(R)|analyzer1_clock_OBUF|   0.000|
led<3>            |   11.708(R)|analyzer1_clock_OBUF|   0.000|
led<4>            |   10.998(R)|analyzer1_clock_OBUF|   0.000|
user1<0>          |   24.095(R)|analyzer1_clock_OBUF|   0.000|
user1<1>          |   15.895(R)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    9.518|         |    8.990|    3.798|
clock_27mhz    |    3.730|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    4.110|   12.518|         |         |
clock_27mhz    |   20.968|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clock_27mhz    |analyzer1_clock|   11.385|
---------------+---------------+---------+


Analysis completed Fri Dec  5 17:20:30 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 755 MB



