// Seed: 2922961769
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  always @(posedge 1 or posedge 1'b0) if (1'b0) id_2 <= id_2;
  assign id_2 = 1;
  reg id_2 = id_2;
endmodule
