Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Wed Feb 08 13:54:03 2017
| Host         : Shinsekai running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7k325tffg900-2
| Speed File   : -2
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 38
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 2          |
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal      | 19         |
| TIMING-6  | Warning  | No common primary clock between related clocks  | 6          |
| TIMING-7  | Warning  | No common node between related clocks           | 6          |
| TIMING-18 | Warning  | Missing input or output delay                   | 5          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R2 in site SLICE_X132Y238 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R3 is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R2 in site SLICE_X134Y237 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell eth/mac/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_TX_RESET_I/R3 is not placed in the same (SLICE) site.
Related violations: <none>

SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/internal_ram/ram_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#2 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram1_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#3 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram1_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#4 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram2_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#5 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram2_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#6 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram3_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#7 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram3_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#8 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram4_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#9 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_rx_ram/ram4_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#10 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_0, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#11 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_1, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#12 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_2, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#13 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_3, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#14 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_4, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#15 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_5, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#16 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_6, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#17 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance ipbus/udp_if/ipbus_tx_ram/ram_reg_7, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#18 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance slaves/slave2/reg_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

SYNTH-6#19 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance slaves/slave4/reg_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks I and clk125_ub are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks I] -to [get_clocks clk125_ub]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk125_ub and I are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk125_ub] -to [get_clocks I]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk125_ub and gt_clkp are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk125_ub] -to [get_clocks gt_clkp]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk62_5_ub and gt_clkp are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk62_5_ub] -to [get_clocks gt_clkp]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks gt_clkp and clk125_ub are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks gt_clkp] -to [get_clocks clk125_ub]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks gt_clkp and clk62_5_ub are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks gt_clkp] -to [get_clocks clk62_5_ub]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks I and clk125_ub are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks I] -to [get_clocks clk125_ub]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk125_ub and I are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk125_ub] -to [get_clocks I]
Related violations: <none>

TIMING-7#3 Warning
No common node between related clocks  
The clocks clk125_ub and gt_clkp are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk125_ub] -to [get_clocks gt_clkp]
Related violations: <none>

TIMING-7#4 Warning
No common node between related clocks  
The clocks clk62_5_ub and gt_clkp are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk62_5_ub] -to [get_clocks gt_clkp]
Related violations: <none>

TIMING-7#5 Warning
No common node between related clocks  
The clocks gt_clkp and clk125_ub are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks gt_clkp] -to [get_clocks clk125_ub]
Related violations: <none>

TIMING-7#6 Warning
No common node between related clocks  
The clocks gt_clkp and clk62_5_ub are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks gt_clkp] -to [get_clocks clk62_5_ub]
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on sfp_los relative to clock(s) VIRTUAL_clk125_ub 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on leds[0] relative to clock(s) VIRTUAL_clk125_ub gt_clkp 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on leds[1] relative to clock(s) VIRTUAL_clk125_ub gt_clkp 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on leds[2] relative to clock(s) VIRTUAL_clk125_ub gt_clkp 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on leds[3] relative to clock(s) VIRTUAL_clk125_ub gt_clkp 
Related violations: <none>


