
noFree_Oppy.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cef0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b8  0800d090  0800d090  0001d090  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d948  0800d948  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  0800d948  0800d948  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800d948  0800d948  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d948  0800d948  0001d948  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d94c  0800d94c  0001d94c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800d950  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000468  200001e0  0800db30  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000648  0800db30  00020648  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007758  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000016db  00000000  00000000  00027968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c0  00000000  00000000  00029048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005f8  00000000  00000000  00029708  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011164  00000000  00000000  00029d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008816  00000000  00000000  0003ae64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00058fe7  00000000  00000000  0004367a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009c661  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003404  00000000  00000000  0009c6b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d078 	.word	0x0800d078

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800d078 	.word	0x0800d078

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <main>:
// VARIABLES VARIAS DEL ROBOT
#define fixed_dutty 28 // Fixed dutty cycle, velocidad constante
#define fixed_sample_period 16 // Periodo en milisegundos de muestreo de datos de encoder

int main(void)
{
 8000cb8:	b590      	push	{r4, r7, lr}
 8000cba:	b08d      	sub	sp, #52	; 0x34
 8000cbc:	af08      	add	r7, sp, #32

	//Activamos el FPU o la unidad de punto flotante
 	SCB -> CPACR |= (0xF << 20);
 8000cbe:	4b8b      	ldr	r3, [pc, #556]	; (8000eec <main+0x234>)
 8000cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cc4:	4a89      	ldr	r2, [pc, #548]	; (8000eec <main+0x234>)
 8000cc6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cca:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	RCC_enableMaxFrequencies(RCC_100MHz); // Velocidad maxima del MCU
 8000cce:	2008      	movs	r0, #8
 8000cd0:	f005 f8d0 	bl	8005e74 <RCC_enableMaxFrequencies>
	inSystem (); // Configuracion global de los perifericos
 8000cd4:	f000 f934 	bl	8000f40 <inSystem>

	//Calculamos el setpoint en la que queremos que el robot controle la velocidad de cada motor
	velSetPoint = (0.00169*fixed_dutty + 0.0619);
 8000cd8:	4b85      	ldr	r3, [pc, #532]	; (8000ef0 <main+0x238>)
 8000cda:	4a86      	ldr	r2, [pc, #536]	; (8000ef4 <main+0x23c>)
 8000cdc:	601a      	str	r2, [r3, #0]

	// calibramos el Giroscopio para que tengamos una medida de error controlable
	cal_Gyro = calibracionGyros(&handler_MPUAccel_6050, CALIB_Z); // Calibramos el giroscopio que usaremos
 8000cde:	2102      	movs	r1, #2
 8000ce0:	4885      	ldr	r0, [pc, #532]	; (8000ef8 <main+0x240>)
 8000ce2:	f000 fd55 	bl	8001790 <calibracionGyros>
 8000ce6:	ee10 3a10 	vmov	r3, s0
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff fc44 	bl	8000578 <__aeabi_f2d>
 8000cf0:	4602      	mov	r2, r0
 8000cf2:	460b      	mov	r3, r1
 8000cf4:	4981      	ldr	r1, [pc, #516]	; (8000efc <main+0x244>)
 8000cf6:	e9c1 2300 	strd	r2, r3, [r1]

	double angleToGo_Relative = 0;
 8000cfa:	f04f 0200 	mov.w	r2, #0
 8000cfe:	f04f 0300 	mov.w	r3, #0
 8000d02:	e9c7 2302 	strd	r2, r3, [r7, #8]
	double angle_start = 0;
 8000d06:	f04f 0200 	mov.w	r2, #0
 8000d0a:	f04f 0300 	mov.w	r3, #0
 8000d0e:	e9c7 2300 	strd	r2, r3, [r7]

    /* Loop forever */
	while(1){

		fillComand();
 8000d12:	f001 fff9 	bl	8002d08 <fillComand>

		// En esta parte ya usamos las medidas halladas para mover el robot en linea recta dependiendo de la operacion y el comando deseado
		if (flag_Go_Straigh){
 8000d16:	4b7a      	ldr	r3, [pc, #488]	; (8000f00 <main+0x248>)
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d01d      	beq.n	8000d5a <main+0xa2>

			// Si llegamos a este comando, lo que se quiere es ir en linea recta usando un control PID

			go(handler_Motor_Array,
 8000d1e:	4b77      	ldr	r3, [pc, #476]	; (8000efc <main+0x244>)
 8000d20:	ed93 7b00 	vldr	d7, [r3]
 8000d24:	4b77      	ldr	r3, [pc, #476]	; (8000f04 <main+0x24c>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	4a77      	ldr	r2, [pc, #476]	; (8000f08 <main+0x250>)
 8000d2a:	8812      	ldrh	r2, [r2, #0]
 8000d2c:	f8ad 2018 	strh.w	r2, [sp, #24]
 8000d30:	4a76      	ldr	r2, [pc, #472]	; (8000f0c <main+0x254>)
 8000d32:	9205      	str	r2, [sp, #20]
 8000d34:	4a76      	ldr	r2, [pc, #472]	; (8000f10 <main+0x258>)
 8000d36:	9204      	str	r2, [sp, #16]
 8000d38:	4a76      	ldr	r2, [pc, #472]	; (8000f14 <main+0x25c>)
 8000d3a:	9203      	str	r2, [sp, #12]
 8000d3c:	4a76      	ldr	r2, [pc, #472]	; (8000f18 <main+0x260>)
 8000d3e:	9202      	str	r2, [sp, #8]
 8000d40:	9301      	str	r3, [sp, #4]
 8000d42:	4b76      	ldr	r3, [pc, #472]	; (8000f1c <main+0x264>)
 8000d44:	9300      	str	r3, [sp, #0]
 8000d46:	eeb0 0a47 	vmov.f32	s0, s14
 8000d4a:	eef0 0a67 	vmov.f32	s1, s15
 8000d4e:	4b74      	ldr	r3, [pc, #464]	; (8000f20 <main+0x268>)
 8000d50:	4a74      	ldr	r2, [pc, #464]	; (8000f24 <main+0x26c>)
 8000d52:	4969      	ldr	r1, [pc, #420]	; (8000ef8 <main+0x240>)
 8000d54:	4874      	ldr	r0, [pc, #464]	; (8000f28 <main+0x270>)
 8000d56:	f001 feff 	bl	8002b58 <go>
			   &flag_control,
			   data,
			   Mode_dir);
		}

		if (flag_GoTo_Straigh){
 8000d5a:	4b74      	ldr	r3, [pc, #464]	; (8000f2c <main+0x274>)
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d02c      	beq.n	8000dbc <main+0x104>

			// SI llegamos a este comando, lo que se quiere es ir en linea recta a cierta distancia usando un control PID
			Done = goTo(handler_Motor_Array,
 8000d62:	4b66      	ldr	r3, [pc, #408]	; (8000efc <main+0x244>)
 8000d64:	ed93 7b00 	vldr	d7, [r3]
 8000d68:	4b66      	ldr	r3, [pc, #408]	; (8000f04 <main+0x24c>)
 8000d6a:	781b      	ldrb	r3, [r3, #0]
					    Mode,
					    &flag_angulo,
					    &flag_measurements,
					    &flag_control,
					    data,
					    parameters_Path_Robot.line_Distance,
 8000d6c:	4a6c      	ldr	r2, [pc, #432]	; (8000f20 <main+0x268>)
 8000d6e:	6c12      	ldr	r2, [r2, #64]	; 0x40
			Done = goTo(handler_Motor_Array,
 8000d70:	4611      	mov	r1, r2
 8000d72:	4a65      	ldr	r2, [pc, #404]	; (8000f08 <main+0x250>)
 8000d74:	8812      	ldrh	r2, [r2, #0]
 8000d76:	f8ad 201c 	strh.w	r2, [sp, #28]
 8000d7a:	9106      	str	r1, [sp, #24]
 8000d7c:	4a63      	ldr	r2, [pc, #396]	; (8000f0c <main+0x254>)
 8000d7e:	9205      	str	r2, [sp, #20]
 8000d80:	4a63      	ldr	r2, [pc, #396]	; (8000f10 <main+0x258>)
 8000d82:	9204      	str	r2, [sp, #16]
 8000d84:	4a63      	ldr	r2, [pc, #396]	; (8000f14 <main+0x25c>)
 8000d86:	9203      	str	r2, [sp, #12]
 8000d88:	4a63      	ldr	r2, [pc, #396]	; (8000f18 <main+0x260>)
 8000d8a:	9202      	str	r2, [sp, #8]
 8000d8c:	9301      	str	r3, [sp, #4]
 8000d8e:	4b63      	ldr	r3, [pc, #396]	; (8000f1c <main+0x264>)
 8000d90:	9300      	str	r3, [sp, #0]
 8000d92:	eeb0 0a47 	vmov.f32	s0, s14
 8000d96:	eef0 0a67 	vmov.f32	s1, s15
 8000d9a:	4b61      	ldr	r3, [pc, #388]	; (8000f20 <main+0x268>)
 8000d9c:	4a61      	ldr	r2, [pc, #388]	; (8000f24 <main+0x26c>)
 8000d9e:	4956      	ldr	r1, [pc, #344]	; (8000ef8 <main+0x240>)
 8000da0:	4861      	ldr	r0, [pc, #388]	; (8000f28 <main+0x270>)
 8000da2:	f001 fcbb 	bl	800271c <goTo>
 8000da6:	4603      	mov	r3, r0
 8000da8:	b2da      	uxtb	r2, r3
 8000daa:	4b61      	ldr	r3, [pc, #388]	; (8000f30 <main+0x278>)
 8000dac:	701a      	strb	r2, [r3, #0]
					    Mode_dir);

			if (Done){parseCommands("stop");}
 8000dae:	4b60      	ldr	r3, [pc, #384]	; (8000f30 <main+0x278>)
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d002      	beq.n	8000dbc <main+0x104>
 8000db6:	485f      	ldr	r0, [pc, #380]	; (8000f34 <main+0x27c>)
 8000db8:	f000 fb14 	bl	80013e4 <parseCommands>

		}

		if (flag_Roll){
 8000dbc:	4b5e      	ldr	r3, [pc, #376]	; (8000f38 <main+0x280>)
 8000dbe:	781b      	ldrb	r3, [r3, #0]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d01b      	beq.n	8000dfc <main+0x144>

			// Si llegamos a este comando lo que se quiere es girar indefinidamente en cierta direccion (CW o CCW)

			// Cambiamos los parametros
			roll(handler_Motor_Array,
 8000dc4:	4b4d      	ldr	r3, [pc, #308]	; (8000efc <main+0x244>)
 8000dc6:	ed93 7b00 	vldr	d7, [r3]
 8000dca:	4b4e      	ldr	r3, [pc, #312]	; (8000f04 <main+0x24c>)
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	4a4e      	ldr	r2, [pc, #312]	; (8000f08 <main+0x250>)
 8000dd0:	8812      	ldrh	r2, [r2, #0]
 8000dd2:	f8ad 2014 	strh.w	r2, [sp, #20]
 8000dd6:	4a4d      	ldr	r2, [pc, #308]	; (8000f0c <main+0x254>)
 8000dd8:	9204      	str	r2, [sp, #16]
 8000dda:	4a4d      	ldr	r2, [pc, #308]	; (8000f10 <main+0x258>)
 8000ddc:	9203      	str	r2, [sp, #12]
 8000dde:	4a4d      	ldr	r2, [pc, #308]	; (8000f14 <main+0x25c>)
 8000de0:	9202      	str	r2, [sp, #8]
 8000de2:	4a4d      	ldr	r2, [pc, #308]	; (8000f18 <main+0x260>)
 8000de4:	9201      	str	r2, [sp, #4]
 8000de6:	9300      	str	r3, [sp, #0]
 8000de8:	eeb0 0a47 	vmov.f32	s0, s14
 8000dec:	eef0 0a67 	vmov.f32	s1, s15
 8000df0:	4b4b      	ldr	r3, [pc, #300]	; (8000f20 <main+0x268>)
 8000df2:	4a4c      	ldr	r2, [pc, #304]	; (8000f24 <main+0x26c>)
 8000df4:	4940      	ldr	r1, [pc, #256]	; (8000ef8 <main+0x240>)
 8000df6:	484c      	ldr	r0, [pc, #304]	; (8000f28 <main+0x270>)
 8000df8:	f001 ff5a 	bl	8002cb0 <roll>
				data,
				Mode_dir);

		}

		if (flag_RollTo){
 8000dfc:	4b4f      	ldr	r3, [pc, #316]	; (8000f3c <main+0x284>)
 8000dfe:	781b      	ldrb	r3, [r3, #0]
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d086      	beq.n	8000d12 <main+0x5a>

			// Si llegamos a este comando lo que se quiere es girar un cierto ángulo el robot
			Done = RESET; // Reseteamos la bandera
 8000e04:	4b4a      	ldr	r3, [pc, #296]	; (8000f30 <main+0x278>)
 8000e06:	2200      	movs	r2, #0
 8000e08:	701a      	strb	r2, [r3, #0]
			angle_start = parameters_Pos_Robot.grad_global;
 8000e0a:	4b46      	ldr	r3, [pc, #280]	; (8000f24 <main+0x26c>)
 8000e0c:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8000e10:	e9c7 2300 	strd	r2, r3, [r7]

			while (!Done){
 8000e14:	e055      	b.n	8000ec2 <main+0x20a>

				// comparamos el ángulo a rotar con el angulo actual, partiendo desde el angulo en el que se estaba
				angleToGo_Relative = abs(parameters_Pos_Robot.grad_global - angle_start);
 8000e16:	4b43      	ldr	r3, [pc, #268]	; (8000f24 <main+0x26c>)
 8000e18:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8000e1c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000e20:	f7ff fa4a 	bl	80002b8 <__aeabi_dsub>
 8000e24:	4602      	mov	r2, r0
 8000e26:	460b      	mov	r3, r1
 8000e28:	4610      	mov	r0, r2
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	f7ff feac 	bl	8000b88 <__aeabi_d2iz>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	bfb8      	it	lt
 8000e36:	425b      	neglt	r3, r3
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff fb8b 	bl	8000554 <__aeabi_i2d>
 8000e3e:	4602      	mov	r2, r0
 8000e40:	460b      	mov	r3, r1
 8000e42:	e9c7 2302 	strd	r2, r3, [r7, #8]
				// tomamos el angulo global y se lo restamos con el angulo con el que se empezo a rotar

				// Cambiamos los parametros
				roll(handler_Motor_Array,
 8000e46:	4b2d      	ldr	r3, [pc, #180]	; (8000efc <main+0x244>)
 8000e48:	ed93 7b00 	vldr	d7, [r3]
 8000e4c:	4b2d      	ldr	r3, [pc, #180]	; (8000f04 <main+0x24c>)
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	4a2d      	ldr	r2, [pc, #180]	; (8000f08 <main+0x250>)
 8000e52:	8812      	ldrh	r2, [r2, #0]
 8000e54:	f8ad 2014 	strh.w	r2, [sp, #20]
 8000e58:	4a2c      	ldr	r2, [pc, #176]	; (8000f0c <main+0x254>)
 8000e5a:	9204      	str	r2, [sp, #16]
 8000e5c:	4a2c      	ldr	r2, [pc, #176]	; (8000f10 <main+0x258>)
 8000e5e:	9203      	str	r2, [sp, #12]
 8000e60:	4a2c      	ldr	r2, [pc, #176]	; (8000f14 <main+0x25c>)
 8000e62:	9202      	str	r2, [sp, #8]
 8000e64:	4a2c      	ldr	r2, [pc, #176]	; (8000f18 <main+0x260>)
 8000e66:	9201      	str	r2, [sp, #4]
 8000e68:	9300      	str	r3, [sp, #0]
 8000e6a:	eeb0 0a47 	vmov.f32	s0, s14
 8000e6e:	eef0 0a67 	vmov.f32	s1, s15
 8000e72:	4b2b      	ldr	r3, [pc, #172]	; (8000f20 <main+0x268>)
 8000e74:	4a2b      	ldr	r2, [pc, #172]	; (8000f24 <main+0x26c>)
 8000e76:	4920      	ldr	r1, [pc, #128]	; (8000ef8 <main+0x240>)
 8000e78:	482b      	ldr	r0, [pc, #172]	; (8000f28 <main+0x270>)
 8000e7a:	f001 ff19 	bl	8002cb0 <roll>
					data,
				    Mode_dir);


				// Analizamos si ya se llego al angulo deseado
				if (!(angleToGo_Relative < parameters_Path_Robot.angle) ){Done = !Done;}
 8000e7e:	4b28      	ldr	r3, [pc, #160]	; (8000f20 <main+0x268>)
 8000e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e82:	4618      	mov	r0, r3
 8000e84:	f7ff fb66 	bl	8000554 <__aeabi_i2d>
 8000e88:	4602      	mov	r2, r0
 8000e8a:	460b      	mov	r3, r1
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	460c      	mov	r4, r1
 8000e90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8000e94:	f7ff fe3a 	bl	8000b0c <__aeabi_dcmplt>
 8000e98:	4603      	mov	r3, r0
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d101      	bne.n	8000ea2 <main+0x1ea>
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	461c      	mov	r4, r3
 8000ea2:	b2e3      	uxtb	r3, r4
 8000ea4:	f083 0301 	eor.w	r3, r3, #1
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d009      	beq.n	8000ec2 <main+0x20a>
 8000eae:	4b20      	ldr	r3, [pc, #128]	; (8000f30 <main+0x278>)
 8000eb0:	781b      	ldrb	r3, [r3, #0]
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	bf0c      	ite	eq
 8000eb6:	2301      	moveq	r3, #1
 8000eb8:	2300      	movne	r3, #0
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4b1c      	ldr	r3, [pc, #112]	; (8000f30 <main+0x278>)
 8000ec0:	701a      	strb	r2, [r3, #0]
			while (!Done){
 8000ec2:	4b1b      	ldr	r3, [pc, #108]	; (8000f30 <main+0x278>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d0a5      	beq.n	8000e16 <main+0x15e>
			}

			// Paramos el robot
			if (Done){parseCommands("stop");}
 8000eca:	4b19      	ldr	r3, [pc, #100]	; (8000f30 <main+0x278>)
 8000ecc:	781b      	ldrb	r3, [r3, #0]
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d002      	beq.n	8000ed8 <main+0x220>
 8000ed2:	4818      	ldr	r0, [pc, #96]	; (8000f34 <main+0x27c>)
 8000ed4:	f000 fa86 	bl	80013e4 <parseCommands>
			angleToGo_Relative = 0; // Reseteamos
 8000ed8:	f04f 0200 	mov.w	r2, #0
 8000edc:	f04f 0300 	mov.w	r3, #0
 8000ee0:	e9c7 2302 	strd	r2, r3, [r7, #8]
			Done = RESET; // Reseteamos la bandera
 8000ee4:	4b12      	ldr	r3, [pc, #72]	; (8000f30 <main+0x278>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	701a      	strb	r2, [r3, #0]
		fillComand();
 8000eea:	e712      	b.n	8000d12 <main+0x5a>
 8000eec:	e000ed00 	.word	0xe000ed00
 8000ef0:	20000610 	.word	0x20000610
 8000ef4:	3ddfaebc 	.word	0x3ddfaebc
 8000ef8:	200003b4 	.word	0x200003b4
 8000efc:	20000600 	.word	0x20000600
 8000f00:	20000519 	.word	0x20000519
 8000f04:	20000516 	.word	0x20000516
 8000f08:	20000514 	.word	0x20000514
 8000f0c:	20000494 	.word	0x20000494
 8000f10:	2000051b 	.word	0x2000051b
 8000f14:	20000518 	.word	0x20000518
 8000f18:	20000517 	.word	0x20000517
 8000f1c:	20000528 	.word	0x20000528
 8000f20:	20000548 	.word	0x20000548
 8000f24:	200005b0 	.word	0x200005b0
 8000f28:	200003c4 	.word	0x200003c4
 8000f2c:	2000051a 	.word	0x2000051a
 8000f30:	2000051e 	.word	0x2000051e
 8000f34:	0800d090 	.word	0x0800d090
 8000f38:	2000051c 	.word	0x2000051c
 8000f3c:	2000051d 	.word	0x2000051d

08000f40 <inSystem>:
}




void inSystem (void){
 8000f40:	b580      	push	{r7, lr}
 8000f42:	af00      	add	r7, sp, #0
//	handlerMCO2Show.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
//	GPIO_Config(&handlerMCO2Show);

	//BLINKY LED

	handlerPinA5.pGPIOx = GPIOA;
 8000f44:	4baf      	ldr	r3, [pc, #700]	; (8001204 <inSystem+0x2c4>)
 8000f46:	4ab0      	ldr	r2, [pc, #704]	; (8001208 <inSystem+0x2c8>)
 8000f48:	601a      	str	r2, [r3, #0]
	handlerPinA5.GPIO_PinConfig.GPIO_PinAltFunMode = AF0;
 8000f4a:	4bae      	ldr	r3, [pc, #696]	; (8001204 <inSystem+0x2c4>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	725a      	strb	r2, [r3, #9]
	handlerPinA5.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000f50:	4bac      	ldr	r3, [pc, #688]	; (8001204 <inSystem+0x2c4>)
 8000f52:	2201      	movs	r2, #1
 8000f54:	715a      	strb	r2, [r3, #5]
	handlerPinA5.GPIO_PinConfig.GPIO_PinOPType = GPIO_OTYPE_PUSHPULL;
 8000f56:	4bab      	ldr	r3, [pc, #684]	; (8001204 <inSystem+0x2c4>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	721a      	strb	r2, [r3, #8]
	handlerPinA5.GPIO_PinConfig.GPIO_PinNumber = PIN_5;
 8000f5c:	4ba9      	ldr	r3, [pc, #676]	; (8001204 <inSystem+0x2c4>)
 8000f5e:	2205      	movs	r2, #5
 8000f60:	711a      	strb	r2, [r3, #4]
	handlerPinA5.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000f62:	4ba8      	ldr	r3, [pc, #672]	; (8001204 <inSystem+0x2c4>)
 8000f64:	2200      	movs	r2, #0
 8000f66:	71da      	strb	r2, [r3, #7]
	handlerPinA5.GPIO_PinConfig.GPIO_PinSpeed = GPIO_OSPEEDR_FAST;
 8000f68:	4ba6      	ldr	r3, [pc, #664]	; (8001204 <inSystem+0x2c4>)
 8000f6a:	2202      	movs	r2, #2
 8000f6c:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinA5);
 8000f6e:	48a5      	ldr	r0, [pc, #660]	; (8001204 <inSystem+0x2c4>)
 8000f70:	f003 fca4 	bl	80048bc <GPIO_Config>
	GPIO_WritePin(&handlerPinA5, SET);
 8000f74:	2101      	movs	r1, #1
 8000f76:	48a3      	ldr	r0, [pc, #652]	; (8001204 <inSystem+0x2c4>)
 8000f78:	f003 fdca 	bl	8004b10 <GPIO_WritePin>

	handlerTimerBlinky.ptrTIMx                           = TIM3;
 8000f7c:	4ba3      	ldr	r3, [pc, #652]	; (800120c <inSystem+0x2cc>)
 8000f7e:	4aa4      	ldr	r2, [pc, #656]	; (8001210 <inSystem+0x2d0>)
 8000f80:	601a      	str	r2, [r3, #0]
	handlerTimerBlinky.TIMx_Config.TIMx_interruptEnable  = BTIMER_ENABLE_INTERRUPT;
 8000f82:	4ba2      	ldr	r3, [pc, #648]	; (800120c <inSystem+0x2cc>)
 8000f84:	2201      	movs	r2, #1
 8000f86:	741a      	strb	r2, [r3, #16]
	handlerTimerBlinky.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8000f88:	4ba0      	ldr	r3, [pc, #640]	; (800120c <inSystem+0x2cc>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	711a      	strb	r2, [r3, #4]
	handlerTimerBlinky.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_100us;
 8000f8e:	4b9f      	ldr	r3, [pc, #636]	; (800120c <inSystem+0x2cc>)
 8000f90:	f242 7210 	movw	r2, #10000	; 0x2710
 8000f94:	609a      	str	r2, [r3, #8]
	handlerTimerBlinky.TIMx_Config.TIMx_period           = 500;
 8000f96:	4b9d      	ldr	r3, [pc, #628]	; (800120c <inSystem+0x2cc>)
 8000f98:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000f9c:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTimerBlinky);
 8000f9e:	489b      	ldr	r0, [pc, #620]	; (800120c <inSystem+0x2cc>)
 8000fa0:	f002 f820 	bl	8002fe4 <BasicTimer_Config>
	startTimer(&handlerTimerBlinky);
 8000fa4:	4899      	ldr	r0, [pc, #612]	; (800120c <inSystem+0x2cc>)
 8000fa6:	f002 fc19 	bl	80037dc <startTimer>


	// DEFINICION DEL TIM4 PARA DELAY
	inTIM4();
 8000faa:	f001 ffff 	bl	8002fac <inTIM4>


	//////////////////////////// INICIALIZAMOS EL ROBOT//////////////////////
	int_Config_Motor(handler_Motor_Array, &parameters_Pos_Robot, &parameters_Path_Robot, &parameter_PID_distace);
 8000fae:	4b99      	ldr	r3, [pc, #612]	; (8001214 <inSystem+0x2d4>)
 8000fb0:	4a99      	ldr	r2, [pc, #612]	; (8001218 <inSystem+0x2d8>)
 8000fb2:	499a      	ldr	r1, [pc, #616]	; (800121c <inSystem+0x2dc>)
 8000fb4:	489a      	ldr	r0, [pc, #616]	; (8001220 <inSystem+0x2e0>)
 8000fb6:	f001 fa89 	bl	80024cc <int_Config_Motor>
	//////////////////////////////////////////////////// Velocidad de motores //////////////////////////////////////////////


	//PWM
	// PWM motor 1
	handlerPinPwm_1.pGPIOx                             = GPIOA;
 8000fba:	4b9a      	ldr	r3, [pc, #616]	; (8001224 <inSystem+0x2e4>)
 8000fbc:	4a92      	ldr	r2, [pc, #584]	; (8001208 <inSystem+0x2c8>)
 8000fbe:	601a      	str	r2, [r3, #0]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF2;
 8000fc0:	4b98      	ldr	r3, [pc, #608]	; (8001224 <inSystem+0x2e4>)
 8000fc2:	2202      	movs	r2, #2
 8000fc4:	725a      	strb	r2, [r3, #9]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8000fc6:	4b97      	ldr	r3, [pc, #604]	; (8001224 <inSystem+0x2e4>)
 8000fc8:	2202      	movs	r2, #2
 8000fca:	715a      	strb	r2, [r3, #5]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8000fcc:	4b95      	ldr	r3, [pc, #596]	; (8001224 <inSystem+0x2e4>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	721a      	strb	r2, [r3, #8]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinNumber      = PIN_0;
 8000fd2:	4b94      	ldr	r3, [pc, #592]	; (8001224 <inSystem+0x2e4>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	711a      	strb	r2, [r3, #4]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8000fd8:	4b92      	ldr	r3, [pc, #584]	; (8001224 <inSystem+0x2e4>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	71da      	strb	r2, [r3, #7]
	handlerPinPwm_1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8000fde:	4b91      	ldr	r3, [pc, #580]	; (8001224 <inSystem+0x2e4>)
 8000fe0:	2202      	movs	r2, #2
 8000fe2:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinPwm_1);
 8000fe4:	488f      	ldr	r0, [pc, #572]	; (8001224 <inSystem+0x2e4>)
 8000fe6:	f003 fc69 	bl	80048bc <GPIO_Config>

	handlerPWM_1.ptrTIMx            = TIM5;
 8000fea:	4b8f      	ldr	r3, [pc, #572]	; (8001228 <inSystem+0x2e8>)
 8000fec:	4a8f      	ldr	r2, [pc, #572]	; (800122c <inSystem+0x2ec>)
 8000fee:	601a      	str	r2, [r3, #0]
	handlerPWM_1.config.channel     = PWM_CHANNEL_1;
 8000ff0:	4b8d      	ldr	r3, [pc, #564]	; (8001228 <inSystem+0x2e8>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	711a      	strb	r2, [r3, #4]
	handlerPWM_1.config.duttyCicle  = fixed_dutty;
 8000ff6:	4b8c      	ldr	r3, [pc, #560]	; (8001228 <inSystem+0x2e8>)
 8000ff8:	4a8d      	ldr	r2, [pc, #564]	; (8001230 <inSystem+0x2f0>)
 8000ffa:	611a      	str	r2, [r3, #16]
//	counter = fixed_dutty;
	handlerPWM_1.config.periodo     = 33; // se maneja 25 hz por testeo
 8000ffc:	4b8a      	ldr	r3, [pc, #552]	; (8001228 <inSystem+0x2e8>)
 8000ffe:	2221      	movs	r2, #33	; 0x21
 8001000:	819a      	strh	r2, [r3, #12]
	handlerPWM_1.config.prescaler   = PWM_SPEED_100MHz_1us;
 8001002:	4b89      	ldr	r3, [pc, #548]	; (8001228 <inSystem+0x2e8>)
 8001004:	2264      	movs	r2, #100	; 0x64
 8001006:	609a      	str	r2, [r3, #8]
	handlerPWM_1.config.polarity    = PWM_ENABLE_POLARITY;
 8001008:	4b87      	ldr	r3, [pc, #540]	; (8001228 <inSystem+0x2e8>)
 800100a:	2201      	movs	r2, #1
 800100c:	751a      	strb	r2, [r3, #20]
	handlerPWM_1.config.optocoupler = PWM_ENABLE_OPTOCOUPLER;
 800100e:	4b86      	ldr	r3, [pc, #536]	; (8001228 <inSystem+0x2e8>)
 8001010:	2201      	movs	r2, #1
 8001012:	755a      	strb	r2, [r3, #21]
	pwm_Config(&handlerPWM_1);
 8001014:	4884      	ldr	r0, [pc, #528]	; (8001228 <inSystem+0x2e8>)
 8001016:	f004 fa59 	bl	80054cc <pwm_Config>
	startPwmSignal(&handlerPWM_1);
 800101a:	4883      	ldr	r0, [pc, #524]	; (8001228 <inSystem+0x2e8>)
 800101c:	f004 fb40 	bl	80056a0 <startPwmSignal>

	//PWM motor 2
	handlerPinPwm_2.pGPIOx                             = GPIOA;
 8001020:	4b84      	ldr	r3, [pc, #528]	; (8001234 <inSystem+0x2f4>)
 8001022:	4a79      	ldr	r2, [pc, #484]	; (8001208 <inSystem+0x2c8>)
 8001024:	601a      	str	r2, [r3, #0]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinAltFunMode  = AF2;
 8001026:	4b83      	ldr	r3, [pc, #524]	; (8001234 <inSystem+0x2f4>)
 8001028:	2202      	movs	r2, #2
 800102a:	725a      	strb	r2, [r3, #9]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 800102c:	4b81      	ldr	r3, [pc, #516]	; (8001234 <inSystem+0x2f4>)
 800102e:	2202      	movs	r2, #2
 8001030:	715a      	strb	r2, [r3, #5]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8001032:	4b80      	ldr	r3, [pc, #512]	; (8001234 <inSystem+0x2f4>)
 8001034:	2200      	movs	r2, #0
 8001036:	721a      	strb	r2, [r3, #8]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinNumber      = PIN_1;
 8001038:	4b7e      	ldr	r3, [pc, #504]	; (8001234 <inSystem+0x2f4>)
 800103a:	2201      	movs	r2, #1
 800103c:	711a      	strb	r2, [r3, #4]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 800103e:	4b7d      	ldr	r3, [pc, #500]	; (8001234 <inSystem+0x2f4>)
 8001040:	2200      	movs	r2, #0
 8001042:	71da      	strb	r2, [r3, #7]
	handlerPinPwm_2.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8001044:	4b7b      	ldr	r3, [pc, #492]	; (8001234 <inSystem+0x2f4>)
 8001046:	2202      	movs	r2, #2
 8001048:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinPwm_2);
 800104a:	487a      	ldr	r0, [pc, #488]	; (8001234 <inSystem+0x2f4>)
 800104c:	f003 fc36 	bl	80048bc <GPIO_Config>

	handlerPWM_2.ptrTIMx            = TIM5;
 8001050:	4b79      	ldr	r3, [pc, #484]	; (8001238 <inSystem+0x2f8>)
 8001052:	4a76      	ldr	r2, [pc, #472]	; (800122c <inSystem+0x2ec>)
 8001054:	601a      	str	r2, [r3, #0]
	handlerPWM_2.config.channel     = PWM_CHANNEL_2;
 8001056:	4b78      	ldr	r3, [pc, #480]	; (8001238 <inSystem+0x2f8>)
 8001058:	2201      	movs	r2, #1
 800105a:	711a      	strb	r2, [r3, #4]
	handlerPWM_2.config.duttyCicle  = fixed_dutty;
 800105c:	4b76      	ldr	r3, [pc, #472]	; (8001238 <inSystem+0x2f8>)
 800105e:	4a74      	ldr	r2, [pc, #464]	; (8001230 <inSystem+0x2f0>)
 8001060:	611a      	str	r2, [r3, #16]
	handlerPWM_2.config.periodo     = 33;// se maneja 25 hz por testeo
 8001062:	4b75      	ldr	r3, [pc, #468]	; (8001238 <inSystem+0x2f8>)
 8001064:	2221      	movs	r2, #33	; 0x21
 8001066:	819a      	strh	r2, [r3, #12]
	handlerPWM_2.config.prescaler   = PWM_SPEED_100MHz_1us;
 8001068:	4b73      	ldr	r3, [pc, #460]	; (8001238 <inSystem+0x2f8>)
 800106a:	2264      	movs	r2, #100	; 0x64
 800106c:	609a      	str	r2, [r3, #8]
	handlerPWM_2.config.polarity    = PWM_ENABLE_POLARITY;
 800106e:	4b72      	ldr	r3, [pc, #456]	; (8001238 <inSystem+0x2f8>)
 8001070:	2201      	movs	r2, #1
 8001072:	751a      	strb	r2, [r3, #20]
	handlerPWM_2.config.optocoupler = PWM_ENABLE_OPTOCOUPLER;
 8001074:	4b70      	ldr	r3, [pc, #448]	; (8001238 <inSystem+0x2f8>)
 8001076:	2201      	movs	r2, #1
 8001078:	755a      	strb	r2, [r3, #21]
	pwm_Config(&handlerPWM_2);
 800107a:	486f      	ldr	r0, [pc, #444]	; (8001238 <inSystem+0x2f8>)
 800107c:	f004 fa26 	bl	80054cc <pwm_Config>
	startPwmSignal(&handlerPWM_2);
 8001080:	486d      	ldr	r0, [pc, #436]	; (8001238 <inSystem+0x2f8>)
 8001082:	f004 fb0d 	bl	80056a0 <startPwmSignal>

	////////////////////////////////////// Enable 1 y 2, encendido y apagado de motores //////////////////////////////////////////////



	handlerEn1PinC10.pGPIOx                             = GPIOC;
 8001086:	4b6d      	ldr	r3, [pc, #436]	; (800123c <inSystem+0x2fc>)
 8001088:	4a6d      	ldr	r2, [pc, #436]	; (8001240 <inSystem+0x300>)
 800108a:	601a      	str	r2, [r3, #0]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 800108c:	4b6b      	ldr	r3, [pc, #428]	; (800123c <inSystem+0x2fc>)
 800108e:	2200      	movs	r2, #0
 8001090:	725a      	strb	r2, [r3, #9]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8001092:	4b6a      	ldr	r3, [pc, #424]	; (800123c <inSystem+0x2fc>)
 8001094:	2201      	movs	r2, #1
 8001096:	715a      	strb	r2, [r3, #5]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinNumber      = PIN_10;
 8001098:	4b68      	ldr	r3, [pc, #416]	; (800123c <inSystem+0x2fc>)
 800109a:	220a      	movs	r2, #10
 800109c:	711a      	strb	r2, [r3, #4]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 800109e:	4b67      	ldr	r3, [pc, #412]	; (800123c <inSystem+0x2fc>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	721a      	strb	r2, [r3, #8]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 80010a4:	4b65      	ldr	r3, [pc, #404]	; (800123c <inSystem+0x2fc>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	71da      	strb	r2, [r3, #7]
	handlerEn1PinC10.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 80010aa:	4b64      	ldr	r3, [pc, #400]	; (800123c <inSystem+0x2fc>)
 80010ac:	2202      	movs	r2, #2
 80010ae:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerEn1PinC10);
 80010b0:	4862      	ldr	r0, [pc, #392]	; (800123c <inSystem+0x2fc>)
 80010b2:	f003 fc03 	bl	80048bc <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerEn1PinC10, RESET);
 80010b6:	2100      	movs	r1, #0
 80010b8:	4860      	ldr	r0, [pc, #384]	; (800123c <inSystem+0x2fc>)
 80010ba:	f003 fd54 	bl	8004b66 <GPIO_WritePin_Afopt>

	handlerEn2PinC11.pGPIOx                             = GPIOC;
 80010be:	4b61      	ldr	r3, [pc, #388]	; (8001244 <inSystem+0x304>)
 80010c0:	4a5f      	ldr	r2, [pc, #380]	; (8001240 <inSystem+0x300>)
 80010c2:	601a      	str	r2, [r3, #0]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 80010c4:	4b5f      	ldr	r3, [pc, #380]	; (8001244 <inSystem+0x304>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	725a      	strb	r2, [r3, #9]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 80010ca:	4b5e      	ldr	r3, [pc, #376]	; (8001244 <inSystem+0x304>)
 80010cc:	2201      	movs	r2, #1
 80010ce:	715a      	strb	r2, [r3, #5]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinNumber      = PIN_11;
 80010d0:	4b5c      	ldr	r3, [pc, #368]	; (8001244 <inSystem+0x304>)
 80010d2:	220b      	movs	r2, #11
 80010d4:	711a      	strb	r2, [r3, #4]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 80010d6:	4b5b      	ldr	r3, [pc, #364]	; (8001244 <inSystem+0x304>)
 80010d8:	2200      	movs	r2, #0
 80010da:	721a      	strb	r2, [r3, #8]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 80010dc:	4b59      	ldr	r3, [pc, #356]	; (8001244 <inSystem+0x304>)
 80010de:	2200      	movs	r2, #0
 80010e0:	71da      	strb	r2, [r3, #7]
	handlerEn2PinC11.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 80010e2:	4b58      	ldr	r3, [pc, #352]	; (8001244 <inSystem+0x304>)
 80010e4:	2202      	movs	r2, #2
 80010e6:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerEn2PinC11);
 80010e8:	4856      	ldr	r0, [pc, #344]	; (8001244 <inSystem+0x304>)
 80010ea:	f003 fbe7 	bl	80048bc <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerEn2PinC11, RESET);
 80010ee:	2100      	movs	r1, #0
 80010f0:	4854      	ldr	r0, [pc, #336]	; (8001244 <inSystem+0x304>)
 80010f2:	f003 fd38 	bl	8004b66 <GPIO_WritePin_Afopt>

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	////////////////////////////////////// In 1 y 2, direccion de colores CW y CCW //////////////////////////////////////////////

	handlerIn1PinC12.pGPIOx                             = GPIOC;
 80010f6:	4b54      	ldr	r3, [pc, #336]	; (8001248 <inSystem+0x308>)
 80010f8:	4a51      	ldr	r2, [pc, #324]	; (8001240 <inSystem+0x300>)
 80010fa:	601a      	str	r2, [r3, #0]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 80010fc:	4b52      	ldr	r3, [pc, #328]	; (8001248 <inSystem+0x308>)
 80010fe:	2200      	movs	r2, #0
 8001100:	725a      	strb	r2, [r3, #9]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8001102:	4b51      	ldr	r3, [pc, #324]	; (8001248 <inSystem+0x308>)
 8001104:	2201      	movs	r2, #1
 8001106:	715a      	strb	r2, [r3, #5]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinNumber      = PIN_12;
 8001108:	4b4f      	ldr	r3, [pc, #316]	; (8001248 <inSystem+0x308>)
 800110a:	220c      	movs	r2, #12
 800110c:	711a      	strb	r2, [r3, #4]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 800110e:	4b4e      	ldr	r3, [pc, #312]	; (8001248 <inSystem+0x308>)
 8001110:	2200      	movs	r2, #0
 8001112:	721a      	strb	r2, [r3, #8]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001114:	4b4c      	ldr	r3, [pc, #304]	; (8001248 <inSystem+0x308>)
 8001116:	2200      	movs	r2, #0
 8001118:	71da      	strb	r2, [r3, #7]
	handlerIn1PinC12.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 800111a:	4b4b      	ldr	r3, [pc, #300]	; (8001248 <inSystem+0x308>)
 800111c:	2202      	movs	r2, #2
 800111e:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerIn1PinC12);
 8001120:	4849      	ldr	r0, [pc, #292]	; (8001248 <inSystem+0x308>)
 8001122:	f003 fbcb 	bl	80048bc <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerIn1PinC12, RESET); // default SET
 8001126:	2100      	movs	r1, #0
 8001128:	4847      	ldr	r0, [pc, #284]	; (8001248 <inSystem+0x308>)
 800112a:	f003 fd1c 	bl	8004b66 <GPIO_WritePin_Afopt>
	handler_Motor_Array[0]->configMotor.dir = SET;
 800112e:	4b3c      	ldr	r3, [pc, #240]	; (8001220 <inSystem+0x2e0>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2201      	movs	r2, #1
 8001134:	771a      	strb	r2, [r3, #28]

	handlerIn2PinD2.pGPIOx                             = GPIOD;
 8001136:	4b45      	ldr	r3, [pc, #276]	; (800124c <inSystem+0x30c>)
 8001138:	4a45      	ldr	r2, [pc, #276]	; (8001250 <inSystem+0x310>)
 800113a:	601a      	str	r2, [r3, #0]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 800113c:	4b43      	ldr	r3, [pc, #268]	; (800124c <inSystem+0x30c>)
 800113e:	2200      	movs	r2, #0
 8001140:	725a      	strb	r2, [r3, #9]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_OUT;
 8001142:	4b42      	ldr	r3, [pc, #264]	; (800124c <inSystem+0x30c>)
 8001144:	2201      	movs	r2, #1
 8001146:	715a      	strb	r2, [r3, #5]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinNumber      = PIN_2;
 8001148:	4b40      	ldr	r3, [pc, #256]	; (800124c <inSystem+0x30c>)
 800114a:	2202      	movs	r2, #2
 800114c:	711a      	strb	r2, [r3, #4]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 800114e:	4b3f      	ldr	r3, [pc, #252]	; (800124c <inSystem+0x30c>)
 8001150:	2200      	movs	r2, #0
 8001152:	721a      	strb	r2, [r3, #8]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001154:	4b3d      	ldr	r3, [pc, #244]	; (800124c <inSystem+0x30c>)
 8001156:	2200      	movs	r2, #0
 8001158:	71da      	strb	r2, [r3, #7]
	handlerIn2PinD2.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 800115a:	4b3c      	ldr	r3, [pc, #240]	; (800124c <inSystem+0x30c>)
 800115c:	2202      	movs	r2, #2
 800115e:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerIn2PinD2);
 8001160:	483a      	ldr	r0, [pc, #232]	; (800124c <inSystem+0x30c>)
 8001162:	f003 fbab 	bl	80048bc <GPIO_Config>
	GPIO_WritePin_Afopt(&handlerIn2PinD2, RESET); // default SET
 8001166:	2100      	movs	r1, #0
 8001168:	4838      	ldr	r0, [pc, #224]	; (800124c <inSystem+0x30c>)
 800116a:	f003 fcfc 	bl	8004b66 <GPIO_WritePin_Afopt>
	handler_Motor_Array[1]->configMotor.dir = SET;
 800116e:	4b2c      	ldr	r3, [pc, #176]	; (8001220 <inSystem+0x2e0>)
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2201      	movs	r2, #1
 8001174:	771a      	strb	r2, [r3, #28]
	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	////////////////////////////////////// Conteo de encoders motor 1 y motor 2//////////////////////////////////////////////


	handlerEncoder1PinC1.pGPIOx                             = GPIOC;
 8001176:	4b37      	ldr	r3, [pc, #220]	; (8001254 <inSystem+0x314>)
 8001178:	4a31      	ldr	r2, [pc, #196]	; (8001240 <inSystem+0x300>)
 800117a:	601a      	str	r2, [r3, #0]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 800117c:	4b35      	ldr	r3, [pc, #212]	; (8001254 <inSystem+0x314>)
 800117e:	2200      	movs	r2, #0
 8001180:	725a      	strb	r2, [r3, #9]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_IN;
 8001182:	4b34      	ldr	r3, [pc, #208]	; (8001254 <inSystem+0x314>)
 8001184:	2200      	movs	r2, #0
 8001186:	715a      	strb	r2, [r3, #5]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinNumber      = PIN_1;
 8001188:	4b32      	ldr	r3, [pc, #200]	; (8001254 <inSystem+0x314>)
 800118a:	2201      	movs	r2, #1
 800118c:	711a      	strb	r2, [r3, #4]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 800118e:	4b31      	ldr	r3, [pc, #196]	; (8001254 <inSystem+0x314>)
 8001190:	2200      	movs	r2, #0
 8001192:	721a      	strb	r2, [r3, #8]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001194:	4b2f      	ldr	r3, [pc, #188]	; (8001254 <inSystem+0x314>)
 8001196:	2200      	movs	r2, #0
 8001198:	71da      	strb	r2, [r3, #7]
	handlerEncoder1PinC1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 800119a:	4b2e      	ldr	r3, [pc, #184]	; (8001254 <inSystem+0x314>)
 800119c:	2202      	movs	r2, #2
 800119e:	719a      	strb	r2, [r3, #6]
	handlerExtiConEnc_1.pGPIOHandler                        = &handlerEncoder1PinC1;
 80011a0:	4b2d      	ldr	r3, [pc, #180]	; (8001258 <inSystem+0x318>)
 80011a2:	4a2c      	ldr	r2, [pc, #176]	; (8001254 <inSystem+0x314>)
 80011a4:	601a      	str	r2, [r3, #0]
	handlerExtiConEnc_1.edgeType                            = EXTERNAL_INTERRUPT_RASINGANDFALLING_EDGE;
 80011a6:	4b2c      	ldr	r3, [pc, #176]	; (8001258 <inSystem+0x318>)
 80011a8:	2202      	movs	r2, #2
 80011aa:	711a      	strb	r2, [r3, #4]
	extInt_Config(&handlerExtiConEnc_1);
 80011ac:	482a      	ldr	r0, [pc, #168]	; (8001258 <inSystem+0x318>)
 80011ae:	f002 fb57 	bl	8003860 <extInt_Config>

	handlerEncoder2PinC3.pGPIOx                             = GPIOC;
 80011b2:	4b2a      	ldr	r3, [pc, #168]	; (800125c <inSystem+0x31c>)
 80011b4:	4a22      	ldr	r2, [pc, #136]	; (8001240 <inSystem+0x300>)
 80011b6:	601a      	str	r2, [r3, #0]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinAltFunMode  = AF0;
 80011b8:	4b28      	ldr	r3, [pc, #160]	; (800125c <inSystem+0x31c>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	725a      	strb	r2, [r3, #9]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_IN;
 80011be:	4b27      	ldr	r3, [pc, #156]	; (800125c <inSystem+0x31c>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	715a      	strb	r2, [r3, #5]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinNumber      = PIN_3;
 80011c4:	4b25      	ldr	r3, [pc, #148]	; (800125c <inSystem+0x31c>)
 80011c6:	2203      	movs	r2, #3
 80011c8:	711a      	strb	r2, [r3, #4]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 80011ca:	4b24      	ldr	r3, [pc, #144]	; (800125c <inSystem+0x31c>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	721a      	strb	r2, [r3, #8]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 80011d0:	4b22      	ldr	r3, [pc, #136]	; (800125c <inSystem+0x31c>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	71da      	strb	r2, [r3, #7]
	handlerEncoder2PinC3.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 80011d6:	4b21      	ldr	r3, [pc, #132]	; (800125c <inSystem+0x31c>)
 80011d8:	2202      	movs	r2, #2
 80011da:	719a      	strb	r2, [r3, #6]
	handlerExtiConEnc_2.pGPIOHandler                        = &handlerEncoder2PinC3;
 80011dc:	4b20      	ldr	r3, [pc, #128]	; (8001260 <inSystem+0x320>)
 80011de:	4a1f      	ldr	r2, [pc, #124]	; (800125c <inSystem+0x31c>)
 80011e0:	601a      	str	r2, [r3, #0]
	handlerExtiConEnc_2.edgeType                            = EXTERNAL_INTERRUPT_RASINGANDFALLING_EDGE;
 80011e2:	4b1f      	ldr	r3, [pc, #124]	; (8001260 <inSystem+0x320>)
 80011e4:	2202      	movs	r2, #2
 80011e6:	711a      	strb	r2, [r3, #4]
	extInt_Config(&handlerExtiConEnc_2);
 80011e8:	481d      	ldr	r0, [pc, #116]	; (8001260 <inSystem+0x320>)
 80011ea:	f002 fb39 	bl	8003860 <extInt_Config>
		/////////A2 TX // A3 RX PARA USART 2 /////////
		////////A9 TX // A10 RX PARA USART 1 ////////

	//Comunicacion serial

	handlerPinTx.pGPIOx                             = GPIOA;
 80011ee:	4b1d      	ldr	r3, [pc, #116]	; (8001264 <inSystem+0x324>)
 80011f0:	4a05      	ldr	r2, [pc, #20]	; (8001208 <inSystem+0x2c8>)
 80011f2:	601a      	str	r2, [r3, #0]
	handlerPinTx.GPIO_PinConfig.GPIO_PinAltFunMode  = AF7;
 80011f4:	4b1b      	ldr	r3, [pc, #108]	; (8001264 <inSystem+0x324>)
 80011f6:	2207      	movs	r2, #7
 80011f8:	725a      	strb	r2, [r3, #9]
	handlerPinTx.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 80011fa:	4b1a      	ldr	r3, [pc, #104]	; (8001264 <inSystem+0x324>)
 80011fc:	2202      	movs	r2, #2
 80011fe:	715a      	strb	r2, [r3, #5]
 8001200:	e032      	b.n	8001268 <inSystem+0x328>
 8001202:	bf00      	nop
 8001204:	200001fc 	.word	0x200001fc
 8001208:	40020000 	.word	0x40020000
 800120c:	200002a8 	.word	0x200002a8
 8001210:	40000400 	.word	0x40000400
 8001214:	20000528 	.word	0x20000528
 8001218:	20000548 	.word	0x20000548
 800121c:	200005b0 	.word	0x200005b0
 8001220:	200003c4 	.word	0x200003c4
 8001224:	20000208 	.word	0x20000208
 8001228:	200002e4 	.word	0x200002e4
 800122c:	40000c00 	.word	0x40000c00
 8001230:	41e00000 	.word	0x41e00000
 8001234:	20000214 	.word	0x20000214
 8001238:	200002fc 	.word	0x200002fc
 800123c:	20000244 	.word	0x20000244
 8001240:	40020800 	.word	0x40020800
 8001244:	20000238 	.word	0x20000238
 8001248:	2000025c 	.word	0x2000025c
 800124c:	20000250 	.word	0x20000250
 8001250:	40020c00 	.word	0x40020c00
 8001254:	20000268 	.word	0x20000268
 8001258:	20000298 	.word	0x20000298
 800125c:	20000274 	.word	0x20000274
 8001260:	200002a0 	.word	0x200002a0
 8001264:	2000022c 	.word	0x2000022c
	handlerPinTx.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8001268:	4b51      	ldr	r3, [pc, #324]	; (80013b0 <inSystem+0x470>)
 800126a:	2200      	movs	r2, #0
 800126c:	721a      	strb	r2, [r3, #8]
	handlerPinTx.GPIO_PinConfig.GPIO_PinNumber      = PIN_9;
 800126e:	4b50      	ldr	r3, [pc, #320]	; (80013b0 <inSystem+0x470>)
 8001270:	2209      	movs	r2, #9
 8001272:	711a      	strb	r2, [r3, #4]
	handlerPinTx.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001274:	4b4e      	ldr	r3, [pc, #312]	; (80013b0 <inSystem+0x470>)
 8001276:	2200      	movs	r2, #0
 8001278:	71da      	strb	r2, [r3, #7]
	handlerPinTx.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 800127a:	4b4d      	ldr	r3, [pc, #308]	; (80013b0 <inSystem+0x470>)
 800127c:	2203      	movs	r2, #3
 800127e:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinTx);
 8001280:	484b      	ldr	r0, [pc, #300]	; (80013b0 <inSystem+0x470>)
 8001282:	f003 fb1b 	bl	80048bc <GPIO_Config>

	handlerPinRx.pGPIOx                             = GPIOA;
 8001286:	4b4b      	ldr	r3, [pc, #300]	; (80013b4 <inSystem+0x474>)
 8001288:	4a4b      	ldr	r2, [pc, #300]	; (80013b8 <inSystem+0x478>)
 800128a:	601a      	str	r2, [r3, #0]
	handlerPinRx.GPIO_PinConfig.GPIO_PinAltFunMode  = AF7;
 800128c:	4b49      	ldr	r3, [pc, #292]	; (80013b4 <inSystem+0x474>)
 800128e:	2207      	movs	r2, #7
 8001290:	725a      	strb	r2, [r3, #9]
	handlerPinRx.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8001292:	4b48      	ldr	r3, [pc, #288]	; (80013b4 <inSystem+0x474>)
 8001294:	2202      	movs	r2, #2
 8001296:	715a      	strb	r2, [r3, #5]
	handlerPinRx.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_PUSHPULL;
 8001298:	4b46      	ldr	r3, [pc, #280]	; (80013b4 <inSystem+0x474>)
 800129a:	2200      	movs	r2, #0
 800129c:	721a      	strb	r2, [r3, #8]
	handlerPinRx.GPIO_PinConfig.GPIO_PinNumber      = PIN_10;
 800129e:	4b45      	ldr	r3, [pc, #276]	; (80013b4 <inSystem+0x474>)
 80012a0:	220a      	movs	r2, #10
 80012a2:	711a      	strb	r2, [r3, #4]
	handlerPinRx.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 80012a4:	4b43      	ldr	r3, [pc, #268]	; (80013b4 <inSystem+0x474>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	71da      	strb	r2, [r3, #7]
	handlerPinRx.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_HIGH;
 80012aa:	4b42      	ldr	r3, [pc, #264]	; (80013b4 <inSystem+0x474>)
 80012ac:	2203      	movs	r2, #3
 80012ae:	719a      	strb	r2, [r3, #6]
	GPIO_Config(&handlerPinRx);
 80012b0:	4840      	ldr	r0, [pc, #256]	; (80013b4 <inSystem+0x474>)
 80012b2:	f003 fb03 	bl	80048bc <GPIO_Config>

	handlerUSART.ptrUSARTx                      = USART1;
 80012b6:	4b41      	ldr	r3, [pc, #260]	; (80013bc <inSystem+0x47c>)
 80012b8:	4a41      	ldr	r2, [pc, #260]	; (80013c0 <inSystem+0x480>)
 80012ba:	601a      	str	r2, [r3, #0]
	handlerUSART.USART_Config.USART_MCUvelocity = USART_100MHz_VELOCITY;
 80012bc:	4b3f      	ldr	r3, [pc, #252]	; (80013bc <inSystem+0x47c>)
 80012be:	4a41      	ldr	r2, [pc, #260]	; (80013c4 <inSystem+0x484>)
 80012c0:	60da      	str	r2, [r3, #12]
	handlerUSART.USART_Config.USART_baudrate    = USART_BAUDRATE_19200;
 80012c2:	4b3e      	ldr	r3, [pc, #248]	; (80013bc <inSystem+0x47c>)
 80012c4:	2201      	movs	r2, #1
 80012c6:	71da      	strb	r2, [r3, #7]
	handlerUSART.USART_Config.USART_enableInRx  = USART_INTERRUPT_RX_ENABLE;
 80012c8:	4b3c      	ldr	r3, [pc, #240]	; (80013bc <inSystem+0x47c>)
 80012ca:	2201      	movs	r2, #1
 80012cc:	715a      	strb	r2, [r3, #5]
	handlerUSART.USART_Config.USART_enableInTx  = USART_INTERRUPT_TX_DISABLE;
 80012ce:	4b3b      	ldr	r3, [pc, #236]	; (80013bc <inSystem+0x47c>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	711a      	strb	r2, [r3, #4]
	handlerUSART.USART_Config.USART_mode        = USART_MODE_RXTX;
 80012d4:	4b39      	ldr	r3, [pc, #228]	; (80013bc <inSystem+0x47c>)
 80012d6:	2202      	movs	r2, #2
 80012d8:	719a      	strb	r2, [r3, #6]
	handlerUSART.USART_Config.USART_parity      = USART_PARITY_NONE;
 80012da:	4b38      	ldr	r3, [pc, #224]	; (80013bc <inSystem+0x47c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	725a      	strb	r2, [r3, #9]
	handlerUSART.USART_Config.USART_stopbits    = USART_STOPBIT_1;
 80012e0:	4b36      	ldr	r3, [pc, #216]	; (80013bc <inSystem+0x47c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	729a      	strb	r2, [r3, #10]
	handlerUSART.USART_Config.USART_datasize    = USART_DATASIZE_8BIT;
 80012e6:	4b35      	ldr	r3, [pc, #212]	; (80013bc <inSystem+0x47c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	721a      	strb	r2, [r3, #8]
	USART_Config(&handlerUSART);
 80012ec:	4833      	ldr	r0, [pc, #204]	; (80013bc <inSystem+0x47c>)
 80012ee:	f005 f93d 	bl	800656c <USART_Config>

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	///////////////////////////////////////////Timer para el control de la velocidad//////////////////////////////////////////////

	handlerTIM2_PARAMETROS_MOVIMIENTO.ptrTIMx                           = TIM2;
 80012f2:	4b35      	ldr	r3, [pc, #212]	; (80013c8 <inSystem+0x488>)
 80012f4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012f8:	601a      	str	r2, [r3, #0]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_interruptEnable  = BTIMER_ENABLE_INTERRUPT;
 80012fa:	4b33      	ldr	r3, [pc, #204]	; (80013c8 <inSystem+0x488>)
 80012fc:	2201      	movs	r2, #1
 80012fe:	741a      	strb	r2, [r3, #16]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8001300:	4b31      	ldr	r3, [pc, #196]	; (80013c8 <inSystem+0x488>)
 8001302:	2200      	movs	r2, #0
 8001304:	711a      	strb	r2, [r3, #4]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_10us;
 8001306:	4b30      	ldr	r3, [pc, #192]	; (80013c8 <inSystem+0x488>)
 8001308:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800130c:	609a      	str	r2, [r3, #8]
	handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_period           = fixed_sample_period;
 800130e:	4b2e      	ldr	r3, [pc, #184]	; (80013c8 <inSystem+0x488>)
 8001310:	2210      	movs	r2, #16
 8001312:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTIM2_PARAMETROS_MOVIMIENTO);
 8001314:	482c      	ldr	r0, [pc, #176]	; (80013c8 <inSystem+0x488>)
 8001316:	f001 fe65 	bl	8002fe4 <BasicTimer_Config>
//
//	handler_DMA1[1]->ptrDMAType = DMA1;
//	handler_DMA1[1]->ptrDMAStream = DMA1_Stream6;
//	config_DMA(handler_DMA1);

	handler_PINB8_I2C1.pGPIOx                             = GPIOB;
 800131a:	4b2c      	ldr	r3, [pc, #176]	; (80013cc <inSystem+0x48c>)
 800131c:	4a2c      	ldr	r2, [pc, #176]	; (80013d0 <inSystem+0x490>)
 800131e:	601a      	str	r2, [r3, #0]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF4;
 8001320:	4b2a      	ldr	r3, [pc, #168]	; (80013cc <inSystem+0x48c>)
 8001322:	2204      	movs	r2, #4
 8001324:	725a      	strb	r2, [r3, #9]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8001326:	4b29      	ldr	r3, [pc, #164]	; (80013cc <inSystem+0x48c>)
 8001328:	2202      	movs	r2, #2
 800132a:	715a      	strb	r2, [r3, #5]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinNumber      = PIN_8;
 800132c:	4b27      	ldr	r3, [pc, #156]	; (80013cc <inSystem+0x48c>)
 800132e:	2208      	movs	r2, #8
 8001330:	711a      	strb	r2, [r3, #4]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_OPENDRAIN;
 8001332:	4b26      	ldr	r3, [pc, #152]	; (80013cc <inSystem+0x48c>)
 8001334:	2201      	movs	r2, #1
 8001336:	721a      	strb	r2, [r3, #8]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001338:	4b24      	ldr	r3, [pc, #144]	; (80013cc <inSystem+0x48c>)
 800133a:	2200      	movs	r2, #0
 800133c:	71da      	strb	r2, [r3, #7]
	handler_PINB8_I2C1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 800133e:	4b23      	ldr	r3, [pc, #140]	; (80013cc <inSystem+0x48c>)
 8001340:	2202      	movs	r2, #2
 8001342:	719a      	strb	r2, [r3, #6]

	handler_PINB9_I2C1.pGPIOx                             = GPIOB;
 8001344:	4b23      	ldr	r3, [pc, #140]	; (80013d4 <inSystem+0x494>)
 8001346:	4a22      	ldr	r2, [pc, #136]	; (80013d0 <inSystem+0x490>)
 8001348:	601a      	str	r2, [r3, #0]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinAltFunMode  = AF4;
 800134a:	4b22      	ldr	r3, [pc, #136]	; (80013d4 <inSystem+0x494>)
 800134c:	2204      	movs	r2, #4
 800134e:	725a      	strb	r2, [r3, #9]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinMode        = GPIO_MODE_ALTFN;
 8001350:	4b20      	ldr	r3, [pc, #128]	; (80013d4 <inSystem+0x494>)
 8001352:	2202      	movs	r2, #2
 8001354:	715a      	strb	r2, [r3, #5]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinNumber      = PIN_9;
 8001356:	4b1f      	ldr	r3, [pc, #124]	; (80013d4 <inSystem+0x494>)
 8001358:	2209      	movs	r2, #9
 800135a:	711a      	strb	r2, [r3, #4]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinOPType      = GPIO_OTYPE_OPENDRAIN;
 800135c:	4b1d      	ldr	r3, [pc, #116]	; (80013d4 <inSystem+0x494>)
 800135e:	2201      	movs	r2, #1
 8001360:	721a      	strb	r2, [r3, #8]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PUPDR_NOTHING;
 8001362:	4b1c      	ldr	r3, [pc, #112]	; (80013d4 <inSystem+0x494>)
 8001364:	2200      	movs	r2, #0
 8001366:	71da      	strb	r2, [r3, #7]
	handler_PINB9_I2C1.GPIO_PinConfig.GPIO_PinSpeed       = GPIO_OSPEEDR_FAST;
 8001368:	4b1a      	ldr	r3, [pc, #104]	; (80013d4 <inSystem+0x494>)
 800136a:	2202      	movs	r2, #2
 800136c:	719a      	strb	r2, [r3, #6]

	handler_I2C1.ptrI2Cx = I2C1;
 800136e:	4b1a      	ldr	r3, [pc, #104]	; (80013d8 <inSystem+0x498>)
 8001370:	4a1a      	ldr	r2, [pc, #104]	; (80013dc <inSystem+0x49c>)
 8001372:	601a      	str	r2, [r3, #0]
	handler_I2C1.I2C_Config.clkSpeed = MAIN_CLOCK_50_MHz_FOR_I2C;
 8001374:	4b18      	ldr	r3, [pc, #96]	; (80013d8 <inSystem+0x498>)
 8001376:	2232      	movs	r2, #50	; 0x32
 8001378:	71da      	strb	r2, [r3, #7]
	handler_I2C1.I2C_Config.slaveAddress = ADDRESS_DOWN;
 800137a:	4b17      	ldr	r3, [pc, #92]	; (80013d8 <inSystem+0x498>)
 800137c:	2268      	movs	r2, #104	; 0x68
 800137e:	711a      	strb	r2, [r3, #4]
	handler_I2C1.I2C_Config.modeI2C = I2C_MODE_FM;
 8001380:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <inSystem+0x498>)
 8001382:	2201      	movs	r2, #1
 8001384:	715a      	strb	r2, [r3, #5]

	handler_MPUAccel_6050.ptrGPIOhandlerSCL  = &handler_PINB8_I2C1;
 8001386:	4b16      	ldr	r3, [pc, #88]	; (80013e0 <inSystem+0x4a0>)
 8001388:	4a10      	ldr	r2, [pc, #64]	; (80013cc <inSystem+0x48c>)
 800138a:	605a      	str	r2, [r3, #4]
	handler_MPUAccel_6050.ptrGPIOhandlerSDA  = &handler_PINB9_I2C1;
 800138c:	4b14      	ldr	r3, [pc, #80]	; (80013e0 <inSystem+0x4a0>)
 800138e:	4a11      	ldr	r2, [pc, #68]	; (80013d4 <inSystem+0x494>)
 8001390:	609a      	str	r2, [r3, #8]
	handler_MPUAccel_6050.ptrI2Chandler   = &handler_I2C1;
 8001392:	4b13      	ldr	r3, [pc, #76]	; (80013e0 <inSystem+0x4a0>)
 8001394:	4a10      	ldr	r2, [pc, #64]	; (80013d8 <inSystem+0x498>)
 8001396:	60da      	str	r2, [r3, #12]
	handler_MPUAccel_6050.fullScaleACCEL  = ACCEL_2G;
 8001398:	4b11      	ldr	r3, [pc, #68]	; (80013e0 <inSystem+0x4a0>)
 800139a:	2200      	movs	r2, #0
 800139c:	701a      	strb	r2, [r3, #0]
	handler_MPUAccel_6050.fullScaleGYRO   = GYRO_250;
 800139e:	4b10      	ldr	r3, [pc, #64]	; (80013e0 <inSystem+0x4a0>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	705a      	strb	r2, [r3, #1]
	configMPUAccel(&handler_MPUAccel_6050);
 80013a4:	480e      	ldr	r0, [pc, #56]	; (80013e0 <inSystem+0x4a0>)
 80013a6:	f003 fc41 	bl	8004c2c <configMPUAccel>

}
 80013aa:	bf00      	nop
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	2000022c 	.word	0x2000022c
 80013b4:	20000220 	.word	0x20000220
 80013b8:	40020000 	.word	0x40020000
 80013bc:	20000314 	.word	0x20000314
 80013c0:	40011000 	.word	0x40011000
 80013c4:	05f5e100 	.word	0x05f5e100
 80013c8:	200002bc 	.word	0x200002bc
 80013cc:	20000280 	.word	0x20000280
 80013d0:	40020400 	.word	0x40020400
 80013d4:	2000028c 	.word	0x2000028c
 80013d8:	200003a8 	.word	0x200003a8
 80013dc:	40005400 	.word	0x40005400
 80013e0:	200003b4 	.word	0x200003b4

080013e4 <parseCommands>:


void parseCommands(char *stringVector){
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af04      	add	r7, sp, #16
 80013ea:	6078      	str	r0, [r7, #4]

	sscanf(stringVector, "%s %u %u %u %s", cmd ,&firstParameter, &secondParameter, &thirdParameter, userMsg);
 80013ec:	4b93      	ldr	r3, [pc, #588]	; (800163c <parseCommands+0x258>)
 80013ee:	9302      	str	r3, [sp, #8]
 80013f0:	4b93      	ldr	r3, [pc, #588]	; (8001640 <parseCommands+0x25c>)
 80013f2:	9301      	str	r3, [sp, #4]
 80013f4:	4b93      	ldr	r3, [pc, #588]	; (8001644 <parseCommands+0x260>)
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	4b93      	ldr	r3, [pc, #588]	; (8001648 <parseCommands+0x264>)
 80013fa:	4a94      	ldr	r2, [pc, #592]	; (800164c <parseCommands+0x268>)
 80013fc:	4994      	ldr	r1, [pc, #592]	; (8001650 <parseCommands+0x26c>)
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f006 fdfe 	bl	8008000 <siscanf>


	if (strcmp(cmd, "help") == 0){
 8001404:	4993      	ldr	r1, [pc, #588]	; (8001654 <parseCommands+0x270>)
 8001406:	4891      	ldr	r0, [pc, #580]	; (800164c <parseCommands+0x268>)
 8001408:	f7fe feea 	bl	80001e0 <strcmp>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d120      	bne.n	8001454 <parseCommands+0x70>

		writeMsg(&handlerUSART, "HELP MENU CMD : \n");
 8001412:	4991      	ldr	r1, [pc, #580]	; (8001658 <parseCommands+0x274>)
 8001414:	4891      	ldr	r0, [pc, #580]	; (800165c <parseCommands+0x278>)
 8001416:	f005 fc95 	bl	8006d44 <writeMsg>
		writeMsg(&handlerUSART, "1)  go #dir 1--> Ahead , 0-->back Ward\n");
 800141a:	4991      	ldr	r1, [pc, #580]	; (8001660 <parseCommands+0x27c>)
 800141c:	488f      	ldr	r0, [pc, #572]	; (800165c <parseCommands+0x278>)
 800141e:	f005 fc91 	bl	8006d44 <writeMsg>
		writeMsg(&handlerUSART, "2)  goto #dir #Distance \n");
 8001422:	4990      	ldr	r1, [pc, #576]	; (8001664 <parseCommands+0x280>)
 8001424:	488d      	ldr	r0, [pc, #564]	; (800165c <parseCommands+0x278>)
 8001426:	f005 fc8d 	bl	8006d44 <writeMsg>
		writeMsg(&handlerUSART, "3)  roll #dir_roll 1--> CW , 0-->CCW \n");
 800142a:	498f      	ldr	r1, [pc, #572]	; (8001668 <parseCommands+0x284>)
 800142c:	488b      	ldr	r0, [pc, #556]	; (800165c <parseCommands+0x278>)
 800142e:	f005 fc89 	bl	8006d44 <writeMsg>
		writeMsg(&handlerUSART, "4)  rollto #dir_roll #angle  \n");
 8001432:	498e      	ldr	r1, [pc, #568]	; (800166c <parseCommands+0x288>)
 8001434:	4889      	ldr	r0, [pc, #548]	; (800165c <parseCommands+0x278>)
 8001436:	f005 fc85 	bl	8006d44 <writeMsg>
		writeMsg(&handlerUSART, "5)  change #dir #operation 1--->Line , 0--->Roll \n");
 800143a:	498d      	ldr	r1, [pc, #564]	; (8001670 <parseCommands+0x28c>)
 800143c:	4887      	ldr	r0, [pc, #540]	; (800165c <parseCommands+0x278>)
 800143e:	f005 fc81 	bl	8006d44 <writeMsg>
		writeMsg(&handlerUSART, "6)  reinit  \n");
 8001442:	498c      	ldr	r1, [pc, #560]	; (8001674 <parseCommands+0x290>)
 8001444:	4885      	ldr	r0, [pc, #532]	; (800165c <parseCommands+0x278>)
 8001446:	f005 fc7d 	bl	8006d44 <writeMsg>
		writeMsg(&handlerUSART, " \n");
 800144a:	498b      	ldr	r1, [pc, #556]	; (8001678 <parseCommands+0x294>)
 800144c:	4883      	ldr	r0, [pc, #524]	; (800165c <parseCommands+0x278>)
 800144e:	f005 fc79 	bl	8006d44 <writeMsg>
	else {
		writeMsg(&handlerUSART, "Comando Incorrecto :c \n");
	}


}
 8001452:	e0ee      	b.n	8001632 <parseCommands+0x24e>
	}else if (strcmp(cmd, "go") == 0){
 8001454:	4989      	ldr	r1, [pc, #548]	; (800167c <parseCommands+0x298>)
 8001456:	487d      	ldr	r0, [pc, #500]	; (800164c <parseCommands+0x268>)
 8001458:	f7fe fec2 	bl	80001e0 <strcmp>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d11b      	bne.n	800149a <parseCommands+0xb6>
		Mode_dir.Mode = Mode = sLine;
 8001462:	4b87      	ldr	r3, [pc, #540]	; (8001680 <parseCommands+0x29c>)
 8001464:	2200      	movs	r2, #0
 8001466:	701a      	strb	r2, [r3, #0]
 8001468:	4b85      	ldr	r3, [pc, #532]	; (8001680 <parseCommands+0x29c>)
 800146a:	781a      	ldrb	r2, [r3, #0]
 800146c:	4b85      	ldr	r3, [pc, #532]	; (8001684 <parseCommands+0x2a0>)
 800146e:	701a      	strb	r2, [r3, #0]
		Mode_dir.direction_s_r = firstParameter;
 8001470:	4b75      	ldr	r3, [pc, #468]	; (8001648 <parseCommands+0x264>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	b2da      	uxtb	r2, r3
 8001476:	4b83      	ldr	r3, [pc, #524]	; (8001684 <parseCommands+0x2a0>)
 8001478:	705a      	strb	r2, [r3, #1]
		On_motor_Straigh_Roll(handler_Motor_Array,  Mode_dir); // Encendemos los motores para irnos hacia adelante y con una velocidad fija
 800147a:	4b82      	ldr	r3, [pc, #520]	; (8001684 <parseCommands+0x2a0>)
 800147c:	6819      	ldr	r1, [r3, #0]
 800147e:	4882      	ldr	r0, [pc, #520]	; (8001688 <parseCommands+0x2a4>)
 8001480:	f000 fe3e 	bl	8002100 <On_motor_Straigh_Roll>
		startTimer(&handlerTIM2_PARAMETROS_MOVIMIENTO); // Comenzamos el muestreo de datos con los que aplicaremos un control adecuado
 8001484:	4881      	ldr	r0, [pc, #516]	; (800168c <parseCommands+0x2a8>)
 8001486:	f002 f9a9 	bl	80037dc <startTimer>
		flag_Go_Straigh = SET;
 800148a:	4b81      	ldr	r3, [pc, #516]	; (8001690 <parseCommands+0x2ac>)
 800148c:	2201      	movs	r2, #1
 800148e:	701a      	strb	r2, [r3, #0]
		writeMsg(&handlerUSART, "\n____COMANDO go EJECUTADO____\n\r");
 8001490:	4980      	ldr	r1, [pc, #512]	; (8001694 <parseCommands+0x2b0>)
 8001492:	4872      	ldr	r0, [pc, #456]	; (800165c <parseCommands+0x278>)
 8001494:	f005 fc56 	bl	8006d44 <writeMsg>
}
 8001498:	e0cb      	b.n	8001632 <parseCommands+0x24e>
	}else if (strcmp(cmd, "goto") == 0){
 800149a:	497f      	ldr	r1, [pc, #508]	; (8001698 <parseCommands+0x2b4>)
 800149c:	486b      	ldr	r0, [pc, #428]	; (800164c <parseCommands+0x268>)
 800149e:	f7fe fe9f 	bl	80001e0 <strcmp>
 80014a2:	4603      	mov	r3, r0
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d120      	bne.n	80014ea <parseCommands+0x106>
		Mode_dir.Mode = Mode = sLine ;
 80014a8:	4b75      	ldr	r3, [pc, #468]	; (8001680 <parseCommands+0x29c>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	701a      	strb	r2, [r3, #0]
 80014ae:	4b74      	ldr	r3, [pc, #464]	; (8001680 <parseCommands+0x29c>)
 80014b0:	781a      	ldrb	r2, [r3, #0]
 80014b2:	4b74      	ldr	r3, [pc, #464]	; (8001684 <parseCommands+0x2a0>)
 80014b4:	701a      	strb	r2, [r3, #0]
		Mode_dir.direction_s_r = firstParameter;
 80014b6:	4b64      	ldr	r3, [pc, #400]	; (8001648 <parseCommands+0x264>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	b2da      	uxtb	r2, r3
 80014bc:	4b71      	ldr	r3, [pc, #452]	; (8001684 <parseCommands+0x2a0>)
 80014be:	705a      	strb	r2, [r3, #1]
		On_motor_Straigh_Roll(handler_Motor_Array, Mode_dir); // Encendemos los motores para irnos hacia adelante y con una velocidad fija
 80014c0:	4b70      	ldr	r3, [pc, #448]	; (8001684 <parseCommands+0x2a0>)
 80014c2:	6819      	ldr	r1, [r3, #0]
 80014c4:	4870      	ldr	r0, [pc, #448]	; (8001688 <parseCommands+0x2a4>)
 80014c6:	f000 fe1b 	bl	8002100 <On_motor_Straigh_Roll>
		startTimer(&handlerTIM2_PARAMETROS_MOVIMIENTO); // Comenzamos el muestreo de datos con los que aplicaremos un control adecuado
 80014ca:	4870      	ldr	r0, [pc, #448]	; (800168c <parseCommands+0x2a8>)
 80014cc:	f002 f986 	bl	80037dc <startTimer>
		parameters_Path_Robot.line_Distance = secondParameter; // almacenamos la distancia en milimrtros a recorrer
 80014d0:	4b5c      	ldr	r3, [pc, #368]	; (8001644 <parseCommands+0x260>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	461a      	mov	r2, r3
 80014d6:	4b71      	ldr	r3, [pc, #452]	; (800169c <parseCommands+0x2b8>)
 80014d8:	641a      	str	r2, [r3, #64]	; 0x40
		flag_GoTo_Straigh = SET;
 80014da:	4b71      	ldr	r3, [pc, #452]	; (80016a0 <parseCommands+0x2bc>)
 80014dc:	2201      	movs	r2, #1
 80014de:	701a      	strb	r2, [r3, #0]
		writeMsg(&handlerUSART, "\n____COMANDO goto EJECUTADO____\n\r");
 80014e0:	4970      	ldr	r1, [pc, #448]	; (80016a4 <parseCommands+0x2c0>)
 80014e2:	485e      	ldr	r0, [pc, #376]	; (800165c <parseCommands+0x278>)
 80014e4:	f005 fc2e 	bl	8006d44 <writeMsg>
}
 80014e8:	e0a3      	b.n	8001632 <parseCommands+0x24e>
	}else if (strcmp(cmd, "roll") == 0){
 80014ea:	496f      	ldr	r1, [pc, #444]	; (80016a8 <parseCommands+0x2c4>)
 80014ec:	4857      	ldr	r0, [pc, #348]	; (800164c <parseCommands+0x268>)
 80014ee:	f7fe fe77 	bl	80001e0 <strcmp>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d11b      	bne.n	8001530 <parseCommands+0x14c>
		Mode_dir.Mode = Mode = sRoll;
 80014f8:	4b61      	ldr	r3, [pc, #388]	; (8001680 <parseCommands+0x29c>)
 80014fa:	2201      	movs	r2, #1
 80014fc:	701a      	strb	r2, [r3, #0]
 80014fe:	4b60      	ldr	r3, [pc, #384]	; (8001680 <parseCommands+0x29c>)
 8001500:	781a      	ldrb	r2, [r3, #0]
 8001502:	4b60      	ldr	r3, [pc, #384]	; (8001684 <parseCommands+0x2a0>)
 8001504:	701a      	strb	r2, [r3, #0]
		Mode_dir.direction_s_r = firstParameter;
 8001506:	4b50      	ldr	r3, [pc, #320]	; (8001648 <parseCommands+0x264>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	b2da      	uxtb	r2, r3
 800150c:	4b5d      	ldr	r3, [pc, #372]	; (8001684 <parseCommands+0x2a0>)
 800150e:	705a      	strb	r2, [r3, #1]
		On_motor_Straigh_Roll(handler_Motor_Array, Mode_dir); // Encendemos los motores para irnos hacia adelante y con una velocidad fija
 8001510:	4b5c      	ldr	r3, [pc, #368]	; (8001684 <parseCommands+0x2a0>)
 8001512:	6819      	ldr	r1, [r3, #0]
 8001514:	485c      	ldr	r0, [pc, #368]	; (8001688 <parseCommands+0x2a4>)
 8001516:	f000 fdf3 	bl	8002100 <On_motor_Straigh_Roll>
		startTimer(&handlerTIM2_PARAMETROS_MOVIMIENTO); // Comenzamos el muestreo de datos con los que aplicaremos un control adecuado
 800151a:	485c      	ldr	r0, [pc, #368]	; (800168c <parseCommands+0x2a8>)
 800151c:	f002 f95e 	bl	80037dc <startTimer>
		flag_Roll = SET;
 8001520:	4b62      	ldr	r3, [pc, #392]	; (80016ac <parseCommands+0x2c8>)
 8001522:	2201      	movs	r2, #1
 8001524:	701a      	strb	r2, [r3, #0]
		writeMsg(&handlerUSART, "\n____COMANDO roll EJECUTADO____\n\r");
 8001526:	4962      	ldr	r1, [pc, #392]	; (80016b0 <parseCommands+0x2cc>)
 8001528:	484c      	ldr	r0, [pc, #304]	; (800165c <parseCommands+0x278>)
 800152a:	f005 fc0b 	bl	8006d44 <writeMsg>
}
 800152e:	e080      	b.n	8001632 <parseCommands+0x24e>
	}else if (strcmp(cmd, "rollto") == 0){
 8001530:	4960      	ldr	r1, [pc, #384]	; (80016b4 <parseCommands+0x2d0>)
 8001532:	4846      	ldr	r0, [pc, #280]	; (800164c <parseCommands+0x268>)
 8001534:	f7fe fe54 	bl	80001e0 <strcmp>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d120      	bne.n	8001580 <parseCommands+0x19c>
		Mode_dir.Mode = Mode = sRoll;
 800153e:	4b50      	ldr	r3, [pc, #320]	; (8001680 <parseCommands+0x29c>)
 8001540:	2201      	movs	r2, #1
 8001542:	701a      	strb	r2, [r3, #0]
 8001544:	4b4e      	ldr	r3, [pc, #312]	; (8001680 <parseCommands+0x29c>)
 8001546:	781a      	ldrb	r2, [r3, #0]
 8001548:	4b4e      	ldr	r3, [pc, #312]	; (8001684 <parseCommands+0x2a0>)
 800154a:	701a      	strb	r2, [r3, #0]
		Mode_dir.direction_s_r = firstParameter;
 800154c:	4b3e      	ldr	r3, [pc, #248]	; (8001648 <parseCommands+0x264>)
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	b2da      	uxtb	r2, r3
 8001552:	4b4c      	ldr	r3, [pc, #304]	; (8001684 <parseCommands+0x2a0>)
 8001554:	705a      	strb	r2, [r3, #1]
		On_motor_Straigh_Roll(handler_Motor_Array, Mode_dir); // Encendemos los motores para irnos hacia adelante y con una velocidad fija
 8001556:	4b4b      	ldr	r3, [pc, #300]	; (8001684 <parseCommands+0x2a0>)
 8001558:	6819      	ldr	r1, [r3, #0]
 800155a:	484b      	ldr	r0, [pc, #300]	; (8001688 <parseCommands+0x2a4>)
 800155c:	f000 fdd0 	bl	8002100 <On_motor_Straigh_Roll>
		startTimer(&handlerTIM2_PARAMETROS_MOVIMIENTO); // Comenzamos el muestreo de datos con los que aplicaremos un control adecuado
 8001560:	484a      	ldr	r0, [pc, #296]	; (800168c <parseCommands+0x2a8>)
 8001562:	f002 f93b 	bl	80037dc <startTimer>
		parameters_Path_Robot.angle = secondParameter;
 8001566:	4b37      	ldr	r3, [pc, #220]	; (8001644 <parseCommands+0x260>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	461a      	mov	r2, r3
 800156c:	4b4b      	ldr	r3, [pc, #300]	; (800169c <parseCommands+0x2b8>)
 800156e:	645a      	str	r2, [r3, #68]	; 0x44
		flag_RollTo = SET;
 8001570:	4b51      	ldr	r3, [pc, #324]	; (80016b8 <parseCommands+0x2d4>)
 8001572:	2201      	movs	r2, #1
 8001574:	701a      	strb	r2, [r3, #0]
		writeMsg(&handlerUSART, "\n____COMANDO rollto EJECUTADO____\n\r");
 8001576:	4951      	ldr	r1, [pc, #324]	; (80016bc <parseCommands+0x2d8>)
 8001578:	4838      	ldr	r0, [pc, #224]	; (800165c <parseCommands+0x278>)
 800157a:	f005 fbe3 	bl	8006d44 <writeMsg>
}
 800157e:	e058      	b.n	8001632 <parseCommands+0x24e>
	}else if (strcmp(cmd, "reinit") == 0){
 8001580:	494f      	ldr	r1, [pc, #316]	; (80016c0 <parseCommands+0x2dc>)
 8001582:	4832      	ldr	r0, [pc, #200]	; (800164c <parseCommands+0x268>)
 8001584:	f7fe fe2c 	bl	80001e0 <strcmp>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d10a      	bne.n	80015a4 <parseCommands+0x1c0>
		int_Config_Motor(handler_Motor_Array, &parameters_Pos_Robot, &parameters_Path_Robot, &parameter_PID_distace);
 800158e:	4b4d      	ldr	r3, [pc, #308]	; (80016c4 <parseCommands+0x2e0>)
 8001590:	4a42      	ldr	r2, [pc, #264]	; (800169c <parseCommands+0x2b8>)
 8001592:	494d      	ldr	r1, [pc, #308]	; (80016c8 <parseCommands+0x2e4>)
 8001594:	483c      	ldr	r0, [pc, #240]	; (8001688 <parseCommands+0x2a4>)
 8001596:	f000 ff99 	bl	80024cc <int_Config_Motor>
		writeMsg(&handlerUSART, "\n____COMANDO reinit EJECUTADO____\n\r");
 800159a:	494c      	ldr	r1, [pc, #304]	; (80016cc <parseCommands+0x2e8>)
 800159c:	482f      	ldr	r0, [pc, #188]	; (800165c <parseCommands+0x278>)
 800159e:	f005 fbd1 	bl	8006d44 <writeMsg>
}
 80015a2:	e046      	b.n	8001632 <parseCommands+0x24e>
	}else if (strcmp(cmd, "change") == 0){
 80015a4:	494a      	ldr	r1, [pc, #296]	; (80016d0 <parseCommands+0x2ec>)
 80015a6:	4829      	ldr	r0, [pc, #164]	; (800164c <parseCommands+0x268>)
 80015a8:	f7fe fe1a 	bl	80001e0 <strcmp>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d121      	bne.n	80015f6 <parseCommands+0x212>
		if (Mode == sLine ){
 80015b2:	4b33      	ldr	r3, [pc, #204]	; (8001680 <parseCommands+0x29c>)
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d10a      	bne.n	80015d0 <parseCommands+0x1ec>
			Mode_dir.direction_s_r = firstParameter;
 80015ba:	4b23      	ldr	r3, [pc, #140]	; (8001648 <parseCommands+0x264>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	b2da      	uxtb	r2, r3
 80015c0:	4b30      	ldr	r3, [pc, #192]	; (8001684 <parseCommands+0x2a0>)
 80015c2:	705a      	strb	r2, [r3, #1]
			change_dir_straigh_Roll(handler_Motor_Array, Mode_dir);
 80015c4:	4b2f      	ldr	r3, [pc, #188]	; (8001684 <parseCommands+0x2a0>)
 80015c6:	6819      	ldr	r1, [r3, #0]
 80015c8:	482f      	ldr	r0, [pc, #188]	; (8001688 <parseCommands+0x2a4>)
 80015ca:	f000 fe84 	bl	80022d6 <change_dir_straigh_Roll>
 80015ce:	e00d      	b.n	80015ec <parseCommands+0x208>
		}else if (Mode == sRoll ){
 80015d0:	4b2b      	ldr	r3, [pc, #172]	; (8001680 <parseCommands+0x29c>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d109      	bne.n	80015ec <parseCommands+0x208>
			Mode_dir.direction_s_r = firstParameter;
 80015d8:	4b1b      	ldr	r3, [pc, #108]	; (8001648 <parseCommands+0x264>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	b2da      	uxtb	r2, r3
 80015de:	4b29      	ldr	r3, [pc, #164]	; (8001684 <parseCommands+0x2a0>)
 80015e0:	705a      	strb	r2, [r3, #1]
			change_dir_straigh_Roll(handler_Motor_Array, Mode_dir);
 80015e2:	4b28      	ldr	r3, [pc, #160]	; (8001684 <parseCommands+0x2a0>)
 80015e4:	6819      	ldr	r1, [r3, #0]
 80015e6:	4828      	ldr	r0, [pc, #160]	; (8001688 <parseCommands+0x2a4>)
 80015e8:	f000 fe75 	bl	80022d6 <change_dir_straigh_Roll>
		writeMsg(&handlerUSART, "\n____COMANDO reinit EJECUTADO____\n\r");
 80015ec:	4937      	ldr	r1, [pc, #220]	; (80016cc <parseCommands+0x2e8>)
 80015ee:	481b      	ldr	r0, [pc, #108]	; (800165c <parseCommands+0x278>)
 80015f0:	f005 fba8 	bl	8006d44 <writeMsg>
}
 80015f4:	e01d      	b.n	8001632 <parseCommands+0x24e>
	else if (strcmp(cmd, "stop") == 0){
 80015f6:	4937      	ldr	r1, [pc, #220]	; (80016d4 <parseCommands+0x2f0>)
 80015f8:	4814      	ldr	r0, [pc, #80]	; (800164c <parseCommands+0x268>)
 80015fa:	f7fe fdf1 	bl	80001e0 <strcmp>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d112      	bne.n	800162a <parseCommands+0x246>
		stop(handler_Motor_Array); // Apagamos los motores
 8001604:	4820      	ldr	r0, [pc, #128]	; (8001688 <parseCommands+0x2a4>)
 8001606:	f000 ff3d 	bl	8002484 <stop>
		stopTimer(&handlerTIM2_PARAMETROS_MOVIMIENTO); // Detenemos los muestreos
 800160a:	4820      	ldr	r0, [pc, #128]	; (800168c <parseCommands+0x2a8>)
 800160c:	f002 f8f8 	bl	8003800 <stopTimer>
		flag_Go_Straigh   = RESET;
 8001610:	4b1f      	ldr	r3, [pc, #124]	; (8001690 <parseCommands+0x2ac>)
 8001612:	2200      	movs	r2, #0
 8001614:	701a      	strb	r2, [r3, #0]
		flag_GoTo_Straigh = RESET;
 8001616:	4b22      	ldr	r3, [pc, #136]	; (80016a0 <parseCommands+0x2bc>)
 8001618:	2200      	movs	r2, #0
 800161a:	701a      	strb	r2, [r3, #0]
		flag_Roll         = RESET;
 800161c:	4b23      	ldr	r3, [pc, #140]	; (80016ac <parseCommands+0x2c8>)
 800161e:	2200      	movs	r2, #0
 8001620:	701a      	strb	r2, [r3, #0]
		flag_RollTo       = RESET;
 8001622:	4b25      	ldr	r3, [pc, #148]	; (80016b8 <parseCommands+0x2d4>)
 8001624:	2200      	movs	r2, #0
 8001626:	701a      	strb	r2, [r3, #0]
}
 8001628:	e003      	b.n	8001632 <parseCommands+0x24e>
		writeMsg(&handlerUSART, "Comando Incorrecto :c \n");
 800162a:	492b      	ldr	r1, [pc, #172]	; (80016d8 <parseCommands+0x2f4>)
 800162c:	480b      	ldr	r0, [pc, #44]	; (800165c <parseCommands+0x278>)
 800162e:	f005 fb89 	bl	8006d44 <writeMsg>
}
 8001632:	bf00      	nop
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	200004d4 	.word	0x200004d4
 8001640:	20000490 	.word	0x20000490
 8001644:	2000048c 	.word	0x2000048c
 8001648:	20000488 	.word	0x20000488
 800164c:	20000468 	.word	0x20000468
 8001650:	0800d098 	.word	0x0800d098
 8001654:	0800d0a8 	.word	0x0800d0a8
 8001658:	0800d0b0 	.word	0x0800d0b0
 800165c:	20000314 	.word	0x20000314
 8001660:	0800d0c4 	.word	0x0800d0c4
 8001664:	0800d0ec 	.word	0x0800d0ec
 8001668:	0800d108 	.word	0x0800d108
 800166c:	0800d130 	.word	0x0800d130
 8001670:	0800d150 	.word	0x0800d150
 8001674:	0800d184 	.word	0x0800d184
 8001678:	0800d194 	.word	0x0800d194
 800167c:	0800d198 	.word	0x0800d198
 8001680:	20000516 	.word	0x20000516
 8001684:	20000514 	.word	0x20000514
 8001688:	200003c4 	.word	0x200003c4
 800168c:	200002bc 	.word	0x200002bc
 8001690:	20000519 	.word	0x20000519
 8001694:	0800d19c 	.word	0x0800d19c
 8001698:	0800d1bc 	.word	0x0800d1bc
 800169c:	20000548 	.word	0x20000548
 80016a0:	2000051a 	.word	0x2000051a
 80016a4:	0800d1c4 	.word	0x0800d1c4
 80016a8:	0800d1e8 	.word	0x0800d1e8
 80016ac:	2000051c 	.word	0x2000051c
 80016b0:	0800d1f0 	.word	0x0800d1f0
 80016b4:	0800d214 	.word	0x0800d214
 80016b8:	2000051d 	.word	0x2000051d
 80016bc:	0800d21c 	.word	0x0800d21c
 80016c0:	0800d240 	.word	0x0800d240
 80016c4:	20000528 	.word	0x20000528
 80016c8:	200005b0 	.word	0x200005b0
 80016cc:	0800d248 	.word	0x0800d248
 80016d0:	0800d26c 	.word	0x0800d26c
 80016d4:	0800d090 	.word	0x0800d090
 80016d8:	0800d274 	.word	0x0800d274

080016dc <usart1Rx_Callback>:


// Interrupcion usart 1
void usart1Rx_Callback(void){
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
	rxData = getRxData();
 80016e0:	f005 fb58 	bl	8006d94 <getRxData>
 80016e4:	4603      	mov	r3, r0
 80016e6:	461a      	mov	r2, r3
 80016e8:	4b01      	ldr	r3, [pc, #4]	; (80016f0 <usart1Rx_Callback+0x14>)
 80016ea:	701a      	strb	r2, [r3, #0]
}
 80016ec:	bf00      	nop
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	20000466 	.word	0x20000466

080016f4 <BasicTimer3_Callback>:


//Interrupción Timer 3
void BasicTimer3_Callback(void){
 80016f4:	b580      	push	{r7, lr}
 80016f6:	af00      	add	r7, sp, #0
	GPIOxTooglePin(&handlerPinA5);
 80016f8:	4802      	ldr	r0, [pc, #8]	; (8001704 <BasicTimer3_Callback+0x10>)
 80016fa:	f003 fa80 	bl	8004bfe <GPIOxTooglePin>
}
 80016fe:	bf00      	nop
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	200001fc 	.word	0x200001fc

08001708 <BasicTimer2_Callback>:

//Interrupcion Timer 2

void BasicTimer2_Callback(void){
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0

	// Levantamos bandera que calcula el angulo actual
	flag_angulo = SET;
 800170c:	4b0c      	ldr	r3, [pc, #48]	; (8001740 <BasicTimer2_Callback+0x38>)
 800170e:	2201      	movs	r2, #1
 8001710:	701a      	strb	r2, [r3, #0]

	// Levantamos la bandera que corresponde con los calculos  odometricos del robot, como la distancia
	// Recorrida, la posicion actual y la velocidad

	//----------------Accion a realizar con un tiempo especifico--------------------
	if(counting_action >= timeAction_TIMER_Sampling){
 8001712:	4b0c      	ldr	r3, [pc, #48]	; (8001744 <BasicTimer2_Callback+0x3c>)
 8001714:	781b      	ldrb	r3, [r3, #0]
 8001716:	b29a      	uxth	r2, r3
 8001718:	4b0b      	ldr	r3, [pc, #44]	; (8001748 <BasicTimer2_Callback+0x40>)
 800171a:	881b      	ldrh	r3, [r3, #0]
 800171c:	429a      	cmp	r2, r3
 800171e:	d803      	bhi.n	8001728 <BasicTimer2_Callback+0x20>
			flag_measurements = SET;
 8001720:	4b0a      	ldr	r3, [pc, #40]	; (800174c <BasicTimer2_Callback+0x44>)
 8001722:	2201      	movs	r2, #1
 8001724:	701a      	strb	r2, [r3, #0]
	}else{ counting_action++; }

	// EN LA FUNCION 'GO' ESTAN LAS DOS BANDERAS SE ANALIZARAN Y SE EJECUTARAN
}
 8001726:	e005      	b.n	8001734 <BasicTimer2_Callback+0x2c>
	}else{ counting_action++; }
 8001728:	4b07      	ldr	r3, [pc, #28]	; (8001748 <BasicTimer2_Callback+0x40>)
 800172a:	881b      	ldrh	r3, [r3, #0]
 800172c:	3301      	adds	r3, #1
 800172e:	b29a      	uxth	r2, r3
 8001730:	4b05      	ldr	r3, [pc, #20]	; (8001748 <BasicTimer2_Callback+0x40>)
 8001732:	801a      	strh	r2, [r3, #0]
}
 8001734:	bf00      	nop
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	20000517 	.word	0x20000517
 8001744:	20000000 	.word	0x20000000
 8001748:	20000522 	.word	0x20000522
 800174c:	20000518 	.word	0x20000518

08001750 <callback_extInt1>:


//Interrupciones de Exti
void callback_extInt1(void){
 8001750:	b480      	push	{r7}
 8001752:	af00      	add	r7, sp, #0
	// Aumentamos las cuentas
	handler_Motor_Array[0]->parametersMotor.counts++;
 8001754:	4b05      	ldr	r3, [pc, #20]	; (800176c <callback_extInt1+0x1c>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	791a      	ldrb	r2, [r3, #4]
 800175a:	3201      	adds	r2, #1
 800175c:	b2d2      	uxtb	r2, r2
 800175e:	711a      	strb	r2, [r3, #4]
}
 8001760:	bf00      	nop
 8001762:	46bd      	mov	sp, r7
 8001764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001768:	4770      	bx	lr
 800176a:	bf00      	nop
 800176c:	200003c4 	.word	0x200003c4

08001770 <callback_extInt3>:

void callback_extInt3(void){
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
	// Aumentamos las cuentas
	handler_Motor_Array[1]->parametersMotor.counts++;
 8001774:	4b05      	ldr	r3, [pc, #20]	; (800178c <callback_extInt3+0x1c>)
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	791a      	ldrb	r2, [r3, #4]
 800177a:	3201      	adds	r2, #1
 800177c:	b2d2      	uxtb	r2, r2
 800177e:	711a      	strb	r2, [r3, #4]
}
 8001780:	bf00      	nop
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr
 800178a:	bf00      	nop
 800178c:	200003c4 	.word	0x200003c4

08001790 <calibracionGyros>:
//Definicion de funciones varias


// Calibracion Gyros:

float calibracionGyros (MPUAccel_Config *ptrMPUAccel, uint8_t axis){
 8001790:	b580      	push	{r7, lr}
 8001792:	b088      	sub	sp, #32
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
 8001798:	460b      	mov	r3, r1
 800179a:	70fb      	strb	r3, [r7, #3]

	uint16_t  numMedidas = 200;
 800179c:	23c8      	movs	r3, #200	; 0xc8
 800179e:	827b      	strh	r3, [r7, #18]
	float     medidas    = 0;
 80017a0:	f04f 0300 	mov.w	r3, #0
 80017a4:	60fb      	str	r3, [r7, #12]
	float     suma       = 0;
 80017a6:	f04f 0300 	mov.w	r3, #0
 80017aa:	61fb      	str	r3, [r7, #28]
	uint8_t   contador   = 0;
 80017ac:	2300      	movs	r3, #0
 80017ae:	76fb      	strb	r3, [r7, #27]
	float     promedio   = 0;
 80017b0:	f04f 0300 	mov.w	r3, #0
 80017b4:	617b      	str	r3, [r7, #20]

	switch (axis) {
 80017b6:	78fb      	ldrb	r3, [r7, #3]
 80017b8:	2b02      	cmp	r3, #2
 80017ba:	d061      	beq.n	8001880 <calibracionGyros+0xf0>
 80017bc:	2b02      	cmp	r3, #2
 80017be:	dc70      	bgt.n	80018a2 <calibracionGyros+0x112>
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d015      	beq.n	80017f0 <calibracionGyros+0x60>
 80017c4:	2b01      	cmp	r3, #1
 80017c6:	d037      	beq.n	8001838 <calibracionGyros+0xa8>
				delay_ms(1); // esperamos 1 milisegundo
			}
			promedio = suma / numMedidas;
			break;
		}default:{
			break;
 80017c8:	e06b      	b.n	80018a2 <calibracionGyros+0x112>
				medidas = readGyro_X(ptrMPUAccel);
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f003 fbb8 	bl	8004f40 <readGyro_X>
 80017d0:	ed87 0a03 	vstr	s0, [r7, #12]
				suma += medidas;
 80017d4:	ed97 7a07 	vldr	s14, [r7, #28]
 80017d8:	edd7 7a03 	vldr	s15, [r7, #12]
 80017dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017e0:	edc7 7a07 	vstr	s15, [r7, #28]
				contador++;
 80017e4:	7efb      	ldrb	r3, [r7, #27]
 80017e6:	3301      	adds	r3, #1
 80017e8:	76fb      	strb	r3, [r7, #27]
				delay_ms(1); // esperamos 1 milisegundo
 80017ea:	2001      	movs	r0, #1
 80017ec:	f001 fd80 	bl	80032f0 <delay_ms>
			while (contador < numMedidas){
 80017f0:	7efb      	ldrb	r3, [r7, #27]
 80017f2:	b29b      	uxth	r3, r3
 80017f4:	8a7a      	ldrh	r2, [r7, #18]
 80017f6:	429a      	cmp	r2, r3
 80017f8:	d8e7      	bhi.n	80017ca <calibracionGyros+0x3a>
			promedio = suma / numMedidas;
 80017fa:	8a7b      	ldrh	r3, [r7, #18]
 80017fc:	ee07 3a90 	vmov	s15, r3
 8001800:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001804:	edd7 6a07 	vldr	s13, [r7, #28]
 8001808:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800180c:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 8001810:	e048      	b.n	80018a4 <calibracionGyros+0x114>
				medidas = readGyro_Y(ptrMPUAccel);
 8001812:	6878      	ldr	r0, [r7, #4]
 8001814:	f003 fc1c 	bl	8005050 <readGyro_Y>
 8001818:	ed87 0a03 	vstr	s0, [r7, #12]
				suma += medidas;
 800181c:	ed97 7a07 	vldr	s14, [r7, #28]
 8001820:	edd7 7a03 	vldr	s15, [r7, #12]
 8001824:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001828:	edc7 7a07 	vstr	s15, [r7, #28]
				contador++;
 800182c:	7efb      	ldrb	r3, [r7, #27]
 800182e:	3301      	adds	r3, #1
 8001830:	76fb      	strb	r3, [r7, #27]
				delay_ms(1); // esperamos 1 milisegundo
 8001832:	2001      	movs	r0, #1
 8001834:	f001 fd5c 	bl	80032f0 <delay_ms>
			while (contador < numMedidas){
 8001838:	7efb      	ldrb	r3, [r7, #27]
 800183a:	b29b      	uxth	r3, r3
 800183c:	8a7a      	ldrh	r2, [r7, #18]
 800183e:	429a      	cmp	r2, r3
 8001840:	d8e7      	bhi.n	8001812 <calibracionGyros+0x82>
			promedio = suma / numMedidas;
 8001842:	8a7b      	ldrh	r3, [r7, #18]
 8001844:	ee07 3a90 	vmov	s15, r3
 8001848:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800184c:	edd7 6a07 	vldr	s13, [r7, #28]
 8001850:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001854:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 8001858:	e024      	b.n	80018a4 <calibracionGyros+0x114>
				medidas = readGyro_Z(ptrMPUAccel);
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f003 fc80 	bl	8005160 <readGyro_Z>
 8001860:	ed87 0a03 	vstr	s0, [r7, #12]
				suma += medidas;
 8001864:	ed97 7a07 	vldr	s14, [r7, #28]
 8001868:	edd7 7a03 	vldr	s15, [r7, #12]
 800186c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001870:	edc7 7a07 	vstr	s15, [r7, #28]
				contador++;
 8001874:	7efb      	ldrb	r3, [r7, #27]
 8001876:	3301      	adds	r3, #1
 8001878:	76fb      	strb	r3, [r7, #27]
				delay_ms(1); // esperamos 1 milisegundo
 800187a:	2001      	movs	r0, #1
 800187c:	f001 fd38 	bl	80032f0 <delay_ms>
			while (contador < numMedidas){
 8001880:	7efb      	ldrb	r3, [r7, #27]
 8001882:	b29b      	uxth	r3, r3
 8001884:	8a7a      	ldrh	r2, [r7, #18]
 8001886:	429a      	cmp	r2, r3
 8001888:	d8e7      	bhi.n	800185a <calibracionGyros+0xca>
			promedio = suma / numMedidas;
 800188a:	8a7b      	ldrh	r3, [r7, #18]
 800188c:	ee07 3a90 	vmov	s15, r3
 8001890:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001894:	edd7 6a07 	vldr	s13, [r7, #28]
 8001898:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800189c:	edc7 7a05 	vstr	s15, [r7, #20]
			break;
 80018a0:	e000      	b.n	80018a4 <calibracionGyros+0x114>
			break;
 80018a2:	bf00      	nop
		}
	}


	return promedio;
 80018a4:	697b      	ldr	r3, [r7, #20]
 80018a6:	ee07 3a90 	vmov	s15, r3
}
 80018aa:	eeb0 0a67 	vmov.f32	s0, s15
 80018ae:	3720      	adds	r7, #32
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <getAngle>:


void getAngle(MPUAccel_Config *ptrMPUAccel,float angle_init, double calibr, Parameters_Position_t *ptrParameter_position){
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b088      	sub	sp, #32
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6178      	str	r0, [r7, #20]
 80018bc:	ed87 0a04 	vstr	s0, [r7, #16]
 80018c0:	ed87 1b02 	vstr	d1, [r7, #8]
 80018c4:	6079      	str	r1, [r7, #4]
	///////////////////////////MEDIDA DEL ANGULO ACUMULADO////////////////////////////////////

	//----------------Accion a Realiza cada interrupción------------------
		//Leemos el ángulo
		//Lectura velocidad angular
		float w = readGyro_Z(ptrMPUAccel) - calibr;
 80018c6:	6978      	ldr	r0, [r7, #20]
 80018c8:	f003 fc4a 	bl	8005160 <readGyro_Z>
 80018cc:	ee10 3a10 	vmov	r3, s0
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7fe fe51 	bl	8000578 <__aeabi_f2d>
 80018d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80018da:	f7fe fced 	bl	80002b8 <__aeabi_dsub>
 80018de:	4602      	mov	r2, r0
 80018e0:	460b      	mov	r3, r1
 80018e2:	4610      	mov	r0, r2
 80018e4:	4619      	mov	r1, r3
 80018e6:	f7ff f997 	bl	8000c18 <__aeabi_d2f>
 80018ea:	4603      	mov	r3, r0
 80018ec:	61fb      	str	r3, [r7, #28]
		//Calculo angulo
		float ang_d = angle_init + (w * 16)/1000; // conversion de velocidad angular a grados absolutos con respecto al inicio del programa
 80018ee:	edd7 7a07 	vldr	s15, [r7, #28]
 80018f2:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80018f6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80018fa:	eddf 6a19 	vldr	s13, [pc, #100]	; 8001960 <getAngle+0xac>
 80018fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001902:	ed97 7a04 	vldr	s14, [r7, #16]
 8001906:	ee77 7a27 	vadd.f32	s15, s14, s15
 800190a:	edc7 7a06 	vstr	s15, [r7, #24]

		ptrParameter_position->grad_relativo = ang_d;
 800190e:	69b8      	ldr	r0, [r7, #24]
 8001910:	f7fe fe32 	bl	8000578 <__aeabi_f2d>
 8001914:	4602      	mov	r2, r0
 8001916:	460b      	mov	r3, r1
 8001918:	6879      	ldr	r1, [r7, #4]
 800191a:	e9c1 2300 	strd	r2, r3, [r1]

		//Acumulamos los angulos
		sum_ang += ptrParameter_position->grad_relativo;
 800191e:	4b11      	ldr	r3, [pc, #68]	; (8001964 <getAngle+0xb0>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4618      	mov	r0, r3
 8001924:	f7fe fe28 	bl	8000578 <__aeabi_f2d>
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800192e:	f7fe fcc5 	bl	80002bc <__adddf3>
 8001932:	4602      	mov	r2, r0
 8001934:	460b      	mov	r3, r1
 8001936:	4610      	mov	r0, r2
 8001938:	4619      	mov	r1, r3
 800193a:	f7ff f96d 	bl	8000c18 <__aeabi_d2f>
 800193e:	4603      	mov	r3, r0
 8001940:	4a08      	ldr	r2, [pc, #32]	; (8001964 <getAngle+0xb0>)
 8001942:	6013      	str	r3, [r2, #0]
		//Se acumula el tiempo
		time_accumulated += handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_period;
 8001944:	4b08      	ldr	r3, [pc, #32]	; (8001968 <getAngle+0xb4>)
 8001946:	68db      	ldr	r3, [r3, #12]
 8001948:	b29a      	uxth	r2, r3
 800194a:	4b08      	ldr	r3, [pc, #32]	; (800196c <getAngle+0xb8>)
 800194c:	881b      	ldrh	r3, [r3, #0]
 800194e:	4413      	add	r3, r2
 8001950:	b29a      	uxth	r2, r3
 8001952:	4b06      	ldr	r3, [pc, #24]	; (800196c <getAngle+0xb8>)
 8001954:	801a      	strh	r2, [r3, #0]
}
 8001956:	bf00      	nop
 8001958:	3720      	adds	r7, #32
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}
 800195e:	bf00      	nop
 8001960:	447a0000 	.word	0x447a0000
 8001964:	20000608 	.word	0x20000608
 8001968:	200002bc 	.word	0x200002bc
 800196c:	20000520 	.word	0x20000520

08001970 <get_measuremets_parameters>:

void get_measuremets_parameters(Motor_Handler_t *ptrMotorHandler[2], Parameters_Position_t *ptrParameter_position, state_t operation_mode){
 8001970:	b580      	push	{r7, lr}
 8001972:	ed2d 8b02 	vpush	{d8}
 8001976:	b084      	sub	sp, #16
 8001978:	af00      	add	r7, sp, #0
 800197a:	60f8      	str	r0, [r7, #12]
 800197c:	60b9      	str	r1, [r7, #8]
 800197e:	4613      	mov	r3, r2
 8001980:	71fb      	strb	r3, [r7, #7]

	//Verificamos el modo
	if(operation_mode == sLine){ // Levantamos la vandera que calcula todos los parametros necesarios para el control
 8001982:	79fb      	ldrb	r3, [r7, #7]
 8001984:	2b00      	cmp	r3, #0
 8001986:	f040 81d5 	bne.w	8001d34 <get_measuremets_parameters+0x3c4>

			//Guardamos el tiempo entre acciones especificas
			time_accion = time_accumulated;
 800198a:	4bab      	ldr	r3, [pc, #684]	; (8001c38 <get_measuremets_parameters+0x2c8>)
 800198c:	881b      	ldrh	r3, [r3, #0]
 800198e:	461a      	mov	r2, r3
 8001990:	4baa      	ldr	r3, [pc, #680]	; (8001c3c <get_measuremets_parameters+0x2cc>)
 8001992:	601a      	str	r2, [r3, #0]
			//Calculamos el angulo promedio y la establecemos como el angulo relativo
			promAng = sum_ang / counting_action;
 8001994:	4baa      	ldr	r3, [pc, #680]	; (8001c40 <get_measuremets_parameters+0x2d0>)
 8001996:	edd3 6a00 	vldr	s13, [r3]
 800199a:	4baa      	ldr	r3, [pc, #680]	; (8001c44 <get_measuremets_parameters+0x2d4>)
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	ee07 3a90 	vmov	s15, r3
 80019a2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80019aa:	4ba7      	ldr	r3, [pc, #668]	; (8001c48 <get_measuremets_parameters+0x2d8>)
 80019ac:	edc3 7a00 	vstr	s15, [r3]
			ptrParameter_position->rad_relativo = (promAng * M_PI) / 180; //[rad]
 80019b0:	4ba5      	ldr	r3, [pc, #660]	; (8001c48 <get_measuremets_parameters+0x2d8>)
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	4618      	mov	r0, r3
 80019b6:	f7fe fddf 	bl	8000578 <__aeabi_f2d>
 80019ba:	a39b      	add	r3, pc, #620	; (adr r3, 8001c28 <get_measuremets_parameters+0x2b8>)
 80019bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c0:	f7fe fe32 	bl	8000628 <__aeabi_dmul>
 80019c4:	4602      	mov	r2, r0
 80019c6:	460b      	mov	r3, r1
 80019c8:	4610      	mov	r0, r2
 80019ca:	4619      	mov	r1, r3
 80019cc:	f04f 0200 	mov.w	r2, #0
 80019d0:	4b9e      	ldr	r3, [pc, #632]	; (8001c4c <get_measuremets_parameters+0x2dc>)
 80019d2:	f7fe ff53 	bl	800087c <__aeabi_ddiv>
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	68b9      	ldr	r1, [r7, #8]
 80019dc:	e9c1 2302 	strd	r2, r3, [r1, #8]

			ptrParameter_position->grad_global += atan2(sin((sum_ang * M_PI) / 180),
 80019e0:	4b97      	ldr	r3, [pc, #604]	; (8001c40 <get_measuremets_parameters+0x2d0>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7fe fdc7 	bl	8000578 <__aeabi_f2d>
 80019ea:	a38f      	add	r3, pc, #572	; (adr r3, 8001c28 <get_measuremets_parameters+0x2b8>)
 80019ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f0:	f7fe fe1a 	bl	8000628 <__aeabi_dmul>
 80019f4:	4602      	mov	r2, r0
 80019f6:	460b      	mov	r3, r1
 80019f8:	4610      	mov	r0, r2
 80019fa:	4619      	mov	r1, r3
 80019fc:	f04f 0200 	mov.w	r2, #0
 8001a00:	4b92      	ldr	r3, [pc, #584]	; (8001c4c <get_measuremets_parameters+0x2dc>)
 8001a02:	f7fe ff3b 	bl	800087c <__aeabi_ddiv>
 8001a06:	4602      	mov	r2, r0
 8001a08:	460b      	mov	r3, r1
 8001a0a:	ec43 2b17 	vmov	d7, r2, r3
 8001a0e:	eeb0 0a47 	vmov.f32	s0, s14
 8001a12:	eef0 0a67 	vmov.f32	s1, s15
 8001a16:	f009 f9ab 	bl	800ad70 <sin>
 8001a1a:	eeb0 8a40 	vmov.f32	s16, s0
 8001a1e:	eef0 8a60 	vmov.f32	s17, s1
					  	  	  	  	  	  	  	  	    cos((sum_ang * M_PI) / 180)) * (180 / M_PI); //[°] angulo acumulado global en grados
 8001a22:	4b87      	ldr	r3, [pc, #540]	; (8001c40 <get_measuremets_parameters+0x2d0>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f7fe fda6 	bl	8000578 <__aeabi_f2d>
 8001a2c:	a37e      	add	r3, pc, #504	; (adr r3, 8001c28 <get_measuremets_parameters+0x2b8>)
 8001a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a32:	f7fe fdf9 	bl	8000628 <__aeabi_dmul>
 8001a36:	4602      	mov	r2, r0
 8001a38:	460b      	mov	r3, r1
 8001a3a:	4610      	mov	r0, r2
 8001a3c:	4619      	mov	r1, r3
			ptrParameter_position->grad_global += atan2(sin((sum_ang * M_PI) / 180),
 8001a3e:	f04f 0200 	mov.w	r2, #0
 8001a42:	4b82      	ldr	r3, [pc, #520]	; (8001c4c <get_measuremets_parameters+0x2dc>)
 8001a44:	f7fe ff1a 	bl	800087c <__aeabi_ddiv>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	ec43 2b17 	vmov	d7, r2, r3
 8001a50:	eeb0 0a47 	vmov.f32	s0, s14
 8001a54:	eef0 0a67 	vmov.f32	s1, s15
 8001a58:	f009 f8ee 	bl	800ac38 <cos>
 8001a5c:	eeb0 7a40 	vmov.f32	s14, s0
 8001a60:	eef0 7a60 	vmov.f32	s15, s1
 8001a64:	eeb0 1a47 	vmov.f32	s2, s14
 8001a68:	eef0 1a67 	vmov.f32	s3, s15
 8001a6c:	eeb0 0a48 	vmov.f32	s0, s16
 8001a70:	eef0 0a68 	vmov.f32	s1, s17
 8001a74:	f009 f9d4 	bl	800ae20 <atan2>
 8001a78:	ec51 0b10 	vmov	r0, r1, d0
					  	  	  	  	  	  	  	  	    cos((sum_ang * M_PI) / 180)) * (180 / M_PI); //[°] angulo acumulado global en grados
 8001a7c:	a36c      	add	r3, pc, #432	; (adr r3, 8001c30 <get_measuremets_parameters+0x2c0>)
 8001a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a82:	f7fe fdd1 	bl	8000628 <__aeabi_dmul>
 8001a86:	4602      	mov	r2, r0
 8001a88:	460b      	mov	r3, r1
 8001a8a:	4610      	mov	r0, r2
 8001a8c:	4619      	mov	r1, r3
			ptrParameter_position->grad_global += atan2(sin((sum_ang * M_PI) / 180),
 8001a8e:	68bb      	ldr	r3, [r7, #8]
 8001a90:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001a94:	f7fe fc12 	bl	80002bc <__adddf3>
 8001a98:	4602      	mov	r2, r0
 8001a9a:	460b      	mov	r3, r1
 8001a9c:	68b9      	ldr	r1, [r7, #8]
 8001a9e:	e9c1 2306 	strd	r2, r3, [r1, #24]

			ptrParameter_position->rad_global = atan2(sin((ptrParameter_position->grad_global * M_PI) / 180),
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001aa8:	a35f      	add	r3, pc, #380	; (adr r3, 8001c28 <get_measuremets_parameters+0x2b8>)
 8001aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aae:	f7fe fdbb 	bl	8000628 <__aeabi_dmul>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	4610      	mov	r0, r2
 8001ab8:	4619      	mov	r1, r3
 8001aba:	f04f 0200 	mov.w	r2, #0
 8001abe:	4b63      	ldr	r3, [pc, #396]	; (8001c4c <get_measuremets_parameters+0x2dc>)
 8001ac0:	f7fe fedc 	bl	800087c <__aeabi_ddiv>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	ec43 2b17 	vmov	d7, r2, r3
 8001acc:	eeb0 0a47 	vmov.f32	s0, s14
 8001ad0:	eef0 0a67 	vmov.f32	s1, s15
 8001ad4:	f009 f94c 	bl	800ad70 <sin>
 8001ad8:	eeb0 8a40 	vmov.f32	s16, s0
 8001adc:	eef0 8a60 	vmov.f32	s17, s1
													  cos((ptrParameter_position->grad_global * M_PI) / 180)); //[rad]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001ae6:	a350      	add	r3, pc, #320	; (adr r3, 8001c28 <get_measuremets_parameters+0x2b8>)
 8001ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aec:	f7fe fd9c 	bl	8000628 <__aeabi_dmul>
 8001af0:	4602      	mov	r2, r0
 8001af2:	460b      	mov	r3, r1
 8001af4:	4610      	mov	r0, r2
 8001af6:	4619      	mov	r1, r3
			ptrParameter_position->rad_global = atan2(sin((ptrParameter_position->grad_global * M_PI) / 180),
 8001af8:	f04f 0200 	mov.w	r2, #0
 8001afc:	4b53      	ldr	r3, [pc, #332]	; (8001c4c <get_measuremets_parameters+0x2dc>)
 8001afe:	f7fe febd 	bl	800087c <__aeabi_ddiv>
 8001b02:	4602      	mov	r2, r0
 8001b04:	460b      	mov	r3, r1
 8001b06:	ec43 2b17 	vmov	d7, r2, r3
 8001b0a:	eeb0 0a47 	vmov.f32	s0, s14
 8001b0e:	eef0 0a67 	vmov.f32	s1, s15
 8001b12:	f009 f891 	bl	800ac38 <cos>
 8001b16:	eeb0 7a40 	vmov.f32	s14, s0
 8001b1a:	eef0 7a60 	vmov.f32	s15, s1
 8001b1e:	eeb0 1a47 	vmov.f32	s2, s14
 8001b22:	eef0 1a67 	vmov.f32	s3, s15
 8001b26:	eeb0 0a48 	vmov.f32	s0, s16
 8001b2a:	eef0 0a68 	vmov.f32	s1, s17
 8001b2e:	f009 f977 	bl	800ae20 <atan2>
 8001b32:	eeb0 7a40 	vmov.f32	s14, s0
 8001b36:	eef0 7a60 	vmov.f32	s15, s1
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	ed83 7b04 	vstr	d7, [r3, #16]

			// Con la siguiente accion conseguimos que el angulo que deseamos solo este dentro del rango [-pi,pi]
			ptrParameter_position->rad_relativo = atan2(sin(ptrParameter_position->rad_relativo),
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	ed93 7b02 	vldr	d7, [r3, #8]
 8001b46:	eeb0 0a47 	vmov.f32	s0, s14
 8001b4a:	eef0 0a67 	vmov.f32	s1, s15
 8001b4e:	f009 f90f 	bl	800ad70 <sin>
 8001b52:	eeb0 8a40 	vmov.f32	s16, s0
 8001b56:	eef0 8a60 	vmov.f32	s17, s1
 8001b5a:	68bb      	ldr	r3, [r7, #8]
 8001b5c:	ed93 7b02 	vldr	d7, [r3, #8]
 8001b60:	eeb0 0a47 	vmov.f32	s0, s14
 8001b64:	eef0 0a67 	vmov.f32	s1, s15
 8001b68:	f009 f866 	bl	800ac38 <cos>
 8001b6c:	eeb0 7a40 	vmov.f32	s14, s0
 8001b70:	eef0 7a60 	vmov.f32	s15, s1
 8001b74:	eeb0 1a47 	vmov.f32	s2, s14
 8001b78:	eef0 1a67 	vmov.f32	s3, s15
 8001b7c:	eeb0 0a48 	vmov.f32	s0, s16
 8001b80:	eef0 0a68 	vmov.f32	s1, s17
 8001b84:	f009 f94c 	bl	800ae20 <atan2>
 8001b88:	eeb0 7a40 	vmov.f32	s14, s0
 8001b8c:	eef0 7a60 	vmov.f32	s15, s1
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	ed83 7b02 	vstr	d7, [r3, #8]
														cos(ptrParameter_position->rad_relativo));

			//Calculamos la velocidad
			if (Mode_dir.direction_s_r == SET){
 8001b96:	4b2e      	ldr	r3, [pc, #184]	; (8001c50 <get_measuremets_parameters+0x2e0>)
 8001b98:	785b      	ldrb	r3, [r3, #1]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d15e      	bne.n	8001c5c <get_measuremets_parameters+0x2ec>

				// SI estamos aqui se tiene una direccion deseada hacia adelante
				// almacenamos las variables de velocidad y dirección en función de hacia donde se este llendo

				ptrMotorHandler[0]->parametersMotor.dis = (paso_mm_1 * ptrMotorHandler[0]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda izquierda //[mm]
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	791b      	ldrb	r3, [r3, #4]
 8001ba4:	ee07 3a90 	vmov	s15, r3
 8001ba8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bac:	4b29      	ldr	r3, [pc, #164]	; (8001c54 <get_measuremets_parameters+0x2e4>)
 8001bae:	edd3 7a00 	vldr	s15, [r3]
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bba:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[1]->parametersMotor.dis = (paso_mm_2 * ptrMotorHandler[1]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda derecha   //[mm]
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	3304      	adds	r3, #4
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	791b      	ldrb	r3, [r3, #4]
 8001bc6:	ee07 3a90 	vmov	s15, r3
 8001bca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bce:	4b22      	ldr	r3, [pc, #136]	; (8001c58 <get_measuremets_parameters+0x2e8>)
 8001bd0:	edd3 7a00 	vldr	s15, [r3]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	3304      	adds	r3, #4
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001bde:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[0]->parametersMotor.vel = ptrMotorHandler[0]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda izquierda     //[m/s]
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	edd3 6a03 	vldr	s13, [r3, #12]
 8001bea:	4b14      	ldr	r3, [pc, #80]	; (8001c3c <get_measuremets_parameters+0x2cc>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	ee07 3a90 	vmov	s15, r3
 8001bf2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bfe:	edc3 7a02 	vstr	s15, [r3, #8]
				ptrMotorHandler[1]->parametersMotor.vel = ptrMotorHandler[1]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda derecha    //[m/s]
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	3304      	adds	r3, #4
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	edd3 6a03 	vldr	s13, [r3, #12]
 8001c0c:	4b0b      	ldr	r3, [pc, #44]	; (8001c3c <get_measuremets_parameters+0x2cc>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	ee07 3a90 	vmov	s15, r3
 8001c14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	3304      	adds	r3, #4
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c22:	edc3 7a02 	vstr	s15, [r3, #8]
 8001c26:	e065      	b.n	8001cf4 <get_measuremets_parameters+0x384>
 8001c28:	54442d18 	.word	0x54442d18
 8001c2c:	400921fb 	.word	0x400921fb
 8001c30:	1a63c1f8 	.word	0x1a63c1f8
 8001c34:	404ca5dc 	.word	0x404ca5dc
 8001c38:	20000520 	.word	0x20000520
 8001c3c:	20000524 	.word	0x20000524
 8001c40:	20000608 	.word	0x20000608
 8001c44:	20000522 	.word	0x20000522
 8001c48:	2000060c 	.word	0x2000060c
 8001c4c:	40668000 	.word	0x40668000
 8001c50:	20000514 	.word	0x20000514
 8001c54:	20000004 	.word	0x20000004
 8001c58:	20000008 	.word	0x20000008

			}else{
				// SI estamos aqui se tiene una direccion deseada hacia atras
				// almacenamos las variables de velocidad y dirección en función de hacia donde se este llendo

				ptrMotorHandler[0]->parametersMotor.dis = -(paso_mm_1 * ptrMotorHandler[0]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda izquierda //[mm]
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	791b      	ldrb	r3, [r3, #4]
 8001c62:	ee07 3a90 	vmov	s15, r3
 8001c66:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c6a:	4b2c      	ldr	r3, [pc, #176]	; (8001d1c <get_measuremets_parameters+0x3ac>)
 8001c6c:	edd3 7a00 	vldr	s15, [r3]
 8001c70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	eef1 7a67 	vneg.f32	s15, s15
 8001c7c:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[1]->parametersMotor.dis = -(paso_mm_2 * ptrMotorHandler[1]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda derecha   //[mm]
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	3304      	adds	r3, #4
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	791b      	ldrb	r3, [r3, #4]
 8001c88:	ee07 3a90 	vmov	s15, r3
 8001c8c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c90:	4b23      	ldr	r3, [pc, #140]	; (8001d20 <get_measuremets_parameters+0x3b0>)
 8001c92:	edd3 7a00 	vldr	s15, [r3]
 8001c96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	3304      	adds	r3, #4
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	eef1 7a67 	vneg.f32	s15, s15
 8001ca4:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[0]->parametersMotor.vel = -ptrMotorHandler[0]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda izquierda     //[m/s]
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	edd3 7a03 	vldr	s15, [r3, #12]
 8001cb0:	eef1 6a67 	vneg.f32	s13, s15
 8001cb4:	4b1b      	ldr	r3, [pc, #108]	; (8001d24 <get_measuremets_parameters+0x3b4>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	ee07 3a90 	vmov	s15, r3
 8001cbc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cc8:	edc3 7a02 	vstr	s15, [r3, #8]
				ptrMotorHandler[1]->parametersMotor.vel = -ptrMotorHandler[1]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda derecha    //[m/s]
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	3304      	adds	r3, #4
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	edd3 7a03 	vldr	s15, [r3, #12]
 8001cd6:	eef1 6a67 	vneg.f32	s13, s15
 8001cda:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <get_measuremets_parameters+0x3b4>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	ee07 3a90 	vmov	s15, r3
 8001ce2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	3304      	adds	r3, #4
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cf0:	edc3 7a02 	vstr	s15, [r3, #8]

			}

			//Reiniciamos el numero de conteos
			ptrMotorHandler[0]->parametersMotor.counts = 0;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	711a      	strb	r2, [r3, #4]
			ptrMotorHandler[1]->parametersMotor.counts = 0;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	3304      	adds	r3, #4
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2200      	movs	r2, #0
 8001d04:	711a      	strb	r2, [r3, #4]

			//Reiniciamos variable
			sum_ang = 0;
 8001d06:	4b08      	ldr	r3, [pc, #32]	; (8001d28 <get_measuremets_parameters+0x3b8>)
 8001d08:	f04f 0200 	mov.w	r2, #0
 8001d0c:	601a      	str	r2, [r3, #0]

			//Reiniciamos tiempo
			time_accumulated = 0;
 8001d0e:	4b07      	ldr	r3, [pc, #28]	; (8001d2c <get_measuremets_parameters+0x3bc>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	801a      	strh	r2, [r3, #0]

			//Reiniciamos el contador de accion
			counting_action = 0;
 8001d14:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <get_measuremets_parameters+0x3c0>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	801a      	strh	r2, [r3, #0]
		//Combinar ambos ángulos
//		ang_complementary = ptrParameter_position->grad_relativo + ang_for_Displament;
	}
	else{  __NOP(); }

}
 8001d1a:	e1de      	b.n	80020da <get_measuremets_parameters+0x76a>
 8001d1c:	20000004 	.word	0x20000004
 8001d20:	20000008 	.word	0x20000008
 8001d24:	20000524 	.word	0x20000524
 8001d28:	20000608 	.word	0x20000608
 8001d2c:	20000520 	.word	0x20000520
 8001d30:	20000522 	.word	0x20000522
	else if(Mode == sRoll)
 8001d34:	4bb0      	ldr	r3, [pc, #704]	; (8001ff8 <get_measuremets_parameters+0x688>)
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	2b01      	cmp	r3, #1
 8001d3a:	f040 81cd 	bne.w	80020d8 <get_measuremets_parameters+0x768>
			time_accion = time_accumulated;
 8001d3e:	4baf      	ldr	r3, [pc, #700]	; (8001ffc <get_measuremets_parameters+0x68c>)
 8001d40:	881b      	ldrh	r3, [r3, #0]
 8001d42:	461a      	mov	r2, r3
 8001d44:	4bae      	ldr	r3, [pc, #696]	; (8002000 <get_measuremets_parameters+0x690>)
 8001d46:	601a      	str	r2, [r3, #0]
			promAng = sum_ang / counting_action;
 8001d48:	4bae      	ldr	r3, [pc, #696]	; (8002004 <get_measuremets_parameters+0x694>)
 8001d4a:	edd3 6a00 	vldr	s13, [r3]
 8001d4e:	4bae      	ldr	r3, [pc, #696]	; (8002008 <get_measuremets_parameters+0x698>)
 8001d50:	881b      	ldrh	r3, [r3, #0]
 8001d52:	ee07 3a90 	vmov	s15, r3
 8001d56:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001d5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001d5e:	4bab      	ldr	r3, [pc, #684]	; (800200c <get_measuremets_parameters+0x69c>)
 8001d60:	edc3 7a00 	vstr	s15, [r3]
			ptrParameter_position->rad_relativo = (promAng * M_PI) / 180; //[rad]
 8001d64:	4ba9      	ldr	r3, [pc, #676]	; (800200c <get_measuremets_parameters+0x69c>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7fe fc05 	bl	8000578 <__aeabi_f2d>
 8001d6e:	a39e      	add	r3, pc, #632	; (adr r3, 8001fe8 <get_measuremets_parameters+0x678>)
 8001d70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d74:	f7fe fc58 	bl	8000628 <__aeabi_dmul>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	460b      	mov	r3, r1
 8001d7c:	4610      	mov	r0, r2
 8001d7e:	4619      	mov	r1, r3
 8001d80:	f04f 0200 	mov.w	r2, #0
 8001d84:	4ba2      	ldr	r3, [pc, #648]	; (8002010 <get_measuremets_parameters+0x6a0>)
 8001d86:	f7fe fd79 	bl	800087c <__aeabi_ddiv>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	68b9      	ldr	r1, [r7, #8]
 8001d90:	e9c1 2302 	strd	r2, r3, [r1, #8]
			ptrParameter_position->grad_global += atan2(sin((sum_ang * M_PI) / 180),
 8001d94:	4b9b      	ldr	r3, [pc, #620]	; (8002004 <get_measuremets_parameters+0x694>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7fe fbed 	bl	8000578 <__aeabi_f2d>
 8001d9e:	a392      	add	r3, pc, #584	; (adr r3, 8001fe8 <get_measuremets_parameters+0x678>)
 8001da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da4:	f7fe fc40 	bl	8000628 <__aeabi_dmul>
 8001da8:	4602      	mov	r2, r0
 8001daa:	460b      	mov	r3, r1
 8001dac:	4610      	mov	r0, r2
 8001dae:	4619      	mov	r1, r3
 8001db0:	f04f 0200 	mov.w	r2, #0
 8001db4:	4b96      	ldr	r3, [pc, #600]	; (8002010 <get_measuremets_parameters+0x6a0>)
 8001db6:	f7fe fd61 	bl	800087c <__aeabi_ddiv>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	ec43 2b17 	vmov	d7, r2, r3
 8001dc2:	eeb0 0a47 	vmov.f32	s0, s14
 8001dc6:	eef0 0a67 	vmov.f32	s1, s15
 8001dca:	f008 ffd1 	bl	800ad70 <sin>
 8001dce:	eeb0 8a40 	vmov.f32	s16, s0
 8001dd2:	eef0 8a60 	vmov.f32	s17, s1
					  	  	  	  	  	  	  	  	    cos((sum_ang * M_PI) / 180)) * (180 / M_PI); //[°] angulo acumulado global en grados
 8001dd6:	4b8b      	ldr	r3, [pc, #556]	; (8002004 <get_measuremets_parameters+0x694>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7fe fbcc 	bl	8000578 <__aeabi_f2d>
 8001de0:	a381      	add	r3, pc, #516	; (adr r3, 8001fe8 <get_measuremets_parameters+0x678>)
 8001de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001de6:	f7fe fc1f 	bl	8000628 <__aeabi_dmul>
 8001dea:	4602      	mov	r2, r0
 8001dec:	460b      	mov	r3, r1
 8001dee:	4610      	mov	r0, r2
 8001df0:	4619      	mov	r1, r3
			ptrParameter_position->grad_global += atan2(sin((sum_ang * M_PI) / 180),
 8001df2:	f04f 0200 	mov.w	r2, #0
 8001df6:	4b86      	ldr	r3, [pc, #536]	; (8002010 <get_measuremets_parameters+0x6a0>)
 8001df8:	f7fe fd40 	bl	800087c <__aeabi_ddiv>
 8001dfc:	4602      	mov	r2, r0
 8001dfe:	460b      	mov	r3, r1
 8001e00:	ec43 2b17 	vmov	d7, r2, r3
 8001e04:	eeb0 0a47 	vmov.f32	s0, s14
 8001e08:	eef0 0a67 	vmov.f32	s1, s15
 8001e0c:	f008 ff14 	bl	800ac38 <cos>
 8001e10:	eeb0 7a40 	vmov.f32	s14, s0
 8001e14:	eef0 7a60 	vmov.f32	s15, s1
 8001e18:	eeb0 1a47 	vmov.f32	s2, s14
 8001e1c:	eef0 1a67 	vmov.f32	s3, s15
 8001e20:	eeb0 0a48 	vmov.f32	s0, s16
 8001e24:	eef0 0a68 	vmov.f32	s1, s17
 8001e28:	f008 fffa 	bl	800ae20 <atan2>
 8001e2c:	ec51 0b10 	vmov	r0, r1, d0
					  	  	  	  	  	  	  	  	    cos((sum_ang * M_PI) / 180)) * (180 / M_PI); //[°] angulo acumulado global en grados
 8001e30:	a36f      	add	r3, pc, #444	; (adr r3, 8001ff0 <get_measuremets_parameters+0x680>)
 8001e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e36:	f7fe fbf7 	bl	8000628 <__aeabi_dmul>
 8001e3a:	4602      	mov	r2, r0
 8001e3c:	460b      	mov	r3, r1
 8001e3e:	4610      	mov	r0, r2
 8001e40:	4619      	mov	r1, r3
			ptrParameter_position->grad_global += atan2(sin((sum_ang * M_PI) / 180),
 8001e42:	68bb      	ldr	r3, [r7, #8]
 8001e44:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8001e48:	f7fe fa38 	bl	80002bc <__adddf3>
 8001e4c:	4602      	mov	r2, r0
 8001e4e:	460b      	mov	r3, r1
 8001e50:	68b9      	ldr	r1, [r7, #8]
 8001e52:	e9c1 2306 	strd	r2, r3, [r1, #24]
			ptrParameter_position->rad_global = atan2(sin((ptrParameter_position->grad_global * M_PI) / 180),
 8001e56:	68bb      	ldr	r3, [r7, #8]
 8001e58:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001e5c:	a362      	add	r3, pc, #392	; (adr r3, 8001fe8 <get_measuremets_parameters+0x678>)
 8001e5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e62:	f7fe fbe1 	bl	8000628 <__aeabi_dmul>
 8001e66:	4602      	mov	r2, r0
 8001e68:	460b      	mov	r3, r1
 8001e6a:	4610      	mov	r0, r2
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	4b67      	ldr	r3, [pc, #412]	; (8002010 <get_measuremets_parameters+0x6a0>)
 8001e74:	f7fe fd02 	bl	800087c <__aeabi_ddiv>
 8001e78:	4602      	mov	r2, r0
 8001e7a:	460b      	mov	r3, r1
 8001e7c:	ec43 2b17 	vmov	d7, r2, r3
 8001e80:	eeb0 0a47 	vmov.f32	s0, s14
 8001e84:	eef0 0a67 	vmov.f32	s1, s15
 8001e88:	f008 ff72 	bl	800ad70 <sin>
 8001e8c:	eeb0 8a40 	vmov.f32	s16, s0
 8001e90:	eef0 8a60 	vmov.f32	s17, s1
													  cos((ptrParameter_position->grad_global * M_PI) / 180)); //[rad]
 8001e94:	68bb      	ldr	r3, [r7, #8]
 8001e96:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8001e9a:	a353      	add	r3, pc, #332	; (adr r3, 8001fe8 <get_measuremets_parameters+0x678>)
 8001e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea0:	f7fe fbc2 	bl	8000628 <__aeabi_dmul>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	4610      	mov	r0, r2
 8001eaa:	4619      	mov	r1, r3
			ptrParameter_position->rad_global = atan2(sin((ptrParameter_position->grad_global * M_PI) / 180),
 8001eac:	f04f 0200 	mov.w	r2, #0
 8001eb0:	4b57      	ldr	r3, [pc, #348]	; (8002010 <get_measuremets_parameters+0x6a0>)
 8001eb2:	f7fe fce3 	bl	800087c <__aeabi_ddiv>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1
 8001eba:	ec43 2b17 	vmov	d7, r2, r3
 8001ebe:	eeb0 0a47 	vmov.f32	s0, s14
 8001ec2:	eef0 0a67 	vmov.f32	s1, s15
 8001ec6:	f008 feb7 	bl	800ac38 <cos>
 8001eca:	eeb0 7a40 	vmov.f32	s14, s0
 8001ece:	eef0 7a60 	vmov.f32	s15, s1
 8001ed2:	eeb0 1a47 	vmov.f32	s2, s14
 8001ed6:	eef0 1a67 	vmov.f32	s3, s15
 8001eda:	eeb0 0a48 	vmov.f32	s0, s16
 8001ede:	eef0 0a68 	vmov.f32	s1, s17
 8001ee2:	f008 ff9d 	bl	800ae20 <atan2>
 8001ee6:	eeb0 7a40 	vmov.f32	s14, s0
 8001eea:	eef0 7a60 	vmov.f32	s15, s1
 8001eee:	68bb      	ldr	r3, [r7, #8]
 8001ef0:	ed83 7b04 	vstr	d7, [r3, #16]
			ptrParameter_position->rad_relativo = atan2(sin(ptrParameter_position->rad_relativo),
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	ed93 7b02 	vldr	d7, [r3, #8]
 8001efa:	eeb0 0a47 	vmov.f32	s0, s14
 8001efe:	eef0 0a67 	vmov.f32	s1, s15
 8001f02:	f008 ff35 	bl	800ad70 <sin>
 8001f06:	eeb0 8a40 	vmov.f32	s16, s0
 8001f0a:	eef0 8a60 	vmov.f32	s17, s1
 8001f0e:	68bb      	ldr	r3, [r7, #8]
 8001f10:	ed93 7b02 	vldr	d7, [r3, #8]
 8001f14:	eeb0 0a47 	vmov.f32	s0, s14
 8001f18:	eef0 0a67 	vmov.f32	s1, s15
 8001f1c:	f008 fe8c 	bl	800ac38 <cos>
 8001f20:	eeb0 7a40 	vmov.f32	s14, s0
 8001f24:	eef0 7a60 	vmov.f32	s15, s1
 8001f28:	eeb0 1a47 	vmov.f32	s2, s14
 8001f2c:	eef0 1a67 	vmov.f32	s3, s15
 8001f30:	eeb0 0a48 	vmov.f32	s0, s16
 8001f34:	eef0 0a68 	vmov.f32	s1, s17
 8001f38:	f008 ff72 	bl	800ae20 <atan2>
 8001f3c:	eeb0 7a40 	vmov.f32	s14, s0
 8001f40:	eef0 7a60 	vmov.f32	s15, s1
 8001f44:	68bb      	ldr	r3, [r7, #8]
 8001f46:	ed83 7b02 	vstr	d7, [r3, #8]
			if (Mode_dir.direction_s_r == SET){
 8001f4a:	4b32      	ldr	r3, [pc, #200]	; (8002014 <get_measuremets_parameters+0x6a4>)
 8001f4c:	785b      	ldrb	r3, [r3, #1]
 8001f4e:	2b01      	cmp	r3, #1
 8001f50:	d166      	bne.n	8002020 <get_measuremets_parameters+0x6b0>
				ptrMotorHandler[0]->parametersMotor.dis = (paso_mm_1 * ptrMotorHandler[0]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda izquierda //[mm]
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	791b      	ldrb	r3, [r3, #4]
 8001f58:	ee07 3a90 	vmov	s15, r3
 8001f5c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f60:	4b2d      	ldr	r3, [pc, #180]	; (8002018 <get_measuremets_parameters+0x6a8>)
 8001f62:	edd3 7a00 	vldr	s15, [r3]
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f6e:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[1]->parametersMotor.dis = -(paso_mm_2 * ptrMotorHandler[1]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda derecha   //[mm]
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	3304      	adds	r3, #4
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	791b      	ldrb	r3, [r3, #4]
 8001f7a:	ee07 3a90 	vmov	s15, r3
 8001f7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f82:	4b26      	ldr	r3, [pc, #152]	; (800201c <get_measuremets_parameters+0x6ac>)
 8001f84:	edd3 7a00 	vldr	s15, [r3]
 8001f88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	3304      	adds	r3, #4
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	eef1 7a67 	vneg.f32	s15, s15
 8001f96:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[0]->parametersMotor.vel = ptrMotorHandler[0]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda izquierda     //[m/s]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	edd3 6a03 	vldr	s13, [r3, #12]
 8001fa2:	4b17      	ldr	r3, [pc, #92]	; (8002000 <get_measuremets_parameters+0x690>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	ee07 3a90 	vmov	s15, r3
 8001faa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fb6:	edc3 7a02 	vstr	s15, [r3, #8]
				ptrMotorHandler[1]->parametersMotor.vel = -ptrMotorHandler[1]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda derecha    //[m/s]
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	3304      	adds	r3, #4
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	edd3 7a03 	vldr	s15, [r3, #12]
 8001fc4:	eef1 6a67 	vneg.f32	s13, s15
 8001fc8:	4b0d      	ldr	r3, [pc, #52]	; (8002000 <get_measuremets_parameters+0x690>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	ee07 3a90 	vmov	s15, r3
 8001fd0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	3304      	adds	r3, #4
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001fde:	edc3 7a02 	vstr	s15, [r3, #8]
 8001fe2:	e065      	b.n	80020b0 <get_measuremets_parameters+0x740>
 8001fe4:	f3af 8000 	nop.w
 8001fe8:	54442d18 	.word	0x54442d18
 8001fec:	400921fb 	.word	0x400921fb
 8001ff0:	1a63c1f8 	.word	0x1a63c1f8
 8001ff4:	404ca5dc 	.word	0x404ca5dc
 8001ff8:	20000516 	.word	0x20000516
 8001ffc:	20000520 	.word	0x20000520
 8002000:	20000524 	.word	0x20000524
 8002004:	20000608 	.word	0x20000608
 8002008:	20000522 	.word	0x20000522
 800200c:	2000060c 	.word	0x2000060c
 8002010:	40668000 	.word	0x40668000
 8002014:	20000514 	.word	0x20000514
 8002018:	20000004 	.word	0x20000004
 800201c:	20000008 	.word	0x20000008
				ptrMotorHandler[0]->parametersMotor.dis = -(paso_mm_1 * ptrMotorHandler[0]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda izquierda //[mm]
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	791b      	ldrb	r3, [r3, #4]
 8002026:	ee07 3a90 	vmov	s15, r3
 800202a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800202e:	4b2e      	ldr	r3, [pc, #184]	; (80020e8 <get_measuremets_parameters+0x778>)
 8002030:	edd3 7a00 	vldr	s15, [r3]
 8002034:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	eef1 7a67 	vneg.f32	s15, s15
 8002040:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[1]->parametersMotor.dis = (paso_mm_2 * ptrMotorHandler[1]->parametersMotor.counts);// Calculamos la distancia recorrida contando cuantos pasos a dado la rueda derecha   //[mm]
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	3304      	adds	r3, #4
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	791b      	ldrb	r3, [r3, #4]
 800204c:	ee07 3a90 	vmov	s15, r3
 8002050:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002054:	4b25      	ldr	r3, [pc, #148]	; (80020ec <get_measuremets_parameters+0x77c>)
 8002056:	edd3 7a00 	vldr	s15, [r3]
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	3304      	adds	r3, #4
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002064:	edc3 7a03 	vstr	s15, [r3, #12]
				ptrMotorHandler[0]->parametersMotor.vel = -ptrMotorHandler[0]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda izquierda     //[m/s]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	edd3 7a03 	vldr	s15, [r3, #12]
 8002070:	eef1 6a67 	vneg.f32	s13, s15
 8002074:	4b1e      	ldr	r3, [pc, #120]	; (80020f0 <get_measuremets_parameters+0x780>)
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	ee07 3a90 	vmov	s15, r3
 800207c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002088:	edc3 7a02 	vstr	s15, [r3, #8]
				ptrMotorHandler[1]->parametersMotor.vel = ptrMotorHandler[1]->parametersMotor.dis / time_accion; // Calculamos la velocidad de la rueda derecha    //[m/s]
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	3304      	adds	r3, #4
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	edd3 6a03 	vldr	s13, [r3, #12]
 8002096:	4b16      	ldr	r3, [pc, #88]	; (80020f0 <get_measuremets_parameters+0x780>)
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	ee07 3a90 	vmov	s15, r3
 800209e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	3304      	adds	r3, #4
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020ac:	edc3 7a02 	vstr	s15, [r3, #8]
			ptrMotorHandler[0]->parametersMotor.counts = 0;
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	2200      	movs	r2, #0
 80020b6:	711a      	strb	r2, [r3, #4]
			ptrMotorHandler[1]->parametersMotor.counts = 0; // RESETEAMOS LAS CUENTAS
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	3304      	adds	r3, #4
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2200      	movs	r2, #0
 80020c0:	711a      	strb	r2, [r3, #4]
			sum_ang = 0;
 80020c2:	4b0c      	ldr	r3, [pc, #48]	; (80020f4 <get_measuremets_parameters+0x784>)
 80020c4:	f04f 0200 	mov.w	r2, #0
 80020c8:	601a      	str	r2, [r3, #0]
			time_accumulated = 0;
 80020ca:	4b0b      	ldr	r3, [pc, #44]	; (80020f8 <get_measuremets_parameters+0x788>)
 80020cc:	2200      	movs	r2, #0
 80020ce:	801a      	strh	r2, [r3, #0]
			counting_action  = 0;
 80020d0:	4b0a      	ldr	r3, [pc, #40]	; (80020fc <get_measuremets_parameters+0x78c>)
 80020d2:	2200      	movs	r2, #0
 80020d4:	801a      	strh	r2, [r3, #0]
}
 80020d6:	e000      	b.n	80020da <get_measuremets_parameters+0x76a>
	else{  __NOP(); }
 80020d8:	bf00      	nop
}
 80020da:	bf00      	nop
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	ecbd 8b02 	vpop	{d8}
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000004 	.word	0x20000004
 80020ec:	20000008 	.word	0x20000008
 80020f0:	20000524 	.word	0x20000524
 80020f4:	20000608 	.word	0x20000608
 80020f8:	20000520 	.word	0x20000520
 80020fc:	20000522 	.word	0x20000522

08002100 <On_motor_Straigh_Roll>:


void On_motor_Straigh_Roll(Motor_Handler_t *ptrMotorhandler[2], state_dir_t operation_mode_dir){
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	8039      	strh	r1, [r7, #0]


	if (operation_mode_dir.Mode == sLine){
 800210a:	783b      	ldrb	r3, [r7, #0]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d120      	bne.n	8002152 <On_motor_Straigh_Roll+0x52>
				//Activamos el motor
				// ENCENCEMOS EL MOTOR 1 (LEFT)
					// Seteamos correctamente la direccion de cada motor
					set_direction_straigh_roll(ptrMotorhandler, operation_mode_dir);
 8002110:	6839      	ldr	r1, [r7, #0]
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 f844 	bl	80021a0 <set_direction_straigh_roll>

					enableOutput(ptrMotorhandler[0]->phandlerPWM);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800211e:	4618      	mov	r0, r3
 8002120:	f003 fad0 	bl	80056c4 <enableOutput>
					GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,SET); // Encendemos el motor 1
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212a:	2101      	movs	r1, #1
 800212c:	4618      	mov	r0, r3
 800212e:	f002 fd1a 	bl	8004b66 <GPIO_WritePin_Afopt>

					// ENCENCEMOS EL MOTOR 2 (Right)
					//Se enciende el motor 2
					enableOutput(ptrMotorhandler[1]->phandlerPWM);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	3304      	adds	r3, #4
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213a:	4618      	mov	r0, r3
 800213c:	f003 fac2 	bl	80056c4 <enableOutput>
					GPIO_WritePin_Afopt (ptrMotorhandler[1]->phandlerGPIOEN,SET);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	3304      	adds	r3, #4
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002148:	2101      	movs	r1, #1
 800214a:	4618      	mov	r0, r3
 800214c:	f002 fd0b 	bl	8004b66 <GPIO_WritePin_Afopt>
					GPIO_WritePin_Afopt (ptrMotorhandler[1]->phandlerGPIOEN,SET);


	}

}
 8002150:	e022      	b.n	8002198 <On_motor_Straigh_Roll+0x98>
	}else if (operation_mode_dir.Mode == sRoll){
 8002152:	783b      	ldrb	r3, [r7, #0]
 8002154:	2b01      	cmp	r3, #1
 8002156:	d11f      	bne.n	8002198 <On_motor_Straigh_Roll+0x98>
					set_direction_straigh_roll(ptrMotorhandler, operation_mode_dir);
 8002158:	6839      	ldr	r1, [r7, #0]
 800215a:	6878      	ldr	r0, [r7, #4]
 800215c:	f000 f820 	bl	80021a0 <set_direction_straigh_roll>
					enableOutput(ptrMotorhandler[0]->phandlerPWM);
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002166:	4618      	mov	r0, r3
 8002168:	f003 faac 	bl	80056c4 <enableOutput>
					GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,SET); // Encendemos el motor 1
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002172:	2101      	movs	r1, #1
 8002174:	4618      	mov	r0, r3
 8002176:	f002 fcf6 	bl	8004b66 <GPIO_WritePin_Afopt>
					enableOutput(ptrMotorhandler[1]->phandlerPWM);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	3304      	adds	r3, #4
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002182:	4618      	mov	r0, r3
 8002184:	f003 fa9e 	bl	80056c4 <enableOutput>
					GPIO_WritePin_Afopt (ptrMotorhandler[1]->phandlerGPIOEN,SET);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	3304      	adds	r3, #4
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002190:	2101      	movs	r1, #1
 8002192:	4618      	mov	r0, r3
 8002194:	f002 fce7 	bl	8004b66 <GPIO_WritePin_Afopt>
}
 8002198:	bf00      	nop
 800219a:	3708      	adds	r7, #8
 800219c:	46bd      	mov	sp, r7
 800219e:	bd80      	pop	{r7, pc}

080021a0 <set_direction_straigh_roll>:

void set_direction_straigh_roll (Motor_Handler_t *ptrMotorhandler[2], state_dir_t operation_mode_dir){
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
 80021a8:	8039      	strh	r1, [r7, #0]

	// Esta funcion setea correctamente la direccion de los motores dependiendo de lo que se quiera.
	if (operation_mode_dir.Mode == sLine){
 80021aa:	783b      	ldrb	r3, [r7, #0]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d143      	bne.n	8002238 <set_direction_straigh_roll+0x98>

		// Si queremos ir hacia adelante

		// Primero revisamos en que direccion se encuentra el robot para ver si si se aplica
		// el cambio o no
		if ((ptrMotorhandler[0]->configMotor.dir != operation_mode_dir.direction_s_r)){
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	7f1a      	ldrb	r2, [r3, #28]
 80021b6:	787b      	ldrb	r3, [r7, #1]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d018      	beq.n	80021ee <set_direction_straigh_roll+0x4e>
			// cambiamos la direccion cambiando los pines in pero tambien aplicando un toogle al PWM en cada caso
			ptrMotorhandler[0]->configMotor.dir = operation_mode_dir.direction_s_r;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	787a      	ldrb	r2, [r7, #1]
 80021c2:	771a      	strb	r2, [r3, #28]
			GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOIN, !ptrMotorhandler[0]->configMotor.dir); // La direccion estaba en RESET, la cambiamos a SET
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	6a1a      	ldr	r2, [r3, #32]
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	7f1b      	ldrb	r3, [r3, #28]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	bf0c      	ite	eq
 80021d4:	2301      	moveq	r3, #1
 80021d6:	2300      	movne	r3, #0
 80021d8:	b2db      	uxtb	r3, r3
 80021da:	4619      	mov	r1, r3
 80021dc:	4610      	mov	r0, r2
 80021de:	f002 fcc2 	bl	8004b66 <GPIO_WritePin_Afopt>
			PWMx_Toggle(ptrMotorhandler[0]->phandlerPWM);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021e8:	4618      	mov	r0, r3
 80021ea:	f003 fe03 	bl	8005df4 <PWMx_Toggle>

		}

		if ((ptrMotorhandler[1]->configMotor.dir != operation_mode_dir.direction_s_r)){
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	3304      	adds	r3, #4
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	7f1a      	ldrb	r2, [r3, #28]
 80021f6:	787b      	ldrb	r3, [r7, #1]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d068      	beq.n	80022ce <set_direction_straigh_roll+0x12e>
			// cambiamos la direccion cambiando los pines in pero tambien aplicando un toogle al PWM en cada caso
			ptrMotorhandler[1]->configMotor.dir = operation_mode_dir.direction_s_r;
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3304      	adds	r3, #4
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	787a      	ldrb	r2, [r7, #1]
 8002204:	771a      	strb	r2, [r3, #28]
			GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOIN,!ptrMotorhandler[1]->configMotor.dir); // La direccion estaba en RESET, la cambiamos a SET
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3304      	adds	r3, #4
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	6a1a      	ldr	r2, [r3, #32]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	3304      	adds	r3, #4
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	7f1b      	ldrb	r3, [r3, #28]
 8002216:	2b00      	cmp	r3, #0
 8002218:	bf0c      	ite	eq
 800221a:	2301      	moveq	r3, #1
 800221c:	2300      	movne	r3, #0
 800221e:	b2db      	uxtb	r3, r3
 8002220:	4619      	mov	r1, r3
 8002222:	4610      	mov	r0, r2
 8002224:	f002 fc9f 	bl	8004b66 <GPIO_WritePin_Afopt>
			PWMx_Toggle(ptrMotorhandler[1]->phandlerPWM);
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	3304      	adds	r3, #4
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002230:	4618      	mov	r0, r3
 8002232:	f003 fddf 	bl	8005df4 <PWMx_Toggle>
			}
			// Puede que no analice ningun if y simplemente no haga nada


	}
}
 8002236:	e04a      	b.n	80022ce <set_direction_straigh_roll+0x12e>
	}else if (operation_mode_dir.Mode == sRoll){
 8002238:	783b      	ldrb	r3, [r7, #0]
 800223a:	2b01      	cmp	r3, #1
 800223c:	d147      	bne.n	80022ce <set_direction_straigh_roll+0x12e>
			if ((ptrMotorhandler[0]->configMotor.dir == operation_mode_dir.direction_s_r)){
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	7f1a      	ldrb	r2, [r3, #28]
 8002244:	787b      	ldrb	r3, [r7, #1]
 8002246:	429a      	cmp	r2, r3
 8002248:	d11d      	bne.n	8002286 <set_direction_straigh_roll+0xe6>
				ptrMotorhandler[0]->configMotor.dir  =  !operation_mode_dir.direction_s_r;
 800224a:	787b      	ldrb	r3, [r7, #1]
 800224c:	2b00      	cmp	r3, #0
 800224e:	bf0c      	ite	eq
 8002250:	2301      	moveq	r3, #1
 8002252:	2300      	movne	r3, #0
 8002254:	b2da      	uxtb	r2, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	771a      	strb	r2, [r3, #28]
				GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOIN, !ptrMotorhandler[0]->configMotor.dir); // La direccion estaba en RESET, la cambiamos a SET
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	6a1a      	ldr	r2, [r3, #32]
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	7f1b      	ldrb	r3, [r3, #28]
 8002268:	2b00      	cmp	r3, #0
 800226a:	bf0c      	ite	eq
 800226c:	2301      	moveq	r3, #1
 800226e:	2300      	movne	r3, #0
 8002270:	b2db      	uxtb	r3, r3
 8002272:	4619      	mov	r1, r3
 8002274:	4610      	mov	r0, r2
 8002276:	f002 fc76 	bl	8004b66 <GPIO_WritePin_Afopt>
				PWMx_Toggle(ptrMotorhandler[0]->phandlerPWM);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002280:	4618      	mov	r0, r3
 8002282:	f003 fdb7 	bl	8005df4 <PWMx_Toggle>
			if ((ptrMotorhandler[1]->configMotor.dir != operation_mode_dir.direction_s_r)){
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	3304      	adds	r3, #4
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	7f1a      	ldrb	r2, [r3, #28]
 800228e:	787b      	ldrb	r3, [r7, #1]
 8002290:	429a      	cmp	r2, r3
 8002292:	d01c      	beq.n	80022ce <set_direction_straigh_roll+0x12e>
				ptrMotorhandler[1]->configMotor.dir = operation_mode_dir.direction_s_r;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	3304      	adds	r3, #4
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	787a      	ldrb	r2, [r7, #1]
 800229c:	771a      	strb	r2, [r3, #28]
				GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOIN, !ptrMotorhandler[1]->configMotor.dir); // La direccion estaba en SET, la cambiamos a RESET
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	3304      	adds	r3, #4
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6a1a      	ldr	r2, [r3, #32]
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	3304      	adds	r3, #4
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	7f1b      	ldrb	r3, [r3, #28]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	bf0c      	ite	eq
 80022b2:	2301      	moveq	r3, #1
 80022b4:	2300      	movne	r3, #0
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	4619      	mov	r1, r3
 80022ba:	4610      	mov	r0, r2
 80022bc:	f002 fc53 	bl	8004b66 <GPIO_WritePin_Afopt>
				PWMx_Toggle(ptrMotorhandler[1]->phandlerPWM);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	3304      	adds	r3, #4
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022c8:	4618      	mov	r0, r3
 80022ca:	f003 fd93 	bl	8005df4 <PWMx_Toggle>
}
 80022ce:	bf00      	nop
 80022d0:	3708      	adds	r7, #8
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}

080022d6 <change_dir_straigh_Roll>:

void change_dir_straigh_Roll(Motor_Handler_t *ptrMotorhandler[2], state_dir_t operation_mode_dir){
 80022d6:	b580      	push	{r7, lr}
 80022d8:	b082      	sub	sp, #8
 80022da:	af00      	add	r7, sp, #0
 80022dc:	6078      	str	r0, [r7, #4]
 80022de:	8039      	strh	r1, [r7, #0]

	if (operation_mode_dir.Mode == sLine){
 80022e0:	783b      	ldrb	r3, [r7, #0]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d161      	bne.n	80023aa <change_dir_straigh_Roll+0xd4>
		// Si estamos aqui es porque queremos cambiar la direccion en linea recta correctamente

		// antes de cambiar la direccion apagamos los motores
		GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,RESET);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022ec:	2100      	movs	r1, #0
 80022ee:	4618      	mov	r0, r3
 80022f0:	f002 fc39 	bl	8004b66 <GPIO_WritePin_Afopt>
		GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN,RESET);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	3304      	adds	r3, #4
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022fc:	2100      	movs	r1, #0
 80022fe:	4618      	mov	r0, r3
 8002300:	f002 fc31 	bl	8004b66 <GPIO_WritePin_Afopt>

		// Primero revisamos en que direccion se encuentra el robot para ver si si se aplica
		// el cambio o no
		if ((ptrMotorhandler[0]->configMotor.dir != operation_mode_dir.direction_s_r)){
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	7f1a      	ldrb	r2, [r3, #28]
 800230a:	787b      	ldrb	r3, [r7, #1]
 800230c:	429a      	cmp	r2, r3
 800230e:	d018      	beq.n	8002342 <change_dir_straigh_Roll+0x6c>
			// si estamos aqui es porque se quiere cambiar la direccion del robot

			// cambiamos la direccion cambiando los pines in pero tambien aplicando un toogle al PWM en cada caso
			ptrMotorhandler[0]->configMotor.dir = operation_mode_dir.direction_s_r;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	787a      	ldrb	r2, [r7, #1]
 8002316:	771a      	strb	r2, [r3, #28]
			GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOIN, !ptrMotorhandler[0]->configMotor.dir); // La direccion estaba en RESET, la cambiamos a SET
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	6a1a      	ldr	r2, [r3, #32]
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	7f1b      	ldrb	r3, [r3, #28]
 8002324:	2b00      	cmp	r3, #0
 8002326:	bf0c      	ite	eq
 8002328:	2301      	moveq	r3, #1
 800232a:	2300      	movne	r3, #0
 800232c:	b2db      	uxtb	r3, r3
 800232e:	4619      	mov	r1, r3
 8002330:	4610      	mov	r0, r2
 8002332:	f002 fc18 	bl	8004b66 <GPIO_WritePin_Afopt>
			PWMx_Toggle(ptrMotorhandler[0]->phandlerPWM);
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233c:	4618      	mov	r0, r3
 800233e:	f003 fd59 	bl	8005df4 <PWMx_Toggle>

		}

		if ((ptrMotorhandler[1]->configMotor.dir != operation_mode_dir.direction_s_r)){
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	3304      	adds	r3, #4
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	7f1a      	ldrb	r2, [r3, #28]
 800234a:	787b      	ldrb	r3, [r7, #1]
 800234c:	429a      	cmp	r2, r3
 800234e:	d01c      	beq.n	800238a <change_dir_straigh_Roll+0xb4>
			// si estamos aqui es porque se quiere cambiar la direccion del robot
			ptrMotorhandler[1]->configMotor.dir = operation_mode_dir.direction_s_r;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3304      	adds	r3, #4
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	787a      	ldrb	r2, [r7, #1]
 8002358:	771a      	strb	r2, [r3, #28]
			// cambiamos la direccion cambiando los pines in pero tambien aplicando un toogle al PWM en cada caso
			GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOIN, !ptrMotorhandler[1]->configMotor.dir); // La direccion estaba en RESET, la cambiamos a SET
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	3304      	adds	r3, #4
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	6a1a      	ldr	r2, [r3, #32]
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	3304      	adds	r3, #4
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	7f1b      	ldrb	r3, [r3, #28]
 800236a:	2b00      	cmp	r3, #0
 800236c:	bf0c      	ite	eq
 800236e:	2301      	moveq	r3, #1
 8002370:	2300      	movne	r3, #0
 8002372:	b2db      	uxtb	r3, r3
 8002374:	4619      	mov	r1, r3
 8002376:	4610      	mov	r0, r2
 8002378:	f002 fbf5 	bl	8004b66 <GPIO_WritePin_Afopt>
			PWMx_Toggle(ptrMotorhandler[1]->phandlerPWM);
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	3304      	adds	r3, #4
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002384:	4618      	mov	r0, r3
 8002386:	f003 fd35 	bl	8005df4 <PWMx_Toggle>
		}
		// Puede que no analice ningún if y simplemente no haga nada


		// volvemos a encender los motores
		GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,SET);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002390:	2101      	movs	r1, #1
 8002392:	4618      	mov	r0, r3
 8002394:	f002 fbe7 	bl	8004b66 <GPIO_WritePin_Afopt>
		GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN,SET);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	3304      	adds	r3, #4
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a0:	2101      	movs	r1, #1
 80023a2:	4618      	mov	r0, r3
 80023a4:	f002 fbdf 	bl	8004b66 <GPIO_WritePin_Afopt>
			// volvemos a encender los motores
			GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,SET);
			GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN,SET);

	}
}
 80023a8:	e068      	b.n	800247c <change_dir_straigh_Roll+0x1a6>
	}else if (operation_mode_dir.Mode == sRoll){
 80023aa:	783b      	ldrb	r3, [r7, #0]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d165      	bne.n	800247c <change_dir_straigh_Roll+0x1a6>
			GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,RESET);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b6:	2100      	movs	r1, #0
 80023b8:	4618      	mov	r0, r3
 80023ba:	f002 fbd4 	bl	8004b66 <GPIO_WritePin_Afopt>
			GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN,RESET);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	3304      	adds	r3, #4
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c6:	2100      	movs	r1, #0
 80023c8:	4618      	mov	r0, r3
 80023ca:	f002 fbcc 	bl	8004b66 <GPIO_WritePin_Afopt>
			if ((ptrMotorhandler[0]->configMotor.dir == operation_mode_dir.direction_s_r)){
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	7f1a      	ldrb	r2, [r3, #28]
 80023d4:	787b      	ldrb	r3, [r7, #1]
 80023d6:	429a      	cmp	r2, r3
 80023d8:	d11d      	bne.n	8002416 <change_dir_straigh_Roll+0x140>
				ptrMotorhandler[0]->configMotor.dir = !operation_mode_dir.direction_s_r;
 80023da:	787b      	ldrb	r3, [r7, #1]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	bf0c      	ite	eq
 80023e0:	2301      	moveq	r3, #1
 80023e2:	2300      	movne	r3, #0
 80023e4:	b2da      	uxtb	r2, r3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	771a      	strb	r2, [r3, #28]
				GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOIN, !ptrMotorhandler[0]->configMotor.dir ); // La direccion estaba en RESET, la cambiamos a SET
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	6a1a      	ldr	r2, [r3, #32]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	7f1b      	ldrb	r3, [r3, #28]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	bf0c      	ite	eq
 80023fc:	2301      	moveq	r3, #1
 80023fe:	2300      	movne	r3, #0
 8002400:	b2db      	uxtb	r3, r3
 8002402:	4619      	mov	r1, r3
 8002404:	4610      	mov	r0, r2
 8002406:	f002 fbae 	bl	8004b66 <GPIO_WritePin_Afopt>
				PWMx_Toggle(ptrMotorhandler[0]->phandlerPWM);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002410:	4618      	mov	r0, r3
 8002412:	f003 fcef 	bl	8005df4 <PWMx_Toggle>
			if ((ptrMotorhandler[1]->configMotor.dir != operation_mode_dir.direction_s_r)){
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	3304      	adds	r3, #4
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	7f1a      	ldrb	r2, [r3, #28]
 800241e:	787b      	ldrb	r3, [r7, #1]
 8002420:	429a      	cmp	r2, r3
 8002422:	d01c      	beq.n	800245e <change_dir_straigh_Roll+0x188>
				ptrMotorhandler[1]->configMotor.dir = operation_mode_dir.direction_s_r;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	3304      	adds	r3, #4
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	787a      	ldrb	r2, [r7, #1]
 800242c:	771a      	strb	r2, [r3, #28]
				GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOIN, !ptrMotorhandler[1]->configMotor.dir); // La direccion estaba en SET, la cambiamos a RESET
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	3304      	adds	r3, #4
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	6a1a      	ldr	r2, [r3, #32]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	3304      	adds	r3, #4
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	7f1b      	ldrb	r3, [r3, #28]
 800243e:	2b00      	cmp	r3, #0
 8002440:	bf0c      	ite	eq
 8002442:	2301      	moveq	r3, #1
 8002444:	2300      	movne	r3, #0
 8002446:	b2db      	uxtb	r3, r3
 8002448:	4619      	mov	r1, r3
 800244a:	4610      	mov	r0, r2
 800244c:	f002 fb8b 	bl	8004b66 <GPIO_WritePin_Afopt>
				PWMx_Toggle(ptrMotorhandler[1]->phandlerPWM);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	3304      	adds	r3, #4
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002458:	4618      	mov	r0, r3
 800245a:	f003 fccb 	bl	8005df4 <PWMx_Toggle>
			GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN,SET);
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002464:	2101      	movs	r1, #1
 8002466:	4618      	mov	r0, r3
 8002468:	f002 fb7d 	bl	8004b66 <GPIO_WritePin_Afopt>
			GPIO_WritePin_Afopt(ptrMotorhandler[1]->phandlerGPIOEN,SET);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3304      	adds	r3, #4
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002474:	2101      	movs	r1, #1
 8002476:	4618      	mov	r0, r3
 8002478:	f002 fb75 	bl	8004b66 <GPIO_WritePin_Afopt>
}
 800247c:	bf00      	nop
 800247e:	3708      	adds	r7, #8
 8002480:	46bd      	mov	sp, r7
 8002482:	bd80      	pop	{r7, pc}

08002484 <stop>:


void stop (Motor_Handler_t *ptrMotorhandler[2]){
 8002484:	b580      	push	{r7, lr}
 8002486:	b082      	sub	sp, #8
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]

	//DESACTIVAMOS EL MOTOR
	// APAGAMOS EL MOTOR 1 (LEFT)
		//Se enciende el motor 1
		disableOutput(ptrMotorhandler[0]->phandlerPWM);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002492:	4618      	mov	r0, r3
 8002494:	f003 fc6e 	bl	8005d74 <disableOutput>
		GPIO_WritePin_Afopt(ptrMotorhandler[0]->phandlerGPIOEN, RESET); // Apagamos el motor 1
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800249e:	2100      	movs	r1, #0
 80024a0:	4618      	mov	r0, r3
 80024a2:	f002 fb60 	bl	8004b66 <GPIO_WritePin_Afopt>
		// APAGAMOS EL MOTOR 2 (Right)
		//Se enciende el motor 2
		disableOutput(ptrMotorhandler[1]->phandlerPWM);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	3304      	adds	r3, #4
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024ae:	4618      	mov	r0, r3
 80024b0:	f003 fc60 	bl	8005d74 <disableOutput>
		GPIO_WritePin_Afopt (ptrMotorhandler[1]->phandlerGPIOEN,RESET);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3304      	adds	r3, #4
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024bc:	2100      	movs	r1, #0
 80024be:	4618      	mov	r0, r3
 80024c0:	f002 fb51 	bl	8004b66 <GPIO_WritePin_Afopt>


}
 80024c4:	bf00      	nop
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <int_Config_Motor>:


void int_Config_Motor(Motor_Handler_t *ptrMotorhandler[2],
		              Parameters_Position_t *ptrPosHandler,
					  Parameters_Path_t *ptrPathHandler ,
					  PID_Parameters_t *ptrPIDHandler){
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	60f8      	str	r0, [r7, #12]
 80024d4:	60b9      	str	r1, [r7, #8]
 80024d6:	607a      	str	r2, [r7, #4]
 80024d8:	603b      	str	r3, [r7, #0]

	//---------------Motor Izquierdo----------------
	ptrMotorhandler[0] = &handlerMotor1_t;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	4a82      	ldr	r2, [pc, #520]	; (80026e8 <int_Config_Motor+0x21c>)
 80024de:	601a      	str	r2, [r3, #0]

	//Parametro de la señal del dutty
	ptrMotorhandler[0]->configMotor.dutty =  fixed_dutty;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a81      	ldr	r2, [pc, #516]	; (80026ec <int_Config_Motor+0x220>)
 80024e6:	619a      	str	r2, [r3, #24]
	//handler de los perifericos
	ptrMotorhandler[0]->phandlerGPIOEN = &handlerEn1PinC10;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a80      	ldr	r2, [pc, #512]	; (80026f0 <int_Config_Motor+0x224>)
 80024ee:	625a      	str	r2, [r3, #36]	; 0x24
	ptrMotorhandler[0]->phandlerGPIOIN = &handlerIn1PinC12;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	4a7f      	ldr	r2, [pc, #508]	; (80026f4 <int_Config_Motor+0x228>)
 80024f6:	621a      	str	r2, [r3, #32]
	ptrMotorhandler[0]->phandlerPWM = &handlerPWM_1;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a7e      	ldr	r2, [pc, #504]	; (80026f8 <int_Config_Motor+0x22c>)
 80024fe:	629a      	str	r2, [r3, #40]	; 0x28
	//definicion de parametros
	ptrMotorhandler[0]->parametersMotor.pid->e0 = 0;
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f04f 0200 	mov.w	r2, #0
 800250a:	605a      	str	r2, [r3, #4]
	ptrMotorhandler[0]->parametersMotor.pid->e_prev = 0;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f04f 0200 	mov.w	r2, #0
 8002516:	60da      	str	r2, [r3, #12]
	ptrMotorhandler[0]->parametersMotor.pid->u = 0;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	f04f 0200 	mov.w	r2, #0
 8002522:	601a      	str	r2, [r3, #0]
	ptrMotorhandler[0]->parametersMotor.pid->e_int = 0;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f04f 0200 	mov.w	r2, #0
 800252e:	609a      	str	r2, [r3, #8]
	//Calculo de Constantes PID
	ptrMotorhandler[0]->parametersMotor.pid->kp = 250;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a71      	ldr	r2, [pc, #452]	; (80026fc <int_Config_Motor+0x230>)
 8002538:	611a      	str	r2, [r3, #16]
	ptrMotorhandler[0]->parametersMotor.pid->ki = 0;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f04f 0200 	mov.w	r2, #0
 8002544:	615a      	str	r2, [r3, #20]
	ptrMotorhandler[0]->parametersMotor.pid->kd = 100;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a6c      	ldr	r2, [pc, #432]	; (8002700 <int_Config_Motor+0x234>)
 800254e:	619a      	str	r2, [r3, #24]

	//---------------Motor Derecho----------------
	//Parametro de la señal del dutty
	ptrMotorhandler[1] = &handlerMotor2_t;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	3304      	adds	r3, #4
 8002554:	4a6b      	ldr	r2, [pc, #428]	; (8002704 <int_Config_Motor+0x238>)
 8002556:	601a      	str	r2, [r3, #0]

	ptrMotorhandler[1]->configMotor.dutty =  fixed_dutty;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	3304      	adds	r3, #4
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4a63      	ldr	r2, [pc, #396]	; (80026ec <int_Config_Motor+0x220>)
 8002560:	619a      	str	r2, [r3, #24]
	//handler de los perifericos
	ptrMotorhandler[1]->phandlerGPIOEN = &handlerEn2PinC11;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	3304      	adds	r3, #4
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a67      	ldr	r2, [pc, #412]	; (8002708 <int_Config_Motor+0x23c>)
 800256a:	625a      	str	r2, [r3, #36]	; 0x24
	ptrMotorhandler[1]->phandlerGPIOIN = &handlerIn2PinD2;
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	3304      	adds	r3, #4
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4a66      	ldr	r2, [pc, #408]	; (800270c <int_Config_Motor+0x240>)
 8002574:	621a      	str	r2, [r3, #32]
	ptrMotorhandler[1]->phandlerPWM = &handlerPWM_2;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	3304      	adds	r3, #4
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	4a64      	ldr	r2, [pc, #400]	; (8002710 <int_Config_Motor+0x244>)
 800257e:	629a      	str	r2, [r3, #40]	; 0x28
	//definicion de parametros
	ptrMotorhandler[1]->parametersMotor.pid->e0 =  0;
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	3304      	adds	r3, #4
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f04f 0200 	mov.w	r2, #0
 800258c:	605a      	str	r2, [r3, #4]
	ptrMotorhandler[1]->parametersMotor.pid->e_prev = 0;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	3304      	adds	r3, #4
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f04f 0200 	mov.w	r2, #0
 800259a:	60da      	str	r2, [r3, #12]
	ptrMotorhandler[1]->parametersMotor.pid->u =  0;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	3304      	adds	r3, #4
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f04f 0200 	mov.w	r2, #0
 80025a8:	601a      	str	r2, [r3, #0]
	ptrMotorhandler[1]->parametersMotor.pid->e_int = 0;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	3304      	adds	r3, #4
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	f04f 0200 	mov.w	r2, #0
 80025b6:	609a      	str	r2, [r3, #8]
	//Calculo de Constantes PID
	ptrMotorhandler[1]->parametersMotor.pid->kp = 250;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	3304      	adds	r3, #4
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	4a4e      	ldr	r2, [pc, #312]	; (80026fc <int_Config_Motor+0x230>)
 80025c2:	611a      	str	r2, [r3, #16]
	ptrMotorhandler[1]->parametersMotor.pid->ki = 0;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	3304      	adds	r3, #4
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f04f 0200 	mov.w	r2, #0
 80025d0:	615a      	str	r2, [r3, #20]
	ptrMotorhandler[1]->parametersMotor.pid->kd = 100;
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	3304      	adds	r3, #4
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4a49      	ldr	r2, [pc, #292]	; (8002700 <int_Config_Motor+0x234>)
 80025dc:	619a      	str	r2, [r3, #24]

	//---------------PID del la distancia-----------------
	//definicion de parametros
	ptrPIDHandler->e0 = ptrPIDHandler->e_prev = 0;
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	f04f 0200 	mov.w	r2, #0
 80025e4:	60da      	str	r2, [r3, #12]
 80025e6:	683b      	ldr	r3, [r7, #0]
 80025e8:	68da      	ldr	r2, [r3, #12]
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	605a      	str	r2, [r3, #4]
	ptrPIDHandler->u =  ptrPIDHandler->e_int = 0;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	f04f 0200 	mov.w	r2, #0
 80025f4:	609a      	str	r2, [r3, #8]
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	689a      	ldr	r2, [r3, #8]
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	601a      	str	r2, [r3, #0]
	//Calculo de Constantes PID
	ptrPIDHandler->kp = 1.0;
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002604:	611a      	str	r2, [r3, #16]
	ptrPIDHandler->ki = 0.1;
 8002606:	683b      	ldr	r3, [r7, #0]
 8002608:	4a42      	ldr	r2, [pc, #264]	; (8002714 <int_Config_Motor+0x248>)
 800260a:	615a      	str	r2, [r3, #20]
	ptrPIDHandler->kd = 0.8;
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	4a42      	ldr	r2, [pc, #264]	; (8002718 <int_Config_Motor+0x24c>)
 8002610:	619a      	str	r2, [r3, #24]

	//-------------- Parametros de posicion---------------
	ptrPosHandler->grad_global   = 0;
 8002612:	68b9      	ldr	r1, [r7, #8]
 8002614:	f04f 0200 	mov.w	r2, #0
 8002618:	f04f 0300 	mov.w	r3, #0
 800261c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	ptrPosHandler->rad_global    = 0;
 8002620:	68b9      	ldr	r1, [r7, #8]
 8002622:	f04f 0200 	mov.w	r2, #0
 8002626:	f04f 0300 	mov.w	r3, #0
 800262a:	e9c1 2304 	strd	r2, r3, [r1, #16]
	ptrPosHandler->grad_relativo = 0;
 800262e:	68b9      	ldr	r1, [r7, #8]
 8002630:	f04f 0200 	mov.w	r2, #0
 8002634:	f04f 0300 	mov.w	r3, #0
 8002638:	e9c1 2300 	strd	r2, r3, [r1]
	ptrPosHandler->rad_relativo  = 0;
 800263c:	68b9      	ldr	r1, [r7, #8]
 800263e:	f04f 0200 	mov.w	r2, #0
 8002642:	f04f 0300 	mov.w	r3, #0
 8002646:	e9c1 2302 	strd	r2, r3, [r1, #8]
	ptrPosHandler->xr_position   = 0;
 800264a:	68b9      	ldr	r1, [r7, #8]
 800264c:	f04f 0200 	mov.w	r2, #0
 8002650:	f04f 0300 	mov.w	r3, #0
 8002654:	e9c1 2308 	strd	r2, r3, [r1, #32]
	ptrPosHandler->yr_position   = 0;
 8002658:	68b9      	ldr	r1, [r7, #8]
 800265a:	f04f 0200 	mov.w	r2, #0
 800265e:	f04f 0300 	mov.w	r3, #0
 8002662:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	ptrPosHandler->xg_position   = ptrPosHandler->xg_position_inicial = 0;
 8002666:	68b9      	ldr	r1, [r7, #8]
 8002668:	f04f 0200 	mov.w	r2, #0
 800266c:	f04f 0300 	mov.w	r3, #0
 8002670:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800267a:	68b9      	ldr	r1, [r7, #8]
 800267c:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	ptrPosHandler->yg_position   = ptrPosHandler->yg_position_inicial = 0;
 8002680:	68b9      	ldr	r1, [r7, #8]
 8002682:	f04f 0200 	mov.w	r2, #0
 8002686:	f04f 0300 	mov.w	r3, #0
 800268a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002694:	68b9      	ldr	r1, [r7, #8]
 8002696:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48


	//--------------Parametros de Path-----------------
	ptrPathHandler->angle = 0;
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	645a      	str	r2, [r3, #68]	; 0x44
	ptrPathHandler->goal_Position_x = ptrPathHandler->goal_Position_y = 0;
 80026a0:	6879      	ldr	r1, [r7, #4]
 80026a2:	f04f 0200 	mov.w	r2, #0
 80026a6:	f04f 0300 	mov.w	r3, #0
 80026aa:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80026b4:	6879      	ldr	r1, [r7, #4]
 80026b6:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	ptrPathHandler->line_Distance = 0;
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	2200      	movs	r2, #0
 80026be:	641a      	str	r2, [r3, #64]	; 0x40
	ptrPathHandler->start_position_x = ptrPathHandler->start_position_y = 0;
 80026c0:	6879      	ldr	r1, [r7, #4]
 80026c2:	f04f 0200 	mov.w	r2, #0
 80026c6:	f04f 0300 	mov.w	r3, #0
 80026ca:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80026d4:	6879      	ldr	r1, [r7, #4]
 80026d6:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48

}
 80026da:	bf00      	nop
 80026dc:	3714      	adds	r7, #20
 80026de:	46bd      	mov	sp, r7
 80026e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e4:	4770      	bx	lr
 80026e6:	bf00      	nop
 80026e8:	200003cc 	.word	0x200003cc
 80026ec:	41e00000 	.word	0x41e00000
 80026f0:	20000244 	.word	0x20000244
 80026f4:	2000025c 	.word	0x2000025c
 80026f8:	200002e4 	.word	0x200002e4
 80026fc:	437a0000 	.word	0x437a0000
 8002700:	42c80000 	.word	0x42c80000
 8002704:	200003f8 	.word	0x200003f8
 8002708:	20000238 	.word	0x20000238
 800270c:	20000250 	.word	0x20000250
 8002710:	200002fc 	.word	0x200002fc
 8002714:	3dcccccd 	.word	0x3dcccccd
 8002718:	3f4ccccd 	.word	0x3f4ccccd

0800271c <goTo>:
		 uint8_t *fAnglulo,
		 uint8_t *fMeasurements,
		 uint8_t *fcontrol,
		 char buff[64],
		 uint32_t distance_mm ,
		 state_dir_t operation_mode_dir){
 800271c:	b5b0      	push	{r4, r5, r7, lr}
 800271e:	b092      	sub	sp, #72	; 0x48
 8002720:	af08      	add	r7, sp, #32
 8002722:	6178      	str	r0, [r7, #20]
 8002724:	6139      	str	r1, [r7, #16]
 8002726:	60fa      	str	r2, [r7, #12]
 8002728:	60bb      	str	r3, [r7, #8]
 800272a:	ed87 0b00 	vstr	d0, [r7]

	// esta funcion se encarga de enviar al robot en una linea recta hacia una distancia especifica
	// Para ello lo que se hara es simplemente encender el robot y al mismo tiempo calcular su distancia recorrida
	double distance_to_go = 0;
 800272e:	f04f 0200 	mov.w	r2, #0
 8002732:	f04f 0300 	mov.w	r3, #0
 8002736:	e9c7 2306 	strd	r2, r3, [r7, #24]
	uint8_t done = RESET;
 800273a:	2300      	movs	r3, #0
 800273c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// seteamos la posicion inicial como la posicion actual global del robot
	ptrPathHandler->start_position_x = ptrPosHandler->xg_position;
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002746:	68b9      	ldr	r1, [r7, #8]
 8002748:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	ptrPathHandler->start_position_y = ptrPosHandler->yg_position;
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002752:	68b9      	ldr	r1, [r7, #8]
 8002754:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

	// seteamos la posicion final usando parametros polares

	//Usando el angulo actual global con respecto al eje x se tiene que
	ptrPathHandler->goal_Position_x = distance_mm * cos(ptrPosHandler->rad_global) + ptrPathHandler->start_position_x ; // usando la funcion coseno para hallar la coordenada x de llegada
 8002758:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800275a:	f7fd feeb 	bl	8000534 <__aeabi_ui2d>
 800275e:	4604      	mov	r4, r0
 8002760:	460d      	mov	r5, r1
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	ed93 7b04 	vldr	d7, [r3, #16]
 8002768:	eeb0 0a47 	vmov.f32	s0, s14
 800276c:	eef0 0a67 	vmov.f32	s1, s15
 8002770:	f008 fa62 	bl	800ac38 <cos>
 8002774:	ec53 2b10 	vmov	r2, r3, d0
 8002778:	4620      	mov	r0, r4
 800277a:	4629      	mov	r1, r5
 800277c:	f7fd ff54 	bl	8000628 <__aeabi_dmul>
 8002780:	4602      	mov	r2, r0
 8002782:	460b      	mov	r3, r1
 8002784:	4610      	mov	r0, r2
 8002786:	4619      	mov	r1, r3
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800278e:	f7fd fd95 	bl	80002bc <__adddf3>
 8002792:	4602      	mov	r2, r0
 8002794:	460b      	mov	r3, r1
 8002796:	68b9      	ldr	r1, [r7, #8]
 8002798:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	ptrPathHandler->goal_Position_y = distance_mm * sin(ptrPosHandler->rad_global) + ptrPathHandler->start_position_y ; //usando la funcion coseno para hallar la coordenada y de llegada
 800279c:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800279e:	f7fd fec9 	bl	8000534 <__aeabi_ui2d>
 80027a2:	4604      	mov	r4, r0
 80027a4:	460d      	mov	r5, r1
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	ed93 7b04 	vldr	d7, [r3, #16]
 80027ac:	eeb0 0a47 	vmov.f32	s0, s14
 80027b0:	eef0 0a67 	vmov.f32	s1, s15
 80027b4:	f008 fadc 	bl	800ad70 <sin>
 80027b8:	ec53 2b10 	vmov	r2, r3, d0
 80027bc:	4620      	mov	r0, r4
 80027be:	4629      	mov	r1, r5
 80027c0:	f7fd ff32 	bl	8000628 <__aeabi_dmul>
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	4610      	mov	r0, r2
 80027ca:	4619      	mov	r1, r3
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80027d2:	f7fd fd73 	bl	80002bc <__adddf3>
 80027d6:	4602      	mov	r2, r0
 80027d8:	460b      	mov	r3, r1
 80027da:	68b9      	ldr	r1, [r7, #8]
 80027dc:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60

	// definimos los parametros del camino en funcion de la situacion actual
	calculation_parameter_distance(ptrPathHandler);
 80027e0:	68b8      	ldr	r0, [r7, #8]
 80027e2:	f002 fd45 	bl	8005270 <calculation_parameter_distance>

	On_motor_Straigh_Roll(ptrMotorhandler, operation_mode_dir); // Encendemos el robot en la direccion deseada
 80027e6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80027e8:	6978      	ldr	r0, [r7, #20]
 80027ea:	f7ff fc89 	bl	8002100 <On_motor_Straigh_Roll>

	while(!done){
 80027ee:	e04c      	b.n	800288a <goTo+0x16e>
		// calculamos la distancia con la libreria PosRobt.h

		distance_to_go = distance_traveled( ptrPathHandler, ptrPosHandler->xg_position, ptrPosHandler->yg_position);
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 80027fc:	eeb0 1a46 	vmov.f32	s2, s12
 8002800:	eef0 1a66 	vmov.f32	s3, s13
 8002804:	eeb0 0a47 	vmov.f32	s0, s14
 8002808:	eef0 0a67 	vmov.f32	s1, s15
 800280c:	68b8      	ldr	r0, [r7, #8]
 800280e:	f002 fe1b 	bl	8005448 <distance_traveled>
 8002812:	ed87 0b06 	vstr	d0, [r7, #24]

		// Función de control del robot
		go(ptrMotorhandler,
 8002816:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800281a:	f8ad 3018 	strh.w	r3, [sp, #24]
 800281e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002820:	9305      	str	r3, [sp, #20]
 8002822:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002824:	9304      	str	r3, [sp, #16]
 8002826:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002828:	9303      	str	r3, [sp, #12]
 800282a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800282c:	9302      	str	r3, [sp, #8]
 800282e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002832:	9301      	str	r3, [sp, #4]
 8002834:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002836:	9300      	str	r3, [sp, #0]
 8002838:	ed97 0b00 	vldr	d0, [r7]
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	68fa      	ldr	r2, [r7, #12]
 8002840:	6939      	ldr	r1, [r7, #16]
 8002842:	6978      	ldr	r0, [r7, #20]
 8002844:	f000 f988 	bl	8002b58 <go>
		   fMeasurements,
		   fcontrol,
		   buff,
		   operation_mode_dir); // Con esta funcion hacemos que el robot simplemente se mueva

		if (!(distance_to_go < distance_mm)){
 8002848:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800284a:	f7fd fe73 	bl	8000534 <__aeabi_ui2d>
 800284e:	4602      	mov	r2, r0
 8002850:	460b      	mov	r3, r1
 8002852:	2101      	movs	r1, #1
 8002854:	460c      	mov	r4, r1
 8002856:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 800285a:	f7fe f957 	bl	8000b0c <__aeabi_dcmplt>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d101      	bne.n	8002868 <goTo+0x14c>
 8002864:	2300      	movs	r3, #0
 8002866:	461c      	mov	r4, r3
 8002868:	b2e3      	uxtb	r3, r4
 800286a:	f083 0301 	eor.w	r3, r3, #1
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2b00      	cmp	r3, #0
 8002872:	d008      	beq.n	8002886 <goTo+0x16a>
			// Paramos el proceso
			done = !done;
 8002874:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002878:	2b00      	cmp	r3, #0
 800287a:	bf0c      	ite	eq
 800287c:	2301      	moveq	r3, #1
 800287e:	2300      	movne	r3, #0
 8002880:	b2db      	uxtb	r3, r3
 8002882:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		}

		// Observamos si hay algun comando en espera
		fillComand();
 8002886:	f000 fa3f 	bl	8002d08 <fillComand>
	while(!done){
 800288a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800288e:	2b00      	cmp	r3, #0
 8002890:	d0ae      	beq.n	80027f0 <goTo+0xd4>

	}


	return done;
 8002892:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002896:	4618      	mov	r0, r3
 8002898:	3728      	adds	r7, #40	; 0x28
 800289a:	46bd      	mov	sp, r7
 800289c:	bdb0      	pop	{r4, r5, r7, pc}
	...

080028a0 <PID_control>:


void PID_control(Motor_Handler_t *ptrMotorhandler[2] ,
		        Parameters_Path_t *ptrPathHandler,
				Parameters_Position_t *ptrPosHandler,
				PID_Parameters_t *ptrPIDHandler){
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	60f8      	str	r0, [r7, #12]
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
 80028ac:	603b      	str	r3, [r7, #0]

	//Conversion de tiempo
	float sampling_time = ((float) (handlerTIM2_PARAMETROS_MOVIMIENTO.TIMx_Config.TIMx_period * timeAction_TIMER_Sampling) / 1000); //[s]
 80028ae:	4b6f      	ldr	r3, [pc, #444]	; (8002a6c <PID_control+0x1cc>)
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	4a6f      	ldr	r2, [pc, #444]	; (8002a70 <PID_control+0x1d0>)
 80028b4:	7812      	ldrb	r2, [r2, #0]
 80028b6:	fb02 f303 	mul.w	r3, r2, r3
 80028ba:	ee07 3a90 	vmov	s15, r3
 80028be:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028c2:	eddf 6a6c 	vldr	s13, [pc, #432]	; 8002a74 <PID_control+0x1d4>
 80028c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028ca:	edc7 7a05 	vstr	s15, [r7, #20]

	//Control PID para la distancia
	float distance_recta = (distance_to_straight_line(ptrPathHandler, ptrPosHandler->xg_position, ptrPosHandler->yg_position)) / 1000; //[m]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	ed93 7b10 	vldr	d7, [r3, #64]	; 0x40
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	ed93 6b12 	vldr	d6, [r3, #72]	; 0x48
 80028da:	eeb0 1a46 	vmov.f32	s2, s12
 80028de:	eef0 1a66 	vmov.f32	s3, s13
 80028e2:	eeb0 0a47 	vmov.f32	s0, s14
 80028e6:	eef0 0a67 	vmov.f32	s1, s15
 80028ea:	68b8      	ldr	r0, [r7, #8]
 80028ec:	f002 fd68 	bl	80053c0 <distance_to_straight_line>
 80028f0:	ec51 0b10 	vmov	r0, r1, d0
 80028f4:	f04f 0200 	mov.w	r2, #0
 80028f8:	4b5f      	ldr	r3, [pc, #380]	; (8002a78 <PID_control+0x1d8>)
 80028fa:	f7fd ffbf 	bl	800087c <__aeabi_ddiv>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	4610      	mov	r0, r2
 8002904:	4619      	mov	r1, r3
 8002906:	f7fe f987 	bl	8000c18 <__aeabi_d2f>
 800290a:	4603      	mov	r3, r0
 800290c:	613b      	str	r3, [r7, #16]

	//Aplicacion del PID par el control de la distancia del robot al centro
	PID_calc(ptrPIDHandler, sampling_time, 0,  distance_recta);
 800290e:	ed97 1a04 	vldr	s2, [r7, #16]
 8002912:	eddf 0a5a 	vldr	s1, [pc, #360]	; 8002a7c <PID_control+0x1dc>
 8002916:	ed97 0a05 	vldr	s0, [r7, #20]
 800291a:	6838      	ldr	r0, [r7, #0]
 800291c:	f000 f8bc 	bl	8002a98 <PID_calc>

	//Aplicacndo correcion
	vel_Setpoint_1 = velSetPoint - ptrPIDHandler->u; // Cambio en la velocidad de la rueda izquierda
 8002920:	4b57      	ldr	r3, [pc, #348]	; (8002a80 <PID_control+0x1e0>)
 8002922:	ed93 7a00 	vldr	s14, [r3]
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	edd3 7a00 	vldr	s15, [r3]
 800292c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002930:	4b54      	ldr	r3, [pc, #336]	; (8002a84 <PID_control+0x1e4>)
 8002932:	edc3 7a00 	vstr	s15, [r3]
	vel_Setpoint_2 = velSetPoint + ptrPIDHandler->u; // cambio en la velocidad de la rueda derecha
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	ed93 7a00 	vldr	s14, [r3]
 800293c:	4b50      	ldr	r3, [pc, #320]	; (8002a80 <PID_control+0x1e0>)
 800293e:	edd3 7a00 	vldr	s15, [r3]
 8002942:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002946:	4b50      	ldr	r3, [pc, #320]	; (8002a88 <PID_control+0x1e8>)
 8002948:	edc3 7a00 	vstr	s15, [r3]

	//Aplicacion del PID par el control de las velocidades
	PID_calc(ptrMotorhandler[0]->parametersMotor.pid, sampling_time, vel_Setpoint_1,  ptrMotorhandler[0]->parametersMotor.vel); // Accion de control 1
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	4b4c      	ldr	r3, [pc, #304]	; (8002a84 <PID_control+0x1e4>)
 8002954:	edd3 7a00 	vldr	s15, [r3]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002960:	eeb0 1a47 	vmov.f32	s2, s14
 8002964:	eef0 0a67 	vmov.f32	s1, s15
 8002968:	ed97 0a05 	vldr	s0, [r7, #20]
 800296c:	4610      	mov	r0, r2
 800296e:	f000 f893 	bl	8002a98 <PID_calc>
	PID_calc(ptrMotorhandler[1]->parametersMotor.pid, sampling_time, vel_Setpoint_2,  ptrMotorhandler[1]->parametersMotor.vel); // Accion de control 2
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	3304      	adds	r3, #4
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	681a      	ldr	r2, [r3, #0]
 800297a:	4b43      	ldr	r3, [pc, #268]	; (8002a88 <PID_control+0x1e8>)
 800297c:	edd3 7a00 	vldr	s15, [r3]
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	3304      	adds	r3, #4
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	ed93 7a02 	vldr	s14, [r3, #8]
 800298a:	eeb0 1a47 	vmov.f32	s2, s14
 800298e:	eef0 0a67 	vmov.f32	s1, s15
 8002992:	ed97 0a05 	vldr	s0, [r7, #20]
 8002996:	4610      	mov	r0, r2
 8002998:	f000 f87e 	bl	8002a98 <PID_calc>

	//Cambiamos valores
	ptrMotorhandler[0]->configMotor.new_dutty += ptrMotorhandler[0]->parametersMotor.pid->u;
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	ed93 7a05 	vldr	s14, [r3, #20]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	edd3 7a00 	vldr	s15, [r3]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029b6:	edc3 7a05 	vstr	s15, [r3, #20]
	ptrMotorhandler[1]->configMotor.new_dutty += ptrMotorhandler[1]->parametersMotor.pid->u;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	3304      	adds	r3, #4
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	ed93 7a05 	vldr	s14, [r3, #20]
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	3304      	adds	r3, #4
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	edd3 7a00 	vldr	s15, [r3]
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	3304      	adds	r3, #4
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80029da:	edc3 7a05 	vstr	s15, [r3, #20]

	//Correccion del dutty
	// Primero nos aseguramos de la no saturacion de los motores
	if (ptrMotorhandler[0]->configMotor.new_dutty >= 60){
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	edd3 7a05 	vldr	s15, [r3, #20]
 80029e6:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002a8c <PID_control+0x1ec>
 80029ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80029ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029f2:	db04      	blt.n	80029fe <PID_control+0x15e>

		ptrMotorhandler[0]->configMotor.new_dutty = 60;// El limite superior sera 60 de dutty
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a25      	ldr	r2, [pc, #148]	; (8002a90 <PID_control+0x1f0>)
 80029fa:	615a      	str	r2, [r3, #20]
 80029fc:	e00e      	b.n	8002a1c <PID_control+0x17c>

	}else if (ptrMotorhandler[0]->configMotor.new_dutty <= fixed_dutty -5){
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a06:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 8002a0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a12:	d803      	bhi.n	8002a1c <PID_control+0x17c>

		ptrMotorhandler[0]->configMotor.new_dutty = fixed_dutty -5; // el limite inferior seria 5 puntos menos al dutty fijo
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a1e      	ldr	r2, [pc, #120]	; (8002a94 <PID_control+0x1f4>)
 8002a1a:	615a      	str	r2, [r3, #20]
	}

	if (ptrMotorhandler[1]->configMotor.new_dutty >= 60){
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	3304      	adds	r3, #4
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a26:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002a8c <PID_control+0x1ec>
 8002a2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a32:	db05      	blt.n	8002a40 <PID_control+0x1a0>

		ptrMotorhandler[1]->configMotor.new_dutty = 60;// El limite superior sera 60 de dutty
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	3304      	adds	r3, #4
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4a15      	ldr	r2, [pc, #84]	; (8002a90 <PID_control+0x1f0>)
 8002a3c:	615a      	str	r2, [r3, #20]
	}else if (ptrMotorhandler[1]->configMotor.new_dutty <= fixed_dutty -5){

		ptrMotorhandler[1]->configMotor.new_dutty = fixed_dutty -5; // el limite inferior seria 5 puntos menos al dutty fijo
	}

}
 8002a3e:	e011      	b.n	8002a64 <PID_control+0x1c4>
	}else if (ptrMotorhandler[1]->configMotor.new_dutty <= fixed_dutty -5){
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	3304      	adds	r3, #4
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	edd3 7a05 	vldr	s15, [r3, #20]
 8002a4a:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 8002a4e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002a52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a56:	d900      	bls.n	8002a5a <PID_control+0x1ba>
}
 8002a58:	e004      	b.n	8002a64 <PID_control+0x1c4>
		ptrMotorhandler[1]->configMotor.new_dutty = fixed_dutty -5; // el limite inferior seria 5 puntos menos al dutty fijo
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	3304      	adds	r3, #4
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	4a0c      	ldr	r2, [pc, #48]	; (8002a94 <PID_control+0x1f4>)
 8002a62:	615a      	str	r2, [r3, #20]
}
 8002a64:	bf00      	nop
 8002a66:	3718      	adds	r7, #24
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	200002bc 	.word	0x200002bc
 8002a70:	20000000 	.word	0x20000000
 8002a74:	447a0000 	.word	0x447a0000
 8002a78:	408f4000 	.word	0x408f4000
 8002a7c:	00000000 	.word	0x00000000
 8002a80:	20000610 	.word	0x20000610
 8002a84:	20000614 	.word	0x20000614
 8002a88:	20000618 	.word	0x20000618
 8002a8c:	42700000 	.word	0x42700000
 8002a90:	42700000 	.word	0x42700000
 8002a94:	41b80000 	.word	0x41b80000

08002a98 <PID_calc>:

void PID_calc(PID_Parameters_t *ptrPIDHandler,
		      float time_of_sampling,
			  float setpoint,
			  float current_measure){
 8002a98:	b480      	push	{r7}
 8002a9a:	b089      	sub	sp, #36	; 0x24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	ed87 0a02 	vstr	s0, [r7, #8]
 8002aa4:	edc7 0a01 	vstr	s1, [r7, #4]
 8002aa8:	ed87 1a00 	vstr	s2, [r7]

	//Calculo del error
	ptrPIDHandler->e0 = setpoint-current_measure;
 8002aac:	ed97 7a01 	vldr	s14, [r7, #4]
 8002ab0:	edd7 7a00 	vldr	s15, [r7]
 8002ab4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	edc3 7a01 	vstr	s15, [r3, #4]
    // Controle PID
	float P =  ptrPIDHandler->kp*ptrPIDHandler->e0; // control proporcional
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	ed93 7a04 	vldr	s14, [r3, #16]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	edd3 7a01 	vldr	s15, [r3, #4]
 8002aca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ace:	edc7 7a07 	vstr	s15, [r7, #28]
	ptrPIDHandler->e_int +=  ptrPIDHandler->e0 * time_of_sampling;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	ed93 7a02 	vldr	s14, [r3, #8]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	edd3 6a01 	vldr	s13, [r3, #4]
 8002ade:	edd7 7a02 	vldr	s15, [r7, #8]
 8002ae2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ae6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	edc3 7a02 	vstr	s15, [r3, #8]
	float I = ptrPIDHandler->ki * ptrPIDHandler->e_int; // Control integral
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	ed93 7a05 	vldr	s14, [r3, #20]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	edd3 7a02 	vldr	s15, [r3, #8]
 8002afc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b00:	edc7 7a06 	vstr	s15, [r7, #24]
	float D =  ptrPIDHandler->kd*(ptrPIDHandler->e0 - ptrPIDHandler->e_prev) / time_of_sampling; // control derivativo
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	ed93 7a06 	vldr	s14, [r3, #24]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b16:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002b1a:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002b1e:	ed97 7a02 	vldr	s14, [r7, #8]
 8002b22:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b26:	edc7 7a05 	vstr	s15, [r7, #20]
	ptrPIDHandler->u = P + I + D;
 8002b2a:	ed97 7a07 	vldr	s14, [r7, #28]
 8002b2e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b32:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b36:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	edc3 7a00 	vstr	s15, [r3]
     //Actualizamos el error
	ptrPIDHandler->e_prev = ptrPIDHandler->e0;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	685a      	ldr	r2, [r3, #4]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	60da      	str	r2, [r3, #12]
}
 8002b4c:	bf00      	nop
 8002b4e:	3724      	adds	r7, #36	; 0x24
 8002b50:	46bd      	mov	sp, r7
 8002b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b56:	4770      	bx	lr

08002b58 <go>:
		state_t mode,
		uint8_t *fAnglulo,
		uint8_t *fMeasurements,
		uint8_t *fcontrol,
		char buff[64],
		state_dir_t operation_mode_dir){
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b08a      	sub	sp, #40	; 0x28
 8002b5c:	af02      	add	r7, sp, #8
 8002b5e:	6178      	str	r0, [r7, #20]
 8002b60:	6139      	str	r1, [r7, #16]
 8002b62:	60fa      	str	r2, [r7, #12]
 8002b64:	60bb      	str	r3, [r7, #8]
 8002b66:	ed87 0b00 	vstr	d0, [r7]

	////////////////////////////////////////BLOQUE DE MEDICION Y CONTROL//////////////////////////////////////////////////////


	//En este primera medicion se mide el el angulo actual del robot con respecto a una referencia.
	if (*fAnglulo){ // este se ejecutara cada periodo
 8002b6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b6c:	781b      	ldrb	r3, [r3, #0]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00a      	beq.n	8002b88 <go+0x30>

		// Medimos el angulo actual
		getAngle(ptrMPUhandler, 0, calib, ptrPosHandler);
 8002b72:	68f9      	ldr	r1, [r7, #12]
 8002b74:	ed97 1b00 	vldr	d1, [r7]
 8002b78:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 8002ca4 <go+0x14c>
 8002b7c:	6938      	ldr	r0, [r7, #16]
 8002b7e:	f7fe fe99 	bl	80018b4 <getAngle>
		// bajamos la bandera
		*fAnglulo = RESET;
 8002b82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b84:	2200      	movs	r2, #0
 8002b86:	701a      	strb	r2, [r3, #0]
	}
	// En la siguiente medicion medimos todos los parametros necesarios para el control posterior
	if (*fMeasurements){ // Este se ejecutara cada (periodo * 13 cuentas)
 8002b88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d00c      	beq.n	8002baa <go+0x52>

		// Medimos el angulo actual
		get_measuremets_parameters(ptrMotorhandler, ptrPosHandler, mode);
 8002b90:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002b94:	461a      	mov	r2, r3
 8002b96:	68f9      	ldr	r1, [r7, #12]
 8002b98:	6978      	ldr	r0, [r7, #20]
 8002b9a:	f7fe fee9 	bl	8001970 <get_measuremets_parameters>
		// bajamos la bandera
		*fMeasurements = RESET;
 8002b9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	701a      	strb	r2, [r3, #0]
		//Levandamos la bandera de control
		*fcontrol = SET;
 8002ba4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	701a      	strb	r2, [r3, #0]
	}

	// Control
	if (*fcontrol){
 8002baa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bac:	781b      	ldrb	r3, [r3, #0]
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d073      	beq.n	8002c9a <go+0x142>

		//Calculo odometria
		double distance_prom = (ptrMotorhandler[1]->parametersMotor.dis + ptrMotorhandler[0]->parametersMotor.dis)/2;//[mm]
 8002bb2:	697b      	ldr	r3, [r7, #20]
 8002bb4:	3304      	adds	r3, #4
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	ed93 7a03 	vldr	s14, [r3, #12]
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	edd3 7a03 	vldr	s15, [r3, #12]
 8002bc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bc8:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002bcc:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002bd0:	ee16 0a90 	vmov	r0, s13
 8002bd4:	f7fd fcd0 	bl	8000578 <__aeabi_f2d>
 8002bd8:	4602      	mov	r2, r0
 8002bda:	460b      	mov	r3, r1
 8002bdc:	e9c7 2306 	strd	r2, r3, [r7, #24]

		ptrPosHandler->xr_position = distance_prom * (cos(ptrPosHandler->rad_global));        //[mm]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	ed93 7b04 	vldr	d7, [r3, #16]
 8002be6:	eeb0 0a47 	vmov.f32	s0, s14
 8002bea:	eef0 0a67 	vmov.f32	s1, s15
 8002bee:	f008 f823 	bl	800ac38 <cos>
 8002bf2:	ec51 0b10 	vmov	r0, r1, d0
 8002bf6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002bfa:	f7fd fd15 	bl	8000628 <__aeabi_dmul>
 8002bfe:	4602      	mov	r2, r0
 8002c00:	460b      	mov	r3, r1
 8002c02:	68f9      	ldr	r1, [r7, #12]
 8002c04:	e9c1 2308 	strd	r2, r3, [r1, #32]
		ptrPosHandler->yr_position = distance_prom * (sin(ptrPosHandler->rad_global));       //[mm]
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	ed93 7b04 	vldr	d7, [r3, #16]
 8002c0e:	eeb0 0a47 	vmov.f32	s0, s14
 8002c12:	eef0 0a67 	vmov.f32	s1, s15
 8002c16:	f008 f8ab 	bl	800ad70 <sin>
 8002c1a:	ec51 0b10 	vmov	r0, r1, d0
 8002c1e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c22:	f7fd fd01 	bl	8000628 <__aeabi_dmul>
 8002c26:	4602      	mov	r2, r0
 8002c28:	460b      	mov	r3, r1
 8002c2a:	68f9      	ldr	r1, [r7, #12]
 8002c2c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

		//Paso de c.relativa a c.globales
		ptrPosHandler->xg_position +=  ptrPosHandler->xr_position;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002c3c:	f7fd fb3e 	bl	80002bc <__adddf3>
 8002c40:	4602      	mov	r2, r0
 8002c42:	460b      	mov	r3, r1
 8002c44:	68f9      	ldr	r1, [r7, #12]
 8002c46:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
		ptrPosHandler->yg_position +=  ptrPosHandler->yr_position;
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002c56:	f7fd fb31 	bl	80002bc <__adddf3>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	68f9      	ldr	r1, [r7, #12]
 8002c60:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48

		//Convertimos el valor y imprimimos en la terminal
		sprintf(buff,"&%#.4f\t%#.4f\n", ptrPosHandler->xg_position , ptrPosHandler->yg_position);
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002c70:	e9cd 2300 	strd	r2, r3, [sp]
 8002c74:	4602      	mov	r2, r0
 8002c76:	460b      	mov	r3, r1
 8002c78:	490b      	ldr	r1, [pc, #44]	; (8002ca8 <go+0x150>)
 8002c7a:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002c7c:	f005 f9a0 	bl	8007fc0 <siprintf>

		writeMsg(&handlerUSART, buff);
 8002c80:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002c82:	480a      	ldr	r0, [pc, #40]	; (8002cac <go+0x154>)
 8002c84:	f004 f85e 	bl	8006d44 <writeMsg>

		PID_control(ptrMotorhandler, ptrPathHandler, ptrPosHandler, ptrPIDHandler);
 8002c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c8a:	68fa      	ldr	r2, [r7, #12]
 8002c8c:	68b9      	ldr	r1, [r7, #8]
 8002c8e:	6978      	ldr	r0, [r7, #20]
 8002c90:	f7ff fe06 	bl	80028a0 <PID_control>

		*fcontrol = RESET;
 8002c94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c96:	2200      	movs	r2, #0
 8002c98:	701a      	strb	r2, [r3, #0]
	}
}
 8002c9a:	bf00      	nop
 8002c9c:	3720      	adds	r7, #32
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	00000000 	.word	0x00000000
 8002ca8:	0800d28c 	.word	0x0800d28c
 8002cac:	20000314 	.word	0x20000314

08002cb0 <roll>:
		state_t mode,
		uint8_t *fAnglulo,
		uint8_t *fMeasurements,
		uint8_t *fcontrol,
		char buff[64],
		state_dir_t operation_mode_dir){
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b086      	sub	sp, #24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6178      	str	r0, [r7, #20]
 8002cb8:	6139      	str	r1, [r7, #16]
 8002cba:	60fa      	str	r2, [r7, #12]
 8002cbc:	60bb      	str	r3, [r7, #8]
 8002cbe:	ed87 0b00 	vstr	d0, [r7]

	////////////////////////////////////////BLOQUE DE MEDICION Y CONTROL//////////////////////////////////////////////////////


	//En este primera medicion se mide el el angulo actual del robot con respecto a una referencia.
	if (*fAnglulo){ // este se ejecutara cada periodo
 8002cc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00a      	beq.n	8002ce0 <roll+0x30>

		// Medimos el angulo actual
		getAngle(ptrMPUhandler, 0, calib, ptrPosHandler);
 8002cca:	68f9      	ldr	r1, [r7, #12]
 8002ccc:	ed97 1b00 	vldr	d1, [r7]
 8002cd0:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8002d04 <roll+0x54>
 8002cd4:	6938      	ldr	r0, [r7, #16]
 8002cd6:	f7fe fded 	bl	80018b4 <getAngle>
		// bajamos la bandera
		*fAnglulo = RESET;
 8002cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cdc:	2200      	movs	r2, #0
 8002cde:	701a      	strb	r2, [r3, #0]
	}
	// En la siguiente medicion medimos todos los parametros necesarios para el control posterior
	if (*fMeasurements){ // Este se ejecutara cada (periodo * 13 cuentas)
 8002ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ce2:	781b      	ldrb	r3, [r3, #0]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d009      	beq.n	8002cfc <roll+0x4c>

		// Medimos el angulo actual
		get_measuremets_parameters(ptrMotorhandler, ptrPosHandler, mode);
 8002ce8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002cec:	461a      	mov	r2, r3
 8002cee:	68f9      	ldr	r1, [r7, #12]
 8002cf0:	6978      	ldr	r0, [r7, #20]
 8002cf2:	f7fe fe3d 	bl	8001970 <get_measuremets_parameters>
		// bajamos la bandera
		*fMeasurements = RESET;
 8002cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	701a      	strb	r2, [r3, #0]
	}

}
 8002cfc:	bf00      	nop
 8002cfe:	3718      	adds	r7, #24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	00000000 	.word	0x00000000

08002d08 <fillComand>:



void fillComand(void){
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	af00      	add	r7, sp, #0

	if (rxData != '\0'){
 8002d0c:	4b21      	ldr	r3, [pc, #132]	; (8002d94 <fillComand+0x8c>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d03c      	beq.n	8002d8e <fillComand+0x86>
		writeChar(&handlerUSART, rxData);
 8002d14:	4b1f      	ldr	r3, [pc, #124]	; (8002d94 <fillComand+0x8c>)
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	4619      	mov	r1, r3
 8002d1a:	481f      	ldr	r0, [pc, #124]	; (8002d98 <fillComand+0x90>)
 8002d1c:	f003 fffa 	bl	8006d14 <writeChar>
		bufferReception[counterReception] = rxData;
 8002d20:	4b1e      	ldr	r3, [pc, #120]	; (8002d9c <fillComand+0x94>)
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	461a      	mov	r2, r3
 8002d26:	4b1b      	ldr	r3, [pc, #108]	; (8002d94 <fillComand+0x8c>)
 8002d28:	7819      	ldrb	r1, [r3, #0]
 8002d2a:	4b1d      	ldr	r3, [pc, #116]	; (8002da0 <fillComand+0x98>)
 8002d2c:	5499      	strb	r1, [r3, r2]
		counterReception++;
 8002d2e:	4b1b      	ldr	r3, [pc, #108]	; (8002d9c <fillComand+0x94>)
 8002d30:	781b      	ldrb	r3, [r3, #0]
 8002d32:	3301      	adds	r3, #1
 8002d34:	b2da      	uxtb	r2, r3
 8002d36:	4b19      	ldr	r3, [pc, #100]	; (8002d9c <fillComand+0x94>)
 8002d38:	701a      	strb	r2, [r3, #0]

		if (rxData == '@'){
 8002d3a:	4b16      	ldr	r3, [pc, #88]	; (8002d94 <fillComand+0x8c>)
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	2b40      	cmp	r3, #64	; 0x40
 8002d40:	d10f      	bne.n	8002d62 <fillComand+0x5a>
			doneTransaction = SET;
 8002d42:	4b18      	ldr	r3, [pc, #96]	; (8002da4 <fillComand+0x9c>)
 8002d44:	2201      	movs	r2, #1
 8002d46:	701a      	strb	r2, [r3, #0]

			bufferReception[counterReception-1] = '\0';
 8002d48:	4b14      	ldr	r3, [pc, #80]	; (8002d9c <fillComand+0x94>)
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	3b01      	subs	r3, #1
 8002d4e:	4a14      	ldr	r2, [pc, #80]	; (8002da0 <fillComand+0x98>)
 8002d50:	2100      	movs	r1, #0
 8002d52:	54d1      	strb	r1, [r2, r3]

			counterReception = 0;
 8002d54:	4b11      	ldr	r3, [pc, #68]	; (8002d9c <fillComand+0x94>)
 8002d56:	2200      	movs	r2, #0
 8002d58:	701a      	strb	r2, [r3, #0]
			parseCommands(bufferReception);
 8002d5a:	4811      	ldr	r0, [pc, #68]	; (8002da0 <fillComand+0x98>)
 8002d5c:	f7fe fb42 	bl	80013e4 <parseCommands>
 8002d60:	e012      	b.n	8002d88 <fillComand+0x80>

		}else if (rxData == 'z'){
 8002d62:	4b0c      	ldr	r3, [pc, #48]	; (8002d94 <fillComand+0x8c>)
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	2b7a      	cmp	r3, #122	; 0x7a
 8002d68:	d10e      	bne.n	8002d88 <fillComand+0x80>

			memset(bufferReception, 0, sizeof(bufferReception));
 8002d6a:	2240      	movs	r2, #64	; 0x40
 8002d6c:	2100      	movs	r1, #0
 8002d6e:	480c      	ldr	r0, [pc, #48]	; (8002da0 <fillComand+0x98>)
 8002d70:	f004 fbc4 	bl	80074fc <memset>
			counterReception = 0;
 8002d74:	4b09      	ldr	r3, [pc, #36]	; (8002d9c <fillComand+0x94>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	701a      	strb	r2, [r3, #0]
			writeMsg(&handlerUSART, "\n___Buffer Vaciado___\n \r");
 8002d7a:	490b      	ldr	r1, [pc, #44]	; (8002da8 <fillComand+0xa0>)
 8002d7c:	4806      	ldr	r0, [pc, #24]	; (8002d98 <fillComand+0x90>)
 8002d7e:	f003 ffe1 	bl	8006d44 <writeMsg>
			rxData = '\0';
 8002d82:	4b04      	ldr	r3, [pc, #16]	; (8002d94 <fillComand+0x8c>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	701a      	strb	r2, [r3, #0]
		}
		rxData = '\0';
 8002d88:	4b02      	ldr	r3, [pc, #8]	; (8002d94 <fillComand+0x8c>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	701a      	strb	r2, [r3, #0]
	}

}
 8002d8e:	bf00      	nop
 8002d90:	bd80      	pop	{r7, pc}
 8002d92:	bf00      	nop
 8002d94:	20000466 	.word	0x20000466
 8002d98:	20000314 	.word	0x20000314
 8002d9c:	20000464 	.word	0x20000464
 8002da0:	20000424 	.word	0x20000424
 8002da4:	20000465 	.word	0x20000465
 8002da8:	0800d29c 	.word	0x0800d29c

08002dac <ITM_SendChar>:
/* ITM register addresses */
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8002db6:	4b0f      	ldr	r3, [pc, #60]	; (8002df4 <ITM_SendChar+0x48>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a0e      	ldr	r2, [pc, #56]	; (8002df4 <ITM_SendChar+0x48>)
 8002dbc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002dc0:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8002dc2:	4b0d      	ldr	r3, [pc, #52]	; (8002df8 <ITM_SendChar+0x4c>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a0c      	ldr	r2, [pc, #48]	; (8002df8 <ITM_SendChar+0x4c>)
 8002dc8:	f043 0301 	orr.w	r3, r3, #1
 8002dcc:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8002dce:	bf00      	nop
 8002dd0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0301 	and.w	r3, r3, #1
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d0f8      	beq.n	8002dd0 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8002dde:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002de2:	79fb      	ldrb	r3, [r7, #7]
 8002de4:	6013      	str	r3, [r2, #0]
}
 8002de6:	bf00      	nop
 8002de8:	370c      	adds	r7, #12
 8002dea:	46bd      	mov	sp, r7
 8002dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df0:	4770      	bx	lr
 8002df2:	bf00      	nop
 8002df4:	e000edfc 	.word	0xe000edfc
 8002df8:	e0000e00 	.word	0xe0000e00

08002dfc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	af00      	add	r7, sp, #0
	return 1;
 8002e00:	2301      	movs	r3, #1
}
 8002e02:	4618      	mov	r0, r3
 8002e04:	46bd      	mov	sp, r7
 8002e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0a:	4770      	bx	lr

08002e0c <_kill>:

int _kill(int pid, int sig)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b082      	sub	sp, #8
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	6078      	str	r0, [r7, #4]
 8002e14:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002e16:	f004 fb3f 	bl	8007498 <__errno>
 8002e1a:	4603      	mov	r3, r0
 8002e1c:	2216      	movs	r2, #22
 8002e1e:	601a      	str	r2, [r3, #0]
	return -1;
 8002e20:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3708      	adds	r7, #8
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <_exit>:

void _exit (int status)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002e34:	f04f 31ff 	mov.w	r1, #4294967295
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f7ff ffe7 	bl	8002e0c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002e3e:	e7fe      	b.n	8002e3e <_exit+0x12>

08002e40 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	b086      	sub	sp, #24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	617b      	str	r3, [r7, #20]
 8002e50:	e00a      	b.n	8002e68 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002e52:	f3af 8000 	nop.w
 8002e56:	4601      	mov	r1, r0
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	1c5a      	adds	r2, r3, #1
 8002e5c:	60ba      	str	r2, [r7, #8]
 8002e5e:	b2ca      	uxtb	r2, r1
 8002e60:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	3301      	adds	r3, #1
 8002e66:	617b      	str	r3, [r7, #20]
 8002e68:	697a      	ldr	r2, [r7, #20]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	dbf0      	blt.n	8002e52 <_read+0x12>
	}

return len;
 8002e70:	687b      	ldr	r3, [r7, #4]
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	3718      	adds	r7, #24
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bd80      	pop	{r7, pc}

08002e7a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e7a:	b580      	push	{r7, lr}
 8002e7c:	b086      	sub	sp, #24
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	60f8      	str	r0, [r7, #12]
 8002e82:	60b9      	str	r1, [r7, #8]
 8002e84:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e86:	2300      	movs	r3, #0
 8002e88:	617b      	str	r3, [r7, #20]
 8002e8a:	e009      	b.n	8002ea0 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar(*ptr++);
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	1c5a      	adds	r2, r3, #1
 8002e90:	60ba      	str	r2, [r7, #8]
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	4618      	mov	r0, r3
 8002e96:	f7ff ff89 	bl	8002dac <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	3301      	adds	r3, #1
 8002e9e:	617b      	str	r3, [r7, #20]
 8002ea0:	697a      	ldr	r2, [r7, #20]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	429a      	cmp	r2, r3
 8002ea6:	dbf1      	blt.n	8002e8c <_write+0x12>
	}
	return len;
 8002ea8:	687b      	ldr	r3, [r7, #4]
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3718      	adds	r7, #24
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <_close>:

int _close(int file)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b083      	sub	sp, #12
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
	return -1;
 8002eba:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b083      	sub	sp, #12
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]
 8002ed2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002eda:	605a      	str	r2, [r3, #4]
	return 0;
 8002edc:	2300      	movs	r3, #0
}
 8002ede:	4618      	mov	r0, r3
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee8:	4770      	bx	lr

08002eea <_isatty>:

int _isatty(int file)
{
 8002eea:	b480      	push	{r7}
 8002eec:	b083      	sub	sp, #12
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
	return 1;
 8002ef2:	2301      	movs	r3, #1
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	370c      	adds	r7, #12
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f00:	b480      	push	{r7}
 8002f02:	b085      	sub	sp, #20
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	60f8      	str	r0, [r7, #12]
 8002f08:	60b9      	str	r1, [r7, #8]
 8002f0a:	607a      	str	r2, [r7, #4]
	return 0;
 8002f0c:	2300      	movs	r3, #0
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	3714      	adds	r7, #20
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
	...

08002f1c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f1c:	480d      	ldr	r0, [pc, #52]	; (8002f54 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f1e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002f20:	f003 ffd6 	bl	8006ed0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f24:	480c      	ldr	r0, [pc, #48]	; (8002f58 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f26:	490d      	ldr	r1, [pc, #52]	; (8002f5c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f28:	4a0d      	ldr	r2, [pc, #52]	; (8002f60 <LoopForever+0xe>)
  movs r3, #0
 8002f2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002f2c:	e002      	b.n	8002f34 <LoopCopyDataInit>

08002f2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f32:	3304      	adds	r3, #4

08002f34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f38:	d3f9      	bcc.n	8002f2e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f3a:	4a0a      	ldr	r2, [pc, #40]	; (8002f64 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f3c:	4c0a      	ldr	r4, [pc, #40]	; (8002f68 <LoopForever+0x16>)
  movs r3, #0
 8002f3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f40:	e001      	b.n	8002f46 <LoopFillZerobss>

08002f42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f44:	3204      	adds	r2, #4

08002f46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f48:	d3fb      	bcc.n	8002f42 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002f4a:	f004 faab 	bl	80074a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002f4e:	f7fd feb3 	bl	8000cb8 <main>

08002f52 <LoopForever>:

LoopForever:
    b LoopForever
 8002f52:	e7fe      	b.n	8002f52 <LoopForever>
  ldr   r0, =_estack
 8002f54:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002f58:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f5c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002f60:	0800d950 	.word	0x0800d950
  ldr r2, =_sbss
 8002f64:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002f68:	20000648 	.word	0x20000648

08002f6c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002f6c:	e7fe      	b.n	8002f6c <ADC_IRQHandler>
	...

08002f70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	db0b      	blt.n	8002f9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f82:	79fb      	ldrb	r3, [r7, #7]
 8002f84:	f003 021f 	and.w	r2, r3, #31
 8002f88:	4907      	ldr	r1, [pc, #28]	; (8002fa8 <__NVIC_EnableIRQ+0x38>)
 8002f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f8e:	095b      	lsrs	r3, r3, #5
 8002f90:	2001      	movs	r0, #1
 8002f92:	fa00 f202 	lsl.w	r2, r0, r2
 8002f96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f9a:	bf00      	nop
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	e000e100 	.word	0xe000e100

08002fac <inTIM4>:
 *  el sistema global de interrupciones, activar la IRQ específica y luego volver a encender
 *  el sistema.
 */


void inTIM4(void){
 8002fac:	b580      	push	{r7, lr}
 8002fae:	af00      	add	r7, sp, #0

	//////////////////////////////////////////////////// /////////////////// //////////////////////////////////////////////

	////////////////////////////////Timer 4 para contador de tiempo ////////////////////////////////////

	handlerTIM4_time.ptrTIMx                           = TIM4;
 8002fb0:	4b0a      	ldr	r3, [pc, #40]	; (8002fdc <inTIM4+0x30>)
 8002fb2:	4a0b      	ldr	r2, [pc, #44]	; (8002fe0 <inTIM4+0x34>)
 8002fb4:	601a      	str	r2, [r3, #0]
	handlerTIM4_time.TIMx_Config.TIMx_interruptEnable  = BTIMER_DISABLE_INTERRUPT;
 8002fb6:	4b09      	ldr	r3, [pc, #36]	; (8002fdc <inTIM4+0x30>)
 8002fb8:	2200      	movs	r2, #0
 8002fba:	741a      	strb	r2, [r3, #16]
	handlerTIM4_time.TIMx_Config.TIMx_mode             = BTIMER_MODE_UP;
 8002fbc:	4b07      	ldr	r3, [pc, #28]	; (8002fdc <inTIM4+0x30>)
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	711a      	strb	r2, [r3, #4]
	handlerTIM4_time.TIMx_Config.TIMx_speed            = BTIMER_SPEED_100MHz_100us;
 8002fc2:	4b06      	ldr	r3, [pc, #24]	; (8002fdc <inTIM4+0x30>)
 8002fc4:	f242 7210 	movw	r2, #10000	; 0x2710
 8002fc8:	609a      	str	r2, [r3, #8]
	handlerTIM4_time.TIMx_Config.TIMx_period           = 10;
 8002fca:	4b04      	ldr	r3, [pc, #16]	; (8002fdc <inTIM4+0x30>)
 8002fcc:	220a      	movs	r2, #10
 8002fce:	60da      	str	r2, [r3, #12]
	BasicTimer_Config(&handlerTIM4_time);
 8002fd0:	4802      	ldr	r0, [pc, #8]	; (8002fdc <inTIM4+0x30>)
 8002fd2:	f000 f807 	bl	8002fe4 <BasicTimer_Config>

}
 8002fd6:	bf00      	nop
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	200002d0 	.word	0x200002d0
 8002fe0:	40000800 	.word	0x40000800

08002fe4 <BasicTimer_Config>:

void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler){
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b084      	sub	sp, #16
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]

	uint32_t period = 0;
 8002fec:	2300      	movs	r3, #0
 8002fee:	60fb      	str	r3, [r7, #12]
	uint32_t speed   = 0;
 8002ff0:	2300      	movs	r3, #0
 8002ff2:	60bb      	str	r3, [r7, #8]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002ff4:	b672      	cpsid	i
}
 8002ff6:	bf00      	nop

	/* 0. Desactivamos las interrupciones globales mientras configuramos el sistema.*/
	__disable_irq();

	/* 1. Activar la señal de reloj del periférico requerido */
	if (ptrBTimerHandler->ptrTIMx == TIM1){
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	4a85      	ldr	r2, [pc, #532]	; (8003214 <BasicTimer_Config+0x230>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d106      	bne.n	8003010 <BasicTimer_Config+0x2c>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 8003002:	4b85      	ldr	r3, [pc, #532]	; (8003218 <BasicTimer_Config+0x234>)
 8003004:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003006:	4a84      	ldr	r2, [pc, #528]	; (8003218 <BasicTimer_Config+0x234>)
 8003008:	f043 0301 	orr.w	r3, r3, #1
 800300c:	6453      	str	r3, [r2, #68]	; 0x44
 800300e:	e030      	b.n	8003072 <BasicTimer_Config+0x8e>

	}else if(ptrBTimerHandler->ptrTIMx == TIM2){
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003018:	d106      	bne.n	8003028 <BasicTimer_Config+0x44>
		// Registro del RCC que nos activa la señal de reloj para el TIM2
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800301a:	4b7f      	ldr	r3, [pc, #508]	; (8003218 <BasicTimer_Config+0x234>)
 800301c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800301e:	4a7e      	ldr	r2, [pc, #504]	; (8003218 <BasicTimer_Config+0x234>)
 8003020:	f043 0301 	orr.w	r3, r3, #1
 8003024:	6413      	str	r3, [r2, #64]	; 0x40
 8003026:	e024      	b.n	8003072 <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM3){
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	4a7b      	ldr	r2, [pc, #492]	; (800321c <BasicTimer_Config+0x238>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d106      	bne.n	8003040 <BasicTimer_Config+0x5c>
		// Registro del RCC que nos activa la señal de reloj para el TIM3
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8003032:	4b79      	ldr	r3, [pc, #484]	; (8003218 <BasicTimer_Config+0x234>)
 8003034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003036:	4a78      	ldr	r2, [pc, #480]	; (8003218 <BasicTimer_Config+0x234>)
 8003038:	f043 0302 	orr.w	r3, r3, #2
 800303c:	6413      	str	r3, [r2, #64]	; 0x40
 800303e:	e018      	b.n	8003072 <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM4){
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a76      	ldr	r2, [pc, #472]	; (8003220 <BasicTimer_Config+0x23c>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d106      	bne.n	8003058 <BasicTimer_Config+0x74>
		// Registro del RCC que nos activa la señal de reloj para el TIM4
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 800304a:	4b73      	ldr	r3, [pc, #460]	; (8003218 <BasicTimer_Config+0x234>)
 800304c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304e:	4a72      	ldr	r2, [pc, #456]	; (8003218 <BasicTimer_Config+0x234>)
 8003050:	f043 0304 	orr.w	r3, r3, #4
 8003054:	6413      	str	r3, [r2, #64]	; 0x40
 8003056:	e00c      	b.n	8003072 <BasicTimer_Config+0x8e>
	}
	else if(ptrBTimerHandler->ptrTIMx == TIM5){
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	4a71      	ldr	r2, [pc, #452]	; (8003224 <BasicTimer_Config+0x240>)
 800305e:	4293      	cmp	r3, r2
 8003060:	d106      	bne.n	8003070 <BasicTimer_Config+0x8c>
		// Registro del RCC que nos activa la señal de reloj para el TIM5
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8003062:	4b6d      	ldr	r3, [pc, #436]	; (8003218 <BasicTimer_Config+0x234>)
 8003064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003066:	4a6c      	ldr	r2, [pc, #432]	; (8003218 <BasicTimer_Config+0x234>)
 8003068:	f043 0308 	orr.w	r3, r3, #8
 800306c:	6413      	str	r3, [r2, #64]	; 0x40
 800306e:	e000      	b.n	8003072 <BasicTimer_Config+0x8e>
	}
	else{
		__NOP();
 8003070:	bf00      	nop
	}

	//Dejamos una relacion 1 a 1 para la velocidad de conteo del timer
	ptrBTimerHandler->ptrTIMx->CR1 &= ~(TIM_CR1_CKD);
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681a      	ldr	r2, [r3, #0]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003080:	601a      	str	r2, [r3, #0]
	 * Recordar que el prescaler nos indica la velocidad a la que se incrementa el counter, de forma que
	 * periodo_incremento * veces_incremento_counter = periodo_update
	 * Modificar el valor del registro PSC en el TIM utilizado
	 */

	ptrBTimerHandler->ptrTIMx->PSC = ptrBTimerHandler->TIMx_Config.TIMx_speed;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	687a      	ldr	r2, [r7, #4]
 8003088:	6892      	ldr	r2, [r2, #8]
 800308a:	629a      	str	r2, [r3, #40]	; 0x28


	/* 3. Configuramos la dirección del counter (up/down)*/
	if(ptrBTimerHandler->TIMx_Config.TIMx_mode == BTIMER_MODE_UP){
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	791b      	ldrb	r3, [r3, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	f040 80d3 	bne.w	800323c <BasicTimer_Config+0x258>

		/* 3a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
		// Configurar el registro que nos controla el modo up or down
		ptrBTimerHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	681a      	ldr	r2, [r3, #0]
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f022 0210 	bic.w	r2, r2, #16
 80030a4:	601a      	str	r2, [r3, #0]

		speed = ptrBTimerHandler->TIMx_Config.TIMx_speed;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	689b      	ldr	r3, [r3, #8]
 80030aa:	60bb      	str	r3, [r7, #8]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar */
		if ((speed == BTIMER_SPEED_16MHz_10us )
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	2ba0      	cmp	r3, #160	; 0xa0
 80030b0:	d022      	beq.n	80030f8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_20MHz_10us)
 80030b2:	68bb      	ldr	r3, [r7, #8]
 80030b4:	2bc8      	cmp	r3, #200	; 0xc8
 80030b6:	d01f      	beq.n	80030f8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_30MHz_10us)
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80030be:	d01b      	beq.n	80030f8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_40MHz_10us)
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 80030c6:	d017      	beq.n	80030f8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_50MHz_10us)
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80030ce:	d013      	beq.n	80030f8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_60MHz_10us)
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80030d6:	d00f      	beq.n	80030f8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_70MHz_10us)
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 80030de:	d00b      	beq.n	80030f8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_80MHz_10us)
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80030e6:	d007      	beq.n	80030f8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_90MHz_10us)
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 80030ee:	d003      	beq.n	80030f8 <BasicTimer_Config+0x114>
		  ||(speed == BTIMER_SPEED_100MHz_10us)){
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80030f6:	d10b      	bne.n	8003110 <BasicTimer_Config+0x12c>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period * 100 ;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	2264      	movs	r2, #100	; 0x64
 80030fe:	fb02 f303 	mul.w	r3, r2, r3
 8003102:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	68fa      	ldr	r2, [r7, #12]
 800310a:	3a01      	subs	r2, #1
 800310c:	62da      	str	r2, [r3, #44]	; 0x2c
 800310e:	e07c      	b.n	800320a <BasicTimer_Config+0x226>

		}else if ((speed == BTIMER_SPEED_16MHz_100us )
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8003116:	d029      	beq.n	800316c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_20MHz_100us)
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800311e:	d025      	beq.n	800316c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_30MHz_100us)
 8003120:	68bb      	ldr	r3, [r7, #8]
 8003122:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003126:	4293      	cmp	r3, r2
 8003128:	d020      	beq.n	800316c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_40MHz_100us)
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8003130:	d01c      	beq.n	800316c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_50MHz_100us)
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	f241 3288 	movw	r2, #5000	; 0x1388
 8003138:	4293      	cmp	r3, r2
 800313a:	d017      	beq.n	800316c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_60MHz_100us)
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	f241 7270 	movw	r2, #6000	; 0x1770
 8003142:	4293      	cmp	r3, r2
 8003144:	d012      	beq.n	800316c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_70MHz_100us)
 8003146:	68bb      	ldr	r3, [r7, #8]
 8003148:	f641 3258 	movw	r2, #7000	; 0x1b58
 800314c:	4293      	cmp	r3, r2
 800314e:	d00d      	beq.n	800316c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_80MHz_100us)
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8003156:	d009      	beq.n	800316c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_90MHz_100us)
 8003158:	68bb      	ldr	r3, [r7, #8]
 800315a:	f242 3228 	movw	r2, #9000	; 0x2328
 800315e:	4293      	cmp	r3, r2
 8003160:	d004      	beq.n	800316c <BasicTimer_Config+0x188>
			   || (speed == BTIMER_SPEED_100MHz_100us)){
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	f242 7210 	movw	r2, #10000	; 0x2710
 8003168:	4293      	cmp	r3, r2
 800316a:	d10c      	bne.n	8003186 <BasicTimer_Config+0x1a2>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period * 10   ;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	68da      	ldr	r2, [r3, #12]
 8003170:	4613      	mov	r3, r2
 8003172:	009b      	lsls	r3, r3, #2
 8003174:	4413      	add	r3, r2
 8003176:	005b      	lsls	r3, r3, #1
 8003178:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	68fa      	ldr	r2, [r7, #12]
 8003180:	3a01      	subs	r2, #1
 8003182:	62da      	str	r2, [r3, #44]	; 0x2c
 8003184:	e041      	b.n	800320a <BasicTimer_Config+0x226>



		}else if ((speed == BTIMER_SPEED_16MHz_1ms)
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800318c:	d028      	beq.n	80031e0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_20MHz_1ms)
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	f644 6220 	movw	r2, #20000	; 0x4e20
 8003194:	4293      	cmp	r3, r2
 8003196:	d023      	beq.n	80031e0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_30MHz_1ms)
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	f247 5230 	movw	r2, #30000	; 0x7530
 800319e:	4293      	cmp	r3, r2
 80031a0:	d01e      	beq.n	80031e0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_40MHz_1ms)
 80031a2:	68bb      	ldr	r3, [r7, #8]
 80031a4:	f649 4240 	movw	r2, #40000	; 0x9c40
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d019      	beq.n	80031e0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_50MHz_1ms)
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	f24c 3250 	movw	r2, #50000	; 0xc350
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d014      	beq.n	80031e0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_60MHz_1ms)
 80031b6:	68bb      	ldr	r3, [r7, #8]
 80031b8:	f64e 2260 	movw	r2, #60000	; 0xea60
 80031bc:	4293      	cmp	r3, r2
 80031be:	d00f      	beq.n	80031e0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_70MHz_1ms)
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	4a19      	ldr	r2, [pc, #100]	; (8003228 <BasicTimer_Config+0x244>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d00b      	beq.n	80031e0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_80MHz_1ms)
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	4a18      	ldr	r2, [pc, #96]	; (800322c <BasicTimer_Config+0x248>)
 80031cc:	4293      	cmp	r3, r2
 80031ce:	d007      	beq.n	80031e0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_90MHz_1ms)
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	4a17      	ldr	r2, [pc, #92]	; (8003230 <BasicTimer_Config+0x24c>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d003      	beq.n	80031e0 <BasicTimer_Config+0x1fc>
			   || (speed == BTIMER_SPEED_100MHz_1ms)){
 80031d8:	68bb      	ldr	r3, [r7, #8]
 80031da:	4a16      	ldr	r2, [pc, #88]	; (8003234 <BasicTimer_Config+0x250>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d108      	bne.n	80031f2 <BasicTimer_Config+0x20e>

			period = ptrBTimerHandler->TIMx_Config.TIMx_period;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	68db      	ldr	r3, [r3, #12]
 80031e4:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	68fa      	ldr	r2, [r7, #12]
 80031ec:	3a01      	subs	r2, #1
 80031ee:	62da      	str	r2, [r3, #44]	; 0x2c
 80031f0:	e00b      	b.n	800320a <BasicTimer_Config+0x226>

		}else{
			period = ptrBTimerHandler->TIMx_Config.TIMx_period / 10;  //Se tiene el caso mas minimo posible, donde el contador cuenta cada 10 nanosegundos
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	4a10      	ldr	r2, [pc, #64]	; (8003238 <BasicTimer_Config+0x254>)
 80031f8:	fba2 2303 	umull	r2, r3, r2, r3
 80031fc:	08db      	lsrs	r3, r3, #3
 80031fe:	60fb      	str	r3, [r7, #12]

			ptrBTimerHandler->ptrTIMx->ARR = period - 1;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68fa      	ldr	r2, [r7, #12]
 8003206:	3a01      	subs	r2, #1
 8003208:	62da      	str	r2, [r3, #44]	; 0x2c
		}


		/* 3c. Reiniciamos el registro counter*/
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	2200      	movs	r2, #0
 8003210:	625a      	str	r2, [r3, #36]	; 0x24
 8003212:	e027      	b.n	8003264 <BasicTimer_Config+0x280>
 8003214:	40010000 	.word	0x40010000
 8003218:	40023800 	.word	0x40023800
 800321c:	40000400 	.word	0x40000400
 8003220:	40000800 	.word	0x40000800
 8003224:	40000c00 	.word	0x40000c00
 8003228:	00011170 	.word	0x00011170
 800322c:	00013880 	.word	0x00013880
 8003230:	00015f90 	.word	0x00015f90
 8003234:	000186a0 	.word	0x000186a0
 8003238:	cccccccd 	.word	0xcccccccd

	}else{
		/* 3a. Estamos en DOWN_Mode, el limite se carga en ARR (0) y se comienza en un valor alto
		 * Trabaja contando en direccion descendente*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_DIR;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f042 0210 	orr.w	r2, r2, #16
 800324a:	601a      	str	r2, [r3, #0]

		/* 3b. Configuramos el Auto-reload. Este es el "limite" hasta donde el CNT va a contar
		 * En modo descendente, con numero positivos, cual es el minimi valor al que ARR puede llegar*/
		/* Escriba codigo aca */
		ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	68da      	ldr	r2, [r3, #12]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	3a01      	subs	r2, #1
 8003256:	62da      	str	r2, [r3, #44]	; 0x2c

		/* 3c. Reiniciamos el registro counter
		 * Este es el valor con el que el counter comienza */
		ptrBTimerHandler->ptrTIMx->CNT = ptrBTimerHandler->TIMx_Config.TIMx_period - 1;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	68da      	ldr	r2, [r3, #12]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	3a01      	subs	r2, #1
 8003262:	625a      	str	r2, [r3, #36]	; 0x24
	/* 4. Activamos el Timer (el CNT debe comenzar a contar*/
	//ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;

	/* 5. Activamos la interrupción debida al Timerx Utilizado
	 * Modificar el registro encargado de activar la interrupcion generada por el TIMx*/
	if (ptrBTimerHandler->TIMx_Config.TIMx_interruptEnable == BTIMER_ENABLE_INTERRUPT){
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	7c1b      	ldrb	r3, [r3, #16]
 8003268:	2b01      	cmp	r3, #1
 800326a:	d12d      	bne.n	80032c8 <BasicTimer_Config+0x2e4>

		ptrBTimerHandler->ptrTIMx->DIER |= TIM_DIER_UIE;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	68da      	ldr	r2, [r3, #12]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 0201 	orr.w	r2, r2, #1
 800327a:	60da      	str	r2, [r3, #12]

		/* 6. Activamos el canal del sistema NVIC para que lea la interrupción*/

		if(ptrBTimerHandler->ptrTIMx == TIM2){
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003284:	d103      	bne.n	800328e <BasicTimer_Config+0x2aa>
			// Activando en NVIC para la interrupción del TIM2
			NVIC_EnableIRQ(TIM2_IRQn);
 8003286:	201c      	movs	r0, #28
 8003288:	f7ff fe72 	bl	8002f70 <__NVIC_EnableIRQ>
 800328c:	e024      	b.n	80032d8 <BasicTimer_Config+0x2f4>
		}
		else if(ptrBTimerHandler->ptrTIMx == TIM3){
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a14      	ldr	r2, [pc, #80]	; (80032e4 <BasicTimer_Config+0x300>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d103      	bne.n	80032a0 <BasicTimer_Config+0x2bc>
			// Activando en NVIC para la interrupción del TIM3
			NVIC_EnableIRQ(TIM3_IRQn);
 8003298:	201d      	movs	r0, #29
 800329a:	f7ff fe69 	bl	8002f70 <__NVIC_EnableIRQ>
 800329e:	e01b      	b.n	80032d8 <BasicTimer_Config+0x2f4>
		}
		else if(ptrBTimerHandler->ptrTIMx == TIM4){
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	4a10      	ldr	r2, [pc, #64]	; (80032e8 <BasicTimer_Config+0x304>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d103      	bne.n	80032b2 <BasicTimer_Config+0x2ce>
			// Activando en NVIC para la interrupción del TIM4
			NVIC_EnableIRQ(TIM4_IRQn);
 80032aa:	201e      	movs	r0, #30
 80032ac:	f7ff fe60 	bl	8002f70 <__NVIC_EnableIRQ>
 80032b0:	e012      	b.n	80032d8 <BasicTimer_Config+0x2f4>
		}
		else if(ptrBTimerHandler->ptrTIMx == TIM5){
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a0d      	ldr	r2, [pc, #52]	; (80032ec <BasicTimer_Config+0x308>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d103      	bne.n	80032c4 <BasicTimer_Config+0x2e0>
			// Activando en NVIC para la interrupción del TIM5
			NVIC_EnableIRQ(TIM5_IRQn);
 80032bc:	2032      	movs	r0, #50	; 0x32
 80032be:	f7ff fe57 	bl	8002f70 <__NVIC_EnableIRQ>
 80032c2:	e009      	b.n	80032d8 <BasicTimer_Config+0x2f4>
		}
		else{
			__NOP();
 80032c4:	bf00      	nop
 80032c6:	e007      	b.n	80032d8 <BasicTimer_Config+0x2f4>
		}


	}else{
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	68da      	ldr	r2, [r3, #12]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f022 0201 	bic.w	r2, r2, #1
 80032d6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 80032d8:	b662      	cpsie	i
}
 80032da:	bf00      	nop
	}


	/* 7. Volvemos a activar las interrupciones del sistema */
	__enable_irq();
}
 80032dc:	bf00      	nop
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	40000400 	.word	0x40000400
 80032e8:	40000800 	.word	0x40000800
 80032ec:	40000c00 	.word	0x40000c00

080032f0 <delay_ms>:

void delay_ms(uint16_t time_to_wait_ms){
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b084      	sub	sp, #16
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	4603      	mov	r3, r0
 80032f8:	80fb      	strh	r3, [r7, #6]

	startTimer(&handlerTIM4_time);
 80032fa:	4818      	ldr	r0, [pc, #96]	; (800335c <delay_ms+0x6c>)
 80032fc:	f000 fa6e 	bl	80037dc <startTimer>
	// definimos una variable que almacenara el valor del counter en el timer 4
	uint16_t limit = (time_to_wait_ms * 10) - 1 ;
 8003300:	88fb      	ldrh	r3, [r7, #6]
 8003302:	461a      	mov	r2, r3
 8003304:	0092      	lsls	r2, r2, #2
 8003306:	4413      	add	r3, r2
 8003308:	005b      	lsls	r3, r3, #1
 800330a:	b29b      	uxth	r3, r3
 800330c:	3b01      	subs	r3, #1
 800330e:	81bb      	strh	r3, [r7, #12]
	uint16_t CNT   = 0;
 8003310:	2300      	movs	r3, #0
 8003312:	81fb      	strh	r3, [r7, #14]

	// comparamos el counter con el limit, y comenzamos a que cuente cada que el timer 4 haga una cuenta nueva
	while (CNT < limit){
 8003314:	e016      	b.n	8003344 <delay_ms+0x54>
		if (handlerTIM4_time.ptrTIMx->SR & TIM_SR_UIF)  {
 8003316:	4b11      	ldr	r3, [pc, #68]	; (800335c <delay_ms+0x6c>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	691b      	ldr	r3, [r3, #16]
 800331c:	f003 0301 	and.w	r3, r3, #1
 8003320:	2b00      	cmp	r3, #0
 8003322:	d00f      	beq.n	8003344 <delay_ms+0x54>
			CNT += handlerTIM4_time.ptrTIMx->ARR + 1;
 8003324:	4b0d      	ldr	r3, [pc, #52]	; (800335c <delay_ms+0x6c>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332a:	3301      	adds	r3, #1
 800332c:	b29a      	uxth	r2, r3
 800332e:	89fb      	ldrh	r3, [r7, #14]
 8003330:	4413      	add	r3, r2
 8003332:	81fb      	strh	r3, [r7, #14]
			handlerTIM4_time.ptrTIMx->SR &= ~TIM_SR_UIF;
 8003334:	4b09      	ldr	r3, [pc, #36]	; (800335c <delay_ms+0x6c>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	691a      	ldr	r2, [r3, #16]
 800333a:	4b08      	ldr	r3, [pc, #32]	; (800335c <delay_ms+0x6c>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	f022 0201 	bic.w	r2, r2, #1
 8003342:	611a      	str	r2, [r3, #16]
	while (CNT < limit){
 8003344:	89fa      	ldrh	r2, [r7, #14]
 8003346:	89bb      	ldrh	r3, [r7, #12]
 8003348:	429a      	cmp	r2, r3
 800334a:	d3e4      	bcc.n	8003316 <delay_ms+0x26>
		}
	}
	stopTimer(&handlerTIM4_time);
 800334c:	4803      	ldr	r0, [pc, #12]	; (800335c <delay_ms+0x6c>)
 800334e:	f000 fa57 	bl	8003800 <stopTimer>
}
 8003352:	bf00      	nop
 8003354:	3710      	adds	r7, #16
 8003356:	46bd      	mov	sp, r7
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	200002d0 	.word	0x200002d0

08003360 <BasicTimer4_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void BasicTimer4_Callback(void){
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003364:	bf00      	nop
}
 8003366:	bf00      	nop
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <BasicTimer5_Callback>:
__attribute__((weak)) void BasicTimer5_Callback(void){
 8003370:	b480      	push	{r7}
 8003372:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003374:	bf00      	nop
}
 8003376:	bf00      	nop
 8003378:	46bd      	mov	sp, r7
 800337a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337e:	4770      	bx	lr

08003380 <Capture_TIM2_Ch1_Callback>:

__attribute__((weak)) void Capture_TIM2_Ch1_Callback(void){
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003384:	bf00      	nop
}
 8003386:	bf00      	nop
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <Capture_TIM2_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch2_Callback(void){
 8003390:	b480      	push	{r7}
 8003392:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003394:	bf00      	nop
}
 8003396:	bf00      	nop
 8003398:	46bd      	mov	sp, r7
 800339a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339e:	4770      	bx	lr

080033a0 <Capture_TIM2_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch3_Callback(void){
 80033a0:	b480      	push	{r7}
 80033a2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80033a4:	bf00      	nop
}
 80033a6:	bf00      	nop
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <Capture_TIM2_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM2_Ch4_Callback(void){
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80033b4:	bf00      	nop
}
 80033b6:	bf00      	nop
 80033b8:	46bd      	mov	sp, r7
 80033ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033be:	4770      	bx	lr

080033c0 <Capture_TIM3_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch1_Callback(void){
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80033c4:	bf00      	nop
}
 80033c6:	bf00      	nop
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <Capture_TIM3_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch2_Callback(void){
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80033d4:	bf00      	nop
}
 80033d6:	bf00      	nop
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <Capture_TIM3_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch3_Callback(void){
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80033e4:	bf00      	nop
}
 80033e6:	bf00      	nop
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <Capture_TIM3_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM3_Ch4_Callback(void){
 80033f0:	b480      	push	{r7}
 80033f2:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 80033f4:	bf00      	nop
}
 80033f6:	bf00      	nop
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <Capture_TIM4_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM4_Ch1_Callback(void){
 8003400:	b480      	push	{r7}
 8003402:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003404:	bf00      	nop
}
 8003406:	bf00      	nop
 8003408:	46bd      	mov	sp, r7
 800340a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340e:	4770      	bx	lr

08003410 <Capture_TIM4_Ch3_Callback>:
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
}
__attribute__((weak)) void Capture_TIM4_Ch3_Callback(void){
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003414:	bf00      	nop
}
 8003416:	bf00      	nop
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <Capture_TIM4_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM4_Ch4_Callback(void){
 8003420:	b480      	push	{r7}
 8003422:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003424:	bf00      	nop
}
 8003426:	bf00      	nop
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <Capture_TIM5_Ch1_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch1_Callback(void){
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003434:	bf00      	nop
}
 8003436:	bf00      	nop
 8003438:	46bd      	mov	sp, r7
 800343a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343e:	4770      	bx	lr

08003440 <Capture_TIM5_Ch2_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch2_Callback(void){
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003444:	bf00      	nop
}
 8003446:	bf00      	nop
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr

08003450 <Capture_TIM5_Ch3_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch3_Callback(void){
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003454:	bf00      	nop
}
 8003456:	bf00      	nop
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <Capture_TIM5_Ch4_Callback>:
__attribute__((weak)) void Capture_TIM5_Ch4_Callback(void){
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0
	  /* NOTE : This function should not be modified, when the callback is needed,
	            the BasicTimerX_Callback could be implemented in the main file
	   */
	__NOP();
 8003464:	bf00      	nop
}
 8003466:	bf00      	nop
 8003468:	46bd      	mov	sp, r7
 800346a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346e:	4770      	bx	lr

08003470 <TIM2_IRQHandler>:

/* Esta es la función a la que apunta el sistema en el vector de interrupciones.
 * Se debe utilizar usando exactamente el mismo nombre definido en el vector de interrupciones,
 * Al hacerlo correctamente, el sistema apunta a esta función y cuando la interrupción se lanza
 * el sistema inmediatamente salta a este lugar en la memoria*/
void TIM2_IRQHandler(void){
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM2->SR & TIM_SR_UIF){
 8003474:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003478:	691b      	ldr	r3, [r3, #16]
 800347a:	f003 0301 	and.w	r3, r3, #1
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00a      	beq.n	8003498 <TIM2_IRQHandler+0x28>
			TIM2->SR &= ~TIM_SR_UIF;
 8003482:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003486:	691b      	ldr	r3, [r3, #16]
 8003488:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800348c:	f023 0301 	bic.w	r3, r3, #1
 8003490:	6113      	str	r3, [r2, #16]
			/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
			BasicTimer2_Callback();
 8003492:	f7fe f939 	bl	8001708 <BasicTimer2_Callback>
			TIM2->SR &= ~TIM_SR_CC4IF;
			TIM2->SR &= ~TIM_SR_CC4OF;
			Capture_TIM2_Ch4_Callback();
		}

}
 8003496:	e066      	b.n	8003566 <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC1IF){
 8003498:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800349c:	691b      	ldr	r3, [r3, #16]
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d012      	beq.n	80034cc <TIM2_IRQHandler+0x5c>
			TIM2->SR &= ~TIM_SR_CC1IF;
 80034a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034aa:	691b      	ldr	r3, [r3, #16]
 80034ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034b0:	f023 0302 	bic.w	r3, r3, #2
 80034b4:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC1OF;
 80034b6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034ba:	691b      	ldr	r3, [r3, #16]
 80034bc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034c4:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch1_Callback();
 80034c6:	f7ff ff5b 	bl	8003380 <Capture_TIM2_Ch1_Callback>
}
 80034ca:	e04c      	b.n	8003566 <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC2IF){
 80034cc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034d0:	691b      	ldr	r3, [r3, #16]
 80034d2:	f003 0304 	and.w	r3, r3, #4
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d012      	beq.n	8003500 <TIM2_IRQHandler+0x90>
			TIM2->SR &= ~TIM_SR_CC2IF;
 80034da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034de:	691b      	ldr	r3, [r3, #16]
 80034e0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034e4:	f023 0304 	bic.w	r3, r3, #4
 80034e8:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC2OF;
 80034ea:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80034ee:	691b      	ldr	r3, [r3, #16]
 80034f0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80034f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80034f8:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch2_Callback();
 80034fa:	f7ff ff49 	bl	8003390 <Capture_TIM2_Ch2_Callback>
}
 80034fe:	e032      	b.n	8003566 <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC3IF){
 8003500:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	f003 0308 	and.w	r3, r3, #8
 800350a:	2b00      	cmp	r3, #0
 800350c:	d012      	beq.n	8003534 <TIM2_IRQHandler+0xc4>
			TIM2->SR &= ~TIM_SR_CC3IF;
 800350e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003512:	691b      	ldr	r3, [r3, #16]
 8003514:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003518:	f023 0308 	bic.w	r3, r3, #8
 800351c:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC3OF;
 800351e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003528:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800352c:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch3_Callback();
 800352e:	f7ff ff37 	bl	80033a0 <Capture_TIM2_Ch3_Callback>
}
 8003532:	e018      	b.n	8003566 <TIM2_IRQHandler+0xf6>
		}else if (TIM2->SR & TIM_SR_CC4IF){
 8003534:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003538:	691b      	ldr	r3, [r3, #16]
 800353a:	f003 0310 	and.w	r3, r3, #16
 800353e:	2b00      	cmp	r3, #0
 8003540:	d011      	beq.n	8003566 <TIM2_IRQHandler+0xf6>
			TIM2->SR &= ~TIM_SR_CC4IF;
 8003542:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800354c:	f023 0310 	bic.w	r3, r3, #16
 8003550:	6113      	str	r3, [r2, #16]
			TIM2->SR &= ~TIM_SR_CC4OF;
 8003552:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003556:	691b      	ldr	r3, [r3, #16]
 8003558:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800355c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003560:	6113      	str	r3, [r2, #16]
			Capture_TIM2_Ch4_Callback();
 8003562:	f7ff ff25 	bl	80033b0 <Capture_TIM2_Ch4_Callback>
}
 8003566:	bf00      	nop
 8003568:	bd80      	pop	{r7, pc}
	...

0800356c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM3->SR & TIM_SR_UIF){
 8003570:	4b31      	ldr	r3, [pc, #196]	; (8003638 <TIM3_IRQHandler+0xcc>)
 8003572:	691b      	ldr	r3, [r3, #16]
 8003574:	f003 0301 	and.w	r3, r3, #1
 8003578:	2b00      	cmp	r3, #0
 800357a:	d008      	beq.n	800358e <TIM3_IRQHandler+0x22>
		TIM3->SR &= ~TIM_SR_UIF;
 800357c:	4b2e      	ldr	r3, [pc, #184]	; (8003638 <TIM3_IRQHandler+0xcc>)
 800357e:	691b      	ldr	r3, [r3, #16]
 8003580:	4a2d      	ldr	r2, [pc, #180]	; (8003638 <TIM3_IRQHandler+0xcc>)
 8003582:	f023 0301 	bic.w	r3, r3, #1
 8003586:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer3_Callback();
 8003588:	f7fe f8b4 	bl	80016f4 <BasicTimer3_Callback>
	}else if (TIM3->SR & TIM_SR_CC4IF){
		TIM3->SR &= ~TIM_SR_CC4IF;
		TIM3->SR &= ~TIM_SR_CC4OF;
		Capture_TIM3_Ch4_Callback();
	}
}
 800358c:	e052      	b.n	8003634 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC1IF){
 800358e:	4b2a      	ldr	r3, [pc, #168]	; (8003638 <TIM3_IRQHandler+0xcc>)
 8003590:	691b      	ldr	r3, [r3, #16]
 8003592:	f003 0302 	and.w	r3, r3, #2
 8003596:	2b00      	cmp	r3, #0
 8003598:	d00e      	beq.n	80035b8 <TIM3_IRQHandler+0x4c>
		TIM3->SR &= ~TIM_SR_CC1IF;
 800359a:	4b27      	ldr	r3, [pc, #156]	; (8003638 <TIM3_IRQHandler+0xcc>)
 800359c:	691b      	ldr	r3, [r3, #16]
 800359e:	4a26      	ldr	r2, [pc, #152]	; (8003638 <TIM3_IRQHandler+0xcc>)
 80035a0:	f023 0302 	bic.w	r3, r3, #2
 80035a4:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC1OF;
 80035a6:	4b24      	ldr	r3, [pc, #144]	; (8003638 <TIM3_IRQHandler+0xcc>)
 80035a8:	691b      	ldr	r3, [r3, #16]
 80035aa:	4a23      	ldr	r2, [pc, #140]	; (8003638 <TIM3_IRQHandler+0xcc>)
 80035ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80035b0:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch1_Callback();
 80035b2:	f7ff ff05 	bl	80033c0 <Capture_TIM3_Ch1_Callback>
}
 80035b6:	e03d      	b.n	8003634 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC2IF){
 80035b8:	4b1f      	ldr	r3, [pc, #124]	; (8003638 <TIM3_IRQHandler+0xcc>)
 80035ba:	691b      	ldr	r3, [r3, #16]
 80035bc:	f003 0304 	and.w	r3, r3, #4
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d00e      	beq.n	80035e2 <TIM3_IRQHandler+0x76>
		TIM3->SR &= ~TIM_SR_CC2IF;
 80035c4:	4b1c      	ldr	r3, [pc, #112]	; (8003638 <TIM3_IRQHandler+0xcc>)
 80035c6:	691b      	ldr	r3, [r3, #16]
 80035c8:	4a1b      	ldr	r2, [pc, #108]	; (8003638 <TIM3_IRQHandler+0xcc>)
 80035ca:	f023 0304 	bic.w	r3, r3, #4
 80035ce:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC2OF;
 80035d0:	4b19      	ldr	r3, [pc, #100]	; (8003638 <TIM3_IRQHandler+0xcc>)
 80035d2:	691b      	ldr	r3, [r3, #16]
 80035d4:	4a18      	ldr	r2, [pc, #96]	; (8003638 <TIM3_IRQHandler+0xcc>)
 80035d6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80035da:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch2_Callback();
 80035dc:	f7ff fef8 	bl	80033d0 <Capture_TIM3_Ch2_Callback>
}
 80035e0:	e028      	b.n	8003634 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC3IF){
 80035e2:	4b15      	ldr	r3, [pc, #84]	; (8003638 <TIM3_IRQHandler+0xcc>)
 80035e4:	691b      	ldr	r3, [r3, #16]
 80035e6:	f003 0308 	and.w	r3, r3, #8
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00e      	beq.n	800360c <TIM3_IRQHandler+0xa0>
		TIM3->SR &= ~TIM_SR_CC3IF;
 80035ee:	4b12      	ldr	r3, [pc, #72]	; (8003638 <TIM3_IRQHandler+0xcc>)
 80035f0:	691b      	ldr	r3, [r3, #16]
 80035f2:	4a11      	ldr	r2, [pc, #68]	; (8003638 <TIM3_IRQHandler+0xcc>)
 80035f4:	f023 0308 	bic.w	r3, r3, #8
 80035f8:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC3OF;
 80035fa:	4b0f      	ldr	r3, [pc, #60]	; (8003638 <TIM3_IRQHandler+0xcc>)
 80035fc:	691b      	ldr	r3, [r3, #16]
 80035fe:	4a0e      	ldr	r2, [pc, #56]	; (8003638 <TIM3_IRQHandler+0xcc>)
 8003600:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003604:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch3_Callback();
 8003606:	f7ff feeb 	bl	80033e0 <Capture_TIM3_Ch3_Callback>
}
 800360a:	e013      	b.n	8003634 <TIM3_IRQHandler+0xc8>
	}else if (TIM3->SR & TIM_SR_CC4IF){
 800360c:	4b0a      	ldr	r3, [pc, #40]	; (8003638 <TIM3_IRQHandler+0xcc>)
 800360e:	691b      	ldr	r3, [r3, #16]
 8003610:	f003 0310 	and.w	r3, r3, #16
 8003614:	2b00      	cmp	r3, #0
 8003616:	d00d      	beq.n	8003634 <TIM3_IRQHandler+0xc8>
		TIM3->SR &= ~TIM_SR_CC4IF;
 8003618:	4b07      	ldr	r3, [pc, #28]	; (8003638 <TIM3_IRQHandler+0xcc>)
 800361a:	691b      	ldr	r3, [r3, #16]
 800361c:	4a06      	ldr	r2, [pc, #24]	; (8003638 <TIM3_IRQHandler+0xcc>)
 800361e:	f023 0310 	bic.w	r3, r3, #16
 8003622:	6113      	str	r3, [r2, #16]
		TIM3->SR &= ~TIM_SR_CC4OF;
 8003624:	4b04      	ldr	r3, [pc, #16]	; (8003638 <TIM3_IRQHandler+0xcc>)
 8003626:	691b      	ldr	r3, [r3, #16]
 8003628:	4a03      	ldr	r2, [pc, #12]	; (8003638 <TIM3_IRQHandler+0xcc>)
 800362a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800362e:	6113      	str	r3, [r2, #16]
		Capture_TIM3_Ch4_Callback();
 8003630:	f7ff fede 	bl	80033f0 <Capture_TIM3_Ch4_Callback>
}
 8003634:	bf00      	nop
 8003636:	bd80      	pop	{r7, pc}
 8003638:	40000400 	.word	0x40000400

0800363c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 800363c:	b580      	push	{r7, lr}
 800363e:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM4->SR & TIM_SR_UIF){
 8003640:	4b31      	ldr	r3, [pc, #196]	; (8003708 <TIM4_IRQHandler+0xcc>)
 8003642:	691b      	ldr	r3, [r3, #16]
 8003644:	f003 0301 	and.w	r3, r3, #1
 8003648:	2b00      	cmp	r3, #0
 800364a:	d008      	beq.n	800365e <TIM4_IRQHandler+0x22>
		TIM4->SR &= ~TIM_SR_UIF;
 800364c:	4b2e      	ldr	r3, [pc, #184]	; (8003708 <TIM4_IRQHandler+0xcc>)
 800364e:	691b      	ldr	r3, [r3, #16]
 8003650:	4a2d      	ldr	r2, [pc, #180]	; (8003708 <TIM4_IRQHandler+0xcc>)
 8003652:	f023 0301 	bic.w	r3, r3, #1
 8003656:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer4_Callback();
 8003658:	f7ff fe82 	bl	8003360 <BasicTimer4_Callback>
		TIM4->SR &= ~TIM_SR_CC4IF;
		TIM4->SR &= ~TIM_SR_CC4OF;
		Capture_TIM4_Ch4_Callback();
	}

}
 800365c:	e052      	b.n	8003704 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC1IF){
 800365e:	4b2a      	ldr	r3, [pc, #168]	; (8003708 <TIM4_IRQHandler+0xcc>)
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	f003 0302 	and.w	r3, r3, #2
 8003666:	2b00      	cmp	r3, #0
 8003668:	d00e      	beq.n	8003688 <TIM4_IRQHandler+0x4c>
		TIM4->SR &= ~TIM_SR_CC1IF;
 800366a:	4b27      	ldr	r3, [pc, #156]	; (8003708 <TIM4_IRQHandler+0xcc>)
 800366c:	691b      	ldr	r3, [r3, #16]
 800366e:	4a26      	ldr	r2, [pc, #152]	; (8003708 <TIM4_IRQHandler+0xcc>)
 8003670:	f023 0302 	bic.w	r3, r3, #2
 8003674:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC1OF;
 8003676:	4b24      	ldr	r3, [pc, #144]	; (8003708 <TIM4_IRQHandler+0xcc>)
 8003678:	691b      	ldr	r3, [r3, #16]
 800367a:	4a23      	ldr	r2, [pc, #140]	; (8003708 <TIM4_IRQHandler+0xcc>)
 800367c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003680:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch1_Callback();
 8003682:	f7ff febd 	bl	8003400 <Capture_TIM4_Ch1_Callback>
}
 8003686:	e03d      	b.n	8003704 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC2IF){
 8003688:	4b1f      	ldr	r3, [pc, #124]	; (8003708 <TIM4_IRQHandler+0xcc>)
 800368a:	691b      	ldr	r3, [r3, #16]
 800368c:	f003 0304 	and.w	r3, r3, #4
 8003690:	2b00      	cmp	r3, #0
 8003692:	d00e      	beq.n	80036b2 <TIM4_IRQHandler+0x76>
		TIM4->SR &= ~TIM_SR_CC2IF;
 8003694:	4b1c      	ldr	r3, [pc, #112]	; (8003708 <TIM4_IRQHandler+0xcc>)
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	4a1b      	ldr	r2, [pc, #108]	; (8003708 <TIM4_IRQHandler+0xcc>)
 800369a:	f023 0304 	bic.w	r3, r3, #4
 800369e:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC2OF;
 80036a0:	4b19      	ldr	r3, [pc, #100]	; (8003708 <TIM4_IRQHandler+0xcc>)
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	4a18      	ldr	r2, [pc, #96]	; (8003708 <TIM4_IRQHandler+0xcc>)
 80036a6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80036aa:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch2_Callback();
 80036ac:	f7ff fec8 	bl	8003440 <Capture_TIM5_Ch2_Callback>
}
 80036b0:	e028      	b.n	8003704 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC3IF){
 80036b2:	4b15      	ldr	r3, [pc, #84]	; (8003708 <TIM4_IRQHandler+0xcc>)
 80036b4:	691b      	ldr	r3, [r3, #16]
 80036b6:	f003 0308 	and.w	r3, r3, #8
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d00e      	beq.n	80036dc <TIM4_IRQHandler+0xa0>
		TIM4->SR &= ~TIM_SR_CC3IF;
 80036be:	4b12      	ldr	r3, [pc, #72]	; (8003708 <TIM4_IRQHandler+0xcc>)
 80036c0:	691b      	ldr	r3, [r3, #16]
 80036c2:	4a11      	ldr	r2, [pc, #68]	; (8003708 <TIM4_IRQHandler+0xcc>)
 80036c4:	f023 0308 	bic.w	r3, r3, #8
 80036c8:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC3OF;
 80036ca:	4b0f      	ldr	r3, [pc, #60]	; (8003708 <TIM4_IRQHandler+0xcc>)
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	4a0e      	ldr	r2, [pc, #56]	; (8003708 <TIM4_IRQHandler+0xcc>)
 80036d0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80036d4:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch3_Callback();
 80036d6:	f7ff fe9b 	bl	8003410 <Capture_TIM4_Ch3_Callback>
}
 80036da:	e013      	b.n	8003704 <TIM4_IRQHandler+0xc8>
	}else if (TIM4->SR & TIM_SR_CC4IF){
 80036dc:	4b0a      	ldr	r3, [pc, #40]	; (8003708 <TIM4_IRQHandler+0xcc>)
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	f003 0310 	and.w	r3, r3, #16
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00d      	beq.n	8003704 <TIM4_IRQHandler+0xc8>
		TIM4->SR &= ~TIM_SR_CC4IF;
 80036e8:	4b07      	ldr	r3, [pc, #28]	; (8003708 <TIM4_IRQHandler+0xcc>)
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	4a06      	ldr	r2, [pc, #24]	; (8003708 <TIM4_IRQHandler+0xcc>)
 80036ee:	f023 0310 	bic.w	r3, r3, #16
 80036f2:	6113      	str	r3, [r2, #16]
		TIM4->SR &= ~TIM_SR_CC4OF;
 80036f4:	4b04      	ldr	r3, [pc, #16]	; (8003708 <TIM4_IRQHandler+0xcc>)
 80036f6:	691b      	ldr	r3, [r3, #16]
 80036f8:	4a03      	ldr	r2, [pc, #12]	; (8003708 <TIM4_IRQHandler+0xcc>)
 80036fa:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80036fe:	6113      	str	r3, [r2, #16]
		Capture_TIM4_Ch4_Callback();
 8003700:	f7ff fe8e 	bl	8003420 <Capture_TIM4_Ch4_Callback>
}
 8003704:	bf00      	nop
 8003706:	bd80      	pop	{r7, pc}
 8003708:	40000800 	.word	0x40000800

0800370c <TIM5_IRQHandler>:

void TIM5_IRQHandler(void){
 800370c:	b580      	push	{r7, lr}
 800370e:	af00      	add	r7, sp, #0

	/* Limpiamos la bandera que indica que la interrupción se ha generado */
	if (TIM5->SR & TIM_SR_UIF){
 8003710:	4b31      	ldr	r3, [pc, #196]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	f003 0301 	and.w	r3, r3, #1
 8003718:	2b00      	cmp	r3, #0
 800371a:	d008      	beq.n	800372e <TIM5_IRQHandler+0x22>
		TIM5->SR &= ~TIM_SR_UIF;
 800371c:	4b2e      	ldr	r3, [pc, #184]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	4a2d      	ldr	r2, [pc, #180]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 8003722:	f023 0301 	bic.w	r3, r3, #1
 8003726:	6113      	str	r3, [r2, #16]
		/* LLamamos a la función que se debe encargar de hacer algo con esta interrupción*/
		BasicTimer5_Callback();
 8003728:	f7ff fe22 	bl	8003370 <BasicTimer5_Callback>
		TIM5->SR &= ~TIM_SR_CC4OF;
		Capture_TIM5_Ch4_Callback();
	}


}
 800372c:	e052      	b.n	80037d4 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC1IF){
 800372e:	4b2a      	ldr	r3, [pc, #168]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	f003 0302 	and.w	r3, r3, #2
 8003736:	2b00      	cmp	r3, #0
 8003738:	d00e      	beq.n	8003758 <TIM5_IRQHandler+0x4c>
		TIM5->SR &= ~TIM_SR_CC1IF;
 800373a:	4b27      	ldr	r3, [pc, #156]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	4a26      	ldr	r2, [pc, #152]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 8003740:	f023 0302 	bic.w	r3, r3, #2
 8003744:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC1OF;
 8003746:	4b24      	ldr	r3, [pc, #144]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 8003748:	691b      	ldr	r3, [r3, #16]
 800374a:	4a23      	ldr	r2, [pc, #140]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 800374c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003750:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch1_Callback();
 8003752:	f7ff fe6d 	bl	8003430 <Capture_TIM5_Ch1_Callback>
}
 8003756:	e03d      	b.n	80037d4 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC2IF){
 8003758:	4b1f      	ldr	r3, [pc, #124]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	f003 0304 	and.w	r3, r3, #4
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00e      	beq.n	8003782 <TIM5_IRQHandler+0x76>
		TIM5->SR &= ~TIM_SR_CC2IF;
 8003764:	4b1c      	ldr	r3, [pc, #112]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 8003766:	691b      	ldr	r3, [r3, #16]
 8003768:	4a1b      	ldr	r2, [pc, #108]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 800376a:	f023 0304 	bic.w	r3, r3, #4
 800376e:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC2OF;
 8003770:	4b19      	ldr	r3, [pc, #100]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 8003772:	691b      	ldr	r3, [r3, #16]
 8003774:	4a18      	ldr	r2, [pc, #96]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 8003776:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800377a:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch2_Callback();
 800377c:	f7ff fe60 	bl	8003440 <Capture_TIM5_Ch2_Callback>
}
 8003780:	e028      	b.n	80037d4 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC3IF){
 8003782:	4b15      	ldr	r3, [pc, #84]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	f003 0308 	and.w	r3, r3, #8
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00e      	beq.n	80037ac <TIM5_IRQHandler+0xa0>
		TIM5->SR &= ~TIM_SR_CC3IF;
 800378e:	4b12      	ldr	r3, [pc, #72]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	4a11      	ldr	r2, [pc, #68]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 8003794:	f023 0308 	bic.w	r3, r3, #8
 8003798:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC3OF;
 800379a:	4b0f      	ldr	r3, [pc, #60]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 800379c:	691b      	ldr	r3, [r3, #16]
 800379e:	4a0e      	ldr	r2, [pc, #56]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 80037a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80037a4:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch3_Callback();
 80037a6:	f7ff fe53 	bl	8003450 <Capture_TIM5_Ch3_Callback>
}
 80037aa:	e013      	b.n	80037d4 <TIM5_IRQHandler+0xc8>
	}else if (TIM5->SR & TIM_SR_CC4IF){
 80037ac:	4b0a      	ldr	r3, [pc, #40]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 80037ae:	691b      	ldr	r3, [r3, #16]
 80037b0:	f003 0310 	and.w	r3, r3, #16
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d00d      	beq.n	80037d4 <TIM5_IRQHandler+0xc8>
		TIM5->SR &= ~TIM_SR_CC4IF;
 80037b8:	4b07      	ldr	r3, [pc, #28]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 80037ba:	691b      	ldr	r3, [r3, #16]
 80037bc:	4a06      	ldr	r2, [pc, #24]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 80037be:	f023 0310 	bic.w	r3, r3, #16
 80037c2:	6113      	str	r3, [r2, #16]
		TIM5->SR &= ~TIM_SR_CC4OF;
 80037c4:	4b04      	ldr	r3, [pc, #16]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	4a03      	ldr	r2, [pc, #12]	; (80037d8 <TIM5_IRQHandler+0xcc>)
 80037ca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037ce:	6113      	str	r3, [r2, #16]
		Capture_TIM5_Ch4_Callback();
 80037d0:	f7ff fe46 	bl	8003460 <Capture_TIM5_Ch4_Callback>
}
 80037d4:	bf00      	nop
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	40000c00 	.word	0x40000c00

080037dc <startTimer>:



void startTimer (BasicTimer_Handler_t *ptrTimerConfig){
 80037dc:	b480      	push	{r7}
 80037de:	b083      	sub	sp, #12
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
	ptrTimerConfig->ptrTIMx->CR1 |= TIM_CR1_CEN;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f042 0201 	orr.w	r2, r2, #1
 80037f2:	601a      	str	r2, [r3, #0]
}
 80037f4:	bf00      	nop
 80037f6:	370c      	adds	r7, #12
 80037f8:	46bd      	mov	sp, r7
 80037fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037fe:	4770      	bx	lr

08003800 <stopTimer>:

void stopTimer (BasicTimer_Handler_t *ptrTimerConfig){
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
	ptrTimerConfig->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f022 0201 	bic.w	r2, r2, #1
 8003816:	601a      	str	r2, [r3, #0]
}
 8003818:	bf00      	nop
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003822:	4770      	bx	lr

08003824 <__NVIC_EnableIRQ>:
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	4603      	mov	r3, r0
 800382c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800382e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003832:	2b00      	cmp	r3, #0
 8003834:	db0b      	blt.n	800384e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003836:	79fb      	ldrb	r3, [r7, #7]
 8003838:	f003 021f 	and.w	r2, r3, #31
 800383c:	4907      	ldr	r1, [pc, #28]	; (800385c <__NVIC_EnableIRQ+0x38>)
 800383e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003842:	095b      	lsrs	r3, r3, #5
 8003844:	2001      	movs	r0, #1
 8003846:	fa00 f202 	lsl.w	r2, r0, r2
 800384a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800384e:	bf00      	nop
 8003850:	370c      	adds	r7, #12
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	e000e100 	.word	0xe000e100

08003860 <extInt_Config>:
#include "EXTIDriver.h"
#include "GPIOxDriver.h"
GPIO_Handler_t handlerSimplePin = {0};

// Haciendo prueba con PC15
void extInt_Config(EXTI_Config_t *extiConfig){
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]

	/* 1.0 Se carga la configuración, que debe ser el PINx como entrada "simple" */
	GPIO_Config(extiConfig->pGPIOHandler);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4618      	mov	r0, r3
 800386e:	f001 f825 	bl	80048bc <GPIO_Config>

	/* 2.0 Activamos el acceso al SYSCFG */
	RCC->APB2ENR = RCC_APB2ENR_SYSCFGEN;
 8003872:	4b96      	ldr	r3, [pc, #600]	; (8003acc <extInt_Config+0x26c>)
 8003874:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003878:	645a      	str	r2, [r3, #68]	; 0x44

	/* 3.0  Asignamos el canal EXTI que corresponde al PIN_y del puerto GPIO_X
	 * Debemos activar la línea PIN_Xy (Y = A, B, C... y x = 0, 1, 2, 3...)
	 * en el módulo EXTI */
		switch (extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber) {
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	791b      	ldrb	r3, [r3, #4]
 8003880:	2b0f      	cmp	r3, #15
 8003882:	f200 85cd 	bhi.w	8004420 <extInt_Config+0xbc0>
 8003886:	a201      	add	r2, pc, #4	; (adr r2, 800388c <extInt_Config+0x2c>)
 8003888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800388c:	080038cd 	.word	0x080038cd
 8003890:	08003983 	.word	0x08003983
 8003894:	08003a39 	.word	0x08003a39
 8003898:	08003b0f 	.word	0x08003b0f
 800389c:	08003bc5 	.word	0x08003bc5
 80038a0:	08003c73 	.word	0x08003c73
 80038a4:	08003d39 	.word	0x08003d39
 80038a8:	08003de1 	.word	0x08003de1
 80038ac:	08003e89 	.word	0x08003e89
 80038b0:	08003f31 	.word	0x08003f31
 80038b4:	08003ff7 	.word	0x08003ff7
 80038b8:	0800409f 	.word	0x0800409f
 80038bc:	08004147 	.word	0x08004147
 80038c0:	0800420d 	.word	0x0800420d
 80038c4:	080042b3 	.word	0x080042b3
 80038c8:	0800435b 	.word	0x0800435b
		/* Configurando para el todos los pines GPIOX_0*/
				case 0: {
					/* SYSCFG_EXTICR1 */
					// Limpiamos primero la posición que deseamos configurar
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI0_Pos);
 80038cc:	4b80      	ldr	r3, [pc, #512]	; (8003ad0 <extInt_Config+0x270>)
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	4a7f      	ldr	r2, [pc, #508]	; (8003ad0 <extInt_Config+0x270>)
 80038d2:	f023 030f 	bic.w	r3, r3, #15
 80038d6:	6093      	str	r3, [r2, #8]

					// Ahora seleccionamos el valor a cargar en la posición, segun sea la selección
					// del puerto que vamos a utilizar: GPIOA_0, ó GPIOB_0, ó GPIOC_0, etc
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	4a7d      	ldr	r2, [pc, #500]	; (8003ad4 <extInt_Config+0x274>)
 80038e0:	4293      	cmp	r3, r2
 80038e2:	d105      	bne.n	80038f0 <extInt_Config+0x90>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PA);
 80038e4:	4b7a      	ldr	r3, [pc, #488]	; (8003ad0 <extInt_Config+0x270>)
 80038e6:	4a7a      	ldr	r2, [pc, #488]	; (8003ad0 <extInt_Config+0x270>)
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 80038ec:	f000 bd9a 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a78      	ldr	r2, [pc, #480]	; (8003ad8 <extInt_Config+0x278>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d107      	bne.n	800390c <extInt_Config+0xac>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PB);
 80038fc:	4b74      	ldr	r3, [pc, #464]	; (8003ad0 <extInt_Config+0x270>)
 80038fe:	689b      	ldr	r3, [r3, #8]
 8003900:	4a73      	ldr	r2, [pc, #460]	; (8003ad0 <extInt_Config+0x270>)
 8003902:	f043 0301 	orr.w	r3, r3, #1
 8003906:	6093      	str	r3, [r2, #8]
					break;
 8003908:	f000 bd8c 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4a72      	ldr	r2, [pc, #456]	; (8003adc <extInt_Config+0x27c>)
 8003914:	4293      	cmp	r3, r2
 8003916:	d107      	bne.n	8003928 <extInt_Config+0xc8>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PC);
 8003918:	4b6d      	ldr	r3, [pc, #436]	; (8003ad0 <extInt_Config+0x270>)
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	4a6c      	ldr	r2, [pc, #432]	; (8003ad0 <extInt_Config+0x270>)
 800391e:	f043 0302 	orr.w	r3, r3, #2
 8003922:	6093      	str	r3, [r2, #8]
					break;
 8003924:	f000 bd7e 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a6c      	ldr	r2, [pc, #432]	; (8003ae0 <extInt_Config+0x280>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d107      	bne.n	8003944 <extInt_Config+0xe4>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PD);
 8003934:	4b66      	ldr	r3, [pc, #408]	; (8003ad0 <extInt_Config+0x270>)
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	4a65      	ldr	r2, [pc, #404]	; (8003ad0 <extInt_Config+0x270>)
 800393a:	f043 0303 	orr.w	r3, r3, #3
 800393e:	6093      	str	r3, [r2, #8]
					break;
 8003940:	f000 bd70 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	4a66      	ldr	r2, [pc, #408]	; (8003ae4 <extInt_Config+0x284>)
 800394c:	4293      	cmp	r3, r2
 800394e:	d107      	bne.n	8003960 <extInt_Config+0x100>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PE);
 8003950:	4b5f      	ldr	r3, [pc, #380]	; (8003ad0 <extInt_Config+0x270>)
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	4a5e      	ldr	r2, [pc, #376]	; (8003ad0 <extInt_Config+0x270>)
 8003956:	f043 0304 	orr.w	r3, r3, #4
 800395a:	6093      	str	r3, [r2, #8]
					break;
 800395c:	f000 bd62 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	4a60      	ldr	r2, [pc, #384]	; (8003ae8 <extInt_Config+0x288>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d107      	bne.n	800397c <extInt_Config+0x11c>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PH);
 800396c:	4b58      	ldr	r3, [pc, #352]	; (8003ad0 <extInt_Config+0x270>)
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	4a57      	ldr	r2, [pc, #348]	; (8003ad0 <extInt_Config+0x270>)
 8003972:	f043 0307 	orr.w	r3, r3, #7
 8003976:	6093      	str	r3, [r2, #8]
					break;
 8003978:	f000 bd54 	b.w	8004424 <extInt_Config+0xbc4>
						__NOP();
 800397c:	bf00      	nop
					break;
 800397e:	f000 bd51 	b.w	8004424 <extInt_Config+0xbc4>
				}

				/* Configurando para el todos los pines GPIOX_1*/
				case 1: {
					/* SYSCFG_EXTICR1 */
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI1_Pos);
 8003982:	4b53      	ldr	r3, [pc, #332]	; (8003ad0 <extInt_Config+0x270>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	4a52      	ldr	r2, [pc, #328]	; (8003ad0 <extInt_Config+0x270>)
 8003988:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800398c:	6093      	str	r3, [r2, #8]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a4f      	ldr	r2, [pc, #316]	; (8003ad4 <extInt_Config+0x274>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d105      	bne.n	80039a6 <extInt_Config+0x146>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PA);
 800399a:	4b4d      	ldr	r3, [pc, #308]	; (8003ad0 <extInt_Config+0x270>)
 800399c:	4a4c      	ldr	r2, [pc, #304]	; (8003ad0 <extInt_Config+0x270>)
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 80039a2:	f000 bd3f 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a4a      	ldr	r2, [pc, #296]	; (8003ad8 <extInt_Config+0x278>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d107      	bne.n	80039c2 <extInt_Config+0x162>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PB);
 80039b2:	4b47      	ldr	r3, [pc, #284]	; (8003ad0 <extInt_Config+0x270>)
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	4a46      	ldr	r2, [pc, #280]	; (8003ad0 <extInt_Config+0x270>)
 80039b8:	f043 0310 	orr.w	r3, r3, #16
 80039bc:	6093      	str	r3, [r2, #8]
					break;
 80039be:	f000 bd31 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4a44      	ldr	r2, [pc, #272]	; (8003adc <extInt_Config+0x27c>)
 80039ca:	4293      	cmp	r3, r2
 80039cc:	d107      	bne.n	80039de <extInt_Config+0x17e>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PC);
 80039ce:	4b40      	ldr	r3, [pc, #256]	; (8003ad0 <extInt_Config+0x270>)
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	4a3f      	ldr	r2, [pc, #252]	; (8003ad0 <extInt_Config+0x270>)
 80039d4:	f043 0320 	orr.w	r3, r3, #32
 80039d8:	6093      	str	r3, [r2, #8]
					break;
 80039da:	f000 bd23 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a3e      	ldr	r2, [pc, #248]	; (8003ae0 <extInt_Config+0x280>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d107      	bne.n	80039fa <extInt_Config+0x19a>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PD);
 80039ea:	4b39      	ldr	r3, [pc, #228]	; (8003ad0 <extInt_Config+0x270>)
 80039ec:	689b      	ldr	r3, [r3, #8]
 80039ee:	4a38      	ldr	r2, [pc, #224]	; (8003ad0 <extInt_Config+0x270>)
 80039f0:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80039f4:	6093      	str	r3, [r2, #8]
					break;
 80039f6:	f000 bd15 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4a38      	ldr	r2, [pc, #224]	; (8003ae4 <extInt_Config+0x284>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d107      	bne.n	8003a16 <extInt_Config+0x1b6>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PE);
 8003a06:	4b32      	ldr	r3, [pc, #200]	; (8003ad0 <extInt_Config+0x270>)
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	4a31      	ldr	r2, [pc, #196]	; (8003ad0 <extInt_Config+0x270>)
 8003a0c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a10:	6093      	str	r3, [r2, #8]
					break;
 8003a12:	f000 bd07 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	4a32      	ldr	r2, [pc, #200]	; (8003ae8 <extInt_Config+0x288>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d107      	bne.n	8003a32 <extInt_Config+0x1d2>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PH);
 8003a22:	4b2b      	ldr	r3, [pc, #172]	; (8003ad0 <extInt_Config+0x270>)
 8003a24:	689b      	ldr	r3, [r3, #8]
 8003a26:	4a2a      	ldr	r2, [pc, #168]	; (8003ad0 <extInt_Config+0x270>)
 8003a28:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003a2c:	6093      	str	r3, [r2, #8]
					break;
 8003a2e:	f000 bcf9 	b.w	8004424 <extInt_Config+0xbc4>
						__NOP();
 8003a32:	bf00      	nop
					break;
 8003a34:	f000 bcf6 	b.w	8004424 <extInt_Config+0xbc4>

				}

				/* Configurando para el todos los pines GPIOX_2*/
				case 2: {
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI2_Pos);
 8003a38:	4b25      	ldr	r3, [pc, #148]	; (8003ad0 <extInt_Config+0x270>)
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	4a24      	ldr	r2, [pc, #144]	; (8003ad0 <extInt_Config+0x270>)
 8003a3e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003a42:	6093      	str	r3, [r2, #8]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a22      	ldr	r2, [pc, #136]	; (8003ad4 <extInt_Config+0x274>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d105      	bne.n	8003a5c <extInt_Config+0x1fc>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PA);
 8003a50:	4b1f      	ldr	r3, [pc, #124]	; (8003ad0 <extInt_Config+0x270>)
 8003a52:	4a1f      	ldr	r2, [pc, #124]	; (8003ad0 <extInt_Config+0x270>)
 8003a54:	689b      	ldr	r3, [r3, #8]
 8003a56:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 8003a58:	f000 bce4 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a1d      	ldr	r2, [pc, #116]	; (8003ad8 <extInt_Config+0x278>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d107      	bne.n	8003a78 <extInt_Config+0x218>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PB);
 8003a68:	4b19      	ldr	r3, [pc, #100]	; (8003ad0 <extInt_Config+0x270>)
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	4a18      	ldr	r2, [pc, #96]	; (8003ad0 <extInt_Config+0x270>)
 8003a6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a72:	6093      	str	r3, [r2, #8]
					break;
 8003a74:	f000 bcd6 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	4a17      	ldr	r2, [pc, #92]	; (8003adc <extInt_Config+0x27c>)
 8003a80:	4293      	cmp	r3, r2
 8003a82:	d107      	bne.n	8003a94 <extInt_Config+0x234>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PC);
 8003a84:	4b12      	ldr	r3, [pc, #72]	; (8003ad0 <extInt_Config+0x270>)
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	4a11      	ldr	r2, [pc, #68]	; (8003ad0 <extInt_Config+0x270>)
 8003a8a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003a8e:	6093      	str	r3, [r2, #8]
					break;
 8003a90:	f000 bcc8 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a11      	ldr	r2, [pc, #68]	; (8003ae0 <extInt_Config+0x280>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d107      	bne.n	8003ab0 <extInt_Config+0x250>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PD);
 8003aa0:	4b0b      	ldr	r3, [pc, #44]	; (8003ad0 <extInt_Config+0x270>)
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	4a0a      	ldr	r2, [pc, #40]	; (8003ad0 <extInt_Config+0x270>)
 8003aa6:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003aaa:	6093      	str	r3, [r2, #8]
					break;
 8003aac:	f000 bcba 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	4a0b      	ldr	r2, [pc, #44]	; (8003ae4 <extInt_Config+0x284>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d117      	bne.n	8003aec <extInt_Config+0x28c>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PE);
 8003abc:	4b04      	ldr	r3, [pc, #16]	; (8003ad0 <extInt_Config+0x270>)
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	4a03      	ldr	r2, [pc, #12]	; (8003ad0 <extInt_Config+0x270>)
 8003ac2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ac6:	6093      	str	r3, [r2, #8]
					break;
 8003ac8:	f000 bcac 	b.w	8004424 <extInt_Config+0xbc4>
 8003acc:	40023800 	.word	0x40023800
 8003ad0:	40013800 	.word	0x40013800
 8003ad4:	40020000 	.word	0x40020000
 8003ad8:	40020400 	.word	0x40020400
 8003adc:	40020800 	.word	0x40020800
 8003ae0:	40020c00 	.word	0x40020c00
 8003ae4:	40021000 	.word	0x40021000
 8003ae8:	40021c00 	.word	0x40021c00
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a8a      	ldr	r2, [pc, #552]	; (8003d1c <extInt_Config+0x4bc>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d107      	bne.n	8003b08 <extInt_Config+0x2a8>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PH);
 8003af8:	4b89      	ldr	r3, [pc, #548]	; (8003d20 <extInt_Config+0x4c0>)
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	4a88      	ldr	r2, [pc, #544]	; (8003d20 <extInt_Config+0x4c0>)
 8003afe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003b02:	6093      	str	r3, [r2, #8]
					break;
 8003b04:	f000 bc8e 	b.w	8004424 <extInt_Config+0xbc4>
						__NOP();
 8003b08:	bf00      	nop
					break;
 8003b0a:	f000 bc8b 	b.w	8004424 <extInt_Config+0xbc4>

				}

				case 3:{
					SYSCFG->EXTICR[0] &= ~(0xF << SYSCFG_EXTICR1_EXTI3_Pos);
 8003b0e:	4b84      	ldr	r3, [pc, #528]	; (8003d20 <extInt_Config+0x4c0>)
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	4a83      	ldr	r2, [pc, #524]	; (8003d20 <extInt_Config+0x4c0>)
 8003b14:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003b18:	6093      	str	r3, [r2, #8]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a80      	ldr	r2, [pc, #512]	; (8003d24 <extInt_Config+0x4c4>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d105      	bne.n	8003b32 <extInt_Config+0x2d2>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PA);
 8003b26:	4b7e      	ldr	r3, [pc, #504]	; (8003d20 <extInt_Config+0x4c0>)
 8003b28:	4a7d      	ldr	r2, [pc, #500]	; (8003d20 <extInt_Config+0x4c0>)
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	6093      	str	r3, [r2, #8]

					} else {
						__NOP();
					}

					break;
 8003b2e:	f000 bc79 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	4a7b      	ldr	r2, [pc, #492]	; (8003d28 <extInt_Config+0x4c8>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d107      	bne.n	8003b4e <extInt_Config+0x2ee>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PB);
 8003b3e:	4b78      	ldr	r3, [pc, #480]	; (8003d20 <extInt_Config+0x4c0>)
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	4a77      	ldr	r2, [pc, #476]	; (8003d20 <extInt_Config+0x4c0>)
 8003b44:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b48:	6093      	str	r3, [r2, #8]
					break;
 8003b4a:	f000 bc6b 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4a75      	ldr	r2, [pc, #468]	; (8003d2c <extInt_Config+0x4cc>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d107      	bne.n	8003b6a <extInt_Config+0x30a>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PC);
 8003b5a:	4b71      	ldr	r3, [pc, #452]	; (8003d20 <extInt_Config+0x4c0>)
 8003b5c:	689b      	ldr	r3, [r3, #8]
 8003b5e:	4a70      	ldr	r2, [pc, #448]	; (8003d20 <extInt_Config+0x4c0>)
 8003b60:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b64:	6093      	str	r3, [r2, #8]
					break;
 8003b66:	f000 bc5d 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a6f      	ldr	r2, [pc, #444]	; (8003d30 <extInt_Config+0x4d0>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d107      	bne.n	8003b86 <extInt_Config+0x326>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PD);
 8003b76:	4b6a      	ldr	r3, [pc, #424]	; (8003d20 <extInt_Config+0x4c0>)
 8003b78:	689b      	ldr	r3, [r3, #8]
 8003b7a:	4a69      	ldr	r2, [pc, #420]	; (8003d20 <extInt_Config+0x4c0>)
 8003b7c:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003b80:	6093      	str	r3, [r2, #8]
					break;
 8003b82:	f000 bc4f 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a69      	ldr	r2, [pc, #420]	; (8003d34 <extInt_Config+0x4d4>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d107      	bne.n	8003ba2 <extInt_Config+0x342>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PE);
 8003b92:	4b63      	ldr	r3, [pc, #396]	; (8003d20 <extInt_Config+0x4c0>)
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	4a62      	ldr	r2, [pc, #392]	; (8003d20 <extInt_Config+0x4c0>)
 8003b98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b9c:	6093      	str	r3, [r2, #8]
					break;
 8003b9e:	f000 bc41 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a5c      	ldr	r2, [pc, #368]	; (8003d1c <extInt_Config+0x4bc>)
 8003baa:	4293      	cmp	r3, r2
 8003bac:	d107      	bne.n	8003bbe <extInt_Config+0x35e>
						SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PH);
 8003bae:	4b5c      	ldr	r3, [pc, #368]	; (8003d20 <extInt_Config+0x4c0>)
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	4a5b      	ldr	r2, [pc, #364]	; (8003d20 <extInt_Config+0x4c0>)
 8003bb4:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003bb8:	6093      	str	r3, [r2, #8]
					break;
 8003bba:	f000 bc33 	b.w	8004424 <extInt_Config+0xbc4>
						__NOP();
 8003bbe:	bf00      	nop
					break;
 8003bc0:	f000 bc30 	b.w	8004424 <extInt_Config+0xbc4>
				}
				case 4:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI4_Pos);
 8003bc4:	4b56      	ldr	r3, [pc, #344]	; (8003d20 <extInt_Config+0x4c0>)
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	4a55      	ldr	r2, [pc, #340]	; (8003d20 <extInt_Config+0x4c0>)
 8003bca:	f023 030f 	bic.w	r3, r3, #15
 8003bce:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a53      	ldr	r2, [pc, #332]	; (8003d24 <extInt_Config+0x4c4>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d105      	bne.n	8003be8 <extInt_Config+0x388>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PA);
 8003bdc:	4b50      	ldr	r3, [pc, #320]	; (8003d20 <extInt_Config+0x4c0>)
 8003bde:	4a50      	ldr	r2, [pc, #320]	; (8003d20 <extInt_Config+0x4c0>)
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 8003be4:	f000 bc1e 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	4a4e      	ldr	r2, [pc, #312]	; (8003d28 <extInt_Config+0x4c8>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	d107      	bne.n	8003c04 <extInt_Config+0x3a4>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PB);
 8003bf4:	4b4a      	ldr	r3, [pc, #296]	; (8003d20 <extInt_Config+0x4c0>)
 8003bf6:	68db      	ldr	r3, [r3, #12]
 8003bf8:	4a49      	ldr	r2, [pc, #292]	; (8003d20 <extInt_Config+0x4c0>)
 8003bfa:	f043 0301 	orr.w	r3, r3, #1
 8003bfe:	60d3      	str	r3, [r2, #12]
					break;
 8003c00:	f000 bc10 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a48      	ldr	r2, [pc, #288]	; (8003d2c <extInt_Config+0x4cc>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d107      	bne.n	8003c20 <extInt_Config+0x3c0>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PC);
 8003c10:	4b43      	ldr	r3, [pc, #268]	; (8003d20 <extInt_Config+0x4c0>)
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	4a42      	ldr	r2, [pc, #264]	; (8003d20 <extInt_Config+0x4c0>)
 8003c16:	f043 0302 	orr.w	r3, r3, #2
 8003c1a:	60d3      	str	r3, [r2, #12]
					break;
 8003c1c:	f000 bc02 	b.w	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a42      	ldr	r2, [pc, #264]	; (8003d30 <extInt_Config+0x4d0>)
 8003c28:	4293      	cmp	r3, r2
 8003c2a:	d106      	bne.n	8003c3a <extInt_Config+0x3da>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PD);
 8003c2c:	4b3c      	ldr	r3, [pc, #240]	; (8003d20 <extInt_Config+0x4c0>)
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	4a3b      	ldr	r2, [pc, #236]	; (8003d20 <extInt_Config+0x4c0>)
 8003c32:	f043 0303 	orr.w	r3, r3, #3
 8003c36:	60d3      	str	r3, [r2, #12]
					break;
 8003c38:	e3f4      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a3c      	ldr	r2, [pc, #240]	; (8003d34 <extInt_Config+0x4d4>)
 8003c42:	4293      	cmp	r3, r2
 8003c44:	d106      	bne.n	8003c54 <extInt_Config+0x3f4>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PE);
 8003c46:	4b36      	ldr	r3, [pc, #216]	; (8003d20 <extInt_Config+0x4c0>)
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	4a35      	ldr	r2, [pc, #212]	; (8003d20 <extInt_Config+0x4c0>)
 8003c4c:	f043 0304 	orr.w	r3, r3, #4
 8003c50:	60d3      	str	r3, [r2, #12]
					break;
 8003c52:	e3e7      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a30      	ldr	r2, [pc, #192]	; (8003d1c <extInt_Config+0x4bc>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d106      	bne.n	8003c6e <extInt_Config+0x40e>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PH);
 8003c60:	4b2f      	ldr	r3, [pc, #188]	; (8003d20 <extInt_Config+0x4c0>)
 8003c62:	68db      	ldr	r3, [r3, #12]
 8003c64:	4a2e      	ldr	r2, [pc, #184]	; (8003d20 <extInt_Config+0x4c0>)
 8003c66:	f043 0307 	orr.w	r3, r3, #7
 8003c6a:	60d3      	str	r3, [r2, #12]
					break;
 8003c6c:	e3da      	b.n	8004424 <extInt_Config+0xbc4>
						__NOP();
 8003c6e:	bf00      	nop
					break;
 8003c70:	e3d8      	b.n	8004424 <extInt_Config+0xbc4>
				}
				case 5:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI5_Pos);
 8003c72:	4b2b      	ldr	r3, [pc, #172]	; (8003d20 <extInt_Config+0x4c0>)
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	4a2a      	ldr	r2, [pc, #168]	; (8003d20 <extInt_Config+0x4c0>)
 8003c78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003c7c:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	4a27      	ldr	r2, [pc, #156]	; (8003d24 <extInt_Config+0x4c4>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d104      	bne.n	8003c94 <extInt_Config+0x434>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PA);
 8003c8a:	4b25      	ldr	r3, [pc, #148]	; (8003d20 <extInt_Config+0x4c0>)
 8003c8c:	4a24      	ldr	r2, [pc, #144]	; (8003d20 <extInt_Config+0x4c0>)
 8003c8e:	68db      	ldr	r3, [r3, #12]
 8003c90:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 8003c92:	e3c7      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4a23      	ldr	r2, [pc, #140]	; (8003d28 <extInt_Config+0x4c8>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d106      	bne.n	8003cae <extInt_Config+0x44e>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PB);
 8003ca0:	4b1f      	ldr	r3, [pc, #124]	; (8003d20 <extInt_Config+0x4c0>)
 8003ca2:	68db      	ldr	r3, [r3, #12]
 8003ca4:	4a1e      	ldr	r2, [pc, #120]	; (8003d20 <extInt_Config+0x4c0>)
 8003ca6:	f043 0310 	orr.w	r3, r3, #16
 8003caa:	60d3      	str	r3, [r2, #12]
					break;
 8003cac:	e3ba      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a1d      	ldr	r2, [pc, #116]	; (8003d2c <extInt_Config+0x4cc>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d106      	bne.n	8003cc8 <extInt_Config+0x468>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PC);
 8003cba:	4b19      	ldr	r3, [pc, #100]	; (8003d20 <extInt_Config+0x4c0>)
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	4a18      	ldr	r2, [pc, #96]	; (8003d20 <extInt_Config+0x4c0>)
 8003cc0:	f043 0320 	orr.w	r3, r3, #32
 8003cc4:	60d3      	str	r3, [r2, #12]
					break;
 8003cc6:	e3ad      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a18      	ldr	r2, [pc, #96]	; (8003d30 <extInt_Config+0x4d0>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d106      	bne.n	8003ce2 <extInt_Config+0x482>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PD);
 8003cd4:	4b12      	ldr	r3, [pc, #72]	; (8003d20 <extInt_Config+0x4c0>)
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	4a11      	ldr	r2, [pc, #68]	; (8003d20 <extInt_Config+0x4c0>)
 8003cda:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003cde:	60d3      	str	r3, [r2, #12]
					break;
 8003ce0:	e3a0      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a12      	ldr	r2, [pc, #72]	; (8003d34 <extInt_Config+0x4d4>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d106      	bne.n	8003cfc <extInt_Config+0x49c>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PE);
 8003cee:	4b0c      	ldr	r3, [pc, #48]	; (8003d20 <extInt_Config+0x4c0>)
 8003cf0:	68db      	ldr	r3, [r3, #12]
 8003cf2:	4a0b      	ldr	r2, [pc, #44]	; (8003d20 <extInt_Config+0x4c0>)
 8003cf4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003cf8:	60d3      	str	r3, [r2, #12]
					break;
 8003cfa:	e393      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	4a06      	ldr	r2, [pc, #24]	; (8003d1c <extInt_Config+0x4bc>)
 8003d04:	4293      	cmp	r3, r2
 8003d06:	d106      	bne.n	8003d16 <extInt_Config+0x4b6>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PH);
 8003d08:	4b05      	ldr	r3, [pc, #20]	; (8003d20 <extInt_Config+0x4c0>)
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	4a04      	ldr	r2, [pc, #16]	; (8003d20 <extInt_Config+0x4c0>)
 8003d0e:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003d12:	60d3      	str	r3, [r2, #12]
					break;
 8003d14:	e386      	b.n	8004424 <extInt_Config+0xbc4>
						__NOP();
 8003d16:	bf00      	nop
					break;
 8003d18:	e384      	b.n	8004424 <extInt_Config+0xbc4>
 8003d1a:	bf00      	nop
 8003d1c:	40021c00 	.word	0x40021c00
 8003d20:	40013800 	.word	0x40013800
 8003d24:	40020000 	.word	0x40020000
 8003d28:	40020400 	.word	0x40020400
 8003d2c:	40020800 	.word	0x40020800
 8003d30:	40020c00 	.word	0x40020c00
 8003d34:	40021000 	.word	0x40021000
				}
				case 6:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI6_Pos);
 8003d38:	4b86      	ldr	r3, [pc, #536]	; (8003f54 <extInt_Config+0x6f4>)
 8003d3a:	68db      	ldr	r3, [r3, #12]
 8003d3c:	4a85      	ldr	r2, [pc, #532]	; (8003f54 <extInt_Config+0x6f4>)
 8003d3e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003d42:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	4a83      	ldr	r2, [pc, #524]	; (8003f58 <extInt_Config+0x6f8>)
 8003d4c:	4293      	cmp	r3, r2
 8003d4e:	d104      	bne.n	8003d5a <extInt_Config+0x4fa>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PA);
 8003d50:	4b80      	ldr	r3, [pc, #512]	; (8003f54 <extInt_Config+0x6f4>)
 8003d52:	4a80      	ldr	r2, [pc, #512]	; (8003f54 <extInt_Config+0x6f4>)
 8003d54:	68db      	ldr	r3, [r3, #12]
 8003d56:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 8003d58:	e364      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a7e      	ldr	r2, [pc, #504]	; (8003f5c <extInt_Config+0x6fc>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d106      	bne.n	8003d74 <extInt_Config+0x514>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PB);
 8003d66:	4b7b      	ldr	r3, [pc, #492]	; (8003f54 <extInt_Config+0x6f4>)
 8003d68:	68db      	ldr	r3, [r3, #12]
 8003d6a:	4a7a      	ldr	r2, [pc, #488]	; (8003f54 <extInt_Config+0x6f4>)
 8003d6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d70:	60d3      	str	r3, [r2, #12]
					break;
 8003d72:	e357      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a79      	ldr	r2, [pc, #484]	; (8003f60 <extInt_Config+0x700>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d106      	bne.n	8003d8e <extInt_Config+0x52e>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PC);
 8003d80:	4b74      	ldr	r3, [pc, #464]	; (8003f54 <extInt_Config+0x6f4>)
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	4a73      	ldr	r2, [pc, #460]	; (8003f54 <extInt_Config+0x6f4>)
 8003d86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d8a:	60d3      	str	r3, [r2, #12]
					break;
 8003d8c:	e34a      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	4a73      	ldr	r2, [pc, #460]	; (8003f64 <extInt_Config+0x704>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d106      	bne.n	8003da8 <extInt_Config+0x548>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PD);
 8003d9a:	4b6e      	ldr	r3, [pc, #440]	; (8003f54 <extInt_Config+0x6f4>)
 8003d9c:	68db      	ldr	r3, [r3, #12]
 8003d9e:	4a6d      	ldr	r2, [pc, #436]	; (8003f54 <extInt_Config+0x6f4>)
 8003da0:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003da4:	60d3      	str	r3, [r2, #12]
					break;
 8003da6:	e33d      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a6e      	ldr	r2, [pc, #440]	; (8003f68 <extInt_Config+0x708>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d106      	bne.n	8003dc2 <extInt_Config+0x562>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PE);
 8003db4:	4b67      	ldr	r3, [pc, #412]	; (8003f54 <extInt_Config+0x6f4>)
 8003db6:	68db      	ldr	r3, [r3, #12]
 8003db8:	4a66      	ldr	r2, [pc, #408]	; (8003f54 <extInt_Config+0x6f4>)
 8003dba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003dbe:	60d3      	str	r3, [r2, #12]
					break;
 8003dc0:	e330      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	4a68      	ldr	r2, [pc, #416]	; (8003f6c <extInt_Config+0x70c>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d106      	bne.n	8003ddc <extInt_Config+0x57c>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PH);
 8003dce:	4b61      	ldr	r3, [pc, #388]	; (8003f54 <extInt_Config+0x6f4>)
 8003dd0:	68db      	ldr	r3, [r3, #12]
 8003dd2:	4a60      	ldr	r2, [pc, #384]	; (8003f54 <extInt_Config+0x6f4>)
 8003dd4:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003dd8:	60d3      	str	r3, [r2, #12]
					break;
 8003dda:	e323      	b.n	8004424 <extInt_Config+0xbc4>
						__NOP();
 8003ddc:	bf00      	nop
					break;
 8003dde:	e321      	b.n	8004424 <extInt_Config+0xbc4>
				}
				case 7:{
					SYSCFG->EXTICR[1] &= ~(0xF << SYSCFG_EXTICR2_EXTI7_Pos);
 8003de0:	4b5c      	ldr	r3, [pc, #368]	; (8003f54 <extInt_Config+0x6f4>)
 8003de2:	68db      	ldr	r3, [r3, #12]
 8003de4:	4a5b      	ldr	r2, [pc, #364]	; (8003f54 <extInt_Config+0x6f4>)
 8003de6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003dea:	60d3      	str	r3, [r2, #12]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	4a59      	ldr	r2, [pc, #356]	; (8003f58 <extInt_Config+0x6f8>)
 8003df4:	4293      	cmp	r3, r2
 8003df6:	d104      	bne.n	8003e02 <extInt_Config+0x5a2>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PA);
 8003df8:	4b56      	ldr	r3, [pc, #344]	; (8003f54 <extInt_Config+0x6f4>)
 8003dfa:	4a56      	ldr	r2, [pc, #344]	; (8003f54 <extInt_Config+0x6f4>)
 8003dfc:	68db      	ldr	r3, [r3, #12]
 8003dfe:	60d3      	str	r3, [r2, #12]

					} else {
						__NOP();
					}

					break;
 8003e00:	e310      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a54      	ldr	r2, [pc, #336]	; (8003f5c <extInt_Config+0x6fc>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d106      	bne.n	8003e1c <extInt_Config+0x5bc>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PB);
 8003e0e:	4b51      	ldr	r3, [pc, #324]	; (8003f54 <extInt_Config+0x6f4>)
 8003e10:	68db      	ldr	r3, [r3, #12]
 8003e12:	4a50      	ldr	r2, [pc, #320]	; (8003f54 <extInt_Config+0x6f4>)
 8003e14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e18:	60d3      	str	r3, [r2, #12]
					break;
 8003e1a:	e303      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a4f      	ldr	r2, [pc, #316]	; (8003f60 <extInt_Config+0x700>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d106      	bne.n	8003e36 <extInt_Config+0x5d6>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PC);
 8003e28:	4b4a      	ldr	r3, [pc, #296]	; (8003f54 <extInt_Config+0x6f4>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	4a49      	ldr	r2, [pc, #292]	; (8003f54 <extInt_Config+0x6f4>)
 8003e2e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003e32:	60d3      	str	r3, [r2, #12]
					break;
 8003e34:	e2f6      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a49      	ldr	r2, [pc, #292]	; (8003f64 <extInt_Config+0x704>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d106      	bne.n	8003e50 <extInt_Config+0x5f0>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PD);
 8003e42:	4b44      	ldr	r3, [pc, #272]	; (8003f54 <extInt_Config+0x6f4>)
 8003e44:	68db      	ldr	r3, [r3, #12]
 8003e46:	4a43      	ldr	r2, [pc, #268]	; (8003f54 <extInt_Config+0x6f4>)
 8003e48:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8003e4c:	60d3      	str	r3, [r2, #12]
					break;
 8003e4e:	e2e9      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a44      	ldr	r2, [pc, #272]	; (8003f68 <extInt_Config+0x708>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d106      	bne.n	8003e6a <extInt_Config+0x60a>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PE);
 8003e5c:	4b3d      	ldr	r3, [pc, #244]	; (8003f54 <extInt_Config+0x6f4>)
 8003e5e:	68db      	ldr	r3, [r3, #12]
 8003e60:	4a3c      	ldr	r2, [pc, #240]	; (8003f54 <extInt_Config+0x6f4>)
 8003e62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e66:	60d3      	str	r3, [r2, #12]
					break;
 8003e68:	e2dc      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a3e      	ldr	r2, [pc, #248]	; (8003f6c <extInt_Config+0x70c>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d106      	bne.n	8003e84 <extInt_Config+0x624>
						SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PH);
 8003e76:	4b37      	ldr	r3, [pc, #220]	; (8003f54 <extInt_Config+0x6f4>)
 8003e78:	68db      	ldr	r3, [r3, #12]
 8003e7a:	4a36      	ldr	r2, [pc, #216]	; (8003f54 <extInt_Config+0x6f4>)
 8003e7c:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8003e80:	60d3      	str	r3, [r2, #12]
					break;
 8003e82:	e2cf      	b.n	8004424 <extInt_Config+0xbc4>
						__NOP();
 8003e84:	bf00      	nop
					break;
 8003e86:	e2cd      	b.n	8004424 <extInt_Config+0xbc4>
				}
				case 8:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI8_Pos);
 8003e88:	4b32      	ldr	r3, [pc, #200]	; (8003f54 <extInt_Config+0x6f4>)
 8003e8a:	691b      	ldr	r3, [r3, #16]
 8003e8c:	4a31      	ldr	r2, [pc, #196]	; (8003f54 <extInt_Config+0x6f4>)
 8003e8e:	f023 030f 	bic.w	r3, r3, #15
 8003e92:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	4a2f      	ldr	r2, [pc, #188]	; (8003f58 <extInt_Config+0x6f8>)
 8003e9c:	4293      	cmp	r3, r2
 8003e9e:	d104      	bne.n	8003eaa <extInt_Config+0x64a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PA);
 8003ea0:	4b2c      	ldr	r3, [pc, #176]	; (8003f54 <extInt_Config+0x6f4>)
 8003ea2:	4a2c      	ldr	r2, [pc, #176]	; (8003f54 <extInt_Config+0x6f4>)
 8003ea4:	691b      	ldr	r3, [r3, #16]
 8003ea6:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 8003ea8:	e2bc      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a2a      	ldr	r2, [pc, #168]	; (8003f5c <extInt_Config+0x6fc>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d106      	bne.n	8003ec4 <extInt_Config+0x664>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PB);
 8003eb6:	4b27      	ldr	r3, [pc, #156]	; (8003f54 <extInt_Config+0x6f4>)
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	4a26      	ldr	r2, [pc, #152]	; (8003f54 <extInt_Config+0x6f4>)
 8003ebc:	f043 0301 	orr.w	r3, r3, #1
 8003ec0:	6113      	str	r3, [r2, #16]
					break;
 8003ec2:	e2af      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a25      	ldr	r2, [pc, #148]	; (8003f60 <extInt_Config+0x700>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d106      	bne.n	8003ede <extInt_Config+0x67e>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PC);
 8003ed0:	4b20      	ldr	r3, [pc, #128]	; (8003f54 <extInt_Config+0x6f4>)
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	4a1f      	ldr	r2, [pc, #124]	; (8003f54 <extInt_Config+0x6f4>)
 8003ed6:	f043 0302 	orr.w	r3, r3, #2
 8003eda:	6113      	str	r3, [r2, #16]
					break;
 8003edc:	e2a2      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	4a1f      	ldr	r2, [pc, #124]	; (8003f64 <extInt_Config+0x704>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d106      	bne.n	8003ef8 <extInt_Config+0x698>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PD);
 8003eea:	4b1a      	ldr	r3, [pc, #104]	; (8003f54 <extInt_Config+0x6f4>)
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	4a19      	ldr	r2, [pc, #100]	; (8003f54 <extInt_Config+0x6f4>)
 8003ef0:	f043 0303 	orr.w	r3, r3, #3
 8003ef4:	6113      	str	r3, [r2, #16]
					break;
 8003ef6:	e295      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	4a1a      	ldr	r2, [pc, #104]	; (8003f68 <extInt_Config+0x708>)
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d106      	bne.n	8003f12 <extInt_Config+0x6b2>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PE);
 8003f04:	4b13      	ldr	r3, [pc, #76]	; (8003f54 <extInt_Config+0x6f4>)
 8003f06:	691b      	ldr	r3, [r3, #16]
 8003f08:	4a12      	ldr	r2, [pc, #72]	; (8003f54 <extInt_Config+0x6f4>)
 8003f0a:	f043 0304 	orr.w	r3, r3, #4
 8003f0e:	6113      	str	r3, [r2, #16]
					break;
 8003f10:	e288      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4a14      	ldr	r2, [pc, #80]	; (8003f6c <extInt_Config+0x70c>)
 8003f1a:	4293      	cmp	r3, r2
 8003f1c:	d106      	bne.n	8003f2c <extInt_Config+0x6cc>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PH);
 8003f1e:	4b0d      	ldr	r3, [pc, #52]	; (8003f54 <extInt_Config+0x6f4>)
 8003f20:	691b      	ldr	r3, [r3, #16]
 8003f22:	4a0c      	ldr	r2, [pc, #48]	; (8003f54 <extInt_Config+0x6f4>)
 8003f24:	f043 0307 	orr.w	r3, r3, #7
 8003f28:	6113      	str	r3, [r2, #16]
					break;
 8003f2a:	e27b      	b.n	8004424 <extInt_Config+0xbc4>
						__NOP();
 8003f2c:	bf00      	nop
					break;
 8003f2e:	e279      	b.n	8004424 <extInt_Config+0xbc4>
				}
				case 9:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI9_Pos);
 8003f30:	4b08      	ldr	r3, [pc, #32]	; (8003f54 <extInt_Config+0x6f4>)
 8003f32:	691b      	ldr	r3, [r3, #16]
 8003f34:	4a07      	ldr	r2, [pc, #28]	; (8003f54 <extInt_Config+0x6f4>)
 8003f36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003f3a:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a05      	ldr	r2, [pc, #20]	; (8003f58 <extInt_Config+0x6f8>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d113      	bne.n	8003f70 <extInt_Config+0x710>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PA);
 8003f48:	4b02      	ldr	r3, [pc, #8]	; (8003f54 <extInt_Config+0x6f4>)
 8003f4a:	4a02      	ldr	r2, [pc, #8]	; (8003f54 <extInt_Config+0x6f4>)
 8003f4c:	691b      	ldr	r3, [r3, #16]
 8003f4e:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 8003f50:	e268      	b.n	8004424 <extInt_Config+0xbc4>
 8003f52:	bf00      	nop
 8003f54:	40013800 	.word	0x40013800
 8003f58:	40020000 	.word	0x40020000
 8003f5c:	40020400 	.word	0x40020400
 8003f60:	40020800 	.word	0x40020800
 8003f64:	40020c00 	.word	0x40020c00
 8003f68:	40021000 	.word	0x40021000
 8003f6c:	40021c00 	.word	0x40021c00
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	4a83      	ldr	r2, [pc, #524]	; (8004184 <extInt_Config+0x924>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d106      	bne.n	8003f8a <extInt_Config+0x72a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PB);
 8003f7c:	4b82      	ldr	r3, [pc, #520]	; (8004188 <extInt_Config+0x928>)
 8003f7e:	691b      	ldr	r3, [r3, #16]
 8003f80:	4a81      	ldr	r2, [pc, #516]	; (8004188 <extInt_Config+0x928>)
 8003f82:	f043 0310 	orr.w	r3, r3, #16
 8003f86:	6113      	str	r3, [r2, #16]
					break;
 8003f88:	e24c      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	4a7e      	ldr	r2, [pc, #504]	; (800418c <extInt_Config+0x92c>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d106      	bne.n	8003fa4 <extInt_Config+0x744>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PC);
 8003f96:	4b7c      	ldr	r3, [pc, #496]	; (8004188 <extInt_Config+0x928>)
 8003f98:	691b      	ldr	r3, [r3, #16]
 8003f9a:	4a7b      	ldr	r2, [pc, #492]	; (8004188 <extInt_Config+0x928>)
 8003f9c:	f043 0320 	orr.w	r3, r3, #32
 8003fa0:	6113      	str	r3, [r2, #16]
					break;
 8003fa2:	e23f      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	4a79      	ldr	r2, [pc, #484]	; (8004190 <extInt_Config+0x930>)
 8003fac:	4293      	cmp	r3, r2
 8003fae:	d106      	bne.n	8003fbe <extInt_Config+0x75e>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PD);
 8003fb0:	4b75      	ldr	r3, [pc, #468]	; (8004188 <extInt_Config+0x928>)
 8003fb2:	691b      	ldr	r3, [r3, #16]
 8003fb4:	4a74      	ldr	r2, [pc, #464]	; (8004188 <extInt_Config+0x928>)
 8003fb6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8003fba:	6113      	str	r3, [r2, #16]
					break;
 8003fbc:	e232      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	4a73      	ldr	r2, [pc, #460]	; (8004194 <extInt_Config+0x934>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d106      	bne.n	8003fd8 <extInt_Config+0x778>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PE);
 8003fca:	4b6f      	ldr	r3, [pc, #444]	; (8004188 <extInt_Config+0x928>)
 8003fcc:	691b      	ldr	r3, [r3, #16]
 8003fce:	4a6e      	ldr	r2, [pc, #440]	; (8004188 <extInt_Config+0x928>)
 8003fd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003fd4:	6113      	str	r3, [r2, #16]
					break;
 8003fd6:	e225      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4a6e      	ldr	r2, [pc, #440]	; (8004198 <extInt_Config+0x938>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d106      	bne.n	8003ff2 <extInt_Config+0x792>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PH);
 8003fe4:	4b68      	ldr	r3, [pc, #416]	; (8004188 <extInt_Config+0x928>)
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	4a67      	ldr	r2, [pc, #412]	; (8004188 <extInt_Config+0x928>)
 8003fea:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8003fee:	6113      	str	r3, [r2, #16]
					break;
 8003ff0:	e218      	b.n	8004424 <extInt_Config+0xbc4>
						__NOP();
 8003ff2:	bf00      	nop
					break;
 8003ff4:	e216      	b.n	8004424 <extInt_Config+0xbc4>
				}

				case 10:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI10_Pos);
 8003ff6:	4b64      	ldr	r3, [pc, #400]	; (8004188 <extInt_Config+0x928>)
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	4a63      	ldr	r2, [pc, #396]	; (8004188 <extInt_Config+0x928>)
 8003ffc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004000:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a64      	ldr	r2, [pc, #400]	; (800419c <extInt_Config+0x93c>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d104      	bne.n	8004018 <extInt_Config+0x7b8>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PA);
 800400e:	4b5e      	ldr	r3, [pc, #376]	; (8004188 <extInt_Config+0x928>)
 8004010:	4a5d      	ldr	r2, [pc, #372]	; (8004188 <extInt_Config+0x928>)
 8004012:	691b      	ldr	r3, [r3, #16]
 8004014:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 8004016:	e205      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	4a59      	ldr	r2, [pc, #356]	; (8004184 <extInt_Config+0x924>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d106      	bne.n	8004032 <extInt_Config+0x7d2>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PB);
 8004024:	4b58      	ldr	r3, [pc, #352]	; (8004188 <extInt_Config+0x928>)
 8004026:	691b      	ldr	r3, [r3, #16]
 8004028:	4a57      	ldr	r2, [pc, #348]	; (8004188 <extInt_Config+0x928>)
 800402a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800402e:	6113      	str	r3, [r2, #16]
					break;
 8004030:	e1f8      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	4a54      	ldr	r2, [pc, #336]	; (800418c <extInt_Config+0x92c>)
 800403a:	4293      	cmp	r3, r2
 800403c:	d106      	bne.n	800404c <extInt_Config+0x7ec>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PC);
 800403e:	4b52      	ldr	r3, [pc, #328]	; (8004188 <extInt_Config+0x928>)
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	4a51      	ldr	r2, [pc, #324]	; (8004188 <extInt_Config+0x928>)
 8004044:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004048:	6113      	str	r3, [r2, #16]
					break;
 800404a:	e1eb      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	4a4f      	ldr	r2, [pc, #316]	; (8004190 <extInt_Config+0x930>)
 8004054:	4293      	cmp	r3, r2
 8004056:	d106      	bne.n	8004066 <extInt_Config+0x806>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PD);
 8004058:	4b4b      	ldr	r3, [pc, #300]	; (8004188 <extInt_Config+0x928>)
 800405a:	691b      	ldr	r3, [r3, #16]
 800405c:	4a4a      	ldr	r2, [pc, #296]	; (8004188 <extInt_Config+0x928>)
 800405e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004062:	6113      	str	r3, [r2, #16]
					break;
 8004064:	e1de      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a49      	ldr	r2, [pc, #292]	; (8004194 <extInt_Config+0x934>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d106      	bne.n	8004080 <extInt_Config+0x820>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PE);
 8004072:	4b45      	ldr	r3, [pc, #276]	; (8004188 <extInt_Config+0x928>)
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	4a44      	ldr	r2, [pc, #272]	; (8004188 <extInt_Config+0x928>)
 8004078:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800407c:	6113      	str	r3, [r2, #16]
					break;
 800407e:	e1d1      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	4a44      	ldr	r2, [pc, #272]	; (8004198 <extInt_Config+0x938>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d106      	bne.n	800409a <extInt_Config+0x83a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PH);
 800408c:	4b3e      	ldr	r3, [pc, #248]	; (8004188 <extInt_Config+0x928>)
 800408e:	691b      	ldr	r3, [r3, #16]
 8004090:	4a3d      	ldr	r2, [pc, #244]	; (8004188 <extInt_Config+0x928>)
 8004092:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004096:	6113      	str	r3, [r2, #16]
					break;
 8004098:	e1c4      	b.n	8004424 <extInt_Config+0xbc4>
						__NOP();
 800409a:	bf00      	nop
					break;
 800409c:	e1c2      	b.n	8004424 <extInt_Config+0xbc4>
				}
				case 11:{
					SYSCFG->EXTICR[2] &= ~(0xF << SYSCFG_EXTICR3_EXTI11_Pos);
 800409e:	4b3a      	ldr	r3, [pc, #232]	; (8004188 <extInt_Config+0x928>)
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	4a39      	ldr	r2, [pc, #228]	; (8004188 <extInt_Config+0x928>)
 80040a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80040a8:	6113      	str	r3, [r2, #16]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	4a3a      	ldr	r2, [pc, #232]	; (800419c <extInt_Config+0x93c>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d104      	bne.n	80040c0 <extInt_Config+0x860>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PA);
 80040b6:	4b34      	ldr	r3, [pc, #208]	; (8004188 <extInt_Config+0x928>)
 80040b8:	4a33      	ldr	r2, [pc, #204]	; (8004188 <extInt_Config+0x928>)
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	6113      	str	r3, [r2, #16]

					} else {
						__NOP();
					}

					break;
 80040be:	e1b1      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	4a2f      	ldr	r2, [pc, #188]	; (8004184 <extInt_Config+0x924>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d106      	bne.n	80040da <extInt_Config+0x87a>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PB);
 80040cc:	4b2e      	ldr	r3, [pc, #184]	; (8004188 <extInt_Config+0x928>)
 80040ce:	691b      	ldr	r3, [r3, #16]
 80040d0:	4a2d      	ldr	r2, [pc, #180]	; (8004188 <extInt_Config+0x928>)
 80040d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80040d6:	6113      	str	r3, [r2, #16]
					break;
 80040d8:	e1a4      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a2a      	ldr	r2, [pc, #168]	; (800418c <extInt_Config+0x92c>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d106      	bne.n	80040f4 <extInt_Config+0x894>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PC);
 80040e6:	4b28      	ldr	r3, [pc, #160]	; (8004188 <extInt_Config+0x928>)
 80040e8:	691b      	ldr	r3, [r3, #16]
 80040ea:	4a27      	ldr	r2, [pc, #156]	; (8004188 <extInt_Config+0x928>)
 80040ec:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80040f0:	6113      	str	r3, [r2, #16]
					break;
 80040f2:	e197      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	4a25      	ldr	r2, [pc, #148]	; (8004190 <extInt_Config+0x930>)
 80040fc:	4293      	cmp	r3, r2
 80040fe:	d106      	bne.n	800410e <extInt_Config+0x8ae>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PD);
 8004100:	4b21      	ldr	r3, [pc, #132]	; (8004188 <extInt_Config+0x928>)
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	4a20      	ldr	r2, [pc, #128]	; (8004188 <extInt_Config+0x928>)
 8004106:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800410a:	6113      	str	r3, [r2, #16]
					break;
 800410c:	e18a      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	4a1f      	ldr	r2, [pc, #124]	; (8004194 <extInt_Config+0x934>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d106      	bne.n	8004128 <extInt_Config+0x8c8>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PE);
 800411a:	4b1b      	ldr	r3, [pc, #108]	; (8004188 <extInt_Config+0x928>)
 800411c:	691b      	ldr	r3, [r3, #16]
 800411e:	4a1a      	ldr	r2, [pc, #104]	; (8004188 <extInt_Config+0x928>)
 8004120:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004124:	6113      	str	r3, [r2, #16]
					break;
 8004126:	e17d      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a1a      	ldr	r2, [pc, #104]	; (8004198 <extInt_Config+0x938>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d106      	bne.n	8004142 <extInt_Config+0x8e2>
						SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PH);
 8004134:	4b14      	ldr	r3, [pc, #80]	; (8004188 <extInt_Config+0x928>)
 8004136:	691b      	ldr	r3, [r3, #16]
 8004138:	4a13      	ldr	r2, [pc, #76]	; (8004188 <extInt_Config+0x928>)
 800413a:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800413e:	6113      	str	r3, [r2, #16]
					break;
 8004140:	e170      	b.n	8004424 <extInt_Config+0xbc4>
						__NOP();
 8004142:	bf00      	nop
					break;
 8004144:	e16e      	b.n	8004424 <extInt_Config+0xbc4>
				}
				case 12:{
					SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI12_Pos);
 8004146:	4b10      	ldr	r3, [pc, #64]	; (8004188 <extInt_Config+0x928>)
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	4a0f      	ldr	r2, [pc, #60]	; (8004188 <extInt_Config+0x928>)
 800414c:	f023 030f 	bic.w	r3, r3, #15
 8004150:	6153      	str	r3, [r2, #20]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a10      	ldr	r2, [pc, #64]	; (800419c <extInt_Config+0x93c>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d104      	bne.n	8004168 <extInt_Config+0x908>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PA);
 800415e:	4b0a      	ldr	r3, [pc, #40]	; (8004188 <extInt_Config+0x928>)
 8004160:	4a09      	ldr	r2, [pc, #36]	; (8004188 <extInt_Config+0x928>)
 8004162:	695b      	ldr	r3, [r3, #20]
 8004164:	6153      	str	r3, [r2, #20]

					} else {
						__NOP();
					}

					break;
 8004166:	e15d      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a05      	ldr	r2, [pc, #20]	; (8004184 <extInt_Config+0x924>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d115      	bne.n	80041a0 <extInt_Config+0x940>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PB);
 8004174:	4b04      	ldr	r3, [pc, #16]	; (8004188 <extInt_Config+0x928>)
 8004176:	695b      	ldr	r3, [r3, #20]
 8004178:	4a03      	ldr	r2, [pc, #12]	; (8004188 <extInt_Config+0x928>)
 800417a:	f043 0301 	orr.w	r3, r3, #1
 800417e:	6153      	str	r3, [r2, #20]
					break;
 8004180:	e150      	b.n	8004424 <extInt_Config+0xbc4>
 8004182:	bf00      	nop
 8004184:	40020400 	.word	0x40020400
 8004188:	40013800 	.word	0x40013800
 800418c:	40020800 	.word	0x40020800
 8004190:	40020c00 	.word	0x40020c00
 8004194:	40021000 	.word	0x40021000
 8004198:	40021c00 	.word	0x40021c00
 800419c:	40020000 	.word	0x40020000
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a89      	ldr	r2, [pc, #548]	; (80043cc <extInt_Config+0xb6c>)
 80041a8:	4293      	cmp	r3, r2
 80041aa:	d106      	bne.n	80041ba <extInt_Config+0x95a>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PC);
 80041ac:	4b88      	ldr	r3, [pc, #544]	; (80043d0 <extInt_Config+0xb70>)
 80041ae:	695b      	ldr	r3, [r3, #20]
 80041b0:	4a87      	ldr	r2, [pc, #540]	; (80043d0 <extInt_Config+0xb70>)
 80041b2:	f043 0302 	orr.w	r3, r3, #2
 80041b6:	6153      	str	r3, [r2, #20]
					break;
 80041b8:	e134      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	4a84      	ldr	r2, [pc, #528]	; (80043d4 <extInt_Config+0xb74>)
 80041c2:	4293      	cmp	r3, r2
 80041c4:	d106      	bne.n	80041d4 <extInt_Config+0x974>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PD);
 80041c6:	4b82      	ldr	r3, [pc, #520]	; (80043d0 <extInt_Config+0xb70>)
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	4a81      	ldr	r2, [pc, #516]	; (80043d0 <extInt_Config+0xb70>)
 80041cc:	f043 0303 	orr.w	r3, r3, #3
 80041d0:	6153      	str	r3, [r2, #20]
					break;
 80041d2:	e127      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	4a7f      	ldr	r2, [pc, #508]	; (80043d8 <extInt_Config+0xb78>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	d106      	bne.n	80041ee <extInt_Config+0x98e>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PE);
 80041e0:	4b7b      	ldr	r3, [pc, #492]	; (80043d0 <extInt_Config+0xb70>)
 80041e2:	695b      	ldr	r3, [r3, #20]
 80041e4:	4a7a      	ldr	r2, [pc, #488]	; (80043d0 <extInt_Config+0xb70>)
 80041e6:	f043 0304 	orr.w	r3, r3, #4
 80041ea:	6153      	str	r3, [r2, #20]
					break;
 80041ec:	e11a      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a79      	ldr	r2, [pc, #484]	; (80043dc <extInt_Config+0xb7c>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d106      	bne.n	8004208 <extInt_Config+0x9a8>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PH);
 80041fa:	4b75      	ldr	r3, [pc, #468]	; (80043d0 <extInt_Config+0xb70>)
 80041fc:	695b      	ldr	r3, [r3, #20]
 80041fe:	4a74      	ldr	r2, [pc, #464]	; (80043d0 <extInt_Config+0xb70>)
 8004200:	f043 0307 	orr.w	r3, r3, #7
 8004204:	6153      	str	r3, [r2, #20]
					break;
 8004206:	e10d      	b.n	8004424 <extInt_Config+0xbc4>
						__NOP();
 8004208:	bf00      	nop
					break;
 800420a:	e10b      	b.n	8004424 <extInt_Config+0xbc4>
				}
				case 13:{
					SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI13_Pos);
 800420c:	4b70      	ldr	r3, [pc, #448]	; (80043d0 <extInt_Config+0xb70>)
 800420e:	695b      	ldr	r3, [r3, #20]
 8004210:	4a6f      	ldr	r2, [pc, #444]	; (80043d0 <extInt_Config+0xb70>)
 8004212:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004216:	6153      	str	r3, [r2, #20]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a70      	ldr	r2, [pc, #448]	; (80043e0 <extInt_Config+0xb80>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d104      	bne.n	800422e <extInt_Config+0x9ce>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PA);
 8004224:	4b6a      	ldr	r3, [pc, #424]	; (80043d0 <extInt_Config+0xb70>)
 8004226:	4a6a      	ldr	r2, [pc, #424]	; (80043d0 <extInt_Config+0xb70>)
 8004228:	695b      	ldr	r3, [r3, #20]
 800422a:	6153      	str	r3, [r2, #20]
 800422c:	e041      	b.n	80042b2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4a6b      	ldr	r2, [pc, #428]	; (80043e4 <extInt_Config+0xb84>)
 8004236:	4293      	cmp	r3, r2
 8004238:	d106      	bne.n	8004248 <extInt_Config+0x9e8>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PB);
 800423a:	4b65      	ldr	r3, [pc, #404]	; (80043d0 <extInt_Config+0xb70>)
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	4a64      	ldr	r2, [pc, #400]	; (80043d0 <extInt_Config+0xb70>)
 8004240:	f043 0310 	orr.w	r3, r3, #16
 8004244:	6153      	str	r3, [r2, #20]
 8004246:	e034      	b.n	80042b2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	4a5f      	ldr	r2, [pc, #380]	; (80043cc <extInt_Config+0xb6c>)
 8004250:	4293      	cmp	r3, r2
 8004252:	d106      	bne.n	8004262 <extInt_Config+0xa02>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PC);
 8004254:	4b5e      	ldr	r3, [pc, #376]	; (80043d0 <extInt_Config+0xb70>)
 8004256:	695b      	ldr	r3, [r3, #20]
 8004258:	4a5d      	ldr	r2, [pc, #372]	; (80043d0 <extInt_Config+0xb70>)
 800425a:	f043 0320 	orr.w	r3, r3, #32
 800425e:	6153      	str	r3, [r2, #20]
 8004260:	e027      	b.n	80042b2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a5a      	ldr	r2, [pc, #360]	; (80043d4 <extInt_Config+0xb74>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d106      	bne.n	800427c <extInt_Config+0xa1c>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PD);
 800426e:	4b58      	ldr	r3, [pc, #352]	; (80043d0 <extInt_Config+0xb70>)
 8004270:	695b      	ldr	r3, [r3, #20]
 8004272:	4a57      	ldr	r2, [pc, #348]	; (80043d0 <extInt_Config+0xb70>)
 8004274:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8004278:	6153      	str	r3, [r2, #20]
 800427a:	e01a      	b.n	80042b2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a55      	ldr	r2, [pc, #340]	; (80043d8 <extInt_Config+0xb78>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d106      	bne.n	8004296 <extInt_Config+0xa36>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PE);
 8004288:	4b51      	ldr	r3, [pc, #324]	; (80043d0 <extInt_Config+0xb70>)
 800428a:	695b      	ldr	r3, [r3, #20]
 800428c:	4a50      	ldr	r2, [pc, #320]	; (80043d0 <extInt_Config+0xb70>)
 800428e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004292:	6153      	str	r3, [r2, #20]
 8004294:	e00d      	b.n	80042b2 <extInt_Config+0xa52>

					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a4f      	ldr	r2, [pc, #316]	; (80043dc <extInt_Config+0xb7c>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d106      	bne.n	80042b0 <extInt_Config+0xa50>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PH);
 80042a2:	4b4b      	ldr	r3, [pc, #300]	; (80043d0 <extInt_Config+0xb70>)
 80042a4:	695b      	ldr	r3, [r3, #20]
 80042a6:	4a4a      	ldr	r2, [pc, #296]	; (80043d0 <extInt_Config+0xb70>)
 80042a8:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80042ac:	6153      	str	r3, [r2, #20]
 80042ae:	e000      	b.n	80042b2 <extInt_Config+0xa52>

					} else {
						__NOP();
 80042b0:	bf00      	nop
					}
				}
				case 14:{
					SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI14_Pos);
 80042b2:	4b47      	ldr	r3, [pc, #284]	; (80043d0 <extInt_Config+0xb70>)
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	4a46      	ldr	r2, [pc, #280]	; (80043d0 <extInt_Config+0xb70>)
 80042b8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80042bc:	6153      	str	r3, [r2, #20]
					if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a46      	ldr	r2, [pc, #280]	; (80043e0 <extInt_Config+0xb80>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d104      	bne.n	80042d4 <extInt_Config+0xa74>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PA);
 80042ca:	4b41      	ldr	r3, [pc, #260]	; (80043d0 <extInt_Config+0xb70>)
 80042cc:	4a40      	ldr	r2, [pc, #256]	; (80043d0 <extInt_Config+0xb70>)
 80042ce:	695b      	ldr	r3, [r3, #20]
 80042d0:	6153      	str	r3, [r2, #20]

					} else {
						__NOP();
					}

					break;
 80042d2:	e0a7      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4a42      	ldr	r2, [pc, #264]	; (80043e4 <extInt_Config+0xb84>)
 80042dc:	4293      	cmp	r3, r2
 80042de:	d106      	bne.n	80042ee <extInt_Config+0xa8e>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PB);
 80042e0:	4b3b      	ldr	r3, [pc, #236]	; (80043d0 <extInt_Config+0xb70>)
 80042e2:	695b      	ldr	r3, [r3, #20]
 80042e4:	4a3a      	ldr	r2, [pc, #232]	; (80043d0 <extInt_Config+0xb70>)
 80042e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80042ea:	6153      	str	r3, [r2, #20]
					break;
 80042ec:	e09a      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a35      	ldr	r2, [pc, #212]	; (80043cc <extInt_Config+0xb6c>)
 80042f6:	4293      	cmp	r3, r2
 80042f8:	d106      	bne.n	8004308 <extInt_Config+0xaa8>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PC);
 80042fa:	4b35      	ldr	r3, [pc, #212]	; (80043d0 <extInt_Config+0xb70>)
 80042fc:	695b      	ldr	r3, [r3, #20]
 80042fe:	4a34      	ldr	r2, [pc, #208]	; (80043d0 <extInt_Config+0xb70>)
 8004300:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004304:	6153      	str	r3, [r2, #20]
					break;
 8004306:	e08d      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a31      	ldr	r2, [pc, #196]	; (80043d4 <extInt_Config+0xb74>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d106      	bne.n	8004322 <extInt_Config+0xac2>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PD);
 8004314:	4b2e      	ldr	r3, [pc, #184]	; (80043d0 <extInt_Config+0xb70>)
 8004316:	695b      	ldr	r3, [r3, #20]
 8004318:	4a2d      	ldr	r2, [pc, #180]	; (80043d0 <extInt_Config+0xb70>)
 800431a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800431e:	6153      	str	r3, [r2, #20]
					break;
 8004320:	e080      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a2b      	ldr	r2, [pc, #172]	; (80043d8 <extInt_Config+0xb78>)
 800432a:	4293      	cmp	r3, r2
 800432c:	d106      	bne.n	800433c <extInt_Config+0xadc>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PE);
 800432e:	4b28      	ldr	r3, [pc, #160]	; (80043d0 <extInt_Config+0xb70>)
 8004330:	695b      	ldr	r3, [r3, #20]
 8004332:	4a27      	ldr	r2, [pc, #156]	; (80043d0 <extInt_Config+0xb70>)
 8004334:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004338:	6153      	str	r3, [r2, #20]
					break;
 800433a:	e073      	b.n	8004424 <extInt_Config+0xbc4>
					} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a26      	ldr	r2, [pc, #152]	; (80043dc <extInt_Config+0xb7c>)
 8004344:	4293      	cmp	r3, r2
 8004346:	d106      	bne.n	8004356 <extInt_Config+0xaf6>
						SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PH);
 8004348:	4b21      	ldr	r3, [pc, #132]	; (80043d0 <extInt_Config+0xb70>)
 800434a:	695b      	ldr	r3, [r3, #20]
 800434c:	4a20      	ldr	r2, [pc, #128]	; (80043d0 <extInt_Config+0xb70>)
 800434e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004352:	6153      	str	r3, [r2, #20]
					break;
 8004354:	e066      	b.n	8004424 <extInt_Config+0xbc4>
						__NOP();
 8004356:	bf00      	nop
					break;
 8004358:	e064      	b.n	8004424 <extInt_Config+0xbc4>

				/* Configurando para el todos los pines GPIOX_15 */
				case 15: {
						/* SYSCFG_EXTICR4 */
						// Limpiamos primero la posición que deseamos configurar
						SYSCFG->EXTICR[3] &= ~(0xF << SYSCFG_EXTICR4_EXTI15_Pos);
 800435a:	4b1d      	ldr	r3, [pc, #116]	; (80043d0 <extInt_Config+0xb70>)
 800435c:	695b      	ldr	r3, [r3, #20]
 800435e:	4a1c      	ldr	r2, [pc, #112]	; (80043d0 <extInt_Config+0xb70>)
 8004360:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004364:	6153      	str	r3, [r2, #20]

						// Ahora seleccionamos el valor a cargar en la posición, segun sea la selección
						// del puerto que vamos a utilizar: GPIOA_0, ó GPIOB_0, ó GPIOC_0, etc
						if (extiConfig->pGPIOHandler->pGPIOx == GPIOA) {
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	4a1c      	ldr	r2, [pc, #112]	; (80043e0 <extInt_Config+0xb80>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d104      	bne.n	800437c <extInt_Config+0xb1c>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PA);
 8004372:	4b17      	ldr	r3, [pc, #92]	; (80043d0 <extInt_Config+0xb70>)
 8004374:	4a16      	ldr	r2, [pc, #88]	; (80043d0 <extInt_Config+0xb70>)
 8004376:	695b      	ldr	r3, [r3, #20]
 8004378:	6153      	str	r3, [r2, #20]
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);

						} else {
							__NOP();
						}
						break;
 800437a:	e053      	b.n	8004424 <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOB) {
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a18      	ldr	r2, [pc, #96]	; (80043e4 <extInt_Config+0xb84>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d106      	bne.n	8004396 <extInt_Config+0xb36>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PB);
 8004388:	4b11      	ldr	r3, [pc, #68]	; (80043d0 <extInt_Config+0xb70>)
 800438a:	695b      	ldr	r3, [r3, #20]
 800438c:	4a10      	ldr	r2, [pc, #64]	; (80043d0 <extInt_Config+0xb70>)
 800438e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004392:	6153      	str	r3, [r2, #20]
						break;
 8004394:	e046      	b.n	8004424 <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOC) {
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	4a0b      	ldr	r2, [pc, #44]	; (80043cc <extInt_Config+0xb6c>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d106      	bne.n	80043b0 <extInt_Config+0xb50>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PC);
 80043a2:	4b0b      	ldr	r3, [pc, #44]	; (80043d0 <extInt_Config+0xb70>)
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	4a0a      	ldr	r2, [pc, #40]	; (80043d0 <extInt_Config+0xb70>)
 80043a8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80043ac:	6153      	str	r3, [r2, #20]
						break;
 80043ae:	e039      	b.n	8004424 <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOD) {
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a07      	ldr	r2, [pc, #28]	; (80043d4 <extInt_Config+0xb74>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d115      	bne.n	80043e8 <extInt_Config+0xb88>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PD);
 80043bc:	4b04      	ldr	r3, [pc, #16]	; (80043d0 <extInt_Config+0xb70>)
 80043be:	695b      	ldr	r3, [r3, #20]
 80043c0:	4a03      	ldr	r2, [pc, #12]	; (80043d0 <extInt_Config+0xb70>)
 80043c2:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80043c6:	6153      	str	r3, [r2, #20]
						break;
 80043c8:	e02c      	b.n	8004424 <extInt_Config+0xbc4>
 80043ca:	bf00      	nop
 80043cc:	40020800 	.word	0x40020800
 80043d0:	40013800 	.word	0x40013800
 80043d4:	40020c00 	.word	0x40020c00
 80043d8:	40021000 	.word	0x40021000
 80043dc:	40021c00 	.word	0x40021c00
 80043e0:	40020000 	.word	0x40020000
 80043e4:	40020400 	.word	0x40020400
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOE) {
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4a6c      	ldr	r2, [pc, #432]	; (80045a0 <extInt_Config+0xd40>)
 80043f0:	4293      	cmp	r3, r2
 80043f2:	d106      	bne.n	8004402 <extInt_Config+0xba2>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PE);
 80043f4:	4b6b      	ldr	r3, [pc, #428]	; (80045a4 <extInt_Config+0xd44>)
 80043f6:	695b      	ldr	r3, [r3, #20]
 80043f8:	4a6a      	ldr	r2, [pc, #424]	; (80045a4 <extInt_Config+0xd44>)
 80043fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043fe:	6153      	str	r3, [r2, #20]
						break;
 8004400:	e010      	b.n	8004424 <extInt_Config+0xbc4>
						} else if (extiConfig->pGPIOHandler->pGPIOx == GPIOH) {
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a67      	ldr	r2, [pc, #412]	; (80045a8 <extInt_Config+0xd48>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d106      	bne.n	800441c <extInt_Config+0xbbc>
							SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);
 800440e:	4b65      	ldr	r3, [pc, #404]	; (80045a4 <extInt_Config+0xd44>)
 8004410:	695b      	ldr	r3, [r3, #20]
 8004412:	4a64      	ldr	r2, [pc, #400]	; (80045a4 <extInt_Config+0xd44>)
 8004414:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8004418:	6153      	str	r3, [r2, #20]
						break;
 800441a:	e003      	b.n	8004424 <extInt_Config+0xbc4>
							__NOP();
 800441c:	bf00      	nop
						break;
 800441e:	e001      	b.n	8004424 <extInt_Config+0xbc4>
					}

					default: {
						__NOP();
 8004420:	bf00      	nop
						break;
 8004422:	bf00      	nop

// Fin del switch-case

	/* 4.0 Seleccionamos el tipo de flanco */

	switch (extiConfig->edgeType) {
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	791b      	ldrb	r3, [r3, #4]
 8004428:	2b02      	cmp	r3, #2
 800442a:	d020      	beq.n	800446e <extInt_Config+0xc0e>
 800442c:	2b02      	cmp	r3, #2
 800442e:	dc37      	bgt.n	80044a0 <extInt_Config+0xc40>
 8004430:	2b00      	cmp	r3, #0
 8004432:	d002      	beq.n	800443a <extInt_Config+0xbda>
 8004434:	2b01      	cmp	r3, #1
 8004436:	d00d      	beq.n	8004454 <extInt_Config+0xbf4>
 8004438:	e032      	b.n	80044a0 <extInt_Config+0xc40>

	case EXTERNAL_INTERRUPT_FALLING_EDGE:{

		/* Falling Trigger selection register*/
		EXTI->FTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800443a:	4b5c      	ldr	r3, [pc, #368]	; (80045ac <extInt_Config+0xd4c>)
 800443c:	68db      	ldr	r3, [r3, #12]
 800443e:	687a      	ldr	r2, [r7, #4]
 8004440:	6812      	ldr	r2, [r2, #0]
 8004442:	7912      	ldrb	r2, [r2, #4]
 8004444:	4611      	mov	r1, r2
 8004446:	2201      	movs	r2, #1
 8004448:	408a      	lsls	r2, r1
 800444a:	4611      	mov	r1, r2
 800444c:	4a57      	ldr	r2, [pc, #348]	; (80045ac <extInt_Config+0xd4c>)
 800444e:	430b      	orrs	r3, r1
 8004450:	60d3      	str	r3, [r2, #12]

		break;
 8004452:	e027      	b.n	80044a4 <extInt_Config+0xc44>

	}case EXTERNAL_INTERRUPT_RISING_EDGE:{

		EXTI->RTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004454:	4b55      	ldr	r3, [pc, #340]	; (80045ac <extInt_Config+0xd4c>)
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	687a      	ldr	r2, [r7, #4]
 800445a:	6812      	ldr	r2, [r2, #0]
 800445c:	7912      	ldrb	r2, [r2, #4]
 800445e:	4611      	mov	r1, r2
 8004460:	2201      	movs	r2, #1
 8004462:	408a      	lsls	r2, r1
 8004464:	4611      	mov	r1, r2
 8004466:	4a51      	ldr	r2, [pc, #324]	; (80045ac <extInt_Config+0xd4c>)
 8004468:	430b      	orrs	r3, r1
 800446a:	6093      	str	r3, [r2, #8]

		break;
 800446c:	e01a      	b.n	80044a4 <extInt_Config+0xc44>

	}case EXTERNAL_INTERRUPT_RASINGANDFALLING_EDGE:{

		EXTI->FTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800446e:	4b4f      	ldr	r3, [pc, #316]	; (80045ac <extInt_Config+0xd4c>)
 8004470:	68db      	ldr	r3, [r3, #12]
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	6812      	ldr	r2, [r2, #0]
 8004476:	7912      	ldrb	r2, [r2, #4]
 8004478:	4611      	mov	r1, r2
 800447a:	2201      	movs	r2, #1
 800447c:	408a      	lsls	r2, r1
 800447e:	4611      	mov	r1, r2
 8004480:	4a4a      	ldr	r2, [pc, #296]	; (80045ac <extInt_Config+0xd4c>)
 8004482:	430b      	orrs	r3, r1
 8004484:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004486:	4b49      	ldr	r3, [pc, #292]	; (80045ac <extInt_Config+0xd4c>)
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	6812      	ldr	r2, [r2, #0]
 800448e:	7912      	ldrb	r2, [r2, #4]
 8004490:	4611      	mov	r1, r2
 8004492:	2201      	movs	r2, #1
 8004494:	408a      	lsls	r2, r1
 8004496:	4611      	mov	r1, r2
 8004498:	4a44      	ldr	r2, [pc, #272]	; (80045ac <extInt_Config+0xd4c>)
 800449a:	430b      	orrs	r3, r1
 800449c:	6093      	str	r3, [r2, #8]

		break;
 800449e:	e001      	b.n	80044a4 <extInt_Config+0xc44>

	}default :{

		__NOP();
 80044a0:	bf00      	nop
		break;
 80044a2:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 80044a4:	b672      	cpsid	i
}
 80044a6:	bf00      	nop
	/* 5.0 Desactivo primero las interrupciones globales */
    __disable_irq();

	/* 6.0 Activamos la interrupción del canal que estamos configurando */
	// Interrupt Mask register
    EXTI->IMR |= (0x1 << extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80044a8:	4b40      	ldr	r3, [pc, #256]	; (80045ac <extInt_Config+0xd4c>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	6812      	ldr	r2, [r2, #0]
 80044b0:	7912      	ldrb	r2, [r2, #4]
 80044b2:	4611      	mov	r1, r2
 80044b4:	2201      	movs	r2, #1
 80044b6:	408a      	lsls	r2, r1
 80044b8:	4611      	mov	r1, r2
 80044ba:	4a3c      	ldr	r2, [pc, #240]	; (80045ac <extInt_Config+0xd4c>)
 80044bc:	430b      	orrs	r3, r1
 80044be:	6013      	str	r3, [r2, #0]
	/* 6.1 Matriculamos la interrupción en el NVIC para el canal correspondiente,
	 * donde el canal 0 corresponde al EXTI_0, canal 1 al EXTI_1, etc.
	 *
	 * NOTA: Observar que algunos canales EXTI comparten un mismo vector de interrupción
	 * */
	switch (extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber) {
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	791b      	ldrb	r3, [r3, #4]
 80044c6:	2b0f      	cmp	r3, #15
 80044c8:	d862      	bhi.n	8004590 <extInt_Config+0xd30>
 80044ca:	a201      	add	r2, pc, #4	; (adr r2, 80044d0 <extInt_Config+0xc70>)
 80044cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044d0:	08004511 	.word	0x08004511
 80044d4:	08004519 	.word	0x08004519
 80044d8:	08004521 	.word	0x08004521
 80044dc:	08004529 	.word	0x08004529
 80044e0:	08004531 	.word	0x08004531
 80044e4:	08004539 	.word	0x08004539
 80044e8:	08004541 	.word	0x08004541
 80044ec:	08004549 	.word	0x08004549
 80044f0:	08004551 	.word	0x08004551
 80044f4:	08004559 	.word	0x08004559
 80044f8:	08004561 	.word	0x08004561
 80044fc:	08004569 	.word	0x08004569
 8004500:	08004571 	.word	0x08004571
 8004504:	08004579 	.word	0x08004579
 8004508:	08004581 	.word	0x08004581
 800450c:	08004589 	.word	0x08004589
		case 0: {
			__NVIC_EnableIRQ(EXTI0_IRQn);
 8004510:	2006      	movs	r0, #6
 8004512:	f7ff f987 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 8004516:	e03d      	b.n	8004594 <extInt_Config+0xd34>
		}

		case 1: {
			__NVIC_EnableIRQ(EXTI1_IRQn);
 8004518:	2007      	movs	r0, #7
 800451a:	f7ff f983 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 800451e:	e039      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 2: {
			__NVIC_EnableIRQ(EXTI2_IRQn);
 8004520:	2008      	movs	r0, #8
 8004522:	f7ff f97f 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 8004526:	e035      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 3: {
			__NVIC_EnableIRQ(EXTI3_IRQn);
 8004528:	2009      	movs	r0, #9
 800452a:	f7ff f97b 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 800452e:	e031      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 4: {
			__NVIC_EnableIRQ(EXTI4_IRQn);
 8004530:	200a      	movs	r0, #10
 8004532:	f7ff f977 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 8004536:	e02d      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 5: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004538:	2017      	movs	r0, #23
 800453a:	f7ff f973 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 800453e:	e029      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 6: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004540:	2017      	movs	r0, #23
 8004542:	f7ff f96f 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 8004546:	e025      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 7: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004548:	2017      	movs	r0, #23
 800454a:	f7ff f96b 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 800454e:	e021      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 8: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004550:	2017      	movs	r0, #23
 8004552:	f7ff f967 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 8004556:	e01d      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 9: {
			__NVIC_EnableIRQ(EXTI9_5_IRQn);
 8004558:	2017      	movs	r0, #23
 800455a:	f7ff f963 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 800455e:	e019      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 10: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004560:	2028      	movs	r0, #40	; 0x28
 8004562:	f7ff f95f 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 8004566:	e015      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 11: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004568:	2028      	movs	r0, #40	; 0x28
 800456a:	f7ff f95b 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 800456e:	e011      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 12: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004570:	2028      	movs	r0, #40	; 0x28
 8004572:	f7ff f957 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 8004576:	e00d      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 13: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004578:	2028      	movs	r0, #40	; 0x28
 800457a:	f7ff f953 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 800457e:	e009      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 14: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004580:	2028      	movs	r0, #40	; 0x28
 8004582:	f7ff f94f 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 8004586:	e005      	b.n	8004594 <extInt_Config+0xd34>
		}
		case 15: {
			__NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004588:	2028      	movs	r0, #40	; 0x28
 800458a:	f7ff f94b 	bl	8003824 <__NVIC_EnableIRQ>
			break;
 800458e:	e001      	b.n	8004594 <extInt_Config+0xd34>
		}

		default: {
			__NOP();
 8004590:	bf00      	nop
			break;
 8004592:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8004594:	b662      	cpsie	i
}
 8004596:	bf00      	nop


	/* 7.0 Volvemos a activar las interrupciones globales */
	__enable_irq();

}
 8004598:	bf00      	nop
 800459a:	3708      	adds	r7, #8
 800459c:	46bd      	mov	sp, r7
 800459e:	bd80      	pop	{r7, pc}
 80045a0:	40021000 	.word	0x40021000
 80045a4:	40013800 	.word	0x40013800
 80045a8:	40021c00 	.word	0x40021c00
 80045ac:	40013c00 	.word	0x40013c00

080045b0 <callback_extInt0>:
	__enable_irq();

}

/**/
__attribute__ ((weak)) void callback_extInt0(void){
 80045b0:	b480      	push	{r7}
 80045b2:	af00      	add	r7, sp, #0
	__NOP();
 80045b4:	bf00      	nop
}
 80045b6:	bf00      	nop
 80045b8:	46bd      	mov	sp, r7
 80045ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045be:	4770      	bx	lr

080045c0 <callback_extInt2>:
__attribute__ ((weak)) void callback_extInt1(void){
	__NOP();
}
__attribute__ ((weak)) void callback_extInt2(void){
 80045c0:	b480      	push	{r7}
 80045c2:	af00      	add	r7, sp, #0
	__NOP();
 80045c4:	bf00      	nop
}
 80045c6:	bf00      	nop
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <callback_extInt4>:
__attribute__ ((weak)) void callback_extInt3(void){
	__NOP();
}
__attribute__ ((weak)) void callback_extInt4(void){
 80045d0:	b480      	push	{r7}
 80045d2:	af00      	add	r7, sp, #0
	__NOP();
 80045d4:	bf00      	nop
}
 80045d6:	bf00      	nop
 80045d8:	46bd      	mov	sp, r7
 80045da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045de:	4770      	bx	lr

080045e0 <callback_extInt5>:
__attribute__ ((weak)) void callback_extInt5(void){
 80045e0:	b480      	push	{r7}
 80045e2:	af00      	add	r7, sp, #0
	__NOP();
 80045e4:	bf00      	nop
}
 80045e6:	bf00      	nop
 80045e8:	46bd      	mov	sp, r7
 80045ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ee:	4770      	bx	lr

080045f0 <callback_extInt6>:
__attribute__ ((weak)) void callback_extInt6(void){
 80045f0:	b480      	push	{r7}
 80045f2:	af00      	add	r7, sp, #0
	__NOP();
 80045f4:	bf00      	nop
}
 80045f6:	bf00      	nop
 80045f8:	46bd      	mov	sp, r7
 80045fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fe:	4770      	bx	lr

08004600 <callback_extInt7>:
__attribute__ ((weak)) void callback_extInt7(void){
 8004600:	b480      	push	{r7}
 8004602:	af00      	add	r7, sp, #0
	__NOP();
 8004604:	bf00      	nop
}
 8004606:	bf00      	nop
 8004608:	46bd      	mov	sp, r7
 800460a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460e:	4770      	bx	lr

08004610 <callback_extInt8>:
__attribute__ ((weak)) void callback_extInt8(void){
 8004610:	b480      	push	{r7}
 8004612:	af00      	add	r7, sp, #0
	__NOP();
 8004614:	bf00      	nop
}
 8004616:	bf00      	nop
 8004618:	46bd      	mov	sp, r7
 800461a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461e:	4770      	bx	lr

08004620 <callback_extInt9>:
__attribute__ ((weak)) void callback_extInt9(void){
 8004620:	b480      	push	{r7}
 8004622:	af00      	add	r7, sp, #0
	__NOP();
 8004624:	bf00      	nop
}
 8004626:	bf00      	nop
 8004628:	46bd      	mov	sp, r7
 800462a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800462e:	4770      	bx	lr

08004630 <callback_extInt10>:
__attribute__ ((weak)) void callback_extInt10(void){
 8004630:	b480      	push	{r7}
 8004632:	af00      	add	r7, sp, #0
	__NOP();
 8004634:	bf00      	nop
}
 8004636:	bf00      	nop
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr

08004640 <callback_extInt11>:
__attribute__ ((weak)) void callback_extInt11(void){
 8004640:	b480      	push	{r7}
 8004642:	af00      	add	r7, sp, #0
	__NOP();
 8004644:	bf00      	nop
}
 8004646:	bf00      	nop
 8004648:	46bd      	mov	sp, r7
 800464a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464e:	4770      	bx	lr

08004650 <callback_extInt12>:
__attribute__ ((weak)) void callback_extInt12(void){
 8004650:	b480      	push	{r7}
 8004652:	af00      	add	r7, sp, #0
	__NOP();
 8004654:	bf00      	nop
}
 8004656:	bf00      	nop
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <callback_extInt13>:
__attribute__ ((weak)) void callback_extInt13(void){
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
	__NOP();
 8004664:	bf00      	nop
}
 8004666:	bf00      	nop
 8004668:	46bd      	mov	sp, r7
 800466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466e:	4770      	bx	lr

08004670 <callback_extInt14>:
__attribute__ ((weak)) void callback_extInt14(void){
 8004670:	b480      	push	{r7}
 8004672:	af00      	add	r7, sp, #0
	__NOP();
 8004674:	bf00      	nop
}
 8004676:	bf00      	nop
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <callback_extInt15>:
__attribute__ ((weak)) void callback_extInt15(void){
 8004680:	b480      	push	{r7}
 8004682:	af00      	add	r7, sp, #0
	__NOP();
 8004684:	bf00      	nop
}
 8004686:	bf00      	nop
 8004688:	46bd      	mov	sp, r7
 800468a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800468e:	4770      	bx	lr

08004690 <EXTI0_IRQHandler>:
 */



/* ISR de la interrupción canal 0*/
void EXTI0_IRQHandler(void){
 8004690:	b580      	push	{r7, lr}
 8004692:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR0){
 8004694:	4b07      	ldr	r3, [pc, #28]	; (80046b4 <EXTI0_IRQHandler+0x24>)
 8004696:	695b      	ldr	r3, [r3, #20]
 8004698:	f003 0301 	and.w	r3, r3, #1
 800469c:	2b00      	cmp	r3, #0
 800469e:	d007      	beq.n	80046b0 <EXTI0_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR0;
 80046a0:	4b04      	ldr	r3, [pc, #16]	; (80046b4 <EXTI0_IRQHandler+0x24>)
 80046a2:	695b      	ldr	r3, [r3, #20]
 80046a4:	4a03      	ldr	r2, [pc, #12]	; (80046b4 <EXTI0_IRQHandler+0x24>)
 80046a6:	f043 0301 	orr.w	r3, r3, #1
 80046aa:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt0();
 80046ac:	f7ff ff80 	bl	80045b0 <callback_extInt0>
	}
}
 80046b0:	bf00      	nop
 80046b2:	bd80      	pop	{r7, pc}
 80046b4:	40013c00 	.word	0x40013c00

080046b8 <EXTI1_IRQHandler>:
/* Agregue las demas IRQs de las interrupciones EXTI independientes ...
 * Por favor recuerde que debe agregar el bloque if para verificar que
 * en efecto esa es la interrupcion que se está atendiendo.
 */

void EXTI1_IRQHandler(void){
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR1){
 80046bc:	4b07      	ldr	r3, [pc, #28]	; (80046dc <EXTI1_IRQHandler+0x24>)
 80046be:	695b      	ldr	r3, [r3, #20]
 80046c0:	f003 0302 	and.w	r3, r3, #2
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d007      	beq.n	80046d8 <EXTI1_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR1;
 80046c8:	4b04      	ldr	r3, [pc, #16]	; (80046dc <EXTI1_IRQHandler+0x24>)
 80046ca:	695b      	ldr	r3, [r3, #20]
 80046cc:	4a03      	ldr	r2, [pc, #12]	; (80046dc <EXTI1_IRQHandler+0x24>)
 80046ce:	f043 0302 	orr.w	r3, r3, #2
 80046d2:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt1();
 80046d4:	f7fd f83c 	bl	8001750 <callback_extInt1>
	}
}
 80046d8:	bf00      	nop
 80046da:	bd80      	pop	{r7, pc}
 80046dc:	40013c00 	.word	0x40013c00

080046e0 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR2){
 80046e4:	4b07      	ldr	r3, [pc, #28]	; (8004704 <EXTI2_IRQHandler+0x24>)
 80046e6:	695b      	ldr	r3, [r3, #20]
 80046e8:	f003 0304 	and.w	r3, r3, #4
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d007      	beq.n	8004700 <EXTI2_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR2;
 80046f0:	4b04      	ldr	r3, [pc, #16]	; (8004704 <EXTI2_IRQHandler+0x24>)
 80046f2:	695b      	ldr	r3, [r3, #20]
 80046f4:	4a03      	ldr	r2, [pc, #12]	; (8004704 <EXTI2_IRQHandler+0x24>)
 80046f6:	f043 0304 	orr.w	r3, r3, #4
 80046fa:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt2();
 80046fc:	f7ff ff60 	bl	80045c0 <callback_extInt2>
	}
}
 8004700:	bf00      	nop
 8004702:	bd80      	pop	{r7, pc}
 8004704:	40013c00 	.word	0x40013c00

08004708 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 8004708:	b580      	push	{r7, lr}
 800470a:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR3){
 800470c:	4b07      	ldr	r3, [pc, #28]	; (800472c <EXTI3_IRQHandler+0x24>)
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	f003 0308 	and.w	r3, r3, #8
 8004714:	2b00      	cmp	r3, #0
 8004716:	d007      	beq.n	8004728 <EXTI3_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR3;
 8004718:	4b04      	ldr	r3, [pc, #16]	; (800472c <EXTI3_IRQHandler+0x24>)
 800471a:	695b      	ldr	r3, [r3, #20]
 800471c:	4a03      	ldr	r2, [pc, #12]	; (800472c <EXTI3_IRQHandler+0x24>)
 800471e:	f043 0308 	orr.w	r3, r3, #8
 8004722:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt3();
 8004724:	f7fd f824 	bl	8001770 <callback_extInt3>
	}
}
 8004728:	bf00      	nop
 800472a:	bd80      	pop	{r7, pc}
 800472c:	40013c00 	.word	0x40013c00

08004730 <EXTI4_IRQHandler>:
void EXTI4_IRQHandler(void){
 8004730:	b580      	push	{r7, lr}
 8004732:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_0 del GPIO_X
	if(EXTI->PR & EXTI_PR_PR4){
 8004734:	4b07      	ldr	r3, [pc, #28]	; (8004754 <EXTI4_IRQHandler+0x24>)
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	f003 0310 	and.w	r3, r3, #16
 800473c:	2b00      	cmp	r3, #0
 800473e:	d007      	beq.n	8004750 <EXTI4_IRQHandler+0x20>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR4;
 8004740:	4b04      	ldr	r3, [pc, #16]	; (8004754 <EXTI4_IRQHandler+0x24>)
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	4a03      	ldr	r2, [pc, #12]	; (8004754 <EXTI4_IRQHandler+0x24>)
 8004746:	f043 0310 	orr.w	r3, r3, #16
 800474a:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt4();
 800474c:	f7ff ff40 	bl	80045d0 <callback_extInt4>
	}
}
 8004750:	bf00      	nop
 8004752:	bd80      	pop	{r7, pc}
 8004754:	40013c00 	.word	0x40013c00

08004758 <EXTI9_5_IRQHandler>:
/* ISR de la interrupción canales 9_5
 * Observe que debe agregar totos los posibles casos, los cuales
 * son identificados por un bloque if() y el analisis de la bandera
 * (pending register -> EXTI_PR)
 */
void EXTI9_5_IRQHandler(void){
 8004758:	b580      	push	{r7, lr}
 800475a:	af00      	add	r7, sp, #0
	if(EXTI->PR & EXTI_PR_PR5){
 800475c:	4b26      	ldr	r3, [pc, #152]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	f003 0320 	and.w	r3, r3, #32
 8004764:	2b00      	cmp	r3, #0
 8004766:	d008      	beq.n	800477a <EXTI9_5_IRQHandler+0x22>
			// Bajamos la bandera correspondiente
			EXTI->PR |= EXTI_PR_PR5;
 8004768:	4b23      	ldr	r3, [pc, #140]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	4a22      	ldr	r2, [pc, #136]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 800476e:	f043 0320 	orr.w	r3, r3, #32
 8004772:	6153      	str	r3, [r2, #20]

			// llamamos al callback
			callback_extInt5();
 8004774:	f7ff ff34 	bl	80045e0 <callback_extInt5>
		// llamamos al callback
		callback_extInt9();
	}else{
		__NOP();
	}
}
 8004778:	e03c      	b.n	80047f4 <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR6){
 800477a:	4b1f      	ldr	r3, [pc, #124]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 800477c:	695b      	ldr	r3, [r3, #20]
 800477e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004782:	2b00      	cmp	r3, #0
 8004784:	d008      	beq.n	8004798 <EXTI9_5_IRQHandler+0x40>
		EXTI->PR |= EXTI_PR_PR6;
 8004786:	4b1c      	ldr	r3, [pc, #112]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 8004788:	695b      	ldr	r3, [r3, #20]
 800478a:	4a1b      	ldr	r2, [pc, #108]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 800478c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004790:	6153      	str	r3, [r2, #20]
		callback_extInt6();
 8004792:	f7ff ff2d 	bl	80045f0 <callback_extInt6>
}
 8004796:	e02d      	b.n	80047f4 <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR7){
 8004798:	4b17      	ldr	r3, [pc, #92]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 800479a:	695b      	ldr	r3, [r3, #20]
 800479c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d008      	beq.n	80047b6 <EXTI9_5_IRQHandler+0x5e>
		EXTI->PR |= EXTI_PR_PR7;
 80047a4:	4b14      	ldr	r3, [pc, #80]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	4a13      	ldr	r2, [pc, #76]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 80047aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047ae:	6153      	str	r3, [r2, #20]
		callback_extInt7();
 80047b0:	f7ff ff26 	bl	8004600 <callback_extInt7>
}
 80047b4:	e01e      	b.n	80047f4 <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR8){
 80047b6:	4b10      	ldr	r3, [pc, #64]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 80047b8:	695b      	ldr	r3, [r3, #20]
 80047ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d008      	beq.n	80047d4 <EXTI9_5_IRQHandler+0x7c>
		EXTI->PR |= EXTI_PR_PR8;
 80047c2:	4b0d      	ldr	r3, [pc, #52]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	4a0c      	ldr	r2, [pc, #48]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 80047c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047cc:	6153      	str	r3, [r2, #20]
		callback_extInt8();
 80047ce:	f7ff ff1f 	bl	8004610 <callback_extInt8>
}
 80047d2:	e00f      	b.n	80047f4 <EXTI9_5_IRQHandler+0x9c>
	}else if(EXTI->PR & EXTI_PR_PR9){
 80047d4:	4b08      	ldr	r3, [pc, #32]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 80047d6:	695b      	ldr	r3, [r3, #20]
 80047d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d008      	beq.n	80047f2 <EXTI9_5_IRQHandler+0x9a>
		EXTI->PR |= EXTI_PR_PR9;
 80047e0:	4b05      	ldr	r3, [pc, #20]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 80047e2:	695b      	ldr	r3, [r3, #20]
 80047e4:	4a04      	ldr	r2, [pc, #16]	; (80047f8 <EXTI9_5_IRQHandler+0xa0>)
 80047e6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80047ea:	6153      	str	r3, [r2, #20]
		callback_extInt9();
 80047ec:	f7ff ff18 	bl	8004620 <callback_extInt9>
}
 80047f0:	e000      	b.n	80047f4 <EXTI9_5_IRQHandler+0x9c>
		__NOP();
 80047f2:	bf00      	nop
}
 80047f4:	bf00      	nop
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	40013c00 	.word	0x40013c00

080047fc <EXTI15_10_IRQHandler>:
/* ISR de la interrupción canales 15_10
 * Observe que debe agregar totos los posibles casos, los cuales
 * son identificados por un bloque if() y el analisis de la bandera
 * (pending register -> EXTI_PR)
 */
void EXTI15_10_IRQHandler(void){
 80047fc:	b580      	push	{r7, lr}
 80047fe:	af00      	add	r7, sp, #0
	// Evaluamos si la interrupción que se lanzo corresponde al PIN_Y_15
	if(EXTI->PR & EXTI_PR_PR10){
 8004800:	4b2d      	ldr	r3, [pc, #180]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004808:	2b00      	cmp	r3, #0
 800480a:	d008      	beq.n	800481e <EXTI15_10_IRQHandler+0x22>
		// Bajamos la bandera correspondiente
		EXTI->PR |= EXTI_PR_PR10;
 800480c:	4b2a      	ldr	r3, [pc, #168]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 800480e:	695b      	ldr	r3, [r3, #20]
 8004810:	4a29      	ldr	r2, [pc, #164]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 8004812:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004816:	6153      	str	r3, [r2, #20]

		// llamamos al callback
		callback_extInt10();
 8004818:	f7ff ff0a 	bl	8004630 <callback_extInt10>
		// llamamos al callback
		callback_extInt15();

	}

}
 800481c:	e049      	b.n	80048b2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR11){
 800481e:	4b26      	ldr	r3, [pc, #152]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 8004820:	695b      	ldr	r3, [r3, #20]
 8004822:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004826:	2b00      	cmp	r3, #0
 8004828:	d008      	beq.n	800483c <EXTI15_10_IRQHandler+0x40>
		EXTI->PR |= EXTI_PR_PR11;
 800482a:	4b23      	ldr	r3, [pc, #140]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	4a22      	ldr	r2, [pc, #136]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 8004830:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004834:	6153      	str	r3, [r2, #20]
		callback_extInt11();
 8004836:	f7ff ff03 	bl	8004640 <callback_extInt11>
}
 800483a:	e03a      	b.n	80048b2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR12){
 800483c:	4b1e      	ldr	r3, [pc, #120]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 800483e:	695b      	ldr	r3, [r3, #20]
 8004840:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d008      	beq.n	800485a <EXTI15_10_IRQHandler+0x5e>
		EXTI->PR |= EXTI_PR_PR12;
 8004848:	4b1b      	ldr	r3, [pc, #108]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 800484a:	695b      	ldr	r3, [r3, #20]
 800484c:	4a1a      	ldr	r2, [pc, #104]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 800484e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004852:	6153      	str	r3, [r2, #20]
		callback_extInt12();
 8004854:	f7ff fefc 	bl	8004650 <callback_extInt12>
}
 8004858:	e02b      	b.n	80048b2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR13){
 800485a:	4b17      	ldr	r3, [pc, #92]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 800485c:	695b      	ldr	r3, [r3, #20]
 800485e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d008      	beq.n	8004878 <EXTI15_10_IRQHandler+0x7c>
		EXTI->PR |= EXTI_PR_PR13;
 8004866:	4b14      	ldr	r3, [pc, #80]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 8004868:	695b      	ldr	r3, [r3, #20]
 800486a:	4a13      	ldr	r2, [pc, #76]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 800486c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004870:	6153      	str	r3, [r2, #20]
		callback_extInt13();
 8004872:	f7ff fef5 	bl	8004660 <callback_extInt13>
}
 8004876:	e01c      	b.n	80048b2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR14){
 8004878:	4b0f      	ldr	r3, [pc, #60]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 800487a:	695b      	ldr	r3, [r3, #20]
 800487c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d008      	beq.n	8004896 <EXTI15_10_IRQHandler+0x9a>
		EXTI->PR |= EXTI_PR_PR14;
 8004884:	4b0c      	ldr	r3, [pc, #48]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 8004886:	695b      	ldr	r3, [r3, #20]
 8004888:	4a0b      	ldr	r2, [pc, #44]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 800488a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800488e:	6153      	str	r3, [r2, #20]
		callback_extInt14();
 8004890:	f7ff feee 	bl	8004670 <callback_extInt14>
}
 8004894:	e00d      	b.n	80048b2 <EXTI15_10_IRQHandler+0xb6>
	}else if(EXTI->PR & EXTI_PR_PR15){
 8004896:	4b08      	ldr	r3, [pc, #32]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 8004898:	695b      	ldr	r3, [r3, #20]
 800489a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d007      	beq.n	80048b2 <EXTI15_10_IRQHandler+0xb6>
		EXTI->PR |= EXTI_PR_PR15;
 80048a2:	4b05      	ldr	r3, [pc, #20]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 80048a4:	695b      	ldr	r3, [r3, #20]
 80048a6:	4a04      	ldr	r2, [pc, #16]	; (80048b8 <EXTI15_10_IRQHandler+0xbc>)
 80048a8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048ac:	6153      	str	r3, [r2, #20]
		callback_extInt15();
 80048ae:	f7ff fee7 	bl	8004680 <callback_extInt15>
}
 80048b2:	bf00      	nop
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	bf00      	nop
 80048b8:	40013c00 	.word	0x40013c00

080048bc <GPIO_Config>:
 * Lo primero y mas importante es activar la señal del reloj principal hacia ese
 * elemento especifico (relacionado con el periferico RCC), a esto llamaremos
 * simplemente "activar el periferico o activar la señal de reloj del periferico.
 */

void GPIO_Config (GPIO_Handler_t *pGPIOHandler){
 80048bc:	b480      	push	{r7}
 80048be:	b085      	sub	sp, #20
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]

	//Variable para hacer todoo paso a paso
	uint32_t auxConfig = 0;
 80048c4:	2300      	movs	r3, #0
 80048c6:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 80048c8:	2300      	movs	r3, #0
 80048ca:	60bb      	str	r3, [r7, #8]

	// 1) Activar el periferico
	// Verificamos para GPIOA
	if (pGPIOHandler->pGPIOx == GPIOA){
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4a88      	ldr	r2, [pc, #544]	; (8004af4 <GPIO_Config+0x238>)
 80048d2:	4293      	cmp	r3, r2
 80048d4:	d106      	bne.n	80048e4 <GPIO_Config+0x28>
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOAEN_Pos);
 80048d6:	4b88      	ldr	r3, [pc, #544]	; (8004af8 <GPIO_Config+0x23c>)
 80048d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048da:	4a87      	ldr	r2, [pc, #540]	; (8004af8 <GPIO_Config+0x23c>)
 80048dc:	f043 0301 	orr.w	r3, r3, #1
 80048e0:	6313      	str	r3, [r2, #48]	; 0x30
 80048e2:	e03a      	b.n	800495a <GPIO_Config+0x9e>

	}
	//Verificamps para GPIOB
	else if (pGPIOHandler->pGPIOx == GPIOB){
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4a84      	ldr	r2, [pc, #528]	; (8004afc <GPIO_Config+0x240>)
 80048ea:	4293      	cmp	r3, r2
 80048ec:	d106      	bne.n	80048fc <GPIO_Config+0x40>
			//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
			RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOBEN_Pos);
 80048ee:	4b82      	ldr	r3, [pc, #520]	; (8004af8 <GPIO_Config+0x23c>)
 80048f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048f2:	4a81      	ldr	r2, [pc, #516]	; (8004af8 <GPIO_Config+0x23c>)
 80048f4:	f043 0302 	orr.w	r3, r3, #2
 80048f8:	6313      	str	r3, [r2, #48]	; 0x30
 80048fa:	e02e      	b.n	800495a <GPIO_Config+0x9e>

		}
	//Verificamos para GPIOC
	else if (pGPIOHandler->pGPIOx == GPIOC){
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a7f      	ldr	r2, [pc, #508]	; (8004b00 <GPIO_Config+0x244>)
 8004902:	4293      	cmp	r3, r2
 8004904:	d106      	bne.n	8004914 <GPIO_Config+0x58>
				//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
				RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOCEN_Pos);
 8004906:	4b7c      	ldr	r3, [pc, #496]	; (8004af8 <GPIO_Config+0x23c>)
 8004908:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490a:	4a7b      	ldr	r2, [pc, #492]	; (8004af8 <GPIO_Config+0x23c>)
 800490c:	f043 0304 	orr.w	r3, r3, #4
 8004910:	6313      	str	r3, [r2, #48]	; 0x30
 8004912:	e022      	b.n	800495a <GPIO_Config+0x9e>

			}
	//Verificamos para GPIOD
		else if (pGPIOHandler->pGPIOx == GPIOD){
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4a7a      	ldr	r2, [pc, #488]	; (8004b04 <GPIO_Config+0x248>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d106      	bne.n	800492c <GPIO_Config+0x70>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIODEN_Pos);
 800491e:	4b76      	ldr	r3, [pc, #472]	; (8004af8 <GPIO_Config+0x23c>)
 8004920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004922:	4a75      	ldr	r2, [pc, #468]	; (8004af8 <GPIO_Config+0x23c>)
 8004924:	f043 0308 	orr.w	r3, r3, #8
 8004928:	6313      	str	r3, [r2, #48]	; 0x30
 800492a:	e016      	b.n	800495a <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOE
		else if (pGPIOHandler->pGPIOx == GPIOE){
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4a75      	ldr	r2, [pc, #468]	; (8004b08 <GPIO_Config+0x24c>)
 8004932:	4293      	cmp	r3, r2
 8004934:	d106      	bne.n	8004944 <GPIO_Config+0x88>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOEEN_Pos);
 8004936:	4b70      	ldr	r3, [pc, #448]	; (8004af8 <GPIO_Config+0x23c>)
 8004938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800493a:	4a6f      	ldr	r2, [pc, #444]	; (8004af8 <GPIO_Config+0x23c>)
 800493c:	f043 0310 	orr.w	r3, r3, #16
 8004940:	6313      	str	r3, [r2, #48]	; 0x30
 8004942:	e00a      	b.n	800495a <GPIO_Config+0x9e>

				}
	//Verificamos para GPIOH
		else if (pGPIOHandler->pGPIOx == GPIOH){
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a70      	ldr	r2, [pc, #448]	; (8004b0c <GPIO_Config+0x250>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d105      	bne.n	800495a <GPIO_Config+0x9e>
					//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
					RCC-> AHB1ENR |= (SET << RCC_AHB1ENR_GPIOHEN_Pos);
 800494e:	4b6a      	ldr	r3, [pc, #424]	; (8004af8 <GPIO_Config+0x23c>)
 8004950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004952:	4a69      	ldr	r2, [pc, #420]	; (8004af8 <GPIO_Config+0x23c>)
 8004954:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004958:	6313      	str	r3, [r2, #48]	; 0x30
	 * Aca estamos leyendo la config, moviendo "PinNumber" veces hacia la izquierda de ese valor (shift left)
	 * y todoo eso lo cargamos en la variable auxConfig.
	 */

	//Esta es la parte para la configuracion de las funciones alternativas... se vera luego
	if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode== GPIO_MODE_ALTFN){
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	795b      	ldrb	r3, [r3, #5]
 800495e:	2b02      	cmp	r3, #2
 8004960:	d143      	bne.n	80049ea <GPIO_Config+0x12e>
		// seleccionamos primero si se debe utilizar el registro bajo (AFRL) o el alto (AFRM)
		if (pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber < 8){
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	791b      	ldrb	r3, [r3, #4]
 8004966:	2b07      	cmp	r3, #7
 8004968:	d81f      	bhi.n	80049aa <GPIO_Config+0xee>
			//Estamos en el registro AFRL, que controla los pines del PIN_0 al PIN_7
			auxPosition = 4 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	791b      	ldrb	r3, [r3, #4]
 800496e:	009b      	lsls	r3, r3, #2
 8004970:	60bb      	str	r3, [r7, #8]

			//Limpiamos primero la posicion del registro que deseamos escribir a continuacion
			pGPIOHandler -> pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	6a1a      	ldr	r2, [r3, #32]
 8004978:	210f      	movs	r1, #15
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	fa01 f303 	lsl.w	r3, r1, r3
 8004980:	43db      	mvns	r3, r3
 8004982:	4619      	mov	r1, r3
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	400a      	ands	r2, r1
 800498a:	621a      	str	r2, [r3, #32]

			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler-> pGPIOx->AFR[0] |= (pGPIOHandler -> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	6a1a      	ldr	r2, [r3, #32]
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	7a5b      	ldrb	r3, [r3, #9]
 8004996:	4619      	mov	r1, r3
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	fa01 f303 	lsl.w	r3, r1, r3
 800499e:	4619      	mov	r1, r3
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	430a      	orrs	r2, r1
 80049a6:	621a      	str	r2, [r3, #32]
 80049a8:	e01f      	b.n	80049ea <GPIO_Config+0x12e>

		}
		else {
			//Estamos en el registro AFRH, que controla los pines del PIN_8 al PIN_15
			auxPosition = 4 * (pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber -8);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	791b      	ldrb	r3, [r3, #4]
 80049ae:	3b08      	subs	r3, #8
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	60bb      	str	r3, [r7, #8]

			//Limpiamos primero la posicion del registro que deseamos escribir a continuacion
			pGPIOHandler -> pGPIOx->AFR[1] &= ~(0b1111<<auxPosition);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049ba:	210f      	movs	r1, #15
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	fa01 f303 	lsl.w	r3, r1, r3
 80049c2:	43db      	mvns	r3, r3
 80049c4:	4619      	mov	r1, r3
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	400a      	ands	r2, r1
 80049cc:	625a      	str	r2, [r3, #36]	; 0x24

			//Y escribimos el valor configurado en la posicion seleccionada
			pGPIOHandler -> pGPIOx->AFR[1] |= (pGPIOHandler-> GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	7a5b      	ldrb	r3, [r3, #9]
 80049d8:	4619      	mov	r1, r3
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	fa01 f303 	lsl.w	r3, r1, r3
 80049e0:	4619      	mov	r1, r3
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	430a      	orrs	r2, r1
 80049e8:	625a      	str	r2, [r3, #36]	; 0x24

		}
	}

	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinMode << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	795b      	ldrb	r3, [r3, #5]
 80049ee:	461a      	mov	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	791b      	ldrb	r3, [r3, #4]
 80049f4:	005b      	lsls	r3, r3, #1
 80049f6:	fa02 f303 	lsl.w	r3, r2, r3
 80049fa:	60fb      	str	r3, [r7, #12]

	/*
	 * Antes de cargar el nuevo valor, limpiamos los bits especificos de ese registro (debemos escribir 0b00)
	 * para lo cual aplicamos una mascara y una operacion bitwise AND
	 */
	pGPIOHandler -> pGPIOx -> MODER &= ~(0b11 << 2 * pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	681a      	ldr	r2, [r3, #0]
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	791b      	ldrb	r3, [r3, #4]
 8004a06:	005b      	lsls	r3, r3, #1
 8004a08:	2103      	movs	r1, #3
 8004a0a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a0e:	43db      	mvns	r3, r3
 8004a10:	4619      	mov	r1, r3
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	400a      	ands	r2, r1
 8004a18:	601a      	str	r2, [r3, #0]

	/*
	 * Cargamos a auxConfig en el registro MODER
	 */
	pGPIOHandler-> pGPIOx -> MODER |= auxConfig;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	6819      	ldr	r1, [r3, #0]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	68fa      	ldr	r2, [r7, #12]
 8004a26:	430a      	orrs	r2, r1
 8004a28:	601a      	str	r2, [r3, #0]

	/*
	 * 3) Configurando el registro GPIOx_OTYPER
	 * De nuevo, leemos y movemos el valor un numero "PinNumber" de veces
	 */
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinOPType << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	7a1b      	ldrb	r3, [r3, #8]
 8004a2e:	461a      	mov	r2, r3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	791b      	ldrb	r3, [r3, #4]
 8004a34:	fa02 f303 	lsl.w	r3, r2, r3
 8004a38:	60fb      	str	r3, [r7, #12]
	//Limpiamos antes de cargar

	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	685a      	ldr	r2, [r3, #4]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	791b      	ldrb	r3, [r3, #4]
 8004a44:	4619      	mov	r1, r3
 8004a46:	2301      	movs	r3, #1
 8004a48:	408b      	lsls	r3, r1
 8004a4a:	43db      	mvns	r3, r3
 8004a4c:	4619      	mov	r1, r3
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	400a      	ands	r2, r1
 8004a54:	605a      	str	r2, [r3, #4]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	6859      	ldr	r1, [r3, #4]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	68fa      	ldr	r2, [r7, #12]
 8004a62:	430a      	orrs	r2, r1
 8004a64:	605a      	str	r2, [r3, #4]

	//4) Configurando ahora la velocidad
	auxConfig = (pGPIOHandler-> GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	799b      	ldrb	r3, [r3, #6]
 8004a6a:	461a      	mov	r2, r3
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	791b      	ldrb	r3, [r3, #4]
 8004a70:	005b      	lsls	r3, r3, #1
 8004a72:	fa02 f303 	lsl.w	r3, r2, r3
 8004a76:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler-> GPIO_PinConfig.GPIO_PinNumber);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	689a      	ldr	r2, [r3, #8]
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	791b      	ldrb	r3, [r3, #4]
 8004a82:	005b      	lsls	r3, r3, #1
 8004a84:	2103      	movs	r1, #3
 8004a86:	fa01 f303 	lsl.w	r3, r1, r3
 8004a8a:	43db      	mvns	r3, r3
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	400a      	ands	r2, r1
 8004a94:	609a      	str	r2, [r3, #8]

	// Cargamos el resultado sobre el registro adecuado
	pGPIOHandler ->pGPIOx->OSPEEDR |= auxConfig;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	6899      	ldr	r1, [r3, #8]
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68fa      	ldr	r2, [r7, #12]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	609a      	str	r2, [r3, #8]

	// 5) Configurando si se desea pull-up, pull-down o flotante
	auxConfig = (pGPIOHandler -> GPIO_PinConfig.GPIO_PinPuPdControl << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	79db      	ldrb	r3, [r3, #7]
 8004aaa:	461a      	mov	r2, r3
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	791b      	ldrb	r3, [r3, #4]
 8004ab0:	005b      	lsls	r3, r3, #1
 8004ab2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ab6:	60fb      	str	r3, [r7, #12]

	//Limpiando la posicion antes de cargar la nueva configuracion
	pGPIOHandler ->pGPIOx -> PUPDR &= ~(0b11 << 2*pGPIOHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68da      	ldr	r2, [r3, #12]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	791b      	ldrb	r3, [r3, #4]
 8004ac2:	005b      	lsls	r3, r3, #1
 8004ac4:	2103      	movs	r1, #3
 8004ac6:	fa01 f303 	lsl.w	r3, r1, r3
 8004aca:	43db      	mvns	r3, r3
 8004acc:	4619      	mov	r1, r3
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	400a      	ands	r2, r1
 8004ad4:	60da      	str	r2, [r3, #12]

	//Cargamos el resultado sobre el registro adecuado
	pGPIOHandler-> pGPIOx->PUPDR |= auxConfig;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	68d9      	ldr	r1, [r3, #12]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	68fa      	ldr	r2, [r7, #12]
 8004ae2:	430a      	orrs	r2, r1
 8004ae4:	60da      	str	r2, [r3, #12]

}//Fin del GPIO_Config
 8004ae6:	bf00      	nop
 8004ae8:	3714      	adds	r7, #20
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	40020000 	.word	0x40020000
 8004af8:	40023800 	.word	0x40023800
 8004afc:	40020400 	.word	0x40020400
 8004b00:	40020800 	.word	0x40020800
 8004b04:	40020c00 	.word	0x40020c00
 8004b08:	40021000 	.word	0x40021000
 8004b0c:	40021c00 	.word	0x40021c00

08004b10 <GPIO_WritePin>:
/**
 * Funcion utilizada para cambiar de estado el pin entregado en el handler, asignando
 * el valor entregado en la variable newState
 */

void GPIO_WritePin (GPIO_Handler_t *pPinHandler, uint8_t newState){
 8004b10:	b480      	push	{r7}
 8004b12:	b083      	sub	sp, #12
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	460b      	mov	r3, r1
 8004b1a:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
	// pPinHandler->pGPIOx->ODR &= ~(SET<< pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == SET){
 8004b1c:	78fb      	ldrb	r3, [r7, #3]
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d10d      	bne.n	8004b3e <GPIO_WritePin+0x2e>
		//Trabajando con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber));
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	699a      	ldr	r2, [r3, #24]
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	791b      	ldrb	r3, [r3, #4]
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	2301      	movs	r3, #1
 8004b30:	408b      	lsls	r3, r1
 8004b32:	4619      	mov	r1, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	619a      	str	r2, [r3, #24]
	}
	else{
		//Trabajando con la parte alta del registro
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
	}
}
 8004b3c:	e00d      	b.n	8004b5a <GPIO_WritePin+0x4a>
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	699a      	ldr	r2, [r3, #24]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	791b      	ldrb	r3, [r3, #4]
 8004b48:	3310      	adds	r3, #16
 8004b4a:	2101      	movs	r1, #1
 8004b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004b50:	4619      	mov	r1, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	430a      	orrs	r2, r1
 8004b58:	619a      	str	r2, [r3, #24]
}
 8004b5a:	bf00      	nop
 8004b5c:	370c      	adds	r7, #12
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr

08004b66 <GPIO_WritePin_Afopt>:


void GPIO_WritePin_Afopt (GPIO_Handler_t *pPinHandler, uint8_t newState){
 8004b66:	b480      	push	{r7}
 8004b68:	b083      	sub	sp, #12
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
 8004b6e:	460b      	mov	r3, r1
 8004b70:	70fb      	strb	r3, [r7, #3]

	//Limpiamos la posicion que deseamos
	// pPinHandler->pGPIOx->ODR &= ~(SET<< pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == RESET){
 8004b72:	78fb      	ldrb	r3, [r7, #3]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d10d      	bne.n	8004b94 <GPIO_WritePin_Afopt+0x2e>
		//Trabajando con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber));
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	699a      	ldr	r2, [r3, #24]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	791b      	ldrb	r3, [r3, #4]
 8004b82:	4619      	mov	r1, r3
 8004b84:	2301      	movs	r3, #1
 8004b86:	408b      	lsls	r3, r1
 8004b88:	4619      	mov	r1, r3
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	430a      	orrs	r2, r1
 8004b90:	619a      	str	r2, [r3, #24]
		//Trabajando con la parte alta del registro
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
	}


}
 8004b92:	e00d      	b.n	8004bb0 <GPIO_WritePin_Afopt+0x4a>
				pPinHandler->pGPIOx->BSRR |= (SET << (pPinHandler ->GPIO_PinConfig.GPIO_PinNumber + 16));
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	699a      	ldr	r2, [r3, #24]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	791b      	ldrb	r3, [r3, #4]
 8004b9e:	3310      	adds	r3, #16
 8004ba0:	2101      	movs	r1, #1
 8004ba2:	fa01 f303 	lsl.w	r3, r1, r3
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	430a      	orrs	r2, r1
 8004bae:	619a      	str	r2, [r3, #24]
}
 8004bb0:	bf00      	nop
 8004bb2:	370c      	adds	r7, #12
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr

08004bbc <GPIO_ReadPin>:

/**
 * Funcion para leer el estado de un pin especifico
 */

uint32_t GPIO_ReadPin (GPIO_Handler_t *pPinHandler){
 8004bbc:	b480      	push	{r7}
 8004bbe:	b085      	sub	sp, #20
 8004bc0:	af00      	add	r7, sp, #0
 8004bc2:	6078      	str	r0, [r7, #4]
	//Creamos una variable auxiliar la cual luego retornaremos
	uint32_t pinValue = 0;
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del registro IDR, Desplazado a derecha tantas veces como la ubicacion
	// del pin especifico
	uint16_t mask = (SET << pPinHandler -> GPIO_PinConfig.GPIO_PinNumber);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	791b      	ldrb	r3, [r3, #4]
 8004bcc:	461a      	mov	r2, r3
 8004bce:	2301      	movs	r3, #1
 8004bd0:	4093      	lsls	r3, r2
 8004bd2:	817b      	strh	r3, [r7, #10]
	pinValue = (pPinHandler -> pGPIOx -> IDR);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	691b      	ldr	r3, [r3, #16]
 8004bda:	60fb      	str	r3, [r7, #12]
	pinValue &= mask;
 8004bdc:	897b      	ldrh	r3, [r7, #10]
 8004bde:	68fa      	ldr	r2, [r7, #12]
 8004be0:	4013      	ands	r3, r2
 8004be2:	60fb      	str	r3, [r7, #12]
	pinValue >>= (pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	791b      	ldrb	r3, [r3, #4]
 8004be8:	461a      	mov	r2, r3
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	40d3      	lsrs	r3, r2
 8004bee:	60fb      	str	r3, [r7, #12]

	return pinValue;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
}
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	3714      	adds	r7, #20
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr

08004bfe <GPIOxTooglePin>:

void GPIOxTooglePin (GPIO_Handler_t *pPinState){
 8004bfe:	b580      	push	{r7, lr}
 8004c00:	b084      	sub	sp, #16
 8004c02:	af00      	add	r7, sp, #0
 8004c04:	6078      	str	r0, [r7, #4]
		uint8_t state  = GPIO_ReadPin (pPinState);
 8004c06:	6878      	ldr	r0, [r7, #4]
 8004c08:	f7ff ffd8 	bl	8004bbc <GPIO_ReadPin>
 8004c0c:	4603      	mov	r3, r0
 8004c0e:	73fb      	strb	r3, [r7, #15]
		GPIO_WritePin(pPinState, !state);
 8004c10:	7bfb      	ldrb	r3, [r7, #15]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	bf0c      	ite	eq
 8004c16:	2301      	moveq	r3, #1
 8004c18:	2300      	movne	r3, #0
 8004c1a:	b2db      	uxtb	r3, r3
 8004c1c:	4619      	mov	r1, r3
 8004c1e:	6878      	ldr	r0, [r7, #4]
 8004c20:	f7ff ff76 	bl	8004b10 <GPIO_WritePin>
}
 8004c24:	bf00      	nop
 8004c26:	3710      	adds	r7, #16
 8004c28:	46bd      	mov	sp, r7
 8004c2a:	bd80      	pop	{r7, pc}

08004c2c <configMPUAccel>:
#include "I2CDriver.h"
#include "GPIOxDriver.h"
#include "BasicTimer.h"


void configMPUAccel (MPUAccel_Config *ptrMPUAccel){
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b084      	sub	sp, #16
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]

	uint8_t rdy  = 0;
 8004c34:	2300      	movs	r3, #0
 8004c36:	73fb      	strb	r3, [r7, #15]
	uint8_t byte = 0;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	73bb      	strb	r3, [r7, #14]
	// Paso 1 se configuran los pines GPIO y el perisferico I2C respectivo para poder configurar a partir del
	//MCU el sensor, se tiene en cuenta tanto la lectura del pin SDA como el SCL
	GPIO_Config(ptrMPUAccel->ptrGPIOhandlerSCL);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	4618      	mov	r0, r3
 8004c42:	f7ff fe3b 	bl	80048bc <GPIO_Config>
	GPIO_Config(ptrMPUAccel->ptrGPIOhandlerSDA);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	689b      	ldr	r3, [r3, #8]
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	f7ff fe36 	bl	80048bc <GPIO_Config>
	i2c_config(ptrMPUAccel->ptrI2Chandler);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	4618      	mov	r0, r3
 8004c56:	f002 f9cd 	bl	8006ff4 <i2c_config>


	// verificamos que el MPU se comunica con exito
	while(!rdy){
 8004c5a:	e004      	b.n	8004c66 <configMPUAccel+0x3a>

		rdy = WHOIAM(ptrMPUAccel);
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f000 f94f 	bl	8004f00 <WHOIAM>
 8004c62:	4603      	mov	r3, r0
 8004c64:	73fb      	strb	r3, [r7, #15]
	while(!rdy){
 8004c66:	7bfb      	ldrb	r3, [r7, #15]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d0f7      	beq.n	8004c5c <configMPUAccel+0x30>
	}


	//Paso 2, Colocamos en 0 el bit 7 del PM1, (registro 0x6B) ya que sin esto no se puede modificar ningun registro.
	byte = readData(ptrMPUAccel, 0x6B);
 8004c6c:	216b      	movs	r1, #107	; 0x6b
 8004c6e:	6878      	ldr	r0, [r7, #4]
 8004c70:	f000 f8f1 	bl	8004e56 <readData>
 8004c74:	4603      	mov	r3, r0
 8004c76:	73bb      	strb	r3, [r7, #14]

	byte &=  ~byte;
 8004c78:	2300      	movs	r3, #0
 8004c7a:	73bb      	strb	r3, [r7, #14]
	writeData(ptrMPUAccel, 0x6B, byte );
 8004c7c:	7bbb      	ldrb	r3, [r7, #14]
 8004c7e:	461a      	mov	r2, r3
 8004c80:	216b      	movs	r1, #107	; 0x6b
 8004c82:	6878      	ldr	r0, [r7, #4]
 8004c84:	f000 f89c 	bl	8004dc0 <writeData>

	byte = readData(ptrMPUAccel, 0x6B);
 8004c88:	216b      	movs	r1, #107	; 0x6b
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f000 f8e3 	bl	8004e56 <readData>
 8004c90:	4603      	mov	r3, r0
 8004c92:	73bb      	strb	r3, [r7, #14]
	// respectivamente


		//Preguntamos por el range requerido por el usuario de aceleracion, puede ser +-2g,4g,8g,16g (# X la aceleracion
		//de la gravedad)
		byte = readData(ptrMPUAccel, 0x1C);
 8004c94:	211c      	movs	r1, #28
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f000 f8dd 	bl	8004e56 <readData>
 8004c9c:	4603      	mov	r3, r0
 8004c9e:	73bb      	strb	r3, [r7, #14]

		byte &= ~(0b00011000) ;
 8004ca0:	7bbb      	ldrb	r3, [r7, #14]
 8004ca2:	f023 0318 	bic.w	r3, r3, #24
 8004ca6:	73bb      	strb	r3, [r7, #14]
		switch (ptrMPUAccel->fullScaleACCEL){
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	781b      	ldrb	r3, [r3, #0]
 8004cac:	2b03      	cmp	r3, #3
 8004cae:	d833      	bhi.n	8004d18 <configMPUAccel+0xec>
 8004cb0:	a201      	add	r2, pc, #4	; (adr r2, 8004cb8 <configMPUAccel+0x8c>)
 8004cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cb6:	bf00      	nop
 8004cb8:	08004cc9 	.word	0x08004cc9
 8004cbc:	08004cd7 	.word	0x08004cd7
 8004cc0:	08004ced 	.word	0x08004ced
 8004cc4:	08004d03 	.word	0x08004d03
			case ACCEL_2G :{

				byte |= (ACCEL_2G << 3);
				writeData(ptrMPUAccel, 0x1C, byte);
 8004cc8:	7bbb      	ldrb	r3, [r7, #14]
 8004cca:	461a      	mov	r2, r3
 8004ccc:	211c      	movs	r1, #28
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f000 f876 	bl	8004dc0 <writeData>


				break;
 8004cd4:	e021      	b.n	8004d1a <configMPUAccel+0xee>
			}case ACCEL_4G :{

				byte |= (ACCEL_4G << 3);
 8004cd6:	7bbb      	ldrb	r3, [r7, #14]
 8004cd8:	f043 0308 	orr.w	r3, r3, #8
 8004cdc:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1C, byte);
 8004cde:	7bbb      	ldrb	r3, [r7, #14]
 8004ce0:	461a      	mov	r2, r3
 8004ce2:	211c      	movs	r1, #28
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 f86b 	bl	8004dc0 <writeData>


				break;
 8004cea:	e016      	b.n	8004d1a <configMPUAccel+0xee>
			}case ACCEL_8G :{

				byte |= (ACCEL_8G << 3);
 8004cec:	7bbb      	ldrb	r3, [r7, #14]
 8004cee:	f043 0310 	orr.w	r3, r3, #16
 8004cf2:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1C, byte);
 8004cf4:	7bbb      	ldrb	r3, [r7, #14]
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	211c      	movs	r1, #28
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 f860 	bl	8004dc0 <writeData>


				break;
 8004d00:	e00b      	b.n	8004d1a <configMPUAccel+0xee>
			}case ACCEL_16G :{

				byte |= (ACCEL_16G << 3);
 8004d02:	7bbb      	ldrb	r3, [r7, #14]
 8004d04:	f043 0318 	orr.w	r3, r3, #24
 8004d08:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1C, byte);
 8004d0a:	7bbb      	ldrb	r3, [r7, #14]
 8004d0c:	461a      	mov	r2, r3
 8004d0e:	211c      	movs	r1, #28
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f000 f855 	bl	8004dc0 <writeData>


				break;
 8004d16:	e000      	b.n	8004d1a <configMPUAccel+0xee>
			}default:{
				break;
 8004d18:	bf00      	nop
			}

		}
		byte = readData(ptrMPUAccel, 0x1C);
 8004d1a:	211c      	movs	r1, #28
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f000 f89a 	bl	8004e56 <readData>
 8004d22:	4603      	mov	r3, r0
 8004d24:	73bb      	strb	r3, [r7, #14]

		//Preguntamos por el Range del giroscopio pedido por el usuario, puede ser +-250, +-500, +-1000, +-2000 (°/segundo)
		byte = readData(ptrMPUAccel, 0x1B);
 8004d26:	211b      	movs	r1, #27
 8004d28:	6878      	ldr	r0, [r7, #4]
 8004d2a:	f000 f894 	bl	8004e56 <readData>
 8004d2e:	4603      	mov	r3, r0
 8004d30:	73bb      	strb	r3, [r7, #14]
		byte &= ~(0b00011000) ;
 8004d32:	7bbb      	ldrb	r3, [r7, #14]
 8004d34:	f023 0318 	bic.w	r3, r3, #24
 8004d38:	73bb      	strb	r3, [r7, #14]
		switch (ptrMPUAccel->fullScaleGYRO){
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	785b      	ldrb	r3, [r3, #1]
 8004d3e:	2b03      	cmp	r3, #3
 8004d40:	d832      	bhi.n	8004da8 <configMPUAccel+0x17c>
 8004d42:	a201      	add	r2, pc, #4	; (adr r2, 8004d48 <configMPUAccel+0x11c>)
 8004d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d48:	08004d59 	.word	0x08004d59
 8004d4c:	08004d67 	.word	0x08004d67
 8004d50:	08004d7d 	.word	0x08004d7d
 8004d54:	08004d93 	.word	0x08004d93
			case GYRO_250 :{

				byte |= (GYRO_250 << 3);
				writeData(ptrMPUAccel, 0x1B, byte);
 8004d58:	7bbb      	ldrb	r3, [r7, #14]
 8004d5a:	461a      	mov	r2, r3
 8004d5c:	211b      	movs	r1, #27
 8004d5e:	6878      	ldr	r0, [r7, #4]
 8004d60:	f000 f82e 	bl	8004dc0 <writeData>


				break;
 8004d64:	e021      	b.n	8004daa <configMPUAccel+0x17e>
			}case GYRO_500 :{

				byte |= (GYRO_500 << 3);
 8004d66:	7bbb      	ldrb	r3, [r7, #14]
 8004d68:	f043 0308 	orr.w	r3, r3, #8
 8004d6c:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1B, byte);
 8004d6e:	7bbb      	ldrb	r3, [r7, #14]
 8004d70:	461a      	mov	r2, r3
 8004d72:	211b      	movs	r1, #27
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 f823 	bl	8004dc0 <writeData>


				break;
 8004d7a:	e016      	b.n	8004daa <configMPUAccel+0x17e>
			}case GYRO_1000 :{

				byte |= (GYRO_1000 << 3);
 8004d7c:	7bbb      	ldrb	r3, [r7, #14]
 8004d7e:	f043 0310 	orr.w	r3, r3, #16
 8004d82:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1B, byte);
 8004d84:	7bbb      	ldrb	r3, [r7, #14]
 8004d86:	461a      	mov	r2, r3
 8004d88:	211b      	movs	r1, #27
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 f818 	bl	8004dc0 <writeData>


				break;
 8004d90:	e00b      	b.n	8004daa <configMPUAccel+0x17e>
			}case GYRO_2000 :{

				byte |= (GYRO_2000 << 3);
 8004d92:	7bbb      	ldrb	r3, [r7, #14]
 8004d94:	f043 0318 	orr.w	r3, r3, #24
 8004d98:	73bb      	strb	r3, [r7, #14]
				writeData(ptrMPUAccel, 0x1B, byte);
 8004d9a:	7bbb      	ldrb	r3, [r7, #14]
 8004d9c:	461a      	mov	r2, r3
 8004d9e:	211b      	movs	r1, #27
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f000 f80d 	bl	8004dc0 <writeData>


				break;
 8004da6:	e000      	b.n	8004daa <configMPUAccel+0x17e>
			}default:{
				break;
 8004da8:	bf00      	nop
			}

		}
		byte = readData(ptrMPUAccel, 0x1B);
 8004daa:	211b      	movs	r1, #27
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f000 f852 	bl	8004e56 <readData>
 8004db2:	4603      	mov	r3, r0
 8004db4:	73bb      	strb	r3, [r7, #14]


}
 8004db6:	bf00      	nop
 8004db8:	3710      	adds	r7, #16
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop

08004dc0 <writeData>:



// En esta funcion escribimos la secuencia para escritura propia del MCU
void writeData (MPUAccel_Config *ptrMPUAccel, uint8_t RA, uint8_t data){
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	b082      	sub	sp, #8
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
 8004dc8:	460b      	mov	r3, r1
 8004dca:	70fb      	strb	r3, [r7, #3]
 8004dcc:	4613      	mov	r3, r2
 8004dce:	70bb      	strb	r3, [r7, #2]
	//Limpiamos la bandera AF por si antes se levanto
	ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 &= ~(I2C_SR1_AF);
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	68db      	ldr	r3, [r3, #12]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	695a      	ldr	r2, [r3, #20]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004de2:	615a      	str	r2, [r3, #20]

	//Comenzamos la transacción
	i2c_startTransaction (ptrMPUAccel->ptrI2Chandler);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	68db      	ldr	r3, [r3, #12]
 8004de8:	4618      	mov	r0, r3
 8004dea:	f002 fa73 	bl	80072d4 <i2c_startTransaction>

	//Mandamos el Address correspondiente y el bit escribir
	i2c_sendSlaveAddressRW(ptrMPUAccel->ptrI2Chandler, ptrMPUAccel->ptrI2Chandler->I2C_Config.slaveAddress, I2C_WRITE_DATA);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	68d8      	ldr	r0, [r3, #12]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	791b      	ldrb	r3, [r3, #4]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	f002 fad5 	bl	80073aa <i2c_sendSlaveAddressRW>

	// Dentro de la funcion anterior ya esta la espera respectiva para el ACK que debe mandar el Slave
	i2c_sendMemoryAddress(ptrMPUAccel->ptrI2Chandler, RA);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	68db      	ldr	r3, [r3, #12]
 8004e04:	78fa      	ldrb	r2, [r7, #3]
 8004e06:	4611      	mov	r1, r2
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f002 faf6 	bl	80073fa <i2c_sendMemoryAddress>

	// Esperamos el ACK que debe de mandar el Slave
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8004e0e:	e000      	b.n	8004e12 <writeData+0x52>
		__NOP();
 8004e10:	bf00      	nop
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	68db      	ldr	r3, [r3, #12]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d1f6      	bne.n	8004e10 <writeData+0x50>
	}

	i2c_sendDataByte(ptrMPUAccel->ptrI2Chandler, data);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	68db      	ldr	r3, [r3, #12]
 8004e26:	78ba      	ldrb	r2, [r7, #2]
 8004e28:	4611      	mov	r1, r2
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f002 faff 	bl	800742e <i2c_sendDataByte>

	// Esperamos el ACK que debe de mandar el Slave
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8004e30:	e000      	b.n	8004e34 <writeData+0x74>
		__NOP();
 8004e32:	bf00      	nop
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1f6      	bne.n	8004e32 <writeData+0x72>
	}

	i2c_stopTransaction(ptrMPUAccel->ptrI2Chandler);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f002 fa31 	bl	80072b0 <i2c_stopTransaction>



}
 8004e4e:	bf00      	nop
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <readData>:

// En esta funcion escribimos la secuencia para lectura propia del MCU
uint8_t readData (MPUAccel_Config *ptrMPUAccel, uint8_t RA){
 8004e56:	b580      	push	{r7, lr}
 8004e58:	b084      	sub	sp, #16
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
 8004e5e:	460b      	mov	r3, r1
 8004e60:	70fb      	strb	r3, [r7, #3]

	/* 0. Creamos una variable auxiliar para recribir el dato que leemos*/
	uint8_t auxRead = 0;
 8004e62:	2300      	movs	r3, #0
 8004e64:	73fb      	strb	r3, [r7, #15]

	//Limpiamos la bandera AF por si antes se levanto
	ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 &= ~(I2C_SR1_AF);
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	695a      	ldr	r2, [r3, #20]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	68db      	ldr	r3, [r3, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e78:	615a      	str	r2, [r3, #20]

	//Comenzamos la transacción
	i2c_startTransaction (ptrMPUAccel->ptrI2Chandler);
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	68db      	ldr	r3, [r3, #12]
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f002 fa28 	bl	80072d4 <i2c_startTransaction>

	//Mandamos el Address correspondiente y el bit escribir
	i2c_sendSlaveAddressRW(ptrMPUAccel->ptrI2Chandler, ptrMPUAccel->ptrI2Chandler->I2C_Config.slaveAddress, I2C_WRITE_DATA);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	68d8      	ldr	r0, [r3, #12]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	791b      	ldrb	r3, [r3, #4]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	4619      	mov	r1, r3
 8004e92:	f002 fa8a 	bl	80073aa <i2c_sendSlaveAddressRW>
	// Dentro de la funcion anterior ya esta la espera respectiva para el ACK que debe mandar el Slave
	i2c_sendMemoryAddress(ptrMPUAccel->ptrI2Chandler, RA);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	68db      	ldr	r3, [r3, #12]
 8004e9a:	78fa      	ldrb	r2, [r7, #3]
 8004e9c:	4611      	mov	r1, r2
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f002 faab 	bl	80073fa <i2c_sendMemoryAddress>

	// Esperamos el ACK que debe de mandar el Slave
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8004ea4:	e000      	b.n	8004ea8 <readData+0x52>
		__NOP();
 8004ea6:	bf00      	nop
	while (ptrMPUAccel->ptrI2Chandler->ptrI2Cx->SR1 & I2C_SR1_AF){
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	695b      	ldr	r3, [r3, #20]
 8004eb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d1f6      	bne.n	8004ea6 <readData+0x50>
	}

	// Comenzamos el reestar
	i2c_reStartTransaction(ptrMPUAccel->ptrI2Chandler);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f002 fa3a 	bl	8007336 <i2c_reStartTransaction>
	// Ya dentro de la anterior funcion esta la espera a que comience el bit de start
	//Volvemos a mandar el Address con el bit de read (1)
	i2c_sendSlaveAddressRW(ptrMPUAccel->ptrI2Chandler, ptrMPUAccel->ptrI2Chandler->I2C_Config.slaveAddress, I2C_READ_DATA);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	68d8      	ldr	r0, [r3, #12]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	791b      	ldrb	r3, [r3, #4]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	4619      	mov	r1, r3
 8004ed0:	f002 fa6b 	bl	80073aa <i2c_sendSlaveAddressRW>
	// Mandamos el noAcknowledge despues de recibir el dato respectivo
	i2c_sendNoAck(ptrMPUAccel->ptrI2Chandler);
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f002 fa54 	bl	8007386 <i2c_sendNoAck>
	// Paramos la transacción
	i2c_stopTransaction(ptrMPUAccel->ptrI2Chandler);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	68db      	ldr	r3, [r3, #12]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f002 f9e4 	bl	80072b0 <i2c_stopTransaction>
	auxRead = i2c_readDataByte(ptrMPUAccel->ptrI2Chandler);
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	4618      	mov	r0, r3
 8004eee:	f002 fab8 	bl	8007462 <i2c_readDataByte>
 8004ef2:	4603      	mov	r3, r0
 8004ef4:	73fb      	strb	r3, [r7, #15]
	return auxRead;
 8004ef6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ef8:	4618      	mov	r0, r3
 8004efa:	3710      	adds	r7, #16
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}

08004f00 <WHOIAM>:


}

//Esta funcion permite verificar comunicacion correcta con el MPU
uint8_t WHOIAM (MPUAccel_Config *ptrMPUAccel){
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]

	uint8_t whoami = 0;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	73fb      	strb	r3, [r7, #15]
	uint8_t rdy    = 0;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	73bb      	strb	r3, [r7, #14]

	//leemos el registro 0x75 correspondiente
	whoami = readData(ptrMPUAccel, 0x75);
 8004f10:	2175      	movs	r1, #117	; 0x75
 8004f12:	6878      	ldr	r0, [r7, #4]
 8004f14:	f7ff ff9f 	bl	8004e56 <readData>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	73fb      	strb	r3, [r7, #15]

	// verificamos la transacción

	whoami &= ~(129);
 8004f1c:	7bfb      	ldrb	r3, [r7, #15]
 8004f1e:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8004f22:	73fb      	strb	r3, [r7, #15]

	rdy = (ADDRESS_DOWN >> 1) && (whoami >> 1);
 8004f24:	7bfb      	ldrb	r3, [r7, #15]
 8004f26:	085b      	lsrs	r3, r3, #1
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	bf14      	ite	ne
 8004f2e:	2301      	movne	r3, #1
 8004f30:	2300      	moveq	r3, #0
 8004f32:	b2db      	uxtb	r3, r3
 8004f34:	73bb      	strb	r3, [r7, #14]

	return rdy;
 8004f36:	7bbb      	ldrb	r3, [r7, #14]

}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3710      	adds	r7, #16
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <readGyro_X>:
	return AccelZ_R;

}


float readGyro_X  (MPUAccel_Config *ptrMPUAccel){
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b086      	sub	sp, #24
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]

	//Creamos las variables donde almacenamos todos los datos

	int16_t GYROX_H = 0;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	81fb      	strh	r3, [r7, #14]
	int16_t GYROX_L = 0;
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	81bb      	strh	r3, [r7, #12]
	int16_t   GYROX   = 0;
 8004f50:	2300      	movs	r3, #0
 8004f52:	817b      	strh	r3, [r7, #10]
	double  GYROX_R   = 0;
 8004f54:	f04f 0200 	mov.w	r2, #0
 8004f58:	f04f 0300 	mov.w	r3, #0
 8004f5c:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Llamamos los bytes alto y bajo de los registros 0x43 y 0x44 respectivamente para el eje X
	GYROX_H = readData(ptrMPUAccel, 0x43);
 8004f60:	2143      	movs	r1, #67	; 0x43
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f7ff ff77 	bl	8004e56 <readData>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	81fb      	strh	r3, [r7, #14]
	GYROX_L = readData(ptrMPUAccel, 0x44);
 8004f6c:	2144      	movs	r1, #68	; 0x44
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f7ff ff71 	bl	8004e56 <readData>
 8004f74:	4603      	mov	r3, r0
 8004f76:	81bb      	strh	r3, [r7, #12]

	//Juntamos ambos bytes en un solo numero para tener la lectura completa del ADC;
	GYROX = (GYROX_H << 8) | (GYROX_L);
 8004f78:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f7c:	021b      	lsls	r3, r3, #8
 8004f7e:	b21a      	sxth	r2, r3
 8004f80:	89bb      	ldrh	r3, [r7, #12]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	817b      	strh	r3, [r7, #10]

	// Como queremos es el dato de cuantos dps hay , entonces dividimos GYROX por la sensibilidad respectiva
	// Preguntamos que caso de rango se tiene para este caso
	switch (ptrMPUAccel->fullScaleGYRO){
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	785b      	ldrb	r3, [r3, #1]
 8004f8a:	2b03      	cmp	r3, #3
 8004f8c:	d846      	bhi.n	800501c <readGyro_X+0xdc>
 8004f8e:	a201      	add	r2, pc, #4	; (adr r2, 8004f94 <readGyro_X+0x54>)
 8004f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f94:	08004fa5 	.word	0x08004fa5
 8004f98:	08004fc3 	.word	0x08004fc3
 8004f9c:	08004fe1 	.word	0x08004fe1
 8004fa0:	08004fff 	.word	0x08004fff
		case GYRO_250 :{

			GYROX_R = GYROX / (double) GYRO_250_SENS;
 8004fa4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004fa8:	4618      	mov	r0, r3
 8004faa:	f7fb fad3 	bl	8000554 <__aeabi_i2d>
 8004fae:	a325      	add	r3, pc, #148	; (adr r3, 8005044 <readGyro_X+0x104>)
 8004fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb4:	f7fb fc62 	bl	800087c <__aeabi_ddiv>
 8004fb8:	4602      	mov	r2, r0
 8004fba:	460b      	mov	r3, r1
 8004fbc:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 8004fc0:	e02d      	b.n	800501e <readGyro_X+0xde>
		}case GYRO_500 :{

			GYROX_R = GYROX / (double) GYRO_500_SENS;
 8004fc2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f7fb fac4 	bl	8000554 <__aeabi_i2d>
 8004fcc:	f04f 0200 	mov.w	r2, #0
 8004fd0:	4b19      	ldr	r3, [pc, #100]	; (8005038 <readGyro_X+0xf8>)
 8004fd2:	f7fb fc53 	bl	800087c <__aeabi_ddiv>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	460b      	mov	r3, r1
 8004fda:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 8004fde:	e01e      	b.n	800501e <readGyro_X+0xde>
		}case GYRO_1000 :{

			GYROX_R = GYROX / (double) GYRO_1000_SENS;
 8004fe0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004fe4:	4618      	mov	r0, r3
 8004fe6:	f7fb fab5 	bl	8000554 <__aeabi_i2d>
 8004fea:	f04f 0200 	mov.w	r2, #0
 8004fee:	4b13      	ldr	r3, [pc, #76]	; (800503c <readGyro_X+0xfc>)
 8004ff0:	f7fb fc44 	bl	800087c <__aeabi_ddiv>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	460b      	mov	r3, r1
 8004ff8:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 8004ffc:	e00f      	b.n	800501e <readGyro_X+0xde>
		}case GYRO_2000 :{

			GYROX_R = GYROX / (double) GYRO_2000_SENS;
 8004ffe:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005002:	4618      	mov	r0, r3
 8005004:	f7fb faa6 	bl	8000554 <__aeabi_i2d>
 8005008:	f04f 0200 	mov.w	r2, #0
 800500c:	4b0c      	ldr	r3, [pc, #48]	; (8005040 <readGyro_X+0x100>)
 800500e:	f7fb fc35 	bl	800087c <__aeabi_ddiv>
 8005012:	4602      	mov	r2, r0
 8005014:	460b      	mov	r3, r1
 8005016:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800501a:	e000      	b.n	800501e <readGyro_X+0xde>
		}default:{
			break;
 800501c:	bf00      	nop
		}

	}

	return GYROX_R;
 800501e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005022:	f7fb fdf9 	bl	8000c18 <__aeabi_d2f>
 8005026:	4603      	mov	r3, r0
 8005028:	ee07 3a90 	vmov	s15, r3

}
 800502c:	eeb0 0a67 	vmov.f32	s0, s15
 8005030:	3718      	adds	r7, #24
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
 8005036:	bf00      	nop
 8005038:	40508000 	.word	0x40508000
 800503c:	40408000 	.word	0x40408000
 8005040:	40300000 	.word	0x40300000
 8005044:	00000000 	.word	0x00000000
 8005048:	40606000 	.word	0x40606000
 800504c:	00000000 	.word	0x00000000

08005050 <readGyro_Y>:


float readGyro_Y  (MPUAccel_Config *ptrMPUAccel){
 8005050:	b580      	push	{r7, lr}
 8005052:	b086      	sub	sp, #24
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]

	//Creamos las variables donde almacenamos todos los datos

	int16_t GYROY_H = 0;
 8005058:	2300      	movs	r3, #0
 800505a:	81fb      	strh	r3, [r7, #14]
	int16_t GYROY_L = 0;
 800505c:	2300      	movs	r3, #0
 800505e:	81bb      	strh	r3, [r7, #12]
	int16_t   GYROY   = 0;
 8005060:	2300      	movs	r3, #0
 8005062:	817b      	strh	r3, [r7, #10]
	double  GYROY_R   = 0;
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	f04f 0300 	mov.w	r3, #0
 800506c:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Llamamos los bytes alto y bajo de los registros 0x45 y 0x46 respectivamente para el eje Y
	GYROY_H = readData(ptrMPUAccel, 0x45);
 8005070:	2145      	movs	r1, #69	; 0x45
 8005072:	6878      	ldr	r0, [r7, #4]
 8005074:	f7ff feef 	bl	8004e56 <readData>
 8005078:	4603      	mov	r3, r0
 800507a:	81fb      	strh	r3, [r7, #14]
	GYROY_L = readData(ptrMPUAccel, 0x46);
 800507c:	2146      	movs	r1, #70	; 0x46
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f7ff fee9 	bl	8004e56 <readData>
 8005084:	4603      	mov	r3, r0
 8005086:	81bb      	strh	r3, [r7, #12]

	//Juntamos ambos bytes en un solo numero para tener la lectura completa del ADC;
	GYROY = (GYROY_H << 8) | (GYROY_L);
 8005088:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800508c:	021b      	lsls	r3, r3, #8
 800508e:	b21a      	sxth	r2, r3
 8005090:	89bb      	ldrh	r3, [r7, #12]
 8005092:	4313      	orrs	r3, r2
 8005094:	817b      	strh	r3, [r7, #10]

	// Como queremos es el dato de cuantos dps hay , entonces dividimos GYROY por la sensibilidad respectiva
	// Preguntamos que caso de rango se tiene para este caso
	switch (ptrMPUAccel->fullScaleGYRO){
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	785b      	ldrb	r3, [r3, #1]
 800509a:	2b03      	cmp	r3, #3
 800509c:	d846      	bhi.n	800512c <readGyro_Y+0xdc>
 800509e:	a201      	add	r2, pc, #4	; (adr r2, 80050a4 <readGyro_Y+0x54>)
 80050a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050a4:	080050b5 	.word	0x080050b5
 80050a8:	080050d3 	.word	0x080050d3
 80050ac:	080050f1 	.word	0x080050f1
 80050b0:	0800510f 	.word	0x0800510f
		case GYRO_250 :{

			GYROY_R = GYROY / (double) GYRO_250_SENS;
 80050b4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80050b8:	4618      	mov	r0, r3
 80050ba:	f7fb fa4b 	bl	8000554 <__aeabi_i2d>
 80050be:	a325      	add	r3, pc, #148	; (adr r3, 8005154 <readGyro_Y+0x104>)
 80050c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050c4:	f7fb fbda 	bl	800087c <__aeabi_ddiv>
 80050c8:	4602      	mov	r2, r0
 80050ca:	460b      	mov	r3, r1
 80050cc:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 80050d0:	e02d      	b.n	800512e <readGyro_Y+0xde>
		}case GYRO_500 :{

			GYROY_R = GYROY / (double) GYRO_500_SENS;
 80050d2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80050d6:	4618      	mov	r0, r3
 80050d8:	f7fb fa3c 	bl	8000554 <__aeabi_i2d>
 80050dc:	f04f 0200 	mov.w	r2, #0
 80050e0:	4b19      	ldr	r3, [pc, #100]	; (8005148 <readGyro_Y+0xf8>)
 80050e2:	f7fb fbcb 	bl	800087c <__aeabi_ddiv>
 80050e6:	4602      	mov	r2, r0
 80050e8:	460b      	mov	r3, r1
 80050ea:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 80050ee:	e01e      	b.n	800512e <readGyro_Y+0xde>
		}case GYRO_1000 :{

			GYROY_R = GYROY / (double) GYRO_1000_SENS;
 80050f0:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80050f4:	4618      	mov	r0, r3
 80050f6:	f7fb fa2d 	bl	8000554 <__aeabi_i2d>
 80050fa:	f04f 0200 	mov.w	r2, #0
 80050fe:	4b13      	ldr	r3, [pc, #76]	; (800514c <readGyro_Y+0xfc>)
 8005100:	f7fb fbbc 	bl	800087c <__aeabi_ddiv>
 8005104:	4602      	mov	r2, r0
 8005106:	460b      	mov	r3, r1
 8005108:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800510c:	e00f      	b.n	800512e <readGyro_Y+0xde>
		}case GYRO_2000 :{

			GYROY_R = GYROY / (double) GYRO_2000_SENS;
 800510e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005112:	4618      	mov	r0, r3
 8005114:	f7fb fa1e 	bl	8000554 <__aeabi_i2d>
 8005118:	f04f 0200 	mov.w	r2, #0
 800511c:	4b0c      	ldr	r3, [pc, #48]	; (8005150 <readGyro_Y+0x100>)
 800511e:	f7fb fbad 	bl	800087c <__aeabi_ddiv>
 8005122:	4602      	mov	r2, r0
 8005124:	460b      	mov	r3, r1
 8005126:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800512a:	e000      	b.n	800512e <readGyro_Y+0xde>
		}default:{
			break;
 800512c:	bf00      	nop
		}

	}

	return GYROY_R;
 800512e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005132:	f7fb fd71 	bl	8000c18 <__aeabi_d2f>
 8005136:	4603      	mov	r3, r0
 8005138:	ee07 3a90 	vmov	s15, r3

}
 800513c:	eeb0 0a67 	vmov.f32	s0, s15
 8005140:	3718      	adds	r7, #24
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	40508000 	.word	0x40508000
 800514c:	40408000 	.word	0x40408000
 8005150:	40300000 	.word	0x40300000
 8005154:	00000000 	.word	0x00000000
 8005158:	40606000 	.word	0x40606000
 800515c:	00000000 	.word	0x00000000

08005160 <readGyro_Z>:

float readGyro_Z  (MPUAccel_Config *ptrMPUAccel){
 8005160:	b580      	push	{r7, lr}
 8005162:	b086      	sub	sp, #24
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]

	//Creamos las variables donde almacenamos todos los datos

	int16_t  GYROZ_H  = 0;
 8005168:	2300      	movs	r3, #0
 800516a:	81fb      	strh	r3, [r7, #14]
	int16_t  GYROZ_L  = 0;
 800516c:	2300      	movs	r3, #0
 800516e:	81bb      	strh	r3, [r7, #12]
	int16_t  GYROZ    = 0;
 8005170:	2300      	movs	r3, #0
 8005172:	817b      	strh	r3, [r7, #10]
	double   GYROZ_R   = 0;
 8005174:	f04f 0200 	mov.w	r2, #0
 8005178:	f04f 0300 	mov.w	r3, #0
 800517c:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Llamamos los bytes alto y bajo de los registros 0x47 y 0x48 respectivamente para el eje Z
	GYROZ_H = readData(ptrMPUAccel, 0x47);
 8005180:	2147      	movs	r1, #71	; 0x47
 8005182:	6878      	ldr	r0, [r7, #4]
 8005184:	f7ff fe67 	bl	8004e56 <readData>
 8005188:	4603      	mov	r3, r0
 800518a:	81fb      	strh	r3, [r7, #14]
	GYROZ_L = readData(ptrMPUAccel, 0x48);
 800518c:	2148      	movs	r1, #72	; 0x48
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f7ff fe61 	bl	8004e56 <readData>
 8005194:	4603      	mov	r3, r0
 8005196:	81bb      	strh	r3, [r7, #12]

	//Juntamos ambos bytes en un solo numero para tener la lectura completa del ADC;
	GYROZ = (GYROZ_H << 8) | (GYROZ_L);
 8005198:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800519c:	021b      	lsls	r3, r3, #8
 800519e:	b21a      	sxth	r2, r3
 80051a0:	89bb      	ldrh	r3, [r7, #12]
 80051a2:	4313      	orrs	r3, r2
 80051a4:	817b      	strh	r3, [r7, #10]

	// Como queremos es el dato de cuantos dps hay , entonces dividimos GYROZ por la sensibilidad respectiva
	// Preguntamos que caso de rango se tiene para este caso
	switch (ptrMPUAccel->fullScaleGYRO){
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	785b      	ldrb	r3, [r3, #1]
 80051aa:	2b03      	cmp	r3, #3
 80051ac:	d846      	bhi.n	800523c <readGyro_Z+0xdc>
 80051ae:	a201      	add	r2, pc, #4	; (adr r2, 80051b4 <readGyro_Z+0x54>)
 80051b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051b4:	080051c5 	.word	0x080051c5
 80051b8:	080051e3 	.word	0x080051e3
 80051bc:	08005201 	.word	0x08005201
 80051c0:	0800521f 	.word	0x0800521f
		case GYRO_250 :{

			GYROZ_R = GYROZ / (double) GYRO_250_SENS ;
 80051c4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80051c8:	4618      	mov	r0, r3
 80051ca:	f7fb f9c3 	bl	8000554 <__aeabi_i2d>
 80051ce:	a325      	add	r3, pc, #148	; (adr r3, 8005264 <readGyro_Z+0x104>)
 80051d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051d4:	f7fb fb52 	bl	800087c <__aeabi_ddiv>
 80051d8:	4602      	mov	r2, r0
 80051da:	460b      	mov	r3, r1
 80051dc:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 80051e0:	e02d      	b.n	800523e <readGyro_Z+0xde>
		}case GYRO_500 :{

			GYROZ_R = GYROZ /  (double) GYRO_500_SENS ;
 80051e2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80051e6:	4618      	mov	r0, r3
 80051e8:	f7fb f9b4 	bl	8000554 <__aeabi_i2d>
 80051ec:	f04f 0200 	mov.w	r2, #0
 80051f0:	4b19      	ldr	r3, [pc, #100]	; (8005258 <readGyro_Z+0xf8>)
 80051f2:	f7fb fb43 	bl	800087c <__aeabi_ddiv>
 80051f6:	4602      	mov	r2, r0
 80051f8:	460b      	mov	r3, r1
 80051fa:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 80051fe:	e01e      	b.n	800523e <readGyro_Z+0xde>
		}case GYRO_1000 :{

			GYROZ_R = GYROZ / (double)  GYRO_1000_SENS;
 8005200:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005204:	4618      	mov	r0, r3
 8005206:	f7fb f9a5 	bl	8000554 <__aeabi_i2d>
 800520a:	f04f 0200 	mov.w	r2, #0
 800520e:	4b13      	ldr	r3, [pc, #76]	; (800525c <readGyro_Z+0xfc>)
 8005210:	f7fb fb34 	bl	800087c <__aeabi_ddiv>
 8005214:	4602      	mov	r2, r0
 8005216:	460b      	mov	r3, r1
 8005218:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800521c:	e00f      	b.n	800523e <readGyro_Z+0xde>
		}case GYRO_2000 :{

			GYROZ_R = GYROZ / (double) GYRO_2000_SENS;
 800521e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8005222:	4618      	mov	r0, r3
 8005224:	f7fb f996 	bl	8000554 <__aeabi_i2d>
 8005228:	f04f 0200 	mov.w	r2, #0
 800522c:	4b0c      	ldr	r3, [pc, #48]	; (8005260 <readGyro_Z+0x100>)
 800522e:	f7fb fb25 	bl	800087c <__aeabi_ddiv>
 8005232:	4602      	mov	r2, r0
 8005234:	460b      	mov	r3, r1
 8005236:	e9c7 2304 	strd	r2, r3, [r7, #16]

			break;
 800523a:	e000      	b.n	800523e <readGyro_Z+0xde>
		}default:{
			break;
 800523c:	bf00      	nop
		}

	}

	return GYROZ_R;
 800523e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005242:	f7fb fce9 	bl	8000c18 <__aeabi_d2f>
 8005246:	4603      	mov	r3, r0
 8005248:	ee07 3a90 	vmov	s15, r3

}
 800524c:	eeb0 0a67 	vmov.f32	s0, s15
 8005250:	3718      	adds	r7, #24
 8005252:	46bd      	mov	sp, r7
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	40508000 	.word	0x40508000
 800525c:	40408000 	.word	0x40408000
 8005260:	40300000 	.word	0x40300000
 8005264:	00000000 	.word	0x00000000
 8005268:	40606000 	.word	0x40606000
 800526c:	00000000 	.word	0x00000000

08005270 <calculation_parameter_distance>:

}

//-------------Funcion para calcular los parametros del calculo de la distancia---------------
void calculation_parameter_distance(Parameters_Path_t  *ptrParameterPath)
{
 8005270:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005274:	b08a      	sub	sp, #40	; 0x28
 8005276:	af00      	add	r7, sp, #0
 8005278:	6178      	str	r0, [r7, #20]
	// Obteniendo en el desarrollo como resultado:
	// -((pos final y - pos inicial y) * pos actual global x - (pos final x - pos inicial x) * pos actual global y)/ magnitud del director



	double director_x = ptrParameterPath->goal_Position_x - ptrParameterPath->start_position_x;
 800527a:	697b      	ldr	r3, [r7, #20]
 800527c:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8005286:	f7fb f817 	bl	80002b8 <__aeabi_dsub>
 800528a:	4602      	mov	r2, r0
 800528c:	460b      	mov	r3, r1
 800528e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double director_y = ptrParameterPath->goal_Position_y - ptrParameterPath->start_position_y;
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 8005298:	697b      	ldr	r3, [r7, #20]
 800529a:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 800529e:	f7fb f80b 	bl	80002b8 <__aeabi_dsub>
 80052a2:	4602      	mov	r2, r0
 80052a4:	460b      	mov	r3, r1
 80052a6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	//definicion de la magnitud de director
	ptrParameterPath->magnitude_director = sqrt(pow(director_x,2)+pow(director_y,2));
 80052aa:	ed9f 1b43 	vldr	d1, [pc, #268]	; 80053b8 <calculation_parameter_distance+0x148>
 80052ae:	ed97 0b08 	vldr	d0, [r7, #32]
 80052b2:	f005 fdb7 	bl	800ae24 <pow>
 80052b6:	ec59 8b10 	vmov	r8, r9, d0
 80052ba:	ed9f 1b3f 	vldr	d1, [pc, #252]	; 80053b8 <calculation_parameter_distance+0x148>
 80052be:	ed97 0b06 	vldr	d0, [r7, #24]
 80052c2:	f005 fdaf 	bl	800ae24 <pow>
 80052c6:	ec53 2b10 	vmov	r2, r3, d0
 80052ca:	4640      	mov	r0, r8
 80052cc:	4649      	mov	r1, r9
 80052ce:	f7fa fff5 	bl	80002bc <__adddf3>
 80052d2:	4602      	mov	r2, r0
 80052d4:	460b      	mov	r3, r1
 80052d6:	ec43 2b17 	vmov	d7, r2, r3
 80052da:	eeb0 0a47 	vmov.f32	s0, s14
 80052de:	eef0 0a67 	vmov.f32	s1, s15
 80052e2:	f005 fe0f 	bl	800af04 <sqrt>
 80052e6:	eeb0 7a40 	vmov.f32	s14, s0
 80052ea:	eef0 7a60 	vmov.f32	s15, s1
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	ed83 7b00 	vstr	d7, [r3]
	//definicion de los parametros para el calculo de la magnitud de la proyeccion sobre la recta
	ptrParameterPath->proy_Parte_1 = director_x;
 80052f4:	6979      	ldr	r1, [r7, #20]
 80052f6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80052fa:	e9c1 2302 	strd	r2, r3, [r1, #8]
	ptrParameterPath->proy_Parte_2 = director_y;
 80052fe:	6979      	ldr	r1, [r7, #20]
 8005300:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005304:	e9c1 2304 	strd	r2, r3, [r1, #16]
	ptrParameterPath->proy_Parte_1_2 = -1 * director_x * ptrParameterPath->start_position_x - director_y * ptrParameterPath->start_position_y;
 8005308:	6a3b      	ldr	r3, [r7, #32]
 800530a:	60bb      	str	r3, [r7, #8]
 800530c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800530e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005312:	60fb      	str	r3, [r7, #12]
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800531a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800531e:	f7fb f983 	bl	8000628 <__aeabi_dmul>
 8005322:	4602      	mov	r2, r0
 8005324:	460b      	mov	r3, r1
 8005326:	4690      	mov	r8, r2
 8005328:	4699      	mov	r9, r3
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8005330:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005334:	f7fb f978 	bl	8000628 <__aeabi_dmul>
 8005338:	4602      	mov	r2, r0
 800533a:	460b      	mov	r3, r1
 800533c:	4640      	mov	r0, r8
 800533e:	4649      	mov	r1, r9
 8005340:	f7fa ffba 	bl	80002b8 <__aeabi_dsub>
 8005344:	4602      	mov	r2, r0
 8005346:	460b      	mov	r3, r1
 8005348:	6979      	ldr	r1, [r7, #20]
 800534a:	e9c1 2306 	strd	r2, r3, [r1, #24]
	//definicion de los parametros para el calculo de la distancia del punto a la recta
	ptrParameterPath->dis_point_Parte_1 = director_y;
 800534e:	6979      	ldr	r1, [r7, #20]
 8005350:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005354:	e9c1 2308 	strd	r2, r3, [r1, #32]
	ptrParameterPath->dis_point_Parte_2 = -1 * director_x;
 8005358:	6a3c      	ldr	r4, [r7, #32]
 800535a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800535c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
	ptrParameterPath->dis_point_Parte_1_2 = -1 * director_y * ptrParameterPath->start_position_x + director_x * ptrParameterPath->start_position_y;
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	603b      	str	r3, [r7, #0]
 800536a:	69fb      	ldr	r3, [r7, #28]
 800536c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005370:	607b      	str	r3, [r7, #4]
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8005378:	e9d7 0100 	ldrd	r0, r1, [r7]
 800537c:	f7fb f954 	bl	8000628 <__aeabi_dmul>
 8005380:	4602      	mov	r2, r0
 8005382:	460b      	mov	r3, r1
 8005384:	4614      	mov	r4, r2
 8005386:	461d      	mov	r5, r3
 8005388:	697b      	ldr	r3, [r7, #20]
 800538a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800538e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005392:	f7fb f949 	bl	8000628 <__aeabi_dmul>
 8005396:	4602      	mov	r2, r0
 8005398:	460b      	mov	r3, r1
 800539a:	4620      	mov	r0, r4
 800539c:	4629      	mov	r1, r5
 800539e:	f7fa ff8d 	bl	80002bc <__adddf3>
 80053a2:	4602      	mov	r2, r0
 80053a4:	460b      	mov	r3, r1
 80053a6:	6979      	ldr	r1, [r7, #20]
 80053a8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
}
 80053ac:	bf00      	nop
 80053ae:	3728      	adds	r7, #40	; 0x28
 80053b0:	46bd      	mov	sp, r7
 80053b2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80053b6:	bf00      	nop
 80053b8:	00000000 	.word	0x00000000
 80053bc:	40000000 	.word	0x40000000

080053c0 <distance_to_straight_line>:

//------------Funciones para el calculo de la respectiva distancia------------------------
double distance_to_straight_line(Parameters_Path_t  *ptrParameterPath, double current_pos_x, double current_pos_y)
{
 80053c0:	b5b0      	push	{r4, r5, r7, lr}
 80053c2:	b088      	sub	sp, #32
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6178      	str	r0, [r7, #20]
 80053c8:	ed87 0b02 	vstr	d0, [r7, #8]
 80053cc:	ed87 1b00 	vstr	d1, [r7]
	// Calculo de la distancia del robot a la linea recta usando los parametros
	double distance = -1*((ptrParameterPath->dis_point_Parte_1 * current_pos_x + ptrParameterPath->dis_point_Parte_2 * current_pos_y
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80053d6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053da:	f7fb f925 	bl	8000628 <__aeabi_dmul>
 80053de:	4602      	mov	r2, r0
 80053e0:	460b      	mov	r3, r1
 80053e2:	4614      	mov	r4, r2
 80053e4:	461d      	mov	r5, r3
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80053ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053f0:	f7fb f91a 	bl	8000628 <__aeabi_dmul>
 80053f4:	4602      	mov	r2, r0
 80053f6:	460b      	mov	r3, r1
 80053f8:	4620      	mov	r0, r4
 80053fa:	4629      	mov	r1, r5
 80053fc:	f7fa ff5e 	bl	80002bc <__adddf3>
 8005400:	4602      	mov	r2, r0
 8005402:	460b      	mov	r3, r1
 8005404:	4610      	mov	r0, r2
 8005406:	4619      	mov	r1, r3
				       + ptrParameterPath->dis_point_Parte_1_2) / ptrParameterPath->magnitude_director);
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800540e:	f7fa ff55 	bl	80002bc <__adddf3>
 8005412:	4602      	mov	r2, r0
 8005414:	460b      	mov	r3, r1
 8005416:	4610      	mov	r0, r2
 8005418:	4619      	mov	r1, r3
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005420:	f7fb fa2c 	bl	800087c <__aeabi_ddiv>
 8005424:	4602      	mov	r2, r0
 8005426:	460b      	mov	r3, r1
	double distance = -1*((ptrParameterPath->dis_point_Parte_1 * current_pos_x + ptrParameterPath->dis_point_Parte_2 * current_pos_y
 8005428:	4611      	mov	r1, r2
 800542a:	61b9      	str	r1, [r7, #24]
 800542c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8005430:	61fb      	str	r3, [r7, #28]

	return distance;
 8005432:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005436:	ec43 2b17 	vmov	d7, r2, r3
}
 800543a:	eeb0 0a47 	vmov.f32	s0, s14
 800543e:	eef0 0a67 	vmov.f32	s1, s15
 8005442:	3720      	adds	r7, #32
 8005444:	46bd      	mov	sp, r7
 8005446:	bdb0      	pop	{r4, r5, r7, pc}

08005448 <distance_traveled>:

double distance_traveled(Parameters_Path_t  *ptrParameterPath, double current_pos_x, double current_pos_y)
{
 8005448:	b5b0      	push	{r4, r5, r7, lr}
 800544a:	b088      	sub	sp, #32
 800544c:	af00      	add	r7, sp, #0
 800544e:	6178      	str	r0, [r7, #20]
 8005450:	ed87 0b02 	vstr	d0, [r7, #8]
 8005454:	ed87 1b00 	vstr	d1, [r7]
	//Calculo de la distancia viajada relativo a la linea recta
	double distance_Tra = (ptrParameterPath->proy_Parte_1 * current_pos_x + ptrParameterPath->proy_Parte_2 * current_pos_y
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800545e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005462:	f7fb f8e1 	bl	8000628 <__aeabi_dmul>
 8005466:	4602      	mov	r2, r0
 8005468:	460b      	mov	r3, r1
 800546a:	4614      	mov	r4, r2
 800546c:	461d      	mov	r5, r3
 800546e:	697b      	ldr	r3, [r7, #20]
 8005470:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8005474:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005478:	f7fb f8d6 	bl	8000628 <__aeabi_dmul>
 800547c:	4602      	mov	r2, r0
 800547e:	460b      	mov	r3, r1
 8005480:	4620      	mov	r0, r4
 8005482:	4629      	mov	r1, r5
 8005484:	f7fa ff1a 	bl	80002bc <__adddf3>
 8005488:	4602      	mov	r2, r0
 800548a:	460b      	mov	r3, r1
 800548c:	4610      	mov	r0, r2
 800548e:	4619      	mov	r1, r3
			+ ptrParameterPath->proy_Parte_1_2) / ptrParameterPath->magnitude_director;
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8005496:	f7fa ff11 	bl	80002bc <__adddf3>
 800549a:	4602      	mov	r2, r0
 800549c:	460b      	mov	r3, r1
 800549e:	4610      	mov	r0, r2
 80054a0:	4619      	mov	r1, r3
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	e9d3 2300 	ldrd	r2, r3, [r3]
	double distance_Tra = (ptrParameterPath->proy_Parte_1 * current_pos_x + ptrParameterPath->proy_Parte_2 * current_pos_y
 80054a8:	f7fb f9e8 	bl	800087c <__aeabi_ddiv>
 80054ac:	4602      	mov	r2, r0
 80054ae:	460b      	mov	r3, r1
 80054b0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	//Retornar
	return distance_Tra;
 80054b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80054b8:	ec43 2b17 	vmov	d7, r2, r3
}
 80054bc:	eeb0 0a47 	vmov.f32	s0, s14
 80054c0:	eef0 0a67 	vmov.f32	s1, s15
 80054c4:	3720      	adds	r7, #32
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bdb0      	pop	{r4, r5, r7, pc}
	...

080054cc <pwm_Config>:

uint16_t periodo = 0;


/**/
void pwm_Config(PWM_Handler_t *ptrPwmHandler){
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b082      	sub	sp, #8
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]

	/* 1. Activar la señal de reloj del periférico requerido */
	if (ptrPwmHandler->ptrTIMx == TIM1){
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4a6c      	ldr	r2, [pc, #432]	; (800568c <pwm_Config+0x1c0>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d106      	bne.n	80054ec <pwm_Config+0x20>
		RCC->APB2ENR |= RCC_APB2ENR_TIM1EN;
 80054de:	4b6c      	ldr	r3, [pc, #432]	; (8005690 <pwm_Config+0x1c4>)
 80054e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054e2:	4a6b      	ldr	r2, [pc, #428]	; (8005690 <pwm_Config+0x1c4>)
 80054e4:	f043 0301 	orr.w	r3, r3, #1
 80054e8:	6453      	str	r3, [r2, #68]	; 0x44
 80054ea:	e030      	b.n	800554e <pwm_Config+0x82>

	}else if(ptrPwmHandler->ptrTIMx == TIM2){
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054f4:	d106      	bne.n	8005504 <pwm_Config+0x38>
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 80054f6:	4b66      	ldr	r3, [pc, #408]	; (8005690 <pwm_Config+0x1c4>)
 80054f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fa:	4a65      	ldr	r2, [pc, #404]	; (8005690 <pwm_Config+0x1c4>)
 80054fc:	f043 0301 	orr.w	r3, r3, #1
 8005500:	6413      	str	r3, [r2, #64]	; 0x40
 8005502:	e024      	b.n	800554e <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM3){
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	4a62      	ldr	r2, [pc, #392]	; (8005694 <pwm_Config+0x1c8>)
 800550a:	4293      	cmp	r3, r2
 800550c:	d106      	bne.n	800551c <pwm_Config+0x50>
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 800550e:	4b60      	ldr	r3, [pc, #384]	; (8005690 <pwm_Config+0x1c4>)
 8005510:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005512:	4a5f      	ldr	r2, [pc, #380]	; (8005690 <pwm_Config+0x1c4>)
 8005514:	f043 0302 	orr.w	r3, r3, #2
 8005518:	6413      	str	r3, [r2, #64]	; 0x40
 800551a:	e018      	b.n	800554e <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM4){
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a5d      	ldr	r2, [pc, #372]	; (8005698 <pwm_Config+0x1cc>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d106      	bne.n	8005534 <pwm_Config+0x68>
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8005526:	4b5a      	ldr	r3, [pc, #360]	; (8005690 <pwm_Config+0x1c4>)
 8005528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800552a:	4a59      	ldr	r2, [pc, #356]	; (8005690 <pwm_Config+0x1c4>)
 800552c:	f043 0304 	orr.w	r3, r3, #4
 8005530:	6413      	str	r3, [r2, #64]	; 0x40
 8005532:	e00c      	b.n	800554e <pwm_Config+0x82>
	}
	else if(ptrPwmHandler->ptrTIMx == TIM5){
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a58      	ldr	r2, [pc, #352]	; (800569c <pwm_Config+0x1d0>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d106      	bne.n	800554c <pwm_Config+0x80>
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 800553e:	4b54      	ldr	r3, [pc, #336]	; (8005690 <pwm_Config+0x1c4>)
 8005540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005542:	4a53      	ldr	r2, [pc, #332]	; (8005690 <pwm_Config+0x1c4>)
 8005544:	f043 0308 	orr.w	r3, r3, #8
 8005548:	6413      	str	r3, [r2, #64]	; 0x40
 800554a:	e000      	b.n	800554e <pwm_Config+0x82>
	}
	else{
		__NOP();
 800554c:	bf00      	nop
	}

	//Dejamos una relacion 1 a 1 para la velocidad de conteo del timer
	ptrPwmHandler->ptrTIMx->CR1 &= ~(TIM_CR1_CKD);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	681a      	ldr	r2, [r3, #0]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800555c:	601a      	str	r2, [r3, #0]



	// preguntamos si se estan usando optoacopladores

	if(ptrPwmHandler->config.optocoupler == PWM_DISABLE_OPTOCOUPLER){
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	7d5b      	ldrb	r3, [r3, #21]
 8005562:	2b00      	cmp	r3, #0
 8005564:	d106      	bne.n	8005574 <pwm_Config+0xa8>
		/* 1. Cargamos la frecuencia deseada */
		setFrequency(ptrPwmHandler);
 8005566:	6878      	ldr	r0, [r7, #4]
 8005568:	f000 f930 	bl	80057cc <setFrequency>

		/* 2. Cargamos el valor del dutty-Cycle*/
		setDuttyCycle(ptrPwmHandler);
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f000 fa3f 	bl	80059f0 <setDuttyCycle>
 8005572:	e005      	b.n	8005580 <pwm_Config+0xb4>
	}else{

		/* 1. Cargamos la frecuencia deseada */
		setFrequency(ptrPwmHandler);
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f000 f929 	bl	80057cc <setFrequency>

		/* 2. Cargamos el valor del dutty-Cycle*/
		setDuttyCycleAfOpt(ptrPwmHandler);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 fb10 	bl	8005ba0 <setDuttyCycleAfOpt>
	}

	/* 2a. Estamos en UP_Mode, el limite se carga en ARR y se comienza en 0 */
	ptrPwmHandler->ptrTIMx->CR1 &= ~TIM_CR1_DIR;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f022 0210 	bic.w	r2, r2, #16
 800558e:	601a      	str	r2, [r3, #0]


	ptrPwmHandler->ptrTIMx->CNT = 0;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2200      	movs	r2, #0
 8005596:	625a      	str	r2, [r3, #36]	; 0x24
	 *
	 * 4. Además, en el mismo "case" podemos configurar el modo del PWM, su polaridad...
	 *
	 * 5. Y además activamos el preload bit, para que cada vez que exista un update-event
	 * el valor cargado en el CCRx será recargado en el registro "shadow" del PWM */
	switch(ptrPwmHandler->config.channel){
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	791b      	ldrb	r3, [r3, #4]
 800559c:	2b03      	cmp	r3, #3
 800559e:	d86f      	bhi.n	8005680 <pwm_Config+0x1b4>
 80055a0:	a201      	add	r2, pc, #4	; (adr r2, 80055a8 <pwm_Config+0xdc>)
 80055a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a6:	bf00      	nop
 80055a8:	080055b9 	.word	0x080055b9
 80055ac:	080055eb 	.word	0x080055eb
 80055b0:	0800561d 	.word	0x0800561d
 80055b4:	0800564f 	.word	0x0800564f
	case PWM_CHANNEL_1:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	699a      	ldr	r2, [r3, #24]
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	f022 0203 	bic.w	r2, r2, #3
 80055c6:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_2;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	699a      	ldr	r2, [r3, #24]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 80055d6:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1PE;
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	699a      	ldr	r2, [r3, #24]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f042 0208 	orr.w	r2, r2, #8
 80055e6:	619a      	str	r2, [r3, #24]


		break;
 80055e8:	e04b      	b.n	8005682 <pwm_Config+0x1b6>
	}

	case PWM_CHANNEL_2:{
		// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC2S;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	699a      	ldr	r2, [r3, #24]
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80055f8:	619a      	str	r2, [r3, #24]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC2M_2;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	699a      	ldr	r2, [r3, #24]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 8005608:	619a      	str	r2, [r3, #24]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2PE;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	699a      	ldr	r2, [r3, #24]
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005618:	619a      	str	r2, [r3, #24]

		break;
 800561a:	e032      	b.n	8005682 <pwm_Config+0x1b6>
	}

	case PWM_CHANNEL_3:{
			// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC3S;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	69da      	ldr	r2, [r3, #28]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f022 0203 	bic.w	r2, r2, #3
 800562a:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC3M_2;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	69da      	ldr	r2, [r3, #28]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800563a:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3PE;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	69da      	ldr	r2, [r3, #28]
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f042 0208 	orr.w	r2, r2, #8
 800564a:	61da      	str	r2, [r3, #28]

		break;
 800564c:	e019      	b.n	8005682 <pwm_Config+0x1b6>
	}
	case PWM_CHANNEL_4:{
			// Seleccionamos como salida el canal
		ptrPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC4S;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	69da      	ldr	r2, [r3, #28]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800565c:	61da      	str	r2, [r3, #28]

		// Configuramos el canal como PWM
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4M_1 | TIM_CCMR2_OC4M_2;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	69da      	ldr	r2, [r3, #28]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 800566c:	61da      	str	r2, [r3, #28]

		// Activamos la funcionalidad de pre-load
		ptrPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4PE;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	69da      	ldr	r2, [r3, #28]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800567c:	61da      	str	r2, [r3, #28]

		break;
 800567e:	e000      	b.n	8005682 <pwm_Config+0x1b6>
	}

	default:{
		break;
 8005680:	bf00      	nop
	}// fin del switch-case




}
 8005682:	bf00      	nop
 8005684:	3708      	adds	r7, #8
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	40010000 	.word	0x40010000
 8005690:	40023800 	.word	0x40023800
 8005694:	40000400 	.word	0x40000400
 8005698:	40000800 	.word	0x40000800
 800569c:	40000c00 	.word	0x40000c00

080056a0 <startPwmSignal>:

/* Función para activar el Timer y activar todo el módulo PWM */
void startPwmSignal(PWM_Handler_t *ptrPwmHandler) {
 80056a0:	b480      	push	{r7}
 80056a2:	b083      	sub	sp, #12
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
	ptrPwmHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f042 0201 	orr.w	r2, r2, #1
 80056b6:	601a      	str	r2, [r3, #0]

}
 80056b8:	bf00      	nop
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c2:	4770      	bx	lr

080056c4 <enableOutput>:
void stopPwmSignal(PWM_Handler_t *ptrPwmHandler) {
	ptrPwmHandler->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
}

/* Función encargada de activar cada uno de los canales con los que cuenta el TimerX */
uint8_t enableOutput(PWM_Handler_t *ptrPwmHandler) {
 80056c4:	b480      	push	{r7}
 80056c6:	b083      	sub	sp, #12
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]

	if (ptrPwmHandler->ptrTIMx == TIM1){
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a3d      	ldr	r2, [pc, #244]	; (80057c8 <enableOutput+0x104>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d13a      	bne.n	800574c <enableOutput+0x88>
		// Para el caso de Timer 1, devemos primero activar la opcion MOE en el BDTR register

		ptrPwmHandler->ptrTIMx->BDTR |= TIM_BDTR_MOE;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80056e4:	645a      	str	r2, [r3, #68]	; 0x44

		switch (ptrPwmHandler->config.channel) {
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	791b      	ldrb	r3, [r3, #4]
 80056ea:	2b03      	cmp	r3, #3
 80056ec:	d862      	bhi.n	80057b4 <enableOutput+0xf0>
 80056ee:	a201      	add	r2, pc, #4	; (adr r2, 80056f4 <enableOutput+0x30>)
 80056f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f4:	08005705 	.word	0x08005705
 80056f8:	08005717 	.word	0x08005717
 80056fc:	08005729 	.word	0x08005729
 8005700:	0800573b 	.word	0x0800573b
			case PWM_CHANNEL_1: {
				// Activamos la salida del canal 1
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	6a1a      	ldr	r2, [r3, #32]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f042 0201 	orr.w	r2, r2, #1
 8005712:	621a      	str	r2, [r3, #32]

				break;
 8005714:	e051      	b.n	80057ba <enableOutput+0xf6>
			}

			case PWM_CHANNEL_2: {
				// Activamos la salida del canal 2
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	6a1a      	ldr	r2, [r3, #32]
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	f042 0210 	orr.w	r2, r2, #16
 8005724:	621a      	str	r2, [r3, #32]

				break;
 8005726:	e048      	b.n	80057ba <enableOutput+0xf6>
			}

			case PWM_CHANNEL_3: {
				// Activamos la salida del canal 3
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	6a1a      	ldr	r2, [r3, #32]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005736:	621a      	str	r2, [r3, #32]

				break;
 8005738:	e03f      	b.n	80057ba <enableOutput+0xf6>
			}

			case PWM_CHANNEL_4: {
				// Activamos la salida del canal 4
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	6a1a      	ldr	r2, [r3, #32]
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005748:	621a      	str	r2, [r3, #32]

				break;
 800574a:	e036      	b.n	80057ba <enableOutput+0xf6>
			}

		}

	}else{
		switch (ptrPwmHandler->config.channel) {
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	791b      	ldrb	r3, [r3, #4]
 8005750:	2b03      	cmp	r3, #3
 8005752:	d831      	bhi.n	80057b8 <enableOutput+0xf4>
 8005754:	a201      	add	r2, pc, #4	; (adr r2, 800575c <enableOutput+0x98>)
 8005756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800575a:	bf00      	nop
 800575c:	0800576d 	.word	0x0800576d
 8005760:	0800577f 	.word	0x0800577f
 8005764:	08005791 	.word	0x08005791
 8005768:	080057a3 	.word	0x080057a3
			case PWM_CHANNEL_1: {
				// Activamos la salida del canal 1
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	6a1a      	ldr	r2, [r3, #32]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f042 0201 	orr.w	r2, r2, #1
 800577a:	621a      	str	r2, [r3, #32]

				break;
 800577c:	e01d      	b.n	80057ba <enableOutput+0xf6>
			}

			case PWM_CHANNEL_2: {
				// Activamos la salida del canal 2
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	6a1a      	ldr	r2, [r3, #32]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f042 0210 	orr.w	r2, r2, #16
 800578c:	621a      	str	r2, [r3, #32]

				break;
 800578e:	e014      	b.n	80057ba <enableOutput+0xf6>
			}

			case PWM_CHANNEL_3: {
				// Activamos la salida del canal 3
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	6a1a      	ldr	r2, [r3, #32]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800579e:	621a      	str	r2, [r3, #32]

				break;
 80057a0:	e00b      	b.n	80057ba <enableOutput+0xf6>
			}

			case PWM_CHANNEL_4: {
				// Activamos la salida del canal 4
				ptrPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	6a1a      	ldr	r2, [r3, #32]
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80057b0:	621a      	str	r2, [r3, #32]

				break;
 80057b2:	e002      	b.n	80057ba <enableOutput+0xf6>
				break;
 80057b4:	bf00      	nop
 80057b6:	e000      	b.n	80057ba <enableOutput+0xf6>
			}

			default: {
				break;
 80057b8:	bf00      	nop
			}

		}
	}
	return SET;
 80057ba:	2301      	movs	r3, #1
}
 80057bc:	4618      	mov	r0, r3
 80057be:	370c      	adds	r7, #12
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr
 80057c8:	40010000 	.word	0x40010000

080057cc <setFrequency>:
/* 
 * La frecuencia es definida por el conjunto formado por el preescaler (PSC)
 * y el valor límite al que llega el Timer (ARR), con estos dos se establece
 * la frecuencia.
 * */
void setFrequency(PWM_Handler_t *ptrPwmHandler){
 80057cc:	b480      	push	{r7}
 80057ce:	b085      	sub	sp, #20
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	6078      	str	r0, [r7, #4]

	uint32_t speed   = 0;
 80057d4:	2300      	movs	r3, #0
 80057d6:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del prescaler, nos define la velocidad (en ns) a la cual
	// se incrementa el Timer
	ptrPwmHandler->ptrTIMx->PSC = ptrPwmHandler->config.prescaler;
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	687a      	ldr	r2, [r7, #4]
 80057de:	6892      	ldr	r2, [r2, #8]
 80057e0:	629a      	str	r2, [r3, #40]	; 0x28

	speed = ptrPwmHandler->config.prescaler;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	60fb      	str	r3, [r7, #12]

	// Cargamos el valor del ARR, el cual es el límite de incrementos del Timer
	// antes de hacer un update y reload.


	if((speed == PWM_SPEED_16MHz_1us )
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2b10      	cmp	r3, #16
 80057ec:	d01a      	beq.n	8005824 <setFrequency+0x58>
     ||(speed == PWM_SPEED_20MHz_1us)
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2b14      	cmp	r3, #20
 80057f2:	d017      	beq.n	8005824 <setFrequency+0x58>
     ||(speed == PWM_SPEED_30MHz_1us)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2b1e      	cmp	r3, #30
 80057f8:	d014      	beq.n	8005824 <setFrequency+0x58>
     ||(speed == PWM_SPEED_40MHz_1us)
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2b28      	cmp	r3, #40	; 0x28
 80057fe:	d011      	beq.n	8005824 <setFrequency+0x58>
     ||(speed == PWM_SPEED_50MHz_1us)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2b32      	cmp	r3, #50	; 0x32
 8005804:	d00e      	beq.n	8005824 <setFrequency+0x58>
     ||(speed == PWM_SPEED_60MHz_1us)
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	2b3c      	cmp	r3, #60	; 0x3c
 800580a:	d00b      	beq.n	8005824 <setFrequency+0x58>
     ||(speed == PWM_SPEED_70MHz_1us)
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2b46      	cmp	r3, #70	; 0x46
 8005810:	d008      	beq.n	8005824 <setFrequency+0x58>
     ||(speed == PWM_SPEED_80MHz_1us)
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	2b50      	cmp	r3, #80	; 0x50
 8005816:	d005      	beq.n	8005824 <setFrequency+0x58>
     ||(speed == PWM_SPEED_90MHz_1us)
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2b5a      	cmp	r3, #90	; 0x5a
 800581c:	d002      	beq.n	8005824 <setFrequency+0x58>
     ||(speed == PWM_SPEED_100MHz_1us)){
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	2b64      	cmp	r3, #100	; 0x64
 8005822:	d111      	bne.n	8005848 <setFrequency+0x7c>

		periodo = ptrPwmHandler->config.periodo * 1000 ;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	899b      	ldrh	r3, [r3, #12]
 8005828:	461a      	mov	r2, r3
 800582a:	0152      	lsls	r2, r2, #5
 800582c:	1ad2      	subs	r2, r2, r3
 800582e:	0092      	lsls	r2, r2, #2
 8005830:	4413      	add	r3, r2
 8005832:	00db      	lsls	r3, r3, #3
 8005834:	b29a      	uxth	r2, r3
 8005836:	4b68      	ldr	r3, [pc, #416]	; (80059d8 <setFrequency+0x20c>)
 8005838:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 800583a:	4b67      	ldr	r3, [pc, #412]	; (80059d8 <setFrequency+0x20c>)
 800583c:	881b      	ldrh	r3, [r3, #0]
 800583e:	1e5a      	subs	r2, r3, #1
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	62da      	str	r2, [r3, #44]	; 0x2c
 8005846:	e0c0      	b.n	80059ca <setFrequency+0x1fe>


	}else if ((speed == PWM_SPEED_16MHz_10us )
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	2ba0      	cmp	r3, #160	; 0xa0
 800584c:	d022      	beq.n	8005894 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_20MHz_10us)
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	2bc8      	cmp	r3, #200	; 0xc8
 8005852:	d01f      	beq.n	8005894 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_30MHz_10us)
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 800585a:	d01b      	beq.n	8005894 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_40MHz_10us)
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8005862:	d017      	beq.n	8005894 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_50MHz_10us)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800586a:	d013      	beq.n	8005894 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_60MHz_10us)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 8005872:	d00f      	beq.n	8005894 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_70MHz_10us)
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800587a:	d00b      	beq.n	8005894 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_80MHz_10us)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8005882:	d007      	beq.n	8005894 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_90MHz_10us)
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800588a:	d003      	beq.n	8005894 <setFrequency+0xc8>
	  ||(speed == PWM_SPEED_100MHz_10us)){
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005892:	d114      	bne.n	80058be <setFrequency+0xf2>

		periodo = ptrPwmHandler->config.periodo * 100 ;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	899b      	ldrh	r3, [r3, #12]
 8005898:	461a      	mov	r2, r3
 800589a:	0092      	lsls	r2, r2, #2
 800589c:	4413      	add	r3, r2
 800589e:	461a      	mov	r2, r3
 80058a0:	0091      	lsls	r1, r2, #2
 80058a2:	461a      	mov	r2, r3
 80058a4:	460b      	mov	r3, r1
 80058a6:	4413      	add	r3, r2
 80058a8:	009b      	lsls	r3, r3, #2
 80058aa:	b29a      	uxth	r2, r3
 80058ac:	4b4a      	ldr	r3, [pc, #296]	; (80059d8 <setFrequency+0x20c>)
 80058ae:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 80058b0:	4b49      	ldr	r3, [pc, #292]	; (80059d8 <setFrequency+0x20c>)
 80058b2:	881b      	ldrh	r3, [r3, #0]
 80058b4:	1e5a      	subs	r2, r3, #1
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80058bc:	e085      	b.n	80059ca <setFrequency+0x1fe>

	}else if ((speed == PWM_SPEED_16MHz_100us )
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80058c4:	d029      	beq.n	800591a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_20MHz_100us)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80058cc:	d025      	beq.n	800591a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_30MHz_100us)
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d020      	beq.n	800591a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_40MHz_100us)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80058de:	d01c      	beq.n	800591a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_50MHz_100us)
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d017      	beq.n	800591a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_60MHz_100us)
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f241 7270 	movw	r2, #6000	; 0x1770
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d012      	beq.n	800591a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_70MHz_100us)
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f641 3258 	movw	r2, #7000	; 0x1b58
 80058fa:	4293      	cmp	r3, r2
 80058fc:	d00d      	beq.n	800591a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_80MHz_100us)
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 8005904:	d009      	beq.n	800591a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_90MHz_100us)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	f242 3228 	movw	r2, #9000	; 0x2328
 800590c:	4293      	cmp	r3, r2
 800590e:	d004      	beq.n	800591a <setFrequency+0x14e>
		   || (speed == PWM_SPEED_100MHz_100us)){
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	f242 7210 	movw	r2, #10000	; 0x2710
 8005916:	4293      	cmp	r3, r2
 8005918:	d10f      	bne.n	800593a <setFrequency+0x16e>

		periodo = ptrPwmHandler->config.periodo * 10   ;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	899b      	ldrh	r3, [r3, #12]
 800591e:	461a      	mov	r2, r3
 8005920:	0092      	lsls	r2, r2, #2
 8005922:	4413      	add	r3, r2
 8005924:	005b      	lsls	r3, r3, #1
 8005926:	b29a      	uxth	r2, r3
 8005928:	4b2b      	ldr	r3, [pc, #172]	; (80059d8 <setFrequency+0x20c>)
 800592a:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 800592c:	4b2a      	ldr	r3, [pc, #168]	; (80059d8 <setFrequency+0x20c>)
 800592e:	881b      	ldrh	r3, [r3, #0]
 8005930:	1e5a      	subs	r2, r3, #1
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	62da      	str	r2, [r3, #44]	; 0x2c
 8005938:	e047      	b.n	80059ca <setFrequency+0x1fe>



	}else if ((speed == PWM_SPEED_16MHz_1ms)
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8005940:	d028      	beq.n	8005994 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_20MHz_1ms)
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	f644 6220 	movw	r2, #20000	; 0x4e20
 8005948:	4293      	cmp	r3, r2
 800594a:	d023      	beq.n	8005994 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_30MHz_1ms)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f247 5230 	movw	r2, #30000	; 0x7530
 8005952:	4293      	cmp	r3, r2
 8005954:	d01e      	beq.n	8005994 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_40MHz_1ms)
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	f649 4240 	movw	r2, #40000	; 0x9c40
 800595c:	4293      	cmp	r3, r2
 800595e:	d019      	beq.n	8005994 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_50MHz_1ms)
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	f24c 3250 	movw	r2, #50000	; 0xc350
 8005966:	4293      	cmp	r3, r2
 8005968:	d014      	beq.n	8005994 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_60MHz_1ms)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	f64e 2260 	movw	r2, #60000	; 0xea60
 8005970:	4293      	cmp	r3, r2
 8005972:	d00f      	beq.n	8005994 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_70MHz_1ms)
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	4a19      	ldr	r2, [pc, #100]	; (80059dc <setFrequency+0x210>)
 8005978:	4293      	cmp	r3, r2
 800597a:	d00b      	beq.n	8005994 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_80MHz_1ms)
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	4a18      	ldr	r2, [pc, #96]	; (80059e0 <setFrequency+0x214>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d007      	beq.n	8005994 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_90MHz_1ms)
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	4a17      	ldr	r2, [pc, #92]	; (80059e4 <setFrequency+0x218>)
 8005988:	4293      	cmp	r3, r2
 800598a:	d003      	beq.n	8005994 <setFrequency+0x1c8>
		   || (speed == PWM_SPEED_100MHz_1ms)){
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	4a16      	ldr	r2, [pc, #88]	; (80059e8 <setFrequency+0x21c>)
 8005990:	4293      	cmp	r3, r2
 8005992:	d10a      	bne.n	80059aa <setFrequency+0x1de>

		periodo = ptrPwmHandler->config.periodo;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	899a      	ldrh	r2, [r3, #12]
 8005998:	4b0f      	ldr	r3, [pc, #60]	; (80059d8 <setFrequency+0x20c>)
 800599a:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 800599c:	4b0e      	ldr	r3, [pc, #56]	; (80059d8 <setFrequency+0x20c>)
 800599e:	881b      	ldrh	r3, [r3, #0]
 80059a0:	1e5a      	subs	r2, r3, #1
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	62da      	str	r2, [r3, #44]	; 0x2c
 80059a8:	e00f      	b.n	80059ca <setFrequency+0x1fe>

	}else{
		periodo = ptrPwmHandler->config.periodo / 20;  //Se tiene el caso mas minimo posible, donde el contador cuenta cada 10 nanosegundos
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	899b      	ldrh	r3, [r3, #12]
 80059ae:	4a0f      	ldr	r2, [pc, #60]	; (80059ec <setFrequency+0x220>)
 80059b0:	fba2 2303 	umull	r2, r3, r2, r3
 80059b4:	091b      	lsrs	r3, r3, #4
 80059b6:	b29a      	uxth	r2, r3
 80059b8:	4b07      	ldr	r3, [pc, #28]	; (80059d8 <setFrequency+0x20c>)
 80059ba:	801a      	strh	r2, [r3, #0]

		ptrPwmHandler->ptrTIMx->ARR = periodo - 1;
 80059bc:	4b06      	ldr	r3, [pc, #24]	; (80059d8 <setFrequency+0x20c>)
 80059be:	881b      	ldrh	r3, [r3, #0]
 80059c0:	1e5a      	subs	r2, r3, #1
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	62da      	str	r2, [r3, #44]	; 0x2c
	}

}
 80059c8:	bf00      	nop
 80059ca:	bf00      	nop
 80059cc:	3714      	adds	r7, #20
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr
 80059d6:	bf00      	nop
 80059d8:	2000061c 	.word	0x2000061c
 80059dc:	00011170 	.word	0x00011170
 80059e0:	00013880 	.word	0x00013880
 80059e4:	00015f90 	.word	0x00015f90
 80059e8:	000186a0 	.word	0x000186a0
 80059ec:	cccccccd 	.word	0xcccccccd

080059f0 <setDuttyCycle>:
	// Llamamos a la fucnión que cambia la frecuencia
	setFrequency(ptrPwmHandler);
}

/* El valor del dutty debe estar dado en valores de %, entre 0% y 100%*/
void setDuttyCycle(PWM_Handler_t *ptrPwmHandler){
 80059f0:	b590      	push	{r4, r7, lr}
 80059f2:	b08b      	sub	sp, #44	; 0x2c
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]

	// Seleccionamos el canal para configurar su dutty
	switch(ptrPwmHandler->config.channel){
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	791b      	ldrb	r3, [r3, #4]
 80059fc:	2b03      	cmp	r3, #3
 80059fe:	f200 80c3 	bhi.w	8005b88 <setDuttyCycle+0x198>
 8005a02:	a201      	add	r2, pc, #4	; (adr r2, 8005a08 <setDuttyCycle+0x18>)
 8005a04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a08:	08005a19 	.word	0x08005a19
 8005a0c:	08005a75 	.word	0x08005a75
 8005a10:	08005ad1 	.word	0x08005ad1
 8005a14:	08005b2d 	.word	0x08005b2d
	case PWM_CHANNEL_1:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	ed93 7a04 	vldr	s14, [r3, #16]
 8005a1e:	4b5d      	ldr	r3, [pc, #372]	; (8005b94 <setDuttyCycle+0x1a4>)
 8005a20:	881b      	ldrh	r3, [r3, #0]
 8005a22:	ee07 3a90 	vmov	s15, r3
 8005a26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a2e:	ee17 0a90 	vmov	r0, s15
 8005a32:	f7fa fda1 	bl	8000578 <__aeabi_f2d>
 8005a36:	4602      	mov	r2, r0
 8005a38:	460b      	mov	r3, r1
 8005a3a:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ptrPwmHandler->ptrTIMx->CCR1 = (op)/100 -1;
 8005a3e:	f04f 0200 	mov.w	r2, #0
 8005a42:	4b55      	ldr	r3, [pc, #340]	; (8005b98 <setDuttyCycle+0x1a8>)
 8005a44:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005a48:	f7fa ff18 	bl	800087c <__aeabi_ddiv>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	460b      	mov	r3, r1
 8005a50:	4610      	mov	r0, r2
 8005a52:	4619      	mov	r1, r3
 8005a54:	f04f 0200 	mov.w	r2, #0
 8005a58:	4b50      	ldr	r3, [pc, #320]	; (8005b9c <setDuttyCycle+0x1ac>)
 8005a5a:	f7fa fc2d 	bl	80002b8 <__aeabi_dsub>
 8005a5e:	4602      	mov	r2, r0
 8005a60:	460b      	mov	r3, r1
 8005a62:	4610      	mov	r0, r2
 8005a64:	4619      	mov	r1, r3
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681c      	ldr	r4, [r3, #0]
 8005a6a:	f7fb f8b5 	bl	8000bd8 <__aeabi_d2uiz>
 8005a6e:	4603      	mov	r3, r0
 8005a70:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 8005a72:	e08a      	b.n	8005b8a <setDuttyCycle+0x19a>
	}

	case PWM_CHANNEL_2:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	ed93 7a04 	vldr	s14, [r3, #16]
 8005a7a:	4b46      	ldr	r3, [pc, #280]	; (8005b94 <setDuttyCycle+0x1a4>)
 8005a7c:	881b      	ldrh	r3, [r3, #0]
 8005a7e:	ee07 3a90 	vmov	s15, r3
 8005a82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a86:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a8a:	ee17 0a90 	vmov	r0, s15
 8005a8e:	f7fa fd73 	bl	8000578 <__aeabi_f2d>
 8005a92:	4602      	mov	r2, r0
 8005a94:	460b      	mov	r3, r1
 8005a96:	e9c7 2304 	strd	r2, r3, [r7, #16]
		ptrPwmHandler->ptrTIMx->CCR2 = (op)/100 -1;
 8005a9a:	f04f 0200 	mov.w	r2, #0
 8005a9e:	4b3e      	ldr	r3, [pc, #248]	; (8005b98 <setDuttyCycle+0x1a8>)
 8005aa0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005aa4:	f7fa feea 	bl	800087c <__aeabi_ddiv>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	460b      	mov	r3, r1
 8005aac:	4610      	mov	r0, r2
 8005aae:	4619      	mov	r1, r3
 8005ab0:	f04f 0200 	mov.w	r2, #0
 8005ab4:	4b39      	ldr	r3, [pc, #228]	; (8005b9c <setDuttyCycle+0x1ac>)
 8005ab6:	f7fa fbff 	bl	80002b8 <__aeabi_dsub>
 8005aba:	4602      	mov	r2, r0
 8005abc:	460b      	mov	r3, r1
 8005abe:	4610      	mov	r0, r2
 8005ac0:	4619      	mov	r1, r3
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681c      	ldr	r4, [r3, #0]
 8005ac6:	f7fb f887 	bl	8000bd8 <__aeabi_d2uiz>
 8005aca:	4603      	mov	r3, r0
 8005acc:	63a3      	str	r3, [r4, #56]	; 0x38
		break;
 8005ace:	e05c      	b.n	8005b8a <setDuttyCycle+0x19a>
	}

	case PWM_CHANNEL_3:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	ed93 7a04 	vldr	s14, [r3, #16]
 8005ad6:	4b2f      	ldr	r3, [pc, #188]	; (8005b94 <setDuttyCycle+0x1a4>)
 8005ad8:	881b      	ldrh	r3, [r3, #0]
 8005ada:	ee07 3a90 	vmov	s15, r3
 8005ade:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005ae2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ae6:	ee17 0a90 	vmov	r0, s15
 8005aea:	f7fa fd45 	bl	8000578 <__aeabi_f2d>
 8005aee:	4602      	mov	r2, r0
 8005af0:	460b      	mov	r3, r1
 8005af2:	e9c7 2306 	strd	r2, r3, [r7, #24]
		ptrPwmHandler->ptrTIMx->CCR3 = (op)/100 -1;
 8005af6:	f04f 0200 	mov.w	r2, #0
 8005afa:	4b27      	ldr	r3, [pc, #156]	; (8005b98 <setDuttyCycle+0x1a8>)
 8005afc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005b00:	f7fa febc 	bl	800087c <__aeabi_ddiv>
 8005b04:	4602      	mov	r2, r0
 8005b06:	460b      	mov	r3, r1
 8005b08:	4610      	mov	r0, r2
 8005b0a:	4619      	mov	r1, r3
 8005b0c:	f04f 0200 	mov.w	r2, #0
 8005b10:	4b22      	ldr	r3, [pc, #136]	; (8005b9c <setDuttyCycle+0x1ac>)
 8005b12:	f7fa fbd1 	bl	80002b8 <__aeabi_dsub>
 8005b16:	4602      	mov	r2, r0
 8005b18:	460b      	mov	r3, r1
 8005b1a:	4610      	mov	r0, r2
 8005b1c:	4619      	mov	r1, r3
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681c      	ldr	r4, [r3, #0]
 8005b22:	f7fb f859 	bl	8000bd8 <__aeabi_d2uiz>
 8005b26:	4603      	mov	r3, r0
 8005b28:	63e3      	str	r3, [r4, #60]	; 0x3c
		break;
 8005b2a:	e02e      	b.n	8005b8a <setDuttyCycle+0x19a>
	}

	case PWM_CHANNEL_4:{
		double op = (ptrPwmHandler->config.duttyCicle) * periodo;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	ed93 7a04 	vldr	s14, [r3, #16]
 8005b32:	4b18      	ldr	r3, [pc, #96]	; (8005b94 <setDuttyCycle+0x1a4>)
 8005b34:	881b      	ldrh	r3, [r3, #0]
 8005b36:	ee07 3a90 	vmov	s15, r3
 8005b3a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005b3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b42:	ee17 0a90 	vmov	r0, s15
 8005b46:	f7fa fd17 	bl	8000578 <__aeabi_f2d>
 8005b4a:	4602      	mov	r2, r0
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	e9c7 2308 	strd	r2, r3, [r7, #32]
		ptrPwmHandler->ptrTIMx->CCR4 = (op)/100 -1;
 8005b52:	f04f 0200 	mov.w	r2, #0
 8005b56:	4b10      	ldr	r3, [pc, #64]	; (8005b98 <setDuttyCycle+0x1a8>)
 8005b58:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005b5c:	f7fa fe8e 	bl	800087c <__aeabi_ddiv>
 8005b60:	4602      	mov	r2, r0
 8005b62:	460b      	mov	r3, r1
 8005b64:	4610      	mov	r0, r2
 8005b66:	4619      	mov	r1, r3
 8005b68:	f04f 0200 	mov.w	r2, #0
 8005b6c:	4b0b      	ldr	r3, [pc, #44]	; (8005b9c <setDuttyCycle+0x1ac>)
 8005b6e:	f7fa fba3 	bl	80002b8 <__aeabi_dsub>
 8005b72:	4602      	mov	r2, r0
 8005b74:	460b      	mov	r3, r1
 8005b76:	4610      	mov	r0, r2
 8005b78:	4619      	mov	r1, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681c      	ldr	r4, [r3, #0]
 8005b7e:	f7fb f82b 	bl	8000bd8 <__aeabi_d2uiz>
 8005b82:	4603      	mov	r3, r0
 8005b84:	6423      	str	r3, [r4, #64]	; 0x40
		break;
 8005b86:	e000      	b.n	8005b8a <setDuttyCycle+0x19a>
	}

	default:{
		break;
 8005b88:	bf00      	nop
	}

	}// fin del switch-case

}
 8005b8a:	bf00      	nop
 8005b8c:	372c      	adds	r7, #44	; 0x2c
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bd90      	pop	{r4, r7, pc}
 8005b92:	bf00      	nop
 8005b94:	2000061c 	.word	0x2000061c
 8005b98:	40590000 	.word	0x40590000
 8005b9c:	3ff00000 	.word	0x3ff00000

08005ba0 <setDuttyCycleAfOpt>:


void setDuttyCycleAfOpt(PWM_Handler_t *ptrPwmHandler){
 8005ba0:	b590      	push	{r4, r7, lr}
 8005ba2:	b08b      	sub	sp, #44	; 0x2c
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]

	// Seleccionamos el canal para configurar su dutty
	switch(ptrPwmHandler->config.channel){
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	791b      	ldrb	r3, [r3, #4]
 8005bac:	2b03      	cmp	r3, #3
 8005bae:	f200 80d3 	bhi.w	8005d58 <setDuttyCycleAfOpt+0x1b8>
 8005bb2:	a201      	add	r2, pc, #4	; (adr r2, 8005bb8 <setDuttyCycleAfOpt+0x18>)
 8005bb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bb8:	08005bc9 	.word	0x08005bc9
 8005bbc:	08005c2d 	.word	0x08005c2d
 8005bc0:	08005c91 	.word	0x08005c91
 8005bc4:	08005cf5 	.word	0x08005cf5
	case PWM_CHANNEL_1:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	edd3 7a04 	vldr	s15, [r3, #16]
 8005bce:	ed9f 7a65 	vldr	s14, [pc, #404]	; 8005d64 <setDuttyCycleAfOpt+0x1c4>
 8005bd2:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005bd6:	4b64      	ldr	r3, [pc, #400]	; (8005d68 <setDuttyCycleAfOpt+0x1c8>)
 8005bd8:	881b      	ldrh	r3, [r3, #0]
 8005bda:	ee07 3a90 	vmov	s15, r3
 8005bde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005be2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005be6:	ee17 0a90 	vmov	r0, s15
 8005bea:	f7fa fcc5 	bl	8000578 <__aeabi_f2d>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	460b      	mov	r3, r1
 8005bf2:	e9c7 2302 	strd	r2, r3, [r7, #8]
		ptrPwmHandler->ptrTIMx->CCR1 = (op)/100 - 1 ;
 8005bf6:	f04f 0200 	mov.w	r2, #0
 8005bfa:	4b5c      	ldr	r3, [pc, #368]	; (8005d6c <setDuttyCycleAfOpt+0x1cc>)
 8005bfc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005c00:	f7fa fe3c 	bl	800087c <__aeabi_ddiv>
 8005c04:	4602      	mov	r2, r0
 8005c06:	460b      	mov	r3, r1
 8005c08:	4610      	mov	r0, r2
 8005c0a:	4619      	mov	r1, r3
 8005c0c:	f04f 0200 	mov.w	r2, #0
 8005c10:	4b57      	ldr	r3, [pc, #348]	; (8005d70 <setDuttyCycleAfOpt+0x1d0>)
 8005c12:	f7fa fb51 	bl	80002b8 <__aeabi_dsub>
 8005c16:	4602      	mov	r2, r0
 8005c18:	460b      	mov	r3, r1
 8005c1a:	4610      	mov	r0, r2
 8005c1c:	4619      	mov	r1, r3
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681c      	ldr	r4, [r3, #0]
 8005c22:	f7fa ffd9 	bl	8000bd8 <__aeabi_d2uiz>
 8005c26:	4603      	mov	r3, r0
 8005c28:	6363      	str	r3, [r4, #52]	; 0x34
		break;
 8005c2a:	e096      	b.n	8005d5a <setDuttyCycleAfOpt+0x1ba>
	}

	case PWM_CHANNEL_2:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	edd3 7a04 	vldr	s15, [r3, #16]
 8005c32:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8005d64 <setDuttyCycleAfOpt+0x1c4>
 8005c36:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c3a:	4b4b      	ldr	r3, [pc, #300]	; (8005d68 <setDuttyCycleAfOpt+0x1c8>)
 8005c3c:	881b      	ldrh	r3, [r3, #0]
 8005c3e:	ee07 3a90 	vmov	s15, r3
 8005c42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c4a:	ee17 0a90 	vmov	r0, s15
 8005c4e:	f7fa fc93 	bl	8000578 <__aeabi_f2d>
 8005c52:	4602      	mov	r2, r0
 8005c54:	460b      	mov	r3, r1
 8005c56:	e9c7 2304 	strd	r2, r3, [r7, #16]
		ptrPwmHandler->ptrTIMx->CCR2 = (op)/100 - 1;
 8005c5a:	f04f 0200 	mov.w	r2, #0
 8005c5e:	4b43      	ldr	r3, [pc, #268]	; (8005d6c <setDuttyCycleAfOpt+0x1cc>)
 8005c60:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005c64:	f7fa fe0a 	bl	800087c <__aeabi_ddiv>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	460b      	mov	r3, r1
 8005c6c:	4610      	mov	r0, r2
 8005c6e:	4619      	mov	r1, r3
 8005c70:	f04f 0200 	mov.w	r2, #0
 8005c74:	4b3e      	ldr	r3, [pc, #248]	; (8005d70 <setDuttyCycleAfOpt+0x1d0>)
 8005c76:	f7fa fb1f 	bl	80002b8 <__aeabi_dsub>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	4610      	mov	r0, r2
 8005c80:	4619      	mov	r1, r3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681c      	ldr	r4, [r3, #0]
 8005c86:	f7fa ffa7 	bl	8000bd8 <__aeabi_d2uiz>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	63a3      	str	r3, [r4, #56]	; 0x38
		break;
 8005c8e:	e064      	b.n	8005d5a <setDuttyCycleAfOpt+0x1ba>
	}

	case PWM_CHANNEL_3:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	edd3 7a04 	vldr	s15, [r3, #16]
 8005c96:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8005d64 <setDuttyCycleAfOpt+0x1c4>
 8005c9a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005c9e:	4b32      	ldr	r3, [pc, #200]	; (8005d68 <setDuttyCycleAfOpt+0x1c8>)
 8005ca0:	881b      	ldrh	r3, [r3, #0]
 8005ca2:	ee07 3a90 	vmov	s15, r3
 8005ca6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005caa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cae:	ee17 0a90 	vmov	r0, s15
 8005cb2:	f7fa fc61 	bl	8000578 <__aeabi_f2d>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	460b      	mov	r3, r1
 8005cba:	e9c7 2306 	strd	r2, r3, [r7, #24]
		ptrPwmHandler->ptrTIMx->CCR3 = (op)/100 - 1;
 8005cbe:	f04f 0200 	mov.w	r2, #0
 8005cc2:	4b2a      	ldr	r3, [pc, #168]	; (8005d6c <setDuttyCycleAfOpt+0x1cc>)
 8005cc4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8005cc8:	f7fa fdd8 	bl	800087c <__aeabi_ddiv>
 8005ccc:	4602      	mov	r2, r0
 8005cce:	460b      	mov	r3, r1
 8005cd0:	4610      	mov	r0, r2
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	f04f 0200 	mov.w	r2, #0
 8005cd8:	4b25      	ldr	r3, [pc, #148]	; (8005d70 <setDuttyCycleAfOpt+0x1d0>)
 8005cda:	f7fa faed 	bl	80002b8 <__aeabi_dsub>
 8005cde:	4602      	mov	r2, r0
 8005ce0:	460b      	mov	r3, r1
 8005ce2:	4610      	mov	r0, r2
 8005ce4:	4619      	mov	r1, r3
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681c      	ldr	r4, [r3, #0]
 8005cea:	f7fa ff75 	bl	8000bd8 <__aeabi_d2uiz>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	63e3      	str	r3, [r4, #60]	; 0x3c
		break;
 8005cf2:	e032      	b.n	8005d5a <setDuttyCycleAfOpt+0x1ba>
	}

	case PWM_CHANNEL_4:{
		double op = (100-ptrPwmHandler->config.duttyCicle) * periodo;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	edd3 7a04 	vldr	s15, [r3, #16]
 8005cfa:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8005d64 <setDuttyCycleAfOpt+0x1c4>
 8005cfe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005d02:	4b19      	ldr	r3, [pc, #100]	; (8005d68 <setDuttyCycleAfOpt+0x1c8>)
 8005d04:	881b      	ldrh	r3, [r3, #0]
 8005d06:	ee07 3a90 	vmov	s15, r3
 8005d0a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d12:	ee17 0a90 	vmov	r0, s15
 8005d16:	f7fa fc2f 	bl	8000578 <__aeabi_f2d>
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	e9c7 2308 	strd	r2, r3, [r7, #32]
		ptrPwmHandler->ptrTIMx->CCR4 = (op)/100 - 1;
 8005d22:	f04f 0200 	mov.w	r2, #0
 8005d26:	4b11      	ldr	r3, [pc, #68]	; (8005d6c <setDuttyCycleAfOpt+0x1cc>)
 8005d28:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8005d2c:	f7fa fda6 	bl	800087c <__aeabi_ddiv>
 8005d30:	4602      	mov	r2, r0
 8005d32:	460b      	mov	r3, r1
 8005d34:	4610      	mov	r0, r2
 8005d36:	4619      	mov	r1, r3
 8005d38:	f04f 0200 	mov.w	r2, #0
 8005d3c:	4b0c      	ldr	r3, [pc, #48]	; (8005d70 <setDuttyCycleAfOpt+0x1d0>)
 8005d3e:	f7fa fabb 	bl	80002b8 <__aeabi_dsub>
 8005d42:	4602      	mov	r2, r0
 8005d44:	460b      	mov	r3, r1
 8005d46:	4610      	mov	r0, r2
 8005d48:	4619      	mov	r1, r3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681c      	ldr	r4, [r3, #0]
 8005d4e:	f7fa ff43 	bl	8000bd8 <__aeabi_d2uiz>
 8005d52:	4603      	mov	r3, r0
 8005d54:	6423      	str	r3, [r4, #64]	; 0x40
		break;
 8005d56:	e000      	b.n	8005d5a <setDuttyCycleAfOpt+0x1ba>
	}

	default:{
		break;
 8005d58:	bf00      	nop
	}

	}// fin del switch-case


}
 8005d5a:	bf00      	nop
 8005d5c:	372c      	adds	r7, #44	; 0x2c
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd90      	pop	{r4, r7, pc}
 8005d62:	bf00      	nop
 8005d64:	42c80000 	.word	0x42c80000
 8005d68:	2000061c 	.word	0x2000061c
 8005d6c:	40590000 	.word	0x40590000
 8005d70:	3ff00000 	.word	0x3ff00000

08005d74 <disableOutput>:
		}
		}
}


uint8_t disableOutput(PWM_Handler_t *ptrPwmHandler){
 8005d74:	b480      	push	{r7}
 8005d76:	b083      	sub	sp, #12
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	6078      	str	r0, [r7, #4]

	switch (ptrPwmHandler->config.channel) {
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	791b      	ldrb	r3, [r3, #4]
 8005d80:	2b03      	cmp	r3, #3
 8005d82:	d82f      	bhi.n	8005de4 <disableOutput+0x70>
 8005d84:	a201      	add	r2, pc, #4	; (adr r2, 8005d8c <disableOutput+0x18>)
 8005d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d8a:	bf00      	nop
 8005d8c:	08005d9d 	.word	0x08005d9d
 8005d90:	08005daf 	.word	0x08005daf
 8005d94:	08005dc1 	.word	0x08005dc1
 8005d98:	08005dd3 	.word	0x08005dd3
		case PWM_CHANNEL_1: {
			// Activamos la salida del canal 1
			ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	6a1a      	ldr	r2, [r3, #32]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f022 0201 	bic.w	r2, r2, #1
 8005daa:	621a      	str	r2, [r3, #32]

			break;
 8005dac:	e01b      	b.n	8005de6 <disableOutput+0x72>
		}

		case PWM_CHANNEL_2: {
			// Activamos la salida del canal 2
			ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	6a1a      	ldr	r2, [r3, #32]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f022 0210 	bic.w	r2, r2, #16
 8005dbc:	621a      	str	r2, [r3, #32]

			break;
 8005dbe:	e012      	b.n	8005de6 <disableOutput+0x72>
		}

		case PWM_CHANNEL_3: {
			// Activamos la salida del canal 3
			ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	6a1a      	ldr	r2, [r3, #32]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005dce:	621a      	str	r2, [r3, #32]

			break;
 8005dd0:	e009      	b.n	8005de6 <disableOutput+0x72>
		}

		case PWM_CHANNEL_4: {
			// Activamos la salida del canal 4
			ptrPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	6a1a      	ldr	r2, [r3, #32]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005de0:	621a      	str	r2, [r3, #32]

			break;
 8005de2:	e000      	b.n	8005de6 <disableOutput+0x72>
		}

		default: {
			break;
 8005de4:	bf00      	nop
		}
		}

	return RESET;
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	370c      	adds	r7, #12
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr

08005df4 <PWMx_Toggle>:

void PWMx_Toggle(PWM_Handler_t *ptrPwmHandler){
 8005df4:	b480      	push	{r7}
 8005df6:	b083      	sub	sp, #12
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]

	switch (ptrPwmHandler->config.channel) {
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	791b      	ldrb	r3, [r3, #4]
 8005e00:	2b03      	cmp	r3, #3
 8005e02:	d82f      	bhi.n	8005e64 <PWMx_Toggle+0x70>
 8005e04:	a201      	add	r2, pc, #4	; (adr r2, 8005e0c <PWMx_Toggle+0x18>)
 8005e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e0a:	bf00      	nop
 8005e0c:	08005e1d 	.word	0x08005e1d
 8005e10:	08005e2f 	.word	0x08005e2f
 8005e14:	08005e41 	.word	0x08005e41
 8005e18:	08005e53 	.word	0x08005e53
			case PWM_CHANNEL_1: {
				// Activamos el polarity en este canal
				ptrPwmHandler->ptrTIMx->CCER ^= TIM_CCER_CC1P;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	6a1a      	ldr	r2, [r3, #32]
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f082 0202 	eor.w	r2, r2, #2
 8005e2a:	621a      	str	r2, [r3, #32]

				break;
 8005e2c:	e01b      	b.n	8005e66 <PWMx_Toggle+0x72>
			}

			case PWM_CHANNEL_2: {
				// Activamos el polarity en este canal
				ptrPwmHandler->ptrTIMx->CCER ^= TIM_CCER_CC2P;
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	6a1a      	ldr	r2, [r3, #32]
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f082 0220 	eor.w	r2, r2, #32
 8005e3c:	621a      	str	r2, [r3, #32]

				break;
 8005e3e:	e012      	b.n	8005e66 <PWMx_Toggle+0x72>
			}

			case PWM_CHANNEL_3: {
				// Activamos el polarity en este canal
				ptrPwmHandler->ptrTIMx->CCER ^= TIM_CCER_CC3P;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	6a1a      	ldr	r2, [r3, #32]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	f482 7200 	eor.w	r2, r2, #512	; 0x200
 8005e4e:	621a      	str	r2, [r3, #32]

				break;
 8005e50:	e009      	b.n	8005e66 <PWMx_Toggle+0x72>
			}

			case PWM_CHANNEL_4: {
				// Activamos el polarity en este canal
				ptrPwmHandler->ptrTIMx->CCER ^= TIM_CCER_CC4P;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	6a1a      	ldr	r2, [r3, #32]
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f482 5200 	eor.w	r2, r2, #8192	; 0x2000
 8005e60:	621a      	str	r2, [r3, #32]

				break;
 8005e62:	e000      	b.n	8005e66 <PWMx_Toggle+0x72>
			}

			default: {
				break;
 8005e64:	bf00      	nop
			}
			}


}
 8005e66:	bf00      	nop
 8005e68:	370c      	adds	r7, #12
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e70:	4770      	bx	lr
 8005e72:	bf00      	nop

08005e74 <RCC_enableMaxFrequencies>:
#include "RCCHunMHz.h"
#include "GPIOxDriver.h"



void RCC_enableMaxFrequencies(uint8_t frequency){
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b082      	sub	sp, #8
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	71fb      	strb	r3, [r7, #7]

	//Nos aseguramos que el PLL esta apagado
	RCC->CR &= ~(RCC_CR_PLLON);
 8005e7e:	4b92      	ldr	r3, [pc, #584]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	4a91      	ldr	r2, [pc, #580]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005e84:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005e88:	6013      	str	r3, [r2, #0]
	//Activamos el PWR parapoder activar el uso de 100MHz de velocidad
	RCC->APB1ENR = RCC_APB1ENR_PWREN;
 8005e8a:	4b8f      	ldr	r3, [pc, #572]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005e8c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e90:	641a      	str	r2, [r3, #64]	; 0x40
	//Le damos la opcion al PWR de permitir al MCU para correr una frecuencia de maximo 100MHz
	PWR->CR |= (0b11 << 14);
 8005e92:	4b8e      	ldr	r3, [pc, #568]	; (80060cc <RCC_enableMaxFrequencies+0x258>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	4a8d      	ldr	r2, [pc, #564]	; (80060cc <RCC_enableMaxFrequencies+0x258>)
 8005e98:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e9c:	6013      	str	r3, [r2, #0]


	//Antes de configurar el PLL referenciamos cual sera la fuente para el PLL, en nuestro caso sera el HSI sobre el mismo
	//registro
	RCC->PLLCFGR &= ~(0b1 << 22);
 8005e9e:	4b8a      	ldr	r3, [pc, #552]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005ea0:	685b      	ldr	r3, [r3, #4]
 8005ea2:	4a89      	ldr	r2, [pc, #548]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005ea4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8005ea8:	6053      	str	r3, [r2, #4]

	// Aqui si dependiendo de la velocidad que queramos usaremos unos multiplicadores y divisores especificos.
	// La formula es freqSys = freq input * (pllN/(pllM*pllP))

	switch (frequency) {
 8005eaa:	79fb      	ldrb	r3, [r7, #7]
 8005eac:	2b08      	cmp	r3, #8
 8005eae:	f200 82fc 	bhi.w	80064aa <RCC_enableMaxFrequencies+0x636>
 8005eb2:	a201      	add	r2, pc, #4	; (adr r2, 8005eb8 <RCC_enableMaxFrequencies+0x44>)
 8005eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb8:	08005edd 	.word	0x08005edd
 8005ebc:	08005f7f 	.word	0x08005f7f
 8005ec0:	08006021 	.word	0x08006021
 8005ec4:	080060d5 	.word	0x080060d5
 8005ec8:	08006177 	.word	0x08006177
 8005ecc:	08006219 	.word	0x08006219
 8005ed0:	080062c5 	.word	0x080062c5
 8005ed4:	08006367 	.word	0x08006367
 8005ed8:	08006409 	.word	0x08006409
		case RCC_20MHz:{
			//freqsys = 16MHz * (120/(16*6)) =  20MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8005edc:	4b7a      	ldr	r3, [pc, #488]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005ede:	685b      	ldr	r3, [r3, #4]
 8005ee0:	4a79      	ldr	r2, [pc, #484]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005ee2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005ee6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8005ee8:	4b77      	ldr	r3, [pc, #476]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	4a76      	ldr	r2, [pc, #472]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005eee:	f043 0310 	orr.w	r3, r3, #16
 8005ef2:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8005ef4:	4b74      	ldr	r3, [pc, #464]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	4a73      	ldr	r2, [pc, #460]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005efa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005efe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005f02:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 8005f04:	4b70      	ldr	r3, [pc, #448]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	4a6f      	ldr	r2, [pc, #444]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f0a:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 8005f0e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8005f10:	4b6d      	ldr	r3, [pc, #436]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f12:	685b      	ldr	r3, [r3, #4]
 8005f14:	4a6c      	ldr	r2, [pc, #432]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f16:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005f1a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLP_Pos); // Division por 6 en el pllP
 8005f1c:	4b6a      	ldr	r3, [pc, #424]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	4a69      	ldr	r2, [pc, #420]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f22:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f26:	6053      	str	r3, [r2, #4]


			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8005f28:	4b67      	ldr	r3, [pc, #412]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f2a:	689b      	ldr	r3, [r3, #8]
 8005f2c:	4a66      	ldr	r2, [pc, #408]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f2e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f32:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8005f34:	4b64      	ldr	r3, [pc, #400]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f36:	689b      	ldr	r3, [r3, #8]
 8005f38:	4a63      	ldr	r2, [pc, #396]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f3a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005f3e:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8005f40:	4b61      	ldr	r3, [pc, #388]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	4a60      	ldr	r2, [pc, #384]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f4a:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8005f4c:	4b5e      	ldr	r3, [pc, #376]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	4a5d      	ldr	r2, [pc, #372]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f52:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f56:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8005f58:	e000      	b.n	8005f5c <RCC_enableMaxFrequencies+0xe8>
				__NOP();
 8005f5a:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8005f5c:	4b5a      	ldr	r3, [pc, #360]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d0f8      	beq.n	8005f5a <RCC_enableMaxFrequencies+0xe6>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8005f68:	4b59      	ldr	r3, [pc, #356]	; (80060d0 <RCC_enableMaxFrequencies+0x25c>)
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	4a58      	ldr	r2, [pc, #352]	; (80060d0 <RCC_enableMaxFrequencies+0x25c>)
 8005f6e:	f023 030f 	bic.w	r3, r3, #15
 8005f72:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b000 << FLASH_ACR_LATENCY_Pos);
 8005f74:	4b56      	ldr	r3, [pc, #344]	; (80060d0 <RCC_enableMaxFrequencies+0x25c>)
 8005f76:	4a56      	ldr	r2, [pc, #344]	; (80060d0 <RCC_enableMaxFrequencies+0x25c>)
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	6013      	str	r3, [r2, #0]

			break;
 8005f7c:	e296      	b.n	80064ac <RCC_enableMaxFrequencies+0x638>
		}case RCC_30MHz:{
			//freqsys = 16MHz * (120/(16*4)) =  30MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8005f7e:	4b52      	ldr	r3, [pc, #328]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	4a51      	ldr	r2, [pc, #324]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f84:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005f88:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8005f8a:	4b4f      	ldr	r3, [pc, #316]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f8c:	685b      	ldr	r3, [r3, #4]
 8005f8e:	4a4e      	ldr	r2, [pc, #312]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f90:	f043 0310 	orr.w	r3, r3, #16
 8005f94:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8005f96:	4b4c      	ldr	r3, [pc, #304]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	4a4b      	ldr	r2, [pc, #300]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005f9c:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005fa0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fa4:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 8005fa6:	4b48      	ldr	r3, [pc, #288]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005fa8:	685b      	ldr	r3, [r3, #4]
 8005faa:	4a47      	ldr	r2, [pc, #284]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005fac:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 8005fb0:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8005fb2:	4b45      	ldr	r3, [pc, #276]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	4a44      	ldr	r2, [pc, #272]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005fb8:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8005fbc:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b01 << RCC_PLLCFGR_PLLP_Pos); // Division por 4 en el pllP
 8005fbe:	4b42      	ldr	r3, [pc, #264]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005fc0:	685b      	ldr	r3, [r3, #4]
 8005fc2:	4a41      	ldr	r2, [pc, #260]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005fc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fc8:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8005fca:	4b3f      	ldr	r3, [pc, #252]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005fcc:	689b      	ldr	r3, [r3, #8]
 8005fce:	4a3e      	ldr	r2, [pc, #248]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005fd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fd4:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8005fd6:	4b3c      	ldr	r3, [pc, #240]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	4a3b      	ldr	r2, [pc, #236]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005fdc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005fe0:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8005fe2:	4b39      	ldr	r3, [pc, #228]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005fe4:	689b      	ldr	r3, [r3, #8]
 8005fe6:	4a38      	ldr	r2, [pc, #224]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005fe8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005fec:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8005fee:	4b36      	ldr	r3, [pc, #216]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a35      	ldr	r2, [pc, #212]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8005ff4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005ff8:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8005ffa:	e000      	b.n	8005ffe <RCC_enableMaxFrequencies+0x18a>
				__NOP();
 8005ffc:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8005ffe:	4b32      	ldr	r3, [pc, #200]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006006:	2b00      	cmp	r3, #0
 8006008:	d0f8      	beq.n	8005ffc <RCC_enableMaxFrequencies+0x188>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 800600a:	4b31      	ldr	r3, [pc, #196]	; (80060d0 <RCC_enableMaxFrequencies+0x25c>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	4a30      	ldr	r2, [pc, #192]	; (80060d0 <RCC_enableMaxFrequencies+0x25c>)
 8006010:	f023 030f 	bic.w	r3, r3, #15
 8006014:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b000 << FLASH_ACR_LATENCY_Pos);
 8006016:	4b2e      	ldr	r3, [pc, #184]	; (80060d0 <RCC_enableMaxFrequencies+0x25c>)
 8006018:	4a2d      	ldr	r2, [pc, #180]	; (80060d0 <RCC_enableMaxFrequencies+0x25c>)
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	6013      	str	r3, [r2, #0]

			break;
 800601e:	e245      	b.n	80064ac <RCC_enableMaxFrequencies+0x638>
		}case RCC_40MHz:{
			//freqsys = 16MHz * (240/(16*6)) =  40MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8006020:	4b29      	ldr	r3, [pc, #164]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	4a28      	ldr	r2, [pc, #160]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8006026:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800602a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 800602c:	4b26      	ldr	r3, [pc, #152]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	4a25      	ldr	r2, [pc, #148]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8006032:	f043 0310 	orr.w	r3, r3, #16
 8006036:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8006038:	4b23      	ldr	r3, [pc, #140]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	4a22      	ldr	r2, [pc, #136]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 800603e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006042:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006046:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (240 << RCC_PLLCFGR_PLLN_Pos);
 8006048:	4b1f      	ldr	r3, [pc, #124]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	4a1e      	ldr	r2, [pc, #120]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 800604e:	f443 5370 	orr.w	r3, r3, #15360	; 0x3c00
 8006052:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8006054:	4b1c      	ldr	r3, [pc, #112]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	4a1b      	ldr	r2, [pc, #108]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 800605a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800605e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b10 << RCC_PLLCFGR_PLLP_Pos); // Division por 6 en el pllP
 8006060:	4b19      	ldr	r3, [pc, #100]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8006062:	685b      	ldr	r3, [r3, #4]
 8006064:	4a18      	ldr	r2, [pc, #96]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8006066:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800606a:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 800606c:	4b16      	ldr	r3, [pc, #88]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	4a15      	ldr	r2, [pc, #84]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8006072:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006076:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8006078:	4b13      	ldr	r3, [pc, #76]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 800607a:	689b      	ldr	r3, [r3, #8]
 800607c:	4a12      	ldr	r2, [pc, #72]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 800607e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006082:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8006084:	4b10      	ldr	r3, [pc, #64]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	4a0f      	ldr	r2, [pc, #60]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 800608a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800608e:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8006090:	4b0d      	ldr	r3, [pc, #52]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a0c      	ldr	r2, [pc, #48]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 8006096:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800609a:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800609c:	e000      	b.n	80060a0 <RCC_enableMaxFrequencies+0x22c>
				__NOP();
 800609e:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80060a0:	4b09      	ldr	r3, [pc, #36]	; (80060c8 <RCC_enableMaxFrequencies+0x254>)
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d0f8      	beq.n	800609e <RCC_enableMaxFrequencies+0x22a>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80060ac:	4b08      	ldr	r3, [pc, #32]	; (80060d0 <RCC_enableMaxFrequencies+0x25c>)
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a07      	ldr	r2, [pc, #28]	; (80060d0 <RCC_enableMaxFrequencies+0x25c>)
 80060b2:	f023 030f 	bic.w	r3, r3, #15
 80060b6:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 80060b8:	4b05      	ldr	r3, [pc, #20]	; (80060d0 <RCC_enableMaxFrequencies+0x25c>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	4a04      	ldr	r2, [pc, #16]	; (80060d0 <RCC_enableMaxFrequencies+0x25c>)
 80060be:	f043 0301 	orr.w	r3, r3, #1
 80060c2:	6013      	str	r3, [r2, #0]


			break;
 80060c4:	e1f2      	b.n	80064ac <RCC_enableMaxFrequencies+0x638>
 80060c6:	bf00      	nop
 80060c8:	40023800 	.word	0x40023800
 80060cc:	40007000 	.word	0x40007000
 80060d0:	40023c00 	.word	0x40023c00
		}case RCC_50MHz:{
			//freqsys = 16MHz * (100/(16*2)) =  50MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80060d4:	4b79      	ldr	r3, [pc, #484]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80060d6:	685b      	ldr	r3, [r3, #4]
 80060d8:	4a78      	ldr	r2, [pc, #480]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80060da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80060de:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80060e0:	4b76      	ldr	r3, [pc, #472]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	4a75      	ldr	r2, [pc, #468]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80060e6:	f043 0310 	orr.w	r3, r3, #16
 80060ea:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80060ec:	4b73      	ldr	r3, [pc, #460]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	4a72      	ldr	r2, [pc, #456]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80060f2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80060f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80060fa:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 80060fc:	4b6f      	ldr	r3, [pc, #444]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80060fe:	685b      	ldr	r3, [r3, #4]
 8006100:	4a6e      	ldr	r2, [pc, #440]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006102:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8006106:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 8006108:	4b6c      	ldr	r3, [pc, #432]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	4a6b      	ldr	r2, [pc, #428]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800610e:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006112:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8006114:	4b69      	ldr	r3, [pc, #420]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006116:	4a69      	ldr	r2, [pc, #420]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006118:	685b      	ldr	r3, [r3, #4]
 800611a:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR No se divide nada en este caso
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 800611c:	4b67      	ldr	r3, [pc, #412]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800611e:	689b      	ldr	r3, [r3, #8]
 8006120:	4a66      	ldr	r2, [pc, #408]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006122:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006126:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8006128:	4b64      	ldr	r3, [pc, #400]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	4a63      	ldr	r2, [pc, #396]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800612e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006132:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 10); // Division del APB1 por 1
 8006134:	4b61      	ldr	r3, [pc, #388]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	4a60      	ldr	r2, [pc, #384]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800613a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800613e:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8006140:	4b5e      	ldr	r3, [pc, #376]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	4a5d      	ldr	r2, [pc, #372]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006146:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800614a:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800614c:	e000      	b.n	8006150 <RCC_enableMaxFrequencies+0x2dc>
				__NOP();
 800614e:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8006150:	4b5a      	ldr	r3, [pc, #360]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006158:	2b00      	cmp	r3, #0
 800615a:	d0f8      	beq.n	800614e <RCC_enableMaxFrequencies+0x2da>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 800615c:	4b58      	ldr	r3, [pc, #352]	; (80062c0 <RCC_enableMaxFrequencies+0x44c>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a57      	ldr	r2, [pc, #348]	; (80062c0 <RCC_enableMaxFrequencies+0x44c>)
 8006162:	f023 030f 	bic.w	r3, r3, #15
 8006166:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 8006168:	4b55      	ldr	r3, [pc, #340]	; (80062c0 <RCC_enableMaxFrequencies+0x44c>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a54      	ldr	r2, [pc, #336]	; (80062c0 <RCC_enableMaxFrequencies+0x44c>)
 800616e:	f043 0301 	orr.w	r3, r3, #1
 8006172:	6013      	str	r3, [r2, #0]

			break;
 8006174:	e19a      	b.n	80064ac <RCC_enableMaxFrequencies+0x638>
		}case RCC_60MHz:{
			//freqsys = 16MHz * (120/(16*2)) =  60MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8006176:	4b51      	ldr	r3, [pc, #324]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006178:	685b      	ldr	r3, [r3, #4]
 800617a:	4a50      	ldr	r2, [pc, #320]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800617c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006180:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8006182:	4b4e      	ldr	r3, [pc, #312]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	4a4d      	ldr	r2, [pc, #308]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006188:	f043 0310 	orr.w	r3, r3, #16
 800618c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 800618e:	4b4b      	ldr	r3, [pc, #300]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006190:	685b      	ldr	r3, [r3, #4]
 8006192:	4a4a      	ldr	r2, [pc, #296]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006194:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006198:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800619c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (120 << RCC_PLLCFGR_PLLN_Pos);
 800619e:	4b47      	ldr	r3, [pc, #284]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061a0:	685b      	ldr	r3, [r3, #4]
 80061a2:	4a46      	ldr	r2, [pc, #280]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061a4:	f443 53f0 	orr.w	r3, r3, #7680	; 0x1e00
 80061a8:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80061aa:	4b44      	ldr	r3, [pc, #272]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061ac:	685b      	ldr	r3, [r3, #4]
 80061ae:	4a43      	ldr	r2, [pc, #268]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061b0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80061b4:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 80061b6:	4b41      	ldr	r3, [pc, #260]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061b8:	4a40      	ldr	r2, [pc, #256]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 80061be:	4b3f      	ldr	r3, [pc, #252]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061c0:	689b      	ldr	r3, [r3, #8]
 80061c2:	4a3e      	ldr	r2, [pc, #248]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061c4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061c8:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 80061ca:	4b3c      	ldr	r3, [pc, #240]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	4a3b      	ldr	r2, [pc, #236]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061d0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80061d4:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 80061d6:	4b39      	ldr	r3, [pc, #228]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	4a38      	ldr	r2, [pc, #224]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80061e0:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80061e2:	4b36      	ldr	r3, [pc, #216]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	4a35      	ldr	r2, [pc, #212]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061e8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80061ec:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80061ee:	e000      	b.n	80061f2 <RCC_enableMaxFrequencies+0x37e>
				__NOP();
 80061f0:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80061f2:	4b32      	ldr	r3, [pc, #200]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d0f8      	beq.n	80061f0 <RCC_enableMaxFrequencies+0x37c>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80061fe:	4b30      	ldr	r3, [pc, #192]	; (80062c0 <RCC_enableMaxFrequencies+0x44c>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	4a2f      	ldr	r2, [pc, #188]	; (80062c0 <RCC_enableMaxFrequencies+0x44c>)
 8006204:	f023 030f 	bic.w	r3, r3, #15
 8006208:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b001 << FLASH_ACR_LATENCY_Pos);
 800620a:	4b2d      	ldr	r3, [pc, #180]	; (80062c0 <RCC_enableMaxFrequencies+0x44c>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a2c      	ldr	r2, [pc, #176]	; (80062c0 <RCC_enableMaxFrequencies+0x44c>)
 8006210:	f043 0301 	orr.w	r3, r3, #1
 8006214:	6013      	str	r3, [r2, #0]

			break;
 8006216:	e149      	b.n	80064ac <RCC_enableMaxFrequencies+0x638>
		}case RCC_70MHz:{
			//freqsys = 16MHz * (140/(16*2)) =  70MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8006218:	4b28      	ldr	r3, [pc, #160]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	4a27      	ldr	r2, [pc, #156]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800621e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006222:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8006224:	4b25      	ldr	r3, [pc, #148]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	4a24      	ldr	r2, [pc, #144]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800622a:	f043 0310 	orr.w	r3, r3, #16
 800622e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8006230:	4b22      	ldr	r3, [pc, #136]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	4a21      	ldr	r2, [pc, #132]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006236:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800623a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800623e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (140 << RCC_PLLCFGR_PLLN_Pos);
 8006240:	4b1e      	ldr	r3, [pc, #120]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	4a1d      	ldr	r2, [pc, #116]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006246:	f443 530c 	orr.w	r3, r3, #8960	; 0x2300
 800624a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 800624c:	4b1b      	ldr	r3, [pc, #108]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	4a1a      	ldr	r2, [pc, #104]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006252:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006256:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8006258:	4b18      	ldr	r3, [pc, #96]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800625a:	4a18      	ldr	r2, [pc, #96]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8006260:	4b16      	ldr	r3, [pc, #88]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006262:	689b      	ldr	r3, [r3, #8]
 8006264:	4a15      	ldr	r2, [pc, #84]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006266:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800626a:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 800626c:	4b13      	ldr	r3, [pc, #76]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	4a12      	ldr	r2, [pc, #72]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006272:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006276:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8006278:	4b10      	ldr	r3, [pc, #64]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	4a0f      	ldr	r2, [pc, #60]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800627e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006282:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8006284:	4b0d      	ldr	r3, [pc, #52]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	4a0c      	ldr	r2, [pc, #48]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 800628a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800628e:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8006290:	e000      	b.n	8006294 <RCC_enableMaxFrequencies+0x420>
				__NOP();
 8006292:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8006294:	4b09      	ldr	r3, [pc, #36]	; (80062bc <RCC_enableMaxFrequencies+0x448>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800629c:	2b00      	cmp	r3, #0
 800629e:	d0f8      	beq.n	8006292 <RCC_enableMaxFrequencies+0x41e>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80062a0:	4b07      	ldr	r3, [pc, #28]	; (80062c0 <RCC_enableMaxFrequencies+0x44c>)
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	4a06      	ldr	r2, [pc, #24]	; (80062c0 <RCC_enableMaxFrequencies+0x44c>)
 80062a6:	f023 030f 	bic.w	r3, r3, #15
 80062aa:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 80062ac:	4b04      	ldr	r3, [pc, #16]	; (80062c0 <RCC_enableMaxFrequencies+0x44c>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a03      	ldr	r2, [pc, #12]	; (80062c0 <RCC_enableMaxFrequencies+0x44c>)
 80062b2:	f043 0302 	orr.w	r3, r3, #2
 80062b6:	6013      	str	r3, [r2, #0]

			break;
 80062b8:	e0f8      	b.n	80064ac <RCC_enableMaxFrequencies+0x638>
 80062ba:	bf00      	nop
 80062bc:	40023800 	.word	0x40023800
 80062c0:	40023c00 	.word	0x40023c00
		}case RCC_80MHz:{
			//freqsys = 16MHz * (160/(16*2)) =  80MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 80062c4:	4b83      	ldr	r3, [pc, #524]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80062c6:	685b      	ldr	r3, [r3, #4]
 80062c8:	4a82      	ldr	r2, [pc, #520]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80062ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80062ce:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 80062d0:	4b80      	ldr	r3, [pc, #512]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80062d2:	685b      	ldr	r3, [r3, #4]
 80062d4:	4a7f      	ldr	r2, [pc, #508]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80062d6:	f043 0310 	orr.w	r3, r3, #16
 80062da:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 80062dc:	4b7d      	ldr	r3, [pc, #500]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80062de:	685b      	ldr	r3, [r3, #4]
 80062e0:	4a7c      	ldr	r2, [pc, #496]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80062e2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80062e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062ea:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (160 << RCC_PLLCFGR_PLLN_Pos);
 80062ec:	4b79      	ldr	r3, [pc, #484]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	4a78      	ldr	r2, [pc, #480]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80062f2:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80062f6:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 80062f8:	4b76      	ldr	r3, [pc, #472]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80062fa:	685b      	ldr	r3, [r3, #4]
 80062fc:	4a75      	ldr	r2, [pc, #468]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80062fe:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006302:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8006304:	4b73      	ldr	r3, [pc, #460]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006306:	4a73      	ldr	r2, [pc, #460]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 800630c:	4b71      	ldr	r3, [pc, #452]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800630e:	689b      	ldr	r3, [r3, #8]
 8006310:	4a70      	ldr	r2, [pc, #448]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006312:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006316:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 8006318:	4b6e      	ldr	r3, [pc, #440]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	4a6d      	ldr	r2, [pc, #436]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800631e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006322:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8006324:	4b6b      	ldr	r3, [pc, #428]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	4a6a      	ldr	r2, [pc, #424]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800632a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800632e:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8006330:	4b68      	ldr	r3, [pc, #416]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a67      	ldr	r2, [pc, #412]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006336:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800633a:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 800633c:	e000      	b.n	8006340 <RCC_enableMaxFrequencies+0x4cc>
				__NOP();
 800633e:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8006340:	4b64      	ldr	r3, [pc, #400]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006348:	2b00      	cmp	r3, #0
 800634a:	d0f8      	beq.n	800633e <RCC_enableMaxFrequencies+0x4ca>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 800634c:	4b62      	ldr	r3, [pc, #392]	; (80064d8 <RCC_enableMaxFrequencies+0x664>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4a61      	ldr	r2, [pc, #388]	; (80064d8 <RCC_enableMaxFrequencies+0x664>)
 8006352:	f023 030f 	bic.w	r3, r3, #15
 8006356:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 8006358:	4b5f      	ldr	r3, [pc, #380]	; (80064d8 <RCC_enableMaxFrequencies+0x664>)
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a5e      	ldr	r2, [pc, #376]	; (80064d8 <RCC_enableMaxFrequencies+0x664>)
 800635e:	f043 0302 	orr.w	r3, r3, #2
 8006362:	6013      	str	r3, [r2, #0]

			break;
 8006364:	e0a2      	b.n	80064ac <RCC_enableMaxFrequencies+0x638>
		}case RCC_90MHz:{
			//freqsys = 16MHz * (180/(16*2)) =  90MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8006366:	4b5b      	ldr	r3, [pc, #364]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	4a5a      	ldr	r2, [pc, #360]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800636c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006370:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (16 << RCC_PLLCFGR_PLLM_Pos);
 8006372:	4b58      	ldr	r3, [pc, #352]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	4a57      	ldr	r2, [pc, #348]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006378:	f043 0310 	orr.w	r3, r3, #16
 800637c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 800637e:	4b55      	ldr	r3, [pc, #340]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006380:	685b      	ldr	r3, [r3, #4]
 8006382:	4a54      	ldr	r2, [pc, #336]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006384:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006388:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800638c:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (180 << RCC_PLLCFGR_PLLN_Pos);
 800638e:	4b51      	ldr	r3, [pc, #324]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	4a50      	ldr	r2, [pc, #320]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006394:	f443 5334 	orr.w	r3, r3, #11520	; 0x2d00
 8006398:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 800639a:	4b4e      	ldr	r3, [pc, #312]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	4a4d      	ldr	r2, [pc, #308]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80063a0:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80063a4:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 80063a6:	4b4b      	ldr	r3, [pc, #300]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80063a8:	4a4a      	ldr	r2, [pc, #296]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 80063ae:	4b49      	ldr	r3, [pc, #292]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	4a48      	ldr	r2, [pc, #288]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80063b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80063b8:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 80063ba:	4b46      	ldr	r3, [pc, #280]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	4a45      	ldr	r2, [pc, #276]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80063c0:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80063c4:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 80063c6:	4b43      	ldr	r3, [pc, #268]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	4a42      	ldr	r2, [pc, #264]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80063cc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80063d0:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 80063d2:	4b40      	ldr	r3, [pc, #256]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a3f      	ldr	r2, [pc, #252]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80063d8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80063dc:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80063de:	e000      	b.n	80063e2 <RCC_enableMaxFrequencies+0x56e>
				__NOP();
 80063e0:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 80063e2:	4b3c      	ldr	r3, [pc, #240]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d0f8      	beq.n	80063e0 <RCC_enableMaxFrequencies+0x56c>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 80063ee:	4b3a      	ldr	r3, [pc, #232]	; (80064d8 <RCC_enableMaxFrequencies+0x664>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a39      	ldr	r2, [pc, #228]	; (80064d8 <RCC_enableMaxFrequencies+0x664>)
 80063f4:	f023 030f 	bic.w	r3, r3, #15
 80063f8:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b010 << FLASH_ACR_LATENCY_Pos);
 80063fa:	4b37      	ldr	r3, [pc, #220]	; (80064d8 <RCC_enableMaxFrequencies+0x664>)
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	4a36      	ldr	r2, [pc, #216]	; (80064d8 <RCC_enableMaxFrequencies+0x664>)
 8006400:	f043 0302 	orr.w	r3, r3, #2
 8006404:	6013      	str	r3, [r2, #0]

			break;
 8006406:	e051      	b.n	80064ac <RCC_enableMaxFrequencies+0x638>
		}case RCC_100MHz:{
			//freqsys = 16MHz * (100/(8*2)) =  100MHz
			RCC->PLLCFGR &= ~(0xFF << RCC_PLLCFGR_PLLM_Pos);
 8006408:	4b32      	ldr	r3, [pc, #200]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800640a:	685b      	ldr	r3, [r3, #4]
 800640c:	4a31      	ldr	r2, [pc, #196]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800640e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006412:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (8 << RCC_PLLCFGR_PLLM_Pos);
 8006414:	4b2f      	ldr	r3, [pc, #188]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	4a2e      	ldr	r2, [pc, #184]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800641a:	f043 0308 	orr.w	r3, r3, #8
 800641e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0x1FF << RCC_PLLCFGR_PLLN_Pos);
 8006420:	4b2c      	ldr	r3, [pc, #176]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	4a2b      	ldr	r2, [pc, #172]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006426:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800642a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800642e:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (100 << RCC_PLLCFGR_PLLN_Pos);
 8006430:	4b28      	ldr	r3, [pc, #160]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	4a27      	ldr	r2, [pc, #156]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006436:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 800643a:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR &= ~(0b11 << RCC_PLLCFGR_PLLP_Pos);
 800643c:	4b25      	ldr	r3, [pc, #148]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800643e:	685b      	ldr	r3, [r3, #4]
 8006440:	4a24      	ldr	r2, [pc, #144]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006442:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8006446:	6053      	str	r3, [r2, #4]
			RCC->PLLCFGR |= (0b00 << RCC_PLLCFGR_PLLP_Pos); // Division por 2 en el pllP
 8006448:	4b22      	ldr	r3, [pc, #136]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800644a:	4a22      	ldr	r2, [pc, #136]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800644c:	685b      	ldr	r3, [r3, #4]
 800644e:	6053      	str	r3, [r2, #4]

			//Seleccionamos los preescalers adecuados para los AHB y APBx en el registro RCC_CFGR
			RCC->CFGR &= ~(0b1000 << 4); // Division del AHB por 1
 8006450:	4b20      	ldr	r3, [pc, #128]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	4a1f      	ldr	r2, [pc, #124]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006456:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800645a:	6093      	str	r3, [r2, #8]
			RCC->CFGR &= ~(0b100 << 13); // division del APB2 por 1
 800645c:	4b1d      	ldr	r3, [pc, #116]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800645e:	689b      	ldr	r3, [r3, #8]
 8006460:	4a1c      	ldr	r2, [pc, #112]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006462:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006466:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100 << 10); // Division del APB1 por 2
 8006468:	4b1a      	ldr	r3, [pc, #104]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800646a:	689b      	ldr	r3, [r3, #8]
 800646c:	4a19      	ldr	r2, [pc, #100]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800646e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006472:	6093      	str	r3, [r2, #8]

			//Configurado el PLL para salida de 100MHz entonces ya podemos activar el PLL
			RCC->CR |= RCC_CR_PLLON;
 8006474:	4b17      	ldr	r3, [pc, #92]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4a16      	ldr	r2, [pc, #88]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 800647a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800647e:	6013      	str	r3, [r2, #0]
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8006480:	e000      	b.n	8006484 <RCC_enableMaxFrequencies+0x610>
				__NOP();
 8006482:	bf00      	nop
			while (!(RCC->CR & RCC_CR_PLLRDY)){
 8006484:	4b13      	ldr	r3, [pc, #76]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d0f8      	beq.n	8006482 <RCC_enableMaxFrequencies+0x60e>
			}

			//Antes de configurar el PLL del RCC, debemos cambiar la velocidad de lectura de la memoria flash
			FLASH->ACR &= ~(0xF << FLASH_ACR_LATENCY_Pos);
 8006490:	4b11      	ldr	r3, [pc, #68]	; (80064d8 <RCC_enableMaxFrequencies+0x664>)
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a10      	ldr	r2, [pc, #64]	; (80064d8 <RCC_enableMaxFrequencies+0x664>)
 8006496:	f023 030f 	bic.w	r3, r3, #15
 800649a:	6013      	str	r3, [r2, #0]
			FLASH->ACR |= (0b011 << FLASH_ACR_LATENCY_Pos);
 800649c:	4b0e      	ldr	r3, [pc, #56]	; (80064d8 <RCC_enableMaxFrequencies+0x664>)
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	4a0d      	ldr	r2, [pc, #52]	; (80064d8 <RCC_enableMaxFrequencies+0x664>)
 80064a2:	f043 0303 	orr.w	r3, r3, #3
 80064a6:	6013      	str	r3, [r2, #0]

			break;
 80064a8:	e000      	b.n	80064ac <RCC_enableMaxFrequencies+0x638>
		}
		default:{
			break;
 80064aa:	bf00      	nop
		}
	}


	// Se configura como system clock al PLL
	RCC->CFGR |= RCC_CFGR_SW_PLL;
 80064ac:	4b09      	ldr	r3, [pc, #36]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80064ae:	689b      	ldr	r3, [r3, #8]
 80064b0:	4a08      	ldr	r2, [pc, #32]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80064b2:	f043 0302 	orr.w	r3, r3, #2
 80064b6:	6093      	str	r3, [r2, #8]

	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 80064b8:	e000      	b.n	80064bc <RCC_enableMaxFrequencies+0x648>
		__NOP();
 80064ba:	bf00      	nop
	while(!(RCC->CFGR & RCC_CFGR_SWS_PLL)){
 80064bc:	4b05      	ldr	r3, [pc, #20]	; (80064d4 <RCC_enableMaxFrequencies+0x660>)
 80064be:	689b      	ldr	r3, [r3, #8]
 80064c0:	f003 0308 	and.w	r3, r3, #8
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d0f8      	beq.n	80064ba <RCC_enableMaxFrequencies+0x646>
	}

	SystemCoreClockUpdate();
 80064c8:	f000 fd14 	bl	8006ef4 <SystemCoreClockUpdate>

}
 80064cc:	bf00      	nop
 80064ce:	3708      	adds	r7, #8
 80064d0:	46bd      	mov	sp, r7
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	40023800 	.word	0x40023800
 80064d8:	40023c00 	.word	0x40023c00

080064dc <__NVIC_EnableIRQ>:
{
 80064dc:	b480      	push	{r7}
 80064de:	b083      	sub	sp, #12
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	4603      	mov	r3, r0
 80064e4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80064e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	db0b      	blt.n	8006506 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80064ee:	79fb      	ldrb	r3, [r7, #7]
 80064f0:	f003 021f 	and.w	r2, r3, #31
 80064f4:	4907      	ldr	r1, [pc, #28]	; (8006514 <__NVIC_EnableIRQ+0x38>)
 80064f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064fa:	095b      	lsrs	r3, r3, #5
 80064fc:	2001      	movs	r0, #1
 80064fe:	fa00 f202 	lsl.w	r2, r0, r2
 8006502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8006506:	bf00      	nop
 8006508:	370c      	adds	r7, #12
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr
 8006512:	bf00      	nop
 8006514:	e000e100 	.word	0xe000e100

08006518 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006518:	b480      	push	{r7}
 800651a:	b083      	sub	sp, #12
 800651c:	af00      	add	r7, sp, #0
 800651e:	4603      	mov	r3, r0
 8006520:	6039      	str	r1, [r7, #0]
 8006522:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006524:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006528:	2b00      	cmp	r3, #0
 800652a:	db0a      	blt.n	8006542 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	b2da      	uxtb	r2, r3
 8006530:	490c      	ldr	r1, [pc, #48]	; (8006564 <__NVIC_SetPriority+0x4c>)
 8006532:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006536:	0112      	lsls	r2, r2, #4
 8006538:	b2d2      	uxtb	r2, r2
 800653a:	440b      	add	r3, r1
 800653c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006540:	e00a      	b.n	8006558 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006542:	683b      	ldr	r3, [r7, #0]
 8006544:	b2da      	uxtb	r2, r3
 8006546:	4908      	ldr	r1, [pc, #32]	; (8006568 <__NVIC_SetPriority+0x50>)
 8006548:	79fb      	ldrb	r3, [r7, #7]
 800654a:	f003 030f 	and.w	r3, r3, #15
 800654e:	3b04      	subs	r3, #4
 8006550:	0112      	lsls	r2, r2, #4
 8006552:	b2d2      	uxtb	r2, r2
 8006554:	440b      	add	r3, r1
 8006556:	761a      	strb	r2, [r3, #24]
}
 8006558:	bf00      	nop
 800655a:	370c      	adds	r7, #12
 800655c:	46bd      	mov	sp, r7
 800655e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006562:	4770      	bx	lr
 8006564:	e000e100 	.word	0xe000e100
 8006568:	e000ed00 	.word	0xe000ed00

0800656c <USART_Config>:
/**
 * Configurando el puerto Serial...
 * Recordar que siempre se debe comenzar con activar la señal de reloj
 * del periferico que se está utilizando.
 */
void USART_Config(USART_Handler_t *ptrUsartHandler){
 800656c:	b590      	push	{r4, r7, lr}
 800656e:	b083      	sub	sp, #12
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8006574:	b672      	cpsid	i
}
 8006576:	bf00      	nop
	__disable_irq();

	/* 1. Activamos la señal de reloj que viene desde el BUS al que pertenece el periferico */
	/* Lo debemos hacer para cada uno de las posibles opciones que tengamos (USART1, USART2, USART6) */
    /* 1.1 Configuramos el USART1 */
	if(ptrUsartHandler->ptrUSARTx == USART1){
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a91      	ldr	r2, [pc, #580]	; (80067c4 <USART_Config+0x258>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d106      	bne.n	8006590 <USART_Config+0x24>
		RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8006582:	4b91      	ldr	r3, [pc, #580]	; (80067c8 <USART_Config+0x25c>)
 8006584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006586:	4a90      	ldr	r2, [pc, #576]	; (80067c8 <USART_Config+0x25c>)
 8006588:	f043 0310 	orr.w	r3, r3, #16
 800658c:	6453      	str	r3, [r2, #68]	; 0x44
 800658e:	e018      	b.n	80065c2 <USART_Config+0x56>
	}
	else if(ptrUsartHandler->ptrUSARTx == USART2){
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a8d      	ldr	r2, [pc, #564]	; (80067cc <USART_Config+0x260>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d106      	bne.n	80065a8 <USART_Config+0x3c>
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 800659a:	4b8b      	ldr	r3, [pc, #556]	; (80067c8 <USART_Config+0x25c>)
 800659c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800659e:	4a8a      	ldr	r2, [pc, #552]	; (80067c8 <USART_Config+0x25c>)
 80065a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80065a4:	6413      	str	r3, [r2, #64]	; 0x40
 80065a6:	e00c      	b.n	80065c2 <USART_Config+0x56>
	}
	
    /* 1.2 Configuramos el USART6 */
	else if(ptrUsartHandler->ptrUSARTx == USART6){
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	4a88      	ldr	r2, [pc, #544]	; (80067d0 <USART_Config+0x264>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d106      	bne.n	80065c0 <USART_Config+0x54>
		RCC->APB2ENR |= RCC_APB2ENR_USART6EN;
 80065b2:	4b85      	ldr	r3, [pc, #532]	; (80067c8 <USART_Config+0x25c>)
 80065b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065b6:	4a84      	ldr	r2, [pc, #528]	; (80067c8 <USART_Config+0x25c>)
 80065b8:	f043 0320 	orr.w	r3, r3, #32
 80065bc:	6453      	str	r3, [r2, #68]	; 0x44
 80065be:	e000      	b.n	80065c2 <USART_Config+0x56>
	}
	else{
		__NOP();
 80065c0:	bf00      	nop
	/* Configuracion del Baudrate (registro BRR) */
	/* Configuramos el modo: only TX, only RX, o RXTX */
	/* Por ultimo activamos el modulo USART cuando todo esta correctamente configurado */

	// 2.1 Comienzo por limpiar los registros, para cargar la configuración desde cero
	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	2200      	movs	r2, #0
 80065c8:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	681b      	ldr	r3, [r3, #0]
 80065ce:	2200      	movs	r2, #0
 80065d0:	611a      	str	r2, [r3, #16]

	// 2.2 Configuracion del Parity:
	// Verificamos si el parity esta activado o no
    // Tenga cuidado, el parity hace parte del tamaño de los datos...
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE){
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	7a5b      	ldrb	r3, [r3, #9]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d025      	beq.n	8006626 <USART_Config+0xba>

		// Verificamos si se ha seleccionado ODD or EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_EVEN){
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	7a5b      	ldrb	r3, [r3, #9]
 80065de:	2b02      	cmp	r3, #2
 80065e0:	d110      	bne.n	8006604 <USART_Config+0x98>
			// Es even, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	68da      	ldr	r2, [r3, #12]
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80065f0:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PEIE;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	68da      	ldr	r2, [r3, #12]
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006600:	60da      	str	r2, [r3, #12]
 8006602:	e018      	b.n	8006636 <USART_Config+0xca>
			
		}else{
			// Si es "else" significa que la paridad seleccionada es ODD, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	68da      	ldr	r2, [r3, #12]
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006612:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PEIE;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	68da      	ldr	r2, [r3, #12]
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006622:	60da      	str	r2, [r3, #12]
 8006624:	e007      	b.n	8006636 <USART_Config+0xca>
		}
	}else{
		// Si llegamos aca, es porque no deseamos tener el parity-check
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE ;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	68da      	ldr	r2, [r3, #12]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006634:	60da      	str	r2, [r3, #12]
	}

	// 2.3 Configuramos el tamaño del dato
	if(ptrUsartHandler->USART_Config.USART_datasize == USART_DATASIZE_8BIT){
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	7a1b      	ldrb	r3, [r3, #8]
 800663a:	2b00      	cmp	r3, #0
 800663c:	d108      	bne.n	8006650 <USART_Config+0xe4>
			// Son 8 bits, entonces cargamos la configuracion adecuada
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68da      	ldr	r2, [r3, #12]
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800664c:	60da      	str	r2, [r3, #12]
 800664e:	e007      	b.n	8006660 <USART_Config+0xf4>

	}else{
			// Si es "else" significa que se trata de un tamaño de dato de 9 bits, y cargamos esta configuracion
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	68da      	ldr	r2, [r3, #12]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800665e:	60da      	str	r2, [r3, #12]
	}

	// 2.4 Configuramos los stop bits (SFR USART_CR2)
	switch(ptrUsartHandler->USART_Config.USART_stopbits){
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	7a9b      	ldrb	r3, [r3, #10]
 8006664:	2b03      	cmp	r3, #3
 8006666:	d82f      	bhi.n	80066c8 <USART_Config+0x15c>
 8006668:	a201      	add	r2, pc, #4	; (adr r2, 8006670 <USART_Config+0x104>)
 800666a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800666e:	bf00      	nop
 8006670:	08006681 	.word	0x08006681
 8006674:	08006693 	.word	0x08006693
 8006678:	080066a5 	.word	0x080066a5
 800667c:	080066b7 	.word	0x080066b7
		case USART_STOPBIT_1: {
			// Debemos cargar el valor 0b00 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 &= ~USART_CR2_STOP;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	691a      	ldr	r2, [r3, #16]
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800668e:	611a      	str	r2, [r3, #16]
			break;
 8006690:	e023      	b.n	80066da <USART_Config+0x16e>
		}
		case USART_STOPBIT_0_5: {
			// Debemos cargar el valor 0b01 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP & (~USART_CR2_STOP_1);
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	691a      	ldr	r2, [r3, #16]
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80066a0:	611a      	str	r2, [r3, #16]
			break;
 80066a2:	e01a      	b.n	80066da <USART_Config+0x16e>
		}
		case USART_STOPBIT_2: {
			// Debemoscargar el valor 0b10 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP & (~USART_CR2_STOP_0);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	691a      	ldr	r2, [r3, #16]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80066b2:	611a      	str	r2, [r3, #16]
			break;
 80066b4:	e011      	b.n	80066da <USART_Config+0x16e>
		}
		case USART_STOPBIT_1_5: {
			// Debemoscargar el valor 0b11 en los dos bits de STOP
			ptrUsartHandler->ptrUSARTx->CR2 |= USART_CR2_STOP;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	691a      	ldr	r2, [r3, #16]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 80066c4:	611a      	str	r2, [r3, #16]
			break;
 80066c6:	e008      	b.n	80066da <USART_Config+0x16e>
		}
		default: {
			// En el caso por defecto seleccionamos 1 bit de parada
			ptrUsartHandler->ptrUSARTx->CR2 &= ~USART_CR2_STOP;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	691a      	ldr	r2, [r3, #16]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80066d6:	611a      	str	r2, [r3, #16]
			break;
 80066d8:	bf00      	nop
		}
	}

		// 2.5 Configuracion del Baudrate (SFR USART_BRR)
		ptrUsartHandler->ptrUSARTx->BRR = brrCalculus (ptrUsartHandler, ptrUsartHandler->USART_Config.USART_MCUvelocity);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	68da      	ldr	r2, [r3, #12]
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681c      	ldr	r4, [r3, #0]
 80066e2:	4611      	mov	r1, r2
 80066e4:	6878      	ldr	r0, [r7, #4]
 80066e6:	f000 f8d7 	bl	8006898 <brrCalculus>
 80066ea:	4603      	mov	r3, r0
 80066ec:	60a3      	str	r3, [r4, #8]
//
//
//	}

	// 2.6 Configuramos el modo: TX only, RX only, RXTX, disable
	switch(ptrUsartHandler->USART_Config.USART_mode){
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	799b      	ldrb	r3, [r3, #6]
 80066f2:	2b03      	cmp	r3, #3
 80066f4:	d82e      	bhi.n	8006754 <USART_Config+0x1e8>
 80066f6:	a201      	add	r2, pc, #4	; (adr r2, 80066fc <USART_Config+0x190>)
 80066f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80066fc:	0800670d 	.word	0x0800670d
 8006700:	0800671f 	.word	0x0800671f
 8006704:	08006731 	.word	0x08006731
 8006708:	08006743 	.word	0x08006743
		case USART_MODE_TX:
		{
			// Activamos la parte del sistema encargada de enviar
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	68da      	ldr	r2, [r3, #12]
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f042 0208 	orr.w	r2, r2, #8
 800671a:	60da      	str	r2, [r3, #12]
			break;
 800671c:	e023      	b.n	8006766 <USART_Config+0x1fa>
		}
		case USART_MODE_RX:
		{
			// Activamos la parte del sistema encargada de recibir
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68da      	ldr	r2, [r3, #12]
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	f042 0204 	orr.w	r2, r2, #4
 800672c:	60da      	str	r2, [r3, #12]
			break;
 800672e:	e01a      	b.n	8006766 <USART_Config+0x1fa>
		}
		case USART_MODE_RXTX:
		{
			// Activamos ambas partes, tanto transmision como recepcion
			ptrUsartHandler->ptrUSARTx->CR1 |= (USART_CR1_TE | USART_CR1_RE);
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	681b      	ldr	r3, [r3, #0]
 8006734:	68da      	ldr	r2, [r3, #12]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	f042 020c 	orr.w	r2, r2, #12
 800673e:	60da      	str	r2, [r3, #12]
			break;
 8006740:	e011      	b.n	8006766 <USART_Config+0x1fa>
		}
		case USART_MODE_DISABLE:
		{
			// Desactivamos ambos canales
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE | USART_CR1_RE);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	68da      	ldr	r2, [r3, #12]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f022 020c 	bic.w	r2, r2, #12
 8006750:	60da      	str	r2, [r3, #12]
			break;
 8006752:	e008      	b.n	8006766 <USART_Config+0x1fa>
		}

		default:
		{
			// Actuando por defecto, desactivamos ambos canales
			ptrUsartHandler->ptrUSARTx->CR1 &= ~(USART_CR1_TE | USART_CR1_RE);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68da      	ldr	r2, [r3, #12]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f022 020c 	bic.w	r2, r2, #12
 8006762:	60da      	str	r2, [r3, #12]
			break;
 8006764:	bf00      	nop
		}
	}

	// 2.7 Activamos el modulo serial.
	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE){
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	799b      	ldrb	r3, [r3, #6]
 800676a:	2b03      	cmp	r3, #3
 800676c:	d008      	beq.n	8006780 <USART_Config+0x214>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68da      	ldr	r2, [r3, #12]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800677c:	60da      	str	r2, [r3, #12]
 800677e:	e007      	b.n	8006790 <USART_Config+0x224>
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	68da      	ldr	r2, [r3, #12]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800678e:	60da      	str	r2, [r3, #12]
	}

	//Habilitamos las interrupciones de recepcion RXNEIE
	if (ptrUsartHandler->USART_Config.USART_enableInRx == USART_INTERRUPT_RX_ENABLE){
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	795b      	ldrb	r3, [r3, #5]
 8006794:	2b01      	cmp	r3, #1
 8006796:	d139      	bne.n	800680c <USART_Config+0x2a0>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68da      	ldr	r2, [r3, #12]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f042 0220 	orr.w	r2, r2, #32
 80067a6:	60da      	str	r2, [r3, #12]

		if(ptrUsartHandler->ptrUSARTx == USART1){
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a05      	ldr	r2, [pc, #20]	; (80067c4 <USART_Config+0x258>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d110      	bne.n	80067d4 <USART_Config+0x268>
					// Activando en NVIC para la interrupción del USART1
					__NVIC_EnableIRQ(USART1_IRQn);
 80067b2:	2025      	movs	r0, #37	; 0x25
 80067b4:	f7ff fe92 	bl	80064dc <__NVIC_EnableIRQ>
					__NVIC_SetPriority(USART1_IRQn, 1);
 80067b8:	2101      	movs	r1, #1
 80067ba:	2025      	movs	r0, #37	; 0x25
 80067bc:	f7ff feac 	bl	8006518 <__NVIC_SetPriority>
 80067c0:	e02c      	b.n	800681c <USART_Config+0x2b0>
 80067c2:	bf00      	nop
 80067c4:	40011000 	.word	0x40011000
 80067c8:	40023800 	.word	0x40023800
 80067cc:	40004400 	.word	0x40004400
 80067d0:	40011400 	.word	0x40011400
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2){
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a2c      	ldr	r2, [pc, #176]	; (800688c <USART_Config+0x320>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d107      	bne.n	80067ee <USART_Config+0x282>
					// Activando en NVIC para la interrupción del USART2
					__NVIC_EnableIRQ(USART2_IRQn);
 80067de:	2026      	movs	r0, #38	; 0x26
 80067e0:	f7ff fe7c 	bl	80064dc <__NVIC_EnableIRQ>
					__NVIC_SetPriority(USART2_IRQn, 1);
 80067e4:	2101      	movs	r1, #1
 80067e6:	2026      	movs	r0, #38	; 0x26
 80067e8:	f7ff fe96 	bl	8006518 <__NVIC_SetPriority>
 80067ec:	e016      	b.n	800681c <USART_Config+0x2b0>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6){
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a27      	ldr	r2, [pc, #156]	; (8006890 <USART_Config+0x324>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d107      	bne.n	8006808 <USART_Config+0x29c>
				// Activando en NVIC para la interrupción del USART6
					__NVIC_EnableIRQ(USART6_IRQn);
 80067f8:	2047      	movs	r0, #71	; 0x47
 80067fa:	f7ff fe6f 	bl	80064dc <__NVIC_EnableIRQ>
					__NVIC_SetPriority(USART6_IRQn, 1);
 80067fe:	2101      	movs	r1, #1
 8006800:	2047      	movs	r0, #71	; 0x47
 8006802:	f7ff fe89 	bl	8006518 <__NVIC_SetPriority>
 8006806:	e009      	b.n	800681c <USART_Config+0x2b0>
		}
		else{
				__NOP();
 8006808:	bf00      	nop
 800680a:	e007      	b.n	800681c <USART_Config+0x2b0>
		}
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	68da      	ldr	r2, [r3, #12]
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f022 0220 	bic.w	r2, r2, #32
 800681a:	60da      	str	r2, [r3, #12]
	}

	//Habilitamos las interrupciones de  Transmisión
	if (ptrUsartHandler->USART_Config.USART_enableInTx == USART_INTERRUPT_TX_ENABLE){
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	791b      	ldrb	r3, [r3, #4]
 8006820:	2b01      	cmp	r3, #1
 8006822:	d124      	bne.n	800686e <USART_Config+0x302>
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TXEIE;;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	68da      	ldr	r2, [r3, #12]
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006832:	60da      	str	r2, [r3, #12]

		if(ptrUsartHandler->ptrUSARTx == USART1){
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4a16      	ldr	r2, [pc, #88]	; (8006894 <USART_Config+0x328>)
 800683a:	4293      	cmp	r3, r2
 800683c:	d103      	bne.n	8006846 <USART_Config+0x2da>
					// Activando en NVIC para la interrupción del USART1
					__NVIC_EnableIRQ(USART1_IRQn);
 800683e:	2025      	movs	r0, #37	; 0x25
 8006840:	f7ff fe4c 	bl	80064dc <__NVIC_EnableIRQ>
 8006844:	e01b      	b.n	800687e <USART_Config+0x312>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2){
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a10      	ldr	r2, [pc, #64]	; (800688c <USART_Config+0x320>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d103      	bne.n	8006858 <USART_Config+0x2ec>
					// Activando en NVIC para la interrupción del USART2
					__NVIC_EnableIRQ(USART2_IRQn);
 8006850:	2026      	movs	r0, #38	; 0x26
 8006852:	f7ff fe43 	bl	80064dc <__NVIC_EnableIRQ>
 8006856:	e012      	b.n	800687e <USART_Config+0x312>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6){
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	4a0c      	ldr	r2, [pc, #48]	; (8006890 <USART_Config+0x324>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d103      	bne.n	800686a <USART_Config+0x2fe>
				// Activando en NVIC para la interrupción del USART6
					__NVIC_EnableIRQ(USART6_IRQn);
 8006862:	2047      	movs	r0, #71	; 0x47
 8006864:	f7ff fe3a 	bl	80064dc <__NVIC_EnableIRQ>
 8006868:	e009      	b.n	800687e <USART_Config+0x312>
		}
		else{
				__NOP();
 800686a:	bf00      	nop
 800686c:	e007      	b.n	800687e <USART_Config+0x312>
		}
	}else{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TXEIE;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	68da      	ldr	r2, [r3, #12]
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800687c:	60da      	str	r2, [r3, #12]
  __ASM volatile ("cpsie i" : : : "memory");
 800687e:	b662      	cpsie	i
}
 8006880:	bf00      	nop
	}

	__enable_irq();
}
 8006882:	bf00      	nop
 8006884:	370c      	adds	r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	bd90      	pop	{r4, r7, pc}
 800688a:	bf00      	nop
 800688c:	40004400 	.word	0x40004400
 8006890:	40011400 	.word	0x40011400
 8006894:	40011000 	.word	0x40011000

08006898 <brrCalculus>:



uint32_t brrCalculus (USART_Handler_t *ptrUsartHandler, uint32_t MCUvelocity){
 8006898:	b5b0      	push	{r4, r5, r7, lr}
 800689a:	b082      	sub	sp, #8
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]


	switch(ptrUsartHandler->USART_Config.USART_baudrate){
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	79db      	ldrb	r3, [r3, #7]
 80068a6:	2b03      	cmp	r3, #3
 80068a8:	f200 8217 	bhi.w	8006cda <brrCalculus+0x442>
 80068ac:	a201      	add	r2, pc, #4	; (adr r2, 80068b4 <brrCalculus+0x1c>)
 80068ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068b2:	bf00      	nop
 80068b4:	080068c5 	.word	0x080068c5
 80068b8:	080069bf 	.word	0x080069bf
 80068bc:	08006ad9 	.word	0x08006ad9
 80068c0:	08006be1 	.word	0x08006be1

	case USART_BAUDRATE_9600:{

		 value = 1/(16.0 * 9600);
 80068c4:	4980      	ldr	r1, [pc, #512]	; (8006ac8 <brrCalculus+0x230>)
 80068c6:	a37c      	add	r3, pc, #496	; (adr r3, 8006ab8 <brrCalculus+0x220>)
 80068c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068cc:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	ee07 3a90 	vmov	s15, r3
 80068d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80068da:	ee17 0a90 	vmov	r0, s15
 80068de:	f7f9 fe4b 	bl	8000578 <__aeabi_f2d>
 80068e2:	4b79      	ldr	r3, [pc, #484]	; (8006ac8 <brrCalculus+0x230>)
 80068e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068e8:	f7f9 fe9e 	bl	8000628 <__aeabi_dmul>
 80068ec:	4602      	mov	r2, r0
 80068ee:	460b      	mov	r3, r1
 80068f0:	4975      	ldr	r1, [pc, #468]	; (8006ac8 <brrCalculus+0x230>)
 80068f2:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 80068f6:	4b74      	ldr	r3, [pc, #464]	; (8006ac8 <brrCalculus+0x230>)
 80068f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068fc:	4610      	mov	r0, r2
 80068fe:	4619      	mov	r1, r3
 8006900:	f7fa f942 	bl	8000b88 <__aeabi_d2iz>
 8006904:	4603      	mov	r3, r0
 8006906:	b29a      	uxth	r2, r3
 8006908:	4b70      	ldr	r3, [pc, #448]	; (8006acc <brrCalculus+0x234>)
 800690a:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 800690c:	4b6e      	ldr	r3, [pc, #440]	; (8006ac8 <brrCalculus+0x230>)
 800690e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006912:	4b6d      	ldr	r3, [pc, #436]	; (8006ac8 <brrCalculus+0x230>)
 8006914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006918:	4610      	mov	r0, r2
 800691a:	4619      	mov	r1, r3
 800691c:	f7fa f934 	bl	8000b88 <__aeabi_d2iz>
 8006920:	4603      	mov	r3, r0
 8006922:	4618      	mov	r0, r3
 8006924:	f7f9 fe16 	bl	8000554 <__aeabi_i2d>
 8006928:	4602      	mov	r2, r0
 800692a:	460b      	mov	r3, r1
 800692c:	4620      	mov	r0, r4
 800692e:	4629      	mov	r1, r5
 8006930:	f7f9 fcc2 	bl	80002b8 <__aeabi_dsub>
 8006934:	4602      	mov	r2, r0
 8006936:	460b      	mov	r3, r1
 8006938:	4610      	mov	r0, r2
 800693a:	4619      	mov	r1, r3
 800693c:	f7fa f96c 	bl	8000c18 <__aeabi_d2f>
 8006940:	4603      	mov	r3, r0
 8006942:	4a63      	ldr	r2, [pc, #396]	; (8006ad0 <brrCalculus+0x238>)
 8006944:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8006946:	4b62      	ldr	r3, [pc, #392]	; (8006ad0 <brrCalculus+0x238>)
 8006948:	edd3 7a00 	vldr	s15, [r3]
 800694c:	2004      	movs	r0, #4
 800694e:	eeb0 0a67 	vmov.f32	s0, s15
 8006952:	f000 fa6d 	bl	8006e30 <roundToNDecimals>
 8006956:	eef0 7a40 	vmov.f32	s15, s0
 800695a:	4b5d      	ldr	r3, [pc, #372]	; (8006ad0 <brrCalculus+0x238>)
 800695c:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8006960:	4b5b      	ldr	r3, [pc, #364]	; (8006ad0 <brrCalculus+0x238>)
 8006962:	edd3 7a00 	vldr	s15, [r3]
 8006966:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800696a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800696e:	4b58      	ldr	r3, [pc, #352]	; (8006ad0 <brrCalculus+0x238>)
 8006970:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8006974:	4b56      	ldr	r3, [pc, #344]	; (8006ad0 <brrCalculus+0x238>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4618      	mov	r0, r3
 800697a:	f7f9 fdfd 	bl	8000578 <__aeabi_f2d>
 800697e:	4602      	mov	r2, r0
 8006980:	460b      	mov	r3, r1
 8006982:	ec43 2b10 	vmov	d0, r2, r3
 8006986:	f004 f9ab 	bl	800ace0 <round>
 800698a:	ec53 2b10 	vmov	r2, r3, d0
 800698e:	4610      	mov	r0, r2
 8006990:	4619      	mov	r1, r3
 8006992:	f7fa f941 	bl	8000c18 <__aeabi_d2f>
 8006996:	4603      	mov	r3, r0
 8006998:	4a4d      	ldr	r2, [pc, #308]	; (8006ad0 <brrCalculus+0x238>)
 800699a:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 800699c:	4b4b      	ldr	r3, [pc, #300]	; (8006acc <brrCalculus+0x234>)
 800699e:	881b      	ldrh	r3, [r3, #0]
 80069a0:	011b      	lsls	r3, r3, #4
 80069a2:	b29a      	uxth	r2, r3
 80069a4:	4b4a      	ldr	r3, [pc, #296]	; (8006ad0 <brrCalculus+0x238>)
 80069a6:	edd3 7a00 	vldr	s15, [r3]
 80069aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80069ae:	ee17 3a90 	vmov	r3, s15
 80069b2:	b29b      	uxth	r3, r3
 80069b4:	4313      	orrs	r3, r2
 80069b6:	b29a      	uxth	r2, r3
 80069b8:	4b46      	ldr	r3, [pc, #280]	; (8006ad4 <brrCalculus+0x23c>)
 80069ba:	801a      	strh	r2, [r3, #0]


		break;
 80069bc:	e18f      	b.n	8006cde <brrCalculus+0x446>
	}
	case USART_BAUDRATE_19200:{

		 value = 1/(16.0 * 19200);
 80069be:	4942      	ldr	r1, [pc, #264]	; (8006ac8 <brrCalculus+0x230>)
 80069c0:	a33f      	add	r3, pc, #252	; (adr r3, 8006ac0 <brrCalculus+0x228>)
 80069c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069c6:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	ee07 3a90 	vmov	s15, r3
 80069d0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80069d4:	ee17 0a90 	vmov	r0, s15
 80069d8:	f7f9 fdce 	bl	8000578 <__aeabi_f2d>
 80069dc:	4b3a      	ldr	r3, [pc, #232]	; (8006ac8 <brrCalculus+0x230>)
 80069de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069e2:	f7f9 fe21 	bl	8000628 <__aeabi_dmul>
 80069e6:	4602      	mov	r2, r0
 80069e8:	460b      	mov	r3, r1
 80069ea:	4937      	ldr	r1, [pc, #220]	; (8006ac8 <brrCalculus+0x230>)
 80069ec:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 80069f0:	4b35      	ldr	r3, [pc, #212]	; (8006ac8 <brrCalculus+0x230>)
 80069f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069f6:	4610      	mov	r0, r2
 80069f8:	4619      	mov	r1, r3
 80069fa:	f7fa f8c5 	bl	8000b88 <__aeabi_d2iz>
 80069fe:	4603      	mov	r3, r0
 8006a00:	b29a      	uxth	r2, r3
 8006a02:	4b32      	ldr	r3, [pc, #200]	; (8006acc <brrCalculus+0x234>)
 8006a04:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8006a06:	4b30      	ldr	r3, [pc, #192]	; (8006ac8 <brrCalculus+0x230>)
 8006a08:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006a0c:	4b2e      	ldr	r3, [pc, #184]	; (8006ac8 <brrCalculus+0x230>)
 8006a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a12:	4610      	mov	r0, r2
 8006a14:	4619      	mov	r1, r3
 8006a16:	f7fa f8b7 	bl	8000b88 <__aeabi_d2iz>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f7f9 fd99 	bl	8000554 <__aeabi_i2d>
 8006a22:	4602      	mov	r2, r0
 8006a24:	460b      	mov	r3, r1
 8006a26:	4620      	mov	r0, r4
 8006a28:	4629      	mov	r1, r5
 8006a2a:	f7f9 fc45 	bl	80002b8 <__aeabi_dsub>
 8006a2e:	4602      	mov	r2, r0
 8006a30:	460b      	mov	r3, r1
 8006a32:	4610      	mov	r0, r2
 8006a34:	4619      	mov	r1, r3
 8006a36:	f7fa f8ef 	bl	8000c18 <__aeabi_d2f>
 8006a3a:	4603      	mov	r3, r0
 8006a3c:	4a24      	ldr	r2, [pc, #144]	; (8006ad0 <brrCalculus+0x238>)
 8006a3e:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8006a40:	4b23      	ldr	r3, [pc, #140]	; (8006ad0 <brrCalculus+0x238>)
 8006a42:	edd3 7a00 	vldr	s15, [r3]
 8006a46:	2004      	movs	r0, #4
 8006a48:	eeb0 0a67 	vmov.f32	s0, s15
 8006a4c:	f000 f9f0 	bl	8006e30 <roundToNDecimals>
 8006a50:	eef0 7a40 	vmov.f32	s15, s0
 8006a54:	4b1e      	ldr	r3, [pc, #120]	; (8006ad0 <brrCalculus+0x238>)
 8006a56:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8006a5a:	4b1d      	ldr	r3, [pc, #116]	; (8006ad0 <brrCalculus+0x238>)
 8006a5c:	edd3 7a00 	vldr	s15, [r3]
 8006a60:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8006a64:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006a68:	4b19      	ldr	r3, [pc, #100]	; (8006ad0 <brrCalculus+0x238>)
 8006a6a:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8006a6e:	4b18      	ldr	r3, [pc, #96]	; (8006ad0 <brrCalculus+0x238>)
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	4618      	mov	r0, r3
 8006a74:	f7f9 fd80 	bl	8000578 <__aeabi_f2d>
 8006a78:	4602      	mov	r2, r0
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	ec43 2b10 	vmov	d0, r2, r3
 8006a80:	f004 f92e 	bl	800ace0 <round>
 8006a84:	ec53 2b10 	vmov	r2, r3, d0
 8006a88:	4610      	mov	r0, r2
 8006a8a:	4619      	mov	r1, r3
 8006a8c:	f7fa f8c4 	bl	8000c18 <__aeabi_d2f>
 8006a90:	4603      	mov	r3, r0
 8006a92:	4a0f      	ldr	r2, [pc, #60]	; (8006ad0 <brrCalculus+0x238>)
 8006a94:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8006a96:	4b0d      	ldr	r3, [pc, #52]	; (8006acc <brrCalculus+0x234>)
 8006a98:	881b      	ldrh	r3, [r3, #0]
 8006a9a:	011b      	lsls	r3, r3, #4
 8006a9c:	b29a      	uxth	r2, r3
 8006a9e:	4b0c      	ldr	r3, [pc, #48]	; (8006ad0 <brrCalculus+0x238>)
 8006aa0:	edd3 7a00 	vldr	s15, [r3]
 8006aa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006aa8:	ee17 3a90 	vmov	r3, s15
 8006aac:	b29b      	uxth	r3, r3
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	b29a      	uxth	r2, r3
 8006ab2:	4b08      	ldr	r3, [pc, #32]	; (8006ad4 <brrCalculus+0x23c>)
 8006ab4:	801a      	strh	r2, [r3, #0]


		break;
 8006ab6:	e112      	b.n	8006cde <brrCalculus+0x446>
 8006ab8:	b4e81b4f 	.word	0xb4e81b4f
 8006abc:	3edb4e81 	.word	0x3edb4e81
 8006ac0:	b4e81b4f 	.word	0xb4e81b4f
 8006ac4:	3ecb4e81 	.word	0x3ecb4e81
 8006ac8:	20000628 	.word	0x20000628
 8006acc:	20000620 	.word	0x20000620
 8006ad0:	20000624 	.word	0x20000624
 8006ad4:	2000061e 	.word	0x2000061e
	}
	case USART_BAUDRATE_28800:{

		 value = 1/(16.0 * 28800);
 8006ad8:	4989      	ldr	r1, [pc, #548]	; (8006d00 <brrCalculus+0x468>)
 8006ada:	a385      	add	r3, pc, #532	; (adr r3, 8006cf0 <brrCalculus+0x458>)
 8006adc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ae0:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	ee07 3a90 	vmov	s15, r3
 8006aea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006aee:	ee17 0a90 	vmov	r0, s15
 8006af2:	f7f9 fd41 	bl	8000578 <__aeabi_f2d>
 8006af6:	4b82      	ldr	r3, [pc, #520]	; (8006d00 <brrCalculus+0x468>)
 8006af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afc:	f7f9 fd94 	bl	8000628 <__aeabi_dmul>
 8006b00:	4602      	mov	r2, r0
 8006b02:	460b      	mov	r3, r1
 8006b04:	497e      	ldr	r1, [pc, #504]	; (8006d00 <brrCalculus+0x468>)
 8006b06:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8006b0a:	4b7d      	ldr	r3, [pc, #500]	; (8006d00 <brrCalculus+0x468>)
 8006b0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b10:	4610      	mov	r0, r2
 8006b12:	4619      	mov	r1, r3
 8006b14:	f7fa f838 	bl	8000b88 <__aeabi_d2iz>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	b29a      	uxth	r2, r3
 8006b1c:	4b79      	ldr	r3, [pc, #484]	; (8006d04 <brrCalculus+0x46c>)
 8006b1e:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8006b20:	4b77      	ldr	r3, [pc, #476]	; (8006d00 <brrCalculus+0x468>)
 8006b22:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006b26:	4b76      	ldr	r3, [pc, #472]	; (8006d00 <brrCalculus+0x468>)
 8006b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b2c:	4610      	mov	r0, r2
 8006b2e:	4619      	mov	r1, r3
 8006b30:	f7fa f82a 	bl	8000b88 <__aeabi_d2iz>
 8006b34:	4603      	mov	r3, r0
 8006b36:	4618      	mov	r0, r3
 8006b38:	f7f9 fd0c 	bl	8000554 <__aeabi_i2d>
 8006b3c:	4602      	mov	r2, r0
 8006b3e:	460b      	mov	r3, r1
 8006b40:	4620      	mov	r0, r4
 8006b42:	4629      	mov	r1, r5
 8006b44:	f7f9 fbb8 	bl	80002b8 <__aeabi_dsub>
 8006b48:	4602      	mov	r2, r0
 8006b4a:	460b      	mov	r3, r1
 8006b4c:	4610      	mov	r0, r2
 8006b4e:	4619      	mov	r1, r3
 8006b50:	f7fa f862 	bl	8000c18 <__aeabi_d2f>
 8006b54:	4603      	mov	r3, r0
 8006b56:	4a6c      	ldr	r2, [pc, #432]	; (8006d08 <brrCalculus+0x470>)
 8006b58:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8006b5a:	4b6b      	ldr	r3, [pc, #428]	; (8006d08 <brrCalculus+0x470>)
 8006b5c:	edd3 7a00 	vldr	s15, [r3]
 8006b60:	2004      	movs	r0, #4
 8006b62:	eeb0 0a67 	vmov.f32	s0, s15
 8006b66:	f000 f963 	bl	8006e30 <roundToNDecimals>
 8006b6a:	eef0 7a40 	vmov.f32	s15, s0
 8006b6e:	4b66      	ldr	r3, [pc, #408]	; (8006d08 <brrCalculus+0x470>)
 8006b70:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8006b74:	4b64      	ldr	r3, [pc, #400]	; (8006d08 <brrCalculus+0x470>)
 8006b76:	edd3 7a00 	vldr	s15, [r3]
 8006b7a:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8006b7e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006b82:	4b61      	ldr	r3, [pc, #388]	; (8006d08 <brrCalculus+0x470>)
 8006b84:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac) + 1;
 8006b88:	4b5f      	ldr	r3, [pc, #380]	; (8006d08 <brrCalculus+0x470>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	f7f9 fcf3 	bl	8000578 <__aeabi_f2d>
 8006b92:	4602      	mov	r2, r0
 8006b94:	460b      	mov	r3, r1
 8006b96:	ec43 2b10 	vmov	d0, r2, r3
 8006b9a:	f004 f8a1 	bl	800ace0 <round>
 8006b9e:	ec51 0b10 	vmov	r0, r1, d0
 8006ba2:	f04f 0200 	mov.w	r2, #0
 8006ba6:	4b59      	ldr	r3, [pc, #356]	; (8006d0c <brrCalculus+0x474>)
 8006ba8:	f7f9 fb88 	bl	80002bc <__adddf3>
 8006bac:	4602      	mov	r2, r0
 8006bae:	460b      	mov	r3, r1
 8006bb0:	4610      	mov	r0, r2
 8006bb2:	4619      	mov	r1, r3
 8006bb4:	f7fa f830 	bl	8000c18 <__aeabi_d2f>
 8006bb8:	4603      	mov	r3, r0
 8006bba:	4a53      	ldr	r2, [pc, #332]	; (8006d08 <brrCalculus+0x470>)
 8006bbc:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8006bbe:	4b51      	ldr	r3, [pc, #324]	; (8006d04 <brrCalculus+0x46c>)
 8006bc0:	881b      	ldrh	r3, [r3, #0]
 8006bc2:	011b      	lsls	r3, r3, #4
 8006bc4:	b29a      	uxth	r2, r3
 8006bc6:	4b50      	ldr	r3, [pc, #320]	; (8006d08 <brrCalculus+0x470>)
 8006bc8:	edd3 7a00 	vldr	s15, [r3]
 8006bcc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006bd0:	ee17 3a90 	vmov	r3, s15
 8006bd4:	b29b      	uxth	r3, r3
 8006bd6:	4313      	orrs	r3, r2
 8006bd8:	b29a      	uxth	r2, r3
 8006bda:	4b4d      	ldr	r3, [pc, #308]	; (8006d10 <brrCalculus+0x478>)
 8006bdc:	801a      	strh	r2, [r3, #0]


		break;
 8006bde:	e07e      	b.n	8006cde <brrCalculus+0x446>
	}
	case USART_BAUDRATE_115200:{

		 value = 1/(16.0 * 115200);
 8006be0:	4947      	ldr	r1, [pc, #284]	; (8006d00 <brrCalculus+0x468>)
 8006be2:	a345      	add	r3, pc, #276	; (adr r3, 8006cf8 <brrCalculus+0x460>)
 8006be4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006be8:	e9c1 2300 	strd	r2, r3, [r1]

		 value = ((float) MCUvelocity ) *value;
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	ee07 3a90 	vmov	s15, r3
 8006bf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006bf6:	ee17 0a90 	vmov	r0, s15
 8006bfa:	f7f9 fcbd 	bl	8000578 <__aeabi_f2d>
 8006bfe:	4b40      	ldr	r3, [pc, #256]	; (8006d00 <brrCalculus+0x468>)
 8006c00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c04:	f7f9 fd10 	bl	8000628 <__aeabi_dmul>
 8006c08:	4602      	mov	r2, r0
 8006c0a:	460b      	mov	r3, r1
 8006c0c:	493c      	ldr	r1, [pc, #240]	; (8006d00 <brrCalculus+0x468>)
 8006c0e:	e9c1 2300 	strd	r2, r3, [r1]

		 mant = (int) value;
 8006c12:	4b3b      	ldr	r3, [pc, #236]	; (8006d00 <brrCalculus+0x468>)
 8006c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c18:	4610      	mov	r0, r2
 8006c1a:	4619      	mov	r1, r3
 8006c1c:	f7f9 ffb4 	bl	8000b88 <__aeabi_d2iz>
 8006c20:	4603      	mov	r3, r0
 8006c22:	b29a      	uxth	r2, r3
 8006c24:	4b37      	ldr	r3, [pc, #220]	; (8006d04 <brrCalculus+0x46c>)
 8006c26:	801a      	strh	r2, [r3, #0]

		 DIVfrac = value -(int) value;
 8006c28:	4b35      	ldr	r3, [pc, #212]	; (8006d00 <brrCalculus+0x468>)
 8006c2a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8006c2e:	4b34      	ldr	r3, [pc, #208]	; (8006d00 <brrCalculus+0x468>)
 8006c30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c34:	4610      	mov	r0, r2
 8006c36:	4619      	mov	r1, r3
 8006c38:	f7f9 ffa6 	bl	8000b88 <__aeabi_d2iz>
 8006c3c:	4603      	mov	r3, r0
 8006c3e:	4618      	mov	r0, r3
 8006c40:	f7f9 fc88 	bl	8000554 <__aeabi_i2d>
 8006c44:	4602      	mov	r2, r0
 8006c46:	460b      	mov	r3, r1
 8006c48:	4620      	mov	r0, r4
 8006c4a:	4629      	mov	r1, r5
 8006c4c:	f7f9 fb34 	bl	80002b8 <__aeabi_dsub>
 8006c50:	4602      	mov	r2, r0
 8006c52:	460b      	mov	r3, r1
 8006c54:	4610      	mov	r0, r2
 8006c56:	4619      	mov	r1, r3
 8006c58:	f7f9 ffde 	bl	8000c18 <__aeabi_d2f>
 8006c5c:	4603      	mov	r3, r0
 8006c5e:	4a2a      	ldr	r2, [pc, #168]	; (8006d08 <brrCalculus+0x470>)
 8006c60:	6013      	str	r3, [r2, #0]

		 DIVfrac = roundToNDecimals(DIVfrac, 4 );
 8006c62:	4b29      	ldr	r3, [pc, #164]	; (8006d08 <brrCalculus+0x470>)
 8006c64:	edd3 7a00 	vldr	s15, [r3]
 8006c68:	2004      	movs	r0, #4
 8006c6a:	eeb0 0a67 	vmov.f32	s0, s15
 8006c6e:	f000 f8df 	bl	8006e30 <roundToNDecimals>
 8006c72:	eef0 7a40 	vmov.f32	s15, s0
 8006c76:	4b24      	ldr	r3, [pc, #144]	; (8006d08 <brrCalculus+0x470>)
 8006c78:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = 16*DIVfrac;
 8006c7c:	4b22      	ldr	r3, [pc, #136]	; (8006d08 <brrCalculus+0x470>)
 8006c7e:	edd3 7a00 	vldr	s15, [r3]
 8006c82:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8006c86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006c8a:	4b1f      	ldr	r3, [pc, #124]	; (8006d08 <brrCalculus+0x470>)
 8006c8c:	edc3 7a00 	vstr	s15, [r3]

		 DIVfrac = round(DIVfrac);
 8006c90:	4b1d      	ldr	r3, [pc, #116]	; (8006d08 <brrCalculus+0x470>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4618      	mov	r0, r3
 8006c96:	f7f9 fc6f 	bl	8000578 <__aeabi_f2d>
 8006c9a:	4602      	mov	r2, r0
 8006c9c:	460b      	mov	r3, r1
 8006c9e:	ec43 2b10 	vmov	d0, r2, r3
 8006ca2:	f004 f81d 	bl	800ace0 <round>
 8006ca6:	ec53 2b10 	vmov	r2, r3, d0
 8006caa:	4610      	mov	r0, r2
 8006cac:	4619      	mov	r1, r3
 8006cae:	f7f9 ffb3 	bl	8000c18 <__aeabi_d2f>
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	4a14      	ldr	r2, [pc, #80]	; (8006d08 <brrCalculus+0x470>)
 8006cb6:	6013      	str	r3, [r2, #0]

		 mant_DIVfrac = (mant << 4) | ((unsigned int) DIVfrac);
 8006cb8:	4b12      	ldr	r3, [pc, #72]	; (8006d04 <brrCalculus+0x46c>)
 8006cba:	881b      	ldrh	r3, [r3, #0]
 8006cbc:	011b      	lsls	r3, r3, #4
 8006cbe:	b29a      	uxth	r2, r3
 8006cc0:	4b11      	ldr	r3, [pc, #68]	; (8006d08 <brrCalculus+0x470>)
 8006cc2:	edd3 7a00 	vldr	s15, [r3]
 8006cc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006cca:	ee17 3a90 	vmov	r3, s15
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	4313      	orrs	r3, r2
 8006cd2:	b29a      	uxth	r2, r3
 8006cd4:	4b0e      	ldr	r3, [pc, #56]	; (8006d10 <brrCalculus+0x478>)
 8006cd6:	801a      	strh	r2, [r3, #0]


		break;
 8006cd8:	e001      	b.n	8006cde <brrCalculus+0x446>
	}
	default:{

		__NOP();
 8006cda:	bf00      	nop
		break;
 8006cdc:	bf00      	nop
	}

	}


	return mant_DIVfrac;
 8006cde:	4b0c      	ldr	r3, [pc, #48]	; (8006d10 <brrCalculus+0x478>)
 8006ce0:	881b      	ldrh	r3, [r3, #0]
}
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	3708      	adds	r7, #8
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bdb0      	pop	{r4, r5, r7, pc}
 8006cea:	bf00      	nop
 8006cec:	f3af 8000 	nop.w
 8006cf0:	789abcdf 	.word	0x789abcdf
 8006cf4:	3ec23456 	.word	0x3ec23456
 8006cf8:	789abcdf 	.word	0x789abcdf
 8006cfc:	3ea23456 	.word	0x3ea23456
 8006d00:	20000628 	.word	0x20000628
 8006d04:	20000620 	.word	0x20000620
 8006d08:	20000624 	.word	0x20000624
 8006d0c:	3ff00000 	.word	0x3ff00000
 8006d10:	2000061e 	.word	0x2000061e

08006d14 <writeChar>:


/* funcion para escribir un solo char */
void writeChar(USART_Handler_t *ptrUsartHandler, int dataToSend ){
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
 8006d1c:	6039      	str	r1, [r7, #0]
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 8006d1e:	e000      	b.n	8006d22 <writeChar+0xe>
		__NOP();
 8006d20:	bf00      	nop
	while( !(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE)){
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d2c:	2b00      	cmp	r3, #0
 8006d2e:	d0f7      	beq.n	8006d20 <writeChar+0xc>
	}

	ptrUsartHandler->ptrUSARTx->DR = dataToSend;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	683a      	ldr	r2, [r7, #0]
 8006d36:	605a      	str	r2, [r3, #4]

}
 8006d38:	bf00      	nop
 8006d3a:	370c      	adds	r7, #12
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d42:	4770      	bx	lr

08006d44 <writeMsg>:


void writeMsg(USART_Handler_t *ptrUsartHandler, const char* msgToSend){
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b082      	sub	sp, #8
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	6078      	str	r0, [r7, #4]
 8006d4c:	6039      	str	r1, [r7, #0]

	while(*msgToSend != '\0'){
 8006d4e:	e008      	b.n	8006d62 <writeMsg+0x1e>
		writeChar(ptrUsartHandler, *msgToSend);
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	781b      	ldrb	r3, [r3, #0]
 8006d54:	4619      	mov	r1, r3
 8006d56:	6878      	ldr	r0, [r7, #4]
 8006d58:	f7ff ffdc 	bl	8006d14 <writeChar>
		msgToSend ++ ;
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	3301      	adds	r3, #1
 8006d60:	603b      	str	r3, [r7, #0]
	while(*msgToSend != '\0'){
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	781b      	ldrb	r3, [r3, #0]
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d1f2      	bne.n	8006d50 <writeMsg+0xc>
	}
}
 8006d6a:	bf00      	nop
 8006d6c:	bf00      	nop
 8006d6e:	3708      	adds	r7, #8
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bd80      	pop	{r7, pc}

08006d74 <usart2Rx_Callback>:

__attribute__((weak))	void usart2Rx_Callback(void){
 8006d74:	b480      	push	{r7}
 8006d76:	af00      	add	r7, sp, #0
	__NOP();
 8006d78:	bf00      	nop
}
 8006d7a:	bf00      	nop
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <usart6Rx_Callback>:
__attribute__((weak))	void usart1Rx_Callback(void){
	__NOP();
}
__attribute__((weak))	void usart6Rx_Callback(void){
 8006d84:	b480      	push	{r7}
 8006d86:	af00      	add	r7, sp, #0
	__NOP();
 8006d88:	bf00      	nop
}
 8006d8a:	bf00      	nop
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d92:	4770      	bx	lr

08006d94 <getRxData>:

uint8_t auxRxData = 0;

uint8_t getRxData(void){
 8006d94:	b480      	push	{r7}
 8006d96:	af00      	add	r7, sp, #0
	return auxRxData;
 8006d98:	4b03      	ldr	r3, [pc, #12]	; (8006da8 <getRxData+0x14>)
 8006d9a:	781b      	ldrb	r3, [r3, #0]
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da4:	4770      	bx	lr
 8006da6:	bf00      	nop
 8006da8:	20000630 	.word	0x20000630

08006dac <USART2_IRQHandler>:

void USART2_IRQHandler(void){
 8006dac:	b580      	push	{r7, lr}
 8006dae:	af00      	add	r7, sp, #0

	if(USART2->SR & USART_SR_RXNE){
 8006db0:	4b07      	ldr	r3, [pc, #28]	; (8006dd0 <USART2_IRQHandler+0x24>)
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f003 0320 	and.w	r3, r3, #32
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d006      	beq.n	8006dca <USART2_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART2->DR;
 8006dbc:	4b04      	ldr	r3, [pc, #16]	; (8006dd0 <USART2_IRQHandler+0x24>)
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	b2da      	uxtb	r2, r3
 8006dc2:	4b04      	ldr	r3, [pc, #16]	; (8006dd4 <USART2_IRQHandler+0x28>)
 8006dc4:	701a      	strb	r2, [r3, #0]
		usart2Rx_Callback();
 8006dc6:	f7ff ffd5 	bl	8006d74 <usart2Rx_Callback>
	}

}
 8006dca:	bf00      	nop
 8006dcc:	bd80      	pop	{r7, pc}
 8006dce:	bf00      	nop
 8006dd0:	40004400 	.word	0x40004400
 8006dd4:	20000630 	.word	0x20000630

08006dd8 <USART1_IRQHandler>:
//	}
//	if(USART2->SR & USART_SR_TXE){
//		usart2Rx_Callback();
//	}

void USART1_IRQHandler(void){
 8006dd8:	b580      	push	{r7, lr}
 8006dda:	af00      	add	r7, sp, #0


	if(USART1->SR & USART_SR_RXNE){
 8006ddc:	4b07      	ldr	r3, [pc, #28]	; (8006dfc <USART1_IRQHandler+0x24>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f003 0320 	and.w	r3, r3, #32
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d006      	beq.n	8006df6 <USART1_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART1->DR;
 8006de8:	4b04      	ldr	r3, [pc, #16]	; (8006dfc <USART1_IRQHandler+0x24>)
 8006dea:	685b      	ldr	r3, [r3, #4]
 8006dec:	b2da      	uxtb	r2, r3
 8006dee:	4b04      	ldr	r3, [pc, #16]	; (8006e00 <USART1_IRQHandler+0x28>)
 8006df0:	701a      	strb	r2, [r3, #0]
		usart1Rx_Callback();
 8006df2:	f7fa fc73 	bl	80016dc <usart1Rx_Callback>
	}
}
 8006df6:	bf00      	nop
 8006df8:	bd80      	pop	{r7, pc}
 8006dfa:	bf00      	nop
 8006dfc:	40011000 	.word	0x40011000
 8006e00:	20000630 	.word	0x20000630

08006e04 <USART6_IRQHandler>:
//		usart1Rx_Callback();
//	}



void USART6_IRQHandler(void){
 8006e04:	b580      	push	{r7, lr}
 8006e06:	af00      	add	r7, sp, #0

	if(USART6->SR & USART_SR_RXNE){
 8006e08:	4b07      	ldr	r3, [pc, #28]	; (8006e28 <USART6_IRQHandler+0x24>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f003 0320 	and.w	r3, r3, #32
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d006      	beq.n	8006e22 <USART6_IRQHandler+0x1e>
		auxRxData = (uint8_t) USART6->DR;
 8006e14:	4b04      	ldr	r3, [pc, #16]	; (8006e28 <USART6_IRQHandler+0x24>)
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	b2da      	uxtb	r2, r3
 8006e1a:	4b04      	ldr	r3, [pc, #16]	; (8006e2c <USART6_IRQHandler+0x28>)
 8006e1c:	701a      	strb	r2, [r3, #0]
		usart6Rx_Callback();
 8006e1e:	f7ff ffb1 	bl	8006d84 <usart6Rx_Callback>
	}

}
 8006e22:	bf00      	nop
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	bf00      	nop
 8006e28:	40011400 	.word	0x40011400
 8006e2c:	20000630 	.word	0x20000630

08006e30 <roundToNDecimals>:


float roundToNDecimals(float number, int n) {
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b084      	sub	sp, #16
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	ed87 0a01 	vstr	s0, [r7, #4]
 8006e3a:	6038      	str	r0, [r7, #0]

    double factor = pow(10, n);
 8006e3c:	6838      	ldr	r0, [r7, #0]
 8006e3e:	f7f9 fb89 	bl	8000554 <__aeabi_i2d>
 8006e42:	4602      	mov	r2, r0
 8006e44:	460b      	mov	r3, r1
 8006e46:	ec43 2b11 	vmov	d1, r2, r3
 8006e4a:	ed9f 0b1f 	vldr	d0, [pc, #124]	; 8006ec8 <roundToNDecimals+0x98>
 8006e4e:	f003 ffe9 	bl	800ae24 <pow>
 8006e52:	ed87 0b02 	vstr	d0, [r7, #8]

    number *= factor;
 8006e56:	6878      	ldr	r0, [r7, #4]
 8006e58:	f7f9 fb8e 	bl	8000578 <__aeabi_f2d>
 8006e5c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006e60:	f7f9 fbe2 	bl	8000628 <__aeabi_dmul>
 8006e64:	4602      	mov	r2, r0
 8006e66:	460b      	mov	r3, r1
 8006e68:	4610      	mov	r0, r2
 8006e6a:	4619      	mov	r1, r3
 8006e6c:	f7f9 fed4 	bl	8000c18 <__aeabi_d2f>
 8006e70:	4603      	mov	r3, r0
 8006e72:	607b      	str	r3, [r7, #4]

    number = round(number);
 8006e74:	6878      	ldr	r0, [r7, #4]
 8006e76:	f7f9 fb7f 	bl	8000578 <__aeabi_f2d>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	ec43 2b10 	vmov	d0, r2, r3
 8006e82:	f003 ff2d 	bl	800ace0 <round>
 8006e86:	ec53 2b10 	vmov	r2, r3, d0
 8006e8a:	4610      	mov	r0, r2
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	f7f9 fec3 	bl	8000c18 <__aeabi_d2f>
 8006e92:	4603      	mov	r3, r0
 8006e94:	607b      	str	r3, [r7, #4]

    number /= factor;
 8006e96:	6878      	ldr	r0, [r7, #4]
 8006e98:	f7f9 fb6e 	bl	8000578 <__aeabi_f2d>
 8006e9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006ea0:	f7f9 fcec 	bl	800087c <__aeabi_ddiv>
 8006ea4:	4602      	mov	r2, r0
 8006ea6:	460b      	mov	r3, r1
 8006ea8:	4610      	mov	r0, r2
 8006eaa:	4619      	mov	r1, r3
 8006eac:	f7f9 feb4 	bl	8000c18 <__aeabi_d2f>
 8006eb0:	4603      	mov	r3, r0
 8006eb2:	607b      	str	r3, [r7, #4]

    return number;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	ee07 3a90 	vmov	s15, r3
}
 8006eba:	eeb0 0a67 	vmov.f32	s0, s15
 8006ebe:	3710      	adds	r7, #16
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	bd80      	pop	{r7, pc}
 8006ec4:	f3af 8000 	nop.w
 8006ec8:	00000000 	.word	0x00000000
 8006ecc:	40240000 	.word	0x40240000

08006ed0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006ed0:	b480      	push	{r7}
 8006ed2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006ed4:	4b06      	ldr	r3, [pc, #24]	; (8006ef0 <SystemInit+0x20>)
 8006ed6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eda:	4a05      	ldr	r2, [pc, #20]	; (8006ef0 <SystemInit+0x20>)
 8006edc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006ee0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006ee4:	bf00      	nop
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	e000ed00 	.word	0xe000ed00

08006ef4 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b087      	sub	sp, #28
 8006ef8:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8006efa:	2300      	movs	r3, #0
 8006efc:	613b      	str	r3, [r7, #16]
 8006efe:	2300      	movs	r3, #0
 8006f00:	617b      	str	r3, [r7, #20]
 8006f02:	2302      	movs	r3, #2
 8006f04:	60fb      	str	r3, [r7, #12]
 8006f06:	2300      	movs	r3, #0
 8006f08:	60bb      	str	r3, [r7, #8]
 8006f0a:	2302      	movs	r3, #2
 8006f0c:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8006f0e:	4b34      	ldr	r3, [pc, #208]	; (8006fe0 <SystemCoreClockUpdate+0xec>)
 8006f10:	689b      	ldr	r3, [r3, #8]
 8006f12:	f003 030c 	and.w	r3, r3, #12
 8006f16:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8006f18:	693b      	ldr	r3, [r7, #16]
 8006f1a:	2b08      	cmp	r3, #8
 8006f1c:	d011      	beq.n	8006f42 <SystemCoreClockUpdate+0x4e>
 8006f1e:	693b      	ldr	r3, [r7, #16]
 8006f20:	2b08      	cmp	r3, #8
 8006f22:	d844      	bhi.n	8006fae <SystemCoreClockUpdate+0xba>
 8006f24:	693b      	ldr	r3, [r7, #16]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d003      	beq.n	8006f32 <SystemCoreClockUpdate+0x3e>
 8006f2a:	693b      	ldr	r3, [r7, #16]
 8006f2c:	2b04      	cmp	r3, #4
 8006f2e:	d004      	beq.n	8006f3a <SystemCoreClockUpdate+0x46>
 8006f30:	e03d      	b.n	8006fae <SystemCoreClockUpdate+0xba>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8006f32:	4b2c      	ldr	r3, [pc, #176]	; (8006fe4 <SystemCoreClockUpdate+0xf0>)
 8006f34:	4a2c      	ldr	r2, [pc, #176]	; (8006fe8 <SystemCoreClockUpdate+0xf4>)
 8006f36:	601a      	str	r2, [r3, #0]
      break;
 8006f38:	e03d      	b.n	8006fb6 <SystemCoreClockUpdate+0xc2>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8006f3a:	4b2a      	ldr	r3, [pc, #168]	; (8006fe4 <SystemCoreClockUpdate+0xf0>)
 8006f3c:	4a2b      	ldr	r2, [pc, #172]	; (8006fec <SystemCoreClockUpdate+0xf8>)
 8006f3e:	601a      	str	r2, [r3, #0]
      break;
 8006f40:	e039      	b.n	8006fb6 <SystemCoreClockUpdate+0xc2>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8006f42:	4b27      	ldr	r3, [pc, #156]	; (8006fe0 <SystemCoreClockUpdate+0xec>)
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	0d9b      	lsrs	r3, r3, #22
 8006f48:	f003 0301 	and.w	r3, r3, #1
 8006f4c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006f4e:	4b24      	ldr	r3, [pc, #144]	; (8006fe0 <SystemCoreClockUpdate+0xec>)
 8006f50:	685b      	ldr	r3, [r3, #4]
 8006f52:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006f56:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d00c      	beq.n	8006f78 <SystemCoreClockUpdate+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006f5e:	4a23      	ldr	r2, [pc, #140]	; (8006fec <SystemCoreClockUpdate+0xf8>)
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f66:	4a1e      	ldr	r2, [pc, #120]	; (8006fe0 <SystemCoreClockUpdate+0xec>)
 8006f68:	6852      	ldr	r2, [r2, #4]
 8006f6a:	0992      	lsrs	r2, r2, #6
 8006f6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f70:	fb02 f303 	mul.w	r3, r2, r3
 8006f74:	617b      	str	r3, [r7, #20]
 8006f76:	e00b      	b.n	8006f90 <SystemCoreClockUpdate+0x9c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006f78:	4a1b      	ldr	r2, [pc, #108]	; (8006fe8 <SystemCoreClockUpdate+0xf4>)
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f80:	4a17      	ldr	r2, [pc, #92]	; (8006fe0 <SystemCoreClockUpdate+0xec>)
 8006f82:	6852      	ldr	r2, [r2, #4]
 8006f84:	0992      	lsrs	r2, r2, #6
 8006f86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006f8a:	fb02 f303 	mul.w	r3, r2, r3
 8006f8e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8006f90:	4b13      	ldr	r3, [pc, #76]	; (8006fe0 <SystemCoreClockUpdate+0xec>)
 8006f92:	685b      	ldr	r3, [r3, #4]
 8006f94:	0c1b      	lsrs	r3, r3, #16
 8006f96:	f003 0303 	and.w	r3, r3, #3
 8006f9a:	3301      	adds	r3, #1
 8006f9c:	005b      	lsls	r3, r3, #1
 8006f9e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8006fa0:	697a      	ldr	r2, [r7, #20]
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006fa8:	4a0e      	ldr	r2, [pc, #56]	; (8006fe4 <SystemCoreClockUpdate+0xf0>)
 8006faa:	6013      	str	r3, [r2, #0]
      break;
 8006fac:	e003      	b.n	8006fb6 <SystemCoreClockUpdate+0xc2>
    default:
      SystemCoreClock = HSI_VALUE;
 8006fae:	4b0d      	ldr	r3, [pc, #52]	; (8006fe4 <SystemCoreClockUpdate+0xf0>)
 8006fb0:	4a0d      	ldr	r2, [pc, #52]	; (8006fe8 <SystemCoreClockUpdate+0xf4>)
 8006fb2:	601a      	str	r2, [r3, #0]
      break;
 8006fb4:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8006fb6:	4b0a      	ldr	r3, [pc, #40]	; (8006fe0 <SystemCoreClockUpdate+0xec>)
 8006fb8:	689b      	ldr	r3, [r3, #8]
 8006fba:	091b      	lsrs	r3, r3, #4
 8006fbc:	f003 030f 	and.w	r3, r3, #15
 8006fc0:	4a0b      	ldr	r2, [pc, #44]	; (8006ff0 <SystemCoreClockUpdate+0xfc>)
 8006fc2:	5cd3      	ldrb	r3, [r2, r3]
 8006fc4:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8006fc6:	4b07      	ldr	r3, [pc, #28]	; (8006fe4 <SystemCoreClockUpdate+0xf0>)
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	693b      	ldr	r3, [r7, #16]
 8006fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8006fd0:	4a04      	ldr	r2, [pc, #16]	; (8006fe4 <SystemCoreClockUpdate+0xf0>)
 8006fd2:	6013      	str	r3, [r2, #0]
}
 8006fd4:	bf00      	nop
 8006fd6:	371c      	adds	r7, #28
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr
 8006fe0:	40023800 	.word	0x40023800
 8006fe4:	2000000c 	.word	0x2000000c
 8006fe8:	00f42400 	.word	0x00f42400
 8006fec:	017d7840 	.word	0x017d7840
 8006ff0:	0800d2c4 	.word	0x0800d2c4

08006ff4 <i2c_config>:
 * para lo cual se necesita el modulo GPIO y los pines configurados
 * en el modo ALternate Function.
 * Ademas, estos pines deben ser configurados como salidas open-drain
 * y con la resistencias en modo pull-up.
 */
void i2c_config(I2C_Handler_t *ptrHandlerI2C){
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
//
//	ptrDMA_handler[1]->ptrDMAType = DMA1;
//	ptrDMA_handler[1]->ptrDMAStream = DMA1_Stream6;

	/* 1 Activamos la señal de reloj para el modulo I2C seleccionado*/
	if(ptrHandlerI2C->ptrI2Cx == I2C1){
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	4a89      	ldr	r2, [pc, #548]	; (8007228 <i2c_config+0x234>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d106      	bne.n	8007014 <i2c_config+0x20>
		RCC -> APB1ENR |= RCC_APB1ENR_I2C1EN;
 8007006:	4b89      	ldr	r3, [pc, #548]	; (800722c <i2c_config+0x238>)
 8007008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800700a:	4a88      	ldr	r2, [pc, #544]	; (800722c <i2c_config+0x238>)
 800700c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007010:	6413      	str	r3, [r2, #64]	; 0x40
 8007012:	e016      	b.n	8007042 <i2c_config+0x4e>
	}

	else if(ptrHandlerI2C->ptrI2Cx == I2C2){
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4a85      	ldr	r2, [pc, #532]	; (8007230 <i2c_config+0x23c>)
 800701a:	4293      	cmp	r3, r2
 800701c:	d106      	bne.n	800702c <i2c_config+0x38>
		RCC -> APB1ENR  |= RCC_APB1ENR_I2C2EN;
 800701e:	4b83      	ldr	r3, [pc, #524]	; (800722c <i2c_config+0x238>)
 8007020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007022:	4a82      	ldr	r2, [pc, #520]	; (800722c <i2c_config+0x238>)
 8007024:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007028:	6413      	str	r3, [r2, #64]	; 0x40
 800702a:	e00a      	b.n	8007042 <i2c_config+0x4e>
	}

	else if(ptrHandlerI2C->ptrI2Cx == I2C3){
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a80      	ldr	r2, [pc, #512]	; (8007234 <i2c_config+0x240>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d105      	bne.n	8007042 <i2c_config+0x4e>
		RCC -> APB1ENR |= RCC_APB1ENR_I2C3EN;
 8007036:	4b7d      	ldr	r3, [pc, #500]	; (800722c <i2c_config+0x238>)
 8007038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800703a:	4a7c      	ldr	r2, [pc, #496]	; (800722c <i2c_config+0x238>)
 800703c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007040:	6413      	str	r3, [r2, #64]	; 0x40
	}



	/* 0. desactivamos el modulo I2C */
	ptrHandlerI2C->ptrI2Cx->CR1 &= ~I2C_CR1_PE;
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f022 0201 	bic.w	r2, r2, #1
 8007050:	601a      	str	r2, [r3, #0]


	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 8007052:	e000      	b.n	8007056 <i2c_config+0x62>
		__NOP();
 8007054:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	699b      	ldr	r3, [r3, #24]
 800705c:	f003 0302 	and.w	r3, r3, #2
 8007060:	2b00      	cmp	r3, #0
 8007062:	d1f7      	bne.n	8007054 <i2c_config+0x60>
	}

	/* 2. Reiniciamos el periferico, de forma que inicia en un estado conocido */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_SWRST;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	681a      	ldr	r2, [r3, #0]
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007072:	601a      	str	r2, [r3, #0]

	__NOP();
 8007074:	bf00      	nop

	ptrHandlerI2C->ptrI2Cx->CR1 &= ~ I2C_CR1_SWRST;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007084:	601a      	str	r2, [r3, #0]

	/*3. Indicamos cual es la velocidad del reloj principal, que es la señal utilizada
	 * por el periferico para generar la señal de reloj para el bus I2C */


	ptrHandlerI2C->ptrI2Cx->CR2 &= ~(0b111111 << I2C_CR2_FREQ_Pos);	// Borramos la configuracion previa.
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	685a      	ldr	r2, [r3, #4]
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8007094:	605a      	str	r2, [r3, #4]

	//Preguntamos que velocidad de reloj de tiene actualmente
	if (ptrHandlerI2C->I2C_Config.clkSpeed ==  MAIN_CLOCK_16_MHz_FOR_I2C ){
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	79db      	ldrb	r3, [r3, #7]
 800709a:	2b10      	cmp	r3, #16
 800709c:	d108      	bne.n	80070b0 <i2c_config+0xbc>

		ptrHandlerI2C->ptrI2Cx->CR2 |= (MAIN_CLOCK_16_MHz_FOR_I2C << I2C_CR2_FREQ_Pos);
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	685a      	ldr	r2, [r3, #4]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f042 0210 	orr.w	r2, r2, #16
 80070ac:	605a      	str	r2, [r3, #4]
 80070ae:	e018      	b.n	80070e2 <i2c_config+0xee>

	}else if(ptrHandlerI2C->I2C_Config.clkSpeed == MAIN_CLOCK_25_MHz_FOR_I2C){
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	79db      	ldrb	r3, [r3, #7]
 80070b4:	2b19      	cmp	r3, #25
 80070b6:	d108      	bne.n	80070ca <i2c_config+0xd6>

		ptrHandlerI2C->ptrI2Cx->CR2 |= (MAIN_CLOCK_25_MHz_FOR_I2C << I2C_CR2_FREQ_Pos);
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	685a      	ldr	r2, [r3, #4]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f042 0219 	orr.w	r2, r2, #25
 80070c6:	605a      	str	r2, [r3, #4]
 80070c8:	e00b      	b.n	80070e2 <i2c_config+0xee>

	}else if (ptrHandlerI2C->I2C_Config.clkSpeed == MAIN_CLOCK_50_MHz_FOR_I2C){
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	79db      	ldrb	r3, [r3, #7]
 80070ce:	2b32      	cmp	r3, #50	; 0x32
 80070d0:	d107      	bne.n	80070e2 <i2c_config+0xee>

		ptrHandlerI2C->ptrI2Cx->CR2 |= (MAIN_CLOCK_50_MHz_FOR_I2C << I2C_CR2_FREQ_Pos);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	685a      	ldr	r2, [r3, #4]
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	f042 0232 	orr.w	r2, r2, #50	; 0x32
 80070e0:	605a      	str	r2, [r3, #4]
	 * En esta configuracion se incluye tambien la velocidad del reloj
	 * y el tiempo máximo para el cambio de la señal (T-Rise).
	 * Todo comienza con los dos registros en 0
	 */

	ptrHandlerI2C->ptrI2Cx->CCR = 0;
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	2200      	movs	r2, #0
 80070e8:	61da      	str	r2, [r3, #28]
	ptrHandlerI2C->ptrI2Cx->TRISE = 0;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	2200      	movs	r2, #0
 80070f0:	621a      	str	r2, [r3, #32]

	if(ptrHandlerI2C->I2C_Config.modeI2C == I2C_MODE_SM){
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	795b      	ldrb	r3, [r3, #5]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d15c      	bne.n	80071b4 <i2c_config+0x1c0>

		//Estamos en modo "standar" (SM Mode)
		// Seleccionamos el modo estandar
		ptrHandlerI2C->ptrI2Cx->CCR &= ~ (I2C_CCR_FS);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	69da      	ldr	r2, [r3, #28]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007108:	61da      	str	r2, [r3, #28]

		//configuramos el registro que se encarga de generar la señal del reloj
		switch(ptrHandlerI2C->I2C_Config.clkSpeed){
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	79db      	ldrb	r3, [r3, #7]
 800710e:	2b32      	cmp	r3, #50	; 0x32
 8007110:	d03f      	beq.n	8007192 <i2c_config+0x19e>
 8007112:	2b32      	cmp	r3, #50	; 0x32
 8007114:	f300 80b2 	bgt.w	800727c <i2c_config+0x288>
 8007118:	2b19      	cmp	r3, #25
 800711a:	d029      	beq.n	8007170 <i2c_config+0x17c>
 800711c:	2b19      	cmp	r3, #25
 800711e:	f300 80ad 	bgt.w	800727c <i2c_config+0x288>
 8007122:	2b04      	cmp	r3, #4
 8007124:	d002      	beq.n	800712c <i2c_config+0x138>
 8007126:	2b10      	cmp	r3, #16
 8007128:	d011      	beq.n	800714e <i2c_config+0x15a>


				break;
			}default:{

				break;
 800712a:	e0a7      	b.n	800727c <i2c_config+0x288>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_4MHz << I2C_CCR_CCR_Pos);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	69da      	ldr	r2, [r3, #28]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f042 0214 	orr.w	r2, r2, #20
 800713a:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_4MHz;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	6a1a      	ldr	r2, [r3, #32]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f042 0205 	orr.w	r2, r2, #5
 800714a:	621a      	str	r2, [r3, #32]
				break;
 800714c:	e099      	b.n	8007282 <i2c_config+0x28e>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_16MHz << I2C_CCR_CCR_Pos);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	69da      	ldr	r2, [r3, #28]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f042 0250 	orr.w	r2, r2, #80	; 0x50
 800715c:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_16MHz;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	6a1a      	ldr	r2, [r3, #32]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f042 0211 	orr.w	r2, r2, #17
 800716c:	621a      	str	r2, [r3, #32]
				break;
 800716e:	e088      	b.n	8007282 <i2c_config+0x28e>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_25MHz << I2C_CCR_CCR_Pos);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	69da      	ldr	r2, [r3, #28]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f042 0264 	orr.w	r2, r2, #100	; 0x64
 800717e:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_25MHz;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	6a1a      	ldr	r2, [r3, #32]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	f042 0215 	orr.w	r2, r2, #21
 800718e:	621a      	str	r2, [r3, #32]
				break;
 8007190:	e077      	b.n	8007282 <i2c_config+0x28e>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_SM_SPEED_100KHz_50MHz << I2C_CCR_CCR_Pos);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	69da      	ldr	r2, [r3, #28]
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f042 02fa 	orr.w	r2, r2, #250	; 0xfa
 80071a0:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_SM_50MHz;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	6a1a      	ldr	r2, [r3, #32]
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	f042 0233 	orr.w	r2, r2, #51	; 0x33
 80071b0:	621a      	str	r2, [r3, #32]
				break;
 80071b2:	e066      	b.n	8007282 <i2c_config+0x28e>
	else{


		//Estamos en modo "Fast" (FM Mode)
		//Seleccioanmo el modo Fast
		ptrHandlerI2C->ptrI2Cx->CCR |=  I2C_CCR_FS;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	69da      	ldr	r2, [r3, #28]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80071c2:	61da      	str	r2, [r3, #28]

		//configuramos el registro que se encarga de generar la señal del reloj
		switch(ptrHandlerI2C->I2C_Config.clkSpeed){
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	79db      	ldrb	r3, [r3, #7]
 80071c8:	2b32      	cmp	r3, #50	; 0x32
 80071ca:	d046      	beq.n	800725a <i2c_config+0x266>
 80071cc:	2b32      	cmp	r3, #50	; 0x32
 80071ce:	dc57      	bgt.n	8007280 <i2c_config+0x28c>
 80071d0:	2b19      	cmp	r3, #25
 80071d2:	d031      	beq.n	8007238 <i2c_config+0x244>
 80071d4:	2b19      	cmp	r3, #25
 80071d6:	dc53      	bgt.n	8007280 <i2c_config+0x28c>
 80071d8:	2b04      	cmp	r3, #4
 80071da:	d002      	beq.n	80071e2 <i2c_config+0x1ee>
 80071dc:	2b10      	cmp	r3, #16
 80071de:	d011      	beq.n	8007204 <i2c_config+0x210>


				break;
			}default:{

				break;
 80071e0:	e04e      	b.n	8007280 <i2c_config+0x28c>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_FM_SPEED_400KHz_4MHz << I2C_CCR_CCR_Pos);
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	69da      	ldr	r2, [r3, #28]
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	f042 0203 	orr.w	r2, r2, #3
 80071f0:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_4MHz;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	6a1a      	ldr	r2, [r3, #32]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f042 0202 	orr.w	r2, r2, #2
 8007200:	621a      	str	r2, [r3, #32]
				break;
 8007202:	e03e      	b.n	8007282 <i2c_config+0x28e>
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_FM_SPEED_400KHz_16MHz << I2C_CCR_CCR_Pos);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	69da      	ldr	r2, [r3, #28]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f042 020d 	orr.w	r2, r2, #13
 8007212:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_16MHz;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	6a1a      	ldr	r2, [r3, #32]
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f042 0206 	orr.w	r2, r2, #6
 8007222:	621a      	str	r2, [r3, #32]
				break;
 8007224:	e02d      	b.n	8007282 <i2c_config+0x28e>
 8007226:	bf00      	nop
 8007228:	40005400 	.word	0x40005400
 800722c:	40023800 	.word	0x40023800
 8007230:	40005800 	.word	0x40005800
 8007234:	40005c00 	.word	0x40005c00
				ptrHandlerI2C->ptrI2Cx->CCR |=(I2C_MODE_FM_SPEED_400KHz_25MHz << I2C_CCR_CCR_Pos);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	69da      	ldr	r2, [r3, #28]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f042 0215 	orr.w	r2, r2, #21
 8007246:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_25MHz;
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	6a1a      	ldr	r2, [r3, #32]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f042 0208 	orr.w	r2, r2, #8
 8007256:	621a      	str	r2, [r3, #32]
				break;
 8007258:	e013      	b.n	8007282 <i2c_config+0x28e>
				ptrHandlerI2C->ptrI2Cx->CCR |= (I2C_MODE_FM_SPEED_400KHz_50MHz << I2C_CCR_CCR_Pos);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	69da      	ldr	r2, [r3, #28]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f042 022a 	orr.w	r2, r2, #42	; 0x2a
 8007268:	61da      	str	r2, [r3, #28]
				ptrHandlerI2C->ptrI2Cx->TRISE |= I2C_MAX_RISE_TIME_FM_50MHz;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	6a1a      	ldr	r2, [r3, #32]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f042 0210 	orr.w	r2, r2, #16
 8007278:	621a      	str	r2, [r3, #32]
				break;
 800727a:	e002      	b.n	8007282 <i2c_config+0x28e>
				break;
 800727c:	bf00      	nop
 800727e:	e002      	b.n	8007286 <i2c_config+0x292>
				break;
 8007280:	bf00      	nop

		}

	}

	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 8007282:	e000      	b.n	8007286 <i2c_config+0x292>
		__NOP();
 8007284:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	699b      	ldr	r3, [r3, #24]
 800728c:	f003 0302 	and.w	r3, r3, #2
 8007290:	2b00      	cmp	r3, #0
 8007292:	d1f7      	bne.n	8007284 <i2c_config+0x290>
	}

	/* 5. Activamos el modulo I2C */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_PE;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f042 0201 	orr.w	r2, r2, #1
 80072a2:	601a      	str	r2, [r3, #0]


}
 80072a4:	bf00      	nop
 80072a6:	370c      	adds	r7, #12
 80072a8:	46bd      	mov	sp, r7
 80072aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ae:	4770      	bx	lr

080072b0 <i2c_stopTransaction>:


/* 8. Generamos la condicion de stop */
void i2c_stopTransaction(I2C_Handler_t *ptrHandlerI2C){
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_STOP;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	681a      	ldr	r2, [r3, #0]
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072c6:	601a      	str	r2, [r3, #0]
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <i2c_startTransaction>:


void i2c_startTransaction(I2C_Handler_t *ptrHandlerI2C){
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]

	// Activamos el DMA request segun lo pedido por el usuario
	if (ptrHandlerI2C->I2C_Config.dma_Request){
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	7a1b      	ldrb	r3, [r3, #8]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d009      	beq.n	80072f8 <i2c_startTransaction+0x24>
		// Si estamos aqui e sporque queremos usar la DMA para la transaccion efectiva de datos
		ptrHandlerI2C->ptrI2Cx->CR2 |= I2C_CR2_DMAEN;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	685a      	ldr	r2, [r3, #4]
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80072f2:	605a      	str	r2, [r3, #4]
	}else{
		// Si estamos aqui es porque no queremos usar un DMA request para la transaccion de datos
	}

	/* 1. Verificamos que la linea no esta ocupada - bit "busy" en I2C_SR2 */
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 80072f4:	e000      	b.n	80072f8 <i2c_startTransaction+0x24>
		__NOP();
 80072f6:	bf00      	nop
	while(ptrHandlerI2C->ptrI2Cx->SR2 & I2C_SR2_BUSY){
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	699b      	ldr	r3, [r3, #24]
 80072fe:	f003 0302 	and.w	r3, r3, #2
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1f7      	bne.n	80072f6 <i2c_startTransaction+0x22>
	}

	/* 2. Genereamos la señal "start" */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_START;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	681a      	ldr	r2, [r3, #0]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007314:	601a      	str	r2, [r3, #0]

	/* 2a. Esperamos a que la bandera del evento "start" se levante
	 * Mientras esperamos, el valor de SB es 0, entonces la negacion (!) es 1*/
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 8007316:	e000      	b.n	800731a <i2c_startTransaction+0x46>
		__NOP();
 8007318:	bf00      	nop
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	695b      	ldr	r3, [r3, #20]
 8007320:	f003 0301 	and.w	r3, r3, #1
 8007324:	2b00      	cmp	r3, #0
 8007326:	d0f7      	beq.n	8007318 <i2c_startTransaction+0x44>
	}
}
 8007328:	bf00      	nop
 800732a:	bf00      	nop
 800732c:	370c      	adds	r7, #12
 800732e:	46bd      	mov	sp, r7
 8007330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007334:	4770      	bx	lr

08007336 <i2c_reStartTransaction>:

/**/
void i2c_reStartTransaction(I2C_Handler_t *ptrHandlerI2C){
 8007336:	b480      	push	{r7}
 8007338:	b083      	sub	sp, #12
 800733a:	af00      	add	r7, sp, #0
 800733c:	6078      	str	r0, [r7, #4]

	// Activamos el DMA request segun lo pedido por el usuario
	if (ptrHandlerI2C->I2C_Config.dma_Request){
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	7a1b      	ldrb	r3, [r3, #8]
 8007342:	2b00      	cmp	r3, #0
 8007344:	d007      	beq.n	8007356 <i2c_reStartTransaction+0x20>
		// Si estamos aqui e sporque queremos usar la DMA para la transaccion efectiva de datos
		ptrHandlerI2C->ptrI2Cx->CR2 |= I2C_CR2_DMAEN;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	685a      	ldr	r2, [r3, #4]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007354:	605a      	str	r2, [r3, #4]
	}else{
		// Si estamos aqui es porque no queremos usar un DMA request para la transaccion de datos
	}

	/*2. Generamos la señal "start" */
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_START;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	681a      	ldr	r2, [r3, #0]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007364:	601a      	str	r2, [r3, #0]

	/* 2a. Esperamos a que la bandera del evento "start" se levante*/
	/* Mientras esperamos, el valor de SB es 0, entonces la negacion es 1 */
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 8007366:	e000      	b.n	800736a <i2c_reStartTransaction+0x34>
		__NOP();
 8007368:	bf00      	nop
	while(!(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_SB)){
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	695b      	ldr	r3, [r3, #20]
 8007370:	f003 0301 	and.w	r3, r3, #1
 8007374:	2b00      	cmp	r3, #0
 8007376:	d0f7      	beq.n	8007368 <i2c_reStartTransaction+0x32>
	}
}
 8007378:	bf00      	nop
 800737a:	bf00      	nop
 800737c:	370c      	adds	r7, #12
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <i2c_sendNoAck>:

/* 7a. Activamos la indicacion para no-ACK (indicacion para el Slave de terminar) */
void i2c_sendNoAck(I2C_Handler_t *ptrHandlerI2C){
 8007386:	b480      	push	{r7}
 8007388:	b083      	sub	sp, #12
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
	/*(Debemos escribir cero en la posicion ACK del registro de control 1) */
	ptrHandlerI2C->ptrI2Cx->CR1 &= ~(I2C_CR1_ACK);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	681a      	ldr	r2, [r3, #0]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800739c:	601a      	str	r2, [r3, #0]
}
 800739e:	bf00      	nop
 80073a0:	370c      	adds	r7, #12
 80073a2:	46bd      	mov	sp, r7
 80073a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a8:	4770      	bx	lr

080073aa <i2c_sendSlaveAddressRW>:
	/* (Debemos escribir uno en la posicion ACK del registro de control 1)*/
	ptrHandlerI2C->ptrI2Cx->CR1 |= I2C_CR1_ACK;
}

/**/
void i2c_sendSlaveAddressRW(I2C_Handler_t *ptrHandlerI2C, uint8_t slaveAddress, uint8_t readOrWrite){
 80073aa:	b480      	push	{r7}
 80073ac:	b085      	sub	sp, #20
 80073ae:	af00      	add	r7, sp, #0
 80073b0:	6078      	str	r0, [r7, #4]
 80073b2:	460b      	mov	r3, r1
 80073b4:	70fb      	strb	r3, [r7, #3]
 80073b6:	4613      	mov	r3, r2
 80073b8:	70bb      	strb	r3, [r7, #2]
	/* 0. Definimos una variable auxiliar */
	uint8_t auxByte = 0;
 80073ba:	2300      	movs	r3, #0
 80073bc:	73fb      	strb	r3, [r7, #15]
	(void) auxByte;

	/* 3. Enviamos la direccion del Slave y el bit que indica que deseamos escribir (0) */
	/* (en el siguiente paso se envia la direccion de memoria que se desea escribir  */
	ptrHandlerI2C->ptrI2Cx->DR = (slaveAddress << 1) | readOrWrite;
 80073be:	78fb      	ldrb	r3, [r7, #3]
 80073c0:	005a      	lsls	r2, r3, #1
 80073c2:	78bb      	ldrb	r3, [r7, #2]
 80073c4:	431a      	orrs	r2, r3
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	611a      	str	r2, [r3, #16]

	/* 3.1 Esperamos hasta que la bendera del evento "addr" se levante
	 * (esto nos indica que la direccion fue enviada satisfactoriamente
	 */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_ADDR)){
 80073cc:	e000      	b.n	80073d0 <i2c_sendSlaveAddressRW+0x26>
		__NOP();
 80073ce:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_ADDR)){
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	695b      	ldr	r3, [r3, #20]
 80073d6:	f003 0302 	and.w	r3, r3, #2
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d0f7      	beq.n	80073ce <i2c_sendSlaveAddressRW+0x24>
	}

	/* 3.2 Debemos limpiar la bandera de la recepcion de ACK de la "addr", para lo cual
	 * debemos leer en secuencia el I2C_SR1 y luego I2C_SR2
	 */
	auxByte = ptrHandlerI2C->ptrI2Cx->SR1;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	695b      	ldr	r3, [r3, #20]
 80073e4:	73fb      	strb	r3, [r7, #15]
	auxByte = ptrHandlerI2C->ptrI2Cx->SR2;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	699b      	ldr	r3, [r3, #24]
 80073ec:	73fb      	strb	r3, [r7, #15]

}
 80073ee:	bf00      	nop
 80073f0:	3714      	adds	r7, #20
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr

080073fa <i2c_sendMemoryAddress>:

/**/
void i2c_sendMemoryAddress(I2C_Handler_t *ptrHandlerI2C, uint8_t memAddr){
 80073fa:	b480      	push	{r7}
 80073fc:	b083      	sub	sp, #12
 80073fe:	af00      	add	r7, sp, #0
 8007400:	6078      	str	r0, [r7, #4]
 8007402:	460b      	mov	r3, r1
 8007404:	70fb      	strb	r3, [r7, #3]

	/* 4. Enviamos la direccion de memoria qe deseamos leer */
	ptrHandlerI2C->ptrI2Cx->DR = memAddr;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	78fa      	ldrb	r2, [r7, #3]
 800740c:	611a      	str	r2, [r3, #16]

	/* 4.1 Esoeramos hasta que el byte sea transmitido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_TXE)){
 800740e:	e000      	b.n	8007412 <i2c_sendMemoryAddress+0x18>
		__NOP();
 8007410:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_TXE)){
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	695b      	ldr	r3, [r3, #20]
 8007418:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800741c:	2b00      	cmp	r3, #0
 800741e:	d0f7      	beq.n	8007410 <i2c_sendMemoryAddress+0x16>
	}
}
 8007420:	bf00      	nop
 8007422:	bf00      	nop
 8007424:	370c      	adds	r7, #12
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr

0800742e <i2c_sendDataByte>:

/**/
void i2c_sendDataByte(I2C_Handler_t *ptrHandlerI2C, uint8_t dataToWrite){
 800742e:	b480      	push	{r7}
 8007430:	b083      	sub	sp, #12
 8007432:	af00      	add	r7, sp, #0
 8007434:	6078      	str	r0, [r7, #4]
 8007436:	460b      	mov	r3, r1
 8007438:	70fb      	strb	r3, [r7, #3]
	/* 5. Cargamos el valor que deseamos escribir */
	ptrHandlerI2C->ptrI2Cx->DR = dataToWrite;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	78fa      	ldrb	r2, [r7, #3]
 8007440:	611a      	str	r2, [r3, #16]

	/* 6. Esperamos hasta que el byte sea transmitido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_BTF)){
 8007442:	e000      	b.n	8007446 <i2c_sendDataByte+0x18>
		__NOP();
 8007444:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_BTF)){
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	695b      	ldr	r3, [r3, #20]
 800744c:	f003 0304 	and.w	r3, r3, #4
 8007450:	2b00      	cmp	r3, #0
 8007452:	d0f7      	beq.n	8007444 <i2c_sendDataByte+0x16>
	}
}
 8007454:	bf00      	nop
 8007456:	bf00      	nop
 8007458:	370c      	adds	r7, #12
 800745a:	46bd      	mov	sp, r7
 800745c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007460:	4770      	bx	lr

08007462 <i2c_readDataByte>:

uint8_t i2c_readDataByte(I2C_Handler_t *ptrHandlerI2C){
 8007462:	b480      	push	{r7}
 8007464:	b083      	sub	sp, #12
 8007466:	af00      	add	r7, sp, #0
 8007468:	6078      	str	r0, [r7, #4]
	/*9. Esperamos hasta que el byte entrante sea recibido */
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_RXNE)){
 800746a:	e000      	b.n	800746e <i2c_readDataByte+0xc>
		__NOP();
 800746c:	bf00      	nop
	while( !(ptrHandlerI2C->ptrI2Cx->SR1 & I2C_SR1_RXNE)){
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	695b      	ldr	r3, [r3, #20]
 8007474:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007478:	2b00      	cmp	r3, #0
 800747a:	d0f7      	beq.n	800746c <i2c_readDataByte+0xa>
	}

	ptrHandlerI2C->I2C_Config.dataI2C = ptrHandlerI2C->ptrI2Cx->DR;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	691b      	ldr	r3, [r3, #16]
 8007482:	b2da      	uxtb	r2, r3
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	719a      	strb	r2, [r3, #6]
	return ptrHandlerI2C->I2C_Config.dataI2C;
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	799b      	ldrb	r3, [r3, #6]
}
 800748c:	4618      	mov	r0, r3
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <__errno>:
 8007498:	4b01      	ldr	r3, [pc, #4]	; (80074a0 <__errno+0x8>)
 800749a:	6818      	ldr	r0, [r3, #0]
 800749c:	4770      	bx	lr
 800749e:	bf00      	nop
 80074a0:	20000010 	.word	0x20000010

080074a4 <__libc_init_array>:
 80074a4:	b570      	push	{r4, r5, r6, lr}
 80074a6:	4d0d      	ldr	r5, [pc, #52]	; (80074dc <__libc_init_array+0x38>)
 80074a8:	4c0d      	ldr	r4, [pc, #52]	; (80074e0 <__libc_init_array+0x3c>)
 80074aa:	1b64      	subs	r4, r4, r5
 80074ac:	10a4      	asrs	r4, r4, #2
 80074ae:	2600      	movs	r6, #0
 80074b0:	42a6      	cmp	r6, r4
 80074b2:	d109      	bne.n	80074c8 <__libc_init_array+0x24>
 80074b4:	4d0b      	ldr	r5, [pc, #44]	; (80074e4 <__libc_init_array+0x40>)
 80074b6:	4c0c      	ldr	r4, [pc, #48]	; (80074e8 <__libc_init_array+0x44>)
 80074b8:	f005 fdde 	bl	800d078 <_init>
 80074bc:	1b64      	subs	r4, r4, r5
 80074be:	10a4      	asrs	r4, r4, #2
 80074c0:	2600      	movs	r6, #0
 80074c2:	42a6      	cmp	r6, r4
 80074c4:	d105      	bne.n	80074d2 <__libc_init_array+0x2e>
 80074c6:	bd70      	pop	{r4, r5, r6, pc}
 80074c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80074cc:	4798      	blx	r3
 80074ce:	3601      	adds	r6, #1
 80074d0:	e7ee      	b.n	80074b0 <__libc_init_array+0xc>
 80074d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80074d6:	4798      	blx	r3
 80074d8:	3601      	adds	r6, #1
 80074da:	e7f2      	b.n	80074c2 <__libc_init_array+0x1e>
 80074dc:	0800d948 	.word	0x0800d948
 80074e0:	0800d948 	.word	0x0800d948
 80074e4:	0800d948 	.word	0x0800d948
 80074e8:	0800d94c 	.word	0x0800d94c

080074ec <malloc>:
 80074ec:	4b02      	ldr	r3, [pc, #8]	; (80074f8 <malloc+0xc>)
 80074ee:	4601      	mov	r1, r0
 80074f0:	6818      	ldr	r0, [r3, #0]
 80074f2:	f000 b877 	b.w	80075e4 <_malloc_r>
 80074f6:	bf00      	nop
 80074f8:	20000010 	.word	0x20000010

080074fc <memset>:
 80074fc:	4402      	add	r2, r0
 80074fe:	4603      	mov	r3, r0
 8007500:	4293      	cmp	r3, r2
 8007502:	d100      	bne.n	8007506 <memset+0xa>
 8007504:	4770      	bx	lr
 8007506:	f803 1b01 	strb.w	r1, [r3], #1
 800750a:	e7f9      	b.n	8007500 <memset+0x4>

0800750c <_free_r>:
 800750c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800750e:	2900      	cmp	r1, #0
 8007510:	d044      	beq.n	800759c <_free_r+0x90>
 8007512:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007516:	9001      	str	r0, [sp, #4]
 8007518:	2b00      	cmp	r3, #0
 800751a:	f1a1 0404 	sub.w	r4, r1, #4
 800751e:	bfb8      	it	lt
 8007520:	18e4      	addlt	r4, r4, r3
 8007522:	f001 fc9f 	bl	8008e64 <__malloc_lock>
 8007526:	4a1e      	ldr	r2, [pc, #120]	; (80075a0 <_free_r+0x94>)
 8007528:	9801      	ldr	r0, [sp, #4]
 800752a:	6813      	ldr	r3, [r2, #0]
 800752c:	b933      	cbnz	r3, 800753c <_free_r+0x30>
 800752e:	6063      	str	r3, [r4, #4]
 8007530:	6014      	str	r4, [r2, #0]
 8007532:	b003      	add	sp, #12
 8007534:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007538:	f001 bc9a 	b.w	8008e70 <__malloc_unlock>
 800753c:	42a3      	cmp	r3, r4
 800753e:	d908      	bls.n	8007552 <_free_r+0x46>
 8007540:	6825      	ldr	r5, [r4, #0]
 8007542:	1961      	adds	r1, r4, r5
 8007544:	428b      	cmp	r3, r1
 8007546:	bf01      	itttt	eq
 8007548:	6819      	ldreq	r1, [r3, #0]
 800754a:	685b      	ldreq	r3, [r3, #4]
 800754c:	1949      	addeq	r1, r1, r5
 800754e:	6021      	streq	r1, [r4, #0]
 8007550:	e7ed      	b.n	800752e <_free_r+0x22>
 8007552:	461a      	mov	r2, r3
 8007554:	685b      	ldr	r3, [r3, #4]
 8007556:	b10b      	cbz	r3, 800755c <_free_r+0x50>
 8007558:	42a3      	cmp	r3, r4
 800755a:	d9fa      	bls.n	8007552 <_free_r+0x46>
 800755c:	6811      	ldr	r1, [r2, #0]
 800755e:	1855      	adds	r5, r2, r1
 8007560:	42a5      	cmp	r5, r4
 8007562:	d10b      	bne.n	800757c <_free_r+0x70>
 8007564:	6824      	ldr	r4, [r4, #0]
 8007566:	4421      	add	r1, r4
 8007568:	1854      	adds	r4, r2, r1
 800756a:	42a3      	cmp	r3, r4
 800756c:	6011      	str	r1, [r2, #0]
 800756e:	d1e0      	bne.n	8007532 <_free_r+0x26>
 8007570:	681c      	ldr	r4, [r3, #0]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	6053      	str	r3, [r2, #4]
 8007576:	4421      	add	r1, r4
 8007578:	6011      	str	r1, [r2, #0]
 800757a:	e7da      	b.n	8007532 <_free_r+0x26>
 800757c:	d902      	bls.n	8007584 <_free_r+0x78>
 800757e:	230c      	movs	r3, #12
 8007580:	6003      	str	r3, [r0, #0]
 8007582:	e7d6      	b.n	8007532 <_free_r+0x26>
 8007584:	6825      	ldr	r5, [r4, #0]
 8007586:	1961      	adds	r1, r4, r5
 8007588:	428b      	cmp	r3, r1
 800758a:	bf04      	itt	eq
 800758c:	6819      	ldreq	r1, [r3, #0]
 800758e:	685b      	ldreq	r3, [r3, #4]
 8007590:	6063      	str	r3, [r4, #4]
 8007592:	bf04      	itt	eq
 8007594:	1949      	addeq	r1, r1, r5
 8007596:	6021      	streq	r1, [r4, #0]
 8007598:	6054      	str	r4, [r2, #4]
 800759a:	e7ca      	b.n	8007532 <_free_r+0x26>
 800759c:	b003      	add	sp, #12
 800759e:	bd30      	pop	{r4, r5, pc}
 80075a0:	20000634 	.word	0x20000634

080075a4 <sbrk_aligned>:
 80075a4:	b570      	push	{r4, r5, r6, lr}
 80075a6:	4e0e      	ldr	r6, [pc, #56]	; (80075e0 <sbrk_aligned+0x3c>)
 80075a8:	460c      	mov	r4, r1
 80075aa:	6831      	ldr	r1, [r6, #0]
 80075ac:	4605      	mov	r5, r0
 80075ae:	b911      	cbnz	r1, 80075b6 <sbrk_aligned+0x12>
 80075b0:	f000 fcf6 	bl	8007fa0 <_sbrk_r>
 80075b4:	6030      	str	r0, [r6, #0]
 80075b6:	4621      	mov	r1, r4
 80075b8:	4628      	mov	r0, r5
 80075ba:	f000 fcf1 	bl	8007fa0 <_sbrk_r>
 80075be:	1c43      	adds	r3, r0, #1
 80075c0:	d00a      	beq.n	80075d8 <sbrk_aligned+0x34>
 80075c2:	1cc4      	adds	r4, r0, #3
 80075c4:	f024 0403 	bic.w	r4, r4, #3
 80075c8:	42a0      	cmp	r0, r4
 80075ca:	d007      	beq.n	80075dc <sbrk_aligned+0x38>
 80075cc:	1a21      	subs	r1, r4, r0
 80075ce:	4628      	mov	r0, r5
 80075d0:	f000 fce6 	bl	8007fa0 <_sbrk_r>
 80075d4:	3001      	adds	r0, #1
 80075d6:	d101      	bne.n	80075dc <sbrk_aligned+0x38>
 80075d8:	f04f 34ff 	mov.w	r4, #4294967295
 80075dc:	4620      	mov	r0, r4
 80075de:	bd70      	pop	{r4, r5, r6, pc}
 80075e0:	20000638 	.word	0x20000638

080075e4 <_malloc_r>:
 80075e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80075e8:	1ccd      	adds	r5, r1, #3
 80075ea:	f025 0503 	bic.w	r5, r5, #3
 80075ee:	3508      	adds	r5, #8
 80075f0:	2d0c      	cmp	r5, #12
 80075f2:	bf38      	it	cc
 80075f4:	250c      	movcc	r5, #12
 80075f6:	2d00      	cmp	r5, #0
 80075f8:	4607      	mov	r7, r0
 80075fa:	db01      	blt.n	8007600 <_malloc_r+0x1c>
 80075fc:	42a9      	cmp	r1, r5
 80075fe:	d905      	bls.n	800760c <_malloc_r+0x28>
 8007600:	230c      	movs	r3, #12
 8007602:	603b      	str	r3, [r7, #0]
 8007604:	2600      	movs	r6, #0
 8007606:	4630      	mov	r0, r6
 8007608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800760c:	4e2e      	ldr	r6, [pc, #184]	; (80076c8 <_malloc_r+0xe4>)
 800760e:	f001 fc29 	bl	8008e64 <__malloc_lock>
 8007612:	6833      	ldr	r3, [r6, #0]
 8007614:	461c      	mov	r4, r3
 8007616:	bb34      	cbnz	r4, 8007666 <_malloc_r+0x82>
 8007618:	4629      	mov	r1, r5
 800761a:	4638      	mov	r0, r7
 800761c:	f7ff ffc2 	bl	80075a4 <sbrk_aligned>
 8007620:	1c43      	adds	r3, r0, #1
 8007622:	4604      	mov	r4, r0
 8007624:	d14d      	bne.n	80076c2 <_malloc_r+0xde>
 8007626:	6834      	ldr	r4, [r6, #0]
 8007628:	4626      	mov	r6, r4
 800762a:	2e00      	cmp	r6, #0
 800762c:	d140      	bne.n	80076b0 <_malloc_r+0xcc>
 800762e:	6823      	ldr	r3, [r4, #0]
 8007630:	4631      	mov	r1, r6
 8007632:	4638      	mov	r0, r7
 8007634:	eb04 0803 	add.w	r8, r4, r3
 8007638:	f000 fcb2 	bl	8007fa0 <_sbrk_r>
 800763c:	4580      	cmp	r8, r0
 800763e:	d13a      	bne.n	80076b6 <_malloc_r+0xd2>
 8007640:	6821      	ldr	r1, [r4, #0]
 8007642:	3503      	adds	r5, #3
 8007644:	1a6d      	subs	r5, r5, r1
 8007646:	f025 0503 	bic.w	r5, r5, #3
 800764a:	3508      	adds	r5, #8
 800764c:	2d0c      	cmp	r5, #12
 800764e:	bf38      	it	cc
 8007650:	250c      	movcc	r5, #12
 8007652:	4629      	mov	r1, r5
 8007654:	4638      	mov	r0, r7
 8007656:	f7ff ffa5 	bl	80075a4 <sbrk_aligned>
 800765a:	3001      	adds	r0, #1
 800765c:	d02b      	beq.n	80076b6 <_malloc_r+0xd2>
 800765e:	6823      	ldr	r3, [r4, #0]
 8007660:	442b      	add	r3, r5
 8007662:	6023      	str	r3, [r4, #0]
 8007664:	e00e      	b.n	8007684 <_malloc_r+0xa0>
 8007666:	6822      	ldr	r2, [r4, #0]
 8007668:	1b52      	subs	r2, r2, r5
 800766a:	d41e      	bmi.n	80076aa <_malloc_r+0xc6>
 800766c:	2a0b      	cmp	r2, #11
 800766e:	d916      	bls.n	800769e <_malloc_r+0xba>
 8007670:	1961      	adds	r1, r4, r5
 8007672:	42a3      	cmp	r3, r4
 8007674:	6025      	str	r5, [r4, #0]
 8007676:	bf18      	it	ne
 8007678:	6059      	strne	r1, [r3, #4]
 800767a:	6863      	ldr	r3, [r4, #4]
 800767c:	bf08      	it	eq
 800767e:	6031      	streq	r1, [r6, #0]
 8007680:	5162      	str	r2, [r4, r5]
 8007682:	604b      	str	r3, [r1, #4]
 8007684:	4638      	mov	r0, r7
 8007686:	f104 060b 	add.w	r6, r4, #11
 800768a:	f001 fbf1 	bl	8008e70 <__malloc_unlock>
 800768e:	f026 0607 	bic.w	r6, r6, #7
 8007692:	1d23      	adds	r3, r4, #4
 8007694:	1af2      	subs	r2, r6, r3
 8007696:	d0b6      	beq.n	8007606 <_malloc_r+0x22>
 8007698:	1b9b      	subs	r3, r3, r6
 800769a:	50a3      	str	r3, [r4, r2]
 800769c:	e7b3      	b.n	8007606 <_malloc_r+0x22>
 800769e:	6862      	ldr	r2, [r4, #4]
 80076a0:	42a3      	cmp	r3, r4
 80076a2:	bf0c      	ite	eq
 80076a4:	6032      	streq	r2, [r6, #0]
 80076a6:	605a      	strne	r2, [r3, #4]
 80076a8:	e7ec      	b.n	8007684 <_malloc_r+0xa0>
 80076aa:	4623      	mov	r3, r4
 80076ac:	6864      	ldr	r4, [r4, #4]
 80076ae:	e7b2      	b.n	8007616 <_malloc_r+0x32>
 80076b0:	4634      	mov	r4, r6
 80076b2:	6876      	ldr	r6, [r6, #4]
 80076b4:	e7b9      	b.n	800762a <_malloc_r+0x46>
 80076b6:	230c      	movs	r3, #12
 80076b8:	603b      	str	r3, [r7, #0]
 80076ba:	4638      	mov	r0, r7
 80076bc:	f001 fbd8 	bl	8008e70 <__malloc_unlock>
 80076c0:	e7a1      	b.n	8007606 <_malloc_r+0x22>
 80076c2:	6025      	str	r5, [r4, #0]
 80076c4:	e7de      	b.n	8007684 <_malloc_r+0xa0>
 80076c6:	bf00      	nop
 80076c8:	20000634 	.word	0x20000634

080076cc <__cvt>:
 80076cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80076d0:	ec55 4b10 	vmov	r4, r5, d0
 80076d4:	2d00      	cmp	r5, #0
 80076d6:	460e      	mov	r6, r1
 80076d8:	4619      	mov	r1, r3
 80076da:	462b      	mov	r3, r5
 80076dc:	bfbb      	ittet	lt
 80076de:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80076e2:	461d      	movlt	r5, r3
 80076e4:	2300      	movge	r3, #0
 80076e6:	232d      	movlt	r3, #45	; 0x2d
 80076e8:	700b      	strb	r3, [r1, #0]
 80076ea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80076ec:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80076f0:	4691      	mov	r9, r2
 80076f2:	f023 0820 	bic.w	r8, r3, #32
 80076f6:	bfbc      	itt	lt
 80076f8:	4622      	movlt	r2, r4
 80076fa:	4614      	movlt	r4, r2
 80076fc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007700:	d005      	beq.n	800770e <__cvt+0x42>
 8007702:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007706:	d100      	bne.n	800770a <__cvt+0x3e>
 8007708:	3601      	adds	r6, #1
 800770a:	2102      	movs	r1, #2
 800770c:	e000      	b.n	8007710 <__cvt+0x44>
 800770e:	2103      	movs	r1, #3
 8007710:	ab03      	add	r3, sp, #12
 8007712:	9301      	str	r3, [sp, #4]
 8007714:	ab02      	add	r3, sp, #8
 8007716:	9300      	str	r3, [sp, #0]
 8007718:	ec45 4b10 	vmov	d0, r4, r5
 800771c:	4653      	mov	r3, sl
 800771e:	4632      	mov	r2, r6
 8007720:	f000 fd8e 	bl	8008240 <_dtoa_r>
 8007724:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007728:	4607      	mov	r7, r0
 800772a:	d102      	bne.n	8007732 <__cvt+0x66>
 800772c:	f019 0f01 	tst.w	r9, #1
 8007730:	d022      	beq.n	8007778 <__cvt+0xac>
 8007732:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007736:	eb07 0906 	add.w	r9, r7, r6
 800773a:	d110      	bne.n	800775e <__cvt+0x92>
 800773c:	783b      	ldrb	r3, [r7, #0]
 800773e:	2b30      	cmp	r3, #48	; 0x30
 8007740:	d10a      	bne.n	8007758 <__cvt+0x8c>
 8007742:	2200      	movs	r2, #0
 8007744:	2300      	movs	r3, #0
 8007746:	4620      	mov	r0, r4
 8007748:	4629      	mov	r1, r5
 800774a:	f7f9 f9d5 	bl	8000af8 <__aeabi_dcmpeq>
 800774e:	b918      	cbnz	r0, 8007758 <__cvt+0x8c>
 8007750:	f1c6 0601 	rsb	r6, r6, #1
 8007754:	f8ca 6000 	str.w	r6, [sl]
 8007758:	f8da 3000 	ldr.w	r3, [sl]
 800775c:	4499      	add	r9, r3
 800775e:	2200      	movs	r2, #0
 8007760:	2300      	movs	r3, #0
 8007762:	4620      	mov	r0, r4
 8007764:	4629      	mov	r1, r5
 8007766:	f7f9 f9c7 	bl	8000af8 <__aeabi_dcmpeq>
 800776a:	b108      	cbz	r0, 8007770 <__cvt+0xa4>
 800776c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007770:	2230      	movs	r2, #48	; 0x30
 8007772:	9b03      	ldr	r3, [sp, #12]
 8007774:	454b      	cmp	r3, r9
 8007776:	d307      	bcc.n	8007788 <__cvt+0xbc>
 8007778:	9b03      	ldr	r3, [sp, #12]
 800777a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800777c:	1bdb      	subs	r3, r3, r7
 800777e:	4638      	mov	r0, r7
 8007780:	6013      	str	r3, [r2, #0]
 8007782:	b004      	add	sp, #16
 8007784:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007788:	1c59      	adds	r1, r3, #1
 800778a:	9103      	str	r1, [sp, #12]
 800778c:	701a      	strb	r2, [r3, #0]
 800778e:	e7f0      	b.n	8007772 <__cvt+0xa6>

08007790 <__exponent>:
 8007790:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007792:	4603      	mov	r3, r0
 8007794:	2900      	cmp	r1, #0
 8007796:	bfb8      	it	lt
 8007798:	4249      	neglt	r1, r1
 800779a:	f803 2b02 	strb.w	r2, [r3], #2
 800779e:	bfb4      	ite	lt
 80077a0:	222d      	movlt	r2, #45	; 0x2d
 80077a2:	222b      	movge	r2, #43	; 0x2b
 80077a4:	2909      	cmp	r1, #9
 80077a6:	7042      	strb	r2, [r0, #1]
 80077a8:	dd2a      	ble.n	8007800 <__exponent+0x70>
 80077aa:	f10d 0407 	add.w	r4, sp, #7
 80077ae:	46a4      	mov	ip, r4
 80077b0:	270a      	movs	r7, #10
 80077b2:	46a6      	mov	lr, r4
 80077b4:	460a      	mov	r2, r1
 80077b6:	fb91 f6f7 	sdiv	r6, r1, r7
 80077ba:	fb07 1516 	mls	r5, r7, r6, r1
 80077be:	3530      	adds	r5, #48	; 0x30
 80077c0:	2a63      	cmp	r2, #99	; 0x63
 80077c2:	f104 34ff 	add.w	r4, r4, #4294967295
 80077c6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80077ca:	4631      	mov	r1, r6
 80077cc:	dcf1      	bgt.n	80077b2 <__exponent+0x22>
 80077ce:	3130      	adds	r1, #48	; 0x30
 80077d0:	f1ae 0502 	sub.w	r5, lr, #2
 80077d4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80077d8:	1c44      	adds	r4, r0, #1
 80077da:	4629      	mov	r1, r5
 80077dc:	4561      	cmp	r1, ip
 80077de:	d30a      	bcc.n	80077f6 <__exponent+0x66>
 80077e0:	f10d 0209 	add.w	r2, sp, #9
 80077e4:	eba2 020e 	sub.w	r2, r2, lr
 80077e8:	4565      	cmp	r5, ip
 80077ea:	bf88      	it	hi
 80077ec:	2200      	movhi	r2, #0
 80077ee:	4413      	add	r3, r2
 80077f0:	1a18      	subs	r0, r3, r0
 80077f2:	b003      	add	sp, #12
 80077f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077f6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80077fa:	f804 2f01 	strb.w	r2, [r4, #1]!
 80077fe:	e7ed      	b.n	80077dc <__exponent+0x4c>
 8007800:	2330      	movs	r3, #48	; 0x30
 8007802:	3130      	adds	r1, #48	; 0x30
 8007804:	7083      	strb	r3, [r0, #2]
 8007806:	70c1      	strb	r1, [r0, #3]
 8007808:	1d03      	adds	r3, r0, #4
 800780a:	e7f1      	b.n	80077f0 <__exponent+0x60>

0800780c <_printf_float>:
 800780c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007810:	ed2d 8b02 	vpush	{d8}
 8007814:	b08d      	sub	sp, #52	; 0x34
 8007816:	460c      	mov	r4, r1
 8007818:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800781c:	4616      	mov	r6, r2
 800781e:	461f      	mov	r7, r3
 8007820:	4605      	mov	r5, r0
 8007822:	f001 fafb 	bl	8008e1c <_localeconv_r>
 8007826:	f8d0 a000 	ldr.w	sl, [r0]
 800782a:	4650      	mov	r0, sl
 800782c:	f7f8 fce2 	bl	80001f4 <strlen>
 8007830:	2300      	movs	r3, #0
 8007832:	930a      	str	r3, [sp, #40]	; 0x28
 8007834:	6823      	ldr	r3, [r4, #0]
 8007836:	9305      	str	r3, [sp, #20]
 8007838:	f8d8 3000 	ldr.w	r3, [r8]
 800783c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007840:	3307      	adds	r3, #7
 8007842:	f023 0307 	bic.w	r3, r3, #7
 8007846:	f103 0208 	add.w	r2, r3, #8
 800784a:	f8c8 2000 	str.w	r2, [r8]
 800784e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007852:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007856:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800785a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800785e:	9307      	str	r3, [sp, #28]
 8007860:	f8cd 8018 	str.w	r8, [sp, #24]
 8007864:	ee08 0a10 	vmov	s16, r0
 8007868:	4b9f      	ldr	r3, [pc, #636]	; (8007ae8 <_printf_float+0x2dc>)
 800786a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800786e:	f04f 32ff 	mov.w	r2, #4294967295
 8007872:	f7f9 f973 	bl	8000b5c <__aeabi_dcmpun>
 8007876:	bb88      	cbnz	r0, 80078dc <_printf_float+0xd0>
 8007878:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800787c:	4b9a      	ldr	r3, [pc, #616]	; (8007ae8 <_printf_float+0x2dc>)
 800787e:	f04f 32ff 	mov.w	r2, #4294967295
 8007882:	f7f9 f94d 	bl	8000b20 <__aeabi_dcmple>
 8007886:	bb48      	cbnz	r0, 80078dc <_printf_float+0xd0>
 8007888:	2200      	movs	r2, #0
 800788a:	2300      	movs	r3, #0
 800788c:	4640      	mov	r0, r8
 800788e:	4649      	mov	r1, r9
 8007890:	f7f9 f93c 	bl	8000b0c <__aeabi_dcmplt>
 8007894:	b110      	cbz	r0, 800789c <_printf_float+0x90>
 8007896:	232d      	movs	r3, #45	; 0x2d
 8007898:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800789c:	4b93      	ldr	r3, [pc, #588]	; (8007aec <_printf_float+0x2e0>)
 800789e:	4894      	ldr	r0, [pc, #592]	; (8007af0 <_printf_float+0x2e4>)
 80078a0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80078a4:	bf94      	ite	ls
 80078a6:	4698      	movls	r8, r3
 80078a8:	4680      	movhi	r8, r0
 80078aa:	2303      	movs	r3, #3
 80078ac:	6123      	str	r3, [r4, #16]
 80078ae:	9b05      	ldr	r3, [sp, #20]
 80078b0:	f023 0204 	bic.w	r2, r3, #4
 80078b4:	6022      	str	r2, [r4, #0]
 80078b6:	f04f 0900 	mov.w	r9, #0
 80078ba:	9700      	str	r7, [sp, #0]
 80078bc:	4633      	mov	r3, r6
 80078be:	aa0b      	add	r2, sp, #44	; 0x2c
 80078c0:	4621      	mov	r1, r4
 80078c2:	4628      	mov	r0, r5
 80078c4:	f000 f9d8 	bl	8007c78 <_printf_common>
 80078c8:	3001      	adds	r0, #1
 80078ca:	f040 8090 	bne.w	80079ee <_printf_float+0x1e2>
 80078ce:	f04f 30ff 	mov.w	r0, #4294967295
 80078d2:	b00d      	add	sp, #52	; 0x34
 80078d4:	ecbd 8b02 	vpop	{d8}
 80078d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078dc:	4642      	mov	r2, r8
 80078de:	464b      	mov	r3, r9
 80078e0:	4640      	mov	r0, r8
 80078e2:	4649      	mov	r1, r9
 80078e4:	f7f9 f93a 	bl	8000b5c <__aeabi_dcmpun>
 80078e8:	b140      	cbz	r0, 80078fc <_printf_float+0xf0>
 80078ea:	464b      	mov	r3, r9
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	bfbc      	itt	lt
 80078f0:	232d      	movlt	r3, #45	; 0x2d
 80078f2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80078f6:	487f      	ldr	r0, [pc, #508]	; (8007af4 <_printf_float+0x2e8>)
 80078f8:	4b7f      	ldr	r3, [pc, #508]	; (8007af8 <_printf_float+0x2ec>)
 80078fa:	e7d1      	b.n	80078a0 <_printf_float+0x94>
 80078fc:	6863      	ldr	r3, [r4, #4]
 80078fe:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007902:	9206      	str	r2, [sp, #24]
 8007904:	1c5a      	adds	r2, r3, #1
 8007906:	d13f      	bne.n	8007988 <_printf_float+0x17c>
 8007908:	2306      	movs	r3, #6
 800790a:	6063      	str	r3, [r4, #4]
 800790c:	9b05      	ldr	r3, [sp, #20]
 800790e:	6861      	ldr	r1, [r4, #4]
 8007910:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007914:	2300      	movs	r3, #0
 8007916:	9303      	str	r3, [sp, #12]
 8007918:	ab0a      	add	r3, sp, #40	; 0x28
 800791a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800791e:	ab09      	add	r3, sp, #36	; 0x24
 8007920:	ec49 8b10 	vmov	d0, r8, r9
 8007924:	9300      	str	r3, [sp, #0]
 8007926:	6022      	str	r2, [r4, #0]
 8007928:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800792c:	4628      	mov	r0, r5
 800792e:	f7ff fecd 	bl	80076cc <__cvt>
 8007932:	9b06      	ldr	r3, [sp, #24]
 8007934:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007936:	2b47      	cmp	r3, #71	; 0x47
 8007938:	4680      	mov	r8, r0
 800793a:	d108      	bne.n	800794e <_printf_float+0x142>
 800793c:	1cc8      	adds	r0, r1, #3
 800793e:	db02      	blt.n	8007946 <_printf_float+0x13a>
 8007940:	6863      	ldr	r3, [r4, #4]
 8007942:	4299      	cmp	r1, r3
 8007944:	dd41      	ble.n	80079ca <_printf_float+0x1be>
 8007946:	f1ab 0b02 	sub.w	fp, fp, #2
 800794a:	fa5f fb8b 	uxtb.w	fp, fp
 800794e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007952:	d820      	bhi.n	8007996 <_printf_float+0x18a>
 8007954:	3901      	subs	r1, #1
 8007956:	465a      	mov	r2, fp
 8007958:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800795c:	9109      	str	r1, [sp, #36]	; 0x24
 800795e:	f7ff ff17 	bl	8007790 <__exponent>
 8007962:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007964:	1813      	adds	r3, r2, r0
 8007966:	2a01      	cmp	r2, #1
 8007968:	4681      	mov	r9, r0
 800796a:	6123      	str	r3, [r4, #16]
 800796c:	dc02      	bgt.n	8007974 <_printf_float+0x168>
 800796e:	6822      	ldr	r2, [r4, #0]
 8007970:	07d2      	lsls	r2, r2, #31
 8007972:	d501      	bpl.n	8007978 <_printf_float+0x16c>
 8007974:	3301      	adds	r3, #1
 8007976:	6123      	str	r3, [r4, #16]
 8007978:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800797c:	2b00      	cmp	r3, #0
 800797e:	d09c      	beq.n	80078ba <_printf_float+0xae>
 8007980:	232d      	movs	r3, #45	; 0x2d
 8007982:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007986:	e798      	b.n	80078ba <_printf_float+0xae>
 8007988:	9a06      	ldr	r2, [sp, #24]
 800798a:	2a47      	cmp	r2, #71	; 0x47
 800798c:	d1be      	bne.n	800790c <_printf_float+0x100>
 800798e:	2b00      	cmp	r3, #0
 8007990:	d1bc      	bne.n	800790c <_printf_float+0x100>
 8007992:	2301      	movs	r3, #1
 8007994:	e7b9      	b.n	800790a <_printf_float+0xfe>
 8007996:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800799a:	d118      	bne.n	80079ce <_printf_float+0x1c2>
 800799c:	2900      	cmp	r1, #0
 800799e:	6863      	ldr	r3, [r4, #4]
 80079a0:	dd0b      	ble.n	80079ba <_printf_float+0x1ae>
 80079a2:	6121      	str	r1, [r4, #16]
 80079a4:	b913      	cbnz	r3, 80079ac <_printf_float+0x1a0>
 80079a6:	6822      	ldr	r2, [r4, #0]
 80079a8:	07d0      	lsls	r0, r2, #31
 80079aa:	d502      	bpl.n	80079b2 <_printf_float+0x1a6>
 80079ac:	3301      	adds	r3, #1
 80079ae:	440b      	add	r3, r1
 80079b0:	6123      	str	r3, [r4, #16]
 80079b2:	65a1      	str	r1, [r4, #88]	; 0x58
 80079b4:	f04f 0900 	mov.w	r9, #0
 80079b8:	e7de      	b.n	8007978 <_printf_float+0x16c>
 80079ba:	b913      	cbnz	r3, 80079c2 <_printf_float+0x1b6>
 80079bc:	6822      	ldr	r2, [r4, #0]
 80079be:	07d2      	lsls	r2, r2, #31
 80079c0:	d501      	bpl.n	80079c6 <_printf_float+0x1ba>
 80079c2:	3302      	adds	r3, #2
 80079c4:	e7f4      	b.n	80079b0 <_printf_float+0x1a4>
 80079c6:	2301      	movs	r3, #1
 80079c8:	e7f2      	b.n	80079b0 <_printf_float+0x1a4>
 80079ca:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80079ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079d0:	4299      	cmp	r1, r3
 80079d2:	db05      	blt.n	80079e0 <_printf_float+0x1d4>
 80079d4:	6823      	ldr	r3, [r4, #0]
 80079d6:	6121      	str	r1, [r4, #16]
 80079d8:	07d8      	lsls	r0, r3, #31
 80079da:	d5ea      	bpl.n	80079b2 <_printf_float+0x1a6>
 80079dc:	1c4b      	adds	r3, r1, #1
 80079de:	e7e7      	b.n	80079b0 <_printf_float+0x1a4>
 80079e0:	2900      	cmp	r1, #0
 80079e2:	bfd4      	ite	le
 80079e4:	f1c1 0202 	rsble	r2, r1, #2
 80079e8:	2201      	movgt	r2, #1
 80079ea:	4413      	add	r3, r2
 80079ec:	e7e0      	b.n	80079b0 <_printf_float+0x1a4>
 80079ee:	6823      	ldr	r3, [r4, #0]
 80079f0:	055a      	lsls	r2, r3, #21
 80079f2:	d407      	bmi.n	8007a04 <_printf_float+0x1f8>
 80079f4:	6923      	ldr	r3, [r4, #16]
 80079f6:	4642      	mov	r2, r8
 80079f8:	4631      	mov	r1, r6
 80079fa:	4628      	mov	r0, r5
 80079fc:	47b8      	blx	r7
 80079fe:	3001      	adds	r0, #1
 8007a00:	d12c      	bne.n	8007a5c <_printf_float+0x250>
 8007a02:	e764      	b.n	80078ce <_printf_float+0xc2>
 8007a04:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007a08:	f240 80e0 	bls.w	8007bcc <_printf_float+0x3c0>
 8007a0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a10:	2200      	movs	r2, #0
 8007a12:	2300      	movs	r3, #0
 8007a14:	f7f9 f870 	bl	8000af8 <__aeabi_dcmpeq>
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	d034      	beq.n	8007a86 <_printf_float+0x27a>
 8007a1c:	4a37      	ldr	r2, [pc, #220]	; (8007afc <_printf_float+0x2f0>)
 8007a1e:	2301      	movs	r3, #1
 8007a20:	4631      	mov	r1, r6
 8007a22:	4628      	mov	r0, r5
 8007a24:	47b8      	blx	r7
 8007a26:	3001      	adds	r0, #1
 8007a28:	f43f af51 	beq.w	80078ce <_printf_float+0xc2>
 8007a2c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a30:	429a      	cmp	r2, r3
 8007a32:	db02      	blt.n	8007a3a <_printf_float+0x22e>
 8007a34:	6823      	ldr	r3, [r4, #0]
 8007a36:	07d8      	lsls	r0, r3, #31
 8007a38:	d510      	bpl.n	8007a5c <_printf_float+0x250>
 8007a3a:	ee18 3a10 	vmov	r3, s16
 8007a3e:	4652      	mov	r2, sl
 8007a40:	4631      	mov	r1, r6
 8007a42:	4628      	mov	r0, r5
 8007a44:	47b8      	blx	r7
 8007a46:	3001      	adds	r0, #1
 8007a48:	f43f af41 	beq.w	80078ce <_printf_float+0xc2>
 8007a4c:	f04f 0800 	mov.w	r8, #0
 8007a50:	f104 091a 	add.w	r9, r4, #26
 8007a54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a56:	3b01      	subs	r3, #1
 8007a58:	4543      	cmp	r3, r8
 8007a5a:	dc09      	bgt.n	8007a70 <_printf_float+0x264>
 8007a5c:	6823      	ldr	r3, [r4, #0]
 8007a5e:	079b      	lsls	r3, r3, #30
 8007a60:	f100 8105 	bmi.w	8007c6e <_printf_float+0x462>
 8007a64:	68e0      	ldr	r0, [r4, #12]
 8007a66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a68:	4298      	cmp	r0, r3
 8007a6a:	bfb8      	it	lt
 8007a6c:	4618      	movlt	r0, r3
 8007a6e:	e730      	b.n	80078d2 <_printf_float+0xc6>
 8007a70:	2301      	movs	r3, #1
 8007a72:	464a      	mov	r2, r9
 8007a74:	4631      	mov	r1, r6
 8007a76:	4628      	mov	r0, r5
 8007a78:	47b8      	blx	r7
 8007a7a:	3001      	adds	r0, #1
 8007a7c:	f43f af27 	beq.w	80078ce <_printf_float+0xc2>
 8007a80:	f108 0801 	add.w	r8, r8, #1
 8007a84:	e7e6      	b.n	8007a54 <_printf_float+0x248>
 8007a86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	dc39      	bgt.n	8007b00 <_printf_float+0x2f4>
 8007a8c:	4a1b      	ldr	r2, [pc, #108]	; (8007afc <_printf_float+0x2f0>)
 8007a8e:	2301      	movs	r3, #1
 8007a90:	4631      	mov	r1, r6
 8007a92:	4628      	mov	r0, r5
 8007a94:	47b8      	blx	r7
 8007a96:	3001      	adds	r0, #1
 8007a98:	f43f af19 	beq.w	80078ce <_printf_float+0xc2>
 8007a9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	d102      	bne.n	8007aaa <_printf_float+0x29e>
 8007aa4:	6823      	ldr	r3, [r4, #0]
 8007aa6:	07d9      	lsls	r1, r3, #31
 8007aa8:	d5d8      	bpl.n	8007a5c <_printf_float+0x250>
 8007aaa:	ee18 3a10 	vmov	r3, s16
 8007aae:	4652      	mov	r2, sl
 8007ab0:	4631      	mov	r1, r6
 8007ab2:	4628      	mov	r0, r5
 8007ab4:	47b8      	blx	r7
 8007ab6:	3001      	adds	r0, #1
 8007ab8:	f43f af09 	beq.w	80078ce <_printf_float+0xc2>
 8007abc:	f04f 0900 	mov.w	r9, #0
 8007ac0:	f104 0a1a 	add.w	sl, r4, #26
 8007ac4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ac6:	425b      	negs	r3, r3
 8007ac8:	454b      	cmp	r3, r9
 8007aca:	dc01      	bgt.n	8007ad0 <_printf_float+0x2c4>
 8007acc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ace:	e792      	b.n	80079f6 <_printf_float+0x1ea>
 8007ad0:	2301      	movs	r3, #1
 8007ad2:	4652      	mov	r2, sl
 8007ad4:	4631      	mov	r1, r6
 8007ad6:	4628      	mov	r0, r5
 8007ad8:	47b8      	blx	r7
 8007ada:	3001      	adds	r0, #1
 8007adc:	f43f aef7 	beq.w	80078ce <_printf_float+0xc2>
 8007ae0:	f109 0901 	add.w	r9, r9, #1
 8007ae4:	e7ee      	b.n	8007ac4 <_printf_float+0x2b8>
 8007ae6:	bf00      	nop
 8007ae8:	7fefffff 	.word	0x7fefffff
 8007aec:	0800d2d8 	.word	0x0800d2d8
 8007af0:	0800d2dc 	.word	0x0800d2dc
 8007af4:	0800d2e4 	.word	0x0800d2e4
 8007af8:	0800d2e0 	.word	0x0800d2e0
 8007afc:	0800d509 	.word	0x0800d509
 8007b00:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007b02:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b04:	429a      	cmp	r2, r3
 8007b06:	bfa8      	it	ge
 8007b08:	461a      	movge	r2, r3
 8007b0a:	2a00      	cmp	r2, #0
 8007b0c:	4691      	mov	r9, r2
 8007b0e:	dc37      	bgt.n	8007b80 <_printf_float+0x374>
 8007b10:	f04f 0b00 	mov.w	fp, #0
 8007b14:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b18:	f104 021a 	add.w	r2, r4, #26
 8007b1c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007b1e:	9305      	str	r3, [sp, #20]
 8007b20:	eba3 0309 	sub.w	r3, r3, r9
 8007b24:	455b      	cmp	r3, fp
 8007b26:	dc33      	bgt.n	8007b90 <_printf_float+0x384>
 8007b28:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b2c:	429a      	cmp	r2, r3
 8007b2e:	db3b      	blt.n	8007ba8 <_printf_float+0x39c>
 8007b30:	6823      	ldr	r3, [r4, #0]
 8007b32:	07da      	lsls	r2, r3, #31
 8007b34:	d438      	bmi.n	8007ba8 <_printf_float+0x39c>
 8007b36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b38:	9a05      	ldr	r2, [sp, #20]
 8007b3a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007b3c:	1a9a      	subs	r2, r3, r2
 8007b3e:	eba3 0901 	sub.w	r9, r3, r1
 8007b42:	4591      	cmp	r9, r2
 8007b44:	bfa8      	it	ge
 8007b46:	4691      	movge	r9, r2
 8007b48:	f1b9 0f00 	cmp.w	r9, #0
 8007b4c:	dc35      	bgt.n	8007bba <_printf_float+0x3ae>
 8007b4e:	f04f 0800 	mov.w	r8, #0
 8007b52:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007b56:	f104 0a1a 	add.w	sl, r4, #26
 8007b5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b5e:	1a9b      	subs	r3, r3, r2
 8007b60:	eba3 0309 	sub.w	r3, r3, r9
 8007b64:	4543      	cmp	r3, r8
 8007b66:	f77f af79 	ble.w	8007a5c <_printf_float+0x250>
 8007b6a:	2301      	movs	r3, #1
 8007b6c:	4652      	mov	r2, sl
 8007b6e:	4631      	mov	r1, r6
 8007b70:	4628      	mov	r0, r5
 8007b72:	47b8      	blx	r7
 8007b74:	3001      	adds	r0, #1
 8007b76:	f43f aeaa 	beq.w	80078ce <_printf_float+0xc2>
 8007b7a:	f108 0801 	add.w	r8, r8, #1
 8007b7e:	e7ec      	b.n	8007b5a <_printf_float+0x34e>
 8007b80:	4613      	mov	r3, r2
 8007b82:	4631      	mov	r1, r6
 8007b84:	4642      	mov	r2, r8
 8007b86:	4628      	mov	r0, r5
 8007b88:	47b8      	blx	r7
 8007b8a:	3001      	adds	r0, #1
 8007b8c:	d1c0      	bne.n	8007b10 <_printf_float+0x304>
 8007b8e:	e69e      	b.n	80078ce <_printf_float+0xc2>
 8007b90:	2301      	movs	r3, #1
 8007b92:	4631      	mov	r1, r6
 8007b94:	4628      	mov	r0, r5
 8007b96:	9205      	str	r2, [sp, #20]
 8007b98:	47b8      	blx	r7
 8007b9a:	3001      	adds	r0, #1
 8007b9c:	f43f ae97 	beq.w	80078ce <_printf_float+0xc2>
 8007ba0:	9a05      	ldr	r2, [sp, #20]
 8007ba2:	f10b 0b01 	add.w	fp, fp, #1
 8007ba6:	e7b9      	b.n	8007b1c <_printf_float+0x310>
 8007ba8:	ee18 3a10 	vmov	r3, s16
 8007bac:	4652      	mov	r2, sl
 8007bae:	4631      	mov	r1, r6
 8007bb0:	4628      	mov	r0, r5
 8007bb2:	47b8      	blx	r7
 8007bb4:	3001      	adds	r0, #1
 8007bb6:	d1be      	bne.n	8007b36 <_printf_float+0x32a>
 8007bb8:	e689      	b.n	80078ce <_printf_float+0xc2>
 8007bba:	9a05      	ldr	r2, [sp, #20]
 8007bbc:	464b      	mov	r3, r9
 8007bbe:	4442      	add	r2, r8
 8007bc0:	4631      	mov	r1, r6
 8007bc2:	4628      	mov	r0, r5
 8007bc4:	47b8      	blx	r7
 8007bc6:	3001      	adds	r0, #1
 8007bc8:	d1c1      	bne.n	8007b4e <_printf_float+0x342>
 8007bca:	e680      	b.n	80078ce <_printf_float+0xc2>
 8007bcc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bce:	2a01      	cmp	r2, #1
 8007bd0:	dc01      	bgt.n	8007bd6 <_printf_float+0x3ca>
 8007bd2:	07db      	lsls	r3, r3, #31
 8007bd4:	d538      	bpl.n	8007c48 <_printf_float+0x43c>
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	4642      	mov	r2, r8
 8007bda:	4631      	mov	r1, r6
 8007bdc:	4628      	mov	r0, r5
 8007bde:	47b8      	blx	r7
 8007be0:	3001      	adds	r0, #1
 8007be2:	f43f ae74 	beq.w	80078ce <_printf_float+0xc2>
 8007be6:	ee18 3a10 	vmov	r3, s16
 8007bea:	4652      	mov	r2, sl
 8007bec:	4631      	mov	r1, r6
 8007bee:	4628      	mov	r0, r5
 8007bf0:	47b8      	blx	r7
 8007bf2:	3001      	adds	r0, #1
 8007bf4:	f43f ae6b 	beq.w	80078ce <_printf_float+0xc2>
 8007bf8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	2300      	movs	r3, #0
 8007c00:	f7f8 ff7a 	bl	8000af8 <__aeabi_dcmpeq>
 8007c04:	b9d8      	cbnz	r0, 8007c3e <_printf_float+0x432>
 8007c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c08:	f108 0201 	add.w	r2, r8, #1
 8007c0c:	3b01      	subs	r3, #1
 8007c0e:	4631      	mov	r1, r6
 8007c10:	4628      	mov	r0, r5
 8007c12:	47b8      	blx	r7
 8007c14:	3001      	adds	r0, #1
 8007c16:	d10e      	bne.n	8007c36 <_printf_float+0x42a>
 8007c18:	e659      	b.n	80078ce <_printf_float+0xc2>
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	4652      	mov	r2, sl
 8007c1e:	4631      	mov	r1, r6
 8007c20:	4628      	mov	r0, r5
 8007c22:	47b8      	blx	r7
 8007c24:	3001      	adds	r0, #1
 8007c26:	f43f ae52 	beq.w	80078ce <_printf_float+0xc2>
 8007c2a:	f108 0801 	add.w	r8, r8, #1
 8007c2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c30:	3b01      	subs	r3, #1
 8007c32:	4543      	cmp	r3, r8
 8007c34:	dcf1      	bgt.n	8007c1a <_printf_float+0x40e>
 8007c36:	464b      	mov	r3, r9
 8007c38:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007c3c:	e6dc      	b.n	80079f8 <_printf_float+0x1ec>
 8007c3e:	f04f 0800 	mov.w	r8, #0
 8007c42:	f104 0a1a 	add.w	sl, r4, #26
 8007c46:	e7f2      	b.n	8007c2e <_printf_float+0x422>
 8007c48:	2301      	movs	r3, #1
 8007c4a:	4642      	mov	r2, r8
 8007c4c:	e7df      	b.n	8007c0e <_printf_float+0x402>
 8007c4e:	2301      	movs	r3, #1
 8007c50:	464a      	mov	r2, r9
 8007c52:	4631      	mov	r1, r6
 8007c54:	4628      	mov	r0, r5
 8007c56:	47b8      	blx	r7
 8007c58:	3001      	adds	r0, #1
 8007c5a:	f43f ae38 	beq.w	80078ce <_printf_float+0xc2>
 8007c5e:	f108 0801 	add.w	r8, r8, #1
 8007c62:	68e3      	ldr	r3, [r4, #12]
 8007c64:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007c66:	1a5b      	subs	r3, r3, r1
 8007c68:	4543      	cmp	r3, r8
 8007c6a:	dcf0      	bgt.n	8007c4e <_printf_float+0x442>
 8007c6c:	e6fa      	b.n	8007a64 <_printf_float+0x258>
 8007c6e:	f04f 0800 	mov.w	r8, #0
 8007c72:	f104 0919 	add.w	r9, r4, #25
 8007c76:	e7f4      	b.n	8007c62 <_printf_float+0x456>

08007c78 <_printf_common>:
 8007c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c7c:	4616      	mov	r6, r2
 8007c7e:	4699      	mov	r9, r3
 8007c80:	688a      	ldr	r2, [r1, #8]
 8007c82:	690b      	ldr	r3, [r1, #16]
 8007c84:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	bfb8      	it	lt
 8007c8c:	4613      	movlt	r3, r2
 8007c8e:	6033      	str	r3, [r6, #0]
 8007c90:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007c94:	4607      	mov	r7, r0
 8007c96:	460c      	mov	r4, r1
 8007c98:	b10a      	cbz	r2, 8007c9e <_printf_common+0x26>
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	6033      	str	r3, [r6, #0]
 8007c9e:	6823      	ldr	r3, [r4, #0]
 8007ca0:	0699      	lsls	r1, r3, #26
 8007ca2:	bf42      	ittt	mi
 8007ca4:	6833      	ldrmi	r3, [r6, #0]
 8007ca6:	3302      	addmi	r3, #2
 8007ca8:	6033      	strmi	r3, [r6, #0]
 8007caa:	6825      	ldr	r5, [r4, #0]
 8007cac:	f015 0506 	ands.w	r5, r5, #6
 8007cb0:	d106      	bne.n	8007cc0 <_printf_common+0x48>
 8007cb2:	f104 0a19 	add.w	sl, r4, #25
 8007cb6:	68e3      	ldr	r3, [r4, #12]
 8007cb8:	6832      	ldr	r2, [r6, #0]
 8007cba:	1a9b      	subs	r3, r3, r2
 8007cbc:	42ab      	cmp	r3, r5
 8007cbe:	dc26      	bgt.n	8007d0e <_printf_common+0x96>
 8007cc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007cc4:	1e13      	subs	r3, r2, #0
 8007cc6:	6822      	ldr	r2, [r4, #0]
 8007cc8:	bf18      	it	ne
 8007cca:	2301      	movne	r3, #1
 8007ccc:	0692      	lsls	r2, r2, #26
 8007cce:	d42b      	bmi.n	8007d28 <_printf_common+0xb0>
 8007cd0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007cd4:	4649      	mov	r1, r9
 8007cd6:	4638      	mov	r0, r7
 8007cd8:	47c0      	blx	r8
 8007cda:	3001      	adds	r0, #1
 8007cdc:	d01e      	beq.n	8007d1c <_printf_common+0xa4>
 8007cde:	6823      	ldr	r3, [r4, #0]
 8007ce0:	68e5      	ldr	r5, [r4, #12]
 8007ce2:	6832      	ldr	r2, [r6, #0]
 8007ce4:	f003 0306 	and.w	r3, r3, #6
 8007ce8:	2b04      	cmp	r3, #4
 8007cea:	bf08      	it	eq
 8007cec:	1aad      	subeq	r5, r5, r2
 8007cee:	68a3      	ldr	r3, [r4, #8]
 8007cf0:	6922      	ldr	r2, [r4, #16]
 8007cf2:	bf0c      	ite	eq
 8007cf4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007cf8:	2500      	movne	r5, #0
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	bfc4      	itt	gt
 8007cfe:	1a9b      	subgt	r3, r3, r2
 8007d00:	18ed      	addgt	r5, r5, r3
 8007d02:	2600      	movs	r6, #0
 8007d04:	341a      	adds	r4, #26
 8007d06:	42b5      	cmp	r5, r6
 8007d08:	d11a      	bne.n	8007d40 <_printf_common+0xc8>
 8007d0a:	2000      	movs	r0, #0
 8007d0c:	e008      	b.n	8007d20 <_printf_common+0xa8>
 8007d0e:	2301      	movs	r3, #1
 8007d10:	4652      	mov	r2, sl
 8007d12:	4649      	mov	r1, r9
 8007d14:	4638      	mov	r0, r7
 8007d16:	47c0      	blx	r8
 8007d18:	3001      	adds	r0, #1
 8007d1a:	d103      	bne.n	8007d24 <_printf_common+0xac>
 8007d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d24:	3501      	adds	r5, #1
 8007d26:	e7c6      	b.n	8007cb6 <_printf_common+0x3e>
 8007d28:	18e1      	adds	r1, r4, r3
 8007d2a:	1c5a      	adds	r2, r3, #1
 8007d2c:	2030      	movs	r0, #48	; 0x30
 8007d2e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d32:	4422      	add	r2, r4
 8007d34:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007d38:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007d3c:	3302      	adds	r3, #2
 8007d3e:	e7c7      	b.n	8007cd0 <_printf_common+0x58>
 8007d40:	2301      	movs	r3, #1
 8007d42:	4622      	mov	r2, r4
 8007d44:	4649      	mov	r1, r9
 8007d46:	4638      	mov	r0, r7
 8007d48:	47c0      	blx	r8
 8007d4a:	3001      	adds	r0, #1
 8007d4c:	d0e6      	beq.n	8007d1c <_printf_common+0xa4>
 8007d4e:	3601      	adds	r6, #1
 8007d50:	e7d9      	b.n	8007d06 <_printf_common+0x8e>
	...

08007d54 <_printf_i>:
 8007d54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007d58:	7e0f      	ldrb	r7, [r1, #24]
 8007d5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007d5c:	2f78      	cmp	r7, #120	; 0x78
 8007d5e:	4691      	mov	r9, r2
 8007d60:	4680      	mov	r8, r0
 8007d62:	460c      	mov	r4, r1
 8007d64:	469a      	mov	sl, r3
 8007d66:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007d6a:	d807      	bhi.n	8007d7c <_printf_i+0x28>
 8007d6c:	2f62      	cmp	r7, #98	; 0x62
 8007d6e:	d80a      	bhi.n	8007d86 <_printf_i+0x32>
 8007d70:	2f00      	cmp	r7, #0
 8007d72:	f000 80d8 	beq.w	8007f26 <_printf_i+0x1d2>
 8007d76:	2f58      	cmp	r7, #88	; 0x58
 8007d78:	f000 80a3 	beq.w	8007ec2 <_printf_i+0x16e>
 8007d7c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007d80:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007d84:	e03a      	b.n	8007dfc <_printf_i+0xa8>
 8007d86:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007d8a:	2b15      	cmp	r3, #21
 8007d8c:	d8f6      	bhi.n	8007d7c <_printf_i+0x28>
 8007d8e:	a101      	add	r1, pc, #4	; (adr r1, 8007d94 <_printf_i+0x40>)
 8007d90:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007d94:	08007ded 	.word	0x08007ded
 8007d98:	08007e01 	.word	0x08007e01
 8007d9c:	08007d7d 	.word	0x08007d7d
 8007da0:	08007d7d 	.word	0x08007d7d
 8007da4:	08007d7d 	.word	0x08007d7d
 8007da8:	08007d7d 	.word	0x08007d7d
 8007dac:	08007e01 	.word	0x08007e01
 8007db0:	08007d7d 	.word	0x08007d7d
 8007db4:	08007d7d 	.word	0x08007d7d
 8007db8:	08007d7d 	.word	0x08007d7d
 8007dbc:	08007d7d 	.word	0x08007d7d
 8007dc0:	08007f0d 	.word	0x08007f0d
 8007dc4:	08007e31 	.word	0x08007e31
 8007dc8:	08007eef 	.word	0x08007eef
 8007dcc:	08007d7d 	.word	0x08007d7d
 8007dd0:	08007d7d 	.word	0x08007d7d
 8007dd4:	08007f2f 	.word	0x08007f2f
 8007dd8:	08007d7d 	.word	0x08007d7d
 8007ddc:	08007e31 	.word	0x08007e31
 8007de0:	08007d7d 	.word	0x08007d7d
 8007de4:	08007d7d 	.word	0x08007d7d
 8007de8:	08007ef7 	.word	0x08007ef7
 8007dec:	682b      	ldr	r3, [r5, #0]
 8007dee:	1d1a      	adds	r2, r3, #4
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	602a      	str	r2, [r5, #0]
 8007df4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007df8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e0a3      	b.n	8007f48 <_printf_i+0x1f4>
 8007e00:	6820      	ldr	r0, [r4, #0]
 8007e02:	6829      	ldr	r1, [r5, #0]
 8007e04:	0606      	lsls	r6, r0, #24
 8007e06:	f101 0304 	add.w	r3, r1, #4
 8007e0a:	d50a      	bpl.n	8007e22 <_printf_i+0xce>
 8007e0c:	680e      	ldr	r6, [r1, #0]
 8007e0e:	602b      	str	r3, [r5, #0]
 8007e10:	2e00      	cmp	r6, #0
 8007e12:	da03      	bge.n	8007e1c <_printf_i+0xc8>
 8007e14:	232d      	movs	r3, #45	; 0x2d
 8007e16:	4276      	negs	r6, r6
 8007e18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e1c:	485e      	ldr	r0, [pc, #376]	; (8007f98 <_printf_i+0x244>)
 8007e1e:	230a      	movs	r3, #10
 8007e20:	e019      	b.n	8007e56 <_printf_i+0x102>
 8007e22:	680e      	ldr	r6, [r1, #0]
 8007e24:	602b      	str	r3, [r5, #0]
 8007e26:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007e2a:	bf18      	it	ne
 8007e2c:	b236      	sxthne	r6, r6
 8007e2e:	e7ef      	b.n	8007e10 <_printf_i+0xbc>
 8007e30:	682b      	ldr	r3, [r5, #0]
 8007e32:	6820      	ldr	r0, [r4, #0]
 8007e34:	1d19      	adds	r1, r3, #4
 8007e36:	6029      	str	r1, [r5, #0]
 8007e38:	0601      	lsls	r1, r0, #24
 8007e3a:	d501      	bpl.n	8007e40 <_printf_i+0xec>
 8007e3c:	681e      	ldr	r6, [r3, #0]
 8007e3e:	e002      	b.n	8007e46 <_printf_i+0xf2>
 8007e40:	0646      	lsls	r6, r0, #25
 8007e42:	d5fb      	bpl.n	8007e3c <_printf_i+0xe8>
 8007e44:	881e      	ldrh	r6, [r3, #0]
 8007e46:	4854      	ldr	r0, [pc, #336]	; (8007f98 <_printf_i+0x244>)
 8007e48:	2f6f      	cmp	r7, #111	; 0x6f
 8007e4a:	bf0c      	ite	eq
 8007e4c:	2308      	moveq	r3, #8
 8007e4e:	230a      	movne	r3, #10
 8007e50:	2100      	movs	r1, #0
 8007e52:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007e56:	6865      	ldr	r5, [r4, #4]
 8007e58:	60a5      	str	r5, [r4, #8]
 8007e5a:	2d00      	cmp	r5, #0
 8007e5c:	bfa2      	ittt	ge
 8007e5e:	6821      	ldrge	r1, [r4, #0]
 8007e60:	f021 0104 	bicge.w	r1, r1, #4
 8007e64:	6021      	strge	r1, [r4, #0]
 8007e66:	b90e      	cbnz	r6, 8007e6c <_printf_i+0x118>
 8007e68:	2d00      	cmp	r5, #0
 8007e6a:	d04d      	beq.n	8007f08 <_printf_i+0x1b4>
 8007e6c:	4615      	mov	r5, r2
 8007e6e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007e72:	fb03 6711 	mls	r7, r3, r1, r6
 8007e76:	5dc7      	ldrb	r7, [r0, r7]
 8007e78:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007e7c:	4637      	mov	r7, r6
 8007e7e:	42bb      	cmp	r3, r7
 8007e80:	460e      	mov	r6, r1
 8007e82:	d9f4      	bls.n	8007e6e <_printf_i+0x11a>
 8007e84:	2b08      	cmp	r3, #8
 8007e86:	d10b      	bne.n	8007ea0 <_printf_i+0x14c>
 8007e88:	6823      	ldr	r3, [r4, #0]
 8007e8a:	07de      	lsls	r6, r3, #31
 8007e8c:	d508      	bpl.n	8007ea0 <_printf_i+0x14c>
 8007e8e:	6923      	ldr	r3, [r4, #16]
 8007e90:	6861      	ldr	r1, [r4, #4]
 8007e92:	4299      	cmp	r1, r3
 8007e94:	bfde      	ittt	le
 8007e96:	2330      	movle	r3, #48	; 0x30
 8007e98:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007e9c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007ea0:	1b52      	subs	r2, r2, r5
 8007ea2:	6122      	str	r2, [r4, #16]
 8007ea4:	f8cd a000 	str.w	sl, [sp]
 8007ea8:	464b      	mov	r3, r9
 8007eaa:	aa03      	add	r2, sp, #12
 8007eac:	4621      	mov	r1, r4
 8007eae:	4640      	mov	r0, r8
 8007eb0:	f7ff fee2 	bl	8007c78 <_printf_common>
 8007eb4:	3001      	adds	r0, #1
 8007eb6:	d14c      	bne.n	8007f52 <_printf_i+0x1fe>
 8007eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8007ebc:	b004      	add	sp, #16
 8007ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ec2:	4835      	ldr	r0, [pc, #212]	; (8007f98 <_printf_i+0x244>)
 8007ec4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007ec8:	6829      	ldr	r1, [r5, #0]
 8007eca:	6823      	ldr	r3, [r4, #0]
 8007ecc:	f851 6b04 	ldr.w	r6, [r1], #4
 8007ed0:	6029      	str	r1, [r5, #0]
 8007ed2:	061d      	lsls	r5, r3, #24
 8007ed4:	d514      	bpl.n	8007f00 <_printf_i+0x1ac>
 8007ed6:	07df      	lsls	r7, r3, #31
 8007ed8:	bf44      	itt	mi
 8007eda:	f043 0320 	orrmi.w	r3, r3, #32
 8007ede:	6023      	strmi	r3, [r4, #0]
 8007ee0:	b91e      	cbnz	r6, 8007eea <_printf_i+0x196>
 8007ee2:	6823      	ldr	r3, [r4, #0]
 8007ee4:	f023 0320 	bic.w	r3, r3, #32
 8007ee8:	6023      	str	r3, [r4, #0]
 8007eea:	2310      	movs	r3, #16
 8007eec:	e7b0      	b.n	8007e50 <_printf_i+0xfc>
 8007eee:	6823      	ldr	r3, [r4, #0]
 8007ef0:	f043 0320 	orr.w	r3, r3, #32
 8007ef4:	6023      	str	r3, [r4, #0]
 8007ef6:	2378      	movs	r3, #120	; 0x78
 8007ef8:	4828      	ldr	r0, [pc, #160]	; (8007f9c <_printf_i+0x248>)
 8007efa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007efe:	e7e3      	b.n	8007ec8 <_printf_i+0x174>
 8007f00:	0659      	lsls	r1, r3, #25
 8007f02:	bf48      	it	mi
 8007f04:	b2b6      	uxthmi	r6, r6
 8007f06:	e7e6      	b.n	8007ed6 <_printf_i+0x182>
 8007f08:	4615      	mov	r5, r2
 8007f0a:	e7bb      	b.n	8007e84 <_printf_i+0x130>
 8007f0c:	682b      	ldr	r3, [r5, #0]
 8007f0e:	6826      	ldr	r6, [r4, #0]
 8007f10:	6961      	ldr	r1, [r4, #20]
 8007f12:	1d18      	adds	r0, r3, #4
 8007f14:	6028      	str	r0, [r5, #0]
 8007f16:	0635      	lsls	r5, r6, #24
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	d501      	bpl.n	8007f20 <_printf_i+0x1cc>
 8007f1c:	6019      	str	r1, [r3, #0]
 8007f1e:	e002      	b.n	8007f26 <_printf_i+0x1d2>
 8007f20:	0670      	lsls	r0, r6, #25
 8007f22:	d5fb      	bpl.n	8007f1c <_printf_i+0x1c8>
 8007f24:	8019      	strh	r1, [r3, #0]
 8007f26:	2300      	movs	r3, #0
 8007f28:	6123      	str	r3, [r4, #16]
 8007f2a:	4615      	mov	r5, r2
 8007f2c:	e7ba      	b.n	8007ea4 <_printf_i+0x150>
 8007f2e:	682b      	ldr	r3, [r5, #0]
 8007f30:	1d1a      	adds	r2, r3, #4
 8007f32:	602a      	str	r2, [r5, #0]
 8007f34:	681d      	ldr	r5, [r3, #0]
 8007f36:	6862      	ldr	r2, [r4, #4]
 8007f38:	2100      	movs	r1, #0
 8007f3a:	4628      	mov	r0, r5
 8007f3c:	f7f8 f968 	bl	8000210 <memchr>
 8007f40:	b108      	cbz	r0, 8007f46 <_printf_i+0x1f2>
 8007f42:	1b40      	subs	r0, r0, r5
 8007f44:	6060      	str	r0, [r4, #4]
 8007f46:	6863      	ldr	r3, [r4, #4]
 8007f48:	6123      	str	r3, [r4, #16]
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007f50:	e7a8      	b.n	8007ea4 <_printf_i+0x150>
 8007f52:	6923      	ldr	r3, [r4, #16]
 8007f54:	462a      	mov	r2, r5
 8007f56:	4649      	mov	r1, r9
 8007f58:	4640      	mov	r0, r8
 8007f5a:	47d0      	blx	sl
 8007f5c:	3001      	adds	r0, #1
 8007f5e:	d0ab      	beq.n	8007eb8 <_printf_i+0x164>
 8007f60:	6823      	ldr	r3, [r4, #0]
 8007f62:	079b      	lsls	r3, r3, #30
 8007f64:	d413      	bmi.n	8007f8e <_printf_i+0x23a>
 8007f66:	68e0      	ldr	r0, [r4, #12]
 8007f68:	9b03      	ldr	r3, [sp, #12]
 8007f6a:	4298      	cmp	r0, r3
 8007f6c:	bfb8      	it	lt
 8007f6e:	4618      	movlt	r0, r3
 8007f70:	e7a4      	b.n	8007ebc <_printf_i+0x168>
 8007f72:	2301      	movs	r3, #1
 8007f74:	4632      	mov	r2, r6
 8007f76:	4649      	mov	r1, r9
 8007f78:	4640      	mov	r0, r8
 8007f7a:	47d0      	blx	sl
 8007f7c:	3001      	adds	r0, #1
 8007f7e:	d09b      	beq.n	8007eb8 <_printf_i+0x164>
 8007f80:	3501      	adds	r5, #1
 8007f82:	68e3      	ldr	r3, [r4, #12]
 8007f84:	9903      	ldr	r1, [sp, #12]
 8007f86:	1a5b      	subs	r3, r3, r1
 8007f88:	42ab      	cmp	r3, r5
 8007f8a:	dcf2      	bgt.n	8007f72 <_printf_i+0x21e>
 8007f8c:	e7eb      	b.n	8007f66 <_printf_i+0x212>
 8007f8e:	2500      	movs	r5, #0
 8007f90:	f104 0619 	add.w	r6, r4, #25
 8007f94:	e7f5      	b.n	8007f82 <_printf_i+0x22e>
 8007f96:	bf00      	nop
 8007f98:	0800d2e8 	.word	0x0800d2e8
 8007f9c:	0800d2f9 	.word	0x0800d2f9

08007fa0 <_sbrk_r>:
 8007fa0:	b538      	push	{r3, r4, r5, lr}
 8007fa2:	4d06      	ldr	r5, [pc, #24]	; (8007fbc <_sbrk_r+0x1c>)
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	4604      	mov	r4, r0
 8007fa8:	4608      	mov	r0, r1
 8007faa:	602b      	str	r3, [r5, #0]
 8007fac:	f005 f856 	bl	800d05c <_sbrk>
 8007fb0:	1c43      	adds	r3, r0, #1
 8007fb2:	d102      	bne.n	8007fba <_sbrk_r+0x1a>
 8007fb4:	682b      	ldr	r3, [r5, #0]
 8007fb6:	b103      	cbz	r3, 8007fba <_sbrk_r+0x1a>
 8007fb8:	6023      	str	r3, [r4, #0]
 8007fba:	bd38      	pop	{r3, r4, r5, pc}
 8007fbc:	2000063c 	.word	0x2000063c

08007fc0 <siprintf>:
 8007fc0:	b40e      	push	{r1, r2, r3}
 8007fc2:	b500      	push	{lr}
 8007fc4:	b09c      	sub	sp, #112	; 0x70
 8007fc6:	ab1d      	add	r3, sp, #116	; 0x74
 8007fc8:	9002      	str	r0, [sp, #8]
 8007fca:	9006      	str	r0, [sp, #24]
 8007fcc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007fd0:	4809      	ldr	r0, [pc, #36]	; (8007ff8 <siprintf+0x38>)
 8007fd2:	9107      	str	r1, [sp, #28]
 8007fd4:	9104      	str	r1, [sp, #16]
 8007fd6:	4909      	ldr	r1, [pc, #36]	; (8007ffc <siprintf+0x3c>)
 8007fd8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007fdc:	9105      	str	r1, [sp, #20]
 8007fde:	6800      	ldr	r0, [r0, #0]
 8007fe0:	9301      	str	r3, [sp, #4]
 8007fe2:	a902      	add	r1, sp, #8
 8007fe4:	f001 fb40 	bl	8009668 <_svfiprintf_r>
 8007fe8:	9b02      	ldr	r3, [sp, #8]
 8007fea:	2200      	movs	r2, #0
 8007fec:	701a      	strb	r2, [r3, #0]
 8007fee:	b01c      	add	sp, #112	; 0x70
 8007ff0:	f85d eb04 	ldr.w	lr, [sp], #4
 8007ff4:	b003      	add	sp, #12
 8007ff6:	4770      	bx	lr
 8007ff8:	20000010 	.word	0x20000010
 8007ffc:	ffff0208 	.word	0xffff0208

08008000 <siscanf>:
 8008000:	b40e      	push	{r1, r2, r3}
 8008002:	b510      	push	{r4, lr}
 8008004:	b09f      	sub	sp, #124	; 0x7c
 8008006:	ac21      	add	r4, sp, #132	; 0x84
 8008008:	f44f 7101 	mov.w	r1, #516	; 0x204
 800800c:	f854 2b04 	ldr.w	r2, [r4], #4
 8008010:	9201      	str	r2, [sp, #4]
 8008012:	f8ad 101c 	strh.w	r1, [sp, #28]
 8008016:	9004      	str	r0, [sp, #16]
 8008018:	9008      	str	r0, [sp, #32]
 800801a:	f7f8 f8eb 	bl	80001f4 <strlen>
 800801e:	4b0c      	ldr	r3, [pc, #48]	; (8008050 <siscanf+0x50>)
 8008020:	9005      	str	r0, [sp, #20]
 8008022:	9009      	str	r0, [sp, #36]	; 0x24
 8008024:	930d      	str	r3, [sp, #52]	; 0x34
 8008026:	480b      	ldr	r0, [pc, #44]	; (8008054 <siscanf+0x54>)
 8008028:	9a01      	ldr	r2, [sp, #4]
 800802a:	6800      	ldr	r0, [r0, #0]
 800802c:	9403      	str	r4, [sp, #12]
 800802e:	2300      	movs	r3, #0
 8008030:	9311      	str	r3, [sp, #68]	; 0x44
 8008032:	9316      	str	r3, [sp, #88]	; 0x58
 8008034:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008038:	f8ad 301e 	strh.w	r3, [sp, #30]
 800803c:	a904      	add	r1, sp, #16
 800803e:	4623      	mov	r3, r4
 8008040:	f001 fc6c 	bl	800991c <__ssvfiscanf_r>
 8008044:	b01f      	add	sp, #124	; 0x7c
 8008046:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800804a:	b003      	add	sp, #12
 800804c:	4770      	bx	lr
 800804e:	bf00      	nop
 8008050:	0800807b 	.word	0x0800807b
 8008054:	20000010 	.word	0x20000010

08008058 <__sread>:
 8008058:	b510      	push	{r4, lr}
 800805a:	460c      	mov	r4, r1
 800805c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008060:	f001 ff26 	bl	8009eb0 <_read_r>
 8008064:	2800      	cmp	r0, #0
 8008066:	bfab      	itete	ge
 8008068:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800806a:	89a3      	ldrhlt	r3, [r4, #12]
 800806c:	181b      	addge	r3, r3, r0
 800806e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008072:	bfac      	ite	ge
 8008074:	6563      	strge	r3, [r4, #84]	; 0x54
 8008076:	81a3      	strhlt	r3, [r4, #12]
 8008078:	bd10      	pop	{r4, pc}

0800807a <__seofread>:
 800807a:	2000      	movs	r0, #0
 800807c:	4770      	bx	lr

0800807e <__swrite>:
 800807e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008082:	461f      	mov	r7, r3
 8008084:	898b      	ldrh	r3, [r1, #12]
 8008086:	05db      	lsls	r3, r3, #23
 8008088:	4605      	mov	r5, r0
 800808a:	460c      	mov	r4, r1
 800808c:	4616      	mov	r6, r2
 800808e:	d505      	bpl.n	800809c <__swrite+0x1e>
 8008090:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008094:	2302      	movs	r3, #2
 8008096:	2200      	movs	r2, #0
 8008098:	f000 fec4 	bl	8008e24 <_lseek_r>
 800809c:	89a3      	ldrh	r3, [r4, #12]
 800809e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80080a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080a6:	81a3      	strh	r3, [r4, #12]
 80080a8:	4632      	mov	r2, r6
 80080aa:	463b      	mov	r3, r7
 80080ac:	4628      	mov	r0, r5
 80080ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80080b2:	f000 b817 	b.w	80080e4 <_write_r>

080080b6 <__sseek>:
 80080b6:	b510      	push	{r4, lr}
 80080b8:	460c      	mov	r4, r1
 80080ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080be:	f000 feb1 	bl	8008e24 <_lseek_r>
 80080c2:	1c43      	adds	r3, r0, #1
 80080c4:	89a3      	ldrh	r3, [r4, #12]
 80080c6:	bf15      	itete	ne
 80080c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80080ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80080ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80080d2:	81a3      	strheq	r3, [r4, #12]
 80080d4:	bf18      	it	ne
 80080d6:	81a3      	strhne	r3, [r4, #12]
 80080d8:	bd10      	pop	{r4, pc}

080080da <__sclose>:
 80080da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080de:	f000 b813 	b.w	8008108 <_close_r>
	...

080080e4 <_write_r>:
 80080e4:	b538      	push	{r3, r4, r5, lr}
 80080e6:	4d07      	ldr	r5, [pc, #28]	; (8008104 <_write_r+0x20>)
 80080e8:	4604      	mov	r4, r0
 80080ea:	4608      	mov	r0, r1
 80080ec:	4611      	mov	r1, r2
 80080ee:	2200      	movs	r2, #0
 80080f0:	602a      	str	r2, [r5, #0]
 80080f2:	461a      	mov	r2, r3
 80080f4:	f7fa fec1 	bl	8002e7a <_write>
 80080f8:	1c43      	adds	r3, r0, #1
 80080fa:	d102      	bne.n	8008102 <_write_r+0x1e>
 80080fc:	682b      	ldr	r3, [r5, #0]
 80080fe:	b103      	cbz	r3, 8008102 <_write_r+0x1e>
 8008100:	6023      	str	r3, [r4, #0]
 8008102:	bd38      	pop	{r3, r4, r5, pc}
 8008104:	2000063c 	.word	0x2000063c

08008108 <_close_r>:
 8008108:	b538      	push	{r3, r4, r5, lr}
 800810a:	4d06      	ldr	r5, [pc, #24]	; (8008124 <_close_r+0x1c>)
 800810c:	2300      	movs	r3, #0
 800810e:	4604      	mov	r4, r0
 8008110:	4608      	mov	r0, r1
 8008112:	602b      	str	r3, [r5, #0]
 8008114:	f7fa fecd 	bl	8002eb2 <_close>
 8008118:	1c43      	adds	r3, r0, #1
 800811a:	d102      	bne.n	8008122 <_close_r+0x1a>
 800811c:	682b      	ldr	r3, [r5, #0]
 800811e:	b103      	cbz	r3, 8008122 <_close_r+0x1a>
 8008120:	6023      	str	r3, [r4, #0]
 8008122:	bd38      	pop	{r3, r4, r5, pc}
 8008124:	2000063c 	.word	0x2000063c

08008128 <quorem>:
 8008128:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800812c:	6903      	ldr	r3, [r0, #16]
 800812e:	690c      	ldr	r4, [r1, #16]
 8008130:	42a3      	cmp	r3, r4
 8008132:	4607      	mov	r7, r0
 8008134:	f2c0 8081 	blt.w	800823a <quorem+0x112>
 8008138:	3c01      	subs	r4, #1
 800813a:	f101 0814 	add.w	r8, r1, #20
 800813e:	f100 0514 	add.w	r5, r0, #20
 8008142:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008146:	9301      	str	r3, [sp, #4]
 8008148:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800814c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008150:	3301      	adds	r3, #1
 8008152:	429a      	cmp	r2, r3
 8008154:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008158:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800815c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008160:	d331      	bcc.n	80081c6 <quorem+0x9e>
 8008162:	f04f 0e00 	mov.w	lr, #0
 8008166:	4640      	mov	r0, r8
 8008168:	46ac      	mov	ip, r5
 800816a:	46f2      	mov	sl, lr
 800816c:	f850 2b04 	ldr.w	r2, [r0], #4
 8008170:	b293      	uxth	r3, r2
 8008172:	fb06 e303 	mla	r3, r6, r3, lr
 8008176:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800817a:	b29b      	uxth	r3, r3
 800817c:	ebaa 0303 	sub.w	r3, sl, r3
 8008180:	f8dc a000 	ldr.w	sl, [ip]
 8008184:	0c12      	lsrs	r2, r2, #16
 8008186:	fa13 f38a 	uxtah	r3, r3, sl
 800818a:	fb06 e202 	mla	r2, r6, r2, lr
 800818e:	9300      	str	r3, [sp, #0]
 8008190:	9b00      	ldr	r3, [sp, #0]
 8008192:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008196:	b292      	uxth	r2, r2
 8008198:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800819c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80081a0:	f8bd 3000 	ldrh.w	r3, [sp]
 80081a4:	4581      	cmp	r9, r0
 80081a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081aa:	f84c 3b04 	str.w	r3, [ip], #4
 80081ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80081b2:	d2db      	bcs.n	800816c <quorem+0x44>
 80081b4:	f855 300b 	ldr.w	r3, [r5, fp]
 80081b8:	b92b      	cbnz	r3, 80081c6 <quorem+0x9e>
 80081ba:	9b01      	ldr	r3, [sp, #4]
 80081bc:	3b04      	subs	r3, #4
 80081be:	429d      	cmp	r5, r3
 80081c0:	461a      	mov	r2, r3
 80081c2:	d32e      	bcc.n	8008222 <quorem+0xfa>
 80081c4:	613c      	str	r4, [r7, #16]
 80081c6:	4638      	mov	r0, r7
 80081c8:	f001 f8da 	bl	8009380 <__mcmp>
 80081cc:	2800      	cmp	r0, #0
 80081ce:	db24      	blt.n	800821a <quorem+0xf2>
 80081d0:	3601      	adds	r6, #1
 80081d2:	4628      	mov	r0, r5
 80081d4:	f04f 0c00 	mov.w	ip, #0
 80081d8:	f858 2b04 	ldr.w	r2, [r8], #4
 80081dc:	f8d0 e000 	ldr.w	lr, [r0]
 80081e0:	b293      	uxth	r3, r2
 80081e2:	ebac 0303 	sub.w	r3, ip, r3
 80081e6:	0c12      	lsrs	r2, r2, #16
 80081e8:	fa13 f38e 	uxtah	r3, r3, lr
 80081ec:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80081f0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80081f4:	b29b      	uxth	r3, r3
 80081f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80081fa:	45c1      	cmp	r9, r8
 80081fc:	f840 3b04 	str.w	r3, [r0], #4
 8008200:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008204:	d2e8      	bcs.n	80081d8 <quorem+0xb0>
 8008206:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800820a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800820e:	b922      	cbnz	r2, 800821a <quorem+0xf2>
 8008210:	3b04      	subs	r3, #4
 8008212:	429d      	cmp	r5, r3
 8008214:	461a      	mov	r2, r3
 8008216:	d30a      	bcc.n	800822e <quorem+0x106>
 8008218:	613c      	str	r4, [r7, #16]
 800821a:	4630      	mov	r0, r6
 800821c:	b003      	add	sp, #12
 800821e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008222:	6812      	ldr	r2, [r2, #0]
 8008224:	3b04      	subs	r3, #4
 8008226:	2a00      	cmp	r2, #0
 8008228:	d1cc      	bne.n	80081c4 <quorem+0x9c>
 800822a:	3c01      	subs	r4, #1
 800822c:	e7c7      	b.n	80081be <quorem+0x96>
 800822e:	6812      	ldr	r2, [r2, #0]
 8008230:	3b04      	subs	r3, #4
 8008232:	2a00      	cmp	r2, #0
 8008234:	d1f0      	bne.n	8008218 <quorem+0xf0>
 8008236:	3c01      	subs	r4, #1
 8008238:	e7eb      	b.n	8008212 <quorem+0xea>
 800823a:	2000      	movs	r0, #0
 800823c:	e7ee      	b.n	800821c <quorem+0xf4>
	...

08008240 <_dtoa_r>:
 8008240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008244:	ed2d 8b04 	vpush	{d8-d9}
 8008248:	ec57 6b10 	vmov	r6, r7, d0
 800824c:	b093      	sub	sp, #76	; 0x4c
 800824e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008250:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008254:	9106      	str	r1, [sp, #24]
 8008256:	ee10 aa10 	vmov	sl, s0
 800825a:	4604      	mov	r4, r0
 800825c:	9209      	str	r2, [sp, #36]	; 0x24
 800825e:	930c      	str	r3, [sp, #48]	; 0x30
 8008260:	46bb      	mov	fp, r7
 8008262:	b975      	cbnz	r5, 8008282 <_dtoa_r+0x42>
 8008264:	2010      	movs	r0, #16
 8008266:	f7ff f941 	bl	80074ec <malloc>
 800826a:	4602      	mov	r2, r0
 800826c:	6260      	str	r0, [r4, #36]	; 0x24
 800826e:	b920      	cbnz	r0, 800827a <_dtoa_r+0x3a>
 8008270:	4ba7      	ldr	r3, [pc, #668]	; (8008510 <_dtoa_r+0x2d0>)
 8008272:	21ea      	movs	r1, #234	; 0xea
 8008274:	48a7      	ldr	r0, [pc, #668]	; (8008514 <_dtoa_r+0x2d4>)
 8008276:	f001 ff97 	bl	800a1a8 <__assert_func>
 800827a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800827e:	6005      	str	r5, [r0, #0]
 8008280:	60c5      	str	r5, [r0, #12]
 8008282:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008284:	6819      	ldr	r1, [r3, #0]
 8008286:	b151      	cbz	r1, 800829e <_dtoa_r+0x5e>
 8008288:	685a      	ldr	r2, [r3, #4]
 800828a:	604a      	str	r2, [r1, #4]
 800828c:	2301      	movs	r3, #1
 800828e:	4093      	lsls	r3, r2
 8008290:	608b      	str	r3, [r1, #8]
 8008292:	4620      	mov	r0, r4
 8008294:	f000 fe32 	bl	8008efc <_Bfree>
 8008298:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800829a:	2200      	movs	r2, #0
 800829c:	601a      	str	r2, [r3, #0]
 800829e:	1e3b      	subs	r3, r7, #0
 80082a0:	bfaa      	itet	ge
 80082a2:	2300      	movge	r3, #0
 80082a4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80082a8:	f8c8 3000 	strge.w	r3, [r8]
 80082ac:	4b9a      	ldr	r3, [pc, #616]	; (8008518 <_dtoa_r+0x2d8>)
 80082ae:	bfbc      	itt	lt
 80082b0:	2201      	movlt	r2, #1
 80082b2:	f8c8 2000 	strlt.w	r2, [r8]
 80082b6:	ea33 030b 	bics.w	r3, r3, fp
 80082ba:	d11b      	bne.n	80082f4 <_dtoa_r+0xb4>
 80082bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80082be:	f242 730f 	movw	r3, #9999	; 0x270f
 80082c2:	6013      	str	r3, [r2, #0]
 80082c4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80082c8:	4333      	orrs	r3, r6
 80082ca:	f000 8592 	beq.w	8008df2 <_dtoa_r+0xbb2>
 80082ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80082d0:	b963      	cbnz	r3, 80082ec <_dtoa_r+0xac>
 80082d2:	4b92      	ldr	r3, [pc, #584]	; (800851c <_dtoa_r+0x2dc>)
 80082d4:	e022      	b.n	800831c <_dtoa_r+0xdc>
 80082d6:	4b92      	ldr	r3, [pc, #584]	; (8008520 <_dtoa_r+0x2e0>)
 80082d8:	9301      	str	r3, [sp, #4]
 80082da:	3308      	adds	r3, #8
 80082dc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80082de:	6013      	str	r3, [r2, #0]
 80082e0:	9801      	ldr	r0, [sp, #4]
 80082e2:	b013      	add	sp, #76	; 0x4c
 80082e4:	ecbd 8b04 	vpop	{d8-d9}
 80082e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082ec:	4b8b      	ldr	r3, [pc, #556]	; (800851c <_dtoa_r+0x2dc>)
 80082ee:	9301      	str	r3, [sp, #4]
 80082f0:	3303      	adds	r3, #3
 80082f2:	e7f3      	b.n	80082dc <_dtoa_r+0x9c>
 80082f4:	2200      	movs	r2, #0
 80082f6:	2300      	movs	r3, #0
 80082f8:	4650      	mov	r0, sl
 80082fa:	4659      	mov	r1, fp
 80082fc:	f7f8 fbfc 	bl	8000af8 <__aeabi_dcmpeq>
 8008300:	ec4b ab19 	vmov	d9, sl, fp
 8008304:	4680      	mov	r8, r0
 8008306:	b158      	cbz	r0, 8008320 <_dtoa_r+0xe0>
 8008308:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800830a:	2301      	movs	r3, #1
 800830c:	6013      	str	r3, [r2, #0]
 800830e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008310:	2b00      	cmp	r3, #0
 8008312:	f000 856b 	beq.w	8008dec <_dtoa_r+0xbac>
 8008316:	4883      	ldr	r0, [pc, #524]	; (8008524 <_dtoa_r+0x2e4>)
 8008318:	6018      	str	r0, [r3, #0]
 800831a:	1e43      	subs	r3, r0, #1
 800831c:	9301      	str	r3, [sp, #4]
 800831e:	e7df      	b.n	80082e0 <_dtoa_r+0xa0>
 8008320:	ec4b ab10 	vmov	d0, sl, fp
 8008324:	aa10      	add	r2, sp, #64	; 0x40
 8008326:	a911      	add	r1, sp, #68	; 0x44
 8008328:	4620      	mov	r0, r4
 800832a:	f001 f8cf 	bl	80094cc <__d2b>
 800832e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008332:	ee08 0a10 	vmov	s16, r0
 8008336:	2d00      	cmp	r5, #0
 8008338:	f000 8084 	beq.w	8008444 <_dtoa_r+0x204>
 800833c:	ee19 3a90 	vmov	r3, s19
 8008340:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008344:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008348:	4656      	mov	r6, sl
 800834a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800834e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008352:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008356:	4b74      	ldr	r3, [pc, #464]	; (8008528 <_dtoa_r+0x2e8>)
 8008358:	2200      	movs	r2, #0
 800835a:	4630      	mov	r0, r6
 800835c:	4639      	mov	r1, r7
 800835e:	f7f7 ffab 	bl	80002b8 <__aeabi_dsub>
 8008362:	a365      	add	r3, pc, #404	; (adr r3, 80084f8 <_dtoa_r+0x2b8>)
 8008364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008368:	f7f8 f95e 	bl	8000628 <__aeabi_dmul>
 800836c:	a364      	add	r3, pc, #400	; (adr r3, 8008500 <_dtoa_r+0x2c0>)
 800836e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008372:	f7f7 ffa3 	bl	80002bc <__adddf3>
 8008376:	4606      	mov	r6, r0
 8008378:	4628      	mov	r0, r5
 800837a:	460f      	mov	r7, r1
 800837c:	f7f8 f8ea 	bl	8000554 <__aeabi_i2d>
 8008380:	a361      	add	r3, pc, #388	; (adr r3, 8008508 <_dtoa_r+0x2c8>)
 8008382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008386:	f7f8 f94f 	bl	8000628 <__aeabi_dmul>
 800838a:	4602      	mov	r2, r0
 800838c:	460b      	mov	r3, r1
 800838e:	4630      	mov	r0, r6
 8008390:	4639      	mov	r1, r7
 8008392:	f7f7 ff93 	bl	80002bc <__adddf3>
 8008396:	4606      	mov	r6, r0
 8008398:	460f      	mov	r7, r1
 800839a:	f7f8 fbf5 	bl	8000b88 <__aeabi_d2iz>
 800839e:	2200      	movs	r2, #0
 80083a0:	9000      	str	r0, [sp, #0]
 80083a2:	2300      	movs	r3, #0
 80083a4:	4630      	mov	r0, r6
 80083a6:	4639      	mov	r1, r7
 80083a8:	f7f8 fbb0 	bl	8000b0c <__aeabi_dcmplt>
 80083ac:	b150      	cbz	r0, 80083c4 <_dtoa_r+0x184>
 80083ae:	9800      	ldr	r0, [sp, #0]
 80083b0:	f7f8 f8d0 	bl	8000554 <__aeabi_i2d>
 80083b4:	4632      	mov	r2, r6
 80083b6:	463b      	mov	r3, r7
 80083b8:	f7f8 fb9e 	bl	8000af8 <__aeabi_dcmpeq>
 80083bc:	b910      	cbnz	r0, 80083c4 <_dtoa_r+0x184>
 80083be:	9b00      	ldr	r3, [sp, #0]
 80083c0:	3b01      	subs	r3, #1
 80083c2:	9300      	str	r3, [sp, #0]
 80083c4:	9b00      	ldr	r3, [sp, #0]
 80083c6:	2b16      	cmp	r3, #22
 80083c8:	d85a      	bhi.n	8008480 <_dtoa_r+0x240>
 80083ca:	9a00      	ldr	r2, [sp, #0]
 80083cc:	4b57      	ldr	r3, [pc, #348]	; (800852c <_dtoa_r+0x2ec>)
 80083ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80083d6:	ec51 0b19 	vmov	r0, r1, d9
 80083da:	f7f8 fb97 	bl	8000b0c <__aeabi_dcmplt>
 80083de:	2800      	cmp	r0, #0
 80083e0:	d050      	beq.n	8008484 <_dtoa_r+0x244>
 80083e2:	9b00      	ldr	r3, [sp, #0]
 80083e4:	3b01      	subs	r3, #1
 80083e6:	9300      	str	r3, [sp, #0]
 80083e8:	2300      	movs	r3, #0
 80083ea:	930b      	str	r3, [sp, #44]	; 0x2c
 80083ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80083ee:	1b5d      	subs	r5, r3, r5
 80083f0:	1e6b      	subs	r3, r5, #1
 80083f2:	9305      	str	r3, [sp, #20]
 80083f4:	bf45      	ittet	mi
 80083f6:	f1c5 0301 	rsbmi	r3, r5, #1
 80083fa:	9304      	strmi	r3, [sp, #16]
 80083fc:	2300      	movpl	r3, #0
 80083fe:	2300      	movmi	r3, #0
 8008400:	bf4c      	ite	mi
 8008402:	9305      	strmi	r3, [sp, #20]
 8008404:	9304      	strpl	r3, [sp, #16]
 8008406:	9b00      	ldr	r3, [sp, #0]
 8008408:	2b00      	cmp	r3, #0
 800840a:	db3d      	blt.n	8008488 <_dtoa_r+0x248>
 800840c:	9b05      	ldr	r3, [sp, #20]
 800840e:	9a00      	ldr	r2, [sp, #0]
 8008410:	920a      	str	r2, [sp, #40]	; 0x28
 8008412:	4413      	add	r3, r2
 8008414:	9305      	str	r3, [sp, #20]
 8008416:	2300      	movs	r3, #0
 8008418:	9307      	str	r3, [sp, #28]
 800841a:	9b06      	ldr	r3, [sp, #24]
 800841c:	2b09      	cmp	r3, #9
 800841e:	f200 8089 	bhi.w	8008534 <_dtoa_r+0x2f4>
 8008422:	2b05      	cmp	r3, #5
 8008424:	bfc4      	itt	gt
 8008426:	3b04      	subgt	r3, #4
 8008428:	9306      	strgt	r3, [sp, #24]
 800842a:	9b06      	ldr	r3, [sp, #24]
 800842c:	f1a3 0302 	sub.w	r3, r3, #2
 8008430:	bfcc      	ite	gt
 8008432:	2500      	movgt	r5, #0
 8008434:	2501      	movle	r5, #1
 8008436:	2b03      	cmp	r3, #3
 8008438:	f200 8087 	bhi.w	800854a <_dtoa_r+0x30a>
 800843c:	e8df f003 	tbb	[pc, r3]
 8008440:	59383a2d 	.word	0x59383a2d
 8008444:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008448:	441d      	add	r5, r3
 800844a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800844e:	2b20      	cmp	r3, #32
 8008450:	bfc1      	itttt	gt
 8008452:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008456:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800845a:	fa0b f303 	lslgt.w	r3, fp, r3
 800845e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008462:	bfda      	itte	le
 8008464:	f1c3 0320 	rsble	r3, r3, #32
 8008468:	fa06 f003 	lslle.w	r0, r6, r3
 800846c:	4318      	orrgt	r0, r3
 800846e:	f7f8 f861 	bl	8000534 <__aeabi_ui2d>
 8008472:	2301      	movs	r3, #1
 8008474:	4606      	mov	r6, r0
 8008476:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800847a:	3d01      	subs	r5, #1
 800847c:	930e      	str	r3, [sp, #56]	; 0x38
 800847e:	e76a      	b.n	8008356 <_dtoa_r+0x116>
 8008480:	2301      	movs	r3, #1
 8008482:	e7b2      	b.n	80083ea <_dtoa_r+0x1aa>
 8008484:	900b      	str	r0, [sp, #44]	; 0x2c
 8008486:	e7b1      	b.n	80083ec <_dtoa_r+0x1ac>
 8008488:	9b04      	ldr	r3, [sp, #16]
 800848a:	9a00      	ldr	r2, [sp, #0]
 800848c:	1a9b      	subs	r3, r3, r2
 800848e:	9304      	str	r3, [sp, #16]
 8008490:	4253      	negs	r3, r2
 8008492:	9307      	str	r3, [sp, #28]
 8008494:	2300      	movs	r3, #0
 8008496:	930a      	str	r3, [sp, #40]	; 0x28
 8008498:	e7bf      	b.n	800841a <_dtoa_r+0x1da>
 800849a:	2300      	movs	r3, #0
 800849c:	9308      	str	r3, [sp, #32]
 800849e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	dc55      	bgt.n	8008550 <_dtoa_r+0x310>
 80084a4:	2301      	movs	r3, #1
 80084a6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80084aa:	461a      	mov	r2, r3
 80084ac:	9209      	str	r2, [sp, #36]	; 0x24
 80084ae:	e00c      	b.n	80084ca <_dtoa_r+0x28a>
 80084b0:	2301      	movs	r3, #1
 80084b2:	e7f3      	b.n	800849c <_dtoa_r+0x25c>
 80084b4:	2300      	movs	r3, #0
 80084b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80084b8:	9308      	str	r3, [sp, #32]
 80084ba:	9b00      	ldr	r3, [sp, #0]
 80084bc:	4413      	add	r3, r2
 80084be:	9302      	str	r3, [sp, #8]
 80084c0:	3301      	adds	r3, #1
 80084c2:	2b01      	cmp	r3, #1
 80084c4:	9303      	str	r3, [sp, #12]
 80084c6:	bfb8      	it	lt
 80084c8:	2301      	movlt	r3, #1
 80084ca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80084cc:	2200      	movs	r2, #0
 80084ce:	6042      	str	r2, [r0, #4]
 80084d0:	2204      	movs	r2, #4
 80084d2:	f102 0614 	add.w	r6, r2, #20
 80084d6:	429e      	cmp	r6, r3
 80084d8:	6841      	ldr	r1, [r0, #4]
 80084da:	d93d      	bls.n	8008558 <_dtoa_r+0x318>
 80084dc:	4620      	mov	r0, r4
 80084de:	f000 fccd 	bl	8008e7c <_Balloc>
 80084e2:	9001      	str	r0, [sp, #4]
 80084e4:	2800      	cmp	r0, #0
 80084e6:	d13b      	bne.n	8008560 <_dtoa_r+0x320>
 80084e8:	4b11      	ldr	r3, [pc, #68]	; (8008530 <_dtoa_r+0x2f0>)
 80084ea:	4602      	mov	r2, r0
 80084ec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80084f0:	e6c0      	b.n	8008274 <_dtoa_r+0x34>
 80084f2:	2301      	movs	r3, #1
 80084f4:	e7df      	b.n	80084b6 <_dtoa_r+0x276>
 80084f6:	bf00      	nop
 80084f8:	636f4361 	.word	0x636f4361
 80084fc:	3fd287a7 	.word	0x3fd287a7
 8008500:	8b60c8b3 	.word	0x8b60c8b3
 8008504:	3fc68a28 	.word	0x3fc68a28
 8008508:	509f79fb 	.word	0x509f79fb
 800850c:	3fd34413 	.word	0x3fd34413
 8008510:	0800d317 	.word	0x0800d317
 8008514:	0800d32e 	.word	0x0800d32e
 8008518:	7ff00000 	.word	0x7ff00000
 800851c:	0800d313 	.word	0x0800d313
 8008520:	0800d30a 	.word	0x0800d30a
 8008524:	0800d50a 	.word	0x0800d50a
 8008528:	3ff80000 	.word	0x3ff80000
 800852c:	0800d420 	.word	0x0800d420
 8008530:	0800d389 	.word	0x0800d389
 8008534:	2501      	movs	r5, #1
 8008536:	2300      	movs	r3, #0
 8008538:	9306      	str	r3, [sp, #24]
 800853a:	9508      	str	r5, [sp, #32]
 800853c:	f04f 33ff 	mov.w	r3, #4294967295
 8008540:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008544:	2200      	movs	r2, #0
 8008546:	2312      	movs	r3, #18
 8008548:	e7b0      	b.n	80084ac <_dtoa_r+0x26c>
 800854a:	2301      	movs	r3, #1
 800854c:	9308      	str	r3, [sp, #32]
 800854e:	e7f5      	b.n	800853c <_dtoa_r+0x2fc>
 8008550:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008552:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008556:	e7b8      	b.n	80084ca <_dtoa_r+0x28a>
 8008558:	3101      	adds	r1, #1
 800855a:	6041      	str	r1, [r0, #4]
 800855c:	0052      	lsls	r2, r2, #1
 800855e:	e7b8      	b.n	80084d2 <_dtoa_r+0x292>
 8008560:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008562:	9a01      	ldr	r2, [sp, #4]
 8008564:	601a      	str	r2, [r3, #0]
 8008566:	9b03      	ldr	r3, [sp, #12]
 8008568:	2b0e      	cmp	r3, #14
 800856a:	f200 809d 	bhi.w	80086a8 <_dtoa_r+0x468>
 800856e:	2d00      	cmp	r5, #0
 8008570:	f000 809a 	beq.w	80086a8 <_dtoa_r+0x468>
 8008574:	9b00      	ldr	r3, [sp, #0]
 8008576:	2b00      	cmp	r3, #0
 8008578:	dd32      	ble.n	80085e0 <_dtoa_r+0x3a0>
 800857a:	4ab7      	ldr	r2, [pc, #732]	; (8008858 <_dtoa_r+0x618>)
 800857c:	f003 030f 	and.w	r3, r3, #15
 8008580:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008584:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008588:	9b00      	ldr	r3, [sp, #0]
 800858a:	05d8      	lsls	r0, r3, #23
 800858c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008590:	d516      	bpl.n	80085c0 <_dtoa_r+0x380>
 8008592:	4bb2      	ldr	r3, [pc, #712]	; (800885c <_dtoa_r+0x61c>)
 8008594:	ec51 0b19 	vmov	r0, r1, d9
 8008598:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800859c:	f7f8 f96e 	bl	800087c <__aeabi_ddiv>
 80085a0:	f007 070f 	and.w	r7, r7, #15
 80085a4:	4682      	mov	sl, r0
 80085a6:	468b      	mov	fp, r1
 80085a8:	2503      	movs	r5, #3
 80085aa:	4eac      	ldr	r6, [pc, #688]	; (800885c <_dtoa_r+0x61c>)
 80085ac:	b957      	cbnz	r7, 80085c4 <_dtoa_r+0x384>
 80085ae:	4642      	mov	r2, r8
 80085b0:	464b      	mov	r3, r9
 80085b2:	4650      	mov	r0, sl
 80085b4:	4659      	mov	r1, fp
 80085b6:	f7f8 f961 	bl	800087c <__aeabi_ddiv>
 80085ba:	4682      	mov	sl, r0
 80085bc:	468b      	mov	fp, r1
 80085be:	e028      	b.n	8008612 <_dtoa_r+0x3d2>
 80085c0:	2502      	movs	r5, #2
 80085c2:	e7f2      	b.n	80085aa <_dtoa_r+0x36a>
 80085c4:	07f9      	lsls	r1, r7, #31
 80085c6:	d508      	bpl.n	80085da <_dtoa_r+0x39a>
 80085c8:	4640      	mov	r0, r8
 80085ca:	4649      	mov	r1, r9
 80085cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80085d0:	f7f8 f82a 	bl	8000628 <__aeabi_dmul>
 80085d4:	3501      	adds	r5, #1
 80085d6:	4680      	mov	r8, r0
 80085d8:	4689      	mov	r9, r1
 80085da:	107f      	asrs	r7, r7, #1
 80085dc:	3608      	adds	r6, #8
 80085de:	e7e5      	b.n	80085ac <_dtoa_r+0x36c>
 80085e0:	f000 809b 	beq.w	800871a <_dtoa_r+0x4da>
 80085e4:	9b00      	ldr	r3, [sp, #0]
 80085e6:	4f9d      	ldr	r7, [pc, #628]	; (800885c <_dtoa_r+0x61c>)
 80085e8:	425e      	negs	r6, r3
 80085ea:	4b9b      	ldr	r3, [pc, #620]	; (8008858 <_dtoa_r+0x618>)
 80085ec:	f006 020f 	and.w	r2, r6, #15
 80085f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085f8:	ec51 0b19 	vmov	r0, r1, d9
 80085fc:	f7f8 f814 	bl	8000628 <__aeabi_dmul>
 8008600:	1136      	asrs	r6, r6, #4
 8008602:	4682      	mov	sl, r0
 8008604:	468b      	mov	fp, r1
 8008606:	2300      	movs	r3, #0
 8008608:	2502      	movs	r5, #2
 800860a:	2e00      	cmp	r6, #0
 800860c:	d17a      	bne.n	8008704 <_dtoa_r+0x4c4>
 800860e:	2b00      	cmp	r3, #0
 8008610:	d1d3      	bne.n	80085ba <_dtoa_r+0x37a>
 8008612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008614:	2b00      	cmp	r3, #0
 8008616:	f000 8082 	beq.w	800871e <_dtoa_r+0x4de>
 800861a:	4b91      	ldr	r3, [pc, #580]	; (8008860 <_dtoa_r+0x620>)
 800861c:	2200      	movs	r2, #0
 800861e:	4650      	mov	r0, sl
 8008620:	4659      	mov	r1, fp
 8008622:	f7f8 fa73 	bl	8000b0c <__aeabi_dcmplt>
 8008626:	2800      	cmp	r0, #0
 8008628:	d079      	beq.n	800871e <_dtoa_r+0x4de>
 800862a:	9b03      	ldr	r3, [sp, #12]
 800862c:	2b00      	cmp	r3, #0
 800862e:	d076      	beq.n	800871e <_dtoa_r+0x4de>
 8008630:	9b02      	ldr	r3, [sp, #8]
 8008632:	2b00      	cmp	r3, #0
 8008634:	dd36      	ble.n	80086a4 <_dtoa_r+0x464>
 8008636:	9b00      	ldr	r3, [sp, #0]
 8008638:	4650      	mov	r0, sl
 800863a:	4659      	mov	r1, fp
 800863c:	1e5f      	subs	r7, r3, #1
 800863e:	2200      	movs	r2, #0
 8008640:	4b88      	ldr	r3, [pc, #544]	; (8008864 <_dtoa_r+0x624>)
 8008642:	f7f7 fff1 	bl	8000628 <__aeabi_dmul>
 8008646:	9e02      	ldr	r6, [sp, #8]
 8008648:	4682      	mov	sl, r0
 800864a:	468b      	mov	fp, r1
 800864c:	3501      	adds	r5, #1
 800864e:	4628      	mov	r0, r5
 8008650:	f7f7 ff80 	bl	8000554 <__aeabi_i2d>
 8008654:	4652      	mov	r2, sl
 8008656:	465b      	mov	r3, fp
 8008658:	f7f7 ffe6 	bl	8000628 <__aeabi_dmul>
 800865c:	4b82      	ldr	r3, [pc, #520]	; (8008868 <_dtoa_r+0x628>)
 800865e:	2200      	movs	r2, #0
 8008660:	f7f7 fe2c 	bl	80002bc <__adddf3>
 8008664:	46d0      	mov	r8, sl
 8008666:	46d9      	mov	r9, fp
 8008668:	4682      	mov	sl, r0
 800866a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800866e:	2e00      	cmp	r6, #0
 8008670:	d158      	bne.n	8008724 <_dtoa_r+0x4e4>
 8008672:	4b7e      	ldr	r3, [pc, #504]	; (800886c <_dtoa_r+0x62c>)
 8008674:	2200      	movs	r2, #0
 8008676:	4640      	mov	r0, r8
 8008678:	4649      	mov	r1, r9
 800867a:	f7f7 fe1d 	bl	80002b8 <__aeabi_dsub>
 800867e:	4652      	mov	r2, sl
 8008680:	465b      	mov	r3, fp
 8008682:	4680      	mov	r8, r0
 8008684:	4689      	mov	r9, r1
 8008686:	f7f8 fa5f 	bl	8000b48 <__aeabi_dcmpgt>
 800868a:	2800      	cmp	r0, #0
 800868c:	f040 8295 	bne.w	8008bba <_dtoa_r+0x97a>
 8008690:	4652      	mov	r2, sl
 8008692:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008696:	4640      	mov	r0, r8
 8008698:	4649      	mov	r1, r9
 800869a:	f7f8 fa37 	bl	8000b0c <__aeabi_dcmplt>
 800869e:	2800      	cmp	r0, #0
 80086a0:	f040 8289 	bne.w	8008bb6 <_dtoa_r+0x976>
 80086a4:	ec5b ab19 	vmov	sl, fp, d9
 80086a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	f2c0 8148 	blt.w	8008940 <_dtoa_r+0x700>
 80086b0:	9a00      	ldr	r2, [sp, #0]
 80086b2:	2a0e      	cmp	r2, #14
 80086b4:	f300 8144 	bgt.w	8008940 <_dtoa_r+0x700>
 80086b8:	4b67      	ldr	r3, [pc, #412]	; (8008858 <_dtoa_r+0x618>)
 80086ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80086be:	e9d3 8900 	ldrd	r8, r9, [r3]
 80086c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	f280 80d5 	bge.w	8008874 <_dtoa_r+0x634>
 80086ca:	9b03      	ldr	r3, [sp, #12]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	f300 80d1 	bgt.w	8008874 <_dtoa_r+0x634>
 80086d2:	f040 826f 	bne.w	8008bb4 <_dtoa_r+0x974>
 80086d6:	4b65      	ldr	r3, [pc, #404]	; (800886c <_dtoa_r+0x62c>)
 80086d8:	2200      	movs	r2, #0
 80086da:	4640      	mov	r0, r8
 80086dc:	4649      	mov	r1, r9
 80086de:	f7f7 ffa3 	bl	8000628 <__aeabi_dmul>
 80086e2:	4652      	mov	r2, sl
 80086e4:	465b      	mov	r3, fp
 80086e6:	f7f8 fa25 	bl	8000b34 <__aeabi_dcmpge>
 80086ea:	9e03      	ldr	r6, [sp, #12]
 80086ec:	4637      	mov	r7, r6
 80086ee:	2800      	cmp	r0, #0
 80086f0:	f040 8245 	bne.w	8008b7e <_dtoa_r+0x93e>
 80086f4:	9d01      	ldr	r5, [sp, #4]
 80086f6:	2331      	movs	r3, #49	; 0x31
 80086f8:	f805 3b01 	strb.w	r3, [r5], #1
 80086fc:	9b00      	ldr	r3, [sp, #0]
 80086fe:	3301      	adds	r3, #1
 8008700:	9300      	str	r3, [sp, #0]
 8008702:	e240      	b.n	8008b86 <_dtoa_r+0x946>
 8008704:	07f2      	lsls	r2, r6, #31
 8008706:	d505      	bpl.n	8008714 <_dtoa_r+0x4d4>
 8008708:	e9d7 2300 	ldrd	r2, r3, [r7]
 800870c:	f7f7 ff8c 	bl	8000628 <__aeabi_dmul>
 8008710:	3501      	adds	r5, #1
 8008712:	2301      	movs	r3, #1
 8008714:	1076      	asrs	r6, r6, #1
 8008716:	3708      	adds	r7, #8
 8008718:	e777      	b.n	800860a <_dtoa_r+0x3ca>
 800871a:	2502      	movs	r5, #2
 800871c:	e779      	b.n	8008612 <_dtoa_r+0x3d2>
 800871e:	9f00      	ldr	r7, [sp, #0]
 8008720:	9e03      	ldr	r6, [sp, #12]
 8008722:	e794      	b.n	800864e <_dtoa_r+0x40e>
 8008724:	9901      	ldr	r1, [sp, #4]
 8008726:	4b4c      	ldr	r3, [pc, #304]	; (8008858 <_dtoa_r+0x618>)
 8008728:	4431      	add	r1, r6
 800872a:	910d      	str	r1, [sp, #52]	; 0x34
 800872c:	9908      	ldr	r1, [sp, #32]
 800872e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008732:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008736:	2900      	cmp	r1, #0
 8008738:	d043      	beq.n	80087c2 <_dtoa_r+0x582>
 800873a:	494d      	ldr	r1, [pc, #308]	; (8008870 <_dtoa_r+0x630>)
 800873c:	2000      	movs	r0, #0
 800873e:	f7f8 f89d 	bl	800087c <__aeabi_ddiv>
 8008742:	4652      	mov	r2, sl
 8008744:	465b      	mov	r3, fp
 8008746:	f7f7 fdb7 	bl	80002b8 <__aeabi_dsub>
 800874a:	9d01      	ldr	r5, [sp, #4]
 800874c:	4682      	mov	sl, r0
 800874e:	468b      	mov	fp, r1
 8008750:	4649      	mov	r1, r9
 8008752:	4640      	mov	r0, r8
 8008754:	f7f8 fa18 	bl	8000b88 <__aeabi_d2iz>
 8008758:	4606      	mov	r6, r0
 800875a:	f7f7 fefb 	bl	8000554 <__aeabi_i2d>
 800875e:	4602      	mov	r2, r0
 8008760:	460b      	mov	r3, r1
 8008762:	4640      	mov	r0, r8
 8008764:	4649      	mov	r1, r9
 8008766:	f7f7 fda7 	bl	80002b8 <__aeabi_dsub>
 800876a:	3630      	adds	r6, #48	; 0x30
 800876c:	f805 6b01 	strb.w	r6, [r5], #1
 8008770:	4652      	mov	r2, sl
 8008772:	465b      	mov	r3, fp
 8008774:	4680      	mov	r8, r0
 8008776:	4689      	mov	r9, r1
 8008778:	f7f8 f9c8 	bl	8000b0c <__aeabi_dcmplt>
 800877c:	2800      	cmp	r0, #0
 800877e:	d163      	bne.n	8008848 <_dtoa_r+0x608>
 8008780:	4642      	mov	r2, r8
 8008782:	464b      	mov	r3, r9
 8008784:	4936      	ldr	r1, [pc, #216]	; (8008860 <_dtoa_r+0x620>)
 8008786:	2000      	movs	r0, #0
 8008788:	f7f7 fd96 	bl	80002b8 <__aeabi_dsub>
 800878c:	4652      	mov	r2, sl
 800878e:	465b      	mov	r3, fp
 8008790:	f7f8 f9bc 	bl	8000b0c <__aeabi_dcmplt>
 8008794:	2800      	cmp	r0, #0
 8008796:	f040 80b5 	bne.w	8008904 <_dtoa_r+0x6c4>
 800879a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800879c:	429d      	cmp	r5, r3
 800879e:	d081      	beq.n	80086a4 <_dtoa_r+0x464>
 80087a0:	4b30      	ldr	r3, [pc, #192]	; (8008864 <_dtoa_r+0x624>)
 80087a2:	2200      	movs	r2, #0
 80087a4:	4650      	mov	r0, sl
 80087a6:	4659      	mov	r1, fp
 80087a8:	f7f7 ff3e 	bl	8000628 <__aeabi_dmul>
 80087ac:	4b2d      	ldr	r3, [pc, #180]	; (8008864 <_dtoa_r+0x624>)
 80087ae:	4682      	mov	sl, r0
 80087b0:	468b      	mov	fp, r1
 80087b2:	4640      	mov	r0, r8
 80087b4:	4649      	mov	r1, r9
 80087b6:	2200      	movs	r2, #0
 80087b8:	f7f7 ff36 	bl	8000628 <__aeabi_dmul>
 80087bc:	4680      	mov	r8, r0
 80087be:	4689      	mov	r9, r1
 80087c0:	e7c6      	b.n	8008750 <_dtoa_r+0x510>
 80087c2:	4650      	mov	r0, sl
 80087c4:	4659      	mov	r1, fp
 80087c6:	f7f7 ff2f 	bl	8000628 <__aeabi_dmul>
 80087ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087cc:	9d01      	ldr	r5, [sp, #4]
 80087ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80087d0:	4682      	mov	sl, r0
 80087d2:	468b      	mov	fp, r1
 80087d4:	4649      	mov	r1, r9
 80087d6:	4640      	mov	r0, r8
 80087d8:	f7f8 f9d6 	bl	8000b88 <__aeabi_d2iz>
 80087dc:	4606      	mov	r6, r0
 80087de:	f7f7 feb9 	bl	8000554 <__aeabi_i2d>
 80087e2:	3630      	adds	r6, #48	; 0x30
 80087e4:	4602      	mov	r2, r0
 80087e6:	460b      	mov	r3, r1
 80087e8:	4640      	mov	r0, r8
 80087ea:	4649      	mov	r1, r9
 80087ec:	f7f7 fd64 	bl	80002b8 <__aeabi_dsub>
 80087f0:	f805 6b01 	strb.w	r6, [r5], #1
 80087f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80087f6:	429d      	cmp	r5, r3
 80087f8:	4680      	mov	r8, r0
 80087fa:	4689      	mov	r9, r1
 80087fc:	f04f 0200 	mov.w	r2, #0
 8008800:	d124      	bne.n	800884c <_dtoa_r+0x60c>
 8008802:	4b1b      	ldr	r3, [pc, #108]	; (8008870 <_dtoa_r+0x630>)
 8008804:	4650      	mov	r0, sl
 8008806:	4659      	mov	r1, fp
 8008808:	f7f7 fd58 	bl	80002bc <__adddf3>
 800880c:	4602      	mov	r2, r0
 800880e:	460b      	mov	r3, r1
 8008810:	4640      	mov	r0, r8
 8008812:	4649      	mov	r1, r9
 8008814:	f7f8 f998 	bl	8000b48 <__aeabi_dcmpgt>
 8008818:	2800      	cmp	r0, #0
 800881a:	d173      	bne.n	8008904 <_dtoa_r+0x6c4>
 800881c:	4652      	mov	r2, sl
 800881e:	465b      	mov	r3, fp
 8008820:	4913      	ldr	r1, [pc, #76]	; (8008870 <_dtoa_r+0x630>)
 8008822:	2000      	movs	r0, #0
 8008824:	f7f7 fd48 	bl	80002b8 <__aeabi_dsub>
 8008828:	4602      	mov	r2, r0
 800882a:	460b      	mov	r3, r1
 800882c:	4640      	mov	r0, r8
 800882e:	4649      	mov	r1, r9
 8008830:	f7f8 f96c 	bl	8000b0c <__aeabi_dcmplt>
 8008834:	2800      	cmp	r0, #0
 8008836:	f43f af35 	beq.w	80086a4 <_dtoa_r+0x464>
 800883a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800883c:	1e6b      	subs	r3, r5, #1
 800883e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008840:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008844:	2b30      	cmp	r3, #48	; 0x30
 8008846:	d0f8      	beq.n	800883a <_dtoa_r+0x5fa>
 8008848:	9700      	str	r7, [sp, #0]
 800884a:	e049      	b.n	80088e0 <_dtoa_r+0x6a0>
 800884c:	4b05      	ldr	r3, [pc, #20]	; (8008864 <_dtoa_r+0x624>)
 800884e:	f7f7 feeb 	bl	8000628 <__aeabi_dmul>
 8008852:	4680      	mov	r8, r0
 8008854:	4689      	mov	r9, r1
 8008856:	e7bd      	b.n	80087d4 <_dtoa_r+0x594>
 8008858:	0800d420 	.word	0x0800d420
 800885c:	0800d3f8 	.word	0x0800d3f8
 8008860:	3ff00000 	.word	0x3ff00000
 8008864:	40240000 	.word	0x40240000
 8008868:	401c0000 	.word	0x401c0000
 800886c:	40140000 	.word	0x40140000
 8008870:	3fe00000 	.word	0x3fe00000
 8008874:	9d01      	ldr	r5, [sp, #4]
 8008876:	4656      	mov	r6, sl
 8008878:	465f      	mov	r7, fp
 800887a:	4642      	mov	r2, r8
 800887c:	464b      	mov	r3, r9
 800887e:	4630      	mov	r0, r6
 8008880:	4639      	mov	r1, r7
 8008882:	f7f7 fffb 	bl	800087c <__aeabi_ddiv>
 8008886:	f7f8 f97f 	bl	8000b88 <__aeabi_d2iz>
 800888a:	4682      	mov	sl, r0
 800888c:	f7f7 fe62 	bl	8000554 <__aeabi_i2d>
 8008890:	4642      	mov	r2, r8
 8008892:	464b      	mov	r3, r9
 8008894:	f7f7 fec8 	bl	8000628 <__aeabi_dmul>
 8008898:	4602      	mov	r2, r0
 800889a:	460b      	mov	r3, r1
 800889c:	4630      	mov	r0, r6
 800889e:	4639      	mov	r1, r7
 80088a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80088a4:	f7f7 fd08 	bl	80002b8 <__aeabi_dsub>
 80088a8:	f805 6b01 	strb.w	r6, [r5], #1
 80088ac:	9e01      	ldr	r6, [sp, #4]
 80088ae:	9f03      	ldr	r7, [sp, #12]
 80088b0:	1bae      	subs	r6, r5, r6
 80088b2:	42b7      	cmp	r7, r6
 80088b4:	4602      	mov	r2, r0
 80088b6:	460b      	mov	r3, r1
 80088b8:	d135      	bne.n	8008926 <_dtoa_r+0x6e6>
 80088ba:	f7f7 fcff 	bl	80002bc <__adddf3>
 80088be:	4642      	mov	r2, r8
 80088c0:	464b      	mov	r3, r9
 80088c2:	4606      	mov	r6, r0
 80088c4:	460f      	mov	r7, r1
 80088c6:	f7f8 f93f 	bl	8000b48 <__aeabi_dcmpgt>
 80088ca:	b9d0      	cbnz	r0, 8008902 <_dtoa_r+0x6c2>
 80088cc:	4642      	mov	r2, r8
 80088ce:	464b      	mov	r3, r9
 80088d0:	4630      	mov	r0, r6
 80088d2:	4639      	mov	r1, r7
 80088d4:	f7f8 f910 	bl	8000af8 <__aeabi_dcmpeq>
 80088d8:	b110      	cbz	r0, 80088e0 <_dtoa_r+0x6a0>
 80088da:	f01a 0f01 	tst.w	sl, #1
 80088de:	d110      	bne.n	8008902 <_dtoa_r+0x6c2>
 80088e0:	4620      	mov	r0, r4
 80088e2:	ee18 1a10 	vmov	r1, s16
 80088e6:	f000 fb09 	bl	8008efc <_Bfree>
 80088ea:	2300      	movs	r3, #0
 80088ec:	9800      	ldr	r0, [sp, #0]
 80088ee:	702b      	strb	r3, [r5, #0]
 80088f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088f2:	3001      	adds	r0, #1
 80088f4:	6018      	str	r0, [r3, #0]
 80088f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	f43f acf1 	beq.w	80082e0 <_dtoa_r+0xa0>
 80088fe:	601d      	str	r5, [r3, #0]
 8008900:	e4ee      	b.n	80082e0 <_dtoa_r+0xa0>
 8008902:	9f00      	ldr	r7, [sp, #0]
 8008904:	462b      	mov	r3, r5
 8008906:	461d      	mov	r5, r3
 8008908:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800890c:	2a39      	cmp	r2, #57	; 0x39
 800890e:	d106      	bne.n	800891e <_dtoa_r+0x6de>
 8008910:	9a01      	ldr	r2, [sp, #4]
 8008912:	429a      	cmp	r2, r3
 8008914:	d1f7      	bne.n	8008906 <_dtoa_r+0x6c6>
 8008916:	9901      	ldr	r1, [sp, #4]
 8008918:	2230      	movs	r2, #48	; 0x30
 800891a:	3701      	adds	r7, #1
 800891c:	700a      	strb	r2, [r1, #0]
 800891e:	781a      	ldrb	r2, [r3, #0]
 8008920:	3201      	adds	r2, #1
 8008922:	701a      	strb	r2, [r3, #0]
 8008924:	e790      	b.n	8008848 <_dtoa_r+0x608>
 8008926:	4ba6      	ldr	r3, [pc, #664]	; (8008bc0 <_dtoa_r+0x980>)
 8008928:	2200      	movs	r2, #0
 800892a:	f7f7 fe7d 	bl	8000628 <__aeabi_dmul>
 800892e:	2200      	movs	r2, #0
 8008930:	2300      	movs	r3, #0
 8008932:	4606      	mov	r6, r0
 8008934:	460f      	mov	r7, r1
 8008936:	f7f8 f8df 	bl	8000af8 <__aeabi_dcmpeq>
 800893a:	2800      	cmp	r0, #0
 800893c:	d09d      	beq.n	800887a <_dtoa_r+0x63a>
 800893e:	e7cf      	b.n	80088e0 <_dtoa_r+0x6a0>
 8008940:	9a08      	ldr	r2, [sp, #32]
 8008942:	2a00      	cmp	r2, #0
 8008944:	f000 80d7 	beq.w	8008af6 <_dtoa_r+0x8b6>
 8008948:	9a06      	ldr	r2, [sp, #24]
 800894a:	2a01      	cmp	r2, #1
 800894c:	f300 80ba 	bgt.w	8008ac4 <_dtoa_r+0x884>
 8008950:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008952:	2a00      	cmp	r2, #0
 8008954:	f000 80b2 	beq.w	8008abc <_dtoa_r+0x87c>
 8008958:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800895c:	9e07      	ldr	r6, [sp, #28]
 800895e:	9d04      	ldr	r5, [sp, #16]
 8008960:	9a04      	ldr	r2, [sp, #16]
 8008962:	441a      	add	r2, r3
 8008964:	9204      	str	r2, [sp, #16]
 8008966:	9a05      	ldr	r2, [sp, #20]
 8008968:	2101      	movs	r1, #1
 800896a:	441a      	add	r2, r3
 800896c:	4620      	mov	r0, r4
 800896e:	9205      	str	r2, [sp, #20]
 8008970:	f000 fb7c 	bl	800906c <__i2b>
 8008974:	4607      	mov	r7, r0
 8008976:	2d00      	cmp	r5, #0
 8008978:	dd0c      	ble.n	8008994 <_dtoa_r+0x754>
 800897a:	9b05      	ldr	r3, [sp, #20]
 800897c:	2b00      	cmp	r3, #0
 800897e:	dd09      	ble.n	8008994 <_dtoa_r+0x754>
 8008980:	42ab      	cmp	r3, r5
 8008982:	9a04      	ldr	r2, [sp, #16]
 8008984:	bfa8      	it	ge
 8008986:	462b      	movge	r3, r5
 8008988:	1ad2      	subs	r2, r2, r3
 800898a:	9204      	str	r2, [sp, #16]
 800898c:	9a05      	ldr	r2, [sp, #20]
 800898e:	1aed      	subs	r5, r5, r3
 8008990:	1ad3      	subs	r3, r2, r3
 8008992:	9305      	str	r3, [sp, #20]
 8008994:	9b07      	ldr	r3, [sp, #28]
 8008996:	b31b      	cbz	r3, 80089e0 <_dtoa_r+0x7a0>
 8008998:	9b08      	ldr	r3, [sp, #32]
 800899a:	2b00      	cmp	r3, #0
 800899c:	f000 80af 	beq.w	8008afe <_dtoa_r+0x8be>
 80089a0:	2e00      	cmp	r6, #0
 80089a2:	dd13      	ble.n	80089cc <_dtoa_r+0x78c>
 80089a4:	4639      	mov	r1, r7
 80089a6:	4632      	mov	r2, r6
 80089a8:	4620      	mov	r0, r4
 80089aa:	f000 fc1f 	bl	80091ec <__pow5mult>
 80089ae:	ee18 2a10 	vmov	r2, s16
 80089b2:	4601      	mov	r1, r0
 80089b4:	4607      	mov	r7, r0
 80089b6:	4620      	mov	r0, r4
 80089b8:	f000 fb6e 	bl	8009098 <__multiply>
 80089bc:	ee18 1a10 	vmov	r1, s16
 80089c0:	4680      	mov	r8, r0
 80089c2:	4620      	mov	r0, r4
 80089c4:	f000 fa9a 	bl	8008efc <_Bfree>
 80089c8:	ee08 8a10 	vmov	s16, r8
 80089cc:	9b07      	ldr	r3, [sp, #28]
 80089ce:	1b9a      	subs	r2, r3, r6
 80089d0:	d006      	beq.n	80089e0 <_dtoa_r+0x7a0>
 80089d2:	ee18 1a10 	vmov	r1, s16
 80089d6:	4620      	mov	r0, r4
 80089d8:	f000 fc08 	bl	80091ec <__pow5mult>
 80089dc:	ee08 0a10 	vmov	s16, r0
 80089e0:	2101      	movs	r1, #1
 80089e2:	4620      	mov	r0, r4
 80089e4:	f000 fb42 	bl	800906c <__i2b>
 80089e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	4606      	mov	r6, r0
 80089ee:	f340 8088 	ble.w	8008b02 <_dtoa_r+0x8c2>
 80089f2:	461a      	mov	r2, r3
 80089f4:	4601      	mov	r1, r0
 80089f6:	4620      	mov	r0, r4
 80089f8:	f000 fbf8 	bl	80091ec <__pow5mult>
 80089fc:	9b06      	ldr	r3, [sp, #24]
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	4606      	mov	r6, r0
 8008a02:	f340 8081 	ble.w	8008b08 <_dtoa_r+0x8c8>
 8008a06:	f04f 0800 	mov.w	r8, #0
 8008a0a:	6933      	ldr	r3, [r6, #16]
 8008a0c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008a10:	6918      	ldr	r0, [r3, #16]
 8008a12:	f000 fadb 	bl	8008fcc <__hi0bits>
 8008a16:	f1c0 0020 	rsb	r0, r0, #32
 8008a1a:	9b05      	ldr	r3, [sp, #20]
 8008a1c:	4418      	add	r0, r3
 8008a1e:	f010 001f 	ands.w	r0, r0, #31
 8008a22:	f000 8092 	beq.w	8008b4a <_dtoa_r+0x90a>
 8008a26:	f1c0 0320 	rsb	r3, r0, #32
 8008a2a:	2b04      	cmp	r3, #4
 8008a2c:	f340 808a 	ble.w	8008b44 <_dtoa_r+0x904>
 8008a30:	f1c0 001c 	rsb	r0, r0, #28
 8008a34:	9b04      	ldr	r3, [sp, #16]
 8008a36:	4403      	add	r3, r0
 8008a38:	9304      	str	r3, [sp, #16]
 8008a3a:	9b05      	ldr	r3, [sp, #20]
 8008a3c:	4403      	add	r3, r0
 8008a3e:	4405      	add	r5, r0
 8008a40:	9305      	str	r3, [sp, #20]
 8008a42:	9b04      	ldr	r3, [sp, #16]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	dd07      	ble.n	8008a58 <_dtoa_r+0x818>
 8008a48:	ee18 1a10 	vmov	r1, s16
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	4620      	mov	r0, r4
 8008a50:	f000 fc26 	bl	80092a0 <__lshift>
 8008a54:	ee08 0a10 	vmov	s16, r0
 8008a58:	9b05      	ldr	r3, [sp, #20]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	dd05      	ble.n	8008a6a <_dtoa_r+0x82a>
 8008a5e:	4631      	mov	r1, r6
 8008a60:	461a      	mov	r2, r3
 8008a62:	4620      	mov	r0, r4
 8008a64:	f000 fc1c 	bl	80092a0 <__lshift>
 8008a68:	4606      	mov	r6, r0
 8008a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d06e      	beq.n	8008b4e <_dtoa_r+0x90e>
 8008a70:	ee18 0a10 	vmov	r0, s16
 8008a74:	4631      	mov	r1, r6
 8008a76:	f000 fc83 	bl	8009380 <__mcmp>
 8008a7a:	2800      	cmp	r0, #0
 8008a7c:	da67      	bge.n	8008b4e <_dtoa_r+0x90e>
 8008a7e:	9b00      	ldr	r3, [sp, #0]
 8008a80:	3b01      	subs	r3, #1
 8008a82:	ee18 1a10 	vmov	r1, s16
 8008a86:	9300      	str	r3, [sp, #0]
 8008a88:	220a      	movs	r2, #10
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	4620      	mov	r0, r4
 8008a8e:	f000 fa57 	bl	8008f40 <__multadd>
 8008a92:	9b08      	ldr	r3, [sp, #32]
 8008a94:	ee08 0a10 	vmov	s16, r0
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	f000 81b1 	beq.w	8008e00 <_dtoa_r+0xbc0>
 8008a9e:	2300      	movs	r3, #0
 8008aa0:	4639      	mov	r1, r7
 8008aa2:	220a      	movs	r2, #10
 8008aa4:	4620      	mov	r0, r4
 8008aa6:	f000 fa4b 	bl	8008f40 <__multadd>
 8008aaa:	9b02      	ldr	r3, [sp, #8]
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	4607      	mov	r7, r0
 8008ab0:	f300 808e 	bgt.w	8008bd0 <_dtoa_r+0x990>
 8008ab4:	9b06      	ldr	r3, [sp, #24]
 8008ab6:	2b02      	cmp	r3, #2
 8008ab8:	dc51      	bgt.n	8008b5e <_dtoa_r+0x91e>
 8008aba:	e089      	b.n	8008bd0 <_dtoa_r+0x990>
 8008abc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008abe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008ac2:	e74b      	b.n	800895c <_dtoa_r+0x71c>
 8008ac4:	9b03      	ldr	r3, [sp, #12]
 8008ac6:	1e5e      	subs	r6, r3, #1
 8008ac8:	9b07      	ldr	r3, [sp, #28]
 8008aca:	42b3      	cmp	r3, r6
 8008acc:	bfbf      	itttt	lt
 8008ace:	9b07      	ldrlt	r3, [sp, #28]
 8008ad0:	9607      	strlt	r6, [sp, #28]
 8008ad2:	1af2      	sublt	r2, r6, r3
 8008ad4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008ad6:	bfb6      	itet	lt
 8008ad8:	189b      	addlt	r3, r3, r2
 8008ada:	1b9e      	subge	r6, r3, r6
 8008adc:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008ade:	9b03      	ldr	r3, [sp, #12]
 8008ae0:	bfb8      	it	lt
 8008ae2:	2600      	movlt	r6, #0
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	bfb7      	itett	lt
 8008ae8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008aec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008af0:	1a9d      	sublt	r5, r3, r2
 8008af2:	2300      	movlt	r3, #0
 8008af4:	e734      	b.n	8008960 <_dtoa_r+0x720>
 8008af6:	9e07      	ldr	r6, [sp, #28]
 8008af8:	9d04      	ldr	r5, [sp, #16]
 8008afa:	9f08      	ldr	r7, [sp, #32]
 8008afc:	e73b      	b.n	8008976 <_dtoa_r+0x736>
 8008afe:	9a07      	ldr	r2, [sp, #28]
 8008b00:	e767      	b.n	80089d2 <_dtoa_r+0x792>
 8008b02:	9b06      	ldr	r3, [sp, #24]
 8008b04:	2b01      	cmp	r3, #1
 8008b06:	dc18      	bgt.n	8008b3a <_dtoa_r+0x8fa>
 8008b08:	f1ba 0f00 	cmp.w	sl, #0
 8008b0c:	d115      	bne.n	8008b3a <_dtoa_r+0x8fa>
 8008b0e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b12:	b993      	cbnz	r3, 8008b3a <_dtoa_r+0x8fa>
 8008b14:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008b18:	0d1b      	lsrs	r3, r3, #20
 8008b1a:	051b      	lsls	r3, r3, #20
 8008b1c:	b183      	cbz	r3, 8008b40 <_dtoa_r+0x900>
 8008b1e:	9b04      	ldr	r3, [sp, #16]
 8008b20:	3301      	adds	r3, #1
 8008b22:	9304      	str	r3, [sp, #16]
 8008b24:	9b05      	ldr	r3, [sp, #20]
 8008b26:	3301      	adds	r3, #1
 8008b28:	9305      	str	r3, [sp, #20]
 8008b2a:	f04f 0801 	mov.w	r8, #1
 8008b2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f47f af6a 	bne.w	8008a0a <_dtoa_r+0x7ca>
 8008b36:	2001      	movs	r0, #1
 8008b38:	e76f      	b.n	8008a1a <_dtoa_r+0x7da>
 8008b3a:	f04f 0800 	mov.w	r8, #0
 8008b3e:	e7f6      	b.n	8008b2e <_dtoa_r+0x8ee>
 8008b40:	4698      	mov	r8, r3
 8008b42:	e7f4      	b.n	8008b2e <_dtoa_r+0x8ee>
 8008b44:	f43f af7d 	beq.w	8008a42 <_dtoa_r+0x802>
 8008b48:	4618      	mov	r0, r3
 8008b4a:	301c      	adds	r0, #28
 8008b4c:	e772      	b.n	8008a34 <_dtoa_r+0x7f4>
 8008b4e:	9b03      	ldr	r3, [sp, #12]
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	dc37      	bgt.n	8008bc4 <_dtoa_r+0x984>
 8008b54:	9b06      	ldr	r3, [sp, #24]
 8008b56:	2b02      	cmp	r3, #2
 8008b58:	dd34      	ble.n	8008bc4 <_dtoa_r+0x984>
 8008b5a:	9b03      	ldr	r3, [sp, #12]
 8008b5c:	9302      	str	r3, [sp, #8]
 8008b5e:	9b02      	ldr	r3, [sp, #8]
 8008b60:	b96b      	cbnz	r3, 8008b7e <_dtoa_r+0x93e>
 8008b62:	4631      	mov	r1, r6
 8008b64:	2205      	movs	r2, #5
 8008b66:	4620      	mov	r0, r4
 8008b68:	f000 f9ea 	bl	8008f40 <__multadd>
 8008b6c:	4601      	mov	r1, r0
 8008b6e:	4606      	mov	r6, r0
 8008b70:	ee18 0a10 	vmov	r0, s16
 8008b74:	f000 fc04 	bl	8009380 <__mcmp>
 8008b78:	2800      	cmp	r0, #0
 8008b7a:	f73f adbb 	bgt.w	80086f4 <_dtoa_r+0x4b4>
 8008b7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008b80:	9d01      	ldr	r5, [sp, #4]
 8008b82:	43db      	mvns	r3, r3
 8008b84:	9300      	str	r3, [sp, #0]
 8008b86:	f04f 0800 	mov.w	r8, #0
 8008b8a:	4631      	mov	r1, r6
 8008b8c:	4620      	mov	r0, r4
 8008b8e:	f000 f9b5 	bl	8008efc <_Bfree>
 8008b92:	2f00      	cmp	r7, #0
 8008b94:	f43f aea4 	beq.w	80088e0 <_dtoa_r+0x6a0>
 8008b98:	f1b8 0f00 	cmp.w	r8, #0
 8008b9c:	d005      	beq.n	8008baa <_dtoa_r+0x96a>
 8008b9e:	45b8      	cmp	r8, r7
 8008ba0:	d003      	beq.n	8008baa <_dtoa_r+0x96a>
 8008ba2:	4641      	mov	r1, r8
 8008ba4:	4620      	mov	r0, r4
 8008ba6:	f000 f9a9 	bl	8008efc <_Bfree>
 8008baa:	4639      	mov	r1, r7
 8008bac:	4620      	mov	r0, r4
 8008bae:	f000 f9a5 	bl	8008efc <_Bfree>
 8008bb2:	e695      	b.n	80088e0 <_dtoa_r+0x6a0>
 8008bb4:	2600      	movs	r6, #0
 8008bb6:	4637      	mov	r7, r6
 8008bb8:	e7e1      	b.n	8008b7e <_dtoa_r+0x93e>
 8008bba:	9700      	str	r7, [sp, #0]
 8008bbc:	4637      	mov	r7, r6
 8008bbe:	e599      	b.n	80086f4 <_dtoa_r+0x4b4>
 8008bc0:	40240000 	.word	0x40240000
 8008bc4:	9b08      	ldr	r3, [sp, #32]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	f000 80ca 	beq.w	8008d60 <_dtoa_r+0xb20>
 8008bcc:	9b03      	ldr	r3, [sp, #12]
 8008bce:	9302      	str	r3, [sp, #8]
 8008bd0:	2d00      	cmp	r5, #0
 8008bd2:	dd05      	ble.n	8008be0 <_dtoa_r+0x9a0>
 8008bd4:	4639      	mov	r1, r7
 8008bd6:	462a      	mov	r2, r5
 8008bd8:	4620      	mov	r0, r4
 8008bda:	f000 fb61 	bl	80092a0 <__lshift>
 8008bde:	4607      	mov	r7, r0
 8008be0:	f1b8 0f00 	cmp.w	r8, #0
 8008be4:	d05b      	beq.n	8008c9e <_dtoa_r+0xa5e>
 8008be6:	6879      	ldr	r1, [r7, #4]
 8008be8:	4620      	mov	r0, r4
 8008bea:	f000 f947 	bl	8008e7c <_Balloc>
 8008bee:	4605      	mov	r5, r0
 8008bf0:	b928      	cbnz	r0, 8008bfe <_dtoa_r+0x9be>
 8008bf2:	4b87      	ldr	r3, [pc, #540]	; (8008e10 <_dtoa_r+0xbd0>)
 8008bf4:	4602      	mov	r2, r0
 8008bf6:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008bfa:	f7ff bb3b 	b.w	8008274 <_dtoa_r+0x34>
 8008bfe:	693a      	ldr	r2, [r7, #16]
 8008c00:	3202      	adds	r2, #2
 8008c02:	0092      	lsls	r2, r2, #2
 8008c04:	f107 010c 	add.w	r1, r7, #12
 8008c08:	300c      	adds	r0, #12
 8008c0a:	f000 f91d 	bl	8008e48 <memcpy>
 8008c0e:	2201      	movs	r2, #1
 8008c10:	4629      	mov	r1, r5
 8008c12:	4620      	mov	r0, r4
 8008c14:	f000 fb44 	bl	80092a0 <__lshift>
 8008c18:	9b01      	ldr	r3, [sp, #4]
 8008c1a:	f103 0901 	add.w	r9, r3, #1
 8008c1e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8008c22:	4413      	add	r3, r2
 8008c24:	9305      	str	r3, [sp, #20]
 8008c26:	f00a 0301 	and.w	r3, sl, #1
 8008c2a:	46b8      	mov	r8, r7
 8008c2c:	9304      	str	r3, [sp, #16]
 8008c2e:	4607      	mov	r7, r0
 8008c30:	4631      	mov	r1, r6
 8008c32:	ee18 0a10 	vmov	r0, s16
 8008c36:	f7ff fa77 	bl	8008128 <quorem>
 8008c3a:	4641      	mov	r1, r8
 8008c3c:	9002      	str	r0, [sp, #8]
 8008c3e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008c42:	ee18 0a10 	vmov	r0, s16
 8008c46:	f000 fb9b 	bl	8009380 <__mcmp>
 8008c4a:	463a      	mov	r2, r7
 8008c4c:	9003      	str	r0, [sp, #12]
 8008c4e:	4631      	mov	r1, r6
 8008c50:	4620      	mov	r0, r4
 8008c52:	f000 fbb1 	bl	80093b8 <__mdiff>
 8008c56:	68c2      	ldr	r2, [r0, #12]
 8008c58:	f109 3bff 	add.w	fp, r9, #4294967295
 8008c5c:	4605      	mov	r5, r0
 8008c5e:	bb02      	cbnz	r2, 8008ca2 <_dtoa_r+0xa62>
 8008c60:	4601      	mov	r1, r0
 8008c62:	ee18 0a10 	vmov	r0, s16
 8008c66:	f000 fb8b 	bl	8009380 <__mcmp>
 8008c6a:	4602      	mov	r2, r0
 8008c6c:	4629      	mov	r1, r5
 8008c6e:	4620      	mov	r0, r4
 8008c70:	9207      	str	r2, [sp, #28]
 8008c72:	f000 f943 	bl	8008efc <_Bfree>
 8008c76:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008c7a:	ea43 0102 	orr.w	r1, r3, r2
 8008c7e:	9b04      	ldr	r3, [sp, #16]
 8008c80:	430b      	orrs	r3, r1
 8008c82:	464d      	mov	r5, r9
 8008c84:	d10f      	bne.n	8008ca6 <_dtoa_r+0xa66>
 8008c86:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008c8a:	d02a      	beq.n	8008ce2 <_dtoa_r+0xaa2>
 8008c8c:	9b03      	ldr	r3, [sp, #12]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	dd02      	ble.n	8008c98 <_dtoa_r+0xa58>
 8008c92:	9b02      	ldr	r3, [sp, #8]
 8008c94:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008c98:	f88b a000 	strb.w	sl, [fp]
 8008c9c:	e775      	b.n	8008b8a <_dtoa_r+0x94a>
 8008c9e:	4638      	mov	r0, r7
 8008ca0:	e7ba      	b.n	8008c18 <_dtoa_r+0x9d8>
 8008ca2:	2201      	movs	r2, #1
 8008ca4:	e7e2      	b.n	8008c6c <_dtoa_r+0xa2c>
 8008ca6:	9b03      	ldr	r3, [sp, #12]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	db04      	blt.n	8008cb6 <_dtoa_r+0xa76>
 8008cac:	9906      	ldr	r1, [sp, #24]
 8008cae:	430b      	orrs	r3, r1
 8008cb0:	9904      	ldr	r1, [sp, #16]
 8008cb2:	430b      	orrs	r3, r1
 8008cb4:	d122      	bne.n	8008cfc <_dtoa_r+0xabc>
 8008cb6:	2a00      	cmp	r2, #0
 8008cb8:	ddee      	ble.n	8008c98 <_dtoa_r+0xa58>
 8008cba:	ee18 1a10 	vmov	r1, s16
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	4620      	mov	r0, r4
 8008cc2:	f000 faed 	bl	80092a0 <__lshift>
 8008cc6:	4631      	mov	r1, r6
 8008cc8:	ee08 0a10 	vmov	s16, r0
 8008ccc:	f000 fb58 	bl	8009380 <__mcmp>
 8008cd0:	2800      	cmp	r0, #0
 8008cd2:	dc03      	bgt.n	8008cdc <_dtoa_r+0xa9c>
 8008cd4:	d1e0      	bne.n	8008c98 <_dtoa_r+0xa58>
 8008cd6:	f01a 0f01 	tst.w	sl, #1
 8008cda:	d0dd      	beq.n	8008c98 <_dtoa_r+0xa58>
 8008cdc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008ce0:	d1d7      	bne.n	8008c92 <_dtoa_r+0xa52>
 8008ce2:	2339      	movs	r3, #57	; 0x39
 8008ce4:	f88b 3000 	strb.w	r3, [fp]
 8008ce8:	462b      	mov	r3, r5
 8008cea:	461d      	mov	r5, r3
 8008cec:	3b01      	subs	r3, #1
 8008cee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008cf2:	2a39      	cmp	r2, #57	; 0x39
 8008cf4:	d071      	beq.n	8008dda <_dtoa_r+0xb9a>
 8008cf6:	3201      	adds	r2, #1
 8008cf8:	701a      	strb	r2, [r3, #0]
 8008cfa:	e746      	b.n	8008b8a <_dtoa_r+0x94a>
 8008cfc:	2a00      	cmp	r2, #0
 8008cfe:	dd07      	ble.n	8008d10 <_dtoa_r+0xad0>
 8008d00:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008d04:	d0ed      	beq.n	8008ce2 <_dtoa_r+0xaa2>
 8008d06:	f10a 0301 	add.w	r3, sl, #1
 8008d0a:	f88b 3000 	strb.w	r3, [fp]
 8008d0e:	e73c      	b.n	8008b8a <_dtoa_r+0x94a>
 8008d10:	9b05      	ldr	r3, [sp, #20]
 8008d12:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008d16:	4599      	cmp	r9, r3
 8008d18:	d047      	beq.n	8008daa <_dtoa_r+0xb6a>
 8008d1a:	ee18 1a10 	vmov	r1, s16
 8008d1e:	2300      	movs	r3, #0
 8008d20:	220a      	movs	r2, #10
 8008d22:	4620      	mov	r0, r4
 8008d24:	f000 f90c 	bl	8008f40 <__multadd>
 8008d28:	45b8      	cmp	r8, r7
 8008d2a:	ee08 0a10 	vmov	s16, r0
 8008d2e:	f04f 0300 	mov.w	r3, #0
 8008d32:	f04f 020a 	mov.w	r2, #10
 8008d36:	4641      	mov	r1, r8
 8008d38:	4620      	mov	r0, r4
 8008d3a:	d106      	bne.n	8008d4a <_dtoa_r+0xb0a>
 8008d3c:	f000 f900 	bl	8008f40 <__multadd>
 8008d40:	4680      	mov	r8, r0
 8008d42:	4607      	mov	r7, r0
 8008d44:	f109 0901 	add.w	r9, r9, #1
 8008d48:	e772      	b.n	8008c30 <_dtoa_r+0x9f0>
 8008d4a:	f000 f8f9 	bl	8008f40 <__multadd>
 8008d4e:	4639      	mov	r1, r7
 8008d50:	4680      	mov	r8, r0
 8008d52:	2300      	movs	r3, #0
 8008d54:	220a      	movs	r2, #10
 8008d56:	4620      	mov	r0, r4
 8008d58:	f000 f8f2 	bl	8008f40 <__multadd>
 8008d5c:	4607      	mov	r7, r0
 8008d5e:	e7f1      	b.n	8008d44 <_dtoa_r+0xb04>
 8008d60:	9b03      	ldr	r3, [sp, #12]
 8008d62:	9302      	str	r3, [sp, #8]
 8008d64:	9d01      	ldr	r5, [sp, #4]
 8008d66:	ee18 0a10 	vmov	r0, s16
 8008d6a:	4631      	mov	r1, r6
 8008d6c:	f7ff f9dc 	bl	8008128 <quorem>
 8008d70:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008d74:	9b01      	ldr	r3, [sp, #4]
 8008d76:	f805 ab01 	strb.w	sl, [r5], #1
 8008d7a:	1aea      	subs	r2, r5, r3
 8008d7c:	9b02      	ldr	r3, [sp, #8]
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	dd09      	ble.n	8008d96 <_dtoa_r+0xb56>
 8008d82:	ee18 1a10 	vmov	r1, s16
 8008d86:	2300      	movs	r3, #0
 8008d88:	220a      	movs	r2, #10
 8008d8a:	4620      	mov	r0, r4
 8008d8c:	f000 f8d8 	bl	8008f40 <__multadd>
 8008d90:	ee08 0a10 	vmov	s16, r0
 8008d94:	e7e7      	b.n	8008d66 <_dtoa_r+0xb26>
 8008d96:	9b02      	ldr	r3, [sp, #8]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	bfc8      	it	gt
 8008d9c:	461d      	movgt	r5, r3
 8008d9e:	9b01      	ldr	r3, [sp, #4]
 8008da0:	bfd8      	it	le
 8008da2:	2501      	movle	r5, #1
 8008da4:	441d      	add	r5, r3
 8008da6:	f04f 0800 	mov.w	r8, #0
 8008daa:	ee18 1a10 	vmov	r1, s16
 8008dae:	2201      	movs	r2, #1
 8008db0:	4620      	mov	r0, r4
 8008db2:	f000 fa75 	bl	80092a0 <__lshift>
 8008db6:	4631      	mov	r1, r6
 8008db8:	ee08 0a10 	vmov	s16, r0
 8008dbc:	f000 fae0 	bl	8009380 <__mcmp>
 8008dc0:	2800      	cmp	r0, #0
 8008dc2:	dc91      	bgt.n	8008ce8 <_dtoa_r+0xaa8>
 8008dc4:	d102      	bne.n	8008dcc <_dtoa_r+0xb8c>
 8008dc6:	f01a 0f01 	tst.w	sl, #1
 8008dca:	d18d      	bne.n	8008ce8 <_dtoa_r+0xaa8>
 8008dcc:	462b      	mov	r3, r5
 8008dce:	461d      	mov	r5, r3
 8008dd0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008dd4:	2a30      	cmp	r2, #48	; 0x30
 8008dd6:	d0fa      	beq.n	8008dce <_dtoa_r+0xb8e>
 8008dd8:	e6d7      	b.n	8008b8a <_dtoa_r+0x94a>
 8008dda:	9a01      	ldr	r2, [sp, #4]
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d184      	bne.n	8008cea <_dtoa_r+0xaaa>
 8008de0:	9b00      	ldr	r3, [sp, #0]
 8008de2:	3301      	adds	r3, #1
 8008de4:	9300      	str	r3, [sp, #0]
 8008de6:	2331      	movs	r3, #49	; 0x31
 8008de8:	7013      	strb	r3, [r2, #0]
 8008dea:	e6ce      	b.n	8008b8a <_dtoa_r+0x94a>
 8008dec:	4b09      	ldr	r3, [pc, #36]	; (8008e14 <_dtoa_r+0xbd4>)
 8008dee:	f7ff ba95 	b.w	800831c <_dtoa_r+0xdc>
 8008df2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	f47f aa6e 	bne.w	80082d6 <_dtoa_r+0x96>
 8008dfa:	4b07      	ldr	r3, [pc, #28]	; (8008e18 <_dtoa_r+0xbd8>)
 8008dfc:	f7ff ba8e 	b.w	800831c <_dtoa_r+0xdc>
 8008e00:	9b02      	ldr	r3, [sp, #8]
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	dcae      	bgt.n	8008d64 <_dtoa_r+0xb24>
 8008e06:	9b06      	ldr	r3, [sp, #24]
 8008e08:	2b02      	cmp	r3, #2
 8008e0a:	f73f aea8 	bgt.w	8008b5e <_dtoa_r+0x91e>
 8008e0e:	e7a9      	b.n	8008d64 <_dtoa_r+0xb24>
 8008e10:	0800d389 	.word	0x0800d389
 8008e14:	0800d509 	.word	0x0800d509
 8008e18:	0800d30a 	.word	0x0800d30a

08008e1c <_localeconv_r>:
 8008e1c:	4800      	ldr	r0, [pc, #0]	; (8008e20 <_localeconv_r+0x4>)
 8008e1e:	4770      	bx	lr
 8008e20:	20000164 	.word	0x20000164

08008e24 <_lseek_r>:
 8008e24:	b538      	push	{r3, r4, r5, lr}
 8008e26:	4d07      	ldr	r5, [pc, #28]	; (8008e44 <_lseek_r+0x20>)
 8008e28:	4604      	mov	r4, r0
 8008e2a:	4608      	mov	r0, r1
 8008e2c:	4611      	mov	r1, r2
 8008e2e:	2200      	movs	r2, #0
 8008e30:	602a      	str	r2, [r5, #0]
 8008e32:	461a      	mov	r2, r3
 8008e34:	f7fa f864 	bl	8002f00 <_lseek>
 8008e38:	1c43      	adds	r3, r0, #1
 8008e3a:	d102      	bne.n	8008e42 <_lseek_r+0x1e>
 8008e3c:	682b      	ldr	r3, [r5, #0]
 8008e3e:	b103      	cbz	r3, 8008e42 <_lseek_r+0x1e>
 8008e40:	6023      	str	r3, [r4, #0]
 8008e42:	bd38      	pop	{r3, r4, r5, pc}
 8008e44:	2000063c 	.word	0x2000063c

08008e48 <memcpy>:
 8008e48:	440a      	add	r2, r1
 8008e4a:	4291      	cmp	r1, r2
 8008e4c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008e50:	d100      	bne.n	8008e54 <memcpy+0xc>
 8008e52:	4770      	bx	lr
 8008e54:	b510      	push	{r4, lr}
 8008e56:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e5a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e5e:	4291      	cmp	r1, r2
 8008e60:	d1f9      	bne.n	8008e56 <memcpy+0xe>
 8008e62:	bd10      	pop	{r4, pc}

08008e64 <__malloc_lock>:
 8008e64:	4801      	ldr	r0, [pc, #4]	; (8008e6c <__malloc_lock+0x8>)
 8008e66:	f001 bb87 	b.w	800a578 <__retarget_lock_acquire_recursive>
 8008e6a:	bf00      	nop
 8008e6c:	20000640 	.word	0x20000640

08008e70 <__malloc_unlock>:
 8008e70:	4801      	ldr	r0, [pc, #4]	; (8008e78 <__malloc_unlock+0x8>)
 8008e72:	f001 bb82 	b.w	800a57a <__retarget_lock_release_recursive>
 8008e76:	bf00      	nop
 8008e78:	20000640 	.word	0x20000640

08008e7c <_Balloc>:
 8008e7c:	b570      	push	{r4, r5, r6, lr}
 8008e7e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008e80:	4604      	mov	r4, r0
 8008e82:	460d      	mov	r5, r1
 8008e84:	b976      	cbnz	r6, 8008ea4 <_Balloc+0x28>
 8008e86:	2010      	movs	r0, #16
 8008e88:	f7fe fb30 	bl	80074ec <malloc>
 8008e8c:	4602      	mov	r2, r0
 8008e8e:	6260      	str	r0, [r4, #36]	; 0x24
 8008e90:	b920      	cbnz	r0, 8008e9c <_Balloc+0x20>
 8008e92:	4b18      	ldr	r3, [pc, #96]	; (8008ef4 <_Balloc+0x78>)
 8008e94:	4818      	ldr	r0, [pc, #96]	; (8008ef8 <_Balloc+0x7c>)
 8008e96:	2166      	movs	r1, #102	; 0x66
 8008e98:	f001 f986 	bl	800a1a8 <__assert_func>
 8008e9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ea0:	6006      	str	r6, [r0, #0]
 8008ea2:	60c6      	str	r6, [r0, #12]
 8008ea4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008ea6:	68f3      	ldr	r3, [r6, #12]
 8008ea8:	b183      	cbz	r3, 8008ecc <_Balloc+0x50>
 8008eaa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008eac:	68db      	ldr	r3, [r3, #12]
 8008eae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008eb2:	b9b8      	cbnz	r0, 8008ee4 <_Balloc+0x68>
 8008eb4:	2101      	movs	r1, #1
 8008eb6:	fa01 f605 	lsl.w	r6, r1, r5
 8008eba:	1d72      	adds	r2, r6, #5
 8008ebc:	0092      	lsls	r2, r2, #2
 8008ebe:	4620      	mov	r0, r4
 8008ec0:	f000 fb60 	bl	8009584 <_calloc_r>
 8008ec4:	b160      	cbz	r0, 8008ee0 <_Balloc+0x64>
 8008ec6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008eca:	e00e      	b.n	8008eea <_Balloc+0x6e>
 8008ecc:	2221      	movs	r2, #33	; 0x21
 8008ece:	2104      	movs	r1, #4
 8008ed0:	4620      	mov	r0, r4
 8008ed2:	f000 fb57 	bl	8009584 <_calloc_r>
 8008ed6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ed8:	60f0      	str	r0, [r6, #12]
 8008eda:	68db      	ldr	r3, [r3, #12]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d1e4      	bne.n	8008eaa <_Balloc+0x2e>
 8008ee0:	2000      	movs	r0, #0
 8008ee2:	bd70      	pop	{r4, r5, r6, pc}
 8008ee4:	6802      	ldr	r2, [r0, #0]
 8008ee6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008eea:	2300      	movs	r3, #0
 8008eec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008ef0:	e7f7      	b.n	8008ee2 <_Balloc+0x66>
 8008ef2:	bf00      	nop
 8008ef4:	0800d317 	.word	0x0800d317
 8008ef8:	0800d39a 	.word	0x0800d39a

08008efc <_Bfree>:
 8008efc:	b570      	push	{r4, r5, r6, lr}
 8008efe:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f00:	4605      	mov	r5, r0
 8008f02:	460c      	mov	r4, r1
 8008f04:	b976      	cbnz	r6, 8008f24 <_Bfree+0x28>
 8008f06:	2010      	movs	r0, #16
 8008f08:	f7fe faf0 	bl	80074ec <malloc>
 8008f0c:	4602      	mov	r2, r0
 8008f0e:	6268      	str	r0, [r5, #36]	; 0x24
 8008f10:	b920      	cbnz	r0, 8008f1c <_Bfree+0x20>
 8008f12:	4b09      	ldr	r3, [pc, #36]	; (8008f38 <_Bfree+0x3c>)
 8008f14:	4809      	ldr	r0, [pc, #36]	; (8008f3c <_Bfree+0x40>)
 8008f16:	218a      	movs	r1, #138	; 0x8a
 8008f18:	f001 f946 	bl	800a1a8 <__assert_func>
 8008f1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f20:	6006      	str	r6, [r0, #0]
 8008f22:	60c6      	str	r6, [r0, #12]
 8008f24:	b13c      	cbz	r4, 8008f36 <_Bfree+0x3a>
 8008f26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008f28:	6862      	ldr	r2, [r4, #4]
 8008f2a:	68db      	ldr	r3, [r3, #12]
 8008f2c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008f30:	6021      	str	r1, [r4, #0]
 8008f32:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008f36:	bd70      	pop	{r4, r5, r6, pc}
 8008f38:	0800d317 	.word	0x0800d317
 8008f3c:	0800d39a 	.word	0x0800d39a

08008f40 <__multadd>:
 8008f40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f44:	690d      	ldr	r5, [r1, #16]
 8008f46:	4607      	mov	r7, r0
 8008f48:	460c      	mov	r4, r1
 8008f4a:	461e      	mov	r6, r3
 8008f4c:	f101 0c14 	add.w	ip, r1, #20
 8008f50:	2000      	movs	r0, #0
 8008f52:	f8dc 3000 	ldr.w	r3, [ip]
 8008f56:	b299      	uxth	r1, r3
 8008f58:	fb02 6101 	mla	r1, r2, r1, r6
 8008f5c:	0c1e      	lsrs	r6, r3, #16
 8008f5e:	0c0b      	lsrs	r3, r1, #16
 8008f60:	fb02 3306 	mla	r3, r2, r6, r3
 8008f64:	b289      	uxth	r1, r1
 8008f66:	3001      	adds	r0, #1
 8008f68:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008f6c:	4285      	cmp	r5, r0
 8008f6e:	f84c 1b04 	str.w	r1, [ip], #4
 8008f72:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008f76:	dcec      	bgt.n	8008f52 <__multadd+0x12>
 8008f78:	b30e      	cbz	r6, 8008fbe <__multadd+0x7e>
 8008f7a:	68a3      	ldr	r3, [r4, #8]
 8008f7c:	42ab      	cmp	r3, r5
 8008f7e:	dc19      	bgt.n	8008fb4 <__multadd+0x74>
 8008f80:	6861      	ldr	r1, [r4, #4]
 8008f82:	4638      	mov	r0, r7
 8008f84:	3101      	adds	r1, #1
 8008f86:	f7ff ff79 	bl	8008e7c <_Balloc>
 8008f8a:	4680      	mov	r8, r0
 8008f8c:	b928      	cbnz	r0, 8008f9a <__multadd+0x5a>
 8008f8e:	4602      	mov	r2, r0
 8008f90:	4b0c      	ldr	r3, [pc, #48]	; (8008fc4 <__multadd+0x84>)
 8008f92:	480d      	ldr	r0, [pc, #52]	; (8008fc8 <__multadd+0x88>)
 8008f94:	21b5      	movs	r1, #181	; 0xb5
 8008f96:	f001 f907 	bl	800a1a8 <__assert_func>
 8008f9a:	6922      	ldr	r2, [r4, #16]
 8008f9c:	3202      	adds	r2, #2
 8008f9e:	f104 010c 	add.w	r1, r4, #12
 8008fa2:	0092      	lsls	r2, r2, #2
 8008fa4:	300c      	adds	r0, #12
 8008fa6:	f7ff ff4f 	bl	8008e48 <memcpy>
 8008faa:	4621      	mov	r1, r4
 8008fac:	4638      	mov	r0, r7
 8008fae:	f7ff ffa5 	bl	8008efc <_Bfree>
 8008fb2:	4644      	mov	r4, r8
 8008fb4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008fb8:	3501      	adds	r5, #1
 8008fba:	615e      	str	r6, [r3, #20]
 8008fbc:	6125      	str	r5, [r4, #16]
 8008fbe:	4620      	mov	r0, r4
 8008fc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008fc4:	0800d389 	.word	0x0800d389
 8008fc8:	0800d39a 	.word	0x0800d39a

08008fcc <__hi0bits>:
 8008fcc:	0c03      	lsrs	r3, r0, #16
 8008fce:	041b      	lsls	r3, r3, #16
 8008fd0:	b9d3      	cbnz	r3, 8009008 <__hi0bits+0x3c>
 8008fd2:	0400      	lsls	r0, r0, #16
 8008fd4:	2310      	movs	r3, #16
 8008fd6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008fda:	bf04      	itt	eq
 8008fdc:	0200      	lsleq	r0, r0, #8
 8008fde:	3308      	addeq	r3, #8
 8008fe0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008fe4:	bf04      	itt	eq
 8008fe6:	0100      	lsleq	r0, r0, #4
 8008fe8:	3304      	addeq	r3, #4
 8008fea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008fee:	bf04      	itt	eq
 8008ff0:	0080      	lsleq	r0, r0, #2
 8008ff2:	3302      	addeq	r3, #2
 8008ff4:	2800      	cmp	r0, #0
 8008ff6:	db05      	blt.n	8009004 <__hi0bits+0x38>
 8008ff8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008ffc:	f103 0301 	add.w	r3, r3, #1
 8009000:	bf08      	it	eq
 8009002:	2320      	moveq	r3, #32
 8009004:	4618      	mov	r0, r3
 8009006:	4770      	bx	lr
 8009008:	2300      	movs	r3, #0
 800900a:	e7e4      	b.n	8008fd6 <__hi0bits+0xa>

0800900c <__lo0bits>:
 800900c:	6803      	ldr	r3, [r0, #0]
 800900e:	f013 0207 	ands.w	r2, r3, #7
 8009012:	4601      	mov	r1, r0
 8009014:	d00b      	beq.n	800902e <__lo0bits+0x22>
 8009016:	07da      	lsls	r2, r3, #31
 8009018:	d423      	bmi.n	8009062 <__lo0bits+0x56>
 800901a:	0798      	lsls	r0, r3, #30
 800901c:	bf49      	itett	mi
 800901e:	085b      	lsrmi	r3, r3, #1
 8009020:	089b      	lsrpl	r3, r3, #2
 8009022:	2001      	movmi	r0, #1
 8009024:	600b      	strmi	r3, [r1, #0]
 8009026:	bf5c      	itt	pl
 8009028:	600b      	strpl	r3, [r1, #0]
 800902a:	2002      	movpl	r0, #2
 800902c:	4770      	bx	lr
 800902e:	b298      	uxth	r0, r3
 8009030:	b9a8      	cbnz	r0, 800905e <__lo0bits+0x52>
 8009032:	0c1b      	lsrs	r3, r3, #16
 8009034:	2010      	movs	r0, #16
 8009036:	b2da      	uxtb	r2, r3
 8009038:	b90a      	cbnz	r2, 800903e <__lo0bits+0x32>
 800903a:	3008      	adds	r0, #8
 800903c:	0a1b      	lsrs	r3, r3, #8
 800903e:	071a      	lsls	r2, r3, #28
 8009040:	bf04      	itt	eq
 8009042:	091b      	lsreq	r3, r3, #4
 8009044:	3004      	addeq	r0, #4
 8009046:	079a      	lsls	r2, r3, #30
 8009048:	bf04      	itt	eq
 800904a:	089b      	lsreq	r3, r3, #2
 800904c:	3002      	addeq	r0, #2
 800904e:	07da      	lsls	r2, r3, #31
 8009050:	d403      	bmi.n	800905a <__lo0bits+0x4e>
 8009052:	085b      	lsrs	r3, r3, #1
 8009054:	f100 0001 	add.w	r0, r0, #1
 8009058:	d005      	beq.n	8009066 <__lo0bits+0x5a>
 800905a:	600b      	str	r3, [r1, #0]
 800905c:	4770      	bx	lr
 800905e:	4610      	mov	r0, r2
 8009060:	e7e9      	b.n	8009036 <__lo0bits+0x2a>
 8009062:	2000      	movs	r0, #0
 8009064:	4770      	bx	lr
 8009066:	2020      	movs	r0, #32
 8009068:	4770      	bx	lr
	...

0800906c <__i2b>:
 800906c:	b510      	push	{r4, lr}
 800906e:	460c      	mov	r4, r1
 8009070:	2101      	movs	r1, #1
 8009072:	f7ff ff03 	bl	8008e7c <_Balloc>
 8009076:	4602      	mov	r2, r0
 8009078:	b928      	cbnz	r0, 8009086 <__i2b+0x1a>
 800907a:	4b05      	ldr	r3, [pc, #20]	; (8009090 <__i2b+0x24>)
 800907c:	4805      	ldr	r0, [pc, #20]	; (8009094 <__i2b+0x28>)
 800907e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009082:	f001 f891 	bl	800a1a8 <__assert_func>
 8009086:	2301      	movs	r3, #1
 8009088:	6144      	str	r4, [r0, #20]
 800908a:	6103      	str	r3, [r0, #16]
 800908c:	bd10      	pop	{r4, pc}
 800908e:	bf00      	nop
 8009090:	0800d389 	.word	0x0800d389
 8009094:	0800d39a 	.word	0x0800d39a

08009098 <__multiply>:
 8009098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800909c:	4691      	mov	r9, r2
 800909e:	690a      	ldr	r2, [r1, #16]
 80090a0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80090a4:	429a      	cmp	r2, r3
 80090a6:	bfb8      	it	lt
 80090a8:	460b      	movlt	r3, r1
 80090aa:	460c      	mov	r4, r1
 80090ac:	bfbc      	itt	lt
 80090ae:	464c      	movlt	r4, r9
 80090b0:	4699      	movlt	r9, r3
 80090b2:	6927      	ldr	r7, [r4, #16]
 80090b4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80090b8:	68a3      	ldr	r3, [r4, #8]
 80090ba:	6861      	ldr	r1, [r4, #4]
 80090bc:	eb07 060a 	add.w	r6, r7, sl
 80090c0:	42b3      	cmp	r3, r6
 80090c2:	b085      	sub	sp, #20
 80090c4:	bfb8      	it	lt
 80090c6:	3101      	addlt	r1, #1
 80090c8:	f7ff fed8 	bl	8008e7c <_Balloc>
 80090cc:	b930      	cbnz	r0, 80090dc <__multiply+0x44>
 80090ce:	4602      	mov	r2, r0
 80090d0:	4b44      	ldr	r3, [pc, #272]	; (80091e4 <__multiply+0x14c>)
 80090d2:	4845      	ldr	r0, [pc, #276]	; (80091e8 <__multiply+0x150>)
 80090d4:	f240 115d 	movw	r1, #349	; 0x15d
 80090d8:	f001 f866 	bl	800a1a8 <__assert_func>
 80090dc:	f100 0514 	add.w	r5, r0, #20
 80090e0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80090e4:	462b      	mov	r3, r5
 80090e6:	2200      	movs	r2, #0
 80090e8:	4543      	cmp	r3, r8
 80090ea:	d321      	bcc.n	8009130 <__multiply+0x98>
 80090ec:	f104 0314 	add.w	r3, r4, #20
 80090f0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80090f4:	f109 0314 	add.w	r3, r9, #20
 80090f8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80090fc:	9202      	str	r2, [sp, #8]
 80090fe:	1b3a      	subs	r2, r7, r4
 8009100:	3a15      	subs	r2, #21
 8009102:	f022 0203 	bic.w	r2, r2, #3
 8009106:	3204      	adds	r2, #4
 8009108:	f104 0115 	add.w	r1, r4, #21
 800910c:	428f      	cmp	r7, r1
 800910e:	bf38      	it	cc
 8009110:	2204      	movcc	r2, #4
 8009112:	9201      	str	r2, [sp, #4]
 8009114:	9a02      	ldr	r2, [sp, #8]
 8009116:	9303      	str	r3, [sp, #12]
 8009118:	429a      	cmp	r2, r3
 800911a:	d80c      	bhi.n	8009136 <__multiply+0x9e>
 800911c:	2e00      	cmp	r6, #0
 800911e:	dd03      	ble.n	8009128 <__multiply+0x90>
 8009120:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009124:	2b00      	cmp	r3, #0
 8009126:	d05a      	beq.n	80091de <__multiply+0x146>
 8009128:	6106      	str	r6, [r0, #16]
 800912a:	b005      	add	sp, #20
 800912c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009130:	f843 2b04 	str.w	r2, [r3], #4
 8009134:	e7d8      	b.n	80090e8 <__multiply+0x50>
 8009136:	f8b3 a000 	ldrh.w	sl, [r3]
 800913a:	f1ba 0f00 	cmp.w	sl, #0
 800913e:	d024      	beq.n	800918a <__multiply+0xf2>
 8009140:	f104 0e14 	add.w	lr, r4, #20
 8009144:	46a9      	mov	r9, r5
 8009146:	f04f 0c00 	mov.w	ip, #0
 800914a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800914e:	f8d9 1000 	ldr.w	r1, [r9]
 8009152:	fa1f fb82 	uxth.w	fp, r2
 8009156:	b289      	uxth	r1, r1
 8009158:	fb0a 110b 	mla	r1, sl, fp, r1
 800915c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009160:	f8d9 2000 	ldr.w	r2, [r9]
 8009164:	4461      	add	r1, ip
 8009166:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800916a:	fb0a c20b 	mla	r2, sl, fp, ip
 800916e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009172:	b289      	uxth	r1, r1
 8009174:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009178:	4577      	cmp	r7, lr
 800917a:	f849 1b04 	str.w	r1, [r9], #4
 800917e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009182:	d8e2      	bhi.n	800914a <__multiply+0xb2>
 8009184:	9a01      	ldr	r2, [sp, #4]
 8009186:	f845 c002 	str.w	ip, [r5, r2]
 800918a:	9a03      	ldr	r2, [sp, #12]
 800918c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009190:	3304      	adds	r3, #4
 8009192:	f1b9 0f00 	cmp.w	r9, #0
 8009196:	d020      	beq.n	80091da <__multiply+0x142>
 8009198:	6829      	ldr	r1, [r5, #0]
 800919a:	f104 0c14 	add.w	ip, r4, #20
 800919e:	46ae      	mov	lr, r5
 80091a0:	f04f 0a00 	mov.w	sl, #0
 80091a4:	f8bc b000 	ldrh.w	fp, [ip]
 80091a8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80091ac:	fb09 220b 	mla	r2, r9, fp, r2
 80091b0:	4492      	add	sl, r2
 80091b2:	b289      	uxth	r1, r1
 80091b4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80091b8:	f84e 1b04 	str.w	r1, [lr], #4
 80091bc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80091c0:	f8be 1000 	ldrh.w	r1, [lr]
 80091c4:	0c12      	lsrs	r2, r2, #16
 80091c6:	fb09 1102 	mla	r1, r9, r2, r1
 80091ca:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80091ce:	4567      	cmp	r7, ip
 80091d0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80091d4:	d8e6      	bhi.n	80091a4 <__multiply+0x10c>
 80091d6:	9a01      	ldr	r2, [sp, #4]
 80091d8:	50a9      	str	r1, [r5, r2]
 80091da:	3504      	adds	r5, #4
 80091dc:	e79a      	b.n	8009114 <__multiply+0x7c>
 80091de:	3e01      	subs	r6, #1
 80091e0:	e79c      	b.n	800911c <__multiply+0x84>
 80091e2:	bf00      	nop
 80091e4:	0800d389 	.word	0x0800d389
 80091e8:	0800d39a 	.word	0x0800d39a

080091ec <__pow5mult>:
 80091ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091f0:	4615      	mov	r5, r2
 80091f2:	f012 0203 	ands.w	r2, r2, #3
 80091f6:	4606      	mov	r6, r0
 80091f8:	460f      	mov	r7, r1
 80091fa:	d007      	beq.n	800920c <__pow5mult+0x20>
 80091fc:	4c25      	ldr	r4, [pc, #148]	; (8009294 <__pow5mult+0xa8>)
 80091fe:	3a01      	subs	r2, #1
 8009200:	2300      	movs	r3, #0
 8009202:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009206:	f7ff fe9b 	bl	8008f40 <__multadd>
 800920a:	4607      	mov	r7, r0
 800920c:	10ad      	asrs	r5, r5, #2
 800920e:	d03d      	beq.n	800928c <__pow5mult+0xa0>
 8009210:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009212:	b97c      	cbnz	r4, 8009234 <__pow5mult+0x48>
 8009214:	2010      	movs	r0, #16
 8009216:	f7fe f969 	bl	80074ec <malloc>
 800921a:	4602      	mov	r2, r0
 800921c:	6270      	str	r0, [r6, #36]	; 0x24
 800921e:	b928      	cbnz	r0, 800922c <__pow5mult+0x40>
 8009220:	4b1d      	ldr	r3, [pc, #116]	; (8009298 <__pow5mult+0xac>)
 8009222:	481e      	ldr	r0, [pc, #120]	; (800929c <__pow5mult+0xb0>)
 8009224:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009228:	f000 ffbe 	bl	800a1a8 <__assert_func>
 800922c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009230:	6004      	str	r4, [r0, #0]
 8009232:	60c4      	str	r4, [r0, #12]
 8009234:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009238:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800923c:	b94c      	cbnz	r4, 8009252 <__pow5mult+0x66>
 800923e:	f240 2171 	movw	r1, #625	; 0x271
 8009242:	4630      	mov	r0, r6
 8009244:	f7ff ff12 	bl	800906c <__i2b>
 8009248:	2300      	movs	r3, #0
 800924a:	f8c8 0008 	str.w	r0, [r8, #8]
 800924e:	4604      	mov	r4, r0
 8009250:	6003      	str	r3, [r0, #0]
 8009252:	f04f 0900 	mov.w	r9, #0
 8009256:	07eb      	lsls	r3, r5, #31
 8009258:	d50a      	bpl.n	8009270 <__pow5mult+0x84>
 800925a:	4639      	mov	r1, r7
 800925c:	4622      	mov	r2, r4
 800925e:	4630      	mov	r0, r6
 8009260:	f7ff ff1a 	bl	8009098 <__multiply>
 8009264:	4639      	mov	r1, r7
 8009266:	4680      	mov	r8, r0
 8009268:	4630      	mov	r0, r6
 800926a:	f7ff fe47 	bl	8008efc <_Bfree>
 800926e:	4647      	mov	r7, r8
 8009270:	106d      	asrs	r5, r5, #1
 8009272:	d00b      	beq.n	800928c <__pow5mult+0xa0>
 8009274:	6820      	ldr	r0, [r4, #0]
 8009276:	b938      	cbnz	r0, 8009288 <__pow5mult+0x9c>
 8009278:	4622      	mov	r2, r4
 800927a:	4621      	mov	r1, r4
 800927c:	4630      	mov	r0, r6
 800927e:	f7ff ff0b 	bl	8009098 <__multiply>
 8009282:	6020      	str	r0, [r4, #0]
 8009284:	f8c0 9000 	str.w	r9, [r0]
 8009288:	4604      	mov	r4, r0
 800928a:	e7e4      	b.n	8009256 <__pow5mult+0x6a>
 800928c:	4638      	mov	r0, r7
 800928e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009292:	bf00      	nop
 8009294:	0800d4e8 	.word	0x0800d4e8
 8009298:	0800d317 	.word	0x0800d317
 800929c:	0800d39a 	.word	0x0800d39a

080092a0 <__lshift>:
 80092a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80092a4:	460c      	mov	r4, r1
 80092a6:	6849      	ldr	r1, [r1, #4]
 80092a8:	6923      	ldr	r3, [r4, #16]
 80092aa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80092ae:	68a3      	ldr	r3, [r4, #8]
 80092b0:	4607      	mov	r7, r0
 80092b2:	4691      	mov	r9, r2
 80092b4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80092b8:	f108 0601 	add.w	r6, r8, #1
 80092bc:	42b3      	cmp	r3, r6
 80092be:	db0b      	blt.n	80092d8 <__lshift+0x38>
 80092c0:	4638      	mov	r0, r7
 80092c2:	f7ff fddb 	bl	8008e7c <_Balloc>
 80092c6:	4605      	mov	r5, r0
 80092c8:	b948      	cbnz	r0, 80092de <__lshift+0x3e>
 80092ca:	4602      	mov	r2, r0
 80092cc:	4b2a      	ldr	r3, [pc, #168]	; (8009378 <__lshift+0xd8>)
 80092ce:	482b      	ldr	r0, [pc, #172]	; (800937c <__lshift+0xdc>)
 80092d0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80092d4:	f000 ff68 	bl	800a1a8 <__assert_func>
 80092d8:	3101      	adds	r1, #1
 80092da:	005b      	lsls	r3, r3, #1
 80092dc:	e7ee      	b.n	80092bc <__lshift+0x1c>
 80092de:	2300      	movs	r3, #0
 80092e0:	f100 0114 	add.w	r1, r0, #20
 80092e4:	f100 0210 	add.w	r2, r0, #16
 80092e8:	4618      	mov	r0, r3
 80092ea:	4553      	cmp	r3, sl
 80092ec:	db37      	blt.n	800935e <__lshift+0xbe>
 80092ee:	6920      	ldr	r0, [r4, #16]
 80092f0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80092f4:	f104 0314 	add.w	r3, r4, #20
 80092f8:	f019 091f 	ands.w	r9, r9, #31
 80092fc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009300:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009304:	d02f      	beq.n	8009366 <__lshift+0xc6>
 8009306:	f1c9 0e20 	rsb	lr, r9, #32
 800930a:	468a      	mov	sl, r1
 800930c:	f04f 0c00 	mov.w	ip, #0
 8009310:	681a      	ldr	r2, [r3, #0]
 8009312:	fa02 f209 	lsl.w	r2, r2, r9
 8009316:	ea42 020c 	orr.w	r2, r2, ip
 800931a:	f84a 2b04 	str.w	r2, [sl], #4
 800931e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009322:	4298      	cmp	r0, r3
 8009324:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009328:	d8f2      	bhi.n	8009310 <__lshift+0x70>
 800932a:	1b03      	subs	r3, r0, r4
 800932c:	3b15      	subs	r3, #21
 800932e:	f023 0303 	bic.w	r3, r3, #3
 8009332:	3304      	adds	r3, #4
 8009334:	f104 0215 	add.w	r2, r4, #21
 8009338:	4290      	cmp	r0, r2
 800933a:	bf38      	it	cc
 800933c:	2304      	movcc	r3, #4
 800933e:	f841 c003 	str.w	ip, [r1, r3]
 8009342:	f1bc 0f00 	cmp.w	ip, #0
 8009346:	d001      	beq.n	800934c <__lshift+0xac>
 8009348:	f108 0602 	add.w	r6, r8, #2
 800934c:	3e01      	subs	r6, #1
 800934e:	4638      	mov	r0, r7
 8009350:	612e      	str	r6, [r5, #16]
 8009352:	4621      	mov	r1, r4
 8009354:	f7ff fdd2 	bl	8008efc <_Bfree>
 8009358:	4628      	mov	r0, r5
 800935a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800935e:	f842 0f04 	str.w	r0, [r2, #4]!
 8009362:	3301      	adds	r3, #1
 8009364:	e7c1      	b.n	80092ea <__lshift+0x4a>
 8009366:	3904      	subs	r1, #4
 8009368:	f853 2b04 	ldr.w	r2, [r3], #4
 800936c:	f841 2f04 	str.w	r2, [r1, #4]!
 8009370:	4298      	cmp	r0, r3
 8009372:	d8f9      	bhi.n	8009368 <__lshift+0xc8>
 8009374:	e7ea      	b.n	800934c <__lshift+0xac>
 8009376:	bf00      	nop
 8009378:	0800d389 	.word	0x0800d389
 800937c:	0800d39a 	.word	0x0800d39a

08009380 <__mcmp>:
 8009380:	b530      	push	{r4, r5, lr}
 8009382:	6902      	ldr	r2, [r0, #16]
 8009384:	690c      	ldr	r4, [r1, #16]
 8009386:	1b12      	subs	r2, r2, r4
 8009388:	d10e      	bne.n	80093a8 <__mcmp+0x28>
 800938a:	f100 0314 	add.w	r3, r0, #20
 800938e:	3114      	adds	r1, #20
 8009390:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009394:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009398:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800939c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80093a0:	42a5      	cmp	r5, r4
 80093a2:	d003      	beq.n	80093ac <__mcmp+0x2c>
 80093a4:	d305      	bcc.n	80093b2 <__mcmp+0x32>
 80093a6:	2201      	movs	r2, #1
 80093a8:	4610      	mov	r0, r2
 80093aa:	bd30      	pop	{r4, r5, pc}
 80093ac:	4283      	cmp	r3, r0
 80093ae:	d3f3      	bcc.n	8009398 <__mcmp+0x18>
 80093b0:	e7fa      	b.n	80093a8 <__mcmp+0x28>
 80093b2:	f04f 32ff 	mov.w	r2, #4294967295
 80093b6:	e7f7      	b.n	80093a8 <__mcmp+0x28>

080093b8 <__mdiff>:
 80093b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093bc:	460c      	mov	r4, r1
 80093be:	4606      	mov	r6, r0
 80093c0:	4611      	mov	r1, r2
 80093c2:	4620      	mov	r0, r4
 80093c4:	4690      	mov	r8, r2
 80093c6:	f7ff ffdb 	bl	8009380 <__mcmp>
 80093ca:	1e05      	subs	r5, r0, #0
 80093cc:	d110      	bne.n	80093f0 <__mdiff+0x38>
 80093ce:	4629      	mov	r1, r5
 80093d0:	4630      	mov	r0, r6
 80093d2:	f7ff fd53 	bl	8008e7c <_Balloc>
 80093d6:	b930      	cbnz	r0, 80093e6 <__mdiff+0x2e>
 80093d8:	4b3a      	ldr	r3, [pc, #232]	; (80094c4 <__mdiff+0x10c>)
 80093da:	4602      	mov	r2, r0
 80093dc:	f240 2132 	movw	r1, #562	; 0x232
 80093e0:	4839      	ldr	r0, [pc, #228]	; (80094c8 <__mdiff+0x110>)
 80093e2:	f000 fee1 	bl	800a1a8 <__assert_func>
 80093e6:	2301      	movs	r3, #1
 80093e8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80093ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093f0:	bfa4      	itt	ge
 80093f2:	4643      	movge	r3, r8
 80093f4:	46a0      	movge	r8, r4
 80093f6:	4630      	mov	r0, r6
 80093f8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80093fc:	bfa6      	itte	ge
 80093fe:	461c      	movge	r4, r3
 8009400:	2500      	movge	r5, #0
 8009402:	2501      	movlt	r5, #1
 8009404:	f7ff fd3a 	bl	8008e7c <_Balloc>
 8009408:	b920      	cbnz	r0, 8009414 <__mdiff+0x5c>
 800940a:	4b2e      	ldr	r3, [pc, #184]	; (80094c4 <__mdiff+0x10c>)
 800940c:	4602      	mov	r2, r0
 800940e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009412:	e7e5      	b.n	80093e0 <__mdiff+0x28>
 8009414:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009418:	6926      	ldr	r6, [r4, #16]
 800941a:	60c5      	str	r5, [r0, #12]
 800941c:	f104 0914 	add.w	r9, r4, #20
 8009420:	f108 0514 	add.w	r5, r8, #20
 8009424:	f100 0e14 	add.w	lr, r0, #20
 8009428:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800942c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009430:	f108 0210 	add.w	r2, r8, #16
 8009434:	46f2      	mov	sl, lr
 8009436:	2100      	movs	r1, #0
 8009438:	f859 3b04 	ldr.w	r3, [r9], #4
 800943c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009440:	fa1f f883 	uxth.w	r8, r3
 8009444:	fa11 f18b 	uxtah	r1, r1, fp
 8009448:	0c1b      	lsrs	r3, r3, #16
 800944a:	eba1 0808 	sub.w	r8, r1, r8
 800944e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009452:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009456:	fa1f f888 	uxth.w	r8, r8
 800945a:	1419      	asrs	r1, r3, #16
 800945c:	454e      	cmp	r6, r9
 800945e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009462:	f84a 3b04 	str.w	r3, [sl], #4
 8009466:	d8e7      	bhi.n	8009438 <__mdiff+0x80>
 8009468:	1b33      	subs	r3, r6, r4
 800946a:	3b15      	subs	r3, #21
 800946c:	f023 0303 	bic.w	r3, r3, #3
 8009470:	3304      	adds	r3, #4
 8009472:	3415      	adds	r4, #21
 8009474:	42a6      	cmp	r6, r4
 8009476:	bf38      	it	cc
 8009478:	2304      	movcc	r3, #4
 800947a:	441d      	add	r5, r3
 800947c:	4473      	add	r3, lr
 800947e:	469e      	mov	lr, r3
 8009480:	462e      	mov	r6, r5
 8009482:	4566      	cmp	r6, ip
 8009484:	d30e      	bcc.n	80094a4 <__mdiff+0xec>
 8009486:	f10c 0203 	add.w	r2, ip, #3
 800948a:	1b52      	subs	r2, r2, r5
 800948c:	f022 0203 	bic.w	r2, r2, #3
 8009490:	3d03      	subs	r5, #3
 8009492:	45ac      	cmp	ip, r5
 8009494:	bf38      	it	cc
 8009496:	2200      	movcc	r2, #0
 8009498:	441a      	add	r2, r3
 800949a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800949e:	b17b      	cbz	r3, 80094c0 <__mdiff+0x108>
 80094a0:	6107      	str	r7, [r0, #16]
 80094a2:	e7a3      	b.n	80093ec <__mdiff+0x34>
 80094a4:	f856 8b04 	ldr.w	r8, [r6], #4
 80094a8:	fa11 f288 	uxtah	r2, r1, r8
 80094ac:	1414      	asrs	r4, r2, #16
 80094ae:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80094b2:	b292      	uxth	r2, r2
 80094b4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80094b8:	f84e 2b04 	str.w	r2, [lr], #4
 80094bc:	1421      	asrs	r1, r4, #16
 80094be:	e7e0      	b.n	8009482 <__mdiff+0xca>
 80094c0:	3f01      	subs	r7, #1
 80094c2:	e7ea      	b.n	800949a <__mdiff+0xe2>
 80094c4:	0800d389 	.word	0x0800d389
 80094c8:	0800d39a 	.word	0x0800d39a

080094cc <__d2b>:
 80094cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80094d0:	4689      	mov	r9, r1
 80094d2:	2101      	movs	r1, #1
 80094d4:	ec57 6b10 	vmov	r6, r7, d0
 80094d8:	4690      	mov	r8, r2
 80094da:	f7ff fccf 	bl	8008e7c <_Balloc>
 80094de:	4604      	mov	r4, r0
 80094e0:	b930      	cbnz	r0, 80094f0 <__d2b+0x24>
 80094e2:	4602      	mov	r2, r0
 80094e4:	4b25      	ldr	r3, [pc, #148]	; (800957c <__d2b+0xb0>)
 80094e6:	4826      	ldr	r0, [pc, #152]	; (8009580 <__d2b+0xb4>)
 80094e8:	f240 310a 	movw	r1, #778	; 0x30a
 80094ec:	f000 fe5c 	bl	800a1a8 <__assert_func>
 80094f0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80094f4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80094f8:	bb35      	cbnz	r5, 8009548 <__d2b+0x7c>
 80094fa:	2e00      	cmp	r6, #0
 80094fc:	9301      	str	r3, [sp, #4]
 80094fe:	d028      	beq.n	8009552 <__d2b+0x86>
 8009500:	4668      	mov	r0, sp
 8009502:	9600      	str	r6, [sp, #0]
 8009504:	f7ff fd82 	bl	800900c <__lo0bits>
 8009508:	9900      	ldr	r1, [sp, #0]
 800950a:	b300      	cbz	r0, 800954e <__d2b+0x82>
 800950c:	9a01      	ldr	r2, [sp, #4]
 800950e:	f1c0 0320 	rsb	r3, r0, #32
 8009512:	fa02 f303 	lsl.w	r3, r2, r3
 8009516:	430b      	orrs	r3, r1
 8009518:	40c2      	lsrs	r2, r0
 800951a:	6163      	str	r3, [r4, #20]
 800951c:	9201      	str	r2, [sp, #4]
 800951e:	9b01      	ldr	r3, [sp, #4]
 8009520:	61a3      	str	r3, [r4, #24]
 8009522:	2b00      	cmp	r3, #0
 8009524:	bf14      	ite	ne
 8009526:	2202      	movne	r2, #2
 8009528:	2201      	moveq	r2, #1
 800952a:	6122      	str	r2, [r4, #16]
 800952c:	b1d5      	cbz	r5, 8009564 <__d2b+0x98>
 800952e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009532:	4405      	add	r5, r0
 8009534:	f8c9 5000 	str.w	r5, [r9]
 8009538:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800953c:	f8c8 0000 	str.w	r0, [r8]
 8009540:	4620      	mov	r0, r4
 8009542:	b003      	add	sp, #12
 8009544:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009548:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800954c:	e7d5      	b.n	80094fa <__d2b+0x2e>
 800954e:	6161      	str	r1, [r4, #20]
 8009550:	e7e5      	b.n	800951e <__d2b+0x52>
 8009552:	a801      	add	r0, sp, #4
 8009554:	f7ff fd5a 	bl	800900c <__lo0bits>
 8009558:	9b01      	ldr	r3, [sp, #4]
 800955a:	6163      	str	r3, [r4, #20]
 800955c:	2201      	movs	r2, #1
 800955e:	6122      	str	r2, [r4, #16]
 8009560:	3020      	adds	r0, #32
 8009562:	e7e3      	b.n	800952c <__d2b+0x60>
 8009564:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009568:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800956c:	f8c9 0000 	str.w	r0, [r9]
 8009570:	6918      	ldr	r0, [r3, #16]
 8009572:	f7ff fd2b 	bl	8008fcc <__hi0bits>
 8009576:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800957a:	e7df      	b.n	800953c <__d2b+0x70>
 800957c:	0800d389 	.word	0x0800d389
 8009580:	0800d39a 	.word	0x0800d39a

08009584 <_calloc_r>:
 8009584:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009586:	fba1 2402 	umull	r2, r4, r1, r2
 800958a:	b94c      	cbnz	r4, 80095a0 <_calloc_r+0x1c>
 800958c:	4611      	mov	r1, r2
 800958e:	9201      	str	r2, [sp, #4]
 8009590:	f7fe f828 	bl	80075e4 <_malloc_r>
 8009594:	9a01      	ldr	r2, [sp, #4]
 8009596:	4605      	mov	r5, r0
 8009598:	b930      	cbnz	r0, 80095a8 <_calloc_r+0x24>
 800959a:	4628      	mov	r0, r5
 800959c:	b003      	add	sp, #12
 800959e:	bd30      	pop	{r4, r5, pc}
 80095a0:	220c      	movs	r2, #12
 80095a2:	6002      	str	r2, [r0, #0]
 80095a4:	2500      	movs	r5, #0
 80095a6:	e7f8      	b.n	800959a <_calloc_r+0x16>
 80095a8:	4621      	mov	r1, r4
 80095aa:	f7fd ffa7 	bl	80074fc <memset>
 80095ae:	e7f4      	b.n	800959a <_calloc_r+0x16>

080095b0 <__ssputs_r>:
 80095b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095b4:	688e      	ldr	r6, [r1, #8]
 80095b6:	429e      	cmp	r6, r3
 80095b8:	4682      	mov	sl, r0
 80095ba:	460c      	mov	r4, r1
 80095bc:	4690      	mov	r8, r2
 80095be:	461f      	mov	r7, r3
 80095c0:	d838      	bhi.n	8009634 <__ssputs_r+0x84>
 80095c2:	898a      	ldrh	r2, [r1, #12]
 80095c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80095c8:	d032      	beq.n	8009630 <__ssputs_r+0x80>
 80095ca:	6825      	ldr	r5, [r4, #0]
 80095cc:	6909      	ldr	r1, [r1, #16]
 80095ce:	eba5 0901 	sub.w	r9, r5, r1
 80095d2:	6965      	ldr	r5, [r4, #20]
 80095d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80095dc:	3301      	adds	r3, #1
 80095de:	444b      	add	r3, r9
 80095e0:	106d      	asrs	r5, r5, #1
 80095e2:	429d      	cmp	r5, r3
 80095e4:	bf38      	it	cc
 80095e6:	461d      	movcc	r5, r3
 80095e8:	0553      	lsls	r3, r2, #21
 80095ea:	d531      	bpl.n	8009650 <__ssputs_r+0xa0>
 80095ec:	4629      	mov	r1, r5
 80095ee:	f7fd fff9 	bl	80075e4 <_malloc_r>
 80095f2:	4606      	mov	r6, r0
 80095f4:	b950      	cbnz	r0, 800960c <__ssputs_r+0x5c>
 80095f6:	230c      	movs	r3, #12
 80095f8:	f8ca 3000 	str.w	r3, [sl]
 80095fc:	89a3      	ldrh	r3, [r4, #12]
 80095fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009602:	81a3      	strh	r3, [r4, #12]
 8009604:	f04f 30ff 	mov.w	r0, #4294967295
 8009608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800960c:	6921      	ldr	r1, [r4, #16]
 800960e:	464a      	mov	r2, r9
 8009610:	f7ff fc1a 	bl	8008e48 <memcpy>
 8009614:	89a3      	ldrh	r3, [r4, #12]
 8009616:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800961a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800961e:	81a3      	strh	r3, [r4, #12]
 8009620:	6126      	str	r6, [r4, #16]
 8009622:	6165      	str	r5, [r4, #20]
 8009624:	444e      	add	r6, r9
 8009626:	eba5 0509 	sub.w	r5, r5, r9
 800962a:	6026      	str	r6, [r4, #0]
 800962c:	60a5      	str	r5, [r4, #8]
 800962e:	463e      	mov	r6, r7
 8009630:	42be      	cmp	r6, r7
 8009632:	d900      	bls.n	8009636 <__ssputs_r+0x86>
 8009634:	463e      	mov	r6, r7
 8009636:	6820      	ldr	r0, [r4, #0]
 8009638:	4632      	mov	r2, r6
 800963a:	4641      	mov	r1, r8
 800963c:	f000 ffb0 	bl	800a5a0 <memmove>
 8009640:	68a3      	ldr	r3, [r4, #8]
 8009642:	1b9b      	subs	r3, r3, r6
 8009644:	60a3      	str	r3, [r4, #8]
 8009646:	6823      	ldr	r3, [r4, #0]
 8009648:	4433      	add	r3, r6
 800964a:	6023      	str	r3, [r4, #0]
 800964c:	2000      	movs	r0, #0
 800964e:	e7db      	b.n	8009608 <__ssputs_r+0x58>
 8009650:	462a      	mov	r2, r5
 8009652:	f000 ffbf 	bl	800a5d4 <_realloc_r>
 8009656:	4606      	mov	r6, r0
 8009658:	2800      	cmp	r0, #0
 800965a:	d1e1      	bne.n	8009620 <__ssputs_r+0x70>
 800965c:	6921      	ldr	r1, [r4, #16]
 800965e:	4650      	mov	r0, sl
 8009660:	f7fd ff54 	bl	800750c <_free_r>
 8009664:	e7c7      	b.n	80095f6 <__ssputs_r+0x46>
	...

08009668 <_svfiprintf_r>:
 8009668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800966c:	4698      	mov	r8, r3
 800966e:	898b      	ldrh	r3, [r1, #12]
 8009670:	061b      	lsls	r3, r3, #24
 8009672:	b09d      	sub	sp, #116	; 0x74
 8009674:	4607      	mov	r7, r0
 8009676:	460d      	mov	r5, r1
 8009678:	4614      	mov	r4, r2
 800967a:	d50e      	bpl.n	800969a <_svfiprintf_r+0x32>
 800967c:	690b      	ldr	r3, [r1, #16]
 800967e:	b963      	cbnz	r3, 800969a <_svfiprintf_r+0x32>
 8009680:	2140      	movs	r1, #64	; 0x40
 8009682:	f7fd ffaf 	bl	80075e4 <_malloc_r>
 8009686:	6028      	str	r0, [r5, #0]
 8009688:	6128      	str	r0, [r5, #16]
 800968a:	b920      	cbnz	r0, 8009696 <_svfiprintf_r+0x2e>
 800968c:	230c      	movs	r3, #12
 800968e:	603b      	str	r3, [r7, #0]
 8009690:	f04f 30ff 	mov.w	r0, #4294967295
 8009694:	e0d1      	b.n	800983a <_svfiprintf_r+0x1d2>
 8009696:	2340      	movs	r3, #64	; 0x40
 8009698:	616b      	str	r3, [r5, #20]
 800969a:	2300      	movs	r3, #0
 800969c:	9309      	str	r3, [sp, #36]	; 0x24
 800969e:	2320      	movs	r3, #32
 80096a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80096a4:	f8cd 800c 	str.w	r8, [sp, #12]
 80096a8:	2330      	movs	r3, #48	; 0x30
 80096aa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009854 <_svfiprintf_r+0x1ec>
 80096ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096b2:	f04f 0901 	mov.w	r9, #1
 80096b6:	4623      	mov	r3, r4
 80096b8:	469a      	mov	sl, r3
 80096ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096be:	b10a      	cbz	r2, 80096c4 <_svfiprintf_r+0x5c>
 80096c0:	2a25      	cmp	r2, #37	; 0x25
 80096c2:	d1f9      	bne.n	80096b8 <_svfiprintf_r+0x50>
 80096c4:	ebba 0b04 	subs.w	fp, sl, r4
 80096c8:	d00b      	beq.n	80096e2 <_svfiprintf_r+0x7a>
 80096ca:	465b      	mov	r3, fp
 80096cc:	4622      	mov	r2, r4
 80096ce:	4629      	mov	r1, r5
 80096d0:	4638      	mov	r0, r7
 80096d2:	f7ff ff6d 	bl	80095b0 <__ssputs_r>
 80096d6:	3001      	adds	r0, #1
 80096d8:	f000 80aa 	beq.w	8009830 <_svfiprintf_r+0x1c8>
 80096dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096de:	445a      	add	r2, fp
 80096e0:	9209      	str	r2, [sp, #36]	; 0x24
 80096e2:	f89a 3000 	ldrb.w	r3, [sl]
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	f000 80a2 	beq.w	8009830 <_svfiprintf_r+0x1c8>
 80096ec:	2300      	movs	r3, #0
 80096ee:	f04f 32ff 	mov.w	r2, #4294967295
 80096f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096f6:	f10a 0a01 	add.w	sl, sl, #1
 80096fa:	9304      	str	r3, [sp, #16]
 80096fc:	9307      	str	r3, [sp, #28]
 80096fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009702:	931a      	str	r3, [sp, #104]	; 0x68
 8009704:	4654      	mov	r4, sl
 8009706:	2205      	movs	r2, #5
 8009708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800970c:	4851      	ldr	r0, [pc, #324]	; (8009854 <_svfiprintf_r+0x1ec>)
 800970e:	f7f6 fd7f 	bl	8000210 <memchr>
 8009712:	9a04      	ldr	r2, [sp, #16]
 8009714:	b9d8      	cbnz	r0, 800974e <_svfiprintf_r+0xe6>
 8009716:	06d0      	lsls	r0, r2, #27
 8009718:	bf44      	itt	mi
 800971a:	2320      	movmi	r3, #32
 800971c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009720:	0711      	lsls	r1, r2, #28
 8009722:	bf44      	itt	mi
 8009724:	232b      	movmi	r3, #43	; 0x2b
 8009726:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800972a:	f89a 3000 	ldrb.w	r3, [sl]
 800972e:	2b2a      	cmp	r3, #42	; 0x2a
 8009730:	d015      	beq.n	800975e <_svfiprintf_r+0xf6>
 8009732:	9a07      	ldr	r2, [sp, #28]
 8009734:	4654      	mov	r4, sl
 8009736:	2000      	movs	r0, #0
 8009738:	f04f 0c0a 	mov.w	ip, #10
 800973c:	4621      	mov	r1, r4
 800973e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009742:	3b30      	subs	r3, #48	; 0x30
 8009744:	2b09      	cmp	r3, #9
 8009746:	d94e      	bls.n	80097e6 <_svfiprintf_r+0x17e>
 8009748:	b1b0      	cbz	r0, 8009778 <_svfiprintf_r+0x110>
 800974a:	9207      	str	r2, [sp, #28]
 800974c:	e014      	b.n	8009778 <_svfiprintf_r+0x110>
 800974e:	eba0 0308 	sub.w	r3, r0, r8
 8009752:	fa09 f303 	lsl.w	r3, r9, r3
 8009756:	4313      	orrs	r3, r2
 8009758:	9304      	str	r3, [sp, #16]
 800975a:	46a2      	mov	sl, r4
 800975c:	e7d2      	b.n	8009704 <_svfiprintf_r+0x9c>
 800975e:	9b03      	ldr	r3, [sp, #12]
 8009760:	1d19      	adds	r1, r3, #4
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	9103      	str	r1, [sp, #12]
 8009766:	2b00      	cmp	r3, #0
 8009768:	bfbb      	ittet	lt
 800976a:	425b      	neglt	r3, r3
 800976c:	f042 0202 	orrlt.w	r2, r2, #2
 8009770:	9307      	strge	r3, [sp, #28]
 8009772:	9307      	strlt	r3, [sp, #28]
 8009774:	bfb8      	it	lt
 8009776:	9204      	strlt	r2, [sp, #16]
 8009778:	7823      	ldrb	r3, [r4, #0]
 800977a:	2b2e      	cmp	r3, #46	; 0x2e
 800977c:	d10c      	bne.n	8009798 <_svfiprintf_r+0x130>
 800977e:	7863      	ldrb	r3, [r4, #1]
 8009780:	2b2a      	cmp	r3, #42	; 0x2a
 8009782:	d135      	bne.n	80097f0 <_svfiprintf_r+0x188>
 8009784:	9b03      	ldr	r3, [sp, #12]
 8009786:	1d1a      	adds	r2, r3, #4
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	9203      	str	r2, [sp, #12]
 800978c:	2b00      	cmp	r3, #0
 800978e:	bfb8      	it	lt
 8009790:	f04f 33ff 	movlt.w	r3, #4294967295
 8009794:	3402      	adds	r4, #2
 8009796:	9305      	str	r3, [sp, #20]
 8009798:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009864 <_svfiprintf_r+0x1fc>
 800979c:	7821      	ldrb	r1, [r4, #0]
 800979e:	2203      	movs	r2, #3
 80097a0:	4650      	mov	r0, sl
 80097a2:	f7f6 fd35 	bl	8000210 <memchr>
 80097a6:	b140      	cbz	r0, 80097ba <_svfiprintf_r+0x152>
 80097a8:	2340      	movs	r3, #64	; 0x40
 80097aa:	eba0 000a 	sub.w	r0, r0, sl
 80097ae:	fa03 f000 	lsl.w	r0, r3, r0
 80097b2:	9b04      	ldr	r3, [sp, #16]
 80097b4:	4303      	orrs	r3, r0
 80097b6:	3401      	adds	r4, #1
 80097b8:	9304      	str	r3, [sp, #16]
 80097ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097be:	4826      	ldr	r0, [pc, #152]	; (8009858 <_svfiprintf_r+0x1f0>)
 80097c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097c4:	2206      	movs	r2, #6
 80097c6:	f7f6 fd23 	bl	8000210 <memchr>
 80097ca:	2800      	cmp	r0, #0
 80097cc:	d038      	beq.n	8009840 <_svfiprintf_r+0x1d8>
 80097ce:	4b23      	ldr	r3, [pc, #140]	; (800985c <_svfiprintf_r+0x1f4>)
 80097d0:	bb1b      	cbnz	r3, 800981a <_svfiprintf_r+0x1b2>
 80097d2:	9b03      	ldr	r3, [sp, #12]
 80097d4:	3307      	adds	r3, #7
 80097d6:	f023 0307 	bic.w	r3, r3, #7
 80097da:	3308      	adds	r3, #8
 80097dc:	9303      	str	r3, [sp, #12]
 80097de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097e0:	4433      	add	r3, r6
 80097e2:	9309      	str	r3, [sp, #36]	; 0x24
 80097e4:	e767      	b.n	80096b6 <_svfiprintf_r+0x4e>
 80097e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80097ea:	460c      	mov	r4, r1
 80097ec:	2001      	movs	r0, #1
 80097ee:	e7a5      	b.n	800973c <_svfiprintf_r+0xd4>
 80097f0:	2300      	movs	r3, #0
 80097f2:	3401      	adds	r4, #1
 80097f4:	9305      	str	r3, [sp, #20]
 80097f6:	4619      	mov	r1, r3
 80097f8:	f04f 0c0a 	mov.w	ip, #10
 80097fc:	4620      	mov	r0, r4
 80097fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009802:	3a30      	subs	r2, #48	; 0x30
 8009804:	2a09      	cmp	r2, #9
 8009806:	d903      	bls.n	8009810 <_svfiprintf_r+0x1a8>
 8009808:	2b00      	cmp	r3, #0
 800980a:	d0c5      	beq.n	8009798 <_svfiprintf_r+0x130>
 800980c:	9105      	str	r1, [sp, #20]
 800980e:	e7c3      	b.n	8009798 <_svfiprintf_r+0x130>
 8009810:	fb0c 2101 	mla	r1, ip, r1, r2
 8009814:	4604      	mov	r4, r0
 8009816:	2301      	movs	r3, #1
 8009818:	e7f0      	b.n	80097fc <_svfiprintf_r+0x194>
 800981a:	ab03      	add	r3, sp, #12
 800981c:	9300      	str	r3, [sp, #0]
 800981e:	462a      	mov	r2, r5
 8009820:	4b0f      	ldr	r3, [pc, #60]	; (8009860 <_svfiprintf_r+0x1f8>)
 8009822:	a904      	add	r1, sp, #16
 8009824:	4638      	mov	r0, r7
 8009826:	f7fd fff1 	bl	800780c <_printf_float>
 800982a:	1c42      	adds	r2, r0, #1
 800982c:	4606      	mov	r6, r0
 800982e:	d1d6      	bne.n	80097de <_svfiprintf_r+0x176>
 8009830:	89ab      	ldrh	r3, [r5, #12]
 8009832:	065b      	lsls	r3, r3, #25
 8009834:	f53f af2c 	bmi.w	8009690 <_svfiprintf_r+0x28>
 8009838:	9809      	ldr	r0, [sp, #36]	; 0x24
 800983a:	b01d      	add	sp, #116	; 0x74
 800983c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009840:	ab03      	add	r3, sp, #12
 8009842:	9300      	str	r3, [sp, #0]
 8009844:	462a      	mov	r2, r5
 8009846:	4b06      	ldr	r3, [pc, #24]	; (8009860 <_svfiprintf_r+0x1f8>)
 8009848:	a904      	add	r1, sp, #16
 800984a:	4638      	mov	r0, r7
 800984c:	f7fe fa82 	bl	8007d54 <_printf_i>
 8009850:	e7eb      	b.n	800982a <_svfiprintf_r+0x1c2>
 8009852:	bf00      	nop
 8009854:	0800d4f4 	.word	0x0800d4f4
 8009858:	0800d4fe 	.word	0x0800d4fe
 800985c:	0800780d 	.word	0x0800780d
 8009860:	080095b1 	.word	0x080095b1
 8009864:	0800d4fa 	.word	0x0800d4fa

08009868 <_sungetc_r>:
 8009868:	b538      	push	{r3, r4, r5, lr}
 800986a:	1c4b      	adds	r3, r1, #1
 800986c:	4614      	mov	r4, r2
 800986e:	d103      	bne.n	8009878 <_sungetc_r+0x10>
 8009870:	f04f 35ff 	mov.w	r5, #4294967295
 8009874:	4628      	mov	r0, r5
 8009876:	bd38      	pop	{r3, r4, r5, pc}
 8009878:	8993      	ldrh	r3, [r2, #12]
 800987a:	f023 0320 	bic.w	r3, r3, #32
 800987e:	8193      	strh	r3, [r2, #12]
 8009880:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009882:	6852      	ldr	r2, [r2, #4]
 8009884:	b2cd      	uxtb	r5, r1
 8009886:	b18b      	cbz	r3, 80098ac <_sungetc_r+0x44>
 8009888:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800988a:	4293      	cmp	r3, r2
 800988c:	dd08      	ble.n	80098a0 <_sungetc_r+0x38>
 800988e:	6823      	ldr	r3, [r4, #0]
 8009890:	1e5a      	subs	r2, r3, #1
 8009892:	6022      	str	r2, [r4, #0]
 8009894:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009898:	6863      	ldr	r3, [r4, #4]
 800989a:	3301      	adds	r3, #1
 800989c:	6063      	str	r3, [r4, #4]
 800989e:	e7e9      	b.n	8009874 <_sungetc_r+0xc>
 80098a0:	4621      	mov	r1, r4
 80098a2:	f000 fc47 	bl	800a134 <__submore>
 80098a6:	2800      	cmp	r0, #0
 80098a8:	d0f1      	beq.n	800988e <_sungetc_r+0x26>
 80098aa:	e7e1      	b.n	8009870 <_sungetc_r+0x8>
 80098ac:	6921      	ldr	r1, [r4, #16]
 80098ae:	6823      	ldr	r3, [r4, #0]
 80098b0:	b151      	cbz	r1, 80098c8 <_sungetc_r+0x60>
 80098b2:	4299      	cmp	r1, r3
 80098b4:	d208      	bcs.n	80098c8 <_sungetc_r+0x60>
 80098b6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80098ba:	42a9      	cmp	r1, r5
 80098bc:	d104      	bne.n	80098c8 <_sungetc_r+0x60>
 80098be:	3b01      	subs	r3, #1
 80098c0:	3201      	adds	r2, #1
 80098c2:	6023      	str	r3, [r4, #0]
 80098c4:	6062      	str	r2, [r4, #4]
 80098c6:	e7d5      	b.n	8009874 <_sungetc_r+0xc>
 80098c8:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80098cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098d0:	6363      	str	r3, [r4, #52]	; 0x34
 80098d2:	2303      	movs	r3, #3
 80098d4:	63a3      	str	r3, [r4, #56]	; 0x38
 80098d6:	4623      	mov	r3, r4
 80098d8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80098dc:	6023      	str	r3, [r4, #0]
 80098de:	2301      	movs	r3, #1
 80098e0:	e7dc      	b.n	800989c <_sungetc_r+0x34>

080098e2 <__ssrefill_r>:
 80098e2:	b510      	push	{r4, lr}
 80098e4:	460c      	mov	r4, r1
 80098e6:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80098e8:	b169      	cbz	r1, 8009906 <__ssrefill_r+0x24>
 80098ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098ee:	4299      	cmp	r1, r3
 80098f0:	d001      	beq.n	80098f6 <__ssrefill_r+0x14>
 80098f2:	f7fd fe0b 	bl	800750c <_free_r>
 80098f6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80098f8:	6063      	str	r3, [r4, #4]
 80098fa:	2000      	movs	r0, #0
 80098fc:	6360      	str	r0, [r4, #52]	; 0x34
 80098fe:	b113      	cbz	r3, 8009906 <__ssrefill_r+0x24>
 8009900:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009902:	6023      	str	r3, [r4, #0]
 8009904:	bd10      	pop	{r4, pc}
 8009906:	6923      	ldr	r3, [r4, #16]
 8009908:	6023      	str	r3, [r4, #0]
 800990a:	2300      	movs	r3, #0
 800990c:	6063      	str	r3, [r4, #4]
 800990e:	89a3      	ldrh	r3, [r4, #12]
 8009910:	f043 0320 	orr.w	r3, r3, #32
 8009914:	81a3      	strh	r3, [r4, #12]
 8009916:	f04f 30ff 	mov.w	r0, #4294967295
 800991a:	e7f3      	b.n	8009904 <__ssrefill_r+0x22>

0800991c <__ssvfiscanf_r>:
 800991c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009920:	460c      	mov	r4, r1
 8009922:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8009926:	2100      	movs	r1, #0
 8009928:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800992c:	49a6      	ldr	r1, [pc, #664]	; (8009bc8 <__ssvfiscanf_r+0x2ac>)
 800992e:	91a0      	str	r1, [sp, #640]	; 0x280
 8009930:	f10d 0804 	add.w	r8, sp, #4
 8009934:	49a5      	ldr	r1, [pc, #660]	; (8009bcc <__ssvfiscanf_r+0x2b0>)
 8009936:	4fa6      	ldr	r7, [pc, #664]	; (8009bd0 <__ssvfiscanf_r+0x2b4>)
 8009938:	f8df 9298 	ldr.w	r9, [pc, #664]	; 8009bd4 <__ssvfiscanf_r+0x2b8>
 800993c:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009940:	4606      	mov	r6, r0
 8009942:	91a1      	str	r1, [sp, #644]	; 0x284
 8009944:	9300      	str	r3, [sp, #0]
 8009946:	7813      	ldrb	r3, [r2, #0]
 8009948:	2b00      	cmp	r3, #0
 800994a:	f000 815a 	beq.w	8009c02 <__ssvfiscanf_r+0x2e6>
 800994e:	5dd9      	ldrb	r1, [r3, r7]
 8009950:	f011 0108 	ands.w	r1, r1, #8
 8009954:	f102 0501 	add.w	r5, r2, #1
 8009958:	d019      	beq.n	800998e <__ssvfiscanf_r+0x72>
 800995a:	6863      	ldr	r3, [r4, #4]
 800995c:	2b00      	cmp	r3, #0
 800995e:	dd0f      	ble.n	8009980 <__ssvfiscanf_r+0x64>
 8009960:	6823      	ldr	r3, [r4, #0]
 8009962:	781a      	ldrb	r2, [r3, #0]
 8009964:	5cba      	ldrb	r2, [r7, r2]
 8009966:	0712      	lsls	r2, r2, #28
 8009968:	d401      	bmi.n	800996e <__ssvfiscanf_r+0x52>
 800996a:	462a      	mov	r2, r5
 800996c:	e7eb      	b.n	8009946 <__ssvfiscanf_r+0x2a>
 800996e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009970:	3201      	adds	r2, #1
 8009972:	9245      	str	r2, [sp, #276]	; 0x114
 8009974:	6862      	ldr	r2, [r4, #4]
 8009976:	3301      	adds	r3, #1
 8009978:	3a01      	subs	r2, #1
 800997a:	6062      	str	r2, [r4, #4]
 800997c:	6023      	str	r3, [r4, #0]
 800997e:	e7ec      	b.n	800995a <__ssvfiscanf_r+0x3e>
 8009980:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009982:	4621      	mov	r1, r4
 8009984:	4630      	mov	r0, r6
 8009986:	4798      	blx	r3
 8009988:	2800      	cmp	r0, #0
 800998a:	d0e9      	beq.n	8009960 <__ssvfiscanf_r+0x44>
 800998c:	e7ed      	b.n	800996a <__ssvfiscanf_r+0x4e>
 800998e:	2b25      	cmp	r3, #37	; 0x25
 8009990:	d012      	beq.n	80099b8 <__ssvfiscanf_r+0x9c>
 8009992:	469a      	mov	sl, r3
 8009994:	6863      	ldr	r3, [r4, #4]
 8009996:	2b00      	cmp	r3, #0
 8009998:	f340 8091 	ble.w	8009abe <__ssvfiscanf_r+0x1a2>
 800999c:	6822      	ldr	r2, [r4, #0]
 800999e:	7813      	ldrb	r3, [r2, #0]
 80099a0:	4553      	cmp	r3, sl
 80099a2:	f040 812e 	bne.w	8009c02 <__ssvfiscanf_r+0x2e6>
 80099a6:	6863      	ldr	r3, [r4, #4]
 80099a8:	3b01      	subs	r3, #1
 80099aa:	6063      	str	r3, [r4, #4]
 80099ac:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80099ae:	3201      	adds	r2, #1
 80099b0:	3301      	adds	r3, #1
 80099b2:	6022      	str	r2, [r4, #0]
 80099b4:	9345      	str	r3, [sp, #276]	; 0x114
 80099b6:	e7d8      	b.n	800996a <__ssvfiscanf_r+0x4e>
 80099b8:	9141      	str	r1, [sp, #260]	; 0x104
 80099ba:	9143      	str	r1, [sp, #268]	; 0x10c
 80099bc:	7853      	ldrb	r3, [r2, #1]
 80099be:	2b2a      	cmp	r3, #42	; 0x2a
 80099c0:	bf02      	ittt	eq
 80099c2:	2310      	moveq	r3, #16
 80099c4:	1c95      	addeq	r5, r2, #2
 80099c6:	9341      	streq	r3, [sp, #260]	; 0x104
 80099c8:	220a      	movs	r2, #10
 80099ca:	46aa      	mov	sl, r5
 80099cc:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80099d0:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80099d4:	2b09      	cmp	r3, #9
 80099d6:	d91d      	bls.n	8009a14 <__ssvfiscanf_r+0xf8>
 80099d8:	487e      	ldr	r0, [pc, #504]	; (8009bd4 <__ssvfiscanf_r+0x2b8>)
 80099da:	2203      	movs	r2, #3
 80099dc:	f7f6 fc18 	bl	8000210 <memchr>
 80099e0:	b140      	cbz	r0, 80099f4 <__ssvfiscanf_r+0xd8>
 80099e2:	2301      	movs	r3, #1
 80099e4:	eba0 0009 	sub.w	r0, r0, r9
 80099e8:	fa03 f000 	lsl.w	r0, r3, r0
 80099ec:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80099ee:	4318      	orrs	r0, r3
 80099f0:	9041      	str	r0, [sp, #260]	; 0x104
 80099f2:	4655      	mov	r5, sl
 80099f4:	f815 3b01 	ldrb.w	r3, [r5], #1
 80099f8:	2b78      	cmp	r3, #120	; 0x78
 80099fa:	d806      	bhi.n	8009a0a <__ssvfiscanf_r+0xee>
 80099fc:	2b57      	cmp	r3, #87	; 0x57
 80099fe:	d810      	bhi.n	8009a22 <__ssvfiscanf_r+0x106>
 8009a00:	2b25      	cmp	r3, #37	; 0x25
 8009a02:	d0c6      	beq.n	8009992 <__ssvfiscanf_r+0x76>
 8009a04:	d856      	bhi.n	8009ab4 <__ssvfiscanf_r+0x198>
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d064      	beq.n	8009ad4 <__ssvfiscanf_r+0x1b8>
 8009a0a:	2303      	movs	r3, #3
 8009a0c:	9347      	str	r3, [sp, #284]	; 0x11c
 8009a0e:	230a      	movs	r3, #10
 8009a10:	9342      	str	r3, [sp, #264]	; 0x108
 8009a12:	e071      	b.n	8009af8 <__ssvfiscanf_r+0x1dc>
 8009a14:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009a16:	fb02 1103 	mla	r1, r2, r3, r1
 8009a1a:	3930      	subs	r1, #48	; 0x30
 8009a1c:	9143      	str	r1, [sp, #268]	; 0x10c
 8009a1e:	4655      	mov	r5, sl
 8009a20:	e7d3      	b.n	80099ca <__ssvfiscanf_r+0xae>
 8009a22:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8009a26:	2a20      	cmp	r2, #32
 8009a28:	d8ef      	bhi.n	8009a0a <__ssvfiscanf_r+0xee>
 8009a2a:	a101      	add	r1, pc, #4	; (adr r1, 8009a30 <__ssvfiscanf_r+0x114>)
 8009a2c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009a30:	08009ae3 	.word	0x08009ae3
 8009a34:	08009a0b 	.word	0x08009a0b
 8009a38:	08009a0b 	.word	0x08009a0b
 8009a3c:	08009b41 	.word	0x08009b41
 8009a40:	08009a0b 	.word	0x08009a0b
 8009a44:	08009a0b 	.word	0x08009a0b
 8009a48:	08009a0b 	.word	0x08009a0b
 8009a4c:	08009a0b 	.word	0x08009a0b
 8009a50:	08009a0b 	.word	0x08009a0b
 8009a54:	08009a0b 	.word	0x08009a0b
 8009a58:	08009a0b 	.word	0x08009a0b
 8009a5c:	08009b57 	.word	0x08009b57
 8009a60:	08009b2d 	.word	0x08009b2d
 8009a64:	08009abb 	.word	0x08009abb
 8009a68:	08009abb 	.word	0x08009abb
 8009a6c:	08009abb 	.word	0x08009abb
 8009a70:	08009a0b 	.word	0x08009a0b
 8009a74:	08009b31 	.word	0x08009b31
 8009a78:	08009a0b 	.word	0x08009a0b
 8009a7c:	08009a0b 	.word	0x08009a0b
 8009a80:	08009a0b 	.word	0x08009a0b
 8009a84:	08009a0b 	.word	0x08009a0b
 8009a88:	08009b67 	.word	0x08009b67
 8009a8c:	08009b39 	.word	0x08009b39
 8009a90:	08009adb 	.word	0x08009adb
 8009a94:	08009a0b 	.word	0x08009a0b
 8009a98:	08009a0b 	.word	0x08009a0b
 8009a9c:	08009b63 	.word	0x08009b63
 8009aa0:	08009a0b 	.word	0x08009a0b
 8009aa4:	08009b2d 	.word	0x08009b2d
 8009aa8:	08009a0b 	.word	0x08009a0b
 8009aac:	08009a0b 	.word	0x08009a0b
 8009ab0:	08009ae3 	.word	0x08009ae3
 8009ab4:	3b45      	subs	r3, #69	; 0x45
 8009ab6:	2b02      	cmp	r3, #2
 8009ab8:	d8a7      	bhi.n	8009a0a <__ssvfiscanf_r+0xee>
 8009aba:	2305      	movs	r3, #5
 8009abc:	e01b      	b.n	8009af6 <__ssvfiscanf_r+0x1da>
 8009abe:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009ac0:	4621      	mov	r1, r4
 8009ac2:	4630      	mov	r0, r6
 8009ac4:	4798      	blx	r3
 8009ac6:	2800      	cmp	r0, #0
 8009ac8:	f43f af68 	beq.w	800999c <__ssvfiscanf_r+0x80>
 8009acc:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009ace:	2800      	cmp	r0, #0
 8009ad0:	f040 808d 	bne.w	8009bee <__ssvfiscanf_r+0x2d2>
 8009ad4:	f04f 30ff 	mov.w	r0, #4294967295
 8009ad8:	e08f      	b.n	8009bfa <__ssvfiscanf_r+0x2de>
 8009ada:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009adc:	f042 0220 	orr.w	r2, r2, #32
 8009ae0:	9241      	str	r2, [sp, #260]	; 0x104
 8009ae2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009ae4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009ae8:	9241      	str	r2, [sp, #260]	; 0x104
 8009aea:	2210      	movs	r2, #16
 8009aec:	2b6f      	cmp	r3, #111	; 0x6f
 8009aee:	9242      	str	r2, [sp, #264]	; 0x108
 8009af0:	bf34      	ite	cc
 8009af2:	2303      	movcc	r3, #3
 8009af4:	2304      	movcs	r3, #4
 8009af6:	9347      	str	r3, [sp, #284]	; 0x11c
 8009af8:	6863      	ldr	r3, [r4, #4]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	dd42      	ble.n	8009b84 <__ssvfiscanf_r+0x268>
 8009afe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009b00:	0659      	lsls	r1, r3, #25
 8009b02:	d404      	bmi.n	8009b0e <__ssvfiscanf_r+0x1f2>
 8009b04:	6823      	ldr	r3, [r4, #0]
 8009b06:	781a      	ldrb	r2, [r3, #0]
 8009b08:	5cba      	ldrb	r2, [r7, r2]
 8009b0a:	0712      	lsls	r2, r2, #28
 8009b0c:	d441      	bmi.n	8009b92 <__ssvfiscanf_r+0x276>
 8009b0e:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009b10:	2b02      	cmp	r3, #2
 8009b12:	dc50      	bgt.n	8009bb6 <__ssvfiscanf_r+0x29a>
 8009b14:	466b      	mov	r3, sp
 8009b16:	4622      	mov	r2, r4
 8009b18:	a941      	add	r1, sp, #260	; 0x104
 8009b1a:	4630      	mov	r0, r6
 8009b1c:	f000 f876 	bl	8009c0c <_scanf_chars>
 8009b20:	2801      	cmp	r0, #1
 8009b22:	d06e      	beq.n	8009c02 <__ssvfiscanf_r+0x2e6>
 8009b24:	2802      	cmp	r0, #2
 8009b26:	f47f af20 	bne.w	800996a <__ssvfiscanf_r+0x4e>
 8009b2a:	e7cf      	b.n	8009acc <__ssvfiscanf_r+0x1b0>
 8009b2c:	220a      	movs	r2, #10
 8009b2e:	e7dd      	b.n	8009aec <__ssvfiscanf_r+0x1d0>
 8009b30:	2300      	movs	r3, #0
 8009b32:	9342      	str	r3, [sp, #264]	; 0x108
 8009b34:	2303      	movs	r3, #3
 8009b36:	e7de      	b.n	8009af6 <__ssvfiscanf_r+0x1da>
 8009b38:	2308      	movs	r3, #8
 8009b3a:	9342      	str	r3, [sp, #264]	; 0x108
 8009b3c:	2304      	movs	r3, #4
 8009b3e:	e7da      	b.n	8009af6 <__ssvfiscanf_r+0x1da>
 8009b40:	4629      	mov	r1, r5
 8009b42:	4640      	mov	r0, r8
 8009b44:	f000 f9c6 	bl	8009ed4 <__sccl>
 8009b48:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009b4a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b4e:	9341      	str	r3, [sp, #260]	; 0x104
 8009b50:	4605      	mov	r5, r0
 8009b52:	2301      	movs	r3, #1
 8009b54:	e7cf      	b.n	8009af6 <__ssvfiscanf_r+0x1da>
 8009b56:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009b58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b5c:	9341      	str	r3, [sp, #260]	; 0x104
 8009b5e:	2300      	movs	r3, #0
 8009b60:	e7c9      	b.n	8009af6 <__ssvfiscanf_r+0x1da>
 8009b62:	2302      	movs	r3, #2
 8009b64:	e7c7      	b.n	8009af6 <__ssvfiscanf_r+0x1da>
 8009b66:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009b68:	06c3      	lsls	r3, r0, #27
 8009b6a:	f53f aefe 	bmi.w	800996a <__ssvfiscanf_r+0x4e>
 8009b6e:	9b00      	ldr	r3, [sp, #0]
 8009b70:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009b72:	1d19      	adds	r1, r3, #4
 8009b74:	9100      	str	r1, [sp, #0]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f010 0f01 	tst.w	r0, #1
 8009b7c:	bf14      	ite	ne
 8009b7e:	801a      	strhne	r2, [r3, #0]
 8009b80:	601a      	streq	r2, [r3, #0]
 8009b82:	e6f2      	b.n	800996a <__ssvfiscanf_r+0x4e>
 8009b84:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009b86:	4621      	mov	r1, r4
 8009b88:	4630      	mov	r0, r6
 8009b8a:	4798      	blx	r3
 8009b8c:	2800      	cmp	r0, #0
 8009b8e:	d0b6      	beq.n	8009afe <__ssvfiscanf_r+0x1e2>
 8009b90:	e79c      	b.n	8009acc <__ssvfiscanf_r+0x1b0>
 8009b92:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009b94:	3201      	adds	r2, #1
 8009b96:	9245      	str	r2, [sp, #276]	; 0x114
 8009b98:	6862      	ldr	r2, [r4, #4]
 8009b9a:	3a01      	subs	r2, #1
 8009b9c:	2a00      	cmp	r2, #0
 8009b9e:	6062      	str	r2, [r4, #4]
 8009ba0:	dd02      	ble.n	8009ba8 <__ssvfiscanf_r+0x28c>
 8009ba2:	3301      	adds	r3, #1
 8009ba4:	6023      	str	r3, [r4, #0]
 8009ba6:	e7ad      	b.n	8009b04 <__ssvfiscanf_r+0x1e8>
 8009ba8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009baa:	4621      	mov	r1, r4
 8009bac:	4630      	mov	r0, r6
 8009bae:	4798      	blx	r3
 8009bb0:	2800      	cmp	r0, #0
 8009bb2:	d0a7      	beq.n	8009b04 <__ssvfiscanf_r+0x1e8>
 8009bb4:	e78a      	b.n	8009acc <__ssvfiscanf_r+0x1b0>
 8009bb6:	2b04      	cmp	r3, #4
 8009bb8:	dc0e      	bgt.n	8009bd8 <__ssvfiscanf_r+0x2bc>
 8009bba:	466b      	mov	r3, sp
 8009bbc:	4622      	mov	r2, r4
 8009bbe:	a941      	add	r1, sp, #260	; 0x104
 8009bc0:	4630      	mov	r0, r6
 8009bc2:	f000 f87d 	bl	8009cc0 <_scanf_i>
 8009bc6:	e7ab      	b.n	8009b20 <__ssvfiscanf_r+0x204>
 8009bc8:	08009869 	.word	0x08009869
 8009bcc:	080098e3 	.word	0x080098e3
 8009bd0:	0800d55d 	.word	0x0800d55d
 8009bd4:	0800d4fa 	.word	0x0800d4fa
 8009bd8:	4b0b      	ldr	r3, [pc, #44]	; (8009c08 <__ssvfiscanf_r+0x2ec>)
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	f43f aec5 	beq.w	800996a <__ssvfiscanf_r+0x4e>
 8009be0:	466b      	mov	r3, sp
 8009be2:	4622      	mov	r2, r4
 8009be4:	a941      	add	r1, sp, #260	; 0x104
 8009be6:	4630      	mov	r0, r6
 8009be8:	f3af 8000 	nop.w
 8009bec:	e798      	b.n	8009b20 <__ssvfiscanf_r+0x204>
 8009bee:	89a3      	ldrh	r3, [r4, #12]
 8009bf0:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009bf4:	bf18      	it	ne
 8009bf6:	f04f 30ff 	movne.w	r0, #4294967295
 8009bfa:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8009bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c02:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009c04:	e7f9      	b.n	8009bfa <__ssvfiscanf_r+0x2de>
 8009c06:	bf00      	nop
 8009c08:	00000000 	.word	0x00000000

08009c0c <_scanf_chars>:
 8009c0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c10:	4615      	mov	r5, r2
 8009c12:	688a      	ldr	r2, [r1, #8]
 8009c14:	4680      	mov	r8, r0
 8009c16:	460c      	mov	r4, r1
 8009c18:	b932      	cbnz	r2, 8009c28 <_scanf_chars+0x1c>
 8009c1a:	698a      	ldr	r2, [r1, #24]
 8009c1c:	2a00      	cmp	r2, #0
 8009c1e:	bf0c      	ite	eq
 8009c20:	2201      	moveq	r2, #1
 8009c22:	f04f 32ff 	movne.w	r2, #4294967295
 8009c26:	608a      	str	r2, [r1, #8]
 8009c28:	6822      	ldr	r2, [r4, #0]
 8009c2a:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8009cbc <_scanf_chars+0xb0>
 8009c2e:	06d1      	lsls	r1, r2, #27
 8009c30:	bf5f      	itttt	pl
 8009c32:	681a      	ldrpl	r2, [r3, #0]
 8009c34:	1d11      	addpl	r1, r2, #4
 8009c36:	6019      	strpl	r1, [r3, #0]
 8009c38:	6816      	ldrpl	r6, [r2, #0]
 8009c3a:	2700      	movs	r7, #0
 8009c3c:	69a0      	ldr	r0, [r4, #24]
 8009c3e:	b188      	cbz	r0, 8009c64 <_scanf_chars+0x58>
 8009c40:	2801      	cmp	r0, #1
 8009c42:	d107      	bne.n	8009c54 <_scanf_chars+0x48>
 8009c44:	682a      	ldr	r2, [r5, #0]
 8009c46:	7811      	ldrb	r1, [r2, #0]
 8009c48:	6962      	ldr	r2, [r4, #20]
 8009c4a:	5c52      	ldrb	r2, [r2, r1]
 8009c4c:	b952      	cbnz	r2, 8009c64 <_scanf_chars+0x58>
 8009c4e:	2f00      	cmp	r7, #0
 8009c50:	d031      	beq.n	8009cb6 <_scanf_chars+0xaa>
 8009c52:	e022      	b.n	8009c9a <_scanf_chars+0x8e>
 8009c54:	2802      	cmp	r0, #2
 8009c56:	d120      	bne.n	8009c9a <_scanf_chars+0x8e>
 8009c58:	682b      	ldr	r3, [r5, #0]
 8009c5a:	781b      	ldrb	r3, [r3, #0]
 8009c5c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8009c60:	071b      	lsls	r3, r3, #28
 8009c62:	d41a      	bmi.n	8009c9a <_scanf_chars+0x8e>
 8009c64:	6823      	ldr	r3, [r4, #0]
 8009c66:	06da      	lsls	r2, r3, #27
 8009c68:	bf5e      	ittt	pl
 8009c6a:	682b      	ldrpl	r3, [r5, #0]
 8009c6c:	781b      	ldrbpl	r3, [r3, #0]
 8009c6e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8009c72:	682a      	ldr	r2, [r5, #0]
 8009c74:	686b      	ldr	r3, [r5, #4]
 8009c76:	3201      	adds	r2, #1
 8009c78:	602a      	str	r2, [r5, #0]
 8009c7a:	68a2      	ldr	r2, [r4, #8]
 8009c7c:	3b01      	subs	r3, #1
 8009c7e:	3a01      	subs	r2, #1
 8009c80:	606b      	str	r3, [r5, #4]
 8009c82:	3701      	adds	r7, #1
 8009c84:	60a2      	str	r2, [r4, #8]
 8009c86:	b142      	cbz	r2, 8009c9a <_scanf_chars+0x8e>
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	dcd7      	bgt.n	8009c3c <_scanf_chars+0x30>
 8009c8c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009c90:	4629      	mov	r1, r5
 8009c92:	4640      	mov	r0, r8
 8009c94:	4798      	blx	r3
 8009c96:	2800      	cmp	r0, #0
 8009c98:	d0d0      	beq.n	8009c3c <_scanf_chars+0x30>
 8009c9a:	6823      	ldr	r3, [r4, #0]
 8009c9c:	f013 0310 	ands.w	r3, r3, #16
 8009ca0:	d105      	bne.n	8009cae <_scanf_chars+0xa2>
 8009ca2:	68e2      	ldr	r2, [r4, #12]
 8009ca4:	3201      	adds	r2, #1
 8009ca6:	60e2      	str	r2, [r4, #12]
 8009ca8:	69a2      	ldr	r2, [r4, #24]
 8009caa:	b102      	cbz	r2, 8009cae <_scanf_chars+0xa2>
 8009cac:	7033      	strb	r3, [r6, #0]
 8009cae:	6923      	ldr	r3, [r4, #16]
 8009cb0:	443b      	add	r3, r7
 8009cb2:	6123      	str	r3, [r4, #16]
 8009cb4:	2000      	movs	r0, #0
 8009cb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009cba:	bf00      	nop
 8009cbc:	0800d55d 	.word	0x0800d55d

08009cc0 <_scanf_i>:
 8009cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cc4:	4698      	mov	r8, r3
 8009cc6:	4b76      	ldr	r3, [pc, #472]	; (8009ea0 <_scanf_i+0x1e0>)
 8009cc8:	460c      	mov	r4, r1
 8009cca:	4682      	mov	sl, r0
 8009ccc:	4616      	mov	r6, r2
 8009cce:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8009cd2:	b087      	sub	sp, #28
 8009cd4:	ab03      	add	r3, sp, #12
 8009cd6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8009cda:	4b72      	ldr	r3, [pc, #456]	; (8009ea4 <_scanf_i+0x1e4>)
 8009cdc:	69a1      	ldr	r1, [r4, #24]
 8009cde:	4a72      	ldr	r2, [pc, #456]	; (8009ea8 <_scanf_i+0x1e8>)
 8009ce0:	2903      	cmp	r1, #3
 8009ce2:	bf18      	it	ne
 8009ce4:	461a      	movne	r2, r3
 8009ce6:	68a3      	ldr	r3, [r4, #8]
 8009ce8:	9201      	str	r2, [sp, #4]
 8009cea:	1e5a      	subs	r2, r3, #1
 8009cec:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009cf0:	bf88      	it	hi
 8009cf2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8009cf6:	4627      	mov	r7, r4
 8009cf8:	bf82      	ittt	hi
 8009cfa:	eb03 0905 	addhi.w	r9, r3, r5
 8009cfe:	f240 135d 	movwhi	r3, #349	; 0x15d
 8009d02:	60a3      	strhi	r3, [r4, #8]
 8009d04:	f857 3b1c 	ldr.w	r3, [r7], #28
 8009d08:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8009d0c:	bf98      	it	ls
 8009d0e:	f04f 0900 	movls.w	r9, #0
 8009d12:	6023      	str	r3, [r4, #0]
 8009d14:	463d      	mov	r5, r7
 8009d16:	f04f 0b00 	mov.w	fp, #0
 8009d1a:	6831      	ldr	r1, [r6, #0]
 8009d1c:	ab03      	add	r3, sp, #12
 8009d1e:	7809      	ldrb	r1, [r1, #0]
 8009d20:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8009d24:	2202      	movs	r2, #2
 8009d26:	f7f6 fa73 	bl	8000210 <memchr>
 8009d2a:	b328      	cbz	r0, 8009d78 <_scanf_i+0xb8>
 8009d2c:	f1bb 0f01 	cmp.w	fp, #1
 8009d30:	d159      	bne.n	8009de6 <_scanf_i+0x126>
 8009d32:	6862      	ldr	r2, [r4, #4]
 8009d34:	b92a      	cbnz	r2, 8009d42 <_scanf_i+0x82>
 8009d36:	6822      	ldr	r2, [r4, #0]
 8009d38:	2308      	movs	r3, #8
 8009d3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009d3e:	6063      	str	r3, [r4, #4]
 8009d40:	6022      	str	r2, [r4, #0]
 8009d42:	6822      	ldr	r2, [r4, #0]
 8009d44:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8009d48:	6022      	str	r2, [r4, #0]
 8009d4a:	68a2      	ldr	r2, [r4, #8]
 8009d4c:	1e51      	subs	r1, r2, #1
 8009d4e:	60a1      	str	r1, [r4, #8]
 8009d50:	b192      	cbz	r2, 8009d78 <_scanf_i+0xb8>
 8009d52:	6832      	ldr	r2, [r6, #0]
 8009d54:	1c51      	adds	r1, r2, #1
 8009d56:	6031      	str	r1, [r6, #0]
 8009d58:	7812      	ldrb	r2, [r2, #0]
 8009d5a:	f805 2b01 	strb.w	r2, [r5], #1
 8009d5e:	6872      	ldr	r2, [r6, #4]
 8009d60:	3a01      	subs	r2, #1
 8009d62:	2a00      	cmp	r2, #0
 8009d64:	6072      	str	r2, [r6, #4]
 8009d66:	dc07      	bgt.n	8009d78 <_scanf_i+0xb8>
 8009d68:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8009d6c:	4631      	mov	r1, r6
 8009d6e:	4650      	mov	r0, sl
 8009d70:	4790      	blx	r2
 8009d72:	2800      	cmp	r0, #0
 8009d74:	f040 8085 	bne.w	8009e82 <_scanf_i+0x1c2>
 8009d78:	f10b 0b01 	add.w	fp, fp, #1
 8009d7c:	f1bb 0f03 	cmp.w	fp, #3
 8009d80:	d1cb      	bne.n	8009d1a <_scanf_i+0x5a>
 8009d82:	6863      	ldr	r3, [r4, #4]
 8009d84:	b90b      	cbnz	r3, 8009d8a <_scanf_i+0xca>
 8009d86:	230a      	movs	r3, #10
 8009d88:	6063      	str	r3, [r4, #4]
 8009d8a:	6863      	ldr	r3, [r4, #4]
 8009d8c:	4947      	ldr	r1, [pc, #284]	; (8009eac <_scanf_i+0x1ec>)
 8009d8e:	6960      	ldr	r0, [r4, #20]
 8009d90:	1ac9      	subs	r1, r1, r3
 8009d92:	f000 f89f 	bl	8009ed4 <__sccl>
 8009d96:	f04f 0b00 	mov.w	fp, #0
 8009d9a:	68a3      	ldr	r3, [r4, #8]
 8009d9c:	6822      	ldr	r2, [r4, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d03d      	beq.n	8009e1e <_scanf_i+0x15e>
 8009da2:	6831      	ldr	r1, [r6, #0]
 8009da4:	6960      	ldr	r0, [r4, #20]
 8009da6:	f891 c000 	ldrb.w	ip, [r1]
 8009daa:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009dae:	2800      	cmp	r0, #0
 8009db0:	d035      	beq.n	8009e1e <_scanf_i+0x15e>
 8009db2:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8009db6:	d124      	bne.n	8009e02 <_scanf_i+0x142>
 8009db8:	0510      	lsls	r0, r2, #20
 8009dba:	d522      	bpl.n	8009e02 <_scanf_i+0x142>
 8009dbc:	f10b 0b01 	add.w	fp, fp, #1
 8009dc0:	f1b9 0f00 	cmp.w	r9, #0
 8009dc4:	d003      	beq.n	8009dce <_scanf_i+0x10e>
 8009dc6:	3301      	adds	r3, #1
 8009dc8:	f109 39ff 	add.w	r9, r9, #4294967295
 8009dcc:	60a3      	str	r3, [r4, #8]
 8009dce:	6873      	ldr	r3, [r6, #4]
 8009dd0:	3b01      	subs	r3, #1
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	6073      	str	r3, [r6, #4]
 8009dd6:	dd1b      	ble.n	8009e10 <_scanf_i+0x150>
 8009dd8:	6833      	ldr	r3, [r6, #0]
 8009dda:	3301      	adds	r3, #1
 8009ddc:	6033      	str	r3, [r6, #0]
 8009dde:	68a3      	ldr	r3, [r4, #8]
 8009de0:	3b01      	subs	r3, #1
 8009de2:	60a3      	str	r3, [r4, #8]
 8009de4:	e7d9      	b.n	8009d9a <_scanf_i+0xda>
 8009de6:	f1bb 0f02 	cmp.w	fp, #2
 8009dea:	d1ae      	bne.n	8009d4a <_scanf_i+0x8a>
 8009dec:	6822      	ldr	r2, [r4, #0]
 8009dee:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8009df2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8009df6:	d1bf      	bne.n	8009d78 <_scanf_i+0xb8>
 8009df8:	2310      	movs	r3, #16
 8009dfa:	6063      	str	r3, [r4, #4]
 8009dfc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e00:	e7a2      	b.n	8009d48 <_scanf_i+0x88>
 8009e02:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8009e06:	6022      	str	r2, [r4, #0]
 8009e08:	780b      	ldrb	r3, [r1, #0]
 8009e0a:	f805 3b01 	strb.w	r3, [r5], #1
 8009e0e:	e7de      	b.n	8009dce <_scanf_i+0x10e>
 8009e10:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009e14:	4631      	mov	r1, r6
 8009e16:	4650      	mov	r0, sl
 8009e18:	4798      	blx	r3
 8009e1a:	2800      	cmp	r0, #0
 8009e1c:	d0df      	beq.n	8009dde <_scanf_i+0x11e>
 8009e1e:	6823      	ldr	r3, [r4, #0]
 8009e20:	05db      	lsls	r3, r3, #23
 8009e22:	d50d      	bpl.n	8009e40 <_scanf_i+0x180>
 8009e24:	42bd      	cmp	r5, r7
 8009e26:	d909      	bls.n	8009e3c <_scanf_i+0x17c>
 8009e28:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009e2c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009e30:	4632      	mov	r2, r6
 8009e32:	4650      	mov	r0, sl
 8009e34:	4798      	blx	r3
 8009e36:	f105 39ff 	add.w	r9, r5, #4294967295
 8009e3a:	464d      	mov	r5, r9
 8009e3c:	42bd      	cmp	r5, r7
 8009e3e:	d02d      	beq.n	8009e9c <_scanf_i+0x1dc>
 8009e40:	6822      	ldr	r2, [r4, #0]
 8009e42:	f012 0210 	ands.w	r2, r2, #16
 8009e46:	d113      	bne.n	8009e70 <_scanf_i+0x1b0>
 8009e48:	702a      	strb	r2, [r5, #0]
 8009e4a:	6863      	ldr	r3, [r4, #4]
 8009e4c:	9e01      	ldr	r6, [sp, #4]
 8009e4e:	4639      	mov	r1, r7
 8009e50:	4650      	mov	r0, sl
 8009e52:	47b0      	blx	r6
 8009e54:	6821      	ldr	r1, [r4, #0]
 8009e56:	f8d8 3000 	ldr.w	r3, [r8]
 8009e5a:	f011 0f20 	tst.w	r1, #32
 8009e5e:	d013      	beq.n	8009e88 <_scanf_i+0x1c8>
 8009e60:	1d1a      	adds	r2, r3, #4
 8009e62:	f8c8 2000 	str.w	r2, [r8]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	6018      	str	r0, [r3, #0]
 8009e6a:	68e3      	ldr	r3, [r4, #12]
 8009e6c:	3301      	adds	r3, #1
 8009e6e:	60e3      	str	r3, [r4, #12]
 8009e70:	1bed      	subs	r5, r5, r7
 8009e72:	44ab      	add	fp, r5
 8009e74:	6925      	ldr	r5, [r4, #16]
 8009e76:	445d      	add	r5, fp
 8009e78:	6125      	str	r5, [r4, #16]
 8009e7a:	2000      	movs	r0, #0
 8009e7c:	b007      	add	sp, #28
 8009e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e82:	f04f 0b00 	mov.w	fp, #0
 8009e86:	e7ca      	b.n	8009e1e <_scanf_i+0x15e>
 8009e88:	1d1a      	adds	r2, r3, #4
 8009e8a:	f8c8 2000 	str.w	r2, [r8]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	f011 0f01 	tst.w	r1, #1
 8009e94:	bf14      	ite	ne
 8009e96:	8018      	strhne	r0, [r3, #0]
 8009e98:	6018      	streq	r0, [r3, #0]
 8009e9a:	e7e6      	b.n	8009e6a <_scanf_i+0x1aa>
 8009e9c:	2001      	movs	r0, #1
 8009e9e:	e7ed      	b.n	8009e7c <_scanf_i+0x1bc>
 8009ea0:	0800d2b8 	.word	0x0800d2b8
 8009ea4:	0800a131 	.word	0x0800a131
 8009ea8:	0800a049 	.word	0x0800a049
 8009eac:	0800d51e 	.word	0x0800d51e

08009eb0 <_read_r>:
 8009eb0:	b538      	push	{r3, r4, r5, lr}
 8009eb2:	4d07      	ldr	r5, [pc, #28]	; (8009ed0 <_read_r+0x20>)
 8009eb4:	4604      	mov	r4, r0
 8009eb6:	4608      	mov	r0, r1
 8009eb8:	4611      	mov	r1, r2
 8009eba:	2200      	movs	r2, #0
 8009ebc:	602a      	str	r2, [r5, #0]
 8009ebe:	461a      	mov	r2, r3
 8009ec0:	f7f8 ffbe 	bl	8002e40 <_read>
 8009ec4:	1c43      	adds	r3, r0, #1
 8009ec6:	d102      	bne.n	8009ece <_read_r+0x1e>
 8009ec8:	682b      	ldr	r3, [r5, #0]
 8009eca:	b103      	cbz	r3, 8009ece <_read_r+0x1e>
 8009ecc:	6023      	str	r3, [r4, #0]
 8009ece:	bd38      	pop	{r3, r4, r5, pc}
 8009ed0:	2000063c 	.word	0x2000063c

08009ed4 <__sccl>:
 8009ed4:	b570      	push	{r4, r5, r6, lr}
 8009ed6:	780b      	ldrb	r3, [r1, #0]
 8009ed8:	4604      	mov	r4, r0
 8009eda:	2b5e      	cmp	r3, #94	; 0x5e
 8009edc:	bf0b      	itete	eq
 8009ede:	784b      	ldrbeq	r3, [r1, #1]
 8009ee0:	1c48      	addne	r0, r1, #1
 8009ee2:	1c88      	addeq	r0, r1, #2
 8009ee4:	2200      	movne	r2, #0
 8009ee6:	bf08      	it	eq
 8009ee8:	2201      	moveq	r2, #1
 8009eea:	1e61      	subs	r1, r4, #1
 8009eec:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8009ef0:	f801 2f01 	strb.w	r2, [r1, #1]!
 8009ef4:	42a9      	cmp	r1, r5
 8009ef6:	d1fb      	bne.n	8009ef0 <__sccl+0x1c>
 8009ef8:	b90b      	cbnz	r3, 8009efe <__sccl+0x2a>
 8009efa:	3801      	subs	r0, #1
 8009efc:	bd70      	pop	{r4, r5, r6, pc}
 8009efe:	f082 0201 	eor.w	r2, r2, #1
 8009f02:	54e2      	strb	r2, [r4, r3]
 8009f04:	4605      	mov	r5, r0
 8009f06:	4628      	mov	r0, r5
 8009f08:	f810 1b01 	ldrb.w	r1, [r0], #1
 8009f0c:	292d      	cmp	r1, #45	; 0x2d
 8009f0e:	d006      	beq.n	8009f1e <__sccl+0x4a>
 8009f10:	295d      	cmp	r1, #93	; 0x5d
 8009f12:	d0f3      	beq.n	8009efc <__sccl+0x28>
 8009f14:	b909      	cbnz	r1, 8009f1a <__sccl+0x46>
 8009f16:	4628      	mov	r0, r5
 8009f18:	e7f0      	b.n	8009efc <__sccl+0x28>
 8009f1a:	460b      	mov	r3, r1
 8009f1c:	e7f1      	b.n	8009f02 <__sccl+0x2e>
 8009f1e:	786e      	ldrb	r6, [r5, #1]
 8009f20:	2e5d      	cmp	r6, #93	; 0x5d
 8009f22:	d0fa      	beq.n	8009f1a <__sccl+0x46>
 8009f24:	42b3      	cmp	r3, r6
 8009f26:	dcf8      	bgt.n	8009f1a <__sccl+0x46>
 8009f28:	3502      	adds	r5, #2
 8009f2a:	4619      	mov	r1, r3
 8009f2c:	3101      	adds	r1, #1
 8009f2e:	428e      	cmp	r6, r1
 8009f30:	5462      	strb	r2, [r4, r1]
 8009f32:	dcfb      	bgt.n	8009f2c <__sccl+0x58>
 8009f34:	1af1      	subs	r1, r6, r3
 8009f36:	3901      	subs	r1, #1
 8009f38:	1c58      	adds	r0, r3, #1
 8009f3a:	42b3      	cmp	r3, r6
 8009f3c:	bfa8      	it	ge
 8009f3e:	2100      	movge	r1, #0
 8009f40:	1843      	adds	r3, r0, r1
 8009f42:	e7e0      	b.n	8009f06 <__sccl+0x32>

08009f44 <_strtol_l.constprop.0>:
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f4a:	d001      	beq.n	8009f50 <_strtol_l.constprop.0+0xc>
 8009f4c:	2b24      	cmp	r3, #36	; 0x24
 8009f4e:	d906      	bls.n	8009f5e <_strtol_l.constprop.0+0x1a>
 8009f50:	f7fd faa2 	bl	8007498 <__errno>
 8009f54:	2316      	movs	r3, #22
 8009f56:	6003      	str	r3, [r0, #0]
 8009f58:	2000      	movs	r0, #0
 8009f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f5e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a044 <_strtol_l.constprop.0+0x100>
 8009f62:	460d      	mov	r5, r1
 8009f64:	462e      	mov	r6, r5
 8009f66:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009f6a:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009f6e:	f017 0708 	ands.w	r7, r7, #8
 8009f72:	d1f7      	bne.n	8009f64 <_strtol_l.constprop.0+0x20>
 8009f74:	2c2d      	cmp	r4, #45	; 0x2d
 8009f76:	d132      	bne.n	8009fde <_strtol_l.constprop.0+0x9a>
 8009f78:	782c      	ldrb	r4, [r5, #0]
 8009f7a:	2701      	movs	r7, #1
 8009f7c:	1cb5      	adds	r5, r6, #2
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d05b      	beq.n	800a03a <_strtol_l.constprop.0+0xf6>
 8009f82:	2b10      	cmp	r3, #16
 8009f84:	d109      	bne.n	8009f9a <_strtol_l.constprop.0+0x56>
 8009f86:	2c30      	cmp	r4, #48	; 0x30
 8009f88:	d107      	bne.n	8009f9a <_strtol_l.constprop.0+0x56>
 8009f8a:	782c      	ldrb	r4, [r5, #0]
 8009f8c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009f90:	2c58      	cmp	r4, #88	; 0x58
 8009f92:	d14d      	bne.n	800a030 <_strtol_l.constprop.0+0xec>
 8009f94:	786c      	ldrb	r4, [r5, #1]
 8009f96:	2310      	movs	r3, #16
 8009f98:	3502      	adds	r5, #2
 8009f9a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009f9e:	f108 38ff 	add.w	r8, r8, #4294967295
 8009fa2:	f04f 0c00 	mov.w	ip, #0
 8009fa6:	fbb8 f9f3 	udiv	r9, r8, r3
 8009faa:	4666      	mov	r6, ip
 8009fac:	fb03 8a19 	mls	sl, r3, r9, r8
 8009fb0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009fb4:	f1be 0f09 	cmp.w	lr, #9
 8009fb8:	d816      	bhi.n	8009fe8 <_strtol_l.constprop.0+0xa4>
 8009fba:	4674      	mov	r4, lr
 8009fbc:	42a3      	cmp	r3, r4
 8009fbe:	dd24      	ble.n	800a00a <_strtol_l.constprop.0+0xc6>
 8009fc0:	f1bc 0f00 	cmp.w	ip, #0
 8009fc4:	db1e      	blt.n	800a004 <_strtol_l.constprop.0+0xc0>
 8009fc6:	45b1      	cmp	r9, r6
 8009fc8:	d31c      	bcc.n	800a004 <_strtol_l.constprop.0+0xc0>
 8009fca:	d101      	bne.n	8009fd0 <_strtol_l.constprop.0+0x8c>
 8009fcc:	45a2      	cmp	sl, r4
 8009fce:	db19      	blt.n	800a004 <_strtol_l.constprop.0+0xc0>
 8009fd0:	fb06 4603 	mla	r6, r6, r3, r4
 8009fd4:	f04f 0c01 	mov.w	ip, #1
 8009fd8:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fdc:	e7e8      	b.n	8009fb0 <_strtol_l.constprop.0+0x6c>
 8009fde:	2c2b      	cmp	r4, #43	; 0x2b
 8009fe0:	bf04      	itt	eq
 8009fe2:	782c      	ldrbeq	r4, [r5, #0]
 8009fe4:	1cb5      	addeq	r5, r6, #2
 8009fe6:	e7ca      	b.n	8009f7e <_strtol_l.constprop.0+0x3a>
 8009fe8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009fec:	f1be 0f19 	cmp.w	lr, #25
 8009ff0:	d801      	bhi.n	8009ff6 <_strtol_l.constprop.0+0xb2>
 8009ff2:	3c37      	subs	r4, #55	; 0x37
 8009ff4:	e7e2      	b.n	8009fbc <_strtol_l.constprop.0+0x78>
 8009ff6:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009ffa:	f1be 0f19 	cmp.w	lr, #25
 8009ffe:	d804      	bhi.n	800a00a <_strtol_l.constprop.0+0xc6>
 800a000:	3c57      	subs	r4, #87	; 0x57
 800a002:	e7db      	b.n	8009fbc <_strtol_l.constprop.0+0x78>
 800a004:	f04f 3cff 	mov.w	ip, #4294967295
 800a008:	e7e6      	b.n	8009fd8 <_strtol_l.constprop.0+0x94>
 800a00a:	f1bc 0f00 	cmp.w	ip, #0
 800a00e:	da05      	bge.n	800a01c <_strtol_l.constprop.0+0xd8>
 800a010:	2322      	movs	r3, #34	; 0x22
 800a012:	6003      	str	r3, [r0, #0]
 800a014:	4646      	mov	r6, r8
 800a016:	b942      	cbnz	r2, 800a02a <_strtol_l.constprop.0+0xe6>
 800a018:	4630      	mov	r0, r6
 800a01a:	e79e      	b.n	8009f5a <_strtol_l.constprop.0+0x16>
 800a01c:	b107      	cbz	r7, 800a020 <_strtol_l.constprop.0+0xdc>
 800a01e:	4276      	negs	r6, r6
 800a020:	2a00      	cmp	r2, #0
 800a022:	d0f9      	beq.n	800a018 <_strtol_l.constprop.0+0xd4>
 800a024:	f1bc 0f00 	cmp.w	ip, #0
 800a028:	d000      	beq.n	800a02c <_strtol_l.constprop.0+0xe8>
 800a02a:	1e69      	subs	r1, r5, #1
 800a02c:	6011      	str	r1, [r2, #0]
 800a02e:	e7f3      	b.n	800a018 <_strtol_l.constprop.0+0xd4>
 800a030:	2430      	movs	r4, #48	; 0x30
 800a032:	2b00      	cmp	r3, #0
 800a034:	d1b1      	bne.n	8009f9a <_strtol_l.constprop.0+0x56>
 800a036:	2308      	movs	r3, #8
 800a038:	e7af      	b.n	8009f9a <_strtol_l.constprop.0+0x56>
 800a03a:	2c30      	cmp	r4, #48	; 0x30
 800a03c:	d0a5      	beq.n	8009f8a <_strtol_l.constprop.0+0x46>
 800a03e:	230a      	movs	r3, #10
 800a040:	e7ab      	b.n	8009f9a <_strtol_l.constprop.0+0x56>
 800a042:	bf00      	nop
 800a044:	0800d55d 	.word	0x0800d55d

0800a048 <_strtol_r>:
 800a048:	f7ff bf7c 	b.w	8009f44 <_strtol_l.constprop.0>

0800a04c <_strtoul_l.constprop.0>:
 800a04c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a050:	4f36      	ldr	r7, [pc, #216]	; (800a12c <_strtoul_l.constprop.0+0xe0>)
 800a052:	4686      	mov	lr, r0
 800a054:	460d      	mov	r5, r1
 800a056:	4628      	mov	r0, r5
 800a058:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a05c:	5de6      	ldrb	r6, [r4, r7]
 800a05e:	f016 0608 	ands.w	r6, r6, #8
 800a062:	d1f8      	bne.n	800a056 <_strtoul_l.constprop.0+0xa>
 800a064:	2c2d      	cmp	r4, #45	; 0x2d
 800a066:	d12f      	bne.n	800a0c8 <_strtoul_l.constprop.0+0x7c>
 800a068:	782c      	ldrb	r4, [r5, #0]
 800a06a:	2601      	movs	r6, #1
 800a06c:	1c85      	adds	r5, r0, #2
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d057      	beq.n	800a122 <_strtoul_l.constprop.0+0xd6>
 800a072:	2b10      	cmp	r3, #16
 800a074:	d109      	bne.n	800a08a <_strtoul_l.constprop.0+0x3e>
 800a076:	2c30      	cmp	r4, #48	; 0x30
 800a078:	d107      	bne.n	800a08a <_strtoul_l.constprop.0+0x3e>
 800a07a:	7828      	ldrb	r0, [r5, #0]
 800a07c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a080:	2858      	cmp	r0, #88	; 0x58
 800a082:	d149      	bne.n	800a118 <_strtoul_l.constprop.0+0xcc>
 800a084:	786c      	ldrb	r4, [r5, #1]
 800a086:	2310      	movs	r3, #16
 800a088:	3502      	adds	r5, #2
 800a08a:	f04f 38ff 	mov.w	r8, #4294967295
 800a08e:	2700      	movs	r7, #0
 800a090:	fbb8 f8f3 	udiv	r8, r8, r3
 800a094:	fb03 f908 	mul.w	r9, r3, r8
 800a098:	ea6f 0909 	mvn.w	r9, r9
 800a09c:	4638      	mov	r0, r7
 800a09e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a0a2:	f1bc 0f09 	cmp.w	ip, #9
 800a0a6:	d814      	bhi.n	800a0d2 <_strtoul_l.constprop.0+0x86>
 800a0a8:	4664      	mov	r4, ip
 800a0aa:	42a3      	cmp	r3, r4
 800a0ac:	dd22      	ble.n	800a0f4 <_strtoul_l.constprop.0+0xa8>
 800a0ae:	2f00      	cmp	r7, #0
 800a0b0:	db1d      	blt.n	800a0ee <_strtoul_l.constprop.0+0xa2>
 800a0b2:	4580      	cmp	r8, r0
 800a0b4:	d31b      	bcc.n	800a0ee <_strtoul_l.constprop.0+0xa2>
 800a0b6:	d101      	bne.n	800a0bc <_strtoul_l.constprop.0+0x70>
 800a0b8:	45a1      	cmp	r9, r4
 800a0ba:	db18      	blt.n	800a0ee <_strtoul_l.constprop.0+0xa2>
 800a0bc:	fb00 4003 	mla	r0, r0, r3, r4
 800a0c0:	2701      	movs	r7, #1
 800a0c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a0c6:	e7ea      	b.n	800a09e <_strtoul_l.constprop.0+0x52>
 800a0c8:	2c2b      	cmp	r4, #43	; 0x2b
 800a0ca:	bf04      	itt	eq
 800a0cc:	782c      	ldrbeq	r4, [r5, #0]
 800a0ce:	1c85      	addeq	r5, r0, #2
 800a0d0:	e7cd      	b.n	800a06e <_strtoul_l.constprop.0+0x22>
 800a0d2:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a0d6:	f1bc 0f19 	cmp.w	ip, #25
 800a0da:	d801      	bhi.n	800a0e0 <_strtoul_l.constprop.0+0x94>
 800a0dc:	3c37      	subs	r4, #55	; 0x37
 800a0de:	e7e4      	b.n	800a0aa <_strtoul_l.constprop.0+0x5e>
 800a0e0:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a0e4:	f1bc 0f19 	cmp.w	ip, #25
 800a0e8:	d804      	bhi.n	800a0f4 <_strtoul_l.constprop.0+0xa8>
 800a0ea:	3c57      	subs	r4, #87	; 0x57
 800a0ec:	e7dd      	b.n	800a0aa <_strtoul_l.constprop.0+0x5e>
 800a0ee:	f04f 37ff 	mov.w	r7, #4294967295
 800a0f2:	e7e6      	b.n	800a0c2 <_strtoul_l.constprop.0+0x76>
 800a0f4:	2f00      	cmp	r7, #0
 800a0f6:	da07      	bge.n	800a108 <_strtoul_l.constprop.0+0xbc>
 800a0f8:	2322      	movs	r3, #34	; 0x22
 800a0fa:	f8ce 3000 	str.w	r3, [lr]
 800a0fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a102:	b932      	cbnz	r2, 800a112 <_strtoul_l.constprop.0+0xc6>
 800a104:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a108:	b106      	cbz	r6, 800a10c <_strtoul_l.constprop.0+0xc0>
 800a10a:	4240      	negs	r0, r0
 800a10c:	2a00      	cmp	r2, #0
 800a10e:	d0f9      	beq.n	800a104 <_strtoul_l.constprop.0+0xb8>
 800a110:	b107      	cbz	r7, 800a114 <_strtoul_l.constprop.0+0xc8>
 800a112:	1e69      	subs	r1, r5, #1
 800a114:	6011      	str	r1, [r2, #0]
 800a116:	e7f5      	b.n	800a104 <_strtoul_l.constprop.0+0xb8>
 800a118:	2430      	movs	r4, #48	; 0x30
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d1b5      	bne.n	800a08a <_strtoul_l.constprop.0+0x3e>
 800a11e:	2308      	movs	r3, #8
 800a120:	e7b3      	b.n	800a08a <_strtoul_l.constprop.0+0x3e>
 800a122:	2c30      	cmp	r4, #48	; 0x30
 800a124:	d0a9      	beq.n	800a07a <_strtoul_l.constprop.0+0x2e>
 800a126:	230a      	movs	r3, #10
 800a128:	e7af      	b.n	800a08a <_strtoul_l.constprop.0+0x3e>
 800a12a:	bf00      	nop
 800a12c:	0800d55d 	.word	0x0800d55d

0800a130 <_strtoul_r>:
 800a130:	f7ff bf8c 	b.w	800a04c <_strtoul_l.constprop.0>

0800a134 <__submore>:
 800a134:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a138:	460c      	mov	r4, r1
 800a13a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800a13c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a140:	4299      	cmp	r1, r3
 800a142:	d11d      	bne.n	800a180 <__submore+0x4c>
 800a144:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800a148:	f7fd fa4c 	bl	80075e4 <_malloc_r>
 800a14c:	b918      	cbnz	r0, 800a156 <__submore+0x22>
 800a14e:	f04f 30ff 	mov.w	r0, #4294967295
 800a152:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a156:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a15a:	63a3      	str	r3, [r4, #56]	; 0x38
 800a15c:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800a160:	6360      	str	r0, [r4, #52]	; 0x34
 800a162:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800a166:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800a16a:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800a16e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800a172:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800a176:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800a17a:	6020      	str	r0, [r4, #0]
 800a17c:	2000      	movs	r0, #0
 800a17e:	e7e8      	b.n	800a152 <__submore+0x1e>
 800a180:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800a182:	0077      	lsls	r7, r6, #1
 800a184:	463a      	mov	r2, r7
 800a186:	f000 fa25 	bl	800a5d4 <_realloc_r>
 800a18a:	4605      	mov	r5, r0
 800a18c:	2800      	cmp	r0, #0
 800a18e:	d0de      	beq.n	800a14e <__submore+0x1a>
 800a190:	eb00 0806 	add.w	r8, r0, r6
 800a194:	4601      	mov	r1, r0
 800a196:	4632      	mov	r2, r6
 800a198:	4640      	mov	r0, r8
 800a19a:	f7fe fe55 	bl	8008e48 <memcpy>
 800a19e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800a1a2:	f8c4 8000 	str.w	r8, [r4]
 800a1a6:	e7e9      	b.n	800a17c <__submore+0x48>

0800a1a8 <__assert_func>:
 800a1a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a1aa:	4614      	mov	r4, r2
 800a1ac:	461a      	mov	r2, r3
 800a1ae:	4b09      	ldr	r3, [pc, #36]	; (800a1d4 <__assert_func+0x2c>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	4605      	mov	r5, r0
 800a1b4:	68d8      	ldr	r0, [r3, #12]
 800a1b6:	b14c      	cbz	r4, 800a1cc <__assert_func+0x24>
 800a1b8:	4b07      	ldr	r3, [pc, #28]	; (800a1d8 <__assert_func+0x30>)
 800a1ba:	9100      	str	r1, [sp, #0]
 800a1bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a1c0:	4906      	ldr	r1, [pc, #24]	; (800a1dc <__assert_func+0x34>)
 800a1c2:	462b      	mov	r3, r5
 800a1c4:	f000 f9a6 	bl	800a514 <fiprintf>
 800a1c8:	f000 fc5a 	bl	800aa80 <abort>
 800a1cc:	4b04      	ldr	r3, [pc, #16]	; (800a1e0 <__assert_func+0x38>)
 800a1ce:	461c      	mov	r4, r3
 800a1d0:	e7f3      	b.n	800a1ba <__assert_func+0x12>
 800a1d2:	bf00      	nop
 800a1d4:	20000010 	.word	0x20000010
 800a1d8:	0800d520 	.word	0x0800d520
 800a1dc:	0800d52d 	.word	0x0800d52d
 800a1e0:	0800d55b 	.word	0x0800d55b

0800a1e4 <__sflush_r>:
 800a1e4:	898a      	ldrh	r2, [r1, #12]
 800a1e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1ea:	4605      	mov	r5, r0
 800a1ec:	0710      	lsls	r0, r2, #28
 800a1ee:	460c      	mov	r4, r1
 800a1f0:	d458      	bmi.n	800a2a4 <__sflush_r+0xc0>
 800a1f2:	684b      	ldr	r3, [r1, #4]
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	dc05      	bgt.n	800a204 <__sflush_r+0x20>
 800a1f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	dc02      	bgt.n	800a204 <__sflush_r+0x20>
 800a1fe:	2000      	movs	r0, #0
 800a200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a204:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a206:	2e00      	cmp	r6, #0
 800a208:	d0f9      	beq.n	800a1fe <__sflush_r+0x1a>
 800a20a:	2300      	movs	r3, #0
 800a20c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a210:	682f      	ldr	r7, [r5, #0]
 800a212:	602b      	str	r3, [r5, #0]
 800a214:	d032      	beq.n	800a27c <__sflush_r+0x98>
 800a216:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a218:	89a3      	ldrh	r3, [r4, #12]
 800a21a:	075a      	lsls	r2, r3, #29
 800a21c:	d505      	bpl.n	800a22a <__sflush_r+0x46>
 800a21e:	6863      	ldr	r3, [r4, #4]
 800a220:	1ac0      	subs	r0, r0, r3
 800a222:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a224:	b10b      	cbz	r3, 800a22a <__sflush_r+0x46>
 800a226:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a228:	1ac0      	subs	r0, r0, r3
 800a22a:	2300      	movs	r3, #0
 800a22c:	4602      	mov	r2, r0
 800a22e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a230:	6a21      	ldr	r1, [r4, #32]
 800a232:	4628      	mov	r0, r5
 800a234:	47b0      	blx	r6
 800a236:	1c43      	adds	r3, r0, #1
 800a238:	89a3      	ldrh	r3, [r4, #12]
 800a23a:	d106      	bne.n	800a24a <__sflush_r+0x66>
 800a23c:	6829      	ldr	r1, [r5, #0]
 800a23e:	291d      	cmp	r1, #29
 800a240:	d82c      	bhi.n	800a29c <__sflush_r+0xb8>
 800a242:	4a2a      	ldr	r2, [pc, #168]	; (800a2ec <__sflush_r+0x108>)
 800a244:	40ca      	lsrs	r2, r1
 800a246:	07d6      	lsls	r6, r2, #31
 800a248:	d528      	bpl.n	800a29c <__sflush_r+0xb8>
 800a24a:	2200      	movs	r2, #0
 800a24c:	6062      	str	r2, [r4, #4]
 800a24e:	04d9      	lsls	r1, r3, #19
 800a250:	6922      	ldr	r2, [r4, #16]
 800a252:	6022      	str	r2, [r4, #0]
 800a254:	d504      	bpl.n	800a260 <__sflush_r+0x7c>
 800a256:	1c42      	adds	r2, r0, #1
 800a258:	d101      	bne.n	800a25e <__sflush_r+0x7a>
 800a25a:	682b      	ldr	r3, [r5, #0]
 800a25c:	b903      	cbnz	r3, 800a260 <__sflush_r+0x7c>
 800a25e:	6560      	str	r0, [r4, #84]	; 0x54
 800a260:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a262:	602f      	str	r7, [r5, #0]
 800a264:	2900      	cmp	r1, #0
 800a266:	d0ca      	beq.n	800a1fe <__sflush_r+0x1a>
 800a268:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a26c:	4299      	cmp	r1, r3
 800a26e:	d002      	beq.n	800a276 <__sflush_r+0x92>
 800a270:	4628      	mov	r0, r5
 800a272:	f7fd f94b 	bl	800750c <_free_r>
 800a276:	2000      	movs	r0, #0
 800a278:	6360      	str	r0, [r4, #52]	; 0x34
 800a27a:	e7c1      	b.n	800a200 <__sflush_r+0x1c>
 800a27c:	6a21      	ldr	r1, [r4, #32]
 800a27e:	2301      	movs	r3, #1
 800a280:	4628      	mov	r0, r5
 800a282:	47b0      	blx	r6
 800a284:	1c41      	adds	r1, r0, #1
 800a286:	d1c7      	bne.n	800a218 <__sflush_r+0x34>
 800a288:	682b      	ldr	r3, [r5, #0]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d0c4      	beq.n	800a218 <__sflush_r+0x34>
 800a28e:	2b1d      	cmp	r3, #29
 800a290:	d001      	beq.n	800a296 <__sflush_r+0xb2>
 800a292:	2b16      	cmp	r3, #22
 800a294:	d101      	bne.n	800a29a <__sflush_r+0xb6>
 800a296:	602f      	str	r7, [r5, #0]
 800a298:	e7b1      	b.n	800a1fe <__sflush_r+0x1a>
 800a29a:	89a3      	ldrh	r3, [r4, #12]
 800a29c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2a0:	81a3      	strh	r3, [r4, #12]
 800a2a2:	e7ad      	b.n	800a200 <__sflush_r+0x1c>
 800a2a4:	690f      	ldr	r7, [r1, #16]
 800a2a6:	2f00      	cmp	r7, #0
 800a2a8:	d0a9      	beq.n	800a1fe <__sflush_r+0x1a>
 800a2aa:	0793      	lsls	r3, r2, #30
 800a2ac:	680e      	ldr	r6, [r1, #0]
 800a2ae:	bf08      	it	eq
 800a2b0:	694b      	ldreq	r3, [r1, #20]
 800a2b2:	600f      	str	r7, [r1, #0]
 800a2b4:	bf18      	it	ne
 800a2b6:	2300      	movne	r3, #0
 800a2b8:	eba6 0807 	sub.w	r8, r6, r7
 800a2bc:	608b      	str	r3, [r1, #8]
 800a2be:	f1b8 0f00 	cmp.w	r8, #0
 800a2c2:	dd9c      	ble.n	800a1fe <__sflush_r+0x1a>
 800a2c4:	6a21      	ldr	r1, [r4, #32]
 800a2c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a2c8:	4643      	mov	r3, r8
 800a2ca:	463a      	mov	r2, r7
 800a2cc:	4628      	mov	r0, r5
 800a2ce:	47b0      	blx	r6
 800a2d0:	2800      	cmp	r0, #0
 800a2d2:	dc06      	bgt.n	800a2e2 <__sflush_r+0xfe>
 800a2d4:	89a3      	ldrh	r3, [r4, #12]
 800a2d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a2da:	81a3      	strh	r3, [r4, #12]
 800a2dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a2e0:	e78e      	b.n	800a200 <__sflush_r+0x1c>
 800a2e2:	4407      	add	r7, r0
 800a2e4:	eba8 0800 	sub.w	r8, r8, r0
 800a2e8:	e7e9      	b.n	800a2be <__sflush_r+0xda>
 800a2ea:	bf00      	nop
 800a2ec:	20400001 	.word	0x20400001

0800a2f0 <_fflush_r>:
 800a2f0:	b538      	push	{r3, r4, r5, lr}
 800a2f2:	690b      	ldr	r3, [r1, #16]
 800a2f4:	4605      	mov	r5, r0
 800a2f6:	460c      	mov	r4, r1
 800a2f8:	b913      	cbnz	r3, 800a300 <_fflush_r+0x10>
 800a2fa:	2500      	movs	r5, #0
 800a2fc:	4628      	mov	r0, r5
 800a2fe:	bd38      	pop	{r3, r4, r5, pc}
 800a300:	b118      	cbz	r0, 800a30a <_fflush_r+0x1a>
 800a302:	6983      	ldr	r3, [r0, #24]
 800a304:	b90b      	cbnz	r3, 800a30a <_fflush_r+0x1a>
 800a306:	f000 f887 	bl	800a418 <__sinit>
 800a30a:	4b14      	ldr	r3, [pc, #80]	; (800a35c <_fflush_r+0x6c>)
 800a30c:	429c      	cmp	r4, r3
 800a30e:	d11b      	bne.n	800a348 <_fflush_r+0x58>
 800a310:	686c      	ldr	r4, [r5, #4]
 800a312:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d0ef      	beq.n	800a2fa <_fflush_r+0xa>
 800a31a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a31c:	07d0      	lsls	r0, r2, #31
 800a31e:	d404      	bmi.n	800a32a <_fflush_r+0x3a>
 800a320:	0599      	lsls	r1, r3, #22
 800a322:	d402      	bmi.n	800a32a <_fflush_r+0x3a>
 800a324:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a326:	f000 f927 	bl	800a578 <__retarget_lock_acquire_recursive>
 800a32a:	4628      	mov	r0, r5
 800a32c:	4621      	mov	r1, r4
 800a32e:	f7ff ff59 	bl	800a1e4 <__sflush_r>
 800a332:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a334:	07da      	lsls	r2, r3, #31
 800a336:	4605      	mov	r5, r0
 800a338:	d4e0      	bmi.n	800a2fc <_fflush_r+0xc>
 800a33a:	89a3      	ldrh	r3, [r4, #12]
 800a33c:	059b      	lsls	r3, r3, #22
 800a33e:	d4dd      	bmi.n	800a2fc <_fflush_r+0xc>
 800a340:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a342:	f000 f91a 	bl	800a57a <__retarget_lock_release_recursive>
 800a346:	e7d9      	b.n	800a2fc <_fflush_r+0xc>
 800a348:	4b05      	ldr	r3, [pc, #20]	; (800a360 <_fflush_r+0x70>)
 800a34a:	429c      	cmp	r4, r3
 800a34c:	d101      	bne.n	800a352 <_fflush_r+0x62>
 800a34e:	68ac      	ldr	r4, [r5, #8]
 800a350:	e7df      	b.n	800a312 <_fflush_r+0x22>
 800a352:	4b04      	ldr	r3, [pc, #16]	; (800a364 <_fflush_r+0x74>)
 800a354:	429c      	cmp	r4, r3
 800a356:	bf08      	it	eq
 800a358:	68ec      	ldreq	r4, [r5, #12]
 800a35a:	e7da      	b.n	800a312 <_fflush_r+0x22>
 800a35c:	0800d680 	.word	0x0800d680
 800a360:	0800d6a0 	.word	0x0800d6a0
 800a364:	0800d660 	.word	0x0800d660

0800a368 <std>:
 800a368:	2300      	movs	r3, #0
 800a36a:	b510      	push	{r4, lr}
 800a36c:	4604      	mov	r4, r0
 800a36e:	e9c0 3300 	strd	r3, r3, [r0]
 800a372:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a376:	6083      	str	r3, [r0, #8]
 800a378:	8181      	strh	r1, [r0, #12]
 800a37a:	6643      	str	r3, [r0, #100]	; 0x64
 800a37c:	81c2      	strh	r2, [r0, #14]
 800a37e:	6183      	str	r3, [r0, #24]
 800a380:	4619      	mov	r1, r3
 800a382:	2208      	movs	r2, #8
 800a384:	305c      	adds	r0, #92	; 0x5c
 800a386:	f7fd f8b9 	bl	80074fc <memset>
 800a38a:	4b05      	ldr	r3, [pc, #20]	; (800a3a0 <std+0x38>)
 800a38c:	6263      	str	r3, [r4, #36]	; 0x24
 800a38e:	4b05      	ldr	r3, [pc, #20]	; (800a3a4 <std+0x3c>)
 800a390:	62a3      	str	r3, [r4, #40]	; 0x28
 800a392:	4b05      	ldr	r3, [pc, #20]	; (800a3a8 <std+0x40>)
 800a394:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a396:	4b05      	ldr	r3, [pc, #20]	; (800a3ac <std+0x44>)
 800a398:	6224      	str	r4, [r4, #32]
 800a39a:	6323      	str	r3, [r4, #48]	; 0x30
 800a39c:	bd10      	pop	{r4, pc}
 800a39e:	bf00      	nop
 800a3a0:	08008059 	.word	0x08008059
 800a3a4:	0800807f 	.word	0x0800807f
 800a3a8:	080080b7 	.word	0x080080b7
 800a3ac:	080080db 	.word	0x080080db

0800a3b0 <_cleanup_r>:
 800a3b0:	4901      	ldr	r1, [pc, #4]	; (800a3b8 <_cleanup_r+0x8>)
 800a3b2:	f000 b8c1 	b.w	800a538 <_fwalk_reent>
 800a3b6:	bf00      	nop
 800a3b8:	0800a2f1 	.word	0x0800a2f1

0800a3bc <__sfmoreglue>:
 800a3bc:	b570      	push	{r4, r5, r6, lr}
 800a3be:	2268      	movs	r2, #104	; 0x68
 800a3c0:	1e4d      	subs	r5, r1, #1
 800a3c2:	4355      	muls	r5, r2
 800a3c4:	460e      	mov	r6, r1
 800a3c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a3ca:	f7fd f90b 	bl	80075e4 <_malloc_r>
 800a3ce:	4604      	mov	r4, r0
 800a3d0:	b140      	cbz	r0, 800a3e4 <__sfmoreglue+0x28>
 800a3d2:	2100      	movs	r1, #0
 800a3d4:	e9c0 1600 	strd	r1, r6, [r0]
 800a3d8:	300c      	adds	r0, #12
 800a3da:	60a0      	str	r0, [r4, #8]
 800a3dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a3e0:	f7fd f88c 	bl	80074fc <memset>
 800a3e4:	4620      	mov	r0, r4
 800a3e6:	bd70      	pop	{r4, r5, r6, pc}

0800a3e8 <__sfp_lock_acquire>:
 800a3e8:	4801      	ldr	r0, [pc, #4]	; (800a3f0 <__sfp_lock_acquire+0x8>)
 800a3ea:	f000 b8c5 	b.w	800a578 <__retarget_lock_acquire_recursive>
 800a3ee:	bf00      	nop
 800a3f0:	20000641 	.word	0x20000641

0800a3f4 <__sfp_lock_release>:
 800a3f4:	4801      	ldr	r0, [pc, #4]	; (800a3fc <__sfp_lock_release+0x8>)
 800a3f6:	f000 b8c0 	b.w	800a57a <__retarget_lock_release_recursive>
 800a3fa:	bf00      	nop
 800a3fc:	20000641 	.word	0x20000641

0800a400 <__sinit_lock_acquire>:
 800a400:	4801      	ldr	r0, [pc, #4]	; (800a408 <__sinit_lock_acquire+0x8>)
 800a402:	f000 b8b9 	b.w	800a578 <__retarget_lock_acquire_recursive>
 800a406:	bf00      	nop
 800a408:	20000642 	.word	0x20000642

0800a40c <__sinit_lock_release>:
 800a40c:	4801      	ldr	r0, [pc, #4]	; (800a414 <__sinit_lock_release+0x8>)
 800a40e:	f000 b8b4 	b.w	800a57a <__retarget_lock_release_recursive>
 800a412:	bf00      	nop
 800a414:	20000642 	.word	0x20000642

0800a418 <__sinit>:
 800a418:	b510      	push	{r4, lr}
 800a41a:	4604      	mov	r4, r0
 800a41c:	f7ff fff0 	bl	800a400 <__sinit_lock_acquire>
 800a420:	69a3      	ldr	r3, [r4, #24]
 800a422:	b11b      	cbz	r3, 800a42c <__sinit+0x14>
 800a424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a428:	f7ff bff0 	b.w	800a40c <__sinit_lock_release>
 800a42c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a430:	6523      	str	r3, [r4, #80]	; 0x50
 800a432:	4b13      	ldr	r3, [pc, #76]	; (800a480 <__sinit+0x68>)
 800a434:	4a13      	ldr	r2, [pc, #76]	; (800a484 <__sinit+0x6c>)
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	62a2      	str	r2, [r4, #40]	; 0x28
 800a43a:	42a3      	cmp	r3, r4
 800a43c:	bf04      	itt	eq
 800a43e:	2301      	moveq	r3, #1
 800a440:	61a3      	streq	r3, [r4, #24]
 800a442:	4620      	mov	r0, r4
 800a444:	f000 f820 	bl	800a488 <__sfp>
 800a448:	6060      	str	r0, [r4, #4]
 800a44a:	4620      	mov	r0, r4
 800a44c:	f000 f81c 	bl	800a488 <__sfp>
 800a450:	60a0      	str	r0, [r4, #8]
 800a452:	4620      	mov	r0, r4
 800a454:	f000 f818 	bl	800a488 <__sfp>
 800a458:	2200      	movs	r2, #0
 800a45a:	60e0      	str	r0, [r4, #12]
 800a45c:	2104      	movs	r1, #4
 800a45e:	6860      	ldr	r0, [r4, #4]
 800a460:	f7ff ff82 	bl	800a368 <std>
 800a464:	68a0      	ldr	r0, [r4, #8]
 800a466:	2201      	movs	r2, #1
 800a468:	2109      	movs	r1, #9
 800a46a:	f7ff ff7d 	bl	800a368 <std>
 800a46e:	68e0      	ldr	r0, [r4, #12]
 800a470:	2202      	movs	r2, #2
 800a472:	2112      	movs	r1, #18
 800a474:	f7ff ff78 	bl	800a368 <std>
 800a478:	2301      	movs	r3, #1
 800a47a:	61a3      	str	r3, [r4, #24]
 800a47c:	e7d2      	b.n	800a424 <__sinit+0xc>
 800a47e:	bf00      	nop
 800a480:	0800d2d4 	.word	0x0800d2d4
 800a484:	0800a3b1 	.word	0x0800a3b1

0800a488 <__sfp>:
 800a488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a48a:	4607      	mov	r7, r0
 800a48c:	f7ff ffac 	bl	800a3e8 <__sfp_lock_acquire>
 800a490:	4b1e      	ldr	r3, [pc, #120]	; (800a50c <__sfp+0x84>)
 800a492:	681e      	ldr	r6, [r3, #0]
 800a494:	69b3      	ldr	r3, [r6, #24]
 800a496:	b913      	cbnz	r3, 800a49e <__sfp+0x16>
 800a498:	4630      	mov	r0, r6
 800a49a:	f7ff ffbd 	bl	800a418 <__sinit>
 800a49e:	3648      	adds	r6, #72	; 0x48
 800a4a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a4a4:	3b01      	subs	r3, #1
 800a4a6:	d503      	bpl.n	800a4b0 <__sfp+0x28>
 800a4a8:	6833      	ldr	r3, [r6, #0]
 800a4aa:	b30b      	cbz	r3, 800a4f0 <__sfp+0x68>
 800a4ac:	6836      	ldr	r6, [r6, #0]
 800a4ae:	e7f7      	b.n	800a4a0 <__sfp+0x18>
 800a4b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a4b4:	b9d5      	cbnz	r5, 800a4ec <__sfp+0x64>
 800a4b6:	4b16      	ldr	r3, [pc, #88]	; (800a510 <__sfp+0x88>)
 800a4b8:	60e3      	str	r3, [r4, #12]
 800a4ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a4be:	6665      	str	r5, [r4, #100]	; 0x64
 800a4c0:	f000 f859 	bl	800a576 <__retarget_lock_init_recursive>
 800a4c4:	f7ff ff96 	bl	800a3f4 <__sfp_lock_release>
 800a4c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a4cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a4d0:	6025      	str	r5, [r4, #0]
 800a4d2:	61a5      	str	r5, [r4, #24]
 800a4d4:	2208      	movs	r2, #8
 800a4d6:	4629      	mov	r1, r5
 800a4d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a4dc:	f7fd f80e 	bl	80074fc <memset>
 800a4e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a4e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a4e8:	4620      	mov	r0, r4
 800a4ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a4ec:	3468      	adds	r4, #104	; 0x68
 800a4ee:	e7d9      	b.n	800a4a4 <__sfp+0x1c>
 800a4f0:	2104      	movs	r1, #4
 800a4f2:	4638      	mov	r0, r7
 800a4f4:	f7ff ff62 	bl	800a3bc <__sfmoreglue>
 800a4f8:	4604      	mov	r4, r0
 800a4fa:	6030      	str	r0, [r6, #0]
 800a4fc:	2800      	cmp	r0, #0
 800a4fe:	d1d5      	bne.n	800a4ac <__sfp+0x24>
 800a500:	f7ff ff78 	bl	800a3f4 <__sfp_lock_release>
 800a504:	230c      	movs	r3, #12
 800a506:	603b      	str	r3, [r7, #0]
 800a508:	e7ee      	b.n	800a4e8 <__sfp+0x60>
 800a50a:	bf00      	nop
 800a50c:	0800d2d4 	.word	0x0800d2d4
 800a510:	ffff0001 	.word	0xffff0001

0800a514 <fiprintf>:
 800a514:	b40e      	push	{r1, r2, r3}
 800a516:	b503      	push	{r0, r1, lr}
 800a518:	4601      	mov	r1, r0
 800a51a:	ab03      	add	r3, sp, #12
 800a51c:	4805      	ldr	r0, [pc, #20]	; (800a534 <fiprintf+0x20>)
 800a51e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a522:	6800      	ldr	r0, [r0, #0]
 800a524:	9301      	str	r3, [sp, #4]
 800a526:	f000 f8ad 	bl	800a684 <_vfiprintf_r>
 800a52a:	b002      	add	sp, #8
 800a52c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a530:	b003      	add	sp, #12
 800a532:	4770      	bx	lr
 800a534:	20000010 	.word	0x20000010

0800a538 <_fwalk_reent>:
 800a538:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a53c:	4606      	mov	r6, r0
 800a53e:	4688      	mov	r8, r1
 800a540:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a544:	2700      	movs	r7, #0
 800a546:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a54a:	f1b9 0901 	subs.w	r9, r9, #1
 800a54e:	d505      	bpl.n	800a55c <_fwalk_reent+0x24>
 800a550:	6824      	ldr	r4, [r4, #0]
 800a552:	2c00      	cmp	r4, #0
 800a554:	d1f7      	bne.n	800a546 <_fwalk_reent+0xe>
 800a556:	4638      	mov	r0, r7
 800a558:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a55c:	89ab      	ldrh	r3, [r5, #12]
 800a55e:	2b01      	cmp	r3, #1
 800a560:	d907      	bls.n	800a572 <_fwalk_reent+0x3a>
 800a562:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a566:	3301      	adds	r3, #1
 800a568:	d003      	beq.n	800a572 <_fwalk_reent+0x3a>
 800a56a:	4629      	mov	r1, r5
 800a56c:	4630      	mov	r0, r6
 800a56e:	47c0      	blx	r8
 800a570:	4307      	orrs	r7, r0
 800a572:	3568      	adds	r5, #104	; 0x68
 800a574:	e7e9      	b.n	800a54a <_fwalk_reent+0x12>

0800a576 <__retarget_lock_init_recursive>:
 800a576:	4770      	bx	lr

0800a578 <__retarget_lock_acquire_recursive>:
 800a578:	4770      	bx	lr

0800a57a <__retarget_lock_release_recursive>:
 800a57a:	4770      	bx	lr

0800a57c <__ascii_mbtowc>:
 800a57c:	b082      	sub	sp, #8
 800a57e:	b901      	cbnz	r1, 800a582 <__ascii_mbtowc+0x6>
 800a580:	a901      	add	r1, sp, #4
 800a582:	b142      	cbz	r2, 800a596 <__ascii_mbtowc+0x1a>
 800a584:	b14b      	cbz	r3, 800a59a <__ascii_mbtowc+0x1e>
 800a586:	7813      	ldrb	r3, [r2, #0]
 800a588:	600b      	str	r3, [r1, #0]
 800a58a:	7812      	ldrb	r2, [r2, #0]
 800a58c:	1e10      	subs	r0, r2, #0
 800a58e:	bf18      	it	ne
 800a590:	2001      	movne	r0, #1
 800a592:	b002      	add	sp, #8
 800a594:	4770      	bx	lr
 800a596:	4610      	mov	r0, r2
 800a598:	e7fb      	b.n	800a592 <__ascii_mbtowc+0x16>
 800a59a:	f06f 0001 	mvn.w	r0, #1
 800a59e:	e7f8      	b.n	800a592 <__ascii_mbtowc+0x16>

0800a5a0 <memmove>:
 800a5a0:	4288      	cmp	r0, r1
 800a5a2:	b510      	push	{r4, lr}
 800a5a4:	eb01 0402 	add.w	r4, r1, r2
 800a5a8:	d902      	bls.n	800a5b0 <memmove+0x10>
 800a5aa:	4284      	cmp	r4, r0
 800a5ac:	4623      	mov	r3, r4
 800a5ae:	d807      	bhi.n	800a5c0 <memmove+0x20>
 800a5b0:	1e43      	subs	r3, r0, #1
 800a5b2:	42a1      	cmp	r1, r4
 800a5b4:	d008      	beq.n	800a5c8 <memmove+0x28>
 800a5b6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5ba:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5be:	e7f8      	b.n	800a5b2 <memmove+0x12>
 800a5c0:	4402      	add	r2, r0
 800a5c2:	4601      	mov	r1, r0
 800a5c4:	428a      	cmp	r2, r1
 800a5c6:	d100      	bne.n	800a5ca <memmove+0x2a>
 800a5c8:	bd10      	pop	{r4, pc}
 800a5ca:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5ce:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5d2:	e7f7      	b.n	800a5c4 <memmove+0x24>

0800a5d4 <_realloc_r>:
 800a5d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5d8:	4680      	mov	r8, r0
 800a5da:	4614      	mov	r4, r2
 800a5dc:	460e      	mov	r6, r1
 800a5de:	b921      	cbnz	r1, 800a5ea <_realloc_r+0x16>
 800a5e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5e4:	4611      	mov	r1, r2
 800a5e6:	f7fc bffd 	b.w	80075e4 <_malloc_r>
 800a5ea:	b92a      	cbnz	r2, 800a5f8 <_realloc_r+0x24>
 800a5ec:	f7fc ff8e 	bl	800750c <_free_r>
 800a5f0:	4625      	mov	r5, r4
 800a5f2:	4628      	mov	r0, r5
 800a5f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5f8:	f000 faae 	bl	800ab58 <_malloc_usable_size_r>
 800a5fc:	4284      	cmp	r4, r0
 800a5fe:	4607      	mov	r7, r0
 800a600:	d802      	bhi.n	800a608 <_realloc_r+0x34>
 800a602:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a606:	d812      	bhi.n	800a62e <_realloc_r+0x5a>
 800a608:	4621      	mov	r1, r4
 800a60a:	4640      	mov	r0, r8
 800a60c:	f7fc ffea 	bl	80075e4 <_malloc_r>
 800a610:	4605      	mov	r5, r0
 800a612:	2800      	cmp	r0, #0
 800a614:	d0ed      	beq.n	800a5f2 <_realloc_r+0x1e>
 800a616:	42bc      	cmp	r4, r7
 800a618:	4622      	mov	r2, r4
 800a61a:	4631      	mov	r1, r6
 800a61c:	bf28      	it	cs
 800a61e:	463a      	movcs	r2, r7
 800a620:	f7fe fc12 	bl	8008e48 <memcpy>
 800a624:	4631      	mov	r1, r6
 800a626:	4640      	mov	r0, r8
 800a628:	f7fc ff70 	bl	800750c <_free_r>
 800a62c:	e7e1      	b.n	800a5f2 <_realloc_r+0x1e>
 800a62e:	4635      	mov	r5, r6
 800a630:	e7df      	b.n	800a5f2 <_realloc_r+0x1e>

0800a632 <__sfputc_r>:
 800a632:	6893      	ldr	r3, [r2, #8]
 800a634:	3b01      	subs	r3, #1
 800a636:	2b00      	cmp	r3, #0
 800a638:	b410      	push	{r4}
 800a63a:	6093      	str	r3, [r2, #8]
 800a63c:	da08      	bge.n	800a650 <__sfputc_r+0x1e>
 800a63e:	6994      	ldr	r4, [r2, #24]
 800a640:	42a3      	cmp	r3, r4
 800a642:	db01      	blt.n	800a648 <__sfputc_r+0x16>
 800a644:	290a      	cmp	r1, #10
 800a646:	d103      	bne.n	800a650 <__sfputc_r+0x1e>
 800a648:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a64c:	f000 b94a 	b.w	800a8e4 <__swbuf_r>
 800a650:	6813      	ldr	r3, [r2, #0]
 800a652:	1c58      	adds	r0, r3, #1
 800a654:	6010      	str	r0, [r2, #0]
 800a656:	7019      	strb	r1, [r3, #0]
 800a658:	4608      	mov	r0, r1
 800a65a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a65e:	4770      	bx	lr

0800a660 <__sfputs_r>:
 800a660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a662:	4606      	mov	r6, r0
 800a664:	460f      	mov	r7, r1
 800a666:	4614      	mov	r4, r2
 800a668:	18d5      	adds	r5, r2, r3
 800a66a:	42ac      	cmp	r4, r5
 800a66c:	d101      	bne.n	800a672 <__sfputs_r+0x12>
 800a66e:	2000      	movs	r0, #0
 800a670:	e007      	b.n	800a682 <__sfputs_r+0x22>
 800a672:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a676:	463a      	mov	r2, r7
 800a678:	4630      	mov	r0, r6
 800a67a:	f7ff ffda 	bl	800a632 <__sfputc_r>
 800a67e:	1c43      	adds	r3, r0, #1
 800a680:	d1f3      	bne.n	800a66a <__sfputs_r+0xa>
 800a682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a684 <_vfiprintf_r>:
 800a684:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a688:	460d      	mov	r5, r1
 800a68a:	b09d      	sub	sp, #116	; 0x74
 800a68c:	4614      	mov	r4, r2
 800a68e:	4698      	mov	r8, r3
 800a690:	4606      	mov	r6, r0
 800a692:	b118      	cbz	r0, 800a69c <_vfiprintf_r+0x18>
 800a694:	6983      	ldr	r3, [r0, #24]
 800a696:	b90b      	cbnz	r3, 800a69c <_vfiprintf_r+0x18>
 800a698:	f7ff febe 	bl	800a418 <__sinit>
 800a69c:	4b89      	ldr	r3, [pc, #548]	; (800a8c4 <_vfiprintf_r+0x240>)
 800a69e:	429d      	cmp	r5, r3
 800a6a0:	d11b      	bne.n	800a6da <_vfiprintf_r+0x56>
 800a6a2:	6875      	ldr	r5, [r6, #4]
 800a6a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6a6:	07d9      	lsls	r1, r3, #31
 800a6a8:	d405      	bmi.n	800a6b6 <_vfiprintf_r+0x32>
 800a6aa:	89ab      	ldrh	r3, [r5, #12]
 800a6ac:	059a      	lsls	r2, r3, #22
 800a6ae:	d402      	bmi.n	800a6b6 <_vfiprintf_r+0x32>
 800a6b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6b2:	f7ff ff61 	bl	800a578 <__retarget_lock_acquire_recursive>
 800a6b6:	89ab      	ldrh	r3, [r5, #12]
 800a6b8:	071b      	lsls	r3, r3, #28
 800a6ba:	d501      	bpl.n	800a6c0 <_vfiprintf_r+0x3c>
 800a6bc:	692b      	ldr	r3, [r5, #16]
 800a6be:	b9eb      	cbnz	r3, 800a6fc <_vfiprintf_r+0x78>
 800a6c0:	4629      	mov	r1, r5
 800a6c2:	4630      	mov	r0, r6
 800a6c4:	f000 f96e 	bl	800a9a4 <__swsetup_r>
 800a6c8:	b1c0      	cbz	r0, 800a6fc <_vfiprintf_r+0x78>
 800a6ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6cc:	07dc      	lsls	r4, r3, #31
 800a6ce:	d50e      	bpl.n	800a6ee <_vfiprintf_r+0x6a>
 800a6d0:	f04f 30ff 	mov.w	r0, #4294967295
 800a6d4:	b01d      	add	sp, #116	; 0x74
 800a6d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6da:	4b7b      	ldr	r3, [pc, #492]	; (800a8c8 <_vfiprintf_r+0x244>)
 800a6dc:	429d      	cmp	r5, r3
 800a6de:	d101      	bne.n	800a6e4 <_vfiprintf_r+0x60>
 800a6e0:	68b5      	ldr	r5, [r6, #8]
 800a6e2:	e7df      	b.n	800a6a4 <_vfiprintf_r+0x20>
 800a6e4:	4b79      	ldr	r3, [pc, #484]	; (800a8cc <_vfiprintf_r+0x248>)
 800a6e6:	429d      	cmp	r5, r3
 800a6e8:	bf08      	it	eq
 800a6ea:	68f5      	ldreq	r5, [r6, #12]
 800a6ec:	e7da      	b.n	800a6a4 <_vfiprintf_r+0x20>
 800a6ee:	89ab      	ldrh	r3, [r5, #12]
 800a6f0:	0598      	lsls	r0, r3, #22
 800a6f2:	d4ed      	bmi.n	800a6d0 <_vfiprintf_r+0x4c>
 800a6f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6f6:	f7ff ff40 	bl	800a57a <__retarget_lock_release_recursive>
 800a6fa:	e7e9      	b.n	800a6d0 <_vfiprintf_r+0x4c>
 800a6fc:	2300      	movs	r3, #0
 800a6fe:	9309      	str	r3, [sp, #36]	; 0x24
 800a700:	2320      	movs	r3, #32
 800a702:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a706:	f8cd 800c 	str.w	r8, [sp, #12]
 800a70a:	2330      	movs	r3, #48	; 0x30
 800a70c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a8d0 <_vfiprintf_r+0x24c>
 800a710:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a714:	f04f 0901 	mov.w	r9, #1
 800a718:	4623      	mov	r3, r4
 800a71a:	469a      	mov	sl, r3
 800a71c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a720:	b10a      	cbz	r2, 800a726 <_vfiprintf_r+0xa2>
 800a722:	2a25      	cmp	r2, #37	; 0x25
 800a724:	d1f9      	bne.n	800a71a <_vfiprintf_r+0x96>
 800a726:	ebba 0b04 	subs.w	fp, sl, r4
 800a72a:	d00b      	beq.n	800a744 <_vfiprintf_r+0xc0>
 800a72c:	465b      	mov	r3, fp
 800a72e:	4622      	mov	r2, r4
 800a730:	4629      	mov	r1, r5
 800a732:	4630      	mov	r0, r6
 800a734:	f7ff ff94 	bl	800a660 <__sfputs_r>
 800a738:	3001      	adds	r0, #1
 800a73a:	f000 80aa 	beq.w	800a892 <_vfiprintf_r+0x20e>
 800a73e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a740:	445a      	add	r2, fp
 800a742:	9209      	str	r2, [sp, #36]	; 0x24
 800a744:	f89a 3000 	ldrb.w	r3, [sl]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	f000 80a2 	beq.w	800a892 <_vfiprintf_r+0x20e>
 800a74e:	2300      	movs	r3, #0
 800a750:	f04f 32ff 	mov.w	r2, #4294967295
 800a754:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a758:	f10a 0a01 	add.w	sl, sl, #1
 800a75c:	9304      	str	r3, [sp, #16]
 800a75e:	9307      	str	r3, [sp, #28]
 800a760:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a764:	931a      	str	r3, [sp, #104]	; 0x68
 800a766:	4654      	mov	r4, sl
 800a768:	2205      	movs	r2, #5
 800a76a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a76e:	4858      	ldr	r0, [pc, #352]	; (800a8d0 <_vfiprintf_r+0x24c>)
 800a770:	f7f5 fd4e 	bl	8000210 <memchr>
 800a774:	9a04      	ldr	r2, [sp, #16]
 800a776:	b9d8      	cbnz	r0, 800a7b0 <_vfiprintf_r+0x12c>
 800a778:	06d1      	lsls	r1, r2, #27
 800a77a:	bf44      	itt	mi
 800a77c:	2320      	movmi	r3, #32
 800a77e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a782:	0713      	lsls	r3, r2, #28
 800a784:	bf44      	itt	mi
 800a786:	232b      	movmi	r3, #43	; 0x2b
 800a788:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a78c:	f89a 3000 	ldrb.w	r3, [sl]
 800a790:	2b2a      	cmp	r3, #42	; 0x2a
 800a792:	d015      	beq.n	800a7c0 <_vfiprintf_r+0x13c>
 800a794:	9a07      	ldr	r2, [sp, #28]
 800a796:	4654      	mov	r4, sl
 800a798:	2000      	movs	r0, #0
 800a79a:	f04f 0c0a 	mov.w	ip, #10
 800a79e:	4621      	mov	r1, r4
 800a7a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a7a4:	3b30      	subs	r3, #48	; 0x30
 800a7a6:	2b09      	cmp	r3, #9
 800a7a8:	d94e      	bls.n	800a848 <_vfiprintf_r+0x1c4>
 800a7aa:	b1b0      	cbz	r0, 800a7da <_vfiprintf_r+0x156>
 800a7ac:	9207      	str	r2, [sp, #28]
 800a7ae:	e014      	b.n	800a7da <_vfiprintf_r+0x156>
 800a7b0:	eba0 0308 	sub.w	r3, r0, r8
 800a7b4:	fa09 f303 	lsl.w	r3, r9, r3
 800a7b8:	4313      	orrs	r3, r2
 800a7ba:	9304      	str	r3, [sp, #16]
 800a7bc:	46a2      	mov	sl, r4
 800a7be:	e7d2      	b.n	800a766 <_vfiprintf_r+0xe2>
 800a7c0:	9b03      	ldr	r3, [sp, #12]
 800a7c2:	1d19      	adds	r1, r3, #4
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	9103      	str	r1, [sp, #12]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	bfbb      	ittet	lt
 800a7cc:	425b      	neglt	r3, r3
 800a7ce:	f042 0202 	orrlt.w	r2, r2, #2
 800a7d2:	9307      	strge	r3, [sp, #28]
 800a7d4:	9307      	strlt	r3, [sp, #28]
 800a7d6:	bfb8      	it	lt
 800a7d8:	9204      	strlt	r2, [sp, #16]
 800a7da:	7823      	ldrb	r3, [r4, #0]
 800a7dc:	2b2e      	cmp	r3, #46	; 0x2e
 800a7de:	d10c      	bne.n	800a7fa <_vfiprintf_r+0x176>
 800a7e0:	7863      	ldrb	r3, [r4, #1]
 800a7e2:	2b2a      	cmp	r3, #42	; 0x2a
 800a7e4:	d135      	bne.n	800a852 <_vfiprintf_r+0x1ce>
 800a7e6:	9b03      	ldr	r3, [sp, #12]
 800a7e8:	1d1a      	adds	r2, r3, #4
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	9203      	str	r2, [sp, #12]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	bfb8      	it	lt
 800a7f2:	f04f 33ff 	movlt.w	r3, #4294967295
 800a7f6:	3402      	adds	r4, #2
 800a7f8:	9305      	str	r3, [sp, #20]
 800a7fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a8e0 <_vfiprintf_r+0x25c>
 800a7fe:	7821      	ldrb	r1, [r4, #0]
 800a800:	2203      	movs	r2, #3
 800a802:	4650      	mov	r0, sl
 800a804:	f7f5 fd04 	bl	8000210 <memchr>
 800a808:	b140      	cbz	r0, 800a81c <_vfiprintf_r+0x198>
 800a80a:	2340      	movs	r3, #64	; 0x40
 800a80c:	eba0 000a 	sub.w	r0, r0, sl
 800a810:	fa03 f000 	lsl.w	r0, r3, r0
 800a814:	9b04      	ldr	r3, [sp, #16]
 800a816:	4303      	orrs	r3, r0
 800a818:	3401      	adds	r4, #1
 800a81a:	9304      	str	r3, [sp, #16]
 800a81c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a820:	482c      	ldr	r0, [pc, #176]	; (800a8d4 <_vfiprintf_r+0x250>)
 800a822:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a826:	2206      	movs	r2, #6
 800a828:	f7f5 fcf2 	bl	8000210 <memchr>
 800a82c:	2800      	cmp	r0, #0
 800a82e:	d03f      	beq.n	800a8b0 <_vfiprintf_r+0x22c>
 800a830:	4b29      	ldr	r3, [pc, #164]	; (800a8d8 <_vfiprintf_r+0x254>)
 800a832:	bb1b      	cbnz	r3, 800a87c <_vfiprintf_r+0x1f8>
 800a834:	9b03      	ldr	r3, [sp, #12]
 800a836:	3307      	adds	r3, #7
 800a838:	f023 0307 	bic.w	r3, r3, #7
 800a83c:	3308      	adds	r3, #8
 800a83e:	9303      	str	r3, [sp, #12]
 800a840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a842:	443b      	add	r3, r7
 800a844:	9309      	str	r3, [sp, #36]	; 0x24
 800a846:	e767      	b.n	800a718 <_vfiprintf_r+0x94>
 800a848:	fb0c 3202 	mla	r2, ip, r2, r3
 800a84c:	460c      	mov	r4, r1
 800a84e:	2001      	movs	r0, #1
 800a850:	e7a5      	b.n	800a79e <_vfiprintf_r+0x11a>
 800a852:	2300      	movs	r3, #0
 800a854:	3401      	adds	r4, #1
 800a856:	9305      	str	r3, [sp, #20]
 800a858:	4619      	mov	r1, r3
 800a85a:	f04f 0c0a 	mov.w	ip, #10
 800a85e:	4620      	mov	r0, r4
 800a860:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a864:	3a30      	subs	r2, #48	; 0x30
 800a866:	2a09      	cmp	r2, #9
 800a868:	d903      	bls.n	800a872 <_vfiprintf_r+0x1ee>
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d0c5      	beq.n	800a7fa <_vfiprintf_r+0x176>
 800a86e:	9105      	str	r1, [sp, #20]
 800a870:	e7c3      	b.n	800a7fa <_vfiprintf_r+0x176>
 800a872:	fb0c 2101 	mla	r1, ip, r1, r2
 800a876:	4604      	mov	r4, r0
 800a878:	2301      	movs	r3, #1
 800a87a:	e7f0      	b.n	800a85e <_vfiprintf_r+0x1da>
 800a87c:	ab03      	add	r3, sp, #12
 800a87e:	9300      	str	r3, [sp, #0]
 800a880:	462a      	mov	r2, r5
 800a882:	4b16      	ldr	r3, [pc, #88]	; (800a8dc <_vfiprintf_r+0x258>)
 800a884:	a904      	add	r1, sp, #16
 800a886:	4630      	mov	r0, r6
 800a888:	f7fc ffc0 	bl	800780c <_printf_float>
 800a88c:	4607      	mov	r7, r0
 800a88e:	1c78      	adds	r0, r7, #1
 800a890:	d1d6      	bne.n	800a840 <_vfiprintf_r+0x1bc>
 800a892:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a894:	07d9      	lsls	r1, r3, #31
 800a896:	d405      	bmi.n	800a8a4 <_vfiprintf_r+0x220>
 800a898:	89ab      	ldrh	r3, [r5, #12]
 800a89a:	059a      	lsls	r2, r3, #22
 800a89c:	d402      	bmi.n	800a8a4 <_vfiprintf_r+0x220>
 800a89e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a8a0:	f7ff fe6b 	bl	800a57a <__retarget_lock_release_recursive>
 800a8a4:	89ab      	ldrh	r3, [r5, #12]
 800a8a6:	065b      	lsls	r3, r3, #25
 800a8a8:	f53f af12 	bmi.w	800a6d0 <_vfiprintf_r+0x4c>
 800a8ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a8ae:	e711      	b.n	800a6d4 <_vfiprintf_r+0x50>
 800a8b0:	ab03      	add	r3, sp, #12
 800a8b2:	9300      	str	r3, [sp, #0]
 800a8b4:	462a      	mov	r2, r5
 800a8b6:	4b09      	ldr	r3, [pc, #36]	; (800a8dc <_vfiprintf_r+0x258>)
 800a8b8:	a904      	add	r1, sp, #16
 800a8ba:	4630      	mov	r0, r6
 800a8bc:	f7fd fa4a 	bl	8007d54 <_printf_i>
 800a8c0:	e7e4      	b.n	800a88c <_vfiprintf_r+0x208>
 800a8c2:	bf00      	nop
 800a8c4:	0800d680 	.word	0x0800d680
 800a8c8:	0800d6a0 	.word	0x0800d6a0
 800a8cc:	0800d660 	.word	0x0800d660
 800a8d0:	0800d4f4 	.word	0x0800d4f4
 800a8d4:	0800d4fe 	.word	0x0800d4fe
 800a8d8:	0800780d 	.word	0x0800780d
 800a8dc:	0800a661 	.word	0x0800a661
 800a8e0:	0800d4fa 	.word	0x0800d4fa

0800a8e4 <__swbuf_r>:
 800a8e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8e6:	460e      	mov	r6, r1
 800a8e8:	4614      	mov	r4, r2
 800a8ea:	4605      	mov	r5, r0
 800a8ec:	b118      	cbz	r0, 800a8f6 <__swbuf_r+0x12>
 800a8ee:	6983      	ldr	r3, [r0, #24]
 800a8f0:	b90b      	cbnz	r3, 800a8f6 <__swbuf_r+0x12>
 800a8f2:	f7ff fd91 	bl	800a418 <__sinit>
 800a8f6:	4b21      	ldr	r3, [pc, #132]	; (800a97c <__swbuf_r+0x98>)
 800a8f8:	429c      	cmp	r4, r3
 800a8fa:	d12b      	bne.n	800a954 <__swbuf_r+0x70>
 800a8fc:	686c      	ldr	r4, [r5, #4]
 800a8fe:	69a3      	ldr	r3, [r4, #24]
 800a900:	60a3      	str	r3, [r4, #8]
 800a902:	89a3      	ldrh	r3, [r4, #12]
 800a904:	071a      	lsls	r2, r3, #28
 800a906:	d52f      	bpl.n	800a968 <__swbuf_r+0x84>
 800a908:	6923      	ldr	r3, [r4, #16]
 800a90a:	b36b      	cbz	r3, 800a968 <__swbuf_r+0x84>
 800a90c:	6923      	ldr	r3, [r4, #16]
 800a90e:	6820      	ldr	r0, [r4, #0]
 800a910:	1ac0      	subs	r0, r0, r3
 800a912:	6963      	ldr	r3, [r4, #20]
 800a914:	b2f6      	uxtb	r6, r6
 800a916:	4283      	cmp	r3, r0
 800a918:	4637      	mov	r7, r6
 800a91a:	dc04      	bgt.n	800a926 <__swbuf_r+0x42>
 800a91c:	4621      	mov	r1, r4
 800a91e:	4628      	mov	r0, r5
 800a920:	f7ff fce6 	bl	800a2f0 <_fflush_r>
 800a924:	bb30      	cbnz	r0, 800a974 <__swbuf_r+0x90>
 800a926:	68a3      	ldr	r3, [r4, #8]
 800a928:	3b01      	subs	r3, #1
 800a92a:	60a3      	str	r3, [r4, #8]
 800a92c:	6823      	ldr	r3, [r4, #0]
 800a92e:	1c5a      	adds	r2, r3, #1
 800a930:	6022      	str	r2, [r4, #0]
 800a932:	701e      	strb	r6, [r3, #0]
 800a934:	6963      	ldr	r3, [r4, #20]
 800a936:	3001      	adds	r0, #1
 800a938:	4283      	cmp	r3, r0
 800a93a:	d004      	beq.n	800a946 <__swbuf_r+0x62>
 800a93c:	89a3      	ldrh	r3, [r4, #12]
 800a93e:	07db      	lsls	r3, r3, #31
 800a940:	d506      	bpl.n	800a950 <__swbuf_r+0x6c>
 800a942:	2e0a      	cmp	r6, #10
 800a944:	d104      	bne.n	800a950 <__swbuf_r+0x6c>
 800a946:	4621      	mov	r1, r4
 800a948:	4628      	mov	r0, r5
 800a94a:	f7ff fcd1 	bl	800a2f0 <_fflush_r>
 800a94e:	b988      	cbnz	r0, 800a974 <__swbuf_r+0x90>
 800a950:	4638      	mov	r0, r7
 800a952:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a954:	4b0a      	ldr	r3, [pc, #40]	; (800a980 <__swbuf_r+0x9c>)
 800a956:	429c      	cmp	r4, r3
 800a958:	d101      	bne.n	800a95e <__swbuf_r+0x7a>
 800a95a:	68ac      	ldr	r4, [r5, #8]
 800a95c:	e7cf      	b.n	800a8fe <__swbuf_r+0x1a>
 800a95e:	4b09      	ldr	r3, [pc, #36]	; (800a984 <__swbuf_r+0xa0>)
 800a960:	429c      	cmp	r4, r3
 800a962:	bf08      	it	eq
 800a964:	68ec      	ldreq	r4, [r5, #12]
 800a966:	e7ca      	b.n	800a8fe <__swbuf_r+0x1a>
 800a968:	4621      	mov	r1, r4
 800a96a:	4628      	mov	r0, r5
 800a96c:	f000 f81a 	bl	800a9a4 <__swsetup_r>
 800a970:	2800      	cmp	r0, #0
 800a972:	d0cb      	beq.n	800a90c <__swbuf_r+0x28>
 800a974:	f04f 37ff 	mov.w	r7, #4294967295
 800a978:	e7ea      	b.n	800a950 <__swbuf_r+0x6c>
 800a97a:	bf00      	nop
 800a97c:	0800d680 	.word	0x0800d680
 800a980:	0800d6a0 	.word	0x0800d6a0
 800a984:	0800d660 	.word	0x0800d660

0800a988 <__ascii_wctomb>:
 800a988:	b149      	cbz	r1, 800a99e <__ascii_wctomb+0x16>
 800a98a:	2aff      	cmp	r2, #255	; 0xff
 800a98c:	bf85      	ittet	hi
 800a98e:	238a      	movhi	r3, #138	; 0x8a
 800a990:	6003      	strhi	r3, [r0, #0]
 800a992:	700a      	strbls	r2, [r1, #0]
 800a994:	f04f 30ff 	movhi.w	r0, #4294967295
 800a998:	bf98      	it	ls
 800a99a:	2001      	movls	r0, #1
 800a99c:	4770      	bx	lr
 800a99e:	4608      	mov	r0, r1
 800a9a0:	4770      	bx	lr
	...

0800a9a4 <__swsetup_r>:
 800a9a4:	4b32      	ldr	r3, [pc, #200]	; (800aa70 <__swsetup_r+0xcc>)
 800a9a6:	b570      	push	{r4, r5, r6, lr}
 800a9a8:	681d      	ldr	r5, [r3, #0]
 800a9aa:	4606      	mov	r6, r0
 800a9ac:	460c      	mov	r4, r1
 800a9ae:	b125      	cbz	r5, 800a9ba <__swsetup_r+0x16>
 800a9b0:	69ab      	ldr	r3, [r5, #24]
 800a9b2:	b913      	cbnz	r3, 800a9ba <__swsetup_r+0x16>
 800a9b4:	4628      	mov	r0, r5
 800a9b6:	f7ff fd2f 	bl	800a418 <__sinit>
 800a9ba:	4b2e      	ldr	r3, [pc, #184]	; (800aa74 <__swsetup_r+0xd0>)
 800a9bc:	429c      	cmp	r4, r3
 800a9be:	d10f      	bne.n	800a9e0 <__swsetup_r+0x3c>
 800a9c0:	686c      	ldr	r4, [r5, #4]
 800a9c2:	89a3      	ldrh	r3, [r4, #12]
 800a9c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a9c8:	0719      	lsls	r1, r3, #28
 800a9ca:	d42c      	bmi.n	800aa26 <__swsetup_r+0x82>
 800a9cc:	06dd      	lsls	r5, r3, #27
 800a9ce:	d411      	bmi.n	800a9f4 <__swsetup_r+0x50>
 800a9d0:	2309      	movs	r3, #9
 800a9d2:	6033      	str	r3, [r6, #0]
 800a9d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a9d8:	81a3      	strh	r3, [r4, #12]
 800a9da:	f04f 30ff 	mov.w	r0, #4294967295
 800a9de:	e03e      	b.n	800aa5e <__swsetup_r+0xba>
 800a9e0:	4b25      	ldr	r3, [pc, #148]	; (800aa78 <__swsetup_r+0xd4>)
 800a9e2:	429c      	cmp	r4, r3
 800a9e4:	d101      	bne.n	800a9ea <__swsetup_r+0x46>
 800a9e6:	68ac      	ldr	r4, [r5, #8]
 800a9e8:	e7eb      	b.n	800a9c2 <__swsetup_r+0x1e>
 800a9ea:	4b24      	ldr	r3, [pc, #144]	; (800aa7c <__swsetup_r+0xd8>)
 800a9ec:	429c      	cmp	r4, r3
 800a9ee:	bf08      	it	eq
 800a9f0:	68ec      	ldreq	r4, [r5, #12]
 800a9f2:	e7e6      	b.n	800a9c2 <__swsetup_r+0x1e>
 800a9f4:	0758      	lsls	r0, r3, #29
 800a9f6:	d512      	bpl.n	800aa1e <__swsetup_r+0x7a>
 800a9f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a9fa:	b141      	cbz	r1, 800aa0e <__swsetup_r+0x6a>
 800a9fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa00:	4299      	cmp	r1, r3
 800aa02:	d002      	beq.n	800aa0a <__swsetup_r+0x66>
 800aa04:	4630      	mov	r0, r6
 800aa06:	f7fc fd81 	bl	800750c <_free_r>
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	6363      	str	r3, [r4, #52]	; 0x34
 800aa0e:	89a3      	ldrh	r3, [r4, #12]
 800aa10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800aa14:	81a3      	strh	r3, [r4, #12]
 800aa16:	2300      	movs	r3, #0
 800aa18:	6063      	str	r3, [r4, #4]
 800aa1a:	6923      	ldr	r3, [r4, #16]
 800aa1c:	6023      	str	r3, [r4, #0]
 800aa1e:	89a3      	ldrh	r3, [r4, #12]
 800aa20:	f043 0308 	orr.w	r3, r3, #8
 800aa24:	81a3      	strh	r3, [r4, #12]
 800aa26:	6923      	ldr	r3, [r4, #16]
 800aa28:	b94b      	cbnz	r3, 800aa3e <__swsetup_r+0x9a>
 800aa2a:	89a3      	ldrh	r3, [r4, #12]
 800aa2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800aa30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa34:	d003      	beq.n	800aa3e <__swsetup_r+0x9a>
 800aa36:	4621      	mov	r1, r4
 800aa38:	4630      	mov	r0, r6
 800aa3a:	f000 f84d 	bl	800aad8 <__smakebuf_r>
 800aa3e:	89a0      	ldrh	r0, [r4, #12]
 800aa40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aa44:	f010 0301 	ands.w	r3, r0, #1
 800aa48:	d00a      	beq.n	800aa60 <__swsetup_r+0xbc>
 800aa4a:	2300      	movs	r3, #0
 800aa4c:	60a3      	str	r3, [r4, #8]
 800aa4e:	6963      	ldr	r3, [r4, #20]
 800aa50:	425b      	negs	r3, r3
 800aa52:	61a3      	str	r3, [r4, #24]
 800aa54:	6923      	ldr	r3, [r4, #16]
 800aa56:	b943      	cbnz	r3, 800aa6a <__swsetup_r+0xc6>
 800aa58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800aa5c:	d1ba      	bne.n	800a9d4 <__swsetup_r+0x30>
 800aa5e:	bd70      	pop	{r4, r5, r6, pc}
 800aa60:	0781      	lsls	r1, r0, #30
 800aa62:	bf58      	it	pl
 800aa64:	6963      	ldrpl	r3, [r4, #20]
 800aa66:	60a3      	str	r3, [r4, #8]
 800aa68:	e7f4      	b.n	800aa54 <__swsetup_r+0xb0>
 800aa6a:	2000      	movs	r0, #0
 800aa6c:	e7f7      	b.n	800aa5e <__swsetup_r+0xba>
 800aa6e:	bf00      	nop
 800aa70:	20000010 	.word	0x20000010
 800aa74:	0800d680 	.word	0x0800d680
 800aa78:	0800d6a0 	.word	0x0800d6a0
 800aa7c:	0800d660 	.word	0x0800d660

0800aa80 <abort>:
 800aa80:	b508      	push	{r3, lr}
 800aa82:	2006      	movs	r0, #6
 800aa84:	f000 f898 	bl	800abb8 <raise>
 800aa88:	2001      	movs	r0, #1
 800aa8a:	f7f8 f9cf 	bl	8002e2c <_exit>

0800aa8e <__swhatbuf_r>:
 800aa8e:	b570      	push	{r4, r5, r6, lr}
 800aa90:	460e      	mov	r6, r1
 800aa92:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aa96:	2900      	cmp	r1, #0
 800aa98:	b096      	sub	sp, #88	; 0x58
 800aa9a:	4614      	mov	r4, r2
 800aa9c:	461d      	mov	r5, r3
 800aa9e:	da08      	bge.n	800aab2 <__swhatbuf_r+0x24>
 800aaa0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	602a      	str	r2, [r5, #0]
 800aaa8:	061a      	lsls	r2, r3, #24
 800aaaa:	d410      	bmi.n	800aace <__swhatbuf_r+0x40>
 800aaac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aab0:	e00e      	b.n	800aad0 <__swhatbuf_r+0x42>
 800aab2:	466a      	mov	r2, sp
 800aab4:	f000 f89c 	bl	800abf0 <_fstat_r>
 800aab8:	2800      	cmp	r0, #0
 800aaba:	dbf1      	blt.n	800aaa0 <__swhatbuf_r+0x12>
 800aabc:	9a01      	ldr	r2, [sp, #4]
 800aabe:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800aac2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800aac6:	425a      	negs	r2, r3
 800aac8:	415a      	adcs	r2, r3
 800aaca:	602a      	str	r2, [r5, #0]
 800aacc:	e7ee      	b.n	800aaac <__swhatbuf_r+0x1e>
 800aace:	2340      	movs	r3, #64	; 0x40
 800aad0:	2000      	movs	r0, #0
 800aad2:	6023      	str	r3, [r4, #0]
 800aad4:	b016      	add	sp, #88	; 0x58
 800aad6:	bd70      	pop	{r4, r5, r6, pc}

0800aad8 <__smakebuf_r>:
 800aad8:	898b      	ldrh	r3, [r1, #12]
 800aada:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800aadc:	079d      	lsls	r5, r3, #30
 800aade:	4606      	mov	r6, r0
 800aae0:	460c      	mov	r4, r1
 800aae2:	d507      	bpl.n	800aaf4 <__smakebuf_r+0x1c>
 800aae4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800aae8:	6023      	str	r3, [r4, #0]
 800aaea:	6123      	str	r3, [r4, #16]
 800aaec:	2301      	movs	r3, #1
 800aaee:	6163      	str	r3, [r4, #20]
 800aaf0:	b002      	add	sp, #8
 800aaf2:	bd70      	pop	{r4, r5, r6, pc}
 800aaf4:	ab01      	add	r3, sp, #4
 800aaf6:	466a      	mov	r2, sp
 800aaf8:	f7ff ffc9 	bl	800aa8e <__swhatbuf_r>
 800aafc:	9900      	ldr	r1, [sp, #0]
 800aafe:	4605      	mov	r5, r0
 800ab00:	4630      	mov	r0, r6
 800ab02:	f7fc fd6f 	bl	80075e4 <_malloc_r>
 800ab06:	b948      	cbnz	r0, 800ab1c <__smakebuf_r+0x44>
 800ab08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab0c:	059a      	lsls	r2, r3, #22
 800ab0e:	d4ef      	bmi.n	800aaf0 <__smakebuf_r+0x18>
 800ab10:	f023 0303 	bic.w	r3, r3, #3
 800ab14:	f043 0302 	orr.w	r3, r3, #2
 800ab18:	81a3      	strh	r3, [r4, #12]
 800ab1a:	e7e3      	b.n	800aae4 <__smakebuf_r+0xc>
 800ab1c:	4b0d      	ldr	r3, [pc, #52]	; (800ab54 <__smakebuf_r+0x7c>)
 800ab1e:	62b3      	str	r3, [r6, #40]	; 0x28
 800ab20:	89a3      	ldrh	r3, [r4, #12]
 800ab22:	6020      	str	r0, [r4, #0]
 800ab24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ab28:	81a3      	strh	r3, [r4, #12]
 800ab2a:	9b00      	ldr	r3, [sp, #0]
 800ab2c:	6163      	str	r3, [r4, #20]
 800ab2e:	9b01      	ldr	r3, [sp, #4]
 800ab30:	6120      	str	r0, [r4, #16]
 800ab32:	b15b      	cbz	r3, 800ab4c <__smakebuf_r+0x74>
 800ab34:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab38:	4630      	mov	r0, r6
 800ab3a:	f000 f86b 	bl	800ac14 <_isatty_r>
 800ab3e:	b128      	cbz	r0, 800ab4c <__smakebuf_r+0x74>
 800ab40:	89a3      	ldrh	r3, [r4, #12]
 800ab42:	f023 0303 	bic.w	r3, r3, #3
 800ab46:	f043 0301 	orr.w	r3, r3, #1
 800ab4a:	81a3      	strh	r3, [r4, #12]
 800ab4c:	89a0      	ldrh	r0, [r4, #12]
 800ab4e:	4305      	orrs	r5, r0
 800ab50:	81a5      	strh	r5, [r4, #12]
 800ab52:	e7cd      	b.n	800aaf0 <__smakebuf_r+0x18>
 800ab54:	0800a3b1 	.word	0x0800a3b1

0800ab58 <_malloc_usable_size_r>:
 800ab58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab5c:	1f18      	subs	r0, r3, #4
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	bfbc      	itt	lt
 800ab62:	580b      	ldrlt	r3, [r1, r0]
 800ab64:	18c0      	addlt	r0, r0, r3
 800ab66:	4770      	bx	lr

0800ab68 <_raise_r>:
 800ab68:	291f      	cmp	r1, #31
 800ab6a:	b538      	push	{r3, r4, r5, lr}
 800ab6c:	4604      	mov	r4, r0
 800ab6e:	460d      	mov	r5, r1
 800ab70:	d904      	bls.n	800ab7c <_raise_r+0x14>
 800ab72:	2316      	movs	r3, #22
 800ab74:	6003      	str	r3, [r0, #0]
 800ab76:	f04f 30ff 	mov.w	r0, #4294967295
 800ab7a:	bd38      	pop	{r3, r4, r5, pc}
 800ab7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ab7e:	b112      	cbz	r2, 800ab86 <_raise_r+0x1e>
 800ab80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ab84:	b94b      	cbnz	r3, 800ab9a <_raise_r+0x32>
 800ab86:	4620      	mov	r0, r4
 800ab88:	f000 f830 	bl	800abec <_getpid_r>
 800ab8c:	462a      	mov	r2, r5
 800ab8e:	4601      	mov	r1, r0
 800ab90:	4620      	mov	r0, r4
 800ab92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab96:	f000 b817 	b.w	800abc8 <_kill_r>
 800ab9a:	2b01      	cmp	r3, #1
 800ab9c:	d00a      	beq.n	800abb4 <_raise_r+0x4c>
 800ab9e:	1c59      	adds	r1, r3, #1
 800aba0:	d103      	bne.n	800abaa <_raise_r+0x42>
 800aba2:	2316      	movs	r3, #22
 800aba4:	6003      	str	r3, [r0, #0]
 800aba6:	2001      	movs	r0, #1
 800aba8:	e7e7      	b.n	800ab7a <_raise_r+0x12>
 800abaa:	2400      	movs	r4, #0
 800abac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800abb0:	4628      	mov	r0, r5
 800abb2:	4798      	blx	r3
 800abb4:	2000      	movs	r0, #0
 800abb6:	e7e0      	b.n	800ab7a <_raise_r+0x12>

0800abb8 <raise>:
 800abb8:	4b02      	ldr	r3, [pc, #8]	; (800abc4 <raise+0xc>)
 800abba:	4601      	mov	r1, r0
 800abbc:	6818      	ldr	r0, [r3, #0]
 800abbe:	f7ff bfd3 	b.w	800ab68 <_raise_r>
 800abc2:	bf00      	nop
 800abc4:	20000010 	.word	0x20000010

0800abc8 <_kill_r>:
 800abc8:	b538      	push	{r3, r4, r5, lr}
 800abca:	4d07      	ldr	r5, [pc, #28]	; (800abe8 <_kill_r+0x20>)
 800abcc:	2300      	movs	r3, #0
 800abce:	4604      	mov	r4, r0
 800abd0:	4608      	mov	r0, r1
 800abd2:	4611      	mov	r1, r2
 800abd4:	602b      	str	r3, [r5, #0]
 800abd6:	f7f8 f919 	bl	8002e0c <_kill>
 800abda:	1c43      	adds	r3, r0, #1
 800abdc:	d102      	bne.n	800abe4 <_kill_r+0x1c>
 800abde:	682b      	ldr	r3, [r5, #0]
 800abe0:	b103      	cbz	r3, 800abe4 <_kill_r+0x1c>
 800abe2:	6023      	str	r3, [r4, #0]
 800abe4:	bd38      	pop	{r3, r4, r5, pc}
 800abe6:	bf00      	nop
 800abe8:	2000063c 	.word	0x2000063c

0800abec <_getpid_r>:
 800abec:	f7f8 b906 	b.w	8002dfc <_getpid>

0800abf0 <_fstat_r>:
 800abf0:	b538      	push	{r3, r4, r5, lr}
 800abf2:	4d07      	ldr	r5, [pc, #28]	; (800ac10 <_fstat_r+0x20>)
 800abf4:	2300      	movs	r3, #0
 800abf6:	4604      	mov	r4, r0
 800abf8:	4608      	mov	r0, r1
 800abfa:	4611      	mov	r1, r2
 800abfc:	602b      	str	r3, [r5, #0]
 800abfe:	f7f8 f964 	bl	8002eca <_fstat>
 800ac02:	1c43      	adds	r3, r0, #1
 800ac04:	d102      	bne.n	800ac0c <_fstat_r+0x1c>
 800ac06:	682b      	ldr	r3, [r5, #0]
 800ac08:	b103      	cbz	r3, 800ac0c <_fstat_r+0x1c>
 800ac0a:	6023      	str	r3, [r4, #0]
 800ac0c:	bd38      	pop	{r3, r4, r5, pc}
 800ac0e:	bf00      	nop
 800ac10:	2000063c 	.word	0x2000063c

0800ac14 <_isatty_r>:
 800ac14:	b538      	push	{r3, r4, r5, lr}
 800ac16:	4d06      	ldr	r5, [pc, #24]	; (800ac30 <_isatty_r+0x1c>)
 800ac18:	2300      	movs	r3, #0
 800ac1a:	4604      	mov	r4, r0
 800ac1c:	4608      	mov	r0, r1
 800ac1e:	602b      	str	r3, [r5, #0]
 800ac20:	f7f8 f963 	bl	8002eea <_isatty>
 800ac24:	1c43      	adds	r3, r0, #1
 800ac26:	d102      	bne.n	800ac2e <_isatty_r+0x1a>
 800ac28:	682b      	ldr	r3, [r5, #0]
 800ac2a:	b103      	cbz	r3, 800ac2e <_isatty_r+0x1a>
 800ac2c:	6023      	str	r3, [r4, #0]
 800ac2e:	bd38      	pop	{r3, r4, r5, pc}
 800ac30:	2000063c 	.word	0x2000063c
 800ac34:	00000000 	.word	0x00000000

0800ac38 <cos>:
 800ac38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ac3a:	ec53 2b10 	vmov	r2, r3, d0
 800ac3e:	4826      	ldr	r0, [pc, #152]	; (800acd8 <cos+0xa0>)
 800ac40:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ac44:	4281      	cmp	r1, r0
 800ac46:	dc06      	bgt.n	800ac56 <cos+0x1e>
 800ac48:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800acd0 <cos+0x98>
 800ac4c:	b005      	add	sp, #20
 800ac4e:	f85d eb04 	ldr.w	lr, [sp], #4
 800ac52:	f001 ba41 	b.w	800c0d8 <__kernel_cos>
 800ac56:	4821      	ldr	r0, [pc, #132]	; (800acdc <cos+0xa4>)
 800ac58:	4281      	cmp	r1, r0
 800ac5a:	dd09      	ble.n	800ac70 <cos+0x38>
 800ac5c:	ee10 0a10 	vmov	r0, s0
 800ac60:	4619      	mov	r1, r3
 800ac62:	f7f5 fb29 	bl	80002b8 <__aeabi_dsub>
 800ac66:	ec41 0b10 	vmov	d0, r0, r1
 800ac6a:	b005      	add	sp, #20
 800ac6c:	f85d fb04 	ldr.w	pc, [sp], #4
 800ac70:	4668      	mov	r0, sp
 800ac72:	f000 ff71 	bl	800bb58 <__ieee754_rem_pio2>
 800ac76:	f000 0003 	and.w	r0, r0, #3
 800ac7a:	2801      	cmp	r0, #1
 800ac7c:	d00b      	beq.n	800ac96 <cos+0x5e>
 800ac7e:	2802      	cmp	r0, #2
 800ac80:	d016      	beq.n	800acb0 <cos+0x78>
 800ac82:	b9e0      	cbnz	r0, 800acbe <cos+0x86>
 800ac84:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ac88:	ed9d 0b00 	vldr	d0, [sp]
 800ac8c:	f001 fa24 	bl	800c0d8 <__kernel_cos>
 800ac90:	ec51 0b10 	vmov	r0, r1, d0
 800ac94:	e7e7      	b.n	800ac66 <cos+0x2e>
 800ac96:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ac9a:	ed9d 0b00 	vldr	d0, [sp]
 800ac9e:	f001 fe33 	bl	800c908 <__kernel_sin>
 800aca2:	ec53 2b10 	vmov	r2, r3, d0
 800aca6:	ee10 0a10 	vmov	r0, s0
 800acaa:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800acae:	e7da      	b.n	800ac66 <cos+0x2e>
 800acb0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800acb4:	ed9d 0b00 	vldr	d0, [sp]
 800acb8:	f001 fa0e 	bl	800c0d8 <__kernel_cos>
 800acbc:	e7f1      	b.n	800aca2 <cos+0x6a>
 800acbe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800acc2:	ed9d 0b00 	vldr	d0, [sp]
 800acc6:	2001      	movs	r0, #1
 800acc8:	f001 fe1e 	bl	800c908 <__kernel_sin>
 800accc:	e7e0      	b.n	800ac90 <cos+0x58>
 800acce:	bf00      	nop
	...
 800acd8:	3fe921fb 	.word	0x3fe921fb
 800acdc:	7fefffff 	.word	0x7fefffff

0800ace0 <round>:
 800ace0:	ec51 0b10 	vmov	r0, r1, d0
 800ace4:	b570      	push	{r4, r5, r6, lr}
 800ace6:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800acea:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800acee:	2c13      	cmp	r4, #19
 800acf0:	ee10 2a10 	vmov	r2, s0
 800acf4:	460b      	mov	r3, r1
 800acf6:	dc19      	bgt.n	800ad2c <round+0x4c>
 800acf8:	2c00      	cmp	r4, #0
 800acfa:	da09      	bge.n	800ad10 <round+0x30>
 800acfc:	3401      	adds	r4, #1
 800acfe:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800ad02:	d103      	bne.n	800ad0c <round+0x2c>
 800ad04:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ad08:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	e028      	b.n	800ad62 <round+0x82>
 800ad10:	4d15      	ldr	r5, [pc, #84]	; (800ad68 <round+0x88>)
 800ad12:	4125      	asrs	r5, r4
 800ad14:	ea01 0605 	and.w	r6, r1, r5
 800ad18:	4332      	orrs	r2, r6
 800ad1a:	d00e      	beq.n	800ad3a <round+0x5a>
 800ad1c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800ad20:	fa42 f404 	asr.w	r4, r2, r4
 800ad24:	4423      	add	r3, r4
 800ad26:	ea23 0305 	bic.w	r3, r3, r5
 800ad2a:	e7ef      	b.n	800ad0c <round+0x2c>
 800ad2c:	2c33      	cmp	r4, #51	; 0x33
 800ad2e:	dd07      	ble.n	800ad40 <round+0x60>
 800ad30:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800ad34:	d101      	bne.n	800ad3a <round+0x5a>
 800ad36:	f7f5 fac1 	bl	80002bc <__adddf3>
 800ad3a:	ec41 0b10 	vmov	d0, r0, r1
 800ad3e:	bd70      	pop	{r4, r5, r6, pc}
 800ad40:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800ad44:	f04f 35ff 	mov.w	r5, #4294967295
 800ad48:	40f5      	lsrs	r5, r6
 800ad4a:	4228      	tst	r0, r5
 800ad4c:	d0f5      	beq.n	800ad3a <round+0x5a>
 800ad4e:	2101      	movs	r1, #1
 800ad50:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800ad54:	fa01 f404 	lsl.w	r4, r1, r4
 800ad58:	1912      	adds	r2, r2, r4
 800ad5a:	bf28      	it	cs
 800ad5c:	185b      	addcs	r3, r3, r1
 800ad5e:	ea22 0205 	bic.w	r2, r2, r5
 800ad62:	4619      	mov	r1, r3
 800ad64:	4610      	mov	r0, r2
 800ad66:	e7e8      	b.n	800ad3a <round+0x5a>
 800ad68:	000fffff 	.word	0x000fffff
 800ad6c:	00000000 	.word	0x00000000

0800ad70 <sin>:
 800ad70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ad72:	ec53 2b10 	vmov	r2, r3, d0
 800ad76:	4828      	ldr	r0, [pc, #160]	; (800ae18 <sin+0xa8>)
 800ad78:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ad7c:	4281      	cmp	r1, r0
 800ad7e:	dc07      	bgt.n	800ad90 <sin+0x20>
 800ad80:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800ae10 <sin+0xa0>
 800ad84:	2000      	movs	r0, #0
 800ad86:	b005      	add	sp, #20
 800ad88:	f85d eb04 	ldr.w	lr, [sp], #4
 800ad8c:	f001 bdbc 	b.w	800c908 <__kernel_sin>
 800ad90:	4822      	ldr	r0, [pc, #136]	; (800ae1c <sin+0xac>)
 800ad92:	4281      	cmp	r1, r0
 800ad94:	dd09      	ble.n	800adaa <sin+0x3a>
 800ad96:	ee10 0a10 	vmov	r0, s0
 800ad9a:	4619      	mov	r1, r3
 800ad9c:	f7f5 fa8c 	bl	80002b8 <__aeabi_dsub>
 800ada0:	ec41 0b10 	vmov	d0, r0, r1
 800ada4:	b005      	add	sp, #20
 800ada6:	f85d fb04 	ldr.w	pc, [sp], #4
 800adaa:	4668      	mov	r0, sp
 800adac:	f000 fed4 	bl	800bb58 <__ieee754_rem_pio2>
 800adb0:	f000 0003 	and.w	r0, r0, #3
 800adb4:	2801      	cmp	r0, #1
 800adb6:	d00c      	beq.n	800add2 <sin+0x62>
 800adb8:	2802      	cmp	r0, #2
 800adba:	d011      	beq.n	800ade0 <sin+0x70>
 800adbc:	b9f0      	cbnz	r0, 800adfc <sin+0x8c>
 800adbe:	ed9d 1b02 	vldr	d1, [sp, #8]
 800adc2:	ed9d 0b00 	vldr	d0, [sp]
 800adc6:	2001      	movs	r0, #1
 800adc8:	f001 fd9e 	bl	800c908 <__kernel_sin>
 800adcc:	ec51 0b10 	vmov	r0, r1, d0
 800add0:	e7e6      	b.n	800ada0 <sin+0x30>
 800add2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800add6:	ed9d 0b00 	vldr	d0, [sp]
 800adda:	f001 f97d 	bl	800c0d8 <__kernel_cos>
 800adde:	e7f5      	b.n	800adcc <sin+0x5c>
 800ade0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ade4:	ed9d 0b00 	vldr	d0, [sp]
 800ade8:	2001      	movs	r0, #1
 800adea:	f001 fd8d 	bl	800c908 <__kernel_sin>
 800adee:	ec53 2b10 	vmov	r2, r3, d0
 800adf2:	ee10 0a10 	vmov	r0, s0
 800adf6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800adfa:	e7d1      	b.n	800ada0 <sin+0x30>
 800adfc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ae00:	ed9d 0b00 	vldr	d0, [sp]
 800ae04:	f001 f968 	bl	800c0d8 <__kernel_cos>
 800ae08:	e7f1      	b.n	800adee <sin+0x7e>
 800ae0a:	bf00      	nop
 800ae0c:	f3af 8000 	nop.w
	...
 800ae18:	3fe921fb 	.word	0x3fe921fb
 800ae1c:	7fefffff 	.word	0x7fefffff

0800ae20 <atan2>:
 800ae20:	f000 b89e 	b.w	800af60 <__ieee754_atan2>

0800ae24 <pow>:
 800ae24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae26:	ed2d 8b02 	vpush	{d8}
 800ae2a:	eeb0 8a40 	vmov.f32	s16, s0
 800ae2e:	eef0 8a60 	vmov.f32	s17, s1
 800ae32:	ec55 4b11 	vmov	r4, r5, d1
 800ae36:	f000 f95f 	bl	800b0f8 <__ieee754_pow>
 800ae3a:	4622      	mov	r2, r4
 800ae3c:	462b      	mov	r3, r5
 800ae3e:	4620      	mov	r0, r4
 800ae40:	4629      	mov	r1, r5
 800ae42:	ec57 6b10 	vmov	r6, r7, d0
 800ae46:	f7f5 fe89 	bl	8000b5c <__aeabi_dcmpun>
 800ae4a:	2800      	cmp	r0, #0
 800ae4c:	d13b      	bne.n	800aec6 <pow+0xa2>
 800ae4e:	ec51 0b18 	vmov	r0, r1, d8
 800ae52:	2200      	movs	r2, #0
 800ae54:	2300      	movs	r3, #0
 800ae56:	f7f5 fe4f 	bl	8000af8 <__aeabi_dcmpeq>
 800ae5a:	b1b8      	cbz	r0, 800ae8c <pow+0x68>
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	2300      	movs	r3, #0
 800ae60:	4620      	mov	r0, r4
 800ae62:	4629      	mov	r1, r5
 800ae64:	f7f5 fe48 	bl	8000af8 <__aeabi_dcmpeq>
 800ae68:	2800      	cmp	r0, #0
 800ae6a:	d146      	bne.n	800aefa <pow+0xd6>
 800ae6c:	ec45 4b10 	vmov	d0, r4, r5
 800ae70:	f001 ffe3 	bl	800ce3a <finite>
 800ae74:	b338      	cbz	r0, 800aec6 <pow+0xa2>
 800ae76:	2200      	movs	r2, #0
 800ae78:	2300      	movs	r3, #0
 800ae7a:	4620      	mov	r0, r4
 800ae7c:	4629      	mov	r1, r5
 800ae7e:	f7f5 fe45 	bl	8000b0c <__aeabi_dcmplt>
 800ae82:	b300      	cbz	r0, 800aec6 <pow+0xa2>
 800ae84:	f7fc fb08 	bl	8007498 <__errno>
 800ae88:	2322      	movs	r3, #34	; 0x22
 800ae8a:	e01b      	b.n	800aec4 <pow+0xa0>
 800ae8c:	ec47 6b10 	vmov	d0, r6, r7
 800ae90:	f001 ffd3 	bl	800ce3a <finite>
 800ae94:	b9e0      	cbnz	r0, 800aed0 <pow+0xac>
 800ae96:	eeb0 0a48 	vmov.f32	s0, s16
 800ae9a:	eef0 0a68 	vmov.f32	s1, s17
 800ae9e:	f001 ffcc 	bl	800ce3a <finite>
 800aea2:	b1a8      	cbz	r0, 800aed0 <pow+0xac>
 800aea4:	ec45 4b10 	vmov	d0, r4, r5
 800aea8:	f001 ffc7 	bl	800ce3a <finite>
 800aeac:	b180      	cbz	r0, 800aed0 <pow+0xac>
 800aeae:	4632      	mov	r2, r6
 800aeb0:	463b      	mov	r3, r7
 800aeb2:	4630      	mov	r0, r6
 800aeb4:	4639      	mov	r1, r7
 800aeb6:	f7f5 fe51 	bl	8000b5c <__aeabi_dcmpun>
 800aeba:	2800      	cmp	r0, #0
 800aebc:	d0e2      	beq.n	800ae84 <pow+0x60>
 800aebe:	f7fc faeb 	bl	8007498 <__errno>
 800aec2:	2321      	movs	r3, #33	; 0x21
 800aec4:	6003      	str	r3, [r0, #0]
 800aec6:	ecbd 8b02 	vpop	{d8}
 800aeca:	ec47 6b10 	vmov	d0, r6, r7
 800aece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aed0:	2200      	movs	r2, #0
 800aed2:	2300      	movs	r3, #0
 800aed4:	4630      	mov	r0, r6
 800aed6:	4639      	mov	r1, r7
 800aed8:	f7f5 fe0e 	bl	8000af8 <__aeabi_dcmpeq>
 800aedc:	2800      	cmp	r0, #0
 800aede:	d0f2      	beq.n	800aec6 <pow+0xa2>
 800aee0:	eeb0 0a48 	vmov.f32	s0, s16
 800aee4:	eef0 0a68 	vmov.f32	s1, s17
 800aee8:	f001 ffa7 	bl	800ce3a <finite>
 800aeec:	2800      	cmp	r0, #0
 800aeee:	d0ea      	beq.n	800aec6 <pow+0xa2>
 800aef0:	ec45 4b10 	vmov	d0, r4, r5
 800aef4:	f001 ffa1 	bl	800ce3a <finite>
 800aef8:	e7c3      	b.n	800ae82 <pow+0x5e>
 800aefa:	4f01      	ldr	r7, [pc, #4]	; (800af00 <pow+0xdc>)
 800aefc:	2600      	movs	r6, #0
 800aefe:	e7e2      	b.n	800aec6 <pow+0xa2>
 800af00:	3ff00000 	.word	0x3ff00000

0800af04 <sqrt>:
 800af04:	b538      	push	{r3, r4, r5, lr}
 800af06:	ed2d 8b02 	vpush	{d8}
 800af0a:	ec55 4b10 	vmov	r4, r5, d0
 800af0e:	f001 f82f 	bl	800bf70 <__ieee754_sqrt>
 800af12:	4622      	mov	r2, r4
 800af14:	462b      	mov	r3, r5
 800af16:	4620      	mov	r0, r4
 800af18:	4629      	mov	r1, r5
 800af1a:	eeb0 8a40 	vmov.f32	s16, s0
 800af1e:	eef0 8a60 	vmov.f32	s17, s1
 800af22:	f7f5 fe1b 	bl	8000b5c <__aeabi_dcmpun>
 800af26:	b990      	cbnz	r0, 800af4e <sqrt+0x4a>
 800af28:	2200      	movs	r2, #0
 800af2a:	2300      	movs	r3, #0
 800af2c:	4620      	mov	r0, r4
 800af2e:	4629      	mov	r1, r5
 800af30:	f7f5 fdec 	bl	8000b0c <__aeabi_dcmplt>
 800af34:	b158      	cbz	r0, 800af4e <sqrt+0x4a>
 800af36:	f7fc faaf 	bl	8007498 <__errno>
 800af3a:	2321      	movs	r3, #33	; 0x21
 800af3c:	6003      	str	r3, [r0, #0]
 800af3e:	2200      	movs	r2, #0
 800af40:	2300      	movs	r3, #0
 800af42:	4610      	mov	r0, r2
 800af44:	4619      	mov	r1, r3
 800af46:	f7f5 fc99 	bl	800087c <__aeabi_ddiv>
 800af4a:	ec41 0b18 	vmov	d8, r0, r1
 800af4e:	eeb0 0a48 	vmov.f32	s0, s16
 800af52:	eef0 0a68 	vmov.f32	s1, s17
 800af56:	ecbd 8b02 	vpop	{d8}
 800af5a:	bd38      	pop	{r3, r4, r5, pc}
 800af5c:	0000      	movs	r0, r0
	...

0800af60 <__ieee754_atan2>:
 800af60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af64:	ec57 6b11 	vmov	r6, r7, d1
 800af68:	4273      	negs	r3, r6
 800af6a:	f8df e184 	ldr.w	lr, [pc, #388]	; 800b0f0 <__ieee754_atan2+0x190>
 800af6e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800af72:	4333      	orrs	r3, r6
 800af74:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800af78:	4573      	cmp	r3, lr
 800af7a:	ec51 0b10 	vmov	r0, r1, d0
 800af7e:	ee11 8a10 	vmov	r8, s2
 800af82:	d80a      	bhi.n	800af9a <__ieee754_atan2+0x3a>
 800af84:	4244      	negs	r4, r0
 800af86:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800af8a:	4304      	orrs	r4, r0
 800af8c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800af90:	4574      	cmp	r4, lr
 800af92:	ee10 9a10 	vmov	r9, s0
 800af96:	468c      	mov	ip, r1
 800af98:	d907      	bls.n	800afaa <__ieee754_atan2+0x4a>
 800af9a:	4632      	mov	r2, r6
 800af9c:	463b      	mov	r3, r7
 800af9e:	f7f5 f98d 	bl	80002bc <__adddf3>
 800afa2:	ec41 0b10 	vmov	d0, r0, r1
 800afa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afaa:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800afae:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800afb2:	4334      	orrs	r4, r6
 800afb4:	d103      	bne.n	800afbe <__ieee754_atan2+0x5e>
 800afb6:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800afba:	f001 bd95 	b.w	800cae8 <atan>
 800afbe:	17bc      	asrs	r4, r7, #30
 800afc0:	f004 0402 	and.w	r4, r4, #2
 800afc4:	ea53 0909 	orrs.w	r9, r3, r9
 800afc8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800afcc:	d107      	bne.n	800afde <__ieee754_atan2+0x7e>
 800afce:	2c02      	cmp	r4, #2
 800afd0:	d060      	beq.n	800b094 <__ieee754_atan2+0x134>
 800afd2:	2c03      	cmp	r4, #3
 800afd4:	d1e5      	bne.n	800afa2 <__ieee754_atan2+0x42>
 800afd6:	a142      	add	r1, pc, #264	; (adr r1, 800b0e0 <__ieee754_atan2+0x180>)
 800afd8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800afdc:	e7e1      	b.n	800afa2 <__ieee754_atan2+0x42>
 800afde:	ea52 0808 	orrs.w	r8, r2, r8
 800afe2:	d106      	bne.n	800aff2 <__ieee754_atan2+0x92>
 800afe4:	f1bc 0f00 	cmp.w	ip, #0
 800afe8:	da5f      	bge.n	800b0aa <__ieee754_atan2+0x14a>
 800afea:	a13f      	add	r1, pc, #252	; (adr r1, 800b0e8 <__ieee754_atan2+0x188>)
 800afec:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aff0:	e7d7      	b.n	800afa2 <__ieee754_atan2+0x42>
 800aff2:	4572      	cmp	r2, lr
 800aff4:	d10f      	bne.n	800b016 <__ieee754_atan2+0xb6>
 800aff6:	4293      	cmp	r3, r2
 800aff8:	f104 34ff 	add.w	r4, r4, #4294967295
 800affc:	d107      	bne.n	800b00e <__ieee754_atan2+0xae>
 800affe:	2c02      	cmp	r4, #2
 800b000:	d84c      	bhi.n	800b09c <__ieee754_atan2+0x13c>
 800b002:	4b35      	ldr	r3, [pc, #212]	; (800b0d8 <__ieee754_atan2+0x178>)
 800b004:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800b008:	e9d4 0100 	ldrd	r0, r1, [r4]
 800b00c:	e7c9      	b.n	800afa2 <__ieee754_atan2+0x42>
 800b00e:	2c02      	cmp	r4, #2
 800b010:	d848      	bhi.n	800b0a4 <__ieee754_atan2+0x144>
 800b012:	4b32      	ldr	r3, [pc, #200]	; (800b0dc <__ieee754_atan2+0x17c>)
 800b014:	e7f6      	b.n	800b004 <__ieee754_atan2+0xa4>
 800b016:	4573      	cmp	r3, lr
 800b018:	d0e4      	beq.n	800afe4 <__ieee754_atan2+0x84>
 800b01a:	1a9b      	subs	r3, r3, r2
 800b01c:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800b020:	ea4f 5223 	mov.w	r2, r3, asr #20
 800b024:	da1e      	bge.n	800b064 <__ieee754_atan2+0x104>
 800b026:	2f00      	cmp	r7, #0
 800b028:	da01      	bge.n	800b02e <__ieee754_atan2+0xce>
 800b02a:	323c      	adds	r2, #60	; 0x3c
 800b02c:	db1e      	blt.n	800b06c <__ieee754_atan2+0x10c>
 800b02e:	4632      	mov	r2, r6
 800b030:	463b      	mov	r3, r7
 800b032:	f7f5 fc23 	bl	800087c <__aeabi_ddiv>
 800b036:	ec41 0b10 	vmov	d0, r0, r1
 800b03a:	f001 fef5 	bl	800ce28 <fabs>
 800b03e:	f001 fd53 	bl	800cae8 <atan>
 800b042:	ec51 0b10 	vmov	r0, r1, d0
 800b046:	2c01      	cmp	r4, #1
 800b048:	d013      	beq.n	800b072 <__ieee754_atan2+0x112>
 800b04a:	2c02      	cmp	r4, #2
 800b04c:	d015      	beq.n	800b07a <__ieee754_atan2+0x11a>
 800b04e:	2c00      	cmp	r4, #0
 800b050:	d0a7      	beq.n	800afa2 <__ieee754_atan2+0x42>
 800b052:	a319      	add	r3, pc, #100	; (adr r3, 800b0b8 <__ieee754_atan2+0x158>)
 800b054:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b058:	f7f5 f92e 	bl	80002b8 <__aeabi_dsub>
 800b05c:	a318      	add	r3, pc, #96	; (adr r3, 800b0c0 <__ieee754_atan2+0x160>)
 800b05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b062:	e014      	b.n	800b08e <__ieee754_atan2+0x12e>
 800b064:	a118      	add	r1, pc, #96	; (adr r1, 800b0c8 <__ieee754_atan2+0x168>)
 800b066:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b06a:	e7ec      	b.n	800b046 <__ieee754_atan2+0xe6>
 800b06c:	2000      	movs	r0, #0
 800b06e:	2100      	movs	r1, #0
 800b070:	e7e9      	b.n	800b046 <__ieee754_atan2+0xe6>
 800b072:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b076:	4619      	mov	r1, r3
 800b078:	e793      	b.n	800afa2 <__ieee754_atan2+0x42>
 800b07a:	a30f      	add	r3, pc, #60	; (adr r3, 800b0b8 <__ieee754_atan2+0x158>)
 800b07c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b080:	f7f5 f91a 	bl	80002b8 <__aeabi_dsub>
 800b084:	4602      	mov	r2, r0
 800b086:	460b      	mov	r3, r1
 800b088:	a10d      	add	r1, pc, #52	; (adr r1, 800b0c0 <__ieee754_atan2+0x160>)
 800b08a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b08e:	f7f5 f913 	bl	80002b8 <__aeabi_dsub>
 800b092:	e786      	b.n	800afa2 <__ieee754_atan2+0x42>
 800b094:	a10a      	add	r1, pc, #40	; (adr r1, 800b0c0 <__ieee754_atan2+0x160>)
 800b096:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b09a:	e782      	b.n	800afa2 <__ieee754_atan2+0x42>
 800b09c:	a10c      	add	r1, pc, #48	; (adr r1, 800b0d0 <__ieee754_atan2+0x170>)
 800b09e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0a2:	e77e      	b.n	800afa2 <__ieee754_atan2+0x42>
 800b0a4:	2000      	movs	r0, #0
 800b0a6:	2100      	movs	r1, #0
 800b0a8:	e77b      	b.n	800afa2 <__ieee754_atan2+0x42>
 800b0aa:	a107      	add	r1, pc, #28	; (adr r1, 800b0c8 <__ieee754_atan2+0x168>)
 800b0ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b0b0:	e777      	b.n	800afa2 <__ieee754_atan2+0x42>
 800b0b2:	bf00      	nop
 800b0b4:	f3af 8000 	nop.w
 800b0b8:	33145c07 	.word	0x33145c07
 800b0bc:	3ca1a626 	.word	0x3ca1a626
 800b0c0:	54442d18 	.word	0x54442d18
 800b0c4:	400921fb 	.word	0x400921fb
 800b0c8:	54442d18 	.word	0x54442d18
 800b0cc:	3ff921fb 	.word	0x3ff921fb
 800b0d0:	54442d18 	.word	0x54442d18
 800b0d4:	3fe921fb 	.word	0x3fe921fb
 800b0d8:	0800d6d0 	.word	0x0800d6d0
 800b0dc:	0800d6e8 	.word	0x0800d6e8
 800b0e0:	54442d18 	.word	0x54442d18
 800b0e4:	c00921fb 	.word	0xc00921fb
 800b0e8:	54442d18 	.word	0x54442d18
 800b0ec:	bff921fb 	.word	0xbff921fb
 800b0f0:	7ff00000 	.word	0x7ff00000
 800b0f4:	00000000 	.word	0x00000000

0800b0f8 <__ieee754_pow>:
 800b0f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b0fc:	ed2d 8b06 	vpush	{d8-d10}
 800b100:	b089      	sub	sp, #36	; 0x24
 800b102:	ed8d 1b00 	vstr	d1, [sp]
 800b106:	e9dd 2900 	ldrd	r2, r9, [sp]
 800b10a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800b10e:	ea58 0102 	orrs.w	r1, r8, r2
 800b112:	ec57 6b10 	vmov	r6, r7, d0
 800b116:	d115      	bne.n	800b144 <__ieee754_pow+0x4c>
 800b118:	19b3      	adds	r3, r6, r6
 800b11a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800b11e:	4152      	adcs	r2, r2
 800b120:	4299      	cmp	r1, r3
 800b122:	4b89      	ldr	r3, [pc, #548]	; (800b348 <__ieee754_pow+0x250>)
 800b124:	4193      	sbcs	r3, r2
 800b126:	f080 84d2 	bcs.w	800bace <__ieee754_pow+0x9d6>
 800b12a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b12e:	4630      	mov	r0, r6
 800b130:	4639      	mov	r1, r7
 800b132:	f7f5 f8c3 	bl	80002bc <__adddf3>
 800b136:	ec41 0b10 	vmov	d0, r0, r1
 800b13a:	b009      	add	sp, #36	; 0x24
 800b13c:	ecbd 8b06 	vpop	{d8-d10}
 800b140:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b144:	4b81      	ldr	r3, [pc, #516]	; (800b34c <__ieee754_pow+0x254>)
 800b146:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800b14a:	429c      	cmp	r4, r3
 800b14c:	ee10 aa10 	vmov	sl, s0
 800b150:	463d      	mov	r5, r7
 800b152:	dc06      	bgt.n	800b162 <__ieee754_pow+0x6a>
 800b154:	d101      	bne.n	800b15a <__ieee754_pow+0x62>
 800b156:	2e00      	cmp	r6, #0
 800b158:	d1e7      	bne.n	800b12a <__ieee754_pow+0x32>
 800b15a:	4598      	cmp	r8, r3
 800b15c:	dc01      	bgt.n	800b162 <__ieee754_pow+0x6a>
 800b15e:	d10f      	bne.n	800b180 <__ieee754_pow+0x88>
 800b160:	b172      	cbz	r2, 800b180 <__ieee754_pow+0x88>
 800b162:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800b166:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800b16a:	ea55 050a 	orrs.w	r5, r5, sl
 800b16e:	d1dc      	bne.n	800b12a <__ieee754_pow+0x32>
 800b170:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b174:	18db      	adds	r3, r3, r3
 800b176:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800b17a:	4152      	adcs	r2, r2
 800b17c:	429d      	cmp	r5, r3
 800b17e:	e7d0      	b.n	800b122 <__ieee754_pow+0x2a>
 800b180:	2d00      	cmp	r5, #0
 800b182:	da3b      	bge.n	800b1fc <__ieee754_pow+0x104>
 800b184:	4b72      	ldr	r3, [pc, #456]	; (800b350 <__ieee754_pow+0x258>)
 800b186:	4598      	cmp	r8, r3
 800b188:	dc51      	bgt.n	800b22e <__ieee754_pow+0x136>
 800b18a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800b18e:	4598      	cmp	r8, r3
 800b190:	f340 84ac 	ble.w	800baec <__ieee754_pow+0x9f4>
 800b194:	ea4f 5328 	mov.w	r3, r8, asr #20
 800b198:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b19c:	2b14      	cmp	r3, #20
 800b19e:	dd0f      	ble.n	800b1c0 <__ieee754_pow+0xc8>
 800b1a0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800b1a4:	fa22 f103 	lsr.w	r1, r2, r3
 800b1a8:	fa01 f303 	lsl.w	r3, r1, r3
 800b1ac:	4293      	cmp	r3, r2
 800b1ae:	f040 849d 	bne.w	800baec <__ieee754_pow+0x9f4>
 800b1b2:	f001 0101 	and.w	r1, r1, #1
 800b1b6:	f1c1 0302 	rsb	r3, r1, #2
 800b1ba:	9304      	str	r3, [sp, #16]
 800b1bc:	b182      	cbz	r2, 800b1e0 <__ieee754_pow+0xe8>
 800b1be:	e05f      	b.n	800b280 <__ieee754_pow+0x188>
 800b1c0:	2a00      	cmp	r2, #0
 800b1c2:	d15b      	bne.n	800b27c <__ieee754_pow+0x184>
 800b1c4:	f1c3 0314 	rsb	r3, r3, #20
 800b1c8:	fa48 f103 	asr.w	r1, r8, r3
 800b1cc:	fa01 f303 	lsl.w	r3, r1, r3
 800b1d0:	4543      	cmp	r3, r8
 800b1d2:	f040 8488 	bne.w	800bae6 <__ieee754_pow+0x9ee>
 800b1d6:	f001 0101 	and.w	r1, r1, #1
 800b1da:	f1c1 0302 	rsb	r3, r1, #2
 800b1de:	9304      	str	r3, [sp, #16]
 800b1e0:	4b5c      	ldr	r3, [pc, #368]	; (800b354 <__ieee754_pow+0x25c>)
 800b1e2:	4598      	cmp	r8, r3
 800b1e4:	d132      	bne.n	800b24c <__ieee754_pow+0x154>
 800b1e6:	f1b9 0f00 	cmp.w	r9, #0
 800b1ea:	f280 8478 	bge.w	800bade <__ieee754_pow+0x9e6>
 800b1ee:	4959      	ldr	r1, [pc, #356]	; (800b354 <__ieee754_pow+0x25c>)
 800b1f0:	4632      	mov	r2, r6
 800b1f2:	463b      	mov	r3, r7
 800b1f4:	2000      	movs	r0, #0
 800b1f6:	f7f5 fb41 	bl	800087c <__aeabi_ddiv>
 800b1fa:	e79c      	b.n	800b136 <__ieee754_pow+0x3e>
 800b1fc:	2300      	movs	r3, #0
 800b1fe:	9304      	str	r3, [sp, #16]
 800b200:	2a00      	cmp	r2, #0
 800b202:	d13d      	bne.n	800b280 <__ieee754_pow+0x188>
 800b204:	4b51      	ldr	r3, [pc, #324]	; (800b34c <__ieee754_pow+0x254>)
 800b206:	4598      	cmp	r8, r3
 800b208:	d1ea      	bne.n	800b1e0 <__ieee754_pow+0xe8>
 800b20a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800b20e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800b212:	ea53 030a 	orrs.w	r3, r3, sl
 800b216:	f000 845a 	beq.w	800bace <__ieee754_pow+0x9d6>
 800b21a:	4b4f      	ldr	r3, [pc, #316]	; (800b358 <__ieee754_pow+0x260>)
 800b21c:	429c      	cmp	r4, r3
 800b21e:	dd08      	ble.n	800b232 <__ieee754_pow+0x13a>
 800b220:	f1b9 0f00 	cmp.w	r9, #0
 800b224:	f2c0 8457 	blt.w	800bad6 <__ieee754_pow+0x9de>
 800b228:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b22c:	e783      	b.n	800b136 <__ieee754_pow+0x3e>
 800b22e:	2302      	movs	r3, #2
 800b230:	e7e5      	b.n	800b1fe <__ieee754_pow+0x106>
 800b232:	f1b9 0f00 	cmp.w	r9, #0
 800b236:	f04f 0000 	mov.w	r0, #0
 800b23a:	f04f 0100 	mov.w	r1, #0
 800b23e:	f6bf af7a 	bge.w	800b136 <__ieee754_pow+0x3e>
 800b242:	e9dd 0300 	ldrd	r0, r3, [sp]
 800b246:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800b24a:	e774      	b.n	800b136 <__ieee754_pow+0x3e>
 800b24c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800b250:	d106      	bne.n	800b260 <__ieee754_pow+0x168>
 800b252:	4632      	mov	r2, r6
 800b254:	463b      	mov	r3, r7
 800b256:	4630      	mov	r0, r6
 800b258:	4639      	mov	r1, r7
 800b25a:	f7f5 f9e5 	bl	8000628 <__aeabi_dmul>
 800b25e:	e76a      	b.n	800b136 <__ieee754_pow+0x3e>
 800b260:	4b3e      	ldr	r3, [pc, #248]	; (800b35c <__ieee754_pow+0x264>)
 800b262:	4599      	cmp	r9, r3
 800b264:	d10c      	bne.n	800b280 <__ieee754_pow+0x188>
 800b266:	2d00      	cmp	r5, #0
 800b268:	db0a      	blt.n	800b280 <__ieee754_pow+0x188>
 800b26a:	ec47 6b10 	vmov	d0, r6, r7
 800b26e:	b009      	add	sp, #36	; 0x24
 800b270:	ecbd 8b06 	vpop	{d8-d10}
 800b274:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b278:	f000 be7a 	b.w	800bf70 <__ieee754_sqrt>
 800b27c:	2300      	movs	r3, #0
 800b27e:	9304      	str	r3, [sp, #16]
 800b280:	ec47 6b10 	vmov	d0, r6, r7
 800b284:	f001 fdd0 	bl	800ce28 <fabs>
 800b288:	ec51 0b10 	vmov	r0, r1, d0
 800b28c:	f1ba 0f00 	cmp.w	sl, #0
 800b290:	d129      	bne.n	800b2e6 <__ieee754_pow+0x1ee>
 800b292:	b124      	cbz	r4, 800b29e <__ieee754_pow+0x1a6>
 800b294:	4b2f      	ldr	r3, [pc, #188]	; (800b354 <__ieee754_pow+0x25c>)
 800b296:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800b29a:	429a      	cmp	r2, r3
 800b29c:	d123      	bne.n	800b2e6 <__ieee754_pow+0x1ee>
 800b29e:	f1b9 0f00 	cmp.w	r9, #0
 800b2a2:	da05      	bge.n	800b2b0 <__ieee754_pow+0x1b8>
 800b2a4:	4602      	mov	r2, r0
 800b2a6:	460b      	mov	r3, r1
 800b2a8:	2000      	movs	r0, #0
 800b2aa:	492a      	ldr	r1, [pc, #168]	; (800b354 <__ieee754_pow+0x25c>)
 800b2ac:	f7f5 fae6 	bl	800087c <__aeabi_ddiv>
 800b2b0:	2d00      	cmp	r5, #0
 800b2b2:	f6bf af40 	bge.w	800b136 <__ieee754_pow+0x3e>
 800b2b6:	9b04      	ldr	r3, [sp, #16]
 800b2b8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800b2bc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800b2c0:	4323      	orrs	r3, r4
 800b2c2:	d108      	bne.n	800b2d6 <__ieee754_pow+0x1de>
 800b2c4:	4602      	mov	r2, r0
 800b2c6:	460b      	mov	r3, r1
 800b2c8:	4610      	mov	r0, r2
 800b2ca:	4619      	mov	r1, r3
 800b2cc:	f7f4 fff4 	bl	80002b8 <__aeabi_dsub>
 800b2d0:	4602      	mov	r2, r0
 800b2d2:	460b      	mov	r3, r1
 800b2d4:	e78f      	b.n	800b1f6 <__ieee754_pow+0xfe>
 800b2d6:	9b04      	ldr	r3, [sp, #16]
 800b2d8:	2b01      	cmp	r3, #1
 800b2da:	f47f af2c 	bne.w	800b136 <__ieee754_pow+0x3e>
 800b2de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b2e2:	4619      	mov	r1, r3
 800b2e4:	e727      	b.n	800b136 <__ieee754_pow+0x3e>
 800b2e6:	0feb      	lsrs	r3, r5, #31
 800b2e8:	3b01      	subs	r3, #1
 800b2ea:	9306      	str	r3, [sp, #24]
 800b2ec:	9a06      	ldr	r2, [sp, #24]
 800b2ee:	9b04      	ldr	r3, [sp, #16]
 800b2f0:	4313      	orrs	r3, r2
 800b2f2:	d102      	bne.n	800b2fa <__ieee754_pow+0x202>
 800b2f4:	4632      	mov	r2, r6
 800b2f6:	463b      	mov	r3, r7
 800b2f8:	e7e6      	b.n	800b2c8 <__ieee754_pow+0x1d0>
 800b2fa:	4b19      	ldr	r3, [pc, #100]	; (800b360 <__ieee754_pow+0x268>)
 800b2fc:	4598      	cmp	r8, r3
 800b2fe:	f340 80fb 	ble.w	800b4f8 <__ieee754_pow+0x400>
 800b302:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800b306:	4598      	cmp	r8, r3
 800b308:	4b13      	ldr	r3, [pc, #76]	; (800b358 <__ieee754_pow+0x260>)
 800b30a:	dd0c      	ble.n	800b326 <__ieee754_pow+0x22e>
 800b30c:	429c      	cmp	r4, r3
 800b30e:	dc0f      	bgt.n	800b330 <__ieee754_pow+0x238>
 800b310:	f1b9 0f00 	cmp.w	r9, #0
 800b314:	da0f      	bge.n	800b336 <__ieee754_pow+0x23e>
 800b316:	2000      	movs	r0, #0
 800b318:	b009      	add	sp, #36	; 0x24
 800b31a:	ecbd 8b06 	vpop	{d8-d10}
 800b31e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b322:	f001 bbd6 	b.w	800cad2 <__math_oflow>
 800b326:	429c      	cmp	r4, r3
 800b328:	dbf2      	blt.n	800b310 <__ieee754_pow+0x218>
 800b32a:	4b0a      	ldr	r3, [pc, #40]	; (800b354 <__ieee754_pow+0x25c>)
 800b32c:	429c      	cmp	r4, r3
 800b32e:	dd19      	ble.n	800b364 <__ieee754_pow+0x26c>
 800b330:	f1b9 0f00 	cmp.w	r9, #0
 800b334:	dcef      	bgt.n	800b316 <__ieee754_pow+0x21e>
 800b336:	2000      	movs	r0, #0
 800b338:	b009      	add	sp, #36	; 0x24
 800b33a:	ecbd 8b06 	vpop	{d8-d10}
 800b33e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b342:	f001 bbbd 	b.w	800cac0 <__math_uflow>
 800b346:	bf00      	nop
 800b348:	fff00000 	.word	0xfff00000
 800b34c:	7ff00000 	.word	0x7ff00000
 800b350:	433fffff 	.word	0x433fffff
 800b354:	3ff00000 	.word	0x3ff00000
 800b358:	3fefffff 	.word	0x3fefffff
 800b35c:	3fe00000 	.word	0x3fe00000
 800b360:	41e00000 	.word	0x41e00000
 800b364:	4b60      	ldr	r3, [pc, #384]	; (800b4e8 <__ieee754_pow+0x3f0>)
 800b366:	2200      	movs	r2, #0
 800b368:	f7f4 ffa6 	bl	80002b8 <__aeabi_dsub>
 800b36c:	a354      	add	r3, pc, #336	; (adr r3, 800b4c0 <__ieee754_pow+0x3c8>)
 800b36e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b372:	4604      	mov	r4, r0
 800b374:	460d      	mov	r5, r1
 800b376:	f7f5 f957 	bl	8000628 <__aeabi_dmul>
 800b37a:	a353      	add	r3, pc, #332	; (adr r3, 800b4c8 <__ieee754_pow+0x3d0>)
 800b37c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b380:	4606      	mov	r6, r0
 800b382:	460f      	mov	r7, r1
 800b384:	4620      	mov	r0, r4
 800b386:	4629      	mov	r1, r5
 800b388:	f7f5 f94e 	bl	8000628 <__aeabi_dmul>
 800b38c:	4b57      	ldr	r3, [pc, #348]	; (800b4ec <__ieee754_pow+0x3f4>)
 800b38e:	4682      	mov	sl, r0
 800b390:	468b      	mov	fp, r1
 800b392:	2200      	movs	r2, #0
 800b394:	4620      	mov	r0, r4
 800b396:	4629      	mov	r1, r5
 800b398:	f7f5 f946 	bl	8000628 <__aeabi_dmul>
 800b39c:	4602      	mov	r2, r0
 800b39e:	460b      	mov	r3, r1
 800b3a0:	a14b      	add	r1, pc, #300	; (adr r1, 800b4d0 <__ieee754_pow+0x3d8>)
 800b3a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b3a6:	f7f4 ff87 	bl	80002b8 <__aeabi_dsub>
 800b3aa:	4622      	mov	r2, r4
 800b3ac:	462b      	mov	r3, r5
 800b3ae:	f7f5 f93b 	bl	8000628 <__aeabi_dmul>
 800b3b2:	4602      	mov	r2, r0
 800b3b4:	460b      	mov	r3, r1
 800b3b6:	2000      	movs	r0, #0
 800b3b8:	494d      	ldr	r1, [pc, #308]	; (800b4f0 <__ieee754_pow+0x3f8>)
 800b3ba:	f7f4 ff7d 	bl	80002b8 <__aeabi_dsub>
 800b3be:	4622      	mov	r2, r4
 800b3c0:	4680      	mov	r8, r0
 800b3c2:	4689      	mov	r9, r1
 800b3c4:	462b      	mov	r3, r5
 800b3c6:	4620      	mov	r0, r4
 800b3c8:	4629      	mov	r1, r5
 800b3ca:	f7f5 f92d 	bl	8000628 <__aeabi_dmul>
 800b3ce:	4602      	mov	r2, r0
 800b3d0:	460b      	mov	r3, r1
 800b3d2:	4640      	mov	r0, r8
 800b3d4:	4649      	mov	r1, r9
 800b3d6:	f7f5 f927 	bl	8000628 <__aeabi_dmul>
 800b3da:	a33f      	add	r3, pc, #252	; (adr r3, 800b4d8 <__ieee754_pow+0x3e0>)
 800b3dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3e0:	f7f5 f922 	bl	8000628 <__aeabi_dmul>
 800b3e4:	4602      	mov	r2, r0
 800b3e6:	460b      	mov	r3, r1
 800b3e8:	4650      	mov	r0, sl
 800b3ea:	4659      	mov	r1, fp
 800b3ec:	f7f4 ff64 	bl	80002b8 <__aeabi_dsub>
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	460b      	mov	r3, r1
 800b3f4:	4680      	mov	r8, r0
 800b3f6:	4689      	mov	r9, r1
 800b3f8:	4630      	mov	r0, r6
 800b3fa:	4639      	mov	r1, r7
 800b3fc:	f7f4 ff5e 	bl	80002bc <__adddf3>
 800b400:	2000      	movs	r0, #0
 800b402:	4632      	mov	r2, r6
 800b404:	463b      	mov	r3, r7
 800b406:	4604      	mov	r4, r0
 800b408:	460d      	mov	r5, r1
 800b40a:	f7f4 ff55 	bl	80002b8 <__aeabi_dsub>
 800b40e:	4602      	mov	r2, r0
 800b410:	460b      	mov	r3, r1
 800b412:	4640      	mov	r0, r8
 800b414:	4649      	mov	r1, r9
 800b416:	f7f4 ff4f 	bl	80002b8 <__aeabi_dsub>
 800b41a:	9b04      	ldr	r3, [sp, #16]
 800b41c:	9a06      	ldr	r2, [sp, #24]
 800b41e:	3b01      	subs	r3, #1
 800b420:	4313      	orrs	r3, r2
 800b422:	4682      	mov	sl, r0
 800b424:	468b      	mov	fp, r1
 800b426:	f040 81e7 	bne.w	800b7f8 <__ieee754_pow+0x700>
 800b42a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800b4e0 <__ieee754_pow+0x3e8>
 800b42e:	eeb0 8a47 	vmov.f32	s16, s14
 800b432:	eef0 8a67 	vmov.f32	s17, s15
 800b436:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b43a:	2600      	movs	r6, #0
 800b43c:	4632      	mov	r2, r6
 800b43e:	463b      	mov	r3, r7
 800b440:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b444:	f7f4 ff38 	bl	80002b8 <__aeabi_dsub>
 800b448:	4622      	mov	r2, r4
 800b44a:	462b      	mov	r3, r5
 800b44c:	f7f5 f8ec 	bl	8000628 <__aeabi_dmul>
 800b450:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b454:	4680      	mov	r8, r0
 800b456:	4689      	mov	r9, r1
 800b458:	4650      	mov	r0, sl
 800b45a:	4659      	mov	r1, fp
 800b45c:	f7f5 f8e4 	bl	8000628 <__aeabi_dmul>
 800b460:	4602      	mov	r2, r0
 800b462:	460b      	mov	r3, r1
 800b464:	4640      	mov	r0, r8
 800b466:	4649      	mov	r1, r9
 800b468:	f7f4 ff28 	bl	80002bc <__adddf3>
 800b46c:	4632      	mov	r2, r6
 800b46e:	463b      	mov	r3, r7
 800b470:	4680      	mov	r8, r0
 800b472:	4689      	mov	r9, r1
 800b474:	4620      	mov	r0, r4
 800b476:	4629      	mov	r1, r5
 800b478:	f7f5 f8d6 	bl	8000628 <__aeabi_dmul>
 800b47c:	460b      	mov	r3, r1
 800b47e:	4604      	mov	r4, r0
 800b480:	460d      	mov	r5, r1
 800b482:	4602      	mov	r2, r0
 800b484:	4649      	mov	r1, r9
 800b486:	4640      	mov	r0, r8
 800b488:	f7f4 ff18 	bl	80002bc <__adddf3>
 800b48c:	4b19      	ldr	r3, [pc, #100]	; (800b4f4 <__ieee754_pow+0x3fc>)
 800b48e:	4299      	cmp	r1, r3
 800b490:	ec45 4b19 	vmov	d9, r4, r5
 800b494:	4606      	mov	r6, r0
 800b496:	460f      	mov	r7, r1
 800b498:	468b      	mov	fp, r1
 800b49a:	f340 82f1 	ble.w	800ba80 <__ieee754_pow+0x988>
 800b49e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800b4a2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800b4a6:	4303      	orrs	r3, r0
 800b4a8:	f000 81e4 	beq.w	800b874 <__ieee754_pow+0x77c>
 800b4ac:	ec51 0b18 	vmov	r0, r1, d8
 800b4b0:	2200      	movs	r2, #0
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	f7f5 fb2a 	bl	8000b0c <__aeabi_dcmplt>
 800b4b8:	3800      	subs	r0, #0
 800b4ba:	bf18      	it	ne
 800b4bc:	2001      	movne	r0, #1
 800b4be:	e72b      	b.n	800b318 <__ieee754_pow+0x220>
 800b4c0:	60000000 	.word	0x60000000
 800b4c4:	3ff71547 	.word	0x3ff71547
 800b4c8:	f85ddf44 	.word	0xf85ddf44
 800b4cc:	3e54ae0b 	.word	0x3e54ae0b
 800b4d0:	55555555 	.word	0x55555555
 800b4d4:	3fd55555 	.word	0x3fd55555
 800b4d8:	652b82fe 	.word	0x652b82fe
 800b4dc:	3ff71547 	.word	0x3ff71547
 800b4e0:	00000000 	.word	0x00000000
 800b4e4:	bff00000 	.word	0xbff00000
 800b4e8:	3ff00000 	.word	0x3ff00000
 800b4ec:	3fd00000 	.word	0x3fd00000
 800b4f0:	3fe00000 	.word	0x3fe00000
 800b4f4:	408fffff 	.word	0x408fffff
 800b4f8:	4bd5      	ldr	r3, [pc, #852]	; (800b850 <__ieee754_pow+0x758>)
 800b4fa:	402b      	ands	r3, r5
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	b92b      	cbnz	r3, 800b50c <__ieee754_pow+0x414>
 800b500:	4bd4      	ldr	r3, [pc, #848]	; (800b854 <__ieee754_pow+0x75c>)
 800b502:	f7f5 f891 	bl	8000628 <__aeabi_dmul>
 800b506:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800b50a:	460c      	mov	r4, r1
 800b50c:	1523      	asrs	r3, r4, #20
 800b50e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800b512:	4413      	add	r3, r2
 800b514:	9305      	str	r3, [sp, #20]
 800b516:	4bd0      	ldr	r3, [pc, #832]	; (800b858 <__ieee754_pow+0x760>)
 800b518:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800b51c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800b520:	429c      	cmp	r4, r3
 800b522:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800b526:	dd08      	ble.n	800b53a <__ieee754_pow+0x442>
 800b528:	4bcc      	ldr	r3, [pc, #816]	; (800b85c <__ieee754_pow+0x764>)
 800b52a:	429c      	cmp	r4, r3
 800b52c:	f340 8162 	ble.w	800b7f4 <__ieee754_pow+0x6fc>
 800b530:	9b05      	ldr	r3, [sp, #20]
 800b532:	3301      	adds	r3, #1
 800b534:	9305      	str	r3, [sp, #20]
 800b536:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800b53a:	2400      	movs	r4, #0
 800b53c:	00e3      	lsls	r3, r4, #3
 800b53e:	9307      	str	r3, [sp, #28]
 800b540:	4bc7      	ldr	r3, [pc, #796]	; (800b860 <__ieee754_pow+0x768>)
 800b542:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b546:	ed93 7b00 	vldr	d7, [r3]
 800b54a:	4629      	mov	r1, r5
 800b54c:	ec53 2b17 	vmov	r2, r3, d7
 800b550:	eeb0 9a47 	vmov.f32	s18, s14
 800b554:	eef0 9a67 	vmov.f32	s19, s15
 800b558:	4682      	mov	sl, r0
 800b55a:	f7f4 fead 	bl	80002b8 <__aeabi_dsub>
 800b55e:	4652      	mov	r2, sl
 800b560:	4606      	mov	r6, r0
 800b562:	460f      	mov	r7, r1
 800b564:	462b      	mov	r3, r5
 800b566:	ec51 0b19 	vmov	r0, r1, d9
 800b56a:	f7f4 fea7 	bl	80002bc <__adddf3>
 800b56e:	4602      	mov	r2, r0
 800b570:	460b      	mov	r3, r1
 800b572:	2000      	movs	r0, #0
 800b574:	49bb      	ldr	r1, [pc, #748]	; (800b864 <__ieee754_pow+0x76c>)
 800b576:	f7f5 f981 	bl	800087c <__aeabi_ddiv>
 800b57a:	ec41 0b1a 	vmov	d10, r0, r1
 800b57e:	4602      	mov	r2, r0
 800b580:	460b      	mov	r3, r1
 800b582:	4630      	mov	r0, r6
 800b584:	4639      	mov	r1, r7
 800b586:	f7f5 f84f 	bl	8000628 <__aeabi_dmul>
 800b58a:	2300      	movs	r3, #0
 800b58c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b590:	9302      	str	r3, [sp, #8]
 800b592:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800b596:	46ab      	mov	fp, r5
 800b598:	106d      	asrs	r5, r5, #1
 800b59a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800b59e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800b5a2:	ec41 0b18 	vmov	d8, r0, r1
 800b5a6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800b5aa:	2200      	movs	r2, #0
 800b5ac:	4640      	mov	r0, r8
 800b5ae:	4649      	mov	r1, r9
 800b5b0:	4614      	mov	r4, r2
 800b5b2:	461d      	mov	r5, r3
 800b5b4:	f7f5 f838 	bl	8000628 <__aeabi_dmul>
 800b5b8:	4602      	mov	r2, r0
 800b5ba:	460b      	mov	r3, r1
 800b5bc:	4630      	mov	r0, r6
 800b5be:	4639      	mov	r1, r7
 800b5c0:	f7f4 fe7a 	bl	80002b8 <__aeabi_dsub>
 800b5c4:	ec53 2b19 	vmov	r2, r3, d9
 800b5c8:	4606      	mov	r6, r0
 800b5ca:	460f      	mov	r7, r1
 800b5cc:	4620      	mov	r0, r4
 800b5ce:	4629      	mov	r1, r5
 800b5d0:	f7f4 fe72 	bl	80002b8 <__aeabi_dsub>
 800b5d4:	4602      	mov	r2, r0
 800b5d6:	460b      	mov	r3, r1
 800b5d8:	4650      	mov	r0, sl
 800b5da:	4659      	mov	r1, fp
 800b5dc:	f7f4 fe6c 	bl	80002b8 <__aeabi_dsub>
 800b5e0:	4642      	mov	r2, r8
 800b5e2:	464b      	mov	r3, r9
 800b5e4:	f7f5 f820 	bl	8000628 <__aeabi_dmul>
 800b5e8:	4602      	mov	r2, r0
 800b5ea:	460b      	mov	r3, r1
 800b5ec:	4630      	mov	r0, r6
 800b5ee:	4639      	mov	r1, r7
 800b5f0:	f7f4 fe62 	bl	80002b8 <__aeabi_dsub>
 800b5f4:	ec53 2b1a 	vmov	r2, r3, d10
 800b5f8:	f7f5 f816 	bl	8000628 <__aeabi_dmul>
 800b5fc:	ec53 2b18 	vmov	r2, r3, d8
 800b600:	ec41 0b19 	vmov	d9, r0, r1
 800b604:	ec51 0b18 	vmov	r0, r1, d8
 800b608:	f7f5 f80e 	bl	8000628 <__aeabi_dmul>
 800b60c:	a37c      	add	r3, pc, #496	; (adr r3, 800b800 <__ieee754_pow+0x708>)
 800b60e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b612:	4604      	mov	r4, r0
 800b614:	460d      	mov	r5, r1
 800b616:	f7f5 f807 	bl	8000628 <__aeabi_dmul>
 800b61a:	a37b      	add	r3, pc, #492	; (adr r3, 800b808 <__ieee754_pow+0x710>)
 800b61c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b620:	f7f4 fe4c 	bl	80002bc <__adddf3>
 800b624:	4622      	mov	r2, r4
 800b626:	462b      	mov	r3, r5
 800b628:	f7f4 fffe 	bl	8000628 <__aeabi_dmul>
 800b62c:	a378      	add	r3, pc, #480	; (adr r3, 800b810 <__ieee754_pow+0x718>)
 800b62e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b632:	f7f4 fe43 	bl	80002bc <__adddf3>
 800b636:	4622      	mov	r2, r4
 800b638:	462b      	mov	r3, r5
 800b63a:	f7f4 fff5 	bl	8000628 <__aeabi_dmul>
 800b63e:	a376      	add	r3, pc, #472	; (adr r3, 800b818 <__ieee754_pow+0x720>)
 800b640:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b644:	f7f4 fe3a 	bl	80002bc <__adddf3>
 800b648:	4622      	mov	r2, r4
 800b64a:	462b      	mov	r3, r5
 800b64c:	f7f4 ffec 	bl	8000628 <__aeabi_dmul>
 800b650:	a373      	add	r3, pc, #460	; (adr r3, 800b820 <__ieee754_pow+0x728>)
 800b652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b656:	f7f4 fe31 	bl	80002bc <__adddf3>
 800b65a:	4622      	mov	r2, r4
 800b65c:	462b      	mov	r3, r5
 800b65e:	f7f4 ffe3 	bl	8000628 <__aeabi_dmul>
 800b662:	a371      	add	r3, pc, #452	; (adr r3, 800b828 <__ieee754_pow+0x730>)
 800b664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b668:	f7f4 fe28 	bl	80002bc <__adddf3>
 800b66c:	4622      	mov	r2, r4
 800b66e:	4606      	mov	r6, r0
 800b670:	460f      	mov	r7, r1
 800b672:	462b      	mov	r3, r5
 800b674:	4620      	mov	r0, r4
 800b676:	4629      	mov	r1, r5
 800b678:	f7f4 ffd6 	bl	8000628 <__aeabi_dmul>
 800b67c:	4602      	mov	r2, r0
 800b67e:	460b      	mov	r3, r1
 800b680:	4630      	mov	r0, r6
 800b682:	4639      	mov	r1, r7
 800b684:	f7f4 ffd0 	bl	8000628 <__aeabi_dmul>
 800b688:	4642      	mov	r2, r8
 800b68a:	4604      	mov	r4, r0
 800b68c:	460d      	mov	r5, r1
 800b68e:	464b      	mov	r3, r9
 800b690:	ec51 0b18 	vmov	r0, r1, d8
 800b694:	f7f4 fe12 	bl	80002bc <__adddf3>
 800b698:	ec53 2b19 	vmov	r2, r3, d9
 800b69c:	f7f4 ffc4 	bl	8000628 <__aeabi_dmul>
 800b6a0:	4622      	mov	r2, r4
 800b6a2:	462b      	mov	r3, r5
 800b6a4:	f7f4 fe0a 	bl	80002bc <__adddf3>
 800b6a8:	4642      	mov	r2, r8
 800b6aa:	4682      	mov	sl, r0
 800b6ac:	468b      	mov	fp, r1
 800b6ae:	464b      	mov	r3, r9
 800b6b0:	4640      	mov	r0, r8
 800b6b2:	4649      	mov	r1, r9
 800b6b4:	f7f4 ffb8 	bl	8000628 <__aeabi_dmul>
 800b6b8:	4b6b      	ldr	r3, [pc, #428]	; (800b868 <__ieee754_pow+0x770>)
 800b6ba:	2200      	movs	r2, #0
 800b6bc:	4606      	mov	r6, r0
 800b6be:	460f      	mov	r7, r1
 800b6c0:	f7f4 fdfc 	bl	80002bc <__adddf3>
 800b6c4:	4652      	mov	r2, sl
 800b6c6:	465b      	mov	r3, fp
 800b6c8:	f7f4 fdf8 	bl	80002bc <__adddf3>
 800b6cc:	2000      	movs	r0, #0
 800b6ce:	4604      	mov	r4, r0
 800b6d0:	460d      	mov	r5, r1
 800b6d2:	4602      	mov	r2, r0
 800b6d4:	460b      	mov	r3, r1
 800b6d6:	4640      	mov	r0, r8
 800b6d8:	4649      	mov	r1, r9
 800b6da:	f7f4 ffa5 	bl	8000628 <__aeabi_dmul>
 800b6de:	4b62      	ldr	r3, [pc, #392]	; (800b868 <__ieee754_pow+0x770>)
 800b6e0:	4680      	mov	r8, r0
 800b6e2:	4689      	mov	r9, r1
 800b6e4:	2200      	movs	r2, #0
 800b6e6:	4620      	mov	r0, r4
 800b6e8:	4629      	mov	r1, r5
 800b6ea:	f7f4 fde5 	bl	80002b8 <__aeabi_dsub>
 800b6ee:	4632      	mov	r2, r6
 800b6f0:	463b      	mov	r3, r7
 800b6f2:	f7f4 fde1 	bl	80002b8 <__aeabi_dsub>
 800b6f6:	4602      	mov	r2, r0
 800b6f8:	460b      	mov	r3, r1
 800b6fa:	4650      	mov	r0, sl
 800b6fc:	4659      	mov	r1, fp
 800b6fe:	f7f4 fddb 	bl	80002b8 <__aeabi_dsub>
 800b702:	ec53 2b18 	vmov	r2, r3, d8
 800b706:	f7f4 ff8f 	bl	8000628 <__aeabi_dmul>
 800b70a:	4622      	mov	r2, r4
 800b70c:	4606      	mov	r6, r0
 800b70e:	460f      	mov	r7, r1
 800b710:	462b      	mov	r3, r5
 800b712:	ec51 0b19 	vmov	r0, r1, d9
 800b716:	f7f4 ff87 	bl	8000628 <__aeabi_dmul>
 800b71a:	4602      	mov	r2, r0
 800b71c:	460b      	mov	r3, r1
 800b71e:	4630      	mov	r0, r6
 800b720:	4639      	mov	r1, r7
 800b722:	f7f4 fdcb 	bl	80002bc <__adddf3>
 800b726:	4606      	mov	r6, r0
 800b728:	460f      	mov	r7, r1
 800b72a:	4602      	mov	r2, r0
 800b72c:	460b      	mov	r3, r1
 800b72e:	4640      	mov	r0, r8
 800b730:	4649      	mov	r1, r9
 800b732:	f7f4 fdc3 	bl	80002bc <__adddf3>
 800b736:	a33e      	add	r3, pc, #248	; (adr r3, 800b830 <__ieee754_pow+0x738>)
 800b738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b73c:	2000      	movs	r0, #0
 800b73e:	4604      	mov	r4, r0
 800b740:	460d      	mov	r5, r1
 800b742:	f7f4 ff71 	bl	8000628 <__aeabi_dmul>
 800b746:	4642      	mov	r2, r8
 800b748:	ec41 0b18 	vmov	d8, r0, r1
 800b74c:	464b      	mov	r3, r9
 800b74e:	4620      	mov	r0, r4
 800b750:	4629      	mov	r1, r5
 800b752:	f7f4 fdb1 	bl	80002b8 <__aeabi_dsub>
 800b756:	4602      	mov	r2, r0
 800b758:	460b      	mov	r3, r1
 800b75a:	4630      	mov	r0, r6
 800b75c:	4639      	mov	r1, r7
 800b75e:	f7f4 fdab 	bl	80002b8 <__aeabi_dsub>
 800b762:	a335      	add	r3, pc, #212	; (adr r3, 800b838 <__ieee754_pow+0x740>)
 800b764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b768:	f7f4 ff5e 	bl	8000628 <__aeabi_dmul>
 800b76c:	a334      	add	r3, pc, #208	; (adr r3, 800b840 <__ieee754_pow+0x748>)
 800b76e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b772:	4606      	mov	r6, r0
 800b774:	460f      	mov	r7, r1
 800b776:	4620      	mov	r0, r4
 800b778:	4629      	mov	r1, r5
 800b77a:	f7f4 ff55 	bl	8000628 <__aeabi_dmul>
 800b77e:	4602      	mov	r2, r0
 800b780:	460b      	mov	r3, r1
 800b782:	4630      	mov	r0, r6
 800b784:	4639      	mov	r1, r7
 800b786:	f7f4 fd99 	bl	80002bc <__adddf3>
 800b78a:	9a07      	ldr	r2, [sp, #28]
 800b78c:	4b37      	ldr	r3, [pc, #220]	; (800b86c <__ieee754_pow+0x774>)
 800b78e:	4413      	add	r3, r2
 800b790:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b794:	f7f4 fd92 	bl	80002bc <__adddf3>
 800b798:	4682      	mov	sl, r0
 800b79a:	9805      	ldr	r0, [sp, #20]
 800b79c:	468b      	mov	fp, r1
 800b79e:	f7f4 fed9 	bl	8000554 <__aeabi_i2d>
 800b7a2:	9a07      	ldr	r2, [sp, #28]
 800b7a4:	4b32      	ldr	r3, [pc, #200]	; (800b870 <__ieee754_pow+0x778>)
 800b7a6:	4413      	add	r3, r2
 800b7a8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b7ac:	4606      	mov	r6, r0
 800b7ae:	460f      	mov	r7, r1
 800b7b0:	4652      	mov	r2, sl
 800b7b2:	465b      	mov	r3, fp
 800b7b4:	ec51 0b18 	vmov	r0, r1, d8
 800b7b8:	f7f4 fd80 	bl	80002bc <__adddf3>
 800b7bc:	4642      	mov	r2, r8
 800b7be:	464b      	mov	r3, r9
 800b7c0:	f7f4 fd7c 	bl	80002bc <__adddf3>
 800b7c4:	4632      	mov	r2, r6
 800b7c6:	463b      	mov	r3, r7
 800b7c8:	f7f4 fd78 	bl	80002bc <__adddf3>
 800b7cc:	2000      	movs	r0, #0
 800b7ce:	4632      	mov	r2, r6
 800b7d0:	463b      	mov	r3, r7
 800b7d2:	4604      	mov	r4, r0
 800b7d4:	460d      	mov	r5, r1
 800b7d6:	f7f4 fd6f 	bl	80002b8 <__aeabi_dsub>
 800b7da:	4642      	mov	r2, r8
 800b7dc:	464b      	mov	r3, r9
 800b7de:	f7f4 fd6b 	bl	80002b8 <__aeabi_dsub>
 800b7e2:	ec53 2b18 	vmov	r2, r3, d8
 800b7e6:	f7f4 fd67 	bl	80002b8 <__aeabi_dsub>
 800b7ea:	4602      	mov	r2, r0
 800b7ec:	460b      	mov	r3, r1
 800b7ee:	4650      	mov	r0, sl
 800b7f0:	4659      	mov	r1, fp
 800b7f2:	e610      	b.n	800b416 <__ieee754_pow+0x31e>
 800b7f4:	2401      	movs	r4, #1
 800b7f6:	e6a1      	b.n	800b53c <__ieee754_pow+0x444>
 800b7f8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800b848 <__ieee754_pow+0x750>
 800b7fc:	e617      	b.n	800b42e <__ieee754_pow+0x336>
 800b7fe:	bf00      	nop
 800b800:	4a454eef 	.word	0x4a454eef
 800b804:	3fca7e28 	.word	0x3fca7e28
 800b808:	93c9db65 	.word	0x93c9db65
 800b80c:	3fcd864a 	.word	0x3fcd864a
 800b810:	a91d4101 	.word	0xa91d4101
 800b814:	3fd17460 	.word	0x3fd17460
 800b818:	518f264d 	.word	0x518f264d
 800b81c:	3fd55555 	.word	0x3fd55555
 800b820:	db6fabff 	.word	0xdb6fabff
 800b824:	3fdb6db6 	.word	0x3fdb6db6
 800b828:	33333303 	.word	0x33333303
 800b82c:	3fe33333 	.word	0x3fe33333
 800b830:	e0000000 	.word	0xe0000000
 800b834:	3feec709 	.word	0x3feec709
 800b838:	dc3a03fd 	.word	0xdc3a03fd
 800b83c:	3feec709 	.word	0x3feec709
 800b840:	145b01f5 	.word	0x145b01f5
 800b844:	be3e2fe0 	.word	0xbe3e2fe0
 800b848:	00000000 	.word	0x00000000
 800b84c:	3ff00000 	.word	0x3ff00000
 800b850:	7ff00000 	.word	0x7ff00000
 800b854:	43400000 	.word	0x43400000
 800b858:	0003988e 	.word	0x0003988e
 800b85c:	000bb679 	.word	0x000bb679
 800b860:	0800d700 	.word	0x0800d700
 800b864:	3ff00000 	.word	0x3ff00000
 800b868:	40080000 	.word	0x40080000
 800b86c:	0800d720 	.word	0x0800d720
 800b870:	0800d710 	.word	0x0800d710
 800b874:	a3b5      	add	r3, pc, #724	; (adr r3, 800bb4c <__ieee754_pow+0xa54>)
 800b876:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b87a:	4640      	mov	r0, r8
 800b87c:	4649      	mov	r1, r9
 800b87e:	f7f4 fd1d 	bl	80002bc <__adddf3>
 800b882:	4622      	mov	r2, r4
 800b884:	ec41 0b1a 	vmov	d10, r0, r1
 800b888:	462b      	mov	r3, r5
 800b88a:	4630      	mov	r0, r6
 800b88c:	4639      	mov	r1, r7
 800b88e:	f7f4 fd13 	bl	80002b8 <__aeabi_dsub>
 800b892:	4602      	mov	r2, r0
 800b894:	460b      	mov	r3, r1
 800b896:	ec51 0b1a 	vmov	r0, r1, d10
 800b89a:	f7f5 f955 	bl	8000b48 <__aeabi_dcmpgt>
 800b89e:	2800      	cmp	r0, #0
 800b8a0:	f47f ae04 	bne.w	800b4ac <__ieee754_pow+0x3b4>
 800b8a4:	4aa4      	ldr	r2, [pc, #656]	; (800bb38 <__ieee754_pow+0xa40>)
 800b8a6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b8aa:	4293      	cmp	r3, r2
 800b8ac:	f340 8108 	ble.w	800bac0 <__ieee754_pow+0x9c8>
 800b8b0:	151b      	asrs	r3, r3, #20
 800b8b2:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800b8b6:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800b8ba:	fa4a f303 	asr.w	r3, sl, r3
 800b8be:	445b      	add	r3, fp
 800b8c0:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800b8c4:	4e9d      	ldr	r6, [pc, #628]	; (800bb3c <__ieee754_pow+0xa44>)
 800b8c6:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800b8ca:	4116      	asrs	r6, r2
 800b8cc:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800b8d0:	2000      	movs	r0, #0
 800b8d2:	ea23 0106 	bic.w	r1, r3, r6
 800b8d6:	f1c2 0214 	rsb	r2, r2, #20
 800b8da:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800b8de:	fa4a fa02 	asr.w	sl, sl, r2
 800b8e2:	f1bb 0f00 	cmp.w	fp, #0
 800b8e6:	4602      	mov	r2, r0
 800b8e8:	460b      	mov	r3, r1
 800b8ea:	4620      	mov	r0, r4
 800b8ec:	4629      	mov	r1, r5
 800b8ee:	bfb8      	it	lt
 800b8f0:	f1ca 0a00 	rsblt	sl, sl, #0
 800b8f4:	f7f4 fce0 	bl	80002b8 <__aeabi_dsub>
 800b8f8:	ec41 0b19 	vmov	d9, r0, r1
 800b8fc:	4642      	mov	r2, r8
 800b8fe:	464b      	mov	r3, r9
 800b900:	ec51 0b19 	vmov	r0, r1, d9
 800b904:	f7f4 fcda 	bl	80002bc <__adddf3>
 800b908:	a37b      	add	r3, pc, #492	; (adr r3, 800baf8 <__ieee754_pow+0xa00>)
 800b90a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b90e:	2000      	movs	r0, #0
 800b910:	4604      	mov	r4, r0
 800b912:	460d      	mov	r5, r1
 800b914:	f7f4 fe88 	bl	8000628 <__aeabi_dmul>
 800b918:	ec53 2b19 	vmov	r2, r3, d9
 800b91c:	4606      	mov	r6, r0
 800b91e:	460f      	mov	r7, r1
 800b920:	4620      	mov	r0, r4
 800b922:	4629      	mov	r1, r5
 800b924:	f7f4 fcc8 	bl	80002b8 <__aeabi_dsub>
 800b928:	4602      	mov	r2, r0
 800b92a:	460b      	mov	r3, r1
 800b92c:	4640      	mov	r0, r8
 800b92e:	4649      	mov	r1, r9
 800b930:	f7f4 fcc2 	bl	80002b8 <__aeabi_dsub>
 800b934:	a372      	add	r3, pc, #456	; (adr r3, 800bb00 <__ieee754_pow+0xa08>)
 800b936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b93a:	f7f4 fe75 	bl	8000628 <__aeabi_dmul>
 800b93e:	a372      	add	r3, pc, #456	; (adr r3, 800bb08 <__ieee754_pow+0xa10>)
 800b940:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b944:	4680      	mov	r8, r0
 800b946:	4689      	mov	r9, r1
 800b948:	4620      	mov	r0, r4
 800b94a:	4629      	mov	r1, r5
 800b94c:	f7f4 fe6c 	bl	8000628 <__aeabi_dmul>
 800b950:	4602      	mov	r2, r0
 800b952:	460b      	mov	r3, r1
 800b954:	4640      	mov	r0, r8
 800b956:	4649      	mov	r1, r9
 800b958:	f7f4 fcb0 	bl	80002bc <__adddf3>
 800b95c:	4604      	mov	r4, r0
 800b95e:	460d      	mov	r5, r1
 800b960:	4602      	mov	r2, r0
 800b962:	460b      	mov	r3, r1
 800b964:	4630      	mov	r0, r6
 800b966:	4639      	mov	r1, r7
 800b968:	f7f4 fca8 	bl	80002bc <__adddf3>
 800b96c:	4632      	mov	r2, r6
 800b96e:	463b      	mov	r3, r7
 800b970:	4680      	mov	r8, r0
 800b972:	4689      	mov	r9, r1
 800b974:	f7f4 fca0 	bl	80002b8 <__aeabi_dsub>
 800b978:	4602      	mov	r2, r0
 800b97a:	460b      	mov	r3, r1
 800b97c:	4620      	mov	r0, r4
 800b97e:	4629      	mov	r1, r5
 800b980:	f7f4 fc9a 	bl	80002b8 <__aeabi_dsub>
 800b984:	4642      	mov	r2, r8
 800b986:	4606      	mov	r6, r0
 800b988:	460f      	mov	r7, r1
 800b98a:	464b      	mov	r3, r9
 800b98c:	4640      	mov	r0, r8
 800b98e:	4649      	mov	r1, r9
 800b990:	f7f4 fe4a 	bl	8000628 <__aeabi_dmul>
 800b994:	a35e      	add	r3, pc, #376	; (adr r3, 800bb10 <__ieee754_pow+0xa18>)
 800b996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99a:	4604      	mov	r4, r0
 800b99c:	460d      	mov	r5, r1
 800b99e:	f7f4 fe43 	bl	8000628 <__aeabi_dmul>
 800b9a2:	a35d      	add	r3, pc, #372	; (adr r3, 800bb18 <__ieee754_pow+0xa20>)
 800b9a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a8:	f7f4 fc86 	bl	80002b8 <__aeabi_dsub>
 800b9ac:	4622      	mov	r2, r4
 800b9ae:	462b      	mov	r3, r5
 800b9b0:	f7f4 fe3a 	bl	8000628 <__aeabi_dmul>
 800b9b4:	a35a      	add	r3, pc, #360	; (adr r3, 800bb20 <__ieee754_pow+0xa28>)
 800b9b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9ba:	f7f4 fc7f 	bl	80002bc <__adddf3>
 800b9be:	4622      	mov	r2, r4
 800b9c0:	462b      	mov	r3, r5
 800b9c2:	f7f4 fe31 	bl	8000628 <__aeabi_dmul>
 800b9c6:	a358      	add	r3, pc, #352	; (adr r3, 800bb28 <__ieee754_pow+0xa30>)
 800b9c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9cc:	f7f4 fc74 	bl	80002b8 <__aeabi_dsub>
 800b9d0:	4622      	mov	r2, r4
 800b9d2:	462b      	mov	r3, r5
 800b9d4:	f7f4 fe28 	bl	8000628 <__aeabi_dmul>
 800b9d8:	a355      	add	r3, pc, #340	; (adr r3, 800bb30 <__ieee754_pow+0xa38>)
 800b9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9de:	f7f4 fc6d 	bl	80002bc <__adddf3>
 800b9e2:	4622      	mov	r2, r4
 800b9e4:	462b      	mov	r3, r5
 800b9e6:	f7f4 fe1f 	bl	8000628 <__aeabi_dmul>
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	460b      	mov	r3, r1
 800b9ee:	4640      	mov	r0, r8
 800b9f0:	4649      	mov	r1, r9
 800b9f2:	f7f4 fc61 	bl	80002b8 <__aeabi_dsub>
 800b9f6:	4604      	mov	r4, r0
 800b9f8:	460d      	mov	r5, r1
 800b9fa:	4602      	mov	r2, r0
 800b9fc:	460b      	mov	r3, r1
 800b9fe:	4640      	mov	r0, r8
 800ba00:	4649      	mov	r1, r9
 800ba02:	f7f4 fe11 	bl	8000628 <__aeabi_dmul>
 800ba06:	2200      	movs	r2, #0
 800ba08:	ec41 0b19 	vmov	d9, r0, r1
 800ba0c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800ba10:	4620      	mov	r0, r4
 800ba12:	4629      	mov	r1, r5
 800ba14:	f7f4 fc50 	bl	80002b8 <__aeabi_dsub>
 800ba18:	4602      	mov	r2, r0
 800ba1a:	460b      	mov	r3, r1
 800ba1c:	ec51 0b19 	vmov	r0, r1, d9
 800ba20:	f7f4 ff2c 	bl	800087c <__aeabi_ddiv>
 800ba24:	4632      	mov	r2, r6
 800ba26:	4604      	mov	r4, r0
 800ba28:	460d      	mov	r5, r1
 800ba2a:	463b      	mov	r3, r7
 800ba2c:	4640      	mov	r0, r8
 800ba2e:	4649      	mov	r1, r9
 800ba30:	f7f4 fdfa 	bl	8000628 <__aeabi_dmul>
 800ba34:	4632      	mov	r2, r6
 800ba36:	463b      	mov	r3, r7
 800ba38:	f7f4 fc40 	bl	80002bc <__adddf3>
 800ba3c:	4602      	mov	r2, r0
 800ba3e:	460b      	mov	r3, r1
 800ba40:	4620      	mov	r0, r4
 800ba42:	4629      	mov	r1, r5
 800ba44:	f7f4 fc38 	bl	80002b8 <__aeabi_dsub>
 800ba48:	4642      	mov	r2, r8
 800ba4a:	464b      	mov	r3, r9
 800ba4c:	f7f4 fc34 	bl	80002b8 <__aeabi_dsub>
 800ba50:	460b      	mov	r3, r1
 800ba52:	4602      	mov	r2, r0
 800ba54:	493a      	ldr	r1, [pc, #232]	; (800bb40 <__ieee754_pow+0xa48>)
 800ba56:	2000      	movs	r0, #0
 800ba58:	f7f4 fc2e 	bl	80002b8 <__aeabi_dsub>
 800ba5c:	ec41 0b10 	vmov	d0, r0, r1
 800ba60:	ee10 3a90 	vmov	r3, s1
 800ba64:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800ba68:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ba6c:	da2b      	bge.n	800bac6 <__ieee754_pow+0x9ce>
 800ba6e:	4650      	mov	r0, sl
 800ba70:	f001 fa6e 	bl	800cf50 <scalbn>
 800ba74:	ec51 0b10 	vmov	r0, r1, d0
 800ba78:	ec53 2b18 	vmov	r2, r3, d8
 800ba7c:	f7ff bbed 	b.w	800b25a <__ieee754_pow+0x162>
 800ba80:	4b30      	ldr	r3, [pc, #192]	; (800bb44 <__ieee754_pow+0xa4c>)
 800ba82:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800ba86:	429e      	cmp	r6, r3
 800ba88:	f77f af0c 	ble.w	800b8a4 <__ieee754_pow+0x7ac>
 800ba8c:	4b2e      	ldr	r3, [pc, #184]	; (800bb48 <__ieee754_pow+0xa50>)
 800ba8e:	440b      	add	r3, r1
 800ba90:	4303      	orrs	r3, r0
 800ba92:	d009      	beq.n	800baa8 <__ieee754_pow+0x9b0>
 800ba94:	ec51 0b18 	vmov	r0, r1, d8
 800ba98:	2200      	movs	r2, #0
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	f7f5 f836 	bl	8000b0c <__aeabi_dcmplt>
 800baa0:	3800      	subs	r0, #0
 800baa2:	bf18      	it	ne
 800baa4:	2001      	movne	r0, #1
 800baa6:	e447      	b.n	800b338 <__ieee754_pow+0x240>
 800baa8:	4622      	mov	r2, r4
 800baaa:	462b      	mov	r3, r5
 800baac:	f7f4 fc04 	bl	80002b8 <__aeabi_dsub>
 800bab0:	4642      	mov	r2, r8
 800bab2:	464b      	mov	r3, r9
 800bab4:	f7f5 f83e 	bl	8000b34 <__aeabi_dcmpge>
 800bab8:	2800      	cmp	r0, #0
 800baba:	f43f aef3 	beq.w	800b8a4 <__ieee754_pow+0x7ac>
 800babe:	e7e9      	b.n	800ba94 <__ieee754_pow+0x99c>
 800bac0:	f04f 0a00 	mov.w	sl, #0
 800bac4:	e71a      	b.n	800b8fc <__ieee754_pow+0x804>
 800bac6:	ec51 0b10 	vmov	r0, r1, d0
 800baca:	4619      	mov	r1, r3
 800bacc:	e7d4      	b.n	800ba78 <__ieee754_pow+0x980>
 800bace:	491c      	ldr	r1, [pc, #112]	; (800bb40 <__ieee754_pow+0xa48>)
 800bad0:	2000      	movs	r0, #0
 800bad2:	f7ff bb30 	b.w	800b136 <__ieee754_pow+0x3e>
 800bad6:	2000      	movs	r0, #0
 800bad8:	2100      	movs	r1, #0
 800bada:	f7ff bb2c 	b.w	800b136 <__ieee754_pow+0x3e>
 800bade:	4630      	mov	r0, r6
 800bae0:	4639      	mov	r1, r7
 800bae2:	f7ff bb28 	b.w	800b136 <__ieee754_pow+0x3e>
 800bae6:	9204      	str	r2, [sp, #16]
 800bae8:	f7ff bb7a 	b.w	800b1e0 <__ieee754_pow+0xe8>
 800baec:	2300      	movs	r3, #0
 800baee:	f7ff bb64 	b.w	800b1ba <__ieee754_pow+0xc2>
 800baf2:	bf00      	nop
 800baf4:	f3af 8000 	nop.w
 800baf8:	00000000 	.word	0x00000000
 800bafc:	3fe62e43 	.word	0x3fe62e43
 800bb00:	fefa39ef 	.word	0xfefa39ef
 800bb04:	3fe62e42 	.word	0x3fe62e42
 800bb08:	0ca86c39 	.word	0x0ca86c39
 800bb0c:	be205c61 	.word	0xbe205c61
 800bb10:	72bea4d0 	.word	0x72bea4d0
 800bb14:	3e663769 	.word	0x3e663769
 800bb18:	c5d26bf1 	.word	0xc5d26bf1
 800bb1c:	3ebbbd41 	.word	0x3ebbbd41
 800bb20:	af25de2c 	.word	0xaf25de2c
 800bb24:	3f11566a 	.word	0x3f11566a
 800bb28:	16bebd93 	.word	0x16bebd93
 800bb2c:	3f66c16c 	.word	0x3f66c16c
 800bb30:	5555553e 	.word	0x5555553e
 800bb34:	3fc55555 	.word	0x3fc55555
 800bb38:	3fe00000 	.word	0x3fe00000
 800bb3c:	000fffff 	.word	0x000fffff
 800bb40:	3ff00000 	.word	0x3ff00000
 800bb44:	4090cbff 	.word	0x4090cbff
 800bb48:	3f6f3400 	.word	0x3f6f3400
 800bb4c:	652b82fe 	.word	0x652b82fe
 800bb50:	3c971547 	.word	0x3c971547
 800bb54:	00000000 	.word	0x00000000

0800bb58 <__ieee754_rem_pio2>:
 800bb58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb5c:	ed2d 8b02 	vpush	{d8}
 800bb60:	ec55 4b10 	vmov	r4, r5, d0
 800bb64:	4bca      	ldr	r3, [pc, #808]	; (800be90 <__ieee754_rem_pio2+0x338>)
 800bb66:	b08b      	sub	sp, #44	; 0x2c
 800bb68:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800bb6c:	4598      	cmp	r8, r3
 800bb6e:	4682      	mov	sl, r0
 800bb70:	9502      	str	r5, [sp, #8]
 800bb72:	dc08      	bgt.n	800bb86 <__ieee754_rem_pio2+0x2e>
 800bb74:	2200      	movs	r2, #0
 800bb76:	2300      	movs	r3, #0
 800bb78:	ed80 0b00 	vstr	d0, [r0]
 800bb7c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bb80:	f04f 0b00 	mov.w	fp, #0
 800bb84:	e028      	b.n	800bbd8 <__ieee754_rem_pio2+0x80>
 800bb86:	4bc3      	ldr	r3, [pc, #780]	; (800be94 <__ieee754_rem_pio2+0x33c>)
 800bb88:	4598      	cmp	r8, r3
 800bb8a:	dc78      	bgt.n	800bc7e <__ieee754_rem_pio2+0x126>
 800bb8c:	9b02      	ldr	r3, [sp, #8]
 800bb8e:	4ec2      	ldr	r6, [pc, #776]	; (800be98 <__ieee754_rem_pio2+0x340>)
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	ee10 0a10 	vmov	r0, s0
 800bb96:	a3b0      	add	r3, pc, #704	; (adr r3, 800be58 <__ieee754_rem_pio2+0x300>)
 800bb98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb9c:	4629      	mov	r1, r5
 800bb9e:	dd39      	ble.n	800bc14 <__ieee754_rem_pio2+0xbc>
 800bba0:	f7f4 fb8a 	bl	80002b8 <__aeabi_dsub>
 800bba4:	45b0      	cmp	r8, r6
 800bba6:	4604      	mov	r4, r0
 800bba8:	460d      	mov	r5, r1
 800bbaa:	d01b      	beq.n	800bbe4 <__ieee754_rem_pio2+0x8c>
 800bbac:	a3ac      	add	r3, pc, #688	; (adr r3, 800be60 <__ieee754_rem_pio2+0x308>)
 800bbae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbb2:	f7f4 fb81 	bl	80002b8 <__aeabi_dsub>
 800bbb6:	4602      	mov	r2, r0
 800bbb8:	460b      	mov	r3, r1
 800bbba:	e9ca 2300 	strd	r2, r3, [sl]
 800bbbe:	4620      	mov	r0, r4
 800bbc0:	4629      	mov	r1, r5
 800bbc2:	f7f4 fb79 	bl	80002b8 <__aeabi_dsub>
 800bbc6:	a3a6      	add	r3, pc, #664	; (adr r3, 800be60 <__ieee754_rem_pio2+0x308>)
 800bbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbcc:	f7f4 fb74 	bl	80002b8 <__aeabi_dsub>
 800bbd0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bbd4:	f04f 0b01 	mov.w	fp, #1
 800bbd8:	4658      	mov	r0, fp
 800bbda:	b00b      	add	sp, #44	; 0x2c
 800bbdc:	ecbd 8b02 	vpop	{d8}
 800bbe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bbe4:	a3a0      	add	r3, pc, #640	; (adr r3, 800be68 <__ieee754_rem_pio2+0x310>)
 800bbe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbea:	f7f4 fb65 	bl	80002b8 <__aeabi_dsub>
 800bbee:	a3a0      	add	r3, pc, #640	; (adr r3, 800be70 <__ieee754_rem_pio2+0x318>)
 800bbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf4:	4604      	mov	r4, r0
 800bbf6:	460d      	mov	r5, r1
 800bbf8:	f7f4 fb5e 	bl	80002b8 <__aeabi_dsub>
 800bbfc:	4602      	mov	r2, r0
 800bbfe:	460b      	mov	r3, r1
 800bc00:	e9ca 2300 	strd	r2, r3, [sl]
 800bc04:	4620      	mov	r0, r4
 800bc06:	4629      	mov	r1, r5
 800bc08:	f7f4 fb56 	bl	80002b8 <__aeabi_dsub>
 800bc0c:	a398      	add	r3, pc, #608	; (adr r3, 800be70 <__ieee754_rem_pio2+0x318>)
 800bc0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc12:	e7db      	b.n	800bbcc <__ieee754_rem_pio2+0x74>
 800bc14:	f7f4 fb52 	bl	80002bc <__adddf3>
 800bc18:	45b0      	cmp	r8, r6
 800bc1a:	4604      	mov	r4, r0
 800bc1c:	460d      	mov	r5, r1
 800bc1e:	d016      	beq.n	800bc4e <__ieee754_rem_pio2+0xf6>
 800bc20:	a38f      	add	r3, pc, #572	; (adr r3, 800be60 <__ieee754_rem_pio2+0x308>)
 800bc22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc26:	f7f4 fb49 	bl	80002bc <__adddf3>
 800bc2a:	4602      	mov	r2, r0
 800bc2c:	460b      	mov	r3, r1
 800bc2e:	e9ca 2300 	strd	r2, r3, [sl]
 800bc32:	4620      	mov	r0, r4
 800bc34:	4629      	mov	r1, r5
 800bc36:	f7f4 fb3f 	bl	80002b8 <__aeabi_dsub>
 800bc3a:	a389      	add	r3, pc, #548	; (adr r3, 800be60 <__ieee754_rem_pio2+0x308>)
 800bc3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc40:	f7f4 fb3c 	bl	80002bc <__adddf3>
 800bc44:	f04f 3bff 	mov.w	fp, #4294967295
 800bc48:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bc4c:	e7c4      	b.n	800bbd8 <__ieee754_rem_pio2+0x80>
 800bc4e:	a386      	add	r3, pc, #536	; (adr r3, 800be68 <__ieee754_rem_pio2+0x310>)
 800bc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc54:	f7f4 fb32 	bl	80002bc <__adddf3>
 800bc58:	a385      	add	r3, pc, #532	; (adr r3, 800be70 <__ieee754_rem_pio2+0x318>)
 800bc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc5e:	4604      	mov	r4, r0
 800bc60:	460d      	mov	r5, r1
 800bc62:	f7f4 fb2b 	bl	80002bc <__adddf3>
 800bc66:	4602      	mov	r2, r0
 800bc68:	460b      	mov	r3, r1
 800bc6a:	e9ca 2300 	strd	r2, r3, [sl]
 800bc6e:	4620      	mov	r0, r4
 800bc70:	4629      	mov	r1, r5
 800bc72:	f7f4 fb21 	bl	80002b8 <__aeabi_dsub>
 800bc76:	a37e      	add	r3, pc, #504	; (adr r3, 800be70 <__ieee754_rem_pio2+0x318>)
 800bc78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc7c:	e7e0      	b.n	800bc40 <__ieee754_rem_pio2+0xe8>
 800bc7e:	4b87      	ldr	r3, [pc, #540]	; (800be9c <__ieee754_rem_pio2+0x344>)
 800bc80:	4598      	cmp	r8, r3
 800bc82:	f300 80d9 	bgt.w	800be38 <__ieee754_rem_pio2+0x2e0>
 800bc86:	f001 f8cf 	bl	800ce28 <fabs>
 800bc8a:	ec55 4b10 	vmov	r4, r5, d0
 800bc8e:	ee10 0a10 	vmov	r0, s0
 800bc92:	a379      	add	r3, pc, #484	; (adr r3, 800be78 <__ieee754_rem_pio2+0x320>)
 800bc94:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc98:	4629      	mov	r1, r5
 800bc9a:	f7f4 fcc5 	bl	8000628 <__aeabi_dmul>
 800bc9e:	4b80      	ldr	r3, [pc, #512]	; (800bea0 <__ieee754_rem_pio2+0x348>)
 800bca0:	2200      	movs	r2, #0
 800bca2:	f7f4 fb0b 	bl	80002bc <__adddf3>
 800bca6:	f7f4 ff6f 	bl	8000b88 <__aeabi_d2iz>
 800bcaa:	4683      	mov	fp, r0
 800bcac:	f7f4 fc52 	bl	8000554 <__aeabi_i2d>
 800bcb0:	4602      	mov	r2, r0
 800bcb2:	460b      	mov	r3, r1
 800bcb4:	ec43 2b18 	vmov	d8, r2, r3
 800bcb8:	a367      	add	r3, pc, #412	; (adr r3, 800be58 <__ieee754_rem_pio2+0x300>)
 800bcba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcbe:	f7f4 fcb3 	bl	8000628 <__aeabi_dmul>
 800bcc2:	4602      	mov	r2, r0
 800bcc4:	460b      	mov	r3, r1
 800bcc6:	4620      	mov	r0, r4
 800bcc8:	4629      	mov	r1, r5
 800bcca:	f7f4 faf5 	bl	80002b8 <__aeabi_dsub>
 800bcce:	a364      	add	r3, pc, #400	; (adr r3, 800be60 <__ieee754_rem_pio2+0x308>)
 800bcd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcd4:	4606      	mov	r6, r0
 800bcd6:	460f      	mov	r7, r1
 800bcd8:	ec51 0b18 	vmov	r0, r1, d8
 800bcdc:	f7f4 fca4 	bl	8000628 <__aeabi_dmul>
 800bce0:	f1bb 0f1f 	cmp.w	fp, #31
 800bce4:	4604      	mov	r4, r0
 800bce6:	460d      	mov	r5, r1
 800bce8:	dc0d      	bgt.n	800bd06 <__ieee754_rem_pio2+0x1ae>
 800bcea:	4b6e      	ldr	r3, [pc, #440]	; (800bea4 <__ieee754_rem_pio2+0x34c>)
 800bcec:	f10b 32ff 	add.w	r2, fp, #4294967295
 800bcf0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcf4:	4543      	cmp	r3, r8
 800bcf6:	d006      	beq.n	800bd06 <__ieee754_rem_pio2+0x1ae>
 800bcf8:	4622      	mov	r2, r4
 800bcfa:	462b      	mov	r3, r5
 800bcfc:	4630      	mov	r0, r6
 800bcfe:	4639      	mov	r1, r7
 800bd00:	f7f4 fada 	bl	80002b8 <__aeabi_dsub>
 800bd04:	e00f      	b.n	800bd26 <__ieee754_rem_pio2+0x1ce>
 800bd06:	462b      	mov	r3, r5
 800bd08:	4622      	mov	r2, r4
 800bd0a:	4630      	mov	r0, r6
 800bd0c:	4639      	mov	r1, r7
 800bd0e:	f7f4 fad3 	bl	80002b8 <__aeabi_dsub>
 800bd12:	ea4f 5328 	mov.w	r3, r8, asr #20
 800bd16:	9303      	str	r3, [sp, #12]
 800bd18:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bd1c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800bd20:	f1b8 0f10 	cmp.w	r8, #16
 800bd24:	dc02      	bgt.n	800bd2c <__ieee754_rem_pio2+0x1d4>
 800bd26:	e9ca 0100 	strd	r0, r1, [sl]
 800bd2a:	e039      	b.n	800bda0 <__ieee754_rem_pio2+0x248>
 800bd2c:	a34e      	add	r3, pc, #312	; (adr r3, 800be68 <__ieee754_rem_pio2+0x310>)
 800bd2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd32:	ec51 0b18 	vmov	r0, r1, d8
 800bd36:	f7f4 fc77 	bl	8000628 <__aeabi_dmul>
 800bd3a:	4604      	mov	r4, r0
 800bd3c:	460d      	mov	r5, r1
 800bd3e:	4602      	mov	r2, r0
 800bd40:	460b      	mov	r3, r1
 800bd42:	4630      	mov	r0, r6
 800bd44:	4639      	mov	r1, r7
 800bd46:	f7f4 fab7 	bl	80002b8 <__aeabi_dsub>
 800bd4a:	4602      	mov	r2, r0
 800bd4c:	460b      	mov	r3, r1
 800bd4e:	4680      	mov	r8, r0
 800bd50:	4689      	mov	r9, r1
 800bd52:	4630      	mov	r0, r6
 800bd54:	4639      	mov	r1, r7
 800bd56:	f7f4 faaf 	bl	80002b8 <__aeabi_dsub>
 800bd5a:	4622      	mov	r2, r4
 800bd5c:	462b      	mov	r3, r5
 800bd5e:	f7f4 faab 	bl	80002b8 <__aeabi_dsub>
 800bd62:	a343      	add	r3, pc, #268	; (adr r3, 800be70 <__ieee754_rem_pio2+0x318>)
 800bd64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd68:	4604      	mov	r4, r0
 800bd6a:	460d      	mov	r5, r1
 800bd6c:	ec51 0b18 	vmov	r0, r1, d8
 800bd70:	f7f4 fc5a 	bl	8000628 <__aeabi_dmul>
 800bd74:	4622      	mov	r2, r4
 800bd76:	462b      	mov	r3, r5
 800bd78:	f7f4 fa9e 	bl	80002b8 <__aeabi_dsub>
 800bd7c:	4602      	mov	r2, r0
 800bd7e:	460b      	mov	r3, r1
 800bd80:	4604      	mov	r4, r0
 800bd82:	460d      	mov	r5, r1
 800bd84:	4640      	mov	r0, r8
 800bd86:	4649      	mov	r1, r9
 800bd88:	f7f4 fa96 	bl	80002b8 <__aeabi_dsub>
 800bd8c:	9a03      	ldr	r2, [sp, #12]
 800bd8e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bd92:	1ad3      	subs	r3, r2, r3
 800bd94:	2b31      	cmp	r3, #49	; 0x31
 800bd96:	dc24      	bgt.n	800bde2 <__ieee754_rem_pio2+0x28a>
 800bd98:	e9ca 0100 	strd	r0, r1, [sl]
 800bd9c:	4646      	mov	r6, r8
 800bd9e:	464f      	mov	r7, r9
 800bda0:	e9da 8900 	ldrd	r8, r9, [sl]
 800bda4:	4630      	mov	r0, r6
 800bda6:	4642      	mov	r2, r8
 800bda8:	464b      	mov	r3, r9
 800bdaa:	4639      	mov	r1, r7
 800bdac:	f7f4 fa84 	bl	80002b8 <__aeabi_dsub>
 800bdb0:	462b      	mov	r3, r5
 800bdb2:	4622      	mov	r2, r4
 800bdb4:	f7f4 fa80 	bl	80002b8 <__aeabi_dsub>
 800bdb8:	9b02      	ldr	r3, [sp, #8]
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800bdc0:	f6bf af0a 	bge.w	800bbd8 <__ieee754_rem_pio2+0x80>
 800bdc4:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800bdc8:	f8ca 3004 	str.w	r3, [sl, #4]
 800bdcc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bdd0:	f8ca 8000 	str.w	r8, [sl]
 800bdd4:	f8ca 0008 	str.w	r0, [sl, #8]
 800bdd8:	f8ca 300c 	str.w	r3, [sl, #12]
 800bddc:	f1cb 0b00 	rsb	fp, fp, #0
 800bde0:	e6fa      	b.n	800bbd8 <__ieee754_rem_pio2+0x80>
 800bde2:	a327      	add	r3, pc, #156	; (adr r3, 800be80 <__ieee754_rem_pio2+0x328>)
 800bde4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde8:	ec51 0b18 	vmov	r0, r1, d8
 800bdec:	f7f4 fc1c 	bl	8000628 <__aeabi_dmul>
 800bdf0:	4604      	mov	r4, r0
 800bdf2:	460d      	mov	r5, r1
 800bdf4:	4602      	mov	r2, r0
 800bdf6:	460b      	mov	r3, r1
 800bdf8:	4640      	mov	r0, r8
 800bdfa:	4649      	mov	r1, r9
 800bdfc:	f7f4 fa5c 	bl	80002b8 <__aeabi_dsub>
 800be00:	4602      	mov	r2, r0
 800be02:	460b      	mov	r3, r1
 800be04:	4606      	mov	r6, r0
 800be06:	460f      	mov	r7, r1
 800be08:	4640      	mov	r0, r8
 800be0a:	4649      	mov	r1, r9
 800be0c:	f7f4 fa54 	bl	80002b8 <__aeabi_dsub>
 800be10:	4622      	mov	r2, r4
 800be12:	462b      	mov	r3, r5
 800be14:	f7f4 fa50 	bl	80002b8 <__aeabi_dsub>
 800be18:	a31b      	add	r3, pc, #108	; (adr r3, 800be88 <__ieee754_rem_pio2+0x330>)
 800be1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be1e:	4604      	mov	r4, r0
 800be20:	460d      	mov	r5, r1
 800be22:	ec51 0b18 	vmov	r0, r1, d8
 800be26:	f7f4 fbff 	bl	8000628 <__aeabi_dmul>
 800be2a:	4622      	mov	r2, r4
 800be2c:	462b      	mov	r3, r5
 800be2e:	f7f4 fa43 	bl	80002b8 <__aeabi_dsub>
 800be32:	4604      	mov	r4, r0
 800be34:	460d      	mov	r5, r1
 800be36:	e75f      	b.n	800bcf8 <__ieee754_rem_pio2+0x1a0>
 800be38:	4b1b      	ldr	r3, [pc, #108]	; (800bea8 <__ieee754_rem_pio2+0x350>)
 800be3a:	4598      	cmp	r8, r3
 800be3c:	dd36      	ble.n	800beac <__ieee754_rem_pio2+0x354>
 800be3e:	ee10 2a10 	vmov	r2, s0
 800be42:	462b      	mov	r3, r5
 800be44:	4620      	mov	r0, r4
 800be46:	4629      	mov	r1, r5
 800be48:	f7f4 fa36 	bl	80002b8 <__aeabi_dsub>
 800be4c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800be50:	e9ca 0100 	strd	r0, r1, [sl]
 800be54:	e694      	b.n	800bb80 <__ieee754_rem_pio2+0x28>
 800be56:	bf00      	nop
 800be58:	54400000 	.word	0x54400000
 800be5c:	3ff921fb 	.word	0x3ff921fb
 800be60:	1a626331 	.word	0x1a626331
 800be64:	3dd0b461 	.word	0x3dd0b461
 800be68:	1a600000 	.word	0x1a600000
 800be6c:	3dd0b461 	.word	0x3dd0b461
 800be70:	2e037073 	.word	0x2e037073
 800be74:	3ba3198a 	.word	0x3ba3198a
 800be78:	6dc9c883 	.word	0x6dc9c883
 800be7c:	3fe45f30 	.word	0x3fe45f30
 800be80:	2e000000 	.word	0x2e000000
 800be84:	3ba3198a 	.word	0x3ba3198a
 800be88:	252049c1 	.word	0x252049c1
 800be8c:	397b839a 	.word	0x397b839a
 800be90:	3fe921fb 	.word	0x3fe921fb
 800be94:	4002d97b 	.word	0x4002d97b
 800be98:	3ff921fb 	.word	0x3ff921fb
 800be9c:	413921fb 	.word	0x413921fb
 800bea0:	3fe00000 	.word	0x3fe00000
 800bea4:	0800d730 	.word	0x0800d730
 800bea8:	7fefffff 	.word	0x7fefffff
 800beac:	ea4f 5428 	mov.w	r4, r8, asr #20
 800beb0:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800beb4:	ee10 0a10 	vmov	r0, s0
 800beb8:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800bebc:	ee10 6a10 	vmov	r6, s0
 800bec0:	460f      	mov	r7, r1
 800bec2:	f7f4 fe61 	bl	8000b88 <__aeabi_d2iz>
 800bec6:	f7f4 fb45 	bl	8000554 <__aeabi_i2d>
 800beca:	4602      	mov	r2, r0
 800becc:	460b      	mov	r3, r1
 800bece:	4630      	mov	r0, r6
 800bed0:	4639      	mov	r1, r7
 800bed2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bed6:	f7f4 f9ef 	bl	80002b8 <__aeabi_dsub>
 800beda:	4b23      	ldr	r3, [pc, #140]	; (800bf68 <__ieee754_rem_pio2+0x410>)
 800bedc:	2200      	movs	r2, #0
 800bede:	f7f4 fba3 	bl	8000628 <__aeabi_dmul>
 800bee2:	460f      	mov	r7, r1
 800bee4:	4606      	mov	r6, r0
 800bee6:	f7f4 fe4f 	bl	8000b88 <__aeabi_d2iz>
 800beea:	f7f4 fb33 	bl	8000554 <__aeabi_i2d>
 800beee:	4602      	mov	r2, r0
 800bef0:	460b      	mov	r3, r1
 800bef2:	4630      	mov	r0, r6
 800bef4:	4639      	mov	r1, r7
 800bef6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800befa:	f7f4 f9dd 	bl	80002b8 <__aeabi_dsub>
 800befe:	4b1a      	ldr	r3, [pc, #104]	; (800bf68 <__ieee754_rem_pio2+0x410>)
 800bf00:	2200      	movs	r2, #0
 800bf02:	f7f4 fb91 	bl	8000628 <__aeabi_dmul>
 800bf06:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800bf0a:	ad04      	add	r5, sp, #16
 800bf0c:	f04f 0803 	mov.w	r8, #3
 800bf10:	46a9      	mov	r9, r5
 800bf12:	2600      	movs	r6, #0
 800bf14:	2700      	movs	r7, #0
 800bf16:	4632      	mov	r2, r6
 800bf18:	463b      	mov	r3, r7
 800bf1a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800bf1e:	46c3      	mov	fp, r8
 800bf20:	3d08      	subs	r5, #8
 800bf22:	f108 38ff 	add.w	r8, r8, #4294967295
 800bf26:	f7f4 fde7 	bl	8000af8 <__aeabi_dcmpeq>
 800bf2a:	2800      	cmp	r0, #0
 800bf2c:	d1f3      	bne.n	800bf16 <__ieee754_rem_pio2+0x3be>
 800bf2e:	4b0f      	ldr	r3, [pc, #60]	; (800bf6c <__ieee754_rem_pio2+0x414>)
 800bf30:	9301      	str	r3, [sp, #4]
 800bf32:	2302      	movs	r3, #2
 800bf34:	9300      	str	r3, [sp, #0]
 800bf36:	4622      	mov	r2, r4
 800bf38:	465b      	mov	r3, fp
 800bf3a:	4651      	mov	r1, sl
 800bf3c:	4648      	mov	r0, r9
 800bf3e:	f000 f993 	bl	800c268 <__kernel_rem_pio2>
 800bf42:	9b02      	ldr	r3, [sp, #8]
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	4683      	mov	fp, r0
 800bf48:	f6bf ae46 	bge.w	800bbd8 <__ieee754_rem_pio2+0x80>
 800bf4c:	e9da 2100 	ldrd	r2, r1, [sl]
 800bf50:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf54:	e9ca 2300 	strd	r2, r3, [sl]
 800bf58:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800bf5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bf60:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800bf64:	e73a      	b.n	800bddc <__ieee754_rem_pio2+0x284>
 800bf66:	bf00      	nop
 800bf68:	41700000 	.word	0x41700000
 800bf6c:	0800d7b0 	.word	0x0800d7b0

0800bf70 <__ieee754_sqrt>:
 800bf70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf74:	ec55 4b10 	vmov	r4, r5, d0
 800bf78:	4e55      	ldr	r6, [pc, #340]	; (800c0d0 <__ieee754_sqrt+0x160>)
 800bf7a:	43ae      	bics	r6, r5
 800bf7c:	ee10 0a10 	vmov	r0, s0
 800bf80:	ee10 3a10 	vmov	r3, s0
 800bf84:	462a      	mov	r2, r5
 800bf86:	4629      	mov	r1, r5
 800bf88:	d110      	bne.n	800bfac <__ieee754_sqrt+0x3c>
 800bf8a:	ee10 2a10 	vmov	r2, s0
 800bf8e:	462b      	mov	r3, r5
 800bf90:	f7f4 fb4a 	bl	8000628 <__aeabi_dmul>
 800bf94:	4602      	mov	r2, r0
 800bf96:	460b      	mov	r3, r1
 800bf98:	4620      	mov	r0, r4
 800bf9a:	4629      	mov	r1, r5
 800bf9c:	f7f4 f98e 	bl	80002bc <__adddf3>
 800bfa0:	4604      	mov	r4, r0
 800bfa2:	460d      	mov	r5, r1
 800bfa4:	ec45 4b10 	vmov	d0, r4, r5
 800bfa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfac:	2d00      	cmp	r5, #0
 800bfae:	dc10      	bgt.n	800bfd2 <__ieee754_sqrt+0x62>
 800bfb0:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800bfb4:	4330      	orrs	r0, r6
 800bfb6:	d0f5      	beq.n	800bfa4 <__ieee754_sqrt+0x34>
 800bfb8:	b15d      	cbz	r5, 800bfd2 <__ieee754_sqrt+0x62>
 800bfba:	ee10 2a10 	vmov	r2, s0
 800bfbe:	462b      	mov	r3, r5
 800bfc0:	ee10 0a10 	vmov	r0, s0
 800bfc4:	f7f4 f978 	bl	80002b8 <__aeabi_dsub>
 800bfc8:	4602      	mov	r2, r0
 800bfca:	460b      	mov	r3, r1
 800bfcc:	f7f4 fc56 	bl	800087c <__aeabi_ddiv>
 800bfd0:	e7e6      	b.n	800bfa0 <__ieee754_sqrt+0x30>
 800bfd2:	1512      	asrs	r2, r2, #20
 800bfd4:	d074      	beq.n	800c0c0 <__ieee754_sqrt+0x150>
 800bfd6:	07d4      	lsls	r4, r2, #31
 800bfd8:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800bfdc:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800bfe0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800bfe4:	bf5e      	ittt	pl
 800bfe6:	0fda      	lsrpl	r2, r3, #31
 800bfe8:	005b      	lslpl	r3, r3, #1
 800bfea:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800bfee:	2400      	movs	r4, #0
 800bff0:	0fda      	lsrs	r2, r3, #31
 800bff2:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800bff6:	107f      	asrs	r7, r7, #1
 800bff8:	005b      	lsls	r3, r3, #1
 800bffa:	2516      	movs	r5, #22
 800bffc:	4620      	mov	r0, r4
 800bffe:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800c002:	1886      	adds	r6, r0, r2
 800c004:	428e      	cmp	r6, r1
 800c006:	bfde      	ittt	le
 800c008:	1b89      	suble	r1, r1, r6
 800c00a:	18b0      	addle	r0, r6, r2
 800c00c:	18a4      	addle	r4, r4, r2
 800c00e:	0049      	lsls	r1, r1, #1
 800c010:	3d01      	subs	r5, #1
 800c012:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800c016:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800c01a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c01e:	d1f0      	bne.n	800c002 <__ieee754_sqrt+0x92>
 800c020:	462a      	mov	r2, r5
 800c022:	f04f 0e20 	mov.w	lr, #32
 800c026:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800c02a:	4281      	cmp	r1, r0
 800c02c:	eb06 0c05 	add.w	ip, r6, r5
 800c030:	dc02      	bgt.n	800c038 <__ieee754_sqrt+0xc8>
 800c032:	d113      	bne.n	800c05c <__ieee754_sqrt+0xec>
 800c034:	459c      	cmp	ip, r3
 800c036:	d811      	bhi.n	800c05c <__ieee754_sqrt+0xec>
 800c038:	f1bc 0f00 	cmp.w	ip, #0
 800c03c:	eb0c 0506 	add.w	r5, ip, r6
 800c040:	da43      	bge.n	800c0ca <__ieee754_sqrt+0x15a>
 800c042:	2d00      	cmp	r5, #0
 800c044:	db41      	blt.n	800c0ca <__ieee754_sqrt+0x15a>
 800c046:	f100 0801 	add.w	r8, r0, #1
 800c04a:	1a09      	subs	r1, r1, r0
 800c04c:	459c      	cmp	ip, r3
 800c04e:	bf88      	it	hi
 800c050:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800c054:	eba3 030c 	sub.w	r3, r3, ip
 800c058:	4432      	add	r2, r6
 800c05a:	4640      	mov	r0, r8
 800c05c:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800c060:	f1be 0e01 	subs.w	lr, lr, #1
 800c064:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800c068:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800c06c:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800c070:	d1db      	bne.n	800c02a <__ieee754_sqrt+0xba>
 800c072:	430b      	orrs	r3, r1
 800c074:	d006      	beq.n	800c084 <__ieee754_sqrt+0x114>
 800c076:	1c50      	adds	r0, r2, #1
 800c078:	bf13      	iteet	ne
 800c07a:	3201      	addne	r2, #1
 800c07c:	3401      	addeq	r4, #1
 800c07e:	4672      	moveq	r2, lr
 800c080:	f022 0201 	bicne.w	r2, r2, #1
 800c084:	1063      	asrs	r3, r4, #1
 800c086:	0852      	lsrs	r2, r2, #1
 800c088:	07e1      	lsls	r1, r4, #31
 800c08a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800c08e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800c092:	bf48      	it	mi
 800c094:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800c098:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800c09c:	4614      	mov	r4, r2
 800c09e:	e781      	b.n	800bfa4 <__ieee754_sqrt+0x34>
 800c0a0:	0ad9      	lsrs	r1, r3, #11
 800c0a2:	3815      	subs	r0, #21
 800c0a4:	055b      	lsls	r3, r3, #21
 800c0a6:	2900      	cmp	r1, #0
 800c0a8:	d0fa      	beq.n	800c0a0 <__ieee754_sqrt+0x130>
 800c0aa:	02cd      	lsls	r5, r1, #11
 800c0ac:	d50a      	bpl.n	800c0c4 <__ieee754_sqrt+0x154>
 800c0ae:	f1c2 0420 	rsb	r4, r2, #32
 800c0b2:	fa23 f404 	lsr.w	r4, r3, r4
 800c0b6:	1e55      	subs	r5, r2, #1
 800c0b8:	4093      	lsls	r3, r2
 800c0ba:	4321      	orrs	r1, r4
 800c0bc:	1b42      	subs	r2, r0, r5
 800c0be:	e78a      	b.n	800bfd6 <__ieee754_sqrt+0x66>
 800c0c0:	4610      	mov	r0, r2
 800c0c2:	e7f0      	b.n	800c0a6 <__ieee754_sqrt+0x136>
 800c0c4:	0049      	lsls	r1, r1, #1
 800c0c6:	3201      	adds	r2, #1
 800c0c8:	e7ef      	b.n	800c0aa <__ieee754_sqrt+0x13a>
 800c0ca:	4680      	mov	r8, r0
 800c0cc:	e7bd      	b.n	800c04a <__ieee754_sqrt+0xda>
 800c0ce:	bf00      	nop
 800c0d0:	7ff00000 	.word	0x7ff00000
 800c0d4:	00000000 	.word	0x00000000

0800c0d8 <__kernel_cos>:
 800c0d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0dc:	ec57 6b10 	vmov	r6, r7, d0
 800c0e0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800c0e4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800c0e8:	ed8d 1b00 	vstr	d1, [sp]
 800c0ec:	da07      	bge.n	800c0fe <__kernel_cos+0x26>
 800c0ee:	ee10 0a10 	vmov	r0, s0
 800c0f2:	4639      	mov	r1, r7
 800c0f4:	f7f4 fd48 	bl	8000b88 <__aeabi_d2iz>
 800c0f8:	2800      	cmp	r0, #0
 800c0fa:	f000 8088 	beq.w	800c20e <__kernel_cos+0x136>
 800c0fe:	4632      	mov	r2, r6
 800c100:	463b      	mov	r3, r7
 800c102:	4630      	mov	r0, r6
 800c104:	4639      	mov	r1, r7
 800c106:	f7f4 fa8f 	bl	8000628 <__aeabi_dmul>
 800c10a:	4b51      	ldr	r3, [pc, #324]	; (800c250 <__kernel_cos+0x178>)
 800c10c:	2200      	movs	r2, #0
 800c10e:	4604      	mov	r4, r0
 800c110:	460d      	mov	r5, r1
 800c112:	f7f4 fa89 	bl	8000628 <__aeabi_dmul>
 800c116:	a340      	add	r3, pc, #256	; (adr r3, 800c218 <__kernel_cos+0x140>)
 800c118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11c:	4682      	mov	sl, r0
 800c11e:	468b      	mov	fp, r1
 800c120:	4620      	mov	r0, r4
 800c122:	4629      	mov	r1, r5
 800c124:	f7f4 fa80 	bl	8000628 <__aeabi_dmul>
 800c128:	a33d      	add	r3, pc, #244	; (adr r3, 800c220 <__kernel_cos+0x148>)
 800c12a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c12e:	f7f4 f8c5 	bl	80002bc <__adddf3>
 800c132:	4622      	mov	r2, r4
 800c134:	462b      	mov	r3, r5
 800c136:	f7f4 fa77 	bl	8000628 <__aeabi_dmul>
 800c13a:	a33b      	add	r3, pc, #236	; (adr r3, 800c228 <__kernel_cos+0x150>)
 800c13c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c140:	f7f4 f8ba 	bl	80002b8 <__aeabi_dsub>
 800c144:	4622      	mov	r2, r4
 800c146:	462b      	mov	r3, r5
 800c148:	f7f4 fa6e 	bl	8000628 <__aeabi_dmul>
 800c14c:	a338      	add	r3, pc, #224	; (adr r3, 800c230 <__kernel_cos+0x158>)
 800c14e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c152:	f7f4 f8b3 	bl	80002bc <__adddf3>
 800c156:	4622      	mov	r2, r4
 800c158:	462b      	mov	r3, r5
 800c15a:	f7f4 fa65 	bl	8000628 <__aeabi_dmul>
 800c15e:	a336      	add	r3, pc, #216	; (adr r3, 800c238 <__kernel_cos+0x160>)
 800c160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c164:	f7f4 f8a8 	bl	80002b8 <__aeabi_dsub>
 800c168:	4622      	mov	r2, r4
 800c16a:	462b      	mov	r3, r5
 800c16c:	f7f4 fa5c 	bl	8000628 <__aeabi_dmul>
 800c170:	a333      	add	r3, pc, #204	; (adr r3, 800c240 <__kernel_cos+0x168>)
 800c172:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c176:	f7f4 f8a1 	bl	80002bc <__adddf3>
 800c17a:	4622      	mov	r2, r4
 800c17c:	462b      	mov	r3, r5
 800c17e:	f7f4 fa53 	bl	8000628 <__aeabi_dmul>
 800c182:	4622      	mov	r2, r4
 800c184:	462b      	mov	r3, r5
 800c186:	f7f4 fa4f 	bl	8000628 <__aeabi_dmul>
 800c18a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c18e:	4604      	mov	r4, r0
 800c190:	460d      	mov	r5, r1
 800c192:	4630      	mov	r0, r6
 800c194:	4639      	mov	r1, r7
 800c196:	f7f4 fa47 	bl	8000628 <__aeabi_dmul>
 800c19a:	460b      	mov	r3, r1
 800c19c:	4602      	mov	r2, r0
 800c19e:	4629      	mov	r1, r5
 800c1a0:	4620      	mov	r0, r4
 800c1a2:	f7f4 f889 	bl	80002b8 <__aeabi_dsub>
 800c1a6:	4b2b      	ldr	r3, [pc, #172]	; (800c254 <__kernel_cos+0x17c>)
 800c1a8:	4598      	cmp	r8, r3
 800c1aa:	4606      	mov	r6, r0
 800c1ac:	460f      	mov	r7, r1
 800c1ae:	dc10      	bgt.n	800c1d2 <__kernel_cos+0xfa>
 800c1b0:	4602      	mov	r2, r0
 800c1b2:	460b      	mov	r3, r1
 800c1b4:	4650      	mov	r0, sl
 800c1b6:	4659      	mov	r1, fp
 800c1b8:	f7f4 f87e 	bl	80002b8 <__aeabi_dsub>
 800c1bc:	460b      	mov	r3, r1
 800c1be:	4926      	ldr	r1, [pc, #152]	; (800c258 <__kernel_cos+0x180>)
 800c1c0:	4602      	mov	r2, r0
 800c1c2:	2000      	movs	r0, #0
 800c1c4:	f7f4 f878 	bl	80002b8 <__aeabi_dsub>
 800c1c8:	ec41 0b10 	vmov	d0, r0, r1
 800c1cc:	b003      	add	sp, #12
 800c1ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c1d2:	4b22      	ldr	r3, [pc, #136]	; (800c25c <__kernel_cos+0x184>)
 800c1d4:	4920      	ldr	r1, [pc, #128]	; (800c258 <__kernel_cos+0x180>)
 800c1d6:	4598      	cmp	r8, r3
 800c1d8:	bfcc      	ite	gt
 800c1da:	4d21      	ldrgt	r5, [pc, #132]	; (800c260 <__kernel_cos+0x188>)
 800c1dc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800c1e0:	2400      	movs	r4, #0
 800c1e2:	4622      	mov	r2, r4
 800c1e4:	462b      	mov	r3, r5
 800c1e6:	2000      	movs	r0, #0
 800c1e8:	f7f4 f866 	bl	80002b8 <__aeabi_dsub>
 800c1ec:	4622      	mov	r2, r4
 800c1ee:	4680      	mov	r8, r0
 800c1f0:	4689      	mov	r9, r1
 800c1f2:	462b      	mov	r3, r5
 800c1f4:	4650      	mov	r0, sl
 800c1f6:	4659      	mov	r1, fp
 800c1f8:	f7f4 f85e 	bl	80002b8 <__aeabi_dsub>
 800c1fc:	4632      	mov	r2, r6
 800c1fe:	463b      	mov	r3, r7
 800c200:	f7f4 f85a 	bl	80002b8 <__aeabi_dsub>
 800c204:	4602      	mov	r2, r0
 800c206:	460b      	mov	r3, r1
 800c208:	4640      	mov	r0, r8
 800c20a:	4649      	mov	r1, r9
 800c20c:	e7da      	b.n	800c1c4 <__kernel_cos+0xec>
 800c20e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800c248 <__kernel_cos+0x170>
 800c212:	e7db      	b.n	800c1cc <__kernel_cos+0xf4>
 800c214:	f3af 8000 	nop.w
 800c218:	be8838d4 	.word	0xbe8838d4
 800c21c:	bda8fae9 	.word	0xbda8fae9
 800c220:	bdb4b1c4 	.word	0xbdb4b1c4
 800c224:	3e21ee9e 	.word	0x3e21ee9e
 800c228:	809c52ad 	.word	0x809c52ad
 800c22c:	3e927e4f 	.word	0x3e927e4f
 800c230:	19cb1590 	.word	0x19cb1590
 800c234:	3efa01a0 	.word	0x3efa01a0
 800c238:	16c15177 	.word	0x16c15177
 800c23c:	3f56c16c 	.word	0x3f56c16c
 800c240:	5555554c 	.word	0x5555554c
 800c244:	3fa55555 	.word	0x3fa55555
 800c248:	00000000 	.word	0x00000000
 800c24c:	3ff00000 	.word	0x3ff00000
 800c250:	3fe00000 	.word	0x3fe00000
 800c254:	3fd33332 	.word	0x3fd33332
 800c258:	3ff00000 	.word	0x3ff00000
 800c25c:	3fe90000 	.word	0x3fe90000
 800c260:	3fd20000 	.word	0x3fd20000
 800c264:	00000000 	.word	0x00000000

0800c268 <__kernel_rem_pio2>:
 800c268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c26c:	ed2d 8b02 	vpush	{d8}
 800c270:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800c274:	f112 0f14 	cmn.w	r2, #20
 800c278:	9308      	str	r3, [sp, #32]
 800c27a:	9101      	str	r1, [sp, #4]
 800c27c:	4bc4      	ldr	r3, [pc, #784]	; (800c590 <__kernel_rem_pio2+0x328>)
 800c27e:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800c280:	900b      	str	r0, [sp, #44]	; 0x2c
 800c282:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c286:	9302      	str	r3, [sp, #8]
 800c288:	9b08      	ldr	r3, [sp, #32]
 800c28a:	f103 33ff 	add.w	r3, r3, #4294967295
 800c28e:	bfa8      	it	ge
 800c290:	1ed4      	subge	r4, r2, #3
 800c292:	9306      	str	r3, [sp, #24]
 800c294:	bfb2      	itee	lt
 800c296:	2400      	movlt	r4, #0
 800c298:	2318      	movge	r3, #24
 800c29a:	fb94 f4f3 	sdivge	r4, r4, r3
 800c29e:	f06f 0317 	mvn.w	r3, #23
 800c2a2:	fb04 3303 	mla	r3, r4, r3, r3
 800c2a6:	eb03 0a02 	add.w	sl, r3, r2
 800c2aa:	9b02      	ldr	r3, [sp, #8]
 800c2ac:	9a06      	ldr	r2, [sp, #24]
 800c2ae:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800c580 <__kernel_rem_pio2+0x318>
 800c2b2:	eb03 0802 	add.w	r8, r3, r2
 800c2b6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c2b8:	1aa7      	subs	r7, r4, r2
 800c2ba:	ae22      	add	r6, sp, #136	; 0x88
 800c2bc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c2c0:	2500      	movs	r5, #0
 800c2c2:	4545      	cmp	r5, r8
 800c2c4:	dd13      	ble.n	800c2ee <__kernel_rem_pio2+0x86>
 800c2c6:	9b08      	ldr	r3, [sp, #32]
 800c2c8:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800c580 <__kernel_rem_pio2+0x318>
 800c2cc:	aa22      	add	r2, sp, #136	; 0x88
 800c2ce:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c2d2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800c2d6:	f04f 0800 	mov.w	r8, #0
 800c2da:	9b02      	ldr	r3, [sp, #8]
 800c2dc:	4598      	cmp	r8, r3
 800c2de:	dc2f      	bgt.n	800c340 <__kernel_rem_pio2+0xd8>
 800c2e0:	ed8d 8b04 	vstr	d8, [sp, #16]
 800c2e4:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800c2e8:	462f      	mov	r7, r5
 800c2ea:	2600      	movs	r6, #0
 800c2ec:	e01b      	b.n	800c326 <__kernel_rem_pio2+0xbe>
 800c2ee:	42ef      	cmn	r7, r5
 800c2f0:	d407      	bmi.n	800c302 <__kernel_rem_pio2+0x9a>
 800c2f2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c2f6:	f7f4 f92d 	bl	8000554 <__aeabi_i2d>
 800c2fa:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c2fe:	3501      	adds	r5, #1
 800c300:	e7df      	b.n	800c2c2 <__kernel_rem_pio2+0x5a>
 800c302:	ec51 0b18 	vmov	r0, r1, d8
 800c306:	e7f8      	b.n	800c2fa <__kernel_rem_pio2+0x92>
 800c308:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c30c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c310:	f7f4 f98a 	bl	8000628 <__aeabi_dmul>
 800c314:	4602      	mov	r2, r0
 800c316:	460b      	mov	r3, r1
 800c318:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c31c:	f7f3 ffce 	bl	80002bc <__adddf3>
 800c320:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c324:	3601      	adds	r6, #1
 800c326:	9b06      	ldr	r3, [sp, #24]
 800c328:	429e      	cmp	r6, r3
 800c32a:	f1a7 0708 	sub.w	r7, r7, #8
 800c32e:	ddeb      	ble.n	800c308 <__kernel_rem_pio2+0xa0>
 800c330:	ed9d 7b04 	vldr	d7, [sp, #16]
 800c334:	f108 0801 	add.w	r8, r8, #1
 800c338:	ecab 7b02 	vstmia	fp!, {d7}
 800c33c:	3508      	adds	r5, #8
 800c33e:	e7cc      	b.n	800c2da <__kernel_rem_pio2+0x72>
 800c340:	9b02      	ldr	r3, [sp, #8]
 800c342:	aa0e      	add	r2, sp, #56	; 0x38
 800c344:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c348:	930d      	str	r3, [sp, #52]	; 0x34
 800c34a:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800c34c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c350:	9c02      	ldr	r4, [sp, #8]
 800c352:	930c      	str	r3, [sp, #48]	; 0x30
 800c354:	00e3      	lsls	r3, r4, #3
 800c356:	930a      	str	r3, [sp, #40]	; 0x28
 800c358:	ab9a      	add	r3, sp, #616	; 0x268
 800c35a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c35e:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800c362:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800c366:	ab72      	add	r3, sp, #456	; 0x1c8
 800c368:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800c36c:	46c3      	mov	fp, r8
 800c36e:	46a1      	mov	r9, r4
 800c370:	f1b9 0f00 	cmp.w	r9, #0
 800c374:	f1a5 0508 	sub.w	r5, r5, #8
 800c378:	dc77      	bgt.n	800c46a <__kernel_rem_pio2+0x202>
 800c37a:	ec47 6b10 	vmov	d0, r6, r7
 800c37e:	4650      	mov	r0, sl
 800c380:	f000 fde6 	bl	800cf50 <scalbn>
 800c384:	ec57 6b10 	vmov	r6, r7, d0
 800c388:	2200      	movs	r2, #0
 800c38a:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c38e:	ee10 0a10 	vmov	r0, s0
 800c392:	4639      	mov	r1, r7
 800c394:	f7f4 f948 	bl	8000628 <__aeabi_dmul>
 800c398:	ec41 0b10 	vmov	d0, r0, r1
 800c39c:	f000 fd58 	bl	800ce50 <floor>
 800c3a0:	4b7c      	ldr	r3, [pc, #496]	; (800c594 <__kernel_rem_pio2+0x32c>)
 800c3a2:	ec51 0b10 	vmov	r0, r1, d0
 800c3a6:	2200      	movs	r2, #0
 800c3a8:	f7f4 f93e 	bl	8000628 <__aeabi_dmul>
 800c3ac:	4602      	mov	r2, r0
 800c3ae:	460b      	mov	r3, r1
 800c3b0:	4630      	mov	r0, r6
 800c3b2:	4639      	mov	r1, r7
 800c3b4:	f7f3 ff80 	bl	80002b8 <__aeabi_dsub>
 800c3b8:	460f      	mov	r7, r1
 800c3ba:	4606      	mov	r6, r0
 800c3bc:	f7f4 fbe4 	bl	8000b88 <__aeabi_d2iz>
 800c3c0:	9004      	str	r0, [sp, #16]
 800c3c2:	f7f4 f8c7 	bl	8000554 <__aeabi_i2d>
 800c3c6:	4602      	mov	r2, r0
 800c3c8:	460b      	mov	r3, r1
 800c3ca:	4630      	mov	r0, r6
 800c3cc:	4639      	mov	r1, r7
 800c3ce:	f7f3 ff73 	bl	80002b8 <__aeabi_dsub>
 800c3d2:	f1ba 0f00 	cmp.w	sl, #0
 800c3d6:	4606      	mov	r6, r0
 800c3d8:	460f      	mov	r7, r1
 800c3da:	dd6d      	ble.n	800c4b8 <__kernel_rem_pio2+0x250>
 800c3dc:	1e62      	subs	r2, r4, #1
 800c3de:	ab0e      	add	r3, sp, #56	; 0x38
 800c3e0:	9d04      	ldr	r5, [sp, #16]
 800c3e2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800c3e6:	f1ca 0118 	rsb	r1, sl, #24
 800c3ea:	fa40 f301 	asr.w	r3, r0, r1
 800c3ee:	441d      	add	r5, r3
 800c3f0:	408b      	lsls	r3, r1
 800c3f2:	1ac0      	subs	r0, r0, r3
 800c3f4:	ab0e      	add	r3, sp, #56	; 0x38
 800c3f6:	9504      	str	r5, [sp, #16]
 800c3f8:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800c3fc:	f1ca 0317 	rsb	r3, sl, #23
 800c400:	fa40 fb03 	asr.w	fp, r0, r3
 800c404:	f1bb 0f00 	cmp.w	fp, #0
 800c408:	dd65      	ble.n	800c4d6 <__kernel_rem_pio2+0x26e>
 800c40a:	9b04      	ldr	r3, [sp, #16]
 800c40c:	2200      	movs	r2, #0
 800c40e:	3301      	adds	r3, #1
 800c410:	9304      	str	r3, [sp, #16]
 800c412:	4615      	mov	r5, r2
 800c414:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c418:	4294      	cmp	r4, r2
 800c41a:	f300 809c 	bgt.w	800c556 <__kernel_rem_pio2+0x2ee>
 800c41e:	f1ba 0f00 	cmp.w	sl, #0
 800c422:	dd07      	ble.n	800c434 <__kernel_rem_pio2+0x1cc>
 800c424:	f1ba 0f01 	cmp.w	sl, #1
 800c428:	f000 80c0 	beq.w	800c5ac <__kernel_rem_pio2+0x344>
 800c42c:	f1ba 0f02 	cmp.w	sl, #2
 800c430:	f000 80c6 	beq.w	800c5c0 <__kernel_rem_pio2+0x358>
 800c434:	f1bb 0f02 	cmp.w	fp, #2
 800c438:	d14d      	bne.n	800c4d6 <__kernel_rem_pio2+0x26e>
 800c43a:	4632      	mov	r2, r6
 800c43c:	463b      	mov	r3, r7
 800c43e:	4956      	ldr	r1, [pc, #344]	; (800c598 <__kernel_rem_pio2+0x330>)
 800c440:	2000      	movs	r0, #0
 800c442:	f7f3 ff39 	bl	80002b8 <__aeabi_dsub>
 800c446:	4606      	mov	r6, r0
 800c448:	460f      	mov	r7, r1
 800c44a:	2d00      	cmp	r5, #0
 800c44c:	d043      	beq.n	800c4d6 <__kernel_rem_pio2+0x26e>
 800c44e:	4650      	mov	r0, sl
 800c450:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800c588 <__kernel_rem_pio2+0x320>
 800c454:	f000 fd7c 	bl	800cf50 <scalbn>
 800c458:	4630      	mov	r0, r6
 800c45a:	4639      	mov	r1, r7
 800c45c:	ec53 2b10 	vmov	r2, r3, d0
 800c460:	f7f3 ff2a 	bl	80002b8 <__aeabi_dsub>
 800c464:	4606      	mov	r6, r0
 800c466:	460f      	mov	r7, r1
 800c468:	e035      	b.n	800c4d6 <__kernel_rem_pio2+0x26e>
 800c46a:	4b4c      	ldr	r3, [pc, #304]	; (800c59c <__kernel_rem_pio2+0x334>)
 800c46c:	2200      	movs	r2, #0
 800c46e:	4630      	mov	r0, r6
 800c470:	4639      	mov	r1, r7
 800c472:	f7f4 f8d9 	bl	8000628 <__aeabi_dmul>
 800c476:	f7f4 fb87 	bl	8000b88 <__aeabi_d2iz>
 800c47a:	f7f4 f86b 	bl	8000554 <__aeabi_i2d>
 800c47e:	4602      	mov	r2, r0
 800c480:	460b      	mov	r3, r1
 800c482:	ec43 2b18 	vmov	d8, r2, r3
 800c486:	4b46      	ldr	r3, [pc, #280]	; (800c5a0 <__kernel_rem_pio2+0x338>)
 800c488:	2200      	movs	r2, #0
 800c48a:	f7f4 f8cd 	bl	8000628 <__aeabi_dmul>
 800c48e:	4602      	mov	r2, r0
 800c490:	460b      	mov	r3, r1
 800c492:	4630      	mov	r0, r6
 800c494:	4639      	mov	r1, r7
 800c496:	f7f3 ff0f 	bl	80002b8 <__aeabi_dsub>
 800c49a:	f7f4 fb75 	bl	8000b88 <__aeabi_d2iz>
 800c49e:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c4a2:	f84b 0b04 	str.w	r0, [fp], #4
 800c4a6:	ec51 0b18 	vmov	r0, r1, d8
 800c4aa:	f7f3 ff07 	bl	80002bc <__adddf3>
 800c4ae:	f109 39ff 	add.w	r9, r9, #4294967295
 800c4b2:	4606      	mov	r6, r0
 800c4b4:	460f      	mov	r7, r1
 800c4b6:	e75b      	b.n	800c370 <__kernel_rem_pio2+0x108>
 800c4b8:	d106      	bne.n	800c4c8 <__kernel_rem_pio2+0x260>
 800c4ba:	1e63      	subs	r3, r4, #1
 800c4bc:	aa0e      	add	r2, sp, #56	; 0x38
 800c4be:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800c4c2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800c4c6:	e79d      	b.n	800c404 <__kernel_rem_pio2+0x19c>
 800c4c8:	4b36      	ldr	r3, [pc, #216]	; (800c5a4 <__kernel_rem_pio2+0x33c>)
 800c4ca:	2200      	movs	r2, #0
 800c4cc:	f7f4 fb32 	bl	8000b34 <__aeabi_dcmpge>
 800c4d0:	2800      	cmp	r0, #0
 800c4d2:	d13d      	bne.n	800c550 <__kernel_rem_pio2+0x2e8>
 800c4d4:	4683      	mov	fp, r0
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	2300      	movs	r3, #0
 800c4da:	4630      	mov	r0, r6
 800c4dc:	4639      	mov	r1, r7
 800c4de:	f7f4 fb0b 	bl	8000af8 <__aeabi_dcmpeq>
 800c4e2:	2800      	cmp	r0, #0
 800c4e4:	f000 80c0 	beq.w	800c668 <__kernel_rem_pio2+0x400>
 800c4e8:	1e65      	subs	r5, r4, #1
 800c4ea:	462b      	mov	r3, r5
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	9902      	ldr	r1, [sp, #8]
 800c4f0:	428b      	cmp	r3, r1
 800c4f2:	da6c      	bge.n	800c5ce <__kernel_rem_pio2+0x366>
 800c4f4:	2a00      	cmp	r2, #0
 800c4f6:	f000 8089 	beq.w	800c60c <__kernel_rem_pio2+0x3a4>
 800c4fa:	ab0e      	add	r3, sp, #56	; 0x38
 800c4fc:	f1aa 0a18 	sub.w	sl, sl, #24
 800c500:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800c504:	2b00      	cmp	r3, #0
 800c506:	f000 80ad 	beq.w	800c664 <__kernel_rem_pio2+0x3fc>
 800c50a:	4650      	mov	r0, sl
 800c50c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800c588 <__kernel_rem_pio2+0x320>
 800c510:	f000 fd1e 	bl	800cf50 <scalbn>
 800c514:	ab9a      	add	r3, sp, #616	; 0x268
 800c516:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c51a:	ec57 6b10 	vmov	r6, r7, d0
 800c51e:	00ec      	lsls	r4, r5, #3
 800c520:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800c524:	46aa      	mov	sl, r5
 800c526:	f1ba 0f00 	cmp.w	sl, #0
 800c52a:	f280 80d6 	bge.w	800c6da <__kernel_rem_pio2+0x472>
 800c52e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800c580 <__kernel_rem_pio2+0x318>
 800c532:	462e      	mov	r6, r5
 800c534:	2e00      	cmp	r6, #0
 800c536:	f2c0 8104 	blt.w	800c742 <__kernel_rem_pio2+0x4da>
 800c53a:	ab72      	add	r3, sp, #456	; 0x1c8
 800c53c:	ed8d 8b06 	vstr	d8, [sp, #24]
 800c540:	f8df a064 	ldr.w	sl, [pc, #100]	; 800c5a8 <__kernel_rem_pio2+0x340>
 800c544:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800c548:	f04f 0800 	mov.w	r8, #0
 800c54c:	1baf      	subs	r7, r5, r6
 800c54e:	e0ea      	b.n	800c726 <__kernel_rem_pio2+0x4be>
 800c550:	f04f 0b02 	mov.w	fp, #2
 800c554:	e759      	b.n	800c40a <__kernel_rem_pio2+0x1a2>
 800c556:	f8d8 3000 	ldr.w	r3, [r8]
 800c55a:	b955      	cbnz	r5, 800c572 <__kernel_rem_pio2+0x30a>
 800c55c:	b123      	cbz	r3, 800c568 <__kernel_rem_pio2+0x300>
 800c55e:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c562:	f8c8 3000 	str.w	r3, [r8]
 800c566:	2301      	movs	r3, #1
 800c568:	3201      	adds	r2, #1
 800c56a:	f108 0804 	add.w	r8, r8, #4
 800c56e:	461d      	mov	r5, r3
 800c570:	e752      	b.n	800c418 <__kernel_rem_pio2+0x1b0>
 800c572:	1acb      	subs	r3, r1, r3
 800c574:	f8c8 3000 	str.w	r3, [r8]
 800c578:	462b      	mov	r3, r5
 800c57a:	e7f5      	b.n	800c568 <__kernel_rem_pio2+0x300>
 800c57c:	f3af 8000 	nop.w
	...
 800c58c:	3ff00000 	.word	0x3ff00000
 800c590:	0800d8f8 	.word	0x0800d8f8
 800c594:	40200000 	.word	0x40200000
 800c598:	3ff00000 	.word	0x3ff00000
 800c59c:	3e700000 	.word	0x3e700000
 800c5a0:	41700000 	.word	0x41700000
 800c5a4:	3fe00000 	.word	0x3fe00000
 800c5a8:	0800d8b8 	.word	0x0800d8b8
 800c5ac:	1e62      	subs	r2, r4, #1
 800c5ae:	ab0e      	add	r3, sp, #56	; 0x38
 800c5b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5b4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c5b8:	a90e      	add	r1, sp, #56	; 0x38
 800c5ba:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c5be:	e739      	b.n	800c434 <__kernel_rem_pio2+0x1cc>
 800c5c0:	1e62      	subs	r2, r4, #1
 800c5c2:	ab0e      	add	r3, sp, #56	; 0x38
 800c5c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c5c8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c5cc:	e7f4      	b.n	800c5b8 <__kernel_rem_pio2+0x350>
 800c5ce:	a90e      	add	r1, sp, #56	; 0x38
 800c5d0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c5d4:	3b01      	subs	r3, #1
 800c5d6:	430a      	orrs	r2, r1
 800c5d8:	e789      	b.n	800c4ee <__kernel_rem_pio2+0x286>
 800c5da:	3301      	adds	r3, #1
 800c5dc:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800c5e0:	2900      	cmp	r1, #0
 800c5e2:	d0fa      	beq.n	800c5da <__kernel_rem_pio2+0x372>
 800c5e4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c5e6:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800c5ea:	446a      	add	r2, sp
 800c5ec:	3a98      	subs	r2, #152	; 0x98
 800c5ee:	920a      	str	r2, [sp, #40]	; 0x28
 800c5f0:	9a08      	ldr	r2, [sp, #32]
 800c5f2:	18e3      	adds	r3, r4, r3
 800c5f4:	18a5      	adds	r5, r4, r2
 800c5f6:	aa22      	add	r2, sp, #136	; 0x88
 800c5f8:	f104 0801 	add.w	r8, r4, #1
 800c5fc:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800c600:	9304      	str	r3, [sp, #16]
 800c602:	9b04      	ldr	r3, [sp, #16]
 800c604:	4543      	cmp	r3, r8
 800c606:	da04      	bge.n	800c612 <__kernel_rem_pio2+0x3aa>
 800c608:	461c      	mov	r4, r3
 800c60a:	e6a3      	b.n	800c354 <__kernel_rem_pio2+0xec>
 800c60c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c60e:	2301      	movs	r3, #1
 800c610:	e7e4      	b.n	800c5dc <__kernel_rem_pio2+0x374>
 800c612:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c614:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c618:	f7f3 ff9c 	bl	8000554 <__aeabi_i2d>
 800c61c:	e8e5 0102 	strd	r0, r1, [r5], #8
 800c620:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c622:	46ab      	mov	fp, r5
 800c624:	461c      	mov	r4, r3
 800c626:	f04f 0900 	mov.w	r9, #0
 800c62a:	2600      	movs	r6, #0
 800c62c:	2700      	movs	r7, #0
 800c62e:	9b06      	ldr	r3, [sp, #24]
 800c630:	4599      	cmp	r9, r3
 800c632:	dd06      	ble.n	800c642 <__kernel_rem_pio2+0x3da>
 800c634:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c636:	e8e3 6702 	strd	r6, r7, [r3], #8
 800c63a:	f108 0801 	add.w	r8, r8, #1
 800c63e:	930a      	str	r3, [sp, #40]	; 0x28
 800c640:	e7df      	b.n	800c602 <__kernel_rem_pio2+0x39a>
 800c642:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800c646:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800c64a:	f7f3 ffed 	bl	8000628 <__aeabi_dmul>
 800c64e:	4602      	mov	r2, r0
 800c650:	460b      	mov	r3, r1
 800c652:	4630      	mov	r0, r6
 800c654:	4639      	mov	r1, r7
 800c656:	f7f3 fe31 	bl	80002bc <__adddf3>
 800c65a:	f109 0901 	add.w	r9, r9, #1
 800c65e:	4606      	mov	r6, r0
 800c660:	460f      	mov	r7, r1
 800c662:	e7e4      	b.n	800c62e <__kernel_rem_pio2+0x3c6>
 800c664:	3d01      	subs	r5, #1
 800c666:	e748      	b.n	800c4fa <__kernel_rem_pio2+0x292>
 800c668:	ec47 6b10 	vmov	d0, r6, r7
 800c66c:	f1ca 0000 	rsb	r0, sl, #0
 800c670:	f000 fc6e 	bl	800cf50 <scalbn>
 800c674:	ec57 6b10 	vmov	r6, r7, d0
 800c678:	4ba0      	ldr	r3, [pc, #640]	; (800c8fc <__kernel_rem_pio2+0x694>)
 800c67a:	ee10 0a10 	vmov	r0, s0
 800c67e:	2200      	movs	r2, #0
 800c680:	4639      	mov	r1, r7
 800c682:	f7f4 fa57 	bl	8000b34 <__aeabi_dcmpge>
 800c686:	b1f8      	cbz	r0, 800c6c8 <__kernel_rem_pio2+0x460>
 800c688:	4b9d      	ldr	r3, [pc, #628]	; (800c900 <__kernel_rem_pio2+0x698>)
 800c68a:	2200      	movs	r2, #0
 800c68c:	4630      	mov	r0, r6
 800c68e:	4639      	mov	r1, r7
 800c690:	f7f3 ffca 	bl	8000628 <__aeabi_dmul>
 800c694:	f7f4 fa78 	bl	8000b88 <__aeabi_d2iz>
 800c698:	4680      	mov	r8, r0
 800c69a:	f7f3 ff5b 	bl	8000554 <__aeabi_i2d>
 800c69e:	4b97      	ldr	r3, [pc, #604]	; (800c8fc <__kernel_rem_pio2+0x694>)
 800c6a0:	2200      	movs	r2, #0
 800c6a2:	f7f3 ffc1 	bl	8000628 <__aeabi_dmul>
 800c6a6:	460b      	mov	r3, r1
 800c6a8:	4602      	mov	r2, r0
 800c6aa:	4639      	mov	r1, r7
 800c6ac:	4630      	mov	r0, r6
 800c6ae:	f7f3 fe03 	bl	80002b8 <__aeabi_dsub>
 800c6b2:	f7f4 fa69 	bl	8000b88 <__aeabi_d2iz>
 800c6b6:	1c65      	adds	r5, r4, #1
 800c6b8:	ab0e      	add	r3, sp, #56	; 0x38
 800c6ba:	f10a 0a18 	add.w	sl, sl, #24
 800c6be:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c6c2:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800c6c6:	e720      	b.n	800c50a <__kernel_rem_pio2+0x2a2>
 800c6c8:	4630      	mov	r0, r6
 800c6ca:	4639      	mov	r1, r7
 800c6cc:	f7f4 fa5c 	bl	8000b88 <__aeabi_d2iz>
 800c6d0:	ab0e      	add	r3, sp, #56	; 0x38
 800c6d2:	4625      	mov	r5, r4
 800c6d4:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800c6d8:	e717      	b.n	800c50a <__kernel_rem_pio2+0x2a2>
 800c6da:	ab0e      	add	r3, sp, #56	; 0x38
 800c6dc:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800c6e0:	f7f3 ff38 	bl	8000554 <__aeabi_i2d>
 800c6e4:	4632      	mov	r2, r6
 800c6e6:	463b      	mov	r3, r7
 800c6e8:	f7f3 ff9e 	bl	8000628 <__aeabi_dmul>
 800c6ec:	4b84      	ldr	r3, [pc, #528]	; (800c900 <__kernel_rem_pio2+0x698>)
 800c6ee:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800c6f2:	2200      	movs	r2, #0
 800c6f4:	4630      	mov	r0, r6
 800c6f6:	4639      	mov	r1, r7
 800c6f8:	f7f3 ff96 	bl	8000628 <__aeabi_dmul>
 800c6fc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c700:	4606      	mov	r6, r0
 800c702:	460f      	mov	r7, r1
 800c704:	e70f      	b.n	800c526 <__kernel_rem_pio2+0x2be>
 800c706:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800c70a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800c70e:	f7f3 ff8b 	bl	8000628 <__aeabi_dmul>
 800c712:	4602      	mov	r2, r0
 800c714:	460b      	mov	r3, r1
 800c716:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c71a:	f7f3 fdcf 	bl	80002bc <__adddf3>
 800c71e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c722:	f108 0801 	add.w	r8, r8, #1
 800c726:	9b02      	ldr	r3, [sp, #8]
 800c728:	4598      	cmp	r8, r3
 800c72a:	dc01      	bgt.n	800c730 <__kernel_rem_pio2+0x4c8>
 800c72c:	45b8      	cmp	r8, r7
 800c72e:	ddea      	ble.n	800c706 <__kernel_rem_pio2+0x49e>
 800c730:	ed9d 7b06 	vldr	d7, [sp, #24]
 800c734:	ab4a      	add	r3, sp, #296	; 0x128
 800c736:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c73a:	ed87 7b00 	vstr	d7, [r7]
 800c73e:	3e01      	subs	r6, #1
 800c740:	e6f8      	b.n	800c534 <__kernel_rem_pio2+0x2cc>
 800c742:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800c744:	2b02      	cmp	r3, #2
 800c746:	dc0b      	bgt.n	800c760 <__kernel_rem_pio2+0x4f8>
 800c748:	2b00      	cmp	r3, #0
 800c74a:	dc35      	bgt.n	800c7b8 <__kernel_rem_pio2+0x550>
 800c74c:	d059      	beq.n	800c802 <__kernel_rem_pio2+0x59a>
 800c74e:	9b04      	ldr	r3, [sp, #16]
 800c750:	f003 0007 	and.w	r0, r3, #7
 800c754:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800c758:	ecbd 8b02 	vpop	{d8}
 800c75c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c760:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800c762:	2b03      	cmp	r3, #3
 800c764:	d1f3      	bne.n	800c74e <__kernel_rem_pio2+0x4e6>
 800c766:	ab4a      	add	r3, sp, #296	; 0x128
 800c768:	4423      	add	r3, r4
 800c76a:	9306      	str	r3, [sp, #24]
 800c76c:	461c      	mov	r4, r3
 800c76e:	469a      	mov	sl, r3
 800c770:	9502      	str	r5, [sp, #8]
 800c772:	9b02      	ldr	r3, [sp, #8]
 800c774:	2b00      	cmp	r3, #0
 800c776:	f1aa 0a08 	sub.w	sl, sl, #8
 800c77a:	dc6b      	bgt.n	800c854 <__kernel_rem_pio2+0x5ec>
 800c77c:	46aa      	mov	sl, r5
 800c77e:	f1ba 0f01 	cmp.w	sl, #1
 800c782:	f1a4 0408 	sub.w	r4, r4, #8
 800c786:	f300 8085 	bgt.w	800c894 <__kernel_rem_pio2+0x62c>
 800c78a:	9c06      	ldr	r4, [sp, #24]
 800c78c:	2000      	movs	r0, #0
 800c78e:	3408      	adds	r4, #8
 800c790:	2100      	movs	r1, #0
 800c792:	2d01      	cmp	r5, #1
 800c794:	f300 809d 	bgt.w	800c8d2 <__kernel_rem_pio2+0x66a>
 800c798:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800c79c:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800c7a0:	f1bb 0f00 	cmp.w	fp, #0
 800c7a4:	f040 809b 	bne.w	800c8de <__kernel_rem_pio2+0x676>
 800c7a8:	9b01      	ldr	r3, [sp, #4]
 800c7aa:	e9c3 5600 	strd	r5, r6, [r3]
 800c7ae:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800c7b2:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c7b6:	e7ca      	b.n	800c74e <__kernel_rem_pio2+0x4e6>
 800c7b8:	3408      	adds	r4, #8
 800c7ba:	ab4a      	add	r3, sp, #296	; 0x128
 800c7bc:	441c      	add	r4, r3
 800c7be:	462e      	mov	r6, r5
 800c7c0:	2000      	movs	r0, #0
 800c7c2:	2100      	movs	r1, #0
 800c7c4:	2e00      	cmp	r6, #0
 800c7c6:	da36      	bge.n	800c836 <__kernel_rem_pio2+0x5ce>
 800c7c8:	f1bb 0f00 	cmp.w	fp, #0
 800c7cc:	d039      	beq.n	800c842 <__kernel_rem_pio2+0x5da>
 800c7ce:	4602      	mov	r2, r0
 800c7d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c7d4:	9c01      	ldr	r4, [sp, #4]
 800c7d6:	e9c4 2300 	strd	r2, r3, [r4]
 800c7da:	4602      	mov	r2, r0
 800c7dc:	460b      	mov	r3, r1
 800c7de:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800c7e2:	f7f3 fd69 	bl	80002b8 <__aeabi_dsub>
 800c7e6:	ae4c      	add	r6, sp, #304	; 0x130
 800c7e8:	2401      	movs	r4, #1
 800c7ea:	42a5      	cmp	r5, r4
 800c7ec:	da2c      	bge.n	800c848 <__kernel_rem_pio2+0x5e0>
 800c7ee:	f1bb 0f00 	cmp.w	fp, #0
 800c7f2:	d002      	beq.n	800c7fa <__kernel_rem_pio2+0x592>
 800c7f4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c7f8:	4619      	mov	r1, r3
 800c7fa:	9b01      	ldr	r3, [sp, #4]
 800c7fc:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c800:	e7a5      	b.n	800c74e <__kernel_rem_pio2+0x4e6>
 800c802:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800c806:	eb0d 0403 	add.w	r4, sp, r3
 800c80a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800c80e:	2000      	movs	r0, #0
 800c810:	2100      	movs	r1, #0
 800c812:	2d00      	cmp	r5, #0
 800c814:	da09      	bge.n	800c82a <__kernel_rem_pio2+0x5c2>
 800c816:	f1bb 0f00 	cmp.w	fp, #0
 800c81a:	d002      	beq.n	800c822 <__kernel_rem_pio2+0x5ba>
 800c81c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c820:	4619      	mov	r1, r3
 800c822:	9b01      	ldr	r3, [sp, #4]
 800c824:	e9c3 0100 	strd	r0, r1, [r3]
 800c828:	e791      	b.n	800c74e <__kernel_rem_pio2+0x4e6>
 800c82a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c82e:	f7f3 fd45 	bl	80002bc <__adddf3>
 800c832:	3d01      	subs	r5, #1
 800c834:	e7ed      	b.n	800c812 <__kernel_rem_pio2+0x5aa>
 800c836:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c83a:	f7f3 fd3f 	bl	80002bc <__adddf3>
 800c83e:	3e01      	subs	r6, #1
 800c840:	e7c0      	b.n	800c7c4 <__kernel_rem_pio2+0x55c>
 800c842:	4602      	mov	r2, r0
 800c844:	460b      	mov	r3, r1
 800c846:	e7c5      	b.n	800c7d4 <__kernel_rem_pio2+0x56c>
 800c848:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800c84c:	f7f3 fd36 	bl	80002bc <__adddf3>
 800c850:	3401      	adds	r4, #1
 800c852:	e7ca      	b.n	800c7ea <__kernel_rem_pio2+0x582>
 800c854:	e9da 8900 	ldrd	r8, r9, [sl]
 800c858:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800c85c:	9b02      	ldr	r3, [sp, #8]
 800c85e:	3b01      	subs	r3, #1
 800c860:	9302      	str	r3, [sp, #8]
 800c862:	4632      	mov	r2, r6
 800c864:	463b      	mov	r3, r7
 800c866:	4640      	mov	r0, r8
 800c868:	4649      	mov	r1, r9
 800c86a:	f7f3 fd27 	bl	80002bc <__adddf3>
 800c86e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800c872:	4602      	mov	r2, r0
 800c874:	460b      	mov	r3, r1
 800c876:	4640      	mov	r0, r8
 800c878:	4649      	mov	r1, r9
 800c87a:	f7f3 fd1d 	bl	80002b8 <__aeabi_dsub>
 800c87e:	4632      	mov	r2, r6
 800c880:	463b      	mov	r3, r7
 800c882:	f7f3 fd1b 	bl	80002bc <__adddf3>
 800c886:	ed9d 7b08 	vldr	d7, [sp, #32]
 800c88a:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800c88e:	ed8a 7b00 	vstr	d7, [sl]
 800c892:	e76e      	b.n	800c772 <__kernel_rem_pio2+0x50a>
 800c894:	e9d4 8900 	ldrd	r8, r9, [r4]
 800c898:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800c89c:	4640      	mov	r0, r8
 800c89e:	4632      	mov	r2, r6
 800c8a0:	463b      	mov	r3, r7
 800c8a2:	4649      	mov	r1, r9
 800c8a4:	f7f3 fd0a 	bl	80002bc <__adddf3>
 800c8a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8ac:	4602      	mov	r2, r0
 800c8ae:	460b      	mov	r3, r1
 800c8b0:	4640      	mov	r0, r8
 800c8b2:	4649      	mov	r1, r9
 800c8b4:	f7f3 fd00 	bl	80002b8 <__aeabi_dsub>
 800c8b8:	4632      	mov	r2, r6
 800c8ba:	463b      	mov	r3, r7
 800c8bc:	f7f3 fcfe 	bl	80002bc <__adddf3>
 800c8c0:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c8c4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c8c8:	ed84 7b00 	vstr	d7, [r4]
 800c8cc:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c8d0:	e755      	b.n	800c77e <__kernel_rem_pio2+0x516>
 800c8d2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c8d6:	f7f3 fcf1 	bl	80002bc <__adddf3>
 800c8da:	3d01      	subs	r5, #1
 800c8dc:	e759      	b.n	800c792 <__kernel_rem_pio2+0x52a>
 800c8de:	9b01      	ldr	r3, [sp, #4]
 800c8e0:	9a01      	ldr	r2, [sp, #4]
 800c8e2:	601d      	str	r5, [r3, #0]
 800c8e4:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800c8e8:	605c      	str	r4, [r3, #4]
 800c8ea:	609f      	str	r7, [r3, #8]
 800c8ec:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800c8f0:	60d3      	str	r3, [r2, #12]
 800c8f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c8f6:	6110      	str	r0, [r2, #16]
 800c8f8:	6153      	str	r3, [r2, #20]
 800c8fa:	e728      	b.n	800c74e <__kernel_rem_pio2+0x4e6>
 800c8fc:	41700000 	.word	0x41700000
 800c900:	3e700000 	.word	0x3e700000
 800c904:	00000000 	.word	0x00000000

0800c908 <__kernel_sin>:
 800c908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c90c:	ed2d 8b04 	vpush	{d8-d9}
 800c910:	eeb0 8a41 	vmov.f32	s16, s2
 800c914:	eef0 8a61 	vmov.f32	s17, s3
 800c918:	ec55 4b10 	vmov	r4, r5, d0
 800c91c:	b083      	sub	sp, #12
 800c91e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800c922:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800c926:	9001      	str	r0, [sp, #4]
 800c928:	da06      	bge.n	800c938 <__kernel_sin+0x30>
 800c92a:	ee10 0a10 	vmov	r0, s0
 800c92e:	4629      	mov	r1, r5
 800c930:	f7f4 f92a 	bl	8000b88 <__aeabi_d2iz>
 800c934:	2800      	cmp	r0, #0
 800c936:	d051      	beq.n	800c9dc <__kernel_sin+0xd4>
 800c938:	4622      	mov	r2, r4
 800c93a:	462b      	mov	r3, r5
 800c93c:	4620      	mov	r0, r4
 800c93e:	4629      	mov	r1, r5
 800c940:	f7f3 fe72 	bl	8000628 <__aeabi_dmul>
 800c944:	4682      	mov	sl, r0
 800c946:	468b      	mov	fp, r1
 800c948:	4602      	mov	r2, r0
 800c94a:	460b      	mov	r3, r1
 800c94c:	4620      	mov	r0, r4
 800c94e:	4629      	mov	r1, r5
 800c950:	f7f3 fe6a 	bl	8000628 <__aeabi_dmul>
 800c954:	a341      	add	r3, pc, #260	; (adr r3, 800ca5c <__kernel_sin+0x154>)
 800c956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c95a:	4680      	mov	r8, r0
 800c95c:	4689      	mov	r9, r1
 800c95e:	4650      	mov	r0, sl
 800c960:	4659      	mov	r1, fp
 800c962:	f7f3 fe61 	bl	8000628 <__aeabi_dmul>
 800c966:	a33f      	add	r3, pc, #252	; (adr r3, 800ca64 <__kernel_sin+0x15c>)
 800c968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c96c:	f7f3 fca4 	bl	80002b8 <__aeabi_dsub>
 800c970:	4652      	mov	r2, sl
 800c972:	465b      	mov	r3, fp
 800c974:	f7f3 fe58 	bl	8000628 <__aeabi_dmul>
 800c978:	a33c      	add	r3, pc, #240	; (adr r3, 800ca6c <__kernel_sin+0x164>)
 800c97a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c97e:	f7f3 fc9d 	bl	80002bc <__adddf3>
 800c982:	4652      	mov	r2, sl
 800c984:	465b      	mov	r3, fp
 800c986:	f7f3 fe4f 	bl	8000628 <__aeabi_dmul>
 800c98a:	a33a      	add	r3, pc, #232	; (adr r3, 800ca74 <__kernel_sin+0x16c>)
 800c98c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c990:	f7f3 fc92 	bl	80002b8 <__aeabi_dsub>
 800c994:	4652      	mov	r2, sl
 800c996:	465b      	mov	r3, fp
 800c998:	f7f3 fe46 	bl	8000628 <__aeabi_dmul>
 800c99c:	a337      	add	r3, pc, #220	; (adr r3, 800ca7c <__kernel_sin+0x174>)
 800c99e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9a2:	f7f3 fc8b 	bl	80002bc <__adddf3>
 800c9a6:	9b01      	ldr	r3, [sp, #4]
 800c9a8:	4606      	mov	r6, r0
 800c9aa:	460f      	mov	r7, r1
 800c9ac:	b9eb      	cbnz	r3, 800c9ea <__kernel_sin+0xe2>
 800c9ae:	4602      	mov	r2, r0
 800c9b0:	460b      	mov	r3, r1
 800c9b2:	4650      	mov	r0, sl
 800c9b4:	4659      	mov	r1, fp
 800c9b6:	f7f3 fe37 	bl	8000628 <__aeabi_dmul>
 800c9ba:	a325      	add	r3, pc, #148	; (adr r3, 800ca50 <__kernel_sin+0x148>)
 800c9bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9c0:	f7f3 fc7a 	bl	80002b8 <__aeabi_dsub>
 800c9c4:	4642      	mov	r2, r8
 800c9c6:	464b      	mov	r3, r9
 800c9c8:	f7f3 fe2e 	bl	8000628 <__aeabi_dmul>
 800c9cc:	4602      	mov	r2, r0
 800c9ce:	460b      	mov	r3, r1
 800c9d0:	4620      	mov	r0, r4
 800c9d2:	4629      	mov	r1, r5
 800c9d4:	f7f3 fc72 	bl	80002bc <__adddf3>
 800c9d8:	4604      	mov	r4, r0
 800c9da:	460d      	mov	r5, r1
 800c9dc:	ec45 4b10 	vmov	d0, r4, r5
 800c9e0:	b003      	add	sp, #12
 800c9e2:	ecbd 8b04 	vpop	{d8-d9}
 800c9e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ea:	4b1b      	ldr	r3, [pc, #108]	; (800ca58 <__kernel_sin+0x150>)
 800c9ec:	ec51 0b18 	vmov	r0, r1, d8
 800c9f0:	2200      	movs	r2, #0
 800c9f2:	f7f3 fe19 	bl	8000628 <__aeabi_dmul>
 800c9f6:	4632      	mov	r2, r6
 800c9f8:	ec41 0b19 	vmov	d9, r0, r1
 800c9fc:	463b      	mov	r3, r7
 800c9fe:	4640      	mov	r0, r8
 800ca00:	4649      	mov	r1, r9
 800ca02:	f7f3 fe11 	bl	8000628 <__aeabi_dmul>
 800ca06:	4602      	mov	r2, r0
 800ca08:	460b      	mov	r3, r1
 800ca0a:	ec51 0b19 	vmov	r0, r1, d9
 800ca0e:	f7f3 fc53 	bl	80002b8 <__aeabi_dsub>
 800ca12:	4652      	mov	r2, sl
 800ca14:	465b      	mov	r3, fp
 800ca16:	f7f3 fe07 	bl	8000628 <__aeabi_dmul>
 800ca1a:	ec53 2b18 	vmov	r2, r3, d8
 800ca1e:	f7f3 fc4b 	bl	80002b8 <__aeabi_dsub>
 800ca22:	a30b      	add	r3, pc, #44	; (adr r3, 800ca50 <__kernel_sin+0x148>)
 800ca24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca28:	4606      	mov	r6, r0
 800ca2a:	460f      	mov	r7, r1
 800ca2c:	4640      	mov	r0, r8
 800ca2e:	4649      	mov	r1, r9
 800ca30:	f7f3 fdfa 	bl	8000628 <__aeabi_dmul>
 800ca34:	4602      	mov	r2, r0
 800ca36:	460b      	mov	r3, r1
 800ca38:	4630      	mov	r0, r6
 800ca3a:	4639      	mov	r1, r7
 800ca3c:	f7f3 fc3e 	bl	80002bc <__adddf3>
 800ca40:	4602      	mov	r2, r0
 800ca42:	460b      	mov	r3, r1
 800ca44:	4620      	mov	r0, r4
 800ca46:	4629      	mov	r1, r5
 800ca48:	f7f3 fc36 	bl	80002b8 <__aeabi_dsub>
 800ca4c:	e7c4      	b.n	800c9d8 <__kernel_sin+0xd0>
 800ca4e:	bf00      	nop
 800ca50:	55555549 	.word	0x55555549
 800ca54:	3fc55555 	.word	0x3fc55555
 800ca58:	3fe00000 	.word	0x3fe00000
 800ca5c:	5acfd57c 	.word	0x5acfd57c
 800ca60:	3de5d93a 	.word	0x3de5d93a
 800ca64:	8a2b9ceb 	.word	0x8a2b9ceb
 800ca68:	3e5ae5e6 	.word	0x3e5ae5e6
 800ca6c:	57b1fe7d 	.word	0x57b1fe7d
 800ca70:	3ec71de3 	.word	0x3ec71de3
 800ca74:	19c161d5 	.word	0x19c161d5
 800ca78:	3f2a01a0 	.word	0x3f2a01a0
 800ca7c:	1110f8a6 	.word	0x1110f8a6
 800ca80:	3f811111 	.word	0x3f811111

0800ca84 <with_errno>:
 800ca84:	b570      	push	{r4, r5, r6, lr}
 800ca86:	4604      	mov	r4, r0
 800ca88:	460d      	mov	r5, r1
 800ca8a:	4616      	mov	r6, r2
 800ca8c:	f7fa fd04 	bl	8007498 <__errno>
 800ca90:	4629      	mov	r1, r5
 800ca92:	6006      	str	r6, [r0, #0]
 800ca94:	4620      	mov	r0, r4
 800ca96:	bd70      	pop	{r4, r5, r6, pc}

0800ca98 <xflow>:
 800ca98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ca9a:	4614      	mov	r4, r2
 800ca9c:	461d      	mov	r5, r3
 800ca9e:	b108      	cbz	r0, 800caa4 <xflow+0xc>
 800caa0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800caa4:	e9cd 2300 	strd	r2, r3, [sp]
 800caa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800caac:	4620      	mov	r0, r4
 800caae:	4629      	mov	r1, r5
 800cab0:	f7f3 fdba 	bl	8000628 <__aeabi_dmul>
 800cab4:	2222      	movs	r2, #34	; 0x22
 800cab6:	b003      	add	sp, #12
 800cab8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cabc:	f7ff bfe2 	b.w	800ca84 <with_errno>

0800cac0 <__math_uflow>:
 800cac0:	b508      	push	{r3, lr}
 800cac2:	2200      	movs	r2, #0
 800cac4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800cac8:	f7ff ffe6 	bl	800ca98 <xflow>
 800cacc:	ec41 0b10 	vmov	d0, r0, r1
 800cad0:	bd08      	pop	{r3, pc}

0800cad2 <__math_oflow>:
 800cad2:	b508      	push	{r3, lr}
 800cad4:	2200      	movs	r2, #0
 800cad6:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800cada:	f7ff ffdd 	bl	800ca98 <xflow>
 800cade:	ec41 0b10 	vmov	d0, r0, r1
 800cae2:	bd08      	pop	{r3, pc}
 800cae4:	0000      	movs	r0, r0
	...

0800cae8 <atan>:
 800cae8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800caec:	ec55 4b10 	vmov	r4, r5, d0
 800caf0:	4bc3      	ldr	r3, [pc, #780]	; (800ce00 <atan+0x318>)
 800caf2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800caf6:	429e      	cmp	r6, r3
 800caf8:	46ab      	mov	fp, r5
 800cafa:	dd18      	ble.n	800cb2e <atan+0x46>
 800cafc:	4bc1      	ldr	r3, [pc, #772]	; (800ce04 <atan+0x31c>)
 800cafe:	429e      	cmp	r6, r3
 800cb00:	dc01      	bgt.n	800cb06 <atan+0x1e>
 800cb02:	d109      	bne.n	800cb18 <atan+0x30>
 800cb04:	b144      	cbz	r4, 800cb18 <atan+0x30>
 800cb06:	4622      	mov	r2, r4
 800cb08:	462b      	mov	r3, r5
 800cb0a:	4620      	mov	r0, r4
 800cb0c:	4629      	mov	r1, r5
 800cb0e:	f7f3 fbd5 	bl	80002bc <__adddf3>
 800cb12:	4604      	mov	r4, r0
 800cb14:	460d      	mov	r5, r1
 800cb16:	e006      	b.n	800cb26 <atan+0x3e>
 800cb18:	f1bb 0f00 	cmp.w	fp, #0
 800cb1c:	f300 8131 	bgt.w	800cd82 <atan+0x29a>
 800cb20:	a59b      	add	r5, pc, #620	; (adr r5, 800cd90 <atan+0x2a8>)
 800cb22:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cb26:	ec45 4b10 	vmov	d0, r4, r5
 800cb2a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb2e:	4bb6      	ldr	r3, [pc, #728]	; (800ce08 <atan+0x320>)
 800cb30:	429e      	cmp	r6, r3
 800cb32:	dc14      	bgt.n	800cb5e <atan+0x76>
 800cb34:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800cb38:	429e      	cmp	r6, r3
 800cb3a:	dc0d      	bgt.n	800cb58 <atan+0x70>
 800cb3c:	a396      	add	r3, pc, #600	; (adr r3, 800cd98 <atan+0x2b0>)
 800cb3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb42:	ee10 0a10 	vmov	r0, s0
 800cb46:	4629      	mov	r1, r5
 800cb48:	f7f3 fbb8 	bl	80002bc <__adddf3>
 800cb4c:	4baf      	ldr	r3, [pc, #700]	; (800ce0c <atan+0x324>)
 800cb4e:	2200      	movs	r2, #0
 800cb50:	f7f3 fffa 	bl	8000b48 <__aeabi_dcmpgt>
 800cb54:	2800      	cmp	r0, #0
 800cb56:	d1e6      	bne.n	800cb26 <atan+0x3e>
 800cb58:	f04f 3aff 	mov.w	sl, #4294967295
 800cb5c:	e02b      	b.n	800cbb6 <atan+0xce>
 800cb5e:	f000 f963 	bl	800ce28 <fabs>
 800cb62:	4bab      	ldr	r3, [pc, #684]	; (800ce10 <atan+0x328>)
 800cb64:	429e      	cmp	r6, r3
 800cb66:	ec55 4b10 	vmov	r4, r5, d0
 800cb6a:	f300 80bf 	bgt.w	800ccec <atan+0x204>
 800cb6e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800cb72:	429e      	cmp	r6, r3
 800cb74:	f300 80a0 	bgt.w	800ccb8 <atan+0x1d0>
 800cb78:	ee10 2a10 	vmov	r2, s0
 800cb7c:	ee10 0a10 	vmov	r0, s0
 800cb80:	462b      	mov	r3, r5
 800cb82:	4629      	mov	r1, r5
 800cb84:	f7f3 fb9a 	bl	80002bc <__adddf3>
 800cb88:	4ba0      	ldr	r3, [pc, #640]	; (800ce0c <atan+0x324>)
 800cb8a:	2200      	movs	r2, #0
 800cb8c:	f7f3 fb94 	bl	80002b8 <__aeabi_dsub>
 800cb90:	2200      	movs	r2, #0
 800cb92:	4606      	mov	r6, r0
 800cb94:	460f      	mov	r7, r1
 800cb96:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cb9a:	4620      	mov	r0, r4
 800cb9c:	4629      	mov	r1, r5
 800cb9e:	f7f3 fb8d 	bl	80002bc <__adddf3>
 800cba2:	4602      	mov	r2, r0
 800cba4:	460b      	mov	r3, r1
 800cba6:	4630      	mov	r0, r6
 800cba8:	4639      	mov	r1, r7
 800cbaa:	f7f3 fe67 	bl	800087c <__aeabi_ddiv>
 800cbae:	f04f 0a00 	mov.w	sl, #0
 800cbb2:	4604      	mov	r4, r0
 800cbb4:	460d      	mov	r5, r1
 800cbb6:	4622      	mov	r2, r4
 800cbb8:	462b      	mov	r3, r5
 800cbba:	4620      	mov	r0, r4
 800cbbc:	4629      	mov	r1, r5
 800cbbe:	f7f3 fd33 	bl	8000628 <__aeabi_dmul>
 800cbc2:	4602      	mov	r2, r0
 800cbc4:	460b      	mov	r3, r1
 800cbc6:	4680      	mov	r8, r0
 800cbc8:	4689      	mov	r9, r1
 800cbca:	f7f3 fd2d 	bl	8000628 <__aeabi_dmul>
 800cbce:	a374      	add	r3, pc, #464	; (adr r3, 800cda0 <atan+0x2b8>)
 800cbd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbd4:	4606      	mov	r6, r0
 800cbd6:	460f      	mov	r7, r1
 800cbd8:	f7f3 fd26 	bl	8000628 <__aeabi_dmul>
 800cbdc:	a372      	add	r3, pc, #456	; (adr r3, 800cda8 <atan+0x2c0>)
 800cbde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbe2:	f7f3 fb6b 	bl	80002bc <__adddf3>
 800cbe6:	4632      	mov	r2, r6
 800cbe8:	463b      	mov	r3, r7
 800cbea:	f7f3 fd1d 	bl	8000628 <__aeabi_dmul>
 800cbee:	a370      	add	r3, pc, #448	; (adr r3, 800cdb0 <atan+0x2c8>)
 800cbf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbf4:	f7f3 fb62 	bl	80002bc <__adddf3>
 800cbf8:	4632      	mov	r2, r6
 800cbfa:	463b      	mov	r3, r7
 800cbfc:	f7f3 fd14 	bl	8000628 <__aeabi_dmul>
 800cc00:	a36d      	add	r3, pc, #436	; (adr r3, 800cdb8 <atan+0x2d0>)
 800cc02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc06:	f7f3 fb59 	bl	80002bc <__adddf3>
 800cc0a:	4632      	mov	r2, r6
 800cc0c:	463b      	mov	r3, r7
 800cc0e:	f7f3 fd0b 	bl	8000628 <__aeabi_dmul>
 800cc12:	a36b      	add	r3, pc, #428	; (adr r3, 800cdc0 <atan+0x2d8>)
 800cc14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc18:	f7f3 fb50 	bl	80002bc <__adddf3>
 800cc1c:	4632      	mov	r2, r6
 800cc1e:	463b      	mov	r3, r7
 800cc20:	f7f3 fd02 	bl	8000628 <__aeabi_dmul>
 800cc24:	a368      	add	r3, pc, #416	; (adr r3, 800cdc8 <atan+0x2e0>)
 800cc26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc2a:	f7f3 fb47 	bl	80002bc <__adddf3>
 800cc2e:	4642      	mov	r2, r8
 800cc30:	464b      	mov	r3, r9
 800cc32:	f7f3 fcf9 	bl	8000628 <__aeabi_dmul>
 800cc36:	a366      	add	r3, pc, #408	; (adr r3, 800cdd0 <atan+0x2e8>)
 800cc38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc3c:	4680      	mov	r8, r0
 800cc3e:	4689      	mov	r9, r1
 800cc40:	4630      	mov	r0, r6
 800cc42:	4639      	mov	r1, r7
 800cc44:	f7f3 fcf0 	bl	8000628 <__aeabi_dmul>
 800cc48:	a363      	add	r3, pc, #396	; (adr r3, 800cdd8 <atan+0x2f0>)
 800cc4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc4e:	f7f3 fb33 	bl	80002b8 <__aeabi_dsub>
 800cc52:	4632      	mov	r2, r6
 800cc54:	463b      	mov	r3, r7
 800cc56:	f7f3 fce7 	bl	8000628 <__aeabi_dmul>
 800cc5a:	a361      	add	r3, pc, #388	; (adr r3, 800cde0 <atan+0x2f8>)
 800cc5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc60:	f7f3 fb2a 	bl	80002b8 <__aeabi_dsub>
 800cc64:	4632      	mov	r2, r6
 800cc66:	463b      	mov	r3, r7
 800cc68:	f7f3 fcde 	bl	8000628 <__aeabi_dmul>
 800cc6c:	a35e      	add	r3, pc, #376	; (adr r3, 800cde8 <atan+0x300>)
 800cc6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc72:	f7f3 fb21 	bl	80002b8 <__aeabi_dsub>
 800cc76:	4632      	mov	r2, r6
 800cc78:	463b      	mov	r3, r7
 800cc7a:	f7f3 fcd5 	bl	8000628 <__aeabi_dmul>
 800cc7e:	a35c      	add	r3, pc, #368	; (adr r3, 800cdf0 <atan+0x308>)
 800cc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc84:	f7f3 fb18 	bl	80002b8 <__aeabi_dsub>
 800cc88:	4632      	mov	r2, r6
 800cc8a:	463b      	mov	r3, r7
 800cc8c:	f7f3 fccc 	bl	8000628 <__aeabi_dmul>
 800cc90:	4602      	mov	r2, r0
 800cc92:	460b      	mov	r3, r1
 800cc94:	4640      	mov	r0, r8
 800cc96:	4649      	mov	r1, r9
 800cc98:	f7f3 fb10 	bl	80002bc <__adddf3>
 800cc9c:	4622      	mov	r2, r4
 800cc9e:	462b      	mov	r3, r5
 800cca0:	f7f3 fcc2 	bl	8000628 <__aeabi_dmul>
 800cca4:	f1ba 3fff 	cmp.w	sl, #4294967295
 800cca8:	4602      	mov	r2, r0
 800ccaa:	460b      	mov	r3, r1
 800ccac:	d14b      	bne.n	800cd46 <atan+0x25e>
 800ccae:	4620      	mov	r0, r4
 800ccb0:	4629      	mov	r1, r5
 800ccb2:	f7f3 fb01 	bl	80002b8 <__aeabi_dsub>
 800ccb6:	e72c      	b.n	800cb12 <atan+0x2a>
 800ccb8:	ee10 0a10 	vmov	r0, s0
 800ccbc:	4b53      	ldr	r3, [pc, #332]	; (800ce0c <atan+0x324>)
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	4629      	mov	r1, r5
 800ccc2:	f7f3 faf9 	bl	80002b8 <__aeabi_dsub>
 800ccc6:	4b51      	ldr	r3, [pc, #324]	; (800ce0c <atan+0x324>)
 800ccc8:	4606      	mov	r6, r0
 800ccca:	460f      	mov	r7, r1
 800cccc:	2200      	movs	r2, #0
 800ccce:	4620      	mov	r0, r4
 800ccd0:	4629      	mov	r1, r5
 800ccd2:	f7f3 faf3 	bl	80002bc <__adddf3>
 800ccd6:	4602      	mov	r2, r0
 800ccd8:	460b      	mov	r3, r1
 800ccda:	4630      	mov	r0, r6
 800ccdc:	4639      	mov	r1, r7
 800ccde:	f7f3 fdcd 	bl	800087c <__aeabi_ddiv>
 800cce2:	f04f 0a01 	mov.w	sl, #1
 800cce6:	4604      	mov	r4, r0
 800cce8:	460d      	mov	r5, r1
 800ccea:	e764      	b.n	800cbb6 <atan+0xce>
 800ccec:	4b49      	ldr	r3, [pc, #292]	; (800ce14 <atan+0x32c>)
 800ccee:	429e      	cmp	r6, r3
 800ccf0:	da1d      	bge.n	800cd2e <atan+0x246>
 800ccf2:	ee10 0a10 	vmov	r0, s0
 800ccf6:	4b48      	ldr	r3, [pc, #288]	; (800ce18 <atan+0x330>)
 800ccf8:	2200      	movs	r2, #0
 800ccfa:	4629      	mov	r1, r5
 800ccfc:	f7f3 fadc 	bl	80002b8 <__aeabi_dsub>
 800cd00:	4b45      	ldr	r3, [pc, #276]	; (800ce18 <atan+0x330>)
 800cd02:	4606      	mov	r6, r0
 800cd04:	460f      	mov	r7, r1
 800cd06:	2200      	movs	r2, #0
 800cd08:	4620      	mov	r0, r4
 800cd0a:	4629      	mov	r1, r5
 800cd0c:	f7f3 fc8c 	bl	8000628 <__aeabi_dmul>
 800cd10:	4b3e      	ldr	r3, [pc, #248]	; (800ce0c <atan+0x324>)
 800cd12:	2200      	movs	r2, #0
 800cd14:	f7f3 fad2 	bl	80002bc <__adddf3>
 800cd18:	4602      	mov	r2, r0
 800cd1a:	460b      	mov	r3, r1
 800cd1c:	4630      	mov	r0, r6
 800cd1e:	4639      	mov	r1, r7
 800cd20:	f7f3 fdac 	bl	800087c <__aeabi_ddiv>
 800cd24:	f04f 0a02 	mov.w	sl, #2
 800cd28:	4604      	mov	r4, r0
 800cd2a:	460d      	mov	r5, r1
 800cd2c:	e743      	b.n	800cbb6 <atan+0xce>
 800cd2e:	462b      	mov	r3, r5
 800cd30:	ee10 2a10 	vmov	r2, s0
 800cd34:	4939      	ldr	r1, [pc, #228]	; (800ce1c <atan+0x334>)
 800cd36:	2000      	movs	r0, #0
 800cd38:	f7f3 fda0 	bl	800087c <__aeabi_ddiv>
 800cd3c:	f04f 0a03 	mov.w	sl, #3
 800cd40:	4604      	mov	r4, r0
 800cd42:	460d      	mov	r5, r1
 800cd44:	e737      	b.n	800cbb6 <atan+0xce>
 800cd46:	4b36      	ldr	r3, [pc, #216]	; (800ce20 <atan+0x338>)
 800cd48:	4e36      	ldr	r6, [pc, #216]	; (800ce24 <atan+0x33c>)
 800cd4a:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800cd4e:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800cd52:	e9da 2300 	ldrd	r2, r3, [sl]
 800cd56:	f7f3 faaf 	bl	80002b8 <__aeabi_dsub>
 800cd5a:	4622      	mov	r2, r4
 800cd5c:	462b      	mov	r3, r5
 800cd5e:	f7f3 faab 	bl	80002b8 <__aeabi_dsub>
 800cd62:	4602      	mov	r2, r0
 800cd64:	460b      	mov	r3, r1
 800cd66:	e9d6 0100 	ldrd	r0, r1, [r6]
 800cd6a:	f7f3 faa5 	bl	80002b8 <__aeabi_dsub>
 800cd6e:	f1bb 0f00 	cmp.w	fp, #0
 800cd72:	4604      	mov	r4, r0
 800cd74:	460d      	mov	r5, r1
 800cd76:	f6bf aed6 	bge.w	800cb26 <atan+0x3e>
 800cd7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cd7e:	461d      	mov	r5, r3
 800cd80:	e6d1      	b.n	800cb26 <atan+0x3e>
 800cd82:	a51d      	add	r5, pc, #116	; (adr r5, 800cdf8 <atan+0x310>)
 800cd84:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cd88:	e6cd      	b.n	800cb26 <atan+0x3e>
 800cd8a:	bf00      	nop
 800cd8c:	f3af 8000 	nop.w
 800cd90:	54442d18 	.word	0x54442d18
 800cd94:	bff921fb 	.word	0xbff921fb
 800cd98:	8800759c 	.word	0x8800759c
 800cd9c:	7e37e43c 	.word	0x7e37e43c
 800cda0:	e322da11 	.word	0xe322da11
 800cda4:	3f90ad3a 	.word	0x3f90ad3a
 800cda8:	24760deb 	.word	0x24760deb
 800cdac:	3fa97b4b 	.word	0x3fa97b4b
 800cdb0:	a0d03d51 	.word	0xa0d03d51
 800cdb4:	3fb10d66 	.word	0x3fb10d66
 800cdb8:	c54c206e 	.word	0xc54c206e
 800cdbc:	3fb745cd 	.word	0x3fb745cd
 800cdc0:	920083ff 	.word	0x920083ff
 800cdc4:	3fc24924 	.word	0x3fc24924
 800cdc8:	5555550d 	.word	0x5555550d
 800cdcc:	3fd55555 	.word	0x3fd55555
 800cdd0:	2c6a6c2f 	.word	0x2c6a6c2f
 800cdd4:	bfa2b444 	.word	0xbfa2b444
 800cdd8:	52defd9a 	.word	0x52defd9a
 800cddc:	3fadde2d 	.word	0x3fadde2d
 800cde0:	af749a6d 	.word	0xaf749a6d
 800cde4:	3fb3b0f2 	.word	0x3fb3b0f2
 800cde8:	fe231671 	.word	0xfe231671
 800cdec:	3fbc71c6 	.word	0x3fbc71c6
 800cdf0:	9998ebc4 	.word	0x9998ebc4
 800cdf4:	3fc99999 	.word	0x3fc99999
 800cdf8:	54442d18 	.word	0x54442d18
 800cdfc:	3ff921fb 	.word	0x3ff921fb
 800ce00:	440fffff 	.word	0x440fffff
 800ce04:	7ff00000 	.word	0x7ff00000
 800ce08:	3fdbffff 	.word	0x3fdbffff
 800ce0c:	3ff00000 	.word	0x3ff00000
 800ce10:	3ff2ffff 	.word	0x3ff2ffff
 800ce14:	40038000 	.word	0x40038000
 800ce18:	3ff80000 	.word	0x3ff80000
 800ce1c:	bff00000 	.word	0xbff00000
 800ce20:	0800d928 	.word	0x0800d928
 800ce24:	0800d908 	.word	0x0800d908

0800ce28 <fabs>:
 800ce28:	ec51 0b10 	vmov	r0, r1, d0
 800ce2c:	ee10 2a10 	vmov	r2, s0
 800ce30:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ce34:	ec43 2b10 	vmov	d0, r2, r3
 800ce38:	4770      	bx	lr

0800ce3a <finite>:
 800ce3a:	b082      	sub	sp, #8
 800ce3c:	ed8d 0b00 	vstr	d0, [sp]
 800ce40:	9801      	ldr	r0, [sp, #4]
 800ce42:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800ce46:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800ce4a:	0fc0      	lsrs	r0, r0, #31
 800ce4c:	b002      	add	sp, #8
 800ce4e:	4770      	bx	lr

0800ce50 <floor>:
 800ce50:	ec51 0b10 	vmov	r0, r1, d0
 800ce54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce58:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800ce5c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800ce60:	2e13      	cmp	r6, #19
 800ce62:	ee10 5a10 	vmov	r5, s0
 800ce66:	ee10 8a10 	vmov	r8, s0
 800ce6a:	460c      	mov	r4, r1
 800ce6c:	dc32      	bgt.n	800ced4 <floor+0x84>
 800ce6e:	2e00      	cmp	r6, #0
 800ce70:	da14      	bge.n	800ce9c <floor+0x4c>
 800ce72:	a333      	add	r3, pc, #204	; (adr r3, 800cf40 <floor+0xf0>)
 800ce74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce78:	f7f3 fa20 	bl	80002bc <__adddf3>
 800ce7c:	2200      	movs	r2, #0
 800ce7e:	2300      	movs	r3, #0
 800ce80:	f7f3 fe62 	bl	8000b48 <__aeabi_dcmpgt>
 800ce84:	b138      	cbz	r0, 800ce96 <floor+0x46>
 800ce86:	2c00      	cmp	r4, #0
 800ce88:	da57      	bge.n	800cf3a <floor+0xea>
 800ce8a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800ce8e:	431d      	orrs	r5, r3
 800ce90:	d001      	beq.n	800ce96 <floor+0x46>
 800ce92:	4c2d      	ldr	r4, [pc, #180]	; (800cf48 <floor+0xf8>)
 800ce94:	2500      	movs	r5, #0
 800ce96:	4621      	mov	r1, r4
 800ce98:	4628      	mov	r0, r5
 800ce9a:	e025      	b.n	800cee8 <floor+0x98>
 800ce9c:	4f2b      	ldr	r7, [pc, #172]	; (800cf4c <floor+0xfc>)
 800ce9e:	4137      	asrs	r7, r6
 800cea0:	ea01 0307 	and.w	r3, r1, r7
 800cea4:	4303      	orrs	r3, r0
 800cea6:	d01f      	beq.n	800cee8 <floor+0x98>
 800cea8:	a325      	add	r3, pc, #148	; (adr r3, 800cf40 <floor+0xf0>)
 800ceaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ceae:	f7f3 fa05 	bl	80002bc <__adddf3>
 800ceb2:	2200      	movs	r2, #0
 800ceb4:	2300      	movs	r3, #0
 800ceb6:	f7f3 fe47 	bl	8000b48 <__aeabi_dcmpgt>
 800ceba:	2800      	cmp	r0, #0
 800cebc:	d0eb      	beq.n	800ce96 <floor+0x46>
 800cebe:	2c00      	cmp	r4, #0
 800cec0:	bfbe      	ittt	lt
 800cec2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800cec6:	fa43 f606 	asrlt.w	r6, r3, r6
 800ceca:	19a4      	addlt	r4, r4, r6
 800cecc:	ea24 0407 	bic.w	r4, r4, r7
 800ced0:	2500      	movs	r5, #0
 800ced2:	e7e0      	b.n	800ce96 <floor+0x46>
 800ced4:	2e33      	cmp	r6, #51	; 0x33
 800ced6:	dd0b      	ble.n	800cef0 <floor+0xa0>
 800ced8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cedc:	d104      	bne.n	800cee8 <floor+0x98>
 800cede:	ee10 2a10 	vmov	r2, s0
 800cee2:	460b      	mov	r3, r1
 800cee4:	f7f3 f9ea 	bl	80002bc <__adddf3>
 800cee8:	ec41 0b10 	vmov	d0, r0, r1
 800ceec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cef0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800cef4:	f04f 33ff 	mov.w	r3, #4294967295
 800cef8:	fa23 f707 	lsr.w	r7, r3, r7
 800cefc:	4207      	tst	r7, r0
 800cefe:	d0f3      	beq.n	800cee8 <floor+0x98>
 800cf00:	a30f      	add	r3, pc, #60	; (adr r3, 800cf40 <floor+0xf0>)
 800cf02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf06:	f7f3 f9d9 	bl	80002bc <__adddf3>
 800cf0a:	2200      	movs	r2, #0
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	f7f3 fe1b 	bl	8000b48 <__aeabi_dcmpgt>
 800cf12:	2800      	cmp	r0, #0
 800cf14:	d0bf      	beq.n	800ce96 <floor+0x46>
 800cf16:	2c00      	cmp	r4, #0
 800cf18:	da02      	bge.n	800cf20 <floor+0xd0>
 800cf1a:	2e14      	cmp	r6, #20
 800cf1c:	d103      	bne.n	800cf26 <floor+0xd6>
 800cf1e:	3401      	adds	r4, #1
 800cf20:	ea25 0507 	bic.w	r5, r5, r7
 800cf24:	e7b7      	b.n	800ce96 <floor+0x46>
 800cf26:	2301      	movs	r3, #1
 800cf28:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cf2c:	fa03 f606 	lsl.w	r6, r3, r6
 800cf30:	4435      	add	r5, r6
 800cf32:	4545      	cmp	r5, r8
 800cf34:	bf38      	it	cc
 800cf36:	18e4      	addcc	r4, r4, r3
 800cf38:	e7f2      	b.n	800cf20 <floor+0xd0>
 800cf3a:	2500      	movs	r5, #0
 800cf3c:	462c      	mov	r4, r5
 800cf3e:	e7aa      	b.n	800ce96 <floor+0x46>
 800cf40:	8800759c 	.word	0x8800759c
 800cf44:	7e37e43c 	.word	0x7e37e43c
 800cf48:	bff00000 	.word	0xbff00000
 800cf4c:	000fffff 	.word	0x000fffff

0800cf50 <scalbn>:
 800cf50:	b570      	push	{r4, r5, r6, lr}
 800cf52:	ec55 4b10 	vmov	r4, r5, d0
 800cf56:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800cf5a:	4606      	mov	r6, r0
 800cf5c:	462b      	mov	r3, r5
 800cf5e:	b99a      	cbnz	r2, 800cf88 <scalbn+0x38>
 800cf60:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800cf64:	4323      	orrs	r3, r4
 800cf66:	d036      	beq.n	800cfd6 <scalbn+0x86>
 800cf68:	4b39      	ldr	r3, [pc, #228]	; (800d050 <scalbn+0x100>)
 800cf6a:	4629      	mov	r1, r5
 800cf6c:	ee10 0a10 	vmov	r0, s0
 800cf70:	2200      	movs	r2, #0
 800cf72:	f7f3 fb59 	bl	8000628 <__aeabi_dmul>
 800cf76:	4b37      	ldr	r3, [pc, #220]	; (800d054 <scalbn+0x104>)
 800cf78:	429e      	cmp	r6, r3
 800cf7a:	4604      	mov	r4, r0
 800cf7c:	460d      	mov	r5, r1
 800cf7e:	da10      	bge.n	800cfa2 <scalbn+0x52>
 800cf80:	a32b      	add	r3, pc, #172	; (adr r3, 800d030 <scalbn+0xe0>)
 800cf82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf86:	e03a      	b.n	800cffe <scalbn+0xae>
 800cf88:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800cf8c:	428a      	cmp	r2, r1
 800cf8e:	d10c      	bne.n	800cfaa <scalbn+0x5a>
 800cf90:	ee10 2a10 	vmov	r2, s0
 800cf94:	4620      	mov	r0, r4
 800cf96:	4629      	mov	r1, r5
 800cf98:	f7f3 f990 	bl	80002bc <__adddf3>
 800cf9c:	4604      	mov	r4, r0
 800cf9e:	460d      	mov	r5, r1
 800cfa0:	e019      	b.n	800cfd6 <scalbn+0x86>
 800cfa2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cfa6:	460b      	mov	r3, r1
 800cfa8:	3a36      	subs	r2, #54	; 0x36
 800cfaa:	4432      	add	r2, r6
 800cfac:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cfb0:	428a      	cmp	r2, r1
 800cfb2:	dd08      	ble.n	800cfc6 <scalbn+0x76>
 800cfb4:	2d00      	cmp	r5, #0
 800cfb6:	a120      	add	r1, pc, #128	; (adr r1, 800d038 <scalbn+0xe8>)
 800cfb8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfbc:	da1c      	bge.n	800cff8 <scalbn+0xa8>
 800cfbe:	a120      	add	r1, pc, #128	; (adr r1, 800d040 <scalbn+0xf0>)
 800cfc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfc4:	e018      	b.n	800cff8 <scalbn+0xa8>
 800cfc6:	2a00      	cmp	r2, #0
 800cfc8:	dd08      	ble.n	800cfdc <scalbn+0x8c>
 800cfca:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cfce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cfd2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cfd6:	ec45 4b10 	vmov	d0, r4, r5
 800cfda:	bd70      	pop	{r4, r5, r6, pc}
 800cfdc:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cfe0:	da19      	bge.n	800d016 <scalbn+0xc6>
 800cfe2:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cfe6:	429e      	cmp	r6, r3
 800cfe8:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800cfec:	dd0a      	ble.n	800d004 <scalbn+0xb4>
 800cfee:	a112      	add	r1, pc, #72	; (adr r1, 800d038 <scalbn+0xe8>)
 800cff0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	d1e2      	bne.n	800cfbe <scalbn+0x6e>
 800cff8:	a30f      	add	r3, pc, #60	; (adr r3, 800d038 <scalbn+0xe8>)
 800cffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cffe:	f7f3 fb13 	bl	8000628 <__aeabi_dmul>
 800d002:	e7cb      	b.n	800cf9c <scalbn+0x4c>
 800d004:	a10a      	add	r1, pc, #40	; (adr r1, 800d030 <scalbn+0xe0>)
 800d006:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d00a:	2b00      	cmp	r3, #0
 800d00c:	d0b8      	beq.n	800cf80 <scalbn+0x30>
 800d00e:	a10e      	add	r1, pc, #56	; (adr r1, 800d048 <scalbn+0xf8>)
 800d010:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d014:	e7b4      	b.n	800cf80 <scalbn+0x30>
 800d016:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800d01a:	3236      	adds	r2, #54	; 0x36
 800d01c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800d020:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800d024:	4620      	mov	r0, r4
 800d026:	4b0c      	ldr	r3, [pc, #48]	; (800d058 <scalbn+0x108>)
 800d028:	2200      	movs	r2, #0
 800d02a:	e7e8      	b.n	800cffe <scalbn+0xae>
 800d02c:	f3af 8000 	nop.w
 800d030:	c2f8f359 	.word	0xc2f8f359
 800d034:	01a56e1f 	.word	0x01a56e1f
 800d038:	8800759c 	.word	0x8800759c
 800d03c:	7e37e43c 	.word	0x7e37e43c
 800d040:	8800759c 	.word	0x8800759c
 800d044:	fe37e43c 	.word	0xfe37e43c
 800d048:	c2f8f359 	.word	0xc2f8f359
 800d04c:	81a56e1f 	.word	0x81a56e1f
 800d050:	43500000 	.word	0x43500000
 800d054:	ffff3cb0 	.word	0xffff3cb0
 800d058:	3c900000 	.word	0x3c900000

0800d05c <_sbrk>:
 800d05c:	4a04      	ldr	r2, [pc, #16]	; (800d070 <_sbrk+0x14>)
 800d05e:	6811      	ldr	r1, [r2, #0]
 800d060:	4603      	mov	r3, r0
 800d062:	b909      	cbnz	r1, 800d068 <_sbrk+0xc>
 800d064:	4903      	ldr	r1, [pc, #12]	; (800d074 <_sbrk+0x18>)
 800d066:	6011      	str	r1, [r2, #0]
 800d068:	6810      	ldr	r0, [r2, #0]
 800d06a:	4403      	add	r3, r0
 800d06c:	6013      	str	r3, [r2, #0]
 800d06e:	4770      	bx	lr
 800d070:	20000644 	.word	0x20000644
 800d074:	20000648 	.word	0x20000648

0800d078 <_init>:
 800d078:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d07a:	bf00      	nop
 800d07c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d07e:	bc08      	pop	{r3}
 800d080:	469e      	mov	lr, r3
 800d082:	4770      	bx	lr

0800d084 <_fini>:
 800d084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d086:	bf00      	nop
 800d088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d08a:	bc08      	pop	{r3}
 800d08c:	469e      	mov	lr, r3
 800d08e:	4770      	bx	lr
