# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/rfranca/Development/GitHub/SimuCam_Development_Data_Transmission/FPGA_Developments/RMAP_Echoing/Development/Testbench/RMAP_Echoing_tb.mpf
# Loading project RMAP_Echoing_tb
# Compile of rmpe_rmap_echoing_pkg.vhd was successful.
# Compile of rmap_data_sc_fifo.vhd was successful.
# Compile of spacewire_data_sc_fifo.vhd was successful.
# Compile of rmpe_rmap_echo_controller_ent.vhd was successful.
# Compile of rmpe_rmap_echo_transmitter_ent.vhd was successful.
# Compile of rmpe_rmap_echoing_top.vhd was successful.
# Compile of rmap_fifo_stimuli.vhd failed with 2 errors.
# Compile of testbench_top.vhd was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of rmpe_rmap_echoing_pkg.vhd was successful.
# Compile of rmap_data_sc_fifo.vhd was successful.
# Compile of spacewire_data_sc_fifo.vhd was successful.
# Compile of rmpe_rmap_echo_controller_ent.vhd was successful.
# Compile of rmpe_rmap_echo_transmitter_ent.vhd was successful.
# Compile of rmpe_rmap_echoing_top.vhd was successful.
# Compile of rmap_fifo_stimuli.vhd failed with 2 errors.
# Compile of testbench_top.vhd was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of rmpe_rmap_echoing_pkg.vhd was successful.
# Compile of rmap_data_sc_fifo.vhd was successful.
# Compile of spacewire_data_sc_fifo.vhd was successful.
# Compile of rmpe_rmap_echo_controller_ent.vhd was successful.
# Compile of rmpe_rmap_echo_transmitter_ent.vhd was successful.
# Compile of rmpe_rmap_echoing_top.vhd was successful.
# Compile of rmap_fifo_stimuli.vhd failed with 2 errors.
# Compile of testbench_top.vhd was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of rmap_fifo_stimuli.vhd was successful.
# Compile of rmpe_rmap_echoing_pkg.vhd was successful.
# Compile of rmap_data_sc_fifo.vhd was successful.
# Compile of spacewire_data_sc_fifo.vhd was successful.
# Compile of rmpe_rmap_echo_controller_ent.vhd was successful.
# Compile of rmpe_rmap_echo_transmitter_ent.vhd was successful.
# Compile of rmpe_rmap_echoing_top.vhd was successful.
# Compile of rmap_fifo_stimuli.vhd failed with 7 errors.
# Compile of testbench_top.vhd failed with 7 errors.
# 8 compiles, 2 failed with 14 errors.
# Compile of rmap_fifo_stimuli.vhd was successful.
# Compile of testbench_top.vhd failed with 7 errors.
# 2 compiles, 1 failed with 7 errors.
# Compile of testbench_top.vhd failed with 7 errors.
# Compile of testbench_top.vhd was successful.
# Compile of rmpe_rmap_echoing_pkg.vhd was successful.
# Compile of rmap_data_sc_fifo.vhd was successful.
# Compile of spacewire_data_sc_fifo.vhd was successful.
# Compile of rmpe_rmap_echo_controller_ent.vhd was successful.
# Compile of rmpe_rmap_echo_transmitter_ent.vhd was successful.
# Compile of rmpe_rmap_echoing_top.vhd was successful.
# Compile of rmap_fifo_stimuli.vhd was successful.
# Compile of testbench_top.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim work.testbench_top
# vsim work.testbench_top 
# Start time: 08:34:31 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rmpe_rmap_echoing_pkg(body)
# Loading work.testbench_top(rtl)
# Loading work.rmap_fifo_stimuli(rtl)
# Loading work.rmpe_rmap_echoing_top(rtl)
# Loading work.rmpe_rmap_echo_controller_ent(rtl)
# Loading work.spacewire_data_sc_fifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.rmap_data_sc_fifo(syn)
# Loading work.rmpe_rmap_echo_transmitter_ent(rtl)
add wave -position insertpoint sim:/testbench_top/rmpe_rmap_echoing_top_inst/*
# Compile of testbench_top.vhd was successful.
restart
# Loading work.testbench_top(rtl)
run
run
run
restart
run
# Compile of rmap_fifo_stimuli.vhd was successful.
restart
# Loading work.rmap_fifo_stimuli(rtl)
run
restart
run
# Compile of rmap_fifo_stimuli.vhd was successful.
restart
# Loading work.rmap_fifo_stimuli(rtl)
run
run
run
run
# Compile of testbench_top.vhd was successful.
restart
# Loading work.testbench_top(rtl)
run
# Compile of rmap_fifo_stimuli.vhd failed with 2 errors.
# Compile of rmap_fifo_stimuli.vhd was successful.
restart
# Loading work.rmap_fifo_stimuli(rtl)
run
run
add wave -position insertpoint sim:/testbench_top/rmpe_rmap_echoing_top_inst/rmpe_rmap_echo_transmitter_ent_inst/*
restart
run
run
run
run
run
run
run
restart
run
# Compile of rmap_fifo_stimuli.vhd was successful.
restart
# Loading work.rmap_fifo_stimuli(rtl)
run
run
run
# Compile of rmap_fifo_stimuli.vhd was successful.
restart
# Loading work.rmap_fifo_stimuli(rtl)
run
restart
run
run
run
add wave -position insertpoint sim:/testbench_top/rmpe_rmap_echoing_top_inst/rmpe_rmap_echo_0_in_echo_controller_ent_inst/*
restart
run
run
# Compile of rmpe_rmap_echo_controller_ent.vhd was successful.
restart
# Loading work.rmpe_rmap_echo_controller_ent(rtl)
run
# Compile of rmpe_rmap_echo_transmitter_ent.vhd was successful.
restart
# Loading work.rmpe_rmap_echo_transmitter_ent(rtl)
run
# Compile of rmpe_rmap_echo_transmitter_ent.vhd was successful.
restart
# Loading work.rmpe_rmap_echo_transmitter_ent(rtl)
run
restart
run
# Compile of rmpe_rmap_echo_transmitter_ent.vhd was successful.
restart
# Loading work.rmpe_rmap_echo_transmitter_ent(rtl)
run
# Compile of rmpe_rmap_echo_transmitter_ent.vhd was successful.
restart
# Loading work.rmpe_rmap_echo_transmitter_ent(rtl)
run
# Compile of rmpe_rmap_echo_controller_ent.vhd was successful.
restart
# Loading work.rmpe_rmap_echo_controller_ent(rtl)
run
restart
run
# Compile of testbench_top.vhd was successful.
restart
# Loading work.testbench_top(rtl)
run
restart
run
# Compile of rmpe_rmap_echo_controller_ent.vhd was successful.
restart
# Loading work.rmpe_rmap_echo_controller_ent(rtl)
run
# Compile of testbench_top.vhd was successful.
restart
# Loading work.testbench_top(rtl)
run
# Compile of testbench_top.vhd was successful.
restart
# Loading work.testbench_top(rtl)
run
# Compile of rmpe_rmap_echo_transmitter_ent.vhd was successful.
restart
# Loading work.rmpe_rmap_echo_transmitter_ent(rtl)
# ** Fatal: (vsim-3817) Port "echo_en_i" of entity "rmpe_rmap_echo_transmitter_ent" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /testbench_top/rmpe_rmap_echoing_top_inst/rmpe_rmap_echo_transmitter_ent_inst File: C:/Users/rfranca/Development/GitHub/SimuCam_Development_Data_Transmission/FPGA_Developments/RMAP_Echoing/Development/RMAP_Echoing/RMAP_ECHO_TRANSMITTER/rmpe_rmap_echo_transmitter_ent.vhd Line: 11
# FATAL ERROR while loading design
# Compile of rmpe_rmap_echo_transmitter_ent.vhd was successful.
# Compile of rmpe_rmap_echoing_top.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.testbench_top
# vsim work.testbench_top 
# Start time: 08:34:31 on Mar 08,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rmpe_rmap_echoing_pkg(body)
# Loading work.testbench_top(rtl)
# Loading work.rmap_fifo_stimuli(rtl)
# Loading work.rmpe_rmap_echoing_top(rtl)
# Loading work.rmpe_rmap_echo_controller_ent(rtl)
# Loading work.spacewire_data_sc_fifo(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.rmap_data_sc_fifo(syn)
# Loading work.rmpe_rmap_echo_transmitter_ent(rtl)
restart
run
# Compile of testbench_top.vhd was successful.
restart
# Loading work.testbench_top(rtl)
run
# Compile of testbench_top.vhd was successful.
restart
# Loading work.testbench_top(rtl)
run
# End time: 12:34:37 on Mar 08,2023, Elapsed time: 4:00:06
# Errors: 1, Warnings: 0
