// Seed: 2873345645
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
  id_5(
      .id_0(), .id_1(1 == 1'd0), .id_2(""), .id_3(), .id_4(1'b0), .id_5(1), .id_6(id_3)
  );
  always @(posedge 1) #0;
  wire id_6;
endmodule
module module_1 (
    output tri  id_0
    , id_4,
    input  wand id_1,
    output wire id_2
);
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
endmodule
