package uncore

import Chisel._
import cde.{Config, Parameters, Knob}
import junctions.PAddrBits

object UncoreBuilder extends App {
  val topModuleName = args(0)
  val configClassName = args(1)
  val config = try {
      Class.forName(s"uncore.$configClassName").newInstance.asInstanceOf[Config]
    } catch {
      case e: java.lang.ClassNotFoundException =>
        throwException("Unable to find configClassName \"" + configClassName +
                       "\", did you misspell it?", e)
    }
  val world = config.toInstance
  val paramsFromConfig: Parameters = Parameters.root(world)

  val gen = () => 
    Class.forName(s"uncore.$topModuleName")
      .getConstructor(classOf[cde.Parameters])
      .newInstance(paramsFromConfig)
      .asInstanceOf[Module]

  chiselMain.run(args.drop(2), gen)
}

class DefaultL2Config extends Config (
  topDefinitions = { (pname,site,here) => 
    pname match {
      case PAddrBits => 32
      case CacheId => 0
      case CacheName => "L2Bank"
      case TLId => "L1toL2"
      case InnerTLId => "L1toL2"
      case OuterTLId => "L2toMC"
      case "N_CACHED" => 2
      case "N_UNCACHED" => 1
      case "MAX_CLIENT_XACTS" => 4
      case "MAX_CLIENTS_PER_PORT" => 1
      case TLKey("L1toL2") => 
        TileLinkParameters(
          coherencePolicy = new MESICoherence(site(L2DirectoryRepresentation)),
          nManagers = 1,
          nCachingClients = here[Int]("N_CACHED"),
          nCachelessClients = here[Int]("N_UNCACHED"),
          maxClientXacts = here[Int]("MAX_CLIENT_XACTS"),
          maxClientsPerPort = here[Int]("MAX_CLIENTS_PER_PORT"),
          maxManagerXacts = site(NAcquireTransactors) + 2,
          dataBits = site(CacheBlockBytes)*8)
      case TLKey("L2toMC") => 
        TileLinkParameters(
          coherencePolicy = new MEICoherence(new NullRepresentation(1)),
          nManagers = 1,
          nCachingClients = 1,
          nCachelessClients = 0,
          maxClientXacts = 1,
          maxClientsPerPort = site(NAcquireTransactors) + 2,
          maxManagerXacts = 1,
          dataBits = site(CacheBlockBytes)*8)
      case CacheBlockBytes => 64
      case CacheBlockOffsetBits => log2Up(here(CacheBlockBytes))
      case NSets => Knob("L2_SETS")
      case NWays => Knob("L2_WAYS")
      case RowBits => site(TLKey(site(TLId))).dataBitsPerBeat
      case CacheIdBits => 1
      case NAcquireTransactors => 2
      case NSecondaryMisses => 4
      case L2DirectoryRepresentation => new FullRepresentation(here[Int]("N_CACHED"))
      case L2Replacer => () => new SeqRandom(site(NWays))
      case ECCCode => None
      case AmoAluOperandBits => 64
  }},
  knobValues = {
    case "L2_WAYS" => 8
    case "L2_SETS" => 1024
  }
)

class WithPLRU extends Config(
  (pname, site, here) => pname match {
    case L2Replacer => () => new SeqPLRU(site(NSets), site(NWays))
  })

class PLRUL2Config extends Config(new WithPLRU ++ new DefaultL2Config)

class With1L2Ways extends Config(knobValues = { case "L2_WAYS" => 1 })
class With2L2Ways extends Config(knobValues = { case "L2_WAYS" => 2 })
class With4L2Ways extends Config(knobValues = { case "L2_WAYS" => 4 })

class W1L2Config extends Config(new With1L2Ways ++ new DefaultL2Config)
