{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1476795207958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1476795207958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 08:53:27 2016 " "Processing started: Tue Oct 18 08:53:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1476795207958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1476795207958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1476795207958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1476795208398 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1476795208399 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "part4.v(41) " "Verilog HDL warning at part4.v(41): extended using \"x\" or \"z\"" {  } { { "part4.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part4/part4.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1476795220455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.v 3 3 " "Found 3 design units, including 3 entities, in source file part4.v" { { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part4/part4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476795220466 ""} { "Info" "ISGN_ENTITY_NAME" "2 hdisp " "Found entity 2: hdisp" {  } { { "part4.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part4/part4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476795220466 ""} { "Info" "ISGN_ENTITY_NAME" "3 shiftn " "Found entity 3: shiftn" {  } { { "part4.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part4/part4.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1476795220466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1476795220466 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1476795220508 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR part4.v(4) " "Output port \"LEDR\" at part4.v(4) has no driver" {  } { { "part4.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part4/part4.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1476795220521 "|part4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftn shiftn:S1 " "Elaborating entity \"shiftn\" for hierarchy \"shiftn:S1\"" {  } { { "part4.v" "S1" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part4/part4.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1476795220560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 part4.v(55) " "Verilog HDL assignment warning at part4.v(55): truncated value with size 32 to match size of target (16)" {  } { { "part4.v" "" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part4/part4.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1476795220561 "|part4|shiftn:S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hdisp hdisp:H0 " "Elaborating entity \"hdisp\" for hierarchy \"hdisp:H0\"" {  } { { "part4.v" "H0" { Text "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part4/part4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1476795220571 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aidan/Desktop/ECE Labs/Lab5/Part4/output_files/part4.map.smsg " "Generated suppressed messages file C:/Users/aidan/Desktop/ECE Labs/Lab5/Part4/output_files/part4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1476795220663 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "871 " "Peak virtual memory: 871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1476795220674 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 08:53:40 2016 " "Processing ended: Tue Oct 18 08:53:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1476795220674 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1476795220674 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1476795220674 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1476795220674 ""}
