<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="randomgenerator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LEDdisp_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LEDdisp_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="LEDdisp_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LEDdisp_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LFSR.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LFSR.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LFSR.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LFSR.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LFSR.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LFSR.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LFSR.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LFSR.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LFSR_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LFSR_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LFSR_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LFSR_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LFSR_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="binary2BCD_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_b2b_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_b2b_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_dh_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_dh_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tb_lfsr.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tb_lfsr.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tb_lfsr.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tb_lfsr.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_lfsr.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tb_lfsr.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tb_lfsr.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tb_lfsr.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_lfsr_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tb_lfsr_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_lfsr_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_lfsr_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_lfsr_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tb_lfsr_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tb_lfsr_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="top_rand_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_rand_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1621992829" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1621992829">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622373493" xil_pn:in_ck="6337776617904852636" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1622373493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LEDdisp.v"/>
      <outfile xil_pn:name="clock_halfhz.v"/>
      <outfile xil_pn:name="digitdisp.v"/>
      <outfile xil_pn:name="randgen.v"/>
      <outfile xil_pn:name="randgen_tb.v"/>
      <outfile xil_pn:name="sevenseg.v"/>
      <outfile xil_pn:name="tb_b2b.v"/>
      <outfile xil_pn:name="tb_dh.v"/>
      <outfile xil_pn:name="top_digital.v"/>
      <outfile xil_pn:name="top_rand.v"/>
    </transform>
    <transform xil_pn:end_ts="1622367196" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="6482056589740108323" xil_pn:start_ts="1622367196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622367196" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4299575722163804191" xil_pn:start_ts="1622367196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621992834" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2485670128295495351" xil_pn:start_ts="1621992834">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622373493" xil_pn:in_ck="6337776617904852636" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1622373493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LEDdisp.v"/>
      <outfile xil_pn:name="clock_halfhz.v"/>
      <outfile xil_pn:name="digitdisp.v"/>
      <outfile xil_pn:name="randgen.v"/>
      <outfile xil_pn:name="randgen_tb.v"/>
      <outfile xil_pn:name="sevenseg.v"/>
      <outfile xil_pn:name="tb_b2b.v"/>
      <outfile xil_pn:name="tb_dh.v"/>
      <outfile xil_pn:name="top_digital.v"/>
      <outfile xil_pn:name="top_rand.v"/>
    </transform>
    <transform xil_pn:end_ts="1622373495" xil_pn:in_ck="6337776617904852636" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1383897599000275515" xil_pn:start_ts="1622373493">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_lfsr_beh.prj"/>
      <outfile xil_pn:name="tb_lfsr_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1622373496" xil_pn:in_ck="4245649236510068645" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5337946482232714600" xil_pn:start_ts="1622373495">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_lfsr_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1621992350" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1621992350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621992512" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="1710359781266210913" xil_pn:start_ts="1621992512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621992512" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2485670128295495351" xil_pn:start_ts="1621992512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621992350" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1621992350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621992512" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="6482056589740108323" xil_pn:start_ts="1621992512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621992350" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745411629038" xil_pn:start_ts="1621992350">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1621992512" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2818071022472334291" xil_pn:start_ts="1621992512">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1622368550" xil_pn:in_ck="6337776617904852636" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4976826959591939784" xil_pn:start_ts="1622368543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tb_lfsr.lso"/>
      <outfile xil_pn:name="tb_lfsr.ngc"/>
      <outfile xil_pn:name="tb_lfsr.ngr"/>
      <outfile xil_pn:name="tb_lfsr.prj"/>
      <outfile xil_pn:name="tb_lfsr.stx"/>
      <outfile xil_pn:name="tb_lfsr.syr"/>
      <outfile xil_pn:name="tb_lfsr.xst"/>
      <outfile xil_pn:name="tb_lfsr_beh.prj"/>
      <outfile xil_pn:name="tb_lfsr_stx_beh.prj"/>
      <outfile xil_pn:name="tb_lfsr_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
