// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module multiply_row_col (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        agg_result_colind_address0,
        agg_result_colind_ce0,
        agg_result_colind_we0,
        agg_result_colind_d0,
        agg_result_data_V_address0,
        agg_result_data_V_ce0,
        agg_result_data_V_we0,
        agg_result_data_V_d0,
        row_V_address0,
        row_V_ce0,
        row_V_q0,
        row_V_address1,
        row_V_ce1,
        row_V_q1,
        col_0_V_read,
        col_1_V_read,
        col_2_V_read,
        col_3_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3
);

parameter    ap_ST_fsm_pp0_stage0 = 20'd1;
parameter    ap_ST_fsm_pp0_stage1 = 20'd2;
parameter    ap_ST_fsm_pp0_stage2 = 20'd4;
parameter    ap_ST_fsm_pp0_stage3 = 20'd8;
parameter    ap_ST_fsm_pp0_stage4 = 20'd16;
parameter    ap_ST_fsm_pp0_stage5 = 20'd32;
parameter    ap_ST_fsm_pp0_stage6 = 20'd64;
parameter    ap_ST_fsm_pp0_stage7 = 20'd128;
parameter    ap_ST_fsm_pp0_stage8 = 20'd256;
parameter    ap_ST_fsm_pp0_stage9 = 20'd512;
parameter    ap_ST_fsm_pp0_stage10 = 20'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 20'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 20'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 20'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 20'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 20'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 20'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 20'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 20'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 20'd524288;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [4:0] agg_result_colind_address0;
output   agg_result_colind_ce0;
output   agg_result_colind_we0;
output  [4:0] agg_result_colind_d0;
output  [4:0] agg_result_data_V_address0;
output   agg_result_data_V_ce0;
output   agg_result_data_V_we0;
output  [31:0] agg_result_data_V_d0;
output  [2:0] row_V_address0;
output   row_V_ce0;
input  [31:0] row_V_q0;
output  [2:0] row_V_address1;
output   row_V_ce1;
input  [31:0] row_V_q1;
input  [31:0] col_0_V_read;
input  [31:0] col_1_V_read;
input  [31:0] col_2_V_read;
input  [31:0] col_3_V_read;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[4:0] agg_result_colind_address0;
reg agg_result_colind_ce0;
reg agg_result_colind_we0;
reg[4:0] agg_result_colind_d0;
reg[4:0] agg_result_data_V_address0;
reg agg_result_data_V_ce0;
reg agg_result_data_V_we0;
reg[2:0] row_V_address0;
reg row_V_ce0;
reg[2:0] row_V_address1;
reg row_V_ce1;

(* fsm_encoding = "none" *) reg   [19:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_pp0_stage19_11001;
reg   [2:0] agg_result_rowptr_1_reg_520;
reg   [3:0] agg_result_rowptr_2_reg_573;
reg   [3:0] agg_result_rowptr_3_reg_628;
reg   [4:0] z_idx_2_3_3_reg_671;
wire   [31:0] grp_mult_fu_692_ap_return;
reg   [31:0] reg_698;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state23_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] or_cond_reg_1148;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_pp0_stage3_11001;
reg   [0:0] or_cond7_reg_1180;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_pp0_stage4_11001;
reg   [0:0] or_cond8_reg_1218;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_pp0_stage5_11001;
reg   [0:0] or_cond9_reg_1250;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_pp0_stage6_11001;
reg   [0:0] or_cond1_reg_1271;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_11001;
reg   [0:0] or_cond2_reg_1298;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
reg   [0:0] or_cond3_reg_1312;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
reg   [0:0] or_cond4_reg_1331;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
reg   [0:0] or_cond5_reg_1345;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
reg   [0:0] or_cond6_reg_1359;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
reg   [0:0] or_cond10_reg_1386;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
reg   [0:0] or_cond11_reg_1400;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
reg   [0:0] or_cond12_reg_1414;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
reg   [0:0] or_cond13_reg_1428;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
reg   [0:0] or_cond14_reg_1442;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
reg   [0:0] or_cond15_reg_1466;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_11001;
reg   [0:0] or_cond16_reg_1480;
reg   [0:0] or_cond17_reg_1484;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state21_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] or_cond18_reg_1488;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state22_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [0:0] or_cond19_reg_1492;
reg   [31:0] col_0_V_read_1_reg_1123;
reg   [31:0] row_V_load_reg_1128;
wire   [0:0] tmp_9_fu_703_p2;
reg   [0:0] tmp_9_reg_1133;
wire   [0:0] tmp_s_fu_709_p2;
reg   [0:0] tmp_s_reg_1140;
wire   [0:0] or_cond_fu_715_p2;
reg   [31:0] row_V_load_1_reg_1152;
wire   [1:0] z_idx_2_cast4_fu_721_p1;
wire   [0:0] tmp_9_0_1_fu_725_p2;
reg   [0:0] tmp_9_0_1_reg_1173;
wire   [0:0] or_cond7_fu_730_p2;
wire   [63:0] tmp_1_0_s_fu_735_p1;
reg   [63:0] tmp_1_0_s_reg_1184;
wire   [1:0] z_idx_3_0_1_fu_740_p3;
reg   [31:0] row_V_load_2_reg_1194;
reg   [31:0] row_V_load_3_reg_1200;
wire   [0:0] tmp_9_0_2_fu_748_p2;
reg   [0:0] tmp_9_0_2_reg_1211;
wire   [0:0] or_cond8_fu_753_p2;
wire   [63:0] tmp_1_0_2_fu_758_p1;
reg   [63:0] tmp_1_0_2_reg_1222;
wire   [1:0] z_idx_3_0_2_fu_763_p2;
reg   [31:0] row_V_load_4_reg_1232;
wire   [2:0] z_idx_2_0_2_cast3_fu_769_p1;
wire   [0:0] tmp_9_0_3_fu_773_p2;
reg   [0:0] tmp_9_0_3_reg_1243;
wire   [0:0] or_cond9_fu_778_p2;
wire   [63:0] tmp_1_0_3_fu_783_p1;
reg   [63:0] tmp_1_0_3_reg_1254;
wire   [2:0] z_idx_3_0_3_fu_788_p2;
wire   [0:0] tmp_9_0_4_fu_794_p2;
reg   [0:0] tmp_9_0_4_reg_1264;
wire   [0:0] or_cond1_fu_799_p2;
wire   [63:0] tmp_1_0_4_fu_804_p1;
reg   [63:0] tmp_1_0_4_reg_1275;
wire   [2:0] z_idx_3_0_4_fu_809_p2;
reg   [31:0] col_1_V_read_1_reg_1285;
wire   [0:0] tmp_1_fu_815_p2;
reg   [0:0] tmp_1_reg_1290;
wire   [0:0] or_cond2_fu_821_p2;
wire   [63:0] tmp_1_1_fu_826_p1;
reg   [63:0] tmp_1_1_reg_1302;
wire   [2:0] z_idx_3_1_fu_831_p2;
wire   [0:0] or_cond3_fu_837_p2;
wire   [63:0] tmp_1_1_1_fu_841_p1;
reg   [63:0] tmp_1_1_1_reg_1316;
wire   [2:0] z_idx_3_1_1_fu_846_p2;
wire   [3:0] z_idx_2_1_1_cast2_fu_852_p1;
wire   [0:0] or_cond4_fu_856_p2;
wire   [63:0] tmp_1_1_2_fu_860_p1;
reg   [63:0] tmp_1_1_2_reg_1335;
wire   [3:0] z_idx_3_1_2_fu_865_p2;
wire   [0:0] or_cond5_fu_871_p2;
wire   [63:0] tmp_1_1_3_fu_875_p1;
reg   [63:0] tmp_1_1_3_reg_1349;
wire   [3:0] z_idx_3_1_3_fu_880_p2;
wire   [0:0] or_cond6_fu_886_p2;
wire   [63:0] tmp_1_1_4_fu_890_p1;
reg   [63:0] tmp_1_1_4_reg_1363;
wire   [3:0] z_idx_3_1_4_fu_895_p2;
reg   [31:0] col_2_V_read_1_reg_1373;
wire   [0:0] tmp_2_fu_901_p2;
reg   [0:0] tmp_2_reg_1378;
wire   [0:0] or_cond10_fu_907_p2;
wire   [63:0] tmp_1_2_fu_912_p1;
reg   [63:0] tmp_1_2_reg_1390;
wire   [3:0] z_idx_3_2_fu_917_p2;
wire   [0:0] or_cond11_fu_923_p2;
wire   [63:0] tmp_1_2_1_fu_927_p1;
reg   [63:0] tmp_1_2_1_reg_1404;
wire   [3:0] z_idx_3_2_1_fu_932_p2;
wire   [0:0] or_cond12_fu_938_p2;
wire   [63:0] tmp_1_2_2_fu_942_p1;
reg   [63:0] tmp_1_2_2_reg_1418;
wire   [3:0] z_idx_3_2_2_fu_947_p2;
wire   [0:0] or_cond13_fu_953_p2;
wire   [63:0] tmp_1_2_3_fu_957_p1;
reg   [63:0] tmp_1_2_3_reg_1432;
wire   [3:0] z_idx_3_2_3_fu_962_p2;
wire   [0:0] or_cond14_fu_968_p2;
wire   [63:0] tmp_1_2_4_fu_972_p1;
reg   [63:0] tmp_1_2_4_reg_1446;
wire   [3:0] z_idx_3_2_4_fu_977_p2;
reg   [31:0] col_3_V_read_1_reg_1456;
wire   [4:0] agg_result_rowptr_3_s_fu_983_p1;
wire   [0:0] or_cond15_fu_993_p2;
wire   [63:0] tmp_1_3_fu_998_p1;
reg   [63:0] tmp_1_3_reg_1470;
wire   [4:0] z_idx_3_3_fu_1003_p2;
wire   [0:0] or_cond16_fu_1009_p2;
wire   [0:0] or_cond17_fu_1014_p2;
wire   [0:0] or_cond18_fu_1019_p2;
wire   [0:0] or_cond19_fu_1024_p2;
wire   [63:0] tmp_1_3_1_fu_1029_p1;
reg   [63:0] tmp_1_3_1_reg_1496;
wire   [4:0] z_idx_3_3_1_fu_1034_p2;
wire   [63:0] tmp_1_3_2_fu_1040_p1;
reg   [63:0] tmp_1_3_2_reg_1506;
wire   [4:0] z_idx_3_3_2_fu_1045_p2;
wire   [63:0] tmp_1_3_3_fu_1051_p1;
reg   [63:0] tmp_1_3_3_reg_1516;
wire   [4:0] z_idx_3_3_3_fu_1056_p2;
wire   [63:0] tmp_1_3_4_fu_1062_p1;
reg   [63:0] tmp_1_3_4_reg_1526;
wire   [4:0] z_idx_3_3_4_fu_1067_p2;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage19_subdone;
reg   [31:0] ap_port_reg_col_0_V_read;
reg   [31:0] ap_port_reg_col_1_V_read;
reg   [31:0] ap_port_reg_col_2_V_read;
reg   [31:0] ap_port_reg_col_3_V_read;
wire    grp_mult_fu_692_ap_ready;
reg   [31:0] grp_mult_fu_692_a_V;
reg   [31:0] grp_mult_fu_692_b_V;
reg   [0:0] ap_phi_reg_pp0_iter0_z_idx_2_reg_477;
reg   [1:0] ap_phi_reg_pp0_iter0_z_idx_2_0_1_reg_490;
reg   [1:0] ap_phi_reg_pp0_iter0_z_idx_2_0_2_reg_500;
reg   [2:0] ap_phi_reg_pp0_iter0_z_idx_2_0_3_reg_510;
reg   [2:0] ap_phi_reg_pp0_iter0_agg_result_rowptr_1_reg_520;
reg   [2:0] ap_phi_reg_pp0_iter0_z_idx_2_1_reg_531;
reg   [2:0] ap_phi_reg_pp0_iter0_z_idx_2_1_1_reg_542;
reg   [3:0] ap_phi_reg_pp0_iter0_z_idx_2_1_2_reg_552;
reg   [3:0] ap_phi_reg_pp0_iter0_z_idx_2_1_3_reg_562;
reg   [3:0] ap_phi_reg_pp0_iter0_agg_result_rowptr_2_reg_573;
reg   [3:0] ap_phi_reg_pp0_iter0_z_idx_2_2_reg_584;
reg   [3:0] ap_phi_reg_pp0_iter0_z_idx_2_2_1_reg_595;
reg   [3:0] ap_phi_reg_pp0_iter0_z_idx_2_2_2_reg_606;
reg   [3:0] ap_phi_reg_pp0_iter0_z_idx_2_2_3_reg_617;
reg   [3:0] ap_phi_reg_pp0_iter0_agg_result_rowptr_3_reg_628;
reg   [4:0] ap_phi_reg_pp0_iter0_z_idx_2_3_reg_639;
reg   [4:0] ap_phi_reg_pp0_iter0_z_idx_2_3_1_reg_649;
reg   [4:0] ap_phi_reg_pp0_iter0_z_idx_2_3_2_reg_660;
wire   [4:0] ap_phi_reg_pp0_iter0_z_idx_2_3_3_reg_671;
reg   [4:0] ap_phi_reg_pp0_iter1_z_idx_2_3_3_reg_671;
wire   [4:0] ap_phi_reg_pp0_iter0_agg_result_rowptr_4_reg_682;
reg   [4:0] ap_phi_reg_pp0_iter1_agg_result_rowptr_4_reg_682;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage3;
wire    ap_block_pp0_stage4;
wire    ap_block_pp0_stage5;
wire    ap_block_pp0_stage6;
wire    ap_block_pp0_stage7;
wire    ap_block_pp0_stage8;
wire    ap_block_pp0_stage9;
wire    ap_block_pp0_stage10;
wire    ap_block_pp0_stage11;
wire    ap_block_pp0_stage12;
wire    ap_block_pp0_stage13;
wire    ap_block_pp0_stage14;
wire    ap_block_pp0_stage15;
wire    ap_block_pp0_stage16;
wire    ap_block_pp0_stage17;
wire    ap_block_pp0_stage18;
wire    ap_block_pp0_stage19;
wire    ap_block_pp0_stage1;
wire   [0:0] tmp_3_fu_987_p2;
wire   [31:0] agg_result_rowptr_1_s_fu_1073_p1;
wire   [31:0] agg_result_rowptr_2_s_fu_1077_p1;
wire   [31:0] agg_result_rowptr_3_1_fu_1081_p1;
wire   [31:0] agg_result_rowptr_4_s_fu_1085_p1;
reg   [19:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_enable_pp0;
reg    ap_condition_197;
reg    ap_condition_272;
reg    ap_condition_347;
reg    ap_condition_152;
reg    ap_condition_167;
reg    ap_condition_182;
reg    ap_condition_227;
reg    ap_condition_242;
reg    ap_condition_257;
reg    ap_condition_212;
reg    ap_condition_302;
reg    ap_condition_317;
reg    ap_condition_332;
reg    ap_condition_287;
reg    ap_condition_377;
reg    ap_condition_392;
reg    ap_condition_362;
reg    ap_condition_440;
reg    ap_condition_66;

// power-on initialization
initial begin
#0 ap_CS_fsm = 20'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

mult grp_mult_fu_692(
    .ap_ready(grp_mult_fu_692_ap_ready),
    .a_V(grp_mult_fu_692_a_V),
    .b_V(grp_mult_fu_692_b_V),
    .ap_return(grp_mult_fu_692_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage19_subdone) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_197)) begin
        if ((or_cond1_fu_799_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_agg_result_rowptr_1_reg_520 <= ap_phi_reg_pp0_iter0_z_idx_2_0_3_reg_510;
        end else if ((or_cond1_fu_799_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_agg_result_rowptr_1_reg_520 <= z_idx_3_0_4_fu_809_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_272)) begin
        if ((or_cond6_fu_886_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_agg_result_rowptr_2_reg_573 <= ap_phi_reg_pp0_iter0_z_idx_2_1_3_reg_562;
        end else if ((or_cond6_fu_886_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_agg_result_rowptr_2_reg_573 <= z_idx_3_1_4_fu_895_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_347)) begin
        if ((or_cond14_fu_968_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_agg_result_rowptr_3_reg_628 <= ap_phi_reg_pp0_iter0_z_idx_2_2_3_reg_617;
        end else if ((or_cond14_fu_968_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_agg_result_rowptr_3_reg_628 <= z_idx_3_2_4_fu_977_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_152)) begin
        if ((or_cond7_fu_730_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_0_1_reg_490 <= z_idx_2_cast4_fu_721_p1;
        end else if ((or_cond7_fu_730_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_0_1_reg_490 <= z_idx_3_0_1_fu_740_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_167)) begin
        if ((or_cond8_fu_753_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_0_2_reg_500 <= ap_phi_reg_pp0_iter0_z_idx_2_0_1_reg_490;
        end else if ((or_cond8_fu_753_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_0_2_reg_500 <= z_idx_3_0_2_fu_763_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_182)) begin
        if ((or_cond9_fu_778_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_0_3_reg_510 <= z_idx_2_0_2_cast3_fu_769_p1;
        end else if ((or_cond9_fu_778_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_0_3_reg_510 <= z_idx_3_0_3_fu_788_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_227)) begin
        if ((or_cond3_fu_837_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_1_1_reg_542 <= ap_phi_reg_pp0_iter0_z_idx_2_1_reg_531;
        end else if ((or_cond3_fu_837_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_1_1_reg_542 <= z_idx_3_1_1_fu_846_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_242)) begin
        if ((or_cond4_fu_856_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_1_2_reg_552 <= z_idx_2_1_1_cast2_fu_852_p1;
        end else if ((or_cond4_fu_856_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_1_2_reg_552 <= z_idx_3_1_2_fu_865_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_257)) begin
        if ((or_cond5_fu_871_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_1_3_reg_562 <= ap_phi_reg_pp0_iter0_z_idx_2_1_2_reg_552;
        end else if ((or_cond5_fu_871_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_1_3_reg_562 <= z_idx_3_1_3_fu_880_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_212)) begin
        if ((or_cond2_fu_821_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_1_reg_531 <= ap_phi_reg_pp0_iter0_agg_result_rowptr_1_reg_520;
        end else if ((or_cond2_fu_821_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_1_reg_531 <= z_idx_3_1_fu_831_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if ((or_cond11_fu_923_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_2_1_reg_595 <= ap_phi_reg_pp0_iter0_z_idx_2_2_reg_584;
        end else if ((or_cond11_fu_923_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_2_1_reg_595 <= z_idx_3_2_1_fu_932_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_317)) begin
        if ((or_cond12_fu_938_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_2_2_reg_606 <= ap_phi_reg_pp0_iter0_z_idx_2_2_1_reg_595;
        end else if ((or_cond12_fu_938_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_2_2_reg_606 <= z_idx_3_2_2_fu_947_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_332)) begin
        if ((or_cond13_fu_953_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_2_3_reg_617 <= ap_phi_reg_pp0_iter0_z_idx_2_2_2_reg_606;
        end else if ((or_cond13_fu_953_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_2_3_reg_617 <= z_idx_3_2_3_fu_962_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_287)) begin
        if ((or_cond10_fu_907_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_2_reg_584 <= ap_phi_reg_pp0_iter0_agg_result_rowptr_2_reg_573;
        end else if ((or_cond10_fu_907_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_2_reg_584 <= z_idx_3_2_fu_917_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_377)) begin
        if ((or_cond16_reg_1480 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_3_1_reg_649 <= ap_phi_reg_pp0_iter0_z_idx_2_3_reg_639;
        end else if ((or_cond16_reg_1480 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_3_1_reg_649 <= z_idx_3_3_1_fu_1034_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_392)) begin
        if ((or_cond17_reg_1484 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_3_2_reg_660 <= ap_phi_reg_pp0_iter0_z_idx_2_3_1_reg_649;
        end else if ((or_cond17_reg_1484 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_3_2_reg_660 <= z_idx_3_3_2_fu_1045_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_362)) begin
        if ((or_cond15_fu_993_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_3_reg_639 <= agg_result_rowptr_3_s_fu_983_p1;
        end else if ((or_cond15_fu_993_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_3_reg_639 <= z_idx_3_3_fu_1003_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_440)) begin
        if ((or_cond_fu_715_p2 == 1'd1)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_reg_477 <= 1'd0;
        end else if ((or_cond_fu_715_p2 == 1'd0)) begin
            ap_phi_reg_pp0_iter0_z_idx_2_reg_477 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_cond19_reg_1492 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_agg_result_rowptr_4_reg_682 <= ap_phi_reg_pp0_iter1_z_idx_2_3_3_reg_671;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond19_reg_1492 == 1'd0))) begin
        ap_phi_reg_pp0_iter1_agg_result_rowptr_4_reg_682 <= z_idx_3_3_4_fu_1067_p2;
    end else if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_phi_reg_pp0_iter1_agg_result_rowptr_4_reg_682 <= ap_phi_reg_pp0_iter0_agg_result_rowptr_4_reg_682;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_66)) begin
        if ((or_cond18_reg_1488 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_z_idx_2_3_3_reg_671 <= ap_phi_reg_pp0_iter0_z_idx_2_3_2_reg_660;
        end else if ((or_cond18_reg_1488 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_z_idx_2_3_3_reg_671 <= z_idx_3_3_3_fu_1056_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_z_idx_2_3_3_reg_671 <= ap_phi_reg_pp0_iter0_z_idx_2_3_3_reg_671;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        agg_result_rowptr_1_reg_520 <= ap_phi_reg_pp0_iter0_agg_result_rowptr_1_reg_520;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        agg_result_rowptr_2_reg_573 <= ap_phi_reg_pp0_iter0_agg_result_rowptr_2_reg_573;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        agg_result_rowptr_3_reg_628 <= ap_phi_reg_pp0_iter0_agg_result_rowptr_3_reg_628;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_port_reg_col_0_V_read <= col_0_V_read;
        ap_port_reg_col_1_V_read <= col_1_V_read;
        ap_port_reg_col_2_V_read <= col_2_V_read;
        ap_port_reg_col_3_V_read <= col_3_V_read;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        col_0_V_read_1_reg_1123 <= ap_port_reg_col_0_V_read;
        or_cond_reg_1148 <= or_cond_fu_715_p2;
        tmp_9_reg_1133 <= tmp_9_fu_703_p2;
        tmp_s_reg_1140 <= tmp_s_fu_709_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        col_1_V_read_1_reg_1285 <= ap_port_reg_col_1_V_read;
        or_cond2_reg_1298 <= or_cond2_fu_821_p2;
        tmp_1_reg_1290 <= tmp_1_fu_815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        col_2_V_read_1_reg_1373 <= ap_port_reg_col_2_V_read;
        or_cond10_reg_1386 <= or_cond10_fu_907_p2;
        tmp_2_reg_1378 <= tmp_2_fu_901_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        col_3_V_read_1_reg_1456 <= ap_port_reg_col_3_V_read;
        or_cond15_reg_1466 <= or_cond15_fu_993_p2;
        or_cond16_reg_1480 <= or_cond16_fu_1009_p2;
        or_cond17_reg_1484 <= or_cond17_fu_1014_p2;
        or_cond18_reg_1488 <= or_cond18_fu_1019_p2;
        or_cond19_reg_1492 <= or_cond19_fu_1024_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        or_cond11_reg_1400 <= or_cond11_fu_923_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        or_cond12_reg_1414 <= or_cond12_fu_938_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        or_cond13_reg_1428 <= or_cond13_fu_953_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        or_cond14_reg_1442 <= or_cond14_fu_968_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001))) begin
        or_cond1_reg_1271 <= or_cond1_fu_799_p2;
        tmp_9_0_4_reg_1264 <= tmp_9_0_4_fu_794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        or_cond3_reg_1312 <= or_cond3_fu_837_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        or_cond4_reg_1331 <= or_cond4_fu_856_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        or_cond5_reg_1345 <= or_cond5_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        or_cond6_reg_1359 <= or_cond6_fu_886_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        or_cond7_reg_1180 <= or_cond7_fu_730_p2;
        tmp_9_0_1_reg_1173 <= tmp_9_0_1_fu_725_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        or_cond8_reg_1218 <= or_cond8_fu_753_p2;
        tmp_9_0_2_reg_1211 <= tmp_9_0_2_fu_748_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001))) begin
        or_cond9_reg_1250 <= or_cond9_fu_778_p2;
        tmp_9_0_3_reg_1243 <= tmp_9_0_3_fu_773_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond19_reg_1492 == 1'd0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond17_reg_1484 == 1'd0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond16_reg_1480 == 1'd0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond15_reg_1466 == 1'd0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (or_cond14_reg_1442 == 1'd0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (or_cond13_reg_1428 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (or_cond12_reg_1414 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (or_cond11_reg_1400 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (or_cond10_reg_1386 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (or_cond6_reg_1359 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (or_cond5_reg_1345 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (or_cond4_reg_1331 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (or_cond3_reg_1312 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (or_cond2_reg_1298 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (or_cond1_reg_1271 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (or_cond9_reg_1250 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (or_cond8_reg_1218 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (or_cond7_reg_1180 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_cond_reg_1148 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond18_reg_1488 == 1'd0)))) begin
        reg_698 <= grp_mult_fu_692_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        row_V_load_1_reg_1152 <= row_V_q1;
        row_V_load_reg_1128 <= row_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        row_V_load_2_reg_1194 <= row_V_q0;
        row_V_load_3_reg_1200 <= row_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001))) begin
        row_V_load_4_reg_1232 <= row_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (or_cond8_fu_753_p2 == 1'd0))) begin
        tmp_1_0_2_reg_1222[1 : 0] <= tmp_1_0_2_fu_758_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (or_cond9_fu_778_p2 == 1'd0))) begin
        tmp_1_0_3_reg_1254[1 : 0] <= tmp_1_0_3_fu_783_p1[1 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (or_cond1_fu_799_p2 == 1'd0))) begin
        tmp_1_0_4_reg_1275[2 : 0] <= tmp_1_0_4_fu_804_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (or_cond7_fu_730_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001))) begin
        tmp_1_0_s_reg_1184[0] <= tmp_1_0_s_fu_735_p1[0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7) & (or_cond3_fu_837_p2 == 1'd0))) begin
        tmp_1_1_1_reg_1316[2 : 0] <= tmp_1_1_1_fu_841_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8) & (or_cond4_fu_856_p2 == 1'd0))) begin
        tmp_1_1_2_reg_1335[2 : 0] <= tmp_1_1_2_fu_860_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9) & (or_cond5_fu_871_p2 == 1'd0))) begin
        tmp_1_1_3_reg_1349[3 : 0] <= tmp_1_1_3_fu_875_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10) & (or_cond6_fu_886_p2 == 1'd0))) begin
        tmp_1_1_4_reg_1363[3 : 0] <= tmp_1_1_4_fu_890_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6) & (or_cond2_fu_821_p2 == 1'd0))) begin
        tmp_1_1_reg_1302[2 : 0] <= tmp_1_1_fu_826_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12) & (or_cond11_fu_923_p2 == 1'd0))) begin
        tmp_1_2_1_reg_1404[3 : 0] <= tmp_1_2_1_fu_927_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13) & (or_cond12_fu_938_p2 == 1'd0))) begin
        tmp_1_2_2_reg_1418[3 : 0] <= tmp_1_2_2_fu_942_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14) & (or_cond13_fu_953_p2 == 1'd0))) begin
        tmp_1_2_3_reg_1432[3 : 0] <= tmp_1_2_3_fu_957_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15) & (or_cond14_fu_968_p2 == 1'd0))) begin
        tmp_1_2_4_reg_1446[3 : 0] <= tmp_1_2_4_fu_972_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11) & (or_cond10_fu_907_p2 == 1'd0))) begin
        tmp_1_2_reg_1390[3 : 0] <= tmp_1_2_fu_912_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (or_cond16_reg_1480 == 1'd0))) begin
        tmp_1_3_1_reg_1496[4 : 0] <= tmp_1_3_1_fu_1029_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (or_cond17_reg_1484 == 1'd0))) begin
        tmp_1_3_2_reg_1506[4 : 0] <= tmp_1_3_2_fu_1040_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (or_cond18_reg_1488 == 1'd0))) begin
        tmp_1_3_3_reg_1516[4 : 0] <= tmp_1_3_3_fu_1051_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond19_reg_1492 == 1'd0))) begin
        tmp_1_3_4_reg_1526[4 : 0] <= tmp_1_3_4_fu_1062_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16) & (or_cond15_fu_993_p2 == 1'd0))) begin
        tmp_1_3_reg_1470[3 : 0] <= tmp_1_3_fu_998_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        z_idx_2_3_3_reg_671 <= ap_phi_reg_pp0_iter1_z_idx_2_3_3_reg_671;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        agg_result_colind_address0 = tmp_1_3_4_fu_1062_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        agg_result_colind_address0 = tmp_1_3_3_fu_1051_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        agg_result_colind_address0 = tmp_1_3_2_fu_1040_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        agg_result_colind_address0 = tmp_1_3_1_fu_1029_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        agg_result_colind_address0 = tmp_1_3_fu_998_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        agg_result_colind_address0 = tmp_1_2_4_fu_972_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        agg_result_colind_address0 = tmp_1_2_3_fu_957_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        agg_result_colind_address0 = tmp_1_2_2_fu_942_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        agg_result_colind_address0 = tmp_1_2_1_fu_927_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        agg_result_colind_address0 = tmp_1_2_fu_912_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        agg_result_colind_address0 = tmp_1_1_4_fu_890_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        agg_result_colind_address0 = tmp_1_1_3_fu_875_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        agg_result_colind_address0 = tmp_1_1_2_fu_860_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        agg_result_colind_address0 = tmp_1_1_1_fu_841_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        agg_result_colind_address0 = tmp_1_1_fu_826_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        agg_result_colind_address0 = tmp_1_0_4_fu_804_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        agg_result_colind_address0 = tmp_1_0_3_fu_783_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        agg_result_colind_address0 = tmp_1_0_2_fu_758_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        agg_result_colind_address0 = tmp_1_0_s_fu_735_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        agg_result_colind_address0 = 64'd0;
    end else begin
        agg_result_colind_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        agg_result_colind_ce0 = 1'b1;
    end else begin
        agg_result_colind_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        agg_result_colind_d0 = 5'd4;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        agg_result_colind_d0 = 5'd3;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        agg_result_colind_d0 = 5'd2;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        agg_result_colind_d0 = 5'd1;
    end else if ((((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        agg_result_colind_d0 = 5'd0;
    end else begin
        agg_result_colind_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond18_reg_1488 == 1'd0)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond_fu_715_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond17_reg_1484 == 1'd0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond16_reg_1480 == 1'd0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (or_cond15_fu_993_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (or_cond14_fu_968_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (or_cond13_fu_953_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (or_cond12_fu_938_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (or_cond11_fu_923_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (or_cond10_fu_907_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (or_cond6_fu_886_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (or_cond5_fu_871_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (or_cond4_fu_856_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (or_cond3_fu_837_p2 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (or_cond2_fu_821_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (or_cond1_fu_799_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (or_cond9_fu_778_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (or_cond8_fu_753_p2 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_cond7_fu_730_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond19_reg_1492 == 1'd0)))) begin
        agg_result_colind_we0 = 1'b1;
    end else begin
        agg_result_colind_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        agg_result_data_V_address0 = tmp_1_3_4_reg_1526;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        agg_result_data_V_address0 = tmp_1_3_3_reg_1516;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        agg_result_data_V_address0 = tmp_1_3_2_reg_1506;
    end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        agg_result_data_V_address0 = tmp_1_3_1_reg_1496;
    end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        agg_result_data_V_address0 = tmp_1_3_reg_1470;
    end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        agg_result_data_V_address0 = tmp_1_2_4_reg_1446;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        agg_result_data_V_address0 = tmp_1_2_3_reg_1432;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        agg_result_data_V_address0 = tmp_1_2_2_reg_1418;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        agg_result_data_V_address0 = tmp_1_2_1_reg_1404;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        agg_result_data_V_address0 = tmp_1_2_reg_1390;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        agg_result_data_V_address0 = tmp_1_1_4_reg_1363;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        agg_result_data_V_address0 = tmp_1_1_3_reg_1349;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        agg_result_data_V_address0 = tmp_1_1_2_reg_1335;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        agg_result_data_V_address0 = tmp_1_1_1_reg_1316;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        agg_result_data_V_address0 = tmp_1_1_reg_1302;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        agg_result_data_V_address0 = tmp_1_0_4_reg_1275;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        agg_result_data_V_address0 = tmp_1_0_3_reg_1254;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        agg_result_data_V_address0 = tmp_1_0_2_reg_1222;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        agg_result_data_V_address0 = tmp_1_0_s_reg_1184;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        agg_result_data_V_address0 = 64'd0;
    end else begin
        agg_result_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        agg_result_data_V_ce0 = 1'b1;
    end else begin
        agg_result_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond18_reg_1488 == 1'd0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond16_reg_1480 == 1'd0)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond15_reg_1466 == 1'd0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond14_reg_1442 == 1'd0)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (or_cond13_reg_1428 == 1'd0)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (or_cond12_reg_1414 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (or_cond11_reg_1400 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (or_cond10_reg_1386 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (or_cond6_reg_1359 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (or_cond5_reg_1345 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (or_cond4_reg_1331 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (or_cond3_reg_1312 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (or_cond2_reg_1298 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (or_cond1_reg_1271 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (or_cond9_reg_1250 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001) & (or_cond8_reg_1218 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001) & (or_cond7_reg_1180 == 1'd0)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001) & (or_cond_reg_1148 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond17_reg_1484 == 1'd0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_cond19_reg_1492 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        agg_result_data_V_we0 = 1'b1;
    end else begin
        agg_result_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond19_reg_1492 == 1'd0)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (or_cond14_reg_1442 == 1'd0)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (or_cond6_reg_1359 == 1'd0)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (or_cond1_reg_1271 == 1'd0)))) begin
        grp_mult_fu_692_a_V = row_V_load_4_reg_1232;
    end else if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (or_cond13_reg_1428 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (or_cond5_reg_1345 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (or_cond9_reg_1250 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond18_reg_1488 == 1'd0)))) begin
        grp_mult_fu_692_a_V = row_V_load_3_reg_1200;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond17_reg_1484 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (or_cond12_reg_1414 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (or_cond4_reg_1331 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_cond8_reg_1218 == 1'd0)))) begin
        grp_mult_fu_692_a_V = row_V_load_2_reg_1194;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond16_reg_1480 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (or_cond11_reg_1400 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (or_cond3_reg_1312 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_cond7_reg_1180 == 1'd0)))) begin
        grp_mult_fu_692_a_V = row_V_load_1_reg_1152;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond15_reg_1466 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (or_cond10_reg_1386 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (or_cond2_reg_1298 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_cond_reg_1148 == 1'd0)))) begin
        grp_mult_fu_692_a_V = row_V_load_reg_1128;
    end else begin
        grp_mult_fu_692_a_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_cond19_reg_1492 == 1'd0)) | ((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond17_reg_1484 == 1'd0)) | ((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond16_reg_1480 == 1'd0)) | ((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (or_cond15_reg_1466 == 1'd0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_cond18_reg_1488 == 1'd0)))) begin
        grp_mult_fu_692_b_V = col_3_V_read_1_reg_1456;
    end else if ((((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16) & (or_cond14_reg_1442 == 1'd0)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15) & (or_cond13_reg_1428 == 1'd0)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14) & (or_cond12_reg_1414 == 1'd0)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13) & (or_cond11_reg_1400 == 1'd0)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12) & (or_cond10_reg_1386 == 1'd0)))) begin
        grp_mult_fu_692_b_V = col_2_V_read_1_reg_1373;
    end else if ((((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11) & (or_cond6_reg_1359 == 1'd0)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10) & (or_cond5_reg_1345 == 1'd0)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9) & (or_cond4_reg_1331 == 1'd0)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8) & (or_cond3_reg_1312 == 1'd0)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7) & (or_cond2_reg_1298 == 1'd0)))) begin
        grp_mult_fu_692_b_V = col_1_V_read_1_reg_1285;
    end else if ((((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6) & (or_cond1_reg_1271 == 1'd0)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (or_cond9_reg_1250 == 1'd0)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (or_cond8_reg_1218 == 1'd0)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_cond7_reg_1180 == 1'd0)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_cond_reg_1148 == 1'd0)))) begin
        grp_mult_fu_692_b_V = col_0_V_read_1_reg_1123;
    end else begin
        grp_mult_fu_692_b_V = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            row_V_address0 = 64'd4;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            row_V_address0 = 64'd2;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            row_V_address0 = 64'd0;
        end else begin
            row_V_address0 = 'bx;
        end
    end else begin
        row_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            row_V_address1 = 64'd3;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            row_V_address1 = 64'd1;
        end else begin
            row_V_address1 = 'bx;
        end
    end else begin
        row_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        row_V_ce0 = 1'b1;
    end else begin
        row_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        row_V_ce1 = 1'b1;
    end else begin
        row_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign agg_result_data_V_d0 = reg_698;

assign agg_result_rowptr_1_s_fu_1073_p1 = agg_result_rowptr_1_reg_520;

assign agg_result_rowptr_2_s_fu_1077_p1 = agg_result_rowptr_2_reg_573;

assign agg_result_rowptr_3_1_fu_1081_p1 = agg_result_rowptr_3_reg_628;

assign agg_result_rowptr_3_s_fu_983_p1 = ap_phi_reg_pp0_iter0_agg_result_rowptr_3_reg_628;

assign agg_result_rowptr_4_s_fu_1085_p1 = ap_phi_reg_pp0_iter1_agg_result_rowptr_4_reg_682;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_152 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b0 == ap_block_pp0_stage2_11001));
end

always @ (*) begin
    ap_condition_167 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_block_pp0_stage3_11001));
end

always @ (*) begin
    ap_condition_182 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b0 == ap_block_pp0_stage4_11001));
end

always @ (*) begin
    ap_condition_197 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b0 == ap_block_pp0_stage5_11001));
end

always @ (*) begin
    ap_condition_212 = ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6));
end

always @ (*) begin
    ap_condition_227 = ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7));
end

always @ (*) begin
    ap_condition_242 = ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8));
end

always @ (*) begin
    ap_condition_257 = ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9));
end

always @ (*) begin
    ap_condition_272 = ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10));
end

always @ (*) begin
    ap_condition_287 = ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11));
end

always @ (*) begin
    ap_condition_302 = ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12));
end

always @ (*) begin
    ap_condition_317 = ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13));
end

always @ (*) begin
    ap_condition_332 = ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14));
end

always @ (*) begin
    ap_condition_347 = ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15));
end

always @ (*) begin
    ap_condition_362 = ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16));
end

always @ (*) begin
    ap_condition_377 = ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_392 = ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_440 = ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

always @ (*) begin
    ap_condition_66 = ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_agg_result_rowptr_4_reg_682 = 'bx;

assign ap_phi_reg_pp0_iter0_z_idx_2_3_3_reg_671 = 'bx;

assign ap_return_0 = agg_result_rowptr_1_s_fu_1073_p1;

assign ap_return_1 = agg_result_rowptr_2_s_fu_1077_p1;

assign ap_return_2 = agg_result_rowptr_3_1_fu_1081_p1;

assign ap_return_3 = agg_result_rowptr_4_s_fu_1085_p1;

assign or_cond10_fu_907_p2 = (tmp_9_reg_1133 | tmp_2_fu_901_p2);

assign or_cond11_fu_923_p2 = (tmp_9_0_1_reg_1173 | tmp_2_reg_1378);

assign or_cond12_fu_938_p2 = (tmp_9_0_2_reg_1211 | tmp_2_reg_1378);

assign or_cond13_fu_953_p2 = (tmp_9_0_3_reg_1243 | tmp_2_reg_1378);

assign or_cond14_fu_968_p2 = (tmp_9_0_4_reg_1264 | tmp_2_reg_1378);

assign or_cond15_fu_993_p2 = (tmp_9_reg_1133 | tmp_3_fu_987_p2);

assign or_cond16_fu_1009_p2 = (tmp_9_0_1_reg_1173 | tmp_3_fu_987_p2);

assign or_cond17_fu_1014_p2 = (tmp_9_0_2_reg_1211 | tmp_3_fu_987_p2);

assign or_cond18_fu_1019_p2 = (tmp_9_0_3_reg_1243 | tmp_3_fu_987_p2);

assign or_cond19_fu_1024_p2 = (tmp_9_0_4_reg_1264 | tmp_3_fu_987_p2);

assign or_cond1_fu_799_p2 = (tmp_s_reg_1140 | tmp_9_0_4_fu_794_p2);

assign or_cond2_fu_821_p2 = (tmp_9_reg_1133 | tmp_1_fu_815_p2);

assign or_cond3_fu_837_p2 = (tmp_9_0_1_reg_1173 | tmp_1_reg_1290);

assign or_cond4_fu_856_p2 = (tmp_9_0_2_reg_1211 | tmp_1_reg_1290);

assign or_cond5_fu_871_p2 = (tmp_9_0_3_reg_1243 | tmp_1_reg_1290);

assign or_cond6_fu_886_p2 = (tmp_9_0_4_reg_1264 | tmp_1_reg_1290);

assign or_cond7_fu_730_p2 = (tmp_s_reg_1140 | tmp_9_0_1_fu_725_p2);

assign or_cond8_fu_753_p2 = (tmp_s_reg_1140 | tmp_9_0_2_fu_748_p2);

assign or_cond9_fu_778_p2 = (tmp_s_reg_1140 | tmp_9_0_3_fu_773_p2);

assign or_cond_fu_715_p2 = (tmp_s_fu_709_p2 | tmp_9_fu_703_p2);

assign tmp_1_0_2_fu_758_p1 = ap_phi_reg_pp0_iter0_z_idx_2_0_1_reg_490;

assign tmp_1_0_3_fu_783_p1 = ap_phi_reg_pp0_iter0_z_idx_2_0_2_reg_500;

assign tmp_1_0_4_fu_804_p1 = ap_phi_reg_pp0_iter0_z_idx_2_0_3_reg_510;

assign tmp_1_0_s_fu_735_p1 = ap_phi_reg_pp0_iter0_z_idx_2_reg_477;

assign tmp_1_1_1_fu_841_p1 = ap_phi_reg_pp0_iter0_z_idx_2_1_reg_531;

assign tmp_1_1_2_fu_860_p1 = ap_phi_reg_pp0_iter0_z_idx_2_1_1_reg_542;

assign tmp_1_1_3_fu_875_p1 = ap_phi_reg_pp0_iter0_z_idx_2_1_2_reg_552;

assign tmp_1_1_4_fu_890_p1 = ap_phi_reg_pp0_iter0_z_idx_2_1_3_reg_562;

assign tmp_1_1_fu_826_p1 = ap_phi_reg_pp0_iter0_agg_result_rowptr_1_reg_520;

assign tmp_1_2_1_fu_927_p1 = ap_phi_reg_pp0_iter0_z_idx_2_2_reg_584;

assign tmp_1_2_2_fu_942_p1 = ap_phi_reg_pp0_iter0_z_idx_2_2_1_reg_595;

assign tmp_1_2_3_fu_957_p1 = ap_phi_reg_pp0_iter0_z_idx_2_2_2_reg_606;

assign tmp_1_2_4_fu_972_p1 = ap_phi_reg_pp0_iter0_z_idx_2_2_3_reg_617;

assign tmp_1_2_fu_912_p1 = ap_phi_reg_pp0_iter0_agg_result_rowptr_2_reg_573;

assign tmp_1_3_1_fu_1029_p1 = ap_phi_reg_pp0_iter0_z_idx_2_3_reg_639;

assign tmp_1_3_2_fu_1040_p1 = ap_phi_reg_pp0_iter0_z_idx_2_3_1_reg_649;

assign tmp_1_3_3_fu_1051_p1 = ap_phi_reg_pp0_iter0_z_idx_2_3_2_reg_660;

assign tmp_1_3_4_fu_1062_p1 = ap_phi_reg_pp0_iter1_z_idx_2_3_3_reg_671;

assign tmp_1_3_fu_998_p1 = ap_phi_reg_pp0_iter0_agg_result_rowptr_3_reg_628;

assign tmp_1_fu_815_p2 = ((ap_port_reg_col_1_V_read == 32'd0) ? 1'b1 : 1'b0);

assign tmp_2_fu_901_p2 = ((ap_port_reg_col_2_V_read == 32'd0) ? 1'b1 : 1'b0);

assign tmp_3_fu_987_p2 = ((ap_port_reg_col_3_V_read == 32'd0) ? 1'b1 : 1'b0);

assign tmp_9_0_1_fu_725_p2 = ((row_V_load_1_reg_1152 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_9_0_2_fu_748_p2 = ((row_V_load_2_reg_1194 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_9_0_3_fu_773_p2 = ((row_V_load_3_reg_1200 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_9_0_4_fu_794_p2 = ((row_V_load_4_reg_1232 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_9_fu_703_p2 = ((row_V_q0 == 32'd0) ? 1'b1 : 1'b0);

assign tmp_s_fu_709_p2 = ((ap_port_reg_col_0_V_read == 32'd0) ? 1'b1 : 1'b0);

assign z_idx_2_0_2_cast3_fu_769_p1 = ap_phi_reg_pp0_iter0_z_idx_2_0_2_reg_500;

assign z_idx_2_1_1_cast2_fu_852_p1 = ap_phi_reg_pp0_iter0_z_idx_2_1_1_reg_542;

assign z_idx_2_cast4_fu_721_p1 = ap_phi_reg_pp0_iter0_z_idx_2_reg_477;

assign z_idx_3_0_1_fu_740_p3 = ((ap_phi_reg_pp0_iter0_z_idx_2_reg_477[0:0] === 1'b1) ? 2'd2 : 2'd1);

assign z_idx_3_0_2_fu_763_p2 = (ap_phi_reg_pp0_iter0_z_idx_2_0_1_reg_490 + 2'd1);

assign z_idx_3_0_3_fu_788_p2 = (z_idx_2_0_2_cast3_fu_769_p1 + 3'd1);

assign z_idx_3_0_4_fu_809_p2 = (ap_phi_reg_pp0_iter0_z_idx_2_0_3_reg_510 + 3'd1);

assign z_idx_3_1_1_fu_846_p2 = (ap_phi_reg_pp0_iter0_z_idx_2_1_reg_531 + 3'd1);

assign z_idx_3_1_2_fu_865_p2 = (z_idx_2_1_1_cast2_fu_852_p1 + 4'd1);

assign z_idx_3_1_3_fu_880_p2 = (ap_phi_reg_pp0_iter0_z_idx_2_1_2_reg_552 + 4'd1);

assign z_idx_3_1_4_fu_895_p2 = (ap_phi_reg_pp0_iter0_z_idx_2_1_3_reg_562 + 4'd1);

assign z_idx_3_1_fu_831_p2 = (ap_phi_reg_pp0_iter0_agg_result_rowptr_1_reg_520 + 3'd1);

assign z_idx_3_2_1_fu_932_p2 = (ap_phi_reg_pp0_iter0_z_idx_2_2_reg_584 + 4'd1);

assign z_idx_3_2_2_fu_947_p2 = (ap_phi_reg_pp0_iter0_z_idx_2_2_1_reg_595 + 4'd1);

assign z_idx_3_2_3_fu_962_p2 = (ap_phi_reg_pp0_iter0_z_idx_2_2_2_reg_606 + 4'd1);

assign z_idx_3_2_4_fu_977_p2 = (ap_phi_reg_pp0_iter0_z_idx_2_2_3_reg_617 + 4'd1);

assign z_idx_3_2_fu_917_p2 = (ap_phi_reg_pp0_iter0_agg_result_rowptr_2_reg_573 + 4'd1);

assign z_idx_3_3_1_fu_1034_p2 = (ap_phi_reg_pp0_iter0_z_idx_2_3_reg_639 + 5'd1);

assign z_idx_3_3_2_fu_1045_p2 = (ap_phi_reg_pp0_iter0_z_idx_2_3_1_reg_649 + 5'd1);

assign z_idx_3_3_3_fu_1056_p2 = (ap_phi_reg_pp0_iter0_z_idx_2_3_2_reg_660 + 5'd1);

assign z_idx_3_3_4_fu_1067_p2 = (z_idx_2_3_3_reg_671 + 5'd1);

assign z_idx_3_3_fu_1003_p2 = (agg_result_rowptr_3_s_fu_983_p1 + 5'd1);

always @ (posedge ap_clk) begin
    tmp_1_0_s_reg_1184[63:1] <= 63'b000000000000000000000000000000000000000000000000000000000000000;
    tmp_1_0_2_reg_1222[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    tmp_1_0_3_reg_1254[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    tmp_1_0_4_reg_1275[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    tmp_1_1_reg_1302[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    tmp_1_1_1_reg_1316[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    tmp_1_1_2_reg_1335[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    tmp_1_1_3_reg_1349[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_1_1_4_reg_1363[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_1_2_reg_1390[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_1_2_1_reg_1404[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_1_2_2_reg_1418[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_1_2_3_reg_1432[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_1_2_4_reg_1446[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_1_3_reg_1470[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_1_3_1_reg_1496[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_1_3_2_reg_1506[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_1_3_3_reg_1516[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_1_3_4_reg_1526[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //multiply_row_col
