#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x122f05550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x122f0b330 .scope module, "ALU_tb" "ALU_tb" 3 1;
 .timescale 0 0;
P_0x122f17840 .param/l "ADD" 1 3 10, C4<000>;
P_0x122f17880 .param/l "AND" 1 3 13, C4<111>;
P_0x122f178c0 .param/l "OR" 1 3 12, C4<110>;
P_0x122f17900 .param/l "SET_LESS" 1 3 16, C4<010>;
P_0x122f17940 .param/l "SET_LESS_UNSIGNED" 1 3 17, C4<011>;
P_0x122f17980 .param/l "SHIFT_LEFT" 1 3 14, C4<001>;
P_0x122f179c0 .param/l "SHIFT_RIGHT" 1 3 15, C4<101>;
P_0x122f17a00 .param/l "XOR" 1 3 11, C4<100>;
v0x122f278f0_0 .var "in_data1", 31 0;
v0x122f279a0_0 .var "in_data2", 31 0;
v0x122f27a50_0 .var "in_select", 2 0;
v0x122f27b20_0 .net "out_data", 31 0, v0x122f277e0_0;  1 drivers
S_0x122f0b4a0 .scope module, "DUT" "ALU" 3 20, 4 1 0, S_0x122f0b330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_data1";
    .port_info 1 /INPUT 32 "in_data2";
    .port_info 2 /INPUT 3 "in_select";
    .port_info 3 /OUTPUT 32 "out_data";
P_0x122f17a40 .param/l "ADD" 1 4 9, C4<000>;
P_0x122f17a80 .param/l "AND" 1 4 12, C4<111>;
P_0x122f17ac0 .param/l "OR" 1 4 11, C4<110>;
P_0x122f17b00 .param/l "SET_LESS" 1 4 15, C4<010>;
P_0x122f17b40 .param/l "SET_LESS_UNSIGNED" 1 4 16, C4<011>;
P_0x122f17b80 .param/l "SHIFT_LEFT" 1 4 13, C4<001>;
P_0x122f17bc0 .param/l "SHIFT_RIGHT" 1 4 14, C4<101>;
P_0x122f17c00 .param/l "XOR" 1 4 10, C4<100>;
v0x122f056c0_0 .net "in_data1", 31 0, v0x122f278f0_0;  1 drivers
v0x122f27670_0 .net "in_data2", 31 0, v0x122f279a0_0;  1 drivers
v0x122f27720_0 .net "in_select", 2 0, v0x122f27a50_0;  1 drivers
v0x122f277e0_0 .var "out_data", 31 0;
E_0x122f0c620 .event anyedge, v0x122f27720_0, v0x122f056c0_0, v0x122f27670_0;
    .scope S_0x122f0b4a0;
T_0 ;
    %wait E_0x122f0c620;
    %load/vec4 v0x122f27720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x122f277e0_0, 0, 32;
    %jmp T_0.9;
T_0.0 ;
    %load/vec4 v0x122f056c0_0;
    %load/vec4 v0x122f27670_0;
    %add;
    %store/vec4 v0x122f277e0_0, 0, 32;
    %jmp T_0.9;
T_0.1 ;
    %load/vec4 v0x122f056c0_0;
    %load/vec4 v0x122f27670_0;
    %xor;
    %store/vec4 v0x122f277e0_0, 0, 32;
    %jmp T_0.9;
T_0.2 ;
    %load/vec4 v0x122f056c0_0;
    %load/vec4 v0x122f27670_0;
    %or;
    %store/vec4 v0x122f277e0_0, 0, 32;
    %jmp T_0.9;
T_0.3 ;
    %load/vec4 v0x122f056c0_0;
    %load/vec4 v0x122f27670_0;
    %and;
    %store/vec4 v0x122f277e0_0, 0, 32;
    %jmp T_0.9;
T_0.4 ;
    %load/vec4 v0x122f056c0_0;
    %ix/getv 4, v0x122f27670_0;
    %shiftl 4;
    %store/vec4 v0x122f277e0_0, 0, 32;
    %jmp T_0.9;
T_0.5 ;
    %load/vec4 v0x122f056c0_0;
    %ix/getv 4, v0x122f27670_0;
    %shiftr 4;
    %store/vec4 v0x122f277e0_0, 0, 32;
    %jmp T_0.9;
T_0.6 ;
    %load/vec4 v0x122f056c0_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x122f056c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x122f27670_0;
    %parti/s 1, 31, 6;
    %inv;
    %load/vec4 v0x122f27670_0;
    %concat/vec4; draw_concat_vec4
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x122f277e0_0, 0, 32;
    %jmp T_0.9;
T_0.7 ;
    %load/vec4 v0x122f056c0_0;
    %load/vec4 v0x122f27670_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x122f277e0_0, 0, 32;
    %jmp T_0.9;
T_0.9 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x122f0b330;
T_1 ;
    %delay 200, 0;
    %vpi_call/w 3 28 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x122f0b330;
T_2 ;
    %vpi_call/w 3 32 "$dumpfile", "ALU.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x122f0b330 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x122f0b330;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x122f278f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x122f279a0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x122f27a50_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x122f278f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x122f279a0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x122f27a50_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x122f278f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x122f279a0_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x122f27a50_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x122f278f0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x122f279a0_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x122f27a50_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x122f278f0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x122f279a0_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x122f27a50_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x122f278f0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x122f279a0_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x122f27a50_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 17, 0, 32;
    %store/vec4 v0x122f278f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x122f279a0_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x122f27a50_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0x122f278f0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x122f279a0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x122f27a50_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x122f278f0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x122f279a0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x122f27a50_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0x122f278f0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x122f279a0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x122f27a50_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x122f278f0_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x122f279a0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x122f27a50_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x122f278f0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x122f279a0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x122f27a50_0, 0, 3;
    %delay 10, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "ALU_tb.v";
    "ALU.v";
