

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               a89ae6a2f6217ce426980a959c61b9bf  /home/pli11/Desktop/re_test/megakv/search/run
Extracting PTX file and ptxas options    1: run.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/megakv/search/run
self exe links to: /home/pli11/Desktop/re_test/megakv/search/run
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/megakv/search/run
Running md5sum using "md5sum /home/pli11/Desktop/re_test/megakv/search/run "
self exe links to: /home/pli11/Desktop/re_test/megakv/search/run
Extracting specific PTX file named run.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hash_searchP7selem_sPjP8bucket_sii : hostFun 0x0x40277b, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing run.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11kernel_l2wbv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z15kernel_l2wb_pctv'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z11hash_searchP7selem_sPjP8bucket_sii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file run.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from run.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z11hash_searchP7selem_sPjP8bucket_sii' : regs=12, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z15kernel_l2wb_pctv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z11kernel_l2wbv' : regs=8, lmem=0, smem=0, cmem=352
GPGPU-Sim PTX: Kernel '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii' : regs=12, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z16hash_search_nvmoP7selem_sPjP8bucket_sii' : regs=12, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z16hash_search_nvmbP7selem_sPjP8bucket_sii' : regs=16, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: __cudaRegisterFunction _Z15kernel_l2wb_pctv : hostFun 0x0x402611, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z11kernel_l2wbv : hostFun 0x0x402517, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_search_nvmuP7selem_sPjP8bucket_sii : hostFun 0x0x4023ee, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_search_nvmoP7selem_sPjP8bucket_sii : hostFun 0x0x402255, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z16hash_search_nvmbP7selem_sPjP8bucket_sii : hostFun 0x0x4020bc, fat_cubin_handle = 1
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 2 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim API:       1 :  stream operation memcpy device-to-host
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy host-to-device
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe146c8578..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe146c8570..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffe146c8568..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe146c8564..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffe146c8560..

GPGPU-Sim PTX: cudaLaunch for 0x0x4023ee (mode=performance simulation) on stream 1
GPGPU-Sim PTX: finding reconvergence points for '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: Finding dominators for '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: Finding postdominators for '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'...
GPGPU-Sim PTX: reconvergence points for _Z16hash_search_nvmuP7selem_sPjP8bucket_sii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x498 (run.1.sm_70.ptx:246) @%p1 bra BB2_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (run.1.sm_70.ptx:341) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x520 (run.1.sm_70.ptx:266) @%p2 bra BB2_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a8 (run.1.sm_70.ptx:294) setp.eq.s32%p3, %r47, %r46;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x618 (run.1.sm_70.ptx:308) @%p5 bra BB2_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a0 (run.1.sm_70.ptx:336) add.s32 %r45, %r45, %r44;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6b0 (run.1.sm_70.ptx:338) @%p6 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (run.1.sm_70.ptx:341) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16hash_search_nvmuP7selem_sPjP8bucket_sii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'.
GPGPU-Sim PTX: pushing kernel '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii' to stream 1, gridDim= (8,1,1) blockDim = (1024,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z16hash_search_nvmuP7selem_sPjP8bucket_sii'
Destroy streams for kernel 1: size 0
kernel_name = _Z16hash_search_nvmuP7selem_sPjP8bucket_sii 
kernel_launch_uid = 1 
gpu_sim_cycle = 532806
gpu_sim_insn = 19374080
gpu_ipc =      36.3624
gpu_tot_sim_cycle = 532806
gpu_tot_sim_insn = 19374080
gpu_tot_ipc =      36.3624
gpu_tot_issued_cta = 8
gpu_occupancy = 49.5848% 
gpu_tot_occupancy = 49.5848% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.7690
partiton_level_parallism_total  =       4.7690
partiton_level_parallism_util =       4.8645
partiton_level_parallism_util_total  =       4.8645
L2_BW  =     172.7528 GB/Sec
L2_BW_total  =     172.7528 GB/Sec
gpu_total_sim_rate=16774

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 55296, Miss = 52542, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 55296, Miss = 52652, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 55296, Miss = 52614, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 55296, Miss = 52450, Miss_rate = 0.949, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 55296, Miss = 52504, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 55296, Miss = 52641, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 55296, Miss = 52664, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 55296, Miss = 52504, Miss_rate = 0.950, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 442368
	L1D_total_cache_misses = 420571
	L1D_total_cache_miss_rate = 0.9507
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.005
	L1D_cache_fill_port_util = 0.090
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 287531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 100272
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 409600
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 32768

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 4175, 
gpgpu_n_tot_thrd_icount = 34201600
gpgpu_n_tot_w_icount = 1068800
gpgpu_n_stall_shd_mem = 2310144
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 378272
gpgpu_n_mem_write_global = 2162688
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3407872
gpgpu_n_store_insn = 393216
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 40960
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 245760
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2064384
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2332848	W0_Idle:116183	W0_Scoreboard:13202317	W1:0	W2:0	W3:0	W4:524288	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544512
single_issue_nums: WS0:267200	WS1:267200	WS2:267200	WS3:267200	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3026176 {8:378272,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18350080 {8:2129920,40:32768,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15130880 {40:378272,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 17301504 {8:2162688,}
maxmflatency = 1433 
max_icnt2mem_latency = 35 
maxmrqlatency = 237 
max_icnt2sh_latency = 611 
averagemflatency = 764 
avg_icnt2mem_latency = 5 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 31 
mrq_lat_table:228845 	48686 	1963 	2333 	5077 	4785 	532 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	144478 	30521 	2349011 	16950 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1916896 	210371 	2653 	411029 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	341809 	289203 	463581 	657212 	498522 	189705 	83421 	17310 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	8 	1046 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         8         8         8         6         7         6         8         7         8         8         9         6         6         6 
dram[1]:         4         4         8         5         7         8         8         8        11        10        11         9         7         7         8         6 
dram[2]:         4         4         8         8         8         8         8         8        10        13         7         7        10         8        10         6 
dram[3]:         4         4         6         4         4         8         4         4         9         9         8         7         5         5         7         4 
dram[4]:         4         4         4         8         8         8         5         9         8         8         8         9         8         7         8         6 
dram[5]:         4         4         6         5         5         6         7         8         6         8         6         7         5         7         8         6 
dram[6]:         4         4         5         4         6         5         6         8        10         7         8         5        10         6         7         6 
dram[7]:         4         4         4         5         6         8         6         7         9         9         8         8         7         9        10         6 
dram[8]:         4         4         7         5         6         7         6         8         8         8         6         9         8         5         5         6 
dram[9]:         4         4         8         7         7         8         7         8         8         9         9        10         9         8         4         6 
dram[10]:         3         4         8         5         8         5         5         5         5         9         9         7        10        10         7         8 
dram[11]:         4         4         7         8         6         6         7         7         7        12         9         7         9         9         7         9 
dram[12]:         4         4         4         4         6         7         6         5         9         9         7         8         9         4         6         7 
dram[13]:         4         4         5         7         5         6         7         6        10         7         9        11         8         7         6         7 
dram[14]:         4         4         8         7         7         8         6         8        10         8         8         9         7         9         7         8 
dram[15]:         4         4         6         6         8         6         5         5        10        10         6         8         5         8         8         5 
dram[16]:         4         4         6         8         7         7         8         7         7         8         9         7         9         8         7         8 
dram[17]:         4         4         7         8         8         6         8         8        10        11         7         8         5         5         6         6 
dram[18]:         4         4         7         4         6         8         7         6         9        10         6         6         6         5         8         6 
dram[19]:         4         8         4         5         5         5         5         4         8         8         7         7         7         5        10         9 
dram[20]:         4         4         6         7         8         5         7         7         8         8         9         6        11         8         6        15 
dram[21]:         2         4         6         8         8         7         7         6         8         6         9         6         6         8         5         9 
dram[22]:         4         4         4         8         7         7         8        13         7         8         9         7         7         7         7        10 
dram[23]:         4         4         7         8         5         4         7         8         8         8         6        10         8         8         6         7 
dram[24]:         5         4         4         5         5         5         5         5         6         7         7         7         4         4         6         4 
dram[25]:         4         4         7         8         6         8         7         6         7         8         9         9         6         7         8         8 
dram[26]:         4         4         8         7         8         8         7         8        12         7         8         8         9         6         5         7 
dram[27]:         4         4         4         7         8         8         8         9         7         9        10         7         8         9         8         7 
dram[28]:         4         4         8         7         8         8         8         7         8        10         8         9         7         8         6         7 
dram[29]:         4         4         7         8         8         8         8         6         9         8         8         8         7         8         6         5 
dram[30]:         4         4         8         8         8         8         8         8        10         9         8         8         9         7         7         8 
dram[31]:         4         4         8         5         7         7         8         8         9         7         8         8         6         8         8        11 
maximum service time to same row:
dram[0]:     14145     13837     13094     12861     14809     11295     20738     11316     13518     18805     13242     14388      9414      9926     12668     13142 
dram[1]:     11606     14411     10548     11035     14546      8543     12365     10886     10938     11512     12921     10676     11480     12335     18024     12181 
dram[2]:     19754     18520     15422     12890     18046     11782     19000     13840     16490     19176     13992     12055     13323     15823     13754     12076 
dram[3]:     14723     17000     13262     15420     11685     13326     16863     11966     11806     20649     16576      9265     10708     10605     13298     10315 
dram[4]:     10551     18800     12675     11814     14497     11104      9698     16932     13559     11776      9795      8787     22517     13719     11598      8607 
dram[5]:     14657      9879     10253      9005     13375     19669     15166     15570     14716      9595     12326     16317     10295     10509     17859     11312 
dram[6]:     11573     13908     15992     11994      9116     11978     14119     11859     11705     12304      9726     11735     15366     14153     10534     13141 
dram[7]:     14193     13540     18274     12538     11806     13601     14471     29189     13477      9349     12587     13483     19207      8329     10987     13231 
dram[8]:     15724     11271     10917     10275     13076     16064     12283     11150      7911     11054     11689     13460     18757     13158     12846     11415 
dram[9]:     11450      9328     13219      9389     10196     14280     14620     16805     16394     14418     13057     11120      8649      9821      8808     12785 
dram[10]:     14202     13928     22022     13324     17228     11911     12668     22429     13503     11974     11286     15478     15421     15534     13914     12111 
dram[11]:     11802      9554     11868     13323     10260     17015     18164     18089     17725     14454     10909     11673     13993     12193     11701     16008 
dram[12]:     11044     17766     13454     12680     10936      9459     12817     18983     11049     21227     12427     13362     17004     19832     10279     11176 
dram[13]:     13324     11748     18630     13228     11403     10401     15452     12662     12814     12023     10350     13037     13612     12859     15478      8971 
dram[14]:     16242      9100     11475     13334     10659     10076     13946      9709     16047     15298     14909     12993     12583      9333      8790     12626 
dram[15]:     14290     21432     14646     12476     12682     16990     12454     11422     13214     15213      9625     12244     12642     10702     11086     13622 
dram[16]:     16394     14223     10842     11126     16850     14656      9984     15531     13622     11471      9005     11632     13153     15370     12326     14363 
dram[17]:     16830     10634     15905     11690     17120     16265     13227     11027      9261     14954      9507     14123     14245     13194     11449     13006 
dram[18]:     11742      9501     11364     16606     10830     10477     23094     20756     11525     10095     12305     24755     12961     10464     23438     16925 
dram[19]:     19746      9995     18802     13224     10857     14770     13160     16703     17049      9297     12818     13263     10679      9218     17866      9505 
dram[20]:     12119     11917     11134     16083     10649     16640     13275     22158     13027     14395     12135     11620     16000     10279     11328     21970 
dram[21]:     14566     14248     14357     16821     13504     11574     10947     14122      9692     13374     10319      9328     16133     13201     12484     11813 
dram[22]:     12656     19264     14066     15278     10802     14875     12475     17739     15129     13897     17295      9470     10592     10067     12258     13962 
dram[23]:     15383     20646      8604     14245     13250     16141     12070     17325     14113      9922     18455     11263     11440     11689     18256     10223 
dram[24]:     18250      9500     13770     12531      9222     12338     18470     10242     11682     11332     12290     19994     10473     13143     15068     10096 
dram[25]:     16940     13387      8759     19358     15588     13268     13519     16234      9392     11714     10364     12179     13248     21196     15801     14755 
dram[26]:     13971     14504     10596     19665     16416     12342     13888     11120     15332     15025     20118     11874     13321     13282     18595     10614 
dram[27]:     16623     14467     12408     11621     12151     19084     15868     19394     11544     18240     21943     11741     12099     28364     14820     14788 
dram[28]:     10328     12035     19921     12880     15077     14435     13711     11035     12272     14092     14798     12713     16719     15398     11989     12049 
dram[29]:     14334     10805     14347     12255     11650     15780     21847     11463     16351     12660     15359      9378     13677     16487     16921     14033 
dram[30]:     11276     16137     16598     27954     25612     14294     13654     13753     12900     11984      9954     13659     13484     10208     16638     13062 
dram[31]:     13676     13314     13510     10582     15495     17597      8858     11556     13676     10296     13694     12155     11402      9844     14034     12746 
average row accesses per activate:
dram[0]:  1.223744  1.284946  1.323601  1.303167  1.416216  1.251534  1.344111  1.232704  1.301282  1.309302  1.337580  1.335749  1.331313  1.299127  1.319712  1.264887 
dram[1]:  1.220044  1.229665  1.447447  1.326683  1.309013  1.293878  1.394256  1.353774  1.317391  1.342657  1.328639  1.306346  1.260956  1.373464  1.305046  1.296053 
dram[2]:  1.255696  1.285319  1.295238  1.306977  1.390887  1.321586  1.316239  1.340659  1.304545  1.313817  1.259184  1.293362  1.341232  1.307143  1.298283  1.290541 
dram[3]:  1.320856  1.292818  1.243243  1.280193  1.264000  1.326316  1.330296  1.295964  1.317391  1.268132  1.387755  1.234951  1.270510  1.355721  1.259259  1.327982 
dram[4]:  1.361702  1.225806  1.251163  1.307125  1.322196  1.304740  1.283019  1.289100  1.287640  1.305310  1.331887  1.259117  1.305046  1.244576  1.283644  1.271739 
dram[5]:  1.295567  1.312169  1.252101  1.302211  1.323944  1.238477  1.327189  1.368421  1.297052  1.281574  1.268750  1.254144  1.280182  1.223553  1.308190  1.243750 
dram[6]:  1.275000  1.271739  1.317708  1.267241  1.277344  1.347480  1.280335  1.319149  1.380463  1.282051  1.300640  1.261506  1.322997  1.247485  1.318290  1.277890 
dram[7]:  1.287599  1.266667  1.240664  1.238683  1.262525  1.270876  1.334884  1.354839  1.346341  1.358911  1.261663  1.354839  1.377660  1.285992  1.370192  1.287671 
dram[8]:  1.236842  1.251142  1.363881  1.234927  1.279503  1.280397  1.235174  1.418667  1.327586  1.319058  1.288382  1.294931  1.302752  1.330357  1.307175  1.306220 
dram[9]:  1.264198  1.283019  1.401760  1.230469  1.303279  1.385749  1.361257  1.341837  1.371359  1.355353  1.298319  1.278132  1.399491  1.333333  1.303226  1.224074 
dram[10]:  1.192913  1.360434  1.308511  1.250526  1.413265  1.301370  1.288210  1.304933  1.274262  1.361858  1.339806  1.284519  1.370927  1.346062  1.318605  1.288684 
dram[11]:  1.243363  1.230769  1.437500  1.271949  1.324201  1.277652  1.364078  1.322275  1.300459  1.332569  1.298643  1.318182  1.347518  1.318681  1.295858  1.300459 
dram[12]:  1.285000  1.327586  1.296758  1.238512  1.271071  1.294624  1.331808  1.275109  1.290323  1.315451  1.262195  1.324937  1.362500  1.287703  1.352941  1.352657 
dram[13]:  1.310160  1.252900  1.333333  1.357895  1.308036  1.312639  1.330337  1.341067  1.335601  1.332547  1.307054  1.326754  1.496855  1.330296  1.325521  1.337237 
dram[14]:  1.271820  1.270642  1.270531  1.281690  1.288503  1.294382  1.273786  1.280514  1.395408  1.274633  1.306867  1.279412  1.267442  1.286325  1.323529  1.276134 
dram[15]:  1.237020  1.268421  1.259804  1.261468  1.260504  1.277056  1.205374  1.223709  1.309795  1.330233  1.249049  1.391960  1.234234  1.304950  1.305310  1.250923 
dram[16]:  1.274112  1.264000  1.266504  1.276405  1.304348  1.312500  1.390374  1.390836  1.268041  1.277895  1.273101  1.363636  1.302174  1.326034  1.259414  1.347150 
dram[17]:  1.233333  1.258145  1.282609  1.290909  1.302540  1.346633  1.299335  1.345882  1.303609  1.316456  1.266932  1.368293  1.268908  1.238189  1.277083  1.309406 
dram[18]:  1.254321  1.241706  1.288462  1.335294  1.262327  1.287305  1.317536  1.307190  1.275728  1.293307  1.274841  1.302966  1.260960  1.323877  1.346247  1.303167 
dram[19]:  1.269231  1.260090  1.229787  1.278912  1.254438  1.285714  1.271150  1.328671  1.312896  1.321199  1.234714  1.276210  1.226531  1.252918  1.355721  1.262156 
dram[20]:  1.235556  1.363095  1.216535  1.250597  1.305361  1.319635  1.312360  1.298165  1.303097  1.303901  1.271949  1.245098  1.306167  1.348449  1.271930  1.269777 
dram[21]:  1.226852  1.316092  1.276191  1.308235  1.348039  1.300847  1.263374  1.353488  1.282787  1.318565  1.323077  1.296066  1.301703  1.345133  1.211650  1.317352 
dram[22]:  1.286822  1.258537  1.291080  1.367232  1.274510  1.256410  1.289079  1.297539  1.339196  1.416000  1.320611  1.281780  1.241935  1.309524  1.311927  1.362530 
dram[23]:  1.248705  1.228070  1.276786  1.333333  1.276074  1.286996  1.234216  1.371728  1.387654  1.359813  1.320611  1.321199  1.240705  1.361386  1.316754  1.359606 
dram[24]:  1.347181  1.364902  1.210300  1.315789  1.219697  1.247444  1.254005  1.293556  1.337408  1.285149  1.300459  1.311594  1.261506  1.289655  1.315000  1.196296 
dram[25]:  1.248619  1.226966  1.257642  1.376405  1.276507  1.344578  1.387534  1.322115  1.329114  1.329140  1.387909  1.331050  1.230189  1.329949  1.351544  1.281059 
dram[26]:  1.243781  1.309973  1.286713  1.280576  1.327059  1.331719  1.328205  1.343511  1.313253  1.314050  1.335697  1.312057  1.343358  1.315246  1.362069  1.258189 
dram[27]:  1.281013  1.307087  1.318182  1.365239  1.311927  1.274336  1.309824  1.349727  1.330508  1.259635  1.377660  1.296774  1.303571  1.324455  1.263858  1.282851 
dram[28]:  1.230088  1.193396  1.358824  1.304348  1.285714  1.278027  1.303529  1.271150  1.293850  1.348148  1.282353  1.295503  1.297117  1.257669  1.257607  1.323944 
dram[29]:  1.248227  1.211382  1.335065  1.310502  1.267782  1.310345  1.328704  1.317495  1.303653  1.332553  1.232104  1.302376  1.295652  1.273731  1.260394  1.296066 
dram[30]:  1.353261  1.267045  1.307527  1.267974  1.296524  1.283582  1.323591  1.341122  1.350000  1.300830  1.320166  1.298507  1.346253  1.321348  1.362319  1.412869 
dram[31]:  1.299735  1.333333  1.311721  1.223762  1.267368  1.314159  1.292111  1.417526  1.293103  1.303393  1.295597  1.346154  1.324826  1.354120  1.299335  1.402235 
average row locality = 292270/224962 = 1.299197
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       536       478       544       576       524       612       582       588       522       476       544       470       576       518       482       550 
dram[1]:       560       514       482       532       610       634       534       574       518       488       482       512       558       486       502       522 
dram[2]:       496       464       544       562       580       600       616       610       486       468       526       512       486       472       530       506 
dram[3]:       494       468       552       530       632       504       584       578       516       488       460       548       492       470       512       508 
dram[4]:       512       532       538       532       554       578       612       544       492       510       532       572       490       552       552       520 
dram[5]:       526       496       596       530       564       618       576       468       488       536       528       596       486       538       536       528 
dram[6]:       510       468       506       588       654       508       612       558       452       518       530       522       434       542       488       562 
dram[7]:       488       494       598       602       630       624       574       504       464       464       538       506       444       586       502       498 
dram[8]:       470       548       506       594       618       516       604       532       528       532       534       476       490       522       514       480 
dram[9]:       512       544       478       630       636       564       520       526       476       508       532       514       470       510       540       592 
dram[10]:       606       502       492       594       554       570       590       582       514       466       466       526       464       486       500       492 
dram[11]:       562       576       460       594       580       566       562       558       478       490       486       520       492       520       582       498 
dram[12]:       514       462       520       566       558       602       582       584       554       524       538       444       468       482       462       492 
dram[13]:       490       540       508       516       586       592       592       578       498       474       544       518       402       508       442       504 
dram[14]:       510       554       526       546       594       576       656       598       448       514       520       522       572       524       556       576 
dram[15]:       548       482       514       550       600       590       628       640       478       482       568       466       604       578       518       610 
dram[16]:       502       474       518       568       600       546       520       516       534       522       528       454       524       470       530       446 
dram[17]:       518       502       472       568       564       540       586       572       532       540       552       480       528       554       548       464 
dram[18]:       508       524       536       454       640       578       556       600       572       568       514       530       530       490       486       506 
dram[19]:       462       562       578       564       636       558       586       570       532       534       542       550       524       572       468       524 
dram[20]:       556       458       618       524       560       578       584       566       508       554       508       548       516       492       516       560 
dram[21]:       530       458       536       556       550       614       614       582       544       544       512       538       460       534       558       508 
dram[22]:       498       516       550       484       650       588       602       580       448       444       434       520       544       528       502       492 
dram[23]:       482       490       572       516       624       574       606       524       472       496       436       530       560       478       438       484 
dram[24]:       454       490       564       500       644       610       548       542       462       562       478       460       526       490       460       578 
dram[25]:       452       546       576       490       614       558       512       550       540       542       464       494       582       446       500       562 
dram[26]:       500       486       552       534       564       550       518       528       554       538       480       466       462       434       484       584 
dram[27]:       506       498       580       542       572       576       520       494       532       528       432       516       582       472       500       510 
dram[28]:       556       506       462       540       558       570       554       586       482       456       570       520       512       540       552       496 
dram[29]:       528       596       514       574       606       570       574       610       486       484       484       516       520       504       508       556 
dram[30]:       498       446       608       582       634       602       634       574       452       534       548       520       444       518       490       454 
dram[31]:       490       404       526       618       602       594       606       550       504       556       534       510       494       536       516       430 
total dram reads = 271876
bank skew: 656/402 = 1.63
chip skew: 8856/8234 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0       272       260       273       247       211       213       175       180 
dram[1]:         0         0         0         0         0         0         0         0       253       245       269       255       245       238       213       203 
dram[2]:         0         0         0         0         0         0         0         0       219       239       241       229       224       209       197       198 
dram[3]:         0         0         0         0         0         0         0         0       255       228       249       247       219       223       218       213 
dram[4]:         0         0         0         0         0         0         0         0       273       260       280       262       230       230       203       191 
dram[5]:         0         0         0         0         0         0         0         0       252       269       267       254       227       217       180       176 
dram[6]:         0         0         0         0         0         0         0         0       260       253       275       280       223       223       197       202 
dram[7]:         0         0         0         0         0         0         0         0       274       276       251       250       232       221       205       193 
dram[8]:         0         0         0         0         0         0         0         0       269       265       248       226       236       228       194       192 
dram[9]:         0         0         0         0         0         0         0         0       244       252       258       266       224       210       199       208 
dram[10]:         0         0         0         0         0         0         0         0       243       237       232       218       190       190       179       178 
dram[11]:         0         0         0         0         0         0         0         0       227       230       251       240       208       210       203       213 
dram[12]:         0         0         0         0         0         0         0         0       260       255       233       238       206       193       178       180 
dram[13]:         0         0         0         0         0         0         0         0       263       259       251       248       225       212       180       189 
dram[14]:         0         0         0         0         0         0         0         0       232       241       225       234       211       198       196       184 
dram[15]:         0         0         0         0         0         0         0         0       232       244       251       252       194       189       181       184 
dram[16]:         0         0         0         0         0         0         0         0       270       259       264       253       234       229       211       197 
dram[17]:         0         0         0         0         0         0         0         0       261       264       253       246       238       227       193       194 
dram[18]:         0         0         0         0         0         0         0         0       262       264       255       247       234       231       208       195 
dram[19]:         0         0         0         0         0         0         0         0       279       257       268       242       224       227       174       178 
dram[20]:         0         0         0         0         0         0         0         0       264       271       248       237       234       224       196       214 
dram[21]:         0         0         0         0         0         0         0         0       261       277       235       241       238       232       202       202 
dram[22]:         0         0         0         0         0         0         0         0       248       259       229       235       222       215       196       204 
dram[23]:         0         0         0         0         0         0         0         0       259       268       238       231       201       200       177       174 
dram[24]:         0         0         0         0         0         0         0         0       247       263       240       245       212       211       204       194 
dram[25]:         0         0         0         0         0         0         0         0       257       267       230       231       195       230       219       186 
dram[26]:         0         0         0         0         0         0         0         0       251       235       263       253       237       207       204       201 
dram[27]:         0         0         0         0         0         0         0         0       232       246       237       233       217       214       205       191 
dram[28]:         0         0         0         0         0         0         0         0       236       246       254       256       225       243       207       201 
dram[29]:         0         0         0         0         0         0         0         0       254       260       258       262       249       239       201       202 
dram[30]:         0         0         0         0         0         0         0         0       227       231       250       254       227       225       190       211 
dram[31]:         0         0         0         0         0         0         0         0       231       231       262       243       222       212       214       222 
total dram writes = 58704
min_bank_accesses = 0!
chip skew: 1929/1667 = 1.16
average mf latency per bank:
dram[0]:      49743     55778       951       970       942       939       943       955       657       653       660       670       723       708       743       752
dram[1]:      47745     51965       987       994       946       946       947       935       676       677       651       669       687       678       705       727
dram[2]:      53876     57778       948       962       951       944       937       949       696       692       693       698       696       718       741       739
dram[3]:      53891     56790       975       962       943       956       930       937       674       695       659       690       698       682       705       704
dram[4]:      51995     50086       975       964       937       949       943       954       646       662       657       680       686       708       719       736
dram[5]:      50562     53455       957       960       944       943       933       943       661       663       667       692       681       710       753       752
dram[6]:      52139     56458       952       945       932       941       944       934       642       664       662       645       679       703       716       719
dram[7]:      54404     53666       955       961       936       942       940       949       640       635       679       672       662       716       703       721
dram[8]:      57040     48507       990       971       952       956       949       941       659       661       689       676       684       680       739       711
dram[9]:      52049     49111       987       963       945       952       936       958       663       673       674       662       687       714       727       735
dram[10]:      44226     53205       969       967       943       950       947       948       678       669       676       716       718       730       745       743
dram[11]:      47785     46751       970       954       942       943       944       956       705       705       678       695       721       733       745       708
dram[12]:      51944     57668       975       974       948       952       949       947       679       675       697       656       707       725       727       733
dram[13]:      54583     49336       990       957       949       942       948       933       665       659       684       674       659       692       727       731
dram[14]:      52623     48405       975       958       943       941       944       943       694       711       708       698       733       730       745       749
dram[15]:      49126     55511       995       965       947       942       941       935       700       689       699       656       764       758       748       768
dram[16]:      53335     55964       975       972       952       950       952       955       672       668       680       644       696       687       731       700
dram[17]:      51438     52830       986       960       951       942       953       954       668       672       690       656       690       706       736       710
dram[18]:      52470     50786       970       982       937       938       957       940       685       674       671       691       696       680       713       726
dram[19]:      57712     47427       956       962       937       943       933       940       663       681       677       696       705       711       754       743
dram[20]:      48079     58003       963       965       949       947       953       940       665       666       678       704       695       691       720       712
dram[21]:      50382     58010       968       964       954       944       938       943       674       658       695       696       670       697       733       713
dram[22]:      53525     51486       972       975       946       942       941       936       658       640       666       682       704       704       730       714
dram[23]:      55423     54141       967       976       946       940       943       931       664       657       671       689       738       707       730       738
dram[24]:      58864     54194       971       988       949       949       964       947       665       676       677       658       718       704       704       737
dram[25]:      59084     48753       971       969       955       949       960       946       674       663       689       688       738       668       703       744
dram[26]:      53569     54795       983       967       953       949       957       939       698       700       658       661       681       694       715       733
dram[27]:      53061     53662       969       952       949       956       959       955       706       695       674       704       728       698       716       733
dram[28]:      48266     52486       970       966       951       934       958       944       676       662       687       663       694       676       725       710
dram[29]:      50713     44824       965       969       937       939       943       940       660       660       670       665       681       681       725       729
dram[30]:      53740     59756       952       968       943       939       941       943       681       705       697       679       678       709       738       702
dram[31]:      54514     65657       975       957       941       945       936       943       702       718       675       684       695       718       712       669
maximum mf latency per bank:
dram[0]:       1154      1175      1066      1148      1143      1140      1103      1136      1145      1165      1179      1081      1142      1187      1093      1182
dram[1]:       1170      1262      1151      1138      1160      1086      1126      1301      1193      1117      1137      1202      1160      1308      1153      1259
dram[2]:       1284      1274      1160      1168      1211      1272      1132      1262      1177      1273      1250      1279      1197      1311      1198      1262
dram[3]:       1180      1208      1212      1012      1147      1189      1030      1215      1071      1182      1160      1207      1083      1081      1194      1221
dram[4]:       1112      1239      1116      1192      1158      1217      1109      1183      1157      1066      1033      1142      1003      1235       995      1047
dram[5]:       1146      1073      1171      1045      1142       995      1147      1023       976      1033      1147      1043      1162      1031      1088      1023
dram[6]:       1088      1023      1078      1038      1092      1010      1051      1032      1028      1032      1075      1045      1024      1019      1070       988
dram[7]:       1105      1072      1007      1109      1109      1076      1034      1063      1091      1099      1046      1108      1049      1041      1051      1070
dram[8]:       1282      1134      1181      1104      1211      1058      1195      1157      1333      1092      1171      1149      1187      1055      1127      1164
dram[9]:       1199      1280      1046      1293      1155      1259      1164      1100      1185      1301      1203      1048      1195      1064      1120      1226
dram[10]:       1276      1192      1342      1197      1131      1106      1088      1212      1113      1152      1226      1061      1167      1196      1181      1246
dram[11]:       1298      1281      1123      1180      1299      1221      1228      1270      1298      1232      1240      1151      1333      1207      1123      1261
dram[12]:       1280      1101      1092      1116      1285      1131      1266      1112      1267      1150      1236      1143      1057      1123      1077      1114
dram[13]:       1221      1162      1263      1028      1278      1090      1082      1069      1282      1108      1190      1095      1274      1215      1133      1099
dram[14]:       1353      1239      1282      1182      1337      1118      1360      1135      1361      1215      1322      1184      1227      1182      1145      1270
dram[15]:       1166      1290      1185      1259      1212      1149      1210      1153      1208      1229      1142      1227      1198      1083      1201      1208
dram[16]:       1270      1188      1091      1157      1121      1123      1067      1093      1244      1151      1125      1072      1069      1109      1211      1082
dram[17]:       1180      1121      1146      1109      1043      1110      1036      1112      1089      1068      1169      1072      1106      1108      1074      1079
dram[18]:       1197      1312      1112      1148      1192      1294      1136      1307      1193      1155      1123      1174      1177      1357      1131      1313
dram[19]:       1164      1089      1072      1045      1178      1075      1164      1095      1154      1007      1222      1140      1074      1082      1004      1063
dram[20]:       1137      1235      1087      1029      1097      1195      1061      1089      1137      1089      1089      1290      1179      1189      1169      1265
dram[21]:       1254      1207      1098      1145      1179      1190      1120      1191      1103      1138      1063      1150      1110      1150      1073       986
dram[22]:       1217      1162      1071      1130      1218      1031      1155      1036      1122       983      1120      1075      1192      1016      1107      1154
dram[23]:       1283      1179      1171      1067      1158      1221      1160      1018      1085      1086      1259      1004      1090      1035      1298      1244
dram[24]:       1328      1195      1171      1141      1164      1151      1293      1136      1242      1142      1293      1178      1329      1100      1183      1122
dram[25]:       1208      1376      1262      1433      1169      1363      1093      1352      1167      1126      1191      1140      1188      1234      1081      1248
dram[26]:       1283      1316      1114      1117      1177      1182      1118      1084      1179      1287      1384      1250      1162      1124      1206      1265
dram[27]:       1344      1338      1295      1266      1181      1235      1155      1226      1260      1285      1259      1300      1247      1285      1268      1165
dram[28]:       1372      1119      1264      1146      1274      1138      1192      1077      1283      1077      1150      1067      1270      1110      1145      1085
dram[29]:       1205      1260      1100      1323      1114      1246      1163      1119      1175      1200      1131      1199      1105      1262      1176      1152
dram[30]:       1233      1244      1235      1126      1152      1220      1104      1209      1157      1133      1144      1210      1129      1215      1149      1098
dram[31]:       1265      1172      1163      1102      1247      1138      1213      1118      1216      1117      1237      1160      1104      1135      1251      1193
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=375980 n_act=7071 n_pre=7055 n_ref_event=0 n_req=9214 n_rd=8578 n_rd_L2_A=0 n_write=0 n_wr_bk=1831 bw_util=0.02602
n_activity=234033 dram_eff=0.04448
bk0: 536a 389068i bk1: 478a 390673i bk2: 544a 389516i bk3: 576a 388742i bk4: 524a 390561i bk5: 612a 387481i bk6: 582a 389055i bk7: 588a 387938i bk8: 522a 387709i bk9: 476a 388494i bk10: 544a 387629i bk11: 470a 388966i bk12: 576a 387076i bk13: 518a 388072i bk14: 482a 389005i bk15: 550a 387216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.232581
Row_Buffer_Locality_read = 0.211005
Row_Buffer_Locality_write = 0.523585
Bank_Level_Parallism = 1.349630
Bank_Level_Parallism_Col = 1.174794
Bank_Level_Parallism_Ready = 1.014218
write_to_read_ratio_blp_rw_average = 0.078629
GrpLevelPara = 1.134827 

BW Util details:
bwutil = 0.026018 
total_CMD = 400075 
util_bw = 10409 
Wasted_Col = 72333 
Wasted_Row = 60418 
Idle = 256915 

BW Util Bottlenecks: 
RCDc_limit = 78469 
RCDWRc_limit = 2633 
WTRc_limit = 1581 
RTWc_limit = 2136 
CCDLc_limit = 2041 
rwq = 0 
CCDLc_limit_alone = 1848 
WTRc_limit_alone = 1430 
RTWc_limit_alone = 2094 

Commands details: 
total_CMD = 400075 
n_nop = 375980 
Read = 8578 
Write = 0 
L2_Alloc = 0 
L2_WB = 1831 
n_act = 7071 
n_pre = 7055 
n_ref = 0 
n_req = 9214 
total_req = 10409 

Dual Bus Interface Util: 
issued_total_row = 14126 
issued_total_col = 10409 
Row_Bus_Util =  0.035308 
CoL_Bus_Util = 0.026018 
Either_Row_CoL_Bus_Util = 0.060226 
Issued_on_Two_Bus_Simul_Util = 0.001100 
issued_two_Eff = 0.018261 
queue_avg = 0.022341 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0223408
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376204 n_act=6947 n_pre=6931 n_ref_event=0 n_req=9137 n_rd=8508 n_rd_L2_A=0 n_write=0 n_wr_bk=1921 bw_util=0.02607
n_activity=228786 dram_eff=0.04558
bk0: 560a 388179i bk1: 514a 389430i bk2: 482a 391610i bk3: 532a 389823i bk4: 610a 388169i bk5: 634a 387657i bk6: 534a 390265i bk7: 574a 389004i bk8: 518a 387764i bk9: 488a 388641i bk10: 482a 388588i bk11: 512a 387956i bk12: 558a 386768i bk13: 486a 389286i bk14: 502a 388706i bk15: 522a 388141i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.239685
Row_Buffer_Locality_read = 0.217677
Row_Buffer_Locality_write = 0.537361
Bank_Level_Parallism = 1.361101
Bank_Level_Parallism_Col = 1.178663
Bank_Level_Parallism_Ready = 1.012753
write_to_read_ratio_blp_rw_average = 0.083695
GrpLevelPara = 1.137753 

BW Util details:
bwutil = 0.026068 
total_CMD = 400075 
util_bw = 10429 
Wasted_Col = 70907 
Wasted_Row = 58514 
Idle = 260225 

BW Util Bottlenecks: 
RCDc_limit = 77102 
RCDWRc_limit = 2536 
WTRc_limit = 1333 
RTWc_limit = 2098 
CCDLc_limit = 2067 
rwq = 0 
CCDLc_limit_alone = 1941 
WTRc_limit_alone = 1251 
RTWc_limit_alone = 2054 

Commands details: 
total_CMD = 400075 
n_nop = 376204 
Read = 8508 
Write = 0 
L2_Alloc = 0 
L2_WB = 1921 
n_act = 6947 
n_pre = 6931 
n_ref = 0 
n_req = 9137 
total_req = 10429 

Dual Bus Interface Util: 
issued_total_row = 13878 
issued_total_col = 10429 
Row_Bus_Util =  0.034688 
CoL_Bus_Util = 0.026068 
Either_Row_CoL_Bus_Util = 0.059666 
Issued_on_Two_Bus_Simul_Util = 0.001090 
issued_two_Eff = 0.018265 
queue_avg = 0.025525 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0255252
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376337 n_act=6976 n_pre=6960 n_ref_event=0 n_req=9121 n_rd=8458 n_rd_L2_A=0 n_write=0 n_wr_bk=1756 bw_util=0.02553
n_activity=230242 dram_eff=0.04436
bk0: 496a 390009i bk1: 464a 390881i bk2: 544a 389426i bk3: 562a 389027i bk4: 580a 389509i bk5: 600a 388439i bk6: 616a 388011i bk7: 610a 388456i bk8: 486a 388552i bk9: 468a 388692i bk10: 526a 386995i bk11: 512a 387583i bk12: 486a 389119i bk13: 472a 388998i bk14: 530a 387970i bk15: 506a 388501i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.235172
Row_Buffer_Locality_read = 0.209269
Row_Buffer_Locality_write = 0.565611
Bank_Level_Parallism = 1.360792
Bank_Level_Parallism_Col = 1.182909
Bank_Level_Parallism_Ready = 1.011847
write_to_read_ratio_blp_rw_average = 0.077354
GrpLevelPara = 1.142189 

BW Util details:
bwutil = 0.025530 
total_CMD = 400075 
util_bw = 10214 
Wasted_Col = 70829 
Wasted_Row = 58694 
Idle = 260338 

BW Util Bottlenecks: 
RCDc_limit = 77445 
RCDWRc_limit = 2515 
WTRc_limit = 1471 
RTWc_limit = 2182 
CCDLc_limit = 1897 
rwq = 0 
CCDLc_limit_alone = 1727 
WTRc_limit_alone = 1343 
RTWc_limit_alone = 2140 

Commands details: 
total_CMD = 400075 
n_nop = 376337 
Read = 8458 
Write = 0 
L2_Alloc = 0 
L2_WB = 1756 
n_act = 6976 
n_pre = 6960 
n_ref = 0 
n_req = 9121 
total_req = 10214 

Dual Bus Interface Util: 
issued_total_row = 13936 
issued_total_col = 10214 
Row_Bus_Util =  0.034833 
CoL_Bus_Util = 0.025530 
Either_Row_CoL_Bus_Util = 0.059334 
Issued_on_Two_Bus_Simul_Util = 0.001030 
issued_two_Eff = 0.017356 
queue_avg = 0.021064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0210636
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376481 n_act=6929 n_pre=6913 n_ref_event=0 n_req=8980 n_rd=8336 n_rd_L2_A=0 n_write=0 n_wr_bk=1852 bw_util=0.02547
n_activity=229066 dram_eff=0.04448
bk0: 494a 390547i bk1: 468a 390885i bk2: 552a 388733i bk3: 530a 389566i bk4: 632a 387188i bk5: 504a 390399i bk6: 584a 388693i bk7: 578a 388861i bk8: 516a 387922i bk9: 488a 388092i bk10: 460a 389579i bk11: 548a 386639i bk12: 492a 388174i bk13: 470a 389446i bk14: 512a 388007i bk15: 508a 388645i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228396
Row_Buffer_Locality_read = 0.210413
Row_Buffer_Locality_write = 0.461180
Bank_Level_Parallism = 1.353036
Bank_Level_Parallism_Col = 1.176791
Bank_Level_Parallism_Ready = 1.015803
write_to_read_ratio_blp_rw_average = 0.085311
GrpLevelPara = 1.135402 

BW Util details:
bwutil = 0.025465 
total_CMD = 400075 
util_bw = 10188 
Wasted_Col = 70670 
Wasted_Row = 58683 
Idle = 260534 

BW Util Bottlenecks: 
RCDc_limit = 76250 
RCDWRc_limit = 3003 
WTRc_limit = 1449 
RTWc_limit = 2300 
CCDLc_limit = 1969 
rwq = 0 
CCDLc_limit_alone = 1811 
WTRc_limit_alone = 1342 
RTWc_limit_alone = 2249 

Commands details: 
total_CMD = 400075 
n_nop = 376481 
Read = 8336 
Write = 0 
L2_Alloc = 0 
L2_WB = 1852 
n_act = 6929 
n_pre = 6913 
n_ref = 0 
n_req = 8980 
total_req = 10188 

Dual Bus Interface Util: 
issued_total_row = 13842 
issued_total_col = 10188 
Row_Bus_Util =  0.034599 
CoL_Bus_Util = 0.025465 
Either_Row_CoL_Bus_Util = 0.058974 
Issued_on_Two_Bus_Simul_Util = 0.001090 
issued_two_Eff = 0.018479 
queue_avg = 0.019636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0196363
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=375658 n_act=7173 n_pre=7157 n_ref_event=0 n_req=9240 n_rd=8622 n_rd_L2_A=0 n_write=0 n_wr_bk=1929 bw_util=0.02637
n_activity=235345 dram_eff=0.04483
bk0: 512a 390451i bk1: 532a 388987i bk2: 538a 389178i bk3: 532a 389475i bk4: 554a 389455i bk5: 578a 388629i bk6: 612a 387904i bk7: 544a 389307i bk8: 492a 388280i bk9: 510a 388008i bk10: 532a 387703i bk11: 572a 386421i bk12: 490a 388566i bk13: 552a 386525i bk14: 552a 387207i bk15: 520a 388075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223701
Row_Buffer_Locality_read = 0.204013
Row_Buffer_Locality_write = 0.498382
Bank_Level_Parallism = 1.364287
Bank_Level_Parallism_Col = 1.177166
Bank_Level_Parallism_Ready = 1.010805
write_to_read_ratio_blp_rw_average = 0.080385
GrpLevelPara = 1.137772 

BW Util details:
bwutil = 0.026373 
total_CMD = 400075 
util_bw = 10551 
Wasted_Col = 73217 
Wasted_Row = 60094 
Idle = 256213 

BW Util Bottlenecks: 
RCDc_limit = 79419 
RCDWRc_limit = 2698 
WTRc_limit = 1708 
RTWc_limit = 2089 
CCDLc_limit = 2120 
rwq = 0 
CCDLc_limit_alone = 1935 
WTRc_limit_alone = 1559 
RTWc_limit_alone = 2053 

Commands details: 
total_CMD = 400075 
n_nop = 375658 
Read = 8622 
Write = 0 
L2_Alloc = 0 
L2_WB = 1929 
n_act = 7173 
n_pre = 7157 
n_ref = 0 
n_req = 9240 
total_req = 10551 

Dual Bus Interface Util: 
issued_total_row = 14330 
issued_total_col = 10551 
Row_Bus_Util =  0.035818 
CoL_Bus_Util = 0.026373 
Either_Row_CoL_Bus_Util = 0.061031 
Issued_on_Two_Bus_Simul_Util = 0.001160 
issued_two_Eff = 0.019003 
queue_avg = 0.023303 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0233031
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=375638 n_act=7199 n_pre=7183 n_ref_event=0 n_req=9234 n_rd=8610 n_rd_L2_A=0 n_write=0 n_wr_bk=1842 bw_util=0.02613
n_activity=235775 dram_eff=0.04433
bk0: 526a 389765i bk1: 496a 390459i bk2: 596a 388072i bk3: 530a 389813i bk4: 564a 389226i bk5: 618a 387338i bk6: 576a 389032i bk7: 468a 391525i bk8: 488a 388445i bk9: 536a 387226i bk10: 528a 387042i bk11: 596a 385591i bk12: 486a 388567i bk13: 538a 387022i bk14: 536a 387970i bk15: 528a 387484i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.220381
Row_Buffer_Locality_read = 0.206272
Row_Buffer_Locality_write = 0.415064
Bank_Level_Parallism = 1.356163
Bank_Level_Parallism_Col = 1.174111
Bank_Level_Parallism_Ready = 1.011290
write_to_read_ratio_blp_rw_average = 0.084915
GrpLevelPara = 1.138729 

BW Util details:
bwutil = 0.026125 
total_CMD = 400075 
util_bw = 10452 
Wasted_Col = 73367 
Wasted_Row = 60601 
Idle = 255655 

BW Util Bottlenecks: 
RCDc_limit = 79262 
RCDWRc_limit = 3191 
WTRc_limit = 1347 
RTWc_limit = 2245 
CCDLc_limit = 1886 
rwq = 0 
CCDLc_limit_alone = 1762 
WTRc_limit_alone = 1264 
RTWc_limit_alone = 2204 

Commands details: 
total_CMD = 400075 
n_nop = 375638 
Read = 8610 
Write = 0 
L2_Alloc = 0 
L2_WB = 1842 
n_act = 7199 
n_pre = 7183 
n_ref = 0 
n_req = 9234 
total_req = 10452 

Dual Bus Interface Util: 
issued_total_row = 14382 
issued_total_col = 10452 
Row_Bus_Util =  0.035948 
CoL_Bus_Util = 0.026125 
Either_Row_CoL_Bus_Util = 0.061081 
Issued_on_Two_Bus_Simul_Util = 0.000992 
issued_two_Eff = 0.016246 
queue_avg = 0.020399 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0203987
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376157 n_act=7008 n_pre=6992 n_ref_event=0 n_req=9071 n_rd=8452 n_rd_L2_A=0 n_write=0 n_wr_bk=1913 bw_util=0.02591
n_activity=233742 dram_eff=0.04434
bk0: 510a 389983i bk1: 468a 390765i bk2: 506a 390342i bk3: 588a 388207i bk4: 654a 387199i bk5: 508a 390529i bk6: 612a 387741i bk7: 558a 389278i bk8: 452a 389582i bk9: 518a 387547i bk10: 530a 387666i bk11: 522a 387648i bk12: 434a 389801i bk13: 542a 386805i bk14: 488a 389031i bk15: 562a 387207i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.227428
Row_Buffer_Locality_read = 0.210246
Row_Buffer_Locality_write = 0.462036
Bank_Level_Parallism = 1.345482
Bank_Level_Parallism_Col = 1.173534
Bank_Level_Parallism_Ready = 1.012060
write_to_read_ratio_blp_rw_average = 0.084425
GrpLevelPara = 1.134677 

BW Util details:
bwutil = 0.025908 
total_CMD = 400075 
util_bw = 10365 
Wasted_Col = 71584 
Wasted_Row = 59963 
Idle = 258163 

BW Util Bottlenecks: 
RCDc_limit = 77264 
RCDWRc_limit = 2900 
WTRc_limit = 1338 
RTWc_limit = 2116 
CCDLc_limit = 2019 
rwq = 0 
CCDLc_limit_alone = 1886 
WTRc_limit_alone = 1241 
RTWc_limit_alone = 2080 

Commands details: 
total_CMD = 400075 
n_nop = 376157 
Read = 8452 
Write = 0 
L2_Alloc = 0 
L2_WB = 1913 
n_act = 7008 
n_pre = 6992 
n_ref = 0 
n_req = 9071 
total_req = 10365 

Dual Bus Interface Util: 
issued_total_row = 14000 
issued_total_col = 10365 
Row_Bus_Util =  0.034993 
CoL_Bus_Util = 0.025908 
Either_Row_CoL_Bus_Util = 0.059784 
Issued_on_Two_Bus_Simul_Util = 0.001117 
issued_two_Eff = 0.018689 
queue_avg = 0.021079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0210785
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376076 n_act=7014 n_pre=6998 n_ref_event=0 n_req=9138 n_rd=8516 n_rd_L2_A=0 n_write=0 n_wr_bk=1902 bw_util=0.02604
n_activity=232612 dram_eff=0.04479
bk0: 488a 390347i bk1: 494a 390109i bk2: 598a 387883i bk3: 602a 387623i bk4: 630a 387345i bk5: 624a 387400i bk6: 574a 389152i bk7: 504a 390662i bk8: 464a 389244i bk9: 464a 389326i bk10: 538a 386935i bk11: 506a 388482i bk12: 444a 390185i bk13: 586a 386643i bk14: 502a 389109i bk15: 498a 388706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.232436
Row_Buffer_Locality_read = 0.211132
Row_Buffer_Locality_write = 0.524116
Bank_Level_Parallism = 1.349190
Bank_Level_Parallism_Col = 1.174858
Bank_Level_Parallism_Ready = 1.015550
write_to_read_ratio_blp_rw_average = 0.079278
GrpLevelPara = 1.136780 

BW Util details:
bwutil = 0.026040 
total_CMD = 400075 
util_bw = 10418 
Wasted_Col = 71818 
Wasted_Row = 59469 
Idle = 258370 

BW Util Bottlenecks: 
RCDc_limit = 77874 
RCDWRc_limit = 2589 
WTRc_limit = 1533 
RTWc_limit = 2012 
CCDLc_limit = 2056 
rwq = 0 
CCDLc_limit_alone = 1874 
WTRc_limit_alone = 1392 
RTWc_limit_alone = 1971 

Commands details: 
total_CMD = 400075 
n_nop = 376076 
Read = 8516 
Write = 0 
L2_Alloc = 0 
L2_WB = 1902 
n_act = 7014 
n_pre = 6998 
n_ref = 0 
n_req = 9138 
total_req = 10418 

Dual Bus Interface Util: 
issued_total_row = 14012 
issued_total_col = 10418 
Row_Bus_Util =  0.035023 
CoL_Bus_Util = 0.026040 
Either_Row_CoL_Bus_Util = 0.059986 
Issued_on_Two_Bus_Simul_Util = 0.001077 
issued_two_Eff = 0.017959 
queue_avg = 0.018507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0185065
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376203 n_act=7015 n_pre=6999 n_ref_event=0 n_req=9096 n_rd=8464 n_rd_L2_A=0 n_write=0 n_wr_bk=1858 bw_util=0.0258
n_activity=231712 dram_eff=0.04455
bk0: 470a 390260i bk1: 548a 388867i bk2: 506a 390797i bk3: 594a 387721i bk4: 618a 387559i bk5: 516a 389817i bk6: 604a 387391i bk7: 532a 390580i bk8: 528a 387706i bk9: 532a 387814i bk10: 534a 387452i bk11: 476a 388540i bk12: 490a 388596i bk13: 522a 388069i bk14: 514a 388370i bk15: 480a 389039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.228782
Row_Buffer_Locality_read = 0.208885
Row_Buffer_Locality_write = 0.495253
Bank_Level_Parallism = 1.357296
Bank_Level_Parallism_Col = 1.177989
Bank_Level_Parallism_Ready = 1.015016
write_to_read_ratio_blp_rw_average = 0.083297
GrpLevelPara = 1.135252 

BW Util details:
bwutil = 0.025800 
total_CMD = 400075 
util_bw = 10322 
Wasted_Col = 71648 
Wasted_Row = 59280 
Idle = 258825 

BW Util Bottlenecks: 
RCDc_limit = 77497 
RCDWRc_limit = 2775 
WTRc_limit = 1676 
RTWc_limit = 2347 
CCDLc_limit = 2097 
rwq = 0 
CCDLc_limit_alone = 1902 
WTRc_limit_alone = 1520 
RTWc_limit_alone = 2308 

Commands details: 
total_CMD = 400075 
n_nop = 376203 
Read = 8464 
Write = 0 
L2_Alloc = 0 
L2_WB = 1858 
n_act = 7015 
n_pre = 6999 
n_ref = 0 
n_req = 9096 
total_req = 10322 

Dual Bus Interface Util: 
issued_total_row = 14014 
issued_total_col = 10322 
Row_Bus_Util =  0.035028 
CoL_Bus_Util = 0.025800 
Either_Row_CoL_Bus_Util = 0.059669 
Issued_on_Two_Bus_Simul_Util = 0.001160 
issued_two_Eff = 0.019437 
queue_avg = 0.024795 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0247954
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376177 n_act=6988 n_pre=6972 n_ref_event=0 n_req=9195 n_rd=8552 n_rd_L2_A=0 n_write=0 n_wr_bk=1861 bw_util=0.02603
n_activity=231192 dram_eff=0.04504
bk0: 512a 389760i bk1: 544a 389147i bk2: 478a 391594i bk3: 630a 386975i bk4: 636a 387510i bk5: 564a 389747i bk6: 520a 390420i bk7: 526a 390099i bk8: 476a 389076i bk9: 508a 388476i bk10: 532a 387535i bk11: 514a 387482i bk12: 470a 389741i bk13: 510a 388417i bk14: 540a 387870i bk15: 592a 385995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.240022
Row_Buffer_Locality_read = 0.217493
Row_Buffer_Locality_write = 0.539658
Bank_Level_Parallism = 1.353259
Bank_Level_Parallism_Col = 1.177720
Bank_Level_Parallism_Ready = 1.016038
write_to_read_ratio_blp_rw_average = 0.079092
GrpLevelPara = 1.138312 

BW Util details:
bwutil = 0.026028 
total_CMD = 400075 
util_bw = 10413 
Wasted_Col = 71376 
Wasted_Row = 59020 
Idle = 259266 

BW Util Bottlenecks: 
RCDc_limit = 77487 
RCDWRc_limit = 2567 
WTRc_limit = 1548 
RTWc_limit = 2228 
CCDLc_limit = 2025 
rwq = 0 
CCDLc_limit_alone = 1873 
WTRc_limit_alone = 1440 
RTWc_limit_alone = 2184 

Commands details: 
total_CMD = 400075 
n_nop = 376177 
Read = 8552 
Write = 0 
L2_Alloc = 0 
L2_WB = 1861 
n_act = 6988 
n_pre = 6972 
n_ref = 0 
n_req = 9195 
total_req = 10413 

Dual Bus Interface Util: 
issued_total_row = 13960 
issued_total_col = 10413 
Row_Bus_Util =  0.034893 
CoL_Bus_Util = 0.026028 
Either_Row_CoL_Bus_Util = 0.059734 
Issued_on_Two_Bus_Simul_Util = 0.001187 
issued_two_Eff = 0.019876 
queue_avg = 0.021676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0216759
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376607 n_act=6916 n_pre=6900 n_ref_event=0 n_req=9053 n_rd=8404 n_rd_L2_A=0 n_write=0 n_wr_bk=1667 bw_util=0.02517
n_activity=232211 dram_eff=0.04337
bk0: 606a 387152i bk1: 502a 390761i bk2: 492a 390609i bk3: 594a 387986i bk4: 554a 390014i bk5: 570a 388894i bk6: 590a 388306i bk7: 582a 388726i bk8: 514a 387446i bk9: 466a 389191i bk10: 466a 389242i bk11: 526a 387652i bk12: 464a 389546i bk13: 486a 389180i bk14: 500a 388688i bk15: 492a 388791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.236054
Row_Buffer_Locality_read = 0.212399
Row_Buffer_Locality_write = 0.542373
Bank_Level_Parallism = 1.333671
Bank_Level_Parallism_Col = 1.166847
Bank_Level_Parallism_Ready = 1.012908
write_to_read_ratio_blp_rw_average = 0.075436
GrpLevelPara = 1.128066 

BW Util details:
bwutil = 0.025173 
total_CMD = 400075 
util_bw = 10071 
Wasted_Col = 71004 
Wasted_Row = 59941 
Idle = 259059 

BW Util Bottlenecks: 
RCDc_limit = 76778 
RCDWRc_limit = 2598 
WTRc_limit = 1299 
RTWc_limit = 1886 
CCDLc_limit = 1818 
rwq = 0 
CCDLc_limit_alone = 1687 
WTRc_limit_alone = 1211 
RTWc_limit_alone = 1843 

Commands details: 
total_CMD = 400075 
n_nop = 376607 
Read = 8404 
Write = 0 
L2_Alloc = 0 
L2_WB = 1667 
n_act = 6916 
n_pre = 6900 
n_ref = 0 
n_req = 9053 
total_req = 10071 

Dual Bus Interface Util: 
issued_total_row = 13816 
issued_total_col = 10071 
Row_Bus_Util =  0.034534 
CoL_Bus_Util = 0.025173 
Either_Row_CoL_Bus_Util = 0.058659 
Issued_on_Two_Bus_Simul_Util = 0.001047 
issued_two_Eff = 0.017854 
queue_avg = 0.022456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0224558
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376180 n_act=7019 n_pre=7003 n_ref_event=0 n_req=9183 n_rd=8524 n_rd_L2_A=0 n_write=0 n_wr_bk=1782 bw_util=0.02576
n_activity=233594 dram_eff=0.04412
bk0: 562a 388515i bk1: 576a 388145i bk2: 460a 391959i bk3: 594a 388225i bk4: 580a 388938i bk5: 566a 388731i bk6: 562a 389684i bk7: 558a 389395i bk8: 478a 388466i bk9: 490a 388393i bk10: 486a 388281i bk11: 520a 387965i bk12: 492a 388772i bk13: 520a 388248i bk14: 582a 386890i bk15: 498a 388780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.235653
Row_Buffer_Locality_read = 0.211520
Row_Buffer_Locality_write = 0.547800
Bank_Level_Parallism = 1.351304
Bank_Level_Parallism_Col = 1.179536
Bank_Level_Parallism_Ready = 1.014652
write_to_read_ratio_blp_rw_average = 0.076449
GrpLevelPara = 1.137394 

BW Util details:
bwutil = 0.025760 
total_CMD = 400075 
util_bw = 10306 
Wasted_Col = 71265 
Wasted_Row = 59771 
Idle = 258733 

BW Util Bottlenecks: 
RCDc_limit = 77819 
RCDWRc_limit = 2598 
WTRc_limit = 1534 
RTWc_limit = 1818 
CCDLc_limit = 1951 
rwq = 0 
CCDLc_limit_alone = 1786 
WTRc_limit_alone = 1414 
RTWc_limit_alone = 1773 

Commands details: 
total_CMD = 400075 
n_nop = 376180 
Read = 8524 
Write = 0 
L2_Alloc = 0 
L2_WB = 1782 
n_act = 7019 
n_pre = 7003 
n_ref = 0 
n_req = 9183 
total_req = 10306 

Dual Bus Interface Util: 
issued_total_row = 14022 
issued_total_col = 10306 
Row_Bus_Util =  0.035048 
CoL_Bus_Util = 0.025760 
Either_Row_CoL_Bus_Util = 0.059726 
Issued_on_Two_Bus_Simul_Util = 0.001082 
issued_two_Eff = 0.018121 
queue_avg = 0.020254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0202537
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376639 n_act=6892 n_pre=6876 n_ref_event=0 n_req=8977 n_rd=8352 n_rd_L2_A=0 n_write=0 n_wr_bk=1743 bw_util=0.02523
n_activity=229333 dram_eff=0.04402
bk0: 514a 389936i bk1: 462a 391199i bk2: 520a 389931i bk3: 566a 388433i bk4: 558a 388976i bk5: 602a 388292i bk6: 582a 388936i bk7: 584a 388353i bk8: 554a 386964i bk9: 524a 387664i bk10: 538a 386895i bk11: 444a 389426i bk12: 468a 389559i bk13: 482a 388808i bk14: 462a 389831i bk15: 492a 389286i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.232260
Row_Buffer_Locality_read = 0.212404
Row_Buffer_Locality_write = 0.497600
Bank_Level_Parallism = 1.346515
Bank_Level_Parallism_Col = 1.174078
Bank_Level_Parallism_Ready = 1.010005
write_to_read_ratio_blp_rw_average = 0.082454
GrpLevelPara = 1.135073 

BW Util details:
bwutil = 0.025233 
total_CMD = 400075 
util_bw = 10095 
Wasted_Col = 70396 
Wasted_Row = 58897 
Idle = 260687 

BW Util Bottlenecks: 
RCDc_limit = 76249 
RCDWRc_limit = 2716 
WTRc_limit = 1269 
RTWc_limit = 2412 
CCDLc_limit = 1888 
rwq = 0 
CCDLc_limit_alone = 1735 
WTRc_limit_alone = 1166 
RTWc_limit_alone = 2362 

Commands details: 
total_CMD = 400075 
n_nop = 376639 
Read = 8352 
Write = 0 
L2_Alloc = 0 
L2_WB = 1743 
n_act = 6892 
n_pre = 6876 
n_ref = 0 
n_req = 8977 
total_req = 10095 

Dual Bus Interface Util: 
issued_total_row = 13768 
issued_total_col = 10095 
Row_Bus_Util =  0.034414 
CoL_Bus_Util = 0.025233 
Either_Row_CoL_Bus_Util = 0.058579 
Issued_on_Two_Bus_Simul_Util = 0.001067 
issued_two_Eff = 0.018220 
queue_avg = 0.018537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0185365
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376932 n_act=6713 n_pre=6697 n_ref_event=0 n_req=8931 n_rd=8292 n_rd_L2_A=0 n_write=0 n_wr_bk=1827 bw_util=0.02529
n_activity=226934 dram_eff=0.04459
bk0: 490a 390484i bk1: 540a 389007i bk2: 508a 390246i bk3: 516a 390592i bk4: 586a 388641i bk5: 592a 388500i bk6: 592a 388614i bk7: 578a 389054i bk8: 498a 388333i bk9: 474a 388927i bk10: 544a 387160i bk11: 518a 387940i bk12: 402a 391614i bk13: 508a 388390i bk14: 442a 390030i bk15: 504a 389030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.248460
Row_Buffer_Locality_read = 0.223589
Row_Buffer_Locality_write = 0.571205
Bank_Level_Parallism = 1.339939
Bank_Level_Parallism_Col = 1.169625
Bank_Level_Parallism_Ready = 1.013736
write_to_read_ratio_blp_rw_average = 0.077863
GrpLevelPara = 1.128636 

BW Util details:
bwutil = 0.025293 
total_CMD = 400075 
util_bw = 10119 
Wasted_Col = 68970 
Wasted_Row = 57909 
Idle = 263077 

BW Util Bottlenecks: 
RCDc_limit = 74663 
RCDWRc_limit = 2401 
WTRc_limit = 1263 
RTWc_limit = 1841 
CCDLc_limit = 2020 
rwq = 0 
CCDLc_limit_alone = 1849 
WTRc_limit_alone = 1134 
RTWc_limit_alone = 1799 

Commands details: 
total_CMD = 400075 
n_nop = 376932 
Read = 8292 
Write = 0 
L2_Alloc = 0 
L2_WB = 1827 
n_act = 6713 
n_pre = 6697 
n_ref = 0 
n_req = 8931 
total_req = 10119 

Dual Bus Interface Util: 
issued_total_row = 13410 
issued_total_col = 10119 
Row_Bus_Util =  0.033519 
CoL_Bus_Util = 0.025293 
Either_Row_CoL_Bus_Util = 0.057847 
Issued_on_Two_Bus_Simul_Util = 0.000965 
issued_two_Eff = 0.016679 
queue_avg = 0.022648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0226483
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=375364 n_act=7343 n_pre=7327 n_ref_event=0 n_req=9466 n_rd=8792 n_rd_L2_A=0 n_write=0 n_wr_bk=1721 bw_util=0.02628
n_activity=239726 dram_eff=0.04385
bk0: 510a 389915i bk1: 554a 389025i bk2: 526a 389584i bk3: 546a 389329i bk4: 594a 388415i bk5: 576a 388762i bk6: 656a 386998i bk7: 598a 388192i bk8: 448a 389810i bk9: 514a 387571i bk10: 520a 387853i bk11: 522a 387605i bk12: 572a 386681i bk13: 524a 387780i bk14: 556a 387790i bk15: 576a 386733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.224276
Row_Buffer_Locality_read = 0.198931
Row_Buffer_Locality_write = 0.554896
Bank_Level_Parallism = 1.349965
Bank_Level_Parallism_Col = 1.174580
Bank_Level_Parallism_Ready = 1.012556
write_to_read_ratio_blp_rw_average = 0.073641
GrpLevelPara = 1.137599 

BW Util details:
bwutil = 0.026278 
total_CMD = 400075 
util_bw = 10513 
Wasted_Col = 74757 
Wasted_Row = 61862 
Idle = 252943 

BW Util Bottlenecks: 
RCDc_limit = 81775 
RCDWRc_limit = 2625 
WTRc_limit = 1162 
RTWc_limit = 1990 
CCDLc_limit = 1839 
rwq = 0 
CCDLc_limit_alone = 1707 
WTRc_limit_alone = 1074 
RTWc_limit_alone = 1946 

Commands details: 
total_CMD = 400075 
n_nop = 375364 
Read = 8792 
Write = 0 
L2_Alloc = 0 
L2_WB = 1721 
n_act = 7343 
n_pre = 7327 
n_ref = 0 
n_req = 9466 
total_req = 10513 

Dual Bus Interface Util: 
issued_total_row = 14670 
issued_total_col = 10513 
Row_Bus_Util =  0.036668 
CoL_Bus_Util = 0.026278 
Either_Row_CoL_Bus_Util = 0.061766 
Issued_on_Two_Bus_Simul_Util = 0.001180 
issued_two_Eff = 0.019101 
queue_avg = 0.020296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0202962
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=375013 n_act=7497 n_pre=7481 n_ref_event=0 n_req=9522 n_rd=8856 n_rd_L2_A=0 n_write=0 n_wr_bk=1727 bw_util=0.02645
n_activity=240726 dram_eff=0.04396
bk0: 548a 388697i bk1: 482a 390357i bk2: 514a 389751i bk3: 550a 388971i bk4: 600a 387973i bk5: 590a 388283i bk6: 628a 386801i bk7: 640a 386669i bk8: 478a 388371i bk9: 482a 388819i bk10: 568a 386254i bk11: 466a 389675i bk12: 604a 385817i bk13: 578a 386912i bk14: 518a 388231i bk15: 610a 385920i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.212770
Row_Buffer_Locality_read = 0.189815
Row_Buffer_Locality_write = 0.518018
Bank_Level_Parallism = 1.362720
Bank_Level_Parallism_Col = 1.182236
Bank_Level_Parallism_Ready = 1.013134
write_to_read_ratio_blp_rw_average = 0.071221
GrpLevelPara = 1.141182 

BW Util details:
bwutil = 0.026453 
total_CMD = 400075 
util_bw = 10583 
Wasted_Col = 75647 
Wasted_Row = 62899 
Idle = 250946 

BW Util Bottlenecks: 
RCDc_limit = 83101 
RCDWRc_limit = 2798 
WTRc_limit = 1562 
RTWc_limit = 1921 
CCDLc_limit = 1948 
rwq = 0 
CCDLc_limit_alone = 1772 
WTRc_limit_alone = 1427 
RTWc_limit_alone = 1880 

Commands details: 
total_CMD = 400075 
n_nop = 375013 
Read = 8856 
Write = 0 
L2_Alloc = 0 
L2_WB = 1727 
n_act = 7497 
n_pre = 7481 
n_ref = 0 
n_req = 9522 
total_req = 10583 

Dual Bus Interface Util: 
issued_total_row = 14978 
issued_total_col = 10583 
Row_Bus_Util =  0.037438 
CoL_Bus_Util = 0.026453 
Either_Row_CoL_Bus_Util = 0.062643 
Issued_on_Two_Bus_Simul_Util = 0.001247 
issued_two_Eff = 0.019911 
queue_avg = 0.022266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0222658
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376722 n_act=6822 n_pre=6806 n_ref_event=0 n_req=8892 n_rd=8252 n_rd_L2_A=0 n_write=0 n_wr_bk=1917 bw_util=0.02542
n_activity=227036 dram_eff=0.04479
bk0: 502a 390144i bk1: 474a 390534i bk2: 518a 389686i bk3: 568a 388661i bk4: 600a 388273i bk5: 546a 389217i bk6: 520a 390624i bk7: 516a 390389i bk8: 534a 387210i bk9: 522a 387465i bk10: 528a 387065i bk11: 454a 389328i bk12: 524a 387927i bk13: 470a 389191i bk14: 530a 387728i bk15: 446a 390037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.232794
Row_Buffer_Locality_read = 0.212312
Row_Buffer_Locality_write = 0.496875
Bank_Level_Parallism = 1.346589
Bank_Level_Parallism_Col = 1.172943
Bank_Level_Parallism_Ready = 1.013571
write_to_read_ratio_blp_rw_average = 0.083940
GrpLevelPara = 1.133631 

BW Util details:
bwutil = 0.025418 
total_CMD = 400075 
util_bw = 10169 
Wasted_Col = 69950 
Wasted_Row = 58463 
Idle = 261493 

BW Util Bottlenecks: 
RCDc_limit = 75318 
RCDWRc_limit = 2806 
WTRc_limit = 1534 
RTWc_limit = 2030 
CCDLc_limit = 2079 
rwq = 0 
CCDLc_limit_alone = 1920 
WTRc_limit_alone = 1412 
RTWc_limit_alone = 1993 

Commands details: 
total_CMD = 400075 
n_nop = 376722 
Read = 8252 
Write = 0 
L2_Alloc = 0 
L2_WB = 1917 
n_act = 6822 
n_pre = 6806 
n_ref = 0 
n_req = 8892 
total_req = 10169 

Dual Bus Interface Util: 
issued_total_row = 13628 
issued_total_col = 10169 
Row_Bus_Util =  0.034064 
CoL_Bus_Util = 0.025418 
Either_Row_CoL_Bus_Util = 0.058372 
Issued_on_Two_Bus_Simul_Util = 0.001110 
issued_two_Eff = 0.019013 
queue_avg = 0.024605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0246054
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376055 n_act=7062 n_pre=7046 n_ref_event=0 n_req=9132 n_rd=8520 n_rd_L2_A=0 n_write=0 n_wr_bk=1876 bw_util=0.02599
n_activity=232114 dram_eff=0.04479
bk0: 518a 389160i bk1: 502a 389977i bk2: 472a 390582i bk3: 568a 388830i bk4: 564a 389103i bk5: 540a 389780i bk6: 586a 388566i bk7: 572a 389175i bk8: 532a 387702i bk9: 540a 387455i bk10: 552a 386841i bk11: 480a 389359i bk12: 528a 387574i bk13: 554a 386855i bk14: 548a 387481i bk15: 464a 389495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.226675
Row_Buffer_Locality_read = 0.206808
Row_Buffer_Locality_write = 0.503268
Bank_Level_Parallism = 1.356944
Bank_Level_Parallism_Col = 1.177349
Bank_Level_Parallism_Ready = 1.013755
write_to_read_ratio_blp_rw_average = 0.078349
GrpLevelPara = 1.135177 

BW Util details:
bwutil = 0.025985 
total_CMD = 400075 
util_bw = 10396 
Wasted_Col = 72029 
Wasted_Row = 59362 
Idle = 258288 

BW Util Bottlenecks: 
RCDc_limit = 78224 
RCDWRc_limit = 2653 
WTRc_limit = 1661 
RTWc_limit = 2043 
CCDLc_limit = 2131 
rwq = 0 
CCDLc_limit_alone = 1937 
WTRc_limit_alone = 1507 
RTWc_limit_alone = 2003 

Commands details: 
total_CMD = 400075 
n_nop = 376055 
Read = 8520 
Write = 0 
L2_Alloc = 0 
L2_WB = 1876 
n_act = 7062 
n_pre = 7046 
n_ref = 0 
n_req = 9132 
total_req = 10396 

Dual Bus Interface Util: 
issued_total_row = 14108 
issued_total_col = 10396 
Row_Bus_Util =  0.035263 
CoL_Bus_Util = 0.025985 
Either_Row_CoL_Bus_Util = 0.060039 
Issued_on_Two_Bus_Simul_Util = 0.001210 
issued_two_Eff = 0.020150 
queue_avg = 0.022936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0229357
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=375783 n_act=7145 n_pre=7129 n_ref_event=0 n_req=9224 n_rd=8592 n_rd_L2_A=0 n_write=0 n_wr_bk=1896 bw_util=0.02622
n_activity=235888 dram_eff=0.04446
bk0: 508a 389813i bk1: 524a 389324i bk2: 536a 389492i bk3: 454a 391381i bk4: 640a 387004i bk5: 578a 388568i bk6: 556a 389183i bk7: 600a 388496i bk8: 572a 386512i bk9: 568a 386569i bk10: 514a 387481i bk11: 530a 387545i bk12: 530a 387449i bk13: 490a 388804i bk14: 486a 389242i bk15: 506a 388499i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.225390
Row_Buffer_Locality_read = 0.206238
Row_Buffer_Locality_write = 0.485759
Bank_Level_Parallism = 1.348212
Bank_Level_Parallism_Col = 1.173783
Bank_Level_Parallism_Ready = 1.016400
write_to_read_ratio_blp_rw_average = 0.080913
GrpLevelPara = 1.135787 

BW Util details:
bwutil = 0.026215 
total_CMD = 400075 
util_bw = 10488 
Wasted_Col = 73249 
Wasted_Row = 60945 
Idle = 255393 

BW Util Bottlenecks: 
RCDc_limit = 79033 
RCDWRc_limit = 2822 
WTRc_limit = 1743 
RTWc_limit = 2193 
CCDLc_limit = 2051 
rwq = 0 
CCDLc_limit_alone = 1874 
WTRc_limit_alone = 1611 
RTWc_limit_alone = 2148 

Commands details: 
total_CMD = 400075 
n_nop = 375783 
Read = 8592 
Write = 0 
L2_Alloc = 0 
L2_WB = 1896 
n_act = 7145 
n_pre = 7129 
n_ref = 0 
n_req = 9224 
total_req = 10488 

Dual Bus Interface Util: 
issued_total_row = 14274 
issued_total_col = 10488 
Row_Bus_Util =  0.035678 
CoL_Bus_Util = 0.026215 
Either_Row_CoL_Bus_Util = 0.060719 
Issued_on_Two_Bus_Simul_Util = 0.001175 
issued_two_Eff = 0.019348 
queue_avg = 0.022331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0223308
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=375248 n_act=7375 n_pre=7359 n_ref_event=0 n_req=9400 n_rd=8762 n_rd_L2_A=0 n_write=0 n_wr_bk=1849 bw_util=0.02652
n_activity=239914 dram_eff=0.04423
bk0: 462a 390827i bk1: 562a 388613i bk2: 578a 387967i bk3: 564a 388887i bk4: 636a 387153i bk5: 558a 388875i bk6: 586a 388268i bk7: 570a 389077i bk8: 532a 387470i bk9: 534a 387767i bk10: 542a 386612i bk11: 550a 386972i bk12: 524a 387250i bk13: 572a 386649i bk14: 468a 389669i bk15: 524a 387794i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.215532
Row_Buffer_Locality_read = 0.193335
Row_Buffer_Locality_write = 0.520376
Bank_Level_Parallism = 1.355183
Bank_Level_Parallism_Col = 1.179635
Bank_Level_Parallism_Ready = 1.015833
write_to_read_ratio_blp_rw_average = 0.075159
GrpLevelPara = 1.143007 

BW Util details:
bwutil = 0.026523 
total_CMD = 400075 
util_bw = 10611 
Wasted_Col = 74961 
Wasted_Row = 62563 
Idle = 251940 

BW Util Bottlenecks: 
RCDc_limit = 81820 
RCDWRc_limit = 2672 
WTRc_limit = 1592 
RTWc_limit = 2002 
CCDLc_limit = 1960 
rwq = 0 
CCDLc_limit_alone = 1833 
WTRc_limit_alone = 1497 
RTWc_limit_alone = 1970 

Commands details: 
total_CMD = 400075 
n_nop = 375248 
Read = 8762 
Write = 0 
L2_Alloc = 0 
L2_WB = 1849 
n_act = 7375 
n_pre = 7359 
n_ref = 0 
n_req = 9400 
total_req = 10611 

Dual Bus Interface Util: 
issued_total_row = 14734 
issued_total_col = 10611 
Row_Bus_Util =  0.036828 
CoL_Bus_Util = 0.026523 
Either_Row_CoL_Bus_Util = 0.062056 
Issued_on_Two_Bus_Simul_Util = 0.001295 
issued_two_Eff = 0.020864 
queue_avg = 0.024475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0244754
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=375661 n_act=7199 n_pre=7183 n_ref_event=0 n_req=9261 n_rd=8646 n_rd_L2_A=0 n_write=0 n_wr_bk=1888 bw_util=0.02633
n_activity=234481 dram_eff=0.04492
bk0: 556a 388668i bk1: 458a 391633i bk2: 618a 386978i bk3: 524a 389274i bk4: 560a 389131i bk5: 578a 388751i bk6: 584a 388835i bk7: 566a 389042i bk8: 508a 388070i bk9: 554a 387117i bk10: 508a 387765i bk11: 548a 386723i bk12: 516a 387787i bk13: 492a 388854i bk14: 516a 388083i bk15: 560a 387020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.222654
Row_Buffer_Locality_read = 0.204719
Row_Buffer_Locality_write = 0.474797
Bank_Level_Parallism = 1.365214
Bank_Level_Parallism_Col = 1.184438
Bank_Level_Parallism_Ready = 1.014619
write_to_read_ratio_blp_rw_average = 0.081135
GrpLevelPara = 1.139378 

BW Util details:
bwutil = 0.026330 
total_CMD = 400075 
util_bw = 10534 
Wasted_Col = 73087 
Wasted_Row = 60481 
Idle = 255973 

BW Util Bottlenecks: 
RCDc_limit = 79497 
RCDWRc_limit = 2797 
WTRc_limit = 1783 
RTWc_limit = 2373 
CCDLc_limit = 2101 
rwq = 0 
CCDLc_limit_alone = 1953 
WTRc_limit_alone = 1681 
RTWc_limit_alone = 2327 

Commands details: 
total_CMD = 400075 
n_nop = 375661 
Read = 8646 
Write = 0 
L2_Alloc = 0 
L2_WB = 1888 
n_act = 7199 
n_pre = 7183 
n_ref = 0 
n_req = 9261 
total_req = 10534 

Dual Bus Interface Util: 
issued_total_row = 14382 
issued_total_col = 10534 
Row_Bus_Util =  0.035948 
CoL_Bus_Util = 0.026330 
Either_Row_CoL_Bus_Util = 0.061024 
Issued_on_Two_Bus_Simul_Util = 0.001255 
issued_two_Eff = 0.020562 
queue_avg = 0.021741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0217409
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=375788 n_act=7137 n_pre=7121 n_ref_event=0 n_req=9263 n_rd=8638 n_rd_L2_A=0 n_write=0 n_wr_bk=1888 bw_util=0.02631
n_activity=233689 dram_eff=0.04504
bk0: 530a 389237i bk1: 458a 391322i bk2: 536a 389301i bk3: 556a 389201i bk4: 550a 389672i bk5: 614a 387902i bk6: 614a 387857i bk7: 582a 389101i bk8: 544a 387064i bk9: 544a 387366i bk10: 512a 387954i bk11: 538a 387365i bk12: 460a 389180i bk13: 534a 388189i bk14: 558a 386526i bk15: 508a 388479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.229515
Row_Buffer_Locality_read = 0.210234
Row_Buffer_Locality_write = 0.496000
Bank_Level_Parallism = 1.365390
Bank_Level_Parallism_Col = 1.184095
Bank_Level_Parallism_Ready = 1.014630
write_to_read_ratio_blp_rw_average = 0.079720
GrpLevelPara = 1.143682 

BW Util details:
bwutil = 0.026310 
total_CMD = 400075 
util_bw = 10526 
Wasted_Col = 72481 
Wasted_Row = 59624 
Idle = 257444 

BW Util Bottlenecks: 
RCDc_limit = 78924 
RCDWRc_limit = 2742 
WTRc_limit = 1695 
RTWc_limit = 2324 
CCDLc_limit = 2097 
rwq = 0 
CCDLc_limit_alone = 1919 
WTRc_limit_alone = 1556 
RTWc_limit_alone = 2285 

Commands details: 
total_CMD = 400075 
n_nop = 375788 
Read = 8638 
Write = 0 
L2_Alloc = 0 
L2_WB = 1888 
n_act = 7137 
n_pre = 7121 
n_ref = 0 
n_req = 9263 
total_req = 10526 

Dual Bus Interface Util: 
issued_total_row = 14258 
issued_total_col = 10526 
Row_Bus_Util =  0.035638 
CoL_Bus_Util = 0.026310 
Either_Row_CoL_Bus_Util = 0.060706 
Issued_on_Two_Bus_Simul_Util = 0.001242 
issued_two_Eff = 0.020464 
queue_avg = 0.021164 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0211635
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376504 n_act=6912 n_pre=6896 n_ref_event=0 n_req=9009 n_rd=8380 n_rd_L2_A=0 n_write=0 n_wr_bk=1808 bw_util=0.02547
n_activity=234096 dram_eff=0.04352
bk0: 498a 390308i bk1: 516a 389675i bk2: 550a 389235i bk3: 484a 391237i bk4: 650a 386924i bk5: 588a 388076i bk6: 602a 388309i bk7: 580a 388555i bk8: 448a 389589i bk9: 444a 390140i bk10: 434a 389813i bk11: 520a 387604i bk12: 544a 386993i bk13: 528a 387945i bk14: 502a 388793i bk15: 492a 389244i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.232767
Row_Buffer_Locality_read = 0.211575
Row_Buffer_Locality_write = 0.515103
Bank_Level_Parallism = 1.324322
Bank_Level_Parallism_Col = 1.163263
Bank_Level_Parallism_Ready = 1.013938
write_to_read_ratio_blp_rw_average = 0.079802
GrpLevelPara = 1.126045 

BW Util details:
bwutil = 0.025465 
total_CMD = 400075 
util_bw = 10188 
Wasted_Col = 71442 
Wasted_Row = 60155 
Idle = 258290 

BW Util Bottlenecks: 
RCDc_limit = 76729 
RCDWRc_limit = 2655 
WTRc_limit = 1539 
RTWc_limit = 2113 
CCDLc_limit = 1926 
rwq = 0 
CCDLc_limit_alone = 1775 
WTRc_limit_alone = 1421 
RTWc_limit_alone = 2080 

Commands details: 
total_CMD = 400075 
n_nop = 376504 
Read = 8380 
Write = 0 
L2_Alloc = 0 
L2_WB = 1808 
n_act = 6912 
n_pre = 6896 
n_ref = 0 
n_req = 9009 
total_req = 10188 

Dual Bus Interface Util: 
issued_total_row = 13808 
issued_total_col = 10188 
Row_Bus_Util =  0.034514 
CoL_Bus_Util = 0.025465 
Either_Row_CoL_Bus_Util = 0.058916 
Issued_on_Two_Bus_Simul_Util = 0.001062 
issued_two_Eff = 0.018031 
queue_avg = 0.018252 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0182516
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376877 n_act=6824 n_pre=6808 n_ref_event=0 n_req=8907 n_rd=8282 n_rd_L2_A=0 n_write=0 n_wr_bk=1748 bw_util=0.02507
n_activity=229694 dram_eff=0.04367
bk0: 482a 390176i bk1: 490a 389903i bk2: 572a 388602i bk3: 516a 390233i bk4: 624a 387485i bk5: 574a 388804i bk6: 606a 387535i bk7: 524a 390254i bk8: 472a 389335i bk9: 496a 388702i bk10: 436a 389755i bk11: 530a 387790i bk12: 560a 386631i bk13: 478a 389461i bk14: 438a 390059i bk15: 484a 389571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.233861
Row_Buffer_Locality_read = 0.213837
Row_Buffer_Locality_write = 0.499200
Bank_Level_Parallism = 1.334609
Bank_Level_Parallism_Col = 1.167686
Bank_Level_Parallism_Ready = 1.014556
write_to_read_ratio_blp_rw_average = 0.079848
GrpLevelPara = 1.129197 

BW Util details:
bwutil = 0.025070 
total_CMD = 400075 
util_bw = 10030 
Wasted_Col = 70074 
Wasted_Row = 59121 
Idle = 260850 

BW Util Bottlenecks: 
RCDc_limit = 75510 
RCDWRc_limit = 2736 
WTRc_limit = 1378 
RTWc_limit = 2111 
CCDLc_limit = 1869 
rwq = 0 
CCDLc_limit_alone = 1703 
WTRc_limit_alone = 1250 
RTWc_limit_alone = 2073 

Commands details: 
total_CMD = 400075 
n_nop = 376877 
Read = 8282 
Write = 0 
L2_Alloc = 0 
L2_WB = 1748 
n_act = 6824 
n_pre = 6808 
n_ref = 0 
n_req = 8907 
total_req = 10030 

Dual Bus Interface Util: 
issued_total_row = 13632 
issued_total_col = 10030 
Row_Bus_Util =  0.034074 
CoL_Bus_Util = 0.025070 
Either_Row_CoL_Bus_Util = 0.057984 
Issued_on_Two_Bus_Simul_Util = 0.001160 
issued_two_Eff = 0.020002 
queue_avg = 0.020771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0207711
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376223 n_act=7032 n_pre=7016 n_ref_event=0 n_req=8994 n_rd=8368 n_rd_L2_A=0 n_write=0 n_wr_bk=1816 bw_util=0.02546
n_activity=232584 dram_eff=0.04379
bk0: 454a 391639i bk1: 490a 390989i bk2: 564a 388016i bk3: 500a 390501i bk4: 644a 386480i bk5: 610a 387632i bk6: 548a 389033i bk7: 542a 389286i bk8: 462a 389298i bk9: 562a 386777i bk10: 478a 388484i bk11: 460a 389028i bk12: 526a 387610i bk13: 490a 388764i bk14: 460a 389624i bk15: 578a 386134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.218145
Row_Buffer_Locality_read = 0.204589
Row_Buffer_Locality_write = 0.399361
Bank_Level_Parallism = 1.347262
Bank_Level_Parallism_Col = 1.174975
Bank_Level_Parallism_Ready = 1.014336
write_to_read_ratio_blp_rw_average = 0.085952
GrpLevelPara = 1.136045 

BW Util details:
bwutil = 0.025455 
total_CMD = 400075 
util_bw = 10184 
Wasted_Col = 71751 
Wasted_Row = 59759 
Idle = 258381 

BW Util Bottlenecks: 
RCDc_limit = 77242 
RCDWRc_limit = 3270 
WTRc_limit = 1538 
RTWc_limit = 2405 
CCDLc_limit = 1877 
rwq = 0 
CCDLc_limit_alone = 1706 
WTRc_limit_alone = 1418 
RTWc_limit_alone = 2354 

Commands details: 
total_CMD = 400075 
n_nop = 376223 
Read = 8368 
Write = 0 
L2_Alloc = 0 
L2_WB = 1816 
n_act = 7032 
n_pre = 7016 
n_ref = 0 
n_req = 8994 
total_req = 10184 

Dual Bus Interface Util: 
issued_total_row = 14048 
issued_total_col = 10184 
Row_Bus_Util =  0.035113 
CoL_Bus_Util = 0.025455 
Either_Row_CoL_Bus_Util = 0.059619 
Issued_on_Two_Bus_Simul_Util = 0.000950 
issued_two_Eff = 0.015932 
queue_avg = 0.016449 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0164494
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376448 n_act=6924 n_pre=6908 n_ref_event=0 n_req=9070 n_rd=8428 n_rd_L2_A=0 n_write=0 n_wr_bk=1815 bw_util=0.0256
n_activity=233150 dram_eff=0.04393
bk0: 452a 391023i bk1: 546a 388878i bk2: 576a 388386i bk3: 490a 390990i bk4: 614a 387766i bk5: 558a 389497i bk6: 512a 390705i bk7: 550a 389579i bk8: 540a 387430i bk9: 542a 387363i bk10: 464a 389589i bk11: 494a 388437i bk12: 582a 386022i bk13: 446a 389626i bk14: 500a 389080i bk15: 562a 387439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.236604
Row_Buffer_Locality_read = 0.213218
Row_Buffer_Locality_write = 0.543614
Bank_Level_Parallism = 1.336738
Bank_Level_Parallism_Col = 1.168065
Bank_Level_Parallism_Ready = 1.013570
write_to_read_ratio_blp_rw_average = 0.075952
GrpLevelPara = 1.131356 

BW Util details:
bwutil = 0.025603 
total_CMD = 400075 
util_bw = 10243 
Wasted_Col = 71216 
Wasted_Row = 59526 
Idle = 259090 

BW Util Bottlenecks: 
RCDc_limit = 76900 
RCDWRc_limit = 2560 
WTRc_limit = 1535 
RTWc_limit = 1916 
CCDLc_limit = 1928 
rwq = 0 
CCDLc_limit_alone = 1789 
WTRc_limit_alone = 1438 
RTWc_limit_alone = 1874 

Commands details: 
total_CMD = 400075 
n_nop = 376448 
Read = 8428 
Write = 0 
L2_Alloc = 0 
L2_WB = 1815 
n_act = 6924 
n_pre = 6908 
n_ref = 0 
n_req = 9070 
total_req = 10243 

Dual Bus Interface Util: 
issued_total_row = 13832 
issued_total_col = 10243 
Row_Bus_Util =  0.034574 
CoL_Bus_Util = 0.025603 
Either_Row_CoL_Bus_Util = 0.059056 
Issued_on_Two_Bus_Simul_Util = 0.001120 
issued_two_Eff = 0.018961 
queue_avg = 0.020974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0209736
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376887 n_act=6779 n_pre=6763 n_ref_event=0 n_req=8893 n_rd=8234 n_rd_L2_A=0 n_write=0 n_wr_bk=1851 bw_util=0.02521
n_activity=227044 dram_eff=0.04442
bk0: 500a 389766i bk1: 486a 390729i bk2: 552a 389188i bk3: 534a 389603i bk4: 564a 389139i bk5: 550a 389554i bk6: 518a 390295i bk7: 528a 390015i bk8: 554a 386853i bk9: 538a 387351i bk10: 480a 388637i bk11: 466a 388898i bk12: 462a 389610i bk13: 434a 389707i bk14: 484a 389450i bk15: 584a 386531i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.237715
Row_Buffer_Locality_read = 0.212533
Row_Buffer_Locality_write = 0.552352
Bank_Level_Parallism = 1.337070
Bank_Level_Parallism_Col = 1.170875
Bank_Level_Parallism_Ready = 1.012097
write_to_read_ratio_blp_rw_average = 0.080443
GrpLevelPara = 1.134718 

BW Util details:
bwutil = 0.025208 
total_CMD = 400075 
util_bw = 10085 
Wasted_Col = 69613 
Wasted_Row = 58490 
Idle = 261887 

BW Util Bottlenecks: 
RCDc_limit = 75213 
RCDWRc_limit = 2557 
WTRc_limit = 1471 
RTWc_limit = 2194 
CCDLc_limit = 1932 
rwq = 0 
CCDLc_limit_alone = 1793 
WTRc_limit_alone = 1375 
RTWc_limit_alone = 2151 

Commands details: 
total_CMD = 400075 
n_nop = 376887 
Read = 8234 
Write = 0 
L2_Alloc = 0 
L2_WB = 1851 
n_act = 6779 
n_pre = 6763 
n_ref = 0 
n_req = 8893 
total_req = 10085 

Dual Bus Interface Util: 
issued_total_row = 13542 
issued_total_col = 10085 
Row_Bus_Util =  0.033849 
CoL_Bus_Util = 0.025208 
Either_Row_CoL_Bus_Util = 0.057959 
Issued_on_Two_Bus_Simul_Util = 0.001097 
issued_two_Eff = 0.018932 
queue_avg = 0.022263 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0222633
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376613 n_act=6887 n_pre=6871 n_ref_event=0 n_req=9008 n_rd=8360 n_rd_L2_A=0 n_write=0 n_wr_bk=1775 bw_util=0.02533
n_activity=230141 dram_eff=0.04404
bk0: 506a 390044i bk1: 498a 390347i bk2: 580a 388902i bk3: 542a 389825i bk4: 572a 388956i bk5: 576a 388572i bk6: 520a 390000i bk7: 494a 390648i bk8: 532a 387539i bk9: 528a 387046i bk10: 432a 390016i bk11: 516a 387933i bk12: 582a 386858i bk13: 472a 389104i bk14: 500a 388356i bk15: 510a 388284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.235457
Row_Buffer_Locality_read = 0.211722
Row_Buffer_Locality_write = 0.541667
Bank_Level_Parallism = 1.344133
Bank_Level_Parallism_Col = 1.175859
Bank_Level_Parallism_Ready = 1.012926
write_to_read_ratio_blp_rw_average = 0.077279
GrpLevelPara = 1.133350 

BW Util details:
bwutil = 0.025333 
total_CMD = 400075 
util_bw = 10135 
Wasted_Col = 70351 
Wasted_Row = 59216 
Idle = 260373 

BW Util Bottlenecks: 
RCDc_limit = 76347 
RCDWRc_limit = 2596 
WTRc_limit = 1516 
RTWc_limit = 2091 
CCDLc_limit = 1979 
rwq = 0 
CCDLc_limit_alone = 1792 
WTRc_limit_alone = 1369 
RTWc_limit_alone = 2051 

Commands details: 
total_CMD = 400075 
n_nop = 376613 
Read = 8360 
Write = 0 
L2_Alloc = 0 
L2_WB = 1775 
n_act = 6887 
n_pre = 6871 
n_ref = 0 
n_req = 9008 
total_req = 10135 

Dual Bus Interface Util: 
issued_total_row = 13758 
issued_total_col = 10135 
Row_Bus_Util =  0.034389 
CoL_Bus_Util = 0.025333 
Either_Row_CoL_Bus_Util = 0.058644 
Issued_on_Two_Bus_Simul_Util = 0.001077 
issued_two_Eff = 0.018370 
queue_avg = 0.023168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0231682
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376105 n_act=7076 n_pre=7060 n_ref_event=0 n_req=9089 n_rd=8460 n_rd_L2_A=0 n_write=0 n_wr_bk=1868 bw_util=0.02582
n_activity=232532 dram_eff=0.04442
bk0: 556a 388498i bk1: 506a 389194i bk2: 462a 391462i bk3: 540a 389639i bk4: 558a 389039i bk5: 570a 388697i bk6: 554a 389089i bk7: 586a 388321i bk8: 482a 388458i bk9: 456a 389230i bk10: 570a 386684i bk11: 520a 387476i bk12: 512a 388175i bk13: 540a 387203i bk14: 552a 387454i bk15: 496a 389082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.221477
Row_Buffer_Locality_read = 0.200591
Row_Buffer_Locality_write = 0.502385
Bank_Level_Parallism = 1.353118
Bank_Level_Parallism_Col = 1.179286
Bank_Level_Parallism_Ready = 1.014330
write_to_read_ratio_blp_rw_average = 0.080301
GrpLevelPara = 1.135396 

BW Util details:
bwutil = 0.025815 
total_CMD = 400075 
util_bw = 10328 
Wasted_Col = 71890 
Wasted_Row = 60111 
Idle = 257746 

BW Util Bottlenecks: 
RCDc_limit = 78374 
RCDWRc_limit = 2731 
WTRc_limit = 1393 
RTWc_limit = 2061 
CCDLc_limit = 2065 
rwq = 0 
CCDLc_limit_alone = 1899 
WTRc_limit_alone = 1267 
RTWc_limit_alone = 2021 

Commands details: 
total_CMD = 400075 
n_nop = 376105 
Read = 8460 
Write = 0 
L2_Alloc = 0 
L2_WB = 1868 
n_act = 7076 
n_pre = 7060 
n_ref = 0 
n_req = 9089 
total_req = 10328 

Dual Bus Interface Util: 
issued_total_row = 14136 
issued_total_col = 10328 
Row_Bus_Util =  0.035333 
CoL_Bus_Util = 0.025815 
Either_Row_CoL_Bus_Util = 0.059914 
Issued_on_Two_Bus_Simul_Util = 0.001235 
issued_two_Eff = 0.020609 
queue_avg = 0.019914 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0199138
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=375677 n_act=7188 n_pre=7172 n_ref_event=0 n_req=9258 n_rd=8630 n_rd_L2_A=0 n_write=0 n_wr_bk=1925 bw_util=0.02638
n_activity=233614 dram_eff=0.04518
bk0: 528a 389507i bk1: 596a 387441i bk2: 514a 390118i bk3: 574a 388825i bk4: 606a 387801i bk5: 570a 388816i bk6: 574a 389143i bk7: 610a 388083i bk8: 486a 388373i bk9: 484a 388686i bk10: 484a 387668i bk11: 516a 387579i bk12: 520a 388050i bk13: 504a 388066i bk14: 508a 388188i bk15: 556a 387449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.223590
Row_Buffer_Locality_read = 0.202781
Row_Buffer_Locality_write = 0.509554
Bank_Level_Parallism = 1.369028
Bank_Level_Parallism_Col = 1.181439
Bank_Level_Parallism_Ready = 1.013169
write_to_read_ratio_blp_rw_average = 0.080998
GrpLevelPara = 1.139366 

BW Util details:
bwutil = 0.026383 
total_CMD = 400075 
util_bw = 10555 
Wasted_Col = 73120 
Wasted_Row = 59978 
Idle = 256422 

BW Util Bottlenecks: 
RCDc_limit = 79574 
RCDWRc_limit = 2678 
WTRc_limit = 1689 
RTWc_limit = 2234 
CCDLc_limit = 2155 
rwq = 0 
CCDLc_limit_alone = 1959 
WTRc_limit_alone = 1536 
RTWc_limit_alone = 2191 

Commands details: 
total_CMD = 400075 
n_nop = 375677 
Read = 8630 
Write = 0 
L2_Alloc = 0 
L2_WB = 1925 
n_act = 7188 
n_pre = 7172 
n_ref = 0 
n_req = 9258 
total_req = 10555 

Dual Bus Interface Util: 
issued_total_row = 14360 
issued_total_col = 10555 
Row_Bus_Util =  0.035893 
CoL_Bus_Util = 0.026383 
Either_Row_CoL_Bus_Util = 0.060984 
Issued_on_Two_Bus_Simul_Util = 0.001292 
issued_two_Eff = 0.021190 
queue_avg = 0.021823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0218234
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376251 n_act=6960 n_pre=6944 n_ref_event=0 n_req=9189 n_rd=8538 n_rd_L2_A=0 n_write=0 n_wr_bk=1815 bw_util=0.02588
n_activity=233812 dram_eff=0.04428
bk0: 498a 390895i bk1: 446a 391079i bk2: 608a 388165i bk3: 582a 388325i bk4: 634a 387565i bk5: 602a 387977i bk6: 634a 387777i bk7: 574a 389161i bk8: 452a 389602i bk9: 534a 387260i bk10: 548a 387463i bk11: 520a 387823i bk12: 444a 389931i bk13: 518a 388270i bk14: 490a 389225i bk15: 454a 390364i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.242573
Row_Buffer_Locality_read = 0.217264
Row_Buffer_Locality_write = 0.574501
Bank_Level_Parallism = 1.331911
Bank_Level_Parallism_Col = 1.166257
Bank_Level_Parallism_Ready = 1.014006
write_to_read_ratio_blp_rw_average = 0.073855
GrpLevelPara = 1.128676 

BW Util details:
bwutil = 0.025878 
total_CMD = 400075 
util_bw = 10353 
Wasted_Col = 71725 
Wasted_Row = 60204 
Idle = 257793 

BW Util Bottlenecks: 
RCDc_limit = 77627 
RCDWRc_limit = 2431 
WTRc_limit = 1434 
RTWc_limit = 1726 
CCDLc_limit = 2009 
rwq = 0 
CCDLc_limit_alone = 1845 
WTRc_limit_alone = 1304 
RTWc_limit_alone = 1692 

Commands details: 
total_CMD = 400075 
n_nop = 376251 
Read = 8538 
Write = 0 
L2_Alloc = 0 
L2_WB = 1815 
n_act = 6960 
n_pre = 6944 
n_ref = 0 
n_req = 9189 
total_req = 10353 

Dual Bus Interface Util: 
issued_total_row = 13904 
issued_total_col = 10353 
Row_Bus_Util =  0.034753 
CoL_Bus_Util = 0.025878 
Either_Row_CoL_Bus_Util = 0.059549 
Issued_on_Two_Bus_Simul_Util = 0.001082 
issued_two_Eff = 0.018175 
queue_avg = 0.025270 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0252703
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=400075 n_nop=376368 n_act=6943 n_pre=6927 n_ref_event=0 n_req=9123 n_rd=8470 n_rd_L2_A=0 n_write=0 n_wr_bk=1837 bw_util=0.02576
n_activity=232191 dram_eff=0.04439
bk0: 490a 390458i bk1: 404a 392350i bk2: 526a 389914i bk3: 618a 387301i bk4: 602a 388010i bk5: 594a 388662i bk6: 606a 387957i bk7: 550a 390198i bk8: 504a 387883i bk9: 556a 386785i bk10: 534a 387158i bk11: 510a 388329i bk12: 494a 388847i bk13: 536a 388232i bk14: 516a 388207i bk15: 430a 390584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.238956
Row_Buffer_Locality_read = 0.216175
Row_Buffer_Locality_write = 0.534456
Bank_Level_Parallism = 1.347358
Bank_Level_Parallism_Col = 1.177792
Bank_Level_Parallism_Ready = 1.015523
write_to_read_ratio_blp_rw_average = 0.080696
GrpLevelPara = 1.137813 

BW Util details:
bwutil = 0.025763 
total_CMD = 400075 
util_bw = 10307 
Wasted_Col = 70778 
Wasted_Row = 59522 
Idle = 259468 

BW Util Bottlenecks: 
RCDc_limit = 76922 
RCDWRc_limit = 2653 
WTRc_limit = 1323 
RTWc_limit = 2023 
CCDLc_limit = 1975 
rwq = 0 
CCDLc_limit_alone = 1851 
WTRc_limit_alone = 1246 
RTWc_limit_alone = 1976 

Commands details: 
total_CMD = 400075 
n_nop = 376368 
Read = 8470 
Write = 0 
L2_Alloc = 0 
L2_WB = 1837 
n_act = 6943 
n_pre = 6927 
n_ref = 0 
n_req = 9123 
total_req = 10307 

Dual Bus Interface Util: 
issued_total_row = 13870 
issued_total_col = 10307 
Row_Bus_Util =  0.034669 
CoL_Bus_Util = 0.025763 
Either_Row_CoL_Bus_Util = 0.059256 
Issued_on_Two_Bus_Simul_Util = 0.001175 
issued_two_Eff = 0.019825 
queue_avg = 0.020479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0204787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7007, Miss = 4803, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 6971, Miss = 4767, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 6918, Miss = 4752, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7011, Miss = 4761, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 6888, Miss = 4746, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6808, Miss = 4723, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 6950, Miss = 4720, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6751, Miss = 4602, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7001, Miss = 4773, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7070, Miss = 4857, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7018, Miss = 4791, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 6986, Miss = 4793, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6880, Miss = 4686, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6925, Miss = 4789, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6940, Miss = 4727, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 7012, Miss = 4752, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6977, Miss = 4742, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6903, Miss = 4688, Miss_rate = 0.679, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6850, Miss = 4686, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 7170, Miss = 4883, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6844, Miss = 4705, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6955, Miss = 4686, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6816, Miss = 4726, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 6947, Miss = 4834, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6909, Miss = 4699, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6874, Miss = 4693, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6735, Miss = 4549, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 6871, Miss = 4761, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 7043, Miss = 4902, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 7071, Miss = 4966, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 7187, Miss = 4997, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 7057, Miss = 4931, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 6968, Miss = 4736, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 6667, Miss = 4466, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 7029, Miss = 4777, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 6890, Miss = 4700, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 7032, Miss = 4815, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 6904, Miss = 4756, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6977, Miss = 4833, Miss_rate = 0.693, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7157, Miss = 4940, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7099, Miss = 4879, Miss_rate = 0.687, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 6982, Miss = 4779, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 7011, Miss = 4804, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 7024, Miss = 4852, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6905, Miss = 4703, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6796, Miss = 4660, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6897, Miss = 4698, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6756, Miss = 4599, Miss_rate = 0.681, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 6847, Miss = 4642, Miss_rate = 0.678, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 6998, Miss = 4701, Miss_rate = 0.672, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 6972, Miss = 4741, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 6877, Miss = 4674, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6786, Miss = 4533, Miss_rate = 0.668, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6782, Miss = 4612, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6826, Miss = 4764, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6745, Miss = 4626, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 6898, Miss = 4768, Miss_rate = 0.691, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 6899, Miss = 4721, Miss_rate = 0.684, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 6906, Miss = 4738, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 7161, Miss = 4924, Miss_rate = 0.688, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 6975, Miss = 4787, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 6867, Miss = 4750, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 6962, Miss = 4776, Miss_rate = 0.686, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 6868, Miss = 4708, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 443808
L2_total_cache_misses = 303952
L2_total_cache_miss_rate = 0.6849
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 106396
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 124907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 146969
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33460
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4917
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 27159
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 378272
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=2540960
icnt_total_pkts_simt_to_mem=2540960
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2540960
Req_Network_cycles = 532806
Req_Network_injected_packets_per_cycle =       4.7690 
Req_Network_conflicts_per_cycle =       0.0510
Req_Network_conflicts_per_cycle_util =       0.0520
Req_Bank_Level_Parallism =       4.8645
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0247
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0745

Reply_Network_injected_packets_num = 2540960
Reply_Network_cycles = 532806
Reply_Network_injected_packets_per_cycle =        4.7690
Reply_Network_conflicts_per_cycle =       37.6038
Reply_Network_conflicts_per_cycle_util =      38.3696
Reply_Bank_Level_Parallism =       4.8661
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       2.2328
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0596
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 15 sec (1155 sec)
gpgpu_simulation_rate = 16774 (inst/sec)
gpgpu_simulation_rate = 461 (cycle/sec)
gpgpu_silicon_slowdown = 2455531x
GPGPU-Sim: detected inactive GPU simulation thread

total_us: 1 laps, 1097103205 us


gen_hists: 1 laps, 1097103205.000000 us/lap, 137137900.625000 us/cta

GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation memcpy device-to-host
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
