INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/361_lab/mini_labs/majority_sample/majority_sample.srcs/sources_1/new/majority_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_sample
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/361_lab/mini_labs/majority_sample/majority_sample.srcs/sim_1/new/majority_sample_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majority_sample_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/marwi/Desktop/Code/361_lab/mini_labs/majority_sample/majority_sample.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
