-- VHDL Entity The_Reverb_Revolutionary_lib.Visual_graphic_gen.symbol
--
-- Created:
--          by - emipi270.student-liu.se (muxen1-103.ad.liu.se)
--          at - 12:01:27 10/03/24
--
-- Generated by Siemens HDL Designer(TM) 2024.1 Built on 24 Jan 2024 at 18:06:06
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
--USE ieee.std_logic_arith.all;

ENTITY Visual_graphic_gen IS
   PORT( 
      fpga_clk_65M : IN     std_logic;
      fpga_reset_n : IN     std_logic;
      hblanc       : OUT    std_logic;
      hsyncr       : OUT    std_logic;
      vblanc       : OUT    std_logic;
      vga_blank_n  : OUT    std_logic;
      vga_sync     : OUT    std_logic;
      vsyncr       : OUT    std_logic
   );

-- Declarations

END Visual_graphic_gen ;

--
-- VHDL Architecture The_Reverb_Revolutionary_lib.Visual_graphic_gen.struct
--
-- Created:
--          by - emipi270.student-liu.se (muxen1-103.ad.liu.se)
--          at - 12:01:27 10/03/24
--
-- Generated by Siemens HDL Designer(TM) 2024.1 Built on 24 Jan 2024 at 18:06:06
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

LIBRARY The_Reverb_Revolutionary_lib;

ARCHITECTURE struct OF Visual_graphic_gen IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL hcnt : unsigned(10 DOWNTO 0);
   SIGNAL vcnt : unsigned(9 DOWNTO 0);

   -- Implicit buffer signal declarations
   SIGNAL hblanc_internal : std_logic;
   SIGNAL hsyncr_internal : std_logic;
   SIGNAL vblanc_internal : std_logic;


   -- Component Declarations
   COMPONENT Visual_hcnt_ent
   PORT (
      hcnt         : OUT    unsigned (10 DOWNTO 0);
      fpga_clk_65M : IN     std_logic ;
      fpga_reset_n : IN     std_logic 
   );
   END COMPONENT;
   COMPONENT Visual_hsyncr_ent
   PORT (
      hsyncr       : OUT    std_logic ;
      hblanc       : OUT    std_logic ;
      hcnt         : IN     unsigned (10 DOWNTO 0);
      fpga_clk_65M : IN     std_logic ;
      fpga_reset_n : IN     std_logic 
   );
   END COMPONENT;
   COMPONENT Visual_or_ent
   PORT (
      hblanc       : IN     std_logic ;
      vblanc       : IN     std_logic ;
      fpga_clk_65M : IN     std_logic ;
      fpga_reset_n : IN     std_logic ;
      vga_blank_n  : OUT    std_logic 
   );
   END COMPONENT;
   COMPONENT Visual_vcnt_ent
   PORT (
      vcnt         : OUT    unsigned (9 DOWNTO 0);
      hsyncr       : IN     std_logic ;
      fpga_clk_65M : IN     std_logic ;
      fpga_reset_n : IN     std_logic 
   );
   END COMPONENT;
   COMPONENT Visual_vsyncr_ent
   PORT (
      vcnt         : IN     unsigned (9 DOWNTO 0);
      fpga_clk_65M : IN     std_logic ;
      fpga_reset_n : IN     std_logic ;
      vga_sync     : OUT    std_logic ;
      vsyncr       : OUT    std_logic ;
      vblanc       : OUT    std_logic 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : Visual_hcnt_ent USE ENTITY The_Reverb_Revolutionary_lib.Visual_hcnt_ent;
   FOR ALL : Visual_hsyncr_ent USE ENTITY The_Reverb_Revolutionary_lib.Visual_hsyncr_ent;
   FOR ALL : Visual_or_ent USE ENTITY The_Reverb_Revolutionary_lib.Visual_or_ent;
   FOR ALL : Visual_vcnt_ent USE ENTITY The_Reverb_Revolutionary_lib.Visual_vcnt_ent;
   FOR ALL : Visual_vsyncr_ent USE ENTITY The_Reverb_Revolutionary_lib.Visual_vsyncr_ent;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   U_0 : Visual_hcnt_ent
      PORT MAP (
         hcnt         => hcnt,
         fpga_clk_65M => fpga_clk_65M,
         fpga_reset_n => fpga_reset_n
      );
   U_2 : Visual_hsyncr_ent
      PORT MAP (
         hsyncr       => hsyncr_internal,
         hblanc       => hblanc_internal,
         hcnt         => hcnt,
         fpga_clk_65M => fpga_clk_65M,
         fpga_reset_n => fpga_reset_n
      );
   U_4 : Visual_or_ent
      PORT MAP (
         hblanc       => hblanc_internal,
         vblanc       => vblanc_internal,
         fpga_clk_65M => fpga_clk_65M,
         fpga_reset_n => fpga_reset_n,
         vga_blank_n  => vga_blank_n
      );
   U_1 : Visual_vcnt_ent
      PORT MAP (
         vcnt         => vcnt,
         hsyncr       => hsyncr_internal,
         fpga_clk_65M => fpga_clk_65M,
         fpga_reset_n => fpga_reset_n
      );
   U_3 : Visual_vsyncr_ent
      PORT MAP (
         vcnt         => vcnt,
         fpga_clk_65M => fpga_clk_65M,
         fpga_reset_n => fpga_reset_n,
         vga_sync     => vga_sync,
         vsyncr       => vsyncr,
         vblanc       => vblanc_internal
      );

   -- Implicit buffered output assignments
   hblanc <= hblanc_internal;
   hsyncr <= hsyncr_internal;
   vblanc <= vblanc_internal;

END struct;
