// Seed: 2597198126
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input tri id_2,
    output supply0 id_3,
    output wire id_4
);
  wire id_6;
  assign module_2.id_1 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd63,
    parameter id_5 = 32'd77
) (
    output wire id_0,
    input  wire _id_1,
    input  tri  id_2,
    input  tri1 id_3
);
  logic _id_5;
  logic [-1 : id_1] id_6;
  ;
  wire id_7;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_0,
      id_0
  );
  wire [(  1  ) : id_5] id_8;
endmodule
module module_2 (
    output uwire id_0,
    inout tri0 id_1,
    input wand id_2,
    input tri id_3,
    input wor id_4,
    output supply1 id_5
    , id_10,
    input tri id_6,
    input tri0 id_7,
    input wand id_8
);
  wire id_11;
  xnor primCall (id_0, id_2, id_10, id_1);
  module_0 modCall_1 (
      id_2,
      id_6,
      id_1,
      id_1,
      id_0
  );
  wire id_12 = 1;
  always begin : LABEL_0
    id_10 <= id_6;
  end
endmodule
