# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../sources_1/new/clock_enable.vhd" \
"../../../../DE1-Projekt-2.srcs/sources_1/new/lock.vhd" \
"../../../../DE1-Projekt-2.srcs/sim_1/new/tb_lock.vhd" \

# Do not sort compile order
nosort
