// Seed: 1590473746
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_4;
  assign module_2.id_13 = 0;
  assign module_1.id_0 = 0;
  assign id_3 = id_1;
  always id_3 = id_1 && id_4;
endmodule
module module_1 (
    output wire  id_0,
    input  wire  id_1,
    output logic id_2
);
  parameter id_4 = 1;
  always id_2 <= 1'd0;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
endmodule
macromodule module_2 (
    input supply0 id_0,
    output tri1 id_1,
    input uwire id_2,
    output wand id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wor id_6,
    id_16,
    input tri1 id_7,
    input wand id_8,
    input uwire id_9,
    input supply1 id_10,
    output uwire id_11,
    input tri id_12,
    input wand id_13,
    output supply1 id_14
);
  assign id_14 = 1;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
endmodule
