0.7
2020.2
Nov 18 2020
09:47:47
E:/STM32SSC/FPGA/Code/3_3_8_Decoder_Demo/3_3_8_Decoder_Demo.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
E:/STM32SSC/FPGA/Code/3_3_8_Decoder_Demo/3_3_8_Decoder_Demo.srcs/sim_1/new/3_8_decoder_test.v,1716390749,verilog,,,,tb_decoder,,,,,,,,
E:/STM32SSC/FPGA/Code/3_3_8_Decoder_Demo/3_3_8_Decoder_Demo.srcs/sources_1/new/3_8_decoder.v,1716389788,verilog,,E:/STM32SSC/FPGA/Code/3_3_8_Decoder_Demo/3_3_8_Decoder_Demo.srcs/sim_1/new/3_8_decoder_test.v,,decoder,,,,,,,,
