vendor_name = ModelSim
source_file = 1, /home/parallels/Documents/MIPS/registrador32.vhd
source_file = 1, /home/parallels/Documents/MIPS/mux32.vhd
source_file = 1, /home/parallels/Documents/MIPS/mux5.vhd
source_file = 1, /home/parallels/Documents/MIPS/add32.vhd
source_file = 1, /home/parallels/Documents/MIPS/ext16to32.vhd
source_file = 1, /home/parallels/Documents/MIPS/and2.vhd
source_file = 1, /home/parallels/Documents/MIPS/shifter2_32to32.vhd
source_file = 1, /home/parallels/Documents/MIPS/shifter2_26to32.vhd
source_file = 1, /home/parallels/Documents/MIPS/registerBank32.vhd
source_file = 1, /home/parallels/Documents/MIPS/nor32.vhd
source_file = 1, /home/parallels/Documents/MIPS/not32.vhd
source_file = 1, /home/parallels/Documents/MIPS/and32.vhd
source_file = 1, /home/parallels/Documents/MIPS/or32.vhd
source_file = 1, /home/parallels/Documents/MIPS/mux32_4.vhd
source_file = 1, /home/parallels/Documents/MIPS/overflow.vhd
source_file = 1, /home/parallels/Documents/MIPS/ULA.vhd
source_file = 1, /home/parallels/Documents/MIPS/andoverf.vhd
source_file = 1, /home/parallels/Documents/MIPS/ALUControl.vhd
source_file = 1, /home/parallels/Documents/MIPS/instructionMemory.vhd
source_file = 1, /home/parallels/Documents/MIPS/dataMemory.vhd
source_file = 1, /home/parallels/Documents/MIPS/db/MIPS_QuartusPrimeProject.cmp.rdb
source_file = 1, /home/parallels/Documents/MIPS/MIPS.vhd
source_file = 1, /home/parallels/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/parallels/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/parallels/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/parallels/intelFPGA_lite/17.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/parallels/Documents/MIPS/db/MIPS_QuartusPrimeProject.cbx.xml
design_name = MIPS
instance = comp, \OpCode[0]~output , OpCode[0]~output, MIPS, 1
instance = comp, \OpCode[1]~output , OpCode[1]~output, MIPS, 1
instance = comp, \OpCode[2]~output , OpCode[2]~output, MIPS, 1
instance = comp, \OpCode[3]~output , OpCode[3]~output, MIPS, 1
instance = comp, \OpCode[4]~output , OpCode[4]~output, MIPS, 1
instance = comp, \OpCode[5]~output , OpCode[5]~output, MIPS, 1
instance = comp, \mux_PC~input , mux_PC~input, MIPS, 1
instance = comp, \Mux_RtRd~input , Mux_RtRd~input, MIPS, 1
instance = comp, \habEscritaReg~input , habEscritaReg~input, MIPS, 1
instance = comp, \mux_RtIm~input , mux_RtIm~input, MIPS, 1
instance = comp, \ULAOPer[0]~input , ULAOPer[0]~input, MIPS, 1
instance = comp, \ULAOPer[1]~input , ULAOPer[1]~input, MIPS, 1
instance = comp, \mux_ULAMem~input , mux_ULAMem~input, MIPS, 1
instance = comp, \BEQ~input , BEQ~input, MIPS, 1
instance = comp, \habLeituraMEM~input , habLeituraMEM~input, MIPS, 1
instance = comp, \habEscritaMEM~input , habEscritaMEM~input, MIPS, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
