INFO: [VRFC 10-2263] Analyzing Verilog file "F:/yzx_vivadoproject/Lab_1_Encode_Decode/Lab_1_Encode_Decode.srcs/sources_1/new/CODER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ECD
INFO: [VRFC 10-311] analyzing module DCD
INFO: [VRFC 10-311] analyzing module CODER
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/yzx_vivadoproject/Lab_1_Encode_Decode/Lab_1_Encode_Decode.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_1
INFO: [VRFC 10-311] analyzing module mux2_2
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4_8
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/yzx_vivadoproject/Lab_1_Encode_Decode/Lab_1_Encode_Decode.srcs/sources_1/new/seven_disp_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_disp_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/yzx_vivadoproject/Lab_1_Encode_Decode/Lab_1_Encode_Decode.srcs/sim_1/new/CODER_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CODER_tb
