$date
	Sun Jun 15 19:01:17 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module seven_seg_tb $end
$var wire 4 ! B [3:0] $end
$var reg 7 " A [6:0] $end
$scope module DUT $end
$var wire 7 # in [6:0] $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
bx #
bx "
bx !
$end
#5000
b1 !
b1 $
b110 "
b110 #
#10000
b1001 !
b1001 $
b1100111 "
b1100111 #
#15000
