#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x143108e50 .scope module, "decoder_2_4" "decoder_2_4" 2 125;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /OUTPUT 4 "out";
L_0x138040010 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x143109170_0 .net/2u *"_ivl_0", 3 0, L_0x138040010;  1 drivers
v0x143119200_0 .net "out", 3 0, L_0x14311cf50;  1 drivers
o0x138008070 .functor BUFZ 2, C4<zz>; HiZ drive
v0x1431192a0_0 .net "sel", 1 0, o0x138008070;  0 drivers
L_0x14311cf50 .shift/l 4, L_0x138040010, o0x138008070;
S_0x143108ff0 .scope module, "tb_register_file" "tb_register_file" 2 134;
 .timescale 0 0;
v0x14311ca60_0 .var "clk", 0 0;
v0x14311caf0_0 .var "read_address", 1 0;
v0x14311cb80_0 .net "read_data", 7 0, L_0x14311daf0;  1 drivers
v0x14311cc50_0 .var "reset_b", 0 0;
v0x14311cce0_0 .var "write_address", 1 0;
v0x14311cdf0_0 .var "write_data", 7 0;
v0x14311ce80_0 .var "write_enable", 0 0;
S_0x143119380 .scope module, "cut" "register_file" 2 146, 2 42 0, S_0x143108ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_b";
    .port_info 2 /INPUT 8 "write_data";
    .port_info 3 /INPUT 2 "write_address";
    .port_info 4 /INPUT 1 "write_enable";
    .port_info 5 /OUTPUT 8 "read_data";
    .port_info 6 /INPUT 2 "read_address";
L_0x138040058 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14311c200_0 .net "clear", 3 0, L_0x138040058;  1 drivers
v0x14311c2a0_0 .net "clk", 0 0, v0x14311ca60_0;  1 drivers
v0x14311c3c0_0 .net "data", 31 0, L_0x14311d760;  1 drivers
v0x14311c450_0 .net "load", 3 0, v0x143119980_0;  1 drivers
v0x14311c500_0 .net "read_address", 1 0, v0x14311caf0_0;  1 drivers
v0x14311c5d0_0 .net "read_data", 7 0, L_0x14311daf0;  alias, 1 drivers
v0x14311c680_0 .net "reset_b", 0 0, v0x14311cc50_0;  1 drivers
v0x14311c790_0 .net "write_address", 1 0, v0x14311cce0_0;  1 drivers
v0x14311c840_0 .net "write_data", 7 0, v0x14311cdf0_0;  1 drivers
v0x14311c9d0_0 .net "write_enable", 0 0, v0x14311ce80_0;  1 drivers
L_0x14311d030 .part v0x143119980_0, 0, 1;
L_0x14311d130 .part L_0x138040058, 0, 1;
L_0x14311d210 .part v0x143119980_0, 1, 1;
L_0x14311d2d0 .part L_0x138040058, 1, 1;
L_0x14311d390 .part v0x143119980_0, 2, 1;
L_0x14311d500 .part L_0x138040058, 2, 1;
L_0x14311d620 .part v0x143119980_0, 3, 1;
L_0x14311d6c0 .part L_0x138040058, 3, 1;
L_0x14311d760 .concat8 [ 8 8 8 8], v0x14311a890_0, v0x14311b030_0, v0x14311b7f0_0, v0x14311bfc0_0;
S_0x143119630 .scope module, "dec" "decoder_2_4_enable" 2 59, 2 23 0, S_0x143119380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "enable";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 4 "out";
v0x1431198d0_0 .net "enable", 0 0, v0x14311ce80_0;  alias, 1 drivers
v0x143119980_0 .var "out", 3 0;
v0x143119a30_0 .net "sel", 1 0, v0x14311cce0_0;  alias, 1 drivers
E_0x143119870 .event anyedge, v0x1431198d0_0, v0x143119a30_0;
S_0x143119b40 .scope module, "mux" "mux_4_1" 2 106, 2 115 0, S_0x143119380;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "sel";
    .port_info 1 /INPUT 32 "data";
    .port_info 2 /OUTPUT 8 "out";
v0x143119d60_0 .net *"_ivl_0", 4 0, L_0x14311d890;  1 drivers
L_0x1380400a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x143119e10_0 .net *"_ivl_3", 2 0, L_0x1380400a0;  1 drivers
L_0x1380400e8 .functor BUFT 1, C4<01000>, C4<0>, C4<0>, C4<0>;
v0x143119ec0_0 .net/2u *"_ivl_4", 4 0, L_0x1380400e8;  1 drivers
v0x143119f80_0 .net *"_ivl_7", 4 0, L_0x14311d9b0;  1 drivers
v0x14311a030_0 .net "data", 31 0, L_0x14311d760;  alias, 1 drivers
v0x14311a110_0 .net "out", 7 0, L_0x14311daf0;  alias, 1 drivers
v0x14311a1c0_0 .net "sel", 1 0, v0x14311caf0_0;  alias, 1 drivers
L_0x14311d890 .concat [ 2 3 0 0], v0x14311caf0_0, L_0x1380400a0;
L_0x14311d9b0 .arith/mult 5, L_0x14311d890, L_0x1380400e8;
L_0x14311daf0 .part/v L_0x14311d760, L_0x14311d9b0, 8;
S_0x14311a2c0 .scope module, "reg0" "register" 2 63, 2 1 0, S_0x143119380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_b";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x14311a480 .param/l "width" 0 2 2, +C4<00000000000000000000000000001000>;
v0x14311a6b0_0 .net "clear", 0 0, L_0x14311d130;  1 drivers
v0x14311a760_0 .net "clk", 0 0, v0x14311ca60_0;  alias, 1 drivers
v0x14311a800_0 .net "data_in", 7 0, v0x14311cdf0_0;  alias, 1 drivers
v0x14311a890_0 .var "data_out", 7 0;
v0x14311a920_0 .net "load", 0 0, L_0x14311d030;  1 drivers
v0x14311a9f0_0 .net "reset_b", 0 0, v0x14311cc50_0;  alias, 1 drivers
E_0x14311a660/0 .event negedge, v0x14311a9f0_0;
E_0x14311a660/1 .event posedge, v0x14311a760_0;
E_0x14311a660 .event/or E_0x14311a660/0, E_0x14311a660/1;
S_0x14311ab00 .scope module, "reg1" "register" 2 74, 2 1 0, S_0x143119380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_b";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x14311acc0 .param/l "width" 0 2 2, +C4<00000000000000000000000000001000>;
v0x14311ae50_0 .net "clear", 0 0, L_0x14311d2d0;  1 drivers
v0x14311af00_0 .net "clk", 0 0, v0x14311ca60_0;  alias, 1 drivers
v0x14311afa0_0 .net "data_in", 7 0, v0x14311cdf0_0;  alias, 1 drivers
v0x14311b030_0 .var "data_out", 7 0;
v0x14311b0c0_0 .net "load", 0 0, L_0x14311d210;  1 drivers
v0x14311b190_0 .net "reset_b", 0 0, v0x14311cc50_0;  alias, 1 drivers
S_0x14311b280 .scope module, "reg2" "register" 2 85, 2 1 0, S_0x143119380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_b";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x14311b480 .param/l "width" 0 2 2, +C4<00000000000000000000000000001000>;
v0x14311b610_0 .net "clear", 0 0, L_0x14311d500;  1 drivers
v0x14311b6c0_0 .net "clk", 0 0, v0x14311ca60_0;  alias, 1 drivers
v0x14311b760_0 .net "data_in", 7 0, v0x14311cdf0_0;  alias, 1 drivers
v0x14311b7f0_0 .var "data_out", 7 0;
v0x14311b890_0 .net "load", 0 0, L_0x14311d390;  1 drivers
v0x14311b960_0 .net "reset_b", 0 0, v0x14311cc50_0;  alias, 1 drivers
S_0x14311ba90 .scope module, "reg3" "register" 2 96, 2 1 0, S_0x143119380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_b";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
P_0x14311bc50 .param/l "width" 0 2 2, +C4<00000000000000000000000000001000>;
v0x14311bde0_0 .net "clear", 0 0, L_0x14311d6c0;  1 drivers
v0x14311be90_0 .net "clk", 0 0, v0x14311ca60_0;  alias, 1 drivers
v0x14311bf30_0 .net "data_in", 7 0, v0x14311cdf0_0;  alias, 1 drivers
v0x14311bfc0_0 .var "data_out", 7 0;
v0x14311c050_0 .net "load", 0 0, L_0x14311d620;  1 drivers
v0x14311c0e0_0 .net "reset_b", 0 0, v0x14311cc50_0;  alias, 1 drivers
    .scope S_0x143119630;
T_0 ;
    %wait E_0x143119870;
    %load/vec4 v0x1431198d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x143119a30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x143119980_0, 0, 4;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x143119980_0, 0, 4;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x143119980_0, 0, 4;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x143119980_0, 0, 4;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x143119980_0, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x14311a2c0;
T_1 ;
    %wait E_0x14311a660;
    %load/vec4 v0x14311a9f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14311a890_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14311a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14311a890_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x14311a920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14311a800_0;
    %assign/vec4 v0x14311a890_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14311ab00;
T_2 ;
    %wait E_0x14311a660;
    %load/vec4 v0x14311b190_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14311b030_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14311ae50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14311b030_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x14311b0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x14311afa0_0;
    %assign/vec4 v0x14311b030_0, 0;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14311b280;
T_3 ;
    %wait E_0x14311a660;
    %load/vec4 v0x14311b960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14311b7f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x14311b610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14311b7f0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x14311b890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x14311b760_0;
    %assign/vec4 v0x14311b7f0_0, 0;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14311ba90;
T_4 ;
    %wait E_0x14311a660;
    %load/vec4 v0x14311c0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14311bfc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14311bde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x14311bfc0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x14311c050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x14311bf30_0;
    %assign/vec4 v0x14311bfc0_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x143108ff0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v0x14311ca60_0;
    %inv;
    %store/vec4 v0x14311ca60_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x143108ff0;
T_6 ;
    %vpi_call 2 162 "$display", "w data | w addr | w en | r data | r addr" {0 0 0};
    %vpi_call 2 163 "$monitor", "   %h  |    %h   |   %b  |   %h   |  %h", v0x14311cdf0_0, v0x14311cce0_0, v0x14311ce80_0, v0x14311cb80_0, v0x14311caf0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14311ca60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14311cc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14311ce80_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x14311cdf0_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14311cce0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14311caf0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14311cc50_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14311caf0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14311cce0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0x14311cdf0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14311cce0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x14311caf0_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x14311caf0_0, 0, 2;
    %vpi_call 2 188 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "register_file.v";
