

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Feb 06 13:02:29 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og9 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    10                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    11                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    12                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Generated 25/07/2024 GMT
    16                           ; 
    17                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000FE0                     bsr             equ	4064
    50   000FE9                     fsr0            equ	4073
    51   000FEA                     fsr0h           equ	4074
    52   000FE9                     fsr0l           equ	4073
    53   000FE1                     fsr1            equ	4065
    54   000FE2                     fsr1h           equ	4066
    55   000FE1                     fsr1l           equ	4065
    56   000FD9                     fsr2            equ	4057
    57   000FDA                     fsr2h           equ	4058
    58   000FD9                     fsr2l           equ	4057
    59   000FEF                     indf0           equ	4079
    60   000FE7                     indf1           equ	4071
    61   000FDF                     indf2           equ	4063
    62   000FF2                     intcon          equ	4082
    63   000000                     nvmcon          equ	0
    64   000FF9                     pcl             equ	4089
    65   000FFA                     pclath          equ	4090
    66   000FFB                     pclatu          equ	4091
    67   000FEB                     plusw0          equ	4075
    68   000FE3                     plusw1          equ	4067
    69   000FDB                     plusw2          equ	4059
    70   000FED                     postdec0        equ	4077
    71   000FE5                     postdec1        equ	4069
    72   000FDD                     postdec2        equ	4061
    73   000FEE                     postinc0        equ	4078
    74   000FE6                     postinc1        equ	4070
    75   000FDE                     postinc2        equ	4062
    76   000FEC                     preinc0         equ	4076
    77   000FE4                     preinc1         equ	4068
    78   000FDC                     preinc2         equ	4060
    79   000FF3                     prod            equ	4083
    80   000FF4                     prodh           equ	4084
    81   000FF3                     prodl           equ	4083
    82   000FD8                     status          equ	4056
    83   000FF5                     tablat          equ	4085
    84   000FF6                     tblptr          equ	4086
    85   000FF7                     tblptrh         equ	4087
    86   000FF6                     tblptrl         equ	4086
    87   000FF8                     tblptru         equ	4088
    88   000FFD                     tosl            equ	4093
    89   000FE8                     wreg            equ	4072
    90   000F62                     SPPDATA         equ	3938	;# 
    91   000F63                     SPPCFG          equ	3939	;# 
    92   000F64                     SPPEPS          equ	3940	;# 
    93   000F65                     SPPCON          equ	3941	;# 
    94   000F66                     UFRM            equ	3942	;# 
    95   000F66                     UFRML           equ	3942	;# 
    96   000F67                     UFRMH           equ	3943	;# 
    97   000F68                     UIR             equ	3944	;# 
    98   000F69                     UIE             equ	3945	;# 
    99   000F6A                     UEIR            equ	3946	;# 
   100   000F6B                     UEIE            equ	3947	;# 
   101   000F6C                     USTAT           equ	3948	;# 
   102   000F6D                     UCON            equ	3949	;# 
   103   000F6E                     UADDR           equ	3950	;# 
   104   000F6F                     UCFG            equ	3951	;# 
   105   000F70                     UEP0            equ	3952	;# 
   106   000F71                     UEP1            equ	3953	;# 
   107   000F72                     UEP2            equ	3954	;# 
   108   000F73                     UEP3            equ	3955	;# 
   109   000F74                     UEP4            equ	3956	;# 
   110   000F75                     UEP5            equ	3957	;# 
   111   000F76                     UEP6            equ	3958	;# 
   112   000F77                     UEP7            equ	3959	;# 
   113   000F78                     UEP8            equ	3960	;# 
   114   000F79                     UEP9            equ	3961	;# 
   115   000F7A                     UEP10           equ	3962	;# 
   116   000F7B                     UEP11           equ	3963	;# 
   117   000F7C                     UEP12           equ	3964	;# 
   118   000F7D                     UEP13           equ	3965	;# 
   119   000F7E                     UEP14           equ	3966	;# 
   120   000F7F                     UEP15           equ	3967	;# 
   121   000F80                     PORTA           equ	3968	;# 
   122   000F81                     PORTB           equ	3969	;# 
   123   000F82                     PORTC           equ	3970	;# 
   124   000F83                     PORTD           equ	3971	;# 
   125   000F84                     PORTE           equ	3972	;# 
   126   000F89                     LATA            equ	3977	;# 
   127   000F8A                     LATB            equ	3978	;# 
   128   000F8B                     LATC            equ	3979	;# 
   129   000F8C                     LATD            equ	3980	;# 
   130   000F8D                     LATE            equ	3981	;# 
   131   000F92                     TRISA           equ	3986	;# 
   132   000F92                     DDRA            equ	3986	;# 
   133   000F93                     TRISB           equ	3987	;# 
   134   000F93                     DDRB            equ	3987	;# 
   135   000F94                     TRISC           equ	3988	;# 
   136   000F94                     DDRC            equ	3988	;# 
   137   000F95                     TRISD           equ	3989	;# 
   138   000F95                     DDRD            equ	3989	;# 
   139   000F96                     TRISE           equ	3990	;# 
   140   000F96                     DDRE            equ	3990	;# 
   141   000F9B                     OSCTUNE         equ	3995	;# 
   142   000F9D                     PIE1            equ	3997	;# 
   143   000F9E                     PIR1            equ	3998	;# 
   144   000F9F                     IPR1            equ	3999	;# 
   145   000FA0                     PIE2            equ	4000	;# 
   146   000FA1                     PIR2            equ	4001	;# 
   147   000FA2                     IPR2            equ	4002	;# 
   148   000FA6                     EECON1          equ	4006	;# 
   149   000FA7                     EECON2          equ	4007	;# 
   150   000FA8                     EEDATA          equ	4008	;# 
   151   000FA9                     EEADR           equ	4009	;# 
   152   000FAB                     RCSTA           equ	4011	;# 
   153   000FAB                     RCSTA1          equ	4011	;# 
   154   000FAC                     TXSTA           equ	4012	;# 
   155   000FAC                     TXSTA1          equ	4012	;# 
   156   000FAD                     TXREG           equ	4013	;# 
   157   000FAD                     TXREG1          equ	4013	;# 
   158   000FAE                     RCREG           equ	4014	;# 
   159   000FAE                     RCREG1          equ	4014	;# 
   160   000FAF                     SPBRG           equ	4015	;# 
   161   000FAF                     SPBRG1          equ	4015	;# 
   162   000FB0                     SPBRGH          equ	4016	;# 
   163   000FB1                     T3CON           equ	4017	;# 
   164   000FB2                     TMR3            equ	4018	;# 
   165   000FB2                     TMR3L           equ	4018	;# 
   166   000FB3                     TMR3H           equ	4019	;# 
   167   000FB4                     CMCON           equ	4020	;# 
   168   000FB5                     CVRCON          equ	4021	;# 
   169   000FB6                     ECCP1AS         equ	4022	;# 
   170   000FB6                     CCP1AS          equ	4022	;# 
   171   000FB7                     ECCP1DEL        equ	4023	;# 
   172   000FB7                     CCP1DEL         equ	4023	;# 
   173   000FB8                     BAUDCON         equ	4024	;# 
   174   000FB8                     BAUDCTL         equ	4024	;# 
   175   000FBA                     CCP2CON         equ	4026	;# 
   176   000FBB                     CCPR2           equ	4027	;# 
   177   000FBB                     CCPR2L          equ	4027	;# 
   178   000FBC                     CCPR2H          equ	4028	;# 
   179   000FBD                     CCP1CON         equ	4029	;# 
   180   000FBD                     ECCP1CON        equ	4029	;# 
   181   000FBE                     CCPR1           equ	4030	;# 
   182   000FBE                     CCPR1L          equ	4030	;# 
   183   000FBF                     CCPR1H          equ	4031	;# 
   184   000FC0                     ADCON2          equ	4032	;# 
   185   000FC1                     ADCON1          equ	4033	;# 
   186   000FC2                     ADCON0          equ	4034	;# 
   187   000FC3                     ADRES           equ	4035	;# 
   188   000FC3                     ADRESL          equ	4035	;# 
   189   000FC4                     ADRESH          equ	4036	;# 
   190   000FC5                     SSPCON2         equ	4037	;# 
   191   000FC6                     SSPCON1         equ	4038	;# 
   192   000FC7                     SSPSTAT         equ	4039	;# 
   193   000FC8                     SSPADD          equ	4040	;# 
   194   000FC9                     SSPBUF          equ	4041	;# 
   195   000FCA                     T2CON           equ	4042	;# 
   196   000FCB                     PR2             equ	4043	;# 
   197   000FCB                     MEMCON          equ	4043	;# 
   198   000FCC                     TMR2            equ	4044	;# 
   199   000FCD                     T1CON           equ	4045	;# 
   200   000FCE                     TMR1            equ	4046	;# 
   201   000FCE                     TMR1L           equ	4046	;# 
   202   000FCF                     TMR1H           equ	4047	;# 
   203   000FD0                     RCON            equ	4048	;# 
   204   000FD1                     WDTCON          equ	4049	;# 
   205   000FD2                     HLVDCON         equ	4050	;# 
   206   000FD2                     LVDCON          equ	4050	;# 
   207   000FD3                     OSCCON          equ	4051	;# 
   208   000FD5                     T0CON           equ	4053	;# 
   209   000FD6                     TMR0            equ	4054	;# 
   210   000FD6                     TMR0L           equ	4054	;# 
   211   000FD7                     TMR0H           equ	4055	;# 
   212   000FD8                     STATUS          equ	4056	;# 
   213   000FD9                     FSR2            equ	4057	;# 
   214   000FD9                     FSR2L           equ	4057	;# 
   215   000FDA                     FSR2H           equ	4058	;# 
   216   000FDB                     PLUSW2          equ	4059	;# 
   217   000FDC                     PREINC2         equ	4060	;# 
   218   000FDD                     POSTDEC2        equ	4061	;# 
   219   000FDE                     POSTINC2        equ	4062	;# 
   220   000FDF                     INDF2           equ	4063	;# 
   221   000FE0                     BSR             equ	4064	;# 
   222   000FE1                     FSR1            equ	4065	;# 
   223   000FE1                     FSR1L           equ	4065	;# 
   224   000FE2                     FSR1H           equ	4066	;# 
   225   000FE3                     PLUSW1          equ	4067	;# 
   226   000FE4                     PREINC1         equ	4068	;# 
   227   000FE5                     POSTDEC1        equ	4069	;# 
   228   000FE6                     POSTINC1        equ	4070	;# 
   229   000FE7                     INDF1           equ	4071	;# 
   230   000FE8                     WREG            equ	4072	;# 
   231   000FE9                     FSR0            equ	4073	;# 
   232   000FE9                     FSR0L           equ	4073	;# 
   233   000FEA                     FSR0H           equ	4074	;# 
   234   000FEB                     PLUSW0          equ	4075	;# 
   235   000FEC                     PREINC0         equ	4076	;# 
   236   000FED                     POSTDEC0        equ	4077	;# 
   237   000FEE                     POSTINC0        equ	4078	;# 
   238   000FEF                     INDF0           equ	4079	;# 
   239   000FF0                     INTCON3         equ	4080	;# 
   240   000FF1                     INTCON2         equ	4081	;# 
   241   000FF2                     INTCON          equ	4082	;# 
   242   000FF3                     PROD            equ	4083	;# 
   243   000FF3                     PRODL           equ	4083	;# 
   244   000FF4                     PRODH           equ	4084	;# 
   245   000FF5                     TABLAT          equ	4085	;# 
   246   000FF6                     TBLPTR          equ	4086	;# 
   247   000FF6                     TBLPTRL         equ	4086	;# 
   248   000FF7                     TBLPTRH         equ	4087	;# 
   249   000FF8                     TBLPTRU         equ	4088	;# 
   250   000FF9                     PCLAT           equ	4089	;# 
   251   000FF9                     PC              equ	4089	;# 
   252   000FF9                     PCL             equ	4089	;# 
   253   000FFA                     PCLATH          equ	4090	;# 
   254   000FFB                     PCLATU          equ	4091	;# 
   255   000FFC                     STKPTR          equ	4092	;# 
   256   000FFD                     TOS             equ	4093	;# 
   257   000FFD                     TOSL            equ	4093	;# 
   258   000FFE                     TOSH            equ	4094	;# 
   259   000FFF                     TOSU            equ	4095	;# 
   260   007D61                     _TRMT           set	32097
   261   000FAD                     _TXREG          set	4013
   262   000FAF                     _SPBRG          set	4015
   263   000FB8                     _BAUDCON        set	4024
   264   000FAB                     _RCSTA          set	4011
   265   000FAC                     _TXSTA          set	4012
   266   000FC0                     _ADCON2         set	4032
   267   000FC1                     _ADCON1         set	4033
   268   000FC2                     _ADCON0         set	4034
   269   000F8C                     _LATD           set	3980
   270   000F89                     _LATA           set	3977
   271   000F95                     _TRISD          set	3989
   272   000F92                     _TRISA          set	3986
   273                           
   274                           ; #config settings
   275                           
   276                           	psect	cinit
   277   000866                     __pcinit:
   278                           	callstack 0
   279   000866                     start_initialization:
   280                           	callstack 0
   281   000866                     __initialization:
   282                           	callstack 0
   283   000866                     end_of_initialization:
   284                           	callstack 0
   285   000866                     __end_of__initialization:
   286                           	callstack 0
   287   000866  0100               	movlb	0
   288   000868  EF01  F004         	goto	_main	;jump to C main() function
   289                           
   290                           	psect	cstackCOMRAM
   291   000001                     __pcstackCOMRAM:
   292                           	callstack 0
   293   000001                     transmitir@BufferT:
   294                           	callstack 0
   295   000001                     
   296                           ; 1 bytes @ 0x0
   297   000001                     	ds	1
   298   000002                     ??_main:
   299                           
   300                           ; 1 bytes @ 0x1
   301   000002                     	ds	2
   302                           
   303 ;;
   304 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   305 ;;
   306 ;; *************** function _main *****************
   307 ;; Defined at:
   308 ;;		line 8 in file "CLASS0602.c"
   309 ;; Parameters:    Size  Location     Type
   310 ;;		None
   311 ;; Auto vars:     Size  Location     Type
   312 ;;		None
   313 ;; Return value:  Size  Location     Type
   314 ;;                  1    wreg      void 
   315 ;; Registers used:
   316 ;;		wreg, status,2, cstack
   317 ;; Tracked objects:
   318 ;;		On entry : 0/0
   319 ;;		On exit  : 0/0
   320 ;;		Unchanged: 0/0
   321 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   322 ;;      Params:         0       0       0       0       0       0       0       0       0
   323 ;;      Locals:         0       0       0       0       0       0       0       0       0
   324 ;;      Temps:          2       0       0       0       0       0       0       0       0
   325 ;;      Totals:         2       0       0       0       0       0       0       0       0
   326 ;;Total ram usage:        2 bytes
   327 ;; Hardware stack levels required when called: 1
   328 ;; This function calls:
   329 ;;		_transmitir
   330 ;; This function is called by:
   331 ;;		Startup code after reset
   332 ;; This function uses a non-reentrant model
   333 ;;
   334                           
   335                           	psect	text0
   336   000802                     __ptext0:
   337                           	callstack 0
   338   000802                     _main:
   339                           	callstack 30
   340                           
   341                           ;CLASS0602.c: 9: TRISA = 0;
   342                           
   343                           ;incstack = 0
   344   000802  6A92               	clrf	146,c	;volatile
   345                           
   346                           ;CLASS0602.c: 10: TRISD=0;
   347   000804  6A95               	clrf	149,c	;volatile
   348                           
   349                           ;CLASS0602.c: 11: LATA = 0;
   350   000806  6A89               	clrf	137,c	;volatile
   351                           
   352                           ;CLASS0602.c: 12: LATD=0;
   353   000808  6A8C               	clrf	140,c	;volatile
   354                           
   355                           ;CLASS0602.c: 14: ADCON0 = 0b00000001;
   356   00080A  0E01               	movlw	1
   357   00080C  6EC2               	movwf	194,c	;volatile
   358                           
   359                           ;CLASS0602.c: 15: ADCON1 = 0b00000001;
   360   00080E  0E01               	movlw	1
   361   000810  6EC1               	movwf	193,c	;volatile
   362                           
   363                           ;CLASS0602.c: 16: ADCON2 = 0b00001000;
   364   000812  0E08               	movlw	8
   365   000814  6EC0               	movwf	192,c	;volatile
   366                           
   367                           ;CLASS0602.c: 17: TXSTA = 0b00100000;
   368   000816  0E20               	movlw	32
   369   000818  6EAC               	movwf	172,c	;volatile
   370                           
   371                           ;CLASS0602.c: 18: RCSTA = 0b10000000;
   372   00081A  0E80               	movlw	128
   373   00081C  6EAB               	movwf	171,c	;volatile
   374                           
   375                           ;CLASS0602.c: 19: BAUDCON = 0b0000000;
   376   00081E  6AB8               	clrf	184,c	;volatile
   377                           
   378                           ;CLASS0602.c: 20: SPBRG = 25;
   379   000820  0E19               	movlw	25
   380   000822  6EAF               	movwf	175,c	;volatile
   381   000824                     l812:
   382                           
   383                           ;CLASS0602.c: 23: transmitir('H');
   384   000824  0E48               	movlw	72
   385   000826  EC2D  F004         	call	_transmitir
   386                           
   387                           ;CLASS0602.c: 24: transmitir('o');
   388   00082A  0E6F               	movlw	111
   389   00082C  EC2D  F004         	call	_transmitir
   390                           
   391                           ;CLASS0602.c: 25: transmitir('l');
   392   000830  0E6C               	movlw	108
   393   000832  EC2D  F004         	call	_transmitir
   394                           
   395                           ;CLASS0602.c: 26: transmitir('a');
   396   000836  0E61               	movlw	97
   397   000838  EC2D  F004         	call	_transmitir
   398                           
   399                           ;CLASS0602.c: 27: transmitir('\r');
   400   00083C  0E0D               	movlw	13
   401   00083E  EC2D  F004         	call	_transmitir
   402                           
   403                           ;CLASS0602.c: 28: _delay((unsigned long)((1000)*(1000000/4000.0)));
   404   000842  0E02               	movlw	2
   405   000844  6E03               	movwf	(??_main+1)^0,c
   406   000846  0E45               	movlw	69
   407   000848  6E02               	movwf	??_main^0,c
   408   00084A  0EAA               	movlw	170
   409   00084C                     u27:
   410   00084C  2EE8               	decfsz	wreg,f,c
   411   00084E  D7FE               	bra	u27
   412   000850  2E02               	decfsz	??_main^0,f,c
   413   000852  D7FC               	bra	u27
   414   000854  2E03               	decfsz	(??_main+1)^0,f,c
   415   000856  D7FA               	bra	u27
   416   000858  D7E5               	goto	l812
   417   00085A                     __end_of_main:
   418                           	callstack 0
   419                           
   420 ;; *************** function _transmitir *****************
   421 ;; Defined at:
   422 ;;		line 37 in file "CLASS0602.c"
   423 ;; Parameters:    Size  Location     Type
   424 ;;  BufferT         1    wreg     unsigned char 
   425 ;; Auto vars:     Size  Location     Type
   426 ;;  BufferT         1    0[COMRAM] unsigned char 
   427 ;; Return value:  Size  Location     Type
   428 ;;                  1    wreg      void 
   429 ;; Registers used:
   430 ;;		wreg
   431 ;; Tracked objects:
   432 ;;		On entry : 0/0
   433 ;;		On exit  : 0/0
   434 ;;		Unchanged: 0/0
   435 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   436 ;;      Params:         0       0       0       0       0       0       0       0       0
   437 ;;      Locals:         1       0       0       0       0       0       0       0       0
   438 ;;      Temps:          0       0       0       0       0       0       0       0       0
   439 ;;      Totals:         1       0       0       0       0       0       0       0       0
   440 ;;Total ram usage:        1 bytes
   441 ;; Hardware stack levels used: 1
   442 ;; This function calls:
   443 ;;		Nothing
   444 ;; This function is called by:
   445 ;;		_main
   446 ;; This function uses a non-reentrant model
   447 ;;
   448                           
   449                           	psect	text1
   450   00085A                     __ptext1:
   451                           	callstack 0
   452   00085A                     _transmitir:
   453                           	callstack 30
   454                           
   455                           ;incstack = 0
   456                           ;transmitir@BufferT stored from wreg
   457   00085A  6E01               	movwf	transmitir@BufferT^0,c
   458   00085C                     
   459                           ;CLASS0602.c: 38: while(TRMT == 0);
   460   00085C  A2AC               	btfss	4012,1,c	;volatile
   461   00085E  D7FE               	goto	l802
   462                           
   463                           ;CLASS0602.c: 39: TXREG=BufferT;
   464   000860  C001  FFAD         	movff	transmitir@BufferT,4013	;volatile
   465   000864  0012               	return		;funcret
   466   000866                     __end_of_transmitir:
   467                           	callstack 0
   468                           
   469                           	psect	smallconst
   470   000800                     __psmallconst:
   471                           	callstack 0
   472   000800  00                 	db	0
   473   000801  00                 	db	0	; dummy byte at the end
   474   000000                     __activetblptr  equ	0
   475                           
   476                           	psect	rparam
   477   000001                     ___rparam_used  equ	1
   478   000000                     ___param_bank   equ	0
   479   000000                     __Lparam        equ	__Lrparam
   480   000000                     __Hparam        equ	__Hrparam
   481                           
   482                           	psect	idloc
   483                           
   484                           ;Config register IDLOC0 @ 0x200000
   485                           ;	unspecified, using default values
   486   200000                     	org	2097152
   487   200000  FF                 	db	255
   488                           
   489                           ;Config register IDLOC1 @ 0x200001
   490                           ;	unspecified, using default values
   491   200001                     	org	2097153
   492   200001  FF                 	db	255
   493                           
   494                           ;Config register IDLOC2 @ 0x200002
   495                           ;	unspecified, using default values
   496   200002                     	org	2097154
   497   200002  FF                 	db	255
   498                           
   499                           ;Config register IDLOC3 @ 0x200003
   500                           ;	unspecified, using default values
   501   200003                     	org	2097155
   502   200003  FF                 	db	255
   503                           
   504                           ;Config register IDLOC4 @ 0x200004
   505                           ;	unspecified, using default values
   506   200004                     	org	2097156
   507   200004  FF                 	db	255
   508                           
   509                           ;Config register IDLOC5 @ 0x200005
   510                           ;	unspecified, using default values
   511   200005                     	org	2097157
   512   200005  FF                 	db	255
   513                           
   514                           ;Config register IDLOC6 @ 0x200006
   515                           ;	unspecified, using default values
   516   200006                     	org	2097158
   517   200006  FF                 	db	255
   518                           
   519                           ;Config register IDLOC7 @ 0x200007
   520                           ;	unspecified, using default values
   521   200007                     	org	2097159
   522   200007  FF                 	db	255
   523                           
   524                           	psect	config
   525                           
   526                           ;Config register CONFIG1L @ 0x300000
   527                           ;	unspecified, using default values
   528                           ;	PLL Prescaler Selection bits
   529                           ;	PLLDIV = 0x0, unprogrammed default
   530                           ;	System Clock Postscaler Selection bits
   531                           ;	CPUDIV = 0x0, unprogrammed default
   532                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   533                           ;	USBDIV = 0x0, unprogrammed default
   534   300000                     	org	3145728
   535   300000  00                 	db	0
   536                           
   537                           ;Config register CONFIG1H @ 0x300001
   538                           ;	Oscillator Selection bits
   539                           ;	FOSC = INTOSC_EC, Internal oscillator, CLKO function on RA6, EC used by USB (INTCKO)
   540                           ;	Fail-Safe Clock Monitor Enable bit
   541                           ;	FCMEN = 0x0, unprogrammed default
   542                           ;	Internal/External Oscillator Switchover bit
   543                           ;	IESO = 0x0, unprogrammed default
   544   300001                     	org	3145729
   545   300001  09                 	db	9
   546                           
   547                           ;Config register CONFIG2L @ 0x300002
   548                           ;	unspecified, using default values
   549                           ;	Power-up Timer Enable bit
   550                           ;	PWRT = 0x1, unprogrammed default
   551                           ;	Brown-out Reset Enable bits
   552                           ;	BOR = 0x3, unprogrammed default
   553                           ;	Brown-out Reset Voltage bits
   554                           ;	BORV = 0x3, unprogrammed default
   555                           ;	USB Voltage Regulator Enable bit
   556                           ;	VREGEN = 0x0, unprogrammed default
   557   300002                     	org	3145730
   558   300002  1F                 	db	31
   559                           
   560                           ;Config register CONFIG2H @ 0x300003
   561                           ;	Watchdog Timer Enable bit
   562                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   563                           ;	Watchdog Timer Postscale Select bits
   564                           ;	WDTPS = 0xF, unprogrammed default
   565   300003                     	org	3145731
   566   300003  1E                 	db	30
   567                           
   568                           ; Padding undefined space
   569   300004                     	org	3145732
   570   300004  FF                 	db	255
   571                           
   572                           ;Config register CONFIG3H @ 0x300005
   573                           ;	unspecified, using default values
   574                           ;	CCP2 MUX bit
   575                           ;	CCP2MX = 0x1, unprogrammed default
   576                           ;	PORTB A/D Enable bit
   577                           ;	PBADEN = 0x1, unprogrammed default
   578                           ;	Low-Power Timer 1 Oscillator Enable bit
   579                           ;	LPT1OSC = 0x0, unprogrammed default
   580                           ;	MCLR Pin Enable bit
   581                           ;	MCLRE = 0x1, unprogrammed default
   582   300005                     	org	3145733
   583   300005  83                 	db	131
   584                           
   585                           ;Config register CONFIG4L @ 0x300006
   586                           ;	unspecified, using default values
   587                           ;	Stack Full/Underflow Reset Enable bit
   588                           ;	STVREN = 0x1, unprogrammed default
   589                           ;	Single-Supply ICSP Enable bit
   590                           ;	LVP = 0x1, unprogrammed default
   591                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   592                           ;	ICPRT = 0x0, unprogrammed default
   593                           ;	Extended Instruction Set Enable bit
   594                           ;	XINST = 0x0, unprogrammed default
   595                           ;	Background Debugger Enable bit
   596                           ;	DEBUG = 0x1, unprogrammed default
   597   300006                     	org	3145734
   598   300006  85                 	db	133
   599                           
   600                           ; Padding undefined space
   601   300007                     	org	3145735
   602   300007  FF                 	db	255
   603                           
   604                           ;Config register CONFIG5L @ 0x300008
   605                           ;	unspecified, using default values
   606                           ;	Code Protection bit
   607                           ;	CP0 = 0x1, unprogrammed default
   608                           ;	Code Protection bit
   609                           ;	CP1 = 0x1, unprogrammed default
   610                           ;	Code Protection bit
   611                           ;	CP2 = 0x1, unprogrammed default
   612                           ;	Code Protection bit
   613                           ;	CP3 = 0x1, unprogrammed default
   614   300008                     	org	3145736
   615   300008  0F                 	db	15
   616                           
   617                           ;Config register CONFIG5H @ 0x300009
   618                           ;	unspecified, using default values
   619                           ;	Boot Block Code Protection bit
   620                           ;	CPB = 0x1, unprogrammed default
   621                           ;	Data EEPROM Code Protection bit
   622                           ;	CPD = 0x1, unprogrammed default
   623   300009                     	org	3145737
   624   300009  C0                 	db	192
   625                           
   626                           ;Config register CONFIG6L @ 0x30000A
   627                           ;	unspecified, using default values
   628                           ;	Write Protection bit
   629                           ;	WRT0 = 0x1, unprogrammed default
   630                           ;	Write Protection bit
   631                           ;	WRT1 = 0x1, unprogrammed default
   632                           ;	Write Protection bit
   633                           ;	WRT2 = 0x1, unprogrammed default
   634                           ;	Write Protection bit
   635                           ;	WRT3 = 0x1, unprogrammed default
   636   30000A                     	org	3145738
   637   30000A  0F                 	db	15
   638                           
   639                           ;Config register CONFIG6H @ 0x30000B
   640                           ;	unspecified, using default values
   641                           ;	Configuration Register Write Protection bit
   642                           ;	WRTC = 0x1, unprogrammed default
   643                           ;	Boot Block Write Protection bit
   644                           ;	WRTB = 0x1, unprogrammed default
   645                           ;	Data EEPROM Write Protection bit
   646                           ;	WRTD = 0x1, unprogrammed default
   647   30000B                     	org	3145739
   648   30000B  E0                 	db	224
   649                           
   650                           ;Config register CONFIG7L @ 0x30000C
   651                           ;	unspecified, using default values
   652                           ;	Table Read Protection bit
   653                           ;	EBTR0 = 0x1, unprogrammed default
   654                           ;	Table Read Protection bit
   655                           ;	EBTR1 = 0x1, unprogrammed default
   656                           ;	Table Read Protection bit
   657                           ;	EBTR2 = 0x1, unprogrammed default
   658                           ;	Table Read Protection bit
   659                           ;	EBTR3 = 0x1, unprogrammed default
   660   30000C                     	org	3145740
   661   30000C  0F                 	db	15
   662                           
   663                           ;Config register CONFIG7H @ 0x30000D
   664                           ;	unspecified, using default values
   665                           ;	Boot Block Table Read Protection bit
   666                           ;	EBTRB = 0x1, unprogrammed default
   667   30000D                     	org	3145741
   668   30000D  40                 	db	64
   669                           tosu	equ	0xFFF
   670                           tosh	equ	0xFFE
   671                           tosl	equ	0xFFD
   672                           stkptr	equ	0xFFC
   673                           pclatu	equ	0xFFB
   674                           pclath	equ	0xFFA
   675                           pcl	equ	0xFF9
   676                           tblptru	equ	0xFF8
   677                           tblptrh	equ	0xFF7
   678                           tblptrl	equ	0xFF6
   679                           tablat	equ	0xFF5
   680                           prodh	equ	0xFF4
   681                           prodl	equ	0xFF3
   682                           indf0	equ	0xFEF
   683                           postinc0	equ	0xFEE
   684                           postdec0	equ	0xFED
   685                           preinc0	equ	0xFEC
   686                           plusw0	equ	0xFEB
   687                           fsr0h	equ	0xFEA
   688                           fsr0l	equ	0xFE9
   689                           wreg	equ	0xFE8
   690                           indf1	equ	0xFE7
   691                           postinc1	equ	0xFE6
   692                           postdec1	equ	0xFE5
   693                           preinc1	equ	0xFE4
   694                           plusw1	equ	0xFE3
   695                           fsr1h	equ	0xFE2
   696                           fsr1l	equ	0xFE1
   697                           bsr	equ	0xFE0
   698                           indf2	equ	0xFDF
   699                           postinc2	equ	0xFDE
   700                           postdec2	equ	0xFDD
   701                           preinc2	equ	0xFDC
   702                           plusw2	equ	0xFDB
   703                           fsr2h	equ	0xFDA
   704                           fsr2l	equ	0xFD9
   705                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      3       3
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_transmitir

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      15
                                              1 COMRAM     2     2      0
                         _transmitir
 ---------------------------------------------------------------------------------
 (1) _transmitir                                           1     1      0      15
                                              0 COMRAM     1     1      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _transmitir

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh          82      0       0      0.0%
BITBIGSFRll         41      0       0      0.0%
BITBIGSFRlh         34      0       0      0.0%
COMRAM              95      3       3      3.2%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       3      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Feb 06 13:02:29 2025

                     u27 084C                      l802 085C                      l812 0824  
                    wreg 0FE8                     _LATA 0F89                     _LATD 0F8C  
                   _TRMT 7D61                     _main 0802                     start 0000  
           ___param_bank 0000                    ?_main 0001                    _RCSTA 0FAB  
                  _SPBRG 0FAF                    _TRISA 0F92                    _TRISD 0F95  
                  _TXREG 0FAD                    _TXSTA 0FAC          __initialization 0866  
           __end_of_main 085A                   ??_main 0002            __activetblptr 0000  
                 _ADCON0 0FC2                   _ADCON1 0FC1                   _ADCON2 0FC0  
                 isa$std 0001             __mediumconst 0000               __accesstop 0060  
__end_of__initialization 0866            ___rparam_used 0001           __pcstackCOMRAM 0001  
      transmitir@BufferT 0001                  _BAUDCON 0FB8                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0800                  __pcinit 0866  
                __ramtop 0800                  __ptext0 0802                  __ptext1 085A  
   end_of_initialization 0866               _transmitir 085A      start_initialization 0866  
            ?_transmitir 0001              __smallconst 0800                 __Hrparam 0000  
               __Lrparam 0000                 isa$xinst 0000             ??_transmitir 0001  
     __end_of_transmitir 0866  
