# Output products list for <romSiete50x72>
_xmsgs\pn_parser.xmsgs
blk_mem_gen_ds512.pdf
blk_mem_gen_v6_3_readme.txt
romSiete50x72.asy
romSiete50x72.gise
romSiete50x72.mif
romSiete50x72.ngc
romSiete50x72.sym
romSiete50x72.v
romSiete50x72.veo
romSiete50x72.xco
romSiete50x72.xise
romSiete50x72\example_design\bmg_wrapper.vhd
romSiete50x72\example_design\romSiete50x72_top.ucf
romSiete50x72\example_design\romSiete50x72_top.vhd
romSiete50x72\example_design\romSiete50x72_top.xdc
romSiete50x72\implement\implement.bat
romSiete50x72\implement\implement.sh
romSiete50x72\implement\planAhead_rdn.bat
romSiete50x72\implement\planAhead_rdn.sh
romSiete50x72\implement\planAhead_rdn.tcl
romSiete50x72\implement\xst.prj
romSiete50x72\implement\xst.scr
romSiete50x72\simulation\addr_gen.vhd
romSiete50x72\simulation\bmg_stim_gen.vhd
romSiete50x72\simulation\bmg_tb_pkg.vhd
romSiete50x72\simulation\bmg_tb_synth.vhd
romSiete50x72\simulation\bmg_tb_top.vhd
romSiete50x72\simulation\functional\isim_tcl_cmds.tcl
romSiete50x72\simulation\functional\simulate_isim.bat
romSiete50x72\simulation\functional\simulate_mti.do
romSiete50x72\simulation\functional\simulate_ncsim.sh
romSiete50x72\simulation\functional\wave_mti.do
romSiete50x72\simulation\functional\wave_ncsim.sv
romSiete50x72\simulation\random.vhd
romSiete50x72\simulation\timing\isim_tcl_cmds.tcl
romSiete50x72\simulation\timing\simulate_isim.bat
romSiete50x72\simulation\timing\simulate_mti.do
romSiete50x72\simulation\timing\simulate_ncsim.sh
romSiete50x72\simulation\timing\wave_mti.do
romSiete50x72\simulation\timing\wave_ncsim.sv
romSiete50x72_flist.txt
romSiete50x72_xmdf.tcl
summary.log
