{"Robert Dahlberg": [0, ["EDA: this is serious business", ["Robert Dahlberg", "Kurt Keutzer", "R. Bingham", "Aart J. de Geus", "Walden C. Rhines"], "https://doi.org/10.1145/996566.996568", "dac", 2004]], "Kurt Keutzer": [0, ["EDA: this is serious business", ["Robert Dahlberg", "Kurt Keutzer", "R. Bingham", "Aart J. de Geus", "Walden C. Rhines"], "https://doi.org/10.1145/996566.996568", "dac", 2004], ["Is statistical timing statistically significant?", ["Richard Goldman", "Kurt Keutzer", "Clive Bittlestone", "Ahsan Bootehsaz", "Shekhar Y. Borkar", "E. Chen", "Louis Scheffer", "Chandramouli Visweswariah"], "https://doi.org/10.1145/996566.996757", "dac", 2004]], "R. Bingham": [0, ["EDA: this is serious business", ["Robert Dahlberg", "Kurt Keutzer", "R. Bingham", "Aart J. de Geus", "Walden C. Rhines"], "https://doi.org/10.1145/996566.996568", "dac", 2004]], "Aart J. de Geus": [0, ["EDA: this is serious business", ["Robert Dahlberg", "Kurt Keutzer", "R. Bingham", "Aart J. de Geus", "Walden C. Rhines"], "https://doi.org/10.1145/996566.996568", "dac", 2004]], "Walden C. Rhines": [0, ["EDA: this is serious business", ["Robert Dahlberg", "Kurt Keutzer", "R. Bingham", "Aart J. de Geus", "Walden C. Rhines"], "https://doi.org/10.1145/996566.996568", "dac", 2004]], "Arman Vassighi": [0, ["Design optimizations for microprocessors at low temperature", ["Arman Vassighi", "Ali Keshavarzi", "Siva Narendra", "Gerhard Schrom", "Yibin Ye", "Seri Lee", "Greg Chrysler", "Manoj Sachdev", "Vivek De"], "https://doi.org/10.1145/996566.996570", "dac", 2004]], "Ali Keshavarzi": [0, ["Design optimizations for microprocessors at low temperature", ["Arman Vassighi", "Ali Keshavarzi", "Siva Narendra", "Gerhard Schrom", "Yibin Ye", "Seri Lee", "Greg Chrysler", "Manoj Sachdev", "Vivek De"], "https://doi.org/10.1145/996566.996570", "dac", 2004]], "Siva Narendra": [0, ["Design optimizations for microprocessors at low temperature", ["Arman Vassighi", "Ali Keshavarzi", "Siva Narendra", "Gerhard Schrom", "Yibin Ye", "Seri Lee", "Greg Chrysler", "Manoj Sachdev", "Vivek De"], "https://doi.org/10.1145/996566.996570", "dac", 2004]], "Gerhard Schrom": [0, ["Design optimizations for microprocessors at low temperature", ["Arman Vassighi", "Ali Keshavarzi", "Siva Narendra", "Gerhard Schrom", "Yibin Ye", "Seri Lee", "Greg Chrysler", "Manoj Sachdev", "Vivek De"], "https://doi.org/10.1145/996566.996570", "dac", 2004]], "Yibin Ye": [0.00622514309361577, ["Design optimizations for microprocessors at low temperature", ["Arman Vassighi", "Ali Keshavarzi", "Siva Narendra", "Gerhard Schrom", "Yibin Ye", "Seri Lee", "Greg Chrysler", "Manoj Sachdev", "Vivek De"], "https://doi.org/10.1145/996566.996570", "dac", 2004]], "Seri Lee": [0.41357262432575226, ["Design optimizations for microprocessors at low temperature", ["Arman Vassighi", "Ali Keshavarzi", "Siva Narendra", "Gerhard Schrom", "Yibin Ye", "Seri Lee", "Greg Chrysler", "Manoj Sachdev", "Vivek De"], "https://doi.org/10.1145/996566.996570", "dac", 2004]], "Greg Chrysler": [0, ["Design optimizations for microprocessors at low temperature", ["Arman Vassighi", "Ali Keshavarzi", "Siva Narendra", "Gerhard Schrom", "Yibin Ye", "Seri Lee", "Greg Chrysler", "Manoj Sachdev", "Vivek De"], "https://doi.org/10.1145/996566.996570", "dac", 2004]], "Manoj Sachdev": [0, ["Design optimizations for microprocessors at low temperature", ["Arman Vassighi", "Ali Keshavarzi", "Siva Narendra", "Gerhard Schrom", "Yibin Ye", "Seri Lee", "Greg Chrysler", "Manoj Sachdev", "Vivek De"], "https://doi.org/10.1145/996566.996570", "dac", 2004]], "Vivek De": [0, ["Design optimizations for microprocessors at low temperature", ["Arman Vassighi", "Ali Keshavarzi", "Siva Narendra", "Gerhard Schrom", "Yibin Ye", "Seri Lee", "Greg Chrysler", "Manoj Sachdev", "Vivek De"], "https://doi.org/10.1145/996566.996570", "dac", 2004], ["Design and reliability challenges in nanometer technologies", ["Shekhar Borkar", "Tanay Karnik", "Vivek De"], "https://doi.org/10.1145/996566.996588", "dac", 2004]], "Amit Agarwal": [0, ["Leakage in nano-scale technologies: mechanisms, impact and design considerations", ["Amit Agarwal", "Chris H. Kim", "Saibal Mukhopadhyay", "Kaushik Roy"], "https://doi.org/10.1145/996566.996571", "dac", 2004]], "Chris H. Kim": [5.475139508437366e-10, ["Leakage in nano-scale technologies: mechanisms, impact and design considerations", ["Amit Agarwal", "Chris H. Kim", "Saibal Mukhopadhyay", "Kaushik Roy"], "https://doi.org/10.1145/996566.996571", "dac", 2004]], "Saibal Mukhopadhyay": [0, ["Leakage in nano-scale technologies: mechanisms, impact and design considerations", ["Amit Agarwal", "Chris H. Kim", "Saibal Mukhopadhyay", "Kaushik Roy"], "https://doi.org/10.1145/996566.996571", "dac", 2004]], "Kaushik Roy": [0, ["Leakage in nano-scale technologies: mechanisms, impact and design considerations", ["Amit Agarwal", "Chris H. Kim", "Saibal Mukhopadhyay", "Kaushik Roy"], "https://doi.org/10.1145/996566.996571", "dac", 2004], ["Novel sizing algorithm for yield improvement under process variation in nanometer technology", ["Seung Hoon Choi", "Bipul Chandra Paul", "Kaushik Roy"], "https://doi.org/10.1145/996566.996695", "dac", 2004]], "Lei He": [0, ["System level leakage reduction considering the interdependence of temperature and leakage", ["Lei He", "Weiping Liao", "Mircea R. Stan"], "https://doi.org/10.1145/996566.996572", "dac", 2004], ["Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects", ["Changbo Long", "Lucanus J. Simonson", "Weiping Liao", "Lei He"], "https://doi.org/10.1145/996566.996742", "dac", 2004], ["FPGA power reduction using configurable dual-Vdd", ["Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1145/996566.996767", "dac", 2004]], "Weiping Liao": [0, ["System level leakage reduction considering the interdependence of temperature and leakage", ["Lei He", "Weiping Liao", "Mircea R. Stan"], "https://doi.org/10.1145/996566.996572", "dac", 2004], ["Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects", ["Changbo Long", "Lucanus J. Simonson", "Weiping Liao", "Lei He"], "https://doi.org/10.1145/996566.996742", "dac", 2004]], "Mircea R. Stan": [0, ["System level leakage reduction considering the interdependence of temperature and leakage", ["Lei He", "Weiping Liao", "Mircea R. Stan"], "https://doi.org/10.1145/996566.996572", "dac", 2004], ["Compact thermal modeling for temperature-aware design", ["Wei Huang", "Mircea R. Stan", "Kevin Skadron", "Karthik Sankaranarayanan", "Shougata Ghosh", "Sivakumar Velusamy"], "https://doi.org/10.1145/996566.996800", "dac", 2004]], "Anand Rajaram": [0, ["Reducing clock skew variability via cross links", ["Anand Rajaram", "Jiang Hu", "Rabi N. Mahapatra"], "https://doi.org/10.1145/996566.996574", "dac", 2004]], "Jiang Hu": [0, ["Reducing clock skew variability via cross links", ["Anand Rajaram", "Jiang Hu", "Rabi N. Mahapatra"], "https://doi.org/10.1145/996566.996574", "dac", 2004], ["Fast and flexible buffer trees that navigate the physical layout environment", ["Charles J. Alpert", "Milos Hrkic", "Jiang Hu", "Stephen T. Quay"], "https://doi.org/10.1145/996566.996575", "dac", 2004]], "Rabi N. Mahapatra": [0, ["Reducing clock skew variability via cross links", ["Anand Rajaram", "Jiang Hu", "Rabi N. Mahapatra"], "https://doi.org/10.1145/996566.996574", "dac", 2004], ["Energy characterization of filesystems for diskless embedded systems", ["Siddharth Choudhuri", "Rabi N. Mahapatra"], "https://doi.org/10.1145/996566.996722", "dac", 2004]], "Charles J. Alpert": [0, ["Fast and flexible buffer trees that navigate the physical layout environment", ["Charles J. Alpert", "Milos Hrkic", "Jiang Hu", "Stephen T. Quay"], "https://doi.org/10.1145/996566.996575", "dac", 2004]], "Milos Hrkic": [0, ["Fast and flexible buffer trees that navigate the physical layout environment", ["Charles J. Alpert", "Milos Hrkic", "Jiang Hu", "Stephen T. Quay"], "https://doi.org/10.1145/996566.996575", "dac", 2004], ["An approach to placement-coupled logic replication", ["Milos Hrkic", "John Lillis", "Giancarlo Beraudo"], "https://doi.org/10.1145/996566.996761", "dac", 2004]], "Stephen T. Quay": [0, ["Fast and flexible buffer trees that navigate the physical layout environment", ["Charles J. Alpert", "Milos Hrkic", "Jiang Hu", "Stephen T. Quay"], "https://doi.org/10.1145/996566.996575", "dac", 2004]], "Xun Liu": [0, ["Practical repeater insertion for low power: what repeater library do we need?", ["Xun Liu", "Yuantao Peng", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/996566.996576", "dac", 2004]], "Yuantao Peng": [0, ["Practical repeater insertion for low power: what repeater library do we need?", ["Xun Liu", "Yuantao Peng", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/996566.996576", "dac", 2004]], "Marios C. Papaefthymiou": [0, ["Practical repeater insertion for low power: what repeater library do we need?", ["Xun Liu", "Yuantao Peng", "Marios C. Papaefthymiou"], "https://doi.org/10.1145/996566.996576", "dac", 2004]], "Michael L. Behm": [0, ["Industrial experience with test generation languages for processor verification", ["Michael L. Behm", "John M. Ludden", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov"], "https://doi.org/10.1145/996566.996578", "dac", 2004]], "John M. Ludden": [0, ["Industrial experience with test generation languages for processor verification", ["Michael L. Behm", "John M. Ludden", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov"], "https://doi.org/10.1145/996566.996578", "dac", 2004]], "Yossi Lichtenstein": [0, ["Industrial experience with test generation languages for processor verification", ["Michael L. Behm", "John M. Ludden", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov"], "https://doi.org/10.1145/996566.996578", "dac", 2004]], "Michal Rimon": [0, ["Industrial experience with test generation languages for processor verification", ["Michael L. Behm", "John M. Ludden", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov"], "https://doi.org/10.1145/996566.996578", "dac", 2004]], "Michael Vinov": [0, ["Industrial experience with test generation languages for processor verification", ["Michael L. Behm", "John M. Ludden", "Yossi Lichtenstein", "Michal Rimon", "Michael Vinov"], "https://doi.org/10.1145/996566.996578", "dac", 2004]], "Sigal Asaf": [0, ["Defining coverage views to improve functional coverage analysis", ["Sigal Asaf", "Eitan Marcus", "Avi Ziv"], "https://doi.org/10.1145/996566.996579", "dac", 2004]], "Eitan Marcus": [0, ["Defining coverage views to improve functional coverage analysis", ["Sigal Asaf", "Eitan Marcus", "Avi Ziv"], "https://doi.org/10.1145/996566.996579", "dac", 2004]], "Avi Ziv": [0, ["Defining coverage views to improve functional coverage analysis", ["Sigal Asaf", "Eitan Marcus", "Avi Ziv"], "https://doi.org/10.1145/996566.996579", "dac", 2004], ["Probabilistic regression suites for functional verification", ["Shai Fine", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/996566.996581", "dac", 2004]], "Young-Su Kwon": [0.9876045286655426, ["Systematic functional coverage metric synthesis from hierarchical temporal event relation graph", ["Young-Su Kwon", "Young-Il Kim", "Chong-Min Kyung"], "https://doi.org/10.1145/996566.996580", "dac", 2004], ["Communication-efficient hardware acceleration for fast functional simulation", ["Young-Il Kim", "Woo-Seung Yang", "Young-Su Kwon", "Chong-Min Kyung"], "https://doi.org/10.1145/996566.996654", "dac", 2004]], "Young-Il Kim": [0.9972822517156601, ["Systematic functional coverage metric synthesis from hierarchical temporal event relation graph", ["Young-Su Kwon", "Young-Il Kim", "Chong-Min Kyung"], "https://doi.org/10.1145/996566.996580", "dac", 2004], ["Communication-efficient hardware acceleration for fast functional simulation", ["Young-Il Kim", "Woo-Seung Yang", "Young-Su Kwon", "Chong-Min Kyung"], "https://doi.org/10.1145/996566.996654", "dac", 2004]], "Chong-Min Kyung": [0, ["Systematic functional coverage metric synthesis from hierarchical temporal event relation graph", ["Young-Su Kwon", "Young-Il Kim", "Chong-Min Kyung"], "https://doi.org/10.1145/996566.996580", "dac", 2004], ["Communication-efficient hardware acceleration for fast functional simulation", ["Young-Il Kim", "Woo-Seung Yang", "Young-Su Kwon", "Chong-Min Kyung"], "https://doi.org/10.1145/996566.996654", "dac", 2004]], "Shai Fine": [0, ["Probabilistic regression suites for functional verification", ["Shai Fine", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/996566.996581", "dac", 2004]], "Shmuel Ur": [0, ["Probabilistic regression suites for functional verification", ["Shai Fine", "Shmuel Ur", "Avi Ziv"], "https://doi.org/10.1145/996566.996581", "dac", 2004]], "Daniel L. Rosenband": [0, ["Modular scheduling of guarded atomic actions", ["Daniel L. Rosenband", "Arvind"], "https://doi.org/10.1145/996566.996583", "dac", 2004]], "Arvind": [0, ["Modular scheduling of guarded atomic actions", ["Daniel L. Rosenband", "Arvind"], "https://doi.org/10.1145/996566.996583", "dac", 2004]], "Kai Kapp": [0, ["Automatic correct scheduling of control flow intensive behavioral descriptions in formal synthesis", ["Kai Kapp", "Viktor K. Sabelfeld"], "https://doi.org/10.1145/996566.996584", "dac", 2004]], "Viktor K. Sabelfeld": [0, ["Automatic correct scheduling of control flow intensive behavioral descriptions in formal synthesis", ["Kai Kapp", "Viktor K. Sabelfeld"], "https://doi.org/10.1145/996566.996584", "dac", 2004]], "Fan Mo": [0, ["A timing-driven module-based chip design flow", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1145/996566.996585", "dac", 2004]], "Robert K. Brayton": [0, ["A timing-driven module-based chip design flow", ["Fan Mo", "Robert K. Brayton"], "https://doi.org/10.1145/996566.996585", "dac", 2004]], "Anders Edman": [0, ["Timing closure through a globally synchronous, timing partitioned design methodology", ["Anders Edman", "Christer Svensson"], "https://doi.org/10.1145/996566.996586", "dac", 2004]], "Christer Svensson": [0, ["Timing closure through a globally synchronous, timing partitioned design methodology", ["Anders Edman", "Christer Svensson"], "https://doi.org/10.1145/996566.996586", "dac", 2004]], "Shekhar Borkar": [0, ["Design and reliability challenges in nanometer technologies", ["Shekhar Borkar", "Tanay Karnik", "Vivek De"], "https://doi.org/10.1145/996566.996588", "dac", 2004]], "Tanay Karnik": [0, ["Design and reliability challenges in nanometer technologies", ["Shekhar Borkar", "Tanay Karnik", "Vivek De"], "https://doi.org/10.1145/996566.996588", "dac", 2004]], "Naresh R. Shanbhag": [0, ["A communication-theoretic design paradigm for reliable SOCs", ["Naresh R. Shanbhag"], "https://doi.org/10.1145/996566.996589", "dac", 2004], ["Coding for system-on-chip networks: a unified framework", ["Srinivasa R. Sridhara", "Naresh R. Shanbhag"], "https://doi.org/10.1145/996566.996600", "dac", 2004]], "Giovanni De Micheli": [0, ["Reliable communication in systems on chips", ["Giovanni De Micheli"], "https://doi.org/10.1145/996566.996590", "dac", 2004], ["SUNMAP: a tool for automatic topology selection and generation for NoCs", ["Srinivasan Murali", "Giovanni De Micheli"], "https://doi.org/10.1145/996566.996809", "dac", 2004]], "Todd M. Austin": [0, ["Designing robust microarchitectures", ["Todd M. Austin"], "https://doi.org/10.1145/996566.996591", "dac", 2004], ["Circuit-aware architectural simulation", ["Seokwoo Lee", "Shidhartha Das", "Valeria Bertacco", "Todd M. Austin", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/996566.996656", "dac", 2004]], "Ravishankar K. Iyer": [0, ["Hierarchical application aware error detection and recovery", ["Ravishankar K. Iyer"], "https://doi.org/10.1145/996566.996592", "dac", 2004]], "Andreas J. Strojwas": [0, ["When IC yield missed the target, who is at fault?", ["Andreas J. Strojwas", "Michael Campbell", "Vassilios Gerousis", "Jim Hogan", "John Kibarian", "Marc Levitt", "Walter Ng", "Dipu Pramanik", "Mark Templeton"], "https://doi.org/10.1145/996566.996594", "dac", 2004]], "Michael Campbell": [0, ["When IC yield missed the target, who is at fault?", ["Andreas J. Strojwas", "Michael Campbell", "Vassilios Gerousis", "Jim Hogan", "John Kibarian", "Marc Levitt", "Walter Ng", "Dipu Pramanik", "Mark Templeton"], "https://doi.org/10.1145/996566.996594", "dac", 2004]], "Vassilios Gerousis": [0, ["When IC yield missed the target, who is at fault?", ["Andreas J. Strojwas", "Michael Campbell", "Vassilios Gerousis", "Jim Hogan", "John Kibarian", "Marc Levitt", "Walter Ng", "Dipu Pramanik", "Mark Templeton"], "https://doi.org/10.1145/996566.996594", "dac", 2004]], "Jim Hogan": [0, ["When IC yield missed the target, who is at fault?", ["Andreas J. Strojwas", "Michael Campbell", "Vassilios Gerousis", "Jim Hogan", "John Kibarian", "Marc Levitt", "Walter Ng", "Dipu Pramanik", "Mark Templeton"], "https://doi.org/10.1145/996566.996594", "dac", 2004]], "John Kibarian": [0, ["When IC yield missed the target, who is at fault?", ["Andreas J. Strojwas", "Michael Campbell", "Vassilios Gerousis", "Jim Hogan", "John Kibarian", "Marc Levitt", "Walter Ng", "Dipu Pramanik", "Mark Templeton"], "https://doi.org/10.1145/996566.996594", "dac", 2004]], "Marc Levitt": [0, ["When IC yield missed the target, who is at fault?", ["Andreas J. Strojwas", "Michael Campbell", "Vassilios Gerousis", "Jim Hogan", "John Kibarian", "Marc Levitt", "Walter Ng", "Dipu Pramanik", "Mark Templeton"], "https://doi.org/10.1145/996566.996594", "dac", 2004]], "Walter Ng": [0, ["When IC yield missed the target, who is at fault?", ["Andreas J. Strojwas", "Michael Campbell", "Vassilios Gerousis", "Jim Hogan", "John Kibarian", "Marc Levitt", "Walter Ng", "Dipu Pramanik", "Mark Templeton"], "https://doi.org/10.1145/996566.996594", "dac", 2004]], "Dipu Pramanik": [0, ["When IC yield missed the target, who is at fault?", ["Andreas J. Strojwas", "Michael Campbell", "Vassilios Gerousis", "Jim Hogan", "John Kibarian", "Marc Levitt", "Walter Ng", "Dipu Pramanik", "Mark Templeton"], "https://doi.org/10.1145/996566.996594", "dac", 2004]], "Mark Templeton": [0, ["When IC yield missed the target, who is at fault?", ["Andreas J. Strojwas", "Michael Campbell", "Vassilios Gerousis", "Jim Hogan", "John Kibarian", "Marc Levitt", "Walter Ng", "Dipu Pramanik", "Mark Templeton"], "https://doi.org/10.1145/996566.996594", "dac", 2004]], "Chun-Gi Lyuh": [0, ["Memory access scheduling and binding considering energy minimization in multi-bank memory systems", ["Chun-Gi Lyuh", "Taewhan Kim"], "https://doi.org/10.1145/996566.996596", "dac", 2004]], "Taewhan Kim": [1, ["Memory access scheduling and binding considering energy minimization in multi-bank memory systems", ["Chun-Gi Lyuh", "Taewhan Kim"], "https://doi.org/10.1145/996566.996596", "dac", 2004], ["Profile-based optimal intra-task voltage scheduling for hard real-time applications", ["Jaewon Seo", "Taewhan Kim", "Ki-Seok Chung"], "https://doi.org/10.1145/996566.996597", "dac", 2004]], "Jaewon Seo": [0.8390696942806244, ["Profile-based optimal intra-task voltage scheduling for hard real-time applications", ["Jaewon Seo", "Taewhan Kim", "Ki-Seok Chung"], "https://doi.org/10.1145/996566.996597", "dac", 2004]], "Ki-Seok Chung": [0.9855608195066452, ["Profile-based optimal intra-task voltage scheduling for hard real-time applications", ["Jaewon Seo", "Taewhan Kim", "Ki-Seok Chung"], "https://doi.org/10.1145/996566.996597", "dac", 2004]], "Juan Antonio Carballo": [0, ["Requirement-based design methods for adaptive communications links", ["Juan Antonio Carballo", "Kevin J. Nowka", "Seung-Moon Yoo", "Ivan Vo", "Clay Cranford", "V. Robert Norman"], "https://doi.org/10.1145/996566.996598", "dac", 2004]], "Kevin J. Nowka": [0, ["Requirement-based design methods for adaptive communications links", ["Juan Antonio Carballo", "Kevin J. Nowka", "Seung-Moon Yoo", "Ivan Vo", "Clay Cranford", "V. Robert Norman"], "https://doi.org/10.1145/996566.996598", "dac", 2004]], "Seung-Moon Yoo": [0.9998499304056168, ["Requirement-based design methods for adaptive communications links", ["Juan Antonio Carballo", "Kevin J. Nowka", "Seung-Moon Yoo", "Ivan Vo", "Clay Cranford", "V. Robert Norman"], "https://doi.org/10.1145/996566.996598", "dac", 2004]], "Ivan Vo": [0, ["Requirement-based design methods for adaptive communications links", ["Juan Antonio Carballo", "Kevin J. Nowka", "Seung-Moon Yoo", "Ivan Vo", "Clay Cranford", "V. Robert Norman"], "https://doi.org/10.1145/996566.996598", "dac", 2004]], "Clay Cranford": [0, ["Requirement-based design methods for adaptive communications links", ["Juan Antonio Carballo", "Kevin J. Nowka", "Seung-Moon Yoo", "Ivan Vo", "Clay Cranford", "V. Robert Norman"], "https://doi.org/10.1145/996566.996598", "dac", 2004]], "V. Robert Norman": [0, ["Requirement-based design methods for adaptive communications links", ["Juan Antonio Carballo", "Kevin J. Nowka", "Seung-Moon Yoo", "Ivan Vo", "Clay Cranford", "V. Robert Norman"], "https://doi.org/10.1145/996566.996598", "dac", 2004]], "Anish Muttreja": [0, ["Automated energy/performance macromodeling of embedded software", ["Anish Muttreja", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"], "https://doi.org/10.1145/996566.996599", "dac", 2004]], "Anand Raghunathan": [0, ["Automated energy/performance macromodeling of embedded software", ["Anish Muttreja", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"], "https://doi.org/10.1145/996566.996599", "dac", 2004], ["Security as a new dimension in embedded system design", ["Srivaths Ravi", "Paul C. Kocher", "Ruby B. Lee", "Gary McGraw", "Anand Raghunathan"], "https://doi.org/10.1145/996566.996771", "dac", 2004]], "Srivaths Ravi": [0, ["Automated energy/performance macromodeling of embedded software", ["Anish Muttreja", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"], "https://doi.org/10.1145/996566.996599", "dac", 2004], ["Security as a new dimension in embedded system design", ["Srivaths Ravi", "Paul C. Kocher", "Ruby B. Lee", "Gary McGraw", "Anand Raghunathan"], "https://doi.org/10.1145/996566.996771", "dac", 2004]], "Niraj K. Jha": [0, ["Automated energy/performance macromodeling of embedded software", ["Anish Muttreja", "Anand Raghunathan", "Srivaths Ravi", "Niraj K. Jha"], "https://doi.org/10.1145/996566.996599", "dac", 2004]], "Srinivasa R. Sridhara": [0, ["Coding for system-on-chip networks: a unified framework", ["Srinivasa R. Sridhara", "Naresh R. Shanbhag"], "https://doi.org/10.1145/996566.996600", "dac", 2004]], "Tobias Schule": [0, ["Abstraction of assembler programs for symbolic worst case execution time analysis", ["Tobias Schule", "Klaus Schneider"], "https://doi.org/10.1145/996566.996602", "dac", 2004]], "Klaus Schneider": [0, ["Abstraction of assembler programs for symbolic worst case execution time analysis", ["Tobias Schule", "Klaus Schneider"], "https://doi.org/10.1145/996566.996602", "dac", 2004]], "Sudeep Pasricha": [0, ["Extending the transaction level modeling approach for fast communication architecture exploration", ["Sudeep Pasricha", "Nikil D. Dutt", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/996566.996603", "dac", 2004]], "Nikil D. Dutt": [0, ["Extending the transaction level modeling approach for fast communication architecture exploration", ["Sudeep Pasricha", "Nikil D. Dutt", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/996566.996603", "dac", 2004], ["Proxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices", ["Arun Kejariwal", "Sumit Gupta", "Alexandru Nicolau", "Nikil D. Dutt", "Rajesh Gupta"], "https://doi.org/10.1145/996566.996720", "dac", 2004], ["Introduction of local memory elements in instruction set extensions", ["Partha Biswas", "Vinay Choudhary", "Kubilay Atasu", "Laura Pozzi", "Paolo Ienne", "Nikil D. Dutt"], "https://doi.org/10.1145/996566.996765", "dac", 2004]], "Mohamed Ben-Romdhane": [0, ["Extending the transaction level modeling approach for fast communication architecture exploration", ["Sudeep Pasricha", "Nikil D. Dutt", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/996566.996603", "dac", 2004], ["System level design: six success stories in search of an industry", ["Francine Bacchini", "Pierre G. Paulin", "Reinaldo A. Bergamaschi", "Raj Pawate", "Arie Bernstein", "Ramesh Chandra", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/996566.996667", "dac", 2004]], "Javier Resano": [0, ["Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware", ["Javier Resano", "Daniel Mozos"], "https://doi.org/10.1145/996566.996604", "dac", 2004]], "Daniel Mozos": [0, ["Specific scheduling support to minimize the reconfiguration overhead of dynamically reconfigurable hardware", ["Javier Resano", "Daniel Mozos"], "https://doi.org/10.1145/996566.996604", "dac", 2004]], "Mahmut T. Kandemir": [0, ["LODS: locality-oriented dynamic scheduling for on-chip multiprocessors", ["Mahmut T. Kandemir"], "https://doi.org/10.1145/996566.996605", "dac", 2004], ["Data compression for improving SPM behavior", ["Ozcan Ozturk", "Mahmut T. Kandemir", "I. Demirkiran", "Guangyu Chen", "Mary Jane Irwin"], "https://doi.org/10.1145/996566.996680", "dac", 2004]], "Carlo Brandolese": [0, ["An area estimation methodology for FPGA based designs at systemc-level", ["Carlo Brandolese", "William Fornaciari", "Fabio Salice"], "https://doi.org/10.1145/996566.996606", "dac", 2004]], "William Fornaciari": [0, ["An area estimation methodology for FPGA based designs at systemc-level", ["Carlo Brandolese", "William Fornaciari", "Fabio Salice"], "https://doi.org/10.1145/996566.996606", "dac", 2004]], "Fabio Salice": [0, ["An area estimation methodology for FPGA based designs at systemc-level", ["Carlo Brandolese", "William Fornaciari", "Fabio Salice"], "https://doi.org/10.1145/996566.996606", "dac", 2004]], "Johan P. Vanderhaegen": [0, ["Automated design of operational transconductance amplifiers using reversed geometric programming", ["Johan P. Vanderhaegen", "Robert W. Brodersen"], "https://doi.org/10.1145/996566.996608", "dac", 2004]], "Robert W. Brodersen": [0, ["Automated design of operational transconductance amplifiers using reversed geometric programming", ["Johan P. Vanderhaegen", "Robert W. Brodersen"], "https://doi.org/10.1145/996566.996608", "dac", 2004], ["Automated fixed-point data-type optimization tool for signal processing and communication systems", ["Changchun Shi", "Robert W. Brodersen"], "https://doi.org/10.1145/996566.996700", "dac", 2004]], "Sambuddha Bhattacharya": [0, ["Correct-by-construction layout-centric retargeting of large analog designs", ["Sambuddha Bhattacharya", "Nuttorn Jangkrajarng", "Roy Hartono", "C.-J. Richard Shi"], "https://doi.org/10.1145/996566.996609", "dac", 2004]], "Nuttorn Jangkrajarng": [0, ["Correct-by-construction layout-centric retargeting of large analog designs", ["Sambuddha Bhattacharya", "Nuttorn Jangkrajarng", "Roy Hartono", "C.-J. Richard Shi"], "https://doi.org/10.1145/996566.996609", "dac", 2004]], "Roy Hartono": [0, ["Correct-by-construction layout-centric retargeting of large analog designs", ["Sambuddha Bhattacharya", "Nuttorn Jangkrajarng", "Roy Hartono", "C.-J. Richard Shi"], "https://doi.org/10.1145/996566.996609", "dac", 2004]], "C.-J. Richard Shi": [0, ["Correct-by-construction layout-centric retargeting of large analog designs", ["Sambuddha Bhattacharya", "Nuttorn Jangkrajarng", "Roy Hartono", "C.-J. Richard Shi"], "https://doi.org/10.1145/996566.996609", "dac", 2004]], "Anuradha Agarwal": [0, ["Fast and accurate parasitic capacitance models for layout-aware", ["Anuradha Agarwal", "Hemanth Sampath", "Veena Yelamanchili", "Ranga Vemuri"], "https://doi.org/10.1145/996566.996610", "dac", 2004]], "Hemanth Sampath": [0, ["Fast and accurate parasitic capacitance models for layout-aware", ["Anuradha Agarwal", "Hemanth Sampath", "Veena Yelamanchili", "Ranga Vemuri"], "https://doi.org/10.1145/996566.996610", "dac", 2004]], "Veena Yelamanchili": [0, ["Fast and accurate parasitic capacitance models for layout-aware", ["Anuradha Agarwal", "Hemanth Sampath", "Veena Yelamanchili", "Ranga Vemuri"], "https://doi.org/10.1145/996566.996610", "dac", 2004]], "Ranga Vemuri": [0, ["Fast and accurate parasitic capacitance models for layout-aware", ["Anuradha Agarwal", "Hemanth Sampath", "Veena Yelamanchili", "Ranga Vemuri"], "https://doi.org/10.1145/996566.996610", "dac", 2004], ["An efficient algorithm for finding empty space for online FPGA placement", ["Manish Handa", "Ranga Vemuri"], "https://doi.org/10.1145/996566.996820", "dac", 2004]], "Yang Xu": [0, ["ORACLE: optimization with recourse of analog circuits including layout extraction", ["Yang Xu", "Lawrence T. Pileggi", "Stephen P. Boyd"], "https://doi.org/10.1145/996566.996611", "dac", 2004], ["A frequency relaxation approach for analog/RF system-level simulation", ["Xin Li", "Yang Xu", "Peng Li", "Padmini Gopalakrishnan", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996792", "dac", 2004]], "Lawrence T. Pileggi": [0, ["ORACLE: optimization with recourse of analog circuits including layout extraction", ["Yang Xu", "Lawrence T. Pileggi", "Stephen P. Boyd"], "https://doi.org/10.1145/996566.996611", "dac", 2004], ["Routing architecture exploration for regular fabrics", ["V. Kheterpal", "Andrzej J. Strojwas", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996625", "dac", 2004], ["STAC: statistical timing analysis with correlation", ["Jiayong Le", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996665", "dac", 2004], ["CHIME: coupled hierarchical inductance model evaluation", ["Satrajit Gupta", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996781", "dac", 2004], ["A frequency relaxation approach for analog/RF system-level simulation", ["Xin Li", "Yang Xu", "Peng Li", "Padmini Gopalakrishnan", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996792", "dac", 2004]], "Stephen P. Boyd": [0, ["ORACLE: optimization with recourse of analog circuits including layout extraction", ["Yang Xu", "Lawrence T. Pileggi", "Stephen P. Boyd"], "https://doi.org/10.1145/996566.996611", "dac", 2004]], "Gang Zhang": [0, ["A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits", ["Gang Zhang", "E. Aykut Dengi", "Ronald A. Rohrer", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/996566.996612", "dac", 2004]], "E. Aykut Dengi": [0, ["A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits", ["Gang Zhang", "E. Aykut Dengi", "Ronald A. Rohrer", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/996566.996612", "dac", 2004]], "Ronald A. Rohrer": [0, ["A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits", ["Gang Zhang", "E. Aykut Dengi", "Ronald A. Rohrer", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/996566.996612", "dac", 2004]], "Rob A. Rutenbar": [0, ["A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits", ["Gang Zhang", "E. Aykut Dengi", "Ronald A. Rohrer", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/996566.996612", "dac", 2004], ["Large-scale placement by grid-warping", ["Zhong Xiu", "James D. Z. Ma", "Suzanne M. Fowler", "Rob A. Rutenbar"], "https://doi.org/10.1145/996566.996669", "dac", 2004], ["Will Moore's Law rule in the land of analog?", ["Rob A. Rutenbar", "Anthony R. Bonaccio", "Teresa H. Y. Meng", "Ernesto Perea", "Robert Pitts", "Charles Sodini", "Jim Wieser"], "https://doi.org/10.1145/996566.996739", "dac", 2004]], "L. Richard Carley": [0, ["A synthesis flow toward fast parasitic closure for radio-frequency integrated circuits", ["Gang Zhang", "E. Aykut Dengi", "Ronald A. Rohrer", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/996566.996612", "dac", 2004]], "Kai Wang": [0.007579648867249489, ["Buffer sizing for clock power minimization subject to general skew constraints", ["Kai Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/996566.996614", "dac", 2004]], "Malgorzata Marek-Sadowska": [0, ["Buffer sizing for clock power minimization subject to general skew constraints", ["Kai Wang", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/996566.996614", "dac", 2004], ["On designing via-configurable cell blocks for regular fabrics", ["Yajun Ran", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/996566.996624", "dac", 2004], ["Pre-layout wire length and congestion estimation", ["Qinghua Liu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/996566.996726", "dac", 2004]], "Min Zhao": [0, ["Optimal placement of power supply pads and pins", ["Min Zhao", "Yuhong Fu", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "https://doi.org/10.1145/996566.996615", "dac", 2004]], "Yuhong Fu": [0, ["Optimal placement of power supply pads and pins", ["Min Zhao", "Yuhong Fu", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "https://doi.org/10.1145/996566.996615", "dac", 2004]], "Vladimir Zolotov": [0, ["Optimal placement of power supply pads and pins", ["Min Zhao", "Yuhong Fu", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "https://doi.org/10.1145/996566.996615", "dac", 2004], ["A stochastic approach To power grid analysis", ["Sanjay Pant", "David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "https://doi.org/10.1145/996566.996616", "dac", 2004], ["Static timing analysis using backward signal propagation", ["Dongwoo Lee", "Vladimir Zolotov", "David T. Blaauw"], "https://doi.org/10.1145/996566.996747", "dac", 2004]], "Savithri Sundareswaran": [0, ["Optimal placement of power supply pads and pins", ["Min Zhao", "Yuhong Fu", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "https://doi.org/10.1145/996566.996615", "dac", 2004], ["A stochastic approach To power grid analysis", ["Sanjay Pant", "David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "https://doi.org/10.1145/996566.996616", "dac", 2004]], "Rajendran Panda": [0, ["Optimal placement of power supply pads and pins", ["Min Zhao", "Yuhong Fu", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "https://doi.org/10.1145/996566.996615", "dac", 2004], ["A stochastic approach To power grid analysis", ["Sanjay Pant", "David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "https://doi.org/10.1145/996566.996616", "dac", 2004]], "Sanjay Pant": [0, ["A stochastic approach To power grid analysis", ["Sanjay Pant", "David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "https://doi.org/10.1145/996566.996616", "dac", 2004]], "David T. Blaauw": [0, ["A stochastic approach To power grid analysis", ["Sanjay Pant", "David T. Blaauw", "Vladimir Zolotov", "Savithri Sundareswaran", "Rajendran Panda"], "https://doi.org/10.1145/996566.996616", "dac", 2004], ["Circuit-aware architectural simulation", ["Seokwoo Lee", "Shidhartha Das", "Valeria Bertacco", "Todd M. Austin", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/996566.996656", "dac", 2004], ["Variational delay metrics for interconnect timing analysis", ["Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Frank Liu", "Sani R. Nassif", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/996566.996675", "dac", 2004], ["Parametric yield estimation considering leakage variability", ["Rajeev R. Rao", "Anirudh Devgan", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/996566.996693", "dac", 2004], ["Statistical gate delay model considering multiple input switching", ["Aseem Agarwal", "Florentin Dartu", "David T. Blaauw"], "https://doi.org/10.1145/996566.996746", "dac", 2004], ["Static timing analysis using backward signal propagation", ["Dongwoo Lee", "Vladimir Zolotov", "David T. Blaauw"], "https://doi.org/10.1145/996566.996747", "dac", 2004], ["Statistical optimization of leakage power considering process variations using dual-Vth and sizing", ["Ashish Srivastava", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996775", "dac", 2004], ["Leakage-and crosstalk-aware bus encoding for total power reduction", ["Harmander Deogun", "Rajeev R. Rao", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996776", "dac", 2004], ["Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment", ["Ashish Srivastava", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996777", "dac", 2004], ["Theoretical and practical limits of dynamic voltage scaling", ["Bo Zhai", "David T. Blaauw", "Dennis Sylvester", "Krisztian Flautner"], "https://doi.org/10.1145/996566.996798", "dac", 2004]], "Su-Wei Wu": [0.003674581297673285, ["Efficient power/ground network analysis for power integrity-driven design methodology", ["Su-Wei Wu", "Yao-Wen Chang"], "https://doi.org/10.1145/996566.996617", "dac", 2004]], "Yao-Wen Chang": [4.253035257306692e-08, ["Efficient power/ground network analysis for power integrity-driven design methodology", ["Su-Wei Wu", "Yao-Wen Chang"], "https://doi.org/10.1145/996566.996617", "dac", 2004]], "Goeran Jerke": [0, ["Reliability-driven layout decompaction for electromigration failure avoidance in complex mixed-signal IC designs", ["Goeran Jerke", "Jens Lienig", "Jurgen Scheible"], "https://doi.org/10.1145/996566.996618", "dac", 2004]], "Jens Lienig": [0, ["Reliability-driven layout decompaction for electromigration failure avoidance in complex mixed-signal IC designs", ["Goeran Jerke", "Jens Lienig", "Jurgen Scheible"], "https://doi.org/10.1145/996566.996618", "dac", 2004]], "Jurgen Scheible": [0, ["Reliability-driven layout decompaction for electromigration failure avoidance in complex mixed-signal IC designs", ["Goeran Jerke", "Jens Lienig", "Jurgen Scheible"], "https://doi.org/10.1145/996566.996618", "dac", 2004]], "Nitin Deo": [0, ["What happened to ASIC?: Go (recon)figure?", ["Nitin Deo", "Behrooz Zahiri", "Ivo Bolsens", "Jason Cong", "Bhusan Gupta", "Philip Lopresti", "Christopher B. Reynolds", "Chris Rowen", "Ray Simar"], "https://doi.org/10.1145/996566.996620", "dac", 2004]], "Behrooz Zahiri": [0, ["What happened to ASIC?: Go (recon)figure?", ["Nitin Deo", "Behrooz Zahiri", "Ivo Bolsens", "Jason Cong", "Bhusan Gupta", "Philip Lopresti", "Christopher B. Reynolds", "Chris Rowen", "Ray Simar"], "https://doi.org/10.1145/996566.996620", "dac", 2004]], "Ivo Bolsens": [0, ["What happened to ASIC?: Go (recon)figure?", ["Nitin Deo", "Behrooz Zahiri", "Ivo Bolsens", "Jason Cong", "Bhusan Gupta", "Philip Lopresti", "Christopher B. Reynolds", "Chris Rowen", "Ray Simar"], "https://doi.org/10.1145/996566.996620", "dac", 2004]], "Jason Cong": [0, ["What happened to ASIC?: Go (recon)figure?", ["Nitin Deo", "Behrooz Zahiri", "Ivo Bolsens", "Jason Cong", "Bhusan Gupta", "Philip Lopresti", "Christopher B. Reynolds", "Chris Rowen", "Ray Simar"], "https://doi.org/10.1145/996566.996620", "dac", 2004], ["Architecture-level synthesis for automatic interconnect pipelining", ["Jason Cong", "Yiping Fan", "Zhiru Zhang"], "https://doi.org/10.1145/996566.996731", "dac", 2004]], "Bhusan Gupta": [0, ["What happened to ASIC?: Go (recon)figure?", ["Nitin Deo", "Behrooz Zahiri", "Ivo Bolsens", "Jason Cong", "Bhusan Gupta", "Philip Lopresti", "Christopher B. Reynolds", "Chris Rowen", "Ray Simar"], "https://doi.org/10.1145/996566.996620", "dac", 2004]], "Philip Lopresti": [0, ["What happened to ASIC?: Go (recon)figure?", ["Nitin Deo", "Behrooz Zahiri", "Ivo Bolsens", "Jason Cong", "Bhusan Gupta", "Philip Lopresti", "Christopher B. Reynolds", "Chris Rowen", "Ray Simar"], "https://doi.org/10.1145/996566.996620", "dac", 2004]], "Christopher B. Reynolds": [0, ["What happened to ASIC?: Go (recon)figure?", ["Nitin Deo", "Behrooz Zahiri", "Ivo Bolsens", "Jason Cong", "Bhusan Gupta", "Philip Lopresti", "Christopher B. Reynolds", "Chris Rowen", "Ray Simar"], "https://doi.org/10.1145/996566.996620", "dac", 2004]], "Chris Rowen": [0, ["What happened to ASIC?: Go (recon)figure?", ["Nitin Deo", "Behrooz Zahiri", "Ivo Bolsens", "Jason Cong", "Bhusan Gupta", "Philip Lopresti", "Christopher B. Reynolds", "Chris Rowen", "Ray Simar"], "https://doi.org/10.1145/996566.996620", "dac", 2004], ["Flexible architectures for engineering successful SOCs", ["Chris Rowen", "Steve Leibson"], "https://doi.org/10.1145/996566.996755", "dac", 2004]], "Ray Simar": [0, ["What happened to ASIC?: Go (recon)figure?", ["Nitin Deo", "Behrooz Zahiri", "Ivo Bolsens", "Jason Cong", "Bhusan Gupta", "Philip Lopresti", "Christopher B. Reynolds", "Chris Rowen", "Ray Simar"], "https://doi.org/10.1145/996566.996620", "dac", 2004]], "Li-Da Huang": [0, ["Optical proximity correction (OPC): friendly maze routing", ["Li-Da Huang", "Martin D. F. Wong"], "https://doi.org/10.1145/996566.996622", "dac", 2004]], "Martin D. F. Wong": [0, ["Optical proximity correction (OPC): friendly maze routing", ["Li-Da Huang", "Martin D. F. Wong"], "https://doi.org/10.1145/996566.996622", "dac", 2004]], "Narendra V. Shenoy": [0, ["Design automation for mask programmable fabrics", ["Narendra V. Shenoy", "Jamil Kawa", "Raul Camposano"], "https://doi.org/10.1145/996566.996623", "dac", 2004]], "Jamil Kawa": [0, ["Design automation for mask programmable fabrics", ["Narendra V. Shenoy", "Jamil Kawa", "Raul Camposano"], "https://doi.org/10.1145/996566.996623", "dac", 2004]], "Raul Camposano": [0, ["Design automation for mask programmable fabrics", ["Narendra V. Shenoy", "Jamil Kawa", "Raul Camposano"], "https://doi.org/10.1145/996566.996623", "dac", 2004], ["Business models in IP, software licensing, and services", ["Ellen Sentovich", "Raul Camposano", "Jim Douglas", "Aurangzeb Khan"], "https://doi.org/10.1145/996566.996642", "dac", 2004]], "Yajun Ran": [0, ["On designing via-configurable cell blocks for regular fabrics", ["Yajun Ran", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/996566.996624", "dac", 2004]], "V. Kheterpal": [0, ["Routing architecture exploration for regular fabrics", ["V. Kheterpal", "Andrzej J. Strojwas", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996625", "dac", 2004]], "Andrzej J. Strojwas": [0, ["Routing architecture exploration for regular fabrics", ["V. Kheterpal", "Andrzej J. Strojwas", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996625", "dac", 2004]], "Hiroaki Yoshida": [0, ["Accurate pre-layout estimation of standard cell characteristics", ["Hiroaki Yoshida", "Kaushik De", "Vamsi Boppana"], "https://doi.org/10.1145/996566.996626", "dac", 2004]], "Kaushik De": [0, ["Accurate pre-layout estimation of standard cell characteristics", ["Hiroaki Yoshida", "Kaushik De", "Vamsi Boppana"], "https://doi.org/10.1145/996566.996626", "dac", 2004]], "Vamsi Boppana": [0, ["Accurate pre-layout estimation of standard cell characteristics", ["Hiroaki Yoshida", "Kaushik De", "Vamsi Boppana"], "https://doi.org/10.1145/996566.996626", "dac", 2004]], "Ganapathy Parthasarathy": [0, ["An efficient finite-domain constraint solver for circuits", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Li-C. Wang"], "https://doi.org/10.1145/996566.996628", "dac", 2004]], "Madhu K. Iyer": [0, ["An efficient finite-domain constraint solver for circuits", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Li-C. Wang"], "https://doi.org/10.1145/996566.996628", "dac", 2004]], "Kwang-Ting Cheng": [0, ["An efficient finite-domain constraint solver for circuits", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Li-C. Wang"], "https://doi.org/10.1145/996566.996628", "dac", 2004], ["On path-based learning and its applications in delay test and diagnosis", ["Li-C. Wang", "T. M. Mak", "Kwang-Ting Cheng", "Magdy S. Abadir"], "https://doi.org/10.1145/996566.996704", "dac", 2004]], "Li-C. Wang": [9.818648686632514e-05, ["An efficient finite-domain constraint solver for circuits", ["Ganapathy Parthasarathy", "Madhu K. Iyer", "Kwang-Ting Cheng", "Li-C. Wang"], "https://doi.org/10.1145/996566.996628", "dac", 2004], ["On path-based learning and its applications in delay test and diagnosis", ["Li-C. Wang", "T. M. Mak", "Kwang-Ting Cheng", "Magdy S. Abadir"], "https://doi.org/10.1145/996566.996704", "dac", 2004]], "Zaher S. Andraus": [0, ["Automatic abstraction and verification of verilog models", ["Zaher S. Andraus", "Karem A. Sakallah"], "https://doi.org/10.1145/996566.996629", "dac", 2004], ["AMUSE: a minimally-unsatisfiable subformula extractor", ["Yoonna Oh", "Maher N. Mneimneh", "Zaher S. Andraus", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/996566.996710", "dac", 2004]], "Karem A. Sakallah": [0, ["Automatic abstraction and verification of verilog models", ["Zaher S. Andraus", "Karem A. Sakallah"], "https://doi.org/10.1145/996566.996629", "dac", 2004], ["AMUSE: a minimally-unsatisfiable subformula extractor", ["Yoonna Oh", "Maher N. Mneimneh", "Zaher S. Andraus", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/996566.996710", "dac", 2004], ["Exploiting structure in symmetry detection for CNF", ["Paul T. Darga", "Mark H. Liffiton", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/996566.996712", "dac", 2004]], "Freddy Y. C. Mang": [0, ["Abstraction refinement by controllability and cooperativeness analysis", ["Freddy Y. C. Mang", "Pei-Hsin Ho"], "https://doi.org/10.1145/996566.996630", "dac", 2004]], "Pei-Hsin Ho": [0, ["Abstraction refinement by controllability and cooperativeness analysis", ["Freddy Y. C. Mang", "Pei-Hsin Ho"], "https://doi.org/10.1145/996566.996630", "dac", 2004]], "Yuan Lu": [0, ["Verifying a gigabit ethernet switch using SMV", ["Yuan Lu", "Mike Jorda"], "https://doi.org/10.1145/996566.996631", "dac", 2004]], "Mike Jorda": [0, ["Verifying a gigabit ethernet switch using SMV", ["Yuan Lu", "Mike Jorda"], "https://doi.org/10.1145/996566.996631", "dac", 2004]], "Hazem I. Shehata": [0, ["A general decomposition strategy for verifying register renaming", ["Hazem I. Shehata", "Mark Aagaard"], "https://doi.org/10.1145/996566.996632", "dac", 2004]], "Mark Aagaard": [0, ["A general decomposition strategy for verifying register renaming", ["Hazem I. Shehata", "Mark Aagaard"], "https://doi.org/10.1145/996566.996632", "dac", 2004]], "Francesco Poletti": [0, ["An integrated hardware/software approach for run-time scratchpad management", ["Francesco Poletti", "Paul Marchal", "David Atienza", "Luca Benini", "Francky Catthoor", "Jose Manuel Mendias"], "https://doi.org/10.1145/996566.996634", "dac", 2004]], "Paul Marchal": [0, ["An integrated hardware/software approach for run-time scratchpad management", ["Francesco Poletti", "Paul Marchal", "David Atienza", "Luca Benini", "Francky Catthoor", "Jose Manuel Mendias"], "https://doi.org/10.1145/996566.996634", "dac", 2004]], "David Atienza": [0, ["An integrated hardware/software approach for run-time scratchpad management", ["Francesco Poletti", "Paul Marchal", "David Atienza", "Luca Benini", "Francky Catthoor", "Jose Manuel Mendias"], "https://doi.org/10.1145/996566.996634", "dac", 2004]], "Luca Benini": [0, ["An integrated hardware/software approach for run-time scratchpad management", ["Francesco Poletti", "Paul Marchal", "David Atienza", "Luca Benini", "Francky Catthoor", "Jose Manuel Mendias"], "https://doi.org/10.1145/996566.996634", "dac", 2004]], "Francky Catthoor": [0, ["An integrated hardware/software approach for run-time scratchpad management", ["Francesco Poletti", "Paul Marchal", "David Atienza", "Luca Benini", "Francky Catthoor", "Jose Manuel Mendias"], "https://doi.org/10.1145/996566.996634", "dac", 2004]], "Jose Manuel Mendias": [0, ["An integrated hardware/software approach for run-time scratchpad management", ["Francesco Poletti", "Paul Marchal", "David Atienza", "Luca Benini", "Francky Catthoor", "Jose Manuel Mendias"], "https://doi.org/10.1145/996566.996634", "dac", 2004]], "Eduardo Braulio Wanderley Netto": [0, ["Multi-profile based code compression", ["Eduardo Braulio Wanderley Netto", "Rodolfo Azevedo", "Paulo Centoducatte", "Guido Araujo"], "https://doi.org/10.1145/996566.996635", "dac", 2004]], "Rodolfo Azevedo": [0, ["Multi-profile based code compression", ["Eduardo Braulio Wanderley Netto", "Rodolfo Azevedo", "Paulo Centoducatte", "Guido Araujo"], "https://doi.org/10.1145/996566.996635", "dac", 2004]], "Paulo Centoducatte": [0, ["Multi-profile based code compression", ["Eduardo Braulio Wanderley Netto", "Rodolfo Azevedo", "Paulo Centoducatte", "Guido Araujo"], "https://doi.org/10.1145/996566.996635", "dac", 2004]], "Guido Araujo": [0, ["Multi-profile based code compression", ["Eduardo Braulio Wanderley Netto", "Rodolfo Azevedo", "Paulo Centoducatte", "Guido Araujo"], "https://doi.org/10.1145/996566.996635", "dac", 2004]], "Sang-Il Han": [0.6564721018075943, ["An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory", ["Sang-Il Han", "Amer Baghdadi", "Marius Bonaciu", "Soo-Ik Chae", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/996566.996636", "dac", 2004]], "Amer Baghdadi": [0, ["An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory", ["Sang-Il Han", "Amer Baghdadi", "Marius Bonaciu", "Soo-Ik Chae", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/996566.996636", "dac", 2004]], "Marius Bonaciu": [0, ["An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory", ["Sang-Il Han", "Amer Baghdadi", "Marius Bonaciu", "Soo-Ik Chae", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/996566.996636", "dac", 2004]], "Soo-Ik Chae": [0, ["An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory", ["Sang-Il Han", "Amer Baghdadi", "Marius Bonaciu", "Soo-Ik Chae", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/996566.996636", "dac", 2004]], "Ahmed Amine Jerraya": [0, ["An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory", ["Sang-Il Han", "Amer Baghdadi", "Marius Bonaciu", "Soo-Ik Chae", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/996566.996636", "dac", 2004], ["Debugging HW/SW interface for MPSoC: video encoder system design case study", ["Mohamed-Wassim Youssef", "Sungjoo Yoo", "Arif Sasongko", "Yanick Paviot", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/996566.996808", "dac", 2004]], "Vincent Nollet": [0, ["Operating-system controlled network on chip", ["Vincent Nollet", "Theodore Marescaux", "Diederik Verkest", "Jean-Yves Mignolet", "Serge Vernalde"], "https://doi.org/10.1145/996566.996637", "dac", 2004]], "Theodore Marescaux": [0, ["Operating-system controlled network on chip", ["Vincent Nollet", "Theodore Marescaux", "Diederik Verkest", "Jean-Yves Mignolet", "Serge Vernalde"], "https://doi.org/10.1145/996566.996637", "dac", 2004]], "Diederik Verkest": [0, ["Operating-system controlled network on chip", ["Vincent Nollet", "Theodore Marescaux", "Diederik Verkest", "Jean-Yves Mignolet", "Serge Vernalde"], "https://doi.org/10.1145/996566.996637", "dac", 2004]], "Jean-Yves Mignolet": [0, ["Operating-system controlled network on chip", ["Vincent Nollet", "Theodore Marescaux", "Diederik Verkest", "Jean-Yves Mignolet", "Serge Vernalde"], "https://doi.org/10.1145/996566.996637", "dac", 2004]], "Serge Vernalde": [0, ["Operating-system controlled network on chip", ["Vincent Nollet", "Theodore Marescaux", "Diederik Verkest", "Jean-Yves Mignolet", "Serge Vernalde"], "https://doi.org/10.1145/996566.996637", "dac", 2004]], "Jingcao Hu": [0, ["DyAD: smart routing for networks-on-chip", ["Jingcao Hu", "Radu Marculescu"], "https://doi.org/10.1145/996566.996638", "dac", 2004]], "Radu Marculescu": [0, ["DyAD: smart routing for networks-on-chip", ["Jingcao Hu", "Radu Marculescu"], "https://doi.org/10.1145/996566.996638", "dac", 2004], ["Adaptive data partitioning for ambient multimedia", ["Xiaoping Hu", "Radu Marculescu"], "https://doi.org/10.1145/996566.996721", "dac", 2004]], "Ellen Sentovich": [0, ["Competitive strategies for the electronics industry", ["Ellen Sentovich", "Jaswinder Ahuja", "Paul Lippe", "Bernie Rosenthal"], "https://doi.org/10.1145/996566.996640", "dac", 2004], ["Business models in IP, software licensing, and services", ["Ellen Sentovich", "Raul Camposano", "Jim Douglas", "Aurangzeb Khan"], "https://doi.org/10.1145/996566.996642", "dac", 2004]], "Jaswinder Ahuja": [0, ["Competitive strategies for the electronics industry", ["Ellen Sentovich", "Jaswinder Ahuja", "Paul Lippe", "Bernie Rosenthal"], "https://doi.org/10.1145/996566.996640", "dac", 2004]], "Paul Lippe": [0, ["Competitive strategies for the electronics industry", ["Ellen Sentovich", "Jaswinder Ahuja", "Paul Lippe", "Bernie Rosenthal"], "https://doi.org/10.1145/996566.996640", "dac", 2004]], "Bernie Rosenthal": [0, ["Competitive strategies for the electronics industry", ["Ellen Sentovich", "Jaswinder Ahuja", "Paul Lippe", "Bernie Rosenthal"], "https://doi.org/10.1145/996566.996640", "dac", 2004]], "Jim Douglas": [0, ["Business models in IP, software licensing, and services", ["Ellen Sentovich", "Raul Camposano", "Jim Douglas", "Aurangzeb Khan"], "https://doi.org/10.1145/996566.996642", "dac", 2004]], "Aurangzeb Khan": [0, ["Business models in IP, software licensing, and services", ["Ellen Sentovich", "Raul Camposano", "Jim Douglas", "Aurangzeb Khan"], "https://doi.org/10.1145/996566.996642", "dac", 2004]], "David S. Kung": [0, ["Timing closure for low-FO4 microprocessor design", ["David S. Kung"], "https://doi.org/10.1145/996566.996644", "dac", 2004]], "Paul K. Rodman": [0, ["Forest vs. trees: where's the slack?", ["Paul K. Rodman"], "https://doi.org/10.1145/996566.996645", "dac", 2004]], "Miodrag Vujkovic": [0, ["Efficient timing closure without timing driven placement and routing", ["Miodrag Vujkovic", "David Wadkins", "William Swartz", "Carl Sechen"], "https://doi.org/10.1145/996566.996646", "dac", 2004]], "David Wadkins": [0, ["Efficient timing closure without timing driven placement and routing", ["Miodrag Vujkovic", "David Wadkins", "William Swartz", "Carl Sechen"], "https://doi.org/10.1145/996566.996646", "dac", 2004]], "William Swartz": [0, ["Efficient timing closure without timing driven placement and routing", ["Miodrag Vujkovic", "David Wadkins", "William Swartz", "Carl Sechen"], "https://doi.org/10.1145/996566.996646", "dac", 2004]], "Carl Sechen": [0, ["Efficient timing closure without timing driven placement and routing", ["Miodrag Vujkovic", "David Wadkins", "William Swartz", "Carl Sechen"], "https://doi.org/10.1145/996566.996646", "dac", 2004]], "Francine Bacchini": [0, ["Verification: what works and what doesn't", ["Francine Bacchini", "Robert F. Damiano", "Bob Bentley", "Kurt Baty", "Kevin Normoyle", "Makoto Ishii", "Einat Yogev"], "https://doi.org/10.1145/996566.996648", "dac", 2004], ["System level design: six success stories in search of an industry", ["Francine Bacchini", "Pierre G. Paulin", "Reinaldo A. Bergamaschi", "Raj Pawate", "Arie Bernstein", "Ramesh Chandra", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/996566.996667", "dac", 2004]], "Robert F. Damiano": [0, ["Verification: what works and what doesn't", ["Francine Bacchini", "Robert F. Damiano", "Bob Bentley", "Kurt Baty", "Kevin Normoyle", "Makoto Ishii", "Einat Yogev"], "https://doi.org/10.1145/996566.996648", "dac", 2004]], "Bob Bentley": [0, ["Verification: what works and what doesn't", ["Francine Bacchini", "Robert F. Damiano", "Bob Bentley", "Kurt Baty", "Kevin Normoyle", "Makoto Ishii", "Einat Yogev"], "https://doi.org/10.1145/996566.996648", "dac", 2004]], "Kurt Baty": [0, ["Verification: what works and what doesn't", ["Francine Bacchini", "Robert F. Damiano", "Bob Bentley", "Kurt Baty", "Kevin Normoyle", "Makoto Ishii", "Einat Yogev"], "https://doi.org/10.1145/996566.996648", "dac", 2004]], "Kevin Normoyle": [0, ["Verification: what works and what doesn't", ["Francine Bacchini", "Robert F. Damiano", "Bob Bentley", "Kurt Baty", "Kevin Normoyle", "Makoto Ishii", "Einat Yogev"], "https://doi.org/10.1145/996566.996648", "dac", 2004]], "Makoto Ishii": [0, ["Verification: what works and what doesn't", ["Francine Bacchini", "Robert F. Damiano", "Bob Bentley", "Kurt Baty", "Kevin Normoyle", "Makoto Ishii", "Einat Yogev"], "https://doi.org/10.1145/996566.996648", "dac", 2004]], "Einat Yogev": [0, ["Verification: what works and what doesn't", ["Francine Bacchini", "Robert F. Damiano", "Bob Bentley", "Kurt Baty", "Kevin Normoyle", "Makoto Ishii", "Einat Yogev"], "https://doi.org/10.1145/996566.996648", "dac", 2004]], "Ravindra Jejurikar": [0, ["Leakage aware dynamic voltage scaling for real-time embedded systems", ["Ravindra Jejurikar", "Cristiano Pereira", "Rajesh K. Gupta"], "https://doi.org/10.1145/996566.996650", "dac", 2004]], "Cristiano Pereira": [0, ["Leakage aware dynamic voltage scaling for real-time embedded systems", ["Ravindra Jejurikar", "Cristiano Pereira", "Rajesh K. Gupta"], "https://doi.org/10.1145/996566.996650", "dac", 2004]], "Rajesh K. Gupta": [0, ["Leakage aware dynamic voltage scaling for real-time embedded systems", ["Ravindra Jejurikar", "Cristiano Pereira", "Rajesh K. Gupta"], "https://doi.org/10.1145/996566.996650", "dac", 2004]], "Lukai Cai": [0, ["Retargetable profiling for rapid, early system-level design space exploration", ["Lukai Cai", "Andreas Gerstlauer", "Daniel Gajski"], "https://doi.org/10.1145/996566.996651", "dac", 2004]], "Andreas Gerstlauer": [0, ["Retargetable profiling for rapid, early system-level design space exploration", ["Lukai Cai", "Andreas Gerstlauer", "Daniel Gajski"], "https://doi.org/10.1145/996566.996651", "dac", 2004]], "Daniel Gajski": [0, ["Retargetable profiling for rapid, early system-level design space exploration", ["Lukai Cai", "Andreas Gerstlauer", "Daniel Gajski"], "https://doi.org/10.1145/996566.996651", "dac", 2004], ["Were the good old days all that good?: EDA then and now", ["Shishpal Rawat", "William H. Joyner Jr.", "John A. Darringer", "Daniel Gajski", "Pat O. Pistilli", "Hugo De Man", "Carl Harris", "James Solomon"], "https://doi.org/10.1145/996566.996716", "dac", 2004], ["Automatic generation of equivalent architecture model from functional specification", ["Samar Abdi", "Daniel Gajski"], "https://doi.org/10.1145/996566.996732", "dac", 2004]], "Joshua J. Pieper": [0, ["High level cache simulation for heterogeneous multiprocessors", ["Joshua J. Pieper", "Alain Mellan", "JoAnn M. Paul", "Donald E. Thomas", "Faraydon Karim"], "https://doi.org/10.1145/996566.996652", "dac", 2004]], "Alain Mellan": [0, ["High level cache simulation for heterogeneous multiprocessors", ["Joshua J. Pieper", "Alain Mellan", "JoAnn M. Paul", "Donald E. Thomas", "Faraydon Karim"], "https://doi.org/10.1145/996566.996652", "dac", 2004]], "JoAnn M. Paul": [0, ["High level cache simulation for heterogeneous multiprocessors", ["Joshua J. Pieper", "Alain Mellan", "JoAnn M. Paul", "Donald E. Thomas", "Faraydon Karim"], "https://doi.org/10.1145/996566.996652", "dac", 2004]], "Donald E. Thomas": [0, ["High level cache simulation for heterogeneous multiprocessors", ["Joshua J. Pieper", "Alain Mellan", "JoAnn M. Paul", "Donald E. Thomas", "Faraydon Karim"], "https://doi.org/10.1145/996566.996652", "dac", 2004]], "Faraydon Karim": [0, ["High level cache simulation for heterogeneous multiprocessors", ["Joshua J. Pieper", "Alain Mellan", "JoAnn M. Paul", "Donald E. Thomas", "Faraydon Karim"], "https://doi.org/10.1145/996566.996652", "dac", 2004]], "Woo-Seung Yang": [0.9869826585054398, ["Communication-efficient hardware acceleration for fast functional simulation", ["Young-Il Kim", "Woo-Seung Yang", "Young-Su Kwon", "Chong-Min Kyung"], "https://doi.org/10.1145/996566.996654", "dac", 2004]], "Yuichi Nakamura": [0, ["A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication", ["Yuichi Nakamura", "Kohei Hosokawa", "Ichiro Kuroda", "Ko Yoshikawa", "Takeshi Yoshimura"], "https://doi.org/10.1145/996566.996655", "dac", 2004]], "Kohei Hosokawa": [0, ["A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication", ["Yuichi Nakamura", "Kohei Hosokawa", "Ichiro Kuroda", "Ko Yoshikawa", "Takeshi Yoshimura"], "https://doi.org/10.1145/996566.996655", "dac", 2004]], "Ichiro Kuroda": [0, ["A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication", ["Yuichi Nakamura", "Kohei Hosokawa", "Ichiro Kuroda", "Ko Yoshikawa", "Takeshi Yoshimura"], "https://doi.org/10.1145/996566.996655", "dac", 2004]], "Ko Yoshikawa": [0, ["A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication", ["Yuichi Nakamura", "Kohei Hosokawa", "Ichiro Kuroda", "Ko Yoshikawa", "Takeshi Yoshimura"], "https://doi.org/10.1145/996566.996655", "dac", 2004]], "Takeshi Yoshimura": [0, ["A fast hardware/software co-verification method for system-on-a-chip by using a C/C++ simulator and FPGA emulator with shared register communication", ["Yuichi Nakamura", "Kohei Hosokawa", "Ichiro Kuroda", "Ko Yoshikawa", "Takeshi Yoshimura"], "https://doi.org/10.1145/996566.996655", "dac", 2004]], "Seokwoo Lee": [0.9982228577136993, ["Circuit-aware architectural simulation", ["Seokwoo Lee", "Shidhartha Das", "Valeria Bertacco", "Todd M. Austin", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/996566.996656", "dac", 2004]], "Shidhartha Das": [0, ["Circuit-aware architectural simulation", ["Seokwoo Lee", "Shidhartha Das", "Valeria Bertacco", "Todd M. Austin", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/996566.996656", "dac", 2004]], "Valeria Bertacco": [0, ["Circuit-aware architectural simulation", ["Seokwoo Lee", "Shidhartha Das", "Valeria Bertacco", "Todd M. Austin", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/996566.996656", "dac", 2004]], "Trevor N. Mudge": [0, ["Circuit-aware architectural simulation", ["Seokwoo Lee", "Shidhartha Das", "Valeria Bertacco", "Todd M. Austin", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1145/996566.996656", "dac", 2004], ["FITS: framework-based instruction-set tuning synthesis for embedded application specific processors", ["Allen C. Cheng", "Gary S. Tyson", "Trevor N. Mudge"], "https://doi.org/10.1145/996566.996810", "dac", 2004]], "Luigi Capodieci": [0, ["Toward a methodology for manufacturability-driven design rule exploration", ["Luigi Capodieci", "Puneet Gupta", "Andrew B. Kahng", "Dennis Sylvester", "Jie Yang"], "https://doi.org/10.1145/996566.996658", "dac", 2004]], "Puneet Gupta": [0, ["Toward a methodology for manufacturability-driven design rule exploration", ["Luigi Capodieci", "Puneet Gupta", "Andrew B. Kahng", "Dennis Sylvester", "Jie Yang"], "https://doi.org/10.1145/996566.996658", "dac", 2004], ["Toward a systematic-variation aware timing methodology", ["Puneet Gupta", "Fook-Luen Heng"], "https://doi.org/10.1145/996566.996660", "dac", 2004], ["Selective gate-length biasing for cost-effective runtime leakage control", ["Puneet Gupta", "Andrew B. Kahng", "Puneet Sharma", "Dennis Sylvester"], "https://doi.org/10.1145/996566.996661", "dac", 2004]], "Andrew B. Kahng": [0, ["Toward a methodology for manufacturability-driven design rule exploration", ["Luigi Capodieci", "Puneet Gupta", "Andrew B. Kahng", "Dennis Sylvester", "Jie Yang"], "https://doi.org/10.1145/996566.996658", "dac", 2004], ["Selective gate-length biasing for cost-effective runtime leakage control", ["Puneet Gupta", "Andrew B. Kahng", "Puneet Sharma", "Dennis Sylvester"], "https://doi.org/10.1145/996566.996661", "dac", 2004], ["Placement feedback: a concept and method for better min-cut placements", ["Andrew B. Kahng", "Sherief Reda"], "https://doi.org/10.1145/996566.996670", "dac", 2004], ["Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions", ["Dominic A. Antonelli", "Danny Z. Chen", "Timothy J. Dysart", "Xiaobo Sharon Hu", "Andrew B. Kahng", "Peter M. Kogge", "Richard C. Murphy", "Michael T. Niemier"], "https://doi.org/10.1145/996566.996671", "dac", 2004]], "Dennis Sylvester": [0, ["Toward a methodology for manufacturability-driven design rule exploration", ["Luigi Capodieci", "Puneet Gupta", "Andrew B. Kahng", "Dennis Sylvester", "Jie Yang"], "https://doi.org/10.1145/996566.996658", "dac", 2004], ["Selective gate-length biasing for cost-effective runtime leakage control", ["Puneet Gupta", "Andrew B. Kahng", "Puneet Sharma", "Dennis Sylvester"], "https://doi.org/10.1145/996566.996661", "dac", 2004], ["Variational delay metrics for interconnect timing analysis", ["Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Frank Liu", "Sani R. Nassif", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/996566.996675", "dac", 2004], ["Parametric yield estimation considering leakage variability", ["Rajeev R. Rao", "Anirudh Devgan", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/996566.996693", "dac", 2004], ["Tradeoffs between date oxide leakage and delay for dual Tox circuits", ["Anup Kumar Sultania", "Dennis Sylvester", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/996566.996773", "dac", 2004], ["Statistical optimization of leakage power considering process variations using dual-Vth and sizing", ["Ashish Srivastava", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996775", "dac", 2004], ["Leakage-and crosstalk-aware bus encoding for total power reduction", ["Harmander Deogun", "Rajeev R. Rao", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996776", "dac", 2004], ["Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment", ["Ashish Srivastava", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996777", "dac", 2004], ["Theoretical and practical limits of dynamic voltage scaling", ["Bo Zhai", "David T. Blaauw", "Dennis Sylvester", "Krisztian Flautner"], "https://doi.org/10.1145/996566.996798", "dac", 2004]], "Jie Yang": [0.031336999498307705, ["Toward a methodology for manufacturability-driven design rule exploration", ["Luigi Capodieci", "Puneet Gupta", "Andrew B. Kahng", "Dennis Sylvester", "Jie Yang"], "https://doi.org/10.1145/996566.996658", "dac", 2004]], "Kevin W. McCullen": [0, ["Phase correct routing for alternating phase shift masks", ["Kevin W. McCullen"], "https://doi.org/10.1145/996566.996659", "dac", 2004]], "Fook-Luen Heng": [0, ["Toward a systematic-variation aware timing methodology", ["Puneet Gupta", "Fook-Luen Heng"], "https://doi.org/10.1145/996566.996660", "dac", 2004]], "Puneet Sharma": [0, ["Selective gate-length biasing for cost-effective runtime leakage control", ["Puneet Gupta", "Andrew B. Kahng", "Puneet Sharma", "Dennis Sylvester"], "https://doi.org/10.1145/996566.996661", "dac", 2004]], "Chandramouli Visweswariah": [0, ["First-order incremental block-based statistical timing analysis", ["Chandramouli Visweswariah", "K. Ravindran", "Kerim Kalafala", "Steven G. Walker", "S. Narayan"], "https://doi.org/10.1145/996566.996663", "dac", 2004], ["Is statistical timing statistically significant?", ["Richard Goldman", "Kurt Keutzer", "Clive Bittlestone", "Ahsan Bootehsaz", "Shekhar Y. Borkar", "E. Chen", "Louis Scheffer", "Chandramouli Visweswariah"], "https://doi.org/10.1145/996566.996757", "dac", 2004]], "K. Ravindran": [0, ["First-order incremental block-based statistical timing analysis", ["Chandramouli Visweswariah", "K. Ravindran", "Kerim Kalafala", "Steven G. Walker", "S. Narayan"], "https://doi.org/10.1145/996566.996663", "dac", 2004]], "Kerim Kalafala": [0, ["First-order incremental block-based statistical timing analysis", ["Chandramouli Visweswariah", "K. Ravindran", "Kerim Kalafala", "Steven G. Walker", "S. Narayan"], "https://doi.org/10.1145/996566.996663", "dac", 2004]], "Steven G. Walker": [0, ["First-order incremental block-based statistical timing analysis", ["Chandramouli Visweswariah", "K. Ravindran", "Kerim Kalafala", "Steven G. Walker", "S. Narayan"], "https://doi.org/10.1145/996566.996663", "dac", 2004]], "S. Narayan": [0, ["First-order incremental block-based statistical timing analysis", ["Chandramouli Visweswariah", "K. Ravindran", "Kerim Kalafala", "Steven G. Walker", "S. Narayan"], "https://doi.org/10.1145/996566.996663", "dac", 2004]], "Michael Orshansky": [0, ["Fast statistical timing analysis handling arbitrary delay correlations", ["Michael Orshansky", "Arnab Bandyopadhyay"], "https://doi.org/10.1145/996566.996664", "dac", 2004]], "Arnab Bandyopadhyay": [0, ["Fast statistical timing analysis handling arbitrary delay correlations", ["Michael Orshansky", "Arnab Bandyopadhyay"], "https://doi.org/10.1145/996566.996664", "dac", 2004]], "Jiayong Le": [0, ["STAC: statistical timing analysis with correlation", ["Jiayong Le", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996665", "dac", 2004]], "Xin Li": [0, ["STAC: statistical timing analysis with correlation", ["Jiayong Le", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996665", "dac", 2004], ["A frequency relaxation approach for analog/RF system-level simulation", ["Xin Li", "Yang Xu", "Peng Li", "Padmini Gopalakrishnan", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996792", "dac", 2004]], "Pierre G. Paulin": [0, ["System level design: six success stories in search of an industry", ["Francine Bacchini", "Pierre G. Paulin", "Reinaldo A. Bergamaschi", "Raj Pawate", "Arie Bernstein", "Ramesh Chandra", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/996566.996667", "dac", 2004]], "Reinaldo A. Bergamaschi": [0, ["System level design: six success stories in search of an industry", ["Francine Bacchini", "Pierre G. Paulin", "Reinaldo A. Bergamaschi", "Raj Pawate", "Arie Bernstein", "Ramesh Chandra", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/996566.996667", "dac", 2004]], "Raj Pawate": [0, ["System level design: six success stories in search of an industry", ["Francine Bacchini", "Pierre G. Paulin", "Reinaldo A. Bergamaschi", "Raj Pawate", "Arie Bernstein", "Ramesh Chandra", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/996566.996667", "dac", 2004]], "Arie Bernstein": [0, ["System level design: six success stories in search of an industry", ["Francine Bacchini", "Pierre G. Paulin", "Reinaldo A. Bergamaschi", "Raj Pawate", "Arie Bernstein", "Ramesh Chandra", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/996566.996667", "dac", 2004]], "Ramesh Chandra": [0, ["System level design: six success stories in search of an industry", ["Francine Bacchini", "Pierre G. Paulin", "Reinaldo A. Bergamaschi", "Raj Pawate", "Arie Bernstein", "Ramesh Chandra", "Mohamed Ben-Romdhane"], "https://doi.org/10.1145/996566.996667", "dac", 2004]], "Zhong Xiu": [0, ["Large-scale placement by grid-warping", ["Zhong Xiu", "James D. Z. Ma", "Suzanne M. Fowler", "Rob A. Rutenbar"], "https://doi.org/10.1145/996566.996669", "dac", 2004]], "James D. Z. Ma": [0, ["Large-scale placement by grid-warping", ["Zhong Xiu", "James D. Z. Ma", "Suzanne M. Fowler", "Rob A. Rutenbar"], "https://doi.org/10.1145/996566.996669", "dac", 2004]], "Suzanne M. Fowler": [0, ["Large-scale placement by grid-warping", ["Zhong Xiu", "James D. Z. Ma", "Suzanne M. Fowler", "Rob A. Rutenbar"], "https://doi.org/10.1145/996566.996669", "dac", 2004]], "Sherief Reda": [0, ["Placement feedback: a concept and method for better min-cut placements", ["Andrew B. Kahng", "Sherief Reda"], "https://doi.org/10.1145/996566.996670", "dac", 2004]], "Dominic A. Antonelli": [0, ["Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions", ["Dominic A. Antonelli", "Danny Z. Chen", "Timothy J. Dysart", "Xiaobo Sharon Hu", "Andrew B. Kahng", "Peter M. Kogge", "Richard C. Murphy", "Michael T. Niemier"], "https://doi.org/10.1145/996566.996671", "dac", 2004]], "Danny Z. Chen": [0, ["Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions", ["Dominic A. Antonelli", "Danny Z. Chen", "Timothy J. Dysart", "Xiaobo Sharon Hu", "Andrew B. Kahng", "Peter M. Kogge", "Richard C. Murphy", "Michael T. Niemier"], "https://doi.org/10.1145/996566.996671", "dac", 2004]], "Timothy J. Dysart": [0, ["Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions", ["Dominic A. Antonelli", "Danny Z. Chen", "Timothy J. Dysart", "Xiaobo Sharon Hu", "Andrew B. Kahng", "Peter M. Kogge", "Richard C. Murphy", "Michael T. Niemier"], "https://doi.org/10.1145/996566.996671", "dac", 2004]], "Xiaobo Sharon Hu": [0, ["Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions", ["Dominic A. Antonelli", "Danny Z. Chen", "Timothy J. Dysart", "Xiaobo Sharon Hu", "Andrew B. Kahng", "Peter M. Kogge", "Richard C. Murphy", "Michael T. Niemier"], "https://doi.org/10.1145/996566.996671", "dac", 2004]], "Peter M. Kogge": [0, ["Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions", ["Dominic A. Antonelli", "Danny Z. Chen", "Timothy J. Dysart", "Xiaobo Sharon Hu", "Andrew B. Kahng", "Peter M. Kogge", "Richard C. Murphy", "Michael T. Niemier"], "https://doi.org/10.1145/996566.996671", "dac", 2004]], "Richard C. Murphy": [0, ["Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions", ["Dominic A. Antonelli", "Danny Z. Chen", "Timothy J. Dysart", "Xiaobo Sharon Hu", "Andrew B. Kahng", "Peter M. Kogge", "Richard C. Murphy", "Michael T. Niemier"], "https://doi.org/10.1145/996566.996671", "dac", 2004]], "Michael T. Niemier": [0, ["Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutions", ["Dominic A. Antonelli", "Danny Z. Chen", "Timothy J. Dysart", "Xiaobo Sharon Hu", "Andrew B. Kahng", "Peter M. Kogge", "Richard C. Murphy", "Michael T. Niemier"], "https://doi.org/10.1145/996566.996671", "dac", 2004]], "Ngai Wong": [0, ["Passivity-preserving model reduction via a computationally efficient project-and-balance scheme", ["Ngai Wong", "Venkataramanan Balakrishnan", "Cheng-Kok Koh"], "https://doi.org/10.1145/996566.996673", "dac", 2004]], "Venkataramanan Balakrishnan": [0, ["Passivity-preserving model reduction via a computationally efficient project-and-balance scheme", ["Ngai Wong", "Venkataramanan Balakrishnan", "Cheng-Kok Koh"], "https://doi.org/10.1145/996566.996673", "dac", 2004]], "Cheng-Kok Koh": [0.0002752652144408785, ["Passivity-preserving model reduction via a computationally efficient project-and-balance scheme", ["Ngai Wong", "Venkataramanan Balakrishnan", "Cheng-Kok Koh"], "https://doi.org/10.1145/996566.996673", "dac", 2004], ["Post-layout logic optimization of domino circuits", ["Aiqun Cao", "Cheng-Kok Koh"], "https://doi.org/10.1145/996566.996786", "dac", 2004]], "Janet Meiling Wang": [5.269102862359709e-12, ["A linear fractional transform (LFT) based model for interconnect parametric uncertainty", ["Janet Meiling Wang", "Omar Hafiz", "Jun Li"], "https://doi.org/10.1145/996566.996674", "dac", 2004], ["A methodology to improve timing yield in the presence of process variations", ["Sreeja Raj", "Sarma B. K. Vrudhula", "Janet Meiling Wang"], "https://doi.org/10.1145/996566.996694", "dac", 2004]], "Omar Hafiz": [0, ["A linear fractional transform (LFT) based model for interconnect parametric uncertainty", ["Janet Meiling Wang", "Omar Hafiz", "Jun Li"], "https://doi.org/10.1145/996566.996674", "dac", 2004]], "Jun Li": [0, ["A linear fractional transform (LFT) based model for interconnect parametric uncertainty", ["Janet Meiling Wang", "Omar Hafiz", "Jun Li"], "https://doi.org/10.1145/996566.996674", "dac", 2004]], "Kanak Agarwal": [0, ["Variational delay metrics for interconnect timing analysis", ["Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Frank Liu", "Sani R. Nassif", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/996566.996675", "dac", 2004]], "Frank Liu": [0, ["Variational delay metrics for interconnect timing analysis", ["Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Frank Liu", "Sani R. Nassif", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/996566.996675", "dac", 2004]], "Sani R. Nassif": [0, ["Variational delay metrics for interconnect timing analysis", ["Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Frank Liu", "Sani R. Nassif", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/996566.996675", "dac", 2004]], "Sarma B. K. Vrudhula": [0, ["Variational delay metrics for interconnect timing analysis", ["Kanak Agarwal", "Dennis Sylvester", "David T. Blaauw", "Frank Liu", "Sani R. Nassif", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/996566.996675", "dac", 2004], ["A methodology to improve timing yield in the presence of process variations", ["Sreeja Raj", "Sarma B. K. Vrudhula", "Janet Meiling Wang"], "https://doi.org/10.1145/996566.996694", "dac", 2004], ["Implicit pseudo boolean enumeration algorithms for input vector control", ["Kaviraj Chopra", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/996566.996774", "dac", 2004]], "Luis Miguel Silveira": [0, ["Exploiting input information in a model reduction algorithm for massively coupled parasitic networks", ["Luis Miguel Silveira", "Joel R. Phillips"], "https://doi.org/10.1145/996566.996676", "dac", 2004]], "Joel R. Phillips": [0, ["Exploiting input information in a model reduction algorithm for massively coupled parasitic networks", ["Luis Miguel Silveira", "Joel R. Phillips"], "https://doi.org/10.1145/996566.996676", "dac", 2004]], "Gaurav Mittal": [0, ["Automatic translation of software binaries onto FPGAs", ["Gaurav Mittal", "David Zaretsky", "Xiaoyong Tang", "Prithviraj Banerjee"], "https://doi.org/10.1145/996566.996678", "dac", 2004]], "David Zaretsky": [0, ["Automatic translation of software binaries onto FPGAs", ["Gaurav Mittal", "David Zaretsky", "Xiaoyong Tang", "Prithviraj Banerjee"], "https://doi.org/10.1145/996566.996678", "dac", 2004]], "Xiaoyong Tang": [0, ["Automatic translation of software binaries onto FPGAs", ["Gaurav Mittal", "David Zaretsky", "Xiaoyong Tang", "Prithviraj Banerjee"], "https://doi.org/10.1145/996566.996678", "dac", 2004]], "Prithviraj Banerjee": [0, ["Automatic translation of software binaries onto FPGAs", ["Gaurav Mittal", "David Zaretsky", "Xiaoyong Tang", "Prithviraj Banerjee"], "https://doi.org/10.1145/996566.996678", "dac", 2004], ["An algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design", ["Sanghamitra Roy", "Prithviraj Banerjee"], "https://doi.org/10.1145/996566.996701", "dac", 2004]], "Philip Brisk": [0, ["Area-efficient instruction set synthesis for reconfigurable system-on-chip designs", ["Philip Brisk", "Adam Kaplan", "Majid Sarrafzadeh"], "https://doi.org/10.1145/996566.996679", "dac", 2004]], "Adam Kaplan": [0, ["Area-efficient instruction set synthesis for reconfigurable system-on-chip designs", ["Philip Brisk", "Adam Kaplan", "Majid Sarrafzadeh"], "https://doi.org/10.1145/996566.996679", "dac", 2004]], "Majid Sarrafzadeh": [0, ["Area-efficient instruction set synthesis for reconfigurable system-on-chip designs", ["Philip Brisk", "Adam Kaplan", "Majid Sarrafzadeh"], "https://doi.org/10.1145/996566.996679", "dac", 2004]], "Ozcan Ozturk": [0, ["Data compression for improving SPM behavior", ["Ozcan Ozturk", "Mahmut T. Kandemir", "I. Demirkiran", "Guangyu Chen", "Mary Jane Irwin"], "https://doi.org/10.1145/996566.996680", "dac", 2004]], "I. Demirkiran": [0, ["Data compression for improving SPM behavior", ["Ozcan Ozturk", "Mahmut T. Kandemir", "I. Demirkiran", "Guangyu Chen", "Mary Jane Irwin"], "https://doi.org/10.1145/996566.996680", "dac", 2004]], "Guangyu Chen": [0, ["Data compression for improving SPM behavior", ["Ozcan Ozturk", "Mahmut T. Kandemir", "I. Demirkiran", "Guangyu Chen", "Mary Jane Irwin"], "https://doi.org/10.1145/996566.996680", "dac", 2004]], "Mary Jane Irwin": [0, ["Data compression for improving SPM behavior", ["Ozcan Ozturk", "Mahmut T. Kandemir", "I. Demirkiran", "Guangyu Chen", "Mary Jane Irwin"], "https://doi.org/10.1145/996566.996680", "dac", 2004]], "Gary Smith": [0, ["Platform based design: does it answer the entire SoC challenge?", ["Gary Smith"], "https://doi.org/10.1145/996566.996682", "dac", 2004]], "Mark Hopkins": [0, ["Nomadic platform approach for wireless mobile multimedia", ["Mark Hopkins"], "https://doi.org/10.1145/996566.996683", "dac", 2004]], "Alberto L. Sangiovanni-Vincentelli": [0, ["Benefits and challenges for platform-based design", ["Alberto L. Sangiovanni-Vincentelli", "Luca P. Carloni", "Fernando De Bernardinis", "Marco Sgroi"], "https://doi.org/10.1145/996566.996684", "dac", 2004], ["The best of both worlds: the efficient asynchronous implementation of synchronous specifications", ["Abhijit Davare", "Kelvin Lwin", "Alex Kondratyev", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/996566.996727", "dac", 2004]], "Luca P. Carloni": [0, ["Benefits and challenges for platform-based design", ["Alberto L. Sangiovanni-Vincentelli", "Luca P. Carloni", "Fernando De Bernardinis", "Marco Sgroi"], "https://doi.org/10.1145/996566.996684", "dac", 2004]], "Fernando De Bernardinis": [0, ["Benefits and challenges for platform-based design", ["Alberto L. Sangiovanni-Vincentelli", "Luca P. Carloni", "Fernando De Bernardinis", "Marco Sgroi"], "https://doi.org/10.1145/996566.996684", "dac", 2004]], "Marco Sgroi": [0, ["Benefits and challenges for platform-based design", ["Alberto L. Sangiovanni-Vincentelli", "Luca P. Carloni", "Fernando De Bernardinis", "Marco Sgroi"], "https://doi.org/10.1145/996566.996684", "dac", 2004]], "Max Baron": [0, ["Trends in the use of re-configurable platforms", ["Max Baron"], "https://doi.org/10.1145/996566.996685", "dac", 2004]], "David Baneres": [0, ["A recursive paradigm to solve Boolean relations", ["David Baneres", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/996566.996687", "dac", 2004]], "Jordi Cortadella": [0, ["A recursive paradigm to solve Boolean relations", ["David Baneres", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/996566.996687", "dac", 2004]], "Michael Kishinevsky": [0, ["A recursive paradigm to solve Boolean relations", ["David Baneres", "Jordi Cortadella", "Michael Kishinevsky"], "https://doi.org/10.1145/996566.996687", "dac", 2004]], "Nikhil Saluja": [0, ["A robust algorithm for approximate compatible observability don't care (CODC) computation", ["Nikhil Saluja", "Sunil P. Khatri"], "https://doi.org/10.1145/996566.996688", "dac", 2004]], "Sunil P. Khatri": [0, ["A robust algorithm for approximate compatible observability don't care (CODC) computation", ["Nikhil Saluja", "Sunil P. Khatri"], "https://doi.org/10.1145/996566.996688", "dac", 2004]], "Tsutomu Sasao": [0, ["A method to decompose multiple-output logic functions", ["Tsutomu Sasao", "Munehiro Matsuura"], "https://doi.org/10.1145/996566.996689", "dac", 2004]], "Munehiro Matsuura": [0, ["A method to decompose multiple-output logic functions", ["Tsutomu Sasao", "Munehiro Matsuura"], "https://doi.org/10.1145/996566.996689", "dac", 2004]], "Kuo-Hua Wang": [1.4488119290945178e-06, ["Symmetry detection for incompletely specified functions", ["Kuo-Hua Wang", "Jia-Hung Chen"], "https://doi.org/10.1145/996566.996690", "dac", 2004]], "Jia-Hung Chen": [0, ["Symmetry detection for incompletely specified functions", ["Kuo-Hua Wang", "Jia-Hung Chen"], "https://doi.org/10.1145/996566.996690", "dac", 2004]], "Victor N. Kravets": [0, ["Implicit enumeration of structural changes in circuit optimization", ["Victor N. Kravets", "Prabhakar Kudva"], "https://doi.org/10.1145/996566.996691", "dac", 2004]], "Prabhakar Kudva": [0, ["Implicit enumeration of structural changes in circuit optimization", ["Victor N. Kravets", "Prabhakar Kudva"], "https://doi.org/10.1145/996566.996691", "dac", 2004]], "Rajeev R. Rao": [0, ["Parametric yield estimation considering leakage variability", ["Rajeev R. Rao", "Anirudh Devgan", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/996566.996693", "dac", 2004], ["Leakage-and crosstalk-aware bus encoding for total power reduction", ["Harmander Deogun", "Rajeev R. Rao", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996776", "dac", 2004]], "Anirudh Devgan": [0, ["Parametric yield estimation considering leakage variability", ["Rajeev R. Rao", "Anirudh Devgan", "David T. Blaauw", "Dennis Sylvester"], "https://doi.org/10.1145/996566.996693", "dac", 2004]], "Sreeja Raj": [0, ["A methodology to improve timing yield in the presence of process variations", ["Sreeja Raj", "Sarma B. K. Vrudhula", "Janet Meiling Wang"], "https://doi.org/10.1145/996566.996694", "dac", 2004]], "Seung Hoon Choi": [0.9974808692932129, ["Novel sizing algorithm for yield improvement under process variation in nanometer technology", ["Seung Hoon Choi", "Bipul Chandra Paul", "Kaushik Roy"], "https://doi.org/10.1145/996566.996695", "dac", 2004]], "Bipul Chandra Paul": [0, ["Novel sizing algorithm for yield improvement under process variation in nanometer technology", ["Seung Hoon Choi", "Bipul Chandra Paul", "Kaushik Roy"], "https://doi.org/10.1145/996566.996695", "dac", 2004]], "Farid N. Najm": [0, ["Statistical timing analysis based on a timing yield model", ["Farid N. Najm", "Noel Menezes"], "https://doi.org/10.1145/996566.996696", "dac", 2004], ["An analytical approach for dynamic range estimation", ["Bin Wu", "Jianwen Zhu", "Farid N. Najm"], "https://doi.org/10.1145/996566.996699", "dac", 2004], ["Worst-case circuit delay taking into account power supply variations", ["Dionysios Kouroussis", "Rubil Ahmadi", "Farid N. Najm"], "https://doi.org/10.1145/996566.996745", "dac", 2004]], "Noel Menezes": [0, ["Statistical timing analysis based on a timing yield model", ["Farid N. Najm", "Noel Menezes"], "https://doi.org/10.1145/996566.996696", "dac", 2004]], "Abhijit K. Deb": [0, ["System design for DSP applications in transaction level modeling paradigm", ["Abhijit K. Deb", "Axel Jantsch", "Johnny Oberg"], "https://doi.org/10.1145/996566.996698", "dac", 2004]], "Axel Jantsch": [0, ["System design for DSP applications in transaction level modeling paradigm", ["Abhijit K. Deb", "Axel Jantsch", "Johnny Oberg"], "https://doi.org/10.1145/996566.996698", "dac", 2004]], "Johnny Oberg": [0, ["System design for DSP applications in transaction level modeling paradigm", ["Abhijit K. Deb", "Axel Jantsch", "Johnny Oberg"], "https://doi.org/10.1145/996566.996698", "dac", 2004]], "Bin Wu": [0.012661750428378582, ["An analytical approach for dynamic range estimation", ["Bin Wu", "Jianwen Zhu", "Farid N. Najm"], "https://doi.org/10.1145/996566.996699", "dac", 2004]], "Jianwen Zhu": [0, ["An analytical approach for dynamic range estimation", ["Bin Wu", "Jianwen Zhu", "Farid N. Najm"], "https://doi.org/10.1145/996566.996699", "dac", 2004]], "Changchun Shi": [0, ["Automated fixed-point data-type optimization tool for signal processing and communication systems", ["Changchun Shi", "Robert W. Brodersen"], "https://doi.org/10.1145/996566.996700", "dac", 2004]], "Sanghamitra Roy": [0, ["An algorithm for converting floating-point computations to fixed-point in MATLAB based FPGA design", ["Sanghamitra Roy", "Prithviraj Banerjee"], "https://doi.org/10.1145/996566.996701", "dac", 2004]], "Marghoob Mohiyuddin": [0, ["Synthesizing interconnect-efficient low density parity check codes", ["Marghoob Mohiyuddin", "Amit Prakash", "Adnan Aziz", "Wayne H. Wolf"], "https://doi.org/10.1145/996566.996702", "dac", 2004]], "Amit Prakash": [0, ["Synthesizing interconnect-efficient low density parity check codes", ["Marghoob Mohiyuddin", "Amit Prakash", "Adnan Aziz", "Wayne H. Wolf"], "https://doi.org/10.1145/996566.996702", "dac", 2004]], "Adnan Aziz": [0, ["Synthesizing interconnect-efficient low density parity check codes", ["Marghoob Mohiyuddin", "Amit Prakash", "Adnan Aziz", "Wayne H. Wolf"], "https://doi.org/10.1145/996566.996702", "dac", 2004]], "Wayne H. Wolf": [0, ["Synthesizing interconnect-efficient low density parity check codes", ["Marghoob Mohiyuddin", "Amit Prakash", "Adnan Aziz", "Wayne H. Wolf"], "https://doi.org/10.1145/996566.996702", "dac", 2004], ["The future of multiprocessor systems-on-chips", ["Wayne H. Wolf"], "https://doi.org/10.1145/996566.996753", "dac", 2004]], "T. M. Mak": [0, ["On path-based learning and its applications in delay test and diagnosis", ["Li-C. Wang", "T. M. Mak", "Kwang-Ting Cheng", "Magdy S. Abadir"], "https://doi.org/10.1145/996566.996704", "dac", 2004]], "Magdy S. Abadir": [0, ["On path-based learning and its applications in delay test and diagnosis", ["Li-C. Wang", "T. M. Mak", "Kwang-Ting Cheng", "Magdy S. Abadir"], "https://doi.org/10.1145/996566.996704", "dac", 2004]], "Vinay Verma": [0, ["Efficient on-line testing of FPGAs with provable diagnosabilities", ["Vinay Verma", "Shantanu Dutt", "Vishal Suthar"], "https://doi.org/10.1145/996566.996705", "dac", 2004]], "Shantanu Dutt": [0, ["Efficient on-line testing of FPGAs with provable diagnosabilities", ["Vinay Verma", "Shantanu Dutt", "Vishal Suthar"], "https://doi.org/10.1145/996566.996705", "dac", 2004]], "Vishal Suthar": [0, ["Efficient on-line testing of FPGAs with provable diagnosabilities", ["Vinay Verma", "Shantanu Dutt", "Vishal Suthar"], "https://doi.org/10.1145/996566.996705", "dac", 2004]], "Wei Li": [0, ["On test generation for transition faults with minimized peak power dissipation", ["Wei Li", "Sudhakar M. Reddy", "Irith Pomeranz"], "https://doi.org/10.1145/996566.996706", "dac", 2004]], "Sudhakar M. Reddy": [0, ["On test generation for transition faults with minimized peak power dissipation", ["Wei Li", "Sudhakar M. Reddy", "Irith Pomeranz"], "https://doi.org/10.1145/996566.996706", "dac", 2004]], "Irith Pomeranz": [0, ["On test generation for transition faults with minimized peak power dissipation", ["Wei Li", "Sudhakar M. Reddy", "Irith Pomeranz"], "https://doi.org/10.1145/996566.996706", "dac", 2004], ["On the generation of scan-based test sets with reachable states for testing under functional operation conditions", ["Irith Pomeranz"], "https://doi.org/10.1145/996566.996813", "dac", 2004], ["Scan-BIST based on transition probabilities", ["Irith Pomeranz"], "https://doi.org/10.1145/996566.996815", "dac", 2004]], "Sungju Park": [0.8574278503656387, ["A new state assignment technique for testing and low power", ["Sungju Park", "Sangwook Cho", "Seiyang Yang", "Maciej J. Ciesielski"], "https://doi.org/10.1145/996566.996707", "dac", 2004]], "Sangwook Cho": [0.9990171939134598, ["A new state assignment technique for testing and low power", ["Sungju Park", "Sangwook Cho", "Seiyang Yang", "Maciej J. Ciesielski"], "https://doi.org/10.1145/996566.996707", "dac", 2004]], "Seiyang Yang": [0.035228230990469456, ["A new state assignment technique for testing and low power", ["Sungju Park", "Sangwook Cho", "Seiyang Yang", "Maciej J. Ciesielski"], "https://doi.org/10.1145/996566.996707", "dac", 2004]], "Maciej J. Ciesielski": [0, ["A new state assignment technique for testing and low power", ["Sungju Park", "Sangwook Cho", "Seiyang Yang", "Maciej J. Ciesielski"], "https://doi.org/10.1145/996566.996707", "dac", 2004]], "Bart Vermeulen": [0, ["Automatic generation of breakpoint hardware for silicon debug", ["Bart Vermeulen", "Mohammad Zalfany Urfianto", "Sandeep Kumar Goel"], "https://doi.org/10.1145/996566.996708", "dac", 2004]], "Mohammad Zalfany Urfianto": [0, ["Automatic generation of breakpoint hardware for silicon debug", ["Bart Vermeulen", "Mohammad Zalfany Urfianto", "Sandeep Kumar Goel"], "https://doi.org/10.1145/996566.996708", "dac", 2004]], "Sandeep Kumar Goel": [0, ["Automatic generation of breakpoint hardware for silicon debug", ["Bart Vermeulen", "Mohammad Zalfany Urfianto", "Sandeep Kumar Goel"], "https://doi.org/10.1145/996566.996708", "dac", 2004]], "Richard Goldman": [0, ["Is statistical timing statistically significant?", ["Richard Goldman", "Kurt Keutzer", "Clive Bittlestone", "Ahsan Bootehsaz", "Shekhar Y. Borkar", "E. Chen", "Louis Scheffer", "Chandramouli Visweswariah"], "https://doi.org/10.1145/996566.996757", "dac", 2004]], "Clive Bittlestone": [0, ["Is statistical timing statistically significant?", ["Richard Goldman", "Kurt Keutzer", "Clive Bittlestone", "Ahsan Bootehsaz", "Shekhar Y. Borkar", "E. Chen", "Louis Scheffer", "Chandramouli Visweswariah"], "https://doi.org/10.1145/996566.996757", "dac", 2004]], "Ahsan Bootehsaz": [0, ["Is statistical timing statistically significant?", ["Richard Goldman", "Kurt Keutzer", "Clive Bittlestone", "Ahsan Bootehsaz", "Shekhar Y. Borkar", "E. Chen", "Louis Scheffer", "Chandramouli Visweswariah"], "https://doi.org/10.1145/996566.996757", "dac", 2004]], "Shekhar Y. Borkar": [0, ["Is statistical timing statistically significant?", ["Richard Goldman", "Kurt Keutzer", "Clive Bittlestone", "Ahsan Bootehsaz", "Shekhar Y. Borkar", "E. Chen", "Louis Scheffer", "Chandramouli Visweswariah"], "https://doi.org/10.1145/996566.996757", "dac", 2004]], "E. Chen": [0, ["Is statistical timing statistically significant?", ["Richard Goldman", "Kurt Keutzer", "Clive Bittlestone", "Ahsan Bootehsaz", "Shekhar Y. Borkar", "E. Chen", "Louis Scheffer", "Chandramouli Visweswariah"], "https://doi.org/10.1145/996566.996757", "dac", 2004]], "Louis Scheffer": [0, ["Is statistical timing statistically significant?", ["Richard Goldman", "Kurt Keutzer", "Clive Bittlestone", "Ahsan Bootehsaz", "Shekhar Y. Borkar", "E. Chen", "Louis Scheffer", "Chandramouli Visweswariah"], "https://doi.org/10.1145/996566.996757", "dac", 2004]], "Yoonna Oh": [0.9467300772666931, ["AMUSE: a minimally-unsatisfiable subformula extractor", ["Yoonna Oh", "Maher N. Mneimneh", "Zaher S. Andraus", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/996566.996710", "dac", 2004]], "Maher N. Mneimneh": [0, ["AMUSE: a minimally-unsatisfiable subformula extractor", ["Yoonna Oh", "Maher N. Mneimneh", "Zaher S. Andraus", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/996566.996710", "dac", 2004]], "Igor L. Markov": [0, ["AMUSE: a minimally-unsatisfiable subformula extractor", ["Yoonna Oh", "Maher N. Mneimneh", "Zaher S. Andraus", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/996566.996710", "dac", 2004], ["Exploiting structure in symmetry detection for CNF", ["Paul T. Darga", "Mark H. Liffiton", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/996566.996712", "dac", 2004]], "Pankaj Chauhan": [0, ["A SAT-based algorithm for reparameterization in symbolic simulation", ["Pankaj Chauhan", "Edmund M. Clarke", "Daniel Kroening"], "https://doi.org/10.1145/996566.996711", "dac", 2004]], "Edmund M. Clarke": [0, ["A SAT-based algorithm for reparameterization in symbolic simulation", ["Pankaj Chauhan", "Edmund M. Clarke", "Daniel Kroening"], "https://doi.org/10.1145/996566.996711", "dac", 2004]], "Daniel Kroening": [0, ["A SAT-based algorithm for reparameterization in symbolic simulation", ["Pankaj Chauhan", "Edmund M. Clarke", "Daniel Kroening"], "https://doi.org/10.1145/996566.996711", "dac", 2004]], "Paul T. Darga": [0, ["Exploiting structure in symmetry detection for CNF", ["Paul T. Darga", "Mark H. Liffiton", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/996566.996712", "dac", 2004]], "Mark H. Liffiton": [0, ["Exploiting structure in symmetry detection for CNF", ["Paul T. Darga", "Mark H. Liffiton", "Karem A. Sakallah", "Igor L. Markov"], "https://doi.org/10.1145/996566.996712", "dac", 2004]], "Chao Wang": [0.3783327341079712, ["Refining the SAT decision ordering for bounded model checking", ["Chao Wang", "HoonSang Jin", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1145/996566.996713", "dac", 2004]], "HoonSang Jin": [0.9982872307300568, ["Refining the SAT decision ordering for bounded model checking", ["Chao Wang", "HoonSang Jin", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1145/996566.996713", "dac", 2004]], "Gary D. Hachtel": [0, ["Refining the SAT decision ordering for bounded model checking", ["Chao Wang", "HoonSang Jin", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1145/996566.996713", "dac", 2004]], "Fabio Somenzi": [0, ["Refining the SAT decision ordering for bounded model checking", ["Chao Wang", "HoonSang Jin", "Gary D. Hachtel", "Fabio Somenzi"], "https://doi.org/10.1145/996566.996713", "dac", 2004]], "Demos Anastasakis": [0, ["Efficient equivalence checking with partitions and hierarchical cut-points", ["Demos Anastasakis", "Lisa McIlwain", "Slawomir Pilarski"], "https://doi.org/10.1145/996566.996714", "dac", 2004]], "Lisa McIlwain": [0, ["Efficient equivalence checking with partitions and hierarchical cut-points", ["Demos Anastasakis", "Lisa McIlwain", "Slawomir Pilarski"], "https://doi.org/10.1145/996566.996714", "dac", 2004]], "Slawomir Pilarski": [0, ["Efficient equivalence checking with partitions and hierarchical cut-points", ["Demos Anastasakis", "Lisa McIlwain", "Slawomir Pilarski"], "https://doi.org/10.1145/996566.996714", "dac", 2004]], "Shishpal Rawat": [0, ["Were the good old days all that good?: EDA then and now", ["Shishpal Rawat", "William H. Joyner Jr.", "John A. Darringer", "Daniel Gajski", "Pat O. Pistilli", "Hugo De Man", "Carl Harris", "James Solomon"], "https://doi.org/10.1145/996566.996716", "dac", 2004]], "William H. Joyner Jr.": [0, ["Were the good old days all that good?: EDA then and now", ["Shishpal Rawat", "William H. Joyner Jr.", "John A. Darringer", "Daniel Gajski", "Pat O. Pistilli", "Hugo De Man", "Carl Harris", "James Solomon"], "https://doi.org/10.1145/996566.996716", "dac", 2004]], "John A. Darringer": [0, ["Were the good old days all that good?: EDA then and now", ["Shishpal Rawat", "William H. Joyner Jr.", "John A. Darringer", "Daniel Gajski", "Pat O. Pistilli", "Hugo De Man", "Carl Harris", "James Solomon"], "https://doi.org/10.1145/996566.996716", "dac", 2004]], "Pat O. Pistilli": [0, ["Were the good old days all that good?: EDA then and now", ["Shishpal Rawat", "William H. Joyner Jr.", "John A. Darringer", "Daniel Gajski", "Pat O. Pistilli", "Hugo De Man", "Carl Harris", "James Solomon"], "https://doi.org/10.1145/996566.996716", "dac", 2004]], "Hugo De Man": [0, ["Were the good old days all that good?: EDA then and now", ["Shishpal Rawat", "William H. Joyner Jr.", "John A. Darringer", "Daniel Gajski", "Pat O. Pistilli", "Hugo De Man", "Carl Harris", "James Solomon"], "https://doi.org/10.1145/996566.996716", "dac", 2004], ["High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects", ["Geert Van der Plas", "Mustafa Badaroglu", "Gerd Vandersteen", "Petr Dobrovolny", "Piet Wambacq", "Stephane Donnay", "Georges G. E. Gielen", "Hugo De Man"], "https://doi.org/10.1145/996566.996794", "dac", 2004]], "Carl Harris": [0, ["Were the good old days all that good?: EDA then and now", ["Shishpal Rawat", "William H. Joyner Jr.", "John A. Darringer", "Daniel Gajski", "Pat O. Pistilli", "Hugo De Man", "Carl Harris", "James Solomon"], "https://doi.org/10.1145/996566.996716", "dac", 2004]], "James Solomon": [0, ["Were the good old days all that good?: EDA then and now", ["Shishpal Rawat", "William H. Joyner Jr.", "John A. Darringer", "Daniel Gajski", "Pat O. Pistilli", "Hugo De Man", "Carl Harris", "James Solomon"], "https://doi.org/10.1145/996566.996716", "dac", 2004]], "Kihwan Choi": [0.9950293302536011, ["Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding", ["Kihwan Choi", "Ramakrishna Soma", "Massoud Pedram"], "https://doi.org/10.1145/996566.996718", "dac", 2004]], "Ramakrishna Soma": [0, ["Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding", ["Kihwan Choi", "Ramakrishna Soma", "Massoud Pedram"], "https://doi.org/10.1145/996566.996718", "dac", 2004]], "Massoud Pedram": [0, ["Off-chip latency-driven dynamic voltage and frequency scaling for an MPEG decoding", ["Kihwan Choi", "Ramakrishna Soma", "Massoud Pedram"], "https://doi.org/10.1145/996566.996718", "dac", 2004]], "Ying Zhang": [0, ["Energy-aware deterministic fault tolerance in distributed real-time embedded systems", ["Ying Zhang", "Robert P. Dick", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/996566.996719", "dac", 2004]], "Robert P. Dick": [0, ["Energy-aware deterministic fault tolerance in distributed real-time embedded systems", ["Ying Zhang", "Robert P. Dick", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/996566.996719", "dac", 2004]], "Krishnendu Chakrabarty": [0, ["Energy-aware deterministic fault tolerance in distributed real-time embedded systems", ["Ying Zhang", "Robert P. Dick", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/996566.996719", "dac", 2004]], "Arun Kejariwal": [0, ["Proxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices", ["Arun Kejariwal", "Sumit Gupta", "Alexandru Nicolau", "Nikil D. Dutt", "Rajesh Gupta"], "https://doi.org/10.1145/996566.996720", "dac", 2004]], "Sumit Gupta": [0, ["Proxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices", ["Arun Kejariwal", "Sumit Gupta", "Alexandru Nicolau", "Nikil D. Dutt", "Rajesh Gupta"], "https://doi.org/10.1145/996566.996720", "dac", 2004]], "Alexandru Nicolau": [0, ["Proxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices", ["Arun Kejariwal", "Sumit Gupta", "Alexandru Nicolau", "Nikil D. Dutt", "Rajesh Gupta"], "https://doi.org/10.1145/996566.996720", "dac", 2004]], "Rajesh Gupta": [0, ["Proxy-based task partitioning of watermarking algorithms for reducing energy consumption in mobile devices", ["Arun Kejariwal", "Sumit Gupta", "Alexandru Nicolau", "Nikil D. Dutt", "Rajesh Gupta"], "https://doi.org/10.1145/996566.996720", "dac", 2004]], "Xiaoping Hu": [0, ["Adaptive data partitioning for ambient multimedia", ["Xiaoping Hu", "Radu Marculescu"], "https://doi.org/10.1145/996566.996721", "dac", 2004]], "Siddharth Choudhuri": [0, ["Energy characterization of filesystems for diskless embedded systems", ["Siddharth Choudhuri", "Rabi N. Mahapatra"], "https://doi.org/10.1145/996566.996722", "dac", 2004]], "Vidyasagar Nookala": [0, ["A method for correcting the functionality of a wire-pipelined circuit", ["Vidyasagar Nookala", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/996566.996724", "dac", 2004]], "Sachin S. Sapatnekar": [0, ["A method for correcting the functionality of a wire-pipelined circuit", ["Vidyasagar Nookala", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/996566.996724", "dac", 2004], ["Tradeoffs between date oxide leakage and delay for dual Tox circuits", ["Anup Kumar Sultania", "Dennis Sylvester", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/996566.996773", "dac", 2004]], "Mario R. Casu": [0, ["A new approach to latency insensitive design", ["Mario R. Casu", "Luca Macchiarulo"], "https://doi.org/10.1145/996566.996725", "dac", 2004]], "Luca Macchiarulo": [0, ["A new approach to latency insensitive design", ["Mario R. Casu", "Luca Macchiarulo"], "https://doi.org/10.1145/996566.996725", "dac", 2004]], "Qinghua Liu": [0, ["Pre-layout wire length and congestion estimation", ["Qinghua Liu", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/996566.996726", "dac", 2004]], "Abhijit Davare": [0, ["The best of both worlds: the efficient asynchronous implementation of synchronous specifications", ["Abhijit Davare", "Kelvin Lwin", "Alex Kondratyev", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/996566.996727", "dac", 2004]], "Kelvin Lwin": [0, ["The best of both worlds: the efficient asynchronous implementation of synchronous specifications", ["Abhijit Davare", "Kelvin Lwin", "Alex Kondratyev", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/996566.996727", "dac", 2004]], "Alex Kondratyev": [0, ["The best of both worlds: the efficient asynchronous implementation of synchronous specifications", ["Abhijit Davare", "Kelvin Lwin", "Alex Kondratyev", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/996566.996727", "dac", 2004]], "Cheoljoo Jeong": [0.9999939203262329, ["Fast hazard detection in combinational circuits", ["Cheoljoo Jeong", "Steven M. Nowick"], "https://doi.org/10.1145/996566.996728", "dac", 2004]], "Steven M. Nowick": [0, ["Fast hazard detection in combinational circuits", ["Cheoljoo Jeong", "Steven M. Nowick"], "https://doi.org/10.1145/996566.996728", "dac", 2004]], "Margarida F. Jacome": [0, ["Defect tolerant probabilistic design paradigm for nanotechnologies", ["Margarida F. Jacome", "Chen He", "Gustavo de Veciana", "Stephen Bijansky"], "https://doi.org/10.1145/996566.996730", "dac", 2004]], "Chen He": [0, ["Defect tolerant probabilistic design paradigm for nanotechnologies", ["Margarida F. Jacome", "Chen He", "Gustavo de Veciana", "Stephen Bijansky"], "https://doi.org/10.1145/996566.996730", "dac", 2004]], "Gustavo de Veciana": [0, ["Defect tolerant probabilistic design paradigm for nanotechnologies", ["Margarida F. Jacome", "Chen He", "Gustavo de Veciana", "Stephen Bijansky"], "https://doi.org/10.1145/996566.996730", "dac", 2004]], "Stephen Bijansky": [0, ["Defect tolerant probabilistic design paradigm for nanotechnologies", ["Margarida F. Jacome", "Chen He", "Gustavo de Veciana", "Stephen Bijansky"], "https://doi.org/10.1145/996566.996730", "dac", 2004]], "Yiping Fan": [0, ["Architecture-level synthesis for automatic interconnect pipelining", ["Jason Cong", "Yiping Fan", "Zhiru Zhang"], "https://doi.org/10.1145/996566.996731", "dac", 2004]], "Zhiru Zhang": [0, ["Architecture-level synthesis for automatic interconnect pipelining", ["Jason Cong", "Yiping Fan", "Zhiru Zhang"], "https://doi.org/10.1145/996566.996731", "dac", 2004]], "Samar Abdi": [0, ["Automatic generation of equivalent architecture model from functional specification", ["Samar Abdi", "Daniel Gajski"], "https://doi.org/10.1145/996566.996732", "dac", 2004]], "Bo Yang": [0.0001360086680506356, ["Divide-and-concatenate: an architecture level optimization technique for universal hash functions", ["Bo Yang", "Ramesh Karri", "David A. McGrew"], "https://doi.org/10.1145/996566.996733", "dac", 2004], ["A packing algorithm for non-manhattan hexagon/triangle placement design by using an adaptive o-tree representation", ["Jing Li", "Tan Yan", "Bo Yang", "Juebang Yu", "Chunhui Li"], "https://doi.org/10.1145/996566.996743", "dac", 2004]], "Ramesh Karri": [0, ["Divide-and-concatenate: an architecture level optimization technique for universal hash functions", ["Bo Yang", "Ramesh Karri", "David A. McGrew"], "https://doi.org/10.1145/996566.996733", "dac", 2004]], "David A. McGrew": [0, ["Divide-and-concatenate: an architecture level optimization technique for universal hash functions", ["Bo Yang", "Ramesh Karri", "David A. McGrew"], "https://doi.org/10.1145/996566.996733", "dac", 2004]], "Massimo Conti": [0, ["Performance analysis of different arbitration algorithms of the AMBA AHB bus", ["Massimo Conti", "Marco Caldari", "Giovanni B. Vece", "Simone Orcioni", "Claudio Turchetti"], "https://doi.org/10.1145/996566.996734", "dac", 2004]], "Marco Caldari": [0, ["Performance analysis of different arbitration algorithms of the AMBA AHB bus", ["Massimo Conti", "Marco Caldari", "Giovanni B. Vece", "Simone Orcioni", "Claudio Turchetti"], "https://doi.org/10.1145/996566.996734", "dac", 2004]], "Giovanni B. Vece": [0, ["Performance analysis of different arbitration algorithms of the AMBA AHB bus", ["Massimo Conti", "Marco Caldari", "Giovanni B. Vece", "Simone Orcioni", "Claudio Turchetti"], "https://doi.org/10.1145/996566.996734", "dac", 2004]], "Simone Orcioni": [0, ["Performance analysis of different arbitration algorithms of the AMBA AHB bus", ["Massimo Conti", "Marco Caldari", "Giovanni B. Vece", "Simone Orcioni", "Claudio Turchetti"], "https://doi.org/10.1145/996566.996734", "dac", 2004]], "Claudio Turchetti": [0, ["Performance analysis of different arbitration algorithms of the AMBA AHB bus", ["Massimo Conti", "Marco Caldari", "Giovanni B. Vece", "Simone Orcioni", "Claudio Turchetti"], "https://doi.org/10.1145/996566.996734", "dac", 2004]], "Tom Korsmeyer": [0, ["Design tools for BioMEMS", ["Tom Korsmeyer", "Jun Zeng", "Ken Greiner"], "https://doi.org/10.1145/996566.996736", "dac", 2004]], "Jun Zeng": [0, ["Design tools for BioMEMS", ["Tom Korsmeyer", "Jun Zeng", "Ken Greiner"], "https://doi.org/10.1145/996566.996736", "dac", 2004]], "Ken Greiner": [0, ["Design tools for BioMEMS", ["Tom Korsmeyer", "Jun Zeng", "Ken Greiner"], "https://doi.org/10.1145/996566.996736", "dac", 2004]], "Jacob White": [0, ["CAD challenges in BioMEMS design", ["Jacob White"], "https://doi.org/10.1145/996566.996737", "dac", 2004]], "Anthony R. Bonaccio": [0, ["Will Moore's Law rule in the land of analog?", ["Rob A. Rutenbar", "Anthony R. Bonaccio", "Teresa H. Y. Meng", "Ernesto Perea", "Robert Pitts", "Charles Sodini", "Jim Wieser"], "https://doi.org/10.1145/996566.996739", "dac", 2004]], "Teresa H. Y. Meng": [0, ["Will Moore's Law rule in the land of analog?", ["Rob A. Rutenbar", "Anthony R. Bonaccio", "Teresa H. Y. Meng", "Ernesto Perea", "Robert Pitts", "Charles Sodini", "Jim Wieser"], "https://doi.org/10.1145/996566.996739", "dac", 2004]], "Ernesto Perea": [0, ["Will Moore's Law rule in the land of analog?", ["Rob A. Rutenbar", "Anthony R. Bonaccio", "Teresa H. Y. Meng", "Ernesto Perea", "Robert Pitts", "Charles Sodini", "Jim Wieser"], "https://doi.org/10.1145/996566.996739", "dac", 2004]], "Robert Pitts": [0, ["Will Moore's Law rule in the land of analog?", ["Rob A. Rutenbar", "Anthony R. Bonaccio", "Teresa H. Y. Meng", "Ernesto Perea", "Robert Pitts", "Charles Sodini", "Jim Wieser"], "https://doi.org/10.1145/996566.996739", "dac", 2004]], "Charles Sodini": [0, ["Will Moore's Law rule in the land of analog?", ["Rob A. Rutenbar", "Anthony R. Bonaccio", "Teresa H. Y. Meng", "Ernesto Perea", "Robert Pitts", "Charles Sodini", "Jim Wieser"], "https://doi.org/10.1145/996566.996739", "dac", 2004]], "Jim Wieser": [0, ["Will Moore's Law rule in the land of analog?", ["Rob A. Rutenbar", "Anthony R. Bonaccio", "Teresa H. Y. Meng", "Ernesto Perea", "Robert Pitts", "Charles Sodini", "Jim Wieser"], "https://doi.org/10.1145/996566.996739", "dac", 2004]], "Mongkol Ekpanyapong": [0, ["Profile-guided microarchitectural floorplanning for deep submicron processor design", ["Mongkol Ekpanyapong", "Jacob R. Minz", "Thaisiri Watewai", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "https://doi.org/10.1145/996566.996741", "dac", 2004]], "Jacob R. Minz": [0, ["Profile-guided microarchitectural floorplanning for deep submicron processor design", ["Mongkol Ekpanyapong", "Jacob R. Minz", "Thaisiri Watewai", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "https://doi.org/10.1145/996566.996741", "dac", 2004]], "Thaisiri Watewai": [0, ["Profile-guided microarchitectural floorplanning for deep submicron processor design", ["Mongkol Ekpanyapong", "Jacob R. Minz", "Thaisiri Watewai", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "https://doi.org/10.1145/996566.996741", "dac", 2004]], "Hsien-Hsin S. Lee": [3.7107883432696553e-09, ["Profile-guided microarchitectural floorplanning for deep submicron processor design", ["Mongkol Ekpanyapong", "Jacob R. Minz", "Thaisiri Watewai", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "https://doi.org/10.1145/996566.996741", "dac", 2004]], "Sung Kyu Lim": [0.9975332617759705, ["Profile-guided microarchitectural floorplanning for deep submicron processor design", ["Mongkol Ekpanyapong", "Jacob R. Minz", "Thaisiri Watewai", "Hsien-Hsin S. Lee", "Sung Kyu Lim"], "https://doi.org/10.1145/996566.996741", "dac", 2004]], "Changbo Long": [0, ["Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects", ["Changbo Long", "Lucanus J. Simonson", "Weiping Liao", "Lei He"], "https://doi.org/10.1145/996566.996742", "dac", 2004]], "Lucanus J. Simonson": [0, ["Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects", ["Changbo Long", "Lucanus J. Simonson", "Weiping Liao", "Lei He"], "https://doi.org/10.1145/996566.996742", "dac", 2004]], "Jing Li": [0, ["A packing algorithm for non-manhattan hexagon/triangle placement design by using an adaptive o-tree representation", ["Jing Li", "Tan Yan", "Bo Yang", "Juebang Yu", "Chunhui Li"], "https://doi.org/10.1145/996566.996743", "dac", 2004]], "Tan Yan": [0, ["A packing algorithm for non-manhattan hexagon/triangle placement design by using an adaptive o-tree representation", ["Jing Li", "Tan Yan", "Bo Yang", "Juebang Yu", "Chunhui Li"], "https://doi.org/10.1145/996566.996743", "dac", 2004]], "Juebang Yu": [0.29603438079357147, ["A packing algorithm for non-manhattan hexagon/triangle placement design by using an adaptive o-tree representation", ["Jing Li", "Tan Yan", "Bo Yang", "Juebang Yu", "Chunhui Li"], "https://doi.org/10.1145/996566.996743", "dac", 2004]], "Chunhui Li": [0, ["A packing algorithm for non-manhattan hexagon/triangle placement design by using an adaptive o-tree representation", ["Jing Li", "Tan Yan", "Bo Yang", "Juebang Yu", "Chunhui Li"], "https://doi.org/10.1145/996566.996743", "dac", 2004]], "Dionysios Kouroussis": [0, ["Worst-case circuit delay taking into account power supply variations", ["Dionysios Kouroussis", "Rubil Ahmadi", "Farid N. Najm"], "https://doi.org/10.1145/996566.996745", "dac", 2004]], "Rubil Ahmadi": [0, ["Worst-case circuit delay taking into account power supply variations", ["Dionysios Kouroussis", "Rubil Ahmadi", "Farid N. Najm"], "https://doi.org/10.1145/996566.996745", "dac", 2004]], "Aseem Agarwal": [0, ["Statistical gate delay model considering multiple input switching", ["Aseem Agarwal", "Florentin Dartu", "David T. Blaauw"], "https://doi.org/10.1145/996566.996746", "dac", 2004]], "Florentin Dartu": [0, ["Statistical gate delay model considering multiple input switching", ["Aseem Agarwal", "Florentin Dartu", "David T. Blaauw"], "https://doi.org/10.1145/996566.996746", "dac", 2004]], "Dongwoo Lee": [0.9974333494901657, ["Static timing analysis using backward signal propagation", ["Dongwoo Lee", "Vladimir Zolotov", "David T. Blaauw"], "https://doi.org/10.1145/996566.996747", "dac", 2004]], "Joachim G. Clabes": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Joshua Friedrich": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Mark Sweet": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Jack DiLullo": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Sam G. Chu": [0.002606560941785574, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Donald W. Plass": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "James Dawson": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Paul Muench": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Larry Powell": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Michael S. Floyd": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Balaram Sinharoy": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Mike Lee": [0.03789662942290306, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Michael Goulet": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "James Wagoner": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Nicole S. Schwartz": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Stephen L. Runyon": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Gary Gorman": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Phillip Restle": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Ronald N. Kalla": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Joseph McGill": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "J. Steve Dodson": [0, ["Design and implementation of the POWER5 microprocessor", ["Joachim G. Clabes", "Joshua Friedrich", "Mark Sweet", "Jack DiLullo", "Sam G. Chu", "Donald W. Plass", "James Dawson", "Paul Muench", "Larry Powell", "Michael S. Floyd", "Balaram Sinharoy", "Mike Lee", "Michael Goulet", "James Wagoner", "Nicole S. Schwartz", "Stephen L. Runyon", "Gary Gorman", "Phillip Restle", "Ronald N. Kalla", "Joseph McGill", "J. Steve Dodson"], "https://doi.org/10.1145/996566.996749", "dac", 2004]], "Toshinari Takayanagi": [0, ["A dual-core 64b ultraSPARC microprocessor for dense server applications", ["Toshinari Takayanagi", "Jinuk Luke Shin", "Bruce Petrick", "Jeffrey Su", "Ana Sonia Leon"], "https://doi.org/10.1145/996566.996750", "dac", 2004]], "Jinuk Luke Shin": [0.9862816631793976, ["A dual-core 64b ultraSPARC microprocessor for dense server applications", ["Toshinari Takayanagi", "Jinuk Luke Shin", "Bruce Petrick", "Jeffrey Su", "Ana Sonia Leon"], "https://doi.org/10.1145/996566.996750", "dac", 2004]], "Bruce Petrick": [0, ["A dual-core 64b ultraSPARC microprocessor for dense server applications", ["Toshinari Takayanagi", "Jinuk Luke Shin", "Bruce Petrick", "Jeffrey Su", "Ana Sonia Leon"], "https://doi.org/10.1145/996566.996750", "dac", 2004]], "Jeffrey Su": [0, ["A dual-core 64b ultraSPARC microprocessor for dense server applications", ["Toshinari Takayanagi", "Jinuk Luke Shin", "Bruce Petrick", "Jeffrey Su", "Ana Sonia Leon"], "https://doi.org/10.1145/996566.996750", "dac", 2004]], "Ana Sonia Leon": [0, ["A dual-core 64b ultraSPARC microprocessor for dense server applications", ["Toshinari Takayanagi", "Jinuk Luke Shin", "Bruce Petrick", "Jeffrey Su", "Ana Sonia Leon"], "https://doi.org/10.1145/996566.996750", "dac", 2004]], "Daniel J. Deleganes": [0, ["Low voltage swing logic circuits for a Pentium 4 processor integer core", ["Daniel J. Deleganes", "Micah Barany", "George L. Geannopoulos", "Kurt Kreitzer", "Anant P. Singh", "Sapumal Wijeratne"], "https://doi.org/10.1145/996566.996751", "dac", 2004]], "Micah Barany": [0, ["Low voltage swing logic circuits for a Pentium 4 processor integer core", ["Daniel J. Deleganes", "Micah Barany", "George L. Geannopoulos", "Kurt Kreitzer", "Anant P. Singh", "Sapumal Wijeratne"], "https://doi.org/10.1145/996566.996751", "dac", 2004]], "George L. Geannopoulos": [0, ["Low voltage swing logic circuits for a Pentium 4 processor integer core", ["Daniel J. Deleganes", "Micah Barany", "George L. Geannopoulos", "Kurt Kreitzer", "Anant P. Singh", "Sapumal Wijeratne"], "https://doi.org/10.1145/996566.996751", "dac", 2004]], "Kurt Kreitzer": [0, ["Low voltage swing logic circuits for a Pentium 4 processor integer core", ["Daniel J. Deleganes", "Micah Barany", "George L. Geannopoulos", "Kurt Kreitzer", "Anant P. Singh", "Sapumal Wijeratne"], "https://doi.org/10.1145/996566.996751", "dac", 2004]], "Anant P. Singh": [0, ["Low voltage swing logic circuits for a Pentium 4 processor integer core", ["Daniel J. Deleganes", "Micah Barany", "George L. Geannopoulos", "Kurt Kreitzer", "Anant P. Singh", "Sapumal Wijeratne"], "https://doi.org/10.1145/996566.996751", "dac", 2004]], "Sapumal Wijeratne": [0, ["Low voltage swing logic circuits for a Pentium 4 processor integer core", ["Daniel J. Deleganes", "Micah Barany", "George L. Geannopoulos", "Kurt Kreitzer", "Anant P. Singh", "Sapumal Wijeratne"], "https://doi.org/10.1145/996566.996751", "dac", 2004]], "Tim Kogel": [0, ["Heterogeneous MP-SoC: the solution to energy-efficient signal processing", ["Tim Kogel", "Heinrich Meyr"], "https://doi.org/10.1145/996566.996754", "dac", 2004]], "Heinrich Meyr": [0, ["Heterogeneous MP-SoC: the solution to energy-efficient signal processing", ["Tim Kogel", "Heinrich Meyr"], "https://doi.org/10.1145/996566.996754", "dac", 2004], ["A novel approach for flexible and consistent ADL-driven ASIP design", ["Gunnar Braun", "Achim Nohl", "Weihua Sheng", "Jianjiang Ceng", "Manuel Hohenauer", "Hanno Scharwachter", "Rainer Leupers", "Heinrich Meyr"], "https://doi.org/10.1145/996566.996763", "dac", 2004]], "Steve Leibson": [0, ["Flexible architectures for engineering successful SOCs", ["Chris Rowen", "Steve Leibson"], "https://doi.org/10.1145/996566.996755", "dac", 2004]], "Prashant Saxena": [0, ["Modeling repeaters explicitly within analytical placement", ["Prashant Saxena", "Bill Halpin"], "https://doi.org/10.1145/996566.996759", "dac", 2004]], "Bill Halpin": [0, ["Modeling repeaters explicitly within analytical placement", ["Prashant Saxena", "Bill Halpin"], "https://doi.org/10.1145/996566.996759", "dac", 2004]], "Bernd Obermeier": [0, ["Quadratic placement using an improved timing model", ["Bernd Obermeier", "Frank M. Johannes"], "https://doi.org/10.1145/996566.996760", "dac", 2004]], "Frank M. Johannes": [0, ["Quadratic placement using an improved timing model", ["Bernd Obermeier", "Frank M. Johannes"], "https://doi.org/10.1145/996566.996760", "dac", 2004]], "John Lillis": [0, ["An approach to placement-coupled logic replication", ["Milos Hrkic", "John Lillis", "Giancarlo Beraudo"], "https://doi.org/10.1145/996566.996761", "dac", 2004]], "Giancarlo Beraudo": [0, ["An approach to placement-coupled logic replication", ["Milos Hrkic", "John Lillis", "Giancarlo Beraudo"], "https://doi.org/10.1145/996566.996761", "dac", 2004]], "Gunnar Braun": [0, ["A novel approach for flexible and consistent ADL-driven ASIP design", ["Gunnar Braun", "Achim Nohl", "Weihua Sheng", "Jianjiang Ceng", "Manuel Hohenauer", "Hanno Scharwachter", "Rainer Leupers", "Heinrich Meyr"], "https://doi.org/10.1145/996566.996763", "dac", 2004]], "Achim Nohl": [0, ["A novel approach for flexible and consistent ADL-driven ASIP design", ["Gunnar Braun", "Achim Nohl", "Weihua Sheng", "Jianjiang Ceng", "Manuel Hohenauer", "Hanno Scharwachter", "Rainer Leupers", "Heinrich Meyr"], "https://doi.org/10.1145/996566.996763", "dac", 2004]], "Weihua Sheng": [0, ["A novel approach for flexible and consistent ADL-driven ASIP design", ["Gunnar Braun", "Achim Nohl", "Weihua Sheng", "Jianjiang Ceng", "Manuel Hohenauer", "Hanno Scharwachter", "Rainer Leupers", "Heinrich Meyr"], "https://doi.org/10.1145/996566.996763", "dac", 2004]], "Jianjiang Ceng": [0, ["A novel approach for flexible and consistent ADL-driven ASIP design", ["Gunnar Braun", "Achim Nohl", "Weihua Sheng", "Jianjiang Ceng", "Manuel Hohenauer", "Hanno Scharwachter", "Rainer Leupers", "Heinrich Meyr"], "https://doi.org/10.1145/996566.996763", "dac", 2004]], "Manuel Hohenauer": [0, ["A novel approach for flexible and consistent ADL-driven ASIP design", ["Gunnar Braun", "Achim Nohl", "Weihua Sheng", "Jianjiang Ceng", "Manuel Hohenauer", "Hanno Scharwachter", "Rainer Leupers", "Heinrich Meyr"], "https://doi.org/10.1145/996566.996763", "dac", 2004]], "Hanno Scharwachter": [0, ["A novel approach for flexible and consistent ADL-driven ASIP design", ["Gunnar Braun", "Achim Nohl", "Weihua Sheng", "Jianjiang Ceng", "Manuel Hohenauer", "Hanno Scharwachter", "Rainer Leupers", "Heinrich Meyr"], "https://doi.org/10.1145/996566.996763", "dac", 2004]], "Rainer Leupers": [0, ["A novel approach for flexible and consistent ADL-driven ASIP design", ["Gunnar Braun", "Achim Nohl", "Weihua Sheng", "Jianjiang Ceng", "Manuel Hohenauer", "Hanno Scharwachter", "Rainer Leupers", "Heinrich Meyr"], "https://doi.org/10.1145/996566.996763", "dac", 2004]], "Pan Yu": [7.00585987942759e-05, ["Characterizing embedded applications for instruction-set extensible processors", ["Pan Yu", "Tulika Mitra"], "https://doi.org/10.1145/996566.996764", "dac", 2004]], "Tulika Mitra": [0, ["Characterizing embedded applications for instruction-set extensible processors", ["Pan Yu", "Tulika Mitra"], "https://doi.org/10.1145/996566.996764", "dac", 2004]], "Partha Biswas": [0, ["Introduction of local memory elements in instruction set extensions", ["Partha Biswas", "Vinay Choudhary", "Kubilay Atasu", "Laura Pozzi", "Paolo Ienne", "Nikil D. Dutt"], "https://doi.org/10.1145/996566.996765", "dac", 2004]], "Vinay Choudhary": [0, ["Introduction of local memory elements in instruction set extensions", ["Partha Biswas", "Vinay Choudhary", "Kubilay Atasu", "Laura Pozzi", "Paolo Ienne", "Nikil D. Dutt"], "https://doi.org/10.1145/996566.996765", "dac", 2004]], "Kubilay Atasu": [0, ["Introduction of local memory elements in instruction set extensions", ["Partha Biswas", "Vinay Choudhary", "Kubilay Atasu", "Laura Pozzi", "Paolo Ienne", "Nikil D. Dutt"], "https://doi.org/10.1145/996566.996765", "dac", 2004]], "Laura Pozzi": [0, ["Introduction of local memory elements in instruction set extensions", ["Partha Biswas", "Vinay Choudhary", "Kubilay Atasu", "Laura Pozzi", "Paolo Ienne", "Nikil D. Dutt"], "https://doi.org/10.1145/996566.996765", "dac", 2004], ["Virtual memory window for application-specific reconfigurable coprocessors", ["Miljan Vuletic", "Laura Pozzi", "Paolo Ienne"], "https://doi.org/10.1145/996566.996818", "dac", 2004]], "Paolo Ienne": [0, ["Introduction of local memory elements in instruction set extensions", ["Partha Biswas", "Vinay Choudhary", "Kubilay Atasu", "Laura Pozzi", "Paolo Ienne", "Nikil D. Dutt"], "https://doi.org/10.1145/996566.996765", "dac", 2004], ["Virtual memory window for application-specific reconfigurable coprocessors", ["Miljan Vuletic", "Laura Pozzi", "Paolo Ienne"], "https://doi.org/10.1145/996566.996818", "dac", 2004]], "Fei Li": [0, ["FPGA power reduction using configurable dual-Vdd", ["Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1145/996566.996767", "dac", 2004]], "Yan Lin": [0, ["FPGA power reduction using configurable dual-Vdd", ["Fei Li", "Yan Lin", "Lei He"], "https://doi.org/10.1145/996566.996767", "dac", 2004]], "Navaratnasothie Selvakkumaran": [0, ["Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources", ["Navaratnasothie Selvakkumaran", "Abhishek Ranjan", "Salil Raje", "George Karypis"], "https://doi.org/10.1145/996566.996768", "dac", 2004]], "Abhishek Ranjan": [0, ["Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources", ["Navaratnasothie Selvakkumaran", "Abhishek Ranjan", "Salil Raje", "George Karypis"], "https://doi.org/10.1145/996566.996768", "dac", 2004]], "Salil Raje": [0, ["Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources", ["Navaratnasothie Selvakkumaran", "Abhishek Ranjan", "Salil Raje", "George Karypis"], "https://doi.org/10.1145/996566.996768", "dac", 2004]], "George Karypis": [0, ["Multi-resource aware partitioning algorithms for FPGAs with heterogeneous resources", ["Navaratnasothie Selvakkumaran", "Abhishek Ranjan", "Salil Raje", "George Karypis"], "https://doi.org/10.1145/996566.996768", "dac", 2004]], "Nobuyuki Ohba": [0, ["An SoC design methodology using FPGAs and embedded microprocessors", ["Nobuyuki Ohba", "Kohji Takano"], "https://doi.org/10.1145/996566.996769", "dac", 2004]], "Kohji Takano": [0, ["An SoC design methodology using FPGAs and embedded microprocessors", ["Nobuyuki Ohba", "Kohji Takano"], "https://doi.org/10.1145/996566.996769", "dac", 2004]], "Paul C. Kocher": [0, ["Security as a new dimension in embedded system design", ["Srivaths Ravi", "Paul C. Kocher", "Ruby B. Lee", "Gary McGraw", "Anand Raghunathan"], "https://doi.org/10.1145/996566.996771", "dac", 2004]], "Ruby B. Lee": [5.768341138079336e-09, ["Security as a new dimension in embedded system design", ["Srivaths Ravi", "Paul C. Kocher", "Ruby B. Lee", "Gary McGraw", "Anand Raghunathan"], "https://doi.org/10.1145/996566.996771", "dac", 2004]], "Gary McGraw": [0, ["Security as a new dimension in embedded system design", ["Srivaths Ravi", "Paul C. Kocher", "Ruby B. Lee", "Gary McGraw", "Anand Raghunathan"], "https://doi.org/10.1145/996566.996771", "dac", 2004]], "Anup Kumar Sultania": [0, ["Tradeoffs between date oxide leakage and delay for dual Tox circuits", ["Anup Kumar Sultania", "Dennis Sylvester", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/996566.996773", "dac", 2004]], "Kaviraj Chopra": [0, ["Implicit pseudo boolean enumeration algorithms for input vector control", ["Kaviraj Chopra", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/996566.996774", "dac", 2004]], "Ashish Srivastava": [0, ["Statistical optimization of leakage power considering process variations using dual-Vth and sizing", ["Ashish Srivastava", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996775", "dac", 2004], ["Power minimization using simultaneous gate sizing, dual-Vdd and dual-Vth assignment", ["Ashish Srivastava", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996777", "dac", 2004]], "Harmander Deogun": [0, ["Leakage-and crosstalk-aware bus encoding for total power reduction", ["Harmander Deogun", "Rajeev R. Rao", "Dennis Sylvester", "David T. Blaauw"], "https://doi.org/10.1145/996566.996776", "dac", 2004]], "Shu Yan": [0, ["Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics", ["Shu Yan", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1145/996566.996779", "dac", 2004]], "Vivek Sarin": [0, ["Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics", ["Shu Yan", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1145/996566.996779", "dac", 2004]], "Weiping Shi": [0, ["Sparse transformations and preconditioners for hierarchical 3-D capacitance extraction with multiple dielectrics", ["Shu Yan", "Vivek Sarin", "Weiping Shi"], "https://doi.org/10.1145/996566.996779", "dac", 2004]], "Dipanjan Gope": [0, ["A fast parasitic extractor based on low-rank multilevel matrix compression for conductor and dielectric modeling in microelectronics and MEMS", ["Dipanjan Gope", "Swagato Chakraborty", "Vikram Jandhyala"], "https://doi.org/10.1145/996566.996780", "dac", 2004]], "Swagato Chakraborty": [0, ["A fast parasitic extractor based on low-rank multilevel matrix compression for conductor and dielectric modeling in microelectronics and MEMS", ["Dipanjan Gope", "Swagato Chakraborty", "Vikram Jandhyala"], "https://doi.org/10.1145/996566.996780", "dac", 2004]], "Vikram Jandhyala": [0, ["A fast parasitic extractor based on low-rank multilevel matrix compression for conductor and dielectric modeling in microelectronics and MEMS", ["Dipanjan Gope", "Swagato Chakraborty", "Vikram Jandhyala"], "https://doi.org/10.1145/996566.996780", "dac", 2004]], "Satrajit Gupta": [0, ["CHIME: coupled hierarchical inductance model evaluation", ["Satrajit Gupta", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996781", "dac", 2004]], "Sharad Kapur": [0, ["Large-scale full-wave simulation", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/996566.996782", "dac", 2004]], "David E. Long": [0, ["Large-scale full-wave simulation", ["Sharad Kapur", "David E. Long"], "https://doi.org/10.1145/996566.996782", "dac", 2004]], "Yuichi Tanji": [0, ["Closed-form expressions of distributed RLC interconnects for analysis of on-chip inductance effects", ["Yuichi Tanji", "Hideki Asai"], "https://doi.org/10.1145/996566.996783", "dac", 2004]], "Hideki Asai": [0, ["Closed-form expressions of distributed RLC interconnects for analysis of on-chip inductance effects", ["Yuichi Tanji", "Hideki Asai"], "https://doi.org/10.1145/996566.996783", "dac", 2004]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["Re-synthesis for delay variation tolerance", ["Shih-Chieh Chang", "Cheng-Tao Hsieh", "Kai-Chiang Wu"], "https://doi.org/10.1145/996566.996785", "dac", 2004]], "Cheng-Tao Hsieh": [0, ["Re-synthesis for delay variation tolerance", ["Shih-Chieh Chang", "Cheng-Tao Hsieh", "Kai-Chiang Wu"], "https://doi.org/10.1145/996566.996785", "dac", 2004]], "Kai-Chiang Wu": [6.08376786448428e-11, ["Re-synthesis for delay variation tolerance", ["Shih-Chieh Chang", "Cheng-Tao Hsieh", "Kai-Chiang Wu"], "https://doi.org/10.1145/996566.996785", "dac", 2004]], "Aiqun Cao": [0, ["Post-layout logic optimization of domino circuits", ["Aiqun Cao", "Cheng-Kok Koh"], "https://doi.org/10.1145/996566.996786", "dac", 2004]], "Peter Tummeltshammer": [0, ["Multiple constant multiplication by time-multiplexed mapping of addition chains", ["Peter Tummeltshammer", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/996566.996787", "dac", 2004]], "James C. Hoe": [0, ["Multiple constant multiplication by time-multiplexed mapping of addition chains", ["Peter Tummeltshammer", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/996566.996787", "dac", 2004]], "Markus Puschel": [0, ["Multiple constant multiplication by time-multiplexed mapping of addition chains", ["Peter Tummeltshammer", "James C. Hoe", "Markus Puschel"], "https://doi.org/10.1145/996566.996787", "dac", 2004]], "Hemangee K. Kapoor": [0, ["Decomposing specifications with concurrent outputs to resolve state coding conflicts in asynchronous logic synthesis", ["Hemangee K. Kapoor", "Mark B. Josephs"], "https://doi.org/10.1145/996566.996788", "dac", 2004]], "Mark B. Josephs": [0, ["Decomposing specifications with concurrent outputs to resolve state coding conflicts in asynchronous logic synthesis", ["Hemangee K. Kapoor", "Mark B. Josephs"], "https://doi.org/10.1145/996566.996788", "dac", 2004]], "Pawel Kerntopf": [0, ["A new heuristic algorithm for reversible logic synthesis", ["Pawel Kerntopf"], "https://doi.org/10.1145/996566.996789", "dac", 2004]], "William N. N. Hung": [0, ["Quantum logic synthesis by symbolic reachability analysis", ["William N. N. Hung", "Xiaoyu Song", "Guowu Yang", "Jin Yang", "Marek A. Perkowski"], "https://doi.org/10.1145/996566.996790", "dac", 2004]], "Xiaoyu Song": [4.813815596138582e-10, ["Quantum logic synthesis by symbolic reachability analysis", ["William N. N. Hung", "Xiaoyu Song", "Guowu Yang", "Jin Yang", "Marek A. Perkowski"], "https://doi.org/10.1145/996566.996790", "dac", 2004]], "Guowu Yang": [0.00033904167503351346, ["Quantum logic synthesis by symbolic reachability analysis", ["William N. N. Hung", "Xiaoyu Song", "Guowu Yang", "Jin Yang", "Marek A. Perkowski"], "https://doi.org/10.1145/996566.996790", "dac", 2004]], "Jin Yang": [0.10449553281068802, ["Quantum logic synthesis by symbolic reachability analysis", ["William N. N. Hung", "Xiaoyu Song", "Guowu Yang", "Jin Yang", "Marek A. Perkowski"], "https://doi.org/10.1145/996566.996790", "dac", 2004]], "Marek A. Perkowski": [0, ["Quantum logic synthesis by symbolic reachability analysis", ["William N. N. Hung", "Xiaoyu Song", "Guowu Yang", "Jin Yang", "Marek A. Perkowski"], "https://doi.org/10.1145/996566.996790", "dac", 2004]], "Peng Li": [0, ["A frequency relaxation approach for analog/RF system-level simulation", ["Xin Li", "Yang Xu", "Peng Li", "Padmini Gopalakrishnan", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996792", "dac", 2004]], "Padmini Gopalakrishnan": [0, ["A frequency relaxation approach for analog/RF system-level simulation", ["Xin Li", "Yang Xu", "Peng Li", "Padmini Gopalakrishnan", "Lawrence T. Pileggi"], "https://doi.org/10.1145/996566.996792", "dac", 2004]], "Ting Mei": [0, ["Robust, stable time-domain methods for solving MPDEs of fast/slow systems", ["Ting Mei", "Jaijeet S. Roychowdhury", "Todd S. Coffey", "Scott A. Hutchinson", "David M. Day"], "https://doi.org/10.1145/996566.996793", "dac", 2004]], "Jaijeet S. Roychowdhury": [0, ["Robust, stable time-domain methods for solving MPDEs of fast/slow systems", ["Ting Mei", "Jaijeet S. Roychowdhury", "Todd S. Coffey", "Scott A. Hutchinson", "David M. Day"], "https://doi.org/10.1145/996566.996793", "dac", 2004]], "Todd S. Coffey": [0, ["Robust, stable time-domain methods for solving MPDEs of fast/slow systems", ["Ting Mei", "Jaijeet S. Roychowdhury", "Todd S. Coffey", "Scott A. Hutchinson", "David M. Day"], "https://doi.org/10.1145/996566.996793", "dac", 2004]], "Scott A. Hutchinson": [0, ["Robust, stable time-domain methods for solving MPDEs of fast/slow systems", ["Ting Mei", "Jaijeet S. Roychowdhury", "Todd S. Coffey", "Scott A. Hutchinson", "David M. Day"], "https://doi.org/10.1145/996566.996793", "dac", 2004]], "David M. Day": [0, ["Robust, stable time-domain methods for solving MPDEs of fast/slow systems", ["Ting Mei", "Jaijeet S. Roychowdhury", "Todd S. Coffey", "Scott A. Hutchinson", "David M. Day"], "https://doi.org/10.1145/996566.996793", "dac", 2004]], "Geert Van der Plas": [0, ["High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects", ["Geert Van der Plas", "Mustafa Badaroglu", "Gerd Vandersteen", "Petr Dobrovolny", "Piet Wambacq", "Stephane Donnay", "Georges G. E. Gielen", "Hugo De Man"], "https://doi.org/10.1145/996566.996794", "dac", 2004]], "Mustafa Badaroglu": [0, ["High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects", ["Geert Van der Plas", "Mustafa Badaroglu", "Gerd Vandersteen", "Petr Dobrovolny", "Piet Wambacq", "Stephane Donnay", "Georges G. E. Gielen", "Hugo De Man"], "https://doi.org/10.1145/996566.996794", "dac", 2004]], "Gerd Vandersteen": [0, ["High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects", ["Geert Van der Plas", "Mustafa Badaroglu", "Gerd Vandersteen", "Petr Dobrovolny", "Piet Wambacq", "Stephane Donnay", "Georges G. E. Gielen", "Hugo De Man"], "https://doi.org/10.1145/996566.996794", "dac", 2004]], "Petr Dobrovolny": [0, ["High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects", ["Geert Van der Plas", "Mustafa Badaroglu", "Gerd Vandersteen", "Petr Dobrovolny", "Piet Wambacq", "Stephane Donnay", "Georges G. E. Gielen", "Hugo De Man"], "https://doi.org/10.1145/996566.996794", "dac", 2004]], "Piet Wambacq": [0, ["High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects", ["Geert Van der Plas", "Mustafa Badaroglu", "Gerd Vandersteen", "Petr Dobrovolny", "Piet Wambacq", "Stephane Donnay", "Georges G. E. Gielen", "Hugo De Man"], "https://doi.org/10.1145/996566.996794", "dac", 2004]], "Stephane Donnay": [0, ["High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects", ["Geert Van der Plas", "Mustafa Badaroglu", "Gerd Vandersteen", "Petr Dobrovolny", "Piet Wambacq", "Stephane Donnay", "Georges G. E. Gielen", "Hugo De Man"], "https://doi.org/10.1145/996566.996794", "dac", 2004]], "Georges G. E. Gielen": [0, ["High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects", ["Geert Van der Plas", "Mustafa Badaroglu", "Gerd Vandersteen", "Petr Dobrovolny", "Piet Wambacq", "Stephane Donnay", "Georges G. E. Gielen", "Hugo De Man"], "https://doi.org/10.1145/996566.996794", "dac", 2004]], "Sheldon X.-D. Tan": [0, ["Hierarchical approach to exact symbolic analysis of large analog circuits", ["Sheldon X.-D. Tan", "Weikun Guo", "Zhenyu Qi"], "https://doi.org/10.1145/996566.996795", "dac", 2004], ["Dynamic FPGA routing for just-in-time FPGA compilation", ["Roman L. Lysecky", "Frank Vahid", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/996566.996819", "dac", 2004]], "Weikun Guo": [0, ["Hierarchical approach to exact symbolic analysis of large analog circuits", ["Sheldon X.-D. Tan", "Weikun Guo", "Zhenyu Qi"], "https://doi.org/10.1145/996566.996795", "dac", 2004]], "Zhenyu Qi": [0, ["Hierarchical approach to exact symbolic analysis of large analog circuits", ["Sheldon X.-D. Tan", "Weikun Guo", "Zhenyu Qi"], "https://doi.org/10.1145/996566.996795", "dac", 2004]], "Baolin Yang": [0.0002187396676163189, ["An Essentially Non-Oscillatory (ENO) high-order accurate Adaptive table model for device modeling", ["Baolin Yang", "Bruce McGaughy"], "https://doi.org/10.1145/996566.996796", "dac", 2004]], "Bruce McGaughy": [0, ["An Essentially Non-Oscillatory (ENO) high-order accurate Adaptive table model for device modeling", ["Baolin Yang", "Bruce McGaughy"], "https://doi.org/10.1145/996566.996796", "dac", 2004]], "Bo Zhai": [0, ["Theoretical and practical limits of dynamic voltage scaling", ["Bo Zhai", "David T. Blaauw", "Dennis Sylvester", "Krisztian Flautner"], "https://doi.org/10.1145/996566.996798", "dac", 2004]], "Krisztian Flautner": [0, ["Theoretical and practical limits of dynamic voltage scaling", ["Bo Zhai", "David T. Blaauw", "Dennis Sylvester", "Krisztian Flautner"], "https://doi.org/10.1145/996566.996798", "dac", 2004]], "R. Reed Taylor": [0, ["Enabling energy efficiency in via-patterned gate array devices", ["R. Reed Taylor", "Herman Schmit"], "https://doi.org/10.1145/996566.996799", "dac", 2004]], "Herman Schmit": [0, ["Enabling energy efficiency in via-patterned gate array devices", ["R. Reed Taylor", "Herman Schmit"], "https://doi.org/10.1145/996566.996799", "dac", 2004]], "Wei Huang": [0, ["Compact thermal modeling for temperature-aware design", ["Wei Huang", "Mircea R. Stan", "Kevin Skadron", "Karthik Sankaranarayanan", "Shougata Ghosh", "Sivakumar Velusamy"], "https://doi.org/10.1145/996566.996800", "dac", 2004]], "Kevin Skadron": [0, ["Compact thermal modeling for temperature-aware design", ["Wei Huang", "Mircea R. Stan", "Kevin Skadron", "Karthik Sankaranarayanan", "Shougata Ghosh", "Sivakumar Velusamy"], "https://doi.org/10.1145/996566.996800", "dac", 2004]], "Karthik Sankaranarayanan": [0, ["Compact thermal modeling for temperature-aware design", ["Wei Huang", "Mircea R. Stan", "Kevin Skadron", "Karthik Sankaranarayanan", "Shougata Ghosh", "Sivakumar Velusamy"], "https://doi.org/10.1145/996566.996800", "dac", 2004]], "Shougata Ghosh": [0, ["Compact thermal modeling for temperature-aware design", ["Wei Huang", "Mircea R. Stan", "Kevin Skadron", "Karthik Sankaranarayanan", "Shougata Ghosh", "Sivakumar Velusamy"], "https://doi.org/10.1145/996566.996800", "dac", 2004]], "Sivakumar Velusamy": [0, ["Compact thermal modeling for temperature-aware design", ["Wei Huang", "Mircea R. Stan", "Kevin Skadron", "Karthik Sankaranarayanan", "Shougata Ghosh", "Sivakumar Velusamy"], "https://doi.org/10.1145/996566.996800", "dac", 2004]], "Anirban Basu": [0, ["Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era", ["Anirban Basu", "Sheng-Chih Lin", "Vineet Wason", "Amit Mehrotra", "Kaustav Banerjee"], "https://doi.org/10.1145/996566.996801", "dac", 2004]], "Sheng-Chih Lin": [0, ["Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era", ["Anirban Basu", "Sheng-Chih Lin", "Vineet Wason", "Amit Mehrotra", "Kaustav Banerjee"], "https://doi.org/10.1145/996566.996801", "dac", 2004]], "Vineet Wason": [0, ["Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era", ["Anirban Basu", "Sheng-Chih Lin", "Vineet Wason", "Amit Mehrotra", "Kaustav Banerjee"], "https://doi.org/10.1145/996566.996801", "dac", 2004]], "Amit Mehrotra": [0, ["Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era", ["Anirban Basu", "Sheng-Chih Lin", "Vineet Wason", "Amit Mehrotra", "Kaustav Banerjee"], "https://doi.org/10.1145/996566.996801", "dac", 2004]], "Kaustav Banerjee": [0, ["Simultaneous optimization of supply and threshold voltages for low-power and high-performance circuits in the leakage dominant era", ["Anirban Basu", "Sheng-Chih Lin", "Vineet Wason", "Amit Mehrotra", "Kaustav Banerjee"], "https://doi.org/10.1145/996566.996801", "dac", 2004]], "Rouwaida Kanj": [0, ["Noise characterization of static CMOS gates", ["Rouwaida Kanj", "Timothy Lehner", "Bhavna Agrawal", "Elyse Rosenbaum"], "https://doi.org/10.1145/996566.996803", "dac", 2004]], "Timothy Lehner": [0, ["Noise characterization of static CMOS gates", ["Rouwaida Kanj", "Timothy Lehner", "Bhavna Agrawal", "Elyse Rosenbaum"], "https://doi.org/10.1145/996566.996803", "dac", 2004]], "Bhavna Agrawal": [0, ["Noise characterization of static CMOS gates", ["Rouwaida Kanj", "Timothy Lehner", "Bhavna Agrawal", "Elyse Rosenbaum"], "https://doi.org/10.1145/996566.996803", "dac", 2004]], "Elyse Rosenbaum": [0, ["Noise characterization of static CMOS gates", ["Rouwaida Kanj", "Timothy Lehner", "Bhavna Agrawal", "Elyse Rosenbaum"], "https://doi.org/10.1145/996566.996803", "dac", 2004]], "Chong Zhao": [0, ["A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits", ["Chong Zhao", "Xiaoliang Bai", "Sujit Dey"], "https://doi.org/10.1145/996566.996804", "dac", 2004]], "Xiaoliang Bai": [2.285439395512904e-14, ["A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits", ["Chong Zhao", "Xiaoliang Bai", "Sujit Dey"], "https://doi.org/10.1145/996566.996804", "dac", 2004]], "Sujit Dey": [0, ["A scalable soft spot analysis methodology for compound noise effects in nano-meter circuits", ["Chong Zhao", "Xiaoliang Bai", "Sujit Dey"], "https://doi.org/10.1145/996566.996804", "dac", 2004]], "Li Ding": [0, ["A novel technique to improve noise immunity of CMOS dynamic logic circuits", ["Li Ding", "Pinaki Mazumder"], "https://doi.org/10.1145/996566.996805", "dac", 2004]], "Pinaki Mazumder": [0, ["A novel technique to improve noise immunity of CMOS dynamic logic circuits", ["Li Ding", "Pinaki Mazumder"], "https://doi.org/10.1145/996566.996805", "dac", 2004]], "Lizheng Zhang": [0, ["Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining", ["Lizheng Zhang", "Yuhen Hu", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/996566.996806", "dac", 2004]], "Yuhen Hu": [0, ["Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining", ["Lizheng Zhang", "Yuhen Hu", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/996566.996806", "dac", 2004]], "Charlie Chung-Ping Chen": [0, ["Statistical timing analysis in sequential circuit for on-chip global interconnect pipelining", ["Lizheng Zhang", "Yuhen Hu", "Charlie Chung-Ping Chen"], "https://doi.org/10.1145/996566.996806", "dac", 2004]], "Mohamed-Wassim Youssef": [0, ["Debugging HW/SW interface for MPSoC: video encoder system design case study", ["Mohamed-Wassim Youssef", "Sungjoo Yoo", "Arif Sasongko", "Yanick Paviot", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/996566.996808", "dac", 2004]], "Sungjoo Yoo": [1, ["Debugging HW/SW interface for MPSoC: video encoder system design case study", ["Mohamed-Wassim Youssef", "Sungjoo Yoo", "Arif Sasongko", "Yanick Paviot", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/996566.996808", "dac", 2004]], "Arif Sasongko": [0, ["Debugging HW/SW interface for MPSoC: video encoder system design case study", ["Mohamed-Wassim Youssef", "Sungjoo Yoo", "Arif Sasongko", "Yanick Paviot", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/996566.996808", "dac", 2004]], "Yanick Paviot": [0, ["Debugging HW/SW interface for MPSoC: video encoder system design case study", ["Mohamed-Wassim Youssef", "Sungjoo Yoo", "Arif Sasongko", "Yanick Paviot", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/996566.996808", "dac", 2004]], "Srinivasan Murali": [0, ["SUNMAP: a tool for automatic topology selection and generation for NoCs", ["Srinivasan Murali", "Giovanni De Micheli"], "https://doi.org/10.1145/996566.996809", "dac", 2004]], "Allen C. Cheng": [0, ["FITS: framework-based instruction-set tuning synthesis for embedded application specific processors", ["Allen C. Cheng", "Gary S. Tyson", "Trevor N. Mudge"], "https://doi.org/10.1145/996566.996810", "dac", 2004]], "Gary S. Tyson": [0, ["FITS: framework-based instruction-set tuning synthesis for embedded application specific processors", ["Allen C. Cheng", "Gary S. Tyson", "Trevor N. Mudge"], "https://doi.org/10.1145/996566.996810", "dac", 2004]], "Chidamber Kulkarni": [0, ["Mapping a domain specific language to a platform FPGA", ["Chidamber Kulkarni", "Gordon J. Brebner", "Graham Schelle"], "https://doi.org/10.1145/996566.996811", "dac", 2004]], "Gordon J. Brebner": [0, ["Mapping a domain specific language to a platform FPGA", ["Chidamber Kulkarni", "Gordon J. Brebner", "Graham Schelle"], "https://doi.org/10.1145/996566.996811", "dac", 2004]], "Graham Schelle": [0, ["Mapping a domain specific language to a platform FPGA", ["Chidamber Kulkarni", "Gordon J. Brebner", "Graham Schelle"], "https://doi.org/10.1145/996566.996811", "dac", 2004]], "Peter Wohl": [0, ["Scalable selector architecture for x-tolerant deterministic BIST", ["Peter Wohl", "John A. Waicukauski", "Sanjay Patel"], "https://doi.org/10.1145/996566.996814", "dac", 2004]], "John A. Waicukauski": [0, ["Scalable selector architecture for x-tolerant deterministic BIST", ["Peter Wohl", "John A. Waicukauski", "Sanjay Patel"], "https://doi.org/10.1145/996566.996814", "dac", 2004]], "Sanjay Patel": [0, ["Scalable selector architecture for x-tolerant deterministic BIST", ["Peter Wohl", "John A. Waicukauski", "Sanjay Patel"], "https://doi.org/10.1145/996566.996814", "dac", 2004]], "Xiaoyun Sun": [4.158667743503486e-09, ["Combining dictionary coding and LFSR reseeding for test data compression", ["Xiaoyun Sun", "Larry L. Kinney", "Bapiraju Vinnakota"], "https://doi.org/10.1145/996566.996816", "dac", 2004]], "Larry L. Kinney": [0, ["Combining dictionary coding and LFSR reseeding for test data compression", ["Xiaoyun Sun", "Larry L. Kinney", "Bapiraju Vinnakota"], "https://doi.org/10.1145/996566.996816", "dac", 2004]], "Bapiraju Vinnakota": [0, ["Combining dictionary coding and LFSR reseeding for test data compression", ["Xiaoyun Sun", "Larry L. Kinney", "Bapiraju Vinnakota"], "https://doi.org/10.1145/996566.996816", "dac", 2004]], "Miljan Vuletic": [0, ["Virtual memory window for application-specific reconfigurable coprocessors", ["Miljan Vuletic", "Laura Pozzi", "Paolo Ienne"], "https://doi.org/10.1145/996566.996818", "dac", 2004]], "Roman L. Lysecky": [0, ["Dynamic FPGA routing for just-in-time FPGA compilation", ["Roman L. Lysecky", "Frank Vahid", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/996566.996819", "dac", 2004]], "Frank Vahid": [0, ["Dynamic FPGA routing for just-in-time FPGA compilation", ["Roman L. Lysecky", "Frank Vahid", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/996566.996819", "dac", 2004]], "Manish Handa": [0, ["An efficient algorithm for finding empty space for online FPGA placement", ["Manish Handa", "Ranga Vemuri"], "https://doi.org/10.1145/996566.996820", "dac", 2004]]}