** Name: SymmetricalOpAmp115

.MACRO SymmetricalOpAmp115 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=2e-6 W=5e-6
mDiodeTransistorNmos2 inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=269e-6
mDiodeTransistorNmos3 innerComplementarySecondStage innerComplementarySecondStage inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage nmos4 L=2e-6 W=101e-6
mDiodeTransistorPmos4 out2FirstStage out2FirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=83e-6
mNormalTransistorNmos5 inSourceTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=362e-6
mNormalTransistorNmos6 out innerComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=2e-6 W=95e-6
mNormalTransistorNmos7 out1FirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=7e-6 W=362e-6
mNormalTransistorNmos8 out2FirstStage ibias sourceNmos sourceNmos nmos4 L=2e-6 W=427e-6
mNormalTransistorNmos9 FirstStageYsourceTransconductance ibias sourceNmos sourceNmos nmos4 L=2e-6 W=548e-6
mNormalTransistorNmos10 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=269e-6
mNormalTransistorPmos11 inSourceTransconductanceComplementarySecondStage out2FirstStage FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 pmos4 L=1e-6 W=598e-6
mNormalTransistorPmos12 innerComplementarySecondStage out2FirstStage TransconductanceComplementarySecondStageYinner TransconductanceComplementarySecondStageYinner pmos4 L=1e-6 W=600e-6
mNormalTransistorPmos13 out out2FirstStage SecondStageYinnerTransconductance SecondStageYinnerTransconductance pmos4 L=1e-6 W=600e-6
mNormalTransistorPmos14 out1FirstStage out2FirstStage FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 pmos4 L=1e-6 W=598e-6
mNormalTransistorPmos15 FirstStageYinnerTransistorStack1Load1 out1FirstStage sourcePmos sourcePmos pmos4 L=2e-6 W=220e-6
mNormalTransistorPmos16 FirstStageYinnerTransistorStack2Load1 inSourceTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=2e-6 W=217e-6
mNormalTransistorPmos17 SecondStageYinnerTransconductance out1FirstStage sourcePmos sourcePmos pmos4 L=2e-6 W=208e-6
mNormalTransistorPmos18 TransconductanceComplementarySecondStageYinner inSourceTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=2e-6 W=208e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp115

** Expected Performance Values: 
** Gain: 89 dB
** Power consumption: 14.8641 mW
** Area: 12681 (mu_m)^2
** Transit frequency: 45.6201 MHz
** Transit frequency with error factor: 45.6203 MHz
** Slew rate: 102.353 V/mu_s
** Phase margin: 65.8902Â°
** CMRR: 133 dB
** negPSRR: 88 dB
** posPSRR: 53 dB
** VoutMax: 4.26001 V
** VoutMin: 0.980001 V
** VcmMax: 4.88001 V
** VcmMin: 0.970001 V


** Expected Currents: 
** NormalTransistorNmos: 842.732 muA
** NormalTransistorPmos: -540.687 muA
** NormalTransistorPmos: -540.688 muA
** NormalTransistorPmos: -540.687 muA
** NormalTransistorPmos: -540.688 muA
** NormalTransistorNmos: 1081.38 muA
** NormalTransistorNmos: 540.688 muA
** NormalTransistorNmos: 540.688 muA
** NormalTransistorNmos: 519.391 muA
** NormalTransistorNmos: 519.39 muA
** NormalTransistorPmos: -519.39 muA
** NormalTransistorPmos: -519.389 muA
** DiodeTransistorNmos: 519.389 muA
** DiodeTransistorNmos: 519.388 muA
** NormalTransistorPmos: -519.388 muA
** NormalTransistorPmos: -519.389 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -842.731 muA


** Expected Voltages: 
** ibias: 0.622001  V
** in1: 2.5  V
** in2: 2.5  V
** inSourceStageBiasComplementarySecondStage: 0.618001  V
** inSourceTransconductanceComplementarySecondStage: 3.91001  V
** innerComplementarySecondStage: 1.37001  V
** out: 2.5  V
** out1FirstStage: 3.91001  V
** out2FirstStage: 3.68601  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerTransistorStack1Load1: 4.47401  V
** innerTransistorStack2Load1: 4.47401  V
** sourceTransconductance: 1.74201  V
** innerStageBias: 0.604001  V
** innerTransconductance: 4.46901  V
** inner: 4.46901  V


.END