

================================================================
== Vitis HLS Report for 'aes_encrypt_Pipeline_VITIS_LOOP_47_2'
================================================================
* Date:           Thu Nov  6 13:35:42 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        tmp_hls_smoke_debug
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.555 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      242|      242|  2.420 us|  2.420 us|  242|  242|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_47_2  |      240|      240|         6|          6|          1|    40|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      205|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        0|     -|        8|        9|    -|
|Multiplexer          |        -|     -|        -|      201|    -|
|Register             |        -|     -|      104|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      112|      415|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                   Module                  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Rcon_U  |aes_encrypt_Pipeline_VITIS_LOOP_47_2_Rcon  |        0|  8|   9|    0|    11|    8|     1|           88|
    +--------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                           |        0|  8|   9|    0|    11|    8|     1|           88|
    +--------+-------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_2_fu_285_p2        |         +|   0|  0|  13|           6|           1|
    |k_fu_238_p2          |         +|   0|  0|  15|           8|           4|
    |m_fu_326_p2          |         +|   0|  0|  15|           8|           6|
    |icmp_ln47_fu_224_p2  |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln54_fu_264_p2  |      icmp|   0|  0|   8|           2|           1|
    |or_ln50_fu_249_p2    |        or|   0|  0|   8|           8|           1|
    |or_ln51_fu_296_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln52_fu_306_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln70_1_fu_415_p2  |        or|   0|  0|   8|           8|           1|
    |or_ln70_fu_336_p2    |        or|   0|  0|   8|           8|           1|
    |or_ln71_1_fu_437_p2  |        or|   0|  0|   8|           8|           2|
    |or_ln71_fu_380_p2    |        or|   0|  0|   8|           8|           2|
    |or_ln72_1_fu_454_p2  |        or|   0|  0|   8|           8|           2|
    |or_ln72_fu_390_p2    |        or|   0|  0|   8|           8|           2|
    |tempa_10_fu_405_p3   |    select|   0|  0|   8|           1|           8|
    |tempa_11_fu_355_p3   |    select|   0|  0|   8|           1|           8|
    |tempa_12_fu_361_p3   |    select|   0|  0|   8|           1|           8|
    |tempa_9_fu_431_p3    |    select|   0|  0|   8|           1|           8|
    |tempa_8_fu_351_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln69_fu_368_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln70_fu_374_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln71_fu_425_p2   |       xor|   0|  0|   8|           8|           8|
    |xor_ln72_fu_447_p2   |       xor|   0|  0|   8|           8|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0| 205|         146|         105|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |RoundKey_address0     |  37|          7|    8|         56|
    |RoundKey_address1     |  37|          7|    8|         56|
    |RoundKey_d0           |  14|          3|    8|         24|
    |RoundKey_d1           |  14|          3|    8|         24|
    |ap_NS_fsm             |  37|          7|    1|          7|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1  |   9|          2|    6|         12|
    |i_fu_52               |   9|          2|    6|         12|
    |reg_211               |   9|          2|    8|         16|
    |sbox_address0         |  26|          5|    8|         40|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 201|         40|   62|        249|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+---+----+-----+-----------+
    |        Name       | FF| LUT| Bits| Const Bits|
    +-------------------+---+----+-----+-----------+
    |Rcon_load_reg_532  |  8|   0|    8|          0|
    |ap_CS_fsm          |  6|   0|    6|          0|
    |ap_done_reg        |  1|   0|    1|          0|
    |i_fu_52            |  6|   0|    6|          0|
    |icmp_ln54_reg_499  |  1|   0|    1|          0|
    |k_reg_483          |  6|   0|    8|          2|
    |m_reg_558          |  6|   0|    8|          2|
    |reg_211            |  8|   0|    8|          0|
    |shl_ln1_reg_474    |  6|   0|    8|          2|
    |tempa_2_reg_512    |  8|   0|    8|          0|
    |tempa_3_reg_537    |  8|   0|    8|          0|
    |tempa_4_reg_542    |  8|   0|    8|          0|
    |tempa_reg_548      |  8|   0|    8|          0|
    |xor_ln69_reg_579   |  8|   0|    8|          0|
    |xor_ln70_reg_584   |  8|   0|    8|          0|
    |xor_ln71_reg_604   |  8|   0|    8|          0|
    +-------------------+---+----+-----+-----------+
    |Total              |104|   0|  110|          6|
    +-------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+-------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  aes_encrypt_Pipeline_VITIS_LOOP_47_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  aes_encrypt_Pipeline_VITIS_LOOP_47_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  aes_encrypt_Pipeline_VITIS_LOOP_47_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  aes_encrypt_Pipeline_VITIS_LOOP_47_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  aes_encrypt_Pipeline_VITIS_LOOP_47_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  aes_encrypt_Pipeline_VITIS_LOOP_47_2|  return value|
|RoundKey_address0  |  out|    8|   ap_memory|                              RoundKey|         array|
|RoundKey_ce0       |  out|    1|   ap_memory|                              RoundKey|         array|
|RoundKey_we0       |  out|    1|   ap_memory|                              RoundKey|         array|
|RoundKey_d0        |  out|    8|   ap_memory|                              RoundKey|         array|
|RoundKey_q0        |   in|    8|   ap_memory|                              RoundKey|         array|
|RoundKey_address1  |  out|    8|   ap_memory|                              RoundKey|         array|
|RoundKey_ce1       |  out|    1|   ap_memory|                              RoundKey|         array|
|RoundKey_we1       |  out|    1|   ap_memory|                              RoundKey|         array|
|RoundKey_d1        |  out|    8|   ap_memory|                              RoundKey|         array|
|RoundKey_q1        |   in|    8|   ap_memory|                              RoundKey|         array|
|sbox_address0      |  out|    8|   ap_memory|                                  sbox|         array|
|sbox_ce0           |  out|    1|   ap_memory|                                  sbox|         array|
|sbox_q0            |   in|    8|   ap_memory|                                  sbox|         array|
+-------------------+-----+-----+------------+--------------------------------------+--------------+

