/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Thu Apr 13 10:09:31 2017
 *                 Full Compile MD5 Checksum  7f180d7646477bba2bae1a701efd9ef5
 *                     (minus title and desc)
 *                 MD5 Checksum               a2a4a53aa20c0c2f46073b879159b85d
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1395
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              tools/dvtsw/current/Linux/combo_header.pl
 *                 DVTSWVER                   LOCAL tools/dvtsw/current/Linux/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_V3D_MMUC_H__
#define BCHP_V3D_MMUC_H__

/***************************************************************************
 *V3D_MMUC - V3D MMU Cache Control Registers
 ***************************************************************************/
#define BCHP_V3D_MMUC_CONTROL                    0x01705000 /* [RW][32] Control Register */
#define BCHP_V3D_MMUC_MISSES                     0x01705004 /* [RO][32] Cache Miss Counter */
#define BCHP_V3D_MMUC_RWSTALLS                   0x01705008 /* [RO][32] Replace Way stalls counter */
#define BCHP_V3D_MMUC_NISTALLS                   0x0170500c /* [RO][32] No ID stalls counter */
#define BCHP_V3D_MMUC_QFSTALLS                   0x01705010 /* [RO][32] Queue Full stalls counter */
#define BCHP_V3D_MMUC_HITS                       0x01705014 /* [RO][32] Hit Counter */
#define BCHP_V3D_MMUC_HCSTALL                    0x01705018 /* [RO][32] Hit Counter Stalls */
#define BCHP_V3D_MMUC_TRWCSTALLS                 0x0170501c /* [RO][32] Tag RW conflict stall counter */
#define BCHP_V3D_MMUC_ARBCTRL                    0x01705020 /* [RW][32] arbiter control */

/***************************************************************************
 *CONTROL - Control Register
 ***************************************************************************/
/* V3D_MMUC :: CONTROL :: reserved0 [31:06] */
#define BCHP_V3D_MMUC_CONTROL_reserved0_MASK                       0xffffffc0
#define BCHP_V3D_MMUC_CONTROL_reserved0_SHIFT                      6

/* V3D_MMUC :: CONTROL :: CACHE_SIZE [05:04] */
#define BCHP_V3D_MMUC_CONTROL_CACHE_SIZE_MASK                      0x00000030
#define BCHP_V3D_MMUC_CONTROL_CACHE_SIZE_SHIFT                     4

/* V3D_MMUC :: CONTROL :: CLEAR_STATS [03:03] */
#define BCHP_V3D_MMUC_CONTROL_CLEAR_STATS_MASK                     0x00000008
#define BCHP_V3D_MMUC_CONTROL_CLEAR_STATS_SHIFT                    3

/* V3D_MMUC :: CONTROL :: FLUSHING [02:02] */
#define BCHP_V3D_MMUC_CONTROL_FLUSHING_MASK                        0x00000004
#define BCHP_V3D_MMUC_CONTROL_FLUSHING_SHIFT                       2

/* V3D_MMUC :: CONTROL :: FLUSH [01:01] */
#define BCHP_V3D_MMUC_CONTROL_FLUSH_MASK                           0x00000002
#define BCHP_V3D_MMUC_CONTROL_FLUSH_SHIFT                          1

/* V3D_MMUC :: CONTROL :: ENABLE [00:00] */
#define BCHP_V3D_MMUC_CONTROL_ENABLE_MASK                          0x00000001
#define BCHP_V3D_MMUC_CONTROL_ENABLE_SHIFT                         0

/***************************************************************************
 *MISSES - Cache Miss Counter
 ***************************************************************************/
/* V3D_MMUC :: MISSES :: COUNT [31:00] */
#define BCHP_V3D_MMUC_MISSES_COUNT_MASK                            0xffffffff
#define BCHP_V3D_MMUC_MISSES_COUNT_SHIFT                           0

/***************************************************************************
 *RWSTALLS - Replace Way stalls counter
 ***************************************************************************/
/* V3D_MMUC :: RWSTALLS :: COUNT [31:00] */
#define BCHP_V3D_MMUC_RWSTALLS_COUNT_MASK                          0xffffffff
#define BCHP_V3D_MMUC_RWSTALLS_COUNT_SHIFT                         0

/***************************************************************************
 *NISTALLS - No ID stalls counter
 ***************************************************************************/
/* V3D_MMUC :: NISTALLS :: COUNT [31:00] */
#define BCHP_V3D_MMUC_NISTALLS_COUNT_MASK                          0xffffffff
#define BCHP_V3D_MMUC_NISTALLS_COUNT_SHIFT                         0

/***************************************************************************
 *QFSTALLS - Queue Full stalls counter
 ***************************************************************************/
/* V3D_MMUC :: QFSTALLS :: COUNT [31:00] */
#define BCHP_V3D_MMUC_QFSTALLS_COUNT_MASK                          0xffffffff
#define BCHP_V3D_MMUC_QFSTALLS_COUNT_SHIFT                         0

/***************************************************************************
 *HITS - Hit Counter
 ***************************************************************************/
/* V3D_MMUC :: HITS :: COUNT [31:00] */
#define BCHP_V3D_MMUC_HITS_COUNT_MASK                              0xffffffff
#define BCHP_V3D_MMUC_HITS_COUNT_SHIFT                             0

/***************************************************************************
 *HCSTALL - Hit Counter Stalls
 ***************************************************************************/
/* V3D_MMUC :: HCSTALL :: COUNT [31:00] */
#define BCHP_V3D_MMUC_HCSTALL_COUNT_MASK                           0xffffffff
#define BCHP_V3D_MMUC_HCSTALL_COUNT_SHIFT                          0

/***************************************************************************
 *TRWCSTALLS - Tag RW conflict stall counter
 ***************************************************************************/
/* V3D_MMUC :: TRWCSTALLS :: COUNT [31:00] */
#define BCHP_V3D_MMUC_TRWCSTALLS_COUNT_MASK                        0xffffffff
#define BCHP_V3D_MMUC_TRWCSTALLS_COUNT_SHIFT                       0

/***************************************************************************
 *ARBCTRL - arbiter control
 ***************************************************************************/
/* V3D_MMUC :: ARBCTRL :: reserved0 [31:25] */
#define BCHP_V3D_MMUC_ARBCTRL_reserved0_MASK                       0xfe000000
#define BCHP_V3D_MMUC_ARBCTRL_reserved0_SHIFT                      25

/* V3D_MMUC :: ARBCTRL :: PAGE_MATCH [24:24] */
#define BCHP_V3D_MMUC_ARBCTRL_PAGE_MATCH_MASK                      0x01000000
#define BCHP_V3D_MMUC_ARBCTRL_PAGE_MATCH_SHIFT                     24

/* V3D_MMUC :: ARBCTRL :: CHANNEL_INHIBIT [23:08] */
#define BCHP_V3D_MMUC_ARBCTRL_CHANNEL_INHIBIT_MASK                 0x00ffff00
#define BCHP_V3D_MMUC_ARBCTRL_CHANNEL_INHIBIT_SHIFT                8
#define BCHP_V3D_MMUC_ARBCTRL_CHANNEL_INHIBIT_DEFAULT              0x00000000

/* V3D_MMUC :: ARBCTRL :: ALGORITHM [07:05] */
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_MASK                       0x000000e0
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_SHIFT                      5
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_DEFAULT                    0x00000000
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_PRIORITY                   0
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_ROUND_ROBIN                1
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_TOP_VALID                  2
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_CREDIT                     4
#define BCHP_V3D_MMUC_ARBCTRL_ALGORITHM_HYBRID                     5

/* V3D_MMUC :: ARBCTRL :: THRESHOLD [04:03] */
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_MASK                       0x00000018
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_SHIFT                      3
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_DEFAULT                    0x00000000
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_Priority_12                0
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_Priority_13                1
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_Priority_14                2
#define BCHP_V3D_MMUC_ARBCTRL_THRESHOLD_Priority_15                3

/* V3D_MMUC :: ARBCTRL :: reserved1 [02:02] */
#define BCHP_V3D_MMUC_ARBCTRL_reserved1_MASK                       0x00000004
#define BCHP_V3D_MMUC_ARBCTRL_reserved1_SHIFT                      2

/* V3D_MMUC :: ARBCTRL :: BUCKET_SIZE [01:00] */
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_MASK                     0x00000003
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_SHIFT                    0
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_DEFAULT                  0x00000000
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_BUCKET_256               0
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_BUCKET_512               1
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_BUCKET_1024              2
#define BCHP_V3D_MMUC_ARBCTRL_BUCKET_SIZE_BUCKET_2048              3

#endif /* #ifndef BCHP_V3D_MMUC_H__ */

/* End of File */
