{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1547750786793 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1547750786793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 17 13:46:26 2019 " "Processing started: Thu Jan 17 13:46:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1547750786793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750786793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off prueba -c prueba " "Command: quartus_map --read_settings_files=on --write_settings_files=off prueba -c prueba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750786793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1547750787621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1547750787621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RELOJ-a " "Found design unit 1: RELOJ-a" {  } { { "RELOJ.VHD" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/RELOJ.VHD" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806534 ""} { "Info" "ISGN_ENTITY_NAME" "1 RELOJ " "Found entity 1: RELOJ" {  } { { "RELOJ.VHD" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/RELOJ.VHD" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750806534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_50.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_50.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK_DIV_50-a " "Found design unit 1: CLOCK_DIV_50-a" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/CLOCK_DIV_50.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806534 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_DIV_50 " "Found entity 1: CLOCK_DIV_50" {  } { { "CLOCK_DIV_50.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/CLOCK_DIV_50.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750806534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antirebote.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antirebote.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANTIREBOTE-a " "Found design unit 1: ANTIREBOTE-a" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/ANTIREBOTE.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806549 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANTIREBOTE " "Found entity 1: ANTIREBOTE" {  } { { "ANTIREBOTE.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/ANTIREBOTE.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750806549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mss-arq_mss " "Found design unit 1: mss-arq_mss" {  } { { "mss.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/mss.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806549 ""} { "Info" "ISGN_ENTITY_NAME" "1 mss " "Found entity 1: mss" {  } { { "mss.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/mss.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750806549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aleatorio_turno.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aleatorio_turno.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aleatorio_Turno-sol " "Found design unit 1: Aleatorio_Turno-sol" {  } { { "Aleatorio_Turno.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Aleatorio_Turno.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806549 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aleatorio_Turno " "Found entity 1: Aleatorio_Turno" {  } { { "Aleatorio_Turno.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Aleatorio_Turno.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750806549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diagrama_prueba.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diagrama_prueba.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Diagrama_prueba " "Found entity 1: Diagrama_prueba" {  } { { "Diagrama_prueba.bdf" "" { Schematic "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Diagrama_prueba.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750806565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aleatorio_d.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aleatorio_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aleatorio_D-sol " "Found design unit 1: Aleatorio_D-sol" {  } { { "Aleatorio_D.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Aleatorio_D.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aleatorio_D " "Found entity 1: Aleatorio_D" {  } { { "Aleatorio_D.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Aleatorio_D.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750806565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador-synth " "Found design unit 1: Sumador-synth" {  } { { "Sumador.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Sumador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806565 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador " "Found entity 1: Sumador" {  } { { "Sumador.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Sumador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750806565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registro_sost.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registro_sost.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro_sost-sol " "Found design unit 1: registro_sost-sol" {  } { { "registro_sost.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/registro_sost.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806580 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro_sost " "Found entity 1: registro_sost" {  } { { "registro_sost.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/registro_sost.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750806580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador-solucion " "Found design unit 1: comparador-solucion" {  } { { "Comparador.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Comparador.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806580 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "Comparador.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Comparador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1547750806580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750806580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Diagrama_prueba " "Elaborating entity \"Diagrama_prueba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1547750806643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mss mss:mss " "Elaborating entity \"mss\" for hierarchy \"mss:mss\"" {  } { { "Diagrama_prueba.bdf" "mss" { Schematic "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Diagrama_prueba.bdf" { { 144 280 456 384 "mss" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547750806643 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Start mss.vhd(71) " "VHDL Process Statement warning at mss.vhd(71): signal \"Start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/mss.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547750806643 "|mss"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Start mss.vhd(79) " "VHDL Process Statement warning at mss.vhd(79): signal \"Start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/mss.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547750806643 "|mss"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ct1 mss.vhd(87) " "VHDL Process Statement warning at mss.vhd(87): signal \"ct1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/mss.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547750806643 "|mss"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "J1 mss.vhd(95) " "VHDL Process Statement warning at mss.vhd(95): signal \"J1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/mss.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547750806643 "|mss"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "J1 mss.vhd(103) " "VHDL Process Statement warning at mss.vhd(103): signal \"J1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/mss.vhd" 103 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547750806643 "|mss"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "J2 mss.vhd(123) " "VHDL Process Statement warning at mss.vhd(123): signal \"J2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/mss.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547750806659 "|mss"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "J2 mss.vhd(131) " "VHDL Process Statement warning at mss.vhd(131): signal \"J2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mss.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/mss.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547750806659 "|mss"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK_DIV_50 CLOCK_DIV_50:DIV " "Elaborating entity \"CLOCK_DIV_50\" for hierarchy \"CLOCK_DIV_50:DIV\"" {  } { { "Diagrama_prueba.bdf" "DIV" { Schematic "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Diagrama_prueba.bdf" { { -216 -40 200 -40 "DIV" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547750806659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANTIREBOTE ANTIREBOTE:inst1 " "Elaborating entity \"ANTIREBOTE\" for hierarchy \"ANTIREBOTE:inst1\"" {  } { { "Diagrama_prueba.bdf" "inst1" { Schematic "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Diagrama_prueba.bdf" { { 0 -152 96 80 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547750806659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aleatorio_Turno Aleatorio_Turno:Turno_inicial " "Elaborating entity \"Aleatorio_Turno\" for hierarchy \"Aleatorio_Turno:Turno_inicial\"" {  } { { "Diagrama_prueba.bdf" "Turno_inicial" { Schematic "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Diagrama_prueba.bdf" { { 96 640 768 208 "Turno_inicial" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547750806659 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conteo Aleatorio_Turno.vhd(23) " "VHDL Process Statement warning at Aleatorio_Turno.vhd(23): signal \"conteo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aleatorio_Turno.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Aleatorio_Turno.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547750806659 "|Diagrama_prueba|Aleatorio_Turno:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador comparador:inst7 " "Elaborating entity \"comparador\" for hierarchy \"comparador:inst7\"" {  } { { "Diagrama_prueba.bdf" "inst7" { Schematic "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Diagrama_prueba.bdf" { { 88 1592 1752 200 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547750806659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro_sost registro_sost:Registro_J1 " "Elaborating entity \"registro_sost\" for hierarchy \"registro_sost:Registro_J1\"" {  } { { "Diagrama_prueba.bdf" "Registro_J1" { Schematic "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Diagrama_prueba.bdf" { { 104 1336 1520 216 "Registro_J1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547750806659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador Sumador:Sumador_J1 " "Elaborating entity \"Sumador\" for hierarchy \"Sumador:Sumador_J1\"" {  } { { "Diagrama_prueba.bdf" "Sumador_J1" { Schematic "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Diagrama_prueba.bdf" { { 152 1136 1304 232 "Sumador_J1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547750806674 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "suma Sumador.vhd(19) " "VHDL Process Statement warning at Sumador.vhd(19): signal \"suma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sumador.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Sumador.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547750806674 "|Diagrama_prueba|Sumador:Sumador_J1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "suma Sumador.vhd(20) " "VHDL Process Statement warning at Sumador.vhd(20): signal \"suma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Sumador.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Sumador.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547750806674 "|Diagrama_prueba|Sumador:Sumador_J1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aleatorio_D Aleatorio_D:Aleatorio_J1 " "Elaborating entity \"Aleatorio_D\" for hierarchy \"Aleatorio_D:Aleatorio_J1\"" {  } { { "Diagrama_prueba.bdf" "Aleatorio_J1" { Schematic "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Diagrama_prueba.bdf" { { 168 968 1120 280 "Aleatorio_J1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547750806674 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "conteo Aleatorio_D.vhd(27) " "VHDL Process Statement warning at Aleatorio_D.vhd(27): signal \"conteo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Aleatorio_D.vhd" "" { Text "C:/Users/Municipio de Gye/Desktop/Prueba_Proyecto/Aleatorio_D.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1547750806674 "|Aleatorio_D"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1547750807659 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1547750808627 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1547750808627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1547750808737 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1547750808737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "108 " "Implemented 108 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1547750808737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1547750808737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1547750808799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 17 13:46:48 2019 " "Processing ended: Thu Jan 17 13:46:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1547750808799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1547750808799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1547750808799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1547750808799 ""}
