// Seed: 356735710
module module_0 (
    id_1,
    access,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_6,
    id_7,
    id_8
);
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11 = 1;
endmodule
module module_1;
  generate
    wor id_1;
  endgenerate
  assign id_1 = 1'b0;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2
  );
  id_3(
      .id_0(id_2), .id_1(1), .id_2(id_2), .id_3(id_1), .id_4(1), .id_5(1)
  );
endmodule
