AArch64 WRC+addr+ctrlisb
"Rfe DpAddrdW Rfe DpCtrlIsbdR Fre"
Cycle=Rfe DpAddrdW Rfe DpCtrlIsbdR Fre
Relax=
Safe=Rfe Fre DpAddrdW DpCtrlIsbdR
Prefetch=1:x=F,1:y=W,2:y=F,2:x=T
Com=Rf Rf Fr
Orig=Rfe DpAddrdW Rfe DpCtrlIsbdR Fre
{
0:X1=x;
1:X1=x; 1:X4=y;
2:X1=y; 2:X3=x;
}
 P0          | P1                  | P2           ;
 MOV W0,#1   | LDR W0,[X1]         | LDR W0,[X1]  ;
 STR W0,[X1] | EOR W2,W0,W0        | CBNZ W0,LC00 ;
             | MOV W3,#1           | LC00:        ;
             | STR W3,[X4,W2,SXTW] | ISB          ;
             |                     | LDR W2,[X3]  ;
exists
(1:X0=1 /\ 2:X0=1 /\ 2:X2=0)
