DEFINED_PHASES=compile install unpack
DEPEND=dev-vcs/git media-gfx/xdot dev-libs/boost sys-devel/clang
DESCRIPTION=framework for Verilog RTL synthesis
EAPI=8
HOMEPAGE=http://www.clifford.at/yosys/
KEYWORDS=amd64
LICENSE=ISC
SLOT=0
SRC_URI=https://github.com/YosysHQ/yosys/archive/yosys-0.23.tar.gz https://github.com/YosysHQ/abc/archive/ab5b16ede2ff3a4ab5209df24db2c76700899684.tar.gz -> abc-ab5b16ede2ff3a4ab5209df24db2c76700899684.tar.gz
_md5_=3c3fb2941334fe5362e32e01dd7eaaa9
