
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 6.17

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: quot[7]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    49    0.59    0.30    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.30    0.00    0.43 ^ quot[7]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ quot[7]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.26    0.26   library removal time
                                  0.26   data required time
-----------------------------------------------------------------------------
                                  0.26   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.18   slack (MET)


Startpoint: error$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.01    0.07    0.37    0.37 v error$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net20 (net)
                  0.07    0.00    0.37 v _271_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.06    0.43 ^ _271_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _073_ (net)
                  0.08    0.00    0.43 ^ _273_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.05    0.05    0.48 v _273_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _009_ (net)
                  0.05    0.00    0.48 v error$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: busy$_DFFE_PN0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    49    0.59    0.30    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.30    0.00    0.43 ^ busy$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ busy$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.63   slack (MET)


Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.07    0.30    0.56    0.56 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iter[0] (net)
                  0.30    0.00    0.56 ^ _230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.18    0.15    0.71 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _170_ (net)
                  0.18    0.00    0.71 v _405_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.17    0.40    1.11 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _173_ (net)
                  0.17    0.00    1.11 ^ _223_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     3    0.02    0.17    0.25    1.36 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _052_ (net)
                  0.17    0.00    1.36 v _226_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    1.57 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _055_ (net)
                  0.07    0.00    1.57 v _229_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.11    0.27    1.83 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _058_ (net)
                  0.11    0.00    1.83 v _235_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.35    0.23    2.06 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _180_ (net)
                  0.35    0.00    2.06 ^ _408_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.19    0.30    2.35 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _167_ (net)
                  0.19    0.00    2.35 ^ _404_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.16    0.32    2.67 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _168_ (net)
                  0.16    0.00    2.67 ^ _355_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.13    0.11    2.79 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _131_ (net)
                  0.13    0.00    2.79 v _371_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.32    0.17    2.95 ^ _371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _145_ (net)
                  0.32    0.00    2.95 ^ _374_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.09    3.04 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _148_ (net)
                  0.14    0.00    3.04 v _375_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.15    3.19 ^ _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _149_ (net)
                  0.19    0.00    3.19 ^ _376_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.02    0.09    0.28    3.47 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _150_ (net)
                  0.09    0.00    3.47 v _378_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.31    0.20    3.66 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _036_ (net)
                  0.31    0.00    3.66 ^ rem[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rem[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -3.66   data arrival time
-----------------------------------------------------------------------------
                                  6.17   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: busy$_DFFE_PN0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_16)
    49    0.59    0.30    0.23    0.43 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_16)
                                         net1 (net)
                  0.30    0.00    0.43 ^ busy$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.43   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ busy$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.07   10.07   library recovery time
                                 10.07   data required time
-----------------------------------------------------------------------------
                                 10.07   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  9.63   slack (MET)


Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.07    0.30    0.56    0.56 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iter[0] (net)
                  0.30    0.00    0.56 ^ _230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.03    0.18    0.15    0.71 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _170_ (net)
                  0.18    0.00    0.71 v _405_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.17    0.40    1.11 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _173_ (net)
                  0.17    0.00    1.11 ^ _223_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     3    0.02    0.17    0.25    1.36 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _052_ (net)
                  0.17    0.00    1.36 v _226_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    1.57 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _055_ (net)
                  0.07    0.00    1.57 v _229_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.02    0.11    0.27    1.83 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _058_ (net)
                  0.11    0.00    1.83 v _235_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.04    0.35    0.23    2.06 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _180_ (net)
                  0.35    0.00    2.06 ^ _408_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.04    0.19    0.30    2.35 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _167_ (net)
                  0.19    0.00    2.35 ^ _404_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_2)
     2    0.03    0.16    0.32    2.67 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
                                         _168_ (net)
                  0.16    0.00    2.67 ^ _355_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.13    0.11    2.79 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _131_ (net)
                  0.13    0.00    2.79 v _371_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.32    0.17    2.95 ^ _371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _145_ (net)
                  0.32    0.00    2.95 ^ _374_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.02    0.14    0.09    3.04 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _148_ (net)
                  0.14    0.00    3.04 v _375_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.19    0.15    3.19 ^ _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _149_ (net)
                  0.19    0.00    3.19 ^ _376_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.02    0.09    0.28    3.47 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _150_ (net)
                  0.09    0.00    3.47 v _378_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
     1    0.00    0.31    0.20    3.66 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
                                         _036_ (net)
                  0.31    0.00    3.66 ^ rem[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.66   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rem[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.17    9.83   library setup time
                                  9.83   data required time
-----------------------------------------------------------------------------
                                  9.83   data required time
                                 -3.66   data arrival time
-----------------------------------------------------------------------------
                                  6.17   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
2.1282780170440674

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7601

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.2675486207008362

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.2919999957084656

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9163

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.56    0.56 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.15    0.71 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.40    1.11 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.25    1.36 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
   0.21    1.57 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.27    1.83 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
   0.23    2.06 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.30    2.35 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.32    2.67 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_2)
   0.11    2.79 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.17    2.95 ^ _371_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.09    3.04 v _374_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
   0.15    3.19 ^ _375_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
   0.28    3.47 v _376_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.20    3.66 ^ _378_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai221_2)
   0.00    3.66 ^ rem[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           3.66   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ rem[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.17    9.83   library setup time
           9.83   data required time
---------------------------------------------------------
           9.83   data required time
          -3.66   data arrival time
---------------------------------------------------------
           6.17   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: error$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: error$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.37 v error$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.43 ^ _271_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.48 v _273_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.48 v error$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.48   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ error$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.48   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
3.6609

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
6.1723

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
168.600617

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-02   2.04e-03   2.88e-08   1.27e-02  27.7%
Combinational          2.15e-02   1.19e-02   5.38e-08   3.33e-02  72.3%
Clock                  0.00e+00   0.00e+00   5.02e-09   5.02e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.22e-02   1.39e-02   8.77e-08   4.61e-02 100.0%
                          69.8%      30.2%       0.0%
