Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan  3 22:53:56 2024
| Host         : DESKTOP-3CM1VFK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    37 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            1 |
|      8 |            6 |
|     10 |            1 |
|    16+ |           28 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              92 |           30 |
| No           | No                    | Yes                    |              88 |           19 |
| No           | Yes                   | No                     |              42 |           15 |
| Yes          | No                    | No                     |             302 |           73 |
| Yes          | No                    | Yes                    |             410 |           71 |
| Yes          | Yes                   | No                     |              20 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------+---------------------------+------------------+----------------+
|      Clock Signal      |               Enable Signal              |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+------------------------+------------------------------------------+---------------------------+------------------+----------------+
|  clk_wiz_0_inst/out[1] |                                          | rst_IBUF                  |                2 |              4 |
|  clk_IBUF_BUFG         | m0/rst_n                                 |                           |                1 |              6 |
|  clk_IBUF_BUFG         | m0/m0/FSM_sequential_state_q[3]_i_1_n_0  | rst_IBUF                  |                3 |              8 |
|  clk_IBUF_BUFG         |                                          | kernel[4][2]_i_1_n_0      |                3 |              8 |
|  clk_IBUF_BUFG         | m0/m0/FSM_sequential_state_q_reg[0]_0[0] | rst_IBUF                  |                1 |              8 |
|  clk_IBUF_BUFG         | m0/m3/E[0]                               | rst_IBUF                  |                1 |              8 |
|  clk_IBUF_BUFG         | m0/m0/idx_d                              | rst_IBUF                  |                2 |              8 |
|  m4/inst/cmos_xclk     | reg1/count[3]_i_1_n_0                    |                           |                2 |              8 |
|  clk_IBUF_BUFG         |                                          | kernel[1][16]_i_1_n_0     |                5 |             10 |
|  clk_IBUF_BUFG         | m0/pixel_d[7]                            | rst_IBUF                  |                2 |             16 |
|  clk_IBUF_BUFG         | m0/pixel_d[15]                           | rst_IBUF                  |                3 |             16 |
|  clk_IBUF_BUFG         | m0/m0/E[0]                               | rst_IBUF                  |                5 |             16 |
|  clk_IBUF_BUFG         | m0/m0/brightness_q_reg[0][0]             | rst_IBUF                  |                4 |             16 |
|  clk_IBUF_BUFG         | m0/m0/wr_data_d                          | rst_IBUF                  |                4 |             18 |
|  clk_wiz_0_inst/out[1] |                                          | ctrl/pixel_cnt[9]_i_1_n_0 |                5 |             20 |
|  clk_wiz_0_inst/out[1] | ctrl/line_cnt                            | ctrl/line_cnt[9]_i_1_n_0  |                3 |             20 |
|  clk_IBUF_BUFG         | m0/m2/we                                 | rst_IBUF                  |                3 |             22 |
|  clk_IBUF_BUFG         | m0/m0/addr_d                             | rst_IBUF                  |                7 |             22 |
|  m4/inst/cmos_xclk     |                                          |                           |                5 |             24 |
|  clk_IBUF_BUFG         | m0/m0/message_index_q_reg[0][0]          | rst_IBUF                  |                7 |             30 |
|  m4/inst/cmos_xclk     | reg1/pixel_out_reg[5][15]_0[0]           |                           |                7 |             32 |
|  m4/inst/cmos_xclk     | reg1/E[0]                                |                           |               14 |             32 |
|  m4/inst/cmos_xclk     | reg1/Q[0]                                |                           |                4 |             32 |
|  m4/inst/cmos_xclk     | reg1/pixel_out_reg[4][15]_0[0]           |                           |                7 |             32 |
|  m4/inst/cmos_xclk     | reg1/pixel_out_reg[1][15]_0[0]           |                           |                9 |             32 |
|  m4/inst/cmos_xclk     | reg1/pixel_out_reg[3][15]_0[0]           |                           |                9 |             32 |
|  m4/inst/cmos_xclk     | reg1/pixel_out_reg[2][15]_0[0]           |                           |                6 |             32 |
|  m4/inst/cmos_xclk     | reg1/pixel_out_reg[7][15]_0[0]           |                           |                9 |             32 |
|  m4/inst/cmos_xclk     | reg1/pixel_out_reg[6][15]_0[0]           |                           |                5 |             32 |
|  m0/m2/CLK             |                                          | m0/AR[0]                  |                3 |             38 |
|  clk_IBUF_BUFG         | m0/m3/timer_reg[0]_i_1_n_0               | rst_IBUF                  |                6 |             42 |
|  clk_IBUF_BUFG         | m0/m6/timer_reg[0]_i_1__2_n_0            | rst_IBUF                  |                6 |             42 |
|  clk_IBUF_BUFG         | m0/m5/timer_reg[0]_i_1__1_n_0            | rst_IBUF                  |                6 |             42 |
|  clk_IBUF_BUFG         | m0/m4/timer_reg[0]_i_1__0_n_0            | rst_IBUF                  |                6 |             42 |
|  clk_IBUF_BUFG         |                                          | rst_IBUF                  |               16 |             50 |
|  clk_IBUF_BUFG         | m0/delay_q[26]_i_1_n_0                   | rst_IBUF                  |                5 |             54 |
|  clk_IBUF_BUFG         |                                          |                           |               25 |             68 |
+------------------------+------------------------------------------+---------------------------+------------------+----------------+


