0.7
2020.2
May 22 2025
00:13:55
C:/Users/srisa/OneDrive/Desktop/projects/Cousre-Verilog/full_adder/full_adder.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/srisa/OneDrive/Desktop/projects/Cousre-Verilog/full_adder/full_adder.srcs/sim_1/imports/full_adder/tb_full_adder.v,1766525003,verilog,,,,tb,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/srisa/OneDrive/Desktop/projects/Cousre-Verilog/full_adder/full_adder.srcs/sources_1/imports/full_adder/full_adder_behv.v,1766186732,verilog,,C:/Users/srisa/OneDrive/Desktop/projects/Cousre-Verilog/full_adder/full_adder.srcs/sim_1/imports/full_adder/tb_full_adder.v,,full_adder,,,../../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
