SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE ipi_mode no
SET_PREFERENCE is_ip_locked false
SET_PREFERENCE devicefamily artix7
SET_PREFERENCE device xc7a35t
SET_PREFERENCE speedgrade -1
SET_PREFERENCE package csg324
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE outputdirectory /home/bred/projects/embedded-systems-project-2024/cva6_instance/cva6_instance.gen/sources_1/ip/mig_7_ddr3/_tmp/
SET_PREFERENCE subworkingdirectory /home/bred/projects/embedded-systems-project-2024/cva6_instance/cva6_instance.gen/sources_1/ip/mig_7_ddr3/_tmp/
SET_PREFERENCE flowvendor Other
SET_PREFERENCE tool vivado
SET_PREFERENCE compnamestatus 0
SET_PARAMETER component_name mig_7_ddr3
SET_PARAMETER xml_input_file /home/bred/projects/embedded-systems-project-2024/cva6_instance/cva6_instance.srcs/sources_1/ip/mig_7_ddr3/mig_a.prj
SET_PARAMETER data_dir_path /home/bred/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2023.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_NAME Memory Interface Generator (MIG 7 Series)
SET_CORE_VERSION 4.2
SET_CORE_VLNV xilinx.com:ip:mig_7series:4.2
SET_CORE_PATH /home/bred/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2023.2/data/ip/xilinx/mig_7series_v4_2
SET_CORE_DATASHEET /home/bred/.var/app/com.github.corna.Vivado/data/xilinx-install/Vivado/2023.2/data/ip/xilinx/mig_7series_v4_2/data/docs/ds176_7series_MIS.pdf
