// Seed: 2682911643
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wand id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_5 && (-1);
  assign id_3 = 1'b0;
  wire  id_8;
  logic id_9;
  ;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
  inout wire id_1;
  id_3(
      -1
  );
  assign id_3 = id_1;
endmodule
