module fsm_1(clk, light);

input logic clk;
output logic [0:2] light;

parameter s0=0, s1=1, s2=2;
parameter red = 3'b100, green=3'b010, yellow =3'b110;
logic [0:1] state;

always_ff @(posedge clk)
case (state)
s0: begin
light <=green; state <=s1;
end
s1: begin
light <=yellow; state <=s2;
end
s2: begin
light <=red; state <= s0;
end
default: begin
light <= red;
state <= s0;


end endcase endmodule
