#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Apr 07 13:41:46 2016
# Process ID: 7796
# Log file: C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/Verilog/ASICTesterVerilog/planAhead_run_1/planAhead.log
# Journal file: C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/Verilog/ASICTesterVerilog/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/dkhoury/OneDrive/Documents/SourceTree-Masters/Verilog/ASICTesterVerilog/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin E3 [get_ports CLK]
endgroup
startgroup
set_property package_pin E16 [get_ports RST]
endgroup
set_property package_pin "" [get_ports [list  RX]]
startgroup
set_property package_pin T8 [get_ports RXDATA_READY]
endgroup
startgroup
set_property package_pin V10 [get_ports RXDATA_RETRIEVED]
endgroup
startgroup
set_property package_pin R10 [get_ports TXCAPTURE]
endgroup
startgroup
set_property package_pin F15 [get_ports TXTRANSMIT]
endgroup
startgroup
set_property package_pin V9 [get_ports TXSENT]
endgroup
save_constraints
