\BOOKMARK [1][-]{chapter*.3}{Abstract}{}% 1
\BOOKMARK [1][-]{chapter*.4}{Acknowledgements}{}% 2
\BOOKMARK [1][-]{chapter*.5}{Table of Contents}{}% 3
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 4
\BOOKMARK [1][-]{section.1.1}{Field Programmable Gate Array}{chapter.1}% 5
\BOOKMARK [2][-]{subsection.1.1.1}{Altera's Cyclone V GT}{section.1.1}% 6
\BOOKMARK [1][-]{section.1.2}{Hardware Description Language}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.3}{Cyclone V Transceiver Technology}{chapter.1}% 8
\BOOKMARK [2][-]{subsection.1.3.1}{Differential Signals}{section.1.3}% 9
\BOOKMARK [2][-]{subsection.1.3.2}{Low-Voltage Differential Signaling}{section.1.3}% 10
\BOOKMARK [2][-]{subsection.1.3.3}{Current-Mode Logic}{section.1.3}% 11
\BOOKMARK [0][-]{chapter.2}{The Gigabit Transceiver}{}% 12
\BOOKMARK [1][-]{section.2.1}{Encoding modes}{chapter.2}% 13
\BOOKMARK [1][-]{section.2.2}{GBT-FPGA Core}{chapter.2}% 14
\BOOKMARK [2][-]{subsection.2.2.1}{GBT Bank}{section.2.2}% 15
\BOOKMARK [2][-]{subsection.2.2.2}{GBT Link}{section.2.2}% 16
\BOOKMARK [0][-]{chapter.3}{HSMC-to-VLDB PCB Design}{}% 17
\BOOKMARK [1][-]{section.3.1}{Specification}{chapter.3}% 18
\BOOKMARK [1][-]{section.3.2}{Design Discussion}{chapter.3}% 19
\BOOKMARK [1][-]{section.3.3}{High Speed PCB Design}{chapter.3}% 20
\BOOKMARK [2][-]{subsection.3.3.1}{Transmission Lines}{section.3.3}% 21
\BOOKMARK [2][-]{subsection.3.3.2}{Reflections and Characteristic Impedance}{section.3.3}% 22
\BOOKMARK [2][-]{subsection.3.3.3}{Routing}{section.3.3}% 23
\BOOKMARK [1][-]{section.3.4}{PCB Design Parameters}{chapter.3}% 24
\BOOKMARK [1][-]{section.3.5}{Pads and Footprints}{chapter.3}% 25
\BOOKMARK [1][-]{section.3.6}{Soldering Process}{chapter.3}% 26
\BOOKMARK [2][-]{subsection.3.6.1}{Soldering the Ground Pads Underneath the HSMC Contact}{section.3.6}% 27
\BOOKMARK [1][-]{section.3.7}{PCB Faults and Compensations}{chapter.3}% 28
\BOOKMARK [0][-]{chapter.4}{PC to CRU serial interface}{}% 29
\BOOKMARK [1][-]{section.4.1}{ISSP and the GBT Control Signals}{chapter.4}% 30
\BOOKMARK [1][-]{section.4.2}{Readily Available Standards}{chapter.4}% 31
\BOOKMARK [1][-]{section.4.3}{User Defined Communication}{chapter.4}% 32
\BOOKMARK [1][-]{section.4.4}{Duplex Systems}{chapter.4}% 33
\BOOKMARK [1][-]{section.4.5}{Choosing Communication Protocol}{chapter.4}% 34
\BOOKMARK [0][-]{chapter.5}{Hardware Design on the FPGA Side}{}% 35
\BOOKMARK [1][-]{section.5.1}{Specification}{chapter.5}% 36
\BOOKMARK [1][-]{section.5.2}{Transmission Protocol: RS-232}{chapter.5}% 37
\BOOKMARK [1][-]{section.5.3}{Hardware Components}{chapter.5}% 38
\BOOKMARK [2][-]{subsection.5.3.1}{UART}{section.5.3}% 39
\BOOKMARK [2][-]{subsection.5.3.2}{UART Oversampling and the Baud Rate Generator}{section.5.3}% 40
\BOOKMARK [2][-]{subsection.5.3.3}{UART Receiver}{section.5.3}% 41
\BOOKMARK [2][-]{subsection.5.3.4}{UART Transmitter}{section.5.3}% 42
\BOOKMARK [2][-]{subsection.5.3.5}{FIFO Buffers}{section.5.3}% 43
\BOOKMARK [2][-]{subsection.5.3.6}{UART Decoder}{section.5.3}% 44
\BOOKMARK [0][-]{chapter.6}{Software on the PC Side}{}% 45
\BOOKMARK [1][-]{section.6.1}{Specification}{chapter.6}% 46
\BOOKMARK [1][-]{section.6.2}{Non-standard Libraries}{chapter.6}% 47
\BOOKMARK [2][-]{subsection.6.2.1}{RS232}{section.6.2}% 48
\BOOKMARK [2][-]{subsection.6.2.2}{Timer}{section.6.2}% 49
\BOOKMARK [2][-]{subsection.6.2.3}{Signals}{section.6.2}% 50
\BOOKMARK [2][-]{subsection.6.2.4}{ncurses}{section.6.2}% 51
\BOOKMARK [1][-]{section.6.3}{Software Structure and Flowchart}{chapter.6}% 52
\BOOKMARK [2][-]{subsection.6.3.1}{Interface module}{section.6.3}% 53
\BOOKMARK [2][-]{subsection.6.3.2}{Send/Receive module}{section.6.3}% 54
\BOOKMARK [1][-]{section.6.4}{Conclusion and Discussion}{chapter.6}% 55
\BOOKMARK [2][-]{subsection.6.4.1}{Notable Problems}{section.6.4}% 56
\BOOKMARK [0][-]{chapter.7}{External and Internal Loopback Test of the GBT Bank Quartus Example}{}% 57
\BOOKMARK [1][-]{section.7.1}{120 MHz Reference Clock}{chapter.7}% 58
\BOOKMARK [1][-]{section.7.2}{Configuring the onboard Oscillator on the Cyclone V Board}{chapter.7}% 59
\BOOKMARK [1][-]{section.7.3}{Configuring the Si5338 External Oscillator}{chapter.7}% 60
\BOOKMARK [0][-]{chapter.8}{Testing and Verification of the HDMI Daughter Card}{}% 61
\BOOKMARK [1][-]{section.8.1}{Connectivity Test}{chapter.8}% 62
\BOOKMARK [2][-]{subsection.8.1.1}{Purpose of Test}{section.8.1}% 63
\BOOKMARK [2][-]{subsection.8.1.2}{Experimental Setup}{section.8.1}% 64
\BOOKMARK [2][-]{subsection.8.1.3}{Results}{section.8.1}% 65
\BOOKMARK [1][-]{section.8.2}{External Loop-back Test for the Fiber-Optic Connector}{chapter.8}% 66
\BOOKMARK [2][-]{subsection.8.2.1}{Purpose of Test}{section.8.2}% 67
\BOOKMARK [2][-]{subsection.8.2.2}{Experimental Setup}{section.8.2}% 68
\BOOKMARK [2][-]{subsection.8.2.3}{Results}{section.8.2}% 69
\BOOKMARK [1][-]{section.8.3}{External Loop-back Test for the HDMI Connectors}{chapter.8}% 70
\BOOKMARK [2][-]{subsection.8.3.1}{Purpose of Tests}{section.8.3}% 71
\BOOKMARK [2][-]{subsection.8.3.2}{Experimental Setup}{section.8.3}% 72
\BOOKMARK [2][-]{subsection.8.3.3}{Results}{section.8.3}% 73
\BOOKMARK [1][-]{section.8.4}{Conclusion and Discussions}{chapter.8}% 74
\BOOKMARK [0][-]{chapter.9}{Testing and Verification of the Serial Interface}{}% 75
\BOOKMARK [1][-]{section.9.1}{Hardware Simulation using Testbench in Modelsim}{chapter.9}% 76
\BOOKMARK [2][-]{subsection.9.1.1}{Purpose of Tests}{section.9.1}% 77
\BOOKMARK [2][-]{subsection.9.1.2}{Experimental Setup}{section.9.1}% 78
\BOOKMARK [2][-]{subsection.9.1.3}{Results}{section.9.1}% 79
\BOOKMARK [1][-]{section.9.2}{Connection between COM port and UART using SignalTap II}{chapter.9}% 80
\BOOKMARK [2][-]{subsection.9.2.1}{Purpose of Tests}{section.9.2}% 81
\BOOKMARK [2][-]{subsection.9.2.2}{Experimental Setup}{section.9.2}% 82
\BOOKMARK [2][-]{subsection.9.2.3}{Results}{section.9.2}% 83
\BOOKMARK [1][-]{section.9.3}{Conclusion and Discussions}{chapter.9}% 84
\BOOKMARK [0][-]{chapter.10}{Conclusion and Discussion}{}% 85
\BOOKMARK [1][-]{chapter*.60}{Appendix}{chapter.10}% 86
\BOOKMARK [0][-]{appendix.A}{SignalTap II: Receiving end of the fiber-optic external loopback test}{}% 87
\BOOKMARK [0][-]{appendix.B}{Clock Control Software Setup}{}% 88
\BOOKMARK [1][-]{section.B.1}{Steps for Configuring Windows to run the Clock Control Software}{appendix.B}% 89
\BOOKMARK [0][-]{appendix.C}{Schematic and PCB Layout}{}% 90
