main.o: \
 /home/luyoung/ysyx_details/预学习阶段/数字电路基础实验/lab3/add/csrc/main.cpp \
 /home/luyoung/ysyx-workbench/nvboard/usr/include/nvboard.h \
 /home/luyoung/ysyx-workbench/nvboard/usr/include/pins.h \
 /home/luyoung/ysyx_details/预学习阶段/数字电路基础实验/lab3/add/csrc/../build/obj_dir/Vtop.h \
 /usr/local/share/verilator/include/verilated.h \
 /usr/local/share/verilator/include/verilatedos.h \
 /usr/local/share/verilator/include/verilated_config.h \
 /usr/local/share/verilator/include/verilated_types.h \
 /usr/local/share/verilator/include/verilated_funcs.h
