; SMT-LIBv2 description generated by Yosys 0.56+101 (git sha1 dbb977aa8, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
; yosys-smt2-stdt
; yosys-smt2-module main
(declare-datatype |main_s| ((|main_mk|
  (|main_is| Bool)
  (|PC| (_ BitVec 3)) ; \PC
  (|clk| Bool) ; \clk
  (|halt| (_ BitVec 1)) ; \halt
  (|high| (_ BitVec 1)) ; \high
  (|high_choice| Bool) ; \high_choice
  (|low| (_ BitVec 1)) ; \low
  (|rst| Bool) ; \rst
)))
; yosys-smt2-witness {"offset": 0, "path": ["\\PC"], "smtname": 0, "smtoffset": 0, "type": "reg", "width": 3}
; yosys-smt2-output PC 3
; yosys-smt2-register PC 3
; yosys-smt2-wire PC 3
(define-fun |main_n PC| ((state |main_s|)) (_ BitVec 3) (|PC| state))
; yosys-smt2-input clk 1
; yosys-smt2-wire clk 1
; yosys-smt2-clock clk posedge
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "posedge", "width": 1}
; yosys-smt2-witness {"offset": 0, "path": ["\\clk"], "smtname": "clk", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |main_n clk| ((state |main_s|)) Bool (|clk| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\halt"], "smtname": 2, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-output halt 1
; yosys-smt2-register halt 1
; yosys-smt2-wire halt 1
(define-fun |main_n halt| ((state |main_s|)) Bool (= ((_ extract 0 0) (|halt| state)) #b1))
; yosys-smt2-witness {"offset": 0, "path": ["\\high"], "smtname": 3, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-output high 1
; yosys-smt2-register high 1
; yosys-smt2-wire high 1
(define-fun |main_n high| ((state |main_s|)) Bool (= ((_ extract 0 0) (|high| state)) #b1))
; yosys-smt2-input high_choice 1
; yosys-smt2-wire high_choice 1
; yosys-smt2-witness {"offset": 0, "path": ["\\high_choice"], "smtname": "high_choice", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |main_n high_choice| ((state |main_s|)) Bool (|high_choice| state))
; yosys-smt2-witness {"offset": 0, "path": ["\\low"], "smtname": 5, "smtoffset": 0, "type": "reg", "width": 1}
; yosys-smt2-output low 1
; yosys-smt2-register low 1
; yosys-smt2-wire low 1
(define-fun |main_n low| ((state |main_s|)) Bool (= ((_ extract 0 0) (|low| state)) #b1))
(define-fun |main#6| ((state |main_s|)) (_ BitVec 3) (ite (= ((_ extract 0 0) (|high| state)) #b1) #b100 #b101)) ; $procmux$7_Y
(define-fun |main#7| ((state |main_s|)) Bool (= (|PC| state) #b011)) ; $procmux$10_CMP
(define-fun |main#8| ((state |main_s|)) (_ BitVec 3) (ite (|main#7| state) (|main#6| state) #b000)) ; $2\nxt_PC[2:0]
(define-fun |main#9| ((state |main_s|)) Bool (= (|PC| state) #b101)) ; $procmux$13_CMP
(define-fun |main#10| ((state |main_s|)) Bool (= (|PC| state) #b100)) ; $procmux$14_CMP
(define-fun |main#11| ((state |main_s|)) Bool (= (|PC| state) #b011)) ; $procmux$15_CMP
(define-fun |main#12| ((state |main_s|)) Bool (= (|PC| state) #b010)) ; $procmux$16_CMP
(define-fun |main#13| ((state |main_s|)) Bool (= (|PC| state) #b001)) ; $procmux$17_CMP
(define-fun |main#14| ((state |main_s|)) (_ BitVec 3) (ite (|main#13| state) #b010 (ite (|main#12| state) #b011 (ite (|main#11| state) (|main#8| state) (ite (|main#10| state) #b101 (ite (|main#9| state) #b101 (|PC| state))))))) ; \nxt_PC
; yosys-smt2-wire nxt_PC 3
(define-fun |main_n nxt_PC| ((state |main_s|)) (_ BitVec 3) (|main#14| state))
(define-fun |main#15| ((state |main_s|)) Bool (= (|PC| state) #b101)) ; $procmux$27_CMP
(define-fun |main#16| ((state |main_s|)) (_ BitVec 1) (ite (|main#15| state) #b1 (|halt| state))) ; \nxt_halt
; yosys-smt2-wire nxt_halt 1
(define-fun |main_n nxt_halt| ((state |main_s|)) Bool (= ((_ extract 0 0) (|main#16| state)) #b1))
(define-fun |main#17| ((state |main_s|)) Bool (= (|PC| state) #b001)) ; $procmux$24_CMP
(define-fun |main#18| ((state |main_s|)) (_ BitVec 1) (ite (|main#17| state) (ite (|high_choice| state) #b1 #b0) (|high| state))) ; \nxt_high
; yosys-smt2-wire nxt_high 1
(define-fun |main_n nxt_high| ((state |main_s|)) Bool (= ((_ extract 0 0) (|main#18| state)) #b1))
(define-fun |main#19| ((state |main_s|)) Bool (= (|PC| state) #b100)) ; $procmux$31_CMP
(define-fun |main#20| ((state |main_s|)) Bool (= (|PC| state) #b010)) ; $procmux$32_CMP
(define-fun |main#21| ((state |main_s|)) (_ BitVec 1) (ite (|main#20| state) #b0 (ite (|main#19| state) #b1 (|low| state)))) ; \nxt_low
; yosys-smt2-wire nxt_low 1
(define-fun |main_n nxt_low| ((state |main_s|)) Bool (= ((_ extract 0 0) (|main#21| state)) #b1))
; yosys-smt2-input rst 1
; yosys-smt2-wire rst 1
; yosys-smt2-witness {"offset": 0, "path": ["\\rst"], "smtname": "rst", "smtoffset": 0, "type": "input", "width": 1}
(define-fun |main_n rst| ((state |main_s|)) Bool (|rst| state))
(define-fun |main_a| ((state |main_s|)) Bool true)
(define-fun |main_u| ((state |main_s|)) Bool true)
(define-fun |main_i| ((state |main_s|)) Bool true)
(define-fun |main_h| ((state |main_s|)) Bool true)
(define-fun |main_t| ((state |main_s|) (next_state |main_s|)) Bool (and
  (= (|main#21| state) (|low| next_state)) ; $procdff$34 \low
  (= (|main#18| state) (|high| next_state)) ; $procdff$33 \high
  (= (|main#16| state) (|halt| next_state)) ; $procdff$36 \halt
  (= (|main#14| state) (|PC| next_state)) ; $procdff$35 \PC
)) ; end of module main
; yosys-smt2-topmod main
; end of yosys output

; Unrolled states
(declare-const |s_A_0| |main_s|)
(declare-const |s_A_1| |main_s|)
(declare-const |s_A_2| |main_s|)
(declare-const |s_A_3| |main_s|)
(declare-const |s_A_4| |main_s|)
(declare-const |s_A_5| |main_s|)

; Initial and Next-state constraints
(assert (and (|main_i| |s_A_0|) (|main_t| s_A_0 s_A_1) (|main_t| s_A_1 s_A_2) (|main_t| s_A_2 s_A_3) (|main_t| s_A_3 s_A_4) (|main_t| s_A_4 s_A_5) ))
; End of unrolling constraints
