// SPDX-License-Identifier: GPL-2.0
// Copyright (c) 2020, Maxim Integrated


struct max98050_priv {
	struct regmap *regmap;
	struct snd_soc_component *component;
	struct max98050_pdata *pdata;
	unsigned int spk_gain;
	unsigned int sysclk;
	unsigned int v_l_slot;
	unsigned int i_l_slot;
	bool interleave_mode;
	unsigned int ch_size;
	unsigned int rate;
	unsigned int iface;
	unsigned int master;
	unsigned int digital_gain;
	bool tdm_mode;
};

#define MAX98050_R2000_SW_RESET		0x2000
#define MAX98050_R2001_INTR_RAW_1   0x2001
#define MAX98050_R2002_INTR_RAW_2   0x2002
#define MAX98050_R2003_INTR_STATE_1 0x2003
#define MAX98050_R2004_INTR_STATE_2 0x2004
#define MAX98050_R2005_INTR_FLAG_1  0x2005
#define MAX98050_R2006_INTR_FLAG_2  0x2006
#define MAX98050_R2007_INTR_EN_1    0x2007
#define MAX98050_R2008_INTR_EN_2    0x2008
#define MAX98050_R2009_INTR_CLR_1   0x2009
#define MAX98050_R200A_INTR_CLR_2   0x200A
#define MAX98050_R2012_IRQ_CTRL     0x2012
#define MAX98050_R2013_IRQ_EN       0x2013
#define MAX98050_R2014_I2C_SLAVE_CFG 0x2014
#define MAX98050_R2020_PCM_CFG_1    0x2020
#define MAX98050_R2021_PCM_CFG_2    0x2021    
#define MAX98050_R2022_PCM_CFG_3    0x2022
#define MAX98050_R2024_PCM_SR_CFG   0x2024
#define MAX98050_R2026_PCM_PLAY_CH_SRC 0x2026
#define MAX98050_R2028_PCM_REC_CH1_SLOT_SEL 0x2028
#define MAX98050_R2029_PCM_REC_CH2_SLOT_SEL 0x2029
#define MAX98050_R202A_PCM_REC_CH3_SLOT_SEL 0x202A
#define MAX98050_R202B_PCM_REC_CH4_SLOT_SEL 0x202B
#define MAX98050_R2031_PCM_TX_HIZ_CTRL_1    0x2031
#define MAX98050_R2032_PCM_TX_HIZ_CTRL_2    0x2032
#define MAX98050_R2033_PCM_TX_HIZ_CTRL_3    0x2033
#define MAX98050_R2034_PCM_TX_HIZ_CTRL_4    0x2034
#define MAX98050_R2035_PCM_TX_HIZ_CTRL_5    0x2035
#define MAX98050_R2036_PCM_TX_HIZ_CTRL_6    0x2036
#define MAX98050_R2037_PCM_TX_HIZ_CTRL_7    0x2037
#define MAX98050_R2038_PCM_TX_HIZ_CTRL_8    0x2038
#define MAX98050_R203D_HIDDEN		        0x203D
#define MAX98050_R203E_PCM_LOOP_EN          0x203E
#define MAX98050_R203F_PCM_EN               0x203F
#define MAX98050_R2040_MILLI_IF_REC_SYNC    0x2040
#define MAX98050_R2041_MILLI_IF_CLK_MON_CFG 0x2041
#define MAX98050_R2042_MILLI_IF_CLK_MON_EN  0x2042
#define MAX98050_R2043_MILLI_IF_CH_EN       0x2043
#define MAX98050_R2044_MILLI_IF_MODE_EN     0x2044
#define MAX98050_R2060_PLAY_BLOCK_CFG_1     0x2060
#define MAX98050_R2061_PLAY_BLOCK_CFG_2     0x2061
#define MAX98050_R2062_PLAY_BQ_EN           0x2062
#define MAX98050_R2063_PLAY_GAIN_CORRECT    0x2063
#define MAX98050_R2064_PLAY_RAMP_RATE_CFG   0x2064
#define MAX98050_R2065_PLAY_VOL_CTRL        0x2065
#define MAX98050_R2066_PLAY_NG_THRESH       0x2066
#define MAX98050_R2067_PLAY_NG_CTRL         0x2067
#define MAX98050_R2068_PLAY_DAC_CFG         0x2068
#define MAX98050_R2069_PLAY_AMP_CFG         0x2069
#define MAX98050_R206A_PLAY_AMP_FALL_SLEW_RATE_CTRL 0x206A
#define MAX98050_R206B_PLAY_DAC_RISE_SLEW_RATE_CTRL 0x206B
#define MAX98050_R206C_PLAY_SSM_CTRL                0x206C     
#define MAX98050_R206E_PLAY_DIG_MUTE_CTRL           0x206E
#define MAX98050_R206F_PLAY_EN                      0x206F
#define MAX98050_R2075_DMIC_CLK_DR_STRENGTH_CFG     0x2075
#define MAX98050_R2076_DMIC_CLK_CFG                 0x2076
#define MAX98050_R2077_DMIC_EN                      0x2077
#define MAX98050_R2080_AMIC1_CFG_1                  0x2080
#define MAX98050_R2081_AMIC1_CFG_2                  0x2081
#define MAX98050_R2082_HIDDEN	                    0x2082
#define MAX98050_R2083_AMIC2_CFG_1                  0x2083
#define MAX98050_R2084_AMIC2_CFG_2                  0x2084
#define MAX98050_R2086_AMIC3_CFG_1                  0x2086
#define MAX98050_R2087_AMIC3_CFG_2                  0x2087
#define MAX98050_R208A_AMIC_PWR_DN_CTRL             0x208A
#define MAX98050_R208B_AMIC_BIAS_CFG                0x208B
#define MAX98050_R208C_AMIC_BIAS_OUTPUT_EN          0x208C
#define MAX98050_R208D_AMIC_IN_CFG                  0x208D
#define MAX98050_R208E_AMIC_PWR_MODE_SEL            0x208E
#define MAX98050_R208F_AMIC_EN                      0x208F
#define MAX98050_R20A0_REC_CH1_CFG_1                0x20A0
#define MAX98050_R20A1_REC_CH1_CFG_2                0x20A1
#define MAX98050_R20A2_REC_CH1_DIG_VOL_CTRL         0x20A2
#define MAX98050_R20A4_REC_CH2_CFG_1                0x20A4
#define MAX98050_R20A5_REC_CH2_CFG_2                0x20A5
#define MAX98050_R20A6_REC_CH2_DIG_VOL              0x20A6
#define MAX98050_R20A8_REC_CH3_CFG_1                0x20A8
#define MAX98050_R20A9_REC_CH3_CFG_2                0x20A9
#define MAX98050_R20AA_REC_CH3_DIG_VOL              0x20AA
#define MAX98050_R20AC_REC_CH4_CFG_1                0x20AC
#define MAX98050_R20AF_REC_CH_EN                    0x20AF
#define MAX98050_R20B0_DIG_FLT_CH1_BANK_A           0x20B0
#define MAX98050_R20B1_DIG_FLT_CH1_BANK_A_VOL       0x20B1
#define MAX98050_R20B2_DIG_FLT_CH1_BANK_B           0x20B2
#define MAX98050_R20B3_DIG_FLT_CH1_BANK_B_VOL       0x20B3
#define MAX98050_R20B4_DIG_FLT_CH1_RAMP_CFG         0x20B4
#define MAX98050_R20B5_DIG_FLT_CH1_CFG              0x20B5
#define MAX98050_R20B8_DIG_FLT_CH1_DRC_ATTACK_CFG_1 0x20B8
#define MAX98050_R20B9_DIG_FLT_CH1_DRC_ATTACK_CFG_2 0x20B9
#define MAX98050_R20BA_DIG_FLT_CH1_DRC_REL_CFG_1    0x20BA
#define MAX98050_R20BB_DIG_FLT_CH1_DRC_REL_CFG_2    0x20BB
#define MAX98050_R20BC_DIG_FLT_CH1_DRC_THRESH       0x20BC
#define MAX98050_R20BD_DIG_FLT_CH1_DRC_EN           0x20BD
#define MAX98050_R20C0_DIG_FLT_CH2_BANK_A           0x20C0
#define MAX98050_R20C1_DIG_FLT_CH2_BANK_A_VOL       0x20C1
#define MAX98050_R20C2_DIG_FLT_CH2_BANK_B           0x20C2
#define MAX98050_R20C3_DIG_FLT_CH2_BANK_B_VOL       0x20C3
#define MAX98050_R20C4_DIG_FLT_CH2_RAMP_CFG         0x20C4
#define MAX98050_R20C5_DIG_FLT_CH2_CFG              0x20C5
#define MAX98050_R20C8_DIG_FLT_CH2_DRC_ATTACK_CFG_1 0x20C8
#define MAX98050_R20C9_DIG_FLT_CH2_DRC_ATTACK_CFG_2 0x20C9
#define MAX98050_R20CA_DIG_FLT_CH2_DRC_REL_CFG_1    0x20CA
#define MAX98050_R20CB_DIG_FLT_CH2_DRC_REL_CFG_2    0x20CB
#define MAX98050_R20CC_DIG_FLT_CH2_DRC_THRESH       0x20CC
#define MAX98050_R20CD_DIG_FLT_CH2_DRC_EN           0x20CD
#define MAX98050_R20D0_PLAY_COMP_BANK_A_BQ_EN       0x20D0
#define MAX98050_R20D1_PLAY_COMP_BANK_A_BQ_VOL      0x20D1
#define MAX98050_R20D2_PLAY_COMP_BANK_B_BQ_EN       0x20D2
#define MAX98050_R20D3_PLAY_COMP_BANK_B_BQ_VOL      0x20D3
#define MAX98050_R20D4_PLAY_COMP_RAMP_CFG           0x20D4
#define MAX98050_R20DA_HIDDEN			            0x20DA
#define MAX98050_R20DB_HIDDEN			            0x20DB
#define MAX98050_R20DC_DIG_FLT_CH_CFG               0x20DC
#define MAX98050_R20DD_DIG_FLT_BQ_BANK_SEL          0x20DD
#define MAX98050_R20DE_DIG_FLT_MUTE_CTRL            0x20DE
#define MAX98050_R20DF_DIG_FLT_EN                   0x20DF
#define MAX98050_R20F1_CLK_MON_CFG                  0x20F1
#define MAX98050_R20F2_CLK_MON_EN                   0x20F2
#define MAX98050_R20F4_DATA_MON_CFG                 0x20F4
#define MAX98050_R20F5_DATA_MON_EN                  0x20F5
#define MAX98050_R20FE_SYS_LVL_CFG                  0x20FE
#define MAX98050_R20FF_SYS_LVL_EN                   0x20FF
#define MAX98050_R28FD_DEV_ID_MSB                   0x28FD
#define MAX98050_R28FE_DEV_ID_LSB                   0x28FE
#define MAX98050_R28FF_REV_ID                       0x28FF