// Seed: 1200546016
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    output tri   id_2,
    input  tri0  id_3
);
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, module_0;
endmodule
module module_1 (
    output wor id_0
    , id_9,
    input uwire id_1,
    input supply0 id_2,
    input uwire id_3,
    output tri0 id_4,
    output wor id_5,
    input supply0 id_6,
    input wor id_7
);
  genvar id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_4,
      id_1
  );
endmodule
