<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4902" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4902{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4902{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4902{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4902{left:567px;bottom:998px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#t5_4902{left:567px;bottom:981px;letter-spacing:-0.11px;}
#t6_4902{left:567px;bottom:964px;letter-spacing:-0.11px;}
#t7_4902{left:567px;bottom:947px;letter-spacing:-0.11px;}
#t8_4902{left:567px;bottom:930px;letter-spacing:-0.11px;}
#t9_4902{left:567px;bottom:914px;letter-spacing:-0.11px;}
#ta_4902{left:567px;bottom:897px;letter-spacing:-0.11px;}
#tb_4902{left:567px;bottom:872px;letter-spacing:-0.11px;}
#tc_4902{left:567px;bottom:855px;letter-spacing:-0.12px;}
#td_4902{left:567px;bottom:839px;letter-spacing:-0.11px;}
#te_4902{left:567px;bottom:822px;letter-spacing:-0.11px;}
#tf_4902{left:208px;bottom:797px;letter-spacing:-0.12px;}
#tg_4902{left:567px;bottom:797px;letter-spacing:-0.12px;}
#th_4902{left:567px;bottom:781px;letter-spacing:-0.13px;}
#ti_4902{left:567px;bottom:759px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tj_4902{left:567px;bottom:738px;letter-spacing:-0.12px;}
#tk_4902{left:567px;bottom:721px;letter-spacing:-0.11px;}
#tl_4902{left:567px;bottom:704px;letter-spacing:-0.12px;}
#tm_4902{left:208px;bottom:680px;letter-spacing:-0.14px;}
#tn_4902{left:567px;bottom:680px;letter-spacing:-0.12px;}
#to_4902{left:567px;bottom:663px;letter-spacing:-0.11px;}
#tp_4902{left:567px;bottom:642px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tq_4902{left:567px;bottom:620px;letter-spacing:-0.12px;}
#tr_4902{left:567px;bottom:603px;letter-spacing:-0.12px;}
#ts_4902{left:567px;bottom:587px;letter-spacing:-0.11px;}
#tt_4902{left:208px;bottom:562px;letter-spacing:-0.14px;}
#tu_4902{left:400px;bottom:562px;}
#tv_4902{left:567px;bottom:562px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_4902{left:567px;bottom:541px;letter-spacing:-0.11px;}
#tx_4902{left:567px;bottom:524px;letter-spacing:-0.11px;word-spacing:-0.06px;}
#ty_4902{left:567px;bottom:507px;letter-spacing:-0.12px;}
#tz_4902{left:567px;bottom:490px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t10_4902{left:567px;bottom:474px;letter-spacing:-0.11px;word-spacing:-0.18px;}
#t11_4902{left:567px;bottom:457px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t12_4902{left:567px;bottom:432px;letter-spacing:-0.11px;}
#t13_4902{left:567px;bottom:415px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t14_4902{left:567px;bottom:399px;letter-spacing:-0.11px;word-spacing:-0.15px;}
#t15_4902{left:567px;bottom:382px;letter-spacing:-0.12px;}
#t16_4902{left:567px;bottom:357px;letter-spacing:-0.11px;}
#t17_4902{left:567px;bottom:341px;letter-spacing:-0.11px;}
#t18_4902{left:567px;bottom:324px;letter-spacing:-0.12px;}
#t19_4902{left:567px;bottom:307px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1a_4902{left:567px;bottom:290px;letter-spacing:-0.11px;}
#t1b_4902{left:567px;bottom:273px;letter-spacing:-0.11px;}
#t1c_4902{left:208px;bottom:249px;letter-spacing:-0.14px;}
#t1d_4902{left:567px;bottom:249px;letter-spacing:-0.14px;}
#t1e_4902{left:208px;bottom:224px;letter-spacing:-0.1px;}
#t1f_4902{left:400px;bottom:224px;letter-spacing:-0.1px;}
#t1g_4902{left:567px;bottom:224px;letter-spacing:-0.13px;}
#t1h_4902{left:567px;bottom:203px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1i_4902{left:208px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1j_4902{left:294px;bottom:1086px;letter-spacing:0.12px;}
#t1k_4902{left:657px;bottom:1086px;letter-spacing:0.11px;}
#t1l_4902{left:95px;bottom:1063px;letter-spacing:-0.12px;}
#t1m_4902{left:96px;bottom:1046px;letter-spacing:-0.15px;}
#t1n_4902{left:238px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1o_4902{left:235px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1p_4902{left:413px;bottom:1063px;letter-spacing:-0.12px;}
#t1q_4902{left:414px;bottom:1046px;letter-spacing:-0.12px;}
#t1r_4902{left:413px;bottom:1030px;letter-spacing:-0.11px;}
#t1s_4902{left:491px;bottom:1063px;letter-spacing:-0.13px;}
#t1t_4902{left:490px;bottom:1046px;letter-spacing:-0.15px;}
#t1u_4902{left:534px;bottom:1053px;}
#t1v_4902{left:660px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.06px;}
#t1w_4902{left:85px;bottom:1022px;letter-spacing:-0.14px;}
#t1x_4902{left:137px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4902{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4902{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4902{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4902{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4902{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s6_4902{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4902" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4902Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4902" style="-webkit-user-select: none;"><object width="935" height="1210" data="4902/4902.svg" type="image/svg+xml" id="pdf4902" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4902" class="t s1_4902">2-380 </span><span id="t2_4902" class="t s1_4902">Vol. 4 </span>
<span id="t3_4902" class="t s2_4902">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4902" class="t s3_4902">When this flag is set and the processor is in the </span>
<span id="t5_4902" class="t s3_4902">stop-clock state (STPCLK# is asserted), </span>
<span id="t6_4902" class="t s3_4902">asserting the FERR# pin signals to the </span>
<span id="t7_4902" class="t s3_4902">processor that an interrupt (such as, INIT#, </span>
<span id="t8_4902" class="t s3_4902">BINIT#, INTR, NMI, SMI#, or RESET#) is pending </span>
<span id="t9_4902" class="t s3_4902">and that the processor should return to normal </span>
<span id="ta_4902" class="t s3_4902">operation to handle the interrupt. </span>
<span id="tb_4902" class="t s3_4902">This flag does not affect the normal operation </span>
<span id="tc_4902" class="t s3_4902">of the FERR# pin (to indicate an unmasked </span>
<span id="td_4902" class="t s3_4902">floating-point error) when the STPCLK# pin is </span>
<span id="te_4902" class="t s3_4902">not asserted. </span>
<span id="tf_4902" class="t s3_4902">11 </span><span id="tg_4902" class="t s3_4902">Branch Trace Storage Unavailable </span>
<span id="th_4902" class="t s3_4902">(BTS_UNAVILABLE) (R) </span>
<span id="ti_4902" class="t s3_4902">See Table 2-2. </span>
<span id="tj_4902" class="t s3_4902">When set, the processor does not support </span>
<span id="tk_4902" class="t s3_4902">branch trace storage (BTS); when clear, BTS is </span>
<span id="tl_4902" class="t s3_4902">supported. </span>
<span id="tm_4902" class="t s3_4902">12 </span><span id="tn_4902" class="t s3_4902">PEBS_UNAVILABLE: Processor Event Based </span>
<span id="to_4902" class="t s3_4902">Sampling Unavailable (R) </span>
<span id="tp_4902" class="t s3_4902">See Table 2-2. </span>
<span id="tq_4902" class="t s3_4902">When set, the processor does not support </span>
<span id="tr_4902" class="t s3_4902">processor event-based sampling (PEBS); when </span>
<span id="ts_4902" class="t s3_4902">clear, PEBS is supported. </span>
<span id="tt_4902" class="t s3_4902">13 </span><span id="tu_4902" class="t s3_4902">3 </span><span id="tv_4902" class="t s3_4902">TM2 Enable (R/W) </span>
<span id="tw_4902" class="t s3_4902">When this bit is set (1) and the thermal sensor </span>
<span id="tx_4902" class="t s3_4902">indicates that the die temperature is at the pre- </span>
<span id="ty_4902" class="t s3_4902">determined threshold, the Thermal Monitor 2 </span>
<span id="tz_4902" class="t s3_4902">mechanism is engaged. TM2 will reduce the bus </span>
<span id="t10_4902" class="t s3_4902">to core ratio and voltage according to the value </span>
<span id="t11_4902" class="t s3_4902">last written to MSR_THERM2_CTL bits 15:0. </span>
<span id="t12_4902" class="t s3_4902">When this bit is clear (0, default), the processor </span>
<span id="t13_4902" class="t s3_4902">does not change the VID signals or the bus to </span>
<span id="t14_4902" class="t s3_4902">core ratio when the processor enters a thermal </span>
<span id="t15_4902" class="t s3_4902">managed state. </span>
<span id="t16_4902" class="t s3_4902">If the TM2 feature flag (ECX[8]) is not set to 1 </span>
<span id="t17_4902" class="t s3_4902">after executing CPUID with EAX = 1, then this </span>
<span id="t18_4902" class="t s3_4902">feature is not supported and BIOS must not </span>
<span id="t19_4902" class="t s3_4902">alter the contents of this bit location. The </span>
<span id="t1a_4902" class="t s3_4902">processor is operating out of spec if both this </span>
<span id="t1b_4902" class="t s3_4902">bit and the TM1 bit are set to disabled states. </span>
<span id="t1c_4902" class="t s3_4902">17:14 </span><span id="t1d_4902" class="t s3_4902">Reserved </span>
<span id="t1e_4902" class="t s3_4902">18 </span><span id="t1f_4902" class="t s3_4902">3, 4, 6 </span><span id="t1g_4902" class="t s3_4902">ENABLE MONITOR FSM (R/W) </span>
<span id="t1h_4902" class="t s3_4902">See Table 2-2. </span>
<span id="t1i_4902" class="t s4_4902">Table 2-55. </span><span id="t1j_4902" class="t s4_4902">MSRs in the Pentium® 4 and Intel® Xeon® Processors </span><span id="t1k_4902" class="t s4_4902">(Contd.) </span>
<span id="t1l_4902" class="t s5_4902">Register </span>
<span id="t1m_4902" class="t s5_4902">Address </span>
<span id="t1n_4902" class="t s5_4902">Register Name </span>
<span id="t1o_4902" class="t s5_4902">Fields and Flags </span>
<span id="t1p_4902" class="t s5_4902">Model </span>
<span id="t1q_4902" class="t s5_4902">Avail- </span>
<span id="t1r_4902" class="t s5_4902">ability </span>
<span id="t1s_4902" class="t s5_4902">Shared/ </span>
<span id="t1t_4902" class="t s5_4902">Unique </span>
<span id="t1u_4902" class="t s6_4902">1 </span>
<span id="t1v_4902" class="t s5_4902">Bit Description </span>
<span id="t1w_4902" class="t s5_4902">Hex </span><span id="t1x_4902" class="t s5_4902">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
