$date
	Mon Sep 23 23:44:49 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module pattern_testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # fi $end
$var reg 1 $ reset $end
$var reg 1 % sig $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 $ rst $end
$var wire 1 % sig $end
$var wire 1 ! out $end
$var reg 3 & CurrentState [2:0] $end
$var reg 3 ' NextState [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
0%
0$
0#
0"
x!
$end
#10
1"
#11
1$
#20
0"
#30
b0 '
0!
b0 &
1"
#31
b1 '
1%
0$
#40
0"
#50
b1 &
1"
#51
b10 '
0%
#60
0"
#70
b11 '
b10 &
1"
#80
0"
#90
b0 '
b11 &
1"
#91
b100 '
1%
#100
0"
#110
b1 '
b100 &
1"
#111
b101 '
0%
#120
0"
#130
b0 '
1!
b101 &
1"
#140
0"
#150
0!
b0 &
1"
#160
0"
#170
1"
#180
0"
#190
1"
#200
0"
#210
1"
#220
0"
#230
1"
#240
0"
#250
1"
#260
0"
#270
1"
#280
0"
#290
1"
#300
0"
#310
1"
#320
0"
#330
1"
#340
0"
#350
1"
#360
0"
#370
1"
#380
0"
#390
1"
#400
0"
#410
1"
#420
0"
#430
1"
#440
0"
#450
1"
#460
0"
#470
1"
#480
0"
#490
1"
#500
0"
#510
1"
#520
0"
#530
1"
#540
0"
#550
1"
#560
0"
#570
1"
#580
0"
#590
1"
#600
0"
#610
1"
#620
0"
#630
1"
#640
0"
#650
1"
#660
0"
#670
1"
#680
0"
#690
1"
#700
0"
#710
1"
#720
0"
#730
1"
#740
0"
#750
1"
#760
0"
#770
1"
#780
0"
#790
1"
#800
0"
#810
1"
#820
0"
#830
1"
#840
0"
#850
1"
#860
0"
#870
1"
#880
0"
#890
1"
#900
0"
#910
1"
#920
0"
#930
1"
#940
0"
#950
1"
#960
0"
#970
1"
#980
0"
#990
1"
#1000
0"
#1010
1"
#1020
0"
#1030
1"
#1040
0"
#1050
1"
#1060
0"
#1070
1"
#1080
0"
#1090
1"
#1100
0"
#1110
1"
#1120
0"
#1130
1"
#1140
0"
#1150
1"
#1151
b1 '
1%
#1160
0"
#1170
b1 &
1"
#1171
b10 '
0%
#1180
0"
#1190
b11 '
b10 &
1"
#1191
b1 '
1%
#1200
0"
#1210
b1 &
1"
#1211
b10 '
0%
#1220
0"
#1230
b11 '
b10 &
1"
#1240
0"
#1250
b0 '
b11 &
1"
#1251
b100 '
1%
#1260
0"
#1270
b1 '
b100 &
1"
#1280
0"
#1290
b1 &
1"
#1291
b10 '
0%
#1300
0"
#1310
b11 '
b10 &
1"
#1320
0"
#1330
b0 '
b11 &
1"
#1331
b100 '
1%
#1340
0"
#1350
b1 '
b100 &
1"
#1351
b101 '
0%
#1360
0"
#1370
b0 '
1!
b101 &
1"
#1371
