GowinSynthesis start
Running parser ...
Analyzing Verilog file 'H:\git\Pmod\Hub75E\src\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'H:\git\Pmod\Hub75E\src\gowin_prom\gowin_prom.v'
Analyzing Verilog file 'H:\git\Pmod\Hub75E\src\top.v.v'
Compiling module 'TOP'("H:\git\Pmod\Hub75E\src\top.v.v":34)
Compiling module 'Gowin_pROM'("H:\git\Pmod\Hub75E\src\gowin_prom\gowin_prom.v":10)
Compiling module 'hub75e_if'("H:\git\Pmod\Hub75E\src\top.v.v":215)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("H:\git\Pmod\Hub75E\src\top.v.v":231)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("H:\git\Pmod\Hub75E\src\top.v.v":247)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("H:\git\Pmod\Hub75E\src\top.v.v":257)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("H:\git\Pmod\Hub75E\src\top.v.v":119)
NOTE  (EX0101) : Current top module is "TOP"
WARN  (EX0211) : The output port "hub_R2" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\Pmod\Hub75E\src\top.v.v":40)
WARN  (EX0211) : The output port "hub_G2" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\Pmod\Hub75E\src\top.v.v":41)
WARN  (EX0211) : The output port "hub_B2" of module "TOP" has no driver, assigning undriven bits to Z, simulation mismatch possible("H:\git\Pmod\Hub75E\src\top.v.v":42)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "H:\git\Pmod\Hub75E\impl\gwsynthesis\HUB75E.vg" completed
[100%] Generate report file "H:\git\Pmod\Hub75E\impl\gwsynthesis\HUB75E_syn.rpt.html" completed
GowinSynthesis finish
