digraph "CFG for '_Z10randKernelPfP12hiprandStateff' function" {
	label="CFG for '_Z10randKernelPfP12hiprandStateff' function";

	Node0x566e200 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = sext i32 %13 to i64\l  %15 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %1, i64 %14, i32 0, i32 0, i32 5, i64 0\l  %16 = load i32, i32 addrspace(1)* %15, align 8, !tbaa !7, !amdgpu.noclobber\l... !5\l  %17 = lshr i32 %16, 2\l  %18 = xor i32 %17, %16\l  %19 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %1, i64 %14, i32 0, i32 0, i32 5, i64 1\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %20, i32 addrspace(1)* %15, align 8, !tbaa !7\l  %21 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %1, i64 %14, i32 0, i32 0, i32 5, i64 2\l  %22 = load i32, i32 addrspace(1)* %21, align 8, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %22, i32 addrspace(1)* %19, align 4, !tbaa !7\l  %23 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %1, i64 %14, i32 0, i32 0, i32 5, i64 3\l  %24 = load i32, i32 addrspace(1)* %23, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %24, i32 addrspace(1)* %21, align 8, !tbaa !7\l  %25 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %1, i64 %14, i32 0, i32 0, i32 5, i64 4\l  %26 = load i32, i32 addrspace(1)* %25, align 8, !tbaa !7, !amdgpu.noclobber\l... !5\l  store i32 %26, i32 addrspace(1)* %23, align 4, !tbaa !7\l  %27 = shl i32 %26, 4\l  %28 = shl i32 %18, 1\l  %29 = xor i32 %28, %27\l  %30 = xor i32 %29, %18\l  %31 = xor i32 %30, %26\l  store i32 %31, i32 addrspace(1)* %25, align 8, !tbaa !7\l  %32 = getelementptr inbounds %struct.hiprandState, %struct.hiprandState\l... addrspace(1)* %1, i64 %14, i32 0, i32 0, i32 0\l  %33 = load i32, i32 addrspace(1)* %32, align 8, !tbaa !11, !amdgpu.noclobber\l... !5\l  %34 = add i32 %33, 362437\l  store i32 %34, i32 addrspace(1)* %32, align 8, !tbaa !11\l  %35 = add i32 %34, %31\l  %36 = uitofp i32 %35 to float\l  %37 = fmul contract float %36, 0x3DF0000000000000\l  %38 = fadd contract float %37, 0x3DF0000000000000\l  %39 = fmul contract float %38, %3\l  %40 = fadd contract float %39, %2\l  %41 = getelementptr inbounds float, float addrspace(1)* %0, i64 %14\l  store float %40, float addrspace(1)* %41, align 4, !tbaa !16\l  ret void\l}"];
}
