{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1493976153997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1493976153997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 03:22:33 2017 " "Processing started: Fri May 05 03:22:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1493976153997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976153997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976153997 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1493976162226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1493976162226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_nohps_ad1939/pll1/pll1_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file system_nohps_ad1939/pll1/pll1_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1_0002 " "Found entity 1: PLL1_0002" {  } { { "System_NoHPS_AD1939/PLL1/PLL1_0002.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1/PLL1_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_nohps_ad1939/spi_commands.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_nohps_ad1939/spi_commands.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_commands-Behavioral " "Found design unit 1: spi_commands-Behavioral" {  } { { "System_NoHPS_AD1939/spi_commands.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/spi_commands.vhd" 204 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171632 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_commands " "Found entity 1: spi_commands" {  } { { "System_NoHPS_AD1939/spi_commands.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/spi_commands.vhd" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_nohps_ad1939/spi_abstract.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_nohps_ad1939/spi_abstract.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_abstract-Behavioral " "Found design unit 1: spi_abstract-Behavioral" {  } { { "System_NoHPS_AD1939/spi_abstract.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/spi_abstract.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171648 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_abstract " "Found entity 1: spi_abstract" {  } { { "System_NoHPS_AD1939/spi_abstract.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/spi_abstract.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_nohps_ad1939/serial2parallel_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_nohps_ad1939/serial2parallel_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial2parallel_32bits-SYN " "Found design unit 1: serial2parallel_32bits-SYN" {  } { { "System_NoHPS_AD1939/Serial2Parallel_32bits.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/Serial2Parallel_32bits.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171648 ""} { "Info" "ISGN_ENTITY_NAME" "1 Serial2Parallel_32bits " "Found entity 1: Serial2Parallel_32bits" {  } { { "System_NoHPS_AD1939/Serial2Parallel_32bits.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/Serial2Parallel_32bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_nohps_ad1939/pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_nohps_ad1939/pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PLL1-rtl " "Found design unit 1: PLL1-rtl" {  } { { "System_NoHPS_AD1939/PLL1.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171664 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "System_NoHPS_AD1939/PLL1.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_nohps_ad1939/parallel2serial_32bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_nohps_ad1939/parallel2serial_32bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parallel2serial_32bits-SYN " "Found design unit 1: parallel2serial_32bits-SYN" {  } { { "System_NoHPS_AD1939/Parallel2Serial_32bits.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/Parallel2Serial_32bits.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171664 ""} { "Info" "ISGN_ENTITY_NAME" "1 Parallel2Serial_32bits " "Found entity 1: Parallel2Serial_32bits" {  } { { "System_NoHPS_AD1939/Parallel2Serial_32bits.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/Parallel2Serial_32bits.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_nohps_ad1939/de0_soc_nohps_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_nohps_ad1939/de0_soc_nohps_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_SOC_NoHPS_Top_Level-DE0_SOC_NoHPS_arch " "Found design unit 1: DE0_SOC_NoHPS_Top_Level-DE0_SOC_NoHPS_arch" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171679 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_SOC_NoHPS_Top_Level " "Found entity 1: DE0_SOC_NoHPS_Top_Level" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_nohps_ad1939/ad1939_reg_init_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_nohps_ad1939/ad1939_reg_init_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ad1939_reg_init_rom-SYN " "Found design unit 1: ad1939_reg_init_rom-SYN" {  } { { "System_NoHPS_AD1939/AD1939_reg_init_ROM.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/AD1939_reg_init_ROM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171695 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD1939_reg_init_ROM " "Found entity 1: AD1939_reg_init_ROM" {  } { { "System_NoHPS_AD1939/AD1939_reg_init_ROM.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/AD1939_reg_init_ROM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_files/onepulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source_files/onepulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OnePulse-OnePulse_arch " "Found design unit 1: OnePulse-OnePulse_arch" {  } { { "Source_Files/OnePulse.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/OnePulse.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171711 ""} { "Info" "ISGN_ENTITY_NAME" "1 OnePulse " "Found entity 1: OnePulse" {  } { { "Source_Files/OnePulse.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/OnePulse.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_files/debouncepulse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source_files/debouncepulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebouncePulse-DebouncePulse_arch " "Found design unit 1: DebouncePulse-DebouncePulse_arch" {  } { { "Source_Files/DebouncePulse.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/DebouncePulse.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171711 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebouncePulse " "Found entity 1: DebouncePulse" {  } { { "Source_Files/DebouncePulse.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/DebouncePulse.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_files/audio_processing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source_files/audio_processing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Audio_Processing-behavioral " "Found design unit 1: Audio_Processing-behavioral" {  } { { "Source_Files/Audio_Processing.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/Audio_Processing.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171726 ""} { "Info" "ISGN_ENTITY_NAME" "1 Audio_Processing " "Found entity 1: Audio_Processing" {  } { { "Source_Files/Audio_Processing.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/Audio_Processing.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_files/ad1939_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source_files/ad1939_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD1939_data-behavioral " "Found design unit 1: AD1939_data-behavioral" {  } { { "Source_Files/AD1939_data.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_data.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171726 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD1939_data " "Found entity 1: AD1939_data" {  } { { "Source_Files/AD1939_data.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_data.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_files/ad1939_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source_files/ad1939_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD1939_control-behavioral " "Found design unit 1: AD1939_control-behavioral" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171742 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD1939_control " "Found entity 1: AD1939_control" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_files/ad1939.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source_files/ad1939.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD1939-behavioral " "Found design unit 1: AD1939-behavioral" {  } { { "Source_Files/AD1939.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939.vhd" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171757 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD1939 " "Found entity 1: AD1939" {  } { { "Source_Files/AD1939.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/intr_capturer/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/intr_capturer/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "ip/intr_capturer/intr_capturer.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/ip/intr_capturer/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/ip/altsource_probe/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system-rtl " "Found design unit 1: soc_system-rtl" {  } { { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 104 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171804 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_rst_controller-rtl " "Found design unit 1: soc_system_rst_controller-rtl" {  } { { "soc_system/synthesis/soc_system_rst_controller.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171804 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_rst_controller " "Found entity 1: soc_system_rst_controller" {  } { { "soc_system/synthesis/soc_system_rst_controller.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/soc_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_rst_controller_001-rtl " "Found design unit 1: soc_system_rst_controller_001-rtl" {  } { { "soc_system/synthesis/soc_system_rst_controller_001.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171804 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_rst_controller_001 " "Found entity 1: soc_system_rst_controller_001" {  } { { "soc_system/synthesis/soc_system_rst_controller_001.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_002 " "Found entity 1: soc_system_avalon_st_adapter_002" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_002_timing_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_002_timing_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002_timing_adapter_0.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_002_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter " "Found entity 1: soc_system_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171851 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171851 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171867 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171867 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171867 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_003 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_007 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_007 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_003 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171929 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171929 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171929 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171929 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171929 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_012.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_012.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_012.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_012.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_012_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_012_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171945 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_012 " "Found entity 2: soc_system_mm_interconnect_0_router_012" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171945 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_007 " "Found entity 2: soc_system_mm_interconnect_0_router_007" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171945 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_006_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171961 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_006 " "Found entity 2: soc_system_mm_interconnect_0_router_006" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171961 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171961 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171961 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171961 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171976 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171976 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171976 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171976 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/intr_capturer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/intr_capturer.v" { { "Info" "ISGN_ENTITY_NAME" "1 intr_capturer " "Found entity 1: intr_capturer" {  } { { "soc_system/synthesis/submodules/intr_capturer.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/intr_capturer.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976171992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976171992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master " "Found entity 1: soc_system_fpga_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_p2b_adapter " "Found entity 1: soc_system_fpga_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_b2p_adapter " "Found entity 1: soc_system_fpga_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172117 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172117 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172117 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172117 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172117 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172117 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_fpga_only_master_timing_adt " "Found entity 1: soc_system_fpga_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172132 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172132 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fir_wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/fir_wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_wrapper-arch " "Found design unit 1: fir_wrapper-arch" {  } { { "soc_system/synthesis/submodules/fir_wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_wrapper.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172148 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_wrapper " "Found entity 1: fir_wrapper" {  } { { "soc_system/synthesis/submodules/fir_wrapper.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/fir_filter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/fir_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fir_filter-FIR_arch " "Found design unit 1: fir_filter-FIR_arch" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172148 ""} { "Info" "ISGN_ENTITY_NAME" "1 fir_filter " "Found entity 1: fir_filter" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/custom_leds.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/custom_leds.sv" { { "Info" "ISGN_ENTITY_NAME" "1 custom_leds " "Found entity 1: custom_leds" {  } { { "soc_system/synthesis/submodules/custom_leds.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/custom_leds.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/ad1939_qsys_de0_nano_dcr02.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/ad1939_qsys_de0_nano_dcr02.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AD1939_Qsys_DE0_Nano_dcr02-behavior " "Found design unit 1: AD1939_Qsys_DE0_Nano_dcr02-behavior" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172164 ""} { "Info" "ISGN_ENTITY_NAME" "1 AD1939_Qsys_DE0_Nano_dcr02 " "Found entity 1: AD1939_Qsys_DE0_Nano_dcr02" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976172164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172164 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/ip/edge_detect/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976172179 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976172179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_SOC_NoHPS_Top_Level " "Elaborating entity \"DE0_SOC_NoHPS_Top_Level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1493976172570 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CONVST DE0_SOC_NoHPS_Top_Level.vhd(39) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(39): used implicit default value for signal \"ADC_CONVST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172632 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCK DE0_SOC_NoHPS_Top_Level.vhd(40) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(40): used implicit default value for signal \"ADC_SCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 40 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172632 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SDI DE0_SOC_NoHPS_Top_Level.vhd(41) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(41): used implicit default value for signal \"ADC_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172632 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hps_reset_req DE0_SOC_NoHPS_Top_Level.vhd(136) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(136): used implicit default value for signal \"hps_reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 136 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "stm_hw_events DE0_SOC_NoHPS_Top_Level.vhd(140) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(140): used implicit default value for signal \"stm_hw_events\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 140 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fpga_clk_50 DE0_SOC_NoHPS_Top_Level.vhd(141) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(141): used implicit default value for signal \"fpga_clk_50\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 141 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_0_i2c_serial_sda_in DE0_SOC_NoHPS_Top_Level.vhd(143) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(143): object \"i2c_0_i2c_serial_sda_in\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2c_serial_scl_in DE0_SOC_NoHPS_Top_Level.vhd(144) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(144): object \"i2c_serial_scl_in\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2c_serial_sda_oe DE0_SOC_NoHPS_Top_Level.vhd(145) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(145): used implicit default value for signal \"i2c_serial_sda_oe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 145 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "serial_scl_oe DE0_SOC_NoHPS_Top_Level.vhd(146) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(146): used implicit default value for signal \"serial_scl_oe\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 146 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avalon_streaming_passthrough_l_avalon_streaming_source_data DE0_SOC_NoHPS_Top_Level.vhd(156) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(156): used implicit default value for signal \"avalon_streaming_passthrough_l_avalon_streaming_source_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 156 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avalon_streaming_passthrough_l_avalon_streaming_source_valid DE0_SOC_NoHPS_Top_Level.vhd(158) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(158): used implicit default value for signal \"avalon_streaming_passthrough_l_avalon_streaming_source_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 158 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avalon_streaming_passthrough_r_avalon_streaming_source_data DE0_SOC_NoHPS_Top_Level.vhd(159) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(159): used implicit default value for signal \"avalon_streaming_passthrough_r_avalon_streaming_source_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 159 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "avalon_streaming_passthrough_r_avalon_streaming_source_valid DE0_SOC_NoHPS_Top_Level.vhd(161) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(161): used implicit default value for signal \"avalon_streaming_passthrough_r_avalon_streaming_source_valid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 161 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_streaming_passthrough_r_avalon_streaming_sink_error DE0_SOC_NoHPS_Top_Level.vhd(166) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(166): object \"avalon_streaming_passthrough_r_avalon_streaming_sink_error\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avalon_streaming_passthrough_l_avalon_streaming_sink_error DE0_SOC_NoHPS_Top_Level.vhd(169) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(169): object \"avalon_streaming_passthrough_l_avalon_streaming_sink_error\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_100 DE0_SOC_NoHPS_Top_Level.vhd(363) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(363): object \"CLK_100\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 363 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_50 DE0_SOC_NoHPS_Top_Level.vhd(364) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(364): object \"CLK_50\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 364 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_10 DE0_SOC_NoHPS_Top_Level.vhd(365) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(365): object \"CLK_10\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 365 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_5 DE0_SOC_NoHPS_Top_Level.vhd(366) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(366): object \"CLK_5\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Push_Button DE0_SOC_NoHPS_Top_Level.vhd(369) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(369): object \"Push_Button\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 369 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_spi_COUT DE0_SOC_NoHPS_Top_Level.vhd(376) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(376): used implicit default value for signal \"AD1939_spi_COUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 376 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD1939_DAC_SDATA3 DE0_SOC_NoHPS_Top_Level.vhd(388) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(388): object \"AD1939_DAC_SDATA3\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD1939_DAC_SDATA4 DE0_SOC_NoHPS_Top_Level.vhd(389) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(389): object \"AD1939_DAC_SDATA4\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 389 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD1939_DAC_BCLK DE0_SOC_NoHPS_Top_Level.vhd(390) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(390): object \"AD1939_DAC_BCLK\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 390 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD1939_DAC_LRCLK DE0_SOC_NoHPS_Top_Level.vhd(391) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(391): object \"AD1939_DAC_LRCLK\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 391 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD1939_HDR1_MCLK DE0_SOC_NoHPS_Top_Level.vhd(392) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(392): object \"AD1939_HDR1_MCLK\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 392 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_Data_ADCs_ready DE0_SOC_NoHPS_Top_Level.vhd(400) " "VHDL Signal Declaration warning at DE0_SOC_NoHPS_Top_Level.vhd(400): used implicit default value for signal \"AD1939_Data_ADCs_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 400 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD1939_Data_DAC2_Left DE0_SOC_NoHPS_Top_Level.vhd(403) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(403): object \"AD1939_Data_DAC2_Left\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 403 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AD1939_Data_DAC2_Right DE0_SOC_NoHPS_Top_Level.vhd(404) " "Verilog HDL or VHDL warning at DE0_SOC_NoHPS_Top_Level.vhd(404): object \"AD1939_Data_DAC2_Right\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "fpga_debounced_buttons\[3..2\] DE0_SOC_NoHPS_Top_Level.vhd(135) " "Using initial value X (don't care) for net \"fpga_debounced_buttons\[3..2\]\" at DE0_SOC_NoHPS_Top_Level.vhd(135)" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 135 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976172648 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_1\[16\] GPIO_1\[13\] DE0_SOC_NoHPS_Top_Level.vhd(34) " "Bidirectional port \"GPIO_1\[13\]\" at DE0_SOC_NoHPS_Top_Level.vhd(34) has a one-way connection to bidirectional port \"GPIO_1\[16\]\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976172664 "|DE0_SOC_NoHPS_Top_Level"}
{ "Warning" "WVRFX_VDB_ONEWAY_BIDIR_CONNECTION" "GPIO_1\[18\] GPIO_1\[12\] DE0_SOC_NoHPS_Top_Level.vhd(34) " "Bidirectional port \"GPIO_1\[12\]\" at DE0_SOC_NoHPS_Top_Level.vhd(34) has a one-way connection to bidirectional port \"GPIO_1\[18\]\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 0 0 } }  } 0 10665 "Bidirectional port \"%2!s!\" at %3!s! has a one-way connection to bidirectional port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976172664 "|DE0_SOC_NoHPS_Top_Level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1 PLL1:system_pll " "Elaborating entity \"PLL1\" for hierarchy \"PLL1:system_pll\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "system_pll" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976172820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1_0002 PLL1:system_pll\|PLL1_0002:pll1_inst " "Elaborating entity \"PLL1_0002\" for hierarchy \"PLL1:system_pll\|PLL1_0002:pll1_inst\"" {  } { { "System_NoHPS_AD1939/PLL1.vhd" "pll1_inst" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976172836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i\"" {  } { { "System_NoHPS_AD1939/PLL1/PLL1_0002.v" "altera_pll_i" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1/PLL1_0002.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976172914 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1493976172945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i\"" {  } { { "System_NoHPS_AD1939/PLL1/PLL1_0002.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1/PLL1_0002.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976172961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 4 " "Parameter \"number_of_clocks\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 50.000000 MHz " "Parameter \"output_clock_frequency1\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 10.000000 MHz " "Parameter \"output_clock_frequency2\" = \"10.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 5.000000 MHz " "Parameter \"output_clock_frequency3\" = \"5.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976172961 ""}  } { { "System_NoHPS_AD1939/PLL1/PLL1_0002.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1/PLL1_0002.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976172961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "u0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976172961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD1939_Qsys_DE0_Nano_dcr02 soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0 " "Elaborating entity \"AD1939_Qsys_DE0_Nano_dcr02\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "ad1939_de0_nano_audio_card_rev2_0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "FIFO_write AD1939_Qsys_DE0_Nano_dcr02.vhd(208) " "VHDL Signal Declaration warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(208): used implicit default value for signal \"FIFO_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FIFO_write_in AD1939_Qsys_DE0_Nano_dcr02.vhd(210) " "Verilog HDL or VHDL warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(210): object \"FIFO_write_in\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_samples_ready AD1939_Qsys_DE0_Nano_dcr02.vhd(228) " "Verilog HDL or VHDL warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(228): object \"ADC_samples_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_read AD1939_Qsys_DE0_Nano_dcr02.vhd(285) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(285): signal \"reg_read\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_write AD1939_Qsys_DE0_Nano_dcr02.vhd(315) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(315): signal \"reg_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pup_write AD1939_Qsys_DE0_Nano_dcr02.vhd(347) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(347): signal \"pup_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 347 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pup_data AD1939_Qsys_DE0_Nano_dcr02.vhd(348) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(348): signal \"pup_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 348 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pup_address AD1939_Qsys_DE0_Nano_dcr02.vhd(349) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(349): signal \"pup_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_s1_write AD1939_Qsys_DE0_Nano_dcr02.vhd(353) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(353): signal \"avs_s1_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 353 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_s1_writedata AD1939_Qsys_DE0_Nano_dcr02.vhd(354) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(354): signal \"avs_s1_writedata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_s1_address AD1939_Qsys_DE0_Nano_dcr02.vhd(355) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(355): signal \"avs_s1_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 355 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_s1_write AD1939_Qsys_DE0_Nano_dcr02.vhd(356) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(356): signal \"avs_s1_write\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 356 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_s1_address AD1939_Qsys_DE0_Nano_dcr02.vhd(357) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(357): signal \"avs_s1_address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "avs_s1_writedata AD1939_Qsys_DE0_Nano_dcr02.vhd(357) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(357): signal \"avs_s1_writedata\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173054 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Line_Out_left_valid AD1939_Qsys_DE0_Nano_dcr02.vhd(556) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(556): signal \"Line_Out_left_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 556 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173070 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Line_Out_right_valid AD1939_Qsys_DE0_Nano_dcr02.vhd(565) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(565): signal \"Line_Out_right_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173070 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Headphone_Out_left_valid AD1939_Qsys_DE0_Nano_dcr02.vhd(574) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(574): signal \"Headphone_Out_left_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173070 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Headphone_Out_right_valid AD1939_Qsys_DE0_Nano_dcr02.vhd(583) " "VHDL Process Statement warning at AD1939_Qsys_DE0_Nano_dcr02.vhd(583): signal \"Headphone_Out_right_valid\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1493976173070 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd 2 1 " "Using design file /users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 commandfifo-SYN " "Found design unit 1: commandfifo-SYN" {  } { { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976173195 ""} { "Info" "ISGN_ENTITY_NAME" "1 commandFIFO " "Found entity 1: commandFIFO" {  } { { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976173195 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1493976173195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "commandFIFO soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1 " "Elaborating entity \"commandFIFO\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\"" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "ShadowFIFO1" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976173195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\"" {  } { { "commandfifo.vhd" "scfifo_component" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976173539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\"" {  } { { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976173554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976173554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976173554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976173554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976173554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976173554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976173554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976173554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976173554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976173554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976173554 ""}  } { { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976173554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ch91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ch91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ch91 " "Found entity 1: scfifo_ch91" {  } { { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976173617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976173617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ch91 soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated " "Elaborating entity \"scfifo_ch91\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976173617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v891 " "Found entity 1: a_dpfifo_v891" {  } { { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976173789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976173789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v891 soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo " "Elaborating entity \"a_dpfifo_v891\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\"" {  } { { "db/scfifo_ch91.tdf" "dpfifo" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976173789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_66e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_66e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_66e " "Found entity 1: a_fefifo_66e" {  } { { "db/a_fefifo_66e.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_fefifo_66e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976173867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976173867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_66e soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|a_fefifo_66e:fifo_state " "Elaborating entity \"a_fefifo_66e\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|a_fefifo_66e:fifo_state\"" {  } { { "db/a_dpfifo_v891.tdf" "fifo_state" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976173867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/cntr_ug7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976173992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976173992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|a_fefifo_66e:fifo_state\|cntr_ug7:count_usedw " "Elaborating entity \"cntr_ug7\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|a_fefifo_66e:fifo_state\|cntr_ug7:count_usedw\"" {  } { { "db/a_fefifo_66e.tdf" "count_usedw" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_fefifo_66e.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976173992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eqs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eqs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eqs1 " "Found entity 1: altsyncram_eqs1" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976174070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976174070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eqs1 soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram " "Elaborating entity \"altsyncram_eqs1\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\"" {  } { { "db/a_dpfifo_v891.tdf" "FIFOram" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/cntr_igb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976174132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976174132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|cntr_igb:rd_ptr_count " "Elaborating entity \"cntr_igb\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|cntr_igb:rd_ptr_count\"" {  } { { "db/a_dpfifo_v891.tdf" "rd_ptr_count" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD1939 soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec " "Elaborating entity \"AD1939\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\"" {  } { { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "codec" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD1939_control soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1 " "Elaborating entity \"AD1939_control\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\"" {  } { { "Source_Files/AD1939.vhd" "u1" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174164 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_prog_start AD1939_control.vhd(135) " "Verilog HDL or VHDL warning at AD1939_control.vhd(135): object \"reg_prog_start\" assigned a value but never read" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976174164 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_load AD1939_control.vhd(137) " "Verilog HDL or VHDL warning at AD1939_control.vhd(137): object \"reg_load\" assigned a value but never read" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976174164 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AD1939_spi_command AD1939_control.vhd(309) " "VHDL Process Statement warning at AD1939_control.vhd(309): inferring latch(es) for signal or variable \"AD1939_spi_command\", which holds its previous value in one or more paths through the process" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 309 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1493976174164 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1939_spi_command\[0\] AD1939_control.vhd(309) " "Inferred latch for \"AD1939_spi_command\[0\]\" at AD1939_control.vhd(309)" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976174164 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1939_spi_command\[1\] AD1939_control.vhd(309) " "Inferred latch for \"AD1939_spi_command\[1\]\" at AD1939_control.vhd(309)" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976174164 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1939_spi_command\[2\] AD1939_control.vhd(309) " "Inferred latch for \"AD1939_spi_command\[2\]\" at AD1939_control.vhd(309)" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976174164 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1939_spi_command\[3\] AD1939_control.vhd(309) " "Inferred latch for \"AD1939_spi_command\[3\]\" at AD1939_control.vhd(309)" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976174164 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1939_spi_command\[4\] AD1939_control.vhd(309) " "Inferred latch for \"AD1939_spi_command\[4\]\" at AD1939_control.vhd(309)" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976174164 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1939_spi_command\[5\] AD1939_control.vhd(309) " "Inferred latch for \"AD1939_spi_command\[5\]\" at AD1939_control.vhd(309)" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976174164 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1939_spi_command\[6\] AD1939_control.vhd(309) " "Inferred latch for \"AD1939_spi_command\[6\]\" at AD1939_control.vhd(309)" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976174164 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AD1939_spi_command\[7\] AD1939_control.vhd(309) " "Inferred latch for \"AD1939_spi_command\[7\]\" at AD1939_control.vhd(309)" {  } { { "Source_Files/AD1939_control.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 309 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976174164 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD1939_reg_init_ROM soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst " "Elaborating entity \"AD1939_reg_init_ROM\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst\"" {  } { { "Source_Files/AD1939_control.vhd" "AD1939_reg_init_ROM_inst" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "System_NoHPS_AD1939/AD1939_reg_init_ROM.vhd" "altsyncram_component" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/AD1939_reg_init_ROM.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst\|altsyncram:altsyncram_component\"" {  } { { "System_NoHPS_AD1939/AD1939_reg_init_ROM.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/AD1939_reg_init_ROM.vhd" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Source_Files/AD1939_reg_init_ROM_values.mif " "Parameter \"init_file\" = \"Source_Files/AD1939_reg_init_ROM_values.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174320 ""}  } { { "System_NoHPS_AD1939/AD1939_reg_init_ROM.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/AD1939_reg_init_ROM.vhd" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976174320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m654.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m654.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m654 " "Found entity 1: altsyncram_m654" {  } { { "db/altsyncram_m654.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_m654.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976174367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976174367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m654 soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_m654:auto_generated " "Elaborating entity \"altsyncram_m654\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|AD1939_reg_init_ROM:AD1939_reg_init_ROM_inst\|altsyncram:altsyncram_component\|altsyncram_m654:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_commands soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|spi_commands:spi_AD1939 " "Elaborating entity \"spi_commands\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|spi_commands:spi_AD1939\"" {  } { { "Source_Files/AD1939_control.vhd" "spi_AD1939" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_control.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_en_signal spi_commands.vhd(251) " "Verilog HDL or VHDL warning at spi_commands.vhd(251): object \"address_en_signal\" assigned a value but never read" {  } { { "System_NoHPS_AD1939/spi_commands.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/spi_commands.vhd" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976174398 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1|spi_commands:spi_AD1939"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "spi_commands.vhd(426) " "VHDL Subtype or Type Declaration warning at spi_commands.vhd(426): subtype or type has null range" {  } { { "System_NoHPS_AD1939/spi_commands.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/spi_commands.vhd" 426 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1493976174398 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1|spi_commands:spi_AD1939"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "spi_commands.vhd(454) " "VHDL Subtype or Type Declaration warning at spi_commands.vhd(454): subtype or type has null range" {  } { { "System_NoHPS_AD1939/spi_commands.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/spi_commands.vhd" 454 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1493976174398 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_control:u1|spi_commands:spi_AD1939"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_abstract soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|spi_commands:spi_AD1939\|spi_abstract:spi_slave " "Elaborating entity \"spi_abstract\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_control:u1\|spi_commands:spi_AD1939\|spi_abstract:spi_slave\"" {  } { { "System_NoHPS_AD1939/spi_commands.vhd" "spi_slave" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/spi_commands.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD1939_data soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2 " "Elaborating entity \"AD1939_data\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\"" {  } { { "Source_Files/AD1939.vhd" "u2" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174461 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_MCLK AD1939_data.vhd(36) " "VHDL Signal Declaration warning at AD1939_data.vhd(36): used implicit default value for signal \"AD1939_MCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Source_Files/AD1939_data.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_data.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976174461 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_data:u2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_DAC_BCLK AD1939_data.vhd(50) " "VHDL Signal Declaration warning at AD1939_data.vhd(50): used implicit default value for signal \"AD1939_DAC_BCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Source_Files/AD1939_data.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_data.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976174461 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_data:u2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_DAC_LRCLK AD1939_data.vhd(51) " "VHDL Signal Declaration warning at AD1939_data.vhd(51): used implicit default value for signal \"AD1939_DAC_LRCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Source_Files/AD1939_data.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_data.vhd" 51 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976174461 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_data:u2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "AD1939_Data_ADCs_ready AD1939_data.vhd(61) " "VHDL Signal Declaration warning at AD1939_data.vhd(61): used implicit default value for signal \"AD1939_Data_ADCs_ready\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Source_Files/AD1939_data.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_data.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976174461 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|AD1939:codec|AD1939_data:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Serial2Parallel_32bits soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Serial2Parallel_32bits:S2P_ADC1_right " "Elaborating entity \"Serial2Parallel_32bits\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Serial2Parallel_32bits:S2P_ADC1_right\"" {  } { { "Source_Files/AD1939_data.vhd" "S2P_ADC1_right" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_data.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Serial2Parallel_32bits:S2P_ADC1_right\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Serial2Parallel_32bits:S2P_ADC1_right\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "System_NoHPS_AD1939/Serial2Parallel_32bits.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/Serial2Parallel_32bits.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Serial2Parallel_32bits:S2P_ADC1_right\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Serial2Parallel_32bits:S2P_ADC1_right\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "System_NoHPS_AD1939/Serial2Parallel_32bits.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/Serial2Parallel_32bits.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Serial2Parallel_32bits:S2P_ADC1_right\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Serial2Parallel_32bits:S2P_ADC1_right\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174539 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174539 ""}  } { { "System_NoHPS_AD1939/Serial2Parallel_32bits.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/Serial2Parallel_32bits.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976174539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Parallel2Serial_32bits soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Parallel2Serial_32bits:P2S_DAC1_right " "Elaborating entity \"Parallel2Serial_32bits\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Parallel2Serial_32bits:P2S_DAC1_right\"" {  } { { "Source_Files/AD1939_data.vhd" "P2S_DAC1_right" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/Source_Files/AD1939_data.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Parallel2Serial_32bits:P2S_DAC1_right\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Parallel2Serial_32bits:P2S_DAC1_right\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "System_NoHPS_AD1939/Parallel2Serial_32bits.vhd" "LPM_SHIFTREG_component" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/Parallel2Serial_32bits.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Parallel2Serial_32bits:P2S_DAC1_right\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Parallel2Serial_32bits:P2S_DAC1_right\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "System_NoHPS_AD1939/Parallel2Serial_32bits.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/Parallel2Serial_32bits.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Parallel2Serial_32bits:P2S_DAC1_right\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|AD1939:codec\|AD1939_data:u2\|Parallel2Serial_32bits:P2S_DAC1_right\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976174617 ""}  } { { "System_NoHPS_AD1939/Parallel2Serial_32bits.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/Parallel2Serial_32bits.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976174617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_button_pio soc_system:u0\|soc_system_button_pio:button_pio " "Elaborating entity \"soc_system_button_pio\" for hierarchy \"soc_system:u0\|soc_system_button_pio:button_pio\"" {  } { { "soc_system/synthesis/soc_system.vhd" "button_pio" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_leds soc_system:u0\|custom_leds:custom_leds_0 " "Elaborating entity \"custom_leds\" for hierarchy \"soc_system:u0\|custom_leds:custom_leds_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "custom_leds_0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 custom_leds.sv(35) " "Verilog HDL assignment warning at custom_leds.sv(35): truncated value with size 32 to match size of target (8)" {  } { { "soc_system/synthesis/submodules/custom_leds.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/custom_leds.sv" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493976174648 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|custom_leds:custom_leds_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_dipsw_pio soc_system:u0\|soc_system_dipsw_pio:dipsw_pio " "Elaborating entity \"soc_system_dipsw_pio\" for hierarchy \"soc_system:u0\|soc_system_dipsw_pio:dipsw_pio\"" {  } { { "soc_system/synthesis/soc_system.vhd" "dipsw_pio" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_wrapper soc_system:u0\|fir_wrapper:fir_wrapper_0 " "Elaborating entity \"fir_wrapper\" for hierarchy \"soc_system:u0\|fir_wrapper:fir_wrapper_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "fir_wrapper_0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fir_filter soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1 " "Elaborating entity \"fir_filter\" for hierarchy \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\"" {  } { { "soc_system/synthesis/submodules/fir_wrapper.vhd" "A1" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_wrapper.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976174711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master " "Elaborating entity \"soc_system_fpga_only_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\"" {  } { { "soc_system/synthesis/soc_system.vhd" "fpga_only_master" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "jtag_phy_embedded_in_jtag_master" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976175148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976175148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976175148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976175148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976175148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976175148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976175148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976175148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976175148 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976175148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175148 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175539 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976175539 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976175539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175601 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976175617 ""}  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976175617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_timing_adt soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt " "Elaborating entity \"soc_system_fpga_only_master_timing_adt\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_timing_adt:timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "timing_adt" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175742 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready soc_system_fpga_only_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976175757 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "fifo" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "transacto" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_b2p_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter " "Elaborating entity \"soc_system_fpga_only_master_b2p_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_b2p_adapter:b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "b2p_adapter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175945 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel soc_system_fpga_only_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at soc_system_fpga_only_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976175945 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 soc_system_fpga_only_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at soc_system_fpga_only_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493976175945 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|soc_system_fpga_only_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_fpga_only_master_p2b_adapter soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter " "Elaborating entity \"soc_system_fpga_only_master_p2b_adapter\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|soc_system_fpga_only_master_p2b_adapter:p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "p2b_adapter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/submodules/soc_system_fpga_only_master.v" "rst_controller" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_fpga_only_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976175976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "hps_0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_hps_0.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_hps_0.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176273 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976176273 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493976176273 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176289 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976176289 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176336 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1493976176336 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493976176336 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1493976176336 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493976176336 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176398 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976176398 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976176398 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176414 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493976176429 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493976176429 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493976176429 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1493976176429 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176914 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976176945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976176945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976176945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976176945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976176945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976176945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976176945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976176945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976176945 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976176945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976177007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976177007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976177007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976177023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976177039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976177054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976177758 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1493976177758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976177773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493976177804 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493976177804 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493976177804 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493976177804 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493976177804 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493976177804 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "intr_capturer soc_system:u0\|intr_capturer:intr_capturer_0 " "Elaborating entity \"intr_capturer\" for hierarchy \"soc_system:u0\|intr_capturer:intr_capturer_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "intr_capturer_0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart soc_system:u0\|soc_system_jtag_uart:jtag_uart " "Elaborating entity \"soc_system_jtag_uart\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\"" {  } { { "soc_system/synthesis/soc_system.vhd" "jtag_uart" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_w soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_w" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "wfifo" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976178601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976178601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976178601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976178601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976178601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976178601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976178601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976178601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976178601 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976178601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976178648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976178648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976178664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976178664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976178695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976178695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976178758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976178758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976178820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976178820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976178867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976178867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_scfifo_r soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "the_soc_system_jtag_uart_scfifo_r" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976178883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "soc_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976179195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976179242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179242 ""}  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976179242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976179320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976179351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976179398 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976179414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "onchip_memory2_0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976179429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976179539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976179617 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 8 " "Parameter \"width_byteena_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976179617 ""}  } { { "soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976179617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5nn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5nn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5nn1 " "Found entity 1: altsyncram_5nn1" {  } { { "db/altsyncram_5nn1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_5nn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976179664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976179664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5nn1 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5nn1:auto_generated " "Elaborating entity \"altsyncram_5nn1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_5nn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976179664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sysid_qsys soc_system:u0\|soc_system_sysid_qsys:sysid_qsys " "Elaborating entity \"soc_system_sysid_qsys\" for hierarchy \"soc_system:u0\|soc_system_sysid_qsys:sysid_qsys\"" {  } { { "soc_system/synthesis/soc_system.vhd" "sysid_qsys" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.vhd" "mm_interconnect_0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:fpga_only_master_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_translator" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intr_capturer_0_avalon_slave_0_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "intr_capturer_0_avalon_slave_0_translator" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dipsw_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:dipsw_pio_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "dipsw_pio_s1_translator" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ad1939_de0_nano_audio_card_rev2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ad1939_de0_nano_audio_card_rev2_0_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "ad1939_de0_nano_audio_card_rev2_0_s1_translator" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:fpga_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_agent" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_lw_axi_master_agent" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976180992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_memory2_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rsp_fifo" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_agent_rdata_fifo" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 2197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_0_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_005" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_005.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"soc_system_mm_interconnect_0_router_006\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_006" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_006_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_006:router_006\|soc_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_006.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"soc_system_mm_interconnect_0_router_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_007" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_007.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_012 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_012:router_012 " "Elaborating entity \"soc_system_mm_interconnect_0_router_012\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_012:router_012\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_012" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_012_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_012:router_012\|soc_system_mm_interconnect_0_router_012_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_012_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_012:router_012\|soc_system_mm_interconnect_0_router_012_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" "the_default_decode" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_012.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:fpga_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_limiter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976181992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 3988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_003:cmd_demux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_003" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_007" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux_007.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux_007" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_003" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976182992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" "arb" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux_003.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_003:rsp_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183086 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976183101 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976183101 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976183101 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:fpga_only_master_master_to_onchip_memory2_0_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4823 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183148 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493976183148 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493976183148 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:onchip_memory2_0_s1_to_fpga_only_master_master_rsp_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 4881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|soc_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.vhd" "mm_interconnect_1" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:hps_only_master_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_agent" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_agent" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183758 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address soc_system_mm_interconnect_1_router.sv(154) " "Verilog HDL or VHDL warning at soc_system_mm_interconnect_1_router.sv(154): object \"address\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976183773 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|soc_system_mm_interconnect_1_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_only_master_master_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_only_master_master_limiter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976183992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976184023 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976184023 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976184023 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184086 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493976184101 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1493976184101 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_width_adapter:hps_0_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.vhd" "irq_mapper" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper_001 soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001 " "Elaborating entity \"soc_system_irq_mapper_001\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper_001:irq_mapper_001\"" {  } { { "soc_system/synthesis/soc_system.vhd" "irq_mapper_001" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/soc_system.vhd" "avalon_st_adapter" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184211 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_error soc_system_avalon_st_adapter_error_adapter_0.sv(82) " "Verilog HDL or VHDL warning at soc_system_avalon_st_adapter_error_adapter_0.sv(82): object \"out_error\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_error_adapter_0.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1493976184211 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 soc_system_avalon_st_adapter_error_adapter_0.sv(99) " "Verilog HDL assignment warning at soc_system_avalon_st_adapter_error_adapter_0.sv(99): truncated value with size 2 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_error_adapter_0.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1493976184211 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_avalon_st_adapter:avalon_st_adapter|soc_system_avalon_st_adapter_error_adapter_0:error_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_002 soc_system:u0\|soc_system_avalon_st_adapter_002:avalon_st_adapter_002 " "Elaborating entity \"soc_system_avalon_st_adapter_002\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter_002:avalon_st_adapter_002\"" {  } { { "soc_system/synthesis/soc_system.vhd" "avalon_st_adapter_002" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_002_error_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter_002:avalon_st_adapter_002\|soc_system_avalon_st_adapter_002_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_002_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter_002:avalon_st_adapter_002\|soc_system_avalon_st_adapter_002_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002.v" "error_adapter_0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_002_timing_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter_002:avalon_st_adapter_002\|soc_system_avalon_st_adapter_002_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_002_timing_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter_002:avalon_st_adapter_002\|soc_system_avalon_st_adapter_002_timing_adapter_0:timing_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002.v" "timing_adapter_0" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_002.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_rst_controller soc_system:u0\|soc_system_rst_controller:rst_controller " "Elaborating entity \"soc_system_rst_controller\" for hierarchy \"soc_system:u0\|soc_system_rst_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.vhd" "rst_controller" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|soc_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|soc_system_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system_rst_controller.vhd" "rst_controller" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system_rst_controller.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_rst_controller_001 soc_system:u0\|soc_system_rst_controller_001:rst_controller_001 " "Elaborating entity \"soc_system_rst_controller_001\" for hierarchy \"soc_system:u0\|soc_system_rst_controller_001:rst_controller_001\"" {  } { { "soc_system/synthesis/soc_system.vhd" "rst_controller_001" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184367 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req soc_system_rst_controller_001.vhd(55) " "VHDL Signal Declaration warning at soc_system_rst_controller_001.vhd(55): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system/synthesis/soc_system_rst_controller_001.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system_rst_controller_001.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976184367 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnePulse OnePulse:validGen1 " "Elaborating entity \"OnePulse\" for hierarchy \"OnePulse:validGen1\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "validGen1" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 597 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "debounce_inst" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "pulse_cold_reset" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "pulse_warm_reset" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "pulse_debug_reset" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976184461 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1493976186992 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1493976188133 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.05.05.03:23:11 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl " "2017.05.05.03:23:11 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976191930 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976194023 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976194211 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976195272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976195381 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976195506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976195663 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976195678 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976195694 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1493976196444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce0f4758/alt_sld_fab.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/ip/sldce0f4758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976196694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976196694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976196803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976196803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976196819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976196819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976196881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976196881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976196975 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976196975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976196975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976197053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976197053 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "System_NoHPS_AD1939/PLL1/PLL1_0002.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1/PLL1_0002.v" 94 0 0 } } { "System_NoHPS_AD1939/PLL1.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1.vhd" 38 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976199194 "|DE0_SOC_NoHPS_Top_Level|PLL1:system_pll|PLL1_0002:pll1_inst|altera_pll:altera_pll_i|general[1].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "System_NoHPS_AD1939/PLL1/PLL1_0002.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1/PLL1_0002.v" 94 0 0 } } { "System_NoHPS_AD1939/PLL1.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1.vhd" 38 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976199194 "|DE0_SOC_NoHPS_Top_Level|PLL1:system_pll|PLL1_0002:pll1_inst|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\] " "Synthesized away node \"PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "System_NoHPS_AD1939/PLL1/PLL1_0002.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1/PLL1_0002.v" 94 0 0 } } { "System_NoHPS_AD1939/PLL1.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1.vhd" 38 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976199194 "|DE0_SOC_NoHPS_Top_Level|PLL1:system_pll|PLL1_0002:pll1_inst|altera_pll:altera_pll_i|general[3].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1493976199194 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1493976199194 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\] " "Synthesized away node \"PLL1:system_pll\|PLL1_0002:pll1_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "System_NoHPS_AD1939/PLL1/PLL1_0002.v" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1/PLL1_0002.v" 94 0 0 } } { "System_NoHPS_AD1939/PLL1.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/PLL1.vhd" 38 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 438 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976199209 "|DE0_SOC_NoHPS_Top_Level|PLL1:system_pll|PLL1_0002:pll1_inst|altera_pll:altera_pll_i|general[0].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1493976199209 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1493976199209 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1 " "Ignored 1 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1 " "Ignored 1 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1493976199788 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1493976199788 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:hps_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1493976210819 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1493976210819 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1493976210819 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "106 " "Inferred 106 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult3~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult3~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult3~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult3~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult3~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult3~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult25~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult25~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult25~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult34~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult34~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult34~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 230 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult14~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult14~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult14~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult35~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult35~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult35~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 232 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult2~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult2~mult_hlmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult2~mult_hlmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult23~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult23~add_lh_hlmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult23~add_lh_hlmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult23~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult23~add_lh_hlmacmult_1\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult23~add_lh_hlmacmult_1" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult1~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult1~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult0~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult0~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult11~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult11~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult11~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult13~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult13~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult13~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult23~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult23~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult23~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult1~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult1~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult1~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult33~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult33~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult33~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 228 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult22~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult22~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult22~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult35~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult35~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult35~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 232 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult12~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult12~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult12~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult11~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult11~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult11~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult4~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult4~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult15~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult15~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult15~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult4~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult4~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult4~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult15~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult15~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult15~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult26~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult26~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult26~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult5~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult5~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult5~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult16~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult16~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult16~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult6~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult6~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult6~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult28~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult28~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult28~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult6~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult6~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult6~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult17~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult17~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult17~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult28~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult28~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult28~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult17~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult17~add_lh_hlmacmult_1\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult17~add_lh_hlmacmult_1" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult17~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult17~add_lh_hlmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult17~add_lh_hlmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult29~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult29~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult29~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult18~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult18~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult18~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult29~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult29~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult29~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult18~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult18~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult18~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult8~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult8~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult19~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult19~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult19~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult30~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult30~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult30~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult8~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult8~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult8~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult9~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult9~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult9~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult20~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult20~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult20~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult31~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult31~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult31~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult9~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult9~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult9~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult20~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult20~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult20~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult10~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult10~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult21~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult21~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult21~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult32~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult32~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult32~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult32~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult32~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult32~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult21~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult21~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult21~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult10~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|Mult10~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult10~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult34~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult34~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult34~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 230 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult25~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult25~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult25~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult3~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult3~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult3~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult14~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult14~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult14~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult3~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult3~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult3~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult35~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult35~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult35~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 232 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult2~mult_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult2~mult_hlmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult2~mult_hlmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult13~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult13~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult13~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult23~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult23~add_lh_hlmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult23~add_lh_hlmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult23~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult23~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult23~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult1~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult1~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult1~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult12~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult12~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult12~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult33~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult33~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult33~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 228 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult22~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult22~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult22~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult11~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult11~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult11~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult23~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult23~add_lh_hlmacmult_1\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult23~add_lh_hlmacmult_1" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult1~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult1~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult1~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult0~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult0~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult0~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult11~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult11~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult11~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult35~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult35~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult35~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 232 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult4~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult4~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult4~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult26~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult26~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult26~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult15~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult15~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult15~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult4~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult4~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult4~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult15~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult15~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult15~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult5~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult5~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult5~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult16~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult16~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult16~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult6~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult6~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult6~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult28~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult28~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult28~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult17~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult17~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult17~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult6~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult6~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult6~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult28~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult28~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult28~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult17~add_lh_hlmacmult_1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult17~add_lh_hlmacmult_1\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult17~add_lh_hlmacmult_1" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult17~add_lh_hlmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult17~add_lh_hlmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult17~add_lh_hlmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult29~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult29~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult29~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult18~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult18~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult18~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult29~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult29~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult29~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult18~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult18~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult18~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult8~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult8~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult8~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult30~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult30~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult30~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult8~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult8~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult8~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult19~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult19~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult19~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult9~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult9~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult9~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult31~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult31~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult31~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult20~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult20~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult20~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult9~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult9~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult9~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult20~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult20~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult20~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult10~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult10~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult10~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult32~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult32~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult32~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult21~mult_hhmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult21~mult_hhmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult21~mult_hhmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult21~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult21~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult21~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 195 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult10~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult10~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult10~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 179 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult32~mult_llmacmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"soc_system:u0\|fir_wrapper:fir_wrapper_1\|fir_filter:A1\|Mult32~mult_llmacmult\"" {  } { { "soc_system/synthesis/submodules/fir_filter.vhd" "Mult32~mult_llmacmult" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/fir_filter.vhd" 210 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976210819 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1493976210819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976210913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_fpga_only_master:fpga_only_master\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976210913 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976210913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976210960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976210960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211085 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976211085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211178 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211210 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_79h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_79h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_79h " "Found entity 1: add_sub_79h" {  } { { "db/add_sub_79h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_79h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976211381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976211381 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211491 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b9h " "Found entity 1: add_sub_b9h" {  } { { "db/add_sub_b9h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_b9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976211569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976211569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211585 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9h " "Found entity 1: add_sub_a9h" {  } { { "db/add_sub_a9h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_a9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976211678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976211678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|altshift:external_latency_ffs soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211756 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211803 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976211803 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211835 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211850 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbh " "Found entity 1: add_sub_kbh" {  } { { "db/add_sub_kbh.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_kbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976211913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976211913 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\|altshift:external_latency_ffs soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult3_rtl_1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211944 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211960 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211960 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976211960 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976211960 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976211991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212006 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tch " "Found entity 1: add_sub_tch" {  } { { "db/add_sub_tch.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_tch.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976212085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976212085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\|altshift:external_latency_ffs soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult25_rtl_2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult34_rtl_3 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult34_rtl_3\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212131 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult34_rtl_3 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult34_rtl_3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212131 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976212131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212194 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976212194 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212210 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212225 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_sch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_sch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_sch " "Found entity 1: add_sub_sch" {  } { { "db/add_sub_sch.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_sch.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976212303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976212303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\|altshift:external_latency_ffs soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult14_rtl_4\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212366 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976212366 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212413 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212428 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e9h " "Found entity 1: add_sub_e9h" {  } { { "db/add_sub_e9h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_e9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976212506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976212506 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d9h " "Found entity 1: add_sub_d9h" {  } { { "db/add_sub_d9h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_d9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976212681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976212681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212697 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f9h " "Found entity 1: add_sub_f9h" {  } { { "db/add_sub_f9h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_f9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976212790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976212790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|altshift:external_latency_ffs soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_5\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212837 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976212837 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212868 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212868 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0dh " "Found entity 1: add_sub_0dh" {  } { { "db/add_sub_0dh.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_0dh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976212931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976212931 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\|altshift:external_latency_ffs soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult2_rtl_6\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212962 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_7 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_7\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976212993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_7 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976212993 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976212993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 3 " "Parameter \"LPM_WIDTHA\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213040 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976213040 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213056 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213072 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r7h " "Found entity 1: add_sub_r7h" {  } { { "db/add_sub_r7h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_r7h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976213165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976213165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213259 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_69h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_69h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_69h " "Found entity 1: add_sub_69h" {  } { { "db/add_sub_69h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_69h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976213353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976213353 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213368 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213400 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|altshift:external_latency_ffs soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_8\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult1_rtl_9 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult1_rtl_9\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult1_rtl_9 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult1_rtl_9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213431 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976213431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult0_rtl_10 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult0_rtl_10\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult0_rtl_10 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult0_rtl_10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213493 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976213493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult11_rtl_11 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult11_rtl_11\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult11_rtl_11 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult11_rtl_11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213556 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976213556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult13_rtl_12 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult13_rtl_12\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult13_rtl_12 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult13_rtl_12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213634 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976213634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213681 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976213681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213697 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jbh " "Found entity 1: add_sub_jbh" {  } { { "db/add_sub_jbh.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_jbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976213790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976213790 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\|altshift:external_latency_ffs soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult23_rtl_13\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult1_rtl_14 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult1_rtl_14\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult1_rtl_14 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult1_rtl_14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213837 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976213837 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult33_rtl_15 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult33_rtl_15\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult33_rtl_15 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult33_rtl_15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213868 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213868 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976213868 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult22_rtl_16 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult22_rtl_16\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213915 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult22_rtl_16 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult22_rtl_16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213915 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213915 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976213915 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_17 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_17\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213947 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_17 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult35_rtl_17\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213947 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213947 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976213947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult12_rtl_18 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult12_rtl_18\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976213993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult12_rtl_18 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult12_rtl_18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976213993 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976213993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult11_rtl_19 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult11_rtl_19\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult11_rtl_19 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult11_rtl_19\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214025 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult4_rtl_20 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult4_rtl_20\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult4_rtl_20 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult4_rtl_20\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214072 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult15_rtl_21 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult15_rtl_21\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult15_rtl_21 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult15_rtl_21\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214134 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult4_rtl_22 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult4_rtl_22\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult4_rtl_22 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult4_rtl_22\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214197 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult15_rtl_23 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult15_rtl_23\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult15_rtl_23 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult15_rtl_23\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214243 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult26_rtl_24 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult26_rtl_24\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult26_rtl_24 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult26_rtl_24\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214275 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214275 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult5_rtl_25 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult5_rtl_25\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult5_rtl_25 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult5_rtl_25\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214322 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214322 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult16_rtl_26 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult16_rtl_26\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult16_rtl_26 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult16_rtl_26\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214353 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult6_rtl_27 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult6_rtl_27\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult6_rtl_27 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult6_rtl_27\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214400 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult28_rtl_28 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult28_rtl_28\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult28_rtl_28 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult28_rtl_28\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214462 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214462 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult6_rtl_29 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult6_rtl_29\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult6_rtl_29 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult6_rtl_29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214525 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214572 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214572 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214572 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214587 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hbh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hbh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hbh " "Found entity 1: add_sub_hbh" {  } { { "db/add_sub_hbh.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_hbh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976214681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976214681 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\|altshift:external_latency_ffs soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_30\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult28_rtl_31 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult28_rtl_31\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult28_rtl_31 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult28_rtl_31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214759 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214837 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 2 " "Parameter \"LPM_WIDTHA\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214837 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976214837 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976214837 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214853 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214869 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n0h " "Found entity 1: add_sub_n0h" {  } { { "db/add_sub_n0h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_n0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976214947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976214947 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976214978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_22h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_22h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_22h " "Found entity 1: add_sub_22h" {  } { { "db/add_sub_22h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_22h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976215056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976215056 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_32\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4dh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4dh " "Found entity 1: add_sub_4dh" {  } { { "db/add_sub_4dh.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_4dh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976215212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976215212 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_33 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_33\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_33 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult17_rtl_33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 19 " "Parameter \"LPM_WIDTHB\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215259 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976215259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult29_rtl_34 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult29_rtl_34\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult29_rtl_34 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult29_rtl_34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215290 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976215290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult18_rtl_35 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult18_rtl_35\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult18_rtl_35 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult18_rtl_35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215384 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976215384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult29_rtl_36 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult29_rtl_36\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult29_rtl_36 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult29_rtl_36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215447 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976215447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult18_rtl_37 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult18_rtl_37\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult18_rtl_37 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult18_rtl_37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215494 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976215494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_38 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_38\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_38 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215525 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976215525 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult19_rtl_39 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult19_rtl_39\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult19_rtl_39 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult19_rtl_39\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215603 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976215603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult30_rtl_40 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult30_rtl_40\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult30_rtl_40 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult30_rtl_40\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 10 " "Parameter \"LPM_WIDTHP\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 10 " "Parameter \"LPM_WIDTHR\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215712 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976215712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215744 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976215744 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215775 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215806 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uch " "Found entity 1: add_sub_uch" {  } { { "db/add_sub_uch.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_uch.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976215915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976215915 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\|altshift:external_latency_ffs soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult8_rtl_41\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult9_rtl_42 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult9_rtl_42\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976215978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult9_rtl_42 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult9_rtl_42\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976215978 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976215978 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216040 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216040 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976216040 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216056 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216072 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89h " "Found entity 1: add_sub_89h" {  } { { "db/add_sub_89h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_89h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976216165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976216165 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216197 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_c9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_c9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_c9h " "Found entity 1: add_sub_c9h" {  } { { "db/add_sub_c9h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_c9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976216259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976216259 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_99h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_99h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_99h " "Found entity 1: add_sub_99h" {  } { { "db/add_sub_99h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_99h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976216369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976216369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|altshift:external_latency_ffs soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_43\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult31_rtl_44 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult31_rtl_44\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216415 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult31_rtl_44 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult31_rtl_44\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216415 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216415 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976216415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult9_rtl_45 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult9_rtl_45\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult9_rtl_45 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult9_rtl_45\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216447 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976216447 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_46 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_46\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216494 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_46 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult20_rtl_46\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216494 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216494 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976216494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult10_rtl_47 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult10_rtl_47\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216540 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult10_rtl_47 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult10_rtl_47\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216540 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216540 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976216540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult21_rtl_48 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult21_rtl_48\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult21_rtl_48 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult21_rtl_48\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216603 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976216603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 13 " "Parameter \"LPM_WIDTHA\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976216665 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976216665 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216697 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\|mpar_add:padder soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216712 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g9h " "Found entity 1: add_sub_g9h" {  } { { "db/add_sub_g9h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_g9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976216822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976216822 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216853 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216884 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216900 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976216931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/add_sub_h9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1493976216978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976216978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|altshift:external_latency_ffs soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_49\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976217009 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_50 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_50\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976217025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_50 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult32_rtl_50\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217025 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976217025 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult21_rtl_51 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult21_rtl_51\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976217072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult21_rtl_51 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult21_rtl_51\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217072 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976217072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult10_rtl_52 " "Elaborated megafunction instantiation \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult10_rtl_52\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976217103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult10_rtl_52 " "Instantiated megafunction \"soc_system:u0\|fir_wrapper:fir_wrapper_0\|fir_filter:A1\|lpm_mult:Mult10_rtl_52\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1493976217103 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1493976217103 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "37 " "37 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1493976220306 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[7\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 250 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[6\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 220 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 190 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[4\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 160 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[3\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 130 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[2\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 100 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[1\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 70 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 40 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[8\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 280 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[9\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 310 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[10\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 340 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[11\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 370 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[12\] " "Synthesized away node \"soc_system:u0\|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0\|commandFIFO:ShadowFIFO1\|scfifo:scfifo_component\|scfifo_ch91:auto_generated\|a_dpfifo_v891:dpfifo\|altsyncram_eqs1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_eqs1.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/altsyncram_eqs1.tdf" 400 2 0 } } { "db/a_dpfifo_v891.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/a_dpfifo_v891.tdf" 42 2 0 } } { "db/scfifo_ch91.tdf" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/db/scfifo_ch91.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "commandfifo.vhd" "" { Text "c:/users/s96s544/desktop/final_project_eele466/ad1939_qsys/ad1939_source_files/ip/commandfifo.vhd" 96 0 0 } } { "soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/submodules/AD1939_Qsys_DE0_Nano_dcr02.vhd" 361 0 0 } } { "soc_system/synthesis/soc_system.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system/synthesis/soc_system.vhd" 1077 0 0 } } { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 490 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976220697 "|DE0_SOC_NoHPS_Top_Level|soc_system:u0|AD1939_Qsys_DE0_Nano_dcr02:ad1939_de0_nano_audio_card_rev2_0|commandFIFO:ShadowFIFO1|scfifo:scfifo_component|scfifo_ch91:auto_generated|a_dpfifo_v891:dpfifo|altsyncram_eqs1:FIFOram|ram_block1a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1493976220697 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1493976220697 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[20\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[20\]\" and its non-tri-state driver." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 3 1493976227619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[21\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[21\]\" and its non-tri-state driver." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 3 1493976227619 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 3 1493976227619 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976227619 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976227619 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1493976227619 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1493976229244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[9\]\" and its non-tri-state driver." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1493976229244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[11\]\" and its non-tri-state driver." {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 2 1493976229244 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 2 1493976229244 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1493976229244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1493976229244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1493976229244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1493976229244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1493976229244 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 2 1493976229244 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 2 1493976229244 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 33 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 45 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 46 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 3 1493976229072 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 3 1493976229072 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[8\] GND pin " "The pin \"GPIO_1\[8\]\" is fed by GND" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 3 1493976229494 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[23\] VCC pin " "The pin \"GPIO_1\[23\]\" is fed by VCC" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 3 1493976229494 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 3 1493976229494 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[18\]~synth " "Node \"GPIO_1\[18\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[20\]~synth " "Node \"GPIO_1\[20\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[21\]~synth " "Node \"GPIO_1\[21\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[23\]~synth " "Node \"GPIO_1\[23\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 68 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 69 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 76 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 78 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 84 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SCLK~synth " "Node \"HPS_I2C0_SCLK~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 85 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C0_SDAT~synth " "Node \"HPS_I2C0_SDAT~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 86 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 87 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 88 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 89 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 90 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 91 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 94 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 98 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[9\]~synth " "Node \"GPIO_1\[9\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[11\]~synth " "Node \"GPIO_1\[11\]~synth\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976231400 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1493976231400 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493976231416 "|DE0_SOC_NoHPS_Top_Level|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493976231416 "|DE0_SOC_NoHPS_Top_Level|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1493976231416 "|DE0_SOC_NoHPS_Top_Level|ADC_SCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1493976231416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976232244 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1620 " "1620 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1493976238275 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976239181 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system.map.smsg " "Generated suppressed messages file C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976241259 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 0 0 0 " "Adding 21 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1493976413920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1493976413920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976415780 "|DE0_SOC_NoHPS_Top_Level|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976415780 "|DE0_SOC_NoHPS_Top_Level|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK2_50 " "No output dependent on input pin \"FPGA_CLK2_50\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976415780 "|DE0_SOC_NoHPS_Top_Level|FPGA_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_CLK3_50 " "No output dependent on input pin \"FPGA_CLK3_50\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976415780 "|DE0_SOC_NoHPS_Top_Level|FPGA_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" "" { Text "C:/Users/s96s544/Desktop/Final_Project_EELE466/AD1939_Qsys/atlas_linux_ghrd_passthrough/System_NoHPS_AD1939/DE0_SOC_NoHPS_Top_Level.vhd" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1493976415780 "|DE0_SOC_NoHPS_Top_Level|ADC_SDO"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1493976415780 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20863 " "Implemented 20863 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1493976415827 ""} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Implemented 55 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1493976415827 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "154 " "Implemented 154 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1493976415827 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19771 " "Implemented 19771 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1493976415827 ""} { "Info" "ICUT_CUT_TM_RAMS" "104 " "Implemented 104 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1493976415827 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1493976415827 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "102 " "Implemented 102 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1493976415827 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1493976415827 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 302 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 302 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1311 " "Peak virtual memory: 1311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1493976416061 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 03:26:56 2017 " "Processing ended: Fri May 05 03:26:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1493976416061 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:23 " "Elapsed time: 00:04:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1493976416061 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:20 " "Total CPU time (on all processors): 00:05:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1493976416061 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1493976416061 ""}
