# Generated by Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
autoidx 5619
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
  parameter \WIDTH 4
  parameter \DEFAULT_VALUE 4'0100
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$2054_EN[0:0]$2104
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:44$2056_CHECK[0:0]$2070
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:44$2056_EN[0:0]$2071
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:47$2057_CHECK[0:0]$2072
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2058_CHECK[0:0]$2074
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2058_EN[0:0]$2075
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2059_CHECK[0:0]$2076
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2059_EN[0:0]$2077
  attribute \src "register_rw.v:19.2-26.5"
  wire width 4 $0\dffreg[3:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4357
  wire width 4 $auto$clk2fflogic.cc:156:execute$4367
  wire $auto$clk2fflogic.cc:156:execute$4377
  wire $auto$clk2fflogic.cc:156:execute$4387
  wire width 4 $auto$clk2fflogic.cc:156:execute$4397
  wire $auto$clk2fflogic.cc:156:execute$4407
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4417
  wire $auto$clk2fflogic.cc:156:execute$4427
  wire $auto$clk2fflogic.cc:156:execute$4437
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4447
  wire $auto$clk2fflogic.cc:156:execute$4457
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4467
  wire width 4 $auto$clk2fflogic.cc:156:execute$4477
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4359
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4363
  wire $auto$clk2fflogic.cc:192:execute$4383
  wire $auto$clk2fflogic.cc:192:execute$4393
  wire width 4 $auto$clk2fflogic.cc:192:execute$4403
  wire $auto$clk2fflogic.cc:192:execute$4413
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4423
  wire $auto$clk2fflogic.cc:192:execute$4433
  wire $auto$clk2fflogic.cc:192:execute$4443
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4453
  wire $auto$clk2fflogic.cc:192:execute$4463
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4473
  wire width 4 $auto$clk2fflogic.cc:192:execute$4483
  wire $auto$rtlil.cc:2167:Eqx$4362
  wire width 4 $auto$rtlil.cc:2224:Mux$4376
  wire $auto$rtlil.cc:2224:Mux$4386
  wire $auto$rtlil.cc:2224:Mux$4396
  wire width 4 $auto$rtlil.cc:2224:Mux$4406
  wire $auto$rtlil.cc:2224:Mux$4416
  wire $auto$rtlil.cc:2224:Mux$4426
  wire $auto$rtlil.cc:2224:Mux$4436
  wire $auto$rtlil.cc:2224:Mux$4446
  wire $auto$rtlil.cc:2224:Mux$4456
  wire $auto$rtlil.cc:2224:Mux$4466
  wire $auto$rtlil.cc:2224:Mux$4476
  wire $auto$rtlil.cc:2817:Anyseq$5108
  wire $auto$rtlil.cc:2817:Anyseq$5110
  wire $auto$rtlil.cc:2817:Anyseq$5112
  wire $auto$rtlil.cc:2817:Anyseq$5114
  wire $auto$rtlil.cc:2817:Anyseq$5116
  wire $auto$rtlil.cc:2817:Anyseq$5118
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$2091_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$2097_Y
  attribute \src "register_rw.v:45.9-45.25"
  wire $logic_and$register_rw.v:45$2079_Y
  attribute \src "register_rw.v:48.9-48.38"
  wire $logic_and$register_rw.v:48$2082_Y
  attribute \src "register_rw.v:48.9-48.53"
  wire $logic_and$register_rw.v:48$2084_Y
  attribute \src "register_rw.v:48.9-48.61"
  wire $logic_and$register_rw.v:48$2086_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$2088_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$2090_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$2094_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$2096_Y
  attribute \src "register_rw.v:45.21-45.25"
  wire $logic_not$register_rw.v:45$2078_Y
  attribute \src "register_rw.v:48.9-48.19"
  wire $logic_not$register_rw.v:48$2081_Y
  attribute \src "register_rw.v:48.42-48.53"
  wire $logic_not$register_rw.v:48$2083_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$2087_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$2092_Y
  wire $procmux$3751_Y
  wire $procmux$3755_Y
  wire $procmux$3759_Y
  wire $procmux$3763_Y
  wire width 4 $procmux$3767_Y
  attribute \src "register_rw.v:48.9-48.19"
  wire $reduce_or$register_rw.v:48$2080_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 4 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 4 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 4 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$2098
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$2054_EN[0:0]$2104
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4358
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$4357
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4368
    parameter \WIDTH 4
    connect \D $auto$rtlil.cc:2224:Mux$4376
    connect \Q $auto$clk2fflogic.cc:156:execute$4367
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4378
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4386
    connect \Q $auto$clk2fflogic.cc:156:execute$4377
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4388
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4396
    connect \Q $auto$clk2fflogic.cc:156:execute$4387
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4398
    parameter \WIDTH 4
    connect \D $auto$rtlil.cc:2224:Mux$4406
    connect \Q $auto$clk2fflogic.cc:156:execute$4397
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4408
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4416
    connect \Q $auto$clk2fflogic.cc:156:execute$4407
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4418
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4426
    connect \Q $auto$clk2fflogic.cc:156:execute$4417
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4428
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4436
    connect \Q $auto$clk2fflogic.cc:156:execute$4427
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4438
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4446
    connect \Q $auto$clk2fflogic.cc:156:execute$4437
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4448
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4456
    connect \Q $auto$clk2fflogic.cc:156:execute$4447
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4458
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4466
    connect \Q $auto$clk2fflogic.cc:156:execute$4457
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4468
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4476
    connect \Q $auto$clk2fflogic.cc:156:execute$4467
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4478
    parameter \WIDTH 4
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$4477
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4360
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$4359
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4361
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$4359 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4362
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4364
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$4363
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4384
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$4383
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4394
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$4393
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4404
    parameter \WIDTH 4
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$4403
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4414
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:44$2056_CHECK[0:0]$2070
    connect \Q $auto$clk2fflogic.cc:192:execute$4413
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4424
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:44$2056_EN[0:0]$2071
    connect \Q $auto$clk2fflogic.cc:192:execute$4423
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4434
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:47$2057_CHECK[0:0]$2072
    connect \Q $auto$clk2fflogic.cc:192:execute$4433
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4444
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2058_CHECK[0:0]$2074
    connect \Q $auto$clk2fflogic.cc:192:execute$4443
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4454
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2058_EN[0:0]$2075
    connect \Q $auto$clk2fflogic.cc:192:execute$4453
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4464
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2059_CHECK[0:0]$2076
    connect \Q $auto$clk2fflogic.cc:192:execute$4463
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4474
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2059_EN[0:0]$2077
    connect \Q $auto$clk2fflogic.cc:192:execute$4473
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4484
    parameter \WIDTH 4
    connect \D $0\dffreg[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4483
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4365
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4357
    connect \B $auto$clk2fflogic.cc:192:execute$4363
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4375
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4367
    connect \B $auto$clk2fflogic.cc:156:execute$4477
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y $auto$rtlil.cc:2224:Mux$4376
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4385
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4377
    connect \B $auto$clk2fflogic.cc:192:execute$4383
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y $auto$rtlil.cc:2224:Mux$4386
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4395
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4387
    connect \B $auto$clk2fflogic.cc:192:execute$4393
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y $auto$rtlil.cc:2224:Mux$4396
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4405
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4397
    connect \B $auto$clk2fflogic.cc:192:execute$4403
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y $auto$rtlil.cc:2224:Mux$4406
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4415
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4407
    connect \B $auto$clk2fflogic.cc:192:execute$4413
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y $auto$rtlil.cc:2224:Mux$4416
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4425
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4417
    connect \B $auto$clk2fflogic.cc:192:execute$4423
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y $auto$rtlil.cc:2224:Mux$4426
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4435
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4427
    connect \B $auto$clk2fflogic.cc:192:execute$4433
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y $auto$rtlil.cc:2224:Mux$4436
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4445
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4437
    connect \B $auto$clk2fflogic.cc:192:execute$4443
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y $auto$rtlil.cc:2224:Mux$4446
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4455
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4447
    connect \B $auto$clk2fflogic.cc:192:execute$4453
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y $auto$rtlil.cc:2224:Mux$4456
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4465
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4457
    connect \B $auto$clk2fflogic.cc:192:execute$4463
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y $auto$rtlil.cc:2224:Mux$4466
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4475
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4467
    connect \B $auto$clk2fflogic.cc:192:execute$4473
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y $auto$rtlil.cc:2224:Mux$4476
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4485
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4477
    connect \B $auto$clk2fflogic.cc:192:execute$4483
    connect \S $auto$rtlil.cc:2167:Eqx$4362
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$5107
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5108
  end
  cell $anyseq $auto$setundef.cc:501:execute$5109
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5110
  end
  cell $anyseq $auto$setundef.cc:501:execute$5111
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5112
  end
  cell $anyseq $auto$setundef.cc:501:execute$5113
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5114
  end
  cell $anyseq $auto$setundef.cc:501:execute$5115
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5116
  end
  cell $anyseq $auto$setundef.cc:501:execute$5117
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5118
  end
  attribute \src "register_rw.v:44.20-45.26"
  cell $cover $cover$register_rw.v:44$2099
    connect \A $auto$rtlil.cc:2224:Mux$4416
    connect \EN $auto$rtlil.cc:2224:Mux$4426
  end
  attribute \src "register_rw.v:47.20-48.62"
  cell $cover $cover$register_rw.v:47$2100
    connect \A $auto$rtlil.cc:2224:Mux$4436
    connect \EN $auto$rtlil.cc:2224:Mux$4426
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$2091
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4406
    connect \Y $eq$register_rw.v:53$2091_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$2097
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4376
    connect \Y $eq$register_rw.v:57$2097_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$2055
    connect \Y $0$formal$register_rw.v:37$2054_EN[0:0]$2104
  end
  attribute \src "register_rw.v:45.9-45.25"
  cell $logic_and $logic_and$register_rw.v:45$2079
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $logic_not$register_rw.v:45$2078_Y
    connect \Y $logic_and$register_rw.v:45$2079_Y
  end
  attribute \src "register_rw.v:48.9-48.38"
  cell $logic_and $logic_and$register_rw.v:48$2082
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:48$2081_Y
    connect \B $auto$rtlil.cc:2224:Mux$4376
    connect \Y $logic_and$register_rw.v:48$2082_Y
  end
  attribute \src "register_rw.v:48.9-48.53"
  cell $logic_and $logic_and$register_rw.v:48$2084
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:48$2082_Y
    connect \B $logic_not$register_rw.v:48$2083_Y
    connect \Y $logic_and$register_rw.v:48$2084_Y
  end
  attribute \src "register_rw.v:48.9-48.61"
  cell $logic_and $logic_and$register_rw.v:48$2086
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:48$2084_Y
    connect \B $logic_not$register_rw.v:45$2078_Y
    connect \Y $logic_and$register_rw.v:48$2086_Y
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$2088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4396
    connect \B $logic_not$register_rw.v:52$2087_Y
    connect \Y $logic_and$register_rw.v:52$2088_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$2090
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$2088_Y
    connect \B $logic_not$register_rw.v:48$2083_Y
    connect \Y $logic_and$register_rw.v:52$2090_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$2094
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$2092_Y
    connect \B $logic_not$register_rw.v:52$2087_Y
    connect \Y $logic_and$register_rw.v:56$2094_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$2096
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$2094_Y
    connect \B $logic_not$register_rw.v:48$2083_Y
    connect \Y $logic_and$register_rw.v:56$2096_Y
  end
  attribute \src "register_rw.v:45.21-45.25"
  cell $logic_not $logic_not$register_rw.v:45$2078
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $logic_not$register_rw.v:45$2078_Y
  end
  attribute \src "register_rw.v:48.9-48.19"
  cell $logic_not $logic_not$register_rw.v:48$2081
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$register_rw.v:48$2080_Y
    connect \Y $logic_not$register_rw.v:48$2081_Y
  end
  attribute \src "register_rw.v:48.42-48.53"
  cell $logic_not $logic_not$register_rw.v:48$2083
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4386
    connect \Y $logic_not$register_rw.v:48$2083_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$2087
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$2087_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$2092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4396
    connect \Y $logic_not$register_rw.v:56$2092_Y
  end
  attribute \src "register_rw.v:44.7-44.19|register_rw.v:44.3-45.27"
  cell $mux $procmux$3743
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:44$2056_EN[0:0]$2071
  end
  attribute \src "register_rw.v:44.7-44.19|register_rw.v:44.3-45.27"
  cell $mux $procmux$3745
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5108
    connect \B $logic_and$register_rw.v:45$2079_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:44$2056_CHECK[0:0]$2070
  end
  attribute \src "register_rw.v:47.7-47.19|register_rw.v:47.3-48.63"
  cell $mux $procmux$3749
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5110
    connect \B $logic_and$register_rw.v:48$2086_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:47$2057_CHECK[0:0]$2072
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3751
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$2090_Y
    connect \Y $procmux$3751_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3753
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3751_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2058_EN[0:0]$2075
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3755
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5112
    connect \B $eq$register_rw.v:53$2091_Y
    connect \S $logic_and$register_rw.v:52$2090_Y
    connect \Y $procmux$3755_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3757
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5114
    connect \B $procmux$3755_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2058_CHECK[0:0]$2074
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3759
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$2096_Y
    connect \Y $procmux$3759_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3761
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3759_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2059_EN[0:0]$2077
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3763
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5116
    connect \B $eq$register_rw.v:57$2097_Y
    connect \S $logic_and$register_rw.v:56$2096_Y
    connect \Y $procmux$3763_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3765
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5118
    connect \B $procmux$3763_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2059_CHECK[0:0]$2076
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$3767
    parameter \WIDTH 4
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$3767_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$3770
    parameter \WIDTH 4
    connect \A $procmux$3767_Y
    connect \B 4'0100
    connect \S \rst
    connect \Y $0\dffreg[3:0]
  end
  attribute \src "register_rw.v:48.9-48.19"
  cell $reduce_or $reduce_or$register_rw.v:48$2080
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \Y $reduce_or$register_rw.v:48$2080_Y
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$4446
    connect \EN $auto$rtlil.cc:2224:Mux$4456
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$4466
    connect \EN $auto$rtlil.cc:2224:Mux$4476
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw
  parameter \WIDTH 6
  parameter \DEFAULT_VALUE 6'110110
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$2188_EN[0:0]$2238
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:44$2190_CHECK[0:0]$2204
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:44$2190_EN[0:0]$2205
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:47$2191_CHECK[0:0]$2206
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2192_CHECK[0:0]$2208
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2192_EN[0:0]$2209
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2193_CHECK[0:0]$2210
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2193_EN[0:0]$2211
  attribute \src "register_rw.v:19.2-26.5"
  wire width 6 $0\dffreg[5:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4487
  wire width 6 $auto$clk2fflogic.cc:156:execute$4497
  wire $auto$clk2fflogic.cc:156:execute$4507
  wire $auto$clk2fflogic.cc:156:execute$4517
  wire width 6 $auto$clk2fflogic.cc:156:execute$4527
  wire $auto$clk2fflogic.cc:156:execute$4537
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4547
  wire $auto$clk2fflogic.cc:156:execute$4557
  wire $auto$clk2fflogic.cc:156:execute$4567
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4577
  wire $auto$clk2fflogic.cc:156:execute$4587
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4597
  wire width 6 $auto$clk2fflogic.cc:156:execute$4607
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4489
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4493
  wire $auto$clk2fflogic.cc:192:execute$4513
  wire $auto$clk2fflogic.cc:192:execute$4523
  wire width 6 $auto$clk2fflogic.cc:192:execute$4533
  wire $auto$clk2fflogic.cc:192:execute$4543
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4553
  wire $auto$clk2fflogic.cc:192:execute$4563
  wire $auto$clk2fflogic.cc:192:execute$4573
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4583
  wire $auto$clk2fflogic.cc:192:execute$4593
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4603
  wire width 6 $auto$clk2fflogic.cc:192:execute$4613
  wire $auto$rtlil.cc:2167:Eqx$4492
  wire width 6 $auto$rtlil.cc:2224:Mux$4506
  wire $auto$rtlil.cc:2224:Mux$4516
  wire $auto$rtlil.cc:2224:Mux$4526
  wire width 6 $auto$rtlil.cc:2224:Mux$4536
  wire $auto$rtlil.cc:2224:Mux$4546
  wire $auto$rtlil.cc:2224:Mux$4556
  wire $auto$rtlil.cc:2224:Mux$4566
  wire $auto$rtlil.cc:2224:Mux$4576
  wire $auto$rtlil.cc:2224:Mux$4586
  wire $auto$rtlil.cc:2224:Mux$4596
  wire $auto$rtlil.cc:2224:Mux$4606
  wire $auto$rtlil.cc:2817:Anyseq$5120
  wire $auto$rtlil.cc:2817:Anyseq$5122
  wire $auto$rtlil.cc:2817:Anyseq$5124
  wire $auto$rtlil.cc:2817:Anyseq$5126
  wire $auto$rtlil.cc:2817:Anyseq$5128
  wire $auto$rtlil.cc:2817:Anyseq$5130
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$2225_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$2231_Y
  attribute \src "register_rw.v:45.9-45.25"
  wire $logic_and$register_rw.v:45$2213_Y
  attribute \src "register_rw.v:48.9-48.38"
  wire $logic_and$register_rw.v:48$2216_Y
  attribute \src "register_rw.v:48.9-48.53"
  wire $logic_and$register_rw.v:48$2218_Y
  attribute \src "register_rw.v:48.9-48.61"
  wire $logic_and$register_rw.v:48$2220_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$2222_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$2224_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$2228_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$2230_Y
  attribute \src "register_rw.v:45.21-45.25"
  wire $logic_not$register_rw.v:45$2212_Y
  attribute \src "register_rw.v:48.9-48.19"
  wire $logic_not$register_rw.v:48$2215_Y
  attribute \src "register_rw.v:48.42-48.53"
  wire $logic_not$register_rw.v:48$2217_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$2221_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$2226_Y
  wire $procmux$3693_Y
  wire $procmux$3697_Y
  wire $procmux$3701_Y
  wire $procmux$3705_Y
  wire width 6 $procmux$3709_Y
  attribute \src "register_rw.v:48.9-48.19"
  wire $reduce_or$register_rw.v:48$2214_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 6 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 6 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 6 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$2232
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$2188_EN[0:0]$2238
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4488
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$4487
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4498
    parameter \WIDTH 6
    connect \D $auto$rtlil.cc:2224:Mux$4506
    connect \Q $auto$clk2fflogic.cc:156:execute$4497
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4508
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4516
    connect \Q $auto$clk2fflogic.cc:156:execute$4507
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4518
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4526
    connect \Q $auto$clk2fflogic.cc:156:execute$4517
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4528
    parameter \WIDTH 6
    connect \D $auto$rtlil.cc:2224:Mux$4536
    connect \Q $auto$clk2fflogic.cc:156:execute$4527
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4538
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4546
    connect \Q $auto$clk2fflogic.cc:156:execute$4537
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4548
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4556
    connect \Q $auto$clk2fflogic.cc:156:execute$4547
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4558
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4566
    connect \Q $auto$clk2fflogic.cc:156:execute$4557
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4568
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4576
    connect \Q $auto$clk2fflogic.cc:156:execute$4567
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4578
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4586
    connect \Q $auto$clk2fflogic.cc:156:execute$4577
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4588
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4596
    connect \Q $auto$clk2fflogic.cc:156:execute$4587
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4598
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4606
    connect \Q $auto$clk2fflogic.cc:156:execute$4597
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4608
    parameter \WIDTH 6
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$4607
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4490
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$4489
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$4489 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4492
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4494
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$4493
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4514
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$4513
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4524
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$4523
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4534
    parameter \WIDTH 6
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$4533
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4544
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:44$2190_CHECK[0:0]$2204
    connect \Q $auto$clk2fflogic.cc:192:execute$4543
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4554
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:44$2190_EN[0:0]$2205
    connect \Q $auto$clk2fflogic.cc:192:execute$4553
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4564
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:47$2191_CHECK[0:0]$2206
    connect \Q $auto$clk2fflogic.cc:192:execute$4563
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4574
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2192_CHECK[0:0]$2208
    connect \Q $auto$clk2fflogic.cc:192:execute$4573
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4584
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2192_EN[0:0]$2209
    connect \Q $auto$clk2fflogic.cc:192:execute$4583
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4594
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2193_CHECK[0:0]$2210
    connect \Q $auto$clk2fflogic.cc:192:execute$4593
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4604
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2193_EN[0:0]$2211
    connect \Q $auto$clk2fflogic.cc:192:execute$4603
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4614
    parameter \WIDTH 6
    connect \D $0\dffreg[5:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4613
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4495
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4487
    connect \B $auto$clk2fflogic.cc:192:execute$4493
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4505
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$4497
    connect \B $auto$clk2fflogic.cc:156:execute$4607
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y $auto$rtlil.cc:2224:Mux$4506
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4515
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4507
    connect \B $auto$clk2fflogic.cc:192:execute$4513
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y $auto$rtlil.cc:2224:Mux$4516
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4525
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4517
    connect \B $auto$clk2fflogic.cc:192:execute$4523
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y $auto$rtlil.cc:2224:Mux$4526
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4535
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$4527
    connect \B $auto$clk2fflogic.cc:192:execute$4533
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y $auto$rtlil.cc:2224:Mux$4536
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4545
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4537
    connect \B $auto$clk2fflogic.cc:192:execute$4543
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y $auto$rtlil.cc:2224:Mux$4546
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4555
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4547
    connect \B $auto$clk2fflogic.cc:192:execute$4553
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y $auto$rtlil.cc:2224:Mux$4556
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4565
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4557
    connect \B $auto$clk2fflogic.cc:192:execute$4563
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y $auto$rtlil.cc:2224:Mux$4566
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4575
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4567
    connect \B $auto$clk2fflogic.cc:192:execute$4573
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y $auto$rtlil.cc:2224:Mux$4576
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4585
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4577
    connect \B $auto$clk2fflogic.cc:192:execute$4583
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y $auto$rtlil.cc:2224:Mux$4586
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4595
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4587
    connect \B $auto$clk2fflogic.cc:192:execute$4593
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y $auto$rtlil.cc:2224:Mux$4596
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4605
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4597
    connect \B $auto$clk2fflogic.cc:192:execute$4603
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y $auto$rtlil.cc:2224:Mux$4606
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4615
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$4607
    connect \B $auto$clk2fflogic.cc:192:execute$4613
    connect \S $auto$rtlil.cc:2167:Eqx$4492
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$5119
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5120
  end
  cell $anyseq $auto$setundef.cc:501:execute$5121
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5122
  end
  cell $anyseq $auto$setundef.cc:501:execute$5123
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5124
  end
  cell $anyseq $auto$setundef.cc:501:execute$5125
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5126
  end
  cell $anyseq $auto$setundef.cc:501:execute$5127
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5128
  end
  cell $anyseq $auto$setundef.cc:501:execute$5129
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5130
  end
  attribute \src "register_rw.v:44.20-45.26"
  cell $cover $cover$register_rw.v:44$2233
    connect \A $auto$rtlil.cc:2224:Mux$4546
    connect \EN $auto$rtlil.cc:2224:Mux$4556
  end
  attribute \src "register_rw.v:47.20-48.62"
  cell $cover $cover$register_rw.v:47$2234
    connect \A $auto$rtlil.cc:2224:Mux$4566
    connect \EN $auto$rtlil.cc:2224:Mux$4556
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$2225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4536
    connect \Y $eq$register_rw.v:53$2225_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$2231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4506
    connect \Y $eq$register_rw.v:57$2231_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$2189
    connect \Y $0$formal$register_rw.v:37$2188_EN[0:0]$2238
  end
  attribute \src "register_rw.v:45.9-45.25"
  cell $logic_and $logic_and$register_rw.v:45$2213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $logic_not$register_rw.v:45$2212_Y
    connect \Y $logic_and$register_rw.v:45$2213_Y
  end
  attribute \src "register_rw.v:48.9-48.38"
  cell $logic_and $logic_and$register_rw.v:48$2216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:48$2215_Y
    connect \B $auto$rtlil.cc:2224:Mux$4506
    connect \Y $logic_and$register_rw.v:48$2216_Y
  end
  attribute \src "register_rw.v:48.9-48.53"
  cell $logic_and $logic_and$register_rw.v:48$2218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:48$2216_Y
    connect \B $logic_not$register_rw.v:48$2217_Y
    connect \Y $logic_and$register_rw.v:48$2218_Y
  end
  attribute \src "register_rw.v:48.9-48.61"
  cell $logic_and $logic_and$register_rw.v:48$2220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:48$2218_Y
    connect \B $logic_not$register_rw.v:45$2212_Y
    connect \Y $logic_and$register_rw.v:48$2220_Y
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$2222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4526
    connect \B $logic_not$register_rw.v:52$2221_Y
    connect \Y $logic_and$register_rw.v:52$2222_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$2224
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$2222_Y
    connect \B $logic_not$register_rw.v:48$2217_Y
    connect \Y $logic_and$register_rw.v:52$2224_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$2228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$2226_Y
    connect \B $logic_not$register_rw.v:52$2221_Y
    connect \Y $logic_and$register_rw.v:56$2228_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$2230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$2228_Y
    connect \B $logic_not$register_rw.v:48$2217_Y
    connect \Y $logic_and$register_rw.v:56$2230_Y
  end
  attribute \src "register_rw.v:45.21-45.25"
  cell $logic_not $logic_not$register_rw.v:45$2212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $logic_not$register_rw.v:45$2212_Y
  end
  attribute \src "register_rw.v:48.9-48.19"
  cell $logic_not $logic_not$register_rw.v:48$2215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$register_rw.v:48$2214_Y
    connect \Y $logic_not$register_rw.v:48$2215_Y
  end
  attribute \src "register_rw.v:48.42-48.53"
  cell $logic_not $logic_not$register_rw.v:48$2217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4516
    connect \Y $logic_not$register_rw.v:48$2217_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$2221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$2221_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$2226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4526
    connect \Y $logic_not$register_rw.v:56$2226_Y
  end
  attribute \src "register_rw.v:44.7-44.19|register_rw.v:44.3-45.27"
  cell $mux $procmux$3685
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:44$2190_EN[0:0]$2205
  end
  attribute \src "register_rw.v:44.7-44.19|register_rw.v:44.3-45.27"
  cell $mux $procmux$3687
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5120
    connect \B $logic_and$register_rw.v:45$2213_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:44$2190_CHECK[0:0]$2204
  end
  attribute \src "register_rw.v:47.7-47.19|register_rw.v:47.3-48.63"
  cell $mux $procmux$3691
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5122
    connect \B $logic_and$register_rw.v:48$2220_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:47$2191_CHECK[0:0]$2206
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3693
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$2224_Y
    connect \Y $procmux$3693_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3695
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3693_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2192_EN[0:0]$2209
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3697
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5124
    connect \B $eq$register_rw.v:53$2225_Y
    connect \S $logic_and$register_rw.v:52$2224_Y
    connect \Y $procmux$3697_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3699
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5126
    connect \B $procmux$3697_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2192_CHECK[0:0]$2208
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3701
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$2230_Y
    connect \Y $procmux$3701_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3703
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3701_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2193_EN[0:0]$2211
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3705
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5128
    connect \B $eq$register_rw.v:57$2231_Y
    connect \S $logic_and$register_rw.v:56$2230_Y
    connect \Y $procmux$3705_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3707
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5130
    connect \B $procmux$3705_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2193_CHECK[0:0]$2210
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$3709
    parameter \WIDTH 6
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$3709_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$3712
    parameter \WIDTH 6
    connect \A $procmux$3709_Y
    connect \B 6'110110
    connect \S \rst
    connect \Y $0\dffreg[5:0]
  end
  attribute \src "register_rw.v:48.9-48.19"
  cell $reduce_or $reduce_or$register_rw.v:48$2214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \Y $reduce_or$register_rw.v:48$2214_Y
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$4576
    connect \EN $auto$rtlil.cc:2224:Mux$4586
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$4596
    connect \EN $auto$rtlil.cc:2224:Mux$4606
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw
  parameter \WIDTH 8
  parameter \DEFAULT_VALUE 8'01000100
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$2121_EN[0:0]$2171
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:44$2123_CHECK[0:0]$2137
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:44$2123_EN[0:0]$2138
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:47$2124_CHECK[0:0]$2139
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2125_CHECK[0:0]$2141
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2125_EN[0:0]$2142
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2126_CHECK[0:0]$2143
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2126_EN[0:0]$2144
  attribute \src "register_rw.v:19.2-26.5"
  wire width 8 $0\dffreg[7:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4617
  wire width 8 $auto$clk2fflogic.cc:156:execute$4627
  wire $auto$clk2fflogic.cc:156:execute$4637
  wire $auto$clk2fflogic.cc:156:execute$4647
  wire width 8 $auto$clk2fflogic.cc:156:execute$4657
  wire $auto$clk2fflogic.cc:156:execute$4667
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4677
  wire $auto$clk2fflogic.cc:156:execute$4687
  wire $auto$clk2fflogic.cc:156:execute$4697
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4707
  wire $auto$clk2fflogic.cc:156:execute$4717
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4727
  wire width 8 $auto$clk2fflogic.cc:156:execute$4737
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4619
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4623
  wire $auto$clk2fflogic.cc:192:execute$4643
  wire $auto$clk2fflogic.cc:192:execute$4653
  wire width 8 $auto$clk2fflogic.cc:192:execute$4663
  wire $auto$clk2fflogic.cc:192:execute$4673
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4683
  wire $auto$clk2fflogic.cc:192:execute$4693
  wire $auto$clk2fflogic.cc:192:execute$4703
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4713
  wire $auto$clk2fflogic.cc:192:execute$4723
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4733
  wire width 8 $auto$clk2fflogic.cc:192:execute$4743
  wire $auto$rtlil.cc:2167:Eqx$4622
  wire width 8 $auto$rtlil.cc:2224:Mux$4636
  wire $auto$rtlil.cc:2224:Mux$4646
  wire $auto$rtlil.cc:2224:Mux$4656
  wire width 8 $auto$rtlil.cc:2224:Mux$4666
  wire $auto$rtlil.cc:2224:Mux$4676
  wire $auto$rtlil.cc:2224:Mux$4686
  wire $auto$rtlil.cc:2224:Mux$4696
  wire $auto$rtlil.cc:2224:Mux$4706
  wire $auto$rtlil.cc:2224:Mux$4716
  wire $auto$rtlil.cc:2224:Mux$4726
  wire $auto$rtlil.cc:2224:Mux$4736
  wire $auto$rtlil.cc:2817:Anyseq$5132
  wire $auto$rtlil.cc:2817:Anyseq$5134
  wire $auto$rtlil.cc:2817:Anyseq$5136
  wire $auto$rtlil.cc:2817:Anyseq$5138
  wire $auto$rtlil.cc:2817:Anyseq$5140
  wire $auto$rtlil.cc:2817:Anyseq$5142
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$2158_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$2164_Y
  attribute \src "register_rw.v:45.9-45.25"
  wire $logic_and$register_rw.v:45$2146_Y
  attribute \src "register_rw.v:48.9-48.38"
  wire $logic_and$register_rw.v:48$2149_Y
  attribute \src "register_rw.v:48.9-48.53"
  wire $logic_and$register_rw.v:48$2151_Y
  attribute \src "register_rw.v:48.9-48.61"
  wire $logic_and$register_rw.v:48$2153_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$2155_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$2157_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$2161_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$2163_Y
  attribute \src "register_rw.v:45.21-45.25"
  wire $logic_not$register_rw.v:45$2145_Y
  attribute \src "register_rw.v:48.9-48.19"
  wire $logic_not$register_rw.v:48$2148_Y
  attribute \src "register_rw.v:48.42-48.53"
  wire $logic_not$register_rw.v:48$2150_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$2154_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$2159_Y
  wire $procmux$3722_Y
  wire $procmux$3726_Y
  wire $procmux$3730_Y
  wire $procmux$3734_Y
  wire width 8 $procmux$3738_Y
  attribute \src "register_rw.v:48.9-48.19"
  wire $reduce_or$register_rw.v:48$2147_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 8 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 8 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 8 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$2165
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$2121_EN[0:0]$2171
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4618
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$4617
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4628
    parameter \WIDTH 8
    connect \D $auto$rtlil.cc:2224:Mux$4636
    connect \Q $auto$clk2fflogic.cc:156:execute$4627
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4638
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4646
    connect \Q $auto$clk2fflogic.cc:156:execute$4637
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4648
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4656
    connect \Q $auto$clk2fflogic.cc:156:execute$4647
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4658
    parameter \WIDTH 8
    connect \D $auto$rtlil.cc:2224:Mux$4666
    connect \Q $auto$clk2fflogic.cc:156:execute$4657
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4668
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4676
    connect \Q $auto$clk2fflogic.cc:156:execute$4667
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4678
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4686
    connect \Q $auto$clk2fflogic.cc:156:execute$4677
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4688
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4696
    connect \Q $auto$clk2fflogic.cc:156:execute$4687
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4698
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4706
    connect \Q $auto$clk2fflogic.cc:156:execute$4697
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4708
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4716
    connect \Q $auto$clk2fflogic.cc:156:execute$4707
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4718
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4726
    connect \Q $auto$clk2fflogic.cc:156:execute$4717
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4728
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4736
    connect \Q $auto$clk2fflogic.cc:156:execute$4727
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4738
    parameter \WIDTH 8
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$4737
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4620
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$4619
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$4619 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4622
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4624
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$4623
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4644
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$4643
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4654
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$4653
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4664
    parameter \WIDTH 8
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$4663
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4674
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:44$2123_CHECK[0:0]$2137
    connect \Q $auto$clk2fflogic.cc:192:execute$4673
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4684
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:44$2123_EN[0:0]$2138
    connect \Q $auto$clk2fflogic.cc:192:execute$4683
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4694
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:47$2124_CHECK[0:0]$2139
    connect \Q $auto$clk2fflogic.cc:192:execute$4693
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4704
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2125_CHECK[0:0]$2141
    connect \Q $auto$clk2fflogic.cc:192:execute$4703
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4714
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2125_EN[0:0]$2142
    connect \Q $auto$clk2fflogic.cc:192:execute$4713
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4724
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2126_CHECK[0:0]$2143
    connect \Q $auto$clk2fflogic.cc:192:execute$4723
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4734
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2126_EN[0:0]$2144
    connect \Q $auto$clk2fflogic.cc:192:execute$4733
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4744
    parameter \WIDTH 8
    connect \D $0\dffreg[7:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4743
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4625
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4617
    connect \B $auto$clk2fflogic.cc:192:execute$4623
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4635
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$4627
    connect \B $auto$clk2fflogic.cc:156:execute$4737
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y $auto$rtlil.cc:2224:Mux$4636
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4645
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4637
    connect \B $auto$clk2fflogic.cc:192:execute$4643
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y $auto$rtlil.cc:2224:Mux$4646
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4655
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4647
    connect \B $auto$clk2fflogic.cc:192:execute$4653
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y $auto$rtlil.cc:2224:Mux$4656
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4665
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$4657
    connect \B $auto$clk2fflogic.cc:192:execute$4663
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y $auto$rtlil.cc:2224:Mux$4666
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4675
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4667
    connect \B $auto$clk2fflogic.cc:192:execute$4673
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y $auto$rtlil.cc:2224:Mux$4676
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4685
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4677
    connect \B $auto$clk2fflogic.cc:192:execute$4683
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y $auto$rtlil.cc:2224:Mux$4686
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4695
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4687
    connect \B $auto$clk2fflogic.cc:192:execute$4693
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y $auto$rtlil.cc:2224:Mux$4696
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4705
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4697
    connect \B $auto$clk2fflogic.cc:192:execute$4703
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y $auto$rtlil.cc:2224:Mux$4706
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4715
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4707
    connect \B $auto$clk2fflogic.cc:192:execute$4713
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y $auto$rtlil.cc:2224:Mux$4716
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4725
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4717
    connect \B $auto$clk2fflogic.cc:192:execute$4723
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y $auto$rtlil.cc:2224:Mux$4726
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4735
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4727
    connect \B $auto$clk2fflogic.cc:192:execute$4733
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y $auto$rtlil.cc:2224:Mux$4736
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4745
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$4737
    connect \B $auto$clk2fflogic.cc:192:execute$4743
    connect \S $auto$rtlil.cc:2167:Eqx$4622
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$5131
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5132
  end
  cell $anyseq $auto$setundef.cc:501:execute$5133
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5134
  end
  cell $anyseq $auto$setundef.cc:501:execute$5135
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5136
  end
  cell $anyseq $auto$setundef.cc:501:execute$5137
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5138
  end
  cell $anyseq $auto$setundef.cc:501:execute$5139
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5140
  end
  cell $anyseq $auto$setundef.cc:501:execute$5141
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5142
  end
  attribute \src "register_rw.v:44.20-45.26"
  cell $cover $cover$register_rw.v:44$2166
    connect \A $auto$rtlil.cc:2224:Mux$4676
    connect \EN $auto$rtlil.cc:2224:Mux$4686
  end
  attribute \src "register_rw.v:47.20-48.62"
  cell $cover $cover$register_rw.v:47$2167
    connect \A $auto$rtlil.cc:2224:Mux$4696
    connect \EN $auto$rtlil.cc:2224:Mux$4686
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$2158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4666
    connect \Y $eq$register_rw.v:53$2158_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$2164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4636
    connect \Y $eq$register_rw.v:57$2164_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$2122
    connect \Y $0$formal$register_rw.v:37$2121_EN[0:0]$2171
  end
  attribute \src "register_rw.v:45.9-45.25"
  cell $logic_and $logic_and$register_rw.v:45$2146
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $logic_not$register_rw.v:45$2145_Y
    connect \Y $logic_and$register_rw.v:45$2146_Y
  end
  attribute \src "register_rw.v:48.9-48.38"
  cell $logic_and $logic_and$register_rw.v:48$2149
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:48$2148_Y
    connect \B $auto$rtlil.cc:2224:Mux$4636
    connect \Y $logic_and$register_rw.v:48$2149_Y
  end
  attribute \src "register_rw.v:48.9-48.53"
  cell $logic_and $logic_and$register_rw.v:48$2151
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:48$2149_Y
    connect \B $logic_not$register_rw.v:48$2150_Y
    connect \Y $logic_and$register_rw.v:48$2151_Y
  end
  attribute \src "register_rw.v:48.9-48.61"
  cell $logic_and $logic_and$register_rw.v:48$2153
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:48$2151_Y
    connect \B $logic_not$register_rw.v:45$2145_Y
    connect \Y $logic_and$register_rw.v:48$2153_Y
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$2155
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4656
    connect \B $logic_not$register_rw.v:52$2154_Y
    connect \Y $logic_and$register_rw.v:52$2155_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$2157
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$2155_Y
    connect \B $logic_not$register_rw.v:48$2150_Y
    connect \Y $logic_and$register_rw.v:52$2157_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$2161
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$2159_Y
    connect \B $logic_not$register_rw.v:52$2154_Y
    connect \Y $logic_and$register_rw.v:56$2161_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$2163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$2161_Y
    connect \B $logic_not$register_rw.v:48$2150_Y
    connect \Y $logic_and$register_rw.v:56$2163_Y
  end
  attribute \src "register_rw.v:45.21-45.25"
  cell $logic_not $logic_not$register_rw.v:45$2145
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $logic_not$register_rw.v:45$2145_Y
  end
  attribute \src "register_rw.v:48.9-48.19"
  cell $logic_not $logic_not$register_rw.v:48$2148
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$register_rw.v:48$2147_Y
    connect \Y $logic_not$register_rw.v:48$2148_Y
  end
  attribute \src "register_rw.v:48.42-48.53"
  cell $logic_not $logic_not$register_rw.v:48$2150
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4646
    connect \Y $logic_not$register_rw.v:48$2150_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$2154
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$2154_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$2159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4656
    connect \Y $logic_not$register_rw.v:56$2159_Y
  end
  attribute \src "register_rw.v:44.7-44.19|register_rw.v:44.3-45.27"
  cell $mux $procmux$3714
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:44$2123_EN[0:0]$2138
  end
  attribute \src "register_rw.v:44.7-44.19|register_rw.v:44.3-45.27"
  cell $mux $procmux$3716
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5132
    connect \B $logic_and$register_rw.v:45$2146_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:44$2123_CHECK[0:0]$2137
  end
  attribute \src "register_rw.v:47.7-47.19|register_rw.v:47.3-48.63"
  cell $mux $procmux$3720
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5134
    connect \B $logic_and$register_rw.v:48$2153_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:47$2124_CHECK[0:0]$2139
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3722
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$2157_Y
    connect \Y $procmux$3722_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3724
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3722_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2125_EN[0:0]$2142
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3726
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5136
    connect \B $eq$register_rw.v:53$2158_Y
    connect \S $logic_and$register_rw.v:52$2157_Y
    connect \Y $procmux$3726_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3728
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5138
    connect \B $procmux$3726_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2125_CHECK[0:0]$2141
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3730
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$2163_Y
    connect \Y $procmux$3730_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3732
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3730_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2126_EN[0:0]$2144
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3734
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5140
    connect \B $eq$register_rw.v:57$2164_Y
    connect \S $logic_and$register_rw.v:56$2163_Y
    connect \Y $procmux$3734_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3736
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5142
    connect \B $procmux$3734_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2126_CHECK[0:0]$2143
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$3738
    parameter \WIDTH 8
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$3738_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$3741
    parameter \WIDTH 8
    connect \A $procmux$3738_Y
    connect \B 8'01000100
    connect \S \rst
    connect \Y $0\dffreg[7:0]
  end
  attribute \src "register_rw.v:48.9-48.19"
  cell $reduce_or $reduce_or$register_rw.v:48$2147
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \Y $reduce_or$register_rw.v:48$2147_Y
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$4706
    connect \EN $auto$rtlil.cc:2224:Mux$4716
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$4726
    connect \EN $auto$rtlil.cc:2224:Mux$4736
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw
  parameter \WIDTH 5
  parameter \DEFAULT_VALUE 5'10100
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$1987_EN[0:0]$2037
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:44$1989_CHECK[0:0]$2003
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:44$1989_EN[0:0]$2004
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:47$1990_CHECK[0:0]$2005
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$1991_CHECK[0:0]$2007
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$1991_EN[0:0]$2008
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$1992_CHECK[0:0]$2009
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$1992_EN[0:0]$2010
  attribute \src "register_rw.v:19.2-26.5"
  wire width 5 $0\dffreg[4:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4747
  wire width 5 $auto$clk2fflogic.cc:156:execute$4757
  wire $auto$clk2fflogic.cc:156:execute$4767
  wire $auto$clk2fflogic.cc:156:execute$4777
  wire width 5 $auto$clk2fflogic.cc:156:execute$4787
  wire $auto$clk2fflogic.cc:156:execute$4797
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4807
  wire $auto$clk2fflogic.cc:156:execute$4817
  wire $auto$clk2fflogic.cc:156:execute$4827
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4837
  wire $auto$clk2fflogic.cc:156:execute$4847
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4857
  wire width 5 $auto$clk2fflogic.cc:156:execute$4867
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4749
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4753
  wire $auto$clk2fflogic.cc:192:execute$4773
  wire $auto$clk2fflogic.cc:192:execute$4783
  wire width 5 $auto$clk2fflogic.cc:192:execute$4793
  wire $auto$clk2fflogic.cc:192:execute$4803
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4813
  wire $auto$clk2fflogic.cc:192:execute$4823
  wire $auto$clk2fflogic.cc:192:execute$4833
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4843
  wire $auto$clk2fflogic.cc:192:execute$4853
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4863
  wire width 5 $auto$clk2fflogic.cc:192:execute$4873
  wire $auto$rtlil.cc:2167:Eqx$4752
  wire width 5 $auto$rtlil.cc:2224:Mux$4766
  wire $auto$rtlil.cc:2224:Mux$4776
  wire $auto$rtlil.cc:2224:Mux$4786
  wire width 5 $auto$rtlil.cc:2224:Mux$4796
  wire $auto$rtlil.cc:2224:Mux$4806
  wire $auto$rtlil.cc:2224:Mux$4816
  wire $auto$rtlil.cc:2224:Mux$4826
  wire $auto$rtlil.cc:2224:Mux$4836
  wire $auto$rtlil.cc:2224:Mux$4846
  wire $auto$rtlil.cc:2224:Mux$4856
  wire $auto$rtlil.cc:2224:Mux$4866
  wire $auto$rtlil.cc:2817:Anyseq$5144
  wire $auto$rtlil.cc:2817:Anyseq$5146
  wire $auto$rtlil.cc:2817:Anyseq$5148
  wire $auto$rtlil.cc:2817:Anyseq$5150
  wire $auto$rtlil.cc:2817:Anyseq$5152
  wire $auto$rtlil.cc:2817:Anyseq$5154
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$2024_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$2030_Y
  attribute \src "register_rw.v:45.9-45.25"
  wire $logic_and$register_rw.v:45$2012_Y
  attribute \src "register_rw.v:48.9-48.38"
  wire $logic_and$register_rw.v:48$2015_Y
  attribute \src "register_rw.v:48.9-48.53"
  wire $logic_and$register_rw.v:48$2017_Y
  attribute \src "register_rw.v:48.9-48.61"
  wire $logic_and$register_rw.v:48$2019_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$2021_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$2023_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$2027_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$2029_Y
  attribute \src "register_rw.v:45.21-45.25"
  wire $logic_not$register_rw.v:45$2011_Y
  attribute \src "register_rw.v:48.9-48.19"
  wire $logic_not$register_rw.v:48$2014_Y
  attribute \src "register_rw.v:48.42-48.53"
  wire $logic_not$register_rw.v:48$2016_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$2020_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$2025_Y
  wire $procmux$2255_Y
  wire $procmux$2259_Y
  wire $procmux$2263_Y
  wire $procmux$2267_Y
  wire width 5 $procmux$2271_Y
  attribute \src "register_rw.v:48.9-48.19"
  wire $reduce_or$register_rw.v:48$2013_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 5 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 5 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 5 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$2031
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$1987_EN[0:0]$2037
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4748
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$4747
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4758
    parameter \WIDTH 5
    connect \D $auto$rtlil.cc:2224:Mux$4766
    connect \Q $auto$clk2fflogic.cc:156:execute$4757
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4768
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4776
    connect \Q $auto$clk2fflogic.cc:156:execute$4767
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4778
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4786
    connect \Q $auto$clk2fflogic.cc:156:execute$4777
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4788
    parameter \WIDTH 5
    connect \D $auto$rtlil.cc:2224:Mux$4796
    connect \Q $auto$clk2fflogic.cc:156:execute$4787
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4798
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4806
    connect \Q $auto$clk2fflogic.cc:156:execute$4797
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4808
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4816
    connect \Q $auto$clk2fflogic.cc:156:execute$4807
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4818
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4826
    connect \Q $auto$clk2fflogic.cc:156:execute$4817
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4828
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4836
    connect \Q $auto$clk2fflogic.cc:156:execute$4827
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4838
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4846
    connect \Q $auto$clk2fflogic.cc:156:execute$4837
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4848
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4856
    connect \Q $auto$clk2fflogic.cc:156:execute$4847
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4858
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4866
    connect \Q $auto$clk2fflogic.cc:156:execute$4857
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4868
    parameter \WIDTH 5
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$4867
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4750
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$4749
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$4749 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4752
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4754
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$4753
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4774
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$4773
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4784
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$4783
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4794
    parameter \WIDTH 5
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$4793
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4804
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:44$1989_CHECK[0:0]$2003
    connect \Q $auto$clk2fflogic.cc:192:execute$4803
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4814
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:44$1989_EN[0:0]$2004
    connect \Q $auto$clk2fflogic.cc:192:execute$4813
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4824
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:47$1990_CHECK[0:0]$2005
    connect \Q $auto$clk2fflogic.cc:192:execute$4823
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4834
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$1991_CHECK[0:0]$2007
    connect \Q $auto$clk2fflogic.cc:192:execute$4833
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4844
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$1991_EN[0:0]$2008
    connect \Q $auto$clk2fflogic.cc:192:execute$4843
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4854
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$1992_CHECK[0:0]$2009
    connect \Q $auto$clk2fflogic.cc:192:execute$4853
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4864
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$1992_EN[0:0]$2010
    connect \Q $auto$clk2fflogic.cc:192:execute$4863
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4874
    parameter \WIDTH 5
    connect \D $0\dffreg[4:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4873
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4755
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4747
    connect \B $auto$clk2fflogic.cc:192:execute$4753
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4765
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$4757
    connect \B $auto$clk2fflogic.cc:156:execute$4867
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y $auto$rtlil.cc:2224:Mux$4766
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4775
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4767
    connect \B $auto$clk2fflogic.cc:192:execute$4773
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y $auto$rtlil.cc:2224:Mux$4776
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4785
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4777
    connect \B $auto$clk2fflogic.cc:192:execute$4783
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y $auto$rtlil.cc:2224:Mux$4786
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4795
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$4787
    connect \B $auto$clk2fflogic.cc:192:execute$4793
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y $auto$rtlil.cc:2224:Mux$4796
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4805
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4797
    connect \B $auto$clk2fflogic.cc:192:execute$4803
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y $auto$rtlil.cc:2224:Mux$4806
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4815
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4807
    connect \B $auto$clk2fflogic.cc:192:execute$4813
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y $auto$rtlil.cc:2224:Mux$4816
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4825
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4817
    connect \B $auto$clk2fflogic.cc:192:execute$4823
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y $auto$rtlil.cc:2224:Mux$4826
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4835
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4827
    connect \B $auto$clk2fflogic.cc:192:execute$4833
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y $auto$rtlil.cc:2224:Mux$4836
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4845
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4837
    connect \B $auto$clk2fflogic.cc:192:execute$4843
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y $auto$rtlil.cc:2224:Mux$4846
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4855
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4847
    connect \B $auto$clk2fflogic.cc:192:execute$4853
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y $auto$rtlil.cc:2224:Mux$4856
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4865
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4857
    connect \B $auto$clk2fflogic.cc:192:execute$4863
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y $auto$rtlil.cc:2224:Mux$4866
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4875
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$4867
    connect \B $auto$clk2fflogic.cc:192:execute$4873
    connect \S $auto$rtlil.cc:2167:Eqx$4752
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$5143
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5144
  end
  cell $anyseq $auto$setundef.cc:501:execute$5145
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5146
  end
  cell $anyseq $auto$setundef.cc:501:execute$5147
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5148
  end
  cell $anyseq $auto$setundef.cc:501:execute$5149
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5150
  end
  cell $anyseq $auto$setundef.cc:501:execute$5151
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5152
  end
  cell $anyseq $auto$setundef.cc:501:execute$5153
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5154
  end
  attribute \src "register_rw.v:44.20-45.26"
  cell $cover $cover$register_rw.v:44$2032
    connect \A $auto$rtlil.cc:2224:Mux$4806
    connect \EN $auto$rtlil.cc:2224:Mux$4816
  end
  attribute \src "register_rw.v:47.20-48.62"
  cell $cover $cover$register_rw.v:47$2033
    connect \A $auto$rtlil.cc:2224:Mux$4826
    connect \EN $auto$rtlil.cc:2224:Mux$4816
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$2024
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4796
    connect \Y $eq$register_rw.v:53$2024_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$2030
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4766
    connect \Y $eq$register_rw.v:57$2030_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$1988
    connect \Y $0$formal$register_rw.v:37$1987_EN[0:0]$2037
  end
  attribute \src "register_rw.v:45.9-45.25"
  cell $logic_and $logic_and$register_rw.v:45$2012
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $logic_not$register_rw.v:45$2011_Y
    connect \Y $logic_and$register_rw.v:45$2012_Y
  end
  attribute \src "register_rw.v:48.9-48.38"
  cell $logic_and $logic_and$register_rw.v:48$2015
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:48$2014_Y
    connect \B $auto$rtlil.cc:2224:Mux$4766
    connect \Y $logic_and$register_rw.v:48$2015_Y
  end
  attribute \src "register_rw.v:48.9-48.53"
  cell $logic_and $logic_and$register_rw.v:48$2017
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:48$2015_Y
    connect \B $logic_not$register_rw.v:48$2016_Y
    connect \Y $logic_and$register_rw.v:48$2017_Y
  end
  attribute \src "register_rw.v:48.9-48.61"
  cell $logic_and $logic_and$register_rw.v:48$2019
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:48$2017_Y
    connect \B $logic_not$register_rw.v:45$2011_Y
    connect \Y $logic_and$register_rw.v:48$2019_Y
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$2021
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4786
    connect \B $logic_not$register_rw.v:52$2020_Y
    connect \Y $logic_and$register_rw.v:52$2021_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$2023
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$2021_Y
    connect \B $logic_not$register_rw.v:48$2016_Y
    connect \Y $logic_and$register_rw.v:52$2023_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$2027
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$2025_Y
    connect \B $logic_not$register_rw.v:52$2020_Y
    connect \Y $logic_and$register_rw.v:56$2027_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$2029
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$2027_Y
    connect \B $logic_not$register_rw.v:48$2016_Y
    connect \Y $logic_and$register_rw.v:56$2029_Y
  end
  attribute \src "register_rw.v:45.21-45.25"
  cell $logic_not $logic_not$register_rw.v:45$2011
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst
    connect \Y $logic_not$register_rw.v:45$2011_Y
  end
  attribute \src "register_rw.v:48.9-48.19"
  cell $logic_not $logic_not$register_rw.v:48$2014
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$register_rw.v:48$2013_Y
    connect \Y $logic_not$register_rw.v:48$2014_Y
  end
  attribute \src "register_rw.v:48.42-48.53"
  cell $logic_not $logic_not$register_rw.v:48$2016
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4776
    connect \Y $logic_not$register_rw.v:48$2016_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$2020
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$2020_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$2025
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4786
    connect \Y $logic_not$register_rw.v:56$2025_Y
  end
  attribute \src "register_rw.v:44.7-44.19|register_rw.v:44.3-45.27"
  cell $mux $procmux$2247
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:44$1989_EN[0:0]$2004
  end
  attribute \src "register_rw.v:44.7-44.19|register_rw.v:44.3-45.27"
  cell $mux $procmux$2249
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5144
    connect \B $logic_and$register_rw.v:45$2012_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:44$1989_CHECK[0:0]$2003
  end
  attribute \src "register_rw.v:47.7-47.19|register_rw.v:47.3-48.63"
  cell $mux $procmux$2253
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5146
    connect \B $logic_and$register_rw.v:48$2019_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:47$1990_CHECK[0:0]$2005
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$2255
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$2023_Y
    connect \Y $procmux$2255_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$2257
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2255_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$1991_EN[0:0]$2008
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$2259
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5148
    connect \B $eq$register_rw.v:53$2024_Y
    connect \S $logic_and$register_rw.v:52$2023_Y
    connect \Y $procmux$2259_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$2261
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5150
    connect \B $procmux$2259_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$1991_CHECK[0:0]$2007
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$2263
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$2029_Y
    connect \Y $procmux$2263_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$2265
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2263_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$1992_EN[0:0]$2010
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$2267
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5152
    connect \B $eq$register_rw.v:57$2030_Y
    connect \S $logic_and$register_rw.v:56$2029_Y
    connect \Y $procmux$2267_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$2269
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5154
    connect \B $procmux$2267_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$1992_CHECK[0:0]$2009
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$2271
    parameter \WIDTH 5
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$2271_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$2274
    parameter \WIDTH 5
    connect \A $procmux$2271_Y
    connect \B 5'10100
    connect \S \rst
    connect \Y $0\dffreg[4:0]
  end
  attribute \src "register_rw.v:48.9-48.19"
  cell $reduce_or $reduce_or$register_rw.v:48$2013
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \Y $reduce_or$register_rw.v:48$2013_Y
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$4836
    connect \EN $auto$rtlil.cc:2224:Mux$4846
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$4856
    connect \EN $auto$rtlil.cc:2224:Mux$4866
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \hdlname "\\hyperram"
attribute \src "hyperram.v:2.1-1098.10"
module \hyperram
  parameter \DEFAULT_TCSH 4
  parameter \DEFAULT_TPRE 4
  parameter \DEFAULT_TACC 6
  parameter \DEFAULT_TPOST 4
  parameter \DEFAULT_TIMEOUT 20
  parameter \FIXED_LATENCY 1
  parameter \DOUBLE_LATENCY 1
  parameter \MIN_TACC 2
  parameter \MIN_TIMEOUT 4
  parameter \S_IDLE 0
  parameter \S_PRE 1
  parameter \S_CA 2
  parameter \S_LATENCY 3
  parameter \S_WRITE 4
  parameter \S_READ 5
  parameter \S_POST 6
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1001$1128_CHECK[0:0]$1426
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1001$1128_EN[0:0]$1427
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1005$1129_CHECK[0:0]$1428
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1005$1129_EN[0:0]$1429
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1007$1130_CHECK[0:0]$1430
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1007$1130_EN[0:0]$1431
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1011$1131_CHECK[0:0]$1432
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1011$1131_EN[0:0]$1433
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1013$1132_CHECK[0:0]$1434
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1013$1132_EN[0:0]$1435
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1015$1133_CHECK[0:0]$1436
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1015$1133_EN[0:0]$1437
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1019$1134_CHECK[0:0]$1438
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1019$1134_EN[0:0]$1439
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1022$1135_CHECK[0:0]$1440
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1022$1135_EN[0:0]$1441
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1025$1136_CHECK[0:0]$1442
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1025$1136_EN[0:0]$1443
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1030$1137_CHECK[0:0]$1444
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1030$1137_EN[0:0]$1445
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1033$1138_CHECK[0:0]$1446
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1033$1138_EN[0:0]$1447
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1036$1139_CHECK[0:0]$1448
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1036$1139_EN[0:0]$1449
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1039$1140_CHECK[0:0]$1450
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1039$1140_EN[0:0]$1451
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1042$1141_CHECK[0:0]$1452
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1042$1141_EN[0:0]$1453
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1047$1142_CHECK[0:0]$1454
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1051$1143_CHECK[0:0]$1456
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1051$1143_EN[0:0]$1457
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1053$1144_CHECK[0:0]$1458
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1053$1144_EN[0:0]$1459
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1057$1145_CHECK[0:0]$1460
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1057$1145_EN[0:0]$1461
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1065$1147_CHECK[0:0]$1464
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1065$1147_EN[0:0]$1465
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1068$1148_CHECK[0:0]$1466
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1068$1148_EN[0:0]$1467
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1077$1149_CHECK[0:0]$1468
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1077$1149_EN[0:0]$1469
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1078$1150_CHECK[0:0]$1470
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1078$1150_EN[0:0]$1471
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1079$1151_CHECK[0:0]$1472
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1079$1151_EN[0:0]$1473
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1080$1152_CHECK[0:0]$1474
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1080$1152_EN[0:0]$1475
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1088$1153_CHECK[0:0]$1476
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1088$1153_EN[0:0]$1477
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1089$1154_CHECK[0:0]$1478
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1090$1155_CHECK[0:0]$1480
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:1091$1156_CHECK[0:0]$1482
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:392$1081_EN[0:0]$1830
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:393$1083_CHECK[0:0]$1832
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:402$1085_CHECK[0:0]$1340
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:402$1085_EN[0:0]$1341
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:405$1086_CHECK[0:0]$1342
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:405$1086_EN[0:0]$1343
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:854$1087_CHECK[0:0]$1344
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:860$1088_CHECK[0:0]$1346
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:861$1089_CHECK[0:0]$1348
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:867$1090_CHECK[0:0]$1350
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:867$1090_EN[0:0]$1351
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:868$1091_CHECK[0:0]$1352
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:869$1092_CHECK[0:0]$1354
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:872$1093_CHECK[0:0]$1356
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:872$1093_EN[0:0]$1357
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:874$1094_CHECK[0:0]$1358
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:874$1094_EN[0:0]$1359
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:877$1095_CHECK[0:0]$1360
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:877$1095_EN[0:0]$1361
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:879$1096_CHECK[0:0]$1362
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:879$1096_EN[0:0]$1363
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:879$1097_CHECK[0:0]$1364
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:881$1098_CHECK[0:0]$1366
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:889$1099_CHECK[0:0]$1368
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:889$1099_EN[0:0]$1369
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:891$1100_CHECK[0:0]$1370
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:891$1100_EN[0:0]$1371
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:893$1101_CHECK[0:0]$1372
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:893$1101_EN[0:0]$1373
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:907$1102_CHECK[0:0]$1374
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:907$1102_EN[0:0]$1375
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:923$1103_CHECK[0:0]$1376
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:923$1103_EN[0:0]$1377
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:925$1104_CHECK[0:0]$1378
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:925$1104_EN[0:0]$1379
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:929$1105_CHECK[0:0]$1380
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:929$1105_EN[0:0]$1381
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:931$1106_CHECK[0:0]$1382
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:931$1106_EN[0:0]$1383
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:937$1107_CHECK[0:0]$1384
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:937$1107_EN[0:0]$1385
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:939$1108_CHECK[0:0]$1386
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:939$1108_EN[0:0]$1387
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:944$1109_CHECK[0:0]$1388
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:944$1109_EN[0:0]$1389
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:945$1110_CHECK[0:0]$1390
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:946$1111_CHECK[0:0]$1392
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:947$1112_CHECK[0:0]$1394
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:949$1113_CHECK[0:0]$1396
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:949$1113_EN[0:0]$1397
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:955$1114_CHECK[0:0]$1398
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:955$1114_EN[0:0]$1399
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:959$1115_CHECK[0:0]$1400
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:959$1115_EN[0:0]$1401
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:962$1116_CHECK[0:0]$1402
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:962$1116_EN[0:0]$1403
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:965$1117_CHECK[0:0]$1404
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:965$1117_EN[0:0]$1405
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:968$1118_CHECK[0:0]$1406
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:968$1118_EN[0:0]$1407
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:971$1119_CHECK[0:0]$1408
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:971$1119_EN[0:0]$1409
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:974$1120_CHECK[0:0]$1410
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:974$1120_EN[0:0]$1411
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:977$1121_CHECK[0:0]$1412
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:977$1121_EN[0:0]$1413
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:980$1122_CHECK[0:0]$1414
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:980$1122_EN[0:0]$1415
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:983$1123_CHECK[0:0]$1416
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:983$1123_EN[0:0]$1417
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:986$1124_CHECK[0:0]$1418
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:986$1124_EN[0:0]$1419
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:992$1125_CHECK[0:0]$1420
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:992$1125_EN[0:0]$1421
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:995$1126_CHECK[0:0]$1422
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:995$1126_EN[0:0]$1423
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:998$1127_CHECK[0:0]$1424
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$formal$hyperram.v:998$1127_EN[0:0]$1425
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$past$hyperram.v:1064$1062$0[0:0]$1321
  attribute \src "hyperram.v:396.1-1095.4"
  wire $0$past$hyperram.v:1067$1064$0[0:0]$1323
  attribute \src "hyperram.v:116.1-263.4"
  wire width 48 $0\CA_r[47:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\bus_clk_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 3 $0\bus_state_r[2:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\busy_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 6 $0\cycle_cnt_r[5:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire width 32 $0\datar_r[31:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 32 $0\dataw_r[31:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\double_latency_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\fixed_latency_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire width 3 $0\read_cnt_r[2:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\read_timeout_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\rwds_2x_latency_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\rwds_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\sel_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tacc_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tcsh_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tpost_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tpre_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 5 $0\trmax_r[4:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\valid_r[0:0]
  wire width 2 $add$hyperram.v:1005$1672_Y
  wire width 2 $add$hyperram.v:1007$1679_Y
  wire width 4 $add$hyperram.v:1068$1783_Y
  wire width 7 $add$hyperram.v:992$1635_Y
  wire $and$hyperram.v:0$1484_Y
  wire $and$hyperram.v:0$1493_Y
  wire $auto$clk2fflogic.cc:156:execute$4877
  wire $auto$clk2fflogic.cc:156:execute$4887
  wire width 3 $auto$clk2fflogic.cc:156:execute$4897
  wire $auto$clk2fflogic.cc:156:execute$4907
  wire width 32 $auto$clk2fflogic.cc:156:execute$4917
  wire width 4 $auto$clk2fflogic.cc:156:execute$4927
  wire width 4 $auto$clk2fflogic.cc:156:execute$4937
  wire width 4 $auto$clk2fflogic.cc:156:execute$4947
  wire width 4 $auto$clk2fflogic.cc:156:execute$4957
  wire width 5 $auto$clk2fflogic.cc:156:execute$4967
  wire $auto$clk2fflogic.cc:156:execute$4977
  wire $auto$clk2fflogic.cc:156:execute$4987
  wire width 32 $auto$clk2fflogic.cc:156:execute$4997
  wire width 48 $auto$clk2fflogic.cc:156:execute$5007
  wire width 4 $auto$clk2fflogic.cc:156:execute$5017
  wire $auto$clk2fflogic.cc:156:execute$5027
  wire $auto$clk2fflogic.cc:156:execute$5037
  wire width 3 $auto$clk2fflogic.cc:156:execute$5047
  wire $auto$clk2fflogic.cc:156:execute$5057
  wire width 6 $auto$clk2fflogic.cc:156:execute$5067
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:168:execute$4879
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4929
  wire $auto$clk2fflogic.cc:192:execute$4883
  wire $auto$clk2fflogic.cc:192:execute$4893
  wire width 3 $auto$clk2fflogic.cc:192:execute$4903
  wire $auto$clk2fflogic.cc:192:execute$4913
  wire width 32 $auto$clk2fflogic.cc:192:execute$4923
  wire width 4 $auto$clk2fflogic.cc:192:execute$4933
  wire width 4 $auto$clk2fflogic.cc:192:execute$4943
  wire width 4 $auto$clk2fflogic.cc:192:execute$4953
  wire width 4 $auto$clk2fflogic.cc:192:execute$4963
  wire width 5 $auto$clk2fflogic.cc:192:execute$4973
  wire $auto$clk2fflogic.cc:192:execute$4983
  wire $auto$clk2fflogic.cc:192:execute$4993
  wire width 32 $auto$clk2fflogic.cc:192:execute$5003
  wire width 48 $auto$clk2fflogic.cc:192:execute$5013
  wire width 4 $auto$clk2fflogic.cc:192:execute$5023
  wire $auto$clk2fflogic.cc:192:execute$5033
  wire $auto$clk2fflogic.cc:192:execute$5043
  wire width 3 $auto$clk2fflogic.cc:192:execute$5053
  wire $auto$clk2fflogic.cc:192:execute$5063
  wire width 6 $auto$clk2fflogic.cc:192:execute$5073
  wire $auto$rtlil.cc:2167:Eqx$4882
  wire $auto$rtlil.cc:2167:Eqx$4932
  wire $auto$rtlil.cc:2817:Anyseq$5156
  wire $auto$rtlil.cc:2817:Anyseq$5158
  wire $auto$rtlil.cc:2817:Anyseq$5160
  wire $auto$rtlil.cc:2817:Anyseq$5162
  wire $auto$rtlil.cc:2817:Anyseq$5164
  wire $auto$rtlil.cc:2817:Anyseq$5166
  wire $auto$rtlil.cc:2817:Anyseq$5168
  wire $auto$rtlil.cc:2817:Anyseq$5170
  wire $auto$rtlil.cc:2817:Anyseq$5172
  wire $auto$rtlil.cc:2817:Anyseq$5174
  wire $auto$rtlil.cc:2817:Anyseq$5176
  wire $auto$rtlil.cc:2817:Anyseq$5178
  wire $auto$rtlil.cc:2817:Anyseq$5180
  wire $auto$rtlil.cc:2817:Anyseq$5182
  wire $auto$rtlil.cc:2817:Anyseq$5184
  wire $auto$rtlil.cc:2817:Anyseq$5186
  wire $auto$rtlil.cc:2817:Anyseq$5188
  wire $auto$rtlil.cc:2817:Anyseq$5190
  wire $auto$rtlil.cc:2817:Anyseq$5192
  wire $auto$rtlil.cc:2817:Anyseq$5194
  wire $auto$rtlil.cc:2817:Anyseq$5196
  wire $auto$rtlil.cc:2817:Anyseq$5198
  wire $auto$rtlil.cc:2817:Anyseq$5200
  wire $auto$rtlil.cc:2817:Anyseq$5202
  wire $auto$rtlil.cc:2817:Anyseq$5204
  wire $auto$rtlil.cc:2817:Anyseq$5206
  wire $auto$rtlil.cc:2817:Anyseq$5208
  wire $auto$rtlil.cc:2817:Anyseq$5210
  wire $auto$rtlil.cc:2817:Anyseq$5212
  wire $auto$rtlil.cc:2817:Anyseq$5214
  wire $auto$rtlil.cc:2817:Anyseq$5216
  wire $auto$rtlil.cc:2817:Anyseq$5218
  wire $auto$rtlil.cc:2817:Anyseq$5220
  wire $auto$rtlil.cc:2817:Anyseq$5222
  wire $auto$rtlil.cc:2817:Anyseq$5224
  wire $auto$rtlil.cc:2817:Anyseq$5226
  wire $auto$rtlil.cc:2817:Anyseq$5228
  wire $auto$rtlil.cc:2817:Anyseq$5230
  wire $auto$rtlil.cc:2817:Anyseq$5232
  wire $auto$rtlil.cc:2817:Anyseq$5234
  wire $auto$rtlil.cc:2817:Anyseq$5236
  wire $auto$rtlil.cc:2817:Anyseq$5238
  wire $auto$rtlil.cc:2817:Anyseq$5240
  wire $auto$rtlil.cc:2817:Anyseq$5242
  wire $auto$rtlil.cc:2817:Anyseq$5244
  wire $auto$rtlil.cc:2817:Anyseq$5246
  wire $auto$rtlil.cc:2817:Anyseq$5248
  wire $auto$rtlil.cc:2817:Anyseq$5250
  wire $auto$rtlil.cc:2817:Anyseq$5252
  wire $auto$rtlil.cc:2817:Anyseq$5254
  wire $auto$rtlil.cc:2817:Anyseq$5256
  wire $auto$rtlil.cc:2817:Anyseq$5258
  wire $auto$rtlil.cc:2817:Anyseq$5260
  wire $auto$rtlil.cc:2817:Anyseq$5262
  wire $auto$rtlil.cc:2817:Anyseq$5264
  wire $auto$rtlil.cc:2817:Anyseq$5266
  wire $auto$rtlil.cc:2817:Anyseq$5268
  wire $auto$rtlil.cc:2817:Anyseq$5270
  wire $auto$rtlil.cc:2817:Anyseq$5272
  wire $auto$rtlil.cc:2817:Anyseq$5274
  wire $auto$rtlil.cc:2817:Anyseq$5276
  wire $auto$rtlil.cc:2817:Anyseq$5278
  wire $auto$rtlil.cc:2817:Anyseq$5280
  wire $auto$rtlil.cc:2817:Anyseq$5282
  wire $auto$rtlil.cc:2817:Anyseq$5284
  wire $auto$rtlil.cc:2817:Anyseq$5286
  wire $auto$rtlil.cc:2817:Anyseq$5288
  wire $auto$rtlil.cc:2817:Anyseq$5290
  wire $auto$rtlil.cc:2817:Anyseq$5292
  wire $auto$rtlil.cc:2817:Anyseq$5294
  wire $auto$rtlil.cc:2817:Anyseq$5296
  wire $auto$rtlil.cc:2817:Anyseq$5298
  wire $auto$rtlil.cc:2817:Anyseq$5300
  wire $auto$rtlil.cc:2817:Anyseq$5302
  wire $auto$rtlil.cc:2817:Anyseq$5304
  wire $auto$rtlil.cc:2817:Anyseq$5306
  wire $auto$rtlil.cc:2817:Anyseq$5308
  wire $auto$rtlil.cc:2817:Anyseq$5310
  wire $auto$rtlil.cc:2817:Anyseq$5312
  wire $auto$rtlil.cc:2817:Anyseq$5314
  wire $auto$rtlil.cc:2817:Anyseq$5316
  wire $auto$rtlil.cc:2817:Anyseq$5318
  wire $auto$rtlil.cc:2817:Anyseq$5320
  wire $auto$rtlil.cc:2817:Anyseq$5322
  wire $auto$rtlil.cc:2817:Anyseq$5324
  wire $auto$rtlil.cc:2817:Anyseq$5326
  wire $auto$rtlil.cc:2817:Anyseq$5328
  wire $auto$rtlil.cc:2817:Anyseq$5330
  wire $auto$rtlil.cc:2817:Anyseq$5332
  wire $auto$rtlil.cc:2817:Anyseq$5334
  wire $auto$rtlil.cc:2817:Anyseq$5336
  wire $auto$rtlil.cc:2817:Anyseq$5338
  wire $auto$rtlil.cc:2817:Anyseq$5340
  wire $auto$rtlil.cc:2817:Anyseq$5342
  wire $auto$rtlil.cc:2817:Anyseq$5344
  wire $auto$rtlil.cc:2817:Anyseq$5346
  wire $auto$rtlil.cc:2817:Anyseq$5348
  wire $auto$rtlil.cc:2817:Anyseq$5350
  wire $auto$rtlil.cc:2817:Anyseq$5352
  wire $auto$rtlil.cc:2817:Anyseq$5354
  wire $auto$rtlil.cc:2817:Anyseq$5356
  wire $auto$rtlil.cc:2817:Anyseq$5358
  wire $auto$rtlil.cc:2817:Anyseq$5360
  wire $auto$rtlil.cc:2817:Anyseq$5362
  wire $auto$rtlil.cc:2817:Anyseq$5364
  wire $auto$rtlil.cc:2817:Anyseq$5366
  wire $auto$rtlil.cc:2817:Anyseq$5368
  wire $auto$rtlil.cc:2817:Anyseq$5370
  wire $auto$rtlil.cc:2817:Anyseq$5372
  wire $auto$rtlil.cc:2817:Anyseq$5374
  wire $auto$rtlil.cc:2817:Anyseq$5376
  wire $auto$rtlil.cc:2817:Anyseq$5378
  wire $auto$rtlil.cc:2817:Anyseq$5380
  wire $auto$rtlil.cc:2817:Anyseq$5382
  wire $auto$rtlil.cc:2817:Anyseq$5384
  wire $auto$rtlil.cc:2817:Anyseq$5386
  wire $auto$rtlil.cc:2817:Anyseq$5388
  wire $auto$rtlil.cc:2817:Anyseq$5390
  wire $auto$rtlil.cc:2817:Anyseq$5392
  wire $auto$rtlil.cc:2817:Anyseq$5394
  wire $auto$rtlil.cc:2817:Anyseq$5396
  wire $auto$rtlil.cc:2817:Anyseq$5398
  wire $auto$rtlil.cc:2817:Anyseq$5400
  wire $auto$rtlil.cc:2817:Anyseq$5402
  wire $auto$rtlil.cc:2817:Anyseq$5404
  wire $auto$rtlil.cc:2817:Anyseq$5406
  wire $auto$rtlil.cc:2817:Anyseq$5408
  wire $auto$rtlil.cc:2817:Anyseq$5410
  wire $auto$rtlil.cc:2817:Anyseq$5412
  wire $auto$rtlil.cc:2817:Anyseq$5414
  wire $auto$rtlil.cc:2817:Anyseq$5416
  wire $auto$rtlil.cc:2817:Anyseq$5418
  wire $auto$rtlil.cc:2817:Anyseq$5420
  wire $auto$rtlil.cc:2817:Anyseq$5422
  wire $auto$rtlil.cc:2817:Anyseq$5424
  wire $auto$rtlil.cc:2817:Anyseq$5426
  wire $auto$rtlil.cc:2817:Anyseq$5428
  wire $auto$rtlil.cc:2817:Anyseq$5430
  wire $auto$rtlil.cc:2817:Anyseq$5432
  wire $auto$rtlil.cc:2817:Anyseq$5434
  wire $auto$rtlil.cc:2817:Anyseq$5436
  wire $auto$rtlil.cc:2817:Anyseq$5438
  wire $auto$rtlil.cc:2817:Anyseq$5440
  wire $auto$rtlil.cc:2817:Anyseq$5442
  wire $auto$rtlil.cc:2817:Anyseq$5444
  wire $auto$rtlil.cc:2817:Anyseq$5446
  wire $auto$rtlil.cc:2817:Anyseq$5448
  wire $auto$rtlil.cc:2817:Anyseq$5450
  wire $auto$rtlil.cc:2817:Anyseq$5452
  wire $auto$rtlil.cc:2817:Anyseq$5454
  attribute \src "hyperram.v:335.66-335.85"
  wire width 32 $auto$wreduce.cc:454:run$4330
  attribute \src "hyperram.v:1005.97-1005.105"
  wire width 32 $auto$wreduce.cc:454:run$4331
  attribute \src "hyperram.v:1005.55-1005.81"
  wire width 32 $auto$wreduce.cc:454:run$4332
  attribute \src "hyperram.v:1005.55-1005.90"
  wire width 32 $auto$wreduce.cc:454:run$4333
  attribute \src "hyperram.v:1007.54-1007.81"
  wire width 32 $auto$wreduce.cc:454:run$4334
  attribute \src "hyperram.v:1007.54-1007.90"
  wire width 32 $auto$wreduce.cc:454:run$4335
  attribute \src "hyperram.v:1011.51-1011.62"
  wire width 32 $auto$wreduce.cc:454:run$4336
  attribute \src "hyperram.v:894.44-894.57"
  wire width 32 $auto$wreduce.cc:454:run$4337
  attribute \src "hyperram.v:335.66-335.85"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4339
  wire width 3 $auto$wreduce.cc:454:run$4340
  attribute \src "hyperram.v:89.43-89.62"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4341
  attribute \src "hyperram.v:91.43-91.66"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4342
  attribute \src "hyperram.v:91.73-91.101"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4343
  attribute \src "hyperram.v:91.22-91.103"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4344
  attribute \src "hyperram.v:97.22-97.96"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4345
  attribute \src "hyperram.v:99.22-99.104"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4346
  attribute \src "hyperram.v:1000.24-1000.50"
  wire $eq$hyperram.v:1000$1659_Y
  attribute \src "hyperram.v:1000.56-1000.78"
  wire $eq$hyperram.v:1000$1661_Y
  attribute \src "hyperram.v:1001.35-1001.51"
  wire $eq$hyperram.v:1001$1663_Y
  attribute \src "hyperram.v:1003.56-1003.80"
  wire $eq$hyperram.v:1003$1670_Y
  attribute \src "hyperram.v:1005.40-1005.105"
  wire $eq$hyperram.v:1005$1678_Y
  attribute \src "hyperram.v:1007.39-1007.105"
  wire $eq$hyperram.v:1007$1685_Y
  attribute \src "hyperram.v:1010.24-1010.55"
  wire $eq$hyperram.v:1010$1690_Y
  attribute \src "hyperram.v:1010.61-1010.82"
  wire $eq$hyperram.v:1010$1692_Y
  attribute \src "hyperram.v:1011.36-1011.66"
  wire $eq$hyperram.v:1011$1696_Y
  attribute \src "hyperram.v:1013.38-1013.53"
  wire $eq$hyperram.v:1013$1697_Y
  attribute \src "hyperram.v:1015.38-1015.53"
  wire $eq$hyperram.v:1015$1698_Y
  attribute \src "hyperram.v:1019.36-1019.52"
  wire $eq$hyperram.v:1019$1707_Y
  attribute \src "hyperram.v:1021.25-1021.54"
  wire $eq$hyperram.v:1021$1712_Y
  attribute \src "hyperram.v:1021.60-1021.88"
  wire $eq$hyperram.v:1021$1713_Y
  attribute \src "hyperram.v:1021.95-1021.116"
  wire $eq$hyperram.v:1021$1716_Y
  attribute \src "hyperram.v:1022.32-1022.54"
  wire $eq$hyperram.v:1022$1718_Y
  attribute \src "hyperram.v:1024.24-1024.52"
  wire $eq$hyperram.v:1024$1723_Y
  attribute \src "hyperram.v:1024.58-1024.79"
  wire $eq$hyperram.v:1024$1725_Y
  attribute \src "hyperram.v:1025.32-1025.53"
  wire $eq$hyperram.v:1025$1727_Y
  attribute \src "hyperram.v:1032.24-1032.52"
  wire $eq$hyperram.v:1032$1735_Y
  attribute \src "hyperram.v:1050.9-1050.32"
  wire $eq$hyperram.v:1050$1760_Y
  attribute \src "hyperram.v:1056.8-1056.27"
  wire $eq$hyperram.v:1056$1764_Y
  attribute \src "hyperram.v:1065.30-1065.42"
  wire $eq$hyperram.v:1065$1776_Y
  attribute \src "hyperram.v:1068.33-1068.68"
  wire $eq$hyperram.v:1068$1784_Y
  attribute \src "hyperram.v:1077.16-1077.41"
  wire $eq$hyperram.v:1077$1790_Y
  attribute \src "hyperram.v:1078.16-1078.41"
  wire $eq$hyperram.v:1078$1791_Y
  attribute \src "hyperram.v:1079.16-1079.41"
  wire $eq$hyperram.v:1079$1792_Y
  attribute \src "hyperram.v:1080.16-1080.41"
  wire $eq$hyperram.v:1080$1793_Y
  attribute \src "hyperram.v:1088.29-1088.53"
  wire $eq$hyperram.v:1088$1807_Y
  attribute \src "hyperram.v:1089.26-1089.47"
  wire $eq$hyperram.v:1089$1808_Y
  attribute \src "hyperram.v:1090.29-1090.60"
  wire $eq$hyperram.v:1090$1809_Y
  attribute \src "hyperram.v:1091.28-1091.53"
  wire $eq$hyperram.v:1091$1811_Y
  attribute \src "hyperram.v:240.10-240.26"
  wire $eq$hyperram.v:240$1203_Y
  attribute \src "hyperram.v:240.32-240.47"
  wire $eq$hyperram.v:240$1204_Y
  attribute \src "hyperram.v:297.9-297.25"
  wire $eq$hyperram.v:297$1227_Y
  attribute \src "hyperram.v:855.11-855.33"
  wire $eq$hyperram.v:855$1501_Y
  attribute \src "hyperram.v:867.24-867.47"
  wire $eq$hyperram.v:867$1511_Y
  attribute \src "hyperram.v:868.24-868.47"
  wire $eq$hyperram.v:868$1512_Y
  attribute \src "hyperram.v:869.25-869.50"
  wire $eq$hyperram.v:869$1513_Y
  attribute \src "hyperram.v:872.27-872.52"
  wire $eq$hyperram.v:872$1515_Y
  attribute \src "hyperram.v:874.27-874.49"
  wire $eq$hyperram.v:874$1516_Y
  attribute \src "hyperram.v:877.26-877.49"
  wire $eq$hyperram.v:877$1518_Y
  attribute \src "hyperram.v:879.26-879.44"
  wire $eq$hyperram.v:879$1519_Y
  attribute \src "hyperram.v:881.12-881.53"
  wire $eq$hyperram.v:881$1520_Y
  attribute \src "hyperram.v:882.12-882.55"
  wire $eq$hyperram.v:882$1521_Y
  attribute \src "hyperram.v:894.12-894.58"
  wire $eq$hyperram.v:894$1531_Y
  attribute \src "hyperram.v:908.12-908.61"
  wire $eq$hyperram.v:908$1535_Y
  attribute \src "hyperram.v:929.30-929.62"
  wire $eq$hyperram.v:929$1546_Y
  attribute \src "hyperram.v:949.30-949.58"
  wire $eq$hyperram.v:949$1556_Y
  attribute \src "hyperram.v:961.7-961.34"
  wire $eq$hyperram.v:961$1565_Y
  attribute \src "hyperram.v:982.24-982.46"
  wire $eq$hyperram.v:982$1610_Y
  attribute \src "hyperram.v:991.24-991.57"
  wire $eq$hyperram.v:991$1631_Y
  attribute \src "hyperram.v:992.27-992.64"
  wire $eq$hyperram.v:992$1636_Y
  attribute \src "hyperram.v:995.31-995.52"
  wire $eq$hyperram.v:995$1645_Y
  attribute \src "hyperram.v:998.30-998.46"
  wire $eq$hyperram.v:998$1654_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1001$1128_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1001$1128_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1005$1129_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1005$1129_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1007$1130_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1007$1130_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1011$1131_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1011$1131_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1013$1132_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1013$1132_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1015$1133_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1015$1133_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1019$1134_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1019$1134_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1022$1135_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1022$1135_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1025$1136_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1025$1136_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1030$1137_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1033$1138_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1033$1138_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1036$1139_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1036$1139_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$1140_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$1140_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1042$1141_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1042$1141_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1047$1142_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1051$1143_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1051$1143_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1053$1144_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1053$1144_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$1145_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$1145_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1065$1147_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1065$1147_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1068$1148_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1068$1148_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1077$1149_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1077$1149_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1078$1150_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1078$1150_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1079$1151_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1079$1151_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1080$1152_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1080$1152_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1088$1153_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1088$1153_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1089$1154_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1090$1155_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1091$1156_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:402$1085_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:402$1085_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:405$1086_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:405$1086_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$1087_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$1087_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:860$1088_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:861$1089_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:867$1090_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:867$1090_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:868$1091_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:869$1092_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:872$1093_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:872$1093_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:874$1094_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:874$1094_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:877$1095_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:877$1095_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$1096_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$1096_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$1097_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:881$1098_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$1099_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$1099_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$1100_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$1100_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$1101_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$1101_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:907$1102_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:907$1102_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:923$1103_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:923$1103_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:925$1104_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:925$1104_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$1105_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$1105_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$1106_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$1106_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$1107_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$1107_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:939$1108_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:939$1108_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$1109_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$1109_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:945$1110_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:946$1111_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:947$1112_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:949$1113_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:949$1113_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:955$1114_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:955$1114_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$1115_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$1115_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$1116_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$1116_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$1117_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$1117_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$1118_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$1118_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:971$1119_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:971$1119_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$1120_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$1120_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:977$1121_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:977$1121_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:980$1122_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:980$1122_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:983$1123_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:983$1123_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:986$1124_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:986$1124_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:992$1125_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:992$1125_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:995$1126_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:995$1126_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:998$1127_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:998$1127_EN
  attribute \src "hyperram.v:172.17-172.35"
  wire $ge$hyperram.v:172$1188_Y
  attribute \src "hyperram.v:174.18-174.40"
  wire $ge$hyperram.v:174$1191_Y
  attribute \src "hyperram.v:860.24-860.42"
  wire $ge$hyperram.v:860$1504_Y
  attribute \src "hyperram.v:861.25-861.47"
  wire $ge$hyperram.v:861$1505_Y
  attribute \src "hyperram.v:871.8-871.37"
  wire $ge$hyperram.v:871$1514_Y
  attribute \src "hyperram.v:876.8-876.33"
  wire $ge$hyperram.v:876$1517_Y
  attribute \src "hyperram.v:1000.7-1000.12"
  wire $logic_and$hyperram.v:1000$1658_Y
  attribute \src "hyperram.v:1000.7-1000.51"
  wire $logic_and$hyperram.v:1000$1660_Y
  attribute \src "hyperram.v:1000.7-1000.79"
  wire $logic_and$hyperram.v:1000$1662_Y
  attribute \src "hyperram.v:1003.7-1003.81"
  wire $logic_and$hyperram.v:1003$1671_Y
  attribute \src "hyperram.v:1010.7-1010.56"
  wire $logic_and$hyperram.v:1010$1691_Y
  attribute \src "hyperram.v:1010.7-1010.83"
  wire $logic_and$hyperram.v:1010$1693_Y
  attribute \src "hyperram.v:1018.7-1018.84"
  wire $logic_and$hyperram.v:1018$1706_Y
  attribute \src "hyperram.v:1021.7-1021.90"
  wire $logic_and$hyperram.v:1021$1715_Y
  attribute \src "hyperram.v:1021.7-1021.117"
  wire $logic_and$hyperram.v:1021$1717_Y
  attribute \src "hyperram.v:1024.7-1024.53"
  wire $logic_and$hyperram.v:1024$1724_Y
  attribute \src "hyperram.v:1024.7-1024.80"
  wire $logic_and$hyperram.v:1024$1726_Y
  attribute \src "hyperram.v:1029.6-1029.28"
  wire $logic_and$hyperram.v:1029$1729_Y
  attribute \src "hyperram.v:1032.7-1032.53"
  wire $logic_and$hyperram.v:1032$1736_Y
  attribute \src "hyperram.v:1032.7-1032.96"
  wire $logic_and$hyperram.v:1032$1739_Y
  attribute \src "hyperram.v:1035.7-1035.64"
  wire $logic_and$hyperram.v:1035$1743_Y
  attribute \src "hyperram.v:1038.7-1038.47"
  wire $logic_and$hyperram.v:1038$1746_Y
  attribute \src "hyperram.v:1038.7-1038.81"
  wire $logic_and$hyperram.v:1038$1748_Y
  attribute \src "hyperram.v:1038.7-1038.104"
  wire $logic_and$hyperram.v:1038$1750_Y
  attribute \src "hyperram.v:1038.7-1038.122"
  wire $logic_and$hyperram.v:1038$1751_Y
  attribute \src "hyperram.v:1049.7-1049.64"
  wire $logic_and$hyperram.v:1049$1759_Y
  attribute \src "hyperram.v:1050.8-1050.61"
  wire $logic_and$hyperram.v:1050$1762_Y
  attribute \src "hyperram.v:1056.91-1056.136"
  wire $logic_and$hyperram.v:1056$1770_Y
  attribute \src "hyperram.v:1067.7-1067.65"
  wire $logic_and$hyperram.v:1067$1779_Y
  attribute \src "hyperram.v:1067.7-1067.102"
  wire $logic_and$hyperram.v:1067$1780_Y
  attribute \src "hyperram.v:1067.7-1067.134"
  wire $logic_and$hyperram.v:1067$1782_Y
  attribute \src "hyperram.v:1071.7-1071.62"
  wire $logic_and$hyperram.v:1071$1787_Y
  attribute \src "hyperram.v:1071.7-1071.99"
  wire $logic_and$hyperram.v:1071$1789_Y
  attribute \src "hyperram.v:1086.6-1086.35"
  wire $logic_and$hyperram.v:1086$1795_Y
  attribute \src "hyperram.v:1086.6-1086.45"
  wire $logic_and$hyperram.v:1086$1797_Y
  attribute \src "hyperram.v:1087.7-1087.75"
  wire $logic_and$hyperram.v:1087$1804_Y
  attribute \src "hyperram.v:1087.7-1087.86"
  wire $logic_and$hyperram.v:1087$1806_Y
  attribute \src "hyperram.v:145.9-145.31"
  wire $logic_and$hyperram.v:145$1180_Y
  attribute \src "hyperram.v:164.9-164.62"
  wire $logic_and$hyperram.v:164$1187_Y
  attribute \src "hyperram.v:245.24-245.63"
  wire $logic_and$hyperram.v:245$1208_Y
  attribute \src "hyperram.v:270.21-270.70"
  wire $logic_and$hyperram.v:270$1215_Y
  attribute \src "hyperram.v:270.21-270.97"
  wire $logic_and$hyperram.v:270$1217_Y
  attribute \src "hyperram.v:270.103-270.146"
  wire $logic_and$hyperram.v:270$1220_Y
  attribute \src "hyperram.v:309.10-309.37"
  wire $logic_and$hyperram.v:309$1229_Y
  attribute \src "hyperram.v:309.43-309.66"
  wire $logic_and$hyperram.v:309$1230_Y
  attribute \src "hyperram.v:335.21-335.62"
  wire $logic_and$hyperram.v:335$1242_Y
  attribute \src "hyperram.v:402.10-402.15"
  wire $logic_and$hyperram.v:402$1487_Y
  attribute \src "hyperram.v:402.26-402.31"
  wire $logic_and$hyperram.v:402$1491_Y
  attribute \src "hyperram.v:403.17-403.22"
  wire $logic_and$hyperram.v:403$1496_Y
  attribute \src "hyperram.v:866.7-866.63"
  wire $logic_and$hyperram.v:866$1510_Y
  attribute \src "hyperram.v:954.6-954.34"
  wire $logic_and$hyperram.v:954$1557_Y
  attribute \src "hyperram.v:965.64-965.102"
  wire $logic_and$hyperram.v:965$1572_Y
  attribute \src "hyperram.v:971.115-971.149"
  wire $logic_and$hyperram.v:971$1587_Y
  attribute \src "hyperram.v:979.7-979.48"
  wire $logic_and$hyperram.v:979$1602_Y
  attribute \src "hyperram.v:979.7-979.82"
  wire $logic_and$hyperram.v:979$1604_Y
  attribute \src "hyperram.v:982.7-982.47"
  wire $logic_and$hyperram.v:982$1611_Y
  attribute \src "hyperram.v:982.7-982.81"
  wire $logic_and$hyperram.v:982$1613_Y
  attribute \src "hyperram.v:985.7-985.82"
  wire $logic_and$hyperram.v:985$1622_Y
  attribute \src "hyperram.v:985.7-985.99"
  wire $logic_and$hyperram.v:985$1623_Y
  attribute \src "hyperram.v:991.7-991.58"
  wire $logic_and$hyperram.v:991$1632_Y
  attribute \src "hyperram.v:991.7-991.85"
  wire $logic_and$hyperram.v:991$1634_Y
  attribute \src "hyperram.v:994.7-994.79"
  wire $logic_and$hyperram.v:994$1644_Y
  attribute \src "hyperram.v:997.7-997.52"
  wire $logic_and$hyperram.v:997$1651_Y
  attribute \src "hyperram.v:997.7-997.77"
  wire $logic_and$hyperram.v:997$1653_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1486_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1489_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1495_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1598_Y
  attribute \src "hyperram.v:1029.22-1029.28"
  wire $logic_not$hyperram.v:1029$1728_Y
  attribute \src "hyperram.v:1032.80-1032.95"
  wire $logic_not$hyperram.v:1032$1737_Y
  attribute \src "hyperram.v:1038.7-1038.20"
  wire $logic_not$hyperram.v:1038$1744_Y
  attribute \src "hyperram.v:1038.85-1038.104"
  wire $logic_not$hyperram.v:1038$1749_Y
  attribute \src "hyperram.v:1053.33-1053.48"
  wire $logic_not$hyperram.v:1053$1763_Y
  attribute \src "hyperram.v:1087.79-1087.86"
  wire $logic_not$hyperram.v:1087$1805_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $logic_not$hyperram.v:164$1183_Y
  attribute \src "hyperram.v:270.101-270.147"
  wire $logic_not$hyperram.v:270$1221_Y
  attribute \src "hyperram.v:309.23-309.37"
  wire $logic_not$hyperram.v:309$1228_Y
  attribute \src "hyperram.v:335.50-335.61"
  wire $logic_not$hyperram.v:335$1241_Y
  attribute \src "hyperram.v:889.26-889.36"
  wire $logic_not$hyperram.v:889$1527_Y
  attribute \src "hyperram.v:923.28-923.40"
  wire $logic_not$hyperram.v:923$1541_Y
  attribute \src "hyperram.v:931.30-931.40"
  wire $logic_not$hyperram.v:931$1547_Y
  attribute \src "hyperram.v:945.27-945.36"
  wire $logic_not$hyperram.v:945$1552_Y
  attribute \src "hyperram.v:1021.24-1021.89"
  wire $logic_or$hyperram.v:1021$1714_Y
  attribute \src "hyperram.v:1032.58-1032.95"
  wire $logic_or$hyperram.v:1032$1738_Y
  attribute \src "hyperram.v:1056.7-1056.58"
  wire $logic_or$hyperram.v:1056$1766_Y
  attribute \src "hyperram.v:1056.7-1056.86"
  wire $logic_or$hyperram.v:1056$1768_Y
  attribute \src "hyperram.v:1056.7-1056.137"
  wire $logic_or$hyperram.v:1056$1771_Y
  attribute \src "hyperram.v:1067.107-1067.133"
  wire $logic_or$hyperram.v:1067$1781_Y
  attribute \src "hyperram.v:164.27-164.61"
  wire $logic_or$hyperram.v:164$1186_Y
  attribute \src "hyperram.v:240.9-240.48"
  wire $logic_or$hyperram.v:240$1205_Y
  attribute \src "hyperram.v:309.9-309.67"
  wire $logic_or$hyperram.v:309$1231_Y
  attribute \src "hyperram.v:402.10-402.38"
  wire $logic_or$hyperram.v:402$1492_Y
  attribute \src "hyperram.v:888.7-888.56"
  wire $logic_or$hyperram.v:888$1526_Y
  attribute \src "hyperram.v:959.32-959.81"
  wire $logic_or$hyperram.v:959$1564_Y
  attribute \src "hyperram.v:962.30-962.77"
  wire $logic_or$hyperram.v:962$1568_Y
  attribute \src "hyperram.v:965.38-965.103"
  wire $logic_or$hyperram.v:965$1573_Y
  attribute \src "hyperram.v:965.38-965.133"
  wire $logic_or$hyperram.v:965$1575_Y
  attribute \src "hyperram.v:968.33-968.84"
  wire $logic_or$hyperram.v:968$1579_Y
  attribute \src "hyperram.v:971.39-971.110"
  wire $logic_or$hyperram.v:971$1585_Y
  attribute \src "hyperram.v:971.39-971.151"
  wire $logic_or$hyperram.v:971$1588_Y
  attribute \src "hyperram.v:974.32-974.82"
  wire $logic_or$hyperram.v:974$1592_Y
  attribute \src "hyperram.v:977.32-977.82"
  wire $logic_or$hyperram.v:977$1596_Y
  attribute \src "hyperram.v:270.131-270.145"
  wire $lt$hyperram.v:270$1219_Y
  attribute \src "hyperram.v:1030.20-1030.37"
  wire $ne$hyperram.v:1030$1730_Y
  attribute \src "hyperram.v:1041.7-1041.28"
  wire $ne$hyperram.v:1041$1752_Y
  attribute \src "hyperram.v:1050.38-1050.60"
  wire $ne$hyperram.v:1050$1761_Y
  attribute \src "hyperram.v:1067.8-1067.37"
  wire $ne$hyperram.v:1067$1777_Y
  attribute \src "hyperram.v:1071.67-1071.98"
  wire $ne$hyperram.v:1071$1788_Y
  attribute \src "hyperram.v:245.47-245.62"
  wire $ne$hyperram.v:245$1207_Y
  attribute \src "hyperram.v:270.49-270.69"
  wire $ne$hyperram.v:270$1214_Y
  attribute \src "hyperram.v:270.75-270.96"
  wire $ne$hyperram.v:270$1216_Y
  attribute \src "hyperram.v:333.23-333.45"
  wire $ne$hyperram.v:333$1238_Y
  attribute \src "hyperram.v:338.21-338.40"
  wire $ne$hyperram.v:338$1247_Y
  attribute \src "hyperram.v:406.16-406.37"
  wire $ne$hyperram.v:406$1497_Y
  attribute \src "hyperram.v:979.53-979.81"
  wire $ne$hyperram.v:979$1603_Y
  attribute \src "hyperram.v:980.30-980.63"
  wire $ne$hyperram.v:980$1605_Y
  attribute \src "hyperram.v:109.22-109.30"
  wire $not$hyperram.v:109$1174_Y
  attribute \src "hyperram.v:1091.39-1091.53"
  wire $not$hyperram.v:1091$1810_Y
  attribute \src "hyperram.v:155.18-155.25"
  wire $not$hyperram.v:155$1181_Y
  attribute \src "hyperram.v:855.20-855.33"
  wire $not$hyperram.v:855$1500_Y
  attribute \src "hyperram.v:949.42-949.58"
  wire $not$hyperram.v:949$1555_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1032$1051$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1032$1052$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1064$1062$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1067$1064$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1067$1065$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $past$hyperram.v:1077$1069$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 32 $past$hyperram.v:1088$1077$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:1089$1078$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1090$1079$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1091$1080$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:867$1000$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:868$1001$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:869$1002$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 5 $past$hyperram.v:871$1003$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:876$1005$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:881$1007$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:882$1008$0
  wire $procmux$2276_Y
  wire $procmux$2280_Y
  wire $procmux$2300_Y
  wire $procmux$2304_Y
  wire $procmux$2312_Y
  wire $procmux$2320_Y
  wire $procmux$2325_Y
  wire $procmux$2327_Y
  wire $procmux$2332_Y
  wire $procmux$2334_Y
  wire $procmux$2339_Y
  wire $procmux$2341_Y
  wire $procmux$2346_Y
  wire $procmux$2348_Y
  wire $procmux$2353_Y
  wire $procmux$2355_Y
  wire $procmux$2360_Y
  wire $procmux$2362_Y
  wire $procmux$2367_Y
  wire $procmux$2369_Y
  wire $procmux$2374_Y
  wire $procmux$2376_Y
  wire $procmux$2384_Y
  wire $procmux$2392_Y
  wire $procmux$2397_Y
  wire $procmux$2402_Y
  wire $procmux$2407_Y
  wire $procmux$2412_Y
  wire $procmux$2416_Y
  wire $procmux$2420_Y
  wire $procmux$2424_Y
  wire $procmux$2428_Y
  wire $procmux$2433_Y
  wire $procmux$2438_Y
  wire $procmux$2443_Y
  wire $procmux$2448_Y
  wire $procmux$2453_Y
  wire $procmux$2455_Y
  wire $procmux$2460_Y
  wire $procmux$2462_Y
  wire $procmux$2467_Y
  wire $procmux$2469_Y
  wire $procmux$2474_Y
  wire $procmux$2476_Y
  wire $procmux$2492_Y
  wire $procmux$2496_Y
  wire $procmux$2504_Y
  wire $procmux$2512_Y
  wire $procmux$2520_Y
  wire $procmux$2524_Y
  wire $procmux$2526_Y
  wire $procmux$2530_Y
  wire $procmux$2532_Y
  wire $procmux$2540_Y
  wire $procmux$2544_Y
  wire $procmux$2548_Y
  wire $procmux$2552_Y
  wire $procmux$2556_Y
  wire $procmux$2560_Y
  wire $procmux$2564_Y
  wire $procmux$2568_Y
  wire $procmux$2572_Y
  wire $procmux$2576_Y
  wire $procmux$2580_Y
  wire $procmux$2584_Y
  wire $procmux$2588_Y
  wire $procmux$2592_Y
  wire $procmux$2596_Y
  wire $procmux$2600_Y
  wire $procmux$2604_Y
  wire $procmux$2608_Y
  wire $procmux$2612_Y
  wire $procmux$2616_Y
  wire $procmux$2620_Y
  wire $procmux$2624_Y
  wire $procmux$2628_Y
  wire $procmux$2632_Y
  wire $procmux$2636_Y
  wire $procmux$2640_Y
  wire $procmux$2644_Y
  wire $procmux$2648_Y
  wire $procmux$2653_Y
  wire $procmux$2655_Y
  wire $procmux$2660_Y
  wire $procmux$2662_Y
  wire $procmux$2667_Y
  wire $procmux$2669_Y
  wire $procmux$2674_Y
  wire $procmux$2676_Y
  wire $procmux$2680_Y
  wire $procmux$2684_Y
  wire $procmux$2691_Y
  wire $procmux$2696_Y
  wire $procmux$2698_Y
  wire $procmux$2705_Y
  wire $procmux$2710_Y
  wire $procmux$2712_Y
  wire $procmux$2716_Y
  wire $procmux$2720_Y
  wire $procmux$2724_Y
  wire $procmux$2728_Y
  wire $procmux$2732_Y
  wire $procmux$2736_Y
  wire $procmux$2744_Y
  wire $procmux$2748_Y
  wire $procmux$2752_Y
  wire $procmux$2756_Y
  wire $procmux$2760_Y
  wire $procmux$2764_Y
  wire $procmux$2768_Y
  wire $procmux$2772_Y
  wire $procmux$2781_Y
  wire $procmux$2783_Y
  wire $procmux$2788_Y
  wire $procmux$2790_Y
  wire $procmux$2795_Y
  wire $procmux$2797_Y
  wire $procmux$2802_Y
  wire $procmux$2804_Y
  wire $procmux$2808_Y
  wire $procmux$2812_Y
  wire $procmux$2820_Y
  wire $procmux$2824_Y
  wire $procmux$2828_Y
  wire $procmux$2832_Y
  wire $procmux$2839_Y
  wire $procmux$2840_CMP
  wire $procmux$2841_Y
  wire $procmux$2848_Y
  wire $procmux$2850_Y
  wire $procmux$2856_Y
  wire $procmux$2858_Y
  wire $procmux$2864_Y
  wire $procmux$2866_Y
  wire $procmux$2871_Y
  wire $procmux$2872_CMP
  wire $procmux$2873_Y
  wire $procmux$2878_Y
  wire $procmux$2880_Y
  wire $procmux$2884_Y
  wire $procmux$2886_Y
  wire $procmux$2890_Y
  wire $procmux$2892_Y
  wire $procmux$2896_Y
  wire $procmux$2900_Y
  wire $procmux$2908_Y
  wire $procmux$2916_Y
  wire $procmux$2924_Y
  wire width 8 $procmux$2930_Y
  wire width 8 $procmux$2938_Y
  wire $procmux$2943_CMP
  wire width 8 $procmux$2947_Y
  wire width 8 $procmux$2949_Y
  wire width 8 $procmux$2951_Y
  wire width 8 $procmux$2957_Y
  wire width 8 $procmux$2959_Y
  wire width 8 $procmux$2961_Y
  wire width 8 $procmux$2969_Y
  wire width 8 $procmux$2971_Y
  wire width 8 $procmux$2973_Y
  wire width 8 $procmux$2982_Y
  wire width 8 $procmux$2984_Y
  wire width 8 $procmux$2986_Y
  wire width 3 $procmux$2995_Y
  wire width 3 $procmux$2997_Y
  wire width 3 $procmux$2999_Y
  wire width 3 $procmux$3002_Y
  wire width 3 $procmux$3004_Y
  wire $procmux$3011_Y
  wire $procmux$3013_Y
  wire $procmux$3019_Y
  wire width 13 $procmux$3030_Y
  wire width 13 $procmux$3032_Y
  wire width 3 $procmux$3043_Y
  wire width 3 $procmux$3045_Y
  wire width 29 $procmux$3056_Y
  wire width 29 $procmux$3058_Y
  wire $procmux$3069_Y
  wire $procmux$3071_Y
  wire $procmux$3082_Y
  wire $procmux$3084_Y
  wire $procmux$3095_Y
  wire $procmux$3097_Y
  wire width 6 $procmux$3103_Y
  wire $procmux$3104_CMP
  wire width 6 $procmux$3105_Y
  wire width 6 $procmux$3107_Y
  wire width 6 $procmux$3110_Y
  wire width 6 $procmux$3114_Y
  wire width 6 $procmux$3118_Y
  wire width 6 $procmux$3121_Y
  wire width 6 $procmux$3125_Y
  wire width 6 $procmux$3128_Y
  wire width 6 $procmux$3131_Y
  wire width 6 $procmux$3135_Y
  wire width 6 $procmux$3140_Y
  wire width 3 $procmux$3147_Y
  wire width 3 $procmux$3149_Y
  wire width 3 $procmux$3152_Y
  wire width 3 $procmux$3156_Y
  wire width 3 $procmux$3163_Y
  wire width 3 $procmux$3167_Y
  wire width 3 $procmux$3170_Y
  wire width 3 $procmux$3173_Y
  wire width 3 $procmux$3177_Y
  wire width 3 $procmux$3180_Y
  wire $procmux$3188_Y
  wire $procmux$3190_Y
  wire $procmux$3192_Y
  wire $procmux$3199_Y
  wire $procmux$3201_Y
  wire $procmux$3203_Y
  wire width 4 $procmux$3215_Y
  wire width 4 $procmux$3217_Y
  wire width 32 $procmux$3231_Y
  wire width 32 $procmux$3233_Y
  wire $procmux$3244_Y
  wire $procmux$3246_Y
  wire $procmux$3257_Y
  wire $procmux$3259_Y
  wire width 5 $procmux$3270_Y
  wire width 5 $procmux$3272_Y
  wire width 4 $procmux$3283_Y
  wire width 4 $procmux$3285_Y
  wire width 4 $procmux$3296_Y
  wire width 4 $procmux$3298_Y
  wire width 4 $procmux$3309_Y
  wire width 4 $procmux$3311_Y
  wire width 4 $procmux$3322_Y
  wire width 4 $procmux$3324_Y
  wire width 6 $procmux$3330_Y
  wire width 6 $procmux$3334_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $reduce_or$hyperram.v:164$1182_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$1530_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$1534_Y
  attribute \src "hyperram.v:1005.55-1005.94"
  wire width 32 $sub$hyperram.v:1005$1675_Y
  attribute \src "hyperram.v:1005.55-1005.105"
  wire width 32 $sub$hyperram.v:1005$1677_Y
  attribute \src "hyperram.v:1007.54-1007.94"
  wire width 32 $sub$hyperram.v:1007$1682_Y
  attribute \src "hyperram.v:1007.54-1007.105"
  wire width 32 $sub$hyperram.v:1007$1684_Y
  attribute \src "hyperram.v:1011.51-1011.66"
  wire width 32 $sub$hyperram.v:1011$1695_Y
  attribute \src "hyperram.v:143.21-143.36"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:143$1178_Y
  attribute \src "hyperram.v:221.22-221.41"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:221$1200_Y
  attribute \src "hyperram.v:312.21-312.35"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:312$1233_Y
  attribute \src "hyperram.v:89.69-89.93"
  wire width 32 $sub$hyperram.v:89$1159_Y
  attribute \src "hyperram.v:172.16-172.56"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:172$1190_Y
  attribute \src "hyperram.v:174.17-174.65"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:174$1193_Y
  attribute \src "hyperram.v:287.16-287.43"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:287$1226_Y
  attribute \src "hyperram.v:89.22-89.95"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:89$1160_Y
  attribute \src "hyperram.v:59.12-59.16"
  wire width 48 \CA_r
  attribute \src "hyperram.v:18.16-18.22"
  wire width 32 input 6 \addr_i
  attribute \src "hyperram.v:266.5-266.14"
  wire \bus_clk_r
  attribute \src "hyperram.v:66.11-66.22"
  wire width 3 \bus_state_r
  attribute \src "hyperram.v:61.5-61.11"
  wire \busy_r
  attribute \src "hyperram.v:268.6-268.16"
  wire \clk_active
  attribute \src "hyperram.v:13.10-13.15"
  wire input 1 \clk_i
  attribute \src "hyperram.v:112.11-112.22"
  wire width 6 \cycle_cnt_r
  attribute \src "hyperram.v:20.15-20.21"
  wire width 32 input 8 \data_i
  attribute \src "hyperram.v:22.16-22.22"
  wire width 32 output 10 \data_o
  attribute \src "hyperram.v:385.39-385.46"
  wire width 8 \datar_0
  attribute \src "hyperram.v:385.30-385.37"
  wire width 8 \datar_1
  attribute \src "hyperram.v:385.21-385.28"
  wire width 8 \datar_2
  attribute \src "hyperram.v:385.12-385.19"
  wire width 8 \datar_3
  attribute \src "hyperram.v:273.12-273.19"
  wire width 32 \datar_r
  attribute \src "hyperram.v:58.12-58.19"
  wire width 32 \dataw_r
  attribute \src "hyperram.v:31.10-31.26"
  wire input 18 \double_latency_i
  attribute \src "hyperram.v:55.5-55.21"
  wire \double_latency_r
  attribute \init 1'0
  attribute \src "hyperram.v:382.5-382.17"
  wire \f_past_valid
  attribute \src "hyperram.v:30.10-30.25"
  wire input 17 \fixed_latency_i
  attribute \src "hyperram.v:54.5-54.20"
  wire \fixed_latency_r
  attribute \src "hyperram.v:35.11-35.19"
  wire output 21 \hb_clk_o
  attribute \src "hyperram.v:36.11-36.20"
  wire output 22 \hb_clkn_o
  attribute \src "hyperram.v:34.11-34.19"
  wire output 20 \hb_csn_o
  attribute \src "hyperram.v:340.13-340.24"
  wire width 8 \hb_data_out
  attribute \src "hyperram.v:42.14-42.21"
  wire width 8 input 28 \hb_dq_i
  attribute \src "hyperram.v:39.15-39.22"
  wire width 8 output 25 \hb_dq_o
  attribute \src "hyperram.v:40.11-40.20"
  wire output 26 \hb_dq_oen
  attribute \src "hyperram.v:33.11-33.20"
  wire output 19 \hb_rstn_o
  attribute \src "hyperram.v:41.10-41.19"
  wire input 27 \hb_rwds_i
  attribute \src "hyperram.v:37.11-37.20"
  wire output 23 \hb_rwds_o
  attribute \src "hyperram.v:38.11-38.22"
  wire output 24 \hb_rwds_oen
  attribute \src "hyperram.v:80.13-80.27"
  wire width 6 \latency_cycles
  attribute \src "hyperram.v:114.11-114.21"
  wire width 3 \read_cnt_r
  attribute \src "hyperram.v:69.6-69.13"
  wire \read_op
  attribute \src "hyperram.v:23.11-23.25"
  wire output 11 \read_timeout_o
  attribute \src "hyperram.v:62.5-62.19"
  wire \read_timeout_r
  attribute \src "hyperram.v:21.11-21.18"
  wire output 9 \ready_o
  attribute \src "hyperram.v:71.6-71.16"
  wire \reg_access
  attribute \src "hyperram.v:17.10-17.20"
  wire input 5 \regspace_i
  attribute \src "hyperram.v:14.10-14.15"
  wire input 2 \rst_i
  attribute \src "hyperram.v:77.5-77.22"
  wire \rwds_2x_latency_r
  attribute \src "hyperram.v:75.5-75.11"
  wire \rwds_r
  attribute \src "hyperram.v:19.14-19.19"
  wire width 4 input 7 \sel_i
  attribute \src "hyperram.v:60.11-60.16"
  wire width 4 \sel_r
  attribute \src "hyperram.v:29.14-29.20"
  wire width 4 input 16 \tacc_i
  attribute \src "hyperram.v:51.11-51.17"
  wire width 4 \tacc_r
  attribute \src "hyperram.v:25.14-25.20"
  wire width 4 input 12 \tcsh_i
  attribute \src "hyperram.v:49.11-49.17"
  wire width 4 \tcsh_r
  attribute \src "hyperram.v:27.14-27.21"
  wire width 4 input 14 \tpost_i
  attribute \src "hyperram.v:52.11-52.18"
  wire width 4 \tpost_r
  attribute \src "hyperram.v:26.14-26.20"
  wire width 4 input 13 \tpre_i
  attribute \src "hyperram.v:50.11-50.17"
  wire width 4 \tpre_r
  attribute \src "hyperram.v:28.14-28.21"
  wire width 5 input 15 \trmax_i
  attribute \src "hyperram.v:53.11-53.18"
  wire width 5 \trmax_r
  attribute \src "hyperram.v:15.10-15.17"
  wire input 3 \valid_i
  attribute \src "hyperram.v:106.5-106.12"
  wire \valid_r
  attribute \src "hyperram.v:108.6-108.17"
  wire \valid_start
  attribute \src "hyperram.v:16.10-16.16"
  wire input 4 \wren_i
  attribute \src "hyperram.v:1005.60-1005.80"
  cell $add $add$hyperram.v:1005$1672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \double_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1005$1672_Y
  end
  attribute \src "hyperram.v:1007.59-1007.80"
  cell $add $add$hyperram.v:1007$1679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \rwds_2x_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1007$1679_Y
  end
  attribute \src "hyperram.v:1068.33-1068.47"
  cell $add $add$hyperram.v:1068$1783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1068$1783_Y
  end
  attribute \src "hyperram.v:992.49-992.64"
  cell $add $add$hyperram.v:992$1635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $add$hyperram.v:992$1635_Y
  end
  attribute \src "hyperram.v:109.22-109.40"
  cell $and $and$hyperram.v:109$1175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$hyperram.v:109$1174_Y
    connect \B \valid_i
    connect \Y \valid_start
  end
  attribute \src "hyperram.v:1077.7-1077.43"
  cell $assert $assert$hyperram.v:1077$1823
    connect \A $formal$hyperram.v:1077$1149_CHECK
    connect \EN $formal$hyperram.v:1077$1149_EN
  end
  attribute \src "hyperram.v:1078.7-1078.43"
  cell $assert $assert$hyperram.v:1078$1824
    connect \A $formal$hyperram.v:1078$1150_CHECK
    connect \EN $formal$hyperram.v:1078$1150_EN
  end
  attribute \src "hyperram.v:1079.7-1079.43"
  cell $assert $assert$hyperram.v:1079$1825
    connect \A $formal$hyperram.v:1079$1151_CHECK
    connect \EN $formal$hyperram.v:1079$1151_EN
  end
  attribute \src "hyperram.v:1080.7-1080.43"
  cell $assert $assert$hyperram.v:1080$1826
    connect \A $formal$hyperram.v:1080$1152_CHECK
    connect \EN $formal$hyperram.v:1080$1152_EN
  end
  attribute \src "hyperram.v:854.35-855.35"
  cell $assert $assert$hyperram.v:854$1818
    connect \A $formal$hyperram.v:854$1087_CHECK
    connect \EN $formal$hyperram.v:854$1087_EN
  end
  attribute \src "hyperram.v:879.47-881.55"
  cell $assert $assert$hyperram.v:879$1819
    connect \A $formal$hyperram.v:879$1097_CHECK
    connect \EN $formal$hyperram.v:867$1090_EN
  end
  attribute \src "hyperram.v:881.56-882.57"
  cell $assert $assert$hyperram.v:881$1820
    connect \A $formal$hyperram.v:881$1098_CHECK
    connect \EN $formal$hyperram.v:867$1090_EN
  end
  attribute \src "hyperram.v:893.33-894.60"
  cell $assert $assert$hyperram.v:893$1821
    connect \A $formal$hyperram.v:893$1101_CHECK
    connect \EN $formal$hyperram.v:893$1101_EN
  end
  attribute \src "hyperram.v:907.36-908.63"
  cell $assert $assert$hyperram.v:907$1822
    connect \A $formal$hyperram.v:907$1102_CHECK
    connect \EN $formal$hyperram.v:907$1102_EN
  end
  attribute \src "hyperram.v:392.8-392.22"
  cell $assume $assume$hyperram.v:392$1814
    connect \A \rst_i
    connect \EN $0$formal$hyperram.v:392$1081_EN[0:0]$1830
  end
  attribute \src "hyperram.v:393.8-393.23"
  cell $assume $assume$hyperram.v:393$1815
    connect \A $0$formal$hyperram.v:393$1083_CHECK[0:0]$1832
    connect \EN $0$formal$hyperram.v:392$1081_EN[0:0]$1830
  end
  attribute \src "hyperram.v:402.39-403.30"
  cell $assume $assume$hyperram.v:402$1816
    connect \A $formal$hyperram.v:402$1085_CHECK
    connect \EN $formal$hyperram.v:402$1085_EN
  end
  attribute \src "hyperram.v:405.28-406.38"
  cell $assume $assume$hyperram.v:405$1817
    connect \A $formal$hyperram.v:405$1086_CHECK
    connect \EN $formal$hyperram.v:405$1086_EN
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4878
    parameter \WIDTH 1
    connect \D \rwds_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4877
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4888
    parameter \WIDTH 1
    connect \D \rwds_2x_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4887
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4898
    parameter \WIDTH 3
    connect \D \read_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4897
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4908
    parameter \WIDTH 1
    connect \D \bus_clk_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4907
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4918
    parameter \WIDTH 32
    connect \D \datar_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4917
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4928
    parameter \WIDTH 4
    connect \D \tcsh_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4927
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4938
    parameter \WIDTH 4
    connect \D \tpre_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4937
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4948
    parameter \WIDTH 4
    connect \D \tacc_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4947
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4958
    parameter \WIDTH 4
    connect \D \tpost_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4957
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4968
    parameter \WIDTH 5
    connect \D \trmax_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4967
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4978
    parameter \WIDTH 1
    connect \D \fixed_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4977
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4988
    parameter \WIDTH 1
    connect \D \double_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4987
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4998
    parameter \WIDTH 32
    connect \D \dataw_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4997
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5008
    parameter \WIDTH 48
    connect \D \CA_r
    connect \Q $auto$clk2fflogic.cc:156:execute$5007
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5018
    parameter \WIDTH 4
    connect \D \sel_r
    connect \Q $auto$clk2fflogic.cc:156:execute$5017
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5028
    parameter \WIDTH 1
    connect \D \busy_r
    connect \Q $auto$clk2fflogic.cc:156:execute$5027
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5038
    parameter \WIDTH 1
    connect \D \read_timeout_r
    connect \Q $auto$clk2fflogic.cc:156:execute$5037
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5048
    parameter \WIDTH 3
    connect \D \bus_state_r
    connect \Q $auto$clk2fflogic.cc:156:execute$5047
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5058
    parameter \WIDTH 1
    connect \D \valid_r
    connect \Q $auto$clk2fflogic.cc:156:execute$5057
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5068
    parameter \WIDTH 6
    connect \D \cycle_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$5067
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4880
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$4879
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4930
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$4929
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4881
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$4879 }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2167:Eqx$4882
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4931
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$4929 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4932
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4884
    parameter \WIDTH 1
    connect \D $0\rwds_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4883
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4894
    parameter \WIDTH 1
    connect \D $0\rwds_2x_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4893
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4904
    parameter \WIDTH 3
    connect \D $0\read_cnt_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4903
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4914
    parameter \WIDTH 1
    connect \D $0\bus_clk_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4913
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4924
    parameter \WIDTH 32
    connect \D $0\datar_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4923
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4934
    parameter \WIDTH 4
    connect \D $0\tcsh_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4933
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4944
    parameter \WIDTH 4
    connect \D $0\tpre_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4943
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4954
    parameter \WIDTH 4
    connect \D $0\tacc_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4953
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4964
    parameter \WIDTH 4
    connect \D $0\tpost_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4963
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4974
    parameter \WIDTH 5
    connect \D $0\trmax_r[4:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4973
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4984
    parameter \WIDTH 1
    connect \D $0\fixed_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4983
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4994
    parameter \WIDTH 1
    connect \D $0\double_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4993
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5004
    parameter \WIDTH 32
    connect \D $0\dataw_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5003
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5014
    parameter \WIDTH 48
    connect \D $0\CA_r[47:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5013
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5024
    parameter \WIDTH 4
    connect \D $0\sel_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5023
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5034
    parameter \WIDTH 1
    connect \D $0\busy_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5033
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5044
    parameter \WIDTH 1
    connect \D $0\read_timeout_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5043
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5054
    parameter \WIDTH 3
    connect \D $0\bus_state_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5053
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5064
    parameter \WIDTH 1
    connect \D $0\valid_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5063
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5074
    parameter \WIDTH 6
    connect \D $0\cycle_cnt_r[5:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5073
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4885
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4877
    connect \B $auto$clk2fflogic.cc:192:execute$4883
    connect \S $auto$rtlil.cc:2167:Eqx$4882
    connect \Y \rwds_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4895
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4887
    connect \B $auto$clk2fflogic.cc:192:execute$4893
    connect \S $auto$rtlil.cc:2167:Eqx$4882
    connect \Y \rwds_2x_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4905
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$4897
    connect \B $auto$clk2fflogic.cc:192:execute$4903
    connect \S $auto$rtlil.cc:2167:Eqx$4882
    connect \Y \read_cnt_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4915
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4907
    connect \B $auto$clk2fflogic.cc:192:execute$4913
    connect \S $auto$rtlil.cc:2167:Eqx$4882
    connect \Y \bus_clk_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4925
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$4917
    connect \B $auto$clk2fflogic.cc:192:execute$4923
    connect \S $auto$rtlil.cc:2167:Eqx$4882
    connect \Y \datar_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4935
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4927
    connect \B $auto$clk2fflogic.cc:192:execute$4933
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \tcsh_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4945
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4937
    connect \B $auto$clk2fflogic.cc:192:execute$4943
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \tpre_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4955
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4947
    connect \B $auto$clk2fflogic.cc:192:execute$4953
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \tacc_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4965
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4957
    connect \B $auto$clk2fflogic.cc:192:execute$4963
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \tpost_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4975
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$4967
    connect \B $auto$clk2fflogic.cc:192:execute$4973
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \trmax_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4985
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4977
    connect \B $auto$clk2fflogic.cc:192:execute$4983
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \fixed_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4995
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4987
    connect \B $auto$clk2fflogic.cc:192:execute$4993
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \double_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5005
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$4997
    connect \B $auto$clk2fflogic.cc:192:execute$5003
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \dataw_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5015
    parameter \WIDTH 48
    connect \A $auto$clk2fflogic.cc:156:execute$5007
    connect \B $auto$clk2fflogic.cc:192:execute$5013
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \CA_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5025
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$5017
    connect \B $auto$clk2fflogic.cc:192:execute$5023
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \sel_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5035
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5027
    connect \B $auto$clk2fflogic.cc:192:execute$5033
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \busy_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5045
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5037
    connect \B $auto$clk2fflogic.cc:192:execute$5043
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \read_timeout_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5055
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$5047
    connect \B $auto$clk2fflogic.cc:192:execute$5053
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \bus_state_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5065
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5057
    connect \B $auto$clk2fflogic.cc:192:execute$5063
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \valid_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5075
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$5067
    connect \B $auto$clk2fflogic.cc:192:execute$5073
    connect \S $auto$rtlil.cc:2167:Eqx$4932
    connect \Y \cycle_cnt_r
  end
  cell $anyseq $auto$setundef.cc:501:execute$5155
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5156
  end
  cell $anyseq $auto$setundef.cc:501:execute$5157
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5158
  end
  cell $anyseq $auto$setundef.cc:501:execute$5159
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5160
  end
  cell $anyseq $auto$setundef.cc:501:execute$5161
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5162
  end
  cell $anyseq $auto$setundef.cc:501:execute$5163
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5164
  end
  cell $anyseq $auto$setundef.cc:501:execute$5165
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5166
  end
  cell $anyseq $auto$setundef.cc:501:execute$5167
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5168
  end
  cell $anyseq $auto$setundef.cc:501:execute$5169
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5170
  end
  cell $anyseq $auto$setundef.cc:501:execute$5171
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5172
  end
  cell $anyseq $auto$setundef.cc:501:execute$5173
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5174
  end
  cell $anyseq $auto$setundef.cc:501:execute$5175
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5176
  end
  cell $anyseq $auto$setundef.cc:501:execute$5177
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5178
  end
  cell $anyseq $auto$setundef.cc:501:execute$5179
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5180
  end
  cell $anyseq $auto$setundef.cc:501:execute$5181
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5182
  end
  cell $anyseq $auto$setundef.cc:501:execute$5183
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5184
  end
  cell $anyseq $auto$setundef.cc:501:execute$5185
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5186
  end
  cell $anyseq $auto$setundef.cc:501:execute$5187
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5188
  end
  cell $anyseq $auto$setundef.cc:501:execute$5189
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5190
  end
  cell $anyseq $auto$setundef.cc:501:execute$5191
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5192
  end
  cell $anyseq $auto$setundef.cc:501:execute$5193
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5194
  end
  cell $anyseq $auto$setundef.cc:501:execute$5195
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5196
  end
  cell $anyseq $auto$setundef.cc:501:execute$5197
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5198
  end
  cell $anyseq $auto$setundef.cc:501:execute$5199
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5200
  end
  cell $anyseq $auto$setundef.cc:501:execute$5201
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5202
  end
  cell $anyseq $auto$setundef.cc:501:execute$5203
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5204
  end
  cell $anyseq $auto$setundef.cc:501:execute$5205
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5206
  end
  cell $anyseq $auto$setundef.cc:501:execute$5207
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5208
  end
  cell $anyseq $auto$setundef.cc:501:execute$5209
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5210
  end
  cell $anyseq $auto$setundef.cc:501:execute$5211
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5212
  end
  cell $anyseq $auto$setundef.cc:501:execute$5213
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5214
  end
  cell $anyseq $auto$setundef.cc:501:execute$5215
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5216
  end
  cell $anyseq $auto$setundef.cc:501:execute$5217
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5218
  end
  cell $anyseq $auto$setundef.cc:501:execute$5219
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5220
  end
  cell $anyseq $auto$setundef.cc:501:execute$5221
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5222
  end
  cell $anyseq $auto$setundef.cc:501:execute$5223
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5224
  end
  cell $anyseq $auto$setundef.cc:501:execute$5225
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5226
  end
  cell $anyseq $auto$setundef.cc:501:execute$5227
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5228
  end
  cell $anyseq $auto$setundef.cc:501:execute$5229
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5230
  end
  cell $anyseq $auto$setundef.cc:501:execute$5231
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5232
  end
  cell $anyseq $auto$setundef.cc:501:execute$5233
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5234
  end
  cell $anyseq $auto$setundef.cc:501:execute$5235
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5236
  end
  cell $anyseq $auto$setundef.cc:501:execute$5237
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5238
  end
  cell $anyseq $auto$setundef.cc:501:execute$5239
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5240
  end
  cell $anyseq $auto$setundef.cc:501:execute$5241
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5242
  end
  cell $anyseq $auto$setundef.cc:501:execute$5243
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5244
  end
  cell $anyseq $auto$setundef.cc:501:execute$5245
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5246
  end
  cell $anyseq $auto$setundef.cc:501:execute$5247
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5248
  end
  cell $anyseq $auto$setundef.cc:501:execute$5249
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5250
  end
  cell $anyseq $auto$setundef.cc:501:execute$5251
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5252
  end
  cell $anyseq $auto$setundef.cc:501:execute$5253
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5254
  end
  cell $anyseq $auto$setundef.cc:501:execute$5255
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5256
  end
  cell $anyseq $auto$setundef.cc:501:execute$5257
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5258
  end
  cell $anyseq $auto$setundef.cc:501:execute$5259
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5260
  end
  cell $anyseq $auto$setundef.cc:501:execute$5261
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5262
  end
  cell $anyseq $auto$setundef.cc:501:execute$5263
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5264
  end
  cell $anyseq $auto$setundef.cc:501:execute$5265
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5266
  end
  cell $anyseq $auto$setundef.cc:501:execute$5267
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5268
  end
  cell $anyseq $auto$setundef.cc:501:execute$5269
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5270
  end
  cell $anyseq $auto$setundef.cc:501:execute$5271
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5272
  end
  cell $anyseq $auto$setundef.cc:501:execute$5273
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5274
  end
  cell $anyseq $auto$setundef.cc:501:execute$5275
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5276
  end
  cell $anyseq $auto$setundef.cc:501:execute$5277
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5278
  end
  cell $anyseq $auto$setundef.cc:501:execute$5279
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5280
  end
  cell $anyseq $auto$setundef.cc:501:execute$5281
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5282
  end
  cell $anyseq $auto$setundef.cc:501:execute$5283
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5284
  end
  cell $anyseq $auto$setundef.cc:501:execute$5285
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5286
  end
  cell $anyseq $auto$setundef.cc:501:execute$5287
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5288
  end
  cell $anyseq $auto$setundef.cc:501:execute$5289
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5290
  end
  cell $anyseq $auto$setundef.cc:501:execute$5291
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5292
  end
  cell $anyseq $auto$setundef.cc:501:execute$5293
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5294
  end
  cell $anyseq $auto$setundef.cc:501:execute$5295
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5296
  end
  cell $anyseq $auto$setundef.cc:501:execute$5297
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5298
  end
  cell $anyseq $auto$setundef.cc:501:execute$5299
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5300
  end
  cell $anyseq $auto$setundef.cc:501:execute$5301
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5302
  end
  cell $anyseq $auto$setundef.cc:501:execute$5303
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5304
  end
  cell $anyseq $auto$setundef.cc:501:execute$5305
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5306
  end
  cell $anyseq $auto$setundef.cc:501:execute$5307
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5308
  end
  cell $anyseq $auto$setundef.cc:501:execute$5309
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5310
  end
  cell $anyseq $auto$setundef.cc:501:execute$5311
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5312
  end
  cell $anyseq $auto$setundef.cc:501:execute$5313
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5314
  end
  cell $anyseq $auto$setundef.cc:501:execute$5315
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5316
  end
  cell $anyseq $auto$setundef.cc:501:execute$5317
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5318
  end
  cell $anyseq $auto$setundef.cc:501:execute$5319
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5320
  end
  cell $anyseq $auto$setundef.cc:501:execute$5321
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5322
  end
  cell $anyseq $auto$setundef.cc:501:execute$5323
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5324
  end
  cell $anyseq $auto$setundef.cc:501:execute$5325
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5326
  end
  cell $anyseq $auto$setundef.cc:501:execute$5327
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5328
  end
  cell $anyseq $auto$setundef.cc:501:execute$5329
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5330
  end
  cell $anyseq $auto$setundef.cc:501:execute$5331
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5332
  end
  cell $anyseq $auto$setundef.cc:501:execute$5333
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5334
  end
  cell $anyseq $auto$setundef.cc:501:execute$5335
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5336
  end
  cell $anyseq $auto$setundef.cc:501:execute$5337
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5338
  end
  cell $anyseq $auto$setundef.cc:501:execute$5339
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5340
  end
  cell $anyseq $auto$setundef.cc:501:execute$5341
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5342
  end
  cell $anyseq $auto$setundef.cc:501:execute$5343
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5344
  end
  cell $anyseq $auto$setundef.cc:501:execute$5345
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5346
  end
  cell $anyseq $auto$setundef.cc:501:execute$5347
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5348
  end
  cell $anyseq $auto$setundef.cc:501:execute$5349
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5350
  end
  cell $anyseq $auto$setundef.cc:501:execute$5351
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5352
  end
  cell $anyseq $auto$setundef.cc:501:execute$5353
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5354
  end
  cell $anyseq $auto$setundef.cc:501:execute$5355
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5356
  end
  cell $anyseq $auto$setundef.cc:501:execute$5357
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5358
  end
  cell $anyseq $auto$setundef.cc:501:execute$5359
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5360
  end
  cell $anyseq $auto$setundef.cc:501:execute$5361
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5362
  end
  cell $anyseq $auto$setundef.cc:501:execute$5363
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5364
  end
  cell $anyseq $auto$setundef.cc:501:execute$5365
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5366
  end
  cell $anyseq $auto$setundef.cc:501:execute$5367
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5368
  end
  cell $anyseq $auto$setundef.cc:501:execute$5369
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5370
  end
  cell $anyseq $auto$setundef.cc:501:execute$5371
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5372
  end
  cell $anyseq $auto$setundef.cc:501:execute$5373
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5374
  end
  cell $anyseq $auto$setundef.cc:501:execute$5375
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5376
  end
  cell $anyseq $auto$setundef.cc:501:execute$5377
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5378
  end
  cell $anyseq $auto$setundef.cc:501:execute$5379
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5380
  end
  cell $anyseq $auto$setundef.cc:501:execute$5381
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5382
  end
  cell $anyseq $auto$setundef.cc:501:execute$5383
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5384
  end
  cell $anyseq $auto$setundef.cc:501:execute$5385
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5386
  end
  cell $anyseq $auto$setundef.cc:501:execute$5387
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5388
  end
  cell $anyseq $auto$setundef.cc:501:execute$5389
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5390
  end
  cell $anyseq $auto$setundef.cc:501:execute$5391
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5392
  end
  cell $anyseq $auto$setundef.cc:501:execute$5393
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5394
  end
  cell $anyseq $auto$setundef.cc:501:execute$5395
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5396
  end
  cell $anyseq $auto$setundef.cc:501:execute$5397
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5398
  end
  cell $anyseq $auto$setundef.cc:501:execute$5399
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5400
  end
  cell $anyseq $auto$setundef.cc:501:execute$5401
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5402
  end
  cell $anyseq $auto$setundef.cc:501:execute$5403
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5404
  end
  cell $anyseq $auto$setundef.cc:501:execute$5405
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5406
  end
  cell $anyseq $auto$setundef.cc:501:execute$5407
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5408
  end
  cell $anyseq $auto$setundef.cc:501:execute$5409
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5410
  end
  cell $anyseq $auto$setundef.cc:501:execute$5411
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5412
  end
  cell $anyseq $auto$setundef.cc:501:execute$5413
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5414
  end
  cell $anyseq $auto$setundef.cc:501:execute$5415
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5416
  end
  cell $anyseq $auto$setundef.cc:501:execute$5417
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5418
  end
  cell $anyseq $auto$setundef.cc:501:execute$5419
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5420
  end
  cell $anyseq $auto$setundef.cc:501:execute$5421
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5422
  end
  cell $anyseq $auto$setundef.cc:501:execute$5423
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5424
  end
  cell $anyseq $auto$setundef.cc:501:execute$5425
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5426
  end
  cell $anyseq $auto$setundef.cc:501:execute$5427
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5428
  end
  cell $anyseq $auto$setundef.cc:501:execute$5429
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5430
  end
  cell $anyseq $auto$setundef.cc:501:execute$5431
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5432
  end
  cell $anyseq $auto$setundef.cc:501:execute$5433
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5434
  end
  cell $anyseq $auto$setundef.cc:501:execute$5435
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5436
  end
  cell $anyseq $auto$setundef.cc:501:execute$5437
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5438
  end
  cell $anyseq $auto$setundef.cc:501:execute$5439
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5440
  end
  cell $anyseq $auto$setundef.cc:501:execute$5441
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5442
  end
  cell $anyseq $auto$setundef.cc:501:execute$5443
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5444
  end
  cell $anyseq $auto$setundef.cc:501:execute$5445
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5446
  end
  cell $anyseq $auto$setundef.cc:501:execute$5447
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5448
  end
  cell $anyseq $auto$setundef.cc:501:execute$5449
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5450
  end
  cell $anyseq $auto$setundef.cc:501:execute$5451
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5452
  end
  cell $anyseq $auto$setundef.cc:501:execute$5453
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5454
  end
  attribute \src "hyperram.v:1000.56-1000.78"
  cell $eq $eq$hyperram.v:1000$1661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1000$1661_Y
  end
  attribute \src "hyperram.v:1001.35-1001.51"
  cell $eq $eq$hyperram.v:1001$1663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $eq$hyperram.v:1001$1663_Y
  end
  attribute \src "hyperram.v:1003.56-1003.80"
  cell $eq $eq$hyperram.v:1003$1670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1003$1670_Y
  end
  attribute \src "hyperram.v:1005.40-1005.105"
  cell $eq $eq$hyperram.v:1005$1678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:1005$1677_Y
    connect \Y $eq$hyperram.v:1005$1678_Y
  end
  attribute \src "hyperram.v:1007.39-1007.105"
  cell $eq $eq$hyperram.v:1007$1685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:1007$1684_Y
    connect \Y $eq$hyperram.v:1007$1685_Y
  end
  attribute \src "hyperram.v:1010.61-1010.82"
  cell $eq $eq$hyperram.v:1010$1692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:1010$1692_Y
  end
  attribute \src "hyperram.v:1011.36-1011.66"
  cell $eq $eq$hyperram.v:1011$1696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B { $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [6:0] }
    connect \Y $eq$hyperram.v:1011$1696_Y
  end
  attribute \src "hyperram.v:1013.38-1013.53"
  cell $eq $eq$hyperram.v:1013$1697
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1013$1697_Y
  end
  attribute \src "hyperram.v:1015.38-1015.53"
  cell $eq $eq$hyperram.v:1015$1698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1015$1698_Y
  end
  attribute \src "hyperram.v:1018.24-1018.55"
  cell $eq $eq$hyperram.v:1018$1703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5047
    connect \B 2'11
    connect \Y $eq$hyperram.v:1010$1690_Y
  end
  attribute \src "hyperram.v:1019.36-1019.52"
  cell $eq $eq$hyperram.v:1019$1707
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1019$1707_Y
  end
  attribute \src "hyperram.v:1021.25-1021.54"
  cell $eq $eq$hyperram.v:1021$1712
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5047
    connect \B 3'100
    connect \Y $eq$hyperram.v:1021$1712_Y
  end
  attribute \src "hyperram.v:1021.60-1021.88"
  cell $eq $eq$hyperram.v:1021$1713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5047
    connect \B 3'101
    connect \Y $eq$hyperram.v:1021$1713_Y
  end
  attribute \src "hyperram.v:1021.95-1021.116"
  cell $eq $eq$hyperram.v:1021$1716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $eq$hyperram.v:1021$1716_Y
  end
  attribute \src "hyperram.v:1022.32-1022.54"
  cell $eq $eq$hyperram.v:1022$1718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpost_r
    connect \Y $eq$hyperram.v:1022$1718_Y
  end
  attribute \src "hyperram.v:1024.24-1024.52"
  cell $eq $eq$hyperram.v:1024$1723
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5047
    connect \B 3'110
    connect \Y $eq$hyperram.v:1024$1723_Y
  end
  attribute \src "hyperram.v:1024.58-1024.79"
  cell $logic_not $eq$hyperram.v:1024$1725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $eq$hyperram.v:1024$1725_Y
  end
  attribute \src "hyperram.v:1025.32-1025.53"
  cell $eq $eq$hyperram.v:1025$1727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tcsh_r
    connect \Y $eq$hyperram.v:1025$1727_Y
  end
  attribute \src "hyperram.v:1032.24-1032.52"
  cell $logic_not $eq$hyperram.v:1032$1735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5047
    connect \Y $eq$hyperram.v:1032$1735_Y
  end
  attribute \src "hyperram.v:1050.9-1050.32"
  cell $logic_not $eq$hyperram.v:1050$1760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5067
    connect \Y $eq$hyperram.v:1050$1760_Y
  end
  attribute \src "hyperram.v:1056.8-1056.27"
  cell $eq $eq$hyperram.v:1056$1764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1056$1764_Y
  end
  attribute \src "hyperram.v:1064.13-1064.33"
  cell $eq $eq$hyperram.v:1064$1812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $0$past$hyperram.v:1064$1062$0[0:0]$1321
  end
  attribute \src "hyperram.v:1065.30-1065.42"
  cell $logic_not $eq$hyperram.v:1065$1776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \datar_r
    connect \Y $eq$hyperram.v:1065$1776_Y
  end
  attribute \src "hyperram.v:1068.33-1068.68"
  cell $eq $eq$hyperram.v:1068$1784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$hyperram.v:1068$1783_Y
    connect \B $auto$clk2fflogic.cc:156:execute$4897
    connect \Y $eq$hyperram.v:1068$1784_Y
  end
  attribute \src "hyperram.v:1077.16-1077.41"
  cell $eq $eq$hyperram.v:1077$1790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [31:24]
    connect \B $past$hyperram.v:1077$1069$0
    connect \Y $eq$hyperram.v:1077$1790_Y
  end
  attribute \src "hyperram.v:1078.16-1078.41"
  cell $eq $eq$hyperram.v:1078$1791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [23:16]
    connect \B $past$hyperram.v:1077$1069$0
    connect \Y $eq$hyperram.v:1078$1791_Y
  end
  attribute \src "hyperram.v:1079.16-1079.41"
  cell $eq $eq$hyperram.v:1079$1792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [15:8]
    connect \B $past$hyperram.v:1077$1069$0
    connect \Y $eq$hyperram.v:1079$1792_Y
  end
  attribute \src "hyperram.v:1080.16-1080.41"
  cell $eq $eq$hyperram.v:1080$1793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [7:0]
    connect \B $past$hyperram.v:1077$1069$0
    connect \Y $eq$hyperram.v:1080$1793_Y
  end
  attribute \src "hyperram.v:1088.29-1088.53"
  cell $eq $eq$hyperram.v:1088$1807
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \dataw_r
    connect \B $past$hyperram.v:1088$1077$0
    connect \Y $eq$hyperram.v:1088$1807_Y
  end
  attribute \src "hyperram.v:1089.26-1089.47"
  cell $eq $eq$hyperram.v:1089$1808
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B $past$hyperram.v:1089$1078$0
    connect \Y $eq$hyperram.v:1089$1808_Y
  end
  attribute \src "hyperram.v:1090.29-1090.60"
  cell $eq $eq$hyperram.v:1090$1809
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \B $past$hyperram.v:1090$1079$0
    connect \Y $eq$hyperram.v:1090$1809_Y
  end
  attribute \src "hyperram.v:1091.28-1091.53"
  cell $eq $eq$hyperram.v:1091$1811
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:1091$1810_Y
    connect \Y $eq$hyperram.v:1091$1811_Y
  end
  attribute \src "hyperram.v:240.10-240.26"
  cell $logic_not $eq$hyperram.v:240$1203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $eq$hyperram.v:240$1203_Y
  end
  attribute \src "hyperram.v:240.32-240.47"
  cell $logic_not $eq$hyperram.v:240$1204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $eq$hyperram.v:240$1204_Y
  end
  attribute \src "hyperram.v:297.9-297.25"
  cell $eq $eq$hyperram.v:297$1227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:297$1227_Y
  end
  attribute \src "hyperram.v:855.11-855.33"
  cell $eq $eq$hyperram.v:855$1501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $not$hyperram.v:855$1500_Y
    connect \Y $eq$hyperram.v:855$1501_Y
  end
  attribute \src "hyperram.v:867.24-867.47"
  cell $eq $eq$hyperram.v:867$1511
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tcsh_r
    connect \B $past$hyperram.v:867$1000$0
    connect \Y $eq$hyperram.v:867$1511_Y
  end
  attribute \src "hyperram.v:868.24-868.47"
  cell $eq $eq$hyperram.v:868$1512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpre_r
    connect \B $past$hyperram.v:868$1001$0
    connect \Y $eq$hyperram.v:868$1512_Y
  end
  attribute \src "hyperram.v:869.25-869.50"
  cell $eq $eq$hyperram.v:869$1513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpost_r
    connect \B $past$hyperram.v:869$1002$0
    connect \Y $eq$hyperram.v:869$1513_Y
  end
  attribute \src "hyperram.v:872.27-872.52"
  cell $eq $eq$hyperram.v:872$1515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B $past$hyperram.v:871$1003$0
    connect \Y $eq$hyperram.v:872$1515_Y
  end
  attribute \src "hyperram.v:874.27-874.49"
  cell $eq $eq$hyperram.v:874$1516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:874$1516_Y
  end
  attribute \src "hyperram.v:877.26-877.49"
  cell $eq $eq$hyperram.v:877$1518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B $past$hyperram.v:876$1005$0
    connect \Y $eq$hyperram.v:877$1518_Y
  end
  attribute \src "hyperram.v:879.26-879.44"
  cell $eq $eq$hyperram.v:879$1519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:879$1519_Y
  end
  attribute \src "hyperram.v:881.12-881.53"
  cell $eq $eq$hyperram.v:881$1520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fixed_latency_r
    connect \B $past$hyperram.v:881$1007$0
    connect \Y $eq$hyperram.v:881$1520_Y
  end
  attribute \src "hyperram.v:882.12-882.55"
  cell $eq $eq$hyperram.v:882$1521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \double_latency_r
    connect \B $past$hyperram.v:882$1008$0
    connect \Y $eq$hyperram.v:882$1521_Y
  end
  attribute \src "hyperram.v:894.12-894.58"
  cell $eq $eq$hyperram.v:894$1531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B $shiftx$hyperram.v:0$1530_Y
    connect \Y $eq$hyperram.v:894$1531_Y
  end
  attribute \src "hyperram.v:908.12-908.61"
  cell $eq $eq$hyperram.v:908$1535
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B $shiftx$hyperram.v:0$1534_Y
    connect \Y $eq$hyperram.v:908$1535_Y
  end
  attribute \src "hyperram.v:929.30-929.62"
  cell $eq $eq$hyperram.v:929$1546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \B $auto$wreduce.cc:454:run$4339 [0]
    connect \Y $eq$hyperram.v:929$1546_Y
  end
  attribute \src "hyperram.v:949.30-949.58"
  cell $eq $eq$hyperram.v:949$1556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \B $not$hyperram.v:949$1555_Y
    connect \Y $eq$hyperram.v:949$1556_Y
  end
  attribute \src "hyperram.v:961.7-961.34"
  cell $eq $eq$hyperram.v:961$1565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5047
    connect \B 1'1
    connect \Y $eq$hyperram.v:961$1565_Y
  end
  attribute \src "hyperram.v:964.7-964.33"
  cell $eq $eq$hyperram.v:964$1569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5047
    connect \B 2'10
    connect \Y $eq$hyperram.v:1000$1659_Y
  end
  attribute \src "hyperram.v:982.24-982.46"
  cell $logic_not $eq$hyperram.v:982$1610
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4897
    connect \Y $eq$hyperram.v:982$1610_Y
  end
  attribute \src "hyperram.v:991.24-991.57"
  cell $eq $eq$hyperram.v:991$1631
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5047
    connect \B \bus_state_r
    connect \Y $eq$hyperram.v:991$1631_Y
  end
  attribute \src "hyperram.v:992.27-992.64"
  cell $eq $eq$hyperram.v:992$1636
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5067
    connect \B $add$hyperram.v:992$1635_Y
    connect \Y $eq$hyperram.v:992$1636_Y
  end
  attribute \src "hyperram.v:995.31-995.52"
  cell $eq $eq$hyperram.v:995$1645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpre_r
    connect \Y $eq$hyperram.v:995$1645_Y
  end
  attribute \src "hyperram.v:998.30-998.46"
  cell $eq $eq$hyperram.v:998$1654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:998$1654_Y
  end
  attribute \src "hyperram.v:172.17-172.35"
  cell $ge $ge$hyperram.v:172$1188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_i
    connect \B 2'10
    connect \Y $ge$hyperram.v:172$1188_Y
  end
  attribute \src "hyperram.v:174.18-174.40"
  cell $ge $ge$hyperram.v:174$1191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_i
    connect \B 3'100
    connect \Y $ge$hyperram.v:174$1191_Y
  end
  attribute \src "hyperram.v:860.24-860.42"
  cell $ge $ge$hyperram.v:860$1504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $ge$hyperram.v:860$1504_Y
  end
  attribute \src "hyperram.v:861.25-861.47"
  cell $ge $ge$hyperram.v:861$1505
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $ge$hyperram.v:861$1505_Y
  end
  attribute \src "hyperram.v:871.8-871.37"
  cell $ge $ge$hyperram.v:871$1514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:871$1003$0
    connect \B 3'100
    connect \Y $ge$hyperram.v:871$1514_Y
  end
  attribute \src "hyperram.v:876.8-876.33"
  cell $ge $ge$hyperram.v:876$1517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:876$1005$0
    connect \B 2'10
    connect \Y $ge$hyperram.v:876$1517_Y
  end
  attribute \module_not_derived 1
  attribute \src "hyperram.v:0.0-0.0"
  cell $initstate $initstate$1082
    connect \Y $0$formal$hyperram.v:392$1081_EN[0:0]$1830
  end
  attribute \src "hyperram.v:1000.7-1000.51"
  cell $logic_and $logic_and$hyperram.v:1000$1660
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1658_Y
    connect \B $eq$hyperram.v:1000$1659_Y
    connect \Y $logic_and$hyperram.v:1000$1660_Y
  end
  attribute \src "hyperram.v:1000.7-1000.79"
  cell $logic_and $logic_and$hyperram.v:1000$1662
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1660_Y
    connect \B $eq$hyperram.v:1000$1661_Y
    connect \Y $logic_and$hyperram.v:1000$1662_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81"
  cell $logic_and $logic_and$hyperram.v:1003$1671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1660_Y
    connect \B $eq$hyperram.v:1003$1670_Y
    connect \Y $logic_and$hyperram.v:1003$1671_Y
  end
  attribute \src "hyperram.v:1010.7-1010.56"
  cell $logic_and $logic_and$hyperram.v:1010$1691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1658_Y
    connect \B $eq$hyperram.v:1010$1690_Y
    connect \Y $logic_and$hyperram.v:1010$1691_Y
  end
  attribute \src "hyperram.v:1010.7-1010.83"
  cell $logic_and $logic_and$hyperram.v:1010$1693
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1010$1691_Y
    connect \B $eq$hyperram.v:1010$1692_Y
    connect \Y $logic_and$hyperram.v:1010$1693_Y
  end
  attribute \src "hyperram.v:1018.7-1018.84"
  cell $logic_and $logic_and$hyperram.v:1018$1706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1010$1691_Y
    connect \B $eq$hyperram.v:1000$1661_Y
    connect \Y $logic_and$hyperram.v:1018$1706_Y
  end
  attribute \src "hyperram.v:1021.7-1021.90"
  cell $logic_and $logic_and$hyperram.v:1021$1715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1658_Y
    connect \B $logic_or$hyperram.v:1021$1714_Y
    connect \Y $logic_and$hyperram.v:1021$1715_Y
  end
  attribute \src "hyperram.v:1021.7-1021.117"
  cell $logic_and $logic_and$hyperram.v:1021$1717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1021$1715_Y
    connect \B $eq$hyperram.v:1021$1716_Y
    connect \Y $logic_and$hyperram.v:1021$1717_Y
  end
  attribute \src "hyperram.v:1024.7-1024.53"
  cell $logic_and $logic_and$hyperram.v:1024$1724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1658_Y
    connect \B $eq$hyperram.v:1024$1723_Y
    connect \Y $logic_and$hyperram.v:1024$1724_Y
  end
  attribute \src "hyperram.v:1024.7-1024.80"
  cell $logic_and $logic_and$hyperram.v:1024$1726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1024$1724_Y
    connect \B $eq$hyperram.v:1024$1725_Y
    connect \Y $logic_and$hyperram.v:1024$1726_Y
  end
  attribute \src "hyperram.v:1032.7-1032.96"
  cell $logic_and $logic_and$hyperram.v:1032$1739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$1736_Y
    connect \B $logic_or$hyperram.v:1032$1738_Y
    connect \Y $logic_and$hyperram.v:1032$1739_Y
  end
  attribute \src "hyperram.v:1035.7-1035.64"
  cell $logic_and $logic_and$hyperram.v:1035$1743
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1024$1725_Y
    connect \B $eq$hyperram.v:1024$1723_Y
    connect \Y $logic_and$hyperram.v:1035$1743_Y
  end
  attribute \src "hyperram.v:1038.7-1038.47"
  cell $logic_and $logic_and$hyperram.v:1038$1746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:1038$1744_Y
    connect \B $eq$hyperram.v:1024$1725_Y
    connect \Y $logic_and$hyperram.v:1038$1746_Y
  end
  attribute \src "hyperram.v:1038.7-1038.81"
  cell $logic_and $logic_and$hyperram.v:1038$1748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1746_Y
    connect \B $eq$hyperram.v:1032$1735_Y
    connect \Y $logic_and$hyperram.v:1038$1748_Y
  end
  attribute \src "hyperram.v:1038.7-1038.104"
  cell $logic_and $logic_and$hyperram.v:1038$1750
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1748_Y
    connect \B $logic_not$hyperram.v:1038$1749_Y
    connect \Y $logic_and$hyperram.v:1038$1750_Y
  end
  attribute \src "hyperram.v:1038.7-1038.122"
  cell $logic_and $logic_and$hyperram.v:1038$1751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1750_Y
    connect \B $past$hyperram.v:1032$1052$0
    connect \Y $logic_and$hyperram.v:1038$1751_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64"
  cell $logic_and $logic_and$hyperram.v:1049$1759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1021$1713_Y
    connect \B $eq$hyperram.v:1021$1716_Y
    connect \Y $logic_and$hyperram.v:1049$1759_Y
  end
  attribute \src "hyperram.v:1050.8-1050.61"
  cell $logic_and $logic_and$hyperram.v:1050$1762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1050$1760_Y
    connect \B $ne$hyperram.v:1050$1761_Y
    connect \Y $logic_and$hyperram.v:1050$1762_Y
  end
  attribute \src "hyperram.v:1056.91-1056.136"
  cell $logic_and $logic_and$hyperram.v:1056$1770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1692_Y
    connect \B $auto$clk2fflogic.cc:156:execute$5067
    connect \Y $logic_and$hyperram.v:1056$1770_Y
  end
  attribute \src "hyperram.v:1067.7-1067.65"
  cell $logic_and $logic_and$hyperram.v:1067$1779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:1067$1777_Y
    connect \B $eq$hyperram.v:1010$1692_Y
    connect \Y $logic_and$hyperram.v:1067$1779_Y
  end
  attribute \src "hyperram.v:1067.7-1067.102"
  cell $logic_and $logic_and$hyperram.v:1067$1780
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1067$1779_Y
    connect \B $past$hyperram.v:1067$1064$0
    connect \Y $logic_and$hyperram.v:1067$1780_Y
  end
  attribute \src "hyperram.v:1067.7-1067.134"
  cell $logic_and $logic_and$hyperram.v:1067$1782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1067$1780_Y
    connect \B $logic_or$hyperram.v:1067$1781_Y
    connect \Y $logic_and$hyperram.v:1067$1782_Y
  end
  attribute \src "hyperram.v:1071.7-1071.62"
  cell $logic_and $logic_and$hyperram.v:1071$1787
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1692_Y
    connect \B $logic_or$hyperram.v:1067$1781_Y
    connect \Y $logic_and$hyperram.v:1071$1787_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99"
  cell $logic_and $logic_and$hyperram.v:1071$1789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1071$1787_Y
    connect \B $ne$hyperram.v:1071$1788_Y
    connect \Y $logic_and$hyperram.v:1071$1789_Y
  end
  attribute \src "hyperram.v:1086.6-1086.35"
  cell $logic_and $logic_and$hyperram.v:1086$1795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1038$1744_Y
    connect \Y $logic_and$hyperram.v:1086$1795_Y
  end
  attribute \src "hyperram.v:1086.6-1086.45"
  cell $logic_and $logic_and$hyperram.v:1086$1797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1086$1795_Y
    connect \B $logic_not$hyperram.v:1029$1728_Y
    connect \Y $logic_and$hyperram.v:1086$1797_Y
  end
  attribute \src "hyperram.v:1087.7-1087.75"
  cell $logic_and $logic_and$hyperram.v:1087$1804
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$1736_Y
    connect \B $past$hyperram.v:1032$1051$0
    connect \Y $logic_and$hyperram.v:1087$1804_Y
  end
  attribute \src "hyperram.v:1087.7-1087.86"
  cell $logic_and $logic_and$hyperram.v:1087$1806
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1087$1804_Y
    connect \B $logic_not$hyperram.v:1087$1805_Y
    connect \Y $logic_and$hyperram.v:1087$1806_Y
  end
  attribute \src "hyperram.v:145.9-145.31"
  cell $logic_and $logic_and$hyperram.v:145$1180
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_start
    connect \B $logic_not$hyperram.v:1087$1805_Y
    connect \Y $logic_and$hyperram.v:145$1180_Y
  end
  attribute \src "hyperram.v:164.9-164.62"
  cell $logic_and $logic_and$hyperram.v:164$1187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:164$1183_Y
    connect \B $logic_or$hyperram.v:164$1186_Y
    connect \Y $logic_and$hyperram.v:164$1187_Y
  end
  attribute \src "hyperram.v:245.24-245.63"
  cell $logic_and $logic_and$hyperram.v:245$1208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:240$1203_Y
    connect \B $ne$hyperram.v:245$1207_Y
    connect \Y $logic_and$hyperram.v:245$1208_Y
  end
  attribute \src "hyperram.v:270.21-270.70"
  cell $logic_and $logic_and$hyperram.v:270$1215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:1041$1752_Y
    connect \B $ne$hyperram.v:270$1214_Y
    connect \Y $logic_and$hyperram.v:270$1215_Y
  end
  attribute \src "hyperram.v:270.21-270.97"
  cell $logic_and $logic_and$hyperram.v:270$1217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$1215_Y
    connect \B $ne$hyperram.v:270$1216_Y
    connect \Y $logic_and$hyperram.v:270$1217_Y
  end
  attribute \src "hyperram.v:270.103-270.146"
  cell $logic_and $logic_and$hyperram.v:270$1220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1692_Y
    connect \B $lt$hyperram.v:270$1219_Y
    connect \Y $logic_and$hyperram.v:270$1220_Y
  end
  attribute \src "hyperram.v:270.21-270.147"
  cell $logic_and $logic_and$hyperram.v:270$1222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$1217_Y
    connect \B $logic_not$hyperram.v:270$1221_Y
    connect \Y \clk_active
  end
  attribute \src "hyperram.v:309.10-309.37"
  cell $logic_and $logic_and$hyperram.v:309$1229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_i
    connect \B $logic_not$hyperram.v:309$1228_Y
    connect \Y $logic_and$hyperram.v:309$1229_Y
  end
  attribute \src "hyperram.v:309.43-309.66"
  cell $logic_and $logic_and$hyperram.v:309$1230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rwds_r
    connect \B \read_cnt_r [0]
    connect \Y $logic_and$hyperram.v:309$1230_Y
  end
  attribute \src "hyperram.v:338.20-338.69"
  cell $logic_and $logic_and$hyperram.v:338$1249
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:338$1247_Y
    connect \B $ne$hyperram.v:333$1238_Y
    connect \Y \hb_dq_oen
  end
  attribute \src "hyperram.v:402.10-402.15"
  cell $logic_and $logic_and$hyperram.v:402$1487
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1484_Y }
    connect \B $logic_not$hyperram.v:0$1486_Y
    connect \Y $logic_and$hyperram.v:402$1487_Y
  end
  attribute \src "hyperram.v:402.26-402.31"
  cell $logic_and $logic_and$hyperram.v:402$1491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$1489_Y
    connect \B { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_and$hyperram.v:402$1491_Y
  end
  attribute \src "hyperram.v:403.17-403.22"
  cell $logic_and $logic_and$hyperram.v:403$1496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1493_Y }
    connect \B $logic_not$hyperram.v:0$1495_Y
    connect \Y $logic_and$hyperram.v:403$1496_Y
  end
  attribute \src "hyperram.v:854.6-854.28"
  cell $logic_and $logic_and$hyperram.v:854$1499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1029$1728_Y
    connect \Y $logic_and$hyperram.v:1029$1729_Y
  end
  attribute \src "hyperram.v:866.7-866.63"
  cell $logic_and $logic_and$hyperram.v:866$1510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1032$1735_Y
    connect \B $0$past$hyperram.v:1064$1062$0[0:0]$1321
    connect \Y $logic_and$hyperram.v:866$1510_Y
  end
  attribute \src "hyperram.v:922.7-922.46"
  cell $logic_and $logic_and$hyperram.v:922$1540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$1661_Y
    connect \B $logic_not$hyperram.v:335$1241_Y
    connect \Y $logic_and$hyperram.v:335$1242_Y
  end
  attribute \src "hyperram.v:954.6-954.34"
  cell $logic_and $logic_and$hyperram.v:954$1557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $and$hyperram.v:0$1484_Y
    connect \Y $logic_and$hyperram.v:954$1557_Y
  end
  attribute \src "hyperram.v:965.64-965.102"
  cell $logic_and $logic_and$hyperram.v:965$1572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$1661_Y
    connect \B \CA_r [46]
    connect \Y $logic_and$hyperram.v:965$1572_Y
  end
  attribute \src "hyperram.v:971.115-971.149"
  cell $logic_and $logic_and$hyperram.v:971$1587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1692_Y
    connect \B \CA_r [47]
    connect \Y $logic_and$hyperram.v:971$1587_Y
  end
  attribute \src "hyperram.v:979.7-979.12"
  cell $logic_and $logic_and$hyperram.v:979$1600
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$1598_Y
    connect \B { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_and$hyperram.v:1000$1658_Y
  end
  attribute \src "hyperram.v:979.7-979.48"
  cell $logic_and $logic_and$hyperram.v:979$1602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1658_Y
    connect \B $eq$hyperram.v:1050$1760_Y
    connect \Y $logic_and$hyperram.v:979$1602_Y
  end
  attribute \src "hyperram.v:979.7-979.82"
  cell $logic_and $logic_and$hyperram.v:979$1604
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:979$1602_Y
    connect \B $ne$hyperram.v:979$1603_Y
    connect \Y $logic_and$hyperram.v:979$1604_Y
  end
  attribute \src "hyperram.v:982.7-982.47"
  cell $logic_and $logic_and$hyperram.v:982$1611
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1658_Y
    connect \B $eq$hyperram.v:982$1610_Y
    connect \Y $logic_and$hyperram.v:982$1611_Y
  end
  attribute \src "hyperram.v:982.7-982.81"
  cell $logic_and $logic_and$hyperram.v:982$1613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:982$1611_Y
    connect \B $eq$hyperram.v:1021$1713_Y
    connect \Y $logic_and$hyperram.v:982$1613_Y
  end
  attribute \src "hyperram.v:985.7-985.53"
  cell $logic_and $logic_and$hyperram.v:985$1620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1658_Y
    connect \B $eq$hyperram.v:1032$1735_Y
    connect \Y $logic_and$hyperram.v:1032$1736_Y
  end
  attribute \src "hyperram.v:985.7-985.82"
  cell $logic_and $logic_and$hyperram.v:985$1622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$1736_Y
    connect \B $eq$hyperram.v:1050$1760_Y
    connect \Y $logic_and$hyperram.v:985$1622_Y
  end
  attribute \src "hyperram.v:985.7-985.99"
  cell $logic_and $logic_and$hyperram.v:985$1623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:985$1622_Y
    connect \B $auto$clk2fflogic.cc:156:execute$5027
    connect \Y $logic_and$hyperram.v:985$1623_Y
  end
  attribute \src "hyperram.v:991.7-991.58"
  cell $logic_and $logic_and$hyperram.v:991$1632
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1658_Y
    connect \B $eq$hyperram.v:991$1631_Y
    connect \Y $logic_and$hyperram.v:991$1632_Y
  end
  attribute \src "hyperram.v:991.7-991.85"
  cell $logic_and $logic_and$hyperram.v:991$1634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:991$1632_Y
    connect \B $ne$hyperram.v:1041$1752_Y
    connect \Y $logic_and$hyperram.v:991$1634_Y
  end
  attribute \src "hyperram.v:994.7-994.79"
  cell $logic_and $logic_and$hyperram.v:994$1644
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$1736_Y
    connect \B $0$past$hyperram.v:1064$1062$0[0:0]$1321
    connect \Y $logic_and$hyperram.v:994$1644_Y
  end
  attribute \src "hyperram.v:997.7-997.52"
  cell $logic_and $logic_and$hyperram.v:997$1651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1658_Y
    connect \B $eq$hyperram.v:961$1565_Y
    connect \Y $logic_and$hyperram.v:997$1651_Y
  end
  attribute \src "hyperram.v:997.7-997.77"
  cell $logic_and $logic_and$hyperram.v:997$1653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:997$1651_Y
    connect \B $eq$hyperram.v:1056$1764_Y
    connect \Y $logic_and$hyperram.v:997$1653_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1486
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_not$hyperram.v:0$1486_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1484_Y }
    connect \Y $logic_not$hyperram.v:0$1489_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_not$hyperram.v:0$1495_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1493_Y }
    connect \Y $logic_not$hyperram.v:0$1598_Y
  end
  attribute \src "hyperram.v:1005.97-1005.105"
  cell $logic_not $logic_not$hyperram.v:1005$1676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$4331 [0]
  end
  attribute \src "hyperram.v:1029.22-1029.28"
  cell $logic_not $logic_not$hyperram.v:1029$1728
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y $logic_not$hyperram.v:1029$1728_Y
  end
  attribute \src "hyperram.v:1032.80-1032.95"
  cell $logic_not $logic_not$hyperram.v:1032$1737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1032$1052$0
    connect \Y $logic_not$hyperram.v:1032$1737_Y
  end
  attribute \src "hyperram.v:1038.7-1038.20"
  cell $logic_not $logic_not$hyperram.v:1038$1744
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$1484_Y
    connect \Y $logic_not$hyperram.v:1038$1744_Y
  end
  attribute \src "hyperram.v:1038.85-1038.104"
  cell $logic_not $logic_not$hyperram.v:1038$1749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1032$1051$0
    connect \Y $logic_not$hyperram.v:1038$1749_Y
  end
  attribute \src "hyperram.v:1053.33-1053.48"
  cell $logic_not $logic_not$hyperram.v:1053$1763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_timeout_r
    connect \Y $logic_not$hyperram.v:1053$1763_Y
  end
  attribute \src "hyperram.v:1087.79-1087.86"
  cell $logic_not $logic_not$hyperram.v:1087$1805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y $logic_not$hyperram.v:1087$1805_Y
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $logic_not $logic_not$hyperram.v:164$1183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$hyperram.v:164$1182_Y
    connect \Y $logic_not$hyperram.v:164$1183_Y
  end
  attribute \src "hyperram.v:270.101-270.147"
  cell $logic_not $logic_not$hyperram.v:270$1221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$1220_Y
    connect \Y $logic_not$hyperram.v:270$1221_Y
  end
  attribute \src "hyperram.v:309.23-309.37"
  cell $logic_not $logic_not$hyperram.v:309$1228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r [0]
    connect \Y $logic_not$hyperram.v:309$1228_Y
  end
  attribute \src "hyperram.v:335.50-335.61"
  cell $logic_not $logic_not$hyperram.v:335$1241
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \Y $logic_not$hyperram.v:335$1241_Y
  end
  attribute \src "hyperram.v:393.16-393.22"
  cell $logic_not $logic_not$hyperram.v:393$1834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \Y $0$formal$hyperram.v:393$1083_CHECK[0:0]$1832
  end
  attribute \src "hyperram.v:889.26-889.36"
  cell $logic_not $logic_not$hyperram.v:889$1527
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_dq_oen
    connect \Y $logic_not$hyperram.v:889$1527_Y
  end
  attribute \src "hyperram.v:923.28-923.40"
  cell $logic_not $logic_not$hyperram.v:923$1541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_oen
    connect \Y $logic_not$hyperram.v:923$1541_Y
  end
  attribute \src "hyperram.v:931.30-931.40"
  cell $logic_not $logic_not$hyperram.v:931$1547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \Y $logic_not$hyperram.v:931$1547_Y
  end
  attribute \src "hyperram.v:945.27-945.36"
  cell $logic_not $logic_not$hyperram.v:945$1552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y $logic_not$hyperram.v:945$1552_Y
  end
  attribute \src "hyperram.v:1021.24-1021.89"
  cell $logic_or $logic_or$hyperram.v:1021$1714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1021$1712_Y
    connect \B $eq$hyperram.v:1021$1713_Y
    connect \Y $logic_or$hyperram.v:1021$1714_Y
  end
  attribute \src "hyperram.v:1032.58-1032.95"
  cell $logic_or $logic_or$hyperram.v:1032$1738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1032$1051$0
    connect \B $logic_not$hyperram.v:1032$1737_Y
    connect \Y $logic_or$hyperram.v:1032$1738_Y
  end
  attribute \src "hyperram.v:1056.7-1056.58"
  cell $logic_or $logic_or$hyperram.v:1056$1766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$1764_Y
    connect \B $eq$hyperram.v:1003$1670_Y
    connect \Y $logic_or$hyperram.v:1056$1766_Y
  end
  attribute \src "hyperram.v:1056.7-1056.86"
  cell $logic_or $logic_or$hyperram.v:1056$1768
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:1056$1766_Y
    connect \B $eq$hyperram.v:1000$1661_Y
    connect \Y $logic_or$hyperram.v:1056$1768_Y
  end
  attribute \src "hyperram.v:1056.7-1056.137"
  cell $logic_or $logic_or$hyperram.v:1056$1771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:1056$1768_Y
    connect \B $logic_and$hyperram.v:1056$1770_Y
    connect \Y $logic_or$hyperram.v:1056$1771_Y
  end
  attribute \src "hyperram.v:1067.107-1067.133"
  cell $logic_or $logic_or$hyperram.v:1067$1781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1067$1065$0
    connect \B \rwds_r
    connect \Y $logic_or$hyperram.v:1067$1781_Y
  end
  attribute \src "hyperram.v:164.27-164.61"
  cell $logic_or $logic_or$hyperram.v:164$1186
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \B $logic_and$hyperram.v:145$1180_Y
    connect \Y $logic_or$hyperram.v:164$1186_Y
  end
  attribute \src "hyperram.v:240.9-240.48"
  cell $logic_or $logic_or$hyperram.v:240$1205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:240$1203_Y
    connect \B $eq$hyperram.v:240$1204_Y
    connect \Y $logic_or$hyperram.v:240$1205_Y
  end
  attribute \src "hyperram.v:309.9-309.67"
  cell $logic_or $logic_or$hyperram.v:309$1231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:309$1229_Y
    connect \B $logic_and$hyperram.v:309$1230_Y
    connect \Y $logic_or$hyperram.v:309$1231_Y
  end
  attribute \src "hyperram.v:328.19-328.51"
  cell $logic_or $logic_or$hyperram.v:328$1236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1024$1725_Y
    connect \B \rst_i
    connect \Y \hb_csn_o
  end
  attribute \src "hyperram.v:333.22-333.60"
  cell $logic_or $logic_or$hyperram.v:333$1239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:333$1238_Y
    connect \B \CA_r [46]
    connect \Y \hb_rwds_oen
  end
  attribute \src "hyperram.v:402.10-402.38"
  cell $logic_or $logic_or$hyperram.v:402$1492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:402$1487_Y
    connect \B $logic_and$hyperram.v:402$1491_Y
    connect \Y $logic_or$hyperram.v:402$1492_Y
  end
  attribute \src "hyperram.v:888.7-888.56"
  cell $logic_or $logic_or$hyperram.v:888$1526
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$1764_Y
    connect \B $eq$hyperram.v:1000$1661_Y
    connect \Y $logic_or$hyperram.v:888$1526_Y
  end
  attribute \src "hyperram.v:959.32-959.81"
  cell $logic_or $logic_or$hyperram.v:959$1564
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1024$1725_Y
    connect \B $0$past$hyperram.v:1064$1062$0[0:0]$1321
    connect \Y $logic_or$hyperram.v:959$1564_Y
  end
  attribute \src "hyperram.v:962.30-962.77"
  cell $logic_or $logic_or$hyperram.v:962$1568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$past$hyperram.v:1064$1062$0[0:0]$1321
    connect \B $eq$hyperram.v:1056$1764_Y
    connect \Y $logic_or$hyperram.v:962$1568_Y
  end
  attribute \src "hyperram.v:965.38-965.103"
  cell $logic_or $logic_or$hyperram.v:965$1573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$1764_Y
    connect \B $logic_and$hyperram.v:965$1572_Y
    connect \Y $logic_or$hyperram.v:965$1573_Y
  end
  attribute \src "hyperram.v:965.38-965.133"
  cell $logic_or $logic_or$hyperram.v:965$1575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:965$1573_Y
    connect \B $eq$hyperram.v:1003$1670_Y
    connect \Y $logic_or$hyperram.v:965$1575_Y
  end
  attribute \src "hyperram.v:968.33-968.84"
  cell $logic_or $logic_or$hyperram.v:968$1579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$1661_Y
    connect \B $eq$hyperram.v:1021$1716_Y
    connect \Y $logic_or$hyperram.v:968$1579_Y
  end
  attribute \src "hyperram.v:971.39-971.110"
  cell $logic_or $logic_or$hyperram.v:971$1585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1003$1670_Y
    connect \B $logic_and$hyperram.v:335$1242_Y
    connect \Y $logic_or$hyperram.v:971$1585_Y
  end
  attribute \src "hyperram.v:971.39-971.151"
  cell $logic_or $logic_or$hyperram.v:971$1588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:971$1585_Y
    connect \B $logic_and$hyperram.v:971$1587_Y
    connect \Y $logic_or$hyperram.v:971$1588_Y
  end
  attribute \src "hyperram.v:974.32-974.82"
  cell $logic_or $logic_or$hyperram.v:974$1592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1692_Y
    connect \B $eq$hyperram.v:1021$1716_Y
    connect \Y $logic_or$hyperram.v:974$1592_Y
  end
  attribute \src "hyperram.v:977.32-977.82"
  cell $logic_or $logic_or$hyperram.v:977$1596
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1021$1716_Y
    connect \B $eq$hyperram.v:1024$1725_Y
    connect \Y $logic_or$hyperram.v:977$1596_Y
  end
  attribute \src "hyperram.v:270.131-270.145"
  cell $lt $lt$hyperram.v:270$1219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $lt$hyperram.v:270$1219_Y
  end
  attribute \src "hyperram.v:1005.55-1005.81"
  cell $mul $mul$hyperram.v:1005$1673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:1005$1672_Y
    connect \Y $auto$wreduce.cc:454:run$4332 [3:0]
  end
  attribute \src "hyperram.v:1005.55-1005.90"
  cell $mul $mul$hyperram.v:1005$1674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$4332 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$4333 [7:0]
  end
  attribute \src "hyperram.v:1007.54-1007.81"
  cell $mul $mul$hyperram.v:1007$1680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:1007$1679_Y
    connect \Y $auto$wreduce.cc:454:run$4334 [3:0]
  end
  attribute \src "hyperram.v:1007.54-1007.90"
  cell $mul $mul$hyperram.v:1007$1681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$4334 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$4335 [7:0]
  end
  attribute \src "hyperram.v:1011.51-1011.62"
  cell $mul $mul$hyperram.v:1011$1694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 7
    connect \A 2'10
    connect \B \trmax_r
    connect \Y $auto$wreduce.cc:454:run$4336 [6:0]
  end
  attribute \src "hyperram.v:894.44-894.57"
  cell $mul $mul$hyperram.v:894$1529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A 4'1000
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$4337 [9:0]
  end
  attribute \src "hyperram.v:1030.20-1030.37"
  cell $ne $ne$hyperram.v:1030$1730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \B \busy_r
    connect \Y $ne$hyperram.v:1030$1730_Y
  end
  attribute \src "hyperram.v:1041.7-1041.28"
  cell $reduce_bool $ne$hyperram.v:1041$1752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $ne$hyperram.v:1041$1752_Y
  end
  attribute \src "hyperram.v:1050.38-1050.60"
  cell $reduce_bool $ne$hyperram.v:1050$1761
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4897
    connect \Y $ne$hyperram.v:1050$1761_Y
  end
  attribute \src "hyperram.v:1067.8-1067.37"
  cell $ne $ne$hyperram.v:1067$1777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \B $auto$clk2fflogic.cc:156:execute$4907
    connect \Y $ne$hyperram.v:1067$1777_Y
  end
  attribute \src "hyperram.v:1067.76-1067.100"
  cell $ne $ne$hyperram.v:1067$1813
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'11
    connect \Y $0$past$hyperram.v:1067$1064$0[0:0]$1323
  end
  attribute \src "hyperram.v:1071.67-1071.98"
  cell $ne $ne$hyperram.v:1071$1788
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B $auto$clk2fflogic.cc:156:execute$4897
    connect \Y $ne$hyperram.v:1071$1788_Y
  end
  attribute \src "hyperram.v:245.47-245.62"
  cell $reduce_bool $ne$hyperram.v:245$1207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $ne$hyperram.v:245$1207_Y
  end
  attribute \src "hyperram.v:270.49-270.69"
  cell $ne $ne$hyperram.v:270$1214
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $ne$hyperram.v:270$1214_Y
  end
  attribute \src "hyperram.v:270.75-270.96"
  cell $ne $ne$hyperram.v:270$1216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $ne$hyperram.v:270$1216_Y
  end
  attribute \src "hyperram.v:333.23-333.45"
  cell $ne $ne$hyperram.v:333$1238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'100
    connect \Y $ne$hyperram.v:333$1238_Y
  end
  attribute \src "hyperram.v:338.21-338.40"
  cell $ne $ne$hyperram.v:338$1247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'10
    connect \Y $ne$hyperram.v:338$1247_Y
  end
  attribute \src "hyperram.v:406.16-406.37"
  cell $ne $ne$hyperram.v:406$1497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $and$hyperram.v:0$1493_Y
    connect \Y $ne$hyperram.v:406$1497_Y
  end
  attribute \src "hyperram.v:979.53-979.81"
  cell $reduce_bool $ne$hyperram.v:979$1603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5047
    connect \Y $ne$hyperram.v:979$1603_Y
  end
  attribute \src "hyperram.v:980.30-980.63"
  cell $ne $ne$hyperram.v:980$1605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B $auto$clk2fflogic.cc:156:execute$5047
    connect \Y $ne$hyperram.v:980$1605_Y
  end
  attribute \src "hyperram.v:109.22-109.30"
  cell $not $not$hyperram.v:109$1174
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_r
    connect \Y $not$hyperram.v:109$1174_Y
  end
  attribute \src "hyperram.v:1091.39-1091.53"
  cell $not $not$hyperram.v:1091$1810
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1091$1080$0
    connect \Y $not$hyperram.v:1091$1810_Y
  end
  attribute \src "hyperram.v:155.18-155.25"
  cell $not $not$hyperram.v:155$1181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_i
    connect \Y $not$hyperram.v:155$1181_Y
  end
  attribute \src "hyperram.v:287.29-287.39"
  cell $not $not$hyperram.v:287$1225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y \hb_clkn_o
  end
  attribute \src "hyperram.v:327.20-327.26"
  cell $not $not$hyperram.v:327$1234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y \hb_rstn_o
  end
  attribute \src "hyperram.v:335.66-335.85"
  cell $not $not$hyperram.v:335$1245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$4330 [0]
    connect \Y $auto$wreduce.cc:454:run$4339 [0]
  end
  attribute \src "hyperram.v:371.18-371.25"
  cell $not $not$hyperram.v:371$1251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y \ready_o
  end
  attribute \src "hyperram.v:855.20-855.33"
  cell $not $not$hyperram.v:855$1500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$1493_Y
    connect \Y $not$hyperram.v:855$1500_Y
  end
  attribute \src "hyperram.v:949.42-949.58"
  cell $not $not$hyperram.v:949$1555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4907
    connect \Y $not$hyperram.v:949$1555_Y
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3790
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3791
    parameter \WIDTH 1
    connect \D \rst_i
    connect \Q $and$hyperram.v:0$1484_Y
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3793
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $and$hyperram.v:0$1493_Y
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3797
    parameter \WIDTH 4
    connect \D \tcsh_i
    connect \Q $past$hyperram.v:867$1000$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3798
    parameter \WIDTH 4
    connect \D \tpre_i
    connect \Q $past$hyperram.v:868$1001$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3799
    parameter \WIDTH 4
    connect \D \tpost_i
    connect \Q $past$hyperram.v:869$1002$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3800
    parameter \WIDTH 5
    connect \D \trmax_i
    connect \Q $past$hyperram.v:871$1003$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3802
    parameter \WIDTH 4
    connect \D \tacc_i
    connect \Q $past$hyperram.v:876$1005$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3804
    parameter \WIDTH 1
    connect \D \fixed_latency_i
    connect \Q $past$hyperram.v:881$1007$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3805
    parameter \WIDTH 1
    connect \D \double_latency_i
    connect \Q $past$hyperram.v:882$1008$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3848
    parameter \WIDTH 1
    connect \D \valid_start
    connect \Q $past$hyperram.v:1032$1051$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3849
    parameter \WIDTH 1
    connect \D \ready_o
    connect \Q $past$hyperram.v:1032$1052$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3859
    parameter \WIDTH 1
    connect \D $0$past$hyperram.v:1064$1062$0[0:0]$1321
    connect \Q $past$hyperram.v:1064$1062$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3861
    parameter \WIDTH 1
    connect \D $0$past$hyperram.v:1067$1064$0[0:0]$1323
    connect \Q $past$hyperram.v:1067$1064$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3862
    parameter \WIDTH 1
    connect \D \hb_rwds_i
    connect \Q $past$hyperram.v:1067$1065$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3866
    parameter \WIDTH 8
    connect \D \hb_dq_i
    connect \Q $past$hyperram.v:1077$1069$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3874
    parameter \WIDTH 32
    connect \D \data_i
    connect \Q $past$hyperram.v:1088$1077$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3875
    parameter \WIDTH 4
    connect \D \sel_i
    connect \Q $past$hyperram.v:1089$1078$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3876
    parameter \WIDTH 1
    connect \D \regspace_i
    connect \Q $past$hyperram.v:1090$1079$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3877
    parameter \WIDTH 1
    connect \D \wren_i
    connect \Q $past$hyperram.v:1091$1080$0
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3878
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:402$1085_CHECK[0:0]$1340
    connect \Q $formal$hyperram.v:402$1085_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3879
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:402$1085_EN[0:0]$1341
    connect \Q $formal$hyperram.v:402$1085_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3880
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:405$1086_CHECK[0:0]$1342
    connect \Q $formal$hyperram.v:405$1086_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3881
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:405$1086_EN[0:0]$1343
    connect \Q $formal$hyperram.v:405$1086_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3882
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:854$1087_CHECK[0:0]$1344
    connect \Q $formal$hyperram.v:854$1087_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3883
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1030$1137_EN[0:0]$1445
    connect \Q $formal$hyperram.v:854$1087_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3884
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:860$1088_CHECK[0:0]$1346
    connect \Q $formal$hyperram.v:860$1088_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3886
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:861$1089_CHECK[0:0]$1348
    connect \Q $formal$hyperram.v:861$1089_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3888
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:867$1090_CHECK[0:0]$1350
    connect \Q $formal$hyperram.v:867$1090_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3889
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:867$1090_EN[0:0]$1351
    connect \Q $formal$hyperram.v:867$1090_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3890
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:868$1091_CHECK[0:0]$1352
    connect \Q $formal$hyperram.v:868$1091_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3892
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:869$1092_CHECK[0:0]$1354
    connect \Q $formal$hyperram.v:869$1092_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3894
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:872$1093_CHECK[0:0]$1356
    connect \Q $formal$hyperram.v:872$1093_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3895
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:872$1093_EN[0:0]$1357
    connect \Q $formal$hyperram.v:872$1093_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3896
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:874$1094_CHECK[0:0]$1358
    connect \Q $formal$hyperram.v:874$1094_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3897
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:874$1094_EN[0:0]$1359
    connect \Q $formal$hyperram.v:874$1094_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3898
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:877$1095_CHECK[0:0]$1360
    connect \Q $formal$hyperram.v:877$1095_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3899
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:877$1095_EN[0:0]$1361
    connect \Q $formal$hyperram.v:877$1095_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3900
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$1096_CHECK[0:0]$1362
    connect \Q $formal$hyperram.v:879$1096_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3901
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$1096_EN[0:0]$1363
    connect \Q $formal$hyperram.v:879$1096_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3902
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$1097_CHECK[0:0]$1364
    connect \Q $formal$hyperram.v:879$1097_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3904
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:881$1098_CHECK[0:0]$1366
    connect \Q $formal$hyperram.v:881$1098_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3906
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$1099_CHECK[0:0]$1368
    connect \Q $formal$hyperram.v:889$1099_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3907
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$1099_EN[0:0]$1369
    connect \Q $formal$hyperram.v:889$1099_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3908
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$1100_CHECK[0:0]$1370
    connect \Q $formal$hyperram.v:891$1100_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3909
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$1100_EN[0:0]$1371
    connect \Q $formal$hyperram.v:891$1100_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3910
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$1101_CHECK[0:0]$1372
    connect \Q $formal$hyperram.v:893$1101_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3911
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$1101_EN[0:0]$1373
    connect \Q $formal$hyperram.v:893$1101_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3912
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:907$1102_CHECK[0:0]$1374
    connect \Q $formal$hyperram.v:907$1102_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3913
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:907$1102_EN[0:0]$1375
    connect \Q $formal$hyperram.v:907$1102_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3914
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:923$1103_CHECK[0:0]$1376
    connect \Q $formal$hyperram.v:923$1103_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3915
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:923$1103_EN[0:0]$1377
    connect \Q $formal$hyperram.v:923$1103_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3916
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:925$1104_CHECK[0:0]$1378
    connect \Q $formal$hyperram.v:925$1104_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3917
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:925$1104_EN[0:0]$1379
    connect \Q $formal$hyperram.v:925$1104_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3918
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$1105_CHECK[0:0]$1380
    connect \Q $formal$hyperram.v:929$1105_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3919
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$1105_EN[0:0]$1381
    connect \Q $formal$hyperram.v:929$1105_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3920
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$1106_CHECK[0:0]$1382
    connect \Q $formal$hyperram.v:931$1106_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3921
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$1106_EN[0:0]$1383
    connect \Q $formal$hyperram.v:931$1106_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3922
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$1107_CHECK[0:0]$1384
    connect \Q $formal$hyperram.v:937$1107_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3923
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$1107_EN[0:0]$1385
    connect \Q $formal$hyperram.v:937$1107_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3924
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:939$1108_CHECK[0:0]$1386
    connect \Q $formal$hyperram.v:939$1108_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3925
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:939$1108_EN[0:0]$1387
    connect \Q $formal$hyperram.v:939$1108_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3926
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$1109_CHECK[0:0]$1388
    connect \Q $formal$hyperram.v:944$1109_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3927
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$1109_EN[0:0]$1389
    connect \Q $formal$hyperram.v:944$1109_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3928
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:945$1110_CHECK[0:0]$1390
    connect \Q $formal$hyperram.v:945$1110_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3930
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:946$1111_CHECK[0:0]$1392
    connect \Q $formal$hyperram.v:946$1111_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3932
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:947$1112_CHECK[0:0]$1394
    connect \Q $formal$hyperram.v:947$1112_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3934
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:949$1113_CHECK[0:0]$1396
    connect \Q $formal$hyperram.v:949$1113_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3935
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:949$1113_EN[0:0]$1397
    connect \Q $formal$hyperram.v:949$1113_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3936
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:955$1114_CHECK[0:0]$1398
    connect \Q $formal$hyperram.v:955$1114_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3937
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:955$1114_EN[0:0]$1399
    connect \Q $formal$hyperram.v:955$1114_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3938
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$1115_CHECK[0:0]$1400
    connect \Q $formal$hyperram.v:959$1115_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3939
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$1115_EN[0:0]$1401
    connect \Q $formal$hyperram.v:959$1115_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3940
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$1116_CHECK[0:0]$1402
    connect \Q $formal$hyperram.v:962$1116_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3941
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$1116_EN[0:0]$1403
    connect \Q $formal$hyperram.v:962$1116_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3942
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$1117_CHECK[0:0]$1404
    connect \Q $formal$hyperram.v:965$1117_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3943
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$1117_EN[0:0]$1405
    connect \Q $formal$hyperram.v:965$1117_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3944
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$1118_CHECK[0:0]$1406
    connect \Q $formal$hyperram.v:968$1118_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3945
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$1118_EN[0:0]$1407
    connect \Q $formal$hyperram.v:968$1118_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3946
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:971$1119_CHECK[0:0]$1408
    connect \Q $formal$hyperram.v:971$1119_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3947
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:971$1119_EN[0:0]$1409
    connect \Q $formal$hyperram.v:971$1119_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3948
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$1120_CHECK[0:0]$1410
    connect \Q $formal$hyperram.v:974$1120_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3949
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$1120_EN[0:0]$1411
    connect \Q $formal$hyperram.v:974$1120_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3950
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:977$1121_CHECK[0:0]$1412
    connect \Q $formal$hyperram.v:977$1121_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3951
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:977$1121_EN[0:0]$1413
    connect \Q $formal$hyperram.v:977$1121_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3952
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:980$1122_CHECK[0:0]$1414
    connect \Q $formal$hyperram.v:980$1122_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3953
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:980$1122_EN[0:0]$1415
    connect \Q $formal$hyperram.v:980$1122_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3954
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:983$1123_CHECK[0:0]$1416
    connect \Q $formal$hyperram.v:983$1123_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3955
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:983$1123_EN[0:0]$1417
    connect \Q $formal$hyperram.v:983$1123_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3956
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:986$1124_CHECK[0:0]$1418
    connect \Q $formal$hyperram.v:986$1124_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3957
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:986$1124_EN[0:0]$1419
    connect \Q $formal$hyperram.v:986$1124_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3958
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:992$1125_CHECK[0:0]$1420
    connect \Q $formal$hyperram.v:992$1125_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3959
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:992$1125_EN[0:0]$1421
    connect \Q $formal$hyperram.v:992$1125_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3960
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:995$1126_CHECK[0:0]$1422
    connect \Q $formal$hyperram.v:995$1126_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3961
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:995$1126_EN[0:0]$1423
    connect \Q $formal$hyperram.v:995$1126_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3962
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:998$1127_CHECK[0:0]$1424
    connect \Q $formal$hyperram.v:998$1127_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3963
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:998$1127_EN[0:0]$1425
    connect \Q $formal$hyperram.v:998$1127_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3964
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1001$1128_CHECK[0:0]$1426
    connect \Q $formal$hyperram.v:1001$1128_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3965
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1001$1128_EN[0:0]$1427
    connect \Q $formal$hyperram.v:1001$1128_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3966
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1005$1129_CHECK[0:0]$1428
    connect \Q $formal$hyperram.v:1005$1129_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3967
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1005$1129_EN[0:0]$1429
    connect \Q $formal$hyperram.v:1005$1129_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3968
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1007$1130_CHECK[0:0]$1430
    connect \Q $formal$hyperram.v:1007$1130_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3969
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1007$1130_EN[0:0]$1431
    connect \Q $formal$hyperram.v:1007$1130_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3970
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1011$1131_CHECK[0:0]$1432
    connect \Q $formal$hyperram.v:1011$1131_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3971
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1011$1131_EN[0:0]$1433
    connect \Q $formal$hyperram.v:1011$1131_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3972
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1013$1132_CHECK[0:0]$1434
    connect \Q $formal$hyperram.v:1013$1132_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3973
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1013$1132_EN[0:0]$1435
    connect \Q $formal$hyperram.v:1013$1132_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3974
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1015$1133_CHECK[0:0]$1436
    connect \Q $formal$hyperram.v:1015$1133_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3975
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1015$1133_EN[0:0]$1437
    connect \Q $formal$hyperram.v:1015$1133_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3976
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1019$1134_CHECK[0:0]$1438
    connect \Q $formal$hyperram.v:1019$1134_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3977
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1019$1134_EN[0:0]$1439
    connect \Q $formal$hyperram.v:1019$1134_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3978
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1022$1135_CHECK[0:0]$1440
    connect \Q $formal$hyperram.v:1022$1135_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3979
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1022$1135_EN[0:0]$1441
    connect \Q $formal$hyperram.v:1022$1135_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3980
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1025$1136_CHECK[0:0]$1442
    connect \Q $formal$hyperram.v:1025$1136_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3981
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1025$1136_EN[0:0]$1443
    connect \Q $formal$hyperram.v:1025$1136_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3982
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1030$1137_CHECK[0:0]$1444
    connect \Q $formal$hyperram.v:1030$1137_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3984
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1033$1138_CHECK[0:0]$1446
    connect \Q $formal$hyperram.v:1033$1138_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3985
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1033$1138_EN[0:0]$1447
    connect \Q $formal$hyperram.v:1033$1138_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3986
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1036$1139_CHECK[0:0]$1448
    connect \Q $formal$hyperram.v:1036$1139_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3987
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1036$1139_EN[0:0]$1449
    connect \Q $formal$hyperram.v:1036$1139_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3988
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$1140_CHECK[0:0]$1450
    connect \Q $formal$hyperram.v:1039$1140_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3989
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$1140_EN[0:0]$1451
    connect \Q $formal$hyperram.v:1039$1140_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3990
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1042$1141_CHECK[0:0]$1452
    connect \Q $formal$hyperram.v:1042$1141_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3991
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1042$1141_EN[0:0]$1453
    connect \Q $formal$hyperram.v:1042$1141_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3992
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1047$1142_CHECK[0:0]$1454
    connect \Q $formal$hyperram.v:1047$1142_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3994
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1051$1143_CHECK[0:0]$1456
    connect \Q $formal$hyperram.v:1051$1143_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3995
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1051$1143_EN[0:0]$1457
    connect \Q $formal$hyperram.v:1051$1143_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3996
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1053$1144_CHECK[0:0]$1458
    connect \Q $formal$hyperram.v:1053$1144_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3997
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1053$1144_EN[0:0]$1459
    connect \Q $formal$hyperram.v:1053$1144_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3998
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$1145_CHECK[0:0]$1460
    connect \Q $formal$hyperram.v:1057$1145_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$3999
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$1145_EN[0:0]$1461
    connect \Q $formal$hyperram.v:1057$1145_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4002
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1065$1147_CHECK[0:0]$1464
    connect \Q $formal$hyperram.v:1065$1147_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4003
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1065$1147_EN[0:0]$1465
    connect \Q $formal$hyperram.v:1065$1147_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4004
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1068$1148_CHECK[0:0]$1466
    connect \Q $formal$hyperram.v:1068$1148_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4005
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1068$1148_EN[0:0]$1467
    connect \Q $formal$hyperram.v:1068$1148_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4006
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1077$1149_CHECK[0:0]$1468
    connect \Q $formal$hyperram.v:1077$1149_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4007
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1077$1149_EN[0:0]$1469
    connect \Q $formal$hyperram.v:1077$1149_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4008
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1078$1150_CHECK[0:0]$1470
    connect \Q $formal$hyperram.v:1078$1150_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4009
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1078$1150_EN[0:0]$1471
    connect \Q $formal$hyperram.v:1078$1150_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4010
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1079$1151_CHECK[0:0]$1472
    connect \Q $formal$hyperram.v:1079$1151_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4011
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1079$1151_EN[0:0]$1473
    connect \Q $formal$hyperram.v:1079$1151_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4012
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1080$1152_CHECK[0:0]$1474
    connect \Q $formal$hyperram.v:1080$1152_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4013
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1080$1152_EN[0:0]$1475
    connect \Q $formal$hyperram.v:1080$1152_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4014
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1088$1153_CHECK[0:0]$1476
    connect \Q $formal$hyperram.v:1088$1153_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4015
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1088$1153_EN[0:0]$1477
    connect \Q $formal$hyperram.v:1088$1153_EN
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4016
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1089$1154_CHECK[0:0]$1478
    connect \Q $formal$hyperram.v:1089$1154_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4018
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1090$1155_CHECK[0:0]$1480
    connect \Q $formal$hyperram.v:1090$1155_CHECK
  end
  attribute \src "hyperram.v:396.1-1095.4"
  cell $ff $procdff$4020
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1091$1156_CHECK[0:0]$1482
    connect \Q $formal$hyperram.v:1091$1156_CHECK
  end
  attribute \src "hyperram.v:402.10-402.38|hyperram.v:402.6-403.31"
  cell $mux $procmux$2276
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:402$1492_Y
    connect \Y $procmux$2276_Y
  end
  attribute \src "hyperram.v:401.9-401.21|hyperram.v:401.5-403.31"
  cell $mux $procmux$2278
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2276_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:402$1085_EN[0:0]$1341
  end
  attribute \src "hyperram.v:402.10-402.38|hyperram.v:402.6-403.31"
  cell $mux $procmux$2280
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5156
    connect \B $logic_and$hyperram.v:403$1496_Y
    connect \S $logic_or$hyperram.v:402$1492_Y
    connect \Y $procmux$2280_Y
  end
  attribute \src "hyperram.v:401.9-401.21|hyperram.v:401.5-403.31"
  cell $mux $procmux$2282
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5158
    connect \B $procmux$2280_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:402$1085_CHECK[0:0]$1340
  end
  attribute \src "hyperram.v:405.9-405.21|hyperram.v:405.5-407.8"
  cell $mux $procmux$2284
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:405$1086_EN[0:0]$1343
  end
  attribute \src "hyperram.v:405.9-405.21|hyperram.v:405.5-407.8"
  cell $mux $procmux$2286
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5160
    connect \B $ne$hyperram.v:406$1497_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:405$1086_CHECK[0:0]$1342
  end
  attribute \src "hyperram.v:854.6-854.28|hyperram.v:854.2-856.5"
  cell $mux $procmux$2288
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1030$1137_EN[0:0]$1445
  end
  attribute \src "hyperram.v:854.6-854.28|hyperram.v:854.2-856.5"
  cell $mux $procmux$2290
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5162
    connect \B $eq$hyperram.v:855$1501_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:854$1087_CHECK[0:0]$1344
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-862.5"
  cell $mux $procmux$2294
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5164
    connect \B $ge$hyperram.v:860$1504_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:860$1088_CHECK[0:0]$1346
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-862.5"
  cell $mux $procmux$2298
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5166
    connect \B $ge$hyperram.v:861$1505_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:861$1089_CHECK[0:0]$1348
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2300
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2300_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2302
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2300_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:867$1090_EN[0:0]$1351
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2304
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5168
    connect \B $eq$hyperram.v:867$1511_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2304_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2306
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5170
    connect \B $procmux$2304_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:867$1090_CHECK[0:0]$1350
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2312
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5172
    connect \B $eq$hyperram.v:868$1512_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2312_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2314
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5174
    connect \B $procmux$2312_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:868$1091_CHECK[0:0]$1352
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2320
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5176
    connect \B $eq$hyperram.v:869$1513_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2320_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2322
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5178
    connect \B $procmux$2320_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:869$1092_CHECK[0:0]$1354
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2325
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:871$1514_Y
    connect \Y $procmux$2325_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2327
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2325_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2327_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2329
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2327_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:872$1093_EN[0:0]$1357
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2332
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5180
    connect \B $eq$hyperram.v:872$1515_Y
    connect \S $ge$hyperram.v:871$1514_Y
    connect \Y $procmux$2332_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2334
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5182
    connect \B $procmux$2332_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2334_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2336
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5184
    connect \B $procmux$2334_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:872$1093_CHECK[0:0]$1356
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2339
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:871$1514_Y
    connect \Y $procmux$2339_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2341
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2339_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2341_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2343
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2341_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:874$1094_EN[0:0]$1359
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2346
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:874$1516_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5186
    connect \S $ge$hyperram.v:871$1514_Y
    connect \Y $procmux$2346_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2348
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5188
    connect \B $procmux$2346_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2348_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2350
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5190
    connect \B $procmux$2348_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:874$1094_CHECK[0:0]$1358
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2353
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:876$1517_Y
    connect \Y $procmux$2353_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2355
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2353_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2355_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2357
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2355_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:877$1095_EN[0:0]$1361
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2360
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5192
    connect \B $eq$hyperram.v:877$1518_Y
    connect \S $ge$hyperram.v:876$1517_Y
    connect \Y $procmux$2360_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2362
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5194
    connect \B $procmux$2360_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2362_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2364
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5196
    connect \B $procmux$2362_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:877$1095_CHECK[0:0]$1360
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2367
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:876$1517_Y
    connect \Y $procmux$2367_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2369
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2367_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2369_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2371
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2369_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:879$1096_EN[0:0]$1363
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2374
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:879$1519_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5198
    connect \S $ge$hyperram.v:876$1517_Y
    connect \Y $procmux$2374_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2376
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5200
    connect \B $procmux$2374_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2376_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2378
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5202
    connect \B $procmux$2376_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:879$1096_CHECK[0:0]$1362
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2384
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5204
    connect \B $eq$hyperram.v:881$1520_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2384_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2386
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5206
    connect \B $procmux$2384_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:879$1097_CHECK[0:0]$1364
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2392
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5208
    connect \B $eq$hyperram.v:882$1521_Y
    connect \S $logic_and$hyperram.v:866$1510_Y
    connect \Y $procmux$2392_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2394
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5210
    connect \B $procmux$2392_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:881$1098_CHECK[0:0]$1366
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$2397
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:888$1526_Y
    connect \Y $procmux$2397_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2399
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2397_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:889$1099_EN[0:0]$1369
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$2402
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5212
    connect \B $logic_not$hyperram.v:889$1527_Y
    connect \S $logic_or$hyperram.v:888$1526_Y
    connect \Y $procmux$2402_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2404
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5214
    connect \B $procmux$2402_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:889$1099_CHECK[0:0]$1368
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$2407
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_or$hyperram.v:888$1526_Y
    connect \Y $procmux$2407_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2409
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2407_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:891$1100_EN[0:0]$1371
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.38"
  cell $mux $procmux$2412
    parameter \WIDTH 1
    connect \A \hb_dq_oen
    connect \B $auto$rtlil.cc:2817:Anyseq$5216
    connect \S $logic_or$hyperram.v:888$1526_Y
    connect \Y $procmux$2412_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2414
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5218
    connect \B $procmux$2412_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:891$1100_CHECK[0:0]$1370
  end
  attribute \src "hyperram.v:893.7-893.26|hyperram.v:893.3-905.6"
  cell $mux $procmux$2416
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1056$1764_Y
    connect \Y $procmux$2416_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2418
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2416_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:893$1101_EN[0:0]$1373
  end
  attribute \src "hyperram.v:893.7-893.26|hyperram.v:893.3-905.6"
  cell $mux $procmux$2420
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5220
    connect \B $eq$hyperram.v:894$1531_Y
    connect \S $eq$hyperram.v:1056$1764_Y
    connect \Y $procmux$2420_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2422
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5222
    connect \B $procmux$2420_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:893$1101_CHECK[0:0]$1372
  end
  attribute \src "hyperram.v:907.7-907.29|hyperram.v:907.3-917.6"
  cell $mux $procmux$2424
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1000$1661_Y
    connect \Y $procmux$2424_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2426
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2424_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:907$1102_EN[0:0]$1375
  end
  attribute \src "hyperram.v:907.7-907.29|hyperram.v:907.3-917.6"
  cell $mux $procmux$2428
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5224
    connect \B $eq$hyperram.v:908$1535_Y
    connect \S $eq$hyperram.v:1000$1661_Y
    connect \Y $procmux$2428_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2430
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5226
    connect \B $procmux$2428_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:907$1102_CHECK[0:0]$1374
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$2433
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:335$1242_Y
    connect \Y $procmux$2433_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2435
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2433_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:923$1103_EN[0:0]$1377
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$2438
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5228
    connect \B $logic_not$hyperram.v:923$1541_Y
    connect \S $logic_and$hyperram.v:335$1242_Y
    connect \Y $procmux$2438_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2440
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5230
    connect \B $procmux$2438_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:923$1103_CHECK[0:0]$1376
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$2443
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$hyperram.v:335$1242_Y
    connect \Y $procmux$2443_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2445
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2443_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:925$1104_EN[0:0]$1379
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.42"
  cell $mux $procmux$2448
    parameter \WIDTH 1
    connect \A \hb_rwds_oen
    connect \B $auto$rtlil.cc:2817:Anyseq$5232
    connect \S $logic_and$hyperram.v:335$1242_Y
    connect \Y $procmux$2448_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2450
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5234
    connect \B $procmux$2448_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:925$1104_CHECK[0:0]$1378
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2453
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \CA_r [46]
    connect \Y $procmux$2453_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2455
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2453_Y
    connect \S $eq$hyperram.v:1000$1661_Y
    connect \Y $procmux$2455_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2457
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2455_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:929$1105_EN[0:0]$1381
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2460
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:929$1546_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5236
    connect \S \CA_r [46]
    connect \Y $procmux$2460_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2462
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5238
    connect \B $procmux$2460_Y
    connect \S $eq$hyperram.v:1000$1661_Y
    connect \Y $procmux$2462_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2464
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5240
    connect \B $procmux$2462_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:929$1105_CHECK[0:0]$1380
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2467
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [46]
    connect \Y $procmux$2467_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2469
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2467_Y
    connect \S $eq$hyperram.v:1000$1661_Y
    connect \Y $procmux$2469_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2471
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2469_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:931$1106_EN[0:0]$1383
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2474
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5242
    connect \B $logic_not$hyperram.v:931$1547_Y
    connect \S \CA_r [46]
    connect \Y $procmux$2474_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2476
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5244
    connect \B $procmux$2474_Y
    connect \S $eq$hyperram.v:1000$1661_Y
    connect \Y $procmux$2476_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2478
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5246
    connect \B $procmux$2476_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:931$1106_CHECK[0:0]$1382
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2481
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:937$1107_EN[0:0]$1385
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2484
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5248
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:937$1107_CHECK[0:0]$1384
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2487
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:939$1108_EN[0:0]$1387
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2490
    parameter \WIDTH 1
    connect \A \hb_rstn_o
    connect \B $auto$rtlil.cc:2817:Anyseq$5250
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:939$1108_CHECK[0:0]$1386
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2492
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$2492_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2494
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2492_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:944$1109_EN[0:0]$1389
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2496
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5252
    connect \B \hb_csn_o
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$2496_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2498
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5254
    connect \B $procmux$2496_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:944$1109_CHECK[0:0]$1388
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2504
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5256
    connect \B $logic_not$hyperram.v:945$1552_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$2504_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2506
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5258
    connect \B $procmux$2504_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:945$1110_CHECK[0:0]$1390
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2512
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5260
    connect \B \hb_clkn_o
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$2512_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2514
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5262
    connect \B $procmux$2512_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:946$1111_CHECK[0:0]$1392
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2520
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5264
    connect \B 1'1
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$2520_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2522
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5266
    connect \B $procmux$2520_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:947$1112_CHECK[0:0]$1394
  end
  attribute \src "hyperram.v:948.8-948.18|hyperram.v:948.4-949.61"
  cell $mux $procmux$2524
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \clk_active
    connect \Y $procmux$2524_Y
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2526
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2524_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$2526_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2528
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2526_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:949$1113_EN[0:0]$1397
  end
  attribute \src "hyperram.v:948.8-948.18|hyperram.v:948.4-949.61"
  cell $mux $procmux$2530
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5268
    connect \B $eq$hyperram.v:949$1556_Y
    connect \S \clk_active
    connect \Y $procmux$2530_Y
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2532
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5270
    connect \B $procmux$2530_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$2532_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2534
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5272
    connect \B $procmux$2532_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:949$1113_CHECK[0:0]$1396
  end
  attribute \src "hyperram.v:954.6-954.34|hyperram.v:954.2-956.5"
  cell $mux $procmux$2536
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:954$1557_Y
    connect \Y $0$formal$hyperram.v:955$1114_EN[0:0]$1399
  end
  attribute \src "hyperram.v:954.6-954.34|hyperram.v:954.2-956.5"
  cell $mux $procmux$2538
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5274
    connect \B $eq$hyperram.v:1024$1725_Y
    connect \S $logic_and$hyperram.v:954$1557_Y
    connect \Y $0$formal$hyperram.v:955$1114_CHECK[0:0]$1398
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.84"
  cell $mux $procmux$2540
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1032$1735_Y
    connect \Y $procmux$2540_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2542
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2540_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:959$1115_EN[0:0]$1401
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.84"
  cell $mux $procmux$2544
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5276
    connect \B $logic_or$hyperram.v:959$1564_Y
    connect \S $eq$hyperram.v:1032$1735_Y
    connect \Y $procmux$2544_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2546
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5278
    connect \B $procmux$2544_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:959$1115_CHECK[0:0]$1400
  end
  attribute \src "hyperram.v:961.7-961.34|hyperram.v:961.3-962.80"
  cell $mux $procmux$2548
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:961$1565_Y
    connect \Y $procmux$2548_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2550
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2548_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:962$1116_EN[0:0]$1403
  end
  attribute \src "hyperram.v:961.7-961.34|hyperram.v:961.3-962.80"
  cell $mux $procmux$2552
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5280
    connect \B $logic_or$hyperram.v:962$1568_Y
    connect \S $eq$hyperram.v:961$1565_Y
    connect \Y $procmux$2552_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2554
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5282
    connect \B $procmux$2552_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:962$1116_CHECK[0:0]$1402
  end
  attribute \src "hyperram.v:964.7-964.33|hyperram.v:964.3-965.136"
  cell $mux $procmux$2556
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1000$1659_Y
    connect \Y $procmux$2556_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2558
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2556_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:965$1117_EN[0:0]$1405
  end
  attribute \src "hyperram.v:964.7-964.33|hyperram.v:964.3-965.136"
  cell $mux $procmux$2560
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5284
    connect \B $logic_or$hyperram.v:965$1575_Y
    connect \S $eq$hyperram.v:1000$1659_Y
    connect \Y $procmux$2560_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2562
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5286
    connect \B $procmux$2560_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:965$1117_CHECK[0:0]$1404
  end
  attribute \src "hyperram.v:967.7-967.36|hyperram.v:967.3-968.87"
  cell $mux $procmux$2564
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1021$1712_Y
    connect \Y $procmux$2564_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2566
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2564_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:968$1118_EN[0:0]$1407
  end
  attribute \src "hyperram.v:967.7-967.36|hyperram.v:967.3-968.87"
  cell $mux $procmux$2568
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5288
    connect \B $logic_or$hyperram.v:968$1579_Y
    connect \S $eq$hyperram.v:1021$1712_Y
    connect \Y $procmux$2568_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2570
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5290
    connect \B $procmux$2568_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:968$1118_CHECK[0:0]$1406
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-971.154"
  cell $mux $procmux$2572
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1010$1690_Y
    connect \Y $procmux$2572_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2574
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2572_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:971$1119_EN[0:0]$1409
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-971.154"
  cell $mux $procmux$2576
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5292
    connect \B $logic_or$hyperram.v:971$1588_Y
    connect \S $eq$hyperram.v:1010$1690_Y
    connect \Y $procmux$2576_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2578
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5294
    connect \B $procmux$2576_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:971$1119_CHECK[0:0]$1408
  end
  attribute \src "hyperram.v:973.7-973.35|hyperram.v:973.3-974.85"
  cell $mux $procmux$2580
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1021$1713_Y
    connect \Y $procmux$2580_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2582
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2580_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:974$1120_EN[0:0]$1411
  end
  attribute \src "hyperram.v:973.7-973.35|hyperram.v:973.3-974.85"
  cell $mux $procmux$2584
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5296
    connect \B $logic_or$hyperram.v:974$1592_Y
    connect \S $eq$hyperram.v:1021$1713_Y
    connect \Y $procmux$2584_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2586
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5298
    connect \B $procmux$2584_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:974$1120_CHECK[0:0]$1410
  end
  attribute \src "hyperram.v:976.7-976.35|hyperram.v:976.3-977.85"
  cell $mux $procmux$2588
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1024$1723_Y
    connect \Y $procmux$2588_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2590
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2588_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:977$1121_EN[0:0]$1413
  end
  attribute \src "hyperram.v:976.7-976.35|hyperram.v:976.3-977.85"
  cell $mux $procmux$2592
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5300
    connect \B $logic_or$hyperram.v:977$1596_Y
    connect \S $eq$hyperram.v:1024$1723_Y
    connect \Y $procmux$2592_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2594
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5302
    connect \B $procmux$2592_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:977$1121_CHECK[0:0]$1412
  end
  attribute \src "hyperram.v:979.7-979.82|hyperram.v:979.3-980.66"
  cell $mux $procmux$2596
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:979$1604_Y
    connect \Y $procmux$2596_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2598
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2596_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:980$1122_EN[0:0]$1415
  end
  attribute \src "hyperram.v:979.7-979.82|hyperram.v:979.3-980.66"
  cell $mux $procmux$2600
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5304
    connect \B $ne$hyperram.v:980$1605_Y
    connect \S $logic_and$hyperram.v:979$1604_Y
    connect \Y $procmux$2600_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2602
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5306
    connect \B $procmux$2600_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:980$1122_CHECK[0:0]$1414
  end
  attribute \src "hyperram.v:982.7-982.81|hyperram.v:982.3-983.51"
  cell $mux $procmux$2604
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:982$1613_Y
    connect \Y $procmux$2604_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2606
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2604_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:983$1123_EN[0:0]$1417
  end
  attribute \src "hyperram.v:982.7-982.81|hyperram.v:982.3-983.51"
  cell $mux $procmux$2608
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5308
    connect \B $eq$hyperram.v:1021$1716_Y
    connect \S $logic_and$hyperram.v:982$1613_Y
    connect \Y $procmux$2608_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2610
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5310
    connect \B $procmux$2608_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:983$1123_CHECK[0:0]$1416
  end
  attribute \src "hyperram.v:985.7-985.99|hyperram.v:985.3-986.52"
  cell $mux $procmux$2612
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:985$1623_Y
    connect \Y $procmux$2612_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2614
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2612_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:986$1124_EN[0:0]$1419
  end
  attribute \src "hyperram.v:985.7-985.99|hyperram.v:985.3-986.52"
  cell $mux $procmux$2616
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5312
    connect \B $0$past$hyperram.v:1064$1062$0[0:0]$1321
    connect \S $logic_and$hyperram.v:985$1623_Y
    connect \Y $procmux$2616_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2618
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5314
    connect \B $procmux$2616_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:986$1124_CHECK[0:0]$1418
  end
  attribute \src "hyperram.v:991.7-991.85|hyperram.v:991.3-992.67"
  cell $mux $procmux$2620
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:991$1634_Y
    connect \Y $procmux$2620_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2622
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2620_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:992$1125_EN[0:0]$1421
  end
  attribute \src "hyperram.v:991.7-991.85|hyperram.v:991.3-992.67"
  cell $mux $procmux$2624
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5316
    connect \B $eq$hyperram.v:992$1636_Y
    connect \S $logic_and$hyperram.v:991$1634_Y
    connect \Y $procmux$2624_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2626
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5318
    connect \B $procmux$2624_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:992$1125_CHECK[0:0]$1420
  end
  attribute \src "hyperram.v:994.7-994.79|hyperram.v:994.3-995.55"
  cell $mux $procmux$2628
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:994$1644_Y
    connect \Y $procmux$2628_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2630
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2628_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:995$1126_EN[0:0]$1423
  end
  attribute \src "hyperram.v:994.7-994.79|hyperram.v:994.3-995.55"
  cell $mux $procmux$2632
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5320
    connect \B $eq$hyperram.v:995$1645_Y
    connect \S $logic_and$hyperram.v:994$1644_Y
    connect \Y $procmux$2632_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2634
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5322
    connect \B $procmux$2632_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:995$1126_CHECK[0:0]$1422
  end
  attribute \src "hyperram.v:997.7-997.77|hyperram.v:997.3-998.49"
  cell $mux $procmux$2636
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:997$1653_Y
    connect \Y $procmux$2636_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2638
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2636_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:998$1127_EN[0:0]$1425
  end
  attribute \src "hyperram.v:997.7-997.77|hyperram.v:997.3-998.49"
  cell $mux $procmux$2640
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5324
    connect \B $eq$hyperram.v:998$1654_Y
    connect \S $logic_and$hyperram.v:997$1653_Y
    connect \Y $procmux$2640_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2642
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5326
    connect \B $procmux$2640_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:998$1127_CHECK[0:0]$1424
  end
  attribute \src "hyperram.v:1000.7-1000.79|hyperram.v:1000.3-1001.54"
  cell $mux $procmux$2644
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1000$1662_Y
    connect \Y $procmux$2644_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2646
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2644_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1001$1128_EN[0:0]$1427
  end
  attribute \src "hyperram.v:1000.7-1000.79|hyperram.v:1000.3-1001.54"
  cell $mux $procmux$2648
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5328
    connect \B $eq$hyperram.v:1001$1663_Y
    connect \S $logic_and$hyperram.v:1000$1662_Y
    connect \Y $procmux$2648_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2650
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5330
    connect \B $procmux$2648_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1001$1128_CHECK[0:0]$1426
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$2653
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \fixed_latency_r
    connect \Y $procmux$2653_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$2655
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2653_Y
    connect \S $logic_and$hyperram.v:1003$1671_Y
    connect \Y $procmux$2655_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2657
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2655_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1005$1129_EN[0:0]$1429
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$2660
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5332
    connect \B $eq$hyperram.v:1005$1678_Y
    connect \S \fixed_latency_r
    connect \Y $procmux$2660_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$2662
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5334
    connect \B $procmux$2660_Y
    connect \S $logic_and$hyperram.v:1003$1671_Y
    connect \Y $procmux$2662_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2664
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5336
    connect \B $procmux$2662_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1005$1129_CHECK[0:0]$1428
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$2667
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \fixed_latency_r
    connect \Y $procmux$2667_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$2669
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2667_Y
    connect \S $logic_and$hyperram.v:1003$1671_Y
    connect \Y $procmux$2669_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2671
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2669_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1007$1130_EN[0:0]$1431
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$2674
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:1007$1685_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5338
    connect \S \fixed_latency_r
    connect \Y $procmux$2674_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$2676
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5340
    connect \B $procmux$2674_Y
    connect \S $logic_and$hyperram.v:1003$1671_Y
    connect \Y $procmux$2676_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2678
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5342
    connect \B $procmux$2676_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1007$1130_CHECK[0:0]$1430
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2680
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1010$1693_Y
    connect \Y $procmux$2680_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2682
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2680_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1011$1131_EN[0:0]$1433
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2684
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5344
    connect \B $eq$hyperram.v:1011$1696_Y
    connect \S $logic_and$hyperram.v:1010$1693_Y
    connect \Y $procmux$2684_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2686
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5346
    connect \B $procmux$2684_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1011$1131_CHECK[0:0]$1432
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2691
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2467_Y
    connect \S $logic_and$hyperram.v:1010$1693_Y
    connect \Y $procmux$2691_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2693
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2691_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1013$1132_EN[0:0]$1435
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1012.8-1012.18|hyperram.v:1012.4-1015.55"
  cell $mux $procmux$2696
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5348
    connect \B $eq$hyperram.v:1013$1697_Y
    connect \S \CA_r [46]
    connect \Y $procmux$2696_Y
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2698
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5350
    connect \B $procmux$2696_Y
    connect \S $logic_and$hyperram.v:1010$1693_Y
    connect \Y $procmux$2698_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2700
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5352
    connect \B $procmux$2698_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1013$1132_CHECK[0:0]$1434
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2705
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2453_Y
    connect \S $logic_and$hyperram.v:1010$1693_Y
    connect \Y $procmux$2705_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2707
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2705_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1015$1133_EN[0:0]$1437
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1012.8-1012.18|hyperram.v:1012.4-1015.55"
  cell $mux $procmux$2710
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:1015$1698_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5354
    connect \S \CA_r [46]
    connect \Y $procmux$2710_Y
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2712
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5356
    connect \B $procmux$2710_Y
    connect \S $logic_and$hyperram.v:1010$1693_Y
    connect \Y $procmux$2712_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2714
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5358
    connect \B $procmux$2712_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1015$1133_CHECK[0:0]$1436
  end
  attribute \src "hyperram.v:1018.7-1018.84|hyperram.v:1018.3-1019.55"
  cell $mux $procmux$2716
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1018$1706_Y
    connect \Y $procmux$2716_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2718
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2716_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1019$1134_EN[0:0]$1439
  end
  attribute \src "hyperram.v:1018.7-1018.84|hyperram.v:1018.3-1019.55"
  cell $mux $procmux$2720
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5360
    connect \B $eq$hyperram.v:1019$1707_Y
    connect \S $logic_and$hyperram.v:1018$1706_Y
    connect \Y $procmux$2720_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2722
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5362
    connect \B $procmux$2720_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1019$1134_CHECK[0:0]$1438
  end
  attribute \src "hyperram.v:1021.7-1021.117|hyperram.v:1021.3-1022.57"
  cell $mux $procmux$2724
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1021$1717_Y
    connect \Y $procmux$2724_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2726
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2724_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1022$1135_EN[0:0]$1441
  end
  attribute \src "hyperram.v:1021.7-1021.117|hyperram.v:1021.3-1022.57"
  cell $mux $procmux$2728
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5364
    connect \B $eq$hyperram.v:1022$1718_Y
    connect \S $logic_and$hyperram.v:1021$1717_Y
    connect \Y $procmux$2728_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2730
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5366
    connect \B $procmux$2728_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1022$1135_CHECK[0:0]$1440
  end
  attribute \src "hyperram.v:1024.7-1024.80|hyperram.v:1024.3-1025.56"
  cell $mux $procmux$2732
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1024$1726_Y
    connect \Y $procmux$2732_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2734
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2732_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1025$1136_EN[0:0]$1443
  end
  attribute \src "hyperram.v:1024.7-1024.80|hyperram.v:1024.3-1025.56"
  cell $mux $procmux$2736
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5368
    connect \B $eq$hyperram.v:1025$1727_Y
    connect \S $logic_and$hyperram.v:1024$1726_Y
    connect \Y $procmux$2736_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2738
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5370
    connect \B $procmux$2736_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1025$1136_CHECK[0:0]$1442
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2742
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5372
    connect \B $ne$hyperram.v:1030$1730_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1030$1137_CHECK[0:0]$1444
  end
  attribute \src "hyperram.v:1032.7-1032.96|hyperram.v:1032.3-1033.41"
  cell $mux $procmux$2744
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1032$1739_Y
    connect \Y $procmux$2744_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2746
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2744_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1033$1138_EN[0:0]$1447
  end
  attribute \src "hyperram.v:1032.7-1032.96|hyperram.v:1032.3-1033.41"
  cell $mux $procmux$2748
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5374
    connect \B \busy_r
    connect \S $logic_and$hyperram.v:1032$1739_Y
    connect \Y $procmux$2748_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2750
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5376
    connect \B $procmux$2748_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1033$1138_CHECK[0:0]$1446
  end
  attribute \src "hyperram.v:1035.7-1035.64|hyperram.v:1035.3-1036.40"
  cell $mux $procmux$2752
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1035$1743_Y
    connect \Y $procmux$2752_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2754
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2752_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1036$1139_EN[0:0]$1449
  end
  attribute \src "hyperram.v:1035.7-1035.64|hyperram.v:1035.3-1036.40"
  cell $mux $procmux$2756
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5378
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1035$1743_Y
    connect \Y $procmux$2756_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2758
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5380
    connect \B $procmux$2756_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1036$1139_CHECK[0:0]$1448
  end
  attribute \src "hyperram.v:1038.7-1038.122|hyperram.v:1038.3-1039.43"
  cell $mux $procmux$2760
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1038$1751_Y
    connect \Y $procmux$2760_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2762
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2760_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1039$1140_EN[0:0]$1451
  end
  attribute \src "hyperram.v:1038.7-1038.122|hyperram.v:1038.3-1039.43"
  cell $mux $procmux$2764
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5382
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1038$1751_Y
    connect \Y $procmux$2764_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2766
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5384
    connect \B $procmux$2764_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1039$1140_CHECK[0:0]$1450
  end
  attribute \src "hyperram.v:1041.7-1041.28|hyperram.v:1041.3-1042.38"
  cell $mux $procmux$2768
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$hyperram.v:1041$1752_Y
    connect \Y $procmux$2768_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2770
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2768_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1042$1141_EN[0:0]$1453
  end
  attribute \src "hyperram.v:1041.7-1041.28|hyperram.v:1041.3-1042.38"
  cell $mux $procmux$2772
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5386
    connect \B \busy_r
    connect \S $ne$hyperram.v:1041$1752_Y
    connect \Y $procmux$2772_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2774
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5388
    connect \B $procmux$2772_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1042$1141_CHECK[0:0]$1452
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2778
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5390
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1047$1142_CHECK[0:0]$1454
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$2781
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1050$1762_Y
    connect \Y $procmux$2781_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$2783
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2781_Y
    connect \S $logic_and$hyperram.v:1049$1759_Y
    connect \Y $procmux$2783_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2785
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2783_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1051$1143_EN[0:0]$1457
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$2788
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5392
    connect \B \read_timeout_r
    connect \S $logic_and$hyperram.v:1050$1762_Y
    connect \Y $procmux$2788_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$2790
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5394
    connect \B $procmux$2788_Y
    connect \S $logic_and$hyperram.v:1049$1759_Y
    connect \Y $procmux$2790_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2792
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5396
    connect \B $procmux$2790_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1051$1143_CHECK[0:0]$1456
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$2795
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$hyperram.v:1050$1762_Y
    connect \Y $procmux$2795_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$2797
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2795_Y
    connect \S $logic_and$hyperram.v:1049$1759_Y
    connect \Y $procmux$2797_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2799
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2797_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1053$1144_EN[0:0]$1459
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$2802
    parameter \WIDTH 1
    connect \A $logic_not$hyperram.v:1053$1763_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5398
    connect \S $logic_and$hyperram.v:1050$1762_Y
    connect \Y $procmux$2802_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$2804
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5400
    connect \B $procmux$2802_Y
    connect \S $logic_and$hyperram.v:1049$1759_Y
    connect \Y $procmux$2804_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2806
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5402
    connect \B $procmux$2804_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1053$1144_CHECK[0:0]$1458
  end
  attribute \src "hyperram.v:1056.7-1056.137|hyperram.v:1056.3-1057.53"
  cell $mux $procmux$2808
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:1056$1771_Y
    connect \Y $procmux$2808_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2810
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2808_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1057$1145_EN[0:0]$1461
  end
  attribute \src "hyperram.v:1056.7-1056.137|hyperram.v:1056.3-1057.53"
  cell $mux $procmux$2812
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5404
    connect \B $logic_not$hyperram.v:1053$1763_Y
    connect \S $logic_or$hyperram.v:1056$1771_Y
    connect \Y $procmux$2812_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2814
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5406
    connect \B $procmux$2812_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1057$1145_CHECK[0:0]$1460
  end
  attribute \src "hyperram.v:1064.7-1064.34|hyperram.v:1064.3-1065.45"
  cell $mux $procmux$2820
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $past$hyperram.v:1064$1062$0
    connect \Y $procmux$2820_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$2822
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2820_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1065$1147_EN[0:0]$1465
  end
  attribute \src "hyperram.v:1064.7-1064.34|hyperram.v:1064.3-1065.45"
  cell $mux $procmux$2824
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5408
    connect \B $eq$hyperram.v:1065$1776_Y
    connect \S $past$hyperram.v:1064$1062$0
    connect \Y $procmux$2824_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$2826
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5410
    connect \B $procmux$2824_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1065$1147_CHECK[0:0]$1464
  end
  attribute \src "hyperram.v:1067.7-1067.134|hyperram.v:1067.3-1069.6"
  cell $mux $procmux$2828
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1067$1782_Y
    connect \Y $procmux$2828_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$2830
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2828_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1068$1148_EN[0:0]$1467
  end
  attribute \src "hyperram.v:1067.7-1067.134|hyperram.v:1067.3-1069.6"
  cell $mux $procmux$2832
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5412
    connect \B $eq$hyperram.v:1068$1784_Y
    connect \S $logic_and$hyperram.v:1067$1782_Y
    connect \Y $procmux$2832_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$2834
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5414
    connect \B $procmux$2832_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1068$1148_CHECK[0:0]$1466
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$2839
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2840_CMP
    connect \Y $procmux$2839_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $eq $procmux$2840_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'11
    connect \Y $procmux$2840_CMP
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$2841
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2839_Y
    connect \S $logic_and$hyperram.v:1071$1789_Y
    connect \Y $procmux$2841_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$2843
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2841_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1077$1149_EN[0:0]$1469
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$2848
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5416
    connect \B $eq$hyperram.v:1077$1790_Y
    connect \S $procmux$2840_CMP
    connect \Y $procmux$2848_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$2850
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5418
    connect \B $procmux$2848_Y
    connect \S $logic_and$hyperram.v:1071$1789_Y
    connect \Y $procmux$2850_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$2852
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5420
    connect \B $procmux$2850_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1077$1149_CHECK[0:0]$1468
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$2856
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1013$1697_Y
    connect \Y $procmux$2856_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$2858
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2856_Y
    connect \S $logic_and$hyperram.v:1071$1789_Y
    connect \Y $procmux$2858_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$2860
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2858_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1078$1150_EN[0:0]$1471
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$2864
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5422
    connect \B $eq$hyperram.v:1078$1791_Y
    connect \S $eq$hyperram.v:1013$1697_Y
    connect \Y $procmux$2864_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$2866
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5424
    connect \B $procmux$2864_Y
    connect \S $logic_and$hyperram.v:1071$1789_Y
    connect \Y $procmux$2866_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$2868
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5426
    connect \B $procmux$2866_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1078$1150_CHECK[0:0]$1470
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$2871
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2872_CMP
    connect \Y $procmux$2871_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $eq $procmux$2872_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $procmux$2872_CMP
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$2873
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2871_Y
    connect \S $logic_and$hyperram.v:1071$1789_Y
    connect \Y $procmux$2873_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$2875
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2873_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1079$1151_EN[0:0]$1473
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$2878
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5428
    connect \B $eq$hyperram.v:1079$1792_Y
    connect \S $procmux$2872_CMP
    connect \Y $procmux$2878_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$2880
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5430
    connect \B $procmux$2878_Y
    connect \S $logic_and$hyperram.v:1071$1789_Y
    connect \Y $procmux$2880_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$2882
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5432
    connect \B $procmux$2880_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1079$1151_CHECK[0:0]$1472
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$2884
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:240$1204_Y
    connect \Y $procmux$2884_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$2886
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2884_Y
    connect \S $logic_and$hyperram.v:1071$1789_Y
    connect \Y $procmux$2886_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$2888
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2886_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1080$1152_EN[0:0]$1475
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1076.4-1081.11"
  cell $mux $procmux$2890
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5434
    connect \B $eq$hyperram.v:1080$1793_Y
    connect \S $eq$hyperram.v:240$1204_Y
    connect \Y $procmux$2890_Y
  end
  attribute \src "hyperram.v:1071.7-1071.99|hyperram.v:1071.3-1082.6"
  cell $mux $procmux$2892
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5436
    connect \B $procmux$2890_Y
    connect \S $logic_and$hyperram.v:1071$1789_Y
    connect \Y $procmux$2892_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1083.5"
  cell $mux $procmux$2894
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5438
    connect \B $procmux$2892_Y
    connect \S $logic_and$hyperram.v:1029$1729_Y
    connect \Y $0$formal$hyperram.v:1080$1152_CHECK[0:0]$1474
  end
  attribute \src "hyperram.v:1087.7-1087.86|hyperram.v:1087.3-1092.6"
  cell $mux $procmux$2896
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1087$1806_Y
    connect \Y $procmux$2896_Y
  end
  attribute \src "hyperram.v:1086.6-1086.45|hyperram.v:1086.2-1093.5"
  cell $mux $procmux$2898
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2896_Y
    connect \S $logic_and$hyperram.v:1086$1797_Y
    connect \Y $0$formal$hyperram.v:1088$1153_EN[0:0]$1477
  end
  attribute \src "hyperram.v:1087.7-1087.86|hyperram.v:1087.3-1092.6"
  cell $mux $procmux$2900
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5440
    connect \B $eq$hyperram.v:1088$1807_Y
    connect \S $logic_and$hyperram.v:1087$1806_Y
    connect \Y $procmux$2900_Y
  end
  attribute \src "hyperram.v:1086.6-1086.45|hyperram.v:1086.2-1093.5"
  cell $mux $procmux$2902
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5442
    connect \B $procmux$2900_Y
    connect \S $logic_and$hyperram.v:1086$1797_Y
    connect \Y $0$formal$hyperram.v:1088$1153_CHECK[0:0]$1476
  end
  attribute \src "hyperram.v:1087.7-1087.86|hyperram.v:1087.3-1092.6"
  cell $mux $procmux$2908
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5444
    connect \B $eq$hyperram.v:1089$1808_Y
    connect \S $logic_and$hyperram.v:1087$1806_Y
    connect \Y $procmux$2908_Y
  end
  attribute \src "hyperram.v:1086.6-1086.45|hyperram.v:1086.2-1093.5"
  cell $mux $procmux$2910
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5446
    connect \B $procmux$2908_Y
    connect \S $logic_and$hyperram.v:1086$1797_Y
    connect \Y $0$formal$hyperram.v:1089$1154_CHECK[0:0]$1478
  end
  attribute \src "hyperram.v:1087.7-1087.86|hyperram.v:1087.3-1092.6"
  cell $mux $procmux$2916
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5448
    connect \B $eq$hyperram.v:1090$1809_Y
    connect \S $logic_and$hyperram.v:1087$1806_Y
    connect \Y $procmux$2916_Y
  end
  attribute \src "hyperram.v:1086.6-1086.45|hyperram.v:1086.2-1093.5"
  cell $mux $procmux$2918
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5450
    connect \B $procmux$2916_Y
    connect \S $logic_and$hyperram.v:1086$1797_Y
    connect \Y $0$formal$hyperram.v:1090$1155_CHECK[0:0]$1480
  end
  attribute \src "hyperram.v:1087.7-1087.86|hyperram.v:1087.3-1092.6"
  cell $mux $procmux$2924
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5452
    connect \B $eq$hyperram.v:1091$1811_Y
    connect \S $logic_and$hyperram.v:1087$1806_Y
    connect \Y $procmux$2924_Y
  end
  attribute \src "hyperram.v:1086.6-1086.45|hyperram.v:1086.2-1093.5"
  cell $mux $procmux$2926
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5454
    connect \B $procmux$2924_Y
    connect \S $logic_and$hyperram.v:1086$1797_Y
    connect \Y $0$formal$hyperram.v:1091$1156_CHECK[0:0]$1482
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:357.4-363.11"
  cell $pmux $procmux$2930
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \dataw_r
    connect \S { $eq$hyperram.v:1019$1707_Y $eq$hyperram.v:297$1227_Y $eq$hyperram.v:1001$1663_Y $eq$hyperram.v:240$1203_Y }
    connect \Y $procmux$2930_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:343.5-367.12"
  cell $pmux $procmux$2935
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B { $procmux$2938_Y $procmux$2930_Y }
    connect \S { $eq$hyperram.v:1056$1764_Y $eq$hyperram.v:1000$1661_Y }
    connect \Y \hb_dq_o
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:345.4-353.11"
  cell $pmux $procmux$2938
    parameter \S_WIDTH 6
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \CA_r
    connect \S { $eq$hyperram.v:998$1654_Y $procmux$2943_CMP $eq$hyperram.v:1019$1707_Y $eq$hyperram.v:297$1227_Y $eq$hyperram.v:1001$1663_Y $eq$hyperram.v:240$1203_Y }
    connect \Y $procmux$2938_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:345.4-353.11"
  cell $eq $procmux$2943_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'100
    connect \Y $procmux$2943_CMP
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2947
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:1013$1697_Y
    connect \Y $procmux$2947_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2949
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B $procmux$2947_Y
    connect \S $logic_or$hyperram.v:309$1231_Y
    connect \Y $procmux$2949_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2951
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B { 8'00000000 $procmux$2949_Y }
    connect \S { $0$past$hyperram.v:1064$1062$0[0:0]$1321 $eq$hyperram.v:1010$1692_Y }
    connect \Y $procmux$2951_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2955
    parameter \WIDTH 8
    connect \A $procmux$2951_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [15:8]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2957
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B \hb_dq_i
    connect \S $procmux$2872_CMP
    connect \Y $procmux$2957_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2959
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B $procmux$2957_Y
    connect \S $logic_or$hyperram.v:309$1231_Y
    connect \Y $procmux$2959_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2961
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B { 8'00000000 $procmux$2959_Y }
    connect \S { $0$past$hyperram.v:1064$1062$0[0:0]$1321 $eq$hyperram.v:1010$1692_Y }
    connect \Y $procmux$2961_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2965
    parameter \WIDTH 8
    connect \A $procmux$2961_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [7:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2969
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B \hb_dq_i
    connect \S $procmux$2840_CMP
    connect \Y $procmux$2969_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2971
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B $procmux$2969_Y
    connect \S $logic_or$hyperram.v:309$1231_Y
    connect \Y $procmux$2971_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2973
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B { 8'00000000 $procmux$2971_Y }
    connect \S { $0$past$hyperram.v:1064$1062$0[0:0]$1321 $eq$hyperram.v:1010$1692_Y }
    connect \Y $procmux$2973_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2977
    parameter \WIDTH 8
    connect \A $procmux$2973_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [23:16]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2982
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:1015$1698_Y
    connect \Y $procmux$2982_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2984
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B $procmux$2982_Y
    connect \S $logic_or$hyperram.v:309$1231_Y
    connect \Y $procmux$2984_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2986
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B { 8'00000000 $procmux$2984_Y }
    connect \S { $0$past$hyperram.v:1064$1062$0[0:0]$1321 $eq$hyperram.v:1010$1692_Y }
    connect \Y $procmux$2986_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2990
    parameter \WIDTH 8
    connect \A $procmux$2986_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [31:24]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2993
    parameter \WIDTH 1
    connect \A $ternary$hyperram.v:287$1226_Y [0]
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\bus_clk_r[0:0]
  end
  attribute \src "hyperram.v:311.10-311.20|hyperram.v:311.6-313.9"
  cell $mux $procmux$2995
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $sub$hyperram.v:312$1233_Y [2:0]
    connect \S $ne$hyperram.v:245$1207_Y
    connect \Y $procmux$2995_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2997
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$2995_Y
    connect \S $logic_or$hyperram.v:309$1231_Y
    connect \Y $procmux$2997_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2999
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B { $procmux$3004_Y $procmux$2997_Y }
    connect \S { $eq$hyperram.v:1056$1764_Y $eq$hyperram.v:1010$1692_Y }
    connect \Y $procmux$2999_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:301.13-301.23|hyperram.v:301.9-304.23"
  cell $mux $procmux$3002
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \CA_r [46]
    connect \Y $procmux$3002_Y
  end
  attribute \src "hyperram.v:297.9-297.25|hyperram.v:297.5-305.8"
  cell $mux $procmux$3004
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$3002_Y
    connect \S $eq$hyperram.v:297$1227_Y
    connect \Y $procmux$3004_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$3008
    parameter \WIDTH 3
    connect \A $procmux$2999_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\read_cnt_r[2:0]
  end
  attribute \src "hyperram.v:297.9-297.25|hyperram.v:297.5-305.8"
  cell $mux $procmux$3011
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:297$1227_Y
    connect \Y $procmux$3011_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$3013
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B { 1'1 $procmux$3011_Y }
    connect \S { $eq$hyperram.v:1024$1725_Y $eq$hyperram.v:1056$1764_Y }
    connect \Y $procmux$3013_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$3017
    parameter \WIDTH 1
    connect \A $procmux$3013_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\rwds_2x_latency_r[0:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $mux $procmux$3019
    parameter \WIDTH 1
    connect \A \rwds_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:1010$1692_Y
    connect \Y $procmux$3019_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$3022
    parameter \WIDTH 1
    connect \A $procmux$3019_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\rwds_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3030
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B 13'0000000000000
    connect \S $logic_and$hyperram.v:145$1180_Y
    connect \Y $procmux$3030_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3032
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B $procmux$3030_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3032_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3035
    parameter \WIDTH 13
    connect \A $procmux$3032_Y
    connect \B 13'0000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [15:3]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3043
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B \addr_i [2:0]
    connect \S $logic_and$hyperram.v:145$1180_Y
    connect \Y $procmux$3043_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3045
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B $procmux$3043_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3045_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3048
    parameter \WIDTH 3
    connect \A $procmux$3045_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [2:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3056
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B \addr_i [31:3]
    connect \S $logic_and$hyperram.v:145$1180_Y
    connect \Y $procmux$3056_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3058
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B $procmux$3056_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3058_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3061
    parameter \WIDTH 29
    connect \A $procmux$3058_Y
    connect \B 29'00000000000000000000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [44:16]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3069
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$1180_Y
    connect \Y $procmux$3069_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3071
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B $procmux$3069_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3071_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3074
    parameter \WIDTH 1
    connect \A $procmux$3071_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [45]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3082
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B \regspace_i
    connect \S $logic_and$hyperram.v:145$1180_Y
    connect \Y $procmux$3082_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3084
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B $procmux$3082_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3084_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3087
    parameter \WIDTH 1
    connect \A $procmux$3084_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [46]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3095
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:155$1181_Y
    connect \S $logic_and$hyperram.v:145$1180_Y
    connect \Y $procmux$3095_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3097
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $procmux$3095_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3097_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3100
    parameter \WIDTH 1
    connect \A $procmux$3097_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [47]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$3103
    parameter \WIDTH 6
    connect \A { 2'00 \tcsh_r }
    connect \B $sub$hyperram.v:143$1178_Y [5:0]
    connect \S $procmux$3104_CMP
    connect \Y $procmux$3103_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$3105
    parameter \S_WIDTH 7
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B { $procmux$3140_Y $procmux$3135_Y $procmux$3131_Y $procmux$3121_Y $procmux$3114_Y $procmux$3110_Y $procmux$3103_Y }
    connect \S { $eq$hyperram.v:1024$1725_Y $0$past$hyperram.v:1064$1062$0[0:0]$1321 $eq$hyperram.v:1056$1764_Y $eq$hyperram.v:1003$1670_Y $eq$hyperram.v:1000$1661_Y $eq$hyperram.v:1010$1692_Y $eq$hyperram.v:1021$1716_Y }
    connect \Y $procmux$3105_Y
  end
  attribute \src "hyperram.v:246.18-246.29|hyperram.v:246.14-248.8"
  cell $mux $procmux$3107
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:143$1178_Y [5:0]
    connect \S $procmux$3104_CMP
    connect \Y $procmux$3107_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$3110
    parameter \WIDTH 6
    connect \A $procmux$3107_Y
    connect \B { 2'00 \tpost_r }
    connect \S $logic_or$hyperram.v:240$1205_Y
    connect \Y $procmux$3110_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:232.9-232.20|hyperram.v:232.5-237.8"
  cell $mux $procmux$3114
    parameter \WIDTH 6
    connect \A { 2'00 \tpost_r }
    connect \B $sub$hyperram.v:143$1178_Y [5:0]
    connect \S $procmux$3104_CMP
    connect \Y $procmux$3114_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:218.10-218.17|hyperram.v:218.6-227.9"
  cell $mux $procmux$3118
    parameter \WIDTH 6
    connect \A 6'000011
    connect \B $sub$hyperram.v:221$1200_Y [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$3118_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-228.8"
  cell $mux $procmux$3121
    parameter \WIDTH 6
    connect \A $procmux$3118_Y
    connect \B $sub$hyperram.v:143$1178_Y [5:0]
    connect \S $procmux$3104_CMP
    connect \Y $procmux$3121_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$3125
    parameter \WIDTH 6
    connect \A \latency_cycles
    connect \B 6'000001
    connect \S \CA_r [46]
    connect \Y $procmux$3125_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$3128
    parameter \WIDTH 6
    connect \A $procmux$3125_Y
    connect \B \latency_cycles
    connect \S \CA_r [47]
    connect \Y $procmux$3128_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$3131
    parameter \WIDTH 6
    connect \A $procmux$3128_Y
    connect \B $sub$hyperram.v:143$1178_Y [5:0]
    connect \S $procmux$3104_CMP
    connect \Y $procmux$3131_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$3135
    parameter \WIDTH 6
    connect \A 6'000101
    connect \B $sub$hyperram.v:143$1178_Y [5:0]
    connect \S $procmux$3104_CMP
    connect \Y $procmux$3135_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3140
    parameter \WIDTH 6
    connect \A $procmux$3107_Y
    connect \B { 2'00 \tpre_i }
    connect \S $logic_and$hyperram.v:164$1187_Y
    connect \Y $procmux$3140_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3144
    parameter \WIDTH 6
    connect \A $procmux$3105_Y
    connect \B 6'000100
    connect \S \rst_i
    connect \Y $0\cycle_cnt_r[5:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$3147
    parameter \WIDTH 3
    connect \A 3'000
    connect \B \bus_state_r
    connect \S $procmux$3104_CMP
    connect \Y $procmux$3147_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$3149
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B { $procmux$3180_Y $procmux$3177_Y $procmux$3173_Y $procmux$3163_Y $procmux$3156_Y $procmux$3152_Y $procmux$3147_Y }
    connect \S { $eq$hyperram.v:1024$1725_Y $0$past$hyperram.v:1064$1062$0[0:0]$1321 $eq$hyperram.v:1056$1764_Y $eq$hyperram.v:1003$1670_Y $eq$hyperram.v:1000$1661_Y $eq$hyperram.v:1010$1692_Y $eq$hyperram.v:1021$1716_Y }
    connect \Y $procmux$3149_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$3152
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'110
    connect \S $logic_or$hyperram.v:240$1205_Y
    connect \Y $procmux$3152_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:232.9-232.20|hyperram.v:232.5-237.8"
  cell $mux $procmux$3156
    parameter \WIDTH 3
    connect \A 3'110
    connect \B \bus_state_r
    connect \S $procmux$3104_CMP
    connect \Y $procmux$3156_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:218.10-218.17|hyperram.v:218.6-227.9"
  cell $mux $procmux$3160
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$4340 [0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-228.8"
  cell $mux $procmux$3163
    parameter \WIDTH 3
    connect \A { 2'10 $auto$wreduce.cc:454:run$4340 [0] }
    connect \B \bus_state_r
    connect \S $procmux$3104_CMP
    connect \Y $procmux$3163_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$3167
    parameter \WIDTH 3
    connect \A 3'011
    connect \B 3'100
    connect \S \CA_r [46]
    connect \Y $procmux$3167_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$3170
    parameter \WIDTH 3
    connect \A $procmux$3167_Y
    connect \B 3'011
    connect \S \CA_r [47]
    connect \Y $procmux$3170_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$3173
    parameter \WIDTH 3
    connect \A $procmux$3170_Y
    connect \B \bus_state_r
    connect \S $procmux$3104_CMP
    connect \Y $procmux$3173_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$3177
    parameter \WIDTH 3
    connect \A 3'010
    connect \B \bus_state_r
    connect \S $procmux$3104_CMP
    connect \Y $procmux$3177_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3180
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'001
    connect \S $logic_and$hyperram.v:164$1187_Y
    connect \Y $procmux$3180_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3184
    parameter \WIDTH 3
    connect \A $procmux$3149_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\bus_state_r[2:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$3188
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B $logic_and$hyperram.v:245$1208_Y
    connect \S $logic_or$hyperram.v:240$1205_Y
    connect \Y $procmux$3188_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$3190
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B { $procmux$3192_Y $procmux$3188_Y }
    connect \S { $eq$hyperram.v:1024$1725_Y $eq$hyperram.v:1010$1692_Y }
    connect \Y $procmux$3190_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3192
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B 1'0
    connect \S $logic_and$hyperram.v:145$1180_Y
    connect \Y $procmux$3192_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3196
    parameter \WIDTH 1
    connect \A $procmux$3190_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\read_timeout_r[0:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$3199
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \busy_r
    connect \S $procmux$3104_CMP
    connect \Y $procmux$3199_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$3201
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B { $procmux$3203_Y $procmux$3199_Y }
    connect \S { $eq$hyperram.v:1024$1725_Y $eq$hyperram.v:1021$1716_Y }
    connect \Y $procmux$3201_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3203
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$1180_Y
    connect \Y $procmux$3203_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3207
    parameter \WIDTH 1
    connect \A $procmux$3201_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\busy_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3215
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B \sel_i
    connect \S $logic_and$hyperram.v:145$1180_Y
    connect \Y $procmux$3215_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3217
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B $procmux$3215_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3217_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3220
    parameter \WIDTH 4
    connect \A $procmux$3217_Y
    connect \B 4'0000
    connect \S \rst_i
    connect \Y $0\sel_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3223
    parameter \WIDTH 1
    connect \A \valid_i
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\valid_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3231
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B \data_i
    connect \S $logic_and$hyperram.v:145$1180_Y
    connect \Y $procmux$3231_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3233
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B $procmux$3231_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3233_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3236
    parameter \WIDTH 32
    connect \A $procmux$3233_Y
    connect \B 0
    connect \S \rst_i
    connect \Y $0\dataw_r[31:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3244
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B \double_latency_i
    connect \S $logic_and$hyperram.v:164$1187_Y
    connect \Y $procmux$3244_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3246
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B $procmux$3244_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3246_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3249
    parameter \WIDTH 1
    connect \A $procmux$3246_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\double_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3257
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B \fixed_latency_i
    connect \S $logic_and$hyperram.v:164$1187_Y
    connect \Y $procmux$3257_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3259
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B $procmux$3257_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3259_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3262
    parameter \WIDTH 1
    connect \A $procmux$3259_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\fixed_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3270
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $ternary$hyperram.v:174$1193_Y [4:0]
    connect \S $logic_and$hyperram.v:164$1187_Y
    connect \Y $procmux$3270_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3272
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $procmux$3270_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3272_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3275
    parameter \WIDTH 5
    connect \A $procmux$3272_Y
    connect \B 5'10100
    connect \S \rst_i
    connect \Y $0\trmax_r[4:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3283
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B \tpost_i
    connect \S $logic_and$hyperram.v:164$1187_Y
    connect \Y $procmux$3283_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3285
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B $procmux$3283_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3285_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3288
    parameter \WIDTH 4
    connect \A $procmux$3285_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpost_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3296
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $ternary$hyperram.v:172$1190_Y [3:0]
    connect \S $logic_and$hyperram.v:164$1187_Y
    connect \Y $procmux$3296_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3298
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $procmux$3296_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3298_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3301
    parameter \WIDTH 4
    connect \A $procmux$3298_Y
    connect \B 4'0110
    connect \S \rst_i
    connect \Y $0\tacc_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3309
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B \tpre_i
    connect \S $logic_and$hyperram.v:164$1187_Y
    connect \Y $procmux$3309_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3311
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B $procmux$3309_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3311_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3314
    parameter \WIDTH 4
    connect \A $procmux$3311_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpre_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3322
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B \tcsh_i
    connect \S $logic_and$hyperram.v:164$1187_Y
    connect \Y $procmux$3322_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3324
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B $procmux$3322_Y
    connect \S $eq$hyperram.v:1024$1725_Y
    connect \Y $procmux$3324_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3327
    parameter \WIDTH 4
    connect \A $procmux$3324_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tcsh_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:95.7-95.14|hyperram.v:95.3-100.6"
  cell $mux $procmux$3330
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4346 [5:0]
    connect \B $auto$wreduce.cc:454:run$4345 [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$3330_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:87.7-87.14|hyperram.v:87.3-92.6"
  cell $mux $procmux$3334
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4344 [5:0]
    connect \B $ternary$hyperram.v:89$1160_Y [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$3334_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:84.6-84.21|hyperram.v:84.2-101.5"
  cell $mux $procmux$3336
    parameter \WIDTH 6
    connect \A $procmux$3330_Y
    connect \B $procmux$3334_Y
    connect \S \fixed_latency_r
    connect \Y \latency_cycles
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$hyperram.v:0$1177
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $procmux$3104_CMP
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $reduce_or $reduce_or$hyperram.v:164$1182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $reduce_or$hyperram.v:164$1182_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1243
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$4330 [0]
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \CA_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$4337 [9:0] }
    connect \Y $shiftx$hyperram.v:0$1530_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \dataw_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$4337 [9:0] }
    connect \Y $shiftx$hyperram.v:0$1534_Y
  end
  attribute \src "hyperram.v:1005.55-1005.94"
  cell $sub $sub$hyperram.v:1005$1675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$4333 [7:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [7:0] }
  end
  attribute \src "hyperram.v:1005.55-1005.105"
  cell $sub $sub$hyperram.v:1005$1677
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [7:0] }
    connect \B $auto$wreduce.cc:454:run$4331 [0]
    connect \Y $sub$hyperram.v:1005$1677_Y
  end
  attribute \src "hyperram.v:1007.54-1007.94"
  cell $sub $sub$hyperram.v:1007$1682
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$4335 [7:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [7:0] }
  end
  attribute \src "hyperram.v:1007.54-1007.105"
  cell $sub $sub$hyperram.v:1007$1684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [7:0] }
    connect \B $auto$wreduce.cc:454:run$4331 [0]
    connect \Y $sub$hyperram.v:1007$1684_Y
  end
  attribute \src "hyperram.v:1011.51-1011.66"
  cell $sub $sub$hyperram.v:1011$1695
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$4336 [6:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [6:0] }
  end
  attribute \src "hyperram.v:143.21-143.36"
  cell $sub $sub$hyperram.v:143$1178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $sub$hyperram.v:143$1178_Y [5:0]
  end
  attribute \src "hyperram.v:221.22-221.41"
  cell $sub $sub$hyperram.v:221$1200
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \trmax_r 1'0 }
    connect \B 2'10
    connect \Y $sub$hyperram.v:221$1200_Y [5:0]
  end
  attribute \src "hyperram.v:312.21-312.35"
  cell $sub $sub$hyperram.v:312$1233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $sub$hyperram.v:312$1233_Y [2:0]
  end
  attribute \src "hyperram.v:89.43-89.62"
  cell $sub $sub$hyperram.v:89$1158
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 2'00 }
    connect \B 2'10
    connect \Y $auto$wreduce.cc:454:run$4341 [5:0]
  end
  attribute \src "hyperram.v:89.69-89.93"
  cell $sub $sub$hyperram.v:89$1159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 1'0 }
    connect \B 2'10
    connect \Y { $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [4:0] }
  end
  attribute \src "hyperram.v:91.43-91.66"
  cell $sub $sub$hyperram.v:91$1162
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4341 [5:0]
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$4342 [5:0]
  end
  attribute \src "hyperram.v:91.73-91.101"
  cell $sub $sub$hyperram.v:91$1164
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A { $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [4:0] }
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$4343 [5:0]
  end
  attribute \src "hyperram.v:172.16-172.56"
  cell $mux $ternary$hyperram.v:172$1190
    parameter \WIDTH 4
    connect \A 4'0010
    connect \B \tacc_i
    connect \S $ge$hyperram.v:172$1188_Y
    connect \Y $ternary$hyperram.v:172$1190_Y [3:0]
  end
  attribute \src "hyperram.v:174.17-174.65"
  cell $mux $ternary$hyperram.v:174$1193
    parameter \WIDTH 5
    connect \A 5'00100
    connect \B \trmax_i
    connect \S $ge$hyperram.v:174$1191_Y
    connect \Y $ternary$hyperram.v:174$1193_Y [4:0]
  end
  attribute \src "hyperram.v:287.16-287.43"
  cell $mux $ternary$hyperram.v:287$1226
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \hb_clkn_o
    connect \S \clk_active
    connect \Y $ternary$hyperram.v:287$1226_Y [0]
  end
  attribute \src "hyperram.v:335.20-335.89"
  cell $mux $ternary$hyperram.v:335$1246
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$4339 [0]
    connect \S $logic_and$hyperram.v:335$1242_Y
    connect \Y \hb_rwds_o
  end
  attribute \src "hyperram.v:89.22-89.95"
  cell $mux $ternary$hyperram.v:89$1160
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [4:0] }
    connect \B $auto$wreduce.cc:454:run$4341 [5:0]
    connect \S \double_latency_r
    connect \Y $ternary$hyperram.v:89$1160_Y [5:0]
  end
  attribute \src "hyperram.v:91.22-91.103"
  cell $mux $ternary$hyperram.v:91$1165
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4343 [5:0]
    connect \B $auto$wreduce.cc:454:run$4342 [5:0]
    connect \S \double_latency_r
    connect \Y $auto$wreduce.cc:454:run$4344 [5:0]
  end
  attribute \src "hyperram.v:97.22-97.96"
  cell $mux $ternary$hyperram.v:97$1168
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [4:0] }
    connect \B $auto$wreduce.cc:454:run$4341 [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $auto$wreduce.cc:454:run$4345 [5:0]
  end
  attribute \src "hyperram.v:99.22-99.104"
  cell $mux $ternary$hyperram.v:99$1173
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4343 [5:0]
    connect \B $auto$wreduce.cc:454:run$4342 [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $auto$wreduce.cc:454:run$4346 [5:0]
  end
  attribute \src "hyperram.v:1030.3-1030.39"
  cell $assert \_busy_
    connect \A $formal$hyperram.v:1030$1137_CHECK
    connect \EN $formal$hyperram.v:854$1087_EN
  end
  attribute \src "hyperram.v:965.4-965.135"
  cell $assert \_ca_then_write_latency_
    connect \A $formal$hyperram.v:965$1117_CHECK
    connect \EN $formal$hyperram.v:965$1117_EN
  end
  attribute \src "hyperram.v:992.4-992.66"
  cell $assert \_cycle_cnt_
    connect \A $formal$hyperram.v:992$1125_CHECK
    connect \EN $formal$hyperram.v:992$1125_EN
  end
  attribute \src "hyperram.v:1062.3-1062.41"
  cell $assert \_data_o_
    connect \A $formal$hyperram.v:1047$1142_CHECK
    connect \EN $formal$hyperram.v:854$1087_EN
  end
  attribute \src "hyperram.v:1065.4-1065.44"
  cell $assert \_datar_r_clear_
    connect \A $formal$hyperram.v:1065$1147_CHECK
    connect \EN $formal$hyperram.v:1065$1147_EN
  end
  attribute \src "hyperram.v:1033.4-1033.40"
  cell $assert \_entering_busy_
    connect \A $formal$hyperram.v:1033$1138_CHECK
    connect \EN $formal$hyperram.v:1033$1138_EN
  end
  attribute \src "hyperram.v:983.4-983.50"
  cell $assert \_exit_read_
    connect \A $formal$hyperram.v:983$1123_CHECK
    connect \EN $formal$hyperram.v:983$1123_EN
  end
  attribute \src "hyperram.v:1036.4-1036.39"
  cell $assert \_exiting_busy_
    connect \A $formal$hyperram.v:1036$1139_CHECK
    connect \EN $formal$hyperram.v:1036$1139_EN
  end
  attribute \src "hyperram.v:949.5-949.60"
  cell $assert \_hb_clk_active_
    connect \A $formal$hyperram.v:949$1113_CHECK
    connect \EN $formal$hyperram.v:949$1113_EN
  end
  attribute \src "hyperram.v:947.4-947.52"
  cell $assert \_hb_clk_clkn_
    connect \A $formal$hyperram.v:947$1112_CHECK
    connect \EN $formal$hyperram.v:944$1109_EN
  end
  attribute \src "hyperram.v:945.4-945.38"
  cell $assert \_hb_clk_low_
    connect \A $formal$hyperram.v:945$1110_CHECK
    connect \EN $formal$hyperram.v:944$1109_EN
  end
  attribute \src "hyperram.v:946.4-946.39"
  cell $assert \_hb_clkn_low_
    connect \A $formal$hyperram.v:946$1111_CHECK
    connect \EN $formal$hyperram.v:944$1109_EN
  end
  attribute \src "hyperram.v:944.4-944.34"
  cell $assert \_hb_csn_
    connect \A $formal$hyperram.v:944$1109_CHECK
    connect \EN $formal$hyperram.v:944$1109_EN
  end
  attribute \src "hyperram.v:891.4-891.37"
  cell $assert \_hb_dq_noen_
    connect \A $formal$hyperram.v:891$1100_CHECK
    connect \EN $formal$hyperram.v:891$1100_EN
  end
  attribute \src "hyperram.v:889.4-889.38"
  cell $assert \_hb_dq_oen_
    connect \A $formal$hyperram.v:889$1099_CHECK
    connect \EN $formal$hyperram.v:889$1099_EN
  end
  attribute \src "hyperram.v:937.3-937.43"
  cell $assert \_hb_rstn_active_
    connect \A $formal$hyperram.v:937$1107_CHECK
    connect \EN $formal$hyperram.v:937$1107_EN
  end
  attribute \src "hyperram.v:939.3-939.42"
  cell $assert \_hb_rstn_nactive_
    connect \A $formal$hyperram.v:939$1108_CHECK
    connect \EN $formal$hyperram.v:939$1108_EN
  end
  attribute \src "hyperram.v:925.4-925.41"
  cell $assert \_hb_rwds_noen_
    connect \A $formal$hyperram.v:925$1104_CHECK
    connect \EN $formal$hyperram.v:925$1104_EN
  end
  attribute \src "hyperram.v:931.5-931.42"
  cell $assert \_hb_rwds_o_low_
    connect \A $formal$hyperram.v:931$1106_CHECK
    connect \EN $formal$hyperram.v:931$1106_EN
  end
  attribute \src "hyperram.v:929.5-929.64"
  cell $assert \_hb_rwds_o_sel_
    connect \A $formal$hyperram.v:929$1105_CHECK
    connect \EN $formal$hyperram.v:929$1105_EN
  end
  attribute \src "hyperram.v:923.4-923.42"
  cell $assert \_hb_rwds_oen_
    connect \A $formal$hyperram.v:923$1103_CHECK
    connect \EN $formal$hyperram.v:923$1103_EN
  end
  attribute \src "hyperram.v:955.3-955.55"
  cell $assert \_idle_after_rst_
    connect \A $formal$hyperram.v:955$1114_CHECK
    connect \EN $formal$hyperram.v:955$1114_EN
  end
  attribute \src "hyperram.v:959.4-959.83"
  cell $assert \_idle_then_pre_
    connect \A $formal$hyperram.v:959$1115_CHECK
    connect \EN $formal$hyperram.v:959$1115_EN
  end
  attribute \src "hyperram.v:971.4-971.153"
  cell $assert \_latency_then_write_read_
    connect \A $formal$hyperram.v:971$1119_CHECK
    connect \EN $formal$hyperram.v:971$1119_EN
  end
  attribute \src "hyperram.v:998.4-998.48"
  cell $assert \_load_cnt_ca_
    connect \A $formal$hyperram.v:998$1127_CHECK
    connect \EN $formal$hyperram.v:998$1127_EN
  end
  attribute \src "hyperram.v:1005.5-1005.106"
  cell $assert \_load_cnt_fixed_latency_
    connect \A $formal$hyperram.v:1005$1129_CHECK
    connect \EN $formal$hyperram.v:1005$1129_EN
  end
  attribute \src "hyperram.v:1025.4-1025.55"
  cell $assert \_load_cnt_idle_
    connect \A $formal$hyperram.v:1025$1136_CHECK
    connect \EN $formal$hyperram.v:1025$1136_EN
  end
  attribute \src "hyperram.v:1022.4-1022.56"
  cell $assert \_load_cnt_post_
    connect \A $formal$hyperram.v:1022$1135_CHECK
    connect \EN $formal$hyperram.v:1022$1135_EN
  end
  attribute \src "hyperram.v:995.4-995.54"
  cell $assert \_load_cnt_pre_
    connect \A $formal$hyperram.v:995$1126_CHECK
    connect \EN $formal$hyperram.v:995$1126_EN
  end
  attribute \src "hyperram.v:1011.4-1011.68"
  cell $assert \_load_cnt_read_tout_
    connect \A $formal$hyperram.v:1011$1131_CHECK
    connect \EN $formal$hyperram.v:1011$1131_EN
  end
  attribute \src "hyperram.v:1007.5-1007.106"
  cell $assert \_load_cnt_rwds_latency_
    connect \A $formal$hyperram.v:1007$1130_CHECK
    connect \EN $formal$hyperram.v:1007$1130_EN
  end
  attribute \src "hyperram.v:1019.4-1019.54"
  cell $assert \_load_cnt_write_mem_
    connect \A $formal$hyperram.v:1019$1134_CHECK
    connect \EN $formal$hyperram.v:1019$1134_EN
  end
  attribute \src "hyperram.v:1001.4-1001.53"
  cell $assert \_load_cnt_write_reg_
    connect \A $formal$hyperram.v:1001$1128_CHECK
    connect \EN $formal$hyperram.v:1001$1128_EN
  end
  attribute \src "hyperram.v:1015.5-1015.54"
  cell $assert \_load_rd_cnt_read_mem_
    connect \A $formal$hyperram.v:1015$1133_CHECK
    connect \EN $formal$hyperram.v:1015$1133_EN
  end
  attribute \src "hyperram.v:1013.5-1013.54"
  cell $assert \_load_rd_cnt_read_reg_
    connect \A $formal$hyperram.v:1013$1132_CHECK
    connect \EN $formal$hyperram.v:1013$1132_EN
  end
  attribute \src "hyperram.v:1042.4-1042.37"
  cell $assert \_not_ready_
    connect \A $formal$hyperram.v:1042$1141_CHECK
    connect \EN $formal$hyperram.v:1042$1141_EN
  end
  attribute \src "hyperram.v:977.4-977.84"
  cell $assert \_post_then_idle_
    connect \A $formal$hyperram.v:977$1121_CHECK
    connect \EN $formal$hyperram.v:977$1121_EN
  end
  attribute \src "hyperram.v:962.4-962.79"
  cell $assert \_pre_then_ca_
    connect \A $formal$hyperram.v:962$1116_CHECK
    connect \EN $formal$hyperram.v:962$1116_EN
  end
  attribute \src "hyperram.v:1068.4-1068.70"
  cell $assert \_read_cnt_changing_
    connect \A $formal$hyperram.v:1068$1148_CHECK
    connect \EN $formal$hyperram.v:1068$1148_EN
  end
  attribute \src "hyperram.v:974.4-974.84"
  cell $assert \_read_then_post_
    connect \A $formal$hyperram.v:974$1120_CHECK
    connect \EN $formal$hyperram.v:974$1120_EN
  end
  attribute \src "hyperram.v:1053.5-1053.50"
  cell $assert \_read_timeout_0_
    connect \A $formal$hyperram.v:1053$1144_CHECK
    connect \EN $formal$hyperram.v:1053$1144_EN
  end
  attribute \src "hyperram.v:1051.5-1051.49"
  cell $assert \_read_timeout_1_
    connect \A $formal$hyperram.v:1051$1143_CHECK
    connect \EN $formal$hyperram.v:1051$1143_EN
  end
  attribute \src "hyperram.v:1057.4-1057.52"
  cell $assert \_read_timeout_clr_
    connect \A $formal$hyperram.v:1057$1145_CHECK
    connect \EN $formal$hyperram.v:1057$1145_EN
  end
  attribute \src "hyperram.v:1039.4-1039.42"
  cell $assert \_ready_till_busop_
    connect \A $formal$hyperram.v:1039$1140_CHECK
    connect \EN $formal$hyperram.v:1039$1140_EN
  end
  attribute \src "hyperram.v:986.4-986.51"
  cell $assert \_start_hb_op_
    connect \A $formal$hyperram.v:986$1124_CHECK
    connect \EN $formal$hyperram.v:986$1124_EN
  end
  attribute \src "hyperram.v:980.4-980.65"
  cell $assert \_state_change_
    connect \A $formal$hyperram.v:980$1122_CHECK
    connect \EN $formal$hyperram.v:980$1122_EN
  end
  attribute \src "hyperram.v:1088.4-1088.55"
  cell $assert \_store_data_wr_
    connect \A $formal$hyperram.v:1088$1153_CHECK
    connect \EN $formal$hyperram.v:1088$1153_EN
  end
  attribute \src "hyperram.v:1091.4-1091.55"
  cell $assert \_store_rd_wr_
    connect \A $formal$hyperram.v:1091$1156_CHECK
    connect \EN $formal$hyperram.v:1088$1153_EN
  end
  attribute \src "hyperram.v:1090.4-1090.62"
  cell $assert \_store_reg_acc_
    connect \A $formal$hyperram.v:1090$1155_CHECK
    connect \EN $formal$hyperram.v:1088$1153_EN
  end
  attribute \src "hyperram.v:1089.4-1089.49"
  cell $assert \_store_sel_
    connect \A $formal$hyperram.v:1089$1154_CHECK
    connect \EN $formal$hyperram.v:1088$1153_EN
  end
  attribute \src "hyperram.v:860.3-860.43"
  cell $assert \_tacc_gte_2_
    connect \A $formal$hyperram.v:860$1088_CHECK
    connect \EN $formal$hyperram.v:854$1087_EN
  end
  attribute \src "hyperram.v:877.5-877.51"
  cell $assert \_tacc_load_
    connect \A $formal$hyperram.v:877$1095_CHECK
    connect \EN $formal$hyperram.v:877$1095_EN
  end
  attribute \src "hyperram.v:879.5-879.46"
  cell $assert \_tacc_past_
    connect \A $formal$hyperram.v:879$1096_CHECK
    connect \EN $formal$hyperram.v:879$1096_EN
  end
  attribute \src "hyperram.v:867.4-867.48"
  cell $assert \_tcsh_load_
    connect \A $formal$hyperram.v:867$1090_CHECK
    connect \EN $formal$hyperram.v:867$1090_EN
  end
  attribute \src "hyperram.v:869.4-869.51"
  cell $assert \_tpost_load_
    connect \A $formal$hyperram.v:869$1092_CHECK
    connect \EN $formal$hyperram.v:867$1090_EN
  end
  attribute \src "hyperram.v:868.4-868.48"
  cell $assert \_tpre_load_
    connect \A $formal$hyperram.v:868$1091_CHECK
    connect \EN $formal$hyperram.v:867$1090_EN
  end
  attribute \src "hyperram.v:861.3-861.48"
  cell $assert \_trmax_gte_4_
    connect \A $formal$hyperram.v:861$1089_CHECK
    connect \EN $formal$hyperram.v:854$1087_EN
  end
  attribute \src "hyperram.v:872.5-872.54"
  cell $assert \_trmax_load_
    connect \A $formal$hyperram.v:872$1093_CHECK
    connect \EN $formal$hyperram.v:872$1093_EN
  end
  attribute \src "hyperram.v:874.5-874.51"
  cell $assert \_trmax_past_
    connect \A $formal$hyperram.v:874$1094_CHECK
    connect \EN $formal$hyperram.v:874$1094_EN
  end
  attribute \src "hyperram.v:968.4-968.86"
  cell $assert \_write_then_post_
    connect \A $formal$hyperram.v:968$1118_CHECK
    connect \EN $formal$hyperram.v:968$1118_EN
  end
  connect $auto$wreduce.cc:454:run$4330 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4331 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4332 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4333 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$4334 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4335 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$4336 [31:7] 25'0000000000000000000000000
  connect $auto$wreduce.cc:454:run$4337 [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$4340 [2:1] 2'10
  connect $auto$wreduce.cc:454:run$4341 [30:6] { $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] $auto$wreduce.cc:454:run$4341 [31] }
  connect $sub$hyperram.v:1005$1675_Y [30:8] { $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] $sub$hyperram.v:1005$1675_Y [31] }
  connect $sub$hyperram.v:1007$1682_Y [30:8] { $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] $sub$hyperram.v:1007$1682_Y [31] }
  connect $sub$hyperram.v:1011$1695_Y [30:7] { $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] $sub$hyperram.v:1011$1695_Y [31] }
  connect $sub$hyperram.v:89$1159_Y [30:5] { $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] $sub$hyperram.v:89$1159_Y [31] }
  connect \data_o \datar_r
  connect \datar_0 \datar_r [7:0]
  connect \datar_1 \datar_r [15:8]
  connect \datar_2 \datar_r [23:16]
  connect \datar_3 \datar_r [31:24]
  connect \hb_clk_o \bus_clk_r
  connect \hb_data_out \hb_dq_o
  connect \read_op \CA_r [47]
  connect \read_timeout_o \read_timeout_r
  connect \reg_access \CA_r [46]
end
attribute \keep 1
attribute \hdlname "\\wb_hyperram"
attribute \top 1
attribute \src "wb_hyperram.v:2.1-575.10"
module \wb_hyperram
  parameter \BASE_ADDR 805306368
  parameter \MEM_SIZE 8388608
  parameter \HB_RAM_ADDR_MASK 32'11111111100000000000000000000000
  parameter \HB_RAM_BASE 805306368
  parameter \HB_REG_OR_CSR_ADDR_MASK 32'11111111110000000000000000000000
  parameter \HB_REG_BASE 813694976
  parameter \CSR_BASE 817889280
  parameter \CSR_LATENCY_BASE 817889280
  parameter \CSR_TPRE_TPOST_BASE 817889284
  parameter \CSR_TCSH_BASE 817889288
  parameter \CSR_TRMAX_BASE 817889292
  parameter \CSR_STATUS_BASE 817889296
  parameter \WB_RST 0
  parameter \WB_IDLE 1
  parameter \WB_WAITING 2
  parameter \WB_FINISH 3
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:256$120_CHECK[0:0]$876
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:270$128_CHECK[0:0]$359
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:270$128_EN[0:0]$360
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:272$129_CHECK[0:0]$361
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:272$129_EN[0:0]$362
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:276$130_CHECK[0:0]$363
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:276$130_EN[0:0]$364
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:281$131_CHECK[0:0]$365
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:281$131_EN[0:0]$366
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:283$132_CHECK[0:0]$367
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:283$132_EN[0:0]$368
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:288$133_CHECK[0:0]$369
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:288$133_EN[0:0]$370
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:290$134_CHECK[0:0]$371
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:290$134_EN[0:0]$372
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:322$135_CHECK[0:0]$373
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:322$135_EN[0:0]$374
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:323$136_CHECK[0:0]$375
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:327$137_CHECK[0:0]$377
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:327$137_EN[0:0]$378
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:328$138_CHECK[0:0]$379
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:329$139_CHECK[0:0]$381
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:330$140_CHECK[0:0]$383
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:331$141_CHECK[0:0]$385
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:332$142_CHECK[0:0]$387
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:336$143_CHECK[0:0]$389
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:336$143_EN[0:0]$390
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:337$144_CHECK[0:0]$391
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:338$145_CHECK[0:0]$393
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:339$146_CHECK[0:0]$395
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:340$147_CHECK[0:0]$397
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:349$148_CHECK[0:0]$399
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:350$149_CHECK[0:0]$401
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:351$150_CHECK[0:0]$403
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:352$151_CHECK[0:0]$405
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:356$152_CHECK[0:0]$407
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:359$153_CHECK[0:0]$409
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:362$154_CHECK[0:0]$411
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:365$155_CHECK[0:0]$413
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:370$156_CHECK[0:0]$415
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:386$157_CHECK[0:0]$417
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:400$158_CHECK[0:0]$419
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:415$159_CHECK[0:0]$421
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:429$160_CHECK[0:0]$423
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:445$161_CHECK[0:0]$425
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:461$162_CHECK[0:0]$427
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:474$163_CHECK[0:0]$429
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:490$164_CHECK[0:0]$431
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:510$165_CHECK[0:0]$433
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:524$166_CHECK[0:0]$435
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:524$166_EN[0:0]$436
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:531$167_CHECK[0:0]$437
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:531$167_EN[0:0]$438
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:533$168_CHECK[0:0]$439
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:533$168_EN[0:0]$440
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:535$169_CHECK[0:0]$441
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:535$169_EN[0:0]$442
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:537$170_CHECK[0:0]$443
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:537$170_EN[0:0]$444
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:539$171_CHECK[0:0]$445
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:539$171_EN[0:0]$446
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:546$172_CHECK[0:0]$447
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:546$172_EN[0:0]$448
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:548$173_CHECK[0:0]$449
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:548$173_EN[0:0]$450
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:550$174_CHECK[0:0]$451
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:550$174_EN[0:0]$452
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:552$175_CHECK[0:0]$453
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:552$175_EN[0:0]$454
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:559$176_CHECK[0:0]$455
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:559$176_EN[0:0]$456
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:561$177_CHECK[0:0]$457
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:561$177_EN[0:0]$458
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:567$178_CHECK[0:0]$459
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:567$178_EN[0:0]$460
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:569$179_CHECK[0:0]$461
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire $0$formal$wb_hyperram.v:569$179_EN[0:0]$462
  attribute \src "wb_hyperram.v:218.2-233.5"
  wire $0\csr_ack_r[0:0]
  attribute \src "wb_hyperram.v:218.2-233.5"
  wire $0\csr_valid_prev_r[0:0]
  attribute \src "wb_hyperram.v:218.2-233.5"
  wire $0\hb_valid_prev_r[0:0]
  attribute \src "wb_hyperram.v:262.1-572.4"
  wire width 2 $0\wb_state[1:0]
  wire $and$wb_hyperram.v:0$463_Y
  wire $and$wb_hyperram.v:0$472_Y
  wire $and$wb_hyperram.v:0$476_Y
  wire $and$wb_hyperram.v:0$494_Y
  wire $and$wb_hyperram.v:0$507_Y
  attribute \src "wb_hyperram.v:107.31-107.59"
  wire $and$wb_hyperram.v:107$207_Y
  attribute \src "wb_hyperram.v:107.31-107.74"
  wire $and$wb_hyperram.v:107$208_Y
  attribute \src "wb_hyperram.v:121.31-121.62"
  wire $and$wb_hyperram.v:121$211_Y
  attribute \src "wb_hyperram.v:121.31-121.77"
  wire $and$wb_hyperram.v:121$212_Y
  attribute \src "wb_hyperram.v:135.31-135.56"
  wire $and$wb_hyperram.v:135$215_Y
  attribute \src "wb_hyperram.v:135.31-135.71"
  wire $and$wb_hyperram.v:135$216_Y
  attribute \src "wb_hyperram.v:149.31-149.57"
  wire $and$wb_hyperram.v:149$219_Y
  attribute \src "wb_hyperram.v:149.31-149.72"
  wire $and$wb_hyperram.v:149$220_Y
  attribute \src "wb_hyperram.v:205.12-205.41"
  wire width 32 $and$wb_hyperram.v:205$225_Y
  attribute \src "wb_hyperram.v:205.64-205.100"
  wire width 32 $and$wb_hyperram.v:205$227_Y
  attribute \src "wb_hyperram.v:237.8-237.29"
  wire $and$wb_hyperram.v:237$239_Y
  attribute \src "wb_hyperram.v:69.19-69.49"
  wire width 32 $and$wb_hyperram.v:69$193_Y
  attribute \src "wb_hyperram.v:71.19-71.56"
  wire width 32 $and$wb_hyperram.v:71$195_Y
  wire $auto$clk2fflogic.cc:156:execute$5077
  wire $auto$clk2fflogic.cc:156:execute$5087
  wire $auto$clk2fflogic.cc:156:execute$5097
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$5079
  wire $auto$clk2fflogic.cc:192:execute$5083
  wire $auto$clk2fflogic.cc:192:execute$5093
  wire $auto$clk2fflogic.cc:192:execute$5103
  wire $auto$rtlil.cc:2167:Eqx$5082
  wire $auto$rtlil.cc:2817:Anyseq$5470
  wire $auto$rtlil.cc:2817:Anyseq$5472
  wire $auto$rtlil.cc:2817:Anyseq$5474
  wire $auto$rtlil.cc:2817:Anyseq$5476
  wire $auto$rtlil.cc:2817:Anyseq$5478
  wire $auto$rtlil.cc:2817:Anyseq$5480
  wire $auto$rtlil.cc:2817:Anyseq$5482
  wire $auto$rtlil.cc:2817:Anyseq$5484
  wire $auto$rtlil.cc:2817:Anyseq$5486
  wire $auto$rtlil.cc:2817:Anyseq$5488
  wire $auto$rtlil.cc:2817:Anyseq$5490
  wire $auto$rtlil.cc:2817:Anyseq$5492
  wire $auto$rtlil.cc:2817:Anyseq$5494
  wire $auto$rtlil.cc:2817:Anyseq$5496
  wire $auto$rtlil.cc:2817:Anyseq$5498
  wire $auto$rtlil.cc:2817:Anyseq$5500
  wire $auto$rtlil.cc:2817:Anyseq$5502
  wire $auto$rtlil.cc:2817:Anyseq$5504
  wire $auto$rtlil.cc:2817:Anyseq$5506
  wire $auto$rtlil.cc:2817:Anyseq$5508
  wire $auto$rtlil.cc:2817:Anyseq$5510
  wire $auto$rtlil.cc:2817:Anyseq$5512
  wire $auto$rtlil.cc:2817:Anyseq$5514
  wire $auto$rtlil.cc:2817:Anyseq$5516
  wire $auto$rtlil.cc:2817:Anyseq$5518
  wire $auto$rtlil.cc:2817:Anyseq$5520
  wire $auto$rtlil.cc:2817:Anyseq$5522
  wire $auto$rtlil.cc:2817:Anyseq$5524
  wire $auto$rtlil.cc:2817:Anyseq$5526
  wire $auto$rtlil.cc:2817:Anyseq$5528
  wire $auto$rtlil.cc:2817:Anyseq$5530
  wire $auto$rtlil.cc:2817:Anyseq$5532
  wire $auto$rtlil.cc:2817:Anyseq$5534
  wire $auto$rtlil.cc:2817:Anyseq$5536
  wire $auto$rtlil.cc:2817:Anyseq$5538
  wire $auto$rtlil.cc:2817:Anyseq$5540
  wire $auto$rtlil.cc:2817:Anyseq$5542
  wire $auto$rtlil.cc:2817:Anyseq$5544
  wire $auto$rtlil.cc:2817:Anyseq$5546
  wire $auto$rtlil.cc:2817:Anyseq$5548
  wire $auto$rtlil.cc:2817:Anyseq$5550
  wire $auto$rtlil.cc:2817:Anyseq$5552
  wire $auto$rtlil.cc:2817:Anyseq$5554
  wire $auto$rtlil.cc:2817:Anyseq$5556
  wire $auto$rtlil.cc:2817:Anyseq$5558
  wire $auto$rtlil.cc:2817:Anyseq$5560
  wire $auto$rtlil.cc:2817:Anyseq$5562
  wire $auto$rtlil.cc:2817:Anyseq$5564
  wire $auto$rtlil.cc:2817:Anyseq$5566
  wire $auto$rtlil.cc:2817:Anyseq$5568
  wire $auto$rtlil.cc:2817:Anyseq$5570
  wire $auto$rtlil.cc:2817:Anyseq$5572
  wire $auto$rtlil.cc:2817:Anyseq$5574
  wire $auto$rtlil.cc:2817:Anyseq$5576
  wire $auto$rtlil.cc:2817:Anyseq$5578
  wire $auto$rtlil.cc:2817:Anyseq$5580
  wire $auto$rtlil.cc:2817:Anyseq$5582
  wire $auto$rtlil.cc:2817:Anyseq$5584
  wire $auto$rtlil.cc:2817:Anyseq$5586
  wire $auto$rtlil.cc:2817:Anyseq$5588
  wire $auto$rtlil.cc:2817:Anyseq$5590
  wire $auto$rtlil.cc:2817:Anyseq$5592
  wire $auto$rtlil.cc:2817:Anyseq$5594
  wire $auto$rtlil.cc:2817:Anyseq$5596
  wire $auto$rtlil.cc:2817:Anyseq$5598
  wire $auto$rtlil.cc:2817:Anyseq$5600
  wire $auto$rtlil.cc:2817:Anyseq$5602
  wire $auto$rtlil.cc:2817:Anyseq$5604
  wire $auto$rtlil.cc:2817:Anyseq$5606
  wire $auto$rtlil.cc:2817:Anyseq$5608
  wire $auto$rtlil.cc:2817:Anyseq$5610
  wire $auto$rtlil.cc:2817:Anyseq$5612
  wire $auto$rtlil.cc:2817:Anyseq$5614
  wire $auto$rtlil.cc:2817:Anyseq$5616
  wire $auto$rtlil.cc:2817:Anyseq$5618
  attribute \src "wb_hyperram.v:205.11-205.57"
  wire $eq$wb_hyperram.v:205$226_Y
  attribute \src "wb_hyperram.v:205.63-205.116"
  wire $eq$wb_hyperram.v:205$228_Y
  attribute \src "wb_hyperram.v:322.6-322.24"
  wire $eq$wb_hyperram.v:322$525_Y
  attribute \src "wb_hyperram.v:327.6-327.28"
  wire $eq$wb_hyperram.v:327$528_Y
  attribute \src "wb_hyperram.v:330.10-330.17"
  wire $eq$wb_hyperram.v:330$529_Y
  attribute \src "wb_hyperram.v:331.10-331.17"
  wire $eq$wb_hyperram.v:331$530_Y
  attribute \src "wb_hyperram.v:332.10-332.17"
  wire $eq$wb_hyperram.v:332$531_Y
  attribute \src "wb_hyperram.v:333.10-333.17"
  wire $eq$wb_hyperram.v:333$532_Y
  attribute \src "wb_hyperram.v:336.6-336.27"
  wire $eq$wb_hyperram.v:336$533_Y
  attribute \src "wb_hyperram.v:365.40-365.50"
  wire $eq$wb_hyperram.v:365$571_Y
  attribute \src "wb_hyperram.v:379.12-379.28"
  wire $eq$wb_hyperram.v:379$585_Y
  attribute \src "wb_hyperram.v:381.12-381.78"
  wire $eq$wb_hyperram.v:381$589_Y
  attribute \src "wb_hyperram.v:382.12-382.39"
  wire $eq$wb_hyperram.v:382$591_Y
  attribute \src "wb_hyperram.v:393.12-393.28"
  wire $eq$wb_hyperram.v:393$602_Y
  attribute \src "wb_hyperram.v:395.12-395.43"
  wire $eq$wb_hyperram.v:395$606_Y
  attribute \src "wb_hyperram.v:407.12-407.28"
  wire $eq$wb_hyperram.v:407$619_Y
  attribute \src "wb_hyperram.v:408.12-408.29"
  wire $eq$wb_hyperram.v:408$621_Y
  attribute \src "wb_hyperram.v:410.12-410.72"
  wire $eq$wb_hyperram.v:410$625_Y
  attribute \src "wb_hyperram.v:422.12-422.30"
  wire $eq$wb_hyperram.v:422$638_Y
  attribute \src "wb_hyperram.v:424.12-424.44"
  wire $eq$wb_hyperram.v:424$642_Y
  attribute \src "wb_hyperram.v:435.12-435.39"
  wire $eq$wb_hyperram.v:435$654_Y
  attribute \src "wb_hyperram.v:437.12-437.47"
  wire $eq$wb_hyperram.v:437$658_Y
  attribute \src "wb_hyperram.v:450.12-450.21"
  wire $eq$wb_hyperram.v:450$669_Y
  attribute \src "wb_hyperram.v:452.12-452.44"
  wire $eq$wb_hyperram.v:452$672_Y
  attribute \src "wb_hyperram.v:453.12-453.39"
  wire $eq$wb_hyperram.v:453$674_Y
  attribute \src "wb_hyperram.v:454.12-454.39"
  wire $eq$wb_hyperram.v:454$676_Y
  attribute \src "wb_hyperram.v:466.12-466.28"
  wire $eq$wb_hyperram.v:466$685_Y
  attribute \src "wb_hyperram.v:468.12-468.44"
  wire $eq$wb_hyperram.v:468$689_Y
  attribute \src "wb_hyperram.v:481.12-481.29"
  wire $eq$wb_hyperram.v:481$702_Y
  attribute \src "wb_hyperram.v:498.12-498.28"
  wire $eq$wb_hyperram.v:498$718_Y
  attribute \src "wb_hyperram.v:499.12-499.29"
  wire $eq$wb_hyperram.v:499$720_Y
  attribute \src "wb_hyperram.v:502.12-502.39"
  wire $eq$wb_hyperram.v:502$725_Y
  attribute \src "wb_hyperram.v:503.12-503.39"
  wire $eq$wb_hyperram.v:503$727_Y
  attribute \src "wb_hyperram.v:519.12-519.44"
  wire $eq$wb_hyperram.v:519$742_Y
  attribute \src "wb_hyperram.v:530.66-530.95"
  wire $eq$wb_hyperram.v:530$758_Y
  attribute \src "wb_hyperram.v:531.36-531.50"
  wire $eq$wb_hyperram.v:531$760_Y
  attribute \src "wb_hyperram.v:532.47-532.77"
  wire $eq$wb_hyperram.v:532$764_Y
  attribute \src "wb_hyperram.v:533.32-533.96"
  wire $eq$wb_hyperram.v:533$766_Y
  attribute \src "wb_hyperram.v:534.47-534.80"
  wire $eq$wb_hyperram.v:534$770_Y
  attribute \src "wb_hyperram.v:535.34-535.73"
  wire $eq$wb_hyperram.v:535$772_Y
  attribute \src "wb_hyperram.v:536.47-536.75"
  wire $eq$wb_hyperram.v:536$776_Y
  attribute \src "wb_hyperram.v:537.30-537.64"
  wire $eq$wb_hyperram.v:537$778_Y
  attribute \src "wb_hyperram.v:538.47-538.74"
  wire $eq$wb_hyperram.v:538$782_Y
  attribute \src "wb_hyperram.v:539.30-539.63"
  wire $eq$wb_hyperram.v:539$784_Y
  attribute \src "wb_hyperram.v:54.48-54.98"
  wire $eq$wb_hyperram.v:54$190_Y
  attribute \src "wb_hyperram.v:544.86-544.110"
  wire $eq$wb_hyperram.v:544$796_Y
  attribute \src "wb_hyperram.v:545.8-545.45"
  wire $eq$wb_hyperram.v:545$798_Y
  attribute \src "wb_hyperram.v:546.34-546.89"
  wire $eq$wb_hyperram.v:546$799_Y
  attribute \src "wb_hyperram.v:547.8-547.48"
  wire $eq$wb_hyperram.v:547$800_Y
  attribute \src "wb_hyperram.v:548.36-548.67"
  wire $eq$wb_hyperram.v:548$801_Y
  attribute \src "wb_hyperram.v:549.8-549.43"
  wire $eq$wb_hyperram.v:549$802_Y
  attribute \src "wb_hyperram.v:550.32-550.55"
  wire $eq$wb_hyperram.v:550$803_Y
  attribute \src "wb_hyperram.v:552.31-552.53"
  wire $eq$wb_hyperram.v:552$805_Y
  attribute \src "wb_hyperram.v:559.29-559.53"
  wire $eq$wb_hyperram.v:559$816_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:270$128_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:270$128_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:272$129_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:272$129_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:276$130_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:276$130_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:281$131_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:281$131_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:283$132_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:283$132_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:288$133_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:288$133_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:290$134_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:290$134_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:322$135_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:322$135_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:323$136_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:327$137_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:327$137_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:328$138_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:329$139_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:330$140_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:331$141_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:332$142_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:336$143_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:336$143_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:337$144_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:338$145_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:339$146_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:340$147_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:349$148_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:350$149_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:351$150_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:352$151_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:356$152_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:359$153_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:362$154_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:365$155_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:370$156_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:386$157_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:400$158_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:415$159_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:429$160_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:445$161_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:461$162_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:474$163_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:490$164_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:510$165_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:524$166_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:524$166_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:531$167_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:531$167_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:533$168_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:533$168_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:535$169_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:535$169_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:537$170_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:537$170_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:539$171_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:539$171_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:546$172_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:546$172_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:548$173_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:548$173_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:550$174_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:550$174_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:552$175_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:552$175_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:559$176_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:559$176_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:561$177_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:561$177_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:567$178_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:567$178_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:569$179_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:569$179_EN
  attribute \src "wb_hyperram.v:349.42-349.57"
  wire $gt$wb_hyperram.v:349$540_Y
  attribute \src "wb_hyperram.v:352.38-352.46"
  wire $gt$wb_hyperram.v:352$556_Y
  attribute \src "wb_hyperram.v:356.39-356.47"
  wire $gt$wb_hyperram.v:356$562_Y
  attribute \src "wb_hyperram.v:359.39-359.47"
  wire $gt$wb_hyperram.v:359$565_Y
  attribute \src "wb_hyperram.v:362.39-362.49"
  wire $gt$wb_hyperram.v:362$568_Y
  attribute \src "wb_hyperram.v:107.10-107.74"
  wire $logic_and$wb_hyperram.v:107$209_Y
  attribute \src "wb_hyperram.v:121.10-121.77"
  wire $logic_and$wb_hyperram.v:121$213_Y
  attribute \src "wb_hyperram.v:135.10-135.71"
  wire $logic_and$wb_hyperram.v:135$217_Y
  attribute \src "wb_hyperram.v:149.10-149.72"
  wire $logic_and$wb_hyperram.v:149$221_Y
  attribute \src "wb_hyperram.v:236.8-236.35"
  wire $logic_and$wb_hyperram.v:236$238_Y
  attribute \src "wb_hyperram.v:270.10-270.15"
  wire $logic_and$wb_hyperram.v:270$466_Y
  attribute \src "wb_hyperram.v:270.26-270.31"
  wire $logic_and$wb_hyperram.v:270$470_Y
  attribute \src "wb_hyperram.v:271.17-271.22"
  wire $logic_and$wb_hyperram.v:271$475_Y
  attribute \src "wb_hyperram.v:272.7-272.12"
  wire $logic_and$wb_hyperram.v:272$479_Y
  attribute \src "wb_hyperram.v:272.26-272.31"
  wire $logic_and$wb_hyperram.v:272$483_Y
  attribute \src "wb_hyperram.v:288.7-288.12"
  wire $logic_and$wb_hyperram.v:288$497_Y
  attribute \src "wb_hyperram.v:288.27-288.32"
  wire $logic_and$wb_hyperram.v:288$501_Y
  attribute \src "wb_hyperram.v:289.11-289.16"
  wire $logic_and$wb_hyperram.v:289$506_Y
  attribute \src "wb_hyperram.v:290.7-290.12"
  wire $logic_and$wb_hyperram.v:290$510_Y
  attribute \src "wb_hyperram.v:290.27-290.32"
  wire $logic_and$wb_hyperram.v:290$514_Y
  attribute \src "wb_hyperram.v:295.6-295.34"
  wire $logic_and$wb_hyperram.v:295$521_Y
  attribute \src "wb_hyperram.v:304.10-304.32"
  wire $logic_and$wb_hyperram.v:304$523_Y
  attribute \src "wb_hyperram.v:349.31-349.58"
  wire $logic_and$wb_hyperram.v:349$541_Y
  attribute \src "wb_hyperram.v:349.31-349.72"
  wire $logic_and$wb_hyperram.v:349$543_Y
  attribute \src "wb_hyperram.v:350.25-350.56"
  wire $logic_and$wb_hyperram.v:350$546_Y
  attribute \src "wb_hyperram.v:350.25-350.73"
  wire $logic_and$wb_hyperram.v:350$547_Y
  attribute \src "wb_hyperram.v:351.30-351.104"
  wire $logic_and$wb_hyperram.v:351$553_Y
  attribute \src "wb_hyperram.v:351.30-351.122"
  wire $logic_and$wb_hyperram.v:351$554_Y
  attribute \src "wb_hyperram.v:352.27-352.47"
  wire $logic_and$wb_hyperram.v:352$557_Y
  attribute \src "wb_hyperram.v:352.27-352.64"
  wire $logic_and$wb_hyperram.v:352$558_Y
  attribute \src "wb_hyperram.v:352.27-352.83"
  wire $logic_and$wb_hyperram.v:352$560_Y
  attribute \src "wb_hyperram.v:356.28-356.48"
  wire $logic_and$wb_hyperram.v:356$563_Y
  attribute \src "wb_hyperram.v:359.28-359.48"
  wire $logic_and$wb_hyperram.v:359$566_Y
  attribute \src "wb_hyperram.v:362.28-362.50"
  wire $logic_and$wb_hyperram.v:362$569_Y
  attribute \src "wb_hyperram.v:365.29-365.51"
  wire $logic_and$wb_hyperram.v:365$572_Y
  attribute \src "wb_hyperram.v:371.9-372.17"
  wire $logic_and$wb_hyperram.v:371$575_Y
  attribute \src "wb_hyperram.v:371.9-373.34"
  wire $logic_and$wb_hyperram.v:371$577_Y
  attribute \src "wb_hyperram.v:371.9-374.35"
  wire $logic_and$wb_hyperram.v:371$578_Y
  attribute \src "wb_hyperram.v:371.9-375.27"
  wire $logic_and$wb_hyperram.v:371$579_Y
  attribute \src "wb_hyperram.v:371.9-376.21"
  wire $logic_and$wb_hyperram.v:371$581_Y
  attribute \src "wb_hyperram.v:371.9-377.31"
  wire $logic_and$wb_hyperram.v:371$582_Y
  attribute \src "wb_hyperram.v:371.9-378.33"
  wire $logic_and$wb_hyperram.v:371$584_Y
  attribute \src "wb_hyperram.v:371.9-379.29"
  wire $logic_and$wb_hyperram.v:371$586_Y
  attribute \src "wb_hyperram.v:371.9-380.27"
  wire $logic_and$wb_hyperram.v:371$588_Y
  attribute \src "wb_hyperram.v:371.9-381.79"
  wire $logic_and$wb_hyperram.v:371$590_Y
  attribute \src "wb_hyperram.v:371.9-382.40"
  wire $logic_and$wb_hyperram.v:371$592_Y
  attribute \src "wb_hyperram.v:387.9-390.32"
  wire $logic_and$wb_hyperram.v:387$598_Y
  attribute \src "wb_hyperram.v:387.9-391.27"
  wire $logic_and$wb_hyperram.v:387$599_Y
  attribute \src "wb_hyperram.v:387.9-392.21"
  wire $logic_and$wb_hyperram.v:387$601_Y
  attribute \src "wb_hyperram.v:387.9-393.29"
  wire $logic_and$wb_hyperram.v:387$603_Y
  attribute \src "wb_hyperram.v:387.9-394.27"
  wire $logic_and$wb_hyperram.v:387$605_Y
  attribute \src "wb_hyperram.v:387.9-395.44"
  wire $logic_and$wb_hyperram.v:387$607_Y
  attribute \src "wb_hyperram.v:387.9-396.40"
  wire $logic_and$wb_hyperram.v:387$609_Y
  attribute \src "wb_hyperram.v:401.9-404.38"
  wire $logic_and$wb_hyperram.v:401$615_Y
  attribute \src "wb_hyperram.v:401.9-405.27"
  wire $logic_and$wb_hyperram.v:401$616_Y
  attribute \src "wb_hyperram.v:401.9-406.21"
  wire $logic_and$wb_hyperram.v:401$618_Y
  attribute \src "wb_hyperram.v:401.9-407.29"
  wire $logic_and$wb_hyperram.v:401$620_Y
  attribute \src "wb_hyperram.v:401.9-408.30"
  wire $logic_and$wb_hyperram.v:401$622_Y
  attribute \src "wb_hyperram.v:401.9-409.27"
  wire $logic_and$wb_hyperram.v:401$624_Y
  attribute \src "wb_hyperram.v:401.9-410.74"
  wire $logic_and$wb_hyperram.v:401$626_Y
  attribute \src "wb_hyperram.v:401.9-411.40"
  wire $logic_and$wb_hyperram.v:401$628_Y
  attribute \src "wb_hyperram.v:416.9-419.33"
  wire $logic_and$wb_hyperram.v:416$634_Y
  attribute \src "wb_hyperram.v:416.9-420.27"
  wire $logic_and$wb_hyperram.v:416$635_Y
  attribute \src "wb_hyperram.v:416.9-421.21"
  wire $logic_and$wb_hyperram.v:416$637_Y
  attribute \src "wb_hyperram.v:416.9-422.31"
  wire $logic_and$wb_hyperram.v:416$639_Y
  attribute \src "wb_hyperram.v:416.9-423.27"
  wire $logic_and$wb_hyperram.v:416$641_Y
  attribute \src "wb_hyperram.v:416.9-424.45"
  wire $logic_and$wb_hyperram.v:416$643_Y
  attribute \src "wb_hyperram.v:416.9-425.40"
  wire $logic_and$wb_hyperram.v:416$645_Y
  attribute \src "wb_hyperram.v:430.9-433.27"
  wire $logic_and$wb_hyperram.v:430$651_Y
  attribute \src "wb_hyperram.v:430.9-434.21"
  wire $logic_and$wb_hyperram.v:430$653_Y
  attribute \src "wb_hyperram.v:430.9-435.40"
  wire $logic_and$wb_hyperram.v:430$655_Y
  attribute \src "wb_hyperram.v:430.9-436.27"
  wire $logic_and$wb_hyperram.v:430$657_Y
  attribute \src "wb_hyperram.v:430.9-437.48"
  wire $logic_and$wb_hyperram.v:430$659_Y
  attribute \src "wb_hyperram.v:430.9-438.40"
  wire $logic_and$wb_hyperram.v:430$661_Y
  attribute \src "wb_hyperram.v:445.28-447.30"
  wire $logic_and$wb_hyperram.v:445$665_Y
  attribute \src "wb_hyperram.v:445.28-448.27"
  wire $logic_and$wb_hyperram.v:445$667_Y
  attribute \src "wb_hyperram.v:445.28-449.19"
  wire $logic_and$wb_hyperram.v:445$668_Y
  attribute \src "wb_hyperram.v:445.28-450.22"
  wire $logic_and$wb_hyperram.v:445$670_Y
  attribute \src "wb_hyperram.v:445.28-451.26"
  wire $logic_and$wb_hyperram.v:445$671_Y
  attribute \src "wb_hyperram.v:445.28-452.45"
  wire $logic_and$wb_hyperram.v:445$673_Y
  attribute \src "wb_hyperram.v:445.28-453.40"
  wire $logic_and$wb_hyperram.v:445$675_Y
  attribute \src "wb_hyperram.v:445.28-454.40"
  wire $logic_and$wb_hyperram.v:445$677_Y
  attribute \src "wb_hyperram.v:461.28-466.29"
  wire $logic_and$wb_hyperram.v:461$686_Y
  attribute \src "wb_hyperram.v:461.28-467.27"
  wire $logic_and$wb_hyperram.v:461$688_Y
  attribute \src "wb_hyperram.v:461.28-468.45"
  wire $logic_and$wb_hyperram.v:461$690_Y
  attribute \src "wb_hyperram.v:461.28-469.27"
  wire $logic_and$wb_hyperram.v:461$692_Y
  attribute \src "wb_hyperram.v:475.9-481.30"
  wire $logic_and$wb_hyperram.v:475$703_Y
  attribute \src "wb_hyperram.v:475.9-482.27"
  wire $logic_and$wb_hyperram.v:475$705_Y
  attribute \src "wb_hyperram.v:475.9-483.26"
  wire $logic_and$wb_hyperram.v:475$706_Y
  attribute \src "wb_hyperram.v:490.28-492.30"
  wire $logic_and$wb_hyperram.v:490$710_Y
  attribute \src "wb_hyperram.v:490.28-493.27"
  wire $logic_and$wb_hyperram.v:490$712_Y
  attribute \src "wb_hyperram.v:490.28-494.19"
  wire $logic_and$wb_hyperram.v:490$713_Y
  attribute \src "wb_hyperram.v:490.28-495.31"
  wire $logic_and$wb_hyperram.v:490$714_Y
  attribute \src "wb_hyperram.v:490.28-496.32"
  wire $logic_and$wb_hyperram.v:490$715_Y
  attribute \src "wb_hyperram.v:490.28-497.29"
  wire $logic_and$wb_hyperram.v:490$717_Y
  attribute \src "wb_hyperram.v:490.28-498.29"
  wire $logic_and$wb_hyperram.v:490$719_Y
  attribute \src "wb_hyperram.v:490.28-499.30"
  wire $logic_and$wb_hyperram.v:490$721_Y
  attribute \src "wb_hyperram.v:490.28-500.26"
  wire $logic_and$wb_hyperram.v:490$722_Y
  attribute \src "wb_hyperram.v:490.28-501.45"
  wire $logic_and$wb_hyperram.v:490$724_Y
  attribute \src "wb_hyperram.v:490.28-502.40"
  wire $logic_and$wb_hyperram.v:490$726_Y
  attribute \src "wb_hyperram.v:490.28-503.40"
  wire $logic_and$wb_hyperram.v:490$728_Y
  attribute \src "wb_hyperram.v:510.28-514.31"
  wire $logic_and$wb_hyperram.v:510$735_Y
  attribute \src "wb_hyperram.v:510.28-515.32"
  wire $logic_and$wb_hyperram.v:510$736_Y
  attribute \src "wb_hyperram.v:510.28-516.19"
  wire $logic_and$wb_hyperram.v:510$737_Y
  attribute \src "wb_hyperram.v:510.28-517.29"
  wire $logic_and$wb_hyperram.v:510$739_Y
  attribute \src "wb_hyperram.v:510.28-518.27"
  wire $logic_and$wb_hyperram.v:510$741_Y
  attribute \src "wb_hyperram.v:510.28-519.45"
  wire $logic_and$wb_hyperram.v:510$743_Y
  attribute \src "wb_hyperram.v:510.28-520.27"
  wire $logic_and$wb_hyperram.v:510$745_Y
  attribute \src "wb_hyperram.v:529.6-529.28"
  wire $logic_and$wb_hyperram.v:529$751_Y
  attribute \src "wb_hyperram.v:529.6-529.41"
  wire $logic_and$wb_hyperram.v:529$753_Y
  attribute \src "wb_hyperram.v:530.7-530.35"
  wire $logic_and$wb_hyperram.v:530$754_Y
  attribute \src "wb_hyperram.v:530.7-530.48"
  wire $logic_and$wb_hyperram.v:530$755_Y
  attribute \src "wb_hyperram.v:530.7-530.61"
  wire $logic_and$wb_hyperram.v:530$757_Y
  attribute \src "wb_hyperram.v:530.7-530.96"
  wire $logic_and$wb_hyperram.v:530$759_Y
  attribute \src "wb_hyperram.v:532.7-532.42"
  wire $logic_and$wb_hyperram.v:532$763_Y
  attribute \src "wb_hyperram.v:532.7-532.78"
  wire $logic_and$wb_hyperram.v:532$765_Y
  attribute \src "wb_hyperram.v:534.7-534.81"
  wire $logic_and$wb_hyperram.v:534$771_Y
  attribute \src "wb_hyperram.v:536.7-536.76"
  wire $logic_and$wb_hyperram.v:536$777_Y
  attribute \src "wb_hyperram.v:538.7-538.75"
  wire $logic_and$wb_hyperram.v:538$783_Y
  attribute \src "wb_hyperram.v:544.7-544.42"
  wire $logic_and$wb_hyperram.v:544$793_Y
  attribute \src "wb_hyperram.v:544.7-544.62"
  wire $logic_and$wb_hyperram.v:544$794_Y
  attribute \src "wb_hyperram.v:544.7-544.81"
  wire $logic_and$wb_hyperram.v:544$795_Y
  attribute \src "wb_hyperram.v:544.7-544.111"
  wire $logic_and$wb_hyperram.v:544$797_Y
  attribute \src "wb_hyperram.v:558.7-558.94"
  wire $logic_and$wb_hyperram.v:558$815_Y
  attribute \src "wb_hyperram.v:560.7-560.101"
  wire $logic_and$wb_hyperram.v:560$822_Y
  attribute \src "wb_hyperram.v:566.7-566.41"
  wire $logic_and$wb_hyperram.v:566$829_Y
  attribute \src "wb_hyperram.v:566.7-566.93"
  wire $logic_and$wb_hyperram.v:566$832_Y
  attribute \src "wb_hyperram.v:566.7-566.106"
  wire $logic_and$wb_hyperram.v:566$834_Y
  attribute \src "wb_hyperram.v:568.7-568.100"
  wire $logic_and$wb_hyperram.v:568$840_Y
  attribute \src "wb_hyperram.v:568.7-568.113"
  wire $logic_and$wb_hyperram.v:568$842_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$465_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$468_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$474_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$478_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$481_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$496_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$499_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$504_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$509_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$512_Y
  attribute \src "wb_hyperram.v:107.10-107.27"
  wire $logic_not$wb_hyperram.v:107$206_Y
  attribute \src "wb_hyperram.v:282.11-282.17"
  wire $logic_not$wb_hyperram.v:282$491_Y
  attribute \src "wb_hyperram.v:284.11-284.20"
  wire $logic_not$wb_hyperram.v:284$493_Y
  attribute \src "wb_hyperram.v:350.35-350.56"
  wire $logic_not$wb_hyperram.v:350$545_Y
  attribute \src "wb_hyperram.v:351.82-351.104"
  wire $logic_not$wb_hyperram.v:351$552_Y
  attribute \src "wb_hyperram.v:352.68-352.83"
  wire $logic_not$wb_hyperram.v:352$559_Y
  attribute \src "wb_hyperram.v:371.9-371.22"
  wire $logic_not$wb_hyperram.v:371$573_Y
  attribute \src "wb_hyperram.v:376.11-376.21"
  wire $logic_not$wb_hyperram.v:376$580_Y
  attribute \src "wb_hyperram.v:380.11-380.27"
  wire $logic_not$wb_hyperram.v:380$587_Y
  attribute \src "wb_hyperram.v:448.11-448.27"
  wire $logic_not$wb_hyperram.v:448$666_Y
  attribute \src "wb_hyperram.v:469.11-469.27"
  wire $logic_not$wb_hyperram.v:469$691_Y
  attribute \src "wb_hyperram.v:530.52-530.61"
  wire $logic_not$wb_hyperram.v:530$756_Y
  attribute \src "wb_hyperram.v:566.97-566.106"
  wire $logic_not$wb_hyperram.v:566$833_Y
  attribute \src "wb_hyperram.v:161.11-161.28"
  wire $logic_or$wb_hyperram.v:161$222_Y
  attribute \src "wb_hyperram.v:205.10-205.117"
  wire $logic_or$wb_hyperram.v:205$229_Y
  attribute \src "wb_hyperram.v:227.8-227.49"
  wire $logic_or$wb_hyperram.v:227$233_Y
  attribute \src "wb_hyperram.v:227.8-227.67"
  wire $logic_or$wb_hyperram.v:227$234_Y
  attribute \src "wb_hyperram.v:227.8-227.86"
  wire $logic_or$wb_hyperram.v:227$235_Y
  attribute \src "wb_hyperram.v:227.8-227.106"
  wire $logic_or$wb_hyperram.v:227$236_Y
  attribute \src "wb_hyperram.v:235.22-235.50"
  wire $logic_or$wb_hyperram.v:235$237_Y
  attribute \src "wb_hyperram.v:270.10-270.38"
  wire $logic_or$wb_hyperram.v:270$471_Y
  attribute \src "wb_hyperram.v:272.7-272.41"
  wire $logic_or$wb_hyperram.v:272$484_Y
  attribute \src "wb_hyperram.v:288.7-288.43"
  wire $logic_or$wb_hyperram.v:288$502_Y
  attribute \src "wb_hyperram.v:290.7-290.43"
  wire $logic_or$wb_hyperram.v:290$515_Y
  attribute \src "wb_hyperram.v:524.6-524.30"
  wire $logic_or$wb_hyperram.v:524$748_Y
  attribute \src "wb_hyperram.v:70.12-70.37"
  wire $logic_or$wb_hyperram.v:70$194_Y
  attribute \src "wb_hyperram.v:349.63-349.71"
  wire $lt$wb_hyperram.v:349$542_Y
  attribute \src "wb_hyperram.v:277.16-277.43"
  wire $ne$wb_hyperram.v:277$489_Y
  attribute \src "wb_hyperram.v:162.13-162.40"
  wire $or$wb_hyperram.v:162$223_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 32 $past$wb_hyperram.v:330$17$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 32 $past$wb_hyperram.v:331$18$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:332$19$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:333$20$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:349$25$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:350$26$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:351$28$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:374$30$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:375$31$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 32 $past$wb_hyperram.v:381$36$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 6 $past$wb_hyperram.v:381$37$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:390$40$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:393$42$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:404$48$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:407$50$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:408$51$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:419$58$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 5 $past$wb_hyperram.v:422$60$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:447$72$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:448$73$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 3 $past$wb_hyperram.v:454$77$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:492$91$0
  wire $procmux$3338_Y
  wire $procmux$3342_Y
  wire $procmux$3346_Y
  wire $procmux$3350_Y
  wire $procmux$3358_Y
  wire $procmux$3362_Y
  wire $procmux$3366_Y
  wire $procmux$3370_Y
  wire $procmux$3374_Y
  wire $procmux$3378_Y
  wire $procmux$3382_Y
  wire $procmux$3386_Y
  wire $procmux$3518_Y
  wire $procmux$3522_Y
  wire $procmux$3526_Y
  wire $procmux$3530_Y
  wire $procmux$3534_Y
  wire $procmux$3538_Y
  wire $procmux$3542_Y
  wire $procmux$3546_Y
  wire $procmux$3550_Y
  wire $procmux$3554_Y
  wire $procmux$3558_Y
  wire $procmux$3560_Y
  wire $procmux$3564_Y
  wire $procmux$3566_Y
  wire $procmux$3570_Y
  wire $procmux$3572_Y
  wire $procmux$3576_Y
  wire $procmux$3578_Y
  wire $procmux$3582_Y
  wire $procmux$3584_Y
  wire $procmux$3588_Y
  wire $procmux$3590_Y
  wire $procmux$3594_Y
  wire $procmux$3596_Y
  wire $procmux$3600_Y
  wire $procmux$3602_Y
  wire $procmux$3606_Y
  wire $procmux$3610_Y
  wire $procmux$3614_Y
  wire $procmux$3618_Y
  wire $procmux$3622_Y
  wire $procmux$3626_Y
  wire $procmux$3630_Y
  wire $procmux$3634_Y
  wire width 2 $procmux$3638_Y
  wire width 2 $procmux$3640_Y
  wire width 2 $procmux$3642_Y
  wire width 2 $procmux$3645_Y
  wire $procmux$3647_CMP
  wire width 2 $procmux$3650_Y
  wire $procmux$3661_Y
  wire width 32 $procmux$3667_Y
  wire width 32 $procmux$3670_Y
  wire width 32 $procmux$3680_Y
  attribute \src "wb_hyperram.v:217.6-217.15"
  wire \csr_ack_r
  attribute \src "wb_hyperram.v:82.7-82.24"
  wire \csr_latency_valid
  attribute \src "wb_hyperram.v:82.81-82.97"
  wire \csr_status_valid
  attribute \src "wb_hyperram.v:82.48-82.62"
  wire \csr_tcsh_valid
  attribute \src "wb_hyperram.v:82.26-82.46"
  wire \csr_tpre_tpost_valid
  attribute \src "wb_hyperram.v:82.64-82.79"
  wire \csr_trmax_valid
  attribute \src "wb_hyperram.v:50.7-50.16"
  wire \csr_valid
  attribute \src "wb_hyperram.v:59.6-59.22"
  wire \csr_valid_prev_r
  attribute \src "wb_hyperram.v:193.15-193.23"
  wire width 32 \data_out
  attribute \src "wb_hyperram.v:92.7-92.21"
  wire \double_latency
  attribute \init 1'0
  attribute \src "wb_hyperram.v:247.5-247.17"
  wire \f_past_valid
  attribute \src "wb_hyperram.v:91.7-91.20"
  wire \fixed_latency
  attribute \src "wb_hyperram.v:24.11-24.19"
  wire output 14 \hb_clk_o
  attribute \src "wb_hyperram.v:25.11-25.20"
  wire output 15 \hb_clkn_o
  attribute \src "wb_hyperram.v:23.11-23.19"
  wire output 13 \hb_csn_o
  attribute \src "wb_hyperram.v:156.14-156.25"
  wire width 32 \hb_data_out
  attribute \src "wb_hyperram.v:31.14-31.21"
  wire width 8 input 21 \hb_dq_i
  attribute \src "wb_hyperram.v:28.15-28.22"
  wire width 8 output 18 \hb_dq_o
  attribute \src "wb_hyperram.v:29.11-29.20"
  wire output 19 \hb_dq_oen
  attribute \src "wb_hyperram.v:48.7-48.19"
  wire \hb_ram_valid
  attribute \src "wb_hyperram.v:154.7-154.22"
  wire \hb_read_timeout
  attribute \src "wb_hyperram.v:155.7-155.15"
  wire \hb_ready
  attribute \src "wb_hyperram.v:49.7-49.19"
  wire \hb_reg_valid
  attribute \src "wb_hyperram.v:22.11-22.20"
  wire output 12 \hb_rstn_o
  attribute \src "wb_hyperram.v:30.10-30.19"
  wire input 20 \hb_rwds_i
  attribute \src "wb_hyperram.v:26.11-26.20"
  wire output 16 \hb_rwds_o
  attribute \src "wb_hyperram.v:27.11-27.22"
  wire output 17 \hb_rwds_oen
  attribute \src "wb_hyperram.v:64.6-64.21"
  wire \hb_valid_prev_r
  attribute \src "wb_hyperram.v:20.10-20.15"
  wire input 11 \rst_i
  attribute \src "wb_hyperram.v:66.15-66.26"
  attribute \unused_bits "0"
  wire width 32 \sub_address
  attribute \src "wb_hyperram.v:93.13-93.17"
  wire width 4 \tacc
  attribute \src "wb_hyperram.v:96.13-96.17"
  wire width 4 \tcsh
  attribute \src "wb_hyperram.v:95.13-95.18"
  wire width 4 \tpost
  attribute \src "wb_hyperram.v:94.13-94.17"
  wire width 4 \tpre
  attribute \src "wb_hyperram.v:97.13-97.18"
  wire width 5 \trmax
  attribute \src "wb_hyperram.v:8.10-8.18"
  wire input 1 \wb_clk_i
  attribute \src "wb_hyperram.v:9.10-9.18"
  wire input 2 \wb_rst_i
  attribute \init 2'00
  attribute \src "wb_hyperram.v:250.11-250.19"
  wire width 2 \wb_state
  attribute \src "wb_hyperram.v:17.11-17.20"
  wire output 9 \wbs_ack_o
  attribute \src "wb_hyperram.v:16.16-16.26"
  wire width 32 input 8 \wbs_addr_i
  attribute \src "wb_hyperram.v:12.10-12.19"
  wire input 4 \wbs_cyc_i
  attribute \src "wb_hyperram.v:15.17-15.26"
  wire width 32 input 7 \wbs_dat_i
  attribute \src "wb_hyperram.v:18.17-18.26"
  wire width 32 output 10 \wbs_dat_o
  attribute \src "wb_hyperram.v:14.15-14.24"
  wire width 4 input 6 \wbs_sel_i
  attribute \src "wb_hyperram.v:11.10-11.19"
  wire input 3 \wbs_stb_i
  attribute \src "wb_hyperram.v:13.10-13.18"
  wire input 5 \wbs_we_i
  attribute \src "wb_hyperram.v:107.31-107.59"
  cell $and $and$wb_hyperram.v:107$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_latency_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:107$207_Y
  end
  attribute \src "wb_hyperram.v:107.31-107.74"
  cell $and $and$wb_hyperram.v:107$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:107$207_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:107$208_Y
  end
  attribute \src "wb_hyperram.v:121.31-121.62"
  cell $and $and$wb_hyperram.v:121$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_tpre_tpost_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:121$211_Y
  end
  attribute \src "wb_hyperram.v:121.31-121.77"
  cell $and $and$wb_hyperram.v:121$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:121$211_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:121$212_Y
  end
  attribute \src "wb_hyperram.v:135.31-135.56"
  cell $and $and$wb_hyperram.v:135$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_tcsh_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:135$215_Y
  end
  attribute \src "wb_hyperram.v:135.31-135.71"
  cell $and $and$wb_hyperram.v:135$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:135$215_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:135$216_Y
  end
  attribute \src "wb_hyperram.v:149.31-149.57"
  cell $and $and$wb_hyperram.v:149$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_trmax_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:149$219_Y
  end
  attribute \src "wb_hyperram.v:149.31-149.72"
  cell $and $and$wb_hyperram.v:149$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:149$219_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:149$220_Y
  end
  attribute \src "wb_hyperram.v:205.12-205.41"
  cell $and $and$wb_hyperram.v:205$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 32'11111111100000000000000000000000
    connect \Y $and$wb_hyperram.v:205$225_Y
  end
  attribute \src "wb_hyperram.v:205.64-205.100"
  cell $and $and$wb_hyperram.v:205$227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 32'11111111110000000000000000000000
    connect \Y $and$wb_hyperram.v:205$227_Y
  end
  attribute \src "wb_hyperram.v:237.8-237.29"
  cell $and $and$wb_hyperram.v:237$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_ack_r
    connect \B \csr_valid
    connect \Y $and$wb_hyperram.v:237$239_Y
  end
  attribute \src "wb_hyperram.v:69.19-69.49"
  cell $and $and$wb_hyperram.v:69$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 23
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 23'11111111111111111111111
    connect \Y $and$wb_hyperram.v:69$193_Y
  end
  attribute \src "wb_hyperram.v:71.19-71.56"
  cell $and $and$wb_hyperram.v:71$195
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 22
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 22'1111111111111111111111
    connect \Y $and$wb_hyperram.v:71$195_Y
  end
  attribute \src "wb_hyperram.v:524.37-525.21"
  cell $assert $assert$wb_hyperram.v:524$869
    connect \A $formal$wb_hyperram.v:524$166_CHECK
    connect \EN $formal$wb_hyperram.v:524$166_EN
  end
  attribute \src "wb_hyperram.v:255.8-255.22"
  cell $assume $assume$wb_hyperram.v:255$844
    connect \A \rst_i
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:256.8-256.26"
  cell $assume $assume$wb_hyperram.v:256$845
    connect \A $0$formal$wb_hyperram.v:256$120_CHECK[0:0]$876
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:257.8-257.25"
  cell $assume $assume$wb_hyperram.v:257$846
    connect \A \wb_rst_i
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:258.8-258.27"
  cell $assume $assume$wb_hyperram.v:258$847
    connect \A $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:259.8-259.27"
  cell $assume $assume$wb_hyperram.v:259$848
    connect \A $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
    connect \EN $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:270.39-271.33"
  cell $assume $assume$wb_hyperram.v:270$849
    connect \A $formal$wb_hyperram.v:270$128_CHECK
    connect \EN $formal$wb_hyperram.v:270$128_EN
  end
  attribute \src "wb_hyperram.v:272.42-273.27"
  cell $assume $assume$wb_hyperram.v:272$850
    connect \A $formal$wb_hyperram.v:272$129_CHECK
    connect \EN $formal$wb_hyperram.v:272$129_EN
  end
  attribute \src "wb_hyperram.v:276.28-277.44"
  cell $assume $assume$wb_hyperram.v:276$851
    connect \A $formal$wb_hyperram.v:276$130_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:281.21-282.18"
  cell $assume $assume$wb_hyperram.v:281$852
    connect \A $formal$wb_hyperram.v:281$131_CHECK
    connect \EN $formal$wb_hyperram.v:281$131_EN
  end
  attribute \src "wb_hyperram.v:283.24-284.21"
  cell $assume $assume$wb_hyperram.v:283$853
    connect \A $formal$wb_hyperram.v:283$132_CHECK
    connect \EN $formal$wb_hyperram.v:283$132_EN
  end
  attribute \src "wb_hyperram.v:288.44-289.27"
  cell $assume $assume$wb_hyperram.v:288$854
    connect \A $formal$wb_hyperram.v:288$133_CHECK
    connect \EN $formal$wb_hyperram.v:288$133_EN
  end
  attribute \src "wb_hyperram.v:290.44-291.27"
  cell $assume $assume$wb_hyperram.v:290$855
    connect \A $formal$wb_hyperram.v:290$134_CHECK
    connect \EN $formal$wb_hyperram.v:290$134_EN
  end
  attribute \src "wb_hyperram.v:322.31-323.21"
  cell $assume $assume$wb_hyperram.v:322$856
    connect \A $formal$wb_hyperram.v:322$135_CHECK
    connect \EN $formal$wb_hyperram.v:322$135_EN
  end
  attribute \src "wb_hyperram.v:323.22-324.21"
  cell $assume $assume$wb_hyperram.v:323$857
    connect \A $formal$wb_hyperram.v:323$136_CHECK
    connect \EN $formal$wb_hyperram.v:322$135_EN
  end
  attribute \src "wb_hyperram.v:327.35-328.20"
  cell $assume $assume$wb_hyperram.v:327$858
    connect \A $formal$wb_hyperram.v:327$137_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:328.21-329.20"
  cell $assume $assume$wb_hyperram.v:328$859
    connect \A $formal$wb_hyperram.v:328$138_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:329.21-330.30"
  cell $assume $assume$wb_hyperram.v:329$860
    connect \A $formal$wb_hyperram.v:329$139_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:330.31-331.29"
  cell $assume $assume$wb_hyperram.v:330$861
    connect \A $formal$wb_hyperram.v:330$140_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:331.30-332.29"
  cell $assume $assume$wb_hyperram.v:331$862
    connect \A $formal$wb_hyperram.v:331$141_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:332.30-333.28"
  cell $assume $assume$wb_hyperram.v:332$863
    connect \A $formal$wb_hyperram.v:332$142_CHECK
    connect \EN $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:336.34-337.21"
  cell $assume $assume$wb_hyperram.v:336$864
    connect \A $formal$wb_hyperram.v:336$143_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:337.22-338.30"
  cell $assume $assume$wb_hyperram.v:337$865
    connect \A $formal$wb_hyperram.v:337$144_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:338.31-339.29"
  cell $assume $assume$wb_hyperram.v:338$866
    connect \A $formal$wb_hyperram.v:338$145_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:339.30-340.29"
  cell $assume $assume$wb_hyperram.v:339$867
    connect \A $formal$wb_hyperram.v:339$146_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:340.30-341.28"
  cell $assume $assume$wb_hyperram.v:340$868
    connect \A $formal$wb_hyperram.v:340$147_CHECK
    connect \EN $formal$wb_hyperram.v:336$143_EN
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5078
    parameter \WIDTH 1
    connect \D \csr_valid_prev_r
    connect \Q $auto$clk2fflogic.cc:156:execute$5077
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5088
    parameter \WIDTH 1
    connect \D \hb_valid_prev_r
    connect \Q $auto$clk2fflogic.cc:156:execute$5087
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$5098
    parameter \WIDTH 1
    connect \D \csr_ack_r
    connect \Q $auto$clk2fflogic.cc:156:execute$5097
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$5080
    parameter \WIDTH 1
    connect \D \wb_clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$5079
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$5081
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \wb_clk_i $auto$clk2fflogic.cc:168:execute$5079 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$5082
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5084
    parameter \WIDTH 1
    connect \D $0\csr_valid_prev_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5083
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5094
    parameter \WIDTH 1
    connect \D $0\hb_valid_prev_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5093
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$5104
    parameter \WIDTH 1
    connect \D $0\csr_ack_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$5103
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5085
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5077
    connect \B $auto$clk2fflogic.cc:192:execute$5083
    connect \S $auto$rtlil.cc:2167:Eqx$5082
    connect \Y \csr_valid_prev_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5095
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5087
    connect \B $auto$clk2fflogic.cc:192:execute$5093
    connect \S $auto$rtlil.cc:2167:Eqx$5082
    connect \Y \hb_valid_prev_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$5105
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$5097
    connect \B $auto$clk2fflogic.cc:192:execute$5103
    connect \S $auto$rtlil.cc:2167:Eqx$5082
    connect \Y \csr_ack_r
  end
  cell $anyseq $auto$setundef.cc:501:execute$5469
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5470
  end
  cell $anyseq $auto$setundef.cc:501:execute$5471
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5472
  end
  cell $anyseq $auto$setundef.cc:501:execute$5473
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5474
  end
  cell $anyseq $auto$setundef.cc:501:execute$5475
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5476
  end
  cell $anyseq $auto$setundef.cc:501:execute$5477
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5478
  end
  cell $anyseq $auto$setundef.cc:501:execute$5479
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5480
  end
  cell $anyseq $auto$setundef.cc:501:execute$5481
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5482
  end
  cell $anyseq $auto$setundef.cc:501:execute$5483
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5484
  end
  cell $anyseq $auto$setundef.cc:501:execute$5485
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5486
  end
  cell $anyseq $auto$setundef.cc:501:execute$5487
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5488
  end
  cell $anyseq $auto$setundef.cc:501:execute$5489
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5490
  end
  cell $anyseq $auto$setundef.cc:501:execute$5491
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5492
  end
  cell $anyseq $auto$setundef.cc:501:execute$5493
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5494
  end
  cell $anyseq $auto$setundef.cc:501:execute$5495
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5496
  end
  cell $anyseq $auto$setundef.cc:501:execute$5497
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5498
  end
  cell $anyseq $auto$setundef.cc:501:execute$5499
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5500
  end
  cell $anyseq $auto$setundef.cc:501:execute$5501
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5502
  end
  cell $anyseq $auto$setundef.cc:501:execute$5503
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5504
  end
  cell $anyseq $auto$setundef.cc:501:execute$5505
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5506
  end
  cell $anyseq $auto$setundef.cc:501:execute$5507
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5508
  end
  cell $anyseq $auto$setundef.cc:501:execute$5509
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5510
  end
  cell $anyseq $auto$setundef.cc:501:execute$5511
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5512
  end
  cell $anyseq $auto$setundef.cc:501:execute$5513
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5514
  end
  cell $anyseq $auto$setundef.cc:501:execute$5515
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5516
  end
  cell $anyseq $auto$setundef.cc:501:execute$5517
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5518
  end
  cell $anyseq $auto$setundef.cc:501:execute$5519
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5520
  end
  cell $anyseq $auto$setundef.cc:501:execute$5521
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5522
  end
  cell $anyseq $auto$setundef.cc:501:execute$5523
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5524
  end
  cell $anyseq $auto$setundef.cc:501:execute$5525
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5526
  end
  cell $anyseq $auto$setundef.cc:501:execute$5527
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5528
  end
  cell $anyseq $auto$setundef.cc:501:execute$5529
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5530
  end
  cell $anyseq $auto$setundef.cc:501:execute$5531
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5532
  end
  cell $anyseq $auto$setundef.cc:501:execute$5533
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5534
  end
  cell $anyseq $auto$setundef.cc:501:execute$5535
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5536
  end
  cell $anyseq $auto$setundef.cc:501:execute$5537
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5538
  end
  cell $anyseq $auto$setundef.cc:501:execute$5539
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5540
  end
  cell $anyseq $auto$setundef.cc:501:execute$5541
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5542
  end
  cell $anyseq $auto$setundef.cc:501:execute$5543
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5544
  end
  cell $anyseq $auto$setundef.cc:501:execute$5545
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5546
  end
  cell $anyseq $auto$setundef.cc:501:execute$5547
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5548
  end
  cell $anyseq $auto$setundef.cc:501:execute$5549
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5550
  end
  cell $anyseq $auto$setundef.cc:501:execute$5551
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5552
  end
  cell $anyseq $auto$setundef.cc:501:execute$5553
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5554
  end
  cell $anyseq $auto$setundef.cc:501:execute$5555
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5556
  end
  cell $anyseq $auto$setundef.cc:501:execute$5557
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5558
  end
  cell $anyseq $auto$setundef.cc:501:execute$5559
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5560
  end
  cell $anyseq $auto$setundef.cc:501:execute$5561
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5562
  end
  cell $anyseq $auto$setundef.cc:501:execute$5563
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5564
  end
  cell $anyseq $auto$setundef.cc:501:execute$5565
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5566
  end
  cell $anyseq $auto$setundef.cc:501:execute$5567
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5568
  end
  cell $anyseq $auto$setundef.cc:501:execute$5569
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5570
  end
  cell $anyseq $auto$setundef.cc:501:execute$5571
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5572
  end
  cell $anyseq $auto$setundef.cc:501:execute$5573
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5574
  end
  cell $anyseq $auto$setundef.cc:501:execute$5575
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5576
  end
  cell $anyseq $auto$setundef.cc:501:execute$5577
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5578
  end
  cell $anyseq $auto$setundef.cc:501:execute$5579
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5580
  end
  cell $anyseq $auto$setundef.cc:501:execute$5581
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5582
  end
  cell $anyseq $auto$setundef.cc:501:execute$5583
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5584
  end
  cell $anyseq $auto$setundef.cc:501:execute$5585
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5586
  end
  cell $anyseq $auto$setundef.cc:501:execute$5587
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5588
  end
  cell $anyseq $auto$setundef.cc:501:execute$5589
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5590
  end
  cell $anyseq $auto$setundef.cc:501:execute$5591
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5592
  end
  cell $anyseq $auto$setundef.cc:501:execute$5593
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5594
  end
  cell $anyseq $auto$setundef.cc:501:execute$5595
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5596
  end
  cell $anyseq $auto$setundef.cc:501:execute$5597
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5598
  end
  cell $anyseq $auto$setundef.cc:501:execute$5599
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5600
  end
  cell $anyseq $auto$setundef.cc:501:execute$5601
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5602
  end
  cell $anyseq $auto$setundef.cc:501:execute$5603
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5604
  end
  cell $anyseq $auto$setundef.cc:501:execute$5605
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5606
  end
  cell $anyseq $auto$setundef.cc:501:execute$5607
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5608
  end
  cell $anyseq $auto$setundef.cc:501:execute$5609
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5610
  end
  cell $anyseq $auto$setundef.cc:501:execute$5611
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5612
  end
  cell $anyseq $auto$setundef.cc:501:execute$5613
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5614
  end
  cell $anyseq $auto$setundef.cc:501:execute$5615
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5616
  end
  cell $anyseq $auto$setundef.cc:501:execute$5617
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5618
  end
  attribute \src "wb_hyperram.v:205.11-205.57"
  cell $eq $eq$wb_hyperram.v:205$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:205$225_Y
    connect \B 30'110000000000000000000000000000
    connect \Y $eq$wb_hyperram.v:205$226_Y
  end
  attribute \src "wb_hyperram.v:205.63-205.116"
  cell $eq $eq$wb_hyperram.v:205$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:205$227_Y
    connect \B 30'110000100000000000000000000000
    connect \Y $eq$wb_hyperram.v:205$228_Y
  end
  attribute \src "wb_hyperram.v:322.6-322.24"
  cell $logic_not $eq$wb_hyperram.v:322$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \Y $eq$wb_hyperram.v:322$525_Y
  end
  attribute \src "wb_hyperram.v:327.6-327.28"
  cell $eq $eq$wb_hyperram.v:327$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 2'10
    connect \Y $eq$wb_hyperram.v:327$528_Y
  end
  attribute \src "wb_hyperram.v:330.10-330.17"
  cell $eq $eq$wb_hyperram.v:330$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$17$0
    connect \B \wbs_addr_i
    connect \Y $eq$wb_hyperram.v:330$529_Y
  end
  attribute \src "wb_hyperram.v:331.10-331.17"
  cell $eq $eq$wb_hyperram.v:331$530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:331$18$0
    connect \B \wbs_dat_i
    connect \Y $eq$wb_hyperram.v:331$530_Y
  end
  attribute \src "wb_hyperram.v:332.10-332.17"
  cell $eq $eq$wb_hyperram.v:332$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:332$19$0
    connect \B \wbs_sel_i
    connect \Y $eq$wb_hyperram.v:332$531_Y
  end
  attribute \src "wb_hyperram.v:333.10-333.17"
  cell $eq $eq$wb_hyperram.v:333$532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:333$20$0
    connect \B \wbs_we_i
    connect \Y $eq$wb_hyperram.v:333$532_Y
  end
  attribute \src "wb_hyperram.v:336.6-336.27"
  cell $eq $eq$wb_hyperram.v:336$533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 2'11
    connect \Y $eq$wb_hyperram.v:336$533_Y
  end
  attribute \src "wb_hyperram.v:365.40-365.50"
  cell $eq $eq$wb_hyperram.v:365$571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \trmax
    connect \B 4'1001
    connect \Y $eq$wb_hyperram.v:365$571_Y
  end
  attribute \src "wb_hyperram.v:379.12-379.28"
  cell $eq $eq$wb_hyperram.v:379$585
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:349$25$0
    connect \B 3'101
    connect \Y $eq$wb_hyperram.v:379$585_Y
  end
  attribute \src "wb_hyperram.v:381.12-381.78"
  cell $eq $eq$wb_hyperram.v:381$589
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:381$36$0
    connect \B $past$wb_hyperram.v:381$37$0
    connect \Y $eq$wb_hyperram.v:381$589_Y
  end
  attribute \src "wb_hyperram.v:382.12-382.39"
  cell $eq $eq$wb_hyperram.v:382$591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:332$19$0
    connect \B 1'1
    connect \Y $eq$wb_hyperram.v:382$591_Y
  end
  attribute \src "wb_hyperram.v:393.12-393.28"
  cell $eq $eq$wb_hyperram.v:393$602
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:393$42$0
    connect \B 3'111
    connect \Y $eq$wb_hyperram.v:393$602_Y
  end
  attribute \src "wb_hyperram.v:395.12-395.43"
  cell $eq $eq$wb_hyperram.v:395$606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:381$36$0
    connect \B $past$wb_hyperram.v:393$42$0
    connect \Y $eq$wb_hyperram.v:395$606_Y
  end
  attribute \src "wb_hyperram.v:407.12-407.28"
  cell $eq $eq$wb_hyperram.v:407$619
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:407$50$0
    connect \B 3'111
    connect \Y $eq$wb_hyperram.v:407$619_Y
  end
  attribute \src "wb_hyperram.v:408.12-408.29"
  cell $eq $eq$wb_hyperram.v:408$621
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:408$51$0
    connect \B 3'110
    connect \Y $eq$wb_hyperram.v:408$621_Y
  end
  attribute \src "wb_hyperram.v:410.12-410.72"
  cell $eq $eq$wb_hyperram.v:410$625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:381$36$0
    connect \B { $past$wb_hyperram.v:407$50$0 $past$wb_hyperram.v:408$51$0 }
    connect \Y $eq$wb_hyperram.v:410$625_Y
  end
  attribute \src "wb_hyperram.v:422.12-422.30"
  cell $eq $eq$wb_hyperram.v:422$638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:422$60$0
    connect \B 4'1101
    connect \Y $eq$wb_hyperram.v:422$638_Y
  end
  attribute \src "wb_hyperram.v:424.12-424.44"
  cell $eq $eq$wb_hyperram.v:424$642
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:381$36$0
    connect \B $past$wb_hyperram.v:422$60$0
    connect \Y $eq$wb_hyperram.v:424$642_Y
  end
  attribute \src "wb_hyperram.v:437.12-437.47"
  cell $eq $eq$wb_hyperram.v:437$658
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:381$36$0
    connect \B \hb_read_timeout
    connect \Y $eq$wb_hyperram.v:437$658_Y
  end
  attribute \src "wb_hyperram.v:450.12-450.21"
  cell $eq $eq$wb_hyperram.v:450$669
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \tacc
    connect \B 3'100
    connect \Y $eq$wb_hyperram.v:450$669_Y
  end
  attribute \src "wb_hyperram.v:452.12-452.44"
  cell $eq $eq$wb_hyperram.v:452$672
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 31
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:331$18$0
    connect \B 31'1111000000100100011010001010110
    connect \Y $eq$wb_hyperram.v:452$672_Y
  end
  attribute \src "wb_hyperram.v:453.12-453.39"
  cell $eq $eq$wb_hyperram.v:453$674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:332$19$0
    connect \B 4'1010
    connect \Y $eq$wb_hyperram.v:453$674_Y
  end
  attribute \src "wb_hyperram.v:454.12-454.39"
  cell $eq $eq$wb_hyperram.v:454$676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:454$77$0
    connect \B 2'10
    connect \Y $eq$wb_hyperram.v:454$676_Y
  end
  attribute \src "wb_hyperram.v:466.12-466.28"
  cell $eq $eq$wb_hyperram.v:466$685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:349$25$0
    connect \B 3'100
    connect \Y $eq$wb_hyperram.v:466$685_Y
  end
  attribute \src "wb_hyperram.v:468.12-468.44"
  cell $eq $eq$wb_hyperram.v:468$689
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:381$36$0
    connect \B 16'1111100101111100
    connect \Y $eq$wb_hyperram.v:468$689_Y
  end
  attribute \src "wb_hyperram.v:481.12-481.29"
  cell $eq $eq$wb_hyperram.v:481$702
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:422$60$0
    connect \B 4'1000
    connect \Y $eq$wb_hyperram.v:481$702_Y
  end
  attribute \src "wb_hyperram.v:498.12-498.28"
  cell $eq $eq$wb_hyperram.v:498$718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:407$50$0
    connect \B 1'1
    connect \Y $eq$wb_hyperram.v:498$718_Y
  end
  attribute \src "wb_hyperram.v:499.12-499.29"
  cell $eq $eq$wb_hyperram.v:499$720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:408$51$0
    connect \B 2'10
    connect \Y $eq$wb_hyperram.v:499$720_Y
  end
  attribute \src "wb_hyperram.v:502.12-502.39"
  cell $eq $eq$wb_hyperram.v:502$725
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:332$19$0
    connect \B 3'110
    connect \Y $eq$wb_hyperram.v:502$725_Y
  end
  attribute \src "wb_hyperram.v:503.12-503.39"
  cell $eq $eq$wb_hyperram.v:503$727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:454$77$0
    connect \B 2'11
    connect \Y $eq$wb_hyperram.v:503$727_Y
  end
  attribute \src "wb_hyperram.v:519.12-519.44"
  cell $eq $eq$wb_hyperram.v:519$742
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 29
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:381$36$0
    connect \B 29'10011011001001111100101111100
    connect \Y $eq$wb_hyperram.v:519$742_Y
  end
  attribute \src "wb_hyperram.v:530.66-530.95"
  cell $eq $eq$wb_hyperram.v:530$758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000010000
    connect \Y $eq$wb_hyperram.v:530$758_Y
  end
  attribute \src "wb_hyperram.v:531.36-531.50"
  cell $eq $eq$wb_hyperram.v:531$760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B 1'1
    connect \Y $eq$wb_hyperram.v:531$760_Y
  end
  attribute \src "wb_hyperram.v:532.47-532.77"
  cell $eq $eq$wb_hyperram.v:532$764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000000000
    connect \Y $eq$wb_hyperram.v:532$764_Y
  end
  attribute \src "wb_hyperram.v:533.32-533.96"
  cell $eq $eq$wb_hyperram.v:533$766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B { \fixed_latency \double_latency \tacc }
    connect \Y $eq$wb_hyperram.v:533$766_Y
  end
  attribute \src "wb_hyperram.v:534.47-534.80"
  cell $eq $eq$wb_hyperram.v:534$770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000000100
    connect \Y $eq$wb_hyperram.v:534$770_Y
  end
  attribute \src "wb_hyperram.v:535.34-535.73"
  cell $eq $eq$wb_hyperram.v:535$772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B { \tpre \tpost }
    connect \Y $eq$wb_hyperram.v:535$772_Y
  end
  attribute \src "wb_hyperram.v:536.47-536.75"
  cell $eq $eq$wb_hyperram.v:536$776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000001100
    connect \Y $eq$wb_hyperram.v:536$776_Y
  end
  attribute \src "wb_hyperram.v:537.30-537.64"
  cell $eq $eq$wb_hyperram.v:537$778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \trmax
    connect \Y $eq$wb_hyperram.v:537$778_Y
  end
  attribute \src "wb_hyperram.v:538.47-538.74"
  cell $eq $eq$wb_hyperram.v:538$782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110000110000000000000000001000
    connect \Y $eq$wb_hyperram.v:538$782_Y
  end
  attribute \src "wb_hyperram.v:539.30-539.63"
  cell $eq $eq$wb_hyperram.v:539$784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \tcsh
    connect \Y $eq$wb_hyperram.v:539$784_Y
  end
  attribute \src "wb_hyperram.v:54.48-54.98"
  cell $eq $eq$wb_hyperram.v:54$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:205$227_Y
    connect \B 30'110000110000000000000000000000
    connect \Y $eq$wb_hyperram.v:54$190_Y
  end
  attribute \src "wb_hyperram.v:545.8-545.45"
  cell $eq $eq$wb_hyperram.v:545$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$17$0
    connect \B 30'110000110000000000000000000000
    connect \Y $eq$wb_hyperram.v:545$798_Y
  end
  attribute \src "wb_hyperram.v:546.34-546.89"
  cell $eq $eq$wb_hyperram.v:546$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [5:0]
    connect \B { \fixed_latency \double_latency \tacc }
    connect \Y $eq$wb_hyperram.v:546$799_Y
  end
  attribute \src "wb_hyperram.v:547.8-547.48"
  cell $eq $eq$wb_hyperram.v:547$800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$17$0
    connect \B 30'110000110000000000000000000100
    connect \Y $eq$wb_hyperram.v:547$800_Y
  end
  attribute \src "wb_hyperram.v:548.36-548.67"
  cell $eq $eq$wb_hyperram.v:548$801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [7:0]
    connect \B { \tpre \tpost }
    connect \Y $eq$wb_hyperram.v:548$801_Y
  end
  attribute \src "wb_hyperram.v:549.8-549.43"
  cell $eq $eq$wb_hyperram.v:549$802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$17$0
    connect \B 30'110000110000000000000000001100
    connect \Y $eq$wb_hyperram.v:549$802_Y
  end
  attribute \src "wb_hyperram.v:550.32-550.55"
  cell $eq $eq$wb_hyperram.v:550$803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [4:0]
    connect \B \trmax
    connect \Y $eq$wb_hyperram.v:550$803_Y
  end
  attribute \src "wb_hyperram.v:552.31-552.53"
  cell $eq $eq$wb_hyperram.v:552$805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [3:0]
    connect \B \tcsh
    connect \Y $eq$wb_hyperram.v:552$805_Y
  end
  attribute \src "wb_hyperram.v:559.29-559.53"
  cell $eq $eq$wb_hyperram.v:559$816
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \hb_data_out
    connect \Y $eq$wb_hyperram.v:559$816_Y
  end
  attribute \src "wb_hyperram.v:349.42-349.57"
  cell $gt $gt$wb_hyperram.v:349$540
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:349$25$0
    connect \B 3'111
    connect \Y $gt$wb_hyperram.v:349$540_Y
  end
  attribute \src "wb_hyperram.v:352.38-352.46"
  cell $gt $gt$wb_hyperram.v:352$556
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tacc
    connect \B 4'1001
    connect \Y $gt$wb_hyperram.v:352$556_Y
  end
  attribute \src "wb_hyperram.v:356.39-356.47"
  cell $gt $gt$wb_hyperram.v:356$562
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \tcsh
    connect \B 3'111
    connect \Y $gt$wb_hyperram.v:356$562_Y
  end
  attribute \src "wb_hyperram.v:359.39-359.47"
  cell $gt $gt$wb_hyperram.v:359$565
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpre
    connect \B 4'1001
    connect \Y $gt$wb_hyperram.v:359$565_Y
  end
  attribute \src "wb_hyperram.v:362.39-362.49"
  cell $gt $gt$wb_hyperram.v:362$568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpost
    connect \B 4'1011
    connect \Y $gt$wb_hyperram.v:362$568_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $initstate $initstate$119
    connect \Y $0$formal$wb_hyperram.v:255$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:107.10-107.74"
  cell $logic_and $logic_and$wb_hyperram.v:107$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:107$206_Y
    connect \B $and$wb_hyperram.v:107$208_Y
    connect \Y $logic_and$wb_hyperram.v:107$209_Y
  end
  attribute \src "wb_hyperram.v:121.10-121.77"
  cell $logic_and $logic_and$wb_hyperram.v:121$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:107$206_Y
    connect \B $and$wb_hyperram.v:121$212_Y
    connect \Y $logic_and$wb_hyperram.v:121$213_Y
  end
  attribute \src "wb_hyperram.v:135.10-135.71"
  cell $logic_and $logic_and$wb_hyperram.v:135$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:107$206_Y
    connect \B $and$wb_hyperram.v:135$216_Y
    connect \Y $logic_and$wb_hyperram.v:135$217_Y
  end
  attribute \src "wb_hyperram.v:149.10-149.72"
  cell $logic_and $logic_and$wb_hyperram.v:149$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:107$206_Y
    connect \B $and$wb_hyperram.v:149$220_Y
    connect \Y $logic_and$wb_hyperram.v:149$221_Y
  end
  attribute \src "wb_hyperram.v:236.8-236.35"
  cell $logic_and $logic_and$wb_hyperram.v:236$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_valid_prev_r
    connect \B \hb_ready
    connect \Y $logic_and$wb_hyperram.v:236$238_Y
  end
  attribute \src "wb_hyperram.v:270.10-270.15"
  cell $logic_and $logic_and$wb_hyperram.v:270$466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$463_Y }
    connect \B $logic_not$wb_hyperram.v:0$465_Y
    connect \Y $logic_and$wb_hyperram.v:270$466_Y
  end
  attribute \src "wb_hyperram.v:270.26-270.31"
  cell $logic_and $logic_and$wb_hyperram.v:270$470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$468_Y
    connect \B { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_and$wb_hyperram.v:270$470_Y
  end
  attribute \src "wb_hyperram.v:271.17-271.22"
  cell $logic_and $logic_and$wb_hyperram.v:271$475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$472_Y }
    connect \B $logic_not$wb_hyperram.v:0$474_Y
    connect \Y $logic_and$wb_hyperram.v:271$475_Y
  end
  attribute \src "wb_hyperram.v:272.7-272.12"
  cell $logic_and $logic_and$wb_hyperram.v:272$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$476_Y }
    connect \B $logic_not$wb_hyperram.v:0$478_Y
    connect \Y $logic_and$wb_hyperram.v:272$479_Y
  end
  attribute \src "wb_hyperram.v:272.26-272.31"
  cell $logic_and $logic_and$wb_hyperram.v:272$483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$481_Y
    connect \B { 31'0000000000000000000000000000000 \wb_rst_i }
    connect \Y $logic_and$wb_hyperram.v:272$483_Y
  end
  attribute \src "wb_hyperram.v:288.7-288.12"
  cell $logic_and $logic_and$wb_hyperram.v:288$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$494_Y }
    connect \B $logic_not$wb_hyperram.v:0$496_Y
    connect \Y $logic_and$wb_hyperram.v:288$497_Y
  end
  attribute \src "wb_hyperram.v:288.27-288.32"
  cell $logic_and $logic_and$wb_hyperram.v:288$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$499_Y
    connect \B { 31'0000000000000000000000000000000 \wbs_stb_i }
    connect \Y $logic_and$wb_hyperram.v:288$501_Y
  end
  attribute \src "wb_hyperram.v:290.7-290.12"
  cell $logic_and $logic_and$wb_hyperram.v:290$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$507_Y }
    connect \B $logic_not$wb_hyperram.v:0$509_Y
    connect \Y $logic_and$wb_hyperram.v:290$510_Y
  end
  attribute \src "wb_hyperram.v:290.27-290.32"
  cell $logic_and $logic_and$wb_hyperram.v:290$514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$512_Y
    connect \B { 31'0000000000000000000000000000000 \wbs_cyc_i }
    connect \Y $logic_and$wb_hyperram.v:290$514_Y
  end
  attribute \src "wb_hyperram.v:295.6-295.34"
  cell $logic_and $logic_and$wb_hyperram.v:295$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:0$472_Y
    connect \B $0$formal$wb_hyperram.v:256$120_CHECK[0:0]$876
    connect \Y $logic_and$wb_hyperram.v:295$521_Y
  end
  attribute \src "wb_hyperram.v:304.10-304.32"
  cell $logic_and $logic_and$wb_hyperram.v:304$523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_cyc_i
    connect \B \wbs_stb_i
    connect \Y $logic_and$wb_hyperram.v:304$523_Y
  end
  attribute \src "wb_hyperram.v:349.31-349.58"
  cell $logic_and $logic_and$wb_hyperram.v:349$541
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:282$491_Y
    connect \B $gt$wb_hyperram.v:349$540_Y
    connect \Y $logic_and$wb_hyperram.v:349$541_Y
  end
  attribute \src "wb_hyperram.v:349.31-349.72"
  cell $logic_and $logic_and$wb_hyperram.v:349$543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:349$541_Y
    connect \B $lt$wb_hyperram.v:349$542_Y
    connect \Y $logic_and$wb_hyperram.v:349$543_Y
  end
  attribute \src "wb_hyperram.v:350.25-350.56"
  cell $logic_and $logic_and$wb_hyperram.v:350$546
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:282$491_Y
    connect \B $logic_not$wb_hyperram.v:350$545_Y
    connect \Y $logic_and$wb_hyperram.v:350$546_Y
  end
  attribute \src "wb_hyperram.v:350.25-350.73"
  cell $logic_and $logic_and$wb_hyperram.v:350$547
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:350$546_Y
    connect \B \fixed_latency
    connect \Y $logic_and$wb_hyperram.v:350$547_Y
  end
  attribute \src "wb_hyperram.v:351.30-351.104"
  cell $logic_and $logic_and$wb_hyperram.v:351$553
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:350$547_Y
    connect \B $logic_not$wb_hyperram.v:351$552_Y
    connect \Y $logic_and$wb_hyperram.v:351$553_Y
  end
  attribute \src "wb_hyperram.v:351.30-351.122"
  cell $logic_and $logic_and$wb_hyperram.v:351$554
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:351$553_Y
    connect \B \double_latency
    connect \Y $logic_and$wb_hyperram.v:351$554_Y
  end
  attribute \src "wb_hyperram.v:352.27-352.47"
  cell $logic_and $logic_and$wb_hyperram.v:352$557
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:282$491_Y
    connect \B $gt$wb_hyperram.v:352$556_Y
    connect \Y $logic_and$wb_hyperram.v:352$557_Y
  end
  attribute \src "wb_hyperram.v:352.27-352.64"
  cell $logic_and $logic_and$wb_hyperram.v:352$558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:352$557_Y
    connect \B \fixed_latency
    connect \Y $logic_and$wb_hyperram.v:352$558_Y
  end
  attribute \src "wb_hyperram.v:352.27-352.83"
  cell $logic_and $logic_and$wb_hyperram.v:352$560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:352$558_Y
    connect \B $logic_not$wb_hyperram.v:352$559_Y
    connect \Y $logic_and$wb_hyperram.v:352$560_Y
  end
  attribute \src "wb_hyperram.v:356.28-356.48"
  cell $logic_and $logic_and$wb_hyperram.v:356$563
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:282$491_Y
    connect \B $gt$wb_hyperram.v:356$562_Y
    connect \Y $logic_and$wb_hyperram.v:356$563_Y
  end
  attribute \src "wb_hyperram.v:359.28-359.48"
  cell $logic_and $logic_and$wb_hyperram.v:359$566
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:282$491_Y
    connect \B $gt$wb_hyperram.v:359$565_Y
    connect \Y $logic_and$wb_hyperram.v:359$566_Y
  end
  attribute \src "wb_hyperram.v:362.28-362.50"
  cell $logic_and $logic_and$wb_hyperram.v:362$569
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:282$491_Y
    connect \B $gt$wb_hyperram.v:362$568_Y
    connect \Y $logic_and$wb_hyperram.v:362$569_Y
  end
  attribute \src "wb_hyperram.v:365.29-365.51"
  cell $logic_and $logic_and$wb_hyperram.v:365$572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:282$491_Y
    connect \B $eq$wb_hyperram.v:365$571_Y
    connect \Y $logic_and$wb_hyperram.v:365$572_Y
  end
  attribute \src "wb_hyperram.v:371.9-373.34"
  cell $logic_and $logic_and$wb_hyperram.v:371$577
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$575_Y
    connect \B $eq$wb_hyperram.v:336$533_Y
    connect \Y $logic_and$wb_hyperram.v:371$577_Y
  end
  attribute \src "wb_hyperram.v:371.9-374.35"
  cell $logic_and $logic_and$wb_hyperram.v:371$578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$577_Y
    connect \B $past$wb_hyperram.v:374$30$0
    connect \Y $logic_and$wb_hyperram.v:371$578_Y
  end
  attribute \src "wb_hyperram.v:371.9-375.27"
  cell $logic_and $logic_and$wb_hyperram.v:371$579
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$578_Y
    connect \B $past$wb_hyperram.v:375$31$0
    connect \Y $logic_and$wb_hyperram.v:371$579_Y
  end
  attribute \src "wb_hyperram.v:371.9-376.21"
  cell $logic_and $logic_and$wb_hyperram.v:371$581
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$579_Y
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \Y $logic_and$wb_hyperram.v:371$581_Y
  end
  attribute \src "wb_hyperram.v:371.9-377.31"
  cell $logic_and $logic_and$wb_hyperram.v:371$582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$581_Y
    connect \B $past$wb_hyperram.v:350$26$0
    connect \Y $logic_and$wb_hyperram.v:371$582_Y
  end
  attribute \src "wb_hyperram.v:371.9-378.33"
  cell $logic_and $logic_and$wb_hyperram.v:371$584
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$582_Y
    connect \B $logic_not$wb_hyperram.v:351$552_Y
    connect \Y $logic_and$wb_hyperram.v:371$584_Y
  end
  attribute \src "wb_hyperram.v:371.9-379.29"
  cell $logic_and $logic_and$wb_hyperram.v:371$586
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$584_Y
    connect \B $eq$wb_hyperram.v:379$585_Y
    connect \Y $logic_and$wb_hyperram.v:371$586_Y
  end
  attribute \src "wb_hyperram.v:371.9-380.27"
  cell $logic_and $logic_and$wb_hyperram.v:371$588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$586_Y
    connect \B $logic_not$wb_hyperram.v:380$587_Y
    connect \Y $logic_and$wb_hyperram.v:371$588_Y
  end
  attribute \src "wb_hyperram.v:371.9-381.79"
  cell $logic_and $logic_and$wb_hyperram.v:371$590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$588_Y
    connect \B $eq$wb_hyperram.v:381$589_Y
    connect \Y $logic_and$wb_hyperram.v:371$590_Y
  end
  attribute \src "wb_hyperram.v:371.9-382.40"
  cell $logic_and $logic_and$wb_hyperram.v:371$592
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$590_Y
    connect \B $eq$wb_hyperram.v:382$591_Y
    connect \Y $logic_and$wb_hyperram.v:371$592_Y
  end
  attribute \src "wb_hyperram.v:387.9-390.32"
  cell $logic_and $logic_and$wb_hyperram.v:387$598
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$577_Y
    connect \B $past$wb_hyperram.v:390$40$0
    connect \Y $logic_and$wb_hyperram.v:387$598_Y
  end
  attribute \src "wb_hyperram.v:387.9-391.27"
  cell $logic_and $logic_and$wb_hyperram.v:387$599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:387$598_Y
    connect \B $past$wb_hyperram.v:375$31$0
    connect \Y $logic_and$wb_hyperram.v:387$599_Y
  end
  attribute \src "wb_hyperram.v:387.9-392.21"
  cell $logic_and $logic_and$wb_hyperram.v:387$601
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:387$599_Y
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \Y $logic_and$wb_hyperram.v:387$601_Y
  end
  attribute \src "wb_hyperram.v:387.9-393.29"
  cell $logic_and $logic_and$wb_hyperram.v:387$603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:387$601_Y
    connect \B $eq$wb_hyperram.v:393$602_Y
    connect \Y $logic_and$wb_hyperram.v:387$603_Y
  end
  attribute \src "wb_hyperram.v:387.9-394.27"
  cell $logic_and $logic_and$wb_hyperram.v:387$605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:387$603_Y
    connect \B $logic_not$wb_hyperram.v:380$587_Y
    connect \Y $logic_and$wb_hyperram.v:387$605_Y
  end
  attribute \src "wb_hyperram.v:387.9-395.44"
  cell $logic_and $logic_and$wb_hyperram.v:387$607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:387$605_Y
    connect \B $eq$wb_hyperram.v:395$606_Y
    connect \Y $logic_and$wb_hyperram.v:387$607_Y
  end
  attribute \src "wb_hyperram.v:387.9-396.40"
  cell $logic_and $logic_and$wb_hyperram.v:387$609
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:387$607_Y
    connect \B $eq$wb_hyperram.v:382$591_Y
    connect \Y $logic_and$wb_hyperram.v:387$609_Y
  end
  attribute \src "wb_hyperram.v:401.9-404.38"
  cell $logic_and $logic_and$wb_hyperram.v:401$615
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$577_Y
    connect \B $past$wb_hyperram.v:404$48$0
    connect \Y $logic_and$wb_hyperram.v:401$615_Y
  end
  attribute \src "wb_hyperram.v:401.9-405.27"
  cell $logic_and $logic_and$wb_hyperram.v:401$616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:401$615_Y
    connect \B $past$wb_hyperram.v:375$31$0
    connect \Y $logic_and$wb_hyperram.v:401$616_Y
  end
  attribute \src "wb_hyperram.v:401.9-406.21"
  cell $logic_and $logic_and$wb_hyperram.v:401$618
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:401$616_Y
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \Y $logic_and$wb_hyperram.v:401$618_Y
  end
  attribute \src "wb_hyperram.v:401.9-407.29"
  cell $logic_and $logic_and$wb_hyperram.v:401$620
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:401$618_Y
    connect \B $eq$wb_hyperram.v:407$619_Y
    connect \Y $logic_and$wb_hyperram.v:401$620_Y
  end
  attribute \src "wb_hyperram.v:401.9-408.30"
  cell $logic_and $logic_and$wb_hyperram.v:401$622
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:401$620_Y
    connect \B $eq$wb_hyperram.v:408$621_Y
    connect \Y $logic_and$wb_hyperram.v:401$622_Y
  end
  attribute \src "wb_hyperram.v:401.9-409.27"
  cell $logic_and $logic_and$wb_hyperram.v:401$624
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:401$622_Y
    connect \B $logic_not$wb_hyperram.v:380$587_Y
    connect \Y $logic_and$wb_hyperram.v:401$624_Y
  end
  attribute \src "wb_hyperram.v:401.9-410.74"
  cell $logic_and $logic_and$wb_hyperram.v:401$626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:401$624_Y
    connect \B $eq$wb_hyperram.v:410$625_Y
    connect \Y $logic_and$wb_hyperram.v:401$626_Y
  end
  attribute \src "wb_hyperram.v:401.9-411.40"
  cell $logic_and $logic_and$wb_hyperram.v:401$628
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:401$626_Y
    connect \B $eq$wb_hyperram.v:382$591_Y
    connect \Y $logic_and$wb_hyperram.v:401$628_Y
  end
  attribute \src "wb_hyperram.v:416.9-419.33"
  cell $logic_and $logic_and$wb_hyperram.v:416$634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$577_Y
    connect \B $past$wb_hyperram.v:419$58$0
    connect \Y $logic_and$wb_hyperram.v:416$634_Y
  end
  attribute \src "wb_hyperram.v:416.9-420.27"
  cell $logic_and $logic_and$wb_hyperram.v:416$635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:416$634_Y
    connect \B $past$wb_hyperram.v:375$31$0
    connect \Y $logic_and$wb_hyperram.v:416$635_Y
  end
  attribute \src "wb_hyperram.v:416.9-421.21"
  cell $logic_and $logic_and$wb_hyperram.v:416$637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:416$635_Y
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \Y $logic_and$wb_hyperram.v:416$637_Y
  end
  attribute \src "wb_hyperram.v:416.9-422.31"
  cell $logic_and $logic_and$wb_hyperram.v:416$639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:416$637_Y
    connect \B $eq$wb_hyperram.v:422$638_Y
    connect \Y $logic_and$wb_hyperram.v:416$639_Y
  end
  attribute \src "wb_hyperram.v:416.9-423.27"
  cell $logic_and $logic_and$wb_hyperram.v:416$641
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:416$639_Y
    connect \B $logic_not$wb_hyperram.v:380$587_Y
    connect \Y $logic_and$wb_hyperram.v:416$641_Y
  end
  attribute \src "wb_hyperram.v:416.9-424.45"
  cell $logic_and $logic_and$wb_hyperram.v:416$643
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:416$641_Y
    connect \B $eq$wb_hyperram.v:424$642_Y
    connect \Y $logic_and$wb_hyperram.v:416$643_Y
  end
  attribute \src "wb_hyperram.v:416.9-425.40"
  cell $logic_and $logic_and$wb_hyperram.v:416$645
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:416$643_Y
    connect \B $eq$wb_hyperram.v:382$591_Y
    connect \Y $logic_and$wb_hyperram.v:416$645_Y
  end
  attribute \src "wb_hyperram.v:430.9-433.27"
  cell $logic_and $logic_and$wb_hyperram.v:430$651
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$577_Y
    connect \B $past$wb_hyperram.v:375$31$0
    connect \Y $logic_and$wb_hyperram.v:430$651_Y
  end
  attribute \src "wb_hyperram.v:430.9-434.21"
  cell $logic_and $logic_and$wb_hyperram.v:430$653
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:430$651_Y
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \Y $logic_and$wb_hyperram.v:430$653_Y
  end
  attribute \src "wb_hyperram.v:430.9-435.40"
  cell $logic_and $logic_and$wb_hyperram.v:430$655
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:430$653_Y
    connect \B $eq$wb_hyperram.v:435$654_Y
    connect \Y $logic_and$wb_hyperram.v:430$655_Y
  end
  attribute \src "wb_hyperram.v:430.9-436.27"
  cell $logic_and $logic_and$wb_hyperram.v:430$657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:430$655_Y
    connect \B $logic_not$wb_hyperram.v:380$587_Y
    connect \Y $logic_and$wb_hyperram.v:430$657_Y
  end
  attribute \src "wb_hyperram.v:430.9-437.48"
  cell $logic_and $logic_and$wb_hyperram.v:430$659
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:430$657_Y
    connect \B $eq$wb_hyperram.v:437$658_Y
    connect \Y $logic_and$wb_hyperram.v:430$659_Y
  end
  attribute \src "wb_hyperram.v:430.9-438.40"
  cell $logic_and $logic_and$wb_hyperram.v:430$661
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:430$659_Y
    connect \B $eq$wb_hyperram.v:382$591_Y
    connect \Y $logic_and$wb_hyperram.v:430$661_Y
  end
  attribute \src "wb_hyperram.v:445.28-450.22"
  cell $logic_and $logic_and$wb_hyperram.v:445$670
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:445$668_Y
    connect \B $eq$wb_hyperram.v:450$669_Y
    connect \Y $logic_and$wb_hyperram.v:445$670_Y
  end
  attribute \src "wb_hyperram.v:445.28-451.26"
  cell $logic_and $logic_and$wb_hyperram.v:445$671
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:445$670_Y
    connect \B $past$wb_hyperram.v:333$20$0
    connect \Y $logic_and$wb_hyperram.v:445$671_Y
  end
  attribute \src "wb_hyperram.v:445.28-452.45"
  cell $logic_and $logic_and$wb_hyperram.v:445$673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:445$671_Y
    connect \B $eq$wb_hyperram.v:452$672_Y
    connect \Y $logic_and$wb_hyperram.v:445$673_Y
  end
  attribute \src "wb_hyperram.v:445.28-453.40"
  cell $logic_and $logic_and$wb_hyperram.v:445$675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:445$673_Y
    connect \B $eq$wb_hyperram.v:453$674_Y
    connect \Y $logic_and$wb_hyperram.v:445$675_Y
  end
  attribute \src "wb_hyperram.v:445.28-454.40"
  cell $logic_and $logic_and$wb_hyperram.v:445$677
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:445$675_Y
    connect \B $eq$wb_hyperram.v:454$676_Y
    connect \Y $logic_and$wb_hyperram.v:445$677_Y
  end
  attribute \src "wb_hyperram.v:461.28-464.27"
  cell $logic_and $logic_and$wb_hyperram.v:461$683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:445$665_Y
    connect \B $logic_not$wb_hyperram.v:448$666_Y
    connect \Y $logic_and$wb_hyperram.v:445$667_Y
  end
  attribute \src "wb_hyperram.v:461.28-465.19"
  cell $logic_and $logic_and$wb_hyperram.v:461$684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:445$667_Y
    connect \B \hb_ready
    connect \Y $logic_and$wb_hyperram.v:445$668_Y
  end
  attribute \src "wb_hyperram.v:461.28-466.29"
  cell $logic_and $logic_and$wb_hyperram.v:461$686
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:445$668_Y
    connect \B $eq$wb_hyperram.v:466$685_Y
    connect \Y $logic_and$wb_hyperram.v:461$686_Y
  end
  attribute \src "wb_hyperram.v:461.28-467.27"
  cell $logic_and $logic_and$wb_hyperram.v:461$688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:461$686_Y
    connect \B $logic_not$wb_hyperram.v:380$587_Y
    connect \Y $logic_and$wb_hyperram.v:461$688_Y
  end
  attribute \src "wb_hyperram.v:461.28-468.45"
  cell $logic_and $logic_and$wb_hyperram.v:461$690
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:461$688_Y
    connect \B $eq$wb_hyperram.v:468$689_Y
    connect \Y $logic_and$wb_hyperram.v:461$690_Y
  end
  attribute \src "wb_hyperram.v:461.28-469.27"
  cell $logic_and $logic_and$wb_hyperram.v:461$692
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:461$690_Y
    connect \B $logic_not$wb_hyperram.v:469$691_Y
    connect \Y $logic_and$wb_hyperram.v:461$692_Y
  end
  attribute \src "wb_hyperram.v:475.9-476.17"
  cell $logic_and $logic_and$wb_hyperram.v:475$695
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:371$573_Y
    connect \B $logic_not$wb_hyperram.v:282$491_Y
    connect \Y $logic_and$wb_hyperram.v:371$575_Y
  end
  attribute \src "wb_hyperram.v:475.9-477.30"
  cell $logic_and $logic_and$wb_hyperram.v:475$696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$575_Y
    connect \B $past$wb_hyperram.v:447$72$0
    connect \Y $logic_and$wb_hyperram.v:445$665_Y
  end
  attribute \src "wb_hyperram.v:475.9-481.30"
  cell $logic_and $logic_and$wb_hyperram.v:475$703
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:461$686_Y
    connect \B $eq$wb_hyperram.v:481$702_Y
    connect \Y $logic_and$wb_hyperram.v:475$703_Y
  end
  attribute \src "wb_hyperram.v:475.9-482.27"
  cell $logic_and $logic_and$wb_hyperram.v:475$705
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:475$703_Y
    connect \B $logic_not$wb_hyperram.v:380$587_Y
    connect \Y $logic_and$wb_hyperram.v:475$705_Y
  end
  attribute \src "wb_hyperram.v:475.9-483.26"
  cell $logic_and $logic_and$wb_hyperram.v:475$706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:475$705_Y
    connect \B \hb_read_timeout
    connect \Y $logic_and$wb_hyperram.v:475$706_Y
  end
  attribute \src "wb_hyperram.v:490.28-492.30"
  cell $logic_and $logic_and$wb_hyperram.v:490$710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:371$575_Y
    connect \B $past$wb_hyperram.v:492$91$0
    connect \Y $logic_and$wb_hyperram.v:490$710_Y
  end
  attribute \src "wb_hyperram.v:490.28-493.27"
  cell $logic_and $logic_and$wb_hyperram.v:490$712
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:490$710_Y
    connect \B $logic_not$wb_hyperram.v:448$666_Y
    connect \Y $logic_and$wb_hyperram.v:490$712_Y
  end
  attribute \src "wb_hyperram.v:490.28-494.19"
  cell $logic_and $logic_and$wb_hyperram.v:490$713
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:490$712_Y
    connect \B \hb_ready
    connect \Y $logic_and$wb_hyperram.v:490$713_Y
  end
  attribute \src "wb_hyperram.v:490.28-495.31"
  cell $logic_and $logic_and$wb_hyperram.v:490$714
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:490$713_Y
    connect \B $past$wb_hyperram.v:350$26$0
    connect \Y $logic_and$wb_hyperram.v:490$714_Y
  end
  attribute \src "wb_hyperram.v:490.28-496.32"
  cell $logic_and $logic_and$wb_hyperram.v:490$715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:490$714_Y
    connect \B $past$wb_hyperram.v:351$28$0
    connect \Y $logic_and$wb_hyperram.v:490$715_Y
  end
  attribute \src "wb_hyperram.v:490.28-497.29"
  cell $logic_and $logic_and$wb_hyperram.v:490$717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:490$715_Y
    connect \B $eq$wb_hyperram.v:466$685_Y
    connect \Y $logic_and$wb_hyperram.v:490$717_Y
  end
  attribute \src "wb_hyperram.v:490.28-498.29"
  cell $logic_and $logic_and$wb_hyperram.v:490$719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:490$717_Y
    connect \B $eq$wb_hyperram.v:498$718_Y
    connect \Y $logic_and$wb_hyperram.v:490$719_Y
  end
  attribute \src "wb_hyperram.v:490.28-499.30"
  cell $logic_and $logic_and$wb_hyperram.v:490$721
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:490$719_Y
    connect \B $eq$wb_hyperram.v:499$720_Y
    connect \Y $logic_and$wb_hyperram.v:490$721_Y
  end
  attribute \src "wb_hyperram.v:490.28-500.26"
  cell $logic_and $logic_and$wb_hyperram.v:490$722
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:490$721_Y
    connect \B $past$wb_hyperram.v:333$20$0
    connect \Y $logic_and$wb_hyperram.v:490$722_Y
  end
  attribute \src "wb_hyperram.v:490.28-501.45"
  cell $logic_and $logic_and$wb_hyperram.v:490$724
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:490$722_Y
    connect \B $eq$wb_hyperram.v:452$672_Y
    connect \Y $logic_and$wb_hyperram.v:490$724_Y
  end
  attribute \src "wb_hyperram.v:490.28-502.40"
  cell $logic_and $logic_and$wb_hyperram.v:490$726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:490$724_Y
    connect \B $eq$wb_hyperram.v:502$725_Y
    connect \Y $logic_and$wb_hyperram.v:490$726_Y
  end
  attribute \src "wb_hyperram.v:490.28-503.40"
  cell $logic_and $logic_and$wb_hyperram.v:490$728
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:490$726_Y
    connect \B $eq$wb_hyperram.v:503$727_Y
    connect \Y $logic_and$wb_hyperram.v:490$728_Y
  end
  attribute \src "wb_hyperram.v:510.28-514.31"
  cell $logic_and $logic_and$wb_hyperram.v:510$735
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:490$712_Y
    connect \B $past$wb_hyperram.v:350$26$0
    connect \Y $logic_and$wb_hyperram.v:510$735_Y
  end
  attribute \src "wb_hyperram.v:510.28-515.32"
  cell $logic_and $logic_and$wb_hyperram.v:510$736
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:510$735_Y
    connect \B $past$wb_hyperram.v:351$28$0
    connect \Y $logic_and$wb_hyperram.v:510$736_Y
  end
  attribute \src "wb_hyperram.v:510.28-516.19"
  cell $logic_and $logic_and$wb_hyperram.v:510$737
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:510$736_Y
    connect \B \hb_ready
    connect \Y $logic_and$wb_hyperram.v:510$737_Y
  end
  attribute \src "wb_hyperram.v:510.28-517.29"
  cell $logic_and $logic_and$wb_hyperram.v:510$739
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:510$737_Y
    connect \B $eq$wb_hyperram.v:466$685_Y
    connect \Y $logic_and$wb_hyperram.v:510$739_Y
  end
  attribute \src "wb_hyperram.v:510.28-518.27"
  cell $logic_and $logic_and$wb_hyperram.v:510$741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:510$739_Y
    connect \B $logic_not$wb_hyperram.v:380$587_Y
    connect \Y $logic_and$wb_hyperram.v:510$741_Y
  end
  attribute \src "wb_hyperram.v:510.28-519.45"
  cell $logic_and $logic_and$wb_hyperram.v:510$743
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:510$741_Y
    connect \B $eq$wb_hyperram.v:519$742_Y
    connect \Y $logic_and$wb_hyperram.v:510$743_Y
  end
  attribute \src "wb_hyperram.v:510.28-520.27"
  cell $logic_and $logic_and$wb_hyperram.v:510$745
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:510$743_Y
    connect \B $logic_not$wb_hyperram.v:469$691_Y
    connect \Y $logic_and$wb_hyperram.v:510$745_Y
  end
  attribute \src "wb_hyperram.v:52.24-52.98"
  cell $logic_and $logic_and$wb_hyperram.v:52$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B $eq$wb_hyperram.v:205$226_Y
    connect \Y \hb_ram_valid
  end
  attribute \src "wb_hyperram.v:529.6-529.28"
  cell $logic_and $logic_and$wb_hyperram.v:529$751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$wb_hyperram.v:282$491_Y
    connect \Y $logic_and$wb_hyperram.v:529$751_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41"
  cell $logic_and $logic_and$wb_hyperram.v:529$753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:529$751_Y
    connect \B $logic_not$wb_hyperram.v:284$493_Y
    connect \Y $logic_and$wb_hyperram.v:529$753_Y
  end
  attribute \src "wb_hyperram.v:53.24-53.105"
  cell $logic_and $logic_and$wb_hyperram.v:53$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B $eq$wb_hyperram.v:205$228_Y
    connect \Y \hb_reg_valid
  end
  attribute \src "wb_hyperram.v:530.7-530.35"
  cell $logic_and $logic_and$wb_hyperram.v:530$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_read_timeout
    connect \B \wbs_cyc_i
    connect \Y $logic_and$wb_hyperram.v:530$754_Y
  end
  attribute \src "wb_hyperram.v:530.7-530.48"
  cell $logic_and $logic_and$wb_hyperram.v:530$755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:530$754_Y
    connect \B \wbs_stb_i
    connect \Y $logic_and$wb_hyperram.v:530$755_Y
  end
  attribute \src "wb_hyperram.v:530.7-530.61"
  cell $logic_and $logic_and$wb_hyperram.v:530$757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:530$755_Y
    connect \B $logic_not$wb_hyperram.v:530$756_Y
    connect \Y $logic_and$wb_hyperram.v:530$757_Y
  end
  attribute \src "wb_hyperram.v:530.7-530.96"
  cell $logic_and $logic_and$wb_hyperram.v:530$759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:530$757_Y
    connect \B $eq$wb_hyperram.v:530$758_Y
    connect \Y $logic_and$wb_hyperram.v:530$759_Y
  end
  attribute \src "wb_hyperram.v:532.7-532.42"
  cell $logic_and $logic_and$wb_hyperram.v:532$763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B $logic_not$wb_hyperram.v:530$756_Y
    connect \Y $logic_and$wb_hyperram.v:532$763_Y
  end
  attribute \src "wb_hyperram.v:532.7-532.78"
  cell $logic_and $logic_and$wb_hyperram.v:532$765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:532$764_Y
    connect \Y $logic_and$wb_hyperram.v:532$765_Y
  end
  attribute \src "wb_hyperram.v:534.7-534.81"
  cell $logic_and $logic_and$wb_hyperram.v:534$771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:534$770_Y
    connect \Y $logic_and$wb_hyperram.v:534$771_Y
  end
  attribute \src "wb_hyperram.v:536.7-536.76"
  cell $logic_and $logic_and$wb_hyperram.v:536$777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:536$776_Y
    connect \Y $logic_and$wb_hyperram.v:536$777_Y
  end
  attribute \src "wb_hyperram.v:538.7-538.75"
  cell $logic_and $logic_and$wb_hyperram.v:538$783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:538$782_Y
    connect \Y $logic_and$wb_hyperram.v:538$783_Y
  end
  attribute \src "wb_hyperram.v:54.21-54.99"
  cell $logic_and $logic_and$wb_hyperram.v:54$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B $eq$wb_hyperram.v:54$190_Y
    connect \Y \csr_valid
  end
  attribute \src "wb_hyperram.v:544.7-544.12"
  cell $logic_and $logic_and$wb_hyperram.v:544$792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$504_Y
    connect \B { 31'0000000000000000000000000000000 \wb_clk_i }
    connect \Y $logic_and$wb_hyperram.v:289$506_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.42"
  cell $logic_and $logic_and$wb_hyperram.v:544$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:289$506_Y
    connect \B $and$wb_hyperram.v:0$507_Y
    connect \Y $logic_and$wb_hyperram.v:544$793_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.62"
  cell $logic_and $logic_and$wb_hyperram.v:544$794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:544$793_Y
    connect \B $and$wb_hyperram.v:0$494_Y
    connect \Y $logic_and$wb_hyperram.v:544$794_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.81"
  cell $logic_and $logic_and$wb_hyperram.v:544$795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:544$794_Y
    connect \B $past$wb_hyperram.v:333$20$0
    connect \Y $logic_and$wb_hyperram.v:544$795_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111"
  cell $logic_and $logic_and$wb_hyperram.v:544$797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:544$795_Y
    connect \B $eq$wb_hyperram.v:544$796_Y
    connect \Y $logic_and$wb_hyperram.v:544$797_Y
  end
  attribute \src "wb_hyperram.v:558.7-558.94"
  cell $logic_and $logic_and$wb_hyperram.v:558$815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:205$226_Y
    connect \Y $logic_and$wb_hyperram.v:558$815_Y
  end
  attribute \src "wb_hyperram.v:560.7-560.101"
  cell $logic_and $logic_and$wb_hyperram.v:560$822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:532$763_Y
    connect \B $eq$wb_hyperram.v:205$228_Y
    connect \Y $logic_and$wb_hyperram.v:560$822_Y
  end
  attribute \src "wb_hyperram.v:566.7-566.41"
  cell $logic_and $logic_and$wb_hyperram.v:566$829
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:304$523_Y
    connect \B \wbs_we_i
    connect \Y $logic_and$wb_hyperram.v:566$829_Y
  end
  attribute \src "wb_hyperram.v:566.7-566.93"
  cell $logic_and $logic_and$wb_hyperram.v:566$832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:566$829_Y
    connect \B $eq$wb_hyperram.v:205$226_Y
    connect \Y $logic_and$wb_hyperram.v:566$832_Y
  end
  attribute \src "wb_hyperram.v:566.7-566.106"
  cell $logic_and $logic_and$wb_hyperram.v:566$834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:566$832_Y
    connect \B $logic_not$wb_hyperram.v:566$833_Y
    connect \Y $logic_and$wb_hyperram.v:566$834_Y
  end
  attribute \src "wb_hyperram.v:568.7-568.100"
  cell $logic_and $logic_and$wb_hyperram.v:568$840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:566$829_Y
    connect \B $eq$wb_hyperram.v:205$228_Y
    connect \Y $logic_and$wb_hyperram.v:568$840_Y
  end
  attribute \src "wb_hyperram.v:568.7-568.113"
  cell $logic_and $logic_and$wb_hyperram.v:568$842
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:568$840_Y
    connect \B $logic_not$wb_hyperram.v:566$833_Y
    connect \Y $logic_and$wb_hyperram.v:568$842_Y
  end
  attribute \src "wb_hyperram.v:84.29-84.74"
  cell $logic_and $logic_and$wb_hyperram.v:84$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:532$764_Y
    connect \Y \csr_latency_valid
  end
  attribute \src "wb_hyperram.v:85.32-85.80"
  cell $logic_and $logic_and$wb_hyperram.v:85$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:534$770_Y
    connect \Y \csr_tpre_tpost_valid
  end
  attribute \src "wb_hyperram.v:86.26-86.68"
  cell $logic_and $logic_and$wb_hyperram.v:86$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:538$782_Y
    connect \Y \csr_tcsh_valid
  end
  attribute \src "wb_hyperram.v:87.27-87.70"
  cell $logic_and $logic_and$wb_hyperram.v:87$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:536$776_Y
    connect \Y \csr_trmax_valid
  end
  attribute \src "wb_hyperram.v:88.28-88.72"
  cell $logic_and $logic_and$wb_hyperram.v:88$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:530$758_Y
    connect \Y \csr_status_valid
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_not$wb_hyperram.v:0$465_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$463_Y }
    connect \Y $logic_not$wb_hyperram.v:0$468_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wb_clk_i }
    connect \Y $logic_not$wb_hyperram.v:0$474_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wb_rst_i }
    connect \Y $logic_not$wb_hyperram.v:0$478_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$476_Y }
    connect \Y $logic_not$wb_hyperram.v:0$481_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wbs_stb_i }
    connect \Y $logic_not$wb_hyperram.v:0$496_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$494_Y }
    connect \Y $logic_not$wb_hyperram.v:0$499_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$472_Y }
    connect \Y $logic_not$wb_hyperram.v:0$504_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wbs_cyc_i }
    connect \Y $logic_not$wb_hyperram.v:0$509_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$507_Y }
    connect \Y $logic_not$wb_hyperram.v:0$512_Y
  end
  attribute \src "wb_hyperram.v:107.10-107.27"
  cell $logic_not $logic_not$wb_hyperram.v:107$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid_prev_r
    connect \Y $logic_not$wb_hyperram.v:107$206_Y
  end
  attribute \src "wb_hyperram.v:256.16-256.25"
  cell $logic_not $logic_not$wb_hyperram.v:256$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_clk_i
    connect \Y $0$formal$wb_hyperram.v:256$120_CHECK[0:0]$876
  end
  attribute \src "wb_hyperram.v:258.16-258.26"
  cell $logic_not $logic_not$wb_hyperram.v:258$885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_stb_i
    connect \Y $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
  end
  attribute \src "wb_hyperram.v:259.16-259.26"
  cell $logic_not $logic_not$wb_hyperram.v:259$889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_cyc_i
    connect \Y $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
  end
  attribute \src "wb_hyperram.v:282.11-282.17"
  cell $logic_not $logic_not$wb_hyperram.v:282$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y $logic_not$wb_hyperram.v:282$491_Y
  end
  attribute \src "wb_hyperram.v:284.11-284.20"
  cell $logic_not $logic_not$wb_hyperram.v:284$493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_rst_i
    connect \Y $logic_not$wb_hyperram.v:284$493_Y
  end
  attribute \src "wb_hyperram.v:350.35-350.56"
  cell $logic_not $logic_not$wb_hyperram.v:350$545
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:350$26$0
    connect \Y $logic_not$wb_hyperram.v:350$545_Y
  end
  attribute \src "wb_hyperram.v:351.82-351.104"
  cell $logic_not $logic_not$wb_hyperram.v:351$552
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:351$28$0
    connect \Y $logic_not$wb_hyperram.v:351$552_Y
  end
  attribute \src "wb_hyperram.v:352.68-352.83"
  cell $logic_not $logic_not$wb_hyperram.v:352$559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \double_latency
    connect \Y $logic_not$wb_hyperram.v:352$559_Y
  end
  attribute \src "wb_hyperram.v:371.9-371.22"
  cell $logic_not $logic_not$wb_hyperram.v:371$573
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:0$463_Y
    connect \Y $logic_not$wb_hyperram.v:371$573_Y
  end
  attribute \src "wb_hyperram.v:376.11-376.21"
  cell $logic_not $logic_not$wb_hyperram.v:376$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_ack_o
    connect \Y $logic_not$wb_hyperram.v:376$580_Y
  end
  attribute \src "wb_hyperram.v:380.11-380.27"
  cell $logic_not $logic_not$wb_hyperram.v:380$587
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:333$20$0
    connect \Y $logic_not$wb_hyperram.v:380$587_Y
  end
  attribute \src "wb_hyperram.v:448.11-448.27"
  cell $logic_not $logic_not$wb_hyperram.v:448$666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:448$73$0
    connect \Y $logic_not$wb_hyperram.v:448$666_Y
  end
  attribute \src "wb_hyperram.v:469.11-469.27"
  cell $logic_not $logic_not$wb_hyperram.v:469$691
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_read_timeout
    connect \Y $logic_not$wb_hyperram.v:469$691_Y
  end
  attribute \src "wb_hyperram.v:530.52-530.61"
  cell $logic_not $logic_not$wb_hyperram.v:530$756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_we_i
    connect \Y $logic_not$wb_hyperram.v:530$756_Y
  end
  attribute \src "wb_hyperram.v:566.97-566.106"
  cell $logic_not $logic_not$wb_hyperram.v:566$833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_csn_o
    connect \Y $logic_not$wb_hyperram.v:566$833_Y
  end
  attribute \src "wb_hyperram.v:161.11-161.28"
  cell $logic_or $logic_or$wb_hyperram.v:161$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \B \wb_rst_i
    connect \Y $logic_or$wb_hyperram.v:161$222_Y
  end
  attribute \src "wb_hyperram.v:205.10-205.117"
  cell $logic_or $logic_or$wb_hyperram.v:205$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$wb_hyperram.v:205$226_Y
    connect \B $eq$wb_hyperram.v:205$228_Y
    connect \Y $logic_or$wb_hyperram.v:205$229_Y
  end
  attribute \src "wb_hyperram.v:227.8-227.49"
  cell $logic_or $logic_or$wb_hyperram.v:227$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_latency_valid
    connect \B \csr_tpre_tpost_valid
    connect \Y $logic_or$wb_hyperram.v:227$233_Y
  end
  attribute \src "wb_hyperram.v:227.8-227.67"
  cell $logic_or $logic_or$wb_hyperram.v:227$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:227$233_Y
    connect \B \csr_tcsh_valid
    connect \Y $logic_or$wb_hyperram.v:227$234_Y
  end
  attribute \src "wb_hyperram.v:227.8-227.86"
  cell $logic_or $logic_or$wb_hyperram.v:227$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:227$234_Y
    connect \B \csr_trmax_valid
    connect \Y $logic_or$wb_hyperram.v:227$235_Y
  end
  attribute \src "wb_hyperram.v:227.8-227.106"
  cell $logic_or $logic_or$wb_hyperram.v:227$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:227$235_Y
    connect \B \csr_status_valid
    connect \Y $logic_or$wb_hyperram.v:227$236_Y
  end
  attribute \src "wb_hyperram.v:235.22-235.50"
  cell $logic_or $logic_or$wb_hyperram.v:235$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_ram_valid
    connect \B \hb_reg_valid
    connect \Y $logic_or$wb_hyperram.v:235$237_Y
  end
  attribute \src "wb_hyperram.v:270.10-270.38"
  cell $logic_or $logic_or$wb_hyperram.v:270$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:270$466_Y
    connect \B $logic_and$wb_hyperram.v:270$470_Y
    connect \Y $logic_or$wb_hyperram.v:270$471_Y
  end
  attribute \src "wb_hyperram.v:272.7-272.41"
  cell $logic_or $logic_or$wb_hyperram.v:272$484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:272$479_Y
    connect \B $logic_and$wb_hyperram.v:272$483_Y
    connect \Y $logic_or$wb_hyperram.v:272$484_Y
  end
  attribute \src "wb_hyperram.v:288.7-288.43"
  cell $logic_or $logic_or$wb_hyperram.v:288$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:288$497_Y
    connect \B $logic_and$wb_hyperram.v:288$501_Y
    connect \Y $logic_or$wb_hyperram.v:288$502_Y
  end
  attribute \src "wb_hyperram.v:290.7-290.43"
  cell $logic_or $logic_or$wb_hyperram.v:290$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:290$510_Y
    connect \B $logic_and$wb_hyperram.v:290$514_Y
    connect \Y $logic_or$wb_hyperram.v:290$515_Y
  end
  attribute \src "wb_hyperram.v:524.6-524.30"
  cell $logic_or $logic_or$wb_hyperram.v:524$748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
    connect \B $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
    connect \Y $logic_or$wb_hyperram.v:524$748_Y
  end
  attribute \src "wb_hyperram.v:70.12-70.37"
  cell $logic_or $logic_or$wb_hyperram.v:70$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_reg_valid
    connect \B \csr_valid
    connect \Y $logic_or$wb_hyperram.v:70$194_Y
  end
  attribute \src "wb_hyperram.v:349.63-349.71"
  cell $lt $lt$wb_hyperram.v:349$542
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \tacc
    connect \B 3'111
    connect \Y $lt$wb_hyperram.v:349$542_Y
  end
  attribute \src "wb_hyperram.v:277.16-277.43"
  cell $ne $ne$wb_hyperram.v:277$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_clk_i
    connect \B $and$wb_hyperram.v:0$472_Y
    connect \Y $ne$wb_hyperram.v:277$489_Y
  end
  attribute \src "wb_hyperram.v:162.13-162.40"
  cell $or $or$wb_hyperram.v:162$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_ram_valid
    connect \B \hb_reg_valid
    connect \Y $or$wb_hyperram.v:162$223_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4042
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4043
    parameter \WIDTH 2
    connect \D $0\wb_state[1:0]
    connect \Q \wb_state
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4044
    parameter \WIDTH 1
    connect \D \rst_i
    connect \Q $and$wb_hyperram.v:0$463_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4046
    parameter \WIDTH 1
    connect \D \wb_clk_i
    connect \Q $and$wb_hyperram.v:0$472_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4047
    parameter \WIDTH 1
    connect \D \wb_rst_i
    connect \Q $and$wb_hyperram.v:0$476_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4053
    parameter \WIDTH 1
    connect \D \wbs_stb_i
    connect \Q $and$wb_hyperram.v:0$494_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4056
    parameter \WIDTH 1
    connect \D \wbs_cyc_i
    connect \Q $and$wb_hyperram.v:0$507_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4060
    parameter \WIDTH 32
    connect \D \wbs_addr_i
    connect \Q $past$wb_hyperram.v:330$17$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4061
    parameter \WIDTH 32
    connect \D \wbs_dat_i
    connect \Q $past$wb_hyperram.v:331$18$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4062
    parameter \WIDTH 4
    connect \D \wbs_sel_i
    connect \Q $past$wb_hyperram.v:332$19$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4063
    parameter \WIDTH 1
    connect \D \wbs_we_i
    connect \Q $past$wb_hyperram.v:333$20$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4068
    parameter \WIDTH 4
    connect \D \tacc
    connect \Q $past$wb_hyperram.v:349$25$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4069
    parameter \WIDTH 1
    connect \D \fixed_latency
    connect \Q $past$wb_hyperram.v:350$26$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4071
    parameter \WIDTH 1
    connect \D \double_latency
    connect \Q $past$wb_hyperram.v:351$28$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4073
    parameter \WIDTH 1
    connect \D \csr_latency_valid
    connect \Q $past$wb_hyperram.v:374$30$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4074
    parameter \WIDTH 1
    connect \D \wbs_ack_o
    connect \Q $past$wb_hyperram.v:375$31$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4079
    parameter \WIDTH 32
    connect \D \wbs_dat_o
    connect \Q $past$wb_hyperram.v:381$36$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4080
    parameter \WIDTH 6
    connect \D { \fixed_latency \double_latency \tacc }
    connect \Q $past$wb_hyperram.v:381$37$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4083
    parameter \WIDTH 1
    connect \D \csr_tcsh_valid
    connect \Q $past$wb_hyperram.v:390$40$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4085
    parameter \WIDTH 4
    connect \D \tcsh
    connect \Q $past$wb_hyperram.v:393$42$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4091
    parameter \WIDTH 1
    connect \D \csr_tpre_tpost_valid
    connect \Q $past$wb_hyperram.v:404$48$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4093
    parameter \WIDTH 4
    connect \D \tpre
    connect \Q $past$wb_hyperram.v:407$50$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4094
    parameter \WIDTH 4
    connect \D \tpost
    connect \Q $past$wb_hyperram.v:408$51$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4101
    parameter \WIDTH 1
    connect \D \csr_trmax_valid
    connect \Q $past$wb_hyperram.v:419$58$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4103
    parameter \WIDTH 5
    connect \D \trmax
    connect \Q $past$wb_hyperram.v:422$60$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4110
    parameter \WIDTH 1
    connect \D \hb_read_timeout
    connect \Q $eq$wb_hyperram.v:435$654_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4115
    parameter \WIDTH 1
    connect \D \hb_reg_valid
    connect \Q $past$wb_hyperram.v:447$72$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4116
    parameter \WIDTH 1
    connect \D \hb_ready
    connect \Q $past$wb_hyperram.v:448$73$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4120
    parameter \WIDTH 3
    connect \D \wbs_addr_i [2:0]
    connect \Q $past$wb_hyperram.v:454$77$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4134
    parameter \WIDTH 1
    connect \D \hb_ram_valid
    connect \Q $past$wb_hyperram.v:492$91$0
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4157
    parameter \WIDTH 1
    connect \D \wbs_sel_i [0]
    connect \Q $eq$wb_hyperram.v:544$796_Y
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4161
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:270$128_CHECK[0:0]$359
    connect \Q $formal$wb_hyperram.v:270$128_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4162
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:270$128_EN[0:0]$360
    connect \Q $formal$wb_hyperram.v:270$128_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4163
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:272$129_CHECK[0:0]$361
    connect \Q $formal$wb_hyperram.v:272$129_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4164
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:272$129_EN[0:0]$362
    connect \Q $formal$wb_hyperram.v:272$129_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4165
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:276$130_CHECK[0:0]$363
    connect \Q $formal$wb_hyperram.v:276$130_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4166
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:276$130_EN[0:0]$364
    connect \Q $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4167
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:281$131_CHECK[0:0]$365
    connect \Q $formal$wb_hyperram.v:281$131_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4168
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:281$131_EN[0:0]$366
    connect \Q $formal$wb_hyperram.v:281$131_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4169
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:283$132_CHECK[0:0]$367
    connect \Q $formal$wb_hyperram.v:283$132_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4170
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:283$132_EN[0:0]$368
    connect \Q $formal$wb_hyperram.v:283$132_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4171
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:288$133_CHECK[0:0]$369
    connect \Q $formal$wb_hyperram.v:288$133_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4172
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:288$133_EN[0:0]$370
    connect \Q $formal$wb_hyperram.v:288$133_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4173
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:290$134_CHECK[0:0]$371
    connect \Q $formal$wb_hyperram.v:290$134_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4174
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:290$134_EN[0:0]$372
    connect \Q $formal$wb_hyperram.v:290$134_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4175
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:322$135_CHECK[0:0]$373
    connect \Q $formal$wb_hyperram.v:322$135_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4176
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:322$135_EN[0:0]$374
    connect \Q $formal$wb_hyperram.v:322$135_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4177
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:323$136_CHECK[0:0]$375
    connect \Q $formal$wb_hyperram.v:323$136_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4179
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:327$137_CHECK[0:0]$377
    connect \Q $formal$wb_hyperram.v:327$137_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4180
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:327$137_EN[0:0]$378
    connect \Q $formal$wb_hyperram.v:327$137_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4181
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:328$138_CHECK[0:0]$379
    connect \Q $formal$wb_hyperram.v:328$138_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4183
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:329$139_CHECK[0:0]$381
    connect \Q $formal$wb_hyperram.v:329$139_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4185
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:330$140_CHECK[0:0]$383
    connect \Q $formal$wb_hyperram.v:330$140_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4187
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:331$141_CHECK[0:0]$385
    connect \Q $formal$wb_hyperram.v:331$141_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4189
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:332$142_CHECK[0:0]$387
    connect \Q $formal$wb_hyperram.v:332$142_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4191
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:336$143_CHECK[0:0]$389
    connect \Q $formal$wb_hyperram.v:336$143_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4192
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:336$143_EN[0:0]$390
    connect \Q $formal$wb_hyperram.v:336$143_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4193
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:337$144_CHECK[0:0]$391
    connect \Q $formal$wb_hyperram.v:337$144_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4195
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:338$145_CHECK[0:0]$393
    connect \Q $formal$wb_hyperram.v:338$145_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4197
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:339$146_CHECK[0:0]$395
    connect \Q $formal$wb_hyperram.v:339$146_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4199
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:340$147_CHECK[0:0]$397
    connect \Q $formal$wb_hyperram.v:340$147_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4201
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:349$148_CHECK[0:0]$399
    connect \Q $formal$wb_hyperram.v:349$148_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4203
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:350$149_CHECK[0:0]$401
    connect \Q $formal$wb_hyperram.v:350$149_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4205
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:351$150_CHECK[0:0]$403
    connect \Q $formal$wb_hyperram.v:351$150_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4207
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:352$151_CHECK[0:0]$405
    connect \Q $formal$wb_hyperram.v:352$151_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4209
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:356$152_CHECK[0:0]$407
    connect \Q $formal$wb_hyperram.v:356$152_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4211
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:359$153_CHECK[0:0]$409
    connect \Q $formal$wb_hyperram.v:359$153_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4213
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:362$154_CHECK[0:0]$411
    connect \Q $formal$wb_hyperram.v:362$154_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4215
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:365$155_CHECK[0:0]$413
    connect \Q $formal$wb_hyperram.v:365$155_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4217
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:370$156_CHECK[0:0]$415
    connect \Q $formal$wb_hyperram.v:370$156_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4219
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:386$157_CHECK[0:0]$417
    connect \Q $formal$wb_hyperram.v:386$157_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4221
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:400$158_CHECK[0:0]$419
    connect \Q $formal$wb_hyperram.v:400$158_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4223
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:415$159_CHECK[0:0]$421
    connect \Q $formal$wb_hyperram.v:415$159_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4225
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:429$160_CHECK[0:0]$423
    connect \Q $formal$wb_hyperram.v:429$160_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4227
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:445$161_CHECK[0:0]$425
    connect \Q $formal$wb_hyperram.v:445$161_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4229
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:461$162_CHECK[0:0]$427
    connect \Q $formal$wb_hyperram.v:461$162_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4231
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:474$163_CHECK[0:0]$429
    connect \Q $formal$wb_hyperram.v:474$163_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4233
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:490$164_CHECK[0:0]$431
    connect \Q $formal$wb_hyperram.v:490$164_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4235
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:510$165_CHECK[0:0]$433
    connect \Q $formal$wb_hyperram.v:510$165_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4237
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:524$166_CHECK[0:0]$435
    connect \Q $formal$wb_hyperram.v:524$166_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4238
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:524$166_EN[0:0]$436
    connect \Q $formal$wb_hyperram.v:524$166_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4239
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:531$167_CHECK[0:0]$437
    connect \Q $formal$wb_hyperram.v:531$167_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4240
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:531$167_EN[0:0]$438
    connect \Q $formal$wb_hyperram.v:531$167_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4241
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:533$168_CHECK[0:0]$439
    connect \Q $formal$wb_hyperram.v:533$168_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4242
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:533$168_EN[0:0]$440
    connect \Q $formal$wb_hyperram.v:533$168_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4243
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:535$169_CHECK[0:0]$441
    connect \Q $formal$wb_hyperram.v:535$169_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4244
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:535$169_EN[0:0]$442
    connect \Q $formal$wb_hyperram.v:535$169_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4245
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:537$170_CHECK[0:0]$443
    connect \Q $formal$wb_hyperram.v:537$170_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4246
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:537$170_EN[0:0]$444
    connect \Q $formal$wb_hyperram.v:537$170_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4247
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:539$171_CHECK[0:0]$445
    connect \Q $formal$wb_hyperram.v:539$171_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4248
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:539$171_EN[0:0]$446
    connect \Q $formal$wb_hyperram.v:539$171_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4249
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:546$172_CHECK[0:0]$447
    connect \Q $formal$wb_hyperram.v:546$172_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4250
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:546$172_EN[0:0]$448
    connect \Q $formal$wb_hyperram.v:546$172_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4251
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:548$173_CHECK[0:0]$449
    connect \Q $formal$wb_hyperram.v:548$173_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4252
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:548$173_EN[0:0]$450
    connect \Q $formal$wb_hyperram.v:548$173_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4253
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:550$174_CHECK[0:0]$451
    connect \Q $formal$wb_hyperram.v:550$174_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4254
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:550$174_EN[0:0]$452
    connect \Q $formal$wb_hyperram.v:550$174_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4255
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:552$175_CHECK[0:0]$453
    connect \Q $formal$wb_hyperram.v:552$175_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4256
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:552$175_EN[0:0]$454
    connect \Q $formal$wb_hyperram.v:552$175_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4257
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:559$176_CHECK[0:0]$455
    connect \Q $formal$wb_hyperram.v:559$176_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4258
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:559$176_EN[0:0]$456
    connect \Q $formal$wb_hyperram.v:559$176_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4259
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:561$177_CHECK[0:0]$457
    connect \Q $formal$wb_hyperram.v:561$177_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4260
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:561$177_EN[0:0]$458
    connect \Q $formal$wb_hyperram.v:561$177_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4261
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:567$178_CHECK[0:0]$459
    connect \Q $formal$wb_hyperram.v:567$178_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4262
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:567$178_EN[0:0]$460
    connect \Q $formal$wb_hyperram.v:567$178_EN
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4263
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:569$179_CHECK[0:0]$461
    connect \Q $formal$wb_hyperram.v:569$179_CHECK
  end
  attribute \src "wb_hyperram.v:262.1-572.4"
  cell $ff $procdff$4264
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:569$179_EN[0:0]$462
    connect \Q $formal$wb_hyperram.v:569$179_EN
  end
  attribute \src "wb_hyperram.v:270.10-270.38|wb_hyperram.v:270.6-271.34"
  cell $mux $procmux$3338
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:270$471_Y
    connect \Y $procmux$3338_Y
  end
  attribute \src "wb_hyperram.v:269.9-269.21|wb_hyperram.v:269.5-274.8"
  cell $mux $procmux$3340
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3338_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:270$128_EN[0:0]$360
  end
  attribute \src "wb_hyperram.v:270.10-270.38|wb_hyperram.v:270.6-271.34"
  cell $mux $procmux$3342
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5470
    connect \B $logic_and$wb_hyperram.v:271$475_Y
    connect \S $logic_or$wb_hyperram.v:270$471_Y
    connect \Y $procmux$3342_Y
  end
  attribute \src "wb_hyperram.v:269.9-269.21|wb_hyperram.v:269.5-274.8"
  cell $mux $procmux$3344
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5472
    connect \B $procmux$3342_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:270$128_CHECK[0:0]$359
  end
  attribute \src "wb_hyperram.v:272.7-272.41|wb_hyperram.v:272.3-273.28"
  cell $mux $procmux$3346
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:272$484_Y
    connect \Y $procmux$3346_Y
  end
  attribute \src "wb_hyperram.v:269.9-269.21|wb_hyperram.v:269.5-274.8"
  cell $mux $procmux$3348
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3346_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:272$129_EN[0:0]$362
  end
  attribute \src "wb_hyperram.v:272.7-272.41|wb_hyperram.v:272.3-273.28"
  cell $mux $procmux$3350
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5474
    connect \B $logic_and$wb_hyperram.v:271$475_Y
    connect \S $logic_or$wb_hyperram.v:272$484_Y
    connect \Y $procmux$3350_Y
  end
  attribute \src "wb_hyperram.v:269.9-269.21|wb_hyperram.v:269.5-274.8"
  cell $mux $procmux$3352
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5476
    connect \B $procmux$3350_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:272$129_CHECK[0:0]$361
  end
  attribute \src "wb_hyperram.v:276.9-276.21|wb_hyperram.v:276.5-278.8"
  cell $mux $procmux$3354
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:276$130_EN[0:0]$364
  end
  attribute \src "wb_hyperram.v:276.9-276.21|wb_hyperram.v:276.5-278.8"
  cell $mux $procmux$3356
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5478
    connect \B $ne$wb_hyperram.v:277$489_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:276$130_CHECK[0:0]$363
  end
  attribute \src "wb_hyperram.v:281.7-281.20|wb_hyperram.v:281.3-282.19"
  cell $mux $procmux$3358
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $and$wb_hyperram.v:0$463_Y
    connect \Y $procmux$3358_Y
  end
  attribute \src "wb_hyperram.v:280.6-280.18|wb_hyperram.v:280.2-285.5"
  cell $mux $procmux$3360
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3358_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:281$131_EN[0:0]$366
  end
  attribute \src "wb_hyperram.v:281.7-281.20|wb_hyperram.v:281.3-282.19"
  cell $mux $procmux$3362
    parameter \WIDTH 1
    connect \A $logic_not$wb_hyperram.v:282$491_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5480
    connect \S $and$wb_hyperram.v:0$463_Y
    connect \Y $procmux$3362_Y
  end
  attribute \src "wb_hyperram.v:280.6-280.18|wb_hyperram.v:280.2-285.5"
  cell $mux $procmux$3364
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5482
    connect \B $procmux$3362_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:281$131_CHECK[0:0]$365
  end
  attribute \src "wb_hyperram.v:283.7-283.23|wb_hyperram.v:283.3-284.22"
  cell $mux $procmux$3366
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $and$wb_hyperram.v:0$476_Y
    connect \Y $procmux$3366_Y
  end
  attribute \src "wb_hyperram.v:280.6-280.18|wb_hyperram.v:280.2-285.5"
  cell $mux $procmux$3368
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3366_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:283$132_EN[0:0]$368
  end
  attribute \src "wb_hyperram.v:283.7-283.23|wb_hyperram.v:283.3-284.22"
  cell $mux $procmux$3370
    parameter \WIDTH 1
    connect \A $logic_not$wb_hyperram.v:284$493_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5484
    connect \S $and$wb_hyperram.v:0$476_Y
    connect \Y $procmux$3370_Y
  end
  attribute \src "wb_hyperram.v:280.6-280.18|wb_hyperram.v:280.2-285.5"
  cell $mux $procmux$3372
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5486
    connect \B $procmux$3370_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:283$132_CHECK[0:0]$367
  end
  attribute \src "wb_hyperram.v:288.7-288.43|wb_hyperram.v:288.3-289.28"
  cell $mux $procmux$3374
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:288$502_Y
    connect \Y $procmux$3374_Y
  end
  attribute \src "wb_hyperram.v:287.6-287.18|wb_hyperram.v:287.2-292.5"
  cell $mux $procmux$3376
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3374_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:288$133_EN[0:0]$370
  end
  attribute \src "wb_hyperram.v:288.7-288.43|wb_hyperram.v:288.3-289.28"
  cell $mux $procmux$3378
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5488
    connect \B $logic_and$wb_hyperram.v:289$506_Y
    connect \S $logic_or$wb_hyperram.v:288$502_Y
    connect \Y $procmux$3378_Y
  end
  attribute \src "wb_hyperram.v:287.6-287.18|wb_hyperram.v:287.2-292.5"
  cell $mux $procmux$3380
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5490
    connect \B $procmux$3378_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:288$133_CHECK[0:0]$369
  end
  attribute \src "wb_hyperram.v:290.7-290.43|wb_hyperram.v:290.3-291.28"
  cell $mux $procmux$3382
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:290$515_Y
    connect \Y $procmux$3382_Y
  end
  attribute \src "wb_hyperram.v:287.6-287.18|wb_hyperram.v:287.2-292.5"
  cell $mux $procmux$3384
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3382_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:290$134_EN[0:0]$372
  end
  attribute \src "wb_hyperram.v:290.7-290.43|wb_hyperram.v:290.3-291.28"
  cell $mux $procmux$3386
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5492
    connect \B $logic_and$wb_hyperram.v:289$506_Y
    connect \S $logic_or$wb_hyperram.v:290$515_Y
    connect \Y $procmux$3386_Y
  end
  attribute \src "wb_hyperram.v:287.6-287.18|wb_hyperram.v:287.2-292.5"
  cell $mux $procmux$3388
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5494
    connect \B $procmux$3386_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:290$134_CHECK[0:0]$371
  end
  attribute \src "wb_hyperram.v:322.6-322.24|wb_hyperram.v:322.2-325.5"
  cell $mux $procmux$3390
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:322$525_Y
    connect \Y $0$formal$wb_hyperram.v:322$135_EN[0:0]$374
  end
  attribute \src "wb_hyperram.v:322.6-322.24|wb_hyperram.v:322.2-325.5"
  cell $mux $procmux$3392
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5496
    connect \B $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
    connect \S $eq$wb_hyperram.v:322$525_Y
    connect \Y $0$formal$wb_hyperram.v:322$135_CHECK[0:0]$373
  end
  attribute \src "wb_hyperram.v:322.6-322.24|wb_hyperram.v:322.2-325.5"
  cell $mux $procmux$3396
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5498
    connect \B $0$formal$wb_hyperram.v:259$126_CHECK[0:0]$887
    connect \S $eq$wb_hyperram.v:322$525_Y
    connect \Y $0$formal$wb_hyperram.v:323$136_CHECK[0:0]$375
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$3398
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:327$137_EN[0:0]$378
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$3400
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5500
    connect \B \wbs_cyc_i
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:327$137_CHECK[0:0]$377
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$3404
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5502
    connect \B \wbs_stb_i
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:328$138_CHECK[0:0]$379
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$3408
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5504
    connect \B $eq$wb_hyperram.v:330$529_Y
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:329$139_CHECK[0:0]$381
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$3412
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5506
    connect \B $eq$wb_hyperram.v:331$530_Y
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:330$140_CHECK[0:0]$383
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$3416
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5508
    connect \B $eq$wb_hyperram.v:332$531_Y
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:331$141_CHECK[0:0]$385
  end
  attribute \src "wb_hyperram.v:327.6-327.28|wb_hyperram.v:327.2-334.5"
  cell $mux $procmux$3420
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5510
    connect \B $eq$wb_hyperram.v:333$532_Y
    connect \S $eq$wb_hyperram.v:327$528_Y
    connect \Y $0$formal$wb_hyperram.v:332$142_CHECK[0:0]$387
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$3422
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:336$143_EN[0:0]$390
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$3424
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5512
    connect \B $0$formal$wb_hyperram.v:258$124_CHECK[0:0]$883
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:336$143_CHECK[0:0]$389
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$3428
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5514
    connect \B $eq$wb_hyperram.v:330$529_Y
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:337$144_CHECK[0:0]$391
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$3432
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5516
    connect \B $eq$wb_hyperram.v:331$530_Y
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:338$145_CHECK[0:0]$393
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$3436
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5518
    connect \B $eq$wb_hyperram.v:332$531_Y
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:339$146_CHECK[0:0]$395
  end
  attribute \src "wb_hyperram.v:336.6-336.27|wb_hyperram.v:336.2-342.5"
  cell $mux $procmux$3440
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5520
    connect \B $eq$wb_hyperram.v:333$532_Y
    connect \S $eq$wb_hyperram.v:336$533_Y
    connect \Y $0$formal$wb_hyperram.v:340$147_CHECK[0:0]$397
  end
  attribute \src "wb_hyperram.v:348.9-348.21|wb_hyperram.v:348.5-353.5"
  cell $mux $procmux$3444
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5522
    connect \B $logic_and$wb_hyperram.v:349$543_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:349$148_CHECK[0:0]$399
  end
  attribute \src "wb_hyperram.v:348.9-348.21|wb_hyperram.v:348.5-353.5"
  cell $mux $procmux$3448
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5524
    connect \B $logic_and$wb_hyperram.v:350$547_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:350$149_CHECK[0:0]$401
  end
  attribute \src "wb_hyperram.v:348.9-348.21|wb_hyperram.v:348.5-353.5"
  cell $mux $procmux$3452
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5526
    connect \B $logic_and$wb_hyperram.v:351$554_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:351$150_CHECK[0:0]$403
  end
  attribute \src "wb_hyperram.v:348.9-348.21|wb_hyperram.v:348.5-353.5"
  cell $mux $procmux$3456
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5528
    connect \B $logic_and$wb_hyperram.v:352$560_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:352$151_CHECK[0:0]$405
  end
  attribute \src "wb_hyperram.v:355.9-355.21|wb_hyperram.v:355.5-356.50"
  cell $mux $procmux$3460
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5530
    connect \B $logic_and$wb_hyperram.v:356$563_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:356$152_CHECK[0:0]$407
  end
  attribute \src "wb_hyperram.v:358.9-358.21|wb_hyperram.v:358.5-359.50"
  cell $mux $procmux$3464
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5532
    connect \B $logic_and$wb_hyperram.v:359$566_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:359$153_CHECK[0:0]$409
  end
  attribute \src "wb_hyperram.v:361.9-361.21|wb_hyperram.v:361.5-362.52"
  cell $mux $procmux$3468
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5534
    connect \B $logic_and$wb_hyperram.v:362$569_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:362$154_CHECK[0:0]$411
  end
  attribute \src "wb_hyperram.v:364.9-364.21|wb_hyperram.v:364.5-365.53"
  cell $mux $procmux$3472
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5536
    connect \B $logic_and$wb_hyperram.v:365$572_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:365$155_CHECK[0:0]$413
  end
  attribute \src "wb_hyperram.v:369.9-369.21|wb_hyperram.v:369.5-383.9"
  cell $mux $procmux$3476
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5538
    connect \B $logic_and$wb_hyperram.v:371$592_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:370$156_CHECK[0:0]$415
  end
  attribute \src "wb_hyperram.v:385.9-385.21|wb_hyperram.v:385.5-397.9"
  cell $mux $procmux$3480
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5540
    connect \B $logic_and$wb_hyperram.v:387$609_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:386$157_CHECK[0:0]$417
  end
  attribute \src "wb_hyperram.v:399.9-399.21|wb_hyperram.v:399.5-412.9"
  cell $mux $procmux$3484
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5542
    connect \B $logic_and$wb_hyperram.v:401$628_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:400$158_CHECK[0:0]$419
  end
  attribute \src "wb_hyperram.v:414.9-414.21|wb_hyperram.v:414.5-426.9"
  cell $mux $procmux$3488
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5544
    connect \B $logic_and$wb_hyperram.v:416$645_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:415$159_CHECK[0:0]$421
  end
  attribute \src "wb_hyperram.v:428.9-428.21|wb_hyperram.v:428.5-439.9"
  cell $mux $procmux$3492
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5546
    connect \B $logic_and$wb_hyperram.v:430$661_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:429$160_CHECK[0:0]$423
  end
  attribute \src "wb_hyperram.v:444.9-444.21|wb_hyperram.v:444.5-455.9"
  cell $mux $procmux$3496
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5548
    connect \B $logic_and$wb_hyperram.v:445$677_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:445$161_CHECK[0:0]$425
  end
  attribute \src "wb_hyperram.v:460.9-460.21|wb_hyperram.v:460.5-470.9"
  cell $mux $procmux$3500
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5550
    connect \B $logic_and$wb_hyperram.v:461$692_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:461$162_CHECK[0:0]$427
  end
  attribute \src "wb_hyperram.v:473.9-473.21|wb_hyperram.v:473.5-484.9"
  cell $mux $procmux$3504
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5552
    connect \B $logic_and$wb_hyperram.v:475$706_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:474$163_CHECK[0:0]$429
  end
  attribute \src "wb_hyperram.v:489.9-489.21|wb_hyperram.v:489.5-504.9"
  cell $mux $procmux$3508
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5554
    connect \B $logic_and$wb_hyperram.v:490$728_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:490$164_CHECK[0:0]$431
  end
  attribute \src "wb_hyperram.v:509.9-509.21|wb_hyperram.v:509.5-521.9"
  cell $mux $procmux$3512
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5556
    connect \B $logic_and$wb_hyperram.v:510$745_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:510$165_CHECK[0:0]$433
  end
  attribute \src "wb_hyperram.v:524.6-524.30|wb_hyperram.v:524.2-526.5"
  cell $mux $procmux$3514
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:524$748_Y
    connect \Y $0$formal$wb_hyperram.v:524$166_EN[0:0]$436
  end
  attribute \src "wb_hyperram.v:524.6-524.30|wb_hyperram.v:524.2-526.5"
  cell $mux $procmux$3516
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5558
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \S $logic_or$wb_hyperram.v:524$748_Y
    connect \Y $0$formal$wb_hyperram.v:524$166_CHECK[0:0]$435
  end
  attribute \src "wb_hyperram.v:530.7-530.96|wb_hyperram.v:530.3-531.52"
  cell $mux $procmux$3518
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:530$759_Y
    connect \Y $procmux$3518_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$3520
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3518_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:531$167_EN[0:0]$438
  end
  attribute \src "wb_hyperram.v:530.7-530.96|wb_hyperram.v:530.3-531.52"
  cell $mux $procmux$3522
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5560
    connect \B $eq$wb_hyperram.v:531$760_Y
    connect \S $logic_and$wb_hyperram.v:530$759_Y
    connect \Y $procmux$3522_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$3524
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5562
    connect \B $procmux$3522_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:531$167_CHECK[0:0]$437
  end
  attribute \src "wb_hyperram.v:532.7-532.78|wb_hyperram.v:532.3-533.98"
  cell $mux $procmux$3526
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:532$765_Y
    connect \Y $procmux$3526_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$3528
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3526_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:533$168_EN[0:0]$440
  end
  attribute \src "wb_hyperram.v:532.7-532.78|wb_hyperram.v:532.3-533.98"
  cell $mux $procmux$3530
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5564
    connect \B $eq$wb_hyperram.v:533$766_Y
    connect \S $logic_and$wb_hyperram.v:532$765_Y
    connect \Y $procmux$3530_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$3532
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5566
    connect \B $procmux$3530_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:533$168_CHECK[0:0]$439
  end
  attribute \src "wb_hyperram.v:534.7-534.81|wb_hyperram.v:534.3-535.75"
  cell $mux $procmux$3534
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:534$771_Y
    connect \Y $procmux$3534_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$3536
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3534_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:535$169_EN[0:0]$442
  end
  attribute \src "wb_hyperram.v:534.7-534.81|wb_hyperram.v:534.3-535.75"
  cell $mux $procmux$3538
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5568
    connect \B $eq$wb_hyperram.v:535$772_Y
    connect \S $logic_and$wb_hyperram.v:534$771_Y
    connect \Y $procmux$3538_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$3540
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5570
    connect \B $procmux$3538_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:535$169_CHECK[0:0]$441
  end
  attribute \src "wb_hyperram.v:536.7-536.76|wb_hyperram.v:536.3-537.66"
  cell $mux $procmux$3542
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:536$777_Y
    connect \Y $procmux$3542_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$3544
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3542_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:537$170_EN[0:0]$444
  end
  attribute \src "wb_hyperram.v:536.7-536.76|wb_hyperram.v:536.3-537.66"
  cell $mux $procmux$3546
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5572
    connect \B $eq$wb_hyperram.v:537$778_Y
    connect \S $logic_and$wb_hyperram.v:536$777_Y
    connect \Y $procmux$3546_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$3548
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5574
    connect \B $procmux$3546_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:537$170_CHECK[0:0]$443
  end
  attribute \src "wb_hyperram.v:538.7-538.75|wb_hyperram.v:538.3-539.65"
  cell $mux $procmux$3550
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:538$783_Y
    connect \Y $procmux$3550_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$3552
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3550_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:539$171_EN[0:0]$446
  end
  attribute \src "wb_hyperram.v:538.7-538.75|wb_hyperram.v:538.3-539.65"
  cell $mux $procmux$3554
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5576
    connect \B $eq$wb_hyperram.v:539$784_Y
    connect \S $logic_and$wb_hyperram.v:538$783_Y
    connect \Y $procmux$3554_Y
  end
  attribute \src "wb_hyperram.v:529.6-529.41|wb_hyperram.v:529.2-540.5"
  cell $mux $procmux$3556
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5578
    connect \B $procmux$3554_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:539$171_CHECK[0:0]$445
  end
  attribute \src "wb_hyperram.v:545.8-545.45|wb_hyperram.v:545.4-546.91"
  cell $mux $procmux$3558
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:545$798_Y
    connect \Y $procmux$3558_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$3560
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3558_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$3560_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$3562
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3560_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:546$172_EN[0:0]$448
  end
  attribute \src "wb_hyperram.v:545.8-545.45|wb_hyperram.v:545.4-546.91"
  cell $mux $procmux$3564
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5580
    connect \B $eq$wb_hyperram.v:546$799_Y
    connect \S $eq$wb_hyperram.v:545$798_Y
    connect \Y $procmux$3564_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$3566
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5582
    connect \B $procmux$3564_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$3566_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$3568
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5584
    connect \B $procmux$3566_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:546$172_CHECK[0:0]$447
  end
  attribute \src "wb_hyperram.v:547.8-547.48|wb_hyperram.v:547.4-548.69"
  cell $mux $procmux$3570
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:547$800_Y
    connect \Y $procmux$3570_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$3572
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3570_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$3572_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$3574
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3572_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:548$173_EN[0:0]$450
  end
  attribute \src "wb_hyperram.v:547.8-547.48|wb_hyperram.v:547.4-548.69"
  cell $mux $procmux$3576
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5586
    connect \B $eq$wb_hyperram.v:548$801_Y
    connect \S $eq$wb_hyperram.v:547$800_Y
    connect \Y $procmux$3576_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$3578
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5588
    connect \B $procmux$3576_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$3578_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$3580
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5590
    connect \B $procmux$3578_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:548$173_CHECK[0:0]$449
  end
  attribute \src "wb_hyperram.v:549.8-549.43|wb_hyperram.v:549.4-550.57"
  cell $mux $procmux$3582
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:549$802_Y
    connect \Y $procmux$3582_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$3584
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3582_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$3584_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$3586
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3584_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:550$174_EN[0:0]$452
  end
  attribute \src "wb_hyperram.v:549.8-549.43|wb_hyperram.v:549.4-550.57"
  cell $mux $procmux$3588
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5592
    connect \B $eq$wb_hyperram.v:550$803_Y
    connect \S $eq$wb_hyperram.v:549$802_Y
    connect \Y $procmux$3588_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$3590
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5594
    connect \B $procmux$3588_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$3590_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$3592
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5596
    connect \B $procmux$3590_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:550$174_CHECK[0:0]$451
  end
  attribute \src "wb_hyperram.v:551.8-551.35|wb_hyperram.v:551.4-552.55"
  cell $mux $procmux$3594
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:538$782_Y
    connect \Y $procmux$3594_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$3596
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3594_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$3596_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$3598
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3596_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:552$175_EN[0:0]$454
  end
  attribute \src "wb_hyperram.v:551.8-551.35|wb_hyperram.v:551.4-552.55"
  cell $mux $procmux$3600
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5598
    connect \B $eq$wb_hyperram.v:552$805_Y
    connect \S $eq$wb_hyperram.v:538$782_Y
    connect \Y $procmux$3600_Y
  end
  attribute \src "wb_hyperram.v:544.7-544.111|wb_hyperram.v:544.3-553.6"
  cell $mux $procmux$3602
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5600
    connect \B $procmux$3600_Y
    connect \S $logic_and$wb_hyperram.v:544$797_Y
    connect \Y $procmux$3602_Y
  end
  attribute \src "wb_hyperram.v:543.6-543.41|wb_hyperram.v:543.2-554.5"
  cell $mux $procmux$3604
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5602
    connect \B $procmux$3602_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:552$175_CHECK[0:0]$453
  end
  attribute \src "wb_hyperram.v:558.7-558.94|wb_hyperram.v:558.3-559.55"
  cell $mux $procmux$3606
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:558$815_Y
    connect \Y $procmux$3606_Y
  end
  attribute \src "wb_hyperram.v:557.6-557.41|wb_hyperram.v:557.2-562.5"
  cell $mux $procmux$3608
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3606_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:559$176_EN[0:0]$456
  end
  attribute \src "wb_hyperram.v:558.7-558.94|wb_hyperram.v:558.3-559.55"
  cell $mux $procmux$3610
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5604
    connect \B $eq$wb_hyperram.v:559$816_Y
    connect \S $logic_and$wb_hyperram.v:558$815_Y
    connect \Y $procmux$3610_Y
  end
  attribute \src "wb_hyperram.v:557.6-557.41|wb_hyperram.v:557.2-562.5"
  cell $mux $procmux$3612
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5606
    connect \B $procmux$3610_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:559$176_CHECK[0:0]$455
  end
  attribute \src "wb_hyperram.v:560.7-560.101|wb_hyperram.v:560.3-561.55"
  cell $mux $procmux$3614
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:560$822_Y
    connect \Y $procmux$3614_Y
  end
  attribute \src "wb_hyperram.v:557.6-557.41|wb_hyperram.v:557.2-562.5"
  cell $mux $procmux$3616
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3614_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:561$177_EN[0:0]$458
  end
  attribute \src "wb_hyperram.v:560.7-560.101|wb_hyperram.v:560.3-561.55"
  cell $mux $procmux$3618
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5608
    connect \B $eq$wb_hyperram.v:559$816_Y
    connect \S $logic_and$wb_hyperram.v:560$822_Y
    connect \Y $procmux$3618_Y
  end
  attribute \src "wb_hyperram.v:557.6-557.41|wb_hyperram.v:557.2-562.5"
  cell $mux $procmux$3620
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5610
    connect \B $procmux$3618_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:561$177_CHECK[0:0]$457
  end
  attribute \src "wb_hyperram.v:566.7-566.106|wb_hyperram.v:566.3-567.42"
  cell $mux $procmux$3622
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:566$834_Y
    connect \Y $procmux$3622_Y
  end
  attribute \src "wb_hyperram.v:565.6-565.41|wb_hyperram.v:565.2-570.5"
  cell $mux $procmux$3624
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3622_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:567$178_EN[0:0]$460
  end
  attribute \src "wb_hyperram.v:566.7-566.106|wb_hyperram.v:566.3-567.42"
  cell $mux $procmux$3626
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5612
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \S $logic_and$wb_hyperram.v:566$834_Y
    connect \Y $procmux$3626_Y
  end
  attribute \src "wb_hyperram.v:565.6-565.41|wb_hyperram.v:565.2-570.5"
  cell $mux $procmux$3628
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5614
    connect \B $procmux$3626_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:567$178_CHECK[0:0]$459
  end
  attribute \src "wb_hyperram.v:568.7-568.113|wb_hyperram.v:568.3-569.42"
  cell $mux $procmux$3630
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:568$842_Y
    connect \Y $procmux$3630_Y
  end
  attribute \src "wb_hyperram.v:565.6-565.41|wb_hyperram.v:565.2-570.5"
  cell $mux $procmux$3632
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3630_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:569$179_EN[0:0]$462
  end
  attribute \src "wb_hyperram.v:568.7-568.113|wb_hyperram.v:568.3-569.42"
  cell $mux $procmux$3634
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5616
    connect \B $logic_not$wb_hyperram.v:376$580_Y
    connect \S $logic_and$wb_hyperram.v:568$842_Y
    connect \Y $procmux$3634_Y
  end
  attribute \src "wb_hyperram.v:565.6-565.41|wb_hyperram.v:565.2-570.5"
  cell $mux $procmux$3636
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5618
    connect \B $procmux$3634_Y
    connect \S $logic_and$wb_hyperram.v:529$753_Y
    connect \Y $0$formal$wb_hyperram.v:569$179_CHECK[0:0]$461
  end
  attribute \src "wb_hyperram.v:314.10-314.20|wb_hyperram.v:314.6-316.9"
  cell $mux $procmux$3638
    parameter \WIDTH 2
    connect \A 2'01
    connect \B \wb_state
    connect \S \wbs_stb_i
    connect \Y $procmux$3638_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:299.4-318.11"
  cell $pmux $procmux$3640
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B { 2'01 $procmux$3645_Y $procmux$3642_Y $procmux$3638_Y }
    connect \S { $eq$wb_hyperram.v:322$525_Y $procmux$3647_CMP $eq$wb_hyperram.v:327$528_Y $eq$wb_hyperram.v:336$533_Y }
    connect \Y $procmux$3640_Y
  end
  attribute \src "wb_hyperram.v:309.10-309.19|wb_hyperram.v:309.6-311.9"
  cell $mux $procmux$3642
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B 2'11
    connect \S \wbs_ack_o
    connect \Y $procmux$3642_Y
  end
  attribute \src "wb_hyperram.v:304.10-304.32|wb_hyperram.v:304.6-306.9"
  cell $mux $procmux$3645
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B 2'10
    connect \S $logic_and$wb_hyperram.v:304$523_Y
    connect \Y $procmux$3645_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:299.4-318.11"
  cell $eq $procmux$3647_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 1'1
    connect \Y $procmux$3647_CMP
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:296.7-296.24|wb_hyperram.v:296.3-319.6"
  cell $mux $procmux$3650
    parameter \WIDTH 2
    connect \A $procmux$3640_Y
    connect \B 2'00
    connect \S $logic_or$wb_hyperram.v:161$222_Y
    connect \Y $procmux$3650_Y
  end
  attribute \src "wb_hyperram.v:295.6-295.34|wb_hyperram.v:295.2-320.5"
  cell $mux $procmux$3652
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B $procmux$3650_Y
    connect \S $logic_and$wb_hyperram.v:295$521_Y
    connect \Y $0\wb_state[1:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:219.7-219.24|wb_hyperram.v:219.3-232.6"
  cell $mux $procmux$3655
    parameter \WIDTH 1
    connect \A $or$wb_hyperram.v:162$223_Y
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:161$222_Y
    connect \Y $0\hb_valid_prev_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:219.7-219.24|wb_hyperram.v:219.3-232.6"
  cell $mux $procmux$3658
    parameter \WIDTH 1
    connect \A \csr_valid
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:161$222_Y
    connect \Y $0\csr_valid_prev_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:227.8-227.106|wb_hyperram.v:227.4-231.7"
  cell $mux $procmux$3661
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:227$236_Y
    connect \Y $procmux$3661_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:219.7-219.24|wb_hyperram.v:219.3-232.6"
  cell $mux $procmux$3664
    parameter \WIDTH 1
    connect \A $procmux$3661_Y
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:161$222_Y
    connect \Y $0\csr_ack_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:205.10-205.117|wb_hyperram.v:205.6-208.33"
  cell $mux $procmux$3667
    parameter \WIDTH 32
    connect \A 0
    connect \B \hb_data_out
    connect \S $logic_or$wb_hyperram.v:205$229_Y
    connect \Y $procmux$3667_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:198.4-210.11"
  cell $pmux $procmux$3670
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $procmux$3667_Y
    connect \B { 26'00000000000000000000000000 \fixed_latency \double_latency \tacc 24'000000000000000000000000 \tpre \tpost 28'0000000000000000000000000000 \tcsh 27'000000000000000000000000000 \trmax 31'0000000000000000000000000000000 \hb_read_timeout }
    connect \S { $eq$wb_hyperram.v:532$764_Y $eq$wb_hyperram.v:534$770_Y $eq$wb_hyperram.v:538$782_Y $eq$wb_hyperram.v:536$776_Y $eq$wb_hyperram.v:530$758_Y }
    connect \Y $procmux$3670_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:195.7-195.15|wb_hyperram.v:195.3-211.6"
  cell $mux $procmux$3677
    parameter \WIDTH 32
    connect \A $procmux$3670_Y
    connect \B 0
    connect \S \wbs_we_i
    connect \Y \wbs_dat_o
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:70.12-70.37|wb_hyperram.v:70.8-73.21"
  cell $mux $procmux$3680
    parameter \WIDTH 32
    connect \A 0
    connect \B $and$wb_hyperram.v:71$195_Y
    connect \S $logic_or$wb_hyperram.v:70$194_Y
    connect \Y $procmux$3680_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:68.7-68.19|wb_hyperram.v:68.3-73.21"
  cell $mux $procmux$3683
    parameter \WIDTH 32
    connect \A $procmux$3680_Y
    connect \B $and$wb_hyperram.v:69$193_Y
    connect \S \hb_ram_valid
    connect \Y \sub_address
  end
  attribute \src "wb_hyperram.v:235.21-237.30"
  cell $mux $ternary$wb_hyperram.v:235$240
    parameter \WIDTH 1
    connect \A $and$wb_hyperram.v:237$239_Y
    connect \B $logic_and$wb_hyperram.v:236$238_Y
    connect \S $logic_or$wb_hyperram.v:235$237_Y
    connect \Y \wbs_ack_o
  end
  attribute \src "wb_hyperram.v:350.3-350.74"
  cell $cover \_load_fixed_
    connect \A $formal$wb_hyperram.v:350$149_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:351.3-351.123"
  cell $cover \_load_fixed_double_
    connect \A $formal$wb_hyperram.v:351$150_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:352.3-352.84"
  cell $cover \_load_latency_
    connect \A $formal$wb_hyperram.v:352$151_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:362.9-362.51"
  cell $cover \_load_post_
    connect \A $formal$wb_hyperram.v:362$154_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:349.9-349.73"
  cell $cover \_load_tacc_
    connect \A $formal$wb_hyperram.v:349$148_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:356.9-356.49"
  cell $cover \_load_tcsh_
    connect \A $formal$wb_hyperram.v:356$152_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:359.9-359.49"
  cell $cover \_load_tpre_
    connect \A $formal$wb_hyperram.v:359$153_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:365.9-365.52"
  cell $cover \_load_trmax_
    connect \A $formal$wb_hyperram.v:365$155_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:567.4-567.41"
  cell $assert \_rd_wr_hb_ram_
    connect \A $formal$wb_hyperram.v:567$178_CHECK
    connect \EN $formal$wb_hyperram.v:567$178_EN
  end
  attribute \src "wb_hyperram.v:569.4-569.41"
  cell $assert \_rd_wr_hb_reg_
    connect \A $formal$wb_hyperram.v:569$179_CHECK
    connect \EN $formal$wb_hyperram.v:569$179_EN
  end
  attribute \src "wb_hyperram.v:559.4-559.54"
  cell $assert \_read_hb_ram_
    connect \A $formal$wb_hyperram.v:559$176_CHECK
    connect \EN $formal$wb_hyperram.v:559$176_EN
  end
  attribute \src "wb_hyperram.v:561.4-561.54"
  cell $assert \_read_hb_reg_
    connect \A $formal$wb_hyperram.v:561$177_CHECK
    connect \EN $formal$wb_hyperram.v:561$177_EN
  end
  attribute \src "wb_hyperram.v:370.9-383.8"
  cell $cover \_read_latency_
    connect \A $formal$wb_hyperram.v:370$156_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:533.4-533.97"
  cell $assert \_read_latency_reg
    connect \A $formal$wb_hyperram.v:533$168_CHECK
    connect \EN $formal$wb_hyperram.v:533$168_EN
  end
  attribute \src "wb_hyperram.v:429.9-439.8"
  cell $cover \_read_status_
    connect \A $formal$wb_hyperram.v:429$160_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:531.4-531.51"
  cell $assert \_read_status_timeout_
    connect \A $formal$wb_hyperram.v:531$167_CHECK
    connect \EN $formal$wb_hyperram.v:531$167_EN
  end
  attribute \src "wb_hyperram.v:386.9-397.8"
  cell $cover \_read_tcsh_
    connect \A $formal$wb_hyperram.v:386$157_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:539.4-539.64"
  cell $assert \_read_tcsh_reg
    connect \A $formal$wb_hyperram.v:539$171_CHECK
    connect \EN $formal$wb_hyperram.v:539$171_EN
  end
  attribute \src "wb_hyperram.v:400.9-412.8"
  cell $cover \_read_tpre_tpost_
    connect \A $formal$wb_hyperram.v:400$158_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:535.4-535.74"
  cell $assert \_read_tpre_tpost_reg
    connect \A $formal$wb_hyperram.v:535$169_CHECK
    connect \EN $formal$wb_hyperram.v:535$169_EN
  end
  attribute \src "wb_hyperram.v:415.9-426.8"
  cell $cover \_read_trmax_
    connect \A $formal$wb_hyperram.v:415$159_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:537.4-537.65"
  cell $assert \_read_trmax_reg
    connect \A $formal$wb_hyperram.v:537$170_CHECK
    connect \EN $formal$wb_hyperram.v:537$170_EN
  end
  attribute \src "wb_hyperram.v:510.9-521.8"
  cell $cover \_rx_hmem_
    connect \A $formal$wb_hyperram.v:510$165_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:461.9-470.8"
  cell $cover \_rx_hreg_
    connect \A $formal$wb_hyperram.v:461$162_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:474.9-484.8"
  cell $cover \_rx_hreg_timeout
    connect \A $formal$wb_hyperram.v:474$163_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:490.9-504.8"
  cell $cover \_tx_hmem_
    connect \A $formal$wb_hyperram.v:490$164_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:445.9-455.8"
  cell $cover \_tx_hreg_
    connect \A $formal$wb_hyperram.v:445$161_CHECK
    connect \EN $formal$wb_hyperram.v:276$130_EN
  end
  attribute \src "wb_hyperram.v:546.5-546.90"
  cell $assert \_write_latency_reg
    connect \A $formal$wb_hyperram.v:546$172_CHECK
    connect \EN $formal$wb_hyperram.v:546$172_EN
  end
  attribute \src "wb_hyperram.v:552.5-552.54"
  cell $assert \_write_tcsh_reg
    connect \A $formal$wb_hyperram.v:552$175_CHECK
    connect \EN $formal$wb_hyperram.v:552$175_EN
  end
  attribute \src "wb_hyperram.v:548.5-548.68"
  cell $assert \_write_tpre_tpost_reg
    connect \A $formal$wb_hyperram.v:548$173_CHECK
    connect \EN $formal$wb_hyperram.v:548$173_EN
  end
  attribute \src "wb_hyperram.v:550.5-550.56"
  cell $assert \_write_trmax_reg
    connect \A $formal$wb_hyperram.v:550$174_CHECK
    connect \EN $formal$wb_hyperram.v:550$174_EN
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:158.11-191.3"
  cell \hyperram \hram
    connect \addr_i { 1'0 \sub_address [31:1] }
    connect \clk_i \wb_clk_i
    connect \data_i \wbs_dat_i
    connect \data_o \hb_data_out
    connect \double_latency_i \double_latency
    connect \fixed_latency_i \fixed_latency
    connect \hb_clk_o \hb_clk_o
    connect \hb_clkn_o \hb_clkn_o
    connect \hb_csn_o \hb_csn_o
    connect \hb_dq_i \hb_dq_i
    connect \hb_dq_o \hb_dq_o
    connect \hb_dq_oen \hb_dq_oen
    connect \hb_rstn_o \hb_rstn_o
    connect \hb_rwds_i \hb_rwds_i
    connect \hb_rwds_o \hb_rwds_o
    connect \hb_rwds_oen \hb_rwds_oen
    connect \read_timeout_o \hb_read_timeout
    connect \ready_o \hb_ready
    connect \regspace_i \hb_reg_valid
    connect \rst_i $logic_or$wb_hyperram.v:161$222_Y
    connect \sel_i \wbs_sel_i
    connect \tacc_i \tacc
    connect \tcsh_i \tcsh
    connect \tpost_i \tpost
    connect \tpre_i \tpre
    connect \trmax_i \trmax
    connect \valid_i $or$wb_hyperram.v:162$223_Y
    connect \wren_i \wbs_we_i
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:103.2-110.3"
  cell $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw \latency_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [5:0]
    connect \data_out { \fixed_latency \double_latency \tacc }
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:107$209_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:131.2-138.3"
  cell $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw \tcsh_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [3:0]
    connect \data_out \tcsh
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:135$217_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:117.2-124.3"
  cell $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw \tpre_tpost_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [7:0]
    connect \data_out { \tpre \tpost }
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:121$213_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:145.2-152.3"
  cell $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw \trmax_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [4:0]
    connect \data_out \trmax
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:149$221_Y
  end
  connect \data_out \wbs_dat_o
end
