&lt;!-- =========================================================================
-- Minimal OpenFPGA Architecture for testing parser
-- ========================================================================= --&gt;
&lt;openfpga_architecture&gt;

  &lt;!-- Define circuit models for basic gates and flip-flops --&gt;
  &lt;circuit_library&gt;
    &lt;model name="nand2" type="gate" is_default="true"&gt;
      &lt;input name="in" num_pins="2"/&gt;
      &lt;output name="out" num_pins="1"/&gt;
      &lt;delay_matrix type="max" in_port="in" out_port="out"&gt;
        &lt;delay_block constraint="0" value="0"/&gt;
      &lt;/delay_matrix&gt;
    &lt;/model&gt;
  &lt;/circuit_library&gt;

  &lt;!-- Define clocks --&gt;
  &lt;clocks&gt;
    &lt;clock name="clk_100m_in"/&gt;
  &lt;/clocks&gt;

  &lt;!-- Define complex block types (CLBs, I/O, memories, custom IPs) --&gt;
  &lt;block_types&gt;
    &lt;pb_type name="CLB" num_pb="1"&gt;
      &lt;port name="in" num_pins="6" is_input="true"/&gt;
      &lt;port name="out" num_pins="1" is_output="true"/&gt;
      &lt;mode name="default"&gt;
        &lt;pb_type name="lut" num_pb="1" class="lut" is_primitive="true"&gt;
          &lt;input name="in" num_pins="6"/&gt;
          &lt;output name="out" num_pins="1"/&gt;
          &lt;mode name="default"&gt;
            &lt;model_list&gt;
              &lt;model name="nand2" mapping="in" out_port="out"/&gt;
            &lt;/model_list&gt;
          &lt;/mode&gt;
        &lt;/pb_type&gt;
        &lt;interconnect&gt;
          &lt;direct name="in_to_lut" input="CLB.in" output="lut.in"/&gt;
          &lt;direct name="lut_to_out" input="lut.out" output="CLB.out"/&gt;
        &lt;/interconnect&gt;
      &lt;/mode&gt;
    &lt;/pb_type&gt;
  &lt;/block_types&gt;

  &lt;!-- Define FPGA grid layout --&gt;
  &lt;layout&gt;
    &lt;fixed_layout name="1x1_grid" priority="1" num_rows="1" num_cols="1"&gt;
      &lt;apply block_type="CLB" num_instances="1" startx="0" starty="0"/&gt;
    &lt;/fixed_layout&gt;
  &lt;/layout&gt;

  &lt;!-- Define global routing architecture --&gt;
  &lt;segment_library&gt;
    &lt;segment name="L1" length="1" type="bidir" R_per_meter="80" C_per_meter="2.5e-14" freq_typical="100e6"&gt;
      &lt;mux name="mux_2" type="full_mux"/&gt;
      &lt;driver name="tgate" type="pmos"/&gt;
      &lt;sb_switch name="0" type="pass_gate"/&gt;
      &lt;cb_switch name="0" type="pass_gate"/&gt;
    &lt;/segment&gt;
  &lt;/segment_library&gt;
  
  &lt;switch_library&gt;
    &lt;switch name="0" type="mux" R="50" Cin="0" Cout="0" Tdel="0"/&gt;
  &lt;/switch_library&gt;
  
  &lt;tool_options&gt;
    &lt;sdc_options&gt;
      &lt;time_unit value="ns"/&gt;
    &lt;/sdc_options&gt;
  &lt;/tool_options&gt;

&lt;/openfpga_architecture&gt;
