|de1soc_top
CLOCK_50 => clk.IN3
HEX0[0] << <GND>
HEX0[1] << <GND>
HEX0[2] << <GND>
HEX0[3] << <GND>
HEX0[4] << <GND>
HEX0[5] << <GND>
HEX0[6] << <GND>
HEX1[0] << <GND>
HEX1[1] << <GND>
HEX1[2] << <GND>
HEX1[3] << <GND>
HEX1[4] << <GND>
HEX1[5] << <GND>
HEX1[6] << <GND>
HEX2[0] << <GND>
HEX2[1] << <GND>
HEX2[2] << <GND>
HEX2[3] << <GND>
HEX2[4] << <GND>
HEX2[5] << <GND>
HEX2[6] << <GND>
HEX3[0] << <GND>
HEX3[1] << <GND>
HEX3[2] << <GND>
HEX3[3] << <GND>
HEX3[4] << <GND>
HEX3[5] << <GND>
HEX3[6] << <GND>
HEX4[0] << <GND>
HEX4[1] << <GND>
HEX4[2] << <GND>
HEX4[3] << <GND>
HEX4[4] << <GND>
HEX4[5] << <GND>
HEX4[6] << <GND>
HEX5[0] << <GND>
HEX5[1] << <GND>
HEX5[2] << <GND>
HEX5[3] << <GND>
HEX5[4] << <GND>
HEX5[5] << <GND>
HEX5[6] << <GND>
KEY[0] => reset.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] << LEDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] << LEDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] << LEDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] << LEDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] << LEDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] << LEDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] << LEDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] << LEDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] << <GND>
LEDR[9] << <GND>
SW[0] => SW_Q[0].DATAIN
SW[1] => SW_Q[1].DATAIN
SW[2] => SW_Q[2].DATAIN
SW[3] => SW_Q[3].DATAIN
SW[4] => SW_Q[4].DATAIN
SW[5] => SW_Q[5].DATAIN
SW[6] => SW_Q[6].DATAIN
SW[7] => SW_Q[7].DATAIN
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
VGA_B[0] << <GND>
VGA_B[1] << <GND>
VGA_B[2] << <GND>
VGA_B[3] << <GND>
VGA_B[4] << <GND>
VGA_B[5] << <GND>
VGA_B[6] << <GND>
VGA_B[7] << <GND>
VGA_BLANK_N << <GND>
VGA_CLK << <GND>
VGA_G[0] << <GND>
VGA_G[1] << <GND>
VGA_G[2] << <GND>
VGA_G[3] << <GND>
VGA_G[4] << <GND>
VGA_G[5] << <GND>
VGA_G[6] << <GND>
VGA_G[7] << <GND>
VGA_HS << <GND>
VGA_R[0] << <GND>
VGA_R[1] << <GND>
VGA_R[2] << <GND>
VGA_R[3] << <GND>
VGA_R[4] << <GND>
VGA_R[5] << <GND>
VGA_R[6] << <GND>
VGA_R[7] << <GND>
VGA_SYNC_N << <GND>
VGA_VS << <GND>


|de1soc_top|cpu:cpu0
clk => clk.IN2
reset => reset.IN2
o_mem_addr[0] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[1] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[2] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[3] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[4] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[5] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[6] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[7] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[8] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[9] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[10] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[11] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[12] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[13] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[14] <= data_masterline:CPU_data.o_mem_addr
o_mem_addr[15] <= data_masterline:CPU_data.o_mem_addr
o_mem_rd <= data_masterline:CPU_data.o_mem_rd
i_mem_rddata[0] => i_mem_rddata[0].IN1
i_mem_rddata[1] => i_mem_rddata[1].IN1
i_mem_rddata[2] => i_mem_rddata[2].IN1
i_mem_rddata[3] => i_mem_rddata[3].IN1
i_mem_rddata[4] => i_mem_rddata[4].IN1
i_mem_rddata[5] => i_mem_rddata[5].IN1
i_mem_rddata[6] => i_mem_rddata[6].IN1
i_mem_rddata[7] => i_mem_rddata[7].IN1
i_mem_rddata[8] => i_mem_rddata[8].IN1
i_mem_rddata[9] => i_mem_rddata[9].IN1
i_mem_rddata[10] => i_mem_rddata[10].IN1
i_mem_rddata[11] => i_mem_rddata[11].IN1
i_mem_rddata[12] => i_mem_rddata[12].IN1
i_mem_rddata[13] => i_mem_rddata[13].IN1
i_mem_rddata[14] => i_mem_rddata[14].IN1
i_mem_rddata[15] => i_mem_rddata[15].IN1
o_mem_wr <= data_masterline:CPU_data.o_mem_wr
o_mem_wrdata[0] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[1] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[2] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[3] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[4] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[5] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[6] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[7] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[8] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[9] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[10] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[11] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[12] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[13] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[14] <= data_masterline:CPU_data.o_mem_wrdata
o_mem_wrdata[15] <= data_masterline:CPU_data.o_mem_wrdata


|de1soc_top|cpu:cpu0|control_masterline:CPU_control
clk => state~1.DATAIN
reset => state~3.DATAIN
reset_s <= reset_s.DB_MAX_OUTPUT_PORT_TYPE
assert_rd_s <= assert_rd_s.DB_MAX_OUTPUT_PORT_TYPE
rd_data_s <= rd_data_s.DB_MAX_OUTPUT_PORT_TYPE
inc_PC_s <= inc_PC_s.DB_MAX_OUTPUT_PORT_TYPE
decode_s <= decode_s.DB_MAX_OUTPUT_PORT_TYPE
mv_rd_s <= mv_rd_s.DB_MAX_OUTPUT_PORT_TYPE
mv_wr_s <= mv_wr_s.DB_MAX_OUTPUT_PORT_TYPE
readRx_add_s <= readRx_add_s.DB_MAX_OUTPUT_PORT_TYPE
readRy_add_s <= readRy_add_s.DB_MAX_OUTPUT_PORT_TYPE
rd_R_wait_s <= rd_R_wait_s.DB_MAX_OUTPUT_PORT_TYPE
add_add_s <= add_add_s.DB_MAX_OUTPUT_PORT_TYPE
updatePC_s <= updatePC_s.DB_MAX_OUTPUT_PORT_TYPE
writeRx_add_s <= writeRx_add_s.DB_MAX_OUTPUT_PORT_TYPE
readRy_ld_s <= readRy_ld_s.DB_MAX_OUTPUT_PORT_TYPE
rd_ld_wait <= rd_ld_wait.DB_MAX_OUTPUT_PORT_TYPE
readMem_s <= readMem_s.DB_MAX_OUTPUT_PORT_TYPE
writeRx_ld_s <= writeRx_ld_s.DB_MAX_OUTPUT_PORT_TYPE
st_Rx_s <= st_Rx_s.DB_MAX_OUTPUT_PORT_TYPE
mvi_s <= mvi_s.DB_MAX_OUTPUT_PORT_TYPE
rd_Rx_mvi_s <= rd_Rx_mvi_s.DB_MAX_OUTPUT_PORT_TYPE
rd_mvi_wait_s <= rd_mvi_wait_s.DB_MAX_OUTPUT_PORT_TYPE
addi_s <= addi_s.DB_MAX_OUTPUT_PORT_TYPE
jump_s <= jump_s.DB_MAX_OUTPUT_PORT_TYPE
new_PC_s <= new_PC_s.DB_MAX_OUTPUT_PORT_TYPE
call_s <= call_s.DB_MAX_OUTPUT_PORT_TYPE
opCode[0] => Decoder0.IN4
opCode[0] => Decoder1.IN3
opCode[0] => Equal0.IN1
opCode[0] => Equal1.IN4
opCode[0] => Equal2.IN1
opCode[0] => Equal3.IN1
opCode[0] => Equal4.IN2
opCode[0] => Equal5.IN3
opCode[0] => Equal6.IN1
opCode[0] => Equal7.IN3
opCode[0] => Equal8.IN3
opCode[1] => Decoder0.IN3
opCode[1] => Decoder1.IN2
opCode[1] => Equal0.IN4
opCode[1] => Equal1.IN1
opCode[1] => Equal2.IN4
opCode[1] => Equal3.IN0
opCode[1] => Equal4.IN1
opCode[1] => Equal5.IN2
opCode[1] => Equal6.IN3
opCode[1] => Equal7.IN1
opCode[1] => Equal8.IN2
opCode[2] => Decoder0.IN2
opCode[2] => Decoder1.IN1
opCode[2] => Equal0.IN3
opCode[2] => Equal1.IN3
opCode[2] => Equal2.IN0
opCode[2] => Equal3.IN4
opCode[2] => Equal4.IN4
opCode[2] => Equal5.IN1
opCode[2] => Equal6.IN2
opCode[2] => Equal7.IN2
opCode[2] => Equal8.IN1
opCode[3] => Decoder0.IN1
opCode[3] => Decoder1.IN0
opCode[3] => Equal0.IN2
opCode[3] => Equal1.IN2
opCode[3] => Equal2.IN3
opCode[3] => Equal3.IN3
opCode[3] => Equal4.IN3
opCode[3] => Equal5.IN0
opCode[3] => Equal6.IN0
opCode[3] => Equal7.IN0
opCode[3] => Equal8.IN0
opCode[4] => Decoder0.IN0
opCode[4] => Equal0.IN0
opCode[4] => Equal1.IN0
opCode[4] => Equal2.IN2
opCode[4] => Equal3.IN2
opCode[4] => Equal4.IN0
N => always1.IN1
Z => always1.IN1


|de1soc_top|cpu:cpu0|data_masterline:CPU_data
clk => clk.IN1
reset => ~NO_FANOUT~
o_mem_addr[0] <= o_mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[1] <= o_mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[2] <= o_mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[3] <= o_mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[4] <= o_mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[5] <= o_mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[6] <= o_mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[7] <= o_mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[8] <= o_mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[9] <= o_mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[10] <= o_mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[11] <= o_mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[12] <= o_mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[13] <= o_mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[14] <= o_mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_addr[15] <= o_mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_rd <= o_mem_rd~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_mem_rddata[0] => reg_data_in.DATAB
i_mem_rddata[0] => IR.DATAB
i_mem_rddata[1] => reg_data_in.DATAB
i_mem_rddata[1] => IR.DATAB
i_mem_rddata[2] => reg_data_in.DATAB
i_mem_rddata[2] => IR.DATAB
i_mem_rddata[3] => reg_data_in.DATAB
i_mem_rddata[3] => IR.DATAB
i_mem_rddata[4] => reg_data_in.DATAB
i_mem_rddata[4] => IR.DATAB
i_mem_rddata[5] => reg_data_in.DATAB
i_mem_rddata[5] => IR.DATAB
i_mem_rddata[6] => reg_data_in.DATAB
i_mem_rddata[6] => IR.DATAB
i_mem_rddata[7] => reg_data_in.DATAB
i_mem_rddata[7] => IR.DATAB
i_mem_rddata[8] => reg_data_in.DATAB
i_mem_rddata[8] => IR.DATAB
i_mem_rddata[9] => reg_data_in.DATAB
i_mem_rddata[9] => IR.DATAB
i_mem_rddata[10] => reg_data_in.DATAB
i_mem_rddata[10] => IR.DATAB
i_mem_rddata[11] => reg_data_in.DATAB
i_mem_rddata[11] => IR.DATAB
i_mem_rddata[12] => reg_data_in.DATAB
i_mem_rddata[12] => IR.DATAB
i_mem_rddata[13] => reg_data_in.DATAB
i_mem_rddata[13] => IR.DATAB
i_mem_rddata[14] => reg_data_in.DATAB
i_mem_rddata[14] => IR.DATAB
i_mem_rddata[15] => reg_data_in.DATAB
i_mem_rddata[15] => IR.DATAB
o_mem_wr <= o_mem_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[0] <= o_mem_wrdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[1] <= o_mem_wrdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[2] <= o_mem_wrdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[3] <= o_mem_wrdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[4] <= o_mem_wrdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[5] <= o_mem_wrdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[6] <= o_mem_wrdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[7] <= o_mem_wrdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[8] <= o_mem_wrdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[9] <= o_mem_wrdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[10] <= o_mem_wrdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[11] <= o_mem_wrdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[12] <= o_mem_wrdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[13] <= o_mem_wrdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[14] <= o_mem_wrdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_mem_wrdata[15] <= o_mem_wrdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => PC.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => IR.OUTPUTSELECT
reset_s => o_mem_rd.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in0.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALU_in1.OUTPUTSELECT
reset_s => ALUop.OUTPUTSELECT
reset_s => reg_addr.OUTPUTSELECT
reset_s => reg_addr.OUTPUTSELECT
reset_s => reg_addr.OUTPUTSELECT
reset_s => reg_rd_wr.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => reg_data_in.OUTPUTSELECT
reset_s => o_mem_wr.OUTPUTSELECT
reset_s => o_mem_wrdata[4]~reg0.ENA
reset_s => o_mem_wrdata[3]~reg0.ENA
reset_s => o_mem_wrdata[2]~reg0.ENA
reset_s => o_mem_wrdata[1]~reg0.ENA
reset_s => o_mem_wrdata[0]~reg0.ENA
reset_s => o_mem_wrdata[5]~reg0.ENA
reset_s => o_mem_wrdata[6]~reg0.ENA
reset_s => o_mem_wrdata[7]~reg0.ENA
reset_s => o_mem_wrdata[8]~reg0.ENA
reset_s => o_mem_wrdata[9]~reg0.ENA
reset_s => o_mem_wrdata[10]~reg0.ENA
reset_s => o_mem_wrdata[11]~reg0.ENA
reset_s => o_mem_wrdata[12]~reg0.ENA
reset_s => o_mem_wrdata[13]~reg0.ENA
reset_s => o_mem_wrdata[14]~reg0.ENA
reset_s => o_mem_wrdata[15]~reg0.ENA
reset_s => tempReg2[0].ENA
reset_s => tempReg2[1].ENA
reset_s => tempReg2[2].ENA
reset_s => tempReg2[3].ENA
reset_s => tempReg2[4].ENA
reset_s => tempReg2[5].ENA
reset_s => tempReg2[6].ENA
reset_s => tempReg2[7].ENA
reset_s => tempReg2[8].ENA
reset_s => tempReg2[9].ENA
reset_s => tempReg2[10].ENA
reset_s => tempReg2[11].ENA
reset_s => tempReg2[12].ENA
reset_s => tempReg2[13].ENA
reset_s => tempReg2[14].ENA
reset_s => tempReg2[15].ENA
reset_s => tempReg1[0].ENA
reset_s => tempReg1[1].ENA
reset_s => tempReg1[2].ENA
reset_s => tempReg1[3].ENA
reset_s => tempReg1[4].ENA
reset_s => tempReg1[5].ENA
reset_s => tempReg1[6].ENA
reset_s => tempReg1[7].ENA
reset_s => tempReg1[8].ENA
reset_s => tempReg1[9].ENA
reset_s => tempReg1[10].ENA
reset_s => tempReg1[11].ENA
reset_s => tempReg1[12].ENA
reset_s => tempReg1[13].ENA
reset_s => tempReg1[14].ENA
reset_s => tempReg1[15].ENA
reset_s => imm11[0].ENA
reset_s => imm11[1].ENA
reset_s => imm11[2].ENA
reset_s => imm11[3].ENA
reset_s => imm11[4].ENA
reset_s => imm11[5].ENA
reset_s => imm11[6].ENA
reset_s => imm11[7].ENA
reset_s => imm11[8].ENA
reset_s => imm11[9].ENA
reset_s => imm11[10].ENA
reset_s => imm8[0].ENA
reset_s => imm8[1].ENA
reset_s => imm8[2].ENA
reset_s => imm8[3].ENA
reset_s => imm8[4].ENA
reset_s => imm8[5].ENA
reset_s => imm8[6].ENA
reset_s => imm8[7].ENA
reset_s => Ry[0].ENA
reset_s => Ry[1].ENA
reset_s => Ry[2].ENA
reset_s => Rx[0].ENA
reset_s => Rx[1].ENA
reset_s => Rx[2].ENA
reset_s => opCode[0]~reg0.ENA
reset_s => opCode[1]~reg0.ENA
reset_s => opCode[2]~reg0.ENA
reset_s => opCode[3]~reg0.ENA
reset_s => opCode[4]~reg0.ENA
reset_s => o_mem_addr[0]~reg0.ENA
reset_s => o_mem_addr[1]~reg0.ENA
reset_s => o_mem_addr[2]~reg0.ENA
reset_s => o_mem_addr[3]~reg0.ENA
reset_s => o_mem_addr[4]~reg0.ENA
reset_s => o_mem_addr[5]~reg0.ENA
reset_s => o_mem_addr[6]~reg0.ENA
reset_s => o_mem_addr[7]~reg0.ENA
reset_s => o_mem_addr[8]~reg0.ENA
reset_s => o_mem_addr[9]~reg0.ENA
reset_s => o_mem_addr[10]~reg0.ENA
reset_s => o_mem_addr[11]~reg0.ENA
reset_s => o_mem_addr[12]~reg0.ENA
reset_s => o_mem_addr[13]~reg0.ENA
reset_s => o_mem_addr[14]~reg0.ENA
reset_s => o_mem_addr[15]~reg0.ENA
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_addr.OUTPUTSELECT
assert_rd_s => o_mem_rd.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => IR.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in0.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALU_in1.OUTPUTSELECT
assert_rd_s => ALUop.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => PC.OUTPUTSELECT
assert_rd_s => opCode.OUTPUTSELECT
assert_rd_s => opCode.OUTPUTSELECT
assert_rd_s => opCode.OUTPUTSELECT
assert_rd_s => opCode.OUTPUTSELECT
assert_rd_s => opCode.OUTPUTSELECT
assert_rd_s => Rx.OUTPUTSELECT
assert_rd_s => Rx.OUTPUTSELECT
assert_rd_s => Rx.OUTPUTSELECT
assert_rd_s => Ry.OUTPUTSELECT
assert_rd_s => Ry.OUTPUTSELECT
assert_rd_s => Ry.OUTPUTSELECT
assert_rd_s => imm8.OUTPUTSELECT
assert_rd_s => imm8.OUTPUTSELECT
assert_rd_s => imm8.OUTPUTSELECT
assert_rd_s => imm8.OUTPUTSELECT
assert_rd_s => imm8.OUTPUTSELECT
assert_rd_s => imm8.OUTPUTSELECT
assert_rd_s => imm8.OUTPUTSELECT
assert_rd_s => imm8.OUTPUTSELECT
assert_rd_s => imm11.OUTPUTSELECT
assert_rd_s => imm11.OUTPUTSELECT
assert_rd_s => imm11.OUTPUTSELECT
assert_rd_s => imm11.OUTPUTSELECT
assert_rd_s => imm11.OUTPUTSELECT
assert_rd_s => imm11.OUTPUTSELECT
assert_rd_s => imm11.OUTPUTSELECT
assert_rd_s => imm11.OUTPUTSELECT
assert_rd_s => imm11.OUTPUTSELECT
assert_rd_s => imm11.OUTPUTSELECT
assert_rd_s => imm11.OUTPUTSELECT
assert_rd_s => reg_addr.OUTPUTSELECT
assert_rd_s => reg_addr.OUTPUTSELECT
assert_rd_s => reg_addr.OUTPUTSELECT
assert_rd_s => reg_rd_wr.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => tempReg1.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => reg_data_in.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => tempReg2.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wrdata.OUTPUTSELECT
assert_rd_s => o_mem_wr.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => IR.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in0.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALU_in1.OUTPUTSELECT
rd_data_s => ALUop.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => PC.OUTPUTSELECT
rd_data_s => opCode.OUTPUTSELECT
rd_data_s => opCode.OUTPUTSELECT
rd_data_s => opCode.OUTPUTSELECT
rd_data_s => opCode.OUTPUTSELECT
rd_data_s => opCode.OUTPUTSELECT
rd_data_s => Rx.OUTPUTSELECT
rd_data_s => Rx.OUTPUTSELECT
rd_data_s => Rx.OUTPUTSELECT
rd_data_s => Ry.OUTPUTSELECT
rd_data_s => Ry.OUTPUTSELECT
rd_data_s => Ry.OUTPUTSELECT
rd_data_s => imm8.OUTPUTSELECT
rd_data_s => imm8.OUTPUTSELECT
rd_data_s => imm8.OUTPUTSELECT
rd_data_s => imm8.OUTPUTSELECT
rd_data_s => imm8.OUTPUTSELECT
rd_data_s => imm8.OUTPUTSELECT
rd_data_s => imm8.OUTPUTSELECT
rd_data_s => imm8.OUTPUTSELECT
rd_data_s => imm11.OUTPUTSELECT
rd_data_s => imm11.OUTPUTSELECT
rd_data_s => imm11.OUTPUTSELECT
rd_data_s => imm11.OUTPUTSELECT
rd_data_s => imm11.OUTPUTSELECT
rd_data_s => imm11.OUTPUTSELECT
rd_data_s => imm11.OUTPUTSELECT
rd_data_s => imm11.OUTPUTSELECT
rd_data_s => imm11.OUTPUTSELECT
rd_data_s => imm11.OUTPUTSELECT
rd_data_s => imm11.OUTPUTSELECT
rd_data_s => reg_addr.OUTPUTSELECT
rd_data_s => reg_addr.OUTPUTSELECT
rd_data_s => reg_addr.OUTPUTSELECT
rd_data_s => reg_rd_wr.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => tempReg1.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => reg_data_in.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => tempReg2.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_addr.OUTPUTSELECT
rd_data_s => o_mem_rd.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wrdata.OUTPUTSELECT
rd_data_s => o_mem_wr.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in0.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALU_in1.OUTPUTSELECT
inc_PC_s => ALUop.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => PC.OUTPUTSELECT
inc_PC_s => opCode.OUTPUTSELECT
inc_PC_s => opCode.OUTPUTSELECT
inc_PC_s => opCode.OUTPUTSELECT
inc_PC_s => opCode.OUTPUTSELECT
inc_PC_s => opCode.OUTPUTSELECT
inc_PC_s => Rx.OUTPUTSELECT
inc_PC_s => Rx.OUTPUTSELECT
inc_PC_s => Rx.OUTPUTSELECT
inc_PC_s => Ry.OUTPUTSELECT
inc_PC_s => Ry.OUTPUTSELECT
inc_PC_s => Ry.OUTPUTSELECT
inc_PC_s => imm8.OUTPUTSELECT
inc_PC_s => imm8.OUTPUTSELECT
inc_PC_s => imm8.OUTPUTSELECT
inc_PC_s => imm8.OUTPUTSELECT
inc_PC_s => imm8.OUTPUTSELECT
inc_PC_s => imm8.OUTPUTSELECT
inc_PC_s => imm8.OUTPUTSELECT
inc_PC_s => imm8.OUTPUTSELECT
inc_PC_s => imm11.OUTPUTSELECT
inc_PC_s => imm11.OUTPUTSELECT
inc_PC_s => imm11.OUTPUTSELECT
inc_PC_s => imm11.OUTPUTSELECT
inc_PC_s => imm11.OUTPUTSELECT
inc_PC_s => imm11.OUTPUTSELECT
inc_PC_s => imm11.OUTPUTSELECT
inc_PC_s => imm11.OUTPUTSELECT
inc_PC_s => imm11.OUTPUTSELECT
inc_PC_s => imm11.OUTPUTSELECT
inc_PC_s => imm11.OUTPUTSELECT
inc_PC_s => reg_addr.OUTPUTSELECT
inc_PC_s => reg_addr.OUTPUTSELECT
inc_PC_s => reg_addr.OUTPUTSELECT
inc_PC_s => reg_rd_wr.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => tempReg1.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => reg_data_in.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => tempReg2.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_addr.OUTPUTSELECT
inc_PC_s => o_mem_rd.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wrdata.OUTPUTSELECT
inc_PC_s => o_mem_wr.OUTPUTSELECT
decode_s => opCode.OUTPUTSELECT
decode_s => opCode.OUTPUTSELECT
decode_s => opCode.OUTPUTSELECT
decode_s => opCode.OUTPUTSELECT
decode_s => opCode.OUTPUTSELECT
decode_s => Rx.OUTPUTSELECT
decode_s => Rx.OUTPUTSELECT
decode_s => Rx.OUTPUTSELECT
decode_s => Ry.OUTPUTSELECT
decode_s => Ry.OUTPUTSELECT
decode_s => Ry.OUTPUTSELECT
decode_s => imm8.OUTPUTSELECT
decode_s => imm8.OUTPUTSELECT
decode_s => imm8.OUTPUTSELECT
decode_s => imm8.OUTPUTSELECT
decode_s => imm8.OUTPUTSELECT
decode_s => imm8.OUTPUTSELECT
decode_s => imm8.OUTPUTSELECT
decode_s => imm8.OUTPUTSELECT
decode_s => imm11.OUTPUTSELECT
decode_s => imm11.OUTPUTSELECT
decode_s => imm11.OUTPUTSELECT
decode_s => imm11.OUTPUTSELECT
decode_s => imm11.OUTPUTSELECT
decode_s => imm11.OUTPUTSELECT
decode_s => imm11.OUTPUTSELECT
decode_s => imm11.OUTPUTSELECT
decode_s => imm11.OUTPUTSELECT
decode_s => imm11.OUTPUTSELECT
decode_s => imm11.OUTPUTSELECT
decode_s => reg_addr.OUTPUTSELECT
decode_s => reg_addr.OUTPUTSELECT
decode_s => reg_addr.OUTPUTSELECT
decode_s => reg_rd_wr.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => tempReg1.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => reg_data_in.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => tempReg2.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in0.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALU_in1.OUTPUTSELECT
decode_s => ALUop.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_addr.OUTPUTSELECT
decode_s => o_mem_rd.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wrdata.OUTPUTSELECT
decode_s => o_mem_wr.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
decode_s => PC.OUTPUTSELECT
mv_rd_s => reg_addr.OUTPUTSELECT
mv_rd_s => reg_addr.OUTPUTSELECT
mv_rd_s => reg_addr.OUTPUTSELECT
mv_rd_s => reg_rd_wr.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => tempReg1.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => reg_data_in.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => tempReg2.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in0.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALU_in1.OUTPUTSELECT
mv_rd_s => ALUop.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_addr.OUTPUTSELECT
mv_rd_s => o_mem_rd.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wrdata.OUTPUTSELECT
mv_rd_s => o_mem_wr.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_rd_s => PC.OUTPUTSELECT
mv_wr_s => reg_addr.OUTPUTSELECT
mv_wr_s => reg_addr.OUTPUTSELECT
mv_wr_s => reg_addr.OUTPUTSELECT
mv_wr_s => reg_rd_wr.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => reg_data_in.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg1.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => tempReg2.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in0.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALU_in1.OUTPUTSELECT
mv_wr_s => ALUop.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_addr.OUTPUTSELECT
mv_wr_s => o_mem_rd.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wrdata.OUTPUTSELECT
mv_wr_s => o_mem_wr.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
mv_wr_s => PC.OUTPUTSELECT
readRx_add_s => reg_addr.OUTPUTSELECT
readRx_add_s => reg_addr.OUTPUTSELECT
readRx_add_s => reg_addr.OUTPUTSELECT
readRx_add_s => reg_rd_wr.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg1.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => tempReg2.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in0.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALU_in1.OUTPUTSELECT
readRx_add_s => ALUop.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => reg_data_in.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_addr.OUTPUTSELECT
readRx_add_s => o_mem_rd.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wrdata.OUTPUTSELECT
readRx_add_s => o_mem_wr.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRx_add_s => PC.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => tempReg1.OUTPUTSELECT
readRy_add_s => reg_addr.OUTPUTSELECT
readRy_add_s => reg_addr.OUTPUTSELECT
readRy_add_s => reg_addr.OUTPUTSELECT
readRy_add_s => reg_rd_wr.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => tempReg2.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in0.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALU_in1.OUTPUTSELECT
readRy_add_s => ALUop.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => reg_data_in.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_addr.OUTPUTSELECT
readRy_add_s => o_mem_rd.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wrdata.OUTPUTSELECT
readRy_add_s => o_mem_wr.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
readRy_add_s => PC.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg2.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => tempReg1.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in0.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALU_in1.OUTPUTSELECT
rd_R_wait_s => ALUop.OUTPUTSELECT
rd_R_wait_s => reg_addr.OUTPUTSELECT
rd_R_wait_s => reg_addr.OUTPUTSELECT
rd_R_wait_s => reg_addr.OUTPUTSELECT
rd_R_wait_s => reg_rd_wr.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => reg_data_in.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_addr.OUTPUTSELECT
rd_R_wait_s => o_mem_rd.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wrdata.OUTPUTSELECT
rd_R_wait_s => o_mem_wr.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
rd_R_wait_s => PC.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in0.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALU_in1.OUTPUTSELECT
add_add_s => ALUop.OUTPUTSELECT
add_add_s => reg_addr.OUTPUTSELECT
add_add_s => reg_addr.OUTPUTSELECT
add_add_s => reg_addr.OUTPUTSELECT
add_add_s => reg_rd_wr.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => reg_data_in.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => tempReg1.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_addr.OUTPUTSELECT
add_add_s => o_mem_rd.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wrdata.OUTPUTSELECT
add_add_s => o_mem_wr.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => tempReg2.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
add_add_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => PC.OUTPUTSELECT
updatePC_s => opCode.OUTPUTSELECT
updatePC_s => opCode.OUTPUTSELECT
updatePC_s => opCode.OUTPUTSELECT
updatePC_s => opCode.OUTPUTSELECT
updatePC_s => opCode.OUTPUTSELECT
updatePC_s => Rx.OUTPUTSELECT
updatePC_s => Rx.OUTPUTSELECT
updatePC_s => Rx.OUTPUTSELECT
updatePC_s => Ry.OUTPUTSELECT
updatePC_s => Ry.OUTPUTSELECT
updatePC_s => Ry.OUTPUTSELECT
updatePC_s => imm8.OUTPUTSELECT
updatePC_s => imm8.OUTPUTSELECT
updatePC_s => imm8.OUTPUTSELECT
updatePC_s => imm8.OUTPUTSELECT
updatePC_s => imm8.OUTPUTSELECT
updatePC_s => imm8.OUTPUTSELECT
updatePC_s => imm8.OUTPUTSELECT
updatePC_s => imm8.OUTPUTSELECT
updatePC_s => imm11.OUTPUTSELECT
updatePC_s => imm11.OUTPUTSELECT
updatePC_s => imm11.OUTPUTSELECT
updatePC_s => imm11.OUTPUTSELECT
updatePC_s => imm11.OUTPUTSELECT
updatePC_s => imm11.OUTPUTSELECT
updatePC_s => imm11.OUTPUTSELECT
updatePC_s => imm11.OUTPUTSELECT
updatePC_s => imm11.OUTPUTSELECT
updatePC_s => imm11.OUTPUTSELECT
updatePC_s => imm11.OUTPUTSELECT
updatePC_s => reg_addr.OUTPUTSELECT
updatePC_s => reg_addr.OUTPUTSELECT
updatePC_s => reg_addr.OUTPUTSELECT
updatePC_s => reg_rd_wr.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => tempReg1.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => reg_data_in.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => tempReg2.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in0.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALU_in1.OUTPUTSELECT
updatePC_s => ALUop.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_addr.OUTPUTSELECT
updatePC_s => o_mem_rd.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wrdata.OUTPUTSELECT
updatePC_s => o_mem_wr.OUTPUTSELECT
writeRx_add_s => reg_addr.OUTPUTSELECT
writeRx_add_s => reg_addr.OUTPUTSELECT
writeRx_add_s => reg_addr.OUTPUTSELECT
writeRx_add_s => reg_rd_wr.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => reg_data_in.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => tempReg1.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_addr.OUTPUTSELECT
writeRx_add_s => o_mem_rd.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wrdata.OUTPUTSELECT
writeRx_add_s => o_mem_wr.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => tempReg2.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
writeRx_add_s => PC.OUTPUTSELECT
readRy_ld_s => reg_addr.OUTPUTSELECT
readRy_ld_s => reg_addr.OUTPUTSELECT
readRy_ld_s => reg_addr.OUTPUTSELECT
readRy_ld_s => reg_rd_wr.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => tempReg1.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_addr.OUTPUTSELECT
readRy_ld_s => o_mem_rd.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => reg_data_in.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wrdata.OUTPUTSELECT
readRy_ld_s => o_mem_wr.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => tempReg2.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
readRy_ld_s => PC.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => tempReg1.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_addr.OUTPUTSELECT
rd_ld_wait => o_mem_rd.OUTPUTSELECT
rd_ld_wait => reg_addr.OUTPUTSELECT
rd_ld_wait => reg_addr.OUTPUTSELECT
rd_ld_wait => reg_addr.OUTPUTSELECT
rd_ld_wait => reg_rd_wr.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => reg_data_in.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wrdata.OUTPUTSELECT
rd_ld_wait => o_mem_wr.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => tempReg2.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
rd_ld_wait => PC.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => o_mem_addr.OUTPUTSELECT
readMem_s => reg_addr.OUTPUTSELECT
readMem_s => reg_addr.OUTPUTSELECT
readMem_s => reg_addr.OUTPUTSELECT
readMem_s => reg_rd_wr.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => reg_data_in.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wrdata.OUTPUTSELECT
readMem_s => o_mem_wr.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg1.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => tempReg2.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => PC.OUTPUTSELECT
readMem_s => o_mem_rd.DATAA
writeRx_ld_s => reg_addr.OUTPUTSELECT
writeRx_ld_s => reg_addr.OUTPUTSELECT
writeRx_ld_s => reg_addr.OUTPUTSELECT
writeRx_ld_s => reg_rd_wr.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => reg_data_in.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_addr.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wrdata.OUTPUTSELECT
writeRx_ld_s => o_mem_wr.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg1.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => tempReg2.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
writeRx_ld_s => PC.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_addr.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => o_mem_wrdata.OUTPUTSELECT
st_Rx_s => reg_addr.OUTPUTSELECT
st_Rx_s => reg_addr.OUTPUTSELECT
st_Rx_s => reg_addr.OUTPUTSELECT
st_Rx_s => reg_rd_wr.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => tempReg1.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => reg_data_in.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => tempReg2.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => PC.OUTPUTSELECT
st_Rx_s => o_mem_wr.DATAA
rd_Rx_mvi_s => reg_addr.OUTPUTSELECT
rd_Rx_mvi_s => reg_addr.OUTPUTSELECT
rd_Rx_mvi_s => reg_addr.OUTPUTSELECT
rd_Rx_mvi_s => reg_rd_wr.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => tempReg1.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => reg_data_in.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => tempReg2.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_Rx_mvi_s => PC.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => tempReg1.OUTPUTSELECT
rd_mvi_wait_s => reg_addr.OUTPUTSELECT
rd_mvi_wait_s => reg_addr.OUTPUTSELECT
rd_mvi_wait_s => reg_addr.OUTPUTSELECT
rd_mvi_wait_s => reg_rd_wr.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => reg_data_in.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => tempReg2.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
rd_mvi_wait_s => PC.OUTPUTSELECT
mvi_s => reg_addr.OUTPUTSELECT
mvi_s => reg_addr.OUTPUTSELECT
mvi_s => reg_addr.OUTPUTSELECT
mvi_s => reg_rd_wr.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => reg_data_in.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg2.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => tempReg1.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
mvi_s => PC.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => tempReg2.OUTPUTSELECT
addi_s => reg_addr.OUTPUTSELECT
addi_s => reg_addr.OUTPUTSELECT
addi_s => reg_addr.OUTPUTSELECT
addi_s => reg_rd_wr.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => tempReg1.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => PC.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
addi_s => reg_data_in.OUTPUTSELECT
jump_s => reg_addr.OUTPUTSELECT
jump_s => reg_addr.OUTPUTSELECT
jump_s => reg_addr.OUTPUTSELECT
jump_s => reg_rd_wr.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => tempReg1.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => PC.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
jump_s => reg_data_in.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => PC.OUTPUTSELECT
new_PC_s => reg_addr.OUTPUTSELECT
new_PC_s => reg_addr.OUTPUTSELECT
new_PC_s => reg_addr.OUTPUTSELECT
new_PC_s => reg_rd_wr.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
new_PC_s => reg_data_in.OUTPUTSELECT
call_s => reg_addr.OUTPUTSELECT
call_s => reg_addr.OUTPUTSELECT
call_s => reg_addr.OUTPUTSELECT
call_s => reg_rd_wr.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
call_s => reg_data_in.OUTPUTSELECT
opCode[0] <= opCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opCode[1] <= opCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opCode[2] <= opCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opCode[3] <= opCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opCode[4] <= opCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
N <= ALU:ALU0.N
Z <= ALU:ALU0.Z


|de1soc_top|cpu:cpu0|data_masterline:CPU_data|ALU:ALU0
in0[0] => Add0.IN32
in0[0] => Add1.IN16
in0[1] => Add0.IN31
in0[1] => Add1.IN15
in0[2] => Add0.IN30
in0[2] => Add1.IN14
in0[3] => Add0.IN29
in0[3] => Add1.IN13
in0[4] => Add0.IN28
in0[4] => Add1.IN12
in0[5] => Add0.IN27
in0[5] => Add1.IN11
in0[6] => Add0.IN26
in0[6] => Add1.IN10
in0[7] => Add0.IN25
in0[7] => Add1.IN9
in0[8] => Add0.IN24
in0[8] => Add1.IN8
in0[9] => Add0.IN23
in0[9] => Add1.IN7
in0[10] => Add0.IN22
in0[10] => Add1.IN6
in0[11] => Add0.IN21
in0[11] => Add1.IN5
in0[12] => Add0.IN20
in0[12] => Add1.IN4
in0[13] => Add0.IN19
in0[13] => Add1.IN3
in0[14] => Add0.IN18
in0[14] => Add1.IN2
in0[15] => Add0.IN17
in0[15] => Add1.IN1
in1[0] => Add1.IN32
in1[0] => Add0.IN16
in1[1] => Add1.IN31
in1[1] => Add0.IN15
in1[2] => Add1.IN30
in1[2] => Add0.IN14
in1[3] => Add1.IN29
in1[3] => Add0.IN13
in1[4] => Add1.IN28
in1[4] => Add0.IN12
in1[5] => Add1.IN27
in1[5] => Add0.IN11
in1[6] => Add1.IN26
in1[6] => Add0.IN10
in1[7] => Add1.IN25
in1[7] => Add0.IN9
in1[8] => Add1.IN24
in1[8] => Add0.IN8
in1[9] => Add1.IN23
in1[9] => Add0.IN7
in1[10] => Add1.IN22
in1[10] => Add0.IN6
in1[11] => Add1.IN21
in1[11] => Add0.IN5
in1[12] => Add1.IN20
in1[12] => Add0.IN4
in1[13] => Add1.IN19
in1[13] => Add0.IN3
in1[14] => Add1.IN18
in1[14] => Add0.IN2
in1[15] => Add1.IN17
in1[15] => Add0.IN1
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
ALUop => result.OUTPUTSELECT
result[0] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result.DB_MAX_OUTPUT_PORT_TYPE
N <= result.DB_MAX_OUTPUT_PORT_TYPE
Z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|cpu:cpu0|data_masterline:CPU_data|reg_file:RF
clk => R0[0].CLK
clk => R0[1].CLK
clk => R0[2].CLK
clk => R0[3].CLK
clk => R0[4].CLK
clk => R0[5].CLK
clk => R0[6].CLK
clk => R0[7].CLK
clk => R0[8].CLK
clk => R0[9].CLK
clk => R0[10].CLK
clk => R0[11].CLK
clk => R0[12].CLK
clk => R0[13].CLK
clk => R0[14].CLK
clk => R0[15].CLK
clk => R1[0].CLK
clk => R1[1].CLK
clk => R1[2].CLK
clk => R1[3].CLK
clk => R1[4].CLK
clk => R1[5].CLK
clk => R1[6].CLK
clk => R1[7].CLK
clk => R1[8].CLK
clk => R1[9].CLK
clk => R1[10].CLK
clk => R1[11].CLK
clk => R1[12].CLK
clk => R1[13].CLK
clk => R1[14].CLK
clk => R1[15].CLK
clk => R2[0].CLK
clk => R2[1].CLK
clk => R2[2].CLK
clk => R2[3].CLK
clk => R2[4].CLK
clk => R2[5].CLK
clk => R2[6].CLK
clk => R2[7].CLK
clk => R2[8].CLK
clk => R2[9].CLK
clk => R2[10].CLK
clk => R2[11].CLK
clk => R2[12].CLK
clk => R2[13].CLK
clk => R2[14].CLK
clk => R2[15].CLK
clk => R3[0].CLK
clk => R3[1].CLK
clk => R3[2].CLK
clk => R3[3].CLK
clk => R3[4].CLK
clk => R3[5].CLK
clk => R3[6].CLK
clk => R3[7].CLK
clk => R3[8].CLK
clk => R3[9].CLK
clk => R3[10].CLK
clk => R3[11].CLK
clk => R3[12].CLK
clk => R3[13].CLK
clk => R3[14].CLK
clk => R3[15].CLK
clk => R4[0].CLK
clk => R4[1].CLK
clk => R4[2].CLK
clk => R4[3].CLK
clk => R4[4].CLK
clk => R4[5].CLK
clk => R4[6].CLK
clk => R4[7].CLK
clk => R4[8].CLK
clk => R4[9].CLK
clk => R4[10].CLK
clk => R4[11].CLK
clk => R4[12].CLK
clk => R4[13].CLK
clk => R4[14].CLK
clk => R4[15].CLK
clk => R5[0].CLK
clk => R5[1].CLK
clk => R5[2].CLK
clk => R5[3].CLK
clk => R5[4].CLK
clk => R5[5].CLK
clk => R5[6].CLK
clk => R5[7].CLK
clk => R5[8].CLK
clk => R5[9].CLK
clk => R5[10].CLK
clk => R5[11].CLK
clk => R5[12].CLK
clk => R5[13].CLK
clk => R5[14].CLK
clk => R5[15].CLK
clk => R6[0].CLK
clk => R6[1].CLK
clk => R6[2].CLK
clk => R6[3].CLK
clk => R6[4].CLK
clk => R6[5].CLK
clk => R6[6].CLK
clk => R6[7].CLK
clk => R6[8].CLK
clk => R6[9].CLK
clk => R6[10].CLK
clk => R6[11].CLK
clk => R6[12].CLK
clk => R6[13].CLK
clk => R6[14].CLK
clk => R6[15].CLK
clk => R7[0].CLK
clk => R7[1].CLK
clk => R7[2].CLK
clk => R7[3].CLK
clk => R7[4].CLK
clk => R7[5].CLK
clk => R7[6].CLK
clk => R7[7].CLK
clk => R7[8].CLK
clk => R7[9].CLK
clk => R7[10].CLK
clk => R7[11].CLK
clk => R7[12].CLK
clk => R7[13].CLK
clk => R7[14].CLK
clk => R7[15].CLK
addr[0] => Decoder0.IN2
addr[0] => Equal0.IN2
addr[0] => Equal1.IN0
addr[0] => Equal2.IN2
addr[0] => Equal3.IN1
addr[0] => Equal4.IN2
addr[0] => Equal5.IN1
addr[0] => Equal6.IN2
addr[1] => Decoder0.IN1
addr[1] => Equal0.IN1
addr[1] => Equal1.IN2
addr[1] => Equal2.IN0
addr[1] => Equal3.IN0
addr[1] => Equal4.IN1
addr[1] => Equal5.IN2
addr[1] => Equal6.IN1
addr[2] => Decoder0.IN0
addr[2] => Equal0.IN0
addr[2] => Equal1.IN1
addr[2] => Equal2.IN1
addr[2] => Equal3.IN2
addr[2] => Equal4.IN0
addr[2] => Equal5.IN0
addr[2] => Equal6.IN0
rd_wr => R2[12].ENA
rd_wr => R2[11].ENA
rd_wr => R2[10].ENA
rd_wr => R2[9].ENA
rd_wr => R2[8].ENA
rd_wr => R2[7].ENA
rd_wr => R2[6].ENA
rd_wr => R2[5].ENA
rd_wr => R2[4].ENA
rd_wr => R2[3].ENA
rd_wr => R2[2].ENA
rd_wr => R2[1].ENA
rd_wr => R2[0].ENA
rd_wr => R1[15].ENA
rd_wr => R1[14].ENA
rd_wr => R1[13].ENA
rd_wr => R1[12].ENA
rd_wr => R1[11].ENA
rd_wr => R1[10].ENA
rd_wr => R1[9].ENA
rd_wr => R1[8].ENA
rd_wr => R1[7].ENA
rd_wr => R1[6].ENA
rd_wr => R1[5].ENA
rd_wr => R1[4].ENA
rd_wr => R1[3].ENA
rd_wr => R1[2].ENA
rd_wr => R1[1].ENA
rd_wr => R1[0].ENA
rd_wr => R0[15].ENA
rd_wr => R0[14].ENA
rd_wr => R0[13].ENA
rd_wr => R0[12].ENA
rd_wr => R0[11].ENA
rd_wr => R0[10].ENA
rd_wr => R0[9].ENA
rd_wr => R0[8].ENA
rd_wr => R0[7].ENA
rd_wr => R0[6].ENA
rd_wr => R0[5].ENA
rd_wr => R0[4].ENA
rd_wr => R0[3].ENA
rd_wr => R0[2].ENA
rd_wr => R0[1].ENA
rd_wr => R0[0].ENA
rd_wr => R2[13].ENA
rd_wr => R2[14].ENA
rd_wr => R2[15].ENA
rd_wr => R3[0].ENA
rd_wr => R3[1].ENA
rd_wr => R3[2].ENA
rd_wr => R3[3].ENA
rd_wr => R3[4].ENA
rd_wr => R3[5].ENA
rd_wr => R3[6].ENA
rd_wr => R3[7].ENA
rd_wr => R3[8].ENA
rd_wr => R3[9].ENA
rd_wr => R3[10].ENA
rd_wr => R3[11].ENA
rd_wr => R3[12].ENA
rd_wr => R3[13].ENA
rd_wr => R3[14].ENA
rd_wr => R3[15].ENA
rd_wr => R4[0].ENA
rd_wr => R4[1].ENA
rd_wr => R4[2].ENA
rd_wr => R4[3].ENA
rd_wr => R4[4].ENA
rd_wr => R4[5].ENA
rd_wr => R4[6].ENA
rd_wr => R4[7].ENA
rd_wr => R4[8].ENA
rd_wr => R4[9].ENA
rd_wr => R4[10].ENA
rd_wr => R4[11].ENA
rd_wr => R4[12].ENA
rd_wr => R4[13].ENA
rd_wr => R4[14].ENA
rd_wr => R4[15].ENA
rd_wr => R5[0].ENA
rd_wr => R5[1].ENA
rd_wr => R5[2].ENA
rd_wr => R5[3].ENA
rd_wr => R5[4].ENA
rd_wr => R5[5].ENA
rd_wr => R5[6].ENA
rd_wr => R5[7].ENA
rd_wr => R5[8].ENA
rd_wr => R5[9].ENA
rd_wr => R5[10].ENA
rd_wr => R5[11].ENA
rd_wr => R5[12].ENA
rd_wr => R5[13].ENA
rd_wr => R5[14].ENA
rd_wr => R5[15].ENA
rd_wr => R6[0].ENA
rd_wr => R6[1].ENA
rd_wr => R6[2].ENA
rd_wr => R6[3].ENA
rd_wr => R6[4].ENA
rd_wr => R6[5].ENA
rd_wr => R6[6].ENA
rd_wr => R6[7].ENA
rd_wr => R6[8].ENA
rd_wr => R6[9].ENA
rd_wr => R6[10].ENA
rd_wr => R6[11].ENA
rd_wr => R6[12].ENA
rd_wr => R6[13].ENA
rd_wr => R6[14].ENA
rd_wr => R6[15].ENA
rd_wr => R7[0].ENA
rd_wr => R7[1].ENA
rd_wr => R7[2].ENA
rd_wr => R7[3].ENA
rd_wr => R7[4].ENA
rd_wr => R7[5].ENA
rd_wr => R7[6].ENA
rd_wr => R7[7].ENA
rd_wr => R7[8].ENA
rd_wr => R7[9].ENA
rd_wr => R7[10].ENA
rd_wr => R7[11].ENA
rd_wr => R7[12].ENA
rd_wr => R7[13].ENA
rd_wr => R7[14].ENA
rd_wr => R7[15].ENA
data_in[0] => R7.DATAB
data_in[0] => R6.DATAB
data_in[0] => R5.DATAB
data_in[0] => R4.DATAB
data_in[0] => R3.DATAB
data_in[0] => R2.DATAB
data_in[0] => R1.DATAB
data_in[0] => R0.DATAB
data_in[1] => R7.DATAB
data_in[1] => R6.DATAB
data_in[1] => R5.DATAB
data_in[1] => R4.DATAB
data_in[1] => R3.DATAB
data_in[1] => R2.DATAB
data_in[1] => R1.DATAB
data_in[1] => R0.DATAB
data_in[2] => R7.DATAB
data_in[2] => R6.DATAB
data_in[2] => R5.DATAB
data_in[2] => R4.DATAB
data_in[2] => R3.DATAB
data_in[2] => R2.DATAB
data_in[2] => R1.DATAB
data_in[2] => R0.DATAB
data_in[3] => R7.DATAB
data_in[3] => R6.DATAB
data_in[3] => R5.DATAB
data_in[3] => R4.DATAB
data_in[3] => R3.DATAB
data_in[3] => R2.DATAB
data_in[3] => R1.DATAB
data_in[3] => R0.DATAB
data_in[4] => R7.DATAB
data_in[4] => R6.DATAB
data_in[4] => R5.DATAB
data_in[4] => R4.DATAB
data_in[4] => R3.DATAB
data_in[4] => R2.DATAB
data_in[4] => R1.DATAB
data_in[4] => R0.DATAB
data_in[5] => R7.DATAB
data_in[5] => R6.DATAB
data_in[5] => R5.DATAB
data_in[5] => R4.DATAB
data_in[5] => R3.DATAB
data_in[5] => R2.DATAB
data_in[5] => R1.DATAB
data_in[5] => R0.DATAB
data_in[6] => R7.DATAB
data_in[6] => R6.DATAB
data_in[6] => R5.DATAB
data_in[6] => R4.DATAB
data_in[6] => R3.DATAB
data_in[6] => R2.DATAB
data_in[6] => R1.DATAB
data_in[6] => R0.DATAB
data_in[7] => R7.DATAB
data_in[7] => R6.DATAB
data_in[7] => R5.DATAB
data_in[7] => R4.DATAB
data_in[7] => R3.DATAB
data_in[7] => R2.DATAB
data_in[7] => R1.DATAB
data_in[7] => R0.DATAB
data_in[8] => R7.DATAB
data_in[8] => R6.DATAB
data_in[8] => R5.DATAB
data_in[8] => R4.DATAB
data_in[8] => R3.DATAB
data_in[8] => R2.DATAB
data_in[8] => R1.DATAB
data_in[8] => R0.DATAB
data_in[9] => R7.DATAB
data_in[9] => R6.DATAB
data_in[9] => R5.DATAB
data_in[9] => R4.DATAB
data_in[9] => R3.DATAB
data_in[9] => R2.DATAB
data_in[9] => R1.DATAB
data_in[9] => R0.DATAB
data_in[10] => R7.DATAB
data_in[10] => R6.DATAB
data_in[10] => R5.DATAB
data_in[10] => R4.DATAB
data_in[10] => R3.DATAB
data_in[10] => R2.DATAB
data_in[10] => R1.DATAB
data_in[10] => R0.DATAB
data_in[11] => R7.DATAB
data_in[11] => R6.DATAB
data_in[11] => R5.DATAB
data_in[11] => R4.DATAB
data_in[11] => R3.DATAB
data_in[11] => R2.DATAB
data_in[11] => R1.DATAB
data_in[11] => R0.DATAB
data_in[12] => R7.DATAB
data_in[12] => R6.DATAB
data_in[12] => R5.DATAB
data_in[12] => R4.DATAB
data_in[12] => R3.DATAB
data_in[12] => R2.DATAB
data_in[12] => R1.DATAB
data_in[12] => R0.DATAB
data_in[13] => R7.DATAB
data_in[13] => R6.DATAB
data_in[13] => R5.DATAB
data_in[13] => R4.DATAB
data_in[13] => R3.DATAB
data_in[13] => R2.DATAB
data_in[13] => R1.DATAB
data_in[13] => R0.DATAB
data_in[14] => R7.DATAB
data_in[14] => R6.DATAB
data_in[14] => R5.DATAB
data_in[14] => R4.DATAB
data_in[14] => R3.DATAB
data_in[14] => R2.DATAB
data_in[14] => R1.DATAB
data_in[14] => R0.DATAB
data_in[15] => R7.DATAB
data_in[15] => R6.DATAB
data_in[15] => R5.DATAB
data_in[15] => R4.DATAB
data_in[15] => R3.DATAB
data_in[15] => R2.DATAB
data_in[15] => R1.DATAB
data_in[15] => R0.DATAB
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|mem4k_decoder:mem_decoder0
mem_addr[0] => ~NO_FANOUT~
mem_addr[1] => addr[0].DATAIN
mem_addr[2] => addr[1].DATAIN
mem_addr[3] => addr[2].DATAIN
mem_addr[4] => addr[3].DATAIN
mem_addr[5] => addr[4].DATAIN
mem_addr[6] => addr[5].DATAIN
mem_addr[7] => addr[6].DATAIN
mem_addr[8] => addr[7].DATAIN
mem_addr[9] => addr[8].DATAIN
mem_addr[10] => addr[9].DATAIN
mem_addr[11] => addr[10].DATAIN
mem_addr[12] => Equal0.IN3
mem_addr[13] => Equal0.IN2
mem_addr[14] => Equal0.IN1
mem_addr[15] => Equal0.IN0
mem_wr => wr.IN1
addr[0] <= mem_addr[1].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= mem_addr[2].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= mem_addr[3].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= mem_addr[4].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= mem_addr[5].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= mem_addr[6].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= mem_addr[7].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= mem_addr[8].DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= mem_addr[9].DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= mem_addr[10].DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= mem_addr[11].DB_MAX_OUTPUT_PORT_TYPE
wr <= wr.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|mem4k:mem0
clk => mem.we_a.CLK
clk => mem.waddr_a[10].CLK
clk => mem.waddr_a[9].CLK
clk => mem.waddr_a[8].CLK
clk => mem.waddr_a[7].CLK
clk => mem.waddr_a[6].CLK
clk => mem.waddr_a[5].CLK
clk => mem.waddr_a[4].CLK
clk => mem.waddr_a[3].CLK
clk => mem.waddr_a[2].CLK
clk => mem.waddr_a[1].CLK
clk => mem.waddr_a[0].CLK
clk => mem.data_a[15].CLK
clk => mem.data_a[14].CLK
clk => mem.data_a[13].CLK
clk => mem.data_a[12].CLK
clk => mem.data_a[11].CLK
clk => mem.data_a[10].CLK
clk => mem.data_a[9].CLK
clk => mem.data_a[8].CLK
clk => mem.data_a[7].CLK
clk => mem.data_a[6].CLK
clk => mem.data_a[5].CLK
clk => mem.data_a[4].CLK
clk => mem.data_a[3].CLK
clk => mem.data_a[2].CLK
clk => mem.data_a[1].CLK
clk => mem.data_a[0].CLK
clk => rddata[0]~reg0.CLK
clk => rddata[1]~reg0.CLK
clk => rddata[2]~reg0.CLK
clk => rddata[3]~reg0.CLK
clk => rddata[4]~reg0.CLK
clk => rddata[5]~reg0.CLK
clk => rddata[6]~reg0.CLK
clk => rddata[7]~reg0.CLK
clk => rddata[8]~reg0.CLK
clk => rddata[9]~reg0.CLK
clk => rddata[10]~reg0.CLK
clk => rddata[11]~reg0.CLK
clk => rddata[12]~reg0.CLK
clk => rddata[13]~reg0.CLK
clk => rddata[14]~reg0.CLK
clk => rddata[15]~reg0.CLK
clk => mem.CLK0
addr[0] => mem.waddr_a[0].DATAIN
addr[0] => mem.WADDR
addr[0] => mem.RADDR
addr[1] => mem.waddr_a[1].DATAIN
addr[1] => mem.WADDR1
addr[1] => mem.RADDR1
addr[2] => mem.waddr_a[2].DATAIN
addr[2] => mem.WADDR2
addr[2] => mem.RADDR2
addr[3] => mem.waddr_a[3].DATAIN
addr[3] => mem.WADDR3
addr[3] => mem.RADDR3
addr[4] => mem.waddr_a[4].DATAIN
addr[4] => mem.WADDR4
addr[4] => mem.RADDR4
addr[5] => mem.waddr_a[5].DATAIN
addr[5] => mem.WADDR5
addr[5] => mem.RADDR5
addr[6] => mem.waddr_a[6].DATAIN
addr[6] => mem.WADDR6
addr[6] => mem.RADDR6
addr[7] => mem.waddr_a[7].DATAIN
addr[7] => mem.WADDR7
addr[7] => mem.RADDR7
addr[8] => mem.waddr_a[8].DATAIN
addr[8] => mem.WADDR8
addr[8] => mem.RADDR8
addr[9] => mem.waddr_a[9].DATAIN
addr[9] => mem.WADDR9
addr[9] => mem.RADDR9
addr[10] => mem.waddr_a[10].DATAIN
addr[10] => mem.WADDR10
addr[10] => mem.RADDR10
wrdata[0] => mem.data_a[0].DATAIN
wrdata[0] => mem.DATAIN
wrdata[1] => mem.data_a[1].DATAIN
wrdata[1] => mem.DATAIN1
wrdata[2] => mem.data_a[2].DATAIN
wrdata[2] => mem.DATAIN2
wrdata[3] => mem.data_a[3].DATAIN
wrdata[3] => mem.DATAIN3
wrdata[4] => mem.data_a[4].DATAIN
wrdata[4] => mem.DATAIN4
wrdata[5] => mem.data_a[5].DATAIN
wrdata[5] => mem.DATAIN5
wrdata[6] => mem.data_a[6].DATAIN
wrdata[6] => mem.DATAIN6
wrdata[7] => mem.data_a[7].DATAIN
wrdata[7] => mem.DATAIN7
wrdata[8] => mem.data_a[8].DATAIN
wrdata[8] => mem.DATAIN8
wrdata[9] => mem.data_a[9].DATAIN
wrdata[9] => mem.DATAIN9
wrdata[10] => mem.data_a[10].DATAIN
wrdata[10] => mem.DATAIN10
wrdata[11] => mem.data_a[11].DATAIN
wrdata[11] => mem.DATAIN11
wrdata[12] => mem.data_a[12].DATAIN
wrdata[12] => mem.DATAIN12
wrdata[13] => mem.data_a[13].DATAIN
wrdata[13] => mem.DATAIN13
wrdata[14] => mem.data_a[14].DATAIN
wrdata[14] => mem.DATAIN14
wrdata[15] => mem.data_a[15].DATAIN
wrdata[15] => mem.DATAIN15
wr => mem.we_a.DATAIN
wr => mem.WE
rddata[0] <= rddata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[1] <= rddata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[2] <= rddata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[3] <= rddata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[4] <= rddata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[5] <= rddata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[6] <= rddata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[7] <= rddata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[8] <= rddata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[9] <= rddata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[10] <= rddata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[11] <= rddata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[12] <= rddata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[13] <= rddata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[14] <= rddata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rddata[15] <= rddata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|SW_or_mem:som0
clk => SW_or_mem_s~reg0.CLK
mem_addr[0] => ~NO_FANOUT~
mem_addr[1] => ~NO_FANOUT~
mem_addr[2] => ~NO_FANOUT~
mem_addr[3] => ~NO_FANOUT~
mem_addr[4] => ~NO_FANOUT~
mem_addr[5] => ~NO_FANOUT~
mem_addr[6] => ~NO_FANOUT~
mem_addr[7] => ~NO_FANOUT~
mem_addr[8] => ~NO_FANOUT~
mem_addr[9] => ~NO_FANOUT~
mem_addr[10] => ~NO_FANOUT~
mem_addr[11] => ~NO_FANOUT~
mem_addr[12] => Equal0.IN3
mem_addr[13] => Equal0.IN0
mem_addr[14] => Equal0.IN2
mem_addr[15] => Equal0.IN1
SW_or_mem_s <= SW_or_mem_s~reg0.DB_MAX_OUTPUT_PORT_TYPE


|de1soc_top|LEDR_decoder:LEDRD
mem_wr => LEDR_en.IN1
mem_addr[0] => ~NO_FANOUT~
mem_addr[1] => ~NO_FANOUT~
mem_addr[2] => ~NO_FANOUT~
mem_addr[3] => ~NO_FANOUT~
mem_addr[4] => ~NO_FANOUT~
mem_addr[5] => ~NO_FANOUT~
mem_addr[6] => ~NO_FANOUT~
mem_addr[7] => ~NO_FANOUT~
mem_addr[8] => ~NO_FANOUT~
mem_addr[9] => ~NO_FANOUT~
mem_addr[10] => ~NO_FANOUT~
mem_addr[11] => ~NO_FANOUT~
mem_addr[12] => Equal0.IN1
mem_addr[13] => Equal0.IN0
mem_addr[14] => Equal0.IN3
mem_addr[15] => Equal0.IN2
LEDR_en <= LEDR_en.DB_MAX_OUTPUT_PORT_TYPE


