
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 367.449 ; gain = 97.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/clk_div.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (1#1) [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/clk_div.v:3]
INFO: [Synth 8-6157] synthesizing module 'pc' [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/pc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'pc' (2#1) [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/pc.v:3]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [F:/verilog/project_juzu_02_ans/project_1.runs/synth_1/.Xil/Vivado-12620-LAPTOP-RJ33G89C/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (3#1) [F:/verilog/project_juzu_02_ans/project_1.runs/synth_1/.Xil/Vivado-12620-LAPTOP-RJ33G89C/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ram' of module 'blk_mem_gen_0' requires 8 connections, but only 6 given [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/top.v:31]
INFO: [Synth 8-6157] synthesizing module 'controller' [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'maindec' [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/maindec.v:3]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (4#1) [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/maindec.v:3]
INFO: [Synth 8-6157] synthesizing module 'aludec' [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/aludec.v:4]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (5#1) [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/aludec.v:4]
INFO: [Synth 8-6155] done synthesizing module 'controller' (6#1) [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'display' [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/display.v:22]
INFO: [Synth 8-6157] synthesizing module 'seg7' [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/seg7.v:22]
INFO: [Synth 8-226] default block is never used [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/seg7.v:28]
INFO: [Synth 8-6155] done synthesizing module 'seg7' (7#1) [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/seg7.v:22]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/display.v:22]
WARNING: [Synth 8-85] always block has no event control specified [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/top.v:53]
INFO: [Synth 8-6155] done synthesizing module 'top' (9#1) [F:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[25]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[24]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[23]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[22]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[21]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[20]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[19]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[18]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[17]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[16]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[15]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[14]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[13]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[12]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[11]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[10]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[9]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[8]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[7]
WARNING: [Synth 8-3331] design controller has unconnected port instruction[6]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 423.262 ; gain = 153.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 423.262 ; gain = 153.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 423.262 ; gain = 153.578
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ram'
Finished Parsing XDC File [f:/verilog/project_juzu_02_ans/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'ram'
Parsing XDC File [F:/verilog/project_juzu_02_ans/project_1.srcs/constrs_1/new/constr.xdc]
Finished Parsing XDC File [F:/verilog/project_juzu_02_ans/project_1.srcs/constrs_1/new/constr.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/verilog/project_juzu_02_ans/project_1.srcs/constrs_1/new/constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 745.262 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 745.262 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 745.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 745.262 ; gain = 475.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 745.262 ; gain = 475.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for ram. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 745.262 ; gain = 475.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 745.262 ; gain = 475.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module maindec 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      8 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
Module aludec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\pc/data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/\pc/data_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 745.262 ; gain = 475.578
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 755.301 ; gain = 485.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 755.523 ; gain = 485.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 765.938 ; gain = 496.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module ram has unconnected pin rsta
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 765.938 ; gain = 496.254
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 765.938 ; gain = 496.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 765.938 ; gain = 496.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 765.938 ; gain = 496.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 765.938 ; gain = 496.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 765.938 ; gain = 496.254
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |BUFG          |     2|
|3     |CARRY4        |    28|
|4     |LUT1          |     3|
|5     |LUT2          |     6|
|6     |LUT3          |     3|
|7     |LUT4          |     8|
|8     |LUT5          |     4|
|9     |LUT6          |    48|
|10    |MUXF7         |     4|
|11    |FDCE          |    81|
|12    |FDRE          |     6|
|13    |FDSE          |     6|
|14    |IBUF          |     3|
|15    |OBUF          |    26|
+------+--------------+------+

Report Instance Areas: 
+------+-----------+--------+------+
|      |Instance   |Module  |Cells |
+------+-----------+--------+------+
|1     |top        |        |   261|
|2     |  clk_div  |clk_div |    77|
|3     |  display0 |display |    66|
|4     |    U4     |seg7    |     7|
|5     |  pc       |pc      |    40|
+------+-----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 765.938 ; gain = 496.254
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 765.938 ; gain = 174.254
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 765.938 ; gain = 496.254
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 778.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 22 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 778.625 ; gain = 508.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 778.625 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/verilog/project_juzu_02_ans/project_1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  4 10:39:29 2023...
