Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Dec  8 06:39:49 2024
| Host         : ZephyrusG14-DB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              57 |           24 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |             248 |           74 |
| Yes          | No                    | No                     |               9 |            2 |
| Yes          | No                    | Yes                    |             249 |           54 |
| Yes          | Yes                   | No                     |             312 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                      | sw_IBUF[0]                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | LCDstringer/lcd1/lcd_enable1_out     | sw_IBUF[0]                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | LCDstringer/lcd1/E[0]                | sw_IBUF[0]                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | LCDstringer/pending_state[3]_i_1_n_1 | sw_IBUF[0]                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | LCDstringer/address[7]_i_1_n_1       | sw_IBUF[0]                           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | usr_ct/E[0]                          | sm/SR[0]                             |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | sm/deb_hold/bt_deb_d_reg_0[0]        | sm/FSM_onehot_c_state_reg[0]_0[0]    |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | sm/Q[10]                             | rnd_ct/count[7]_i_1__1_n_1           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | LCDstringer/lcd1/lcd_regsel0         | sw_IBUF[0]                           |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | seven_seg/p_0_in                     |                                      |                2 |              9 |         4.50 |
|  n_0_1107_BUFG |                                      |                                      |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG |                                      | seven_seg/p_0_in                     |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | LCDstringer/lcd1/p_0_in              | sw_IBUF[0]                           |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG |                                      | simon_color_ctrl/timer[0]_i_1__0_n_1 |                5 |             19 |         3.80 |
|  clk_IBUF_BUFG |                                      | sm/seq_count[0]_i_1_n_1              |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG |                                      | wait_t/counter0                      |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG |                                      | n_0_1107_BUFG                        |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG |                                      |                                      |               19 |             45 |         2.37 |
|  clk_IBUF_BUFG | LCDstringer/line2[126]_i_1_n_1       | sw_IBUF[0]                           |               15 |             99 |         6.60 |
|  clk_IBUF_BUFG | LCDstringer/line1[126]_i_1_n_1       | sw_IBUF[0]                           |               22 |            106 |         4.82 |
|  clk_IBUF_BUFG |                                      | btnC_IBUF                            |               40 |            123 |         3.08 |
|  clk_IBUF_BUFG | simon_rand/u1/E[0]                   | sm/Q[0]                              |               35 |            144 |         4.11 |
|  clk_IBUF_BUFG | sm/deb_hold/E[0]                     | sm/Q[0]                              |               29 |            144 |         4.97 |
+----------------+--------------------------------------+--------------------------------------+------------------+----------------+--------------+


