// Seed: 525460166
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wor id_3;
  output wire id_2;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_3,
      id_4
  );
  input wire id_1;
  logic id_5, id_6;
  assign id_3 = -1;
  wire id_7;
endmodule
module module_1 ();
  wire  id_1;
  logic id_2;
  ;
  wire id_3;
  parameter integer id_4 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
