

================================================================
== Vitis HLS Report for 'kernel_mhsa_1_Block_entry_proc'
================================================================
* Date:           Thu Oct  2 22:20:44 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.893 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.89>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i4 %layer, i1 1, void @p_str"   --->   Operation 2 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %value_cache, i1 1, void @p_str"   --->   Operation 3 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i64 %key_cache, i1 1, void @p_str"   --->   Operation 4 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %position, i1 1, void @p_str"   --->   Operation 5 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%value_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %value_cache"   --->   Operation 6 'read' 'value_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%key_cache_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %key_cache"   --->   Operation 7 'read' 'key_cache_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%position_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %position"   --->   Operation 8 'read' 'position_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %layer"   --->   Operation 9 'read' 'layer_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%position_cast = sext i32 %position_read"   --->   Operation 10 'sext' 'position_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i19, i4 %layer_read, i19 0"   --->   Operation 11 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i4.i17, i4 %layer_read, i17 0"   --->   Operation 12 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_shl11 = zext i21 %tmp"   --->   Operation 13 'zext' 'p_shl11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.82ns)   --->   "%mul7_out_0 = sub i23 %p_shl, i23 %p_shl11"   --->   Operation 14 'sub' 'mul7_out_0' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mul7_cast = zext i23 %mul7_out_0"   --->   Operation 15 'zext' 'mul7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = shl i32 %position_read, i32 10"   --->   Operation 16 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_259 = shl i32 %position_read, i32 8"   --->   Operation 17 'shl' 'empty_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%mul8 = sub i32 %empty, i32 %empty_259"   --->   Operation 18 'sub' 'mul8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add = add i32 %mul8, i32 %mul7_cast"   --->   Operation 19 'add' 'add' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add, i2 0" [kernel_MHSA.cpp:54]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln54 = sext i34 %shl_ln" [kernel_MHSA.cpp:54]   --->   Operation 21 'sext' 'sext_ln54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.01ns)   --->   "%add_ln54 = add i64 %sext_ln54, i64 %key_cache_read" [kernel_MHSA.cpp:54]   --->   Operation 22 'add' 'add_ln54' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.01ns)   --->   "%add_ln54_2 = add i64 %sext_ln54, i64 %value_cache_read" [kernel_MHSA.cpp:54]   --->   Operation 23 'add' 'add_ln54_2' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.85ns)   --->   "%add_ln67 = add i33 %position_cast, i33 1" [kernel_MHSA.cpp:67]   --->   Operation 24 'add' 'add_ln67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.85ns)   --->   "%add126_out_0 = add i32 %position_read, i32 1"   --->   Operation 25 'add' 'add126_out_0' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mrv = insertvalue i216 <undef>, i23 %mul7_out_0"   --->   Operation 26 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i216 %mrv, i64 %add_ln54" [kernel_MHSA.cpp:54]   --->   Operation 27 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i216 %mrv_1, i64 %add_ln54_2" [kernel_MHSA.cpp:54]   --->   Operation 28 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i216 %mrv_2, i33 %add_ln67" [kernel_MHSA.cpp:54]   --->   Operation 29 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i216 %mrv_3, i32 %add126_out_0" [kernel_MHSA.cpp:54]   --->   Operation 30 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln54 = ret i216 %mrv_4" [kernel_MHSA.cpp:54]   --->   Operation 31 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ position]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ key_cache]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ value_cache]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specstablecontent_ln0 (specstablecontent) [ 00]
specstablecontent_ln0 (specstablecontent) [ 00]
specstablecontent_ln0 (specstablecontent) [ 00]
specstablecontent_ln0 (specstablecontent) [ 00]
value_cache_read      (read             ) [ 00]
key_cache_read        (read             ) [ 00]
position_read         (read             ) [ 00]
layer_read            (read             ) [ 00]
position_cast         (sext             ) [ 00]
p_shl                 (bitconcatenate   ) [ 00]
tmp                   (bitconcatenate   ) [ 00]
p_shl11               (zext             ) [ 00]
mul7_out_0            (sub              ) [ 00]
mul7_cast             (zext             ) [ 00]
empty                 (shl              ) [ 00]
empty_259             (shl              ) [ 00]
mul8                  (sub              ) [ 00]
add                   (add              ) [ 00]
shl_ln                (bitconcatenate   ) [ 00]
sext_ln54             (sext             ) [ 00]
add_ln54              (add              ) [ 00]
add_ln54_2            (add              ) [ 00]
add_ln67              (add              ) [ 00]
add126_out_0          (add              ) [ 00]
mrv                   (insertvalue      ) [ 00]
mrv_1                 (insertvalue      ) [ 00]
mrv_2                 (insertvalue      ) [ 00]
mrv_3                 (insertvalue      ) [ 00]
mrv_4                 (insertvalue      ) [ 00]
ret_ln54              (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="position">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="position"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="key_cache">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_cache"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="value_cache">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_cache"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i4.i19"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i4.i17"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="value_cache_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="64" slack="0"/>
<pin id="44" dir="0" index="1" bw="64" slack="0"/>
<pin id="45" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="value_cache_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="key_cache_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="64" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="0"/>
<pin id="51" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_cache_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="position_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="position_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="layer_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="4" slack="0"/>
<pin id="62" dir="0" index="1" bw="4" slack="0"/>
<pin id="63" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="position_cast_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="position_cast/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_shl_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="23" slack="0"/>
<pin id="72" dir="0" index="1" bw="4" slack="0"/>
<pin id="73" dir="0" index="2" bw="1" slack="0"/>
<pin id="74" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="21" slack="0"/>
<pin id="80" dir="0" index="1" bw="4" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_shl11_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="21" slack="0"/>
<pin id="88" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl11/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="mul7_out_0_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="23" slack="0"/>
<pin id="92" dir="0" index="1" bw="21" slack="0"/>
<pin id="93" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul7_out_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="mul7_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="23" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mul7_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="empty_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="5" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="empty_259_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_259/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="mul8_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="mul8/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="23" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="shl_ln_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="34" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="1" slack="0"/>
<pin id="128" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sext_ln54_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="34" slack="0"/>
<pin id="134" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln54/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="add_ln54_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="34" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln54_2_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="34" slack="0"/>
<pin id="144" dir="0" index="1" bw="64" slack="0"/>
<pin id="145" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln67_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add126_out_0_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add126_out_0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mrv_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="216" slack="0"/>
<pin id="162" dir="0" index="1" bw="23" slack="0"/>
<pin id="163" dir="1" index="2" bw="216" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="mrv_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="216" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="1" index="2" bw="216" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mrv_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="216" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="216" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mrv_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="216" slack="0"/>
<pin id="180" dir="0" index="1" bw="33" slack="0"/>
<pin id="181" dir="1" index="2" bw="216" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mrv_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="216" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="216" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="18" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="69"><net_src comp="54" pin="2"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="60" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="60" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="70" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="86" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="90" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="54" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="54" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="100" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="106" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="96" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="118" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="34" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="48" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="132" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="42" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="66" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="36" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="54" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="90" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="136" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="142" pin="2"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="148" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="154" pin="2"/><net_sink comp="184" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: kernel_mhsa.1_Block_entry_proc : layer | {1 }
	Port: kernel_mhsa.1_Block_entry_proc : position | {1 }
	Port: kernel_mhsa.1_Block_entry_proc : key_cache | {1 }
	Port: kernel_mhsa.1_Block_entry_proc : value_cache | {1 }
  - Chain level:
	State 1
		p_shl11 : 1
		mul7_out_0 : 2
		mul7_cast : 3
		add : 4
		shl_ln : 5
		sext_ln54 : 6
		add_ln54 : 7
		add_ln54_2 : 7
		add_ln67 : 1
		mrv : 3
		mrv_1 : 8
		mrv_2 : 9
		mrv_3 : 10
		mrv_4 : 11
		ret_ln54 : 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |          add_fu_118         |    0    |    65   |
|          |       add_ln54_fu_136       |    0    |    64   |
|    add   |      add_ln54_2_fu_142      |    0    |    64   |
|          |       add_ln67_fu_148       |    0    |    32   |
|          |     add126_out_0_fu_154     |    0    |    32   |
|----------|-----------------------------|---------|---------|
|    sub   |       mul7_out_0_fu_90      |    0    |    23   |
|          |         mul8_fu_112         |    0    |    65   |
|----------|-----------------------------|---------|---------|
|          | value_cache_read_read_fu_42 |    0    |    0    |
|   read   |  key_cache_read_read_fu_48  |    0    |    0    |
|          |   position_read_read_fu_54  |    0    |    0    |
|          |    layer_read_read_fu_60    |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |     position_cast_fu_66     |    0    |    0    |
|          |       sext_ln54_fu_132      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |         p_shl_fu_70         |    0    |    0    |
|bitconcatenate|          tmp_fu_78          |    0    |    0    |
|          |        shl_ln_fu_124        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |        p_shl11_fu_86        |    0    |    0    |
|          |       mul7_cast_fu_96       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|    shl   |         empty_fu_100        |    0    |    0    |
|          |       empty_259_fu_106      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |          mrv_fu_160         |    0    |    0    |
|          |         mrv_1_fu_166        |    0    |    0    |
|insertvalue|         mrv_2_fu_172        |    0    |    0    |
|          |         mrv_3_fu_178        |    0    |    0    |
|          |         mrv_4_fu_184        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   345   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   345  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   345  |
+-----------+--------+--------+
