// Seed: 1555441300
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_1;
  id_3(
      .id_0(),
      .id_1(id_2.id_1 & 1'h0),
      .id_2(1),
      .id_3(1),
      .id_4(1),
      .id_5(),
      .id_6((1)),
      .id_7(1),
      .id_8(),
      .id_9(1),
      .id_10(1 | id_1),
      .id_11(),
      .id_12(1),
      .id_13((id_2)),
      .id_14(1'b0),
      .id_15(id_4 - 1),
      .id_16(~id_1)
  );
  wire id_5;
  wire module_0;
  assign module_1.id_1 = 0;
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1
);
  generate
    if (id_1 > 1) wire id_3;
    else integer id_4;
  endgenerate
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
