NAME,DISPLAY_NAME,ALLOWED_RANGES,DEFAULT_VALUE,DESCRIPTION
"device_family","device_family","","Arria 10",""
"device","device","","Unknown",""
"base_device","base_device","","nightfury5es",""
"design_environment","design_environment","","NATIVE",""
"message_level","Message level for rule violations","error warning","error","Specifies the messaging level to use for parameter rule violations. Selecting "error" causes all rule violations to prevent IP generation. Selecting "warning" displays all rule violations as warnings and allows IP generation in spite of violations."
"anlg_voltage","VCCR_GXB and VCCT_GXB supply voltage for the Transceiver","1_1V 1_0V 0_9V","1_0V","Selects the VCCR_GXB and VCCT_GXB supply voltage for the Transceiver."
"anlg_link","Tranceiver Link Type","sr:SR lr:LR","sr","Selects the type of transceiver link. SR-Short Reach (Chip-to-chip communication), LR-Long Reach (Backplane communication)"
"protocol_mode","Transceiver configuration rules","{basic_std:Basic/Custom (Standard PCS)} {basic_std_rm:Basic/Custom w/Rate Match (Standard PCS)} {cpri:CPRI (Auto)} {cpri_rx_tx:CPRI (Manual)} gige:GbE {gige_1588:GbE 1588} {pipe_g1:Gen 1 PIPE} {pipe_g2:Gen 2 PIPE} {pipe_g3:Gen 3 PIPE} {basic_enh:Basic (Enhanced PCS)} interlaken_mode:Interlaken teng_baser_mode:10GBASE-R {teng_1588_mode:10GBASE-R 1588} {teng_baser_krfec_mode:10GBASE-R w/KR FEC} {fortyg_basekr_krfec_mode:40GBASE-R w/KR FEC} {basic_krfec_mode:Basic w/KR FEC} {pcs_direct:PCS Direct}","basic_std","Selects the protocol configuration rules for the transceiver. This parameter governs the rules for correct settings of individual parameters within the PMA and PCS. Certain features of the transceiver are available only for specific protocol configuration rules. This parameter is not a "preset". You must still correctly set all other parameters for your specific protocol and application needs."
"pma_mode","PMA configuration rules","basic SATA:SATA/SAS QPI GPON","basic","Selects the configuration rules for PMA. Options are SATA/SAS, GPON, QPI and basic. Basic should be selected for all modes other than SATA/SAS, GPON, and QPI. SATA/SAS mode can be used only if "Transceiver configuration rules" is selected as Standard PCS. GPON mode can be used only if "Transceiver configuration rules" is selected as Standard or Enhanced PCS. QPI mode can be used only if "Transceiver configuration rules" is selected as PCS Direct. This parameter is not a "preset". You must still correctly set other parameters and enable relavant ports for your specific application needs."
"duplex_mode","Transceiver mode","{duplex:TX/RX Duplex} {tx:TX Simplex} {rx:RX Simplex}","duplex","Selects the transceiver operation mode."
"channels","Number of data channels","1:96","1","Specifies the total number of data channels."
"set_data_rate","Data rate","","1250","Specifies the transceiver data rate in units of Mbps (megabits per second)."
"rcfg_iface_enable","Enable datapath and interface reconfiguration","{0 1}","0","Enables the ability to preconfigure and dynamically switch between the Standard PCS, Enhanced PCS, and PCS direct transceiver datapaths."
"enable_simple_interface","Enable simplified data interface","{0 1}","0","When selected the Native PHY presents a simplified data and control interface between the FPGA and transceiver. When not selected the Native PHY presents the full raw data interface to the transceiver. You need to understand the mapping of data and control signals within the interface. This option cannot be enabled if you want to perform dynamic interface reconfiguration as only a fixed subset of the data and control signals are provided."
"enable_split_interface","Provide separate interface for each channel","{0 1}","0","When selected the Native PHY presents separate data, reset, and clock interfaces for each channel rather than a wide bus."
"set_disconnect_analog_resets","Disconnect analog resets","{0 1}","0","When selected the Native PHY will disconnect the tx_analogreset and rx_analogreset. This can be enabled only after consultation with Altera factory/applications."
"enable_transparent_pcs","Enable transparent PCS","{0 1}","0",""
"bonded_mode","TX channel bonding mode","{not_bonded:Not bonded} {pma_only:PMA only bonding} {pma_pcs:PMA and PCS bonding}","not_bonded","Specifies the transceiver TX channel bonding mode to control channel-to-channel skew for the TX datapath. Refer to the user guide for bonding details. Options are no TX channel bonding (non-bonded); PMA only channel bonding; or PMA & PCS channel bonding."
"enable_port_tx_analog_reset_ack","Enable tx_analog_reset_ack port","{0 1}","0","Enables the optional tx_pma_analog_reset_ack output. This port should not be used for register mode data transfers."
"enable_port_tx_pma_clkout","Enable tx_pma_clkout port","{0 1}","0","Enables the optional tx_pma_clkout output clock. This is the parallel clock from the TX PMA. This port is not to be used to clock the data interface."
"enable_port_tx_pma_div_clkout","Enable tx_pma_div_clkout port","{0 1}","0","Enables the optional tx_pma_div_clkout output clock. This port should not be used for register mode data transfers."
"enable_port_tx_pma_iqtxrx_clkout","Enable tx_pma_iqtxrx_clkout port","{0 1}","0","Enables the optional tx_pma_iqtxrx_clkout output clock. This clock can be used to cascade the TX PMA output clock to the input of a PLL."
"enable_port_tx_pma_elecidle","Enable tx_pma_elecidle port","{0 1}","0","Enables the optional tx_pma_elecidle control input port. The assertion of this signal forces the transmitter into an electrical idle condition. Note that this port has no effect when the transceiver is configured for PCI express modes."
"enable_port_tx_pma_qpipullup","Enable tx_pma_qpipullup port (QPI)","{0 1}","0","Enables the tx_pma_qpipullup control input port. This port is used only in QPI applications."
"enable_port_tx_pma_qpipulldn","Enable tx_pma_qpipulldn port (QPI)","{0 1}","0","Enables the tx_pma_qpipulldn control input port. This port is used only in QPI applications."
"enable_port_tx_pma_txdetectrx","Enable tx_pma_txdetectrx port (QPI)","{0 1}","0","Enables the tx_pma_txdetectrx control input port. This port is used only in QPI applications. The receiver detect block in TX PMA detects the presence of a receiver at the other end of the channel. After receiving tx_pma_txdetectrx request the receiver detect block initiates the detection process."
"enable_port_tx_pma_rxfound","Enable tx_pma_rxfound port (QPI)","{0 1}","0","Enables the tx_rxfound status output port. This port is used only in QPI applications. The receiver detect block in TX PMA detects the presence of a receiver at the other end by using tx_pma_txdetectrx input. Detection of RX status is given on the tx_pma_rxfound port."
"enable_port_rx_seriallpbken_tx","Enable rx_seriallpbken port","{0 1}","0","Enables the optional rx_seriallpbken control input port. The assertion of this signal enables the TX to RX serial loopback path within the transceiver. This is an asynchronous input signal. This signal can be enabled in Duplex or Simplex mode. If enabled in Simplex mode, you must drive the signal on both the TX and RX instances from the same source. Otherwise the design fails compilation."
"enable_port_rx_seriallpbken","Enable rx_seriallpbken port","{0 1}","0","Enables the optional rx_seriallpbken control input port. The assertion of this signal enables the TX to RX serial loopback path within the transceiver. This is an asynchronous input signal. This signal can be enabled in Duplex or Simplex mode. If enabled in Simplex mode, you must drive the signal on both the TX and RX instances from the same source. Otherwise the design fails compilation."
"std_pcs_pma_width","Standard PCS / PMA interface width","8 10 16 20","10","Specifies the data interface width between the 'Standard PCS' and the transceiver PMA."
"std_low_latency_bypass_enable","Enable 'Standard PCS' low latency mode","{0 1}","0","Enables the low latency path for the 'Standard PCS'. Enabling this option bypasses the individual functional blocks within the 'Standard PCS' to provide the lowest latency datapath from the PMA through the 'Standard PCS'."
"enable_hip","Enable PCIe hard IP support","{0 1}","0","INTERNAL USE ONLY. Enabling this parameter indicates that the Native PHY variant will be connected to the PCIe hard IP."
"enable_skp_ports","Enable SKP ports for Gen3","{0 1}","0","Enable SKP workaround ports for Gen3. This is available only in HIP mode."
"enable_hard_reset","Enable hard reset controller (HIP)","{0 1}","0","INTERNAL USE ONLY. Enabling this parameter enables the hard reset controller for use with PCIe HIP."
"set_hip_cal_en","Enable PCIe hard IP calibration","{0 1}","0","INTERNAL USE ONLY. Enabling this parameter prioritizes the calibration for PCIe hard IP channels."
"std_tx_pcfifo_mode","TX FIFO mode","low_latency register_fifo fast_register","low_latency","Specifies the mode for the 'Standard PCS' TX FIFO."
"enable_port_tx_std_pcfifo_full","Enable tx_std_pcfifo_full port","{0 1}","0","Enables the optional tx_std_pcfifo_full status output port. This signal indicates when the standard TX phase compensation FIFO has reached the full threshold. This signal is synchronous with 'tx_std_clkout'."
"enable_port_tx_std_pcfifo_empty","Enable tx_std_pcfifo_empty port","{0 1}","0","Enables the optional tx_std_pcfifo_empty status output port. This signal indicates when the standard RX phase compensation FIFO has reached the empty threshold. This signal is synchronous with 'tx_std_clkout'."
"std_tx_byte_ser_mode","TX byte serializer mode","Disabled {Serialize x2} {Serialize x4}","Disabled","Specifies the mode for the TX byte serializer in the 'Standard PCS'. The transceiver architecture allows the 'Standard PCS' to operate at double or quadruple the data width of the PMA serializer. This allows the PCS to run at a lower internal clock frequency and accommodate a wider range of FPGA interface widths. This option is limited by the target protocol mode."
"std_tx_8b10b_enable","Enable TX 8B/10B encoder","{0 1}","0","Enables the 8B/10B encoder in the 'Standard PCS'."
"std_tx_8b10b_disp_ctrl_enable","Enable TX 8B/10B disparity control","{0 1}","0","Enables disparity control for the 8B/10B encoder. This allows you to force the disparity of the 8b10b encoder via the 'tx_forcedisp' control signal."
"std_tx_bitslip_enable","Enable TX bitslip","{0 1}","0","Enables TX bitslip support. When enabled, the outgoing transmit data can be slipped a specific number of bits as specified by the 'tx_bitslipboundarysel' control signal."
"enable_port_tx_std_bitslipboundarysel","Enable tx_std_bitslipboundarysel port","{0 1}","0","Enables the optional tx_std_bitslipboundarysel control input port."
"std_tx_bitrev_enable","Enable TX bit reversal","{0 1}","0","Enables transmitter bit order reversal. When enabled, the TX parallel data is reversed before passing to the PMA for serialization. When bit reversal is activated the transmitted TX data bit order changes to MSB->LSB rather than the normal LSB->MSB. This is a static setting and can only be dynamically changed through dynamic reconfiguration."
"std_tx_byterev_enable","Enable TX byte reversal","{0 1}","0","Enables transmitter byte order reversal. When the PCS / PMA interface width is 16 or 20 bits the PCS can swap the ordering of the individual 8-bit or 10-bit words. This option is not valid under all protocol modes."
"std_tx_polinv_enable","Enable TX polarity inversion","{0 1}","0","Enables TX bit polarity inversion. When enabled, the 'tx_polinv' control port controls polarity inversion of the TX parallel data bits before passing to the PMA."
"enable_port_tx_polinv","Enable tx_polinv port","{0 1}","0","Enables the optional tx_polinv control input port. When TX bit polarity inversion is enabled the assertion of this signal causes the TX bit polarity to be inverted."
"enable_ports_pipe_sw","Enable PCIe dynamic datarate switch ports","{0 1}","0","Enables the pipe_rate; pipe_sw; and pipe_sw_done ports. These ports must be connected to the PLL IP instance in multi-lane PCI Express Gen 2 and Gen 3 configurations. The 'pipe_sw' and 'pipe_sw_done' ports are only exposed for multi-lane bonded configurations."
"enable_ports_pipe_hclk","Enable PCIe pipe_hclk_in and pipe_hclk_out ports","{0 1}","0","Enables the pipe_hclk_in and pipe_hclk_out ports. These ports must be connected to the PLL IP instance in PCI Express configurations."
"enable_ports_pipe_g3_analog","Enable PCIe Gen 3 analog control ports","{0 1}","0","Enables the pipe_g3_txdeemph and pipe_g3_rxpresethint ports. These ports are used to control the PMA in PCI Express Gen 3 configurations."
"generate_docs","Generate parameter documentation file","{0 1}","0","When enabled, generation produces a Comma-Separated Value file (.csv) with descriptions of the Native PHY parameters."
"rcfg_enable","Enable dynamic reconfiguration","{0 1}","0","Enables the dynamic reconfiguration interface."
