{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1533205865173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1533205865174 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Eth_max10 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Eth_max10\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1533205865329 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533205865409 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1533205865409 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7378 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1533205865609 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7379 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1533205865609 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 20 0 0 " "Implementing clock multiplication of 1, clock division of 20, and phase shift of 0 degrees (0 ps) for pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7380 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1533205865609 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] 5 2 11 250 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 11 degrees (250 ps) for pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7381 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1533205865609 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7378 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1533205865609 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1533205866247 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1533205866935 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 25006 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533205866997 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 25008 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533205866997 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 25010 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533205866997 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 25012 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1533205866997 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1533205866997 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1533205866997 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1533205866997 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1533205866997 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1533205866997 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1533205867007 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1533205868199 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "clk_50_max10 clk_50_max10(n) " "Pin \"clk_50_max10\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"clk_50_max10(n)\"" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { clk_50_max10 } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50_max10" } } } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 1179 14046 14942 0 0 ""} { 0 { 0 ""} 0 25014 14046 14942 0 0 ""}  }  } } { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { clk_50_max10(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1533205868829 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1533205868829 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "47 " "TimeQuest Timing Analyzer is analyzing 47 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1533205871460 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1533205871484 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1533205871484 ""}
{ "Info" "ISTA_SDC_FOUND" "platform/qsys_top/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'platform/qsys_top/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1533205871739 ""}
{ "Info" "ISTA_SDC_FOUND" "platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'platform/qsys_top/synthesis/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1533205871769 ""}
{ "Info" "ISTA_SDC_FOUND" "platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'platform/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1533205872301 ""}
{ "Info" "ISTA_SDC_FOUND" "platform/qsys_top/synthesis/submodules/crc32.sdc " "Reading SDC File: 'platform/qsys_top/synthesis/submodules/crc32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1533205872311 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "crc32.sdc 12 CLK port " "Ignored filter at crc32.sdc(12): CLK could not be matched with a port" {  } { { "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32.sdc" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1533205872311 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock crc32.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at crc32.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name CRC_CLK \[ get_ports  \$CLK\] " "create_clock -period \"\$DEFAULT_SYSTEM_CLOCK_SPEED\" -name CRC_CLK \[ get_ports  \$CLK\]" {  } { { "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32.sdc" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1533205872321 ""}  } { { "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32.sdc" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/crc32.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1533205872321 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1533205872321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1533205872321 ""}
{ "Info" "0" "" "Output Max Delay = -0.9" {  } {  } 0 0 "Output Max Delay = -0.9" 0 0 "Fitter" 0 0 1533205872321 ""}
{ "Info" "0" "" "Output Min Delay = -2.7" {  } {  } 0 0 "Output Min Delay = -2.7" 0 0 "Fitter" 0 0 1533205872321 ""}
{ "Info" "0" "" "Input Max Delay for 125MHz domain= 0.8" {  } {  } 0 0 "Input Max Delay for 125MHz domain= 0.8" 0 0 "Fitter" 0 0 1533205872321 ""}
{ "Info" "0" "" "Input Min Delay for 125MHz domain= -0.8" {  } {  } 0 0 "Input Min Delay for 125MHz domain= -0.8" 0 0 "Fitter" 0 0 1533205872321 ""}
{ "Info" "0" "" "Input Max Delay for 25MHz domain = 8.8" {  } {  } 0 0 "Input Max Delay for 25MHz domain = 8.8" 0 0 "Fitter" 0 0 1533205872321 ""}
{ "Info" "0" "" "Input Min Delay for 25MHz domain = -8.8" {  } {  } 0 0 "Input Min Delay for 25MHz domain = -8.8" 0 0 "Fitter" 0 0 1533205872321 ""}
{ "Info" "0" "" "Input Max Delay for 2.5MHz domain = 98.8" {  } {  } 0 0 "Input Max Delay for 2.5MHz domain = 98.8" 0 0 "Fitter" 0 0 1533205872321 ""}
{ "Info" "0" "" "Input Min Delay for 2.5MHz domain = -98.8" {  } {  } 0 0 "Input Min Delay for 2.5MHz domain = -98.8" 0 0 "Fitter" 0 0 1533205872321 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "top.sdc 138 *sld_signaltap* register " "Ignored filter at top.sdc(138): *sld_signaltap* could not be matched with a register" {  } { { "C:/intelFPGA/Max10tse/max10tse(2)_project/top.sdc" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.sdc" 138 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1533205872341 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path top.sdc 138 Argument <to> is an empty collection " "Ignored set_false_path at top.sdc(138): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers *sld_signaltap*\] " "set_false_path -to \[get_registers *sld_signaltap*\]" {  } { { "C:/intelFPGA/Max10tse/max10tse(2)_project/top.sdc" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.sdc" 138 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1533205872341 ""}  } { { "C:/intelFPGA/Max10tse/max10tse(2)_project/top.sdc" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.sdc" 138 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1533205872341 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_top:qsys_top_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Node: qsys_top:qsys_top_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[19\]~41 qsys_top:qsys_top_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " "Latch qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[19\]~41 is being clocked by qsys_top:qsys_top_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1533205872391 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1533205872391 "|top|qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\|address\[10\] " "Node: qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\|address\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\|avs_control_port_readdata\[0\] qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\|address\[10\] " "Latch qsys_top:qsys_top_0\|st_mux_2_to_1:st_mux_2_to_1_0\|avs_control_port_readdata\[0\] is being clocked by qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\|address\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1533205872391 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1533205872391 "|top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1533205872431 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1533205872431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1533205872679 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: enet_tx_125 was found on node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications: " "Clock: enet_tx_125 was found on node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 11.25, found: 0.00) " "-phase (expected: 11.25, found: 0.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: enet_tx_25 was found on node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications: " "Clock: enet_tx_25 was found on node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 2.25, found: 0.00) " "-phase (expected: 2.25, found: 0.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: enet_tx_2p5 was found on node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications: " "Clock: enet_tx_2p5 was found on node: i_pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] with settings that do not match the following PLL specifications:" { { "Warning" "WSTA_GENERIC_WARNING" "-phase (expected: 0.23, found: 0.00) " "-phase (expected: 0.23, found: 0.00)" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""}  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1533205872699 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1533205872699 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 15 clocks " "Found 15 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clk_50_max10 " "  20.000 clk_50_max10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000  enet_tx_2p5 " " 400.000  enet_tx_2p5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000   enet_tx_25 " "  40.000   enet_tx_25" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  enet_tx_125 " "   8.000  enet_tx_125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 enet_tx_125_shift " "   8.000 enet_tx_125_shift" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000  gtx_2p5_clk " " 400.000  gtx_2p5_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000   gtx_25_clk " "  40.000   gtx_25_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  gtx_125_clk " "   8.000  gtx_125_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000   rx_clk_2p5 " " 400.000   rx_clk_2p5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000    rx_clk_25 " "  40.000    rx_clk_25" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000   rx_clk_125 " "   8.000   rx_clk_125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 400.000 virtual_clk_2p5 " " 400.000 virtual_clk_2p5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 virtual_clk_25 " "  40.000 virtual_clk_25" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 virtual_clk_125 " "   8.000 virtual_clk_125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1533205872699 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1533205872699 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50_max10~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed)) " "Automatically promoted node clk_50_max10~input (placed in PIN M9 (CLK1p, DIFFIO_RX_L36p, DIFFOUT_L36p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873927 ""}  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 24984 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873927 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "enet_rx_clk~input (placed in PIN P3 (DPCLK0, DIFFIO_RX_L38n, DIFFOUT_L38n, High_Speed)) " "Promoted node enet_rx_clk~input (placed in PIN P3 (DPCLK0, DIFFIO_RX_L38n, DIFFOUT_L38n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "enet_rx_clk~clkctrl_g2 Global Clock CLKCTRL_G2 " "Automatically promoted enet_rx_clk~clkctrl_g2 to use location or clock signal Global Clock CLKCTRL_G2" {  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 25015 14046 14942 0 0 ""}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873927 ""}  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 24987 14046 14942 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873927 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "gtx_clk125_shift  " "Promoted node gtx_clk125_shift " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "clkctrl:clkctrl_inst1\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted clkctrl:clkctrl_inst1\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 10018 14046 14942 0 0 ""}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873927 ""}  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7502 14046 14942 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873927 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873928 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7378 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873928 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7378 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873928 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7378 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node pll:i_pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873928 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7378 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "tx_clk_to_the_tse_mac  " "Promoted node tx_clk_to_the_tse_mac " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "clkctrl:clkctrl_inst0\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 Global Clock " "Automatically promoted clkctrl:clkctrl_inst0\|clkctrl_altclkctrl_0:altclkctrl_0\|clkctrl_altclkctrl_0_sub:clkctrl_altclkctrl_0_sub_component\|clkctrl1 to use location or clock signal Global Clock" {  } { { "platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/clkctrl/synthesis/submodules/clkctrl_altclkctrl_0.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7407 14046 14942 0 0 ""}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873928 ""}  } { { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7501 14046 14942 0 0 ""}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873928 ""}  } { { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 24277 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_top:qsys_top_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node qsys_top:qsys_top_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[12\]~14 " "Destination node qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[12\]~14" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 10572 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533205873928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[11\]~10 " "Destination node qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[11\]~10" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 10568 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533205873928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[10\]~2 " "Destination node qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[10\]~2" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 10560 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533205873928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[9\]~6 " "Destination node qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[9\]~6" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 10564 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533205873928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[19\]~42 " "Destination node qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[19\]~42" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 10600 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533205873928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[18\]~38 " "Destination node qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[18\]~38" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 10596 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533205873928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[17\]~34 " "Destination node qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[17\]~34" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 10592 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533205873928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[16\]~30 " "Destination node qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[16\]~30" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 10588 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533205873928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[15\]~26 " "Destination node qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[15\]~26" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 10584 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533205873928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[14\]~22 " "Destination node qsys_top:qsys_top_0\|eth_gen:eth_gen_0\|prbs23:prbs_tx1\|m\[14\]~22" {  } { { "platform/qsys_top/synthesis/submodules/prbs23.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/prbs23.v" 70 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 10580 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533205873928 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1533205873928 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1533205873928 ""}  } { { "platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 7508 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 24524 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533205873929 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1533205873929 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 24362 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873929 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/pzdyqx.vhd" 829 -1 0 } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 24384 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873929 ""}  } { { "platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 5649 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873929 ""}  } { { "platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 9454 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873930 ""}  } { { "platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 9442 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_2\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873930 ""}  } { { "platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 9450 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node qsys_top:qsys_top_0\|qsys_top_triple_speed_ethernet_0:triple_speed_ethernet_0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_3\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873930 ""}  } { { "platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 9446 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873930 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1533205873930 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/altera/16.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "qsys_top:qsys_top_0\|qsys_top_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 9470 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1533205873930 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1533205873930 ""}  } { { "platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/platform/qsys_top/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 5716 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1533205873930 ""}
{ "Info" "0" "" "Output Max Delay = -0.9" {  } {  } 0 0 "Output Max Delay = -0.9" 0 0 "Fitter" 0 0 1533205876120 ""}
{ "Info" "0" "" "Output Min Delay = -2.7" {  } {  } 0 0 "Output Min Delay = -2.7" 0 0 "Fitter" 0 0 1533205876120 ""}
{ "Info" "0" "" "Input Max Delay for 125MHz domain= 0.8" {  } {  } 0 0 "Input Max Delay for 125MHz domain= 0.8" 0 0 "Fitter" 0 0 1533205876130 ""}
{ "Info" "0" "" "Input Min Delay for 125MHz domain= -0.8" {  } {  } 0 0 "Input Min Delay for 125MHz domain= -0.8" 0 0 "Fitter" 0 0 1533205876130 ""}
{ "Info" "0" "" "Input Max Delay for 25MHz domain = 8.8" {  } {  } 0 0 "Input Max Delay for 25MHz domain = 8.8" 0 0 "Fitter" 0 0 1533205876130 ""}
{ "Info" "0" "" "Input Min Delay for 25MHz domain = -8.8" {  } {  } 0 0 "Input Min Delay for 25MHz domain = -8.8" 0 0 "Fitter" 0 0 1533205876130 ""}
{ "Info" "0" "" "Input Max Delay for 2.5MHz domain = 98.8" {  } {  } 0 0 "Input Max Delay for 2.5MHz domain = 98.8" 0 0 "Fitter" 0 0 1533205876130 ""}
{ "Info" "0" "" "Input Min Delay for 2.5MHz domain = -98.8" {  } {  } 0 0 "Input Min Delay for 2.5MHz domain = -98.8" 0 0 "Fitter" 0 0 1533205876130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1533205876744 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533205876781 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1533205876781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1533205876811 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1533205876871 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1533205876921 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1533205876921 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1533205876951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1533205878469 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1533205878495 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1533205878495 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533205880096 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1533205880136 ""}
{ "Info" "0" "" "Output Max Delay = -0.9" {  } {  } 0 0 "Output Max Delay = -0.9" 0 0 "Fitter" 0 0 1533205883884 ""}
{ "Info" "0" "" "Output Min Delay = -2.7" {  } {  } 0 0 "Output Min Delay = -2.7" 0 0 "Fitter" 0 0 1533205883884 ""}
{ "Info" "0" "" "Input Max Delay for 125MHz domain= 0.8" {  } {  } 0 0 "Input Max Delay for 125MHz domain= 0.8" 0 0 "Fitter" 0 0 1533205883884 ""}
{ "Info" "0" "" "Input Min Delay for 125MHz domain= -0.8" {  } {  } 0 0 "Input Min Delay for 125MHz domain= -0.8" 0 0 "Fitter" 0 0 1533205883884 ""}
{ "Info" "0" "" "Input Max Delay for 25MHz domain = 8.8" {  } {  } 0 0 "Input Max Delay for 25MHz domain = 8.8" 0 0 "Fitter" 0 0 1533205883884 ""}
{ "Info" "0" "" "Input Min Delay for 25MHz domain = -8.8" {  } {  } 0 0 "Input Min Delay for 25MHz domain = -8.8" 0 0 "Fitter" 0 0 1533205883884 ""}
{ "Info" "0" "" "Input Max Delay for 2.5MHz domain = 98.8" {  } {  } 0 0 "Input Max Delay for 2.5MHz domain = 98.8" 0 0 "Fitter" 0 0 1533205883884 ""}
{ "Info" "0" "" "Input Min Delay for 2.5MHz domain = -98.8" {  } {  } 0 0 "Input Min Delay for 2.5MHz domain = -98.8" 0 0 "Fitter" 0 0 1533205883884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1533205884530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533205890679 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1533205890871 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1533205941245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:51 " "Fitter placement operations ending: elapsed time is 00:00:51" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533205941245 ""}
{ "Info" "0" "" "Output Max Delay = -0.9" {  } {  } 0 0 "Output Max Delay = -0.9" 0 0 "Fitter" 0 0 1533205947037 ""}
{ "Info" "0" "" "Output Min Delay = -2.7" {  } {  } 0 0 "Output Min Delay = -2.7" 0 0 "Fitter" 0 0 1533205947038 ""}
{ "Info" "0" "" "Input Max Delay for 125MHz domain= 0.8" {  } {  } 0 0 "Input Max Delay for 125MHz domain= 0.8" 0 0 "Fitter" 0 0 1533205947039 ""}
{ "Info" "0" "" "Input Min Delay for 125MHz domain= -0.8" {  } {  } 0 0 "Input Min Delay for 125MHz domain= -0.8" 0 0 "Fitter" 0 0 1533205947039 ""}
{ "Info" "0" "" "Input Max Delay for 25MHz domain = 8.8" {  } {  } 0 0 "Input Max Delay for 25MHz domain = 8.8" 0 0 "Fitter" 0 0 1533205947040 ""}
{ "Info" "0" "" "Input Min Delay for 25MHz domain = -8.8" {  } {  } 0 0 "Input Min Delay for 25MHz domain = -8.8" 0 0 "Fitter" 0 0 1533205947040 ""}
{ "Info" "0" "" "Input Max Delay for 2.5MHz domain = 98.8" {  } {  } 0 0 "Input Max Delay for 2.5MHz domain = 98.8" 0 0 "Fitter" 0 0 1533205947040 ""}
{ "Info" "0" "" "Input Min Delay for 2.5MHz domain = -98.8" {  } {  } 0 0 "Input Min Delay for 2.5MHz domain = -98.8" 0 0 "Fitter" 0 0 1533205947040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1533205947643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X22_Y22 X32_Y32 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32" {  } { { "loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X22_Y22 to location X32_Y32"} { { 12 { 0 ""} 22 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1533205966255 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1533205966255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:48 " "Fitter routing operations ending: elapsed time is 00:00:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533205997498 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 38.41 " "Total time spent on timing analysis during the Fitter is 38.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1533205998178 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1533205998339 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1533205998339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1533206006061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1533206006071 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1533206006071 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1533206013668 ""}
{ "Info" "0" "" "Output Max Delay = -0.9" {  } {  } 0 0 "Output Max Delay = -0.9" 0 0 "Fitter" 0 0 1533206014798 ""}
{ "Info" "0" "" "Output Min Delay = -2.7" {  } {  } 0 0 "Output Min Delay = -2.7" 0 0 "Fitter" 0 0 1533206014798 ""}
{ "Info" "0" "" "Input Max Delay for 125MHz domain= 0.8" {  } {  } 0 0 "Input Max Delay for 125MHz domain= 0.8" 0 0 "Fitter" 0 0 1533206014798 ""}
{ "Info" "0" "" "Input Min Delay for 125MHz domain= -0.8" {  } {  } 0 0 "Input Min Delay for 125MHz domain= -0.8" 0 0 "Fitter" 0 0 1533206014798 ""}
{ "Info" "0" "" "Input Max Delay for 25MHz domain = 8.8" {  } {  } 0 0 "Input Max Delay for 25MHz domain = 8.8" 0 0 "Fitter" 0 0 1533206014798 ""}
{ "Info" "0" "" "Input Min Delay for 25MHz domain = -8.8" {  } {  } 0 0 "Input Min Delay for 25MHz domain = -8.8" 0 0 "Fitter" 0 0 1533206014798 ""}
{ "Info" "0" "" "Input Max Delay for 2.5MHz domain = 98.8" {  } {  } 0 0 "Input Max Delay for 2.5MHz domain = 98.8" 0 0 "Fitter" 0 0 1533206014798 ""}
{ "Info" "0" "" "Input Min Delay for 2.5MHz domain = -98.8" {  } {  } 0 0 "Input Min Delay for 2.5MHz domain = -98.8" 0 0 "Fitter" 0 0 1533206014798 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1533206018328 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 MAX 10 " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fpga_resetn 3.3-V LVCMOS D9 " "Pin fpga_resetn uses I/O standard 3.3-V LVCMOS at D9" {  } { { "c:/altera/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/16.0/quartus/bin64/pin_planner.ppl" { fpga_resetn } } } { "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fpga_resetn" } } } } { "top.v" "" { Text "C:/intelFPGA/Max10tse/max10tse(2)_project/top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA/Max10tse/max10tse(2)_project/" { { 0 { 0 ""} 0 1180 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1533206020418 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1533206020418 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "fpga_resetn 3.3-V LVCMOS D9 " "Pin fpga_resetn uses I/O standard 3.3-V LVCMOS located at D9 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1533206020418 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1533206020418 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA/Max10tse/max10tse(2)_project/output_files/Eth_max10.fit.smsg " "Generated suppressed messages file C:/intelFPGA/Max10tse/max10tse(2)_project/output_files/Eth_max10.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1533206021653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1634 " "Peak virtual memory: 1634 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533206024857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 02 16:03:44 2018 " "Processing ended: Thu Aug 02 16:03:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533206024857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:42 " "Elapsed time: 00:02:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533206024857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:47 " "Total CPU time (on all processors): 00:03:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533206024857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1533206024857 ""}
