

================================================================
== Vitis HLS Report for 'conv1_Pipeline_L2_L3_L4'
================================================================
* Date:           Sat Jan 25 13:41:21 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4778|     4778|  47.780 us|  47.780 us|  4768|  4768|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2_L3_L4  |     4776|     4776|        11|          1|          1|  4767|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 17 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_11, i32 0, i32 0, void @empty, void @empty_0, void @empty_11, i32 16, i32 16, i32 16, i32 16, void @empty_11, void @empty_11, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%inp_img_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inp_img"   --->   Operation 20 'read' 'inp_img_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten20"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln91 = store i2 0, i2 %c" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 22 'store' 'store_ln91' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln93 = store i4 4, i4 %i" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 24 'store' 'store_ln93' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln95 = store i8 0, i8 %j" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 25 'store' 'store_ln95' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.55>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i13 %indvar_flatten20" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 28 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.82ns)   --->   "%icmp_ln91 = icmp_eq  i13 %indvar_flatten20_load, i13 4767" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 30 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.82ns)   --->   "%add_ln91_2 = add i13 %indvar_flatten20_load, i13 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 31 'add' 'add_ln91_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.inc21, void %L6.preheader.exitStub" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 32 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 33 'load' 'j_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_load = load i4 %i"   --->   Operation 34 'load' 'i_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 35 'load' 'c_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.54ns)   --->   "%add_ln91_1 = add i2 %c_load, i2 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 36 'add' 'add_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_L4_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4767, i64 4767, i64 4767"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln93 = icmp_eq  i11 %indvar_flatten_load, i11 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 39 'icmp' 'icmp_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.39ns)   --->   "%select_ln91 = select i1 %icmp_ln93, i4 4, i4 %i_load" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 40 'select' 'select_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%first_iter_129 = icmp_eq  i4 %i_load, i4 4"   --->   Operation 41 'icmp' 'first_iter_129' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node first_iter_1_mid2)   --->   "%or_ln91 = or i1 %icmp_ln93, i1 %first_iter_129" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 42 'or' 'or_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln91)   --->   "%xor_ln91 = xor i1 %icmp_ln93, i1 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 43 'xor' 'xor_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.76ns)   --->   "%icmp_ln95 = icmp_eq  i8 %j_load, i8 227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 44 'icmp' 'icmp_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln91 = and i1 %icmp_ln95, i1 %xor_ln91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 45 'and' 'and_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.17ns)   --->   "%select_ln91_1 = select i1 %icmp_ln93, i2 %add_ln91_1, i2 %c_load" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 46 'select' 'select_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.79ns)   --->   "%add_ln93 = add i4 %select_ln91, i4 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 47 'add' 'add_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node j_mid2)   --->   "%empty_37 = or i1 %and_ln91, i1 %icmp_ln93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 48 'or' 'empty_37' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.39ns) (out node of the LUT)   --->   "%j_mid2 = select i1 %empty_37, i8 0, i8 %j_load" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 49 'select' 'j_mid2' <Predicate = (!icmp_ln91)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.28ns) (out node of the LUT)   --->   "%first_iter_1_mid2 = select i1 %and_ln91, i1 0, i1 %or_ln91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 50 'select' 'first_iter_1_mid2' <Predicate = (!icmp_ln91)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.39ns)   --->   "%select_ln93 = select i1 %and_ln91, i4 %add_ln93, i4 %select_ln91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 51 'select' 'select_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.76ns)   --->   "%first_iter_0 = icmp_eq  i8 %j_mid2, i8 0" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 52 'icmp' 'first_iter_0' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i2 %select_ln91_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 53 'zext' 'zext_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (2.49ns)   --->   "%mul_ln91 = mul i20 %zext_ln91, i20 206116" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 54 'mul' 'mul_ln91' <Predicate = (!icmp_ln91)> <Delay = 2.49> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln91_1 = zext i20 %mul_ln91" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 55 'zext' 'zext_ln91_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.08ns)   --->   "%add_ln91 = add i64 %zext_ln91_1, i64 %inp_img_read" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 56 'add' 'add_ln91' <Predicate = (!icmp_ln91)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln91, i32 2, i32 63" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 57 'partselect' 'trunc_ln' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln93 = sext i62 %trunc_ln" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 58 'sext' 'sext_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln93" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 59 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %first_iter_0, void %for.inc.split, void %new.body.L4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 60 'br' 'br_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %first_iter_1_mid2, void %for.first.iter.for.inc, void %for.first.iter.L4" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 61 'br' 'br_ln93' <Predicate = (!icmp_ln91 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc.split" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 62 'br' 'br_ln95' <Predicate = (!icmp_ln91 & first_iter_0)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.79ns)   --->   "%switch_ln98 = switch i4 %select_ln93, void %arrayidx1772.case.10, i4 4, void %arrayidx1772.case.4, i4 5, void %arrayidx1772.case.5, i4 6, void %arrayidx1772.case.6, i4 7, void %arrayidx1772.case.7, i4 8, void %arrayidx1772.case.8, i4 9, void %arrayidx1772.case.9" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 63 'switch' 'switch_ln98' <Predicate = (!icmp_ln91)> <Delay = 0.79>
ST_2 : Operation 64 [1/1] (0.76ns)   --->   "%add_ln95 = add i8 %j_mid2, i8 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 64 'add' 'add_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.79ns)   --->   "%add_ln93_1 = add i11 %indvar_flatten_load, i11 1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 65 'add' 'add_ln93_1' <Predicate = (!icmp_ln91)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.38ns)   --->   "%select_ln93_1 = select i1 %icmp_ln93, i11 1, i11 %add_ln93_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 66 'select' 'select_ln93_1' <Predicate = (!icmp_ln91)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln91 = store i13 %add_ln91_2, i13 %indvar_flatten20" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 67 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln91 = store i2 %select_ln91_1, i2 %c" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91]   --->   Operation 68 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln93 = store i11 %select_ln93_1, i11 %indvar_flatten" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 69 'store' 'store_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln93 = store i4 %select_ln93, i4 %i" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 70 'store' 'store_ln93' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln95 = store i8 %add_ln95, i8 %j" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 71 'store' 'store_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:95]   --->   Operation 72 'br' 'br_ln95' <Predicate = (!icmp_ln91)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 73 [8/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 73 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 74 [7/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 74 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 75 [6/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 75 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 76 [5/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 76 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 77 [4/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 77 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 78 [3/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 78 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 79 [2/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 79 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i2 %select_ln91_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 80 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [3/3] (0.99ns) (grouped into DSP with root node add_ln98)   --->   "%mul_ln98 = mul i10 %zext_ln98, i10 227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 81 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 82 [1/8] (7.30ns)   --->   "%empty_36 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 1589" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 82 'readreq' 'empty_36' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln93 = br void %for.first.iter.for.inc" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93]   --->   Operation 83 'br' 'br_ln93' <Predicate = (first_iter_0 & first_iter_1_mid2)> <Delay = 0.00>
ST_10 : Operation 84 [2/3] (0.99ns) (grouped into DSP with root node add_ln98)   --->   "%mul_ln98 = mul i10 %zext_ln98, i10 227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 84 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln98)   --->   "%mul_ln98 = mul i10 %zext_ln98, i10 227" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 85 'mul' 'mul_ln98' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln98_1 = zext i8 %j_mid2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 86 'zext' 'zext_ln98_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 87 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln98 = add i10 %mul_ln98, i10 %zext_ln98_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 87 'add' 'add_ln98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 88 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 88 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 89 [1/1] (0.00ns)   --->   "%bitcast_ln98 = bitcast i32 %gmem_addr_read" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 89 'bitcast' 'bitcast_ln98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 114 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.42>

State 12 <SV = 11> <Delay = 1.88>
ST_12 : Operation 90 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln98 = add i10 %mul_ln98, i10 %zext_ln98_1" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 90 'add' 'add_ln98' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln98_2 = zext i10 %add_ln98" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 91 'zext' 'zext_ln98_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (0.00ns)   --->   "%line_buffer_3D_addr = getelementptr i32 %line_buffer_3D, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 92 'getelementptr' 'line_buffer_3D_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%line_buffer_3D_1_addr = getelementptr i32 %line_buffer_3D_1, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 93 'getelementptr' 'line_buffer_3D_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (0.00ns)   --->   "%line_buffer_3D_2_addr = getelementptr i32 %line_buffer_3D_2, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 94 'getelementptr' 'line_buffer_3D_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%line_buffer_3D_3_addr = getelementptr i32 %line_buffer_3D_3, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 95 'getelementptr' 'line_buffer_3D_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (0.00ns)   --->   "%line_buffer_3D_4_addr = getelementptr i32 %line_buffer_3D_4, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 96 'getelementptr' 'line_buffer_3D_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%line_buffer_3D_5_addr = getelementptr i32 %line_buffer_3D_5, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 97 'getelementptr' 'line_buffer_3D_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%line_buffer_3D_6_addr = getelementptr i32 %line_buffer_3D_6, i64 0, i64 %zext_ln98_2" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 98 'getelementptr' 'line_buffer_3D_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln97 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_11" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:97]   --->   Operation 99 'specpipeline' 'specpipeline_ln97' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_5_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 100 'store' 'store_ln98' <Predicate = (select_ln93 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 101 'br' 'br_ln98' <Predicate = (select_ln93 == 9)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_4_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 102 'store' 'store_ln98' <Predicate = (select_ln93 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 103 'br' 'br_ln98' <Predicate = (select_ln93 == 8)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_3_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 104 'store' 'store_ln98' <Predicate = (select_ln93 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 105 'br' 'br_ln98' <Predicate = (select_ln93 == 7)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_2_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 106 'store' 'store_ln98' <Predicate = (select_ln93 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 107 'br' 'br_ln98' <Predicate = (select_ln93 == 6)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_1_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 108 'store' 'store_ln98' <Predicate = (select_ln93 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 109 'br' 'br_ln98' <Predicate = (select_ln93 == 5)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 110 'store' 'store_ln98' <Predicate = (select_ln93 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 111 'br' 'br_ln98' <Predicate = (select_ln93 == 4)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln98 = store i32 %bitcast_ln98, i10 %line_buffer_3D_6_addr" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 112 'store' 'store_ln98' <Predicate = (select_ln93 != 4 & select_ln93 != 5 & select_ln93 != 6 & select_ln93 != 7 & select_ln93 != 8 & select_ln93 != 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 681> <RAM>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln98 = br void %arrayidx1772.exit" [AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98]   --->   Operation 113 'br' 'br_ln98' <Predicate = (select_ln93 != 4 & select_ln93 != 5 & select_ln93 != 6 & select_ln93 != 7 & select_ln93 != 8 & select_ln93 != 9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 13 bit ('indvar_flatten20') [14]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten20' [17]  (0.427 ns)

 <State 2>: 4.552ns
The critical path consists of the following:
	'load' operation 11 bit ('indvar_flatten_load', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) on local variable 'indvar_flatten' [24]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln93', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) [37]  (0.798 ns)
	'select' operation 2 bit ('select_ln91_1', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91) [44]  (0.179 ns)
	'mul' operation 20 bit ('mul_ln91', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91) [52]  (2.490 ns)
	'add' operation 64 bit ('add_ln91', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:91) [54]  (1.085 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) [62]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) [62]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) [62]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) [62]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) [62]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) [62]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) [62]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_36', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:93) [62]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_addr_read', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98) on port 'gmem' (AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98) [80]  (7.300 ns)

 <State 12>: 1.882ns
The critical path consists of the following:
	'add' operation 10 bit of DSP[70] ('add_ln98', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98) [70]  (0.645 ns)
	'getelementptr' operation 10 bit ('line_buffer_3D_5_addr', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98) [77]  (0.000 ns)
	'store' operation 0 bit ('store_ln98', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98) of variable 'bitcast_ln98', AlexNet-FPGA-implementation/Conv1/src/conv1.cpp:98 on array 'line_buffer_3D_5' [84]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
