[{"DBLP title": "MRAM PUF: Using Geometric and Resistive Variations in MRAM Cells.", "DBLP authors": ["Jayita Das", "Kevin Scott", "Sanjukta Bhanja"], "year": 2016, "MAG papers": [{"PaperId": 2346684951, "PaperTitle": "mram puf using geometric and resistive variations in mram cells", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of south florida": 3.0}}], "source": "ES"}, {"DBLP title": "Emerging Technology-Based Design of Primitives for Hardware Security.", "DBLP authors": ["Yu Bi", "Kaveh Shamsi", "Jiann-Shiun Yuan", "Pierre-Emmanuel Gaillardon", "Giovanni De Micheli", "Xunzhao Yin", "Xiaobo Sharon Hu", "Michael T. Niemier", "Yier Jin"], "year": 2016, "MAG papers": [{"PaperId": 1692694227, "PaperTitle": "emerging technology based design of primitives for hardware security", "Year": 2016, "CitationCount": 43, "EstimatedCitation": 65, "Affiliations": {"ecole polytechnique federale de lausanne": 2.0, "university of central florida": 4.0, "university of notre dame": 3.0}}], "source": "ES"}, {"DBLP title": "Spintronic PUFs for Security, Trust, and Authentication.", "DBLP authors": ["Anirudh Iyengar", "Swaroop Ghosh", "Kenneth Ramclam", "Jae-Won Jang", "Cheng-Wei Lin"], "year": 2016, "MAG papers": [{"PaperId": 2344167703, "PaperTitle": "spintronic pufs for security trust and authentication", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of south florida": 5.0}}], "source": "ES"}, {"DBLP title": "STT-MRAM-Based PUF Architecture Exploiting Magnetic Tunnel Junction Fabrication-Induced Variability.", "DBLP authors": ["Elena Ioana Vatajelu", "Giorgio Di Natale", "Mario Barbareschi", "Lionel Torres", "Marco Indaco", "Paolo Prinetto"], "year": 2016, "MAG papers": [{"PaperId": 2345348465, "PaperTitle": "stt mram based puf architecture exploiting magnetic tunnel junction fabrication induced variability", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"polytechnic university of turin": 3.0}}], "source": "ES"}, {"DBLP title": "A Survey on Chip to System Reverse Engineering.", "DBLP authors": ["Shahed E. Quadir", "Junlin Chen", "Domenic Forte", "Navid Asadizanjani", "Sina Shahbazmohamadi", "Lei Wang", "John A. Chandy", "Mark Mohammad Tehranipoor"], "year": 2016, "MAG papers": [{"PaperId": 2336864643, "PaperTitle": "a survey on chip to system reverse engineering", "Year": 2016, "CitationCount": 96, "EstimatedCitation": 148, "Affiliations": {"university of connecticut": 8.0}}], "source": "ES"}, {"DBLP title": "Frontside Versus Backside Laser Injection: A Comparative Study.", "DBLP authors": ["Stephan De Castro", "Jean-Max Dutertre", "Bruno Rouzeyre", "Giorgio Di Natale", "Marie-Lise Flottes"], "year": 2016, "MAG papers": [{"PaperId": 2557581627, "PaperTitle": "frontside versus backside laser injection a comparative study", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Fault-Based Secret Key Retrieval Method for ECDSA: Analysis and Countermeasure.", "DBLP authors": ["Alessandro Barenghi", "Guido Marco Bertoni", "Luca Breveglieri", "Gerardo Pelosi", "Stefano Sanfilippo", "Ruggero Susella"], "year": 2016, "MAG papers": [{"PaperId": 2341538571, "PaperTitle": "a fault based secret key retrieval method for ecdsa analysis and countermeasure", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"polytechnic university of milan": 4.0, "stmicroelectronics": 2.0}}], "source": "ES"}, {"DBLP title": "Beat Frequency Detector-Based High-Speed True Random Number Generators: Statistical Modeling and Analysis.", "DBLP authors": ["Yingjie Lao", "Qianying Tang", "Chris H. Kim", "Keshab K. Parhi"], "year": 2016, "MAG papers": [{"PaperId": 2338778612, "PaperTitle": "beat frequency detector based high speed true random number generators statistical modeling and analysis", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of minnesota": 4.0}}], "source": "ES"}, {"DBLP title": "Real-Time Anomaly Detection Framework for Many-Core Router through Machine-Learning Techniques.", "DBLP authors": ["Amey M. Kulkarni", "Youngok Pino", "Matthew French", "Tinoosh Mohsenin"], "year": 2016, "MAG papers": [{"PaperId": 2442112158, "PaperTitle": "real time anomaly detection framework for many core router through machine learning techniques", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"university of southern california": 2.0, "university of maryland baltimore county": 2.0}}], "source": "ES"}, {"DBLP title": "Gates vs. Splitters: Contradictory Optimization Objectives in the Synthesis of Optical Circuits.", "DBLP authors": ["Arighna Deb", "Robert Wille", "Oliver Kesz\u00f6cze", "Stefan Hillmich", "Rolf Drechsler"], "year": 2016, "MAG papers": [{"PaperId": 2444059250, "PaperTitle": "gates vs splitters contradictory optimization objectives in the synthesis of optical circuits", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of bremen": 4.0, "johannes kepler university of linz": 1.0}}], "source": "ES"}, {"DBLP title": "A Simplified Phase Model for Simulation of Oscillator-Based Computing Systems.", "DBLP authors": ["Yan Fang", "Victor V. Yashin", "Brandon B. Jennings", "Donald M. Chiarulli", "Steven P. Levitan"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "A Fine-Grain, Uniform, Energy-Efficient Delay Element for 2-Phase Bundled-Data Circuits.", "DBLP authors": ["Ajay Singhvi", "Matheus T. Moreira", "Ramy N. Tadros", "Ney Laert Vilar Calazans", "Peter A. Beerel"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "A Fault-Tolerant Ripple-Carry Adder with Controllable-Polarity Transistors.", "DBLP authors": ["Hassan Ghasemzadeh Mohammadi", "Pierre-Emmanuel Gaillardon", "Jian Zhang", "Giovanni De Micheli", "Ernesto S\u00e1nchez", "Matteo Sonza Reorda"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Non-Volatile Processor Based on MRAM for Ultra-Low-Power IoT Devices.", "DBLP authors": ["Sophiane Senni", "Lionel Torres", "Gilles Sassatelli", "Abdoulaye Gamati\u00e9"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Yield, Area, and Energy Optimization in STT-MRAMs Using Failure-Aware ECC.", "DBLP authors": ["Zoha Pajouhi", "Xuanyao Fong", "Anand Raghunathan", "Kaushik Roy"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Optimized Standard Cells for All-Spin Logic.", "DBLP authors": ["Meghna G. Mankalale", "Sachin S. Sapatnekar"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "System-Level Design to Detect Fault Injection Attacks on Embedded Real-Time Applications.", "DBLP authors": ["Wei Jiang", "Liang Wen", "Ke Jiang", "Xia Zhang", "Xiong Pan", "Keran Zhou"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Asymmetric Underlapped FinFETs for Near- and Super-Threshold Logic at Sub-10nm Technology Nodes.", "DBLP authors": ["A. Arun Goud", "Rangharajan Venkatesan", "Anand Raghunathan", "Kaushik Roy"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Electro-Photonic NoC Designs for Kilocore Systems.", "DBLP authors": ["Jos\u00e9 L. Abell\u00e1n", "Chao Chen", "Ajay Joshi"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Ultra-low-leakage, Robust FinFET SRAM Design Using Multiparameter Asymmetric FinFETs.", "DBLP authors": ["Abdullah Guler", "Niraj K. Jha"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Shielding STT-RAM Based Register Files on GPUs against Read Disturbance.", "DBLP authors": ["Hang Zhang", "Xuhao Chen", "Nong Xiao", "Lei Wang", "Fang Liu", "Wei Chen", "Zhiguang Chen"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Source Authentication Techniques for Network-on-Chip Router Configuration Packets.", "DBLP authors": ["Arnab Kumar Biswas"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "A Survey of Techniques for Architecting Processor Components Using Domain-Wall Memory.", "DBLP authors": ["Sparsh Mittal"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Exploiting Idle Hardware to Provide Low Overhead Fault Tolerance for VLIW Processors.", "DBLP authors": ["Anderson L. Sartor", "Arthur Francisco Lorenzon", "Luigi Carro", "Fernanda Lima Kastensmidt", "Stephan Wong", "Antonio C. S. Beck"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Monolayer Transistor SRAMs: Toward Low-Power, Denser Memory Systems.", "DBLP authors": ["Joydeep Rakshit", "Kartik Mohanram", "Runlai Wan", "Kai Tak Lam", "Jing Guo"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "Alleviate Chip Pin Constraint for Multicore Processor by On/Off-Chip Power Delivery System Codesign.", "DBLP authors": ["Xuan Wang", "Jiang Xu", "Zhe Wang", "Haoran Li", "Peng Yang", "Luan H. K. Duong", "Rafael K. V. Maeda", "Zhifei Wang"], "year": 2016, "MAG papers": [], "source": null}, {"DBLP title": "One-Step Sneak-Path Free Read Scheme for Resistive Crossbar Memory.", "DBLP authors": ["Yao Wang", "Liang Rong", "Haibo Wang", "Guangjun Wen"], "year": 2016, "MAG papers": [], "source": null}]