\t (00:00:02) allegro 17.2 S042 Windows SPB 64-bit Edition
\t (00:00:02)     Journal start - Thu Apr 07 18:14:43 2022
\t (00:00:02)         Host=MCT163S08 User=jb7008 Pid=17544 CPUs=16
\t (00:00:02) CmdLine= C:\Cadence\SPB_17.2\tools\bin\allegro.exe -s builder.scr.txt
\t (00:00:02) 
   (00:00:02) Loading axlcore.cxt 
\t (00:00:03) Starting new design...
\i (00:00:03) trapsize 29310
\i (00:00:04) replay builder.scr.txt 
\i (00:00:04) skill 'load "Y:/jb7008/Downloads/ul_87224-8/AllegroV17_2/builder.ile" ' 
   (00:00:04) t
\i (00:00:04) skill 'changeWorkingDir "Y:/jb7008/Downloads/ul_87224-8/AllegroV17_2" ' 
   (00:00:04) t
\i (00:00:04) skill 'LB_createFootprint "Y:/jb7008/Downloads/ul_87224-8/AllegroV17_2/87224-8_TYC.xml" ' 
\t (00:00:04) Reading Footprint XML
\t (00:00:04) Creating padstacks
\t (00:00:04) Starting new design...
\i (00:00:04) trapsize 817
\i (00:00:04) trapsize 840
\i (00:00:04) trapsize 848
\i (00:00:04) trapsize 1168
\i (00:00:04) trapsize 1115
\i (00:00:04) trapsize 1115
\i (00:00:04) trapsize 111549
\t (00:00:04) Performing DRC...
\t (00:00:04) Multithreaded DRC update (16 threads).
\t (00:00:04) No DRC errors detected.
\t (00:00:04) Starting new design...
\i (00:00:04) trapsize 81712
\i (00:00:04) trapsize 84000
\i (00:00:04) trapsize 84814
\i (00:00:04) trapsize 116758
\i (00:00:04) trapsize 111549
\i (00:00:05) trapsize 111549
\t (00:00:05) Opening Design "87224-8_TYC.dra"
\t (00:00:05) Starting new design...
\i (00:00:05) trapsize 81712
\i (00:00:05) trapsize 84000
\i (00:00:05) trapsize 81712
\i (00:00:05) trapsize 116758
\i (00:00:05) trapsize 116758
\i (00:00:05) trapsize 111549
\i (00:00:05) trapsize 24934
\t (00:00:05) Creating TextBlocks
\t (00:00:05) Creating Shapes on Package layers
\t (00:00:05) Creating Pins
\t (00:00:05) Creating Vias
\t (00:00:05) Creating package symbol 'Y:/jb7008/Downloads/ul_87224-8/AllegroV17_2/87224-8_tyc.psm'.
\t (00:00:05) Starting Create symbol...
\t (00:00:06) Symbol Created
\i (00:00:06) trapsize 3128
   (00:00:06) Loading cmds.cxt 
   (00:00:06) Loading skillExt.cxt 
\t (00:00:06) Opening existing design...
\i (00:00:06) trapsize 3128
\i (00:00:06) trapsize 3216
\i (00:00:06) trapsize 3128
\i (00:00:06) trapsize 3275
\d (00:00:06) Design opened: Y:/jb7008/Downloads/ul_87224-8/AllegroV17_2/87224-8_TYC.dra
\t (00:00:06) Symbol Saved
   (00:00:06) t
\i (00:00:06) scriptmode +i +n 
\i (00:00:06) step pkg map 
\i (00:00:06) setwindow form.pkgmap3d 
\i (00:00:06) FORM pkgmap3d stplist 87224-8_TYC.step 
\i (00:00:07) FORM pkgmap3d rotation_x 0 
\i (00:00:07) FORM pkgmap3d save_current 
\i (00:00:07) FORM pkgmap3d done 
\i (00:00:07) setwindow pcb 
\i (00:00:07) save 
\i (00:00:07) fillin yes 
\t (00:00:07) Symbol '87224-8_tyc.psm' created.
\i (00:00:07) exit 
\t (00:00:08)     Journal end - Thu Apr 07 18:14:49 2022
