<stg><name>backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3</name>


<trans_list>

<trans id="75" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="25" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %temp = alloca i32 1

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i_30 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:4 %p_read312 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3

]]></Node>
<StgValue><ssdm name="p_read312"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:5 %p_read211 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2

]]></Node>
<StgValue><ssdm name="p_read211"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:6 %p_read110 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1

]]></Node>
<StgValue><ssdm name="p_read110"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:7 %p_read_147 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read

]]></Node>
<StgValue><ssdm name="p_read_147"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i6 0, i6 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:9 %store_ln71 = store i4 0, i4 %i_30

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:10 %store_ln74 = store i3 0, i3 %k

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="25" op_1_bw="25">
<![CDATA[
newFuncRoot:11 %store_ln67 = store i25 0, i25 %temp

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body8.i:0 %indvar_flatten6_load = load i6 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.i:1 %icmp_ln71 = icmp_eq  i6 %indvar_flatten6_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln71"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body8.i:2 %add_ln71 = add i6 %indvar_flatten6_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln71"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i:3 %br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.for.body8.i.261, void %_Z6matmulILm8ELm4ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT1_EEXT_EERKS0_IS0_IS4_XT0_EEXT_EERKS0_IS5_XT0_EE.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i.261:1 %k_load = load i3 %k

]]></Node>
<StgValue><ssdm name="k_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i.261:2 %i_30_load = load i4 %i_30

]]></Node>
<StgValue><ssdm name="i_30_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.for.body8.i.261:3 %i = add i4 %i_30_load, i4 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i.261:6 %icmp_ln74 = icmp_eq  i3 %k_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln74"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i.261:7 %select_ln71 = select i1 %icmp_ln74, i3 0, i3 %k_load

]]></Node>
<StgValue><ssdm name="select_ln71"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
fpga_resource_hint.for.body8.i.261:8 %select_ln71_11 = select i1 %icmp_ln74, i4 %i, i4 %i_30_load

]]></Node>
<StgValue><ssdm name="select_ln71_11"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body8.i.261:9 %trunc_ln71 = trunc i4 %select_ln71_11

]]></Node>
<StgValue><ssdm name="trunc_ln71"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
fpga_resource_hint.for.body8.i.261:11 %tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln71, i2 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i.261:12 %zext_ln79 = zext i3 %select_ln71

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.for.body8.i.261:13 %add_ln79_2 = add i5 %tmp_3, i5 %zext_ln79

]]></Node>
<StgValue><ssdm name="add_ln79_2"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body8.i.261:14 %zext_ln79_2 = zext i5 %add_ln79_2

]]></Node>
<StgValue><ssdm name="zext_ln79_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i.261:15 %w_l_plus1_T_addr = getelementptr i25 %w_l_plus1_T, i64 0, i64 %zext_ln79_2

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i.261:16 %trunc_ln74 = trunc i3 %select_ln71

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body8.i.261:19 %w_l_plus1_T_load = load i5 %w_l_plus1_T_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="25" op_1_bw="2" op_2_bw="25" op_3_bw="2" op_4_bw="25" op_5_bw="2" op_6_bw="25" op_7_bw="2" op_8_bw="25" op_9_bw="25" op_10_bw="2">
<![CDATA[
fpga_resource_hint.for.body8.i.261:21 %tmp_s = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %p_read_147, i2 1, i25 %p_read110, i2 2, i25 %p_read211, i2 3, i25 %p_read312, i25 0, i2 %trunc_ln74

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln71" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0">
<![CDATA[
_Z6matmulILm8ELm4ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT1_EEXT_EERKS0_IS0_IS4_XT0_EEXT_EERKS0_IS5_XT0_EE.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="25" op_0_bw="25" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i.261:0 %temp_load = load i25 %temp

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i.261:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i.261:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="4">
<![CDATA[
fpga_resource_hint.for.body8.i.261:10 %zext_ln71 = zext i4 %select_ln71_11

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i.261:17 %specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_75

]]></Node>
<StgValue><ssdm name="specpipeline_ln75"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i.261:18 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="25" op_0_bw="5">
<![CDATA[
fpga_resource_hint.for.body8.i.261:19 %w_l_plus1_T_load = load i5 %w_l_plus1_T_addr

]]></Node>
<StgValue><ssdm name="w_l_plus1_T_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="50" op_0_bw="25">
<![CDATA[
fpga_resource_hint.for.body8.i.261:20 %sext_ln79 = sext i25 %w_l_plus1_T_load

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="50" op_0_bw="25">
<![CDATA[
fpga_resource_hint.for.body8.i.261:22 %sext_ln79_3 = sext i25 %tmp_s

]]></Node>
<StgValue><ssdm name="sext_ln79_3"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="50" op_0_bw="50" op_1_bw="50">
<![CDATA[
fpga_resource_hint.for.body8.i.261:23 %mul_ln79 = mul i50 %sext_ln79_3, i50 %sext_ln79

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i.261:24 %specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 12, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln76"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
fpga_resource_hint.for.body8.i.261:25 %select_ln71_12 = select i1 %icmp_ln74, i25 0, i25 %temp_load

]]></Node>
<StgValue><ssdm name="select_ln71_12"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="42" op_0_bw="42" op_1_bw="25" op_2_bw="17">
<![CDATA[
fpga_resource_hint.for.body8.i.261:26 %shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %select_ln71_12, i17 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="42" op_0_bw="50">
<![CDATA[
fpga_resource_hint.for.body8.i.261:27 %trunc_ln79 = trunc i50 %mul_ln79

]]></Node>
<StgValue><ssdm name="trunc_ln79"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
fpga_resource_hint.for.body8.i.261:28 %add_ln79 = add i42 %shl_ln, i42 %trunc_ln79

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="42" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i.261:29 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i42 %add_ln79, i64 8, i64 3, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="25" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.for.body8.i.261:30 %temp_77 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %add_ln79, i32 17, i32 41

]]></Node>
<StgValue><ssdm name="temp_77"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.for.body8.i.261:31 %rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend7"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i.261:32 %k_7 = add i3 %select_ln71, i3 1

]]></Node>
<StgValue><ssdm name="k_7"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.for.body8.i.261:33 %icmp_ln74_6 = icmp_eq  i3 %k_7, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln74_6"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="3" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_hint.for.body8.i.261:34 %agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln71

]]></Node>
<StgValue><ssdm name="agg_result_0_addr"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.for.body8.i.261:35 %br_ln74 = br i1 %icmp_ln74_6, void %new.latch.for.body8.i.split, void %last.iter.for.body8.i.split

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="25" op_1_bw="3">
<![CDATA[
last.iter.for.body8.i.split:0 %store_ln81 = store i25 %temp_77, i3 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln74_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
last.iter.for.body8.i.split:1 %br_ln74 = br void %new.latch.for.body8.i.split

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body8.i.split:0 %store_ln71 = store i6 %add_ln71, i6 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body8.i.split:1 %store_ln71 = store i4 %select_ln71_11, i4 %i_30

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body8.i.split:2 %store_ln74 = store i3 %k_7, i3 %k

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="25" op_1_bw="25" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.for.body8.i.split:3 %store_ln67 = store i25 %temp_77, i25 %temp

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
new.latch.for.body8.i.split:4 %br_ln74 = br void %for.body8.i

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="76" name="w_l_plus1_T" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="w_l_plus1_T"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="77" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="78" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="79" name="p_read2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read2"/></StgValue>
</port>
<port id="80" name="p_read3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read3"/></StgValue>
</port>
<port id="81" name="agg_result_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="83" from="StgValue_82" to="temp" fromId="82" toId="5">
</dataflow>
<dataflow id="84" from="StgValue_82" to="k" fromId="82" toId="6">
</dataflow>
<dataflow id="85" from="StgValue_82" to="i_30" fromId="82" toId="7">
</dataflow>
<dataflow id="86" from="StgValue_82" to="indvar_flatten6" fromId="82" toId="8">
</dataflow>
<dataflow id="88" from="_ssdm_op_Read.ap_auto.i25" to="p_read312" fromId="87" toId="9">
</dataflow>
<dataflow id="89" from="p_read3" to="p_read312" fromId="80" toId="9">
</dataflow>
<dataflow id="90" from="_ssdm_op_Read.ap_auto.i25" to="p_read211" fromId="87" toId="10">
</dataflow>
<dataflow id="91" from="p_read2" to="p_read211" fromId="79" toId="10">
</dataflow>
<dataflow id="92" from="_ssdm_op_Read.ap_auto.i25" to="p_read110" fromId="87" toId="11">
</dataflow>
<dataflow id="93" from="p_read1" to="p_read110" fromId="78" toId="11">
</dataflow>
<dataflow id="94" from="_ssdm_op_Read.ap_auto.i25" to="p_read_147" fromId="87" toId="12">
</dataflow>
<dataflow id="95" from="p_read" to="p_read_147" fromId="77" toId="12">
</dataflow>
<dataflow id="97" from="StgValue_96" to="store_ln0" fromId="96" toId="13">
</dataflow>
<dataflow id="98" from="indvar_flatten6" to="store_ln0" fromId="8" toId="13">
</dataflow>
<dataflow id="100" from="StgValue_99" to="store_ln71" fromId="99" toId="14">
</dataflow>
<dataflow id="101" from="i_30" to="store_ln71" fromId="7" toId="14">
</dataflow>
<dataflow id="103" from="StgValue_102" to="store_ln74" fromId="102" toId="15">
</dataflow>
<dataflow id="104" from="k" to="store_ln74" fromId="6" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_105" to="store_ln67" fromId="105" toId="16">
</dataflow>
<dataflow id="107" from="temp" to="store_ln67" fromId="5" toId="16">
</dataflow>
<dataflow id="108" from="indvar_flatten6" to="indvar_flatten6_load" fromId="8" toId="18">
</dataflow>
<dataflow id="109" from="indvar_flatten6_load" to="icmp_ln71" fromId="18" toId="19">
</dataflow>
<dataflow id="111" from="StgValue_110" to="icmp_ln71" fromId="110" toId="19">
</dataflow>
<dataflow id="112" from="indvar_flatten6_load" to="add_ln71" fromId="18" toId="20">
</dataflow>
<dataflow id="114" from="StgValue_113" to="add_ln71" fromId="113" toId="20">
</dataflow>
<dataflow id="115" from="icmp_ln71" to="br_ln71" fromId="19" toId="21">
</dataflow>
<dataflow id="116" from="k" to="k_load" fromId="6" toId="22">
</dataflow>
<dataflow id="117" from="i_30" to="i_30_load" fromId="7" toId="23">
</dataflow>
<dataflow id="118" from="i_30_load" to="i" fromId="23" toId="24">
</dataflow>
<dataflow id="120" from="StgValue_119" to="i" fromId="119" toId="24">
</dataflow>
<dataflow id="121" from="k_load" to="icmp_ln74" fromId="22" toId="25">
</dataflow>
<dataflow id="123" from="StgValue_122" to="icmp_ln74" fromId="122" toId="25">
</dataflow>
<dataflow id="124" from="icmp_ln74" to="select_ln71" fromId="25" toId="26">
</dataflow>
<dataflow id="125" from="StgValue_102" to="select_ln71" fromId="102" toId="26">
</dataflow>
<dataflow id="126" from="k_load" to="select_ln71" fromId="22" toId="26">
</dataflow>
<dataflow id="127" from="icmp_ln74" to="select_ln71_11" fromId="25" toId="27">
</dataflow>
<dataflow id="128" from="i" to="select_ln71_11" fromId="24" toId="27">
</dataflow>
<dataflow id="129" from="i_30_load" to="select_ln71_11" fromId="23" toId="27">
</dataflow>
<dataflow id="130" from="select_ln71_11" to="trunc_ln71" fromId="27" toId="28">
</dataflow>
<dataflow id="132" from="_ssdm_op_BitConcatenate.i5.i3.i2" to="tmp_3" fromId="131" toId="29">
</dataflow>
<dataflow id="133" from="trunc_ln71" to="tmp_3" fromId="28" toId="29">
</dataflow>
<dataflow id="135" from="StgValue_134" to="tmp_3" fromId="134" toId="29">
</dataflow>
<dataflow id="136" from="select_ln71" to="zext_ln79" fromId="26" toId="30">
</dataflow>
<dataflow id="137" from="tmp_3" to="add_ln79_2" fromId="29" toId="31">
</dataflow>
<dataflow id="138" from="zext_ln79" to="add_ln79_2" fromId="30" toId="31">
</dataflow>
<dataflow id="139" from="add_ln79_2" to="zext_ln79_2" fromId="31" toId="32">
</dataflow>
<dataflow id="140" from="w_l_plus1_T" to="w_l_plus1_T_addr" fromId="76" toId="33">
</dataflow>
<dataflow id="142" from="StgValue_141" to="w_l_plus1_T_addr" fromId="141" toId="33">
</dataflow>
<dataflow id="143" from="zext_ln79_2" to="w_l_plus1_T_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="144" from="select_ln71" to="trunc_ln74" fromId="26" toId="34">
</dataflow>
<dataflow id="145" from="w_l_plus1_T_addr" to="w_l_plus1_T_load" fromId="33" toId="35">
</dataflow>
<dataflow id="147" from="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2" to="tmp_s" fromId="146" toId="36">
</dataflow>
<dataflow id="148" from="StgValue_134" to="tmp_s" fromId="134" toId="36">
</dataflow>
<dataflow id="149" from="p_read_147" to="tmp_s" fromId="12" toId="36">
</dataflow>
<dataflow id="151" from="StgValue_150" to="tmp_s" fromId="150" toId="36">
</dataflow>
<dataflow id="152" from="p_read110" to="tmp_s" fromId="11" toId="36">
</dataflow>
<dataflow id="154" from="StgValue_153" to="tmp_s" fromId="153" toId="36">
</dataflow>
<dataflow id="155" from="p_read211" to="tmp_s" fromId="10" toId="36">
</dataflow>
<dataflow id="157" from="StgValue_156" to="tmp_s" fromId="156" toId="36">
</dataflow>
<dataflow id="158" from="p_read312" to="tmp_s" fromId="9" toId="36">
</dataflow>
<dataflow id="160" from="StgValue_159" to="tmp_s" fromId="159" toId="36">
</dataflow>
<dataflow id="161" from="trunc_ln74" to="tmp_s" fromId="34" toId="36">
</dataflow>
<dataflow id="162" from="temp" to="temp_load" fromId="5" toId="37">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="163" toId="38">
</dataflow>
<dataflow id="166" from="VITIS_LOOP_71_1_VITIS_LOOP_74_3_str" to="specloopname_ln0" fromId="165" toId="38">
</dataflow>
<dataflow id="168" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="167" toId="39">
</dataflow>
<dataflow id="170" from="StgValue_169" to="speclooptripcount_ln0" fromId="169" toId="39">
</dataflow>
<dataflow id="171" from="StgValue_169" to="speclooptripcount_ln0" fromId="169" toId="39">
</dataflow>
<dataflow id="172" from="StgValue_169" to="speclooptripcount_ln0" fromId="169" toId="39">
</dataflow>
<dataflow id="173" from="select_ln71_11" to="zext_ln71" fromId="27" toId="40">
</dataflow>
<dataflow id="175" from="_ssdm_op_SpecPipeline" to="specpipeline_ln75" fromId="174" toId="41">
</dataflow>
<dataflow id="177" from="StgValue_176" to="specpipeline_ln75" fromId="176" toId="41">
</dataflow>
<dataflow id="179" from="StgValue_178" to="specpipeline_ln75" fromId="178" toId="41">
</dataflow>
<dataflow id="180" from="StgValue_178" to="specpipeline_ln75" fromId="178" toId="41">
</dataflow>
<dataflow id="181" from="StgValue_178" to="specpipeline_ln75" fromId="178" toId="41">
</dataflow>
<dataflow id="183" from="empty_75" to="specpipeline_ln75" fromId="182" toId="41">
</dataflow>
<dataflow id="185" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="184" toId="42">
</dataflow>
<dataflow id="187" from="empty_68" to="rbegin6" fromId="186" toId="42">
</dataflow>
<dataflow id="188" from="w_l_plus1_T_addr" to="w_l_plus1_T_load" fromId="33" toId="43">
</dataflow>
<dataflow id="189" from="w_l_plus1_T_load" to="sext_ln79" fromId="43" toId="44">
</dataflow>
<dataflow id="190" from="tmp_s" to="sext_ln79_3" fromId="36" toId="45">
</dataflow>
<dataflow id="191" from="sext_ln79_3" to="mul_ln79" fromId="45" toId="46">
</dataflow>
<dataflow id="192" from="sext_ln79" to="mul_ln79" fromId="44" toId="46">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecFUCore" to="specfucore_ln76" fromId="193" toId="47">
</dataflow>
<dataflow id="195" from="mul_ln79" to="specfucore_ln76" fromId="46" toId="47">
</dataflow>
<dataflow id="197" from="StgValue_196" to="specfucore_ln76" fromId="196" toId="47">
</dataflow>
<dataflow id="199" from="StgValue_198" to="specfucore_ln76" fromId="198" toId="47">
</dataflow>
<dataflow id="201" from="StgValue_200" to="specfucore_ln76" fromId="200" toId="47">
</dataflow>
<dataflow id="202" from="icmp_ln74" to="select_ln71_12" fromId="25" toId="48">
</dataflow>
<dataflow id="203" from="StgValue_105" to="select_ln71_12" fromId="105" toId="48">
</dataflow>
<dataflow id="204" from="temp_load" to="select_ln71_12" fromId="37" toId="48">
</dataflow>
<dataflow id="206" from="_ssdm_op_BitConcatenate.i42.i25.i17" to="shl_ln" fromId="205" toId="49">
</dataflow>
<dataflow id="207" from="select_ln71_12" to="shl_ln" fromId="48" toId="49">
</dataflow>
<dataflow id="209" from="StgValue_208" to="shl_ln" fromId="208" toId="49">
</dataflow>
<dataflow id="210" from="mul_ln79" to="trunc_ln79" fromId="46" toId="50">
</dataflow>
<dataflow id="211" from="shl_ln" to="add_ln79" fromId="49" toId="51">
</dataflow>
<dataflow id="212" from="trunc_ln79" to="add_ln79" fromId="50" toId="51">
</dataflow>
<dataflow id="213" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="193" toId="52">
</dataflow>
<dataflow id="214" from="add_ln79" to="specfucore_ln77" fromId="51" toId="52">
</dataflow>
<dataflow id="216" from="StgValue_215" to="specfucore_ln77" fromId="215" toId="52">
</dataflow>
<dataflow id="217" from="StgValue_198" to="specfucore_ln77" fromId="198" toId="52">
</dataflow>
<dataflow id="218" from="StgValue_200" to="specfucore_ln77" fromId="200" toId="52">
</dataflow>
<dataflow id="220" from="_ssdm_op_PartSelect.i25.i42.i32.i32" to="temp_77" fromId="219" toId="53">
</dataflow>
<dataflow id="221" from="add_ln79" to="temp_77" fromId="51" toId="53">
</dataflow>
<dataflow id="223" from="StgValue_222" to="temp_77" fromId="222" toId="53">
</dataflow>
<dataflow id="225" from="StgValue_224" to="temp_77" fromId="224" toId="53">
</dataflow>
<dataflow id="227" from="_ssdm_op_SpecRegionEnd" to="rend7" fromId="226" toId="54">
</dataflow>
<dataflow id="228" from="empty_68" to="rend7" fromId="186" toId="54">
</dataflow>
<dataflow id="229" from="rbegin6" to="rend7" fromId="42" toId="54">
</dataflow>
<dataflow id="230" from="select_ln71" to="k_7" fromId="26" toId="55">
</dataflow>
<dataflow id="232" from="StgValue_231" to="k_7" fromId="231" toId="55">
</dataflow>
<dataflow id="233" from="k_7" to="icmp_ln74_6" fromId="55" toId="56">
</dataflow>
<dataflow id="234" from="StgValue_122" to="icmp_ln74_6" fromId="122" toId="56">
</dataflow>
<dataflow id="235" from="agg_result_0" to="agg_result_0_addr" fromId="81" toId="57">
</dataflow>
<dataflow id="236" from="StgValue_141" to="agg_result_0_addr" fromId="141" toId="57">
</dataflow>
<dataflow id="237" from="zext_ln71" to="agg_result_0_addr" fromId="40" toId="57">
</dataflow>
<dataflow id="238" from="icmp_ln74_6" to="br_ln74" fromId="56" toId="58">
</dataflow>
<dataflow id="239" from="temp_77" to="store_ln81" fromId="53" toId="59">
</dataflow>
<dataflow id="240" from="agg_result_0_addr" to="store_ln81" fromId="57" toId="59">
</dataflow>
<dataflow id="241" from="add_ln71" to="store_ln71" fromId="20" toId="61">
</dataflow>
<dataflow id="242" from="indvar_flatten6" to="store_ln71" fromId="8" toId="61">
</dataflow>
<dataflow id="243" from="select_ln71_11" to="store_ln71" fromId="27" toId="62">
</dataflow>
<dataflow id="244" from="i_30" to="store_ln71" fromId="7" toId="62">
</dataflow>
<dataflow id="245" from="k_7" to="store_ln74" fromId="55" toId="63">
</dataflow>
<dataflow id="246" from="k" to="store_ln74" fromId="6" toId="63">
</dataflow>
<dataflow id="247" from="temp_77" to="store_ln67" fromId="53" toId="64">
</dataflow>
<dataflow id="248" from="temp" to="store_ln67" fromId="5" toId="64">
</dataflow>
<dataflow id="249" from="icmp_ln71" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="250" from="icmp_ln74" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="251" from="icmp_ln74_6" to="StgValue_3" fromId="56" toId="3">
</dataflow>
</dataflows>


</stg>
