# Verilog_example

Use to record some verilog project
