# do Rproc_MD_MI_C_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/eloi/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:25 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_cntl_seg_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_cntl_seg_pkg
# End time: 21:18:25 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:25 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/tipos_constantes_pkg/retardos_cntl_seg_C_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_cntl_seg_C_pkg
# End time: 21:18:25 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:25 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package riscv32_coop_funct_pkg
# End time: 21:18:25 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:25 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_pkg
# End time: 21:18:25 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:25 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_even_pkg
# End time: 21:18:25 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:25 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/retardos_RegDes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_RegDes_pkg
# End time: 21:18:25 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:25 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cte_tipos_deco_camino_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package param_disenyo_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2M.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2M
# -- Compiling architecture comportamiento of mux2M
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package tipos_constan_memoria_I_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_secuenciamiento_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package Rcomponentes_secuenciamiento_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/Rcomponentes_secuenciamiento_C_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package Rcomponentes_secuenciamiento_C_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_cam_datos_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package Rcomponentes_cam_datos_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/Rcomponentes_cam_datos_C_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package Rcomponentes_cam_datos_C_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_decodificador_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rcomponentes_decodificador_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package Rcomponentes_decodificador_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package tipos_constan_memoria_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling package cte_tipos_UF_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/componentes_cntl_seg_pkg/componentes_control_seg_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_control_seg_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/componentes_cntl_seg_pkg/componentes_control_seg_C_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_control_seg_C_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/RegDes_pkg/RegDes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Compiling package RegDes_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/componentes_cortos_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_cortos_pkg
# End time: 21:18:26 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:26 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/componentes_cortos_pkg/Rcomponentes_cortos_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package Rcomponentes_cortos_pkg
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CP/CODIGO/RregCP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity RregCP
# -- Compiling architecture comportamiento of RregCP
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/muxIns.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity muxIns
# -- Compiling architecture comportamiento of muxIns
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_DL_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RDB_DL_N
# -- Compiling architecture comportamiento of RDB_DL_N
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling entity decocamino
# -- Compiling architecture comportamiento of decocamino
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopALU
# -- Compiling architecture comportamiento of decoopALU
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopMD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopMD
# -- Compiling architecture comportamiento of decoopMD
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling entity deco_excep
# -- Compiling architecture comportamiento of deco_excep
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDB_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RDB_N
# -- Compiling architecture comportamiento of RDB_N
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/FMTD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity FMTD
# -- Compiling architecture compor of FMTD
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_N
# -- Compiling architecture comportamiento of RD_N
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RDI_1
# -- Compiling architecture comportamiento of RDI_1
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_1
# -- Compiling architecture comportamiento of RD_1
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/BR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity BR
# -- Compiling architecture compor of BR
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity mux2
# -- Compiling architecture comportamiento of mux2
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd(24): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd(25): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RDI_N.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RDI_N
# -- Compiling architecture comportamiento of RDI_N
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity mux3
# -- Compiling architecture comportamiento of mux3
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(24): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(25): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(26): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(24): (vcom-1322) Selected waveforms choice (generic "sel1") cannot be checked for uniqueness.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(25): (vcom-1322) Selected waveforms choice (generic "sel2") cannot be checked for uniqueness.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(26): (vcom-1322) Selected waveforms choice (generic "sel3") cannot be checked for uniqueness.
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:27 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/REGISTRO_DESACOPLO/CODIGO/RD_D.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_RegDes_pkg
# -- Compiling entity RD_D
# -- Compiling architecture comportamiento of RD_D
# End time: 21:18:27 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Compiling entity cuatro
# -- Compiling architecture comportamiento of cuatro
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity sumador
# -- Compiling architecture comportamiento of sumador
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/FMTS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity FMTS
# -- Compiling architecture compor of FMTS
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity muxdirec
# -- Compiling architecture comportamiento of muxdirec
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd(24): (vcom-1563) Choice in selected signal assignment must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd(25): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity sum_secu
# -- Compiling architecture comportamiento of sum_secu
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_MI.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_even_pkg
# -- Compiling entity acceso_MI
# -- Compiling architecture comport of acceso_MI
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_MD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_even_pkg
# -- Compiling entity acceso_MD
# -- Compiling architecture comport of acceso_MD
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/VALIDACION/CODIGO/valreg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity valreg
# -- Compiling architecture compor of valreg
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/COMPARADOR/CODIGO/cmp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Compiling entity cmp
# -- Compiling architecture compor of cmp
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/inst_latproh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity inst_latproh
# -- Compiling architecture compor of inst_latproh
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDRD/CODIGO/LDRD_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_cntl_seg_C_pkg
# -- Compiling entity LDRD_C
# -- Compiling architecture comportamiento of LDRD_C
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package componentes_MD_pkg
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/componentes_MD_pkg/Rcomponentes_MD_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package Rcomponentes_MD_pkg
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/componentes_MD_pkg/Rcomponentes_MD_C_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package Rcomponentes_MD_C_pkg
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/componentes_MI_pkg/Rcomponentes_MI_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package Rcomponentes_MI_pkg
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package Rcomponentes_proc_MD_MI_pkg
# End time: 21:18:28 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:28 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/componentes_proc_MD_MI_pkg/Rcomponentes_proc_MD_MI_C_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package Rcomponentes_proc_MD_MI_C_pkg
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package inicializa_mem_I_pkg
# -- Compiling package body inicializa_mem_I_pkg
# -- Loading package inicializa_mem_I_pkg
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package inicializa_mem_pkg
# -- Compiling package body inicializa_mem_pkg
# -- Loading package inicializa_mem_pkg
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/RDeco_cam_dat_secu_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package Rcomponentes_cam_datos_pkg
# -- Loading package Rcomponentes_cam_datos_C_pkg
# -- Loading package Rcomponentes_decodificador_pkg
# -- Loading package Rcomponentes_secuenciamiento_pkg
# -- Loading package Rcomponentes_secuenciamiento_C_pkg
# -- Compiling entity RDeco_cam_dat_secu_C
# -- Compiling architecture estructural of RDeco_cam_dat_secu_C
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/Rdecodificador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_decodificador_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity Rdecodificador
# -- Compiling architecture estructural of Rdecodificador
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_decodificador_pkg
# -- Compiling entity decodificador
# -- Compiling architecture estructural of decodificador
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopSEC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopSEC
# -- Compiling architecture comportamiento of decoopSEC
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/Rcamino_datos_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Loading package Rcomponentes_cam_datos_pkg
# -- Loading package Rcomponentes_cam_datos_C_pkg
# -- Loading package Rcomponentes_cortos_pkg
# -- Compiling entity Rcamino_datos_C
# -- Compiling architecture estructural of Rcamino_datos_C
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/RFMTD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RFMTD
# -- Compiling architecture estructural of RFMTD
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/RBR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RBR
# -- Compiling architecture compor of RBR
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosDL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_cortos_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RcortosDL
# -- Compiling architecture estructural of RcortosDL
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/cortos.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Compiling entity cortos
# -- Compiling architecture estructural of cortos
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CORTOCIRCUITOS/CODIGO/RcortosALU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_cortos_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RcortosALU
# -- Compiling architecture estructural of RcortosALU
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL1_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RmL1_C
# -- Compiling architecture estructural of RmL1_C
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmL2_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RmL2_C
# -- Compiling architecture estructural of RmL2_C
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/Ralu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity Ralu
# -- Compiling architecture compor of Ralu
# End time: 21:18:29 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:29 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity alu
# -- Compiling architecture compor of alu
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(36): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(37): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(38): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(44): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(51): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(52): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(53): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(54): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(55): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(56): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 10
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/RmES.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package RegDes_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Compiling entity RmES
# -- Compiling architecture estructural of RmES
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/RDECS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RDECS
# -- Compiling architecture estructural of RDECS
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity DECS
# -- Compiling architecture comporta of DECS
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd(30): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd(34): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd(38): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd(42): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd(46): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd(50): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd(54): (vcom-1937) Choice in CASE statement alternative must be locally static.
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/DECS.vhd(56): (vcom-1937) Choice in CASE statement alternative must be locally static.
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/Rcamino_secuen_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Loading package Rcomponentes_secuenciamiento_pkg
# -- Loading package Rcomponentes_secuenciamiento_C_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity Rcamino_secuen_C
# -- Compiling architecture estructural of Rcamino_secuen_C
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/RFMTS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RFMTS
# -- Compiling architecture estructural of RFMTS
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmuxdirec_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity Rmuxdirec_C
# -- Compiling architecture comportamiento of Rmuxdirec_C
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/Rsum_secu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity Rsum_secu
# -- Compiling architecture estructural of Rsum_secu
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity eval
# -- Compiling architecture comport of eval
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/RmuxmSIC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RmuxmSIC
# -- Compiling architecture estructural of RmuxmSIC
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/Rmxsecseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity Rmxsecseg
# -- Compiling architecture estructural of Rmxsecseg
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling entity sel_byte
# -- Compiling architecture estructura of sel_byte
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/FMTL_sel_signo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity FMTL_sel_signo
# -- Compiling architecture comportamiento of FMTL_sel_signo
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/LIB/CODIGO/LIB_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package componentes_control_seg_C_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LIB_C
# -- Compiling architecture estructural of LIB_C
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/RdecoPBRopSEC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RdecoPBRopSEC
# -- Compiling architecture estructural of RdecoPBRopSEC
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/DECO_PBR_opSEC/CODIGO/decoPBRopSEC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoPBRopSEC
# -- Compiling architecture comportamiento of decoPBRopSEC
# End time: 21:18:30 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:30 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/ENSAM_RD/CODIGO/ensam_RD_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package componentes_control_seg_C_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity ensam_RD_C
# -- Compiling architecture estructural of ensam_RD_C
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity senya_cntlRD
# -- Compiling architecture estructural of senya_cntlRD
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDD/CODIGO/LDD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LDD
# -- Compiling architecture estructural of LDD
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LATPROH/CODIGO/latproh.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity latproh
# -- Compiling architecture estruc of latproh
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/CONTROL_SEG_CORTOS/COMPONENTES/LDC/CODIGO/LDC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package RegDes_pkg
# -- Loading package retardos_cntl_seg_C_pkg
# -- Compiling entity LDC
# -- Compiling architecture estructural of LDC
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/ENSAM_RS/CODIGO/ensam_RS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity ensam_RS
# -- Compiling architecture estructural of ensam_RS
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/SENYALES_CNTL/CODIGO/senya_cntlRS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity senya_cntlRS
# -- Compiling architecture estructural of senya_cntlRS
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LDRS/CODIGO/LDRS.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LDRS
# -- Compiling architecture comportamiento of LDRS
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/CONTROL_SEGMENTACION/COMPONENTES/LGR/CODIGO/LGR.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package retardos_cntl_seg_pkg
# -- Compiling entity LGR
# -- Compiling architecture comportamiento of LGR
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/CODIGO/Rproc_MD_MI_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package Rcomponentes_proc_MD_MI_pkg
# -- Loading package Rcomponentes_proc_MD_MI_C_pkg
# -- Loading package componentes_control_seg_pkg
# -- Loading package componentes_control_seg_C_pkg
# -- Compiling entity Rproc_MD_MI_C
# -- Compiling architecture estructural of Rproc_MD_MI_C
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST_INY_Pcero.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package Rcomponentes_MI_pkg
# -- Compiling entity Rcam_MEM_INST_INY_Pcero
# -- Compiling architecture estructural of Rcam_MEM_INST_INY_Pcero
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/ENSAMBLADO_componentes_MI/CODIGO/Rcam_MEM_INST.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package retardos_pkg
# -- Loading package Rcomponentes_MI_pkg
# -- Compiling entity Rcam_MEM_INST
# -- Compiling architecture estruc of Rcam_MEM_INST
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MI/memoria_MI/CODIGO/RMI.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package retardos_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package inicializa_mem_I_pkg
# -- Compiling entity RMI
# -- Compiling architecture rtl of RMI
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/ENSAMBLADO_compontes_memoria/CODIGO/Rcam_MEM_DATOS_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package Rcomponentes_MD_pkg
# -- Loading package Rcomponentes_MD_C_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity Rcam_MEM_DATOS_C
# -- Compiling architecture estruc of Rcam_MEM_DATOS_C
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/RFMTE_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package componentes_MD_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RFMTE_C
# -- Compiling architecture estructura of RFMTE_C
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/FMTE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTE
# -- Compiling architecture estructural of FMTE
# End time: 21:18:31 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:31 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alinearE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity alinearE
# -- Compiling architecture estructura of alinearE
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/memoria_ram/CODIGO/RMD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package inicializa_mem_pkg
# -- Compiling entity RMD
# -- Compiling architecture rtl of RMD
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/RFMTL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package componentes_MD_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity RFMTL
# -- Compiling architecture estructural of RFMTL
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/FMTL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTL
# -- Compiling architecture estructural of FMTL
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity alinear
# -- Compiling architecture estructural of alinear
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/FMTL_extsig.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTL_extsig
# -- Compiling architecture estructural of FMTL_extsig
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB5/PROC_SEGMENTADO/MD/COMPONENTES/ACCESO/CODIGO/Racceso_MD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_even_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package componentes_MD_pkg
# -- Loading package RegDes_pkg
# -- Compiling entity Racceso_MD
# -- Compiling architecture estructural of Racceso_MD
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/generar_impri_instruc_pkg/imprimir_inst_ascii_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/generar_impri_instruc_pkg/imprimir_inst_ascii_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling package imprimir_inst_ascii_pkg
# -- Compiling package body imprimir_inst_ascii_pkg
# -- Loading package imprimir_inst_ascii_pkg
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/impri_instruc_pkg/deco_Inst_impri_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/impri_instruc_pkg/deco_Inst_impri_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Compiling package deco_inst_impri_pkg
# -- Compiling package body deco_inst_impri_pkg
# -- Loading package deco_inst_impri_pkg
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/Rimpri_traza_C_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -93 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/Rimpri_traza_C_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/Rimpri_traza_C_pkg.vhd(12): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Compiling package Rimpri_traza_C_pkg
# -- Compiling package body Rimpri_traza_C_pkg
# -- Loading package Rimpri_traza_C_pkg
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vcom -2008 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/impri_BR_memoria_pkg/impri_BR_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -2008 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/impri_BR_memoria_pkg/impri_BR_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Compiling package impri_BR_pkg
# -- Compiling package body impri_BR_pkg
# -- Loading package impri_BR_pkg
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/impri_BR_memoria_pkg/impri_MD_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -2008 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/impri_BR_memoria_pkg/impri_MD_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package impri_memoria_D_pkg
# -- Compiling package body impri_memoria_D_pkg
# -- Loading package impri_memoria_D_pkg
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/impri_BR_memoria_pkg/impri_MI_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -2008 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../../../../LAB4/PROC_SERIE/UTILIDADES_pkg/impri_BR_memoria_pkg/impri_MI_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Compiling package impri_memoria_I_pkg
# -- Compiling package body impri_memoria_I_pkg
# -- Loading package impri_memoria_I_pkg
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {/home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_Rproc_MD_MI_C.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:18:32 on Jan 03,2023
# vcom -reportprogress 300 -2008 -work work /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_Rproc_MD_MI_C.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package impri_memoria_D_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Loading package impri_memoria_I_pkg
# -- Loading package impri_BR_pkg
# -- Loading package Rimpri_traza_C_pkg
# -- Compiling entity prueba_Rproc_MD_MI_C
# -- Compiling architecture comportamiento of prueba_Rproc_MD_MI_C
# ** Warning: /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_Rproc_MD_MI_C.vhd(52): (vcom-1236) Shared variables must be of a protected type.
# End time: 21:18:32 on Jan 03,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_Rproc_MD_MI_C
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=""+acc"" prueba_Rproc_MD_MI_C 
# Start time: 21:18:32 on Jan 03,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.param_disenyo_pkg
# Loading work.cte_tipos_deco_camino_pkg
# Loading work.riscv32_coop_funct_pkg
# Loading ieee.math_real(body)
# Loading work.tipos_constan_memoria_pkg
# Loading work.tipos_constan_memoria_i_pkg
# Loading work.impri_memoria_d_pkg(body)
# Loading work.imprimir_inst_ascii_pkg(body)
# Loading work.deco_inst_impri_pkg(body)
# Loading work.impri_memoria_i_pkg(body)
# Loading work.impri_br_pkg(body)
# Loading work.rimpri_traza_c_pkg(body)
# Loading work.prueba_rproc_md_mi_c(comportamiento)
# Loading work.rcomponentes_proc_md_mi_pkg
# Loading work.rcomponentes_proc_md_mi_c_pkg
# Loading work.componentes_control_seg_pkg
# Loading work.componentes_control_seg_c_pkg
# Loading work.rproc_md_mi_c(estructural)
# Loading work.retardos_pkg
# Loading work.rregcp(comportamiento)
# Loading work.rcomponentes_mi_pkg
# Loading work.rcam_mem_inst_iny_pcero(estructural)
# Loading work.muxins(comportamiento)
# Loading work.rcam_mem_inst(estruc)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.inicializa_mem_i_pkg(body)
# Loading work.rmi(rtl)
# Loading work.cte_tipos_uf_pkg
# Loading work.rcomponentes_cam_datos_pkg
# Loading work.rcomponentes_cam_datos_c_pkg
# Loading work.rcomponentes_decodificador_pkg
# Loading work.rcomponentes_secuenciamiento_pkg
# Loading work.rcomponentes_secuenciamiento_c_pkg
# Loading work.rdeco_cam_dat_secu_c(estructural)
# Loading work.componentes_decodificador_pkg
# Loading work.regdes_pkg
# Loading work.rdecodificador(estructural)
# Loading work.retardos_regdes_pkg
# Loading work.rdb_dl_n(comportamiento)
# Loading work.decodificador(estructural)
# Loading work.decocamino(comportamiento)
# Loading work.decoopalu(comportamiento)
# Loading work.decoopmd(comportamiento)
# Loading work.decoopsec(comportamiento)
# Loading work.deco_excep(comportamiento)
# Loading work.componentes_cam_datos_pkg
# Loading work.rcomponentes_cortos_pkg
# Loading work.rcamino_datos_c(estructural)
# Loading work.rfmtd(estructural)
# Loading work.rdb_n(comportamiento)
# Loading work.fmtd(compor)
# Loading work.rbr(compor)
# Loading work.rd_n(comportamiento)
# Loading work.rdi_1(comportamiento)
# Loading work.rd_1(comportamiento)
# Loading work.br(compor)
# Loading work.componentes_cortos_pkg
# Loading work.rcortosdl(estructural)
# Loading work.cortos(estructural)
# Loading work.mux2(comportamiento)
# Loading work.rcortosalu(estructural)
# Loading work.rml1_c(estructural)
# Loading work.rdi_n(comportamiento)
# Loading work.mux3(comportamiento)
# Loading work.rml2_c(estructural)
# Loading work.ralu(compor)
# Loading work.alu(compor)
# Loading work.rmes(estructural)
# Loading work.rd_d(comportamiento)
# Loading work.componentes_secuenciamiento_pkg
# Loading work.rdecs(estructural)
# Loading work.decs(comporta)
# Loading work.rcamino_secuen_c(estructural)
# Loading work.cuatro(comportamiento)
# Loading work.sumador(comportamiento)
# Loading work.rfmts(estructural)
# Loading work.fmts(compor)
# Loading work.rmuxdirec_c(comportamiento)
# Loading work.muxdirec(comportamiento)
# Loading work.rsum_secu(estructural)
# Loading work.sum_secu(comportamiento)
# Loading work.eval(comport)
# Loading work.rmuxmsic(estructural)
# Loading work.rmxsecseg(estructural)
# Loading work.retardos_even_pkg
# Loading work.acceso_mi(comport)
# Loading work.rcomponentes_md_pkg
# Loading work.rcomponentes_md_c_pkg
# Loading work.rcam_mem_datos_c(estruc)
# Loading work.componentes_md_pkg
# Loading work.rfmte_c(estructura)
# Loading work.fmte(estructural)
# Loading work.alineare(estructura)
# Loading work.mux2m(comportamiento)
# Loading work.sel_byte(estructura)
# Loading work.inicializa_mem_pkg(body)
# Loading work.rmd(rtl)
# Loading work.rfmtl(estructural)
# Loading work.fmtl(estructural)
# Loading work.alinear(estructural)
# Loading work.fmtl_sel_signo(comportamiento)
# Loading work.fmtl_extsig(estructural)
# Loading work.racceso_md(estructural)
# Loading work.acceso_md(comport)
# Loading work.retardos_cntl_seg_pkg
# Loading work.lib_c(estructural)
# Loading work.rdecopbropsec(estructural)
# Loading work.decopbropsec(comportamiento)
# Loading work.ensam_rd_c(estructural)
# Loading work.senya_cntlrd(estructural)
# Loading work.valreg(compor)
# Loading work.ldd(estructural)
# Loading work.cmp(compor)
# Loading work.inst_latproh(compor)
# Loading work.latproh(estruc)
# Loading work.retardos_cntl_seg_c_pkg
# Loading work.ldrd_c(comportamiento)
# Loading work.ldc(estructural)
# Loading work.ensam_rs(estructural)
# Loading work.senya_cntlrs(estructural)
# Loading work.ldrs(comportamiento)
# Loading work.lgr(comportamiento)
# ** Warning: Design size of 10494 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# do /home/eloi/uni/q5/AC2/labs/LAB6/PROC_SEG_CORTOS/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# transcript on
# log -r /*
# if {[batch_mode] == 0} then { do wave.do }
# transcript off
# set StdArithNoWarnings 1
# 1
# set NumericStdNoWarnings 1
# 1
# if {[batch_mode] != 0} then { change /prueba_rproc_md_mi_c/pasoapaso false }
# run 0 ns
# PROGRAMA: euclides
#  Salida de comprobacion de la instruccion que hay en un ciclo en cada etapa
# 
# 
# Para cada ciclo, en dos filas se representan las etapas y cortocircuitos
# En la 1 fila se representan los cortos. En la 2 fila el ciclo y las etapas
# 
# y los riesgos de datos y secuenciamiento
# 
# 
#  Descripcin de las etapas DL, ALU, M, FMTL y ES
# junto con la descripcin de cortocircuitos fuente y destino
#                               DESTINOS de CORTO:   C4L2    C2L2
#                                                     C3L2    C1L2
#                                                       C4L1    C2L1
#                                                        C3L1    C1L1
#                                FUENTES de CORTO:                  C1    C2 C3  C4
#                                       Acrnimos:   0 / 1    0 / 1  1     2  3   4
#                                                                                          RIESGOS
# ciclo  CP        BUS          DL                 | DL    | ALU   | M   | FMTL| ES       R.DATOS R.SECU
#        direc.    Inst. hex.     ensamblador
# set StdArithNoWarnings 0
# 0
# set NumericStdNoWarnings 0
# 0
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4 ns  Iteration: 1  Instance: /prueba_rproc_md_mi_c/procesador/Mem_DATOS
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4 ns  Iteration: 2  Instance: /prueba_rproc_md_mi_c/procesador/Mem_DATOS/Rform_esc/R_FMTE/selecE_byte
#   
#                                                    00 00   00 00                
#     1  00000004  10001117    addi x0 , x0 , x000 | DL    | nop  | nop  | nop | nop      RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#     2  00000008  00010113   auipc x2 , x10001    | DL    | A    | nop  | nop | nop      RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#     3  0000000C  FE010113    addi x2 , x2 , x000 | DL    | A    | R    | nop | nop      RD:  0  RS:  0
#   
#                                                    00 00   00 01  1             
#     4  00000010  000000B3    addi x2 , x2 , xFE0 | DL    | A    | R    | R   | nop      RD:  0  RS:  0
#   
#                                                    00 00   00 11  1      2      
#     5  00000014  000001B3     add x1 , x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#     6  00000018  00000233     add x3 , x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#     7  0000001C  000002B3     add x4 , x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#     8  00000020  00000333     add x5 , x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#     9  00000024  000003B3     add x6 , x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    10  00000028  00000433     add x7 , x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    11  0000002C  000004B3     add x8 , x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    12  00000030  00000533     add x9 , x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    13  00000034  000005B3     add x10, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    14  00000038  00000633     add x11, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    15  0000003C  000006B3     add x12, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    16  00000040  00000733     add x13, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    17  00000044  000007B3     add x14, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    18  00000048  00000833     add x15, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    19  0000004C  000008B3     add x16, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    20  00000050  00000933     add x17, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    21  00000054  000009B3     add x18, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    22  00000058  00000A33     add x19, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    23  0000005C  00000AB3     add x20, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    24  00000060  00000B33     add x21, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    25  00000064  00000BB3     add x22, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    26  00000068  00000C33     add x23, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    27  0000006C  00000CB3     add x24, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    28  00000070  00000D33     add x25, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    29  00000074  00000DB3     add x26, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    30  00000078  00000E33     add x27, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    31  0000007C  00000EB3     add x28, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    32  00000080  00000F33     add x29, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    33  00000084  00000FB3     add x30, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    34  00000088  07C000EF     add x31, x0 , x0   | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    35  0000008C  00000013     jal x1 ,    x0003E | DL    | A    | R    | R   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    36  00000100  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    37  00000104  100005B7    addi x0 , x0 , x000 | DLN   | AN   | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    38  00000108  10000537     lui x11, x10000    | DL    | AN   | RN   | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    39  0000010C  0005A783     lui x10, x10000    | DL    | A    | RN   | RN  | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    40  00000110  00452703      lw x15, x000(x11) | DL    | A    | R    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 10         2      
#    41  00000114  00000613      lw x14, x004(x10) | DL    | A    | R    | R   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 10         2      
#    42  00000118  00000693    addi x12, x0 , x000 | DL    | A    | M    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    43  0000011C  00E78A63    addi x13, x0 , x000 | DL    | A    | M    | F   | E        RD:  0  RS:  0
#   
#                                                    01 10   00 00           3   4
#    44  00000120  00000013     beq x15, x14, x00A | DL    | A    | R    | F   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    45  0000011C  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    46  00000120  02E7F263    addi x0 , x0 , x000 | DLN   | AN   | -    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    47  00000124  00000013    bgeu x15, x14, x012 | DL    | AN   | RN   | -   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    48  00000120  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    49  00000124  40F70733    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    50  00000128  00100693     sub x14, x14, x15  | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    51  0000012C  FEE79AE3    addi x13, x0 , x001 | DL    | A    | RN   | RN  | -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    52  00000130  00000013     bne x15, x14, xFFA | DL    | A    | R    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   10 00         2      
#    53  0000011C  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    54  00000120  02E7F263    addi x0 , x0 , x000 | DLN   | AN   | -    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    55  00000124  00000013    bgeu x15, x14, x012 | DL    | AN   | RN   | -   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    56  00000120  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    57  00000124  40F70733    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    58  00000128  00100693     sub x14, x14, x15  | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    59  0000012C  FEE79AE3    addi x13, x0 , x001 | DL    | A    | RN   | RN  | -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    60  00000130  00000013     bne x15, x14, xFFA | DL    | A    | R    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   10 00         2      
#    61  0000011C  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    62  00000120  02E7F263    addi x0 , x0 , x000 | DLN   | AN   | -    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    63  00000124  00000013    bgeu x15, x14, x012 | DL    | AN   | RN   | -   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    64  00000140  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    65  00000144  40E787B3    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    66  00000148  00100613     sub x15, x15, x14  | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    67  0000014C  FD1FF06F    addi x12, x0 , x001 | DL    | A    | RN   | RN  | -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    68  00000150  00000013     jal x0 ,    xFFFE8 | DL    | A    | R    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    69  00000118  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    70  0000011C  00E78A63    addi x0 , x0 , x000 | DLN   | AN   | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    71  00000120  00000013     beq x15, x14, x00A | DL    | AN   | RN   | R   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    72  0000011C  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    73  00000120  02E7F263    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    74  00000124  00000013    bgeu x15, x14, x012 | DL    | AN   | RN   | -   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    75  00000140  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    76  00000144  40E787B3    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    77  00000148  00100613     sub x15, x15, x14  | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    78  0000014C  FD1FF06F    addi x12, x0 , x001 | DL    | A    | RN   | RN  | -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    79  00000150  00000013     jal x0 ,    xFFFE8 | DL    | A    | R    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    80  00000118  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    81  0000011C  00E78A63    addi x0 , x0 , x000 | DLN   | AN   | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    82  00000120  00000013     beq x15, x14, x00A | DL    | AN   | RN   | R   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    83  0000011C  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    84  00000120  02E7F263    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    85  00000124  00000013    bgeu x15, x14, x012 | DL    | AN   | RN   | -   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    86  00000140  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    87  00000144  40E787B3    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    88  00000148  00100613     sub x15, x15, x14  | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    89  0000014C  FD1FF06F    addi x12, x0 , x001 | DL    | A    | RN   | RN  | -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    90  00000150  00000013     jal x0 ,    xFFFE8 | DL    | A    | R    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    91  00000118  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    92  0000011C  00E78A63    addi x0 , x0 , x000 | DLN   | AN   | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    93  00000120  00000013     beq x15, x14, x00A | DL    | AN   | RN   | R   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    94  0000011C  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    95  00000120  02E7F263    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    96  00000124  00000013    bgeu x15, x14, x012 | DL    | AN   | RN   | -   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    97  00000120  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#    98  00000124  40F70733    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#    99  00000128  00100693     sub x14, x14, x15  | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   100  0000012C  FEE79AE3    addi x13, x0 , x001 | DL    | A    | RN   | RN  | -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   101  00000130  00000013     bne x15, x14, xFFA | DL    | A    | R    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   10 00         2      
#   102  0000011C  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   103  00000120  02E7F263    addi x0 , x0 , x000 | DLN   | AN   | -    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   104  00000124  00000013    bgeu x15, x14, x012 | DL    | AN   | RN   | -   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   105  00000120  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   106  00000124  40F70733    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   107  00000128  00100693     sub x14, x14, x15  | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   108  0000012C  FEE79AE3    addi x13, x0 , x001 | DL    | A    | RN   | RN  | -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   109  00000130  00000013     bne x15, x14, xFFA | DL    | A    | R    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   10 00         2      
#   110  0000011C  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   111  00000120  02E7F263    addi x0 , x0 , x000 | DLN   | AN   | -    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   112  00000124  00000013    bgeu x15, x14, x012 | DL    | AN   | RN   | -   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   113  00000120  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   114  00000124  40F70733    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   115  00000128  00100693     sub x14, x14, x15  | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   116  0000012C  FEE79AE3    addi x13, x0 , x001 | DL    | A    | RN   | RN  | -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   117  00000130  00000013     bne x15, x14, xFFA | DL    | A    | R    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   10 00         2      
#   118  0000011C  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   119  00000120  02E7F263    addi x0 , x0 , x000 | DLN   | AN   | -    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   120  00000124  00000013    bgeu x15, x14, x012 | DL    | AN   | RN   | -   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   121  00000120  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   122  00000124  40F70733    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   123  00000128  00100693     sub x14, x14, x15  | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   124  0000012C  FEE79AE3    addi x13, x0 , x001 | DL    | A    | RN   | RN  | -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   125  00000130  00000013     bne x15, x14, xFFA | DL    | A    | R    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   10 00         2      
#   126  0000011C  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   127  00000120  02E7F263    addi x0 , x0 , x000 | DLN   | AN   | -    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   128  00000124  00000013    bgeu x15, x14, x012 | DL    | AN   | RN   | -   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   129  00000120  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   130  00000124  40F70733    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   131  00000128  00100693     sub x14, x14, x15  | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   132  0000012C  FEE79AE3    addi x13, x0 , x001 | DL    | A    | RN   | RN  | -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   133  00000130  00000013     bne x15, x14, xFFA | DL    | A    | R    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   10 00         2      
#   134  0000011C  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   135  00000120  02E7F263    addi x0 , x0 , x000 | DLN   | AN   | -    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   136  00000124  00000013    bgeu x15, x14, x012 | DL    | AN   | RN   | -   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   137  00000120  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   138  00000124  40F70733    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   139  00000128  00100693     sub x14, x14, x15  | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   140  0000012C  FEE79AE3    addi x13, x0 , x001 | DL    | A    | RN   | RN  | -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   141  00000130  00000013     bne x15, x14, xFFA | DL    | A    | R    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   10 00         2      
#   142  0000012C  00000013    addi x0 , x0 , x000 | DLN   | A    | R    | R   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   143  00000130  02069063    addi x0 , x0 , x000 | DLN   | AN   | -    | R   | E        RD:  0  RS:  0
#   
#                                                    00 10   00 00               4
#   144  00000134  00000013     bne x13, x0 , x010 | DL    | AN   | RN   | -   | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   145  0000014C  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   146  00000150  00F52223    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   147  00000154  FE1FF06F      sw x15, x004(x10) | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   148  00000158  00000013     jal x0 ,    xFFFF0 | DL    | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   149  00000130  00000013    addi x0 , x0 , x000 | DLN   | A    | M    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   150  00000134  02061263    addi x0 , x0 , x000 | DLN   | AN   | R    | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   151  00000138  00000013     bne x12, x0 , x012 | DL    | AN   | RN   | R     -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   152  00000154  00000013    addi x0 , x0 , x000 | DLN   | A    | RN   | RN  | E        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   153  00000158  00F5A023    addi x0 , x0 , x000 | DLN   | AN   | -    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   154  0000015C  FDDFF06F      sw x15, x000(x11) | DL    | AN   | RN   | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   155  00000160  00000013     jal x0 ,    xFFFEE | DL    | A    | RN   | RN  | -        RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   156  00000134  00000013    addi x0 , x0 , x000 | DLN   | A    | M    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   157  00000138  10000737    addi x0 , x0 , x000 | DLN   | AN   | R    | -   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   158  0000013C  00F72423     lui x14, x10000    | DL    | AN   | RN   | R     -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   159  00000140  00008067      sw x15, x008(x14) | DL    | A    | RN   | RN  | E        RD:  0  RS:  0
#   
#                                                    00 00   00 01  1             
#   160  00000144  00000013    jalr x0 , x000(x1 ) | DL    | A    | R    | RN  | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   161  00000088  00000013    addi x0 , x0 , x000 | DLN   | A    | M    | R   | EN       RD:  0  RS:  1
#   
#                                                    00 00   00 00                
#   162  0000008C  00000013    addi x0 , x0 , x000 | DLN   | AN   | R    | -   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   163  00000090  00000013    addi x0 , x0 , x000 | DL    | AN   | RN   | R     -        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   164  00000094  00000013    addi x0 , x0 , x000 | DL    | A    | RN   | RN  | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   165  00000098  00000013    addi x0 , x0 , x000 | DL    | A    | R    | RN  | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   166  0000009C  00000013    addi x0 , x0 , x000 | DL    | A    | R    | R   | EN       RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   167  000000A0  00100073    addi x0 , x0 , x000 | DL    | A    | R    | R   | E        RD:  0  RS:  0
#   
#                                                    00 00   00 00                
#   168  000000A4  00000000          ebreak        | DL    | A    | R    | R   | E        RD:  0  RS:  0
# 
# 
#  Contenido de la memoria de datos. MD
# 
# 
# dir/16  hexadecimal
#          (dir mod 16)/4  binario
#             dir mod 4  binario
#                           contenido  hexadecimal
#  31 : 4 3:2     1:0     31:24  . . 7:0   bits de direction y contenido
#  1000000 00 11 10 01 00   00 00 00 15
#  . . . . . . . . .
#  1000000 10 11 10 01 00   00 00 00 15
#  1000000 11 11 10 01 00   00 00 00 00
# 
# 
#  Contenido de la memoria de instrucciones. MI
# 
# 
# dir/16  hexadecimal
#          (dir mod 16)/4  binario
#             dir mod 4  binario
#                           contenido  hexadecimal
#  31 : 4 3:2     1:0     31:24  . . 7:0   bits de direction y contenido
#  0000000 00 11 10 01 00   10 00 11 17   auipc x2 , x10001   
#  0000000 01 11 10 01 00   00 01 01 13    addi x2 , x2 , x000
#  0000000 10 11 10 01 00   FE 01 01 13    addi x2 , x2 , xFE0
#  0000000 11 11 10 01 00   00 00 00 B3     add x1 , x0 , x0  
#  0000001 00 11 10 01 00   00 00 01 B3     add x3 , x0 , x0  
#  0000001 01 11 10 01 00   00 00 02 33     add x4 , x0 , x0  
#  0000001 10 11 10 01 00   00 00 02 B3     add x5 , x0 , x0  
#  0000001 11 11 10 01 00   00 00 03 33     add x6 , x0 , x0  
#  0000002 00 11 10 01 00   00 00 03 B3     add x7 , x0 , x0  
#  0000002 01 11 10 01 00   00 00 04 33     add x8 , x0 , x0  
#  0000002 10 11 10 01 00   00 00 04 B3     add x9 , x0 , x0  
#  0000002 11 11 10 01 00   00 00 05 33     add x10, x0 , x0  
#  0000003 00 11 10 01 00   00 00 05 B3     add x11, x0 , x0  
#  0000003 01 11 10 01 00   00 00 06 33     add x12, x0 , x0  
#  0000003 10 11 10 01 00   00 00 06 B3     add x13, x0 , x0  
#  0000003 11 11 10 01 00   00 00 07 33     add x14, x0 , x0  
#  0000004 00 11 10 01 00   00 00 07 B3     add x15, x0 , x0  
#  0000004 01 11 10 01 00   00 00 08 33     add x16, x0 , x0  
#  0000004 10 11 10 01 00   00 00 08 B3     add x17, x0 , x0  
#  0000004 11 11 10 01 00   00 00 09 33     add x18, x0 , x0  
#  0000005 00 11 10 01 00   00 00 09 B3     add x19, x0 , x0  
#  0000005 01 11 10 01 00   00 00 0A 33     add x20, x0 , x0  
#  0000005 10 11 10 01 00   00 00 0A B3     add x21, x0 , x0  
#  0000005 11 11 10 01 00   00 00 0B 33     add x22, x0 , x0  
#  0000006 00 11 10 01 00   00 00 0B B3     add x23, x0 , x0  
#  0000006 01 11 10 01 00   00 00 0C 33     add x24, x0 , x0  
#  0000006 10 11 10 01 00   00 00 0C B3     add x25, x0 , x0  
#  0000006 11 11 10 01 00   00 00 0D 33     add x26, x0 , x0  
#  0000007 00 11 10 01 00   00 00 0D B3     add x27, x0 , x0  
#  0000007 01 11 10 01 00   00 00 0E 33     add x28, x0 , x0  
#  0000007 10 11 10 01 00   00 00 0E B3     add x29, x0 , x0  
#  0000007 11 11 10 01 00   00 00 0F 33     add x30, x0 , x0  
#  0000008 00 11 10 01 00   00 00 0F B3     add x31, x0 , x0  
#  0000008 01 11 10 01 00   07 C0 00 EF     jal x1 ,    x0003E
#  0000008 10 11 10 01 00   00 00 00 13    addi x0 , x0 , x000
#  . . . . . . . . .
#  0000009 10 11 10 01 00   00 00 00 13    addi x0 , x0 , x000
#  0000009 11 11 10 01 00   00 10 00 73          ebreak       
#  000000A 00 11 10 01 00   00 00 00 00     XXX
#  . . . . . . . . .
#  000000F 11 11 10 01 00   00 00 00 00     XXX
#  0000010 00 11 10 01 00   10 00 05 B7     lui x11, x10000   
#  0000010 01 11 10 01 00   10 00 05 37     lui x10, x10000   
#  0000010 10 11 10 01 00   00 05 A7 83      lw x15, x000(x11)
#  0000010 11 11 10 01 00   00 45 27 03      lw x14, x004(x10)
#  0000011 00 11 10 01 00   00 00 06 13    addi x12, x0 , x000
#  0000011 01 11 10 01 00   00 00 06 93    addi x13, x0 , x000
#  0000011 10 11 10 01 00   00 E7 8A 63     beq x15, x14, x00A
#  0000011 11 11 10 01 00   02 E7 F2 63    bgeu x15, x14, x012
#  0000012 00 11 10 01 00   40 F7 07 33     sub x14, x14, x15 
#  0000012 01 11 10 01 00   00 10 06 93    addi x13, x0 , x001
#  0000012 10 11 10 01 00   FE E7 9A E3     bne x15, x14, xFFA
#  0000012 11 11 10 01 00   02 06 90 63     bne x13, x0 , x010
#  0000013 00 11 10 01 00   02 06 12 63     bne x12, x0 , x012
#  0000013 01 11 10 01 00   10 00 07 37     lui x14, x10000   
#  0000013 10 11 10 01 00   00 F7 24 23      sw x15, x008(x14)
#  0000013 11 11 10 01 00   00 00 80 67    jalr x0 , x000(x1 )
#  0000014 00 11 10 01 00   40 E7 87 B3     sub x15, x15, x14 
#  0000014 01 11 10 01 00   00 10 06 13    addi x12, x0 , x001
#  0000014 10 11 10 01 00   FD 1F F0 6F     jal x0 ,    xFFFE8
#  0000014 11 11 10 01 00   00 F5 22 23      sw x15, x004(x10)
#  0000015 00 11 10 01 00   FE 1F F0 6F     jal x0 ,    xFFFF0
#  0000015 01 11 10 01 00   00 F5 A0 23      sw x15, x000(x11)
#  0000015 10 11 10 01 00   FD DF F0 6F     jal x0 ,    xFFFEE
#  0000015 11 11 10 01 00   00 00 00 00     XXX
# 
# 
#  Contenido del banco de registros. BR
# 
# 
# 
# Num registro decimal
#       contenido  hexadecimal
#      31:24  . . 7:0     bits de contenido
#    0   00 00 00 00
#    1   00 00 00 88
#    2   10 00 0F E0
#    3   00 00 00 00
#  . . . . . . . . .
#    9   00 00 00 00
#   10   10 00 00 00
#   11   10 00 00 00
#   12   00 00 00 01
#   13   00 00 00 01
#   14   10 00 00 00
#   15   00 00 00 15
#   16   00 00 00 00
# 
# 
# CODI: euclides
# DADES: euclides
# Fichero resultados: ../../../RESULTADOS/resultados_ejecucion_euclides.txt
# End time: 21:25:38 on Jan 03,2023, Elapsed time: 0:07:06
# Errors: 0, Warnings: 3
