// Seed: 1772540245
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  id_3 :
  assert property (@(posedge 1'b0) id_2)
  else $display;
  wire id_4;
  assign id_2 = id_1;
  assign module_1.id_0 = 0;
  wire id_5;
endmodule
module module_1 (
    input  uwire id_0
    , id_7,
    output tri0  id_1,
    input  wor   id_2,
    input  wor   id_3,
    output uwire id_4,
    input  wor   id_5
);
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
module module_2 (
    input  wire id_0,
    input  wire id_1,
    output tri  id_2,
    input  wire id_3,
    input  wand id_4,
    input  tri0 id_5
);
  wire id_7;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
