{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1712778113536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1712778113536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 15:41:53 2024 " "Processing started: Wed Apr 10 15:41:53 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1712778113536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1712778113536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Testbench -c Testbench --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Testbench -c Testbench --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1712778113551 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1712778114067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipeline_pack.vhd 1 0 " "Found 1 design units, including 0 entities, in source file pipeline/pipeline_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_pack (pipeline) " "Found design unit 1: pipeline_pack (pipeline)" {  } { { "pipeline/pipeline_pack.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/pipeline/pipeline_pack.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778114677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwbregister_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memwbregister_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWBRegister_tb-tb_arch " "Found design unit 1: MEMWBRegister_tb-tb_arch" {  } { { "MemWBRegister_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/MemWBRegister_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114708 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWBRegister_tb " "Found entity 1: MEMWBRegister_tb" {  } { { "MemWBRegister_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/MemWBRegister_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778114708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/unishiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/unishiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uniShiftReg-rtl " "Found design unit 1: uniShiftReg-rtl" {  } { { "core/uniShiftReg.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/uniShiftReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114723 ""} { "Info" "ISGN_ENTITY_NAME" "1 uniShiftReg " "Found entity 1: uniShiftReg" {  } { { "core/uniShiftReg.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/uniShiftReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778114723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "core/OneBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114754 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "core/OneBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778114754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/nto2ndecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/nto2ndecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nto2nDecoder-struct " "Found design unit 1: nto2nDecoder-struct" {  } { { "core/nto2nDecoder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/nto2nDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114786 ""} { "Info" "ISGN_ENTITY_NAME" "1 nto2nDecoder " "Found entity 1: nto2nDecoder" {  } { { "core/nto2nDecoder.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/nto2nDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778114786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/nbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/nbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBitComparator-rtl " "Found design unit 1: nBitComparator-rtl" {  } { { "core/nBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/nBitComparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114817 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBitComparator " "Found entity 1: nBitComparator" {  } { { "core/nBitComparator.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/nBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778114817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux81n.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/mux81n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux81-rtl " "Found design unit 1: mux81-rtl" {  } { { "core/mux81n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux81n.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114848 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux81n-rtl " "Found design unit 2: mux81n-rtl" {  } { { "core/mux81n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux81n.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114848 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux81 " "Found entity 1: mux81" {  } { { "core/mux81n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux81n.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114848 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux81n " "Found entity 2: mux81n" {  } { { "core/mux81n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux81n.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778114848 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux41 core/mux41n.vhd " "Entity \"mux41\" obtained from \"core/mux41n.vhd\" instead of from Quartus II megafunction library" {  } { { "core/mux41n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux41n.vhd" 3 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1712778114864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux41n.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/mux41n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux41-rtl " "Found design unit 1: mux41-rtl" {  } { { "core/mux41n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux41n.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114864 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux41n-rtl " "Found design unit 2: mux41n-rtl" {  } { { "core/mux41n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux41n.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114864 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux41 " "Found entity 1: mux41" {  } { { "core/mux41n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux41n.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114864 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux41n " "Found entity 2: mux41n" {  } { { "core/mux41n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux41n.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778114864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/mux21n.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/mux21n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux21-rtl " "Found design unit 1: mux21-rtl" {  } { { "core/mux21n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux21n.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114895 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux21n-rtl " "Found design unit 2: mux21n-rtl" {  } { { "core/mux21n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux21n.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114895 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux21 " "Found entity 1: mux21" {  } { { "core/mux21n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux21n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114895 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux21n " "Found entity 2: mux21n" {  } { { "core/mux21n.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/mux21n.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778114895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file core/enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "core/enardFF_2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114926 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "core/enardFF_2.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778114926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/core_utils.vhd 1 0 " "Found 1 design units, including 0 entities, in source file core/core_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 core_utils (core) " "Found design unit 1: core_utils (core)" {  } { { "core/core_utils.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/core_utils.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778114958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/cmp.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp_1-struct " "Found design unit 1: cmp_1-struct" {  } { { "core/cmp.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/cmp.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114989 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cmp-struct " "Found design unit 2: cmp-struct" {  } { { "core/cmp.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/cmp.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114989 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp_1 " "Found entity 1: cmp_1" {  } { { "core/cmp.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/cmp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114989 ""} { "Info" "ISGN_ENTITY_NAME" "2 cmp " "Found entity 2: cmp" {  } { { "core/cmp.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/cmp.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778114989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778114989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core/adder_nbit.vhd 4 2 " "Found 4 design units, including 2 entities, in source file core/adder_nbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fadder-rtl " "Found design unit 1: fadder-rtl" {  } { { "core/adder_nbit.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/adder_nbit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115020 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder_nbit-rtl " "Found design unit 2: adder_nbit-rtl" {  } { { "core/adder_nbit.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/adder_nbit.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115020 ""} { "Info" "ISGN_ENTITY_NAME" "1 fadder " "Found entity 1: fadder" {  } { { "core/adder_nbit.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/adder_nbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115020 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_nbit " "Found entity 2: adder_nbit" {  } { { "core/adder_nbit.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/core/adder_nbit.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778115020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/memwbregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline/memwbregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWBRegister-rtl " "Found design unit 1: MEMWBRegister-rtl" {  } { { "pipeline/MemWBRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/pipeline/MemWBRegister.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115051 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWBRegister " "Found entity 1: MEMWBRegister" {  } { { "pipeline/MemWBRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/pipeline/MemWBRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778115051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/idifregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline/idifregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDIFRegister-rtl " "Found design unit 1: IDIFRegister-rtl" {  } { { "pipeline/IDIFRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/pipeline/IDIFRegister.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115067 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDIFRegister " "Found entity 1: IDIFRegister" {  } { { "pipeline/IDIFRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/pipeline/IDIFRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778115067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/idexregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline/idexregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDEXRegister-rtl " "Found design unit 1: IDEXRegister-rtl" {  } { { "pipeline/IDEXRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/pipeline/IDEXRegister.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115098 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDEXRegister " "Found entity 1: IDEXRegister" {  } { { "pipeline/IDEXRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/pipeline/IDEXRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778115098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/exmemregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline/exmemregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMemRegister-rtl " "Found design unit 1: EXMemRegister-rtl" {  } { { "pipeline/EXMemRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/pipeline/EXMemRegister.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115129 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMemRegister " "Found entity 1: EXMemRegister" {  } { { "pipeline/EXMemRegister.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/pipeline/EXMemRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778115129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idifregister_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idifregister_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDIFRegister_tb-tb_arch " "Found design unit 1: IDIFRegister_tb-tb_arch" {  } { { "IDIFRegister_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/IDIFRegister_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115161 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDIFRegister_tb " "Found entity 1: IDIFRegister_tb" {  } { { "IDIFRegister_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/IDIFRegister_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778115161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idexregister_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idexregister_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDEXRegister_tb-tb_arch " "Found design unit 1: IDEXRegister_tb-tb_arch" {  } { { "IDEXRegister_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/IDEXRegister_tb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115176 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDEXRegister_tb " "Found entity 1: IDEXRegister_tb" {  } { { "IDEXRegister_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/IDEXRegister_tb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1712778115176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778115176 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"ns\";  expecting \"loop\" EXMemRegister_tb.vhd(59) " "VHDL syntax error at EXMemRegister_tb.vhd(59) near text \"ns\";  expecting \"loop\"" {  } { { "EXMemRegister_tb.vhd" "" { Text "X:/School/Year 5/Computer Systems Design/CEG3156-Labs/Lab 3 Components/Pipeline Buffer/EXMemRegister_tb.vhd" 59 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1712778115192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmemregister_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file exmemregister_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1712778115208 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1712778115333 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 10 15:41:55 2024 " "Processing ended: Wed Apr 10 15:41:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1712778115333 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1712778115333 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1712778115333 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712778115333 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 3 s 2 s " "Quartus II Flow was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1712778115958 ""}
