INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Project/Digital_Design/Tutorial_Xiaomei/09/uart_rtx/uart_rtx.sim/sim_1/impl/timing/xsim/uart_rx_byte_tb_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_byte
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Project/Digital_Design/Tutorial_Xiaomei/09/uart_rtx/uart_rtx.srcs/sim_1/new/uart_rx_byte_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx_byte_tb
