m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitRepo/Memoire/src/Simulation_code/simulation/modelsim
vDMA
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 DXx4 work 7 dma_pkg 0 22 g3NbJ2hWbKL>9G;2A[Ge43
DXx4 work 11 DMA_sv_unit 0 22 7=oYNU:gaM4hXj2QWB1UX3
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 ACD0zNmY;Y6g_m8U7z3cd2
Id@b?;O;Gh9Fb633Bk?@_12
!s105 DMA_sv_unit
S1
R0
Z4 w1595167835
Z5 8D:/GitRepo/Memoire/src/Simulation_code/DMA.sv
Z6 FD:/GitRepo/Memoire/src/Simulation_code/DMA.sv
L0 4
Z7 OV;L;10.5b;63
Z8 !s108 1595168964.000000
Z9 !s107 D:/GitRepo/Memoire/src/Simulation_code/dma_pkg.sv|D:/GitRepo/Memoire/src/Simulation_code/DMA.sv|
Z10 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitRepo/Memoire/src/Simulation_code|D:/GitRepo/Memoire/src/Simulation_code/DMA.sv|
!i113 1
Z11 o-sv -work work
Z12 !s92 -sv -work work +incdir+D:/GitRepo/Memoire/src/Simulation_code
Z13 tCvgOpt 0
n@d@m@a
Xdma_pkg
R1
Z14 !s110 1595168964
!i10b 1
!s100 <Db=RO]bV[V5?Q^AmGDlR3
Ig3NbJ2hWbKL>9G;2A[Ge43
Vg3NbJ2hWbKL>9G;2A[Ge43
S1
R0
Z15 w1595165755
Z16 8D:/GitRepo/Memoire/src/Simulation_code/dma_pkg.sv
Z17 FD:/GitRepo/Memoire/src/Simulation_code/dma_pkg.sv
L0 5
R7
r1
!s85 0
31
R8
R9
R10
!i113 1
R11
R12
R13
Xdma_pkg_sv_unit
R1
R2
R14
!i10b 1
!s100 8KXn`5Xg=;lj`:OJlLLMj3
ILVEQWRYkfaN?oFnf0MXkm2
VLVEQWRYkfaN?oFnf0MXkm2
!i103 1
S1
R0
R15
R16
R17
Z18 L0 24
R7
r1
!s85 0
31
R8
!s107 D:/GitRepo/Memoire/src/Simulation_code/dma_pkg.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitRepo/Memoire/src/Simulation_code|D:/GitRepo/Memoire/src/Simulation_code/dma_pkg.sv|
!i113 1
R11
R12
R13
XDMA_sv_unit
R1
R2
V7=oYNU:gaM4hXj2QWB1UX3
r1
!s85 0
31
!i10b 1
!s100 48@gH=V];ina[MV2UeAQJ2
I7=oYNU:gaM4hXj2QWB1UX3
!i103 1
S1
R0
R4
R5
R6
R17
R18
R7
R8
R9
R10
!i113 1
R11
R12
R13
n@d@m@a_sv_unit
Xtb_pkg
R1
R14
!i10b 1
!s100 ^mRRYMlAMl;m:o<NJ34HX1
I`07n@ReeDJSSLa58PcdLB1
V`07n@ReeDJSSLa58PcdLB1
S1
R0
w1594996118
8D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv
Z19 FD:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv
L0 5
R7
r1
!s85 0
31
R8
Z20 !s107 D:/GitRepo/Memoire/src/Simulation_code/tb_pkg.sv|D:/GitRepo/Memoire/src/Simulation_code/testbench_dma.sv|
Z21 !s90 -reportprogress|300|-sv|-work|work|+incdir+D:/GitRepo/Memoire/src/Simulation_code|D:/GitRepo/Memoire/src/Simulation_code/testbench_dma.sv|
!i113 1
R11
R12
R13
vtestbench_dma
R1
Z22 DXx4 work 6 tb_pkg 0 22 `07n@ReeDJSSLa58PcdLB1
DXx4 work 21 testbench_dma_sv_unit 0 22 CjKe3HG3e?U4MMkCD]11P0
R3
r1
!s85 0
31
!i10b 1
!s100 iLO8X>fJ3IFVM9eFWgfc@3
I@bEZ10EnmGiI=Y5a7dJe]0
!s105 testbench_dma_sv_unit
S1
R0
Z23 w1595168933
Z24 8D:/GitRepo/Memoire/src/Simulation_code/testbench_dma.sv
Z25 FD:/GitRepo/Memoire/src/Simulation_code/testbench_dma.sv
L0 7
R7
R8
R20
R21
!i113 1
R11
R12
R13
Xtestbench_dma_sv_unit
R1
R22
VCjKe3HG3e?U4MMkCD]11P0
r1
!s85 0
31
!i10b 1
!s100 XBV7IL6jZ`R_a=K_QK5Gz3
ICjKe3HG3e?U4MMkCD]11P0
!i103 1
S1
R0
R23
R24
R25
R19
L0 20
R7
R8
R20
R21
!i113 1
R11
R12
R13
