library ieee;
use ieee.std_logic_1164.all;

entity seven_segment_encoder is
    port(
        bin : in std_logic_vector(3 downto 0);
        seg : out std_logic_vector(6 downto 0)
    );
end seven_segment_encoder;

architecture rtl of seven_segment_encoder is
begin
    process(bin)
    begin
        case bin is
            when "0000" => seg <= "1000000"; -- 0
            when "0001" => seg <= "1111001"; -- 1
            -- Add the rest of the binary to seven-segment mappings here
            when others => seg <= "1111111"; -- Error condition
        end case;
    end process;
end rtl;