\hypertarget{stm32f0xx__hal__smbus_8c}{}\section{H\+A\+L\+\_\+\+Driver/\+Src/stm32f0xx\+\_\+hal\+\_\+smbus.c File Reference}
\label{stm32f0xx__hal__smbus_8c}\index{H\+A\+L\+\_\+\+Driver/\+Src/stm32f0xx\+\_\+hal\+\_\+smbus.\+c@{H\+A\+L\+\_\+\+Driver/\+Src/stm32f0xx\+\_\+hal\+\_\+smbus.\+c}}


S\+M\+B\+US H\+AL module driver. This file provides firmware functions to manage the following functionalities of the System Management Bus (S\+M\+Bus) peripheral, based on I2C principles of operation \+:  


{\ttfamily \#include \char`\"{}stm32f0xx\+\_\+hal.\+h\char`\"{}}\newline


\subsection{Detailed Description}
S\+M\+B\+US H\+AL module driver. This file provides firmware functions to manage the following functionalities of the System Management Bus (S\+M\+Bus) peripheral, based on I2C principles of operation \+: 

\begin{DoxyAuthor}{Author}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
04-\/\+November-\/2016
\begin{DoxyItemize}
\item Initialization and de-\/initialization functions
\item IO operation functions
\item Peripheral State and Errors functions
\end{DoxyItemize}
\end{DoxyDate}
\begin{DoxyVerb}==============================================================================
                      ##### How to use this driver #####
==============================================================================
  [..]
  The SMBUS HAL driver can be used as follows:
  
  (#) Declare a SMBUS_HandleTypeDef handle structure, for example:
      SMBUS_HandleTypeDef  hsmbus; 

  (#)Initialize the SMBUS low level resources by implementing the HAL_SMBUS_MspInit() API:
      (##) Enable the SMBUSx interface clock
      (##) SMBUS pins configuration
          (+++) Enable the clock for the SMBUS GPIOs
          (+++) Configure SMBUS pins as alternate function open-drain
      (##) NVIC configuration if you need to use interrupt process
          (+++) Configure the SMBUSx interrupt priority 
          (+++) Enable the NVIC SMBUS IRQ Channel

  (#) Configure the Communication Clock Timing, Bus Timeout, Own Address1, Master Addressing mode,
      Dual Addressing mode, Own Address2, Own Address2 Mask, General call, Nostretch mode,
      Peripheral mode and Packet Error Check mode in the hsmbus Init structure.

  (#) Initialize the SMBUS registers by calling the HAL_SMBUS_Init() API:
      (++) These API's configures also the low level Hardware GPIO, CLOCK, CORTEX...etc)
           by calling the customized HAL_SMBUS_MspInit(&hsmbus) API.

  (#) To check if target device is ready for communication, use the function HAL_SMBUS_IsDeviceReady()

  (#) For SMBUS IO operations, only one mode of operations is available within this driver

  *** Interrupt mode IO operation ***
  ===================================
  [..]
    (+) Transmit in master/host SMBUS mode an amount of data in non-blocking mode using HAL_SMBUS_Master_Transmit_IT()
    (++) At transmission end of transfer HAL_SMBUS_MasterTxCpltCallback() is executed and user can
         add his own code by customization of function pointer HAL_SMBUS_MasterTxCpltCallback()
    (+) Receive in master/host SMBUS mode an amount of data in non-blocking mode using HAL_SMBUS_Master_Receive_IT()
    (++) At reception end of transfer HAL_SMBUS_MasterRxCpltCallback() is executed and user can
         add his own code by customization of function pointer HAL_SMBUS_MasterRxCpltCallback()
    (+) Abort a master/host SMBUS process communication with Interrupt using HAL_SMBUS_Master_Abort_IT()
    (++) The associated previous transfer callback is called at the end of abort process
    (++) mean HAL_SMBUS_MasterTxCpltCallback() in case of previous state was master transmit
    (++) mean HAL_SMBUS_MasterRxCpltCallback() in case of previous state was master receive
    (+) Enable/disable the Address listen mode in slave/device or host/slave SMBUS mode
         using HAL_SMBUS_EnableListen_IT() HAL_SMBUS_DisableListen_IT()
    (++) When address slave/device SMBUS match, HAL_SMBUS_AddrCallback() is executed and user can
         add his own code to check the Address Match Code and the transmission direction request by master/host (Write/Read).
    (++) At Listen mode end HAL_SMBUS_ListenCpltCallback() is executed and user can
         add his own code by customization of function pointer HAL_SMBUS_ListenCpltCallback()
    (+) Transmit in slave/device SMBUS mode an amount of data in non-blocking mode using HAL_SMBUS_Slave_Transmit_IT()
    (++) At transmission end of transfer HAL_SMBUS_SlaveTxCpltCallback() is executed and user can
         add his own code by customization of function pointer HAL_SMBUS_SlaveTxCpltCallback()
    (+) Receive in slave/device SMBUS mode an amount of data in non-blocking mode using HAL_SMBUS_Slave_Receive_IT()
    (++) At reception end of transfer HAL_SMBUS_SlaveRxCpltCallback() is executed and user can
         add his own code by customization of function pointer HAL_SMBUS_SlaveRxCpltCallback()
    (+) Enable/Disable the SMBUS alert mode using HAL_SMBUS_EnableAlert_IT() HAL_SMBUS_DisableAlert_IT()
    (++) When SMBUS Alert is generated HAL_SMBUS_ErrorCallback() is executed and user can
         add his own code by customization of function pointer HAL_SMBUS_ErrorCallback()
         to check the Alert Error Code using function HAL_SMBUS_GetError()
    (+) Get HAL state machine or error values using HAL_SMBUS_GetState() or HAL_SMBUS_GetError()
    (+) In case of transfer Error, HAL_SMBUS_ErrorCallback() function is executed and user can
         add his own code by customization of function pointer HAL_SMBUS_ErrorCallback()
         to check the Error Code using function HAL_SMBUS_GetError()

   *** SMBUS HAL driver macros list ***
   ==================================
   [..]
     Below the list of most used macros in SMBUS HAL driver.

    (+) __HAL_SMBUS_ENABLE:      Enable the SMBUS peripheral
    (+) __HAL_SMBUS_DISABLE:     Disable the SMBUS peripheral
    (+) __HAL_SMBUS_GET_FLAG:    Check whether the specified SMBUS flag is set or not
    (+) __HAL_SMBUS_CLEAR_FLAG:  Clear the specified SMBUS pending flag
    (+) __HAL_SMBUS_ENABLE_IT:   Enable the specified SMBUS interrupt
    (+) __HAL_SMBUS_DISABLE_IT:  Disable the specified SMBUS interrupt

   [..]
     (@) You can refer to the SMBUS HAL driver header file for more useful macros\end{DoxyVerb}


\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
\subsubsection*{\begin{center}\copyright{} C\+O\+P\+Y\+R\+I\+G\+H\+T(c) 2016 S\+T\+Microelectronics\end{center} }

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met\+:
\begin{DoxyEnumerate}
\item Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.
\item Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.
\item Neither the name of S\+T\+Microelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.
\end{DoxyEnumerate}

T\+H\+IS S\+O\+F\+T\+W\+A\+RE IS P\+R\+O\+V\+I\+D\+ED BY T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+E\+RS A\+ND C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS \char`\"{}\+A\+S I\+S\char`\"{} A\+ND A\+NY E\+X\+P\+R\+E\+SS OR I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES, I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, T\+HE I\+M\+P\+L\+I\+ED W\+A\+R\+R\+A\+N\+T\+I\+ES OF M\+E\+R\+C\+H\+A\+N\+T\+A\+B\+I\+L\+I\+TY A\+ND F\+I\+T\+N\+E\+SS F\+OR A P\+A\+R\+T\+I\+C\+U\+L\+AR P\+U\+R\+P\+O\+SE A\+RE D\+I\+S\+C\+L\+A\+I\+M\+ED. IN NO E\+V\+E\+NT S\+H\+A\+LL T\+HE C\+O\+P\+Y\+R\+I\+G\+HT H\+O\+L\+D\+ER OR C\+O\+N\+T\+R\+I\+B\+U\+T\+O\+RS BE L\+I\+A\+B\+LE F\+OR A\+NY D\+I\+R\+E\+CT, I\+N\+D\+I\+R\+E\+CT, I\+N\+C\+I\+D\+E\+N\+T\+AL, S\+P\+E\+C\+I\+AL, E\+X\+E\+M\+P\+L\+A\+RY, OR C\+O\+N\+S\+E\+Q\+U\+E\+N\+T\+I\+AL D\+A\+M\+A\+G\+ES (I\+N\+C\+L\+U\+D\+I\+NG, B\+UT N\+OT L\+I\+M\+I\+T\+ED TO, P\+R\+O\+C\+U\+R\+E\+M\+E\+NT OF S\+U\+B\+S\+T\+I\+T\+U\+TE G\+O\+O\+DS OR S\+E\+R\+V\+I\+C\+ES; L\+O\+SS OF U\+SE, D\+A\+TA, OR P\+R\+O\+F\+I\+TS; OR B\+U\+S\+I\+N\+E\+SS I\+N\+T\+E\+R\+R\+U\+P\+T\+I\+ON) H\+O\+W\+E\+V\+ER C\+A\+U\+S\+ED A\+ND ON A\+NY T\+H\+E\+O\+RY OF L\+I\+A\+B\+I\+L\+I\+TY, W\+H\+E\+T\+H\+ER IN C\+O\+N\+T\+R\+A\+CT, S\+T\+R\+I\+CT L\+I\+A\+B\+I\+L\+I\+TY, OR T\+O\+RT (I\+N\+C\+L\+U\+D\+I\+NG N\+E\+G\+L\+I\+G\+E\+N\+CE OR O\+T\+H\+E\+R\+W\+I\+SE) A\+R\+I\+S\+I\+NG IN A\+NY W\+AY O\+UT OF T\+HE U\+SE OF T\+H\+IS S\+O\+F\+T\+W\+A\+RE, E\+V\+EN IF A\+D\+V\+I\+S\+ED OF T\+HE P\+O\+S\+S\+I\+B\+I\+L\+I\+TY OF S\+U\+CH D\+A\+M\+A\+GE. 