<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Galactic Warfare: uart</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Galactic Warfare
   </div>
   <div id="projectbrief">Game developed for the Computer Labs (LCOM) curricular unit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">uart</div>  </div>
</div><!--header-->
<div class="contents">

<p>Macros related to the serial port.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga375648eaff61dbd63ad1b4ffefd87aab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga375648eaff61dbd63ad1b4ffefd87aab">SP1_IRQ</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga375648eaff61dbd63ad1b4ffefd87aab"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ Line for Serial Port 1 Interrupts.  <a href="#ga375648eaff61dbd63ad1b4ffefd87aab">More...</a><br /></td></tr>
<tr class="separator:ga375648eaff61dbd63ad1b4ffefd87aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99de2c34e5e5b2cd9de50bed9f0fcff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga99de2c34e5e5b2cd9de50bed9f0fcff1">SP2_IRQ</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga99de2c34e5e5b2cd9de50bed9f0fcff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">IRQ Line for Serial Port 2 Interrupts.  <a href="#ga99de2c34e5e5b2cd9de50bed9f0fcff1">More...</a><br /></td></tr>
<tr class="separator:ga99de2c34e5e5b2cd9de50bed9f0fcff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c520bfa54fbb20fe3fdc5e7caf251a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac4c520bfa54fbb20fe3fdc5e7caf251a">SP1_BASE_ADDR</a>&#160;&#160;&#160;0x3F8</td></tr>
<tr class="memdesc:gac4c520bfa54fbb20fe3fdc5e7caf251a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Port 1 Base Address.  <a href="#gac4c520bfa54fbb20fe3fdc5e7caf251a">More...</a><br /></td></tr>
<tr class="separator:gac4c520bfa54fbb20fe3fdc5e7caf251a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb1476d5dacb2bbb9d8c4a1caa80171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga8fb1476d5dacb2bbb9d8c4a1caa80171">SP2_BASE_ADDR</a>&#160;&#160;&#160;0x2F8</td></tr>
<tr class="memdesc:ga8fb1476d5dacb2bbb9d8c4a1caa80171"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Port 2 Base Address.  <a href="#ga8fb1476d5dacb2bbb9d8c4a1caa80171">More...</a><br /></td></tr>
<tr class="separator:ga8fb1476d5dacb2bbb9d8c4a1caa80171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f58719cc7f083fe709ffbbacf835bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga4f58719cc7f083fe709ffbbacf835bd7">SP_RBR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga4f58719cc7f083fe709ffbbacf835bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Holding Register Address Offset.  <a href="#ga4f58719cc7f083fe709ffbbacf835bd7">More...</a><br /></td></tr>
<tr class="separator:ga4f58719cc7f083fe709ffbbacf835bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga385cfad55546917521c2e90bccdb651b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga385cfad55546917521c2e90bccdb651b">SP_THR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga385cfad55546917521c2e90bccdb651b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register Address Offset.  <a href="#ga385cfad55546917521c2e90bccdb651b">More...</a><br /></td></tr>
<tr class="separator:ga385cfad55546917521c2e90bccdb651b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga623d8162b2e23ef6797a41c2d8a129d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga623d8162b2e23ef6797a41c2d8a129d1">SP_IER</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga623d8162b2e23ef6797a41c2d8a129d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Enable Register Address Offset.  <a href="#ga623d8162b2e23ef6797a41c2d8a129d1">More...</a><br /></td></tr>
<tr class="separator:ga623d8162b2e23ef6797a41c2d8a129d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ea134e935f777fdd14568b339fe2bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gad3ea134e935f777fdd14568b339fe2bc">SP_IIR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gad3ea134e935f777fdd14568b339fe2bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt Identification Register Address Offset.  <a href="#gad3ea134e935f777fdd14568b339fe2bc">More...</a><br /></td></tr>
<tr class="separator:gad3ea134e935f777fdd14568b339fe2bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31bbdcb4577d5e6dde9e54c53d2666da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga31bbdcb4577d5e6dde9e54c53d2666da">SP_FCR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga31bbdcb4577d5e6dde9e54c53d2666da"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Control Register Address Offset.  <a href="#ga31bbdcb4577d5e6dde9e54c53d2666da">More...</a><br /></td></tr>
<tr class="separator:ga31bbdcb4577d5e6dde9e54c53d2666da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab707060e7691d676d89734ed6a4fd43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gab707060e7691d676d89734ed6a4fd43e">SP_LCR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab707060e7691d676d89734ed6a4fd43e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Control Register Address Offset.  <a href="#gab707060e7691d676d89734ed6a4fd43e">More...</a><br /></td></tr>
<tr class="separator:gab707060e7691d676d89734ed6a4fd43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9cf374093346964c1bb69bcca618c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga7e9cf374093346964c1bb69bcca618c4">SP_LSR</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga7e9cf374093346964c1bb69bcca618c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Line Status Register Address Offset.  <a href="#ga7e9cf374093346964c1bb69bcca618c4">More...</a><br /></td></tr>
<tr class="separator:ga7e9cf374093346964c1bb69bcca618c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2d2ebae759c7f5f5416b83e0149caa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga7d2d2ebae759c7f5f5416b83e0149caa">SP_DLAB_DLL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7d2d2ebae759c7f5f5416b83e0149caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">LSB of DL Register Address Offset.  <a href="#ga7d2d2ebae759c7f5f5416b83e0149caa">More...</a><br /></td></tr>
<tr class="separator:ga7d2d2ebae759c7f5f5416b83e0149caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f78cca2a14956cef3c57f0c778f3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga88f78cca2a14956cef3c57f0c778f3b4">SP_DLAB_DLM</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga88f78cca2a14956cef3c57f0c778f3b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSB of DL Register Address Offset.  <a href="#ga88f78cca2a14956cef3c57f0c778f3b4">More...</a><br /></td></tr>
<tr class="separator:ga88f78cca2a14956cef3c57f0c778f3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421982df3311d5ddbef3bc3efbf86e69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga421982df3311d5ddbef3bc3efbf86e69">SP_DL_VALUE</a>(b)&#160;&#160;&#160;115200/b</td></tr>
<tr class="memdesc:ga421982df3311d5ddbef3bc3efbf86e69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of DL Register (b is the bit rate)  <a href="#ga421982df3311d5ddbef3bc3efbf86e69">More...</a><br /></td></tr>
<tr class="separator:ga421982df3311d5ddbef3bc3efbf86e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdabdbec93eeeef009420d7fe1386739"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gacdabdbec93eeeef009420d7fe1386739">SP_IIR_INT</a>&#160;&#160;&#160;0x0E</td></tr>
<tr class="memdesc:gacdabdbec93eeeef009420d7fe1386739"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt pending (1110)  <a href="#gacdabdbec93eeeef009420d7fe1386739">More...</a><br /></td></tr>
<tr class="separator:gacdabdbec93eeeef009420d7fe1386739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6886f124841f905cfa17eb148f95f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gad6886f124841f905cfa17eb148f95f3b">SP_IIR_RLS</a>&#160;&#160;&#160;0x06</td></tr>
<tr class="memdesc:gad6886f124841f905cfa17eb148f95f3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver Line Status (0110)  <a href="#gad6886f124841f905cfa17eb148f95f3b">More...</a><br /></td></tr>
<tr class="separator:gad6886f124841f905cfa17eb148f95f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ebee3bb0e21c4156ac4ab41d0d0d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga25ebee3bb0e21c4156ac4ab41d0d0d10">SP_IIR_RDR</a>&#160;&#160;&#160;0x04</td></tr>
<tr class="memdesc:ga25ebee3bb0e21c4156ac4ab41d0d0d10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Received Data Ready (0100)  <a href="#ga25ebee3bb0e21c4156ac4ab41d0d0d10">More...</a><br /></td></tr>
<tr class="separator:ga25ebee3bb0e21c4156ac4ab41d0d0d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29b6f3f7613c3fc6312bd9efcdfbde8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gae29b6f3f7613c3fc6312bd9efcdfbde8">SP_IIR_CTO</a>&#160;&#160;&#160;0x0C</td></tr>
<tr class="memdesc:gae29b6f3f7613c3fc6312bd9efcdfbde8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Character Timeout FIFO (1100)  <a href="#gae29b6f3f7613c3fc6312bd9efcdfbde8">More...</a><br /></td></tr>
<tr class="separator:gae29b6f3f7613c3fc6312bd9efcdfbde8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fc531f23040c0b2d622408125ab63f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga0fc531f23040c0b2d622408125ab63f0">SP_IIR_THR</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga0fc531f23040c0b2d622408125ab63f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter Holding Register Empty (0010)  <a href="#ga0fc531f23040c0b2d622408125ab63f0">More...</a><br /></td></tr>
<tr class="separator:ga0fc531f23040c0b2d622408125ab63f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7050d52efb1f02f82c99da730cd573e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac7050d52efb1f02f82c99da730cd573e">SP_IIR_FIFO</a>&#160;&#160;&#160;0xC0</td></tr>
<tr class="memdesc:gac7050d52efb1f02f82c99da730cd573e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Both FIFOs Enabled.  <a href="#gac7050d52efb1f02f82c99da730cd573e">More...</a><br /></td></tr>
<tr class="separator:gac7050d52efb1f02f82c99da730cd573e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ffa0986542ad7ea539423da1316b84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga89ffa0986542ad7ea539423da1316b84">SP_IER_ENABLE_RDA</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga89ffa0986542ad7ea539423da1316b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Receiver Interrupts.  <a href="#ga89ffa0986542ad7ea539423da1316b84">More...</a><br /></td></tr>
<tr class="separator:ga89ffa0986542ad7ea539423da1316b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac656dd07e9ef63d6a46957ea61e3d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaac656dd07e9ef63d6a46957ea61e3d20">SP_IER_ENABLE_THR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:gaac656dd07e9ef63d6a46957ea61e3d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Transmitter Interrupts.  <a href="#gaac656dd07e9ef63d6a46957ea61e3d20">More...</a><br /></td></tr>
<tr class="separator:gaac656dd07e9ef63d6a46957ea61e3d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3114dd03229d6fe0386fc4deda66457f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga3114dd03229d6fe0386fc4deda66457f">SP_IER_ENABLE_RLS</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga3114dd03229d6fe0386fc4deda66457f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Error Interrupts -&gt; Signals Error in bits 1-4 LSR.  <a href="#ga3114dd03229d6fe0386fc4deda66457f">More...</a><br /></td></tr>
<tr class="separator:ga3114dd03229d6fe0386fc4deda66457f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd00e554aa6df5ed40d2f48573594d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga26cd00e554aa6df5ed40d2f48573594d">SP_IER_CONFIG</a>&#160;&#160;&#160;(<a class="el" href="group__uart.html#ga89ffa0986542ad7ea539423da1316b84">SP_IER_ENABLE_RDA</a> | <a class="el" href="group__uart.html#ga3114dd03229d6fe0386fc4deda66457f">SP_IER_ENABLE_RLS</a>)</td></tr>
<tr class="memdesc:ga26cd00e554aa6df5ed40d2f48573594d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IER Configuration.  <a href="#ga26cd00e554aa6df5ed40d2f48573594d">More...</a><br /></td></tr>
<tr class="separator:ga26cd00e554aa6df5ed40d2f48573594d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba10bd43705c5ae5222b07ba0ae6a8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaba10bd43705c5ae5222b07ba0ae6a8e4">SP_LCR_LENGHT_8</a>&#160;&#160;&#160;(BIT(1) | BIT(0))</td></tr>
<tr class="memdesc:gaba10bd43705c5ae5222b07ba0ae6a8e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word Length 8.  <a href="#gaba10bd43705c5ae5222b07ba0ae6a8e4">More...</a><br /></td></tr>
<tr class="separator:gaba10bd43705c5ae5222b07ba0ae6a8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe0e2608e4e6f03cbded2e85f54121d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gadfe0e2608e4e6f03cbded2e85f54121d">SP_LCR_1_STOP_BIT</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:gadfe0e2608e4e6f03cbded2e85f54121d"><td class="mdescLeft">&#160;</td><td class="mdescRight">1 Stop Bit  <a href="#gadfe0e2608e4e6f03cbded2e85f54121d">More...</a><br /></td></tr>
<tr class="separator:gadfe0e2608e4e6f03cbded2e85f54121d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fb76b38bcce0aca4a9010b346ed22d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gae8fb76b38bcce0aca4a9010b346ed22d">SP_LCR_ODD_PARITY</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:gae8fb76b38bcce0aca4a9010b346ed22d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Odd Parity.  <a href="#gae8fb76b38bcce0aca4a9010b346ed22d">More...</a><br /></td></tr>
<tr class="separator:gae8fb76b38bcce0aca4a9010b346ed22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c13216428e44d7a6a96374381d66228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga6c13216428e44d7a6a96374381d66228">SP_LCR_BREAK_CONTROL</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:ga6c13216428e44d7a6a96374381d66228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Break Control.  <a href="#ga6c13216428e44d7a6a96374381d66228">More...</a><br /></td></tr>
<tr class="separator:ga6c13216428e44d7a6a96374381d66228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga974676616d2ac258a168a00073a33df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga974676616d2ac258a168a00073a33df9">SP_LCR_CONFIG</a>&#160;&#160;&#160;(<a class="el" href="group__uart.html#gaba10bd43705c5ae5222b07ba0ae6a8e4">SP_LCR_LENGHT_8</a> | <a class="el" href="group__uart.html#gadfe0e2608e4e6f03cbded2e85f54121d">SP_LCR_1_STOP_BIT</a> | <a class="el" href="group__uart.html#gae8fb76b38bcce0aca4a9010b346ed22d">SP_LCR_ODD_PARITY</a>)</td></tr>
<tr class="separator:ga974676616d2ac258a168a00073a33df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15e7cda157ebfdd637c28cdc1c2042e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaa15e7cda157ebfdd637c28cdc1c2042e">SP_LCR_DLAB</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:gaa15e7cda157ebfdd637c28cdc1c2042e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure DLAB.  <a href="#gaa15e7cda157ebfdd637c28cdc1c2042e">More...</a><br /></td></tr>
<tr class="separator:gaa15e7cda157ebfdd637c28cdc1c2042e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642ceb2bf8c4ade7d9018e992780e282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga642ceb2bf8c4ade7d9018e992780e282">SP_DATA_LENGHT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga642ceb2bf8c4ade7d9018e992780e282"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word Length.  <a href="#ga642ceb2bf8c4ade7d9018e992780e282">More...</a><br /></td></tr>
<tr class="separator:ga642ceb2bf8c4ade7d9018e992780e282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga753d660f292192f2ade8eb64c3fdf725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga753d660f292192f2ade8eb64c3fdf725">SP_STOP_BITS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga753d660f292192f2ade8eb64c3fdf725"><td class="mdescLeft">&#160;</td><td class="mdescRight">Stop Bits.  <a href="#ga753d660f292192f2ade8eb64c3fdf725">More...</a><br /></td></tr>
<tr class="separator:ga753d660f292192f2ade8eb64c3fdf725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15eb76b86063529bdb4d8285801f4bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga15eb76b86063529bdb4d8285801f4bd8">SP_FCR_ENABLE_FIFO</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:ga15eb76b86063529bdb4d8285801f4bd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Fifo.  <a href="#ga15eb76b86063529bdb4d8285801f4bd8">More...</a><br /></td></tr>
<tr class="separator:ga15eb76b86063529bdb4d8285801f4bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae3dda7bb8c51d666281613e4df779a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga1ae3dda7bb8c51d666281613e4df779a">SP_FCR_CLEAR_RECEIVE</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga1ae3dda7bb8c51d666281613e4df779a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Receiver Information.  <a href="#ga1ae3dda7bb8c51d666281613e4df779a">More...</a><br /></td></tr>
<tr class="separator:ga1ae3dda7bb8c51d666281613e4df779a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebc0aa52286824d78622822e089e0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gabebc0aa52286824d78622822e089e0f4">SP_FCR_CLEAR_TRANSMIT</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:gabebc0aa52286824d78622822e089e0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear Transmitter Information.  <a href="#gabebc0aa52286824d78622822e089e0f4">More...</a><br /></td></tr>
<tr class="separator:gabebc0aa52286824d78622822e089e0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17bc3cfa3307782e6c89684b15f5586d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga17bc3cfa3307782e6c89684b15f5586d">SP_FCR_TRIGGER_4</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:ga17bc3cfa3307782e6c89684b15f5586d"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Trigger 4.  <a href="#ga17bc3cfa3307782e6c89684b15f5586d">More...</a><br /></td></tr>
<tr class="separator:ga17bc3cfa3307782e6c89684b15f5586d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5777f03caabb9fbececa29bc2bdf5e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga5777f03caabb9fbececa29bc2bdf5e53">SP_FCR_TRIGGER_8</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:ga5777f03caabb9fbececa29bc2bdf5e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Trigger 8.  <a href="#ga5777f03caabb9fbececa29bc2bdf5e53">More...</a><br /></td></tr>
<tr class="separator:ga5777f03caabb9fbececa29bc2bdf5e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc5304c6591c90b8168a12adde7b89dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gadc5304c6591c90b8168a12adde7b89dc">SP_FCR_TRIGGER_14</a>&#160;&#160;&#160;BIT(6) | BIT(7)</td></tr>
<tr class="memdesc:gadc5304c6591c90b8168a12adde7b89dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Trigger 14.  <a href="#gadc5304c6591c90b8168a12adde7b89dc">More...</a><br /></td></tr>
<tr class="separator:gadc5304c6591c90b8168a12adde7b89dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa4436a3fbfcb11b62acc08174695e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaaa4436a3fbfcb11b62acc08174695e4d">SP_FCR_CONFIG</a>&#160;&#160;&#160;(<a class="el" href="group__uart.html#ga15eb76b86063529bdb4d8285801f4bd8">SP_FCR_ENABLE_FIFO</a> | <a class="el" href="group__uart.html#ga1ae3dda7bb8c51d666281613e4df779a">SP_FCR_CLEAR_RECEIVE</a> | <a class="el" href="group__uart.html#gabebc0aa52286824d78622822e089e0f4">SP_FCR_CLEAR_TRANSMIT</a> | <a class="el" href="group__uart.html#ga17bc3cfa3307782e6c89684b15f5586d">SP_FCR_TRIGGER_4</a>)</td></tr>
<tr class="memdesc:gaaa4436a3fbfcb11b62acc08174695e4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCR Configuration.  <a href="#gaaa4436a3fbfcb11b62acc08174695e4d">More...</a><br /></td></tr>
<tr class="separator:gaaa4436a3fbfcb11b62acc08174695e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc19e0c860466fbc6cff21293420e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga6fc19e0c860466fbc6cff21293420e6c">SP_FIFO_SIZE</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga6fc19e0c860466fbc6cff21293420e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Size.  <a href="#ga6fc19e0c860466fbc6cff21293420e6c">More...</a><br /></td></tr>
<tr class="separator:ga6fc19e0c860466fbc6cff21293420e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6405205d97cea6fc7bd0e5d926f65ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaf6405205d97cea6fc7bd0e5d926f65ea">SP_FIFO_TRIGGER</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaf6405205d97cea6fc7bd0e5d926f65ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Trigger Level.  <a href="#gaf6405205d97cea6fc7bd0e5d926f65ea">More...</a><br /></td></tr>
<tr class="separator:gaf6405205d97cea6fc7bd0e5d926f65ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4311663ea382379a212eef9573eb4512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga4311663ea382379a212eef9573eb4512">SP_BIT_RATE</a>&#160;&#160;&#160;19200</td></tr>
<tr class="memdesc:ga4311663ea382379a212eef9573eb4512"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit Rate.  <a href="#ga4311663ea382379a212eef9573eb4512">More...</a><br /></td></tr>
<tr class="separator:ga4311663ea382379a212eef9573eb4512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090813f1403c7ef3248aa79e7fe65e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga090813f1403c7ef3248aa79e7fe65e5f">SP_INT_PER_TIMER_INT</a>&#160;&#160;&#160;((<a class="el" href="group__uart.html#ga4311663ea382379a212eef9573eb4512">SP_BIT_RATE</a> / <a class="el" href="group__uart.html#ga642ceb2bf8c4ade7d9018e992780e282">SP_DATA_LENGHT</a>) / <a class="el" href="group__uart.html#gaf6405205d97cea6fc7bd0e5d926f65ea">SP_FIFO_TRIGGER</a>) / <a class="el" href="group__i8254.html#ga5fa48e85dc1140b8cd99c3228b38c747">TIMER0_INTERRUPTS_PER_SECOND</a></td></tr>
<tr class="memdesc:ga090813f1403c7ef3248aa79e7fe65e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupts per Timer Interrupt.  <a href="#ga090813f1403c7ef3248aa79e7fe65e5f">More...</a><br /></td></tr>
<tr class="separator:ga090813f1403c7ef3248aa79e7fe65e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65f35cda605ff34b815d19305e037e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gab65f35cda605ff34b815d19305e037e2">SP_LSR_RD</a>&#160;&#160;&#160;BIT(0)</td></tr>
<tr class="memdesc:gab65f35cda605ff34b815d19305e037e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data for receiving.  <a href="#gab65f35cda605ff34b815d19305e037e2">More...</a><br /></td></tr>
<tr class="separator:gab65f35cda605ff34b815d19305e037e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f82db233fe9c0607be99aed2b50e96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga12f82db233fe9c0607be99aed2b50e96">SP_LSR_OVERRUN_ERROR</a>&#160;&#160;&#160;BIT(1)</td></tr>
<tr class="memdesc:ga12f82db233fe9c0607be99aed2b50e96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overwritten character.  <a href="#ga12f82db233fe9c0607be99aed2b50e96">More...</a><br /></td></tr>
<tr class="separator:ga12f82db233fe9c0607be99aed2b50e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d954a77518626cfbf1f313266a14f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga50d954a77518626cfbf1f313266a14f5">SP_LSR_PARITY_ERROR</a>&#160;&#160;&#160;BIT(2)</td></tr>
<tr class="memdesc:ga50d954a77518626cfbf1f313266a14f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity Error on received character.  <a href="#ga50d954a77518626cfbf1f313266a14f5">More...</a><br /></td></tr>
<tr class="separator:ga50d954a77518626cfbf1f313266a14f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga802a6b6477e050f36af8bb4c84fb3134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga802a6b6477e050f36af8bb4c84fb3134">SP_LSR_FRAMING_ERROR</a>&#160;&#160;&#160;BIT(3)</td></tr>
<tr class="memdesc:ga802a6b6477e050f36af8bb4c84fb3134"><td class="mdescLeft">&#160;</td><td class="mdescRight">Absence of Stop Bit on received character.  <a href="#ga802a6b6477e050f36af8bb4c84fb3134">More...</a><br /></td></tr>
<tr class="separator:ga802a6b6477e050f36af8bb4c84fb3134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac91e555f35c17f3bc9bfc883a29d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga7ac91e555f35c17f3bc9bfc883a29d2a">SP_LSR_BREAK_INT</a>&#160;&#160;&#160;BIT(4)</td></tr>
<tr class="memdesc:ga7ac91e555f35c17f3bc9bfc883a29d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Data Input Line hold low for too much time.  <a href="#ga7ac91e555f35c17f3bc9bfc883a29d2a">More...</a><br /></td></tr>
<tr class="separator:ga7ac91e555f35c17f3bc9bfc883a29d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c5cf165fbe1c5f4c3a3ff0909aab5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga51c5cf165fbe1c5f4c3a3ff0909aab5c">SP_LSR_THR_EMPTY</a>&#160;&#160;&#160;BIT(5)</td></tr>
<tr class="memdesc:ga51c5cf165fbe1c5f4c3a3ff0909aab5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ready to transmit a new char.  <a href="#ga51c5cf165fbe1c5f4c3a3ff0909aab5c">More...</a><br /></td></tr>
<tr class="separator:ga51c5cf165fbe1c5f4c3a3ff0909aab5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f2809e0f748d3b19b6e5a4498098b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga39f2809e0f748d3b19b6e5a4498098b8">SP_LSR_TR_EMPTY</a>&#160;&#160;&#160;BIT(6)</td></tr>
<tr class="memdesc:ga39f2809e0f748d3b19b6e5a4498098b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">THR and Transmitter Shift Register are Empty.  <a href="#ga39f2809e0f748d3b19b6e5a4498098b8">More...</a><br /></td></tr>
<tr class="separator:ga39f2809e0f748d3b19b6e5a4498098b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2c3c8e3d6dcb691701eb843ab8238f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gac2c3c8e3d6dcb691701eb843ab8238f6">SP_LSR_FIFO_ERROR</a>&#160;&#160;&#160;BIT(7)</td></tr>
<tr class="memdesc:gac2c3c8e3d6dcb691701eb843ab8238f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">One Error (parity, framing, break) on FIFO buffer.  <a href="#gac2c3c8e3d6dcb691701eb843ab8238f6">More...</a><br /></td></tr>
<tr class="separator:gac2c3c8e3d6dcb691701eb843ab8238f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22110f587abf75f05f083237daf4ad1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga22110f587abf75f05f083237daf4ad1b">SP_RTC_INTERRUPT</a>&#160;&#160;&#160;'R'</td></tr>
<tr class="memdesc:ga22110f587abf75f05f083237daf4ad1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coordinates to PowerUp and Type of PowerUp.  <a href="#ga22110f587abf75f05f083237daf4ad1b">More...</a><br /></td></tr>
<tr class="separator:ga22110f587abf75f05f083237daf4ad1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0e4480b6d2fa57079dda5acd10b3c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga3f0e4480b6d2fa57079dda5acd10b3c5">SP_GENERATE_BULLET</a>&#160;&#160;&#160;'B'</td></tr>
<tr class="memdesc:ga3f0e4480b6d2fa57079dda5acd10b3c5"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_bullet.html" title="Structure representing a bullet. ">Bullet</a> Spawn.  <a href="#ga3f0e4480b6d2fa57079dda5acd10b3c5">More...</a><br /></td></tr>
<tr class="separator:ga3f0e4480b6d2fa57079dda5acd10b3c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga401abbdded9aac8eb1317ce78464d930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga401abbdded9aac8eb1317ce78464d930">SP_ENEMY_PLAYER</a>&#160;&#160;&#160;'P'</td></tr>
<tr class="memdesc:ga401abbdded9aac8eb1317ce78464d930"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coordinates and Angle for Enemy <a class="el" href="struct_player.html" title="Structure representing the current state of the player. ">Player</a>.  <a href="#ga401abbdded9aac8eb1317ce78464d930">More...</a><br /></td></tr>
<tr class="separator:ga401abbdded9aac8eb1317ce78464d930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8650ce646fafde71df026f12fa2fbd98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga8650ce646fafde71df026f12fa2fbd98">SP_NEW_SEQUENCE</a>&#160;&#160;&#160;'N'</td></tr>
<tr class="memdesc:ga8650ce646fafde71df026f12fa2fbd98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate a new sequence (because of errors)  <a href="#ga8650ce646fafde71df026f12fa2fbd98">More...</a><br /></td></tr>
<tr class="separator:ga8650ce646fafde71df026f12fa2fbd98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bda0320ba24ea4c2c97b1ff0ca68782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga6bda0320ba24ea4c2c97b1ff0ca68782">SP_SEND_SEQUENCE</a>&#160;&#160;&#160;'S'</td></tr>
<tr class="memdesc:ga6bda0320ba24ea4c2c97b1ff0ca68782"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ask to Send Sequence Again (because of errors)  <a href="#ga6bda0320ba24ea4c2c97b1ff0ca68782">More...</a><br /></td></tr>
<tr class="separator:ga6bda0320ba24ea4c2c97b1ff0ca68782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15e1e40b07fbf510f85fac50ac31c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gaf15e1e40b07fbf510f85fac50ac31c3e">SP_END_SEQUENCE</a>&#160;&#160;&#160;'E'</td></tr>
<tr class="memdesc:gaf15e1e40b07fbf510f85fac50ac31c3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark the End of a Sequence.  <a href="#gaf15e1e40b07fbf510f85fac50ac31c3e">More...</a><br /></td></tr>
<tr class="separator:gaf15e1e40b07fbf510f85fac50ac31c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60977829244ed39e44b847d4242631ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga60977829244ed39e44b847d4242631ef">SP_PLAYER_SIZE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga60977829244ed39e44b847d4242631ef"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_player.html" title="Structure representing the current state of the player. ">Player</a> Packet Size.  <a href="#ga60977829244ed39e44b847d4242631ef">More...</a><br /></td></tr>
<tr class="separator:ga60977829244ed39e44b847d4242631ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21b9248ed903e3044f35f0008e8de05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gae21b9248ed903e3044f35f0008e8de05">SP_RTC_SIZE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gae21b9248ed903e3044f35f0008e8de05"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTC Packet Size.  <a href="#gae21b9248ed903e3044f35f0008e8de05">More...</a><br /></td></tr>
<tr class="separator:gae21b9248ed903e3044f35f0008e8de05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ad10a4ff6bb441e8998ce9c835f5e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#ga9ad10a4ff6bb441e8998ce9c835f5e19">SP_BULLET_SIZE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga9ad10a4ff6bb441e8998ce9c835f5e19"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_bullet.html" title="Structure representing a bullet. ">Bullet</a> Packet Size.  <a href="#ga9ad10a4ff6bb441e8998ce9c835f5e19">More...</a><br /></td></tr>
<tr class="separator:ga9ad10a4ff6bb441e8998ce9c835f5e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab974de4582db4e5d68ee7a14d7d0ae36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__uart.html#gab974de4582db4e5d68ee7a14d7d0ae36">SP_SEQUENCE_SIZE</a>&#160;&#160;&#160;<a class="el" href="group__uart.html#ga60977829244ed39e44b847d4242631ef">SP_PLAYER_SIZE</a> + <a class="el" href="group__uart.html#gae21b9248ed903e3044f35f0008e8de05">SP_RTC_SIZE</a> + <a class="el" href="group__uart.html#ga9ad10a4ff6bb441e8998ce9c835f5e19">SP_BULLET_SIZE</a> + 2</td></tr>
<tr class="memdesc:gab974de4582db4e5d68ee7a14d7d0ae36"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Port Trabsmission Max Size Without the Error Part.  <a href="#gab974de4582db4e5d68ee7a14d7d0ae36">More...</a><br /></td></tr>
<tr class="separator:gab974de4582db4e5d68ee7a14d7d0ae36"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Macros related to the serial port. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gac4c520bfa54fbb20fe3fdc5e7caf251a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac4c520bfa54fbb20fe3fdc5e7caf251a">&#9670;&nbsp;</a></span>SP1_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP1_BASE_ADDR&#160;&#160;&#160;0x3F8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial Port 1 Base Address. </p>

</div>
</div>
<a id="ga375648eaff61dbd63ad1b4ffefd87aab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga375648eaff61dbd63ad1b4ffefd87aab">&#9670;&nbsp;</a></span>SP1_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP1_IRQ&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ Line for Serial Port 1 Interrupts. </p>

</div>
</div>
<a id="ga8fb1476d5dacb2bbb9d8c4a1caa80171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8fb1476d5dacb2bbb9d8c4a1caa80171">&#9670;&nbsp;</a></span>SP2_BASE_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP2_BASE_ADDR&#160;&#160;&#160;0x2F8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial Port 2 Base Address. </p>

</div>
</div>
<a id="ga99de2c34e5e5b2cd9de50bed9f0fcff1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga99de2c34e5e5b2cd9de50bed9f0fcff1">&#9670;&nbsp;</a></span>SP2_IRQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP2_IRQ&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IRQ Line for Serial Port 2 Interrupts. </p>

</div>
</div>
<a id="ga4311663ea382379a212eef9573eb4512"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4311663ea382379a212eef9573eb4512">&#9670;&nbsp;</a></span>SP_BIT_RATE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_BIT_RATE&#160;&#160;&#160;19200</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit Rate. </p>

</div>
</div>
<a id="ga9ad10a4ff6bb441e8998ce9c835f5e19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9ad10a4ff6bb441e8998ce9c835f5e19">&#9670;&nbsp;</a></span>SP_BULLET_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_BULLET_SIZE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_bullet.html" title="Structure representing a bullet. ">Bullet</a> Packet Size. </p>

</div>
</div>
<a id="ga642ceb2bf8c4ade7d9018e992780e282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga642ceb2bf8c4ade7d9018e992780e282">&#9670;&nbsp;</a></span>SP_DATA_LENGHT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_DATA_LENGHT&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Word Length. </p>

</div>
</div>
<a id="ga421982df3311d5ddbef3bc3efbf86e69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga421982df3311d5ddbef3bc3efbf86e69">&#9670;&nbsp;</a></span>SP_DL_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_DL_VALUE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">b</td><td>)</td>
          <td>&#160;&#160;&#160;115200/b</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Value of DL Register (b is the bit rate) </p>

</div>
</div>
<a id="ga7d2d2ebae759c7f5f5416b83e0149caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7d2d2ebae759c7f5f5416b83e0149caa">&#9670;&nbsp;</a></span>SP_DLAB_DLL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_DLAB_DLL&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LSB of DL Register Address Offset. </p>

</div>
</div>
<a id="ga88f78cca2a14956cef3c57f0c778f3b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga88f78cca2a14956cef3c57f0c778f3b4">&#9670;&nbsp;</a></span>SP_DLAB_DLM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_DLAB_DLM&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSB of DL Register Address Offset. </p>

</div>
</div>
<a id="gaf15e1e40b07fbf510f85fac50ac31c3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf15e1e40b07fbf510f85fac50ac31c3e">&#9670;&nbsp;</a></span>SP_END_SEQUENCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_END_SEQUENCE&#160;&#160;&#160;'E'</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mark the End of a Sequence. </p>

</div>
</div>
<a id="ga401abbdded9aac8eb1317ce78464d930"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga401abbdded9aac8eb1317ce78464d930">&#9670;&nbsp;</a></span>SP_ENEMY_PLAYER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_ENEMY_PLAYER&#160;&#160;&#160;'P'</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coordinates and Angle for Enemy <a class="el" href="struct_player.html" title="Structure representing the current state of the player. ">Player</a>. </p>

</div>
</div>
<a id="ga31bbdcb4577d5e6dde9e54c53d2666da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31bbdcb4577d5e6dde9e54c53d2666da">&#9670;&nbsp;</a></span>SP_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_FCR&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Control Register Address Offset. </p>

</div>
</div>
<a id="ga1ae3dda7bb8c51d666281613e4df779a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ae3dda7bb8c51d666281613e4df779a">&#9670;&nbsp;</a></span>SP_FCR_CLEAR_RECEIVE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_FCR_CLEAR_RECEIVE&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Receiver Information. </p>

</div>
</div>
<a id="gabebc0aa52286824d78622822e089e0f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabebc0aa52286824d78622822e089e0f4">&#9670;&nbsp;</a></span>SP_FCR_CLEAR_TRANSMIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_FCR_CLEAR_TRANSMIT&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear Transmitter Information. </p>

</div>
</div>
<a id="gaaa4436a3fbfcb11b62acc08174695e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaa4436a3fbfcb11b62acc08174695e4d">&#9670;&nbsp;</a></span>SP_FCR_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_FCR_CONFIG&#160;&#160;&#160;(<a class="el" href="group__uart.html#ga15eb76b86063529bdb4d8285801f4bd8">SP_FCR_ENABLE_FIFO</a> | <a class="el" href="group__uart.html#ga1ae3dda7bb8c51d666281613e4df779a">SP_FCR_CLEAR_RECEIVE</a> | <a class="el" href="group__uart.html#gabebc0aa52286824d78622822e089e0f4">SP_FCR_CLEAR_TRANSMIT</a> | <a class="el" href="group__uart.html#ga17bc3cfa3307782e6c89684b15f5586d">SP_FCR_TRIGGER_4</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>LCR Configuration. </p>

</div>
</div>
<a id="ga15eb76b86063529bdb4d8285801f4bd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15eb76b86063529bdb4d8285801f4bd8">&#9670;&nbsp;</a></span>SP_FCR_ENABLE_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_FCR_ENABLE_FIFO&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Fifo. </p>

</div>
</div>
<a id="gadc5304c6591c90b8168a12adde7b89dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadc5304c6591c90b8168a12adde7b89dc">&#9670;&nbsp;</a></span>SP_FCR_TRIGGER_14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_FCR_TRIGGER_14&#160;&#160;&#160;BIT(6) | BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Trigger 14. </p>

</div>
</div>
<a id="ga17bc3cfa3307782e6c89684b15f5586d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17bc3cfa3307782e6c89684b15f5586d">&#9670;&nbsp;</a></span>SP_FCR_TRIGGER_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_FCR_TRIGGER_4&#160;&#160;&#160;BIT(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Trigger 4. </p>

</div>
</div>
<a id="ga5777f03caabb9fbececa29bc2bdf5e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5777f03caabb9fbececa29bc2bdf5e53">&#9670;&nbsp;</a></span>SP_FCR_TRIGGER_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_FCR_TRIGGER_8&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Trigger 8. </p>

</div>
</div>
<a id="ga6fc19e0c860466fbc6cff21293420e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6fc19e0c860466fbc6cff21293420e6c">&#9670;&nbsp;</a></span>SP_FIFO_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_FIFO_SIZE&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Size. </p>

</div>
</div>
<a id="gaf6405205d97cea6fc7bd0e5d926f65ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf6405205d97cea6fc7bd0e5d926f65ea">&#9670;&nbsp;</a></span>SP_FIFO_TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_FIFO_TRIGGER&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>FIFO Trigger Level. </p>

</div>
</div>
<a id="ga3f0e4480b6d2fa57079dda5acd10b3c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3f0e4480b6d2fa57079dda5acd10b3c5">&#9670;&nbsp;</a></span>SP_GENERATE_BULLET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_GENERATE_BULLET&#160;&#160;&#160;'B'</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_bullet.html" title="Structure representing a bullet. ">Bullet</a> Spawn. </p>

</div>
</div>
<a id="ga623d8162b2e23ef6797a41c2d8a129d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga623d8162b2e23ef6797a41c2d8a129d1">&#9670;&nbsp;</a></span>SP_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IER&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Enable Register Address Offset. </p>

</div>
</div>
<a id="ga26cd00e554aa6df5ed40d2f48573594d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga26cd00e554aa6df5ed40d2f48573594d">&#9670;&nbsp;</a></span>SP_IER_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IER_CONFIG&#160;&#160;&#160;(<a class="el" href="group__uart.html#ga89ffa0986542ad7ea539423da1316b84">SP_IER_ENABLE_RDA</a> | <a class="el" href="group__uart.html#ga3114dd03229d6fe0386fc4deda66457f">SP_IER_ENABLE_RLS</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IER Configuration. </p>

</div>
</div>
<a id="ga89ffa0986542ad7ea539423da1316b84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga89ffa0986542ad7ea539423da1316b84">&#9670;&nbsp;</a></span>SP_IER_ENABLE_RDA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IER_ENABLE_RDA&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Receiver Interrupts. </p>

</div>
</div>
<a id="ga3114dd03229d6fe0386fc4deda66457f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3114dd03229d6fe0386fc4deda66457f">&#9670;&nbsp;</a></span>SP_IER_ENABLE_RLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IER_ENABLE_RLS&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Error Interrupts -&gt; Signals Error in bits 1-4 LSR. </p>

</div>
</div>
<a id="gaac656dd07e9ef63d6a46957ea61e3d20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaac656dd07e9ef63d6a46957ea61e3d20">&#9670;&nbsp;</a></span>SP_IER_ENABLE_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IER_ENABLE_THR&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Transmitter Interrupts. </p>

</div>
</div>
<a id="gad3ea134e935f777fdd14568b339fe2bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3ea134e935f777fdd14568b339fe2bc">&#9670;&nbsp;</a></span>SP_IIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IIR&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt Identification Register Address Offset. </p>

</div>
</div>
<a id="gae29b6f3f7613c3fc6312bd9efcdfbde8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae29b6f3f7613c3fc6312bd9efcdfbde8">&#9670;&nbsp;</a></span>SP_IIR_CTO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IIR_CTO&#160;&#160;&#160;0x0C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Character Timeout FIFO (1100) </p>

</div>
</div>
<a id="gac7050d52efb1f02f82c99da730cd573e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7050d52efb1f02f82c99da730cd573e">&#9670;&nbsp;</a></span>SP_IIR_FIFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IIR_FIFO&#160;&#160;&#160;0xC0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Both FIFOs Enabled. </p>

</div>
</div>
<a id="gacdabdbec93eeeef009420d7fe1386739"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacdabdbec93eeeef009420d7fe1386739">&#9670;&nbsp;</a></span>SP_IIR_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IIR_INT&#160;&#160;&#160;0x0E</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt pending (1110) </p>

</div>
</div>
<a id="ga25ebee3bb0e21c4156ac4ab41d0d0d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25ebee3bb0e21c4156ac4ab41d0d0d10">&#9670;&nbsp;</a></span>SP_IIR_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IIR_RDR&#160;&#160;&#160;0x04</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Received Data Ready (0100) </p>

</div>
</div>
<a id="gad6886f124841f905cfa17eb148f95f3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6886f124841f905cfa17eb148f95f3b">&#9670;&nbsp;</a></span>SP_IIR_RLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IIR_RLS&#160;&#160;&#160;0x06</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver Line Status (0110) </p>

</div>
</div>
<a id="ga0fc531f23040c0b2d622408125ab63f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fc531f23040c0b2d622408125ab63f0">&#9670;&nbsp;</a></span>SP_IIR_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_IIR_THR&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Holding Register Empty (0010) </p>

</div>
</div>
<a id="ga090813f1403c7ef3248aa79e7fe65e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga090813f1403c7ef3248aa79e7fe65e5f">&#9670;&nbsp;</a></span>SP_INT_PER_TIMER_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_INT_PER_TIMER_INT&#160;&#160;&#160;((<a class="el" href="group__uart.html#ga4311663ea382379a212eef9573eb4512">SP_BIT_RATE</a> / <a class="el" href="group__uart.html#ga642ceb2bf8c4ade7d9018e992780e282">SP_DATA_LENGHT</a>) / <a class="el" href="group__uart.html#gaf6405205d97cea6fc7bd0e5d926f65ea">SP_FIFO_TRIGGER</a>) / <a class="el" href="group__i8254.html#ga5fa48e85dc1140b8cd99c3228b38c747">TIMER0_INTERRUPTS_PER_SECOND</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupts per Timer Interrupt. </p>

</div>
</div>
<a id="gab707060e7691d676d89734ed6a4fd43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab707060e7691d676d89734ed6a4fd43e">&#9670;&nbsp;</a></span>SP_LCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LCR&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line Control Register Address Offset. </p>

</div>
</div>
<a id="gadfe0e2608e4e6f03cbded2e85f54121d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadfe0e2608e4e6f03cbded2e85f54121d">&#9670;&nbsp;</a></span>SP_LCR_1_STOP_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LCR_1_STOP_BIT&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1 Stop Bit </p>

</div>
</div>
<a id="ga6c13216428e44d7a6a96374381d66228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c13216428e44d7a6a96374381d66228">&#9670;&nbsp;</a></span>SP_LCR_BREAK_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LCR_BREAK_CONTROL&#160;&#160;&#160;BIT(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Break Control. </p>

</div>
</div>
<a id="ga974676616d2ac258a168a00073a33df9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga974676616d2ac258a168a00073a33df9">&#9670;&nbsp;</a></span>SP_LCR_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LCR_CONFIG&#160;&#160;&#160;(<a class="el" href="group__uart.html#gaba10bd43705c5ae5222b07ba0ae6a8e4">SP_LCR_LENGHT_8</a> | <a class="el" href="group__uart.html#gadfe0e2608e4e6f03cbded2e85f54121d">SP_LCR_1_STOP_BIT</a> | <a class="el" href="group__uart.html#gae8fb76b38bcce0aca4a9010b346ed22d">SP_LCR_ODD_PARITY</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa15e7cda157ebfdd637c28cdc1c2042e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa15e7cda157ebfdd637c28cdc1c2042e">&#9670;&nbsp;</a></span>SP_LCR_DLAB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LCR_DLAB&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure DLAB. </p>

</div>
</div>
<a id="gaba10bd43705c5ae5222b07ba0ae6a8e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaba10bd43705c5ae5222b07ba0ae6a8e4">&#9670;&nbsp;</a></span>SP_LCR_LENGHT_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LCR_LENGHT_8&#160;&#160;&#160;(BIT(1) | BIT(0))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Word Length 8. </p>

</div>
</div>
<a id="gae8fb76b38bcce0aca4a9010b346ed22d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8fb76b38bcce0aca4a9010b346ed22d">&#9670;&nbsp;</a></span>SP_LCR_ODD_PARITY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LCR_ODD_PARITY&#160;&#160;&#160;BIT(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Odd Parity. </p>

</div>
</div>
<a id="ga7e9cf374093346964c1bb69bcca618c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e9cf374093346964c1bb69bcca618c4">&#9670;&nbsp;</a></span>SP_LSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LSR&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Line Status Register Address Offset. </p>

</div>
</div>
<a id="ga7ac91e555f35c17f3bc9bfc883a29d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ac91e555f35c17f3bc9bfc883a29d2a">&#9670;&nbsp;</a></span>SP_LSR_BREAK_INT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LSR_BREAK_INT&#160;&#160;&#160;BIT(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial Data Input Line hold low for too much time. </p>

</div>
</div>
<a id="gac2c3c8e3d6dcb691701eb843ab8238f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2c3c8e3d6dcb691701eb843ab8238f6">&#9670;&nbsp;</a></span>SP_LSR_FIFO_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LSR_FIFO_ERROR&#160;&#160;&#160;BIT(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>One Error (parity, framing, break) on FIFO buffer. </p>

</div>
</div>
<a id="ga802a6b6477e050f36af8bb4c84fb3134"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga802a6b6477e050f36af8bb4c84fb3134">&#9670;&nbsp;</a></span>SP_LSR_FRAMING_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LSR_FRAMING_ERROR&#160;&#160;&#160;BIT(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Absence of Stop Bit on received character. </p>

</div>
</div>
<a id="ga12f82db233fe9c0607be99aed2b50e96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12f82db233fe9c0607be99aed2b50e96">&#9670;&nbsp;</a></span>SP_LSR_OVERRUN_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LSR_OVERRUN_ERROR&#160;&#160;&#160;BIT(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overwritten character. </p>

</div>
</div>
<a id="ga50d954a77518626cfbf1f313266a14f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga50d954a77518626cfbf1f313266a14f5">&#9670;&nbsp;</a></span>SP_LSR_PARITY_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LSR_PARITY_ERROR&#160;&#160;&#160;BIT(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity Error on received character. </p>

</div>
</div>
<a id="gab65f35cda605ff34b815d19305e037e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab65f35cda605ff34b815d19305e037e2">&#9670;&nbsp;</a></span>SP_LSR_RD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LSR_RD&#160;&#160;&#160;BIT(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data for receiving. </p>

</div>
</div>
<a id="ga51c5cf165fbe1c5f4c3a3ff0909aab5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga51c5cf165fbe1c5f4c3a3ff0909aab5c">&#9670;&nbsp;</a></span>SP_LSR_THR_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LSR_THR_EMPTY&#160;&#160;&#160;BIT(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ready to transmit a new char. </p>

</div>
</div>
<a id="ga39f2809e0f748d3b19b6e5a4498098b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39f2809e0f748d3b19b6e5a4498098b8">&#9670;&nbsp;</a></span>SP_LSR_TR_EMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_LSR_TR_EMPTY&#160;&#160;&#160;BIT(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>THR and Transmitter Shift Register are Empty. </p>

</div>
</div>
<a id="ga8650ce646fafde71df026f12fa2fbd98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8650ce646fafde71df026f12fa2fbd98">&#9670;&nbsp;</a></span>SP_NEW_SEQUENCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_NEW_SEQUENCE&#160;&#160;&#160;'N'</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate a new sequence (because of errors) </p>

</div>
</div>
<a id="ga60977829244ed39e44b847d4242631ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga60977829244ed39e44b847d4242631ef">&#9670;&nbsp;</a></span>SP_PLAYER_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_PLAYER_SIZE&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_player.html" title="Structure representing the current state of the player. ">Player</a> Packet Size. </p>

</div>
</div>
<a id="ga4f58719cc7f083fe709ffbbacf835bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f58719cc7f083fe709ffbbacf835bd7">&#9670;&nbsp;</a></span>SP_RBR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_RBR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver Holding Register Address Offset. </p>

</div>
</div>
<a id="ga22110f587abf75f05f083237daf4ad1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22110f587abf75f05f083237daf4ad1b">&#9670;&nbsp;</a></span>SP_RTC_INTERRUPT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_RTC_INTERRUPT&#160;&#160;&#160;'R'</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Coordinates to PowerUp and Type of PowerUp. </p>

</div>
</div>
<a id="gae21b9248ed903e3044f35f0008e8de05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae21b9248ed903e3044f35f0008e8de05">&#9670;&nbsp;</a></span>SP_RTC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_RTC_SIZE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTC Packet Size. </p>

</div>
</div>
<a id="ga6bda0320ba24ea4c2c97b1ff0ca68782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6bda0320ba24ea4c2c97b1ff0ca68782">&#9670;&nbsp;</a></span>SP_SEND_SEQUENCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SEND_SEQUENCE&#160;&#160;&#160;'S'</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Ask to Send Sequence Again (because of errors) </p>

</div>
</div>
<a id="gab974de4582db4e5d68ee7a14d7d0ae36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab974de4582db4e5d68ee7a14d7d0ae36">&#9670;&nbsp;</a></span>SP_SEQUENCE_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_SEQUENCE_SIZE&#160;&#160;&#160;<a class="el" href="group__uart.html#ga60977829244ed39e44b847d4242631ef">SP_PLAYER_SIZE</a> + <a class="el" href="group__uart.html#gae21b9248ed903e3044f35f0008e8de05">SP_RTC_SIZE</a> + <a class="el" href="group__uart.html#ga9ad10a4ff6bb441e8998ce9c835f5e19">SP_BULLET_SIZE</a> + 2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Serial Port Trabsmission Max Size Without the Error Part. </p>

</div>
</div>
<a id="ga753d660f292192f2ade8eb64c3fdf725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga753d660f292192f2ade8eb64c3fdf725">&#9670;&nbsp;</a></span>SP_STOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_STOP_BITS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Stop Bits. </p>

</div>
</div>
<a id="ga385cfad55546917521c2e90bccdb651b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga385cfad55546917521c2e90bccdb651b">&#9670;&nbsp;</a></span>SP_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SP_THR&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter Holding Register Address Offset. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
