Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 01:02:10 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/eltwise_layer_submodules/input_logic/post_route_timing.rpt
| Design       : input_logic
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
iterations_reg[2]/C            b_addr_reg[3]/CE               6.566         
iterations_reg[2]/C            b_addr_reg[5]/CE               6.566         
iterations_reg[2]/C            b_addr_reg[0]/CE               6.597         
iterations_reg[2]/C            b_addr_reg[1]/CE               6.597         
iterations_reg[2]/C            b_addr_reg[2]/CE               6.597         
iterations_reg[2]/C            b_addr_reg[7]/CE               6.677         
iterations_reg[2]/C            b_addr_reg[8]/CE               6.677         
iterations_reg[2]/C            b_addr_reg[9]/CE               6.677         
iterations_reg[2]/C            b_addr_reg[4]/CE               6.685         
iterations_reg[2]/C            a_addr_reg[0]/CE               6.788         
iterations_reg[2]/C            a_addr_reg[1]/CE               6.788         
iterations_reg[2]/C            a_addr_reg[2]/CE               6.788         
iterations_reg[2]/C            b_addr_reg[6]/CE               6.788         
iterations_reg[2]/C            a_addr_reg[5]/CE               6.789         
iterations_reg[2]/C            a_addr_reg[3]/CE               6.899         
iterations_reg[2]/C            a_addr_reg[4]/CE               6.899         
iterations_reg[2]/C            a_addr_reg[6]/CE               6.900         
iterations_reg[2]/C            a_addr_reg[9]/CE               6.900         
iterations_reg[2]/C            a_addr_reg[7]/CE               7.011         
iterations_reg[2]/C            a_addr_reg[8]/CE               7.011         
iterations_reg[2]/C            iterations_reg[0]/CE           7.082         
iterations_reg[2]/C            iterations_reg[1]/CE           7.082         
iterations_reg[2]/C            iterations_reg[2]/CE           7.082         
iterations_reg[2]/C            iterations_reg[3]/CE           7.082         
iterations_reg[2]/C            iterations_reg[4]/CE           7.174         
iterations_reg[2]/C            a_mem_access_reg/CE            7.334         
iterations_reg[2]/C            iterations_reg[5]/CE           7.390         
iterations_reg[2]/C            iterations_reg[6]/CE           7.390         
iterations_reg[2]/C            iterations_reg[7]/CE           7.390         
a_mem_access_reg/C             a_mem_access_counter_reg[1]/R  7.928         
iterations_reg[2]/C            iterations_reg[6]/D            7.939         
iterations_reg[2]/C            iterations_reg[7]/D            7.953         
a_mem_access_reg/C             a_mem_access_counter_reg[0]/R  8.025         
iterations_reg[2]/C            a_mem_access_reg/D             8.072         
a_addr_reg[1]/C                a_addr_reg[6]/D                8.087         
a_mem_access_reg/C             a_mem_access_counter_reg[4]/R  8.105         
a_mem_access_reg/C             a_mem_access_counter_reg[5]/R  8.105         
a_mem_access_reg/C             a_mem_access_counter_reg[6]/R  8.105         
a_mem_access_reg/C             a_mem_access_counter_reg[7]/R  8.105         
a_addr_reg[1]/C                a_addr_reg[9]/D                8.160         
a_mem_access_reg/C             a_mem_access_counter_reg[3]/R  8.164         
b_addr_reg[4]/C                b_addr_reg[6]/D                8.234         
a_mem_access_counter_reg[1]/C  a_mem_access_counter_reg[6]/D  8.245         
a_mem_access_counter_reg[1]/C  a_mem_access_counter_reg[7]/D  8.259         
a_addr_reg[1]/C                a_addr_reg[5]/D                8.261         
b_addr_reg[4]/C                b_addr_reg[7]/D                8.307         
b_addr_reg[4]/C                b_addr_reg[8]/D                8.307         
a_mem_access_reg/C             a_mem_access_counter_reg[2]/R  8.309         
iterations_reg[2]/C            iterations_reg[4]/D            8.442         
b_addr_reg[4]/C                b_addr_reg[5]/D                8.487         
b_addr_reg[3]/C                b_addr_reg[4]/D                8.507         
b_addr_reg[4]/C                b_addr_reg[9]/D                8.513         
iterations_reg[1]/C            iterations_reg[1]/D            8.518         
a_addr_reg[1]/C                a_addr_reg[7]/D                8.596         
a_addr_reg[1]/C                a_addr_reg[8]/D                8.599         
a_mem_access_counter_reg[0]/C  a_mem_access_counter_reg[3]/D  8.627         
iterations_reg[1]/C            iterations_reg[2]/D            8.630         
iterations_reg[1]/C            iterations_reg[3]/D            8.640         
a_mem_access_counter_reg[1]/C  a_mem_access_counter_reg[4]/D  8.668         
a_mem_access_counter_reg[0]/C  a_mem_access_counter_reg[2]/D  8.671         
a_addr_reg[1]/C                a_addr_reg[4]/D                8.708         
b_addr_reg[0]/C                b_addr_reg[0]/D                8.726         
iterations_reg[3]/C            iterations_reg[5]/D            8.727         
a_addr_reg[0]/C                a_addr_reg[0]/D                8.771         
a_addr_reg[0]/C                a_addr_reg[1]/D                8.781         
a_mem_access_counter_reg[0]/C  a_mem_access_counter_reg[5]/D  8.841         
a_addr_reg[2]/C                a_addr_reg[3]/D                8.916         
b_addr_reg[0]/C                b_addr_reg[1]/D                9.028         
b_addr_reg[1]/C                b_addr_reg[2]/D                9.039         
a_mem_access_counter_reg[0]/C  a_mem_access_counter_reg[1]/D  9.052         
a_addr_reg[1]/C                a_addr_reg[2]/D                9.078         
a_mem_access_counter_reg[0]/C  a_mem_access_counter_reg[0]/D  9.114         
iterations_reg[0]/C            iterations_reg[0]/D            9.114         
b_addr_reg[1]/C                b_addr_reg[3]/D                9.142         



