AArch64 MP+dsb.st+dsb.sypt
"DSB.STdWW Rfe DSB.SYdRRPT FreTP"
Cycle=Rfe DSB.SYdRRPT FreTP DSB.STdWW
Generator=diycross7 (version 7.56+02~dev)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DSB.STdWW Rfe DSB.SYdRRPT FreTP
{
0:X1=x:green; 0:X3=y:green;
1:X0=y:green; 1:X3=x:green;
}
 P0          | P1          ;
 MOV W0,#1   | LDR W1,[X0] ;
 STR W0,[X1] | DSB SY      ;
 DSB ST      | MOV X2,X3   ;
 MOV W2,#1   | LDG X2,[X3] ;
 STR W2,[X3] |             ;
exists (1:X1=1 /\ 1:X2=x:green)
