// Seed: 1330756639
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_3;
  assign id_5[-1] = id_2;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri0 id_4,
    input tri id_5,
    input wire id_6,
    input tri0 id_7,
    input uwire id_8,
    input wor id_9,
    input wire id_10,
    input wand id_11,
    output tri0 id_12,
    output wand id_13,
    input tri0 id_14,
    input uwire id_15,
    input tri id_16,
    output wor id_17
);
  wire id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19
  );
  integer id_20;
  xor primCall (
      id_12,
      id_7,
      id_8,
      id_16,
      id_19,
      id_0,
      id_15,
      id_11,
      id_4,
      id_9,
      id_5,
      id_3,
      id_10,
      id_2,
      id_14
  );
endmodule
