*This repo contains the VHDL projects covered in 2nd year of my B.Tech Degree. First 4 projects were also implemented on BreadBoard*


#Boards Used
##Basys3:


<img src="https://github.com/akulagrawal/VHDL-Projects/blob/master/Images/IMG_20180306_160126.jpg" width="250">
<img src="https://github.com/akulagrawal/VHDL-Projects/blob/master/Images/IMG_20180306_160154.jpg" width="250">
<img src="https://github.com/akulagrawal/VHDL-Projects/blob/master/Images/IMG_20180306_160213.jpg" width="250">


##Atlys:


<img src="https://github.com/akulagrawal/VHDL-Projects/blob/master/Images/IMG_20180120_152941.jpg" width="150">
<img src="https://github.com/akulagrawal/VHDL-Projects/blob/master/Images/IMG_20180120_152912.jpg" width="150">