# Reading pref.tcl
# //  Questa Sim-64
# //  Version 2021.3_1 linux_x86_64 Aug 15 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
project open /u/maithven/SV_project/riscv-pipeline-core/rtl/core/fetch/fetch_stage
# Loading project fetch_stage
# Compile of fetch_unit.sv was successful.
# Compile of instruction_memory.sv was successful.
# Compile of riscv_pkg.sv was successful.
# Compile of fetch_decode_if.sv was successful.
# Compile of fetch_memory_interface.sv was successful.
# Compile of memory_writeback_if.sv was successful.
# Compile of fetch_tb.sv was successful.
# Compile of data_cache.sv was successful.
# Compile of memory_unit.sv was successful.
# 9 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.instruction_fetch_tb
# vsim -voptargs="+acc" work.instruction_fetch_tb 
# Start time: 17:13:36 on Nov 21,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading sv_std.std
# Loading work.instruction_fetch_tb(fast)
# Loading work.memory_fetch_if(fast__1)
# Loading work.riscv_pkg(fast)
# Loading work.fetch_decode_if_sv_unit(fast)
# Loading work.fetch_decode_if(fast__1)
# Loading work.memory_writeback_if_sv_unit(fast)
# Loading work.memory_writeback_if(fast__1)
# Loading work.instruction_fetch(fast)
# Loading work.instruction_memory(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'fetch_if'.  Expected 1, found 0.
#    Time: 0 ns  Iteration: 0  Instance: /instruction_fetch_tb/fetch_if File: /u/maithven/SV_project/riscv-pipeline-core/tb/tests/fetch_tb/fetch_tb.sv Line: 30
# ** Warning: (vsim-3722) /u/maithven/SV_project/riscv-pipeline-core/tb/tests/fetch_tb/fetch_tb.sv(30): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dec_if'.  Expected 1, found 0.
#    Time: 0 ns  Iteration: 0  Instance: /instruction_fetch_tb/dec_if File: /u/maithven/SV_project/riscv-pipeline-core/tb/tests/fetch_tb/fetch_tb.sv Line: 31
# ** Warning: (vsim-3722) /u/maithven/SV_project/riscv-pipeline-core/tb/tests/fetch_tb/fetch_tb.sv(31): [TFMPC] - Missing connection for port 'clk'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'mem_if'.  Expected 1, found 0.
#    Time: 0 ns  Iteration: 0  Instance: /instruction_fetch_tb/mem_if File: /u/maithven/SV_project/riscv-pipeline-core/tb/tests/fetch_tb/fetch_tb.sv Line: 32
# ** Warning: (vsim-3722) /u/maithven/SV_project/riscv-pipeline-core/tb/tests/fetch_tb/fetch_tb.sv(32): [TFMPC] - Missing connection for port 'clk'.
run -all
# ------------Test 1: Reset Check------------
# Time=50 rst_n=0 read_enable=0 pc=00000000 npc=00000004 instruction=00000013
# Time=100 rst_n=1 read_enable=0 pc=00000000 npc=00000004 instruction=00000013
# ------------Test 2: Simple Instruction Fetch------------
# Time=140 rst_n=1 read_enable=1 pc=00000000 npc=00000004 instruction=00000093
# ------------Test 3: Next Instruction------------
# Time=180 rst_n=1 read_enable=1 pc=00000004 npc=00000008 instruction=00500113
# ------------Test 4: Disable Read------------
# Time=230 rst_n=1 read_enable=0 pc=00000004 npc=00000008 instruction=00500113
# ------------Test 5: Re-enable Read------------
# Time=280 rst_n=1 read_enable=1 pc=00000008 npc=0000000c instruction=00310233
# ------------------------------------------Tests completed-----------------------------------------------------------------
# ** Note: $finish    : /u/maithven/SV_project/riscv-pipeline-core/tb/tests/fetch_tb/fetch_tb.sv(96)
#    Time: 330 ns  Iteration: 0  Instance: /instruction_fetch_tb
# 1
# Break in Module instruction_fetch_tb at /u/maithven/SV_project/riscv-pipeline-core/tb/tests/fetch_tb/fetch_tb.sv line 96
quit -sim
# End time: 17:13:56 on Nov 21,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 8
