{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1419605676189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1419605676189 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 26 15:54:36 2014 " "Processing started: Fri Dec 26 15:54:36 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1419605676189 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1419605676189 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2Codec -c I2Codec " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2Codec -c I2Codec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1419605676189 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1419605676461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2codec.bdf 1 1 " "Found 1 design units, including 1 entities, in source file i2codec.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 I2Codec " "Found entity 1: I2Codec" {  } { { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419605676496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419605676496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idosce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idosce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 idosce-idosce_arch " "Found design unit 1: idosce-idosce_arch" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419605676883 ""} { "Info" "ISGN_ENTITY_NAME" "1 idosce " "Found entity 1: idosce" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1419605676883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1419605676883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2Codec " "Elaborating entity \"I2Codec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1419605676905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idosce idosce:inst " "Elaborating entity \"idosce\" for hierarchy \"idosce:inst\"" {  } { { "I2Codec.bdf" "inst" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 32 448 608 144 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1419605676907 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "addr_s idosce.vhd(32) " "VHDL Signal Declaration warning at idosce.vhd(32): used explicit default value for signal \"addr_s\" because signal was never assigned a value" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1419605676908 "|I2Codec|idosce:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en idosce.vhd(80) " "VHDL Process Statement warning at idosce.vhd(80): signal \"en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1419605676908 "|I2Codec|idosce:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_s idosce.vhd(83) " "VHDL Process Statement warning at idosce.vhd(83): signal \"addr_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1419605676909 "|I2Codec|idosce:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr idosce.vhd(87) " "VHDL Process Statement warning at idosce.vhd(87): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1419605676909 "|I2Codec|idosce:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data idosce.vhd(87) " "VHDL Process Statement warning at idosce.vhd(87): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1419605676909 "|I2Codec|idosce:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLC idosce.vhd(71) " "Inferred latch for \"SLC\" at idosce.vhd(71)" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 71 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1419605676909 "|I2Codec|idosce:inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 35 -1 0 } } { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 38 -1 0 } } { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1419605677263 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1419605677263 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[7\] idosce:inst\|msg\[7\]~_emulated idosce:inst\|msg\[7\]~1 " "Register \"idosce:inst\|msg\[7\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[7\]~_emulated\" and latch \"idosce:inst\|msg\[7\]~1\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419605677264 "|I2Codec|idosce:inst|msg[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[6\] idosce:inst\|msg\[6\]~_emulated idosce:inst\|msg\[6\]~5 " "Register \"idosce:inst\|msg\[6\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[6\]~_emulated\" and latch \"idosce:inst\|msg\[6\]~5\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419605677264 "|I2Codec|idosce:inst|msg[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[5\] idosce:inst\|msg\[5\]~_emulated idosce:inst\|msg\[5\]~9 " "Register \"idosce:inst\|msg\[5\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[5\]~_emulated\" and latch \"idosce:inst\|msg\[5\]~9\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419605677264 "|I2Codec|idosce:inst|msg[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[4\] idosce:inst\|msg\[4\]~_emulated idosce:inst\|msg\[4\]~13 " "Register \"idosce:inst\|msg\[4\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[4\]~_emulated\" and latch \"idosce:inst\|msg\[4\]~13\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419605677264 "|I2Codec|idosce:inst|msg[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[3\] idosce:inst\|msg\[3\]~_emulated idosce:inst\|msg\[3\]~17 " "Register \"idosce:inst\|msg\[3\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[3\]~_emulated\" and latch \"idosce:inst\|msg\[3\]~17\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419605677264 "|I2Codec|idosce:inst|msg[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[2\] idosce:inst\|msg\[2\]~_emulated idosce:inst\|msg\[2\]~21 " "Register \"idosce:inst\|msg\[2\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[2\]~_emulated\" and latch \"idosce:inst\|msg\[2\]~21\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419605677264 "|I2Codec|idosce:inst|msg[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[1\] idosce:inst\|msg\[1\]~_emulated idosce:inst\|msg\[1\]~25 " "Register \"idosce:inst\|msg\[1\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[1\]~_emulated\" and latch \"idosce:inst\|msg\[1\]~25\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419605677264 "|I2Codec|idosce:inst|msg[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "idosce:inst\|msg\[0\] idosce:inst\|msg\[0\]~_emulated idosce:inst\|msg\[0\]~29 " "Register \"idosce:inst\|msg\[0\]\" is converted into an equivalent circuit using register \"idosce:inst\|msg\[0\]~_emulated\" and latch \"idosce:inst\|msg\[0\]~29\"" {  } { { "idosce.vhd" "" { Text "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/idosce.vhd" 80 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1419605677264 "|I2Codec|idosce:inst|msg[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1419605677264 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1419605677482 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419605677482 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "suich\[16\] " "No output dependent on input pin \"suich\[16\]\"" {  } { { "I2Codec.bdf" "" { Schematic "C:/Users/Quique/Dropbox/_Universidad/Diseño Digital Avanzado/PL5/I2Codec.bdf" { { 88 120 288 104 "suich" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1419605677516 "|I2Codec|suich[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1419605677516 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1419605677516 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1419605677516 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1419605677516 ""} { "Info" "ICUT_CUT_TM_LCELLS" "116 " "Implemented 116 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1419605677516 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1419605677516 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "509 " "Peak virtual memory: 509 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1419605677531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 26 15:54:37 2014 " "Processing ended: Fri Dec 26 15:54:37 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1419605677531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1419605677531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1419605677531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1419605677531 ""}
