============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Mar 02 2021  04:56:31 pm
  Module:                 ADC_SAR1
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                Leakage  
   Gate    Instances   Area   Power (nW) Library 
-------------------------------------------------
AOI21X1            1    4.541     18.148    slow 
AOI31X1            5   30.276     89.442    slow 
BUFX3              1    6.055     62.021    slow 
CLKAND2X2          2   10.597     89.995    slow 
CLKAND2X3          1    9.083     80.780    slow 
CLKAND2X6          1   15.138    161.392    slow 
CLKINVX1           9   20.436    117.134    slow 
CLKINVX2           2    7.569     51.976    slow 
CLKINVX3           1    4.541     38.982    slow 
DFFHQX1           14  233.125   1572.116    slow 
DFFQX4             9  177.115   1605.330    slow 
EDFFX4             3   90.828    880.215    slow 
INVX1             11   24.978    143.164    slow 
INVXL             10   22.707     87.569    slow 
NAND2X1            1    3.784     14.026    slow 
NAND2X2            3   18.166     84.052    slow 
NAND2XL           16   48.442    148.630    slow 
NOR2BX1            1    4.541     20.038    slow 
NOR2X1             1    3.784     18.158    slow 
OAI21X1            8   36.331    103.881    slow 
OAI21XL           14   63.580    122.197    slow 
OAI32X1            4   27.248     71.489    slow 
OAI32XL            1    6.812     12.162    slow 
OR2X1              9   40.873    383.008    slow 
-------------------------------------------------
total            128  910.551   5975.905         


                                          Leakage  Leakage 
     Type      Instances   Area  Area % Power (nW) Power % 
-----------------------------------------------------------
sequential            26 501.068   55.0   4057.661    67.9 
inverter              33  80.231    8.8    438.825     7.3 
buffer                 1   6.055    0.7     62.021     1.0 
logic                 68 323.196   35.5   1417.398    23.7 
physical_cells         0   0.000    0.0      0.000     0.0 
-----------------------------------------------------------
total                128 910.551  100.0   5975.905   100.0 

