`include "./helper/header.vt"
`include "../modules/alu.v"

module alu_test();
  reg clock;
  reg [15:0] a, b;
  reg [3:0] op;
 
  wire [15:0] res;
  alu alu_(
     .a(a), .b(b), .op(op),
    .res(res)
  );
  
  initial begin
    a = 16'b0;
    b = 16'b0;
    op = 4'b0;
    # 1000
    $display("TEST FINSHED in %m");
    $finish();
  end
  
  always begin
    #20
    op = 4'b0000;
    a = 16'b0000100010001000;
    b = 16'b0010000001001000;

    #20
    a = 16'b0000101010101000;
    b = 16'b0010110001101000;

    #20
    op = 4'b0001;
    a = 16'b0000100010001000;
    b = 16'b0010000001001000;

    #20
    a = 16'b0000101010101000;
    b = 16'b0010110001101000;

    #20
    op = 4'b0010;
    a = 16'b0000100010001000;
    b = 16'b0010000001001000;

    #20
    a = 16'b0000101010101000;
    b = 16'b0010110001101000;

    #20
    op = 4'b0011;
    a = 16'b0000100010001000;
    b = 16'b0010000001001000;

    #20
    a = 16'b0000101010101000;
    b = 16'b0010110001101000;

    #20
    op = 4'b0100;
    a = 16'b0000100010001000;
    b = 16'b0010000001001000;

    #20
    a = 16'b0000101010101000;
    b = 16'b0010110001101000;
    
    #20
    op = 4'b0110;
    a = 16'b0000100010001000;
    b = 16'b0010000001001000;

    #20
    a = 16'b0000101010101000;
    b = 16'b0010110001101000;
  end
endmodule
