Line number: 
[132, 132]
Comment: 
This line of Verilog RTL code assigns a value to the variable 'copro15_reg1_write'. The variable is assigned a TRUE value only when there is no instruction fetch stall signalled (i_fetch_stall is FALSE), and the specified co-processor operation (i_copro_operation) is 2 (in 2's complement representation) along with the co-processor register (i_copro_crn) being equal to 1 (in 4's complement representation). If these conditions are not simultaneously met, 'copro15_reg1_write' is assigned a FALSE value.