strict digraph "compose( ,  )" {
	node [label="\N"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe7b1eb1390>",
		fillcolor=turquoise,
		label="19:BL
present_state <= next_state;
next_state <= present_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe7b1eb1650>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fe7b1ebdc50>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_12:AL"];
	"19:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fe7b1ea3610>",
		fillcolor=turquoise,
		label="14:BL
present_state <= 0;
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fe7b1ea3210>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7fe7b1e4e550>]",
		style=filled,
		typ=Block];
	"14:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"23:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fe7b1ea6350>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="23:AS
out = ((present_state == 1) && in)? 0 : 1;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state', 'in']"];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fe7b1e4e290>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:IF" -> "19:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"13:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fe7b1e56bd0>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'present_state', 'next_state']"];
	"12:AL" -> "13:IF"	[cond="[]",
		lineno=None];
	"Leaf_12:AL" -> "23:AS";
	"Leaf_12:AL" -> "12:AL";
}
