<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MAX32670 Peripheral Driver API: gpio_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32670 Peripheral Driver API
   </div>
   <div id="projectbrief">Peripheral Driver API for the MAX32670</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('gpio__regs_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">gpio_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="gpio__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Copyright (C) 2022-2023 Maxim Integrated Products, Inc. (now owned by </span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * Analog Devices, Inc.),</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * Copyright (C) 2023-2024 Analog Devices, Inc.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#ifndef LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32670_INCLUDE_GPIO_REGS_H_</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32670_INCLUDE_GPIO_REGS_H_</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#if defined (__ICCARM__)</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">  #pragma system_include</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#if defined (__CC_ARM)</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">  #pragma anon_unions</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__gpio__registers.html">   76</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#af3dad786f2e5e745ad3d0cbf2f6194b4">   77</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#af3dad786f2e5e745ad3d0cbf2f6194b4">en0</a>;                  </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#af010e38b101793fbad67f05b2718b919">   78</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#af010e38b101793fbad67f05b2718b919">en0_set</a>;              </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a9d8fea45046f1ccd80ad02924c1726d1">   79</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a9d8fea45046f1ccd80ad02924c1726d1">en0_clr</a>;              </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a9c662ea877d2668c6a9043a73838e585">   80</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a9c662ea877d2668c6a9043a73838e585">outen</a>;                </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a5ba41ac1c1776c941c8e502e7b86bdfb">   81</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a5ba41ac1c1776c941c8e502e7b86bdfb">outen_set</a>;            </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#af0223674578b855140b1f5a75b8782b6">   82</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#af0223674578b855140b1f5a75b8782b6">outen_clr</a>;            </div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ac62ea7024ef7188e6d2a325df28a4244">   83</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ac62ea7024ef7188e6d2a325df28a4244">out</a>;                  </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a4238e84d49ef268e7e24906306284ba4">   84</a></span>&#160;    __O  uint32_t <a class="code" href="group__gpio__registers.html#a4238e84d49ef268e7e24906306284ba4">out_set</a>;              </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a4713ab6ab471a96ea60a11dd4a7cb43c">   85</a></span>&#160;    __O  uint32_t <a class="code" href="group__gpio__registers.html#a4713ab6ab471a96ea60a11dd4a7cb43c">out_clr</a>;              </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a145604370dee8aea94098479af5d089e">   86</a></span>&#160;    __I  uint32_t <a class="code" href="group__gpio__registers.html#a145604370dee8aea94098479af5d089e">in</a>;                   </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ad0f568fb6d572314501ec8f9f8315106">   87</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ad0f568fb6d572314501ec8f9f8315106">intmode</a>;              </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ab78639f01ed2880a0a880a894c32ef37">   88</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ab78639f01ed2880a0a880a894c32ef37">intpol</a>;               </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a3966f88b0d7d63574afa3a4a373f119b">   89</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a3966f88b0d7d63574afa3a4a373f119b">inen</a>;                 </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ac739c97e3dfed1c05d96249bc00d2578">   90</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ac739c97e3dfed1c05d96249bc00d2578">inten</a>;                </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a3aabb128950688028543f33c06be8d1d">   91</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a3aabb128950688028543f33c06be8d1d">inten_set</a>;            </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a87718d22781f97571fa8a1a51c99df7d">   92</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a87718d22781f97571fa8a1a51c99df7d">inten_clr</a>;            </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a38388abd15fd46b45d84831288805aa7">   93</a></span>&#160;    __I  uint32_t <a class="code" href="group__gpio__registers.html#a38388abd15fd46b45d84831288805aa7">intfl</a>;                </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    __R  uint32_t rsv_0x44;</div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#ab4b334a0b483de0f4c8910edee29c183">   95</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#ab4b334a0b483de0f4c8910edee29c183">intfl_clr</a>;            </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a180fb4301217e58b8b04d69910d55e7d">   96</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a180fb4301217e58b8b04d69910d55e7d">wken</a>;                 </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a2ce9b4e59a3cf54ec5ee7dd8d68d77c9">   97</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a2ce9b4e59a3cf54ec5ee7dd8d68d77c9">wken_set</a>;             </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a307b9492b560e5794a16d5d18fd7f302">   98</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a307b9492b560e5794a16d5d18fd7f302">wken_clr</a>;             </div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    __R  uint32_t rsv_0x58;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a5e96d32a7707ea2866d9719df0654f16">  100</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a5e96d32a7707ea2866d9719df0654f16">dualedge</a>;             </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a5ce8578a8db8fe9ccf724fd5a4143afc">  101</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a5ce8578a8db8fe9ccf724fd5a4143afc">padctrl0</a>;             </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a1554ce7e4f4917c9d3659f8fdef65eec">  102</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a1554ce7e4f4917c9d3659f8fdef65eec">padctrl1</a>;             </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#af2d2d31f5bfd87cd995ecc3c8178e7e4">  103</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#af2d2d31f5bfd87cd995ecc3c8178e7e4">en1</a>;                  </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a850acf8e6344d4da53a5b35238a7f7d1">  104</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a850acf8e6344d4da53a5b35238a7f7d1">en1_set</a>;              </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a18c0adefe29c0f3db2ab4df7b02b3f46">  105</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a18c0adefe29c0f3db2ab4df7b02b3f46">en1_clr</a>;              </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a5a76c7227715177733533b7725826d91">  106</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a5a76c7227715177733533b7725826d91">en2</a>;                  </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a78c56a3c94d09696880d5d3b28328a20">  107</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a78c56a3c94d09696880d5d3b28328a20">en2_set</a>;              </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a34fcc3690f289c2fb5f2964d9f3f3716">  108</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a34fcc3690f289c2fb5f2964d9f3f3716">en2_clr</a>;              </div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    __R  uint32_t rsv_0x80_0xa7[10];</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a841317f7bb3d4ed370636f01a4f399e8">  110</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a841317f7bb3d4ed370636f01a4f399e8">hysen</a>;                </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a47d2d7a96dd66dee1572bb4c0ccf6f3b">  111</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a47d2d7a96dd66dee1572bb4c0ccf6f3b">srsel</a>;                </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#af3fd471fbfb5eddfdcd5067069138b32">  112</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#af3fd471fbfb5eddfdcd5067069138b32">ds0</a>;                  </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#aded1d97628851ac331d217c8f8d08e33">  113</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#aded1d97628851ac331d217c8f8d08e33">ds1</a>;                  </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__gpio__registers.html#a5a1d26602cf5c5fa9f23c0fcfa2ccb12">  114</a></span>&#160;    __IO uint32_t <a class="code" href="group__gpio__registers.html#a5a1d26602cf5c5fa9f23c0fcfa2ccb12">ps</a>;                   </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;} <a class="code" href="group__gpio__registers.html#structmxc__gpio__regs__t">mxc_gpio_regs_t</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* Register offsets for module GPIO */</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaa76c20d9c23dee0f52e20f2217f90167">  124</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN0                     ((uint32_t)0x00000000UL) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga868caa5082408824d69032c9a00dd815">  125</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN0_SET                 ((uint32_t)0x00000004UL) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga87ca03c689f00b8b0e293590dc341a25">  126</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN0_CLR                 ((uint32_t)0x00000008UL) </span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga7dd5bd9d16f7a7352a360c4892d2ebcf">  127</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUTEN                   ((uint32_t)0x0000000CUL) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gab2029e4a07c94b03038bb58a4ebae892">  128</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUTEN_SET               ((uint32_t)0x00000010UL) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga5cd845f0b7159ef65603dbc1d6d47f76">  129</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUTEN_CLR               ((uint32_t)0x00000014UL) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gacedd52f61c661de1cfdb2ec550ce0f2b">  130</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT                     ((uint32_t)0x00000018UL) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gab4c80b1e1d756c951150c4c3d92fc10c">  131</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT_SET                 ((uint32_t)0x0000001CUL) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gab8d0414874e7a723126cb452a0e0eec4">  132</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_OUT_CLR                 ((uint32_t)0x00000020UL) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gadd058220f09d4fa558eae6aa2577d210">  133</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_IN                      ((uint32_t)0x00000024UL) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga3b2f8f341780418a2f9b5a06379a8c06">  134</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INTMODE                 ((uint32_t)0x00000028UL) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gae37323f7ea257fe851fa5a578db7acc1">  135</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INTPOL                  ((uint32_t)0x0000002CUL) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga1b5fb1d545132214d01e70062375a28e">  136</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INEN                    ((uint32_t)0x00000030UL) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga71fe53204490c7f5b0629b19c0a39549">  137</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INTEN                   ((uint32_t)0x00000034UL) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gae264628c7a2984dbdb3711be67b0bc22">  138</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INTEN_SET               ((uint32_t)0x00000038UL) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gafcecf4eec92a37e42b16ce20edf17f7f">  139</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INTEN_CLR               ((uint32_t)0x0000003CUL) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gac98bf1a68fb33d58c78abad369b46a5d">  140</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INTFL                   ((uint32_t)0x00000040UL) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga9ea9016ccadd89e15e04bc6cfbfb991d">  141</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_INTFL_CLR               ((uint32_t)0x00000048UL) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gac7228686b2faac049221c6a125767120">  142</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_WKEN                    ((uint32_t)0x0000004CUL) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga18a44fe5f89c7ff864daf1dfb4a4e9fc">  143</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_WKEN_SET                ((uint32_t)0x00000050UL) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga8fd3cf8691808ed971d73650b65c35e1">  144</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_WKEN_CLR                ((uint32_t)0x00000054UL) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga120aa584b81bcc89e6324656f23b4b5c">  145</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_DUALEDGE                ((uint32_t)0x0000005CUL) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga0708dc3d60594136d3903ead31d7d378">  146</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_PADCTRL0                ((uint32_t)0x00000060UL) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaf423df4a0426a6d7bc9b8e8163c6398c">  147</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_PADCTRL1                ((uint32_t)0x00000064UL) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga1cabc6e94d9c034f093e99e2b52e4ad8">  148</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN1                     ((uint32_t)0x00000068UL) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga3cec9b7df9db083d4ca600a559357f24">  149</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN1_SET                 ((uint32_t)0x0000006CUL) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaf73912b8ff595ba2b536a8ccac988d01">  150</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN1_CLR                 ((uint32_t)0x00000070UL) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaf35a746852595cd4ea1cfd05fae65928">  151</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN2                     ((uint32_t)0x00000074UL) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga282b023aa645fde7e8d3d0ae9ba14987">  152</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN2_SET                 ((uint32_t)0x00000078UL) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gab238e38f894983e5bdad185644a12c07">  153</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_EN2_CLR                 ((uint32_t)0x0000007CUL) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gaa941bc7da1502ceb08ed379bd097d1d0">  154</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_HYSEN                   ((uint32_t)0x000000A8UL) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga74b38bf05fae5bf319091085feb9c838">  155</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_SRSEL                   ((uint32_t)0x000000ACUL) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga216756df7c723795e489b58c649d6e2d">  156</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_DS0                     ((uint32_t)0x000000B0UL) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#gad5ad180e0488ac0597b2416ae0f6801e">  157</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_DS1                     ((uint32_t)0x000000B4UL) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___g_p_i_o___register___offsets.html#ga3f5e991f9954a9be74d40e3d41707266">  158</a></span>&#160;<span class="preprocessor">#define MXC_R_GPIO_PS                      ((uint32_t)0x000000B8UL) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0.html#ga567cb9f3249c29df6648d0e1cd60ae5f">  168</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN0_GPIO_EN_POS                     0 </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0.html#gabd3c5bd9af0ff93be5c4b08988d09560">  169</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN0_GPIO_EN                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN0_GPIO_EN_POS)) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0.html#gae73f9bdbc6bec6ca51fb17c906052b38">  170</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN0_GPIO_EN_ALTERNATE               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0.html#ga3e9be26c3c2372a41ef46ddd830f8dcd">  171</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN0_GPIO_EN_ALTERNATE               (MXC_V_GPIO_EN0_GPIO_EN_ALTERNATE &lt;&lt; MXC_F_GPIO_EN0_GPIO_EN_POS) </span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0.html#ga44526539e083f36afaa30242b016dac8">  172</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN0_GPIO_EN_GPIO                    ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0.html#gafe20ee91f6ef7e26e71366c3f136e2e6">  173</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN0_GPIO_EN_GPIO                    (MXC_V_GPIO_EN0_GPIO_EN_GPIO &lt;&lt; MXC_F_GPIO_EN0_GPIO_EN_POS) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0___s_e_t.html#ga8e297139a5f78cdfc8c0301dfafe9471">  185</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN0_SET_ALL_POS                     0 </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0___s_e_t.html#ga39015bf6288d8682ab9b8cdfbe98f7e1">  186</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN0_SET_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN0_SET_ALL_POS)) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0___c_l_r.html#ga66ad785f584889cfa7addffbe709c919">  198</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN0_CLR_ALL_POS                     0 </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n0___c_l_r.html#gabdd9b6dc10f45efe7665b11e2663e736">  199</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN0_CLR_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN0_CLR_ALL_POS)) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t_e_n.html#gac6b7bde0a1baca3c986a7e1cc3b60511">  210</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUTEN_EN_POS                        0 </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t_e_n.html#ga72ebce6e145f852c94fcbd565741f724">  211</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUTEN_EN                            ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUTEN_EN_POS)) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t_e_n.html#ga01aea7fe705b7842dca1e1fe5ff78f89">  212</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUTEN_EN_DIS                        ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t_e_n.html#ga39e9a390fae69a2f00576c8cc2b5ced3">  213</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUTEN_EN_DIS                        (MXC_V_GPIO_OUTEN_EN_DIS &lt;&lt; MXC_F_GPIO_OUTEN_EN_POS) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t_e_n.html#gac0fb51019f30887cbc7f1879620de49a">  214</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUTEN_EN_EN                         ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t_e_n.html#ga6eb3ffd6bfa0fea2d02a81e1a426787b">  215</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUTEN_EN_EN                         (MXC_V_GPIO_OUTEN_EN_EN &lt;&lt; MXC_F_GPIO_OUTEN_EN_POS) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t_e_n___s_e_t.html#ga13dd52a6b22e6acd5b8e85bca2609031">  227</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUTEN_SET_ALL_POS                   0 </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t_e_n___s_e_t.html#ga77b4cf92bf00620a9f6be4356ca76938">  228</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUTEN_SET_ALL                       ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUTEN_SET_ALL_POS)) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t_e_n___c_l_r.html#ga6e4a1e5213e3196cddfcd7227929ee66">  240</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUTEN_CLR_ALL_POS                   0 </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t_e_n___c_l_r.html#ga1a549cdb8716bccbe260abffdb7bf780">  241</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUTEN_CLR_ALL                       ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUTEN_CLR_ALL_POS)) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#gac4fab39a1a698b572f8d168ce195a7b0">  253</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_GPIO_OUT_POS                    0 </span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#ga6c818e902ab9cc94006b0d8e854ac83c">  254</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_GPIO_OUT                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_GPIO_OUT_POS)) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#ga49c5cb2a9bea00ef5c93f8e0d1181341">  255</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_GPIO_OUT_LOW                    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#ga942cbf531303a8a158225a34ea6a31a2">  256</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_GPIO_OUT_LOW                    (MXC_V_GPIO_OUT_GPIO_OUT_LOW &lt;&lt; MXC_F_GPIO_OUT_GPIO_OUT_POS) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#gac39c2062974b8158195592699626e109">  257</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_GPIO_OUT_HIGH                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t.html#ga9d390b39684e0cafbaf219c0f1a97261">  258</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_GPIO_OUT_HIGH                   (MXC_V_GPIO_OUT_GPIO_OUT_HIGH &lt;&lt; MXC_F_GPIO_OUT_GPIO_OUT_POS) </span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#gaa82f721e63b00f2f41f4934c86484297">  270</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS            0 </span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga5a9cc6a352f23b5977dc0c231424742c">  271</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_SET_GPIO_OUT_SET                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS)) </span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga2cf923a86445b99706c58de44a71221b">  272</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_NO             ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga0f9bbb99248d10768ce95b527f5e2f47">  273</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_SET_GPIO_OUT_SET_NO             (MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_NO &lt;&lt; MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS) </span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga8374c6d6ca12d6ccec1084a45b66372a">  274</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_SET            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___s_e_t.html#ga350556688902ab8d7e91f0f8bdb39701">  275</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_OUT_SET_GPIO_OUT_SET_SET            (MXC_V_GPIO_OUT_SET_GPIO_OUT_SET_SET &lt;&lt; MXC_F_GPIO_OUT_SET_GPIO_OUT_SET_POS) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___c_l_r.html#gaea49754bc59ac193ee602547333d0733">  287</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR_POS            0 </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___g_p_i_o___o_u_t___c_l_r.html#ga34be6b2874b6a6c8bfc01185e3583a12">  288</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_OUT_CLR_GPIO_OUT_CLR_POS)) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n.html#ga0e6c50f7f11dde5324b45d67f113c0cb">  299</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_IN_GPIO_IN_POS                      0 </span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n.html#ga7a8581225a93489013e9f7b8461659e3">  300</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_IN_GPIO_IN                          ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_IN_GPIO_IN_POS)) </span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_m_o_d_e.html#ga0f867405353788c810d73c6e30dd1c8e">  311</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTMODE_GPIO_INTMODE_POS            0 </span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_m_o_d_e.html#ga5b937a3c2c3a1c911865ab8839b75d1d">  312</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTMODE_GPIO_INTMODE                ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INTMODE_GPIO_INTMODE_POS)) </span></div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_m_o_d_e.html#ga537d6d2c1634480cee2ca7d1a4bf7f3d">  313</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INTMODE_GPIO_INTMODE_LEVEL          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_m_o_d_e.html#ga94cc1a765b6bd799a4e5bb74339aa2ca">  314</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INTMODE_GPIO_INTMODE_LEVEL          (MXC_V_GPIO_INTMODE_GPIO_INTMODE_LEVEL &lt;&lt; MXC_F_GPIO_INTMODE_GPIO_INTMODE_POS) </span></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_m_o_d_e.html#gaa88efcd8fd83b1482ce5f57047dbe8fe">  315</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INTMODE_GPIO_INTMODE_EDGE           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_m_o_d_e.html#ga2584af03874c5f5425f59a6e258705f4">  316</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INTMODE_GPIO_INTMODE_EDGE           (MXC_V_GPIO_INTMODE_GPIO_INTMODE_EDGE &lt;&lt; MXC_F_GPIO_INTMODE_GPIO_INTMODE_POS) </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_p_o_l.html#gafec5e101ce0a4ee7172a5bc2f8015fa0">  327</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTPOL_GPIO_INTPOL_POS              0 </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_p_o_l.html#ga31f1d1c4047c79376e955ccc20c1e9ad">  328</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTPOL_GPIO_INTPOL                  ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INTPOL_GPIO_INTPOL_POS)) </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_p_o_l.html#ga42ae9f0f0bb5776c004e9b30962fefa0">  329</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INTPOL_GPIO_INTPOL_FALLING          ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_p_o_l.html#ga33a7fc61f0f98e12bdd75b2950817b52">  330</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INTPOL_GPIO_INTPOL_FALLING          (MXC_V_GPIO_INTPOL_GPIO_INTPOL_FALLING &lt;&lt; MXC_F_GPIO_INTPOL_GPIO_INTPOL_POS) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_p_o_l.html#gae7aa3a7a0a1dcb0bd6e7a77c22d1d401">  331</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INTPOL_GPIO_INTPOL_RISING           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_p_o_l.html#ga4e3d949ff39db26e923ad4b5d440f251">  332</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INTPOL_GPIO_INTPOL_RISING           (MXC_V_GPIO_INTPOL_GPIO_INTPOL_RISING &lt;&lt; MXC_F_GPIO_INTPOL_GPIO_INTPOL_POS) </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n.html#ga51c1bc05abf01d6ef8224255ed0d1746">  343</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTEN_GPIO_INTEN_POS                0 </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n.html#ga2d81b399b1f91ab9127fc5c3579d0a08">  344</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTEN_GPIO_INTEN                    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INTEN_GPIO_INTEN_POS)) </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n.html#ga5a6886b9e03024dd186a5a599a84e2b7">  345</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INTEN_GPIO_INTEN_DIS                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n.html#ga17f1c91bea4d02018548770a53d079c5">  346</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INTEN_GPIO_INTEN_DIS                (MXC_V_GPIO_INTEN_GPIO_INTEN_DIS &lt;&lt; MXC_F_GPIO_INTEN_GPIO_INTEN_POS) </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n.html#ga258c5a34c0f01cb7a1a1e3db77aa768d">  347</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INTEN_GPIO_INTEN_EN                 ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n.html#gafe31e021866468f6fc9ed794cb5de36a">  348</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INTEN_GPIO_INTEN_EN                 (MXC_V_GPIO_INTEN_GPIO_INTEN_EN &lt;&lt; MXC_F_GPIO_INTEN_GPIO_INTEN_POS) </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n___s_e_t.html#ga1d72f179b273d2d04bbadeb7e6f115b1">  360</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTEN_SET_GPIO_INTEN_SET_POS        0 </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n___s_e_t.html#gae999a62a53c27ffb7a6a5387d1291512">  361</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTEN_SET_GPIO_INTEN_SET            ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INTEN_SET_GPIO_INTEN_SET_POS)) </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n___s_e_t.html#ga6f7b7866e85a1642d1f49e79a0157b08">  362</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INTEN_SET_GPIO_INTEN_SET_NO         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n___s_e_t.html#gaba5b33e59fa097891cfe259f4fcc7555">  363</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INTEN_SET_GPIO_INTEN_SET_NO         (MXC_V_GPIO_INTEN_SET_GPIO_INTEN_SET_NO &lt;&lt; MXC_F_GPIO_INTEN_SET_GPIO_INTEN_SET_POS) </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n___s_e_t.html#gae9a25c11fe0aab961c0bda507ac330d4">  364</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INTEN_SET_GPIO_INTEN_SET_SET        ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n___s_e_t.html#gade547fc5b770a2e1f1ccb43617e22ef3">  365</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INTEN_SET_GPIO_INTEN_SET_SET        (MXC_V_GPIO_INTEN_SET_GPIO_INTEN_SET_SET &lt;&lt; MXC_F_GPIO_INTEN_SET_GPIO_INTEN_SET_POS) </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n___c_l_r.html#ga5be4fe65df4ee0ef70616ee4fa663c75">  377</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTEN_CLR_GPIO_INTEN_CLR_POS        0 </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n___c_l_r.html#ga3c2717f9098b93236caee29136268826">  378</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTEN_CLR_GPIO_INTEN_CLR            ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INTEN_CLR_GPIO_INTEN_CLR_POS)) </span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n___c_l_r.html#ga47e9cdaf0f3cd14603070b7512f3bfdc">  379</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INTEN_CLR_GPIO_INTEN_CLR_NO         ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n___c_l_r.html#ga9910af7286d3339cdca21acbbddc0c6e">  380</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INTEN_CLR_GPIO_INTEN_CLR_NO         (MXC_V_GPIO_INTEN_CLR_GPIO_INTEN_CLR_NO &lt;&lt; MXC_F_GPIO_INTEN_CLR_GPIO_INTEN_CLR_POS) </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n___c_l_r.html#ga629b2cb2c3dd744ded6ba6049814d349">  381</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INTEN_CLR_GPIO_INTEN_CLR_CLEAR      ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_e_n___c_l_r.html#ga1a54ffb9ae25513be604079eb943c21b">  382</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INTEN_CLR_GPIO_INTEN_CLR_CLEAR      (MXC_V_GPIO_INTEN_CLR_GPIO_INTEN_CLR_CLEAR &lt;&lt; MXC_F_GPIO_INTEN_CLR_GPIO_INTEN_CLR_POS) </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_f_l.html#ga42b2fe6f6afbd50d091a315fa4e7eaf6">  393</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTFL_GPIO_INTFL_POS                0 </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_f_l.html#ga11c9bc2aecf3b05e432e0454618fb03a">  394</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTFL_GPIO_INTFL                    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INTFL_GPIO_INTFL_POS)) </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_f_l.html#gab6e84c57f4f361c37ceaf5697ce3597a">  395</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INTFL_GPIO_INTFL_NO                 ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_f_l.html#gaa14716ac06b107d11b6b3f498a6a7d93">  396</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INTFL_GPIO_INTFL_NO                 (MXC_V_GPIO_INTFL_GPIO_INTFL_NO &lt;&lt; MXC_F_GPIO_INTFL_GPIO_INTFL_POS) </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_f_l.html#ga73939b6d5511308619e0a954525c3548">  397</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_INTFL_GPIO_INTFL_PENDING            ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_f_l.html#gada1562515e47d9becf1a2d89c37d2445">  398</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_INTFL_GPIO_INTFL_PENDING            (MXC_V_GPIO_INTFL_GPIO_INTFL_PENDING &lt;&lt; MXC_F_GPIO_INTFL_GPIO_INTFL_POS) </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_f_l___c_l_r.html#ga8c3197801b1bb91a9767aea86e440b02">  410</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTFL_CLR_ALL_POS                   0 </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___g_p_i_o___i_n_t_f_l___c_l_r.html#ga5cd119246e615291fee0987e62a918fc">  411</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_INTFL_CLR_ALL                       ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_INTFL_CLR_ALL_POS)) </span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_k_e_n.html#ga1150f2fa36e43493264b9289c52d456d">  422</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WKEN_GPIO_WKEN_POS                  0 </span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_k_e_n.html#ga36b44a29c8310ec8ad4488addec67fe2">  423</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WKEN_GPIO_WKEN                      ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_WKEN_GPIO_WKEN_POS)) </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_k_e_n.html#ga52d506fbb3a1616c0bedae322700c22e">  424</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_WKEN_GPIO_WKEN_DIS                  ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_k_e_n.html#gae614d97f11240ad24216a2f8602f4925">  425</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_WKEN_GPIO_WKEN_DIS                  (MXC_V_GPIO_WKEN_GPIO_WKEN_DIS &lt;&lt; MXC_F_GPIO_WKEN_GPIO_WKEN_POS) </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_k_e_n.html#gadb820868359e7b8ad7e39af9bd5c85d9">  426</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_WKEN_GPIO_WKEN_EN                   ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_k_e_n.html#ga6a9732e10215bd4997f751df9a617603">  427</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_WKEN_GPIO_WKEN_EN                   (MXC_V_GPIO_WKEN_GPIO_WKEN_EN &lt;&lt; MXC_F_GPIO_WKEN_GPIO_WKEN_POS) </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_k_e_n___s_e_t.html#gacb689bf38ab464e99df9962036af435e">  439</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WKEN_SET_ALL_POS                    0 </span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_k_e_n___s_e_t.html#gaa54fc38b1ff340e8a92759d2bb554932">  440</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WKEN_SET_ALL                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_WKEN_SET_ALL_POS)) </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_k_e_n___c_l_r.html#gad4217d3400213cbf88999a2fa1b86bda">  452</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WKEN_CLR_ALL_POS                    0 </span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="group___g_p_i_o___w_k_e_n___c_l_r.html#ga879e2955395b721ce3db3e9267e1828f">  453</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_WKEN_CLR_ALL                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_WKEN_CLR_ALL_POS)) </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_u_a_l_e_d_g_e.html#gace6f628bc3913d7432d037a312326eb1">  464</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DUALEDGE_GPIO_DUALEDGE_POS          0 </span></div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_u_a_l_e_d_g_e.html#gae20ea4ab9b17f855f403730eb4a074e1">  465</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DUALEDGE_GPIO_DUALEDGE              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_DUALEDGE_GPIO_DUALEDGE_POS)) </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_u_a_l_e_d_g_e.html#gae7843f7ae9e2173efe8cc04453c2b16e">  466</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_DUALEDGE_GPIO_DUALEDGE_NO           ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_u_a_l_e_d_g_e.html#ga856870e57d4415a4690fc5c6bb02d8ba">  467</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_DUALEDGE_GPIO_DUALEDGE_NO           (MXC_V_GPIO_DUALEDGE_GPIO_DUALEDGE_NO &lt;&lt; MXC_F_GPIO_DUALEDGE_GPIO_DUALEDGE_POS) </span></div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_u_a_l_e_d_g_e.html#ga2a3d8cbd5f612a099da8cd74c7f0af03">  468</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_DUALEDGE_GPIO_DUALEDGE_EN           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_u_a_l_e_d_g_e.html#gac714408ae0373b0ff172a77874daf298">  469</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_DUALEDGE_GPIO_DUALEDGE_EN           (MXC_V_GPIO_DUALEDGE_GPIO_DUALEDGE_EN &lt;&lt; MXC_F_GPIO_DUALEDGE_GPIO_DUALEDGE_POS) </span></div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l0.html#ga20bdf1e65fa190056a7d7b354a64ee32">  480</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PADCTRL0_GPIO_PADCTRL0_POS          0 </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l0.html#gaaafbd35c43c10a8fd7fb2e0e5075cc8b">  481</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PADCTRL0_GPIO_PADCTRL0              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_PADCTRL0_GPIO_PADCTRL0_POS)) </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l0.html#gaac08e3ba4500d716525ccace852a1dc7">  482</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PADCTRL0_GPIO_PADCTRL0_IMPEDANCE    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l0.html#gaf61f034d2b25b63c59729a84b9516652">  483</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PADCTRL0_GPIO_PADCTRL0_IMPEDANCE    (MXC_V_GPIO_PADCTRL0_GPIO_PADCTRL0_IMPEDANCE &lt;&lt; MXC_F_GPIO_PADCTRL0_GPIO_PADCTRL0_POS) </span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l0.html#ga10aa4318d65462c60f7e20f47611679d">  484</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PADCTRL0_GPIO_PADCTRL0_PU           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l0.html#ga6115a1ed4e1aa865e77ac1381098114e">  485</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PADCTRL0_GPIO_PADCTRL0_PU           (MXC_V_GPIO_PADCTRL0_GPIO_PADCTRL0_PU &lt;&lt; MXC_F_GPIO_PADCTRL0_GPIO_PADCTRL0_POS) </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l0.html#ga6915fa3961c620878d30140d6c5da6cb">  486</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PADCTRL0_GPIO_PADCTRL0_PD           ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l0.html#ga8b84cd34801e3fd061dc90a800c77e57">  487</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PADCTRL0_GPIO_PADCTRL0_PD           (MXC_V_GPIO_PADCTRL0_GPIO_PADCTRL0_PD &lt;&lt; MXC_F_GPIO_PADCTRL0_GPIO_PADCTRL0_POS) </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l1.html#ga634ae16a72e0b6571223e3f1787dc2b3">  498</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PADCTRL1_GPIO_PADCTRL1_POS          0 </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l1.html#ga0fa39b0b9b2215efadd976ebc2bd289a">  499</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PADCTRL1_GPIO_PADCTRL1              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_PADCTRL1_GPIO_PADCTRL1_POS)) </span></div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l1.html#gaee83603c2083b8f43c06c601c4b24cd4">  500</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PADCTRL1_GPIO_PADCTRL1_IMPEDANCE    ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l1.html#ga82cfdaf11b4f9c095712eb95188d6f57">  501</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PADCTRL1_GPIO_PADCTRL1_IMPEDANCE    (MXC_V_GPIO_PADCTRL1_GPIO_PADCTRL1_IMPEDANCE &lt;&lt; MXC_F_GPIO_PADCTRL1_GPIO_PADCTRL1_POS) </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l1.html#gafd1215ee046e416b0138954dc5824758">  502</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PADCTRL1_GPIO_PADCTRL1_PU           ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l1.html#ga0560ba4408a1dc1aacf0a9b7779b5be1">  503</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PADCTRL1_GPIO_PADCTRL1_PU           (MXC_V_GPIO_PADCTRL1_GPIO_PADCTRL1_PU &lt;&lt; MXC_F_GPIO_PADCTRL1_GPIO_PADCTRL1_POS) </span></div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l1.html#ga62535d350ca03938fa681c808f292e5e">  504</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_PADCTRL1_GPIO_PADCTRL1_PD           ((uint32_t)0x2UL) </span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_a_d_c_t_r_l1.html#ga619e0a601a41eaf10b59b285779c33cb">  505</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_PADCTRL1_GPIO_PADCTRL1_PD           (MXC_V_GPIO_PADCTRL1_GPIO_PADCTRL1_PD &lt;&lt; MXC_F_GPIO_PADCTRL1_GPIO_PADCTRL1_POS) </span></div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1.html#gae2c3e728533d5dcff875dd3b3a8eeac7">  516</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN1_GPIO_EN1_POS                    0 </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1.html#ga3724a944f84a049facb97bf25593e6c2">  517</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN1_GPIO_EN1                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN1_GPIO_EN1_POS)) </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1.html#ga41d28569d92c7a59cd54f2c7e4155fb6">  518</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN1_GPIO_EN1_PRIMARY                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1.html#gac7a8f2fbf52f510db22b99c77184cd47">  519</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN1_GPIO_EN1_PRIMARY                (MXC_V_GPIO_EN1_GPIO_EN1_PRIMARY &lt;&lt; MXC_F_GPIO_EN1_GPIO_EN1_POS) </span></div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1.html#ga5c8a103328700fcf1d0c0fd9b4a9acad">  520</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN1_GPIO_EN1_SECONDARY              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1.html#ga489775d0dea2907ac3e4d0dcdf7b2eca">  521</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN1_GPIO_EN1_SECONDARY              (MXC_V_GPIO_EN1_GPIO_EN1_SECONDARY &lt;&lt; MXC_F_GPIO_EN1_GPIO_EN1_POS) </span></div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1___s_e_t.html#ga582e5b6339fd338628b4c8a8e653fb26">  533</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN1_SET_ALL_POS                     0 </span></div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1___s_e_t.html#gac09654b4817049e68773ee4543495fea">  534</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN1_SET_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN1_SET_ALL_POS)) </span></div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1___c_l_r.html#gaf418bee2299bdc9d72c1eede1e92e36c">  546</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN1_CLR_ALL_POS                     0 </span></div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n1___c_l_r.html#gad06bf21c50d2000d60f610f1547bfa96">  547</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN1_CLR_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN1_CLR_ALL_POS)) </span></div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2.html#ga58999c0118aecddf982168b772de8bad">  558</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN2_GPIO_EN2_POS                    0 </span></div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2.html#ga944a65449a004122b73762c85f9fba86">  559</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN2_GPIO_EN2                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN2_GPIO_EN2_POS)) </span></div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2.html#gae2fd276695fb33b3afd222bbaf975906">  560</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN2_GPIO_EN2_PRIMARY                ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2.html#gaa28d84b44f47df032f4a9160b03e8b8d">  561</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN2_GPIO_EN2_PRIMARY                (MXC_V_GPIO_EN2_GPIO_EN2_PRIMARY &lt;&lt; MXC_F_GPIO_EN2_GPIO_EN2_POS) </span></div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2.html#ga7c85916db6cdba6779c6b856c572228d">  562</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_EN2_GPIO_EN2_SECONDARY              ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2.html#gaca446f72783206ce36021eb34b7bc41b">  563</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_EN2_GPIO_EN2_SECONDARY              (MXC_V_GPIO_EN2_GPIO_EN2_SECONDARY &lt;&lt; MXC_F_GPIO_EN2_GPIO_EN2_POS) </span></div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2___s_e_t.html#gace9256e9bdf151c1fc7846dd958e7011">  575</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN2_SET_ALL_POS                     0 </span></div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2___s_e_t.html#ga4dc28b7fe82c5c11f3f76a2df9e35d98">  576</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN2_SET_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN2_SET_ALL_POS)) </span></div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2___c_l_r.html#gaaeaa2a6414a5e205c277cdbcee0e0cd0">  588</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN2_CLR_ALL_POS                     0 </span></div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="group___g_p_i_o___e_n2___c_l_r.html#ga09378b8178626663cef26c51e4a82e72">  589</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_EN2_CLR_ALL                         ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_EN2_CLR_ALL_POS)) </span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="group___g_p_i_o___h_y_s_e_n.html#gaeb3c33255b170e75c1e9a67451a3f7ee">  599</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_HYSEN_GPIO_HYSEN_POS                0 </span></div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="group___g_p_i_o___h_y_s_e_n.html#ga400fb3a6d1488dec7ca6fdd89a376945">  600</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_HYSEN_GPIO_HYSEN                    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_HYSEN_GPIO_HYSEN_POS)) </span></div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="group___g_p_i_o___s_r_s_e_l.html#ga7119527ad3e68a398e982aab610237ec">  610</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_SRSEL_GPIO_SRSEL_POS                0 </span></div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="group___g_p_i_o___s_r_s_e_l.html#ga2d811fc0d876916f8b471fba9173c82e">  611</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_SRSEL_GPIO_SRSEL                    ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_SRSEL_GPIO_SRSEL_POS)) </span></div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="group___g_p_i_o___s_r_s_e_l.html#ga54488572ccfeb099d168bcd58a7ef3de">  612</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_SRSEL_GPIO_SRSEL_FAST               ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="group___g_p_i_o___s_r_s_e_l.html#ga3fc35c1362de4c64349638f83f7ba43b">  613</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_SRSEL_GPIO_SRSEL_FAST               (MXC_V_GPIO_SRSEL_GPIO_SRSEL_FAST &lt;&lt; MXC_F_GPIO_SRSEL_GPIO_SRSEL_POS) </span></div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="group___g_p_i_o___s_r_s_e_l.html#gada4616bb3ef839599f3c0d3385a2397e">  614</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_SRSEL_GPIO_SRSEL_SLOW               ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___g_p_i_o___s_r_s_e_l.html#gad87a578c91d0b43dea5d8f800ddd8534">  615</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_SRSEL_GPIO_SRSEL_SLOW               (MXC_V_GPIO_SRSEL_GPIO_SRSEL_SLOW &lt;&lt; MXC_F_GPIO_SRSEL_GPIO_SRSEL_POS) </span></div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s0.html#gab73ddb8dc98fcfb4f9132096774a6eb1">  627</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DS0_GPIO_DS0_POS                    0 </span></div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s0.html#gadd22c43c7c20305a81d23454710457e0">  628</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DS0_GPIO_DS0                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_DS0_GPIO_DS0_POS)) </span></div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s0.html#gac1b2a38f51e98c4bd337985d8eb9fdce">  629</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_DS0_GPIO_DS0_LD                     ((uint32_t)0x0UL) </span></div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s0.html#gaff8e946b965b86334baa7d5352bbbb1a">  630</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_DS0_GPIO_DS0_LD                     (MXC_V_GPIO_DS0_GPIO_DS0_LD &lt;&lt; MXC_F_GPIO_DS0_GPIO_DS0_POS) </span></div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s0.html#ga4defb3dd8d013e1afe142f5e74f65b25">  631</a></span>&#160;<span class="preprocessor">#define MXC_V_GPIO_DS0_GPIO_DS0_HD                     ((uint32_t)0x1UL) </span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s0.html#gacf077c971b8556efb481b2f6b884b2dd">  632</a></span>&#160;<span class="preprocessor">#define MXC_S_GPIO_DS0_GPIO_DS0_HD                     (MXC_V_GPIO_DS0_GPIO_DS0_HD &lt;&lt; MXC_F_GPIO_DS0_GPIO_DS0_POS) </span></div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s1.html#gac9cc7b8fc0d494c8920cd019dff75d55">  644</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DS1_GPIO_DS1_POS                    0 </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="group___g_p_i_o___d_s1.html#ga23259b8aff1fc1f350065e8b253f92c5">  645</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_DS1_GPIO_DS1                        ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_DS1_GPIO_DS1_POS)) </span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_s.html#gada026aa655bc7bbe45b1dee3a3f3cd19">  655</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PS_ALL_POS                          0 </span></div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="group___g_p_i_o___p_s.html#ga1c4941df25cf05cea19969b5a2c26c66">  656</a></span>&#160;<span class="preprocessor">#define MXC_F_GPIO_PS_ALL                              ((uint32_t)(0xFFFFFFFFUL &lt;&lt; MXC_F_GPIO_PS_ALL_POS)) </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;}</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="preprocessor">#endif // LIBRARIES_CMSIS_DEVICE_MAXIM_MAX32670_INCLUDE_GPIO_REGS_H_</span></div><div class="ttc" id="group__gpio__registers_html_a3966f88b0d7d63574afa3a4a373f119b"><div class="ttname"><a href="group__gpio__registers.html#a3966f88b0d7d63574afa3a4a373f119b">mxc_gpio_regs_t::inen</a></div><div class="ttdeci">__IO uint32_t inen</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:89</div></div>
<div class="ttc" id="group__gpio__registers_html_a1554ce7e4f4917c9d3659f8fdef65eec"><div class="ttname"><a href="group__gpio__registers.html#a1554ce7e4f4917c9d3659f8fdef65eec">mxc_gpio_regs_t::padctrl1</a></div><div class="ttdeci">__IO uint32_t padctrl1</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:102</div></div>
<div class="ttc" id="group__gpio__registers_html_af3fd471fbfb5eddfdcd5067069138b32"><div class="ttname"><a href="group__gpio__registers.html#af3fd471fbfb5eddfdcd5067069138b32">mxc_gpio_regs_t::ds0</a></div><div class="ttdeci">__IO uint32_t ds0</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:112</div></div>
<div class="ttc" id="group__gpio__registers_html_af0223674578b855140b1f5a75b8782b6"><div class="ttname"><a href="group__gpio__registers.html#af0223674578b855140b1f5a75b8782b6">mxc_gpio_regs_t::outen_clr</a></div><div class="ttdeci">__IO uint32_t outen_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:82</div></div>
<div class="ttc" id="group__gpio__registers_html_a307b9492b560e5794a16d5d18fd7f302"><div class="ttname"><a href="group__gpio__registers.html#a307b9492b560e5794a16d5d18fd7f302">mxc_gpio_regs_t::wken_clr</a></div><div class="ttdeci">__IO uint32_t wken_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:98</div></div>
<div class="ttc" id="group__gpio__registers_html_structmxc__gpio__regs__t"><div class="ttname"><a href="group__gpio__registers.html#structmxc__gpio__regs__t">mxc_gpio_regs_t</a></div><div class="ttdef"><b>Definition:</b> gpio_regs.h:76</div></div>
<div class="ttc" id="group__gpio__registers_html_a3aabb128950688028543f33c06be8d1d"><div class="ttname"><a href="group__gpio__registers.html#a3aabb128950688028543f33c06be8d1d">mxc_gpio_regs_t::inten_set</a></div><div class="ttdeci">__IO uint32_t inten_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:91</div></div>
<div class="ttc" id="group__gpio__registers_html_ac62ea7024ef7188e6d2a325df28a4244"><div class="ttname"><a href="group__gpio__registers.html#ac62ea7024ef7188e6d2a325df28a4244">mxc_gpio_regs_t::out</a></div><div class="ttdeci">__IO uint32_t out</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:83</div></div>
<div class="ttc" id="group__gpio__registers_html_a145604370dee8aea94098479af5d089e"><div class="ttname"><a href="group__gpio__registers.html#a145604370dee8aea94098479af5d089e">mxc_gpio_regs_t::in</a></div><div class="ttdeci">__I uint32_t in</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:86</div></div>
<div class="ttc" id="group__gpio__registers_html_a180fb4301217e58b8b04d69910d55e7d"><div class="ttname"><a href="group__gpio__registers.html#a180fb4301217e58b8b04d69910d55e7d">mxc_gpio_regs_t::wken</a></div><div class="ttdeci">__IO uint32_t wken</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:96</div></div>
<div class="ttc" id="group__gpio__registers_html_a38388abd15fd46b45d84831288805aa7"><div class="ttname"><a href="group__gpio__registers.html#a38388abd15fd46b45d84831288805aa7">mxc_gpio_regs_t::intfl</a></div><div class="ttdeci">__I uint32_t intfl</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:93</div></div>
<div class="ttc" id="group__gpio__registers_html_ab4b334a0b483de0f4c8910edee29c183"><div class="ttname"><a href="group__gpio__registers.html#ab4b334a0b483de0f4c8910edee29c183">mxc_gpio_regs_t::intfl_clr</a></div><div class="ttdeci">__IO uint32_t intfl_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:95</div></div>
<div class="ttc" id="group__gpio__registers_html_a5a1d26602cf5c5fa9f23c0fcfa2ccb12"><div class="ttname"><a href="group__gpio__registers.html#a5a1d26602cf5c5fa9f23c0fcfa2ccb12">mxc_gpio_regs_t::ps</a></div><div class="ttdeci">__IO uint32_t ps</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:114</div></div>
<div class="ttc" id="group__gpio__registers_html_a5ba41ac1c1776c941c8e502e7b86bdfb"><div class="ttname"><a href="group__gpio__registers.html#a5ba41ac1c1776c941c8e502e7b86bdfb">mxc_gpio_regs_t::outen_set</a></div><div class="ttdeci">__IO uint32_t outen_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:81</div></div>
<div class="ttc" id="group__gpio__registers_html_a34fcc3690f289c2fb5f2964d9f3f3716"><div class="ttname"><a href="group__gpio__registers.html#a34fcc3690f289c2fb5f2964d9f3f3716">mxc_gpio_regs_t::en2_clr</a></div><div class="ttdeci">__IO uint32_t en2_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:108</div></div>
<div class="ttc" id="group__gpio__registers_html_a5e96d32a7707ea2866d9719df0654f16"><div class="ttname"><a href="group__gpio__registers.html#a5e96d32a7707ea2866d9719df0654f16">mxc_gpio_regs_t::dualedge</a></div><div class="ttdeci">__IO uint32_t dualedge</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:100</div></div>
<div class="ttc" id="group__gpio__registers_html_a850acf8e6344d4da53a5b35238a7f7d1"><div class="ttname"><a href="group__gpio__registers.html#a850acf8e6344d4da53a5b35238a7f7d1">mxc_gpio_regs_t::en1_set</a></div><div class="ttdeci">__IO uint32_t en1_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:104</div></div>
<div class="ttc" id="group__gpio__registers_html_af3dad786f2e5e745ad3d0cbf2f6194b4"><div class="ttname"><a href="group__gpio__registers.html#af3dad786f2e5e745ad3d0cbf2f6194b4">mxc_gpio_regs_t::en0</a></div><div class="ttdeci">__IO uint32_t en0</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:77</div></div>
<div class="ttc" id="group__gpio__registers_html_a5a76c7227715177733533b7725826d91"><div class="ttname"><a href="group__gpio__registers.html#a5a76c7227715177733533b7725826d91">mxc_gpio_regs_t::en2</a></div><div class="ttdeci">__IO uint32_t en2</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:106</div></div>
<div class="ttc" id="group__gpio__registers_html_ad0f568fb6d572314501ec8f9f8315106"><div class="ttname"><a href="group__gpio__registers.html#ad0f568fb6d572314501ec8f9f8315106">mxc_gpio_regs_t::intmode</a></div><div class="ttdeci">__IO uint32_t intmode</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:87</div></div>
<div class="ttc" id="group__gpio__registers_html_a78c56a3c94d09696880d5d3b28328a20"><div class="ttname"><a href="group__gpio__registers.html#a78c56a3c94d09696880d5d3b28328a20">mxc_gpio_regs_t::en2_set</a></div><div class="ttdeci">__IO uint32_t en2_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:107</div></div>
<div class="ttc" id="group__gpio__registers_html_a18c0adefe29c0f3db2ab4df7b02b3f46"><div class="ttname"><a href="group__gpio__registers.html#a18c0adefe29c0f3db2ab4df7b02b3f46">mxc_gpio_regs_t::en1_clr</a></div><div class="ttdeci">__IO uint32_t en1_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:105</div></div>
<div class="ttc" id="group__gpio__registers_html_aded1d97628851ac331d217c8f8d08e33"><div class="ttname"><a href="group__gpio__registers.html#aded1d97628851ac331d217c8f8d08e33">mxc_gpio_regs_t::ds1</a></div><div class="ttdeci">__IO uint32_t ds1</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:113</div></div>
<div class="ttc" id="group__gpio__registers_html_a5ce8578a8db8fe9ccf724fd5a4143afc"><div class="ttname"><a href="group__gpio__registers.html#a5ce8578a8db8fe9ccf724fd5a4143afc">mxc_gpio_regs_t::padctrl0</a></div><div class="ttdeci">__IO uint32_t padctrl0</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:101</div></div>
<div class="ttc" id="group__gpio__registers_html_ab78639f01ed2880a0a880a894c32ef37"><div class="ttname"><a href="group__gpio__registers.html#ab78639f01ed2880a0a880a894c32ef37">mxc_gpio_regs_t::intpol</a></div><div class="ttdeci">__IO uint32_t intpol</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:88</div></div>
<div class="ttc" id="group__gpio__registers_html_a9d8fea45046f1ccd80ad02924c1726d1"><div class="ttname"><a href="group__gpio__registers.html#a9d8fea45046f1ccd80ad02924c1726d1">mxc_gpio_regs_t::en0_clr</a></div><div class="ttdeci">__IO uint32_t en0_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:79</div></div>
<div class="ttc" id="group__gpio__registers_html_a4713ab6ab471a96ea60a11dd4a7cb43c"><div class="ttname"><a href="group__gpio__registers.html#a4713ab6ab471a96ea60a11dd4a7cb43c">mxc_gpio_regs_t::out_clr</a></div><div class="ttdeci">__O uint32_t out_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:85</div></div>
<div class="ttc" id="group__gpio__registers_html_ac739c97e3dfed1c05d96249bc00d2578"><div class="ttname"><a href="group__gpio__registers.html#ac739c97e3dfed1c05d96249bc00d2578">mxc_gpio_regs_t::inten</a></div><div class="ttdeci">__IO uint32_t inten</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:90</div></div>
<div class="ttc" id="group__gpio__registers_html_a2ce9b4e59a3cf54ec5ee7dd8d68d77c9"><div class="ttname"><a href="group__gpio__registers.html#a2ce9b4e59a3cf54ec5ee7dd8d68d77c9">mxc_gpio_regs_t::wken_set</a></div><div class="ttdeci">__IO uint32_t wken_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:97</div></div>
<div class="ttc" id="group__gpio__registers_html_a9c662ea877d2668c6a9043a73838e585"><div class="ttname"><a href="group__gpio__registers.html#a9c662ea877d2668c6a9043a73838e585">mxc_gpio_regs_t::outen</a></div><div class="ttdeci">__IO uint32_t outen</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:80</div></div>
<div class="ttc" id="group__gpio__registers_html_af010e38b101793fbad67f05b2718b919"><div class="ttname"><a href="group__gpio__registers.html#af010e38b101793fbad67f05b2718b919">mxc_gpio_regs_t::en0_set</a></div><div class="ttdeci">__IO uint32_t en0_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:78</div></div>
<div class="ttc" id="group__gpio__registers_html_af2d2d31f5bfd87cd995ecc3c8178e7e4"><div class="ttname"><a href="group__gpio__registers.html#af2d2d31f5bfd87cd995ecc3c8178e7e4">mxc_gpio_regs_t::en1</a></div><div class="ttdeci">__IO uint32_t en1</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:103</div></div>
<div class="ttc" id="group__gpio__registers_html_a87718d22781f97571fa8a1a51c99df7d"><div class="ttname"><a href="group__gpio__registers.html#a87718d22781f97571fa8a1a51c99df7d">mxc_gpio_regs_t::inten_clr</a></div><div class="ttdeci">__IO uint32_t inten_clr</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:92</div></div>
<div class="ttc" id="group__gpio__registers_html_a841317f7bb3d4ed370636f01a4f399e8"><div class="ttname"><a href="group__gpio__registers.html#a841317f7bb3d4ed370636f01a4f399e8">mxc_gpio_regs_t::hysen</a></div><div class="ttdeci">__IO uint32_t hysen</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:110</div></div>
<div class="ttc" id="group__gpio__registers_html_a4238e84d49ef268e7e24906306284ba4"><div class="ttname"><a href="group__gpio__registers.html#a4238e84d49ef268e7e24906306284ba4">mxc_gpio_regs_t::out_set</a></div><div class="ttdeci">__O uint32_t out_set</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:84</div></div>
<div class="ttc" id="group__gpio__registers_html_a47d2d7a96dd66dee1572bb4c0ccf6f3b"><div class="ttname"><a href="group__gpio__registers.html#a47d2d7a96dd66dee1572bb4c0ccf6f3b">mxc_gpio_regs_t::srsel</a></div><div class="ttdeci">__IO uint32_t srsel</div><div class="ttdef"><b>Definition:</b> gpio_regs.h:111</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_74a1ad929b9bc221910eda5e657bf53e.html">Device</a></li><li class="navelem"><a class="el" href="dir_2735d35371771e96c24dd0c1d026f345.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_73a31b9fdba509fdc730065a6bf6e128.html">MAX32670</a></li><li class="navelem"><a class="el" href="dir_f8755449af120c259c1334f553e41284.html">Include</a></li><li class="navelem"><a class="el" href="gpio__regs_8h.html">gpio_regs.h</a></li>
    <li class="footer">Generated on Wed Oct 16 2024 16:54:02 for MAX32670 Peripheral Driver API by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
