# Joint Adder-Subtractor Unit (Conventional & Reversible Logic)

## ğŸ“Œ Project Overview
With the rising demand for energy-efficient digital systems, especially in **portable and battery-powered devices**, this project focuses on designing an optimized **Joint Adder-Subtractor Unit**.  
The unit integrates both **addition** and **subtraction** into a single functional block to:
- Reduce hardware redundancy  
- Optimize **power consumption**, **area utilization**, and **delay**  

The project explores **conventional logic** as well as **reversible logic gates**. Reversible logic is leveraged for its ability to minimize energy loss during switching, leading to improved efficiency.

## ğŸš€ Features
- Single hardware block for both addition and subtraction  
- Energy-efficient design suitable for **low-power applications**:
  - Embedded systems  
  - Mobile processors  
  - IoT devices  
- Implemented and simulated using **Xilinx Vivado**  

## ğŸ› ï¸ Design Flow
1. **1-bit Adder-Subtractor Module**  
   - Designed as the basic building block  
2. **32-bit Joint Adder-Subtractor**  
   - Built using cascading techniques of the 1-bit unit  
3. **Simulation & Analysis**  
   - Conducted in **Xilinx Vivado**  
   - Comparison between **conventional logic** and **reversible logic** designs  

## ğŸ“Š Performance Metrics
- **Power Consumption**  
- **Area Usage** (measured in LUTs)  
- **Delay**  


âš ï¸ **Note:** The complete source code is not provided here. If needed, please request a mail to bommanarajesh7@gmail.com.

## ğŸ§© Tools & Requirements
- **Xilinx Vivado Design Suite**  
- Basic knowledge of **Verilog/VHDL**  
- Digital design concepts: adders, subtractors, and reversible logic  

## ğŸ“ˆ Expected Outcome
- Demonstrate efficiency gains in terms of **power, area, and delay**  
- Show how reversible logic outperforms conventional logic for energy-efficient digital systems  

 
