

================================================================
== Vitis HLS Report for 'pipeline_bitmap_stage'
================================================================
* Date:           Mon Aug 25 03:44:11 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        minkowski_net
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.520 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%L2_bitmap_read = read i512 @_ssdm_op_Read.ap_auto.i512P0A, i512 %L2_bitmap" [minkowski_net.cpp:74]   --->   Operation 4 'read' 'L2_bitmap_read' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%L0_bitmap_read_1 = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %L0_bitmap_read" [minkowski_net.cpp:74]   --->   Operation 5 'read' 'L0_bitmap_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%L1_bitmap_read_1 = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %L1_bitmap_read" [minkowski_net.cpp:74]   --->   Operation 6 'read' 'L1_bitmap_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%L3_bitmap_read_1 = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %L3_bitmap_read" [minkowski_net.cpp:74]   --->   Operation 7 'read' 'L3_bitmap_read_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [2/2] (0.00ns)   --->   "%call_ret = call i1696 @streaming_bitmap_constructor, i1085 %input_voxel_stream, i1085 %feature_data_stream, i60 %write_addr_stream, i512 %L3_bitmap_read_1, i512 %L2_bitmap, i512 %L2_bitmap_read, i512 %L1_bitmap_read_1, i512 %L0_bitmap_read_1, i1 %initialized, i32 %l0_write_pos, i32 %l1_write_pos, i32 %l2_write_pos, i10 %voxel_count, i32 %retained_block_count, i1 %L1_temp, i1 %L2_temp, i32 %initial_processed_voxels_constprop" [minkowski_net.cpp:74]   --->   Operation 8 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %write_addr_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %feature_data_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %input_voxel_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/2] (1.61ns)   --->   "%call_ret = call i1696 @streaming_bitmap_constructor, i1085 %input_voxel_stream, i1085 %feature_data_stream, i60 %write_addr_stream, i512 %L3_bitmap_read_1, i512 %L2_bitmap, i512 %L2_bitmap_read, i512 %L1_bitmap_read_1, i512 %L0_bitmap_read_1, i1 %initialized, i32 %l0_write_pos, i32 %l1_write_pos, i32 %l2_write_pos, i10 %voxel_count, i32 %retained_block_count, i1 %L1_temp, i1 %L2_temp, i32 %initial_processed_voxels_constprop" [minkowski_net.cpp:74]   --->   Operation 12 'call' 'call_ret' <Predicate = true> <Delay = 1.61> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%L3_bitmap = extractvalue i1696 %call_ret" [minkowski_net.cpp:74]   --->   Operation 13 'extractvalue' 'L3_bitmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%L1_bitmap = extractvalue i1696 %call_ret" [minkowski_net.cpp:74]   --->   Operation 14 'extractvalue' 'L1_bitmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (0.00ns)   --->   "%L0_bitmap = extractvalue i1696 %call_ret" [minkowski_net.cpp:74]   --->   Operation 15 'extractvalue' 'L0_bitmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%bitmap_info = extractvalue i1696 %call_ret" [minkowski_net.cpp:74]   --->   Operation 16 'extractvalue' 'bitmap_info' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1696 <undef>, i160 %bitmap_info" [minkowski_net.cpp:74]   --->   Operation 17 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1696 %mrv, i512 %L3_bitmap" [minkowski_net.cpp:74]   --->   Operation 18 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1696 %mrv_1, i512 %L1_bitmap" [minkowski_net.cpp:74]   --->   Operation 19 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1696 %mrv_2, i512 %L0_bitmap" [minkowski_net.cpp:74]   --->   Operation 20 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln74 = ret i1696 %mrv_3" [minkowski_net.cpp:74]   --->   Operation 21 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.611ns
The critical path consists of the following:
	'call' operation 1696 bit ('call_ret', minkowski_net.cpp:74) to 'streaming_bitmap_constructor' [24]  (1.611 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
