verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../kria.gen/sources_1/bd/bram/ipshared/ec67/hdl" --include "../../../../kria.gen/sources_1/bd/bram/ipshared/f805/hdl" \
"../../../bd/bram/ip/bram_zynq_ultra_ps_e_0_0/sim/bram_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/bram/ip/bram_accel_top_0_1/sim/bram_accel_top_0_1.v" \
"../../../bd/bram/ip/bram_aes_accel_0_0/sim/bram_aes_accel_0_0.v" \
"../../../bd/bram/sim/bram.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
