#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x25878c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2584f70 .scope module, "tb" "tb" 3 211;
 .timescale -12 -12;
L_0x2585bf0 .functor NOT 1, L_0x25feea0, C4<0>, C4<0>, C4<0>;
L_0x259fc00 .functor XOR 8, L_0x25fea30, L_0x25febf0, C4<00000000>, C4<00000000>;
L_0x25d6fd0 .functor XOR 8, L_0x259fc00, L_0x25fed30, C4<00000000>, C4<00000000>;
v0x25fc610_0 .net *"_ivl_10", 7 0, L_0x25fed30;  1 drivers
v0x25fc710_0 .net *"_ivl_12", 7 0, L_0x25d6fd0;  1 drivers
v0x25fc7f0_0 .net *"_ivl_2", 7 0, L_0x25fe990;  1 drivers
v0x25fc8b0_0 .net *"_ivl_4", 7 0, L_0x25fea30;  1 drivers
v0x25fc990_0 .net *"_ivl_6", 7 0, L_0x25febf0;  1 drivers
v0x25fcac0_0 .net *"_ivl_8", 7 0, L_0x259fc00;  1 drivers
v0x25fcba0_0 .net "areset", 0 0, L_0x2586000;  1 drivers
v0x25fcc40_0 .var "clk", 0 0;
v0x25fcce0_0 .net "predict_history_dut", 6 0, v0x25fb9f0_0;  1 drivers
v0x25fce30_0 .net "predict_history_ref", 6 0, L_0x25fe800;  1 drivers
v0x25fced0_0 .net "predict_pc", 6 0, L_0x25fda90;  1 drivers
v0x25fcf70_0 .net "predict_taken_dut", 0 0, v0x25fbbe0_0;  1 drivers
v0x25fd010_0 .net "predict_taken_ref", 0 0, L_0x25fe640;  1 drivers
v0x25fd0b0_0 .net "predict_valid", 0 0, v0x25f88d0_0;  1 drivers
v0x25fd150_0 .var/2u "stats1", 223 0;
v0x25fd1f0_0 .var/2u "strobe", 0 0;
v0x25fd2b0_0 .net "tb_match", 0 0, L_0x25feea0;  1 drivers
v0x25fd460_0 .net "tb_mismatch", 0 0, L_0x2585bf0;  1 drivers
v0x25fd500_0 .net "train_history", 6 0, L_0x25fe040;  1 drivers
v0x25fd5c0_0 .net "train_mispredicted", 0 0, L_0x25fdee0;  1 drivers
v0x25fd660_0 .net "train_pc", 6 0, L_0x25fe1d0;  1 drivers
v0x25fd720_0 .net "train_taken", 0 0, L_0x25fdcc0;  1 drivers
v0x25fd7c0_0 .net "train_valid", 0 0, v0x25f9250_0;  1 drivers
v0x25fd860_0 .net "wavedrom_enable", 0 0, v0x25f9320_0;  1 drivers
v0x25fd900_0 .net/2s "wavedrom_hide_after_time", 31 0, v0x25f93c0_0;  1 drivers
v0x25fd9a0_0 .net "wavedrom_title", 511 0, v0x25f94a0_0;  1 drivers
L_0x25fe990 .concat [ 7 1 0 0], L_0x25fe800, L_0x25fe640;
L_0x25fea30 .concat [ 7 1 0 0], L_0x25fe800, L_0x25fe640;
L_0x25febf0 .concat [ 7 1 0 0], v0x25fb9f0_0, v0x25fbbe0_0;
L_0x25fed30 .concat [ 7 1 0 0], L_0x25fe800, L_0x25fe640;
L_0x25feea0 .cmp/eeq 8, L_0x25fe990, L_0x25d6fd0;
S_0x2589930 .scope module, "good1" "reference_module" 3 268, 3 4 0, S_0x2584f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
P_0x25890f0 .param/l "LNT" 0 3 22, C4<01>;
P_0x2589130 .param/l "LT" 0 3 22, C4<10>;
P_0x2589170 .param/l "SNT" 0 3 22, C4<00>;
P_0x25891b0 .param/l "ST" 0 3 22, C4<11>;
P_0x25891f0 .param/l "n" 0 3 19, +C4<00000000000000000000000000000111>;
L_0x25864e0 .functor XOR 7, v0x25f6a70_0, L_0x25fda90, C4<0000000>, C4<0000000>;
L_0x25b0e90 .functor XOR 7, L_0x25fe040, L_0x25fe1d0, C4<0000000>, C4<0000000>;
v0x25c4140_0 .net *"_ivl_11", 0 0, L_0x25fe550;  1 drivers
L_0x7f15e202b1c8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x25c4410_0 .net *"_ivl_12", 0 0, L_0x7f15e202b1c8;  1 drivers
L_0x7f15e202b210 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x2585c60_0 .net *"_ivl_16", 6 0, L_0x7f15e202b210;  1 drivers
v0x2585ea0_0 .net *"_ivl_4", 1 0, L_0x25fe360;  1 drivers
v0x2586070_0 .net *"_ivl_6", 8 0, L_0x25fe460;  1 drivers
L_0x7f15e202b180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x25865d0_0 .net *"_ivl_9", 1 0, L_0x7f15e202b180;  1 drivers
v0x25f6750_0 .net "areset", 0 0, L_0x2586000;  alias, 1 drivers
v0x25f6810_0 .net "clk", 0 0, v0x25fcc40_0;  1 drivers
v0x25f68d0 .array "pht", 0 127, 1 0;
v0x25f6990_0 .net "predict_history", 6 0, L_0x25fe800;  alias, 1 drivers
v0x25f6a70_0 .var "predict_history_r", 6 0;
v0x25f6b50_0 .net "predict_index", 6 0, L_0x25864e0;  1 drivers
v0x25f6c30_0 .net "predict_pc", 6 0, L_0x25fda90;  alias, 1 drivers
v0x25f6d10_0 .net "predict_taken", 0 0, L_0x25fe640;  alias, 1 drivers
v0x25f6dd0_0 .net "predict_valid", 0 0, v0x25f88d0_0;  alias, 1 drivers
v0x25f6e90_0 .net "train_history", 6 0, L_0x25fe040;  alias, 1 drivers
v0x25f6f70_0 .net "train_index", 6 0, L_0x25b0e90;  1 drivers
v0x25f7050_0 .net "train_mispredicted", 0 0, L_0x25fdee0;  alias, 1 drivers
v0x25f7110_0 .net "train_pc", 6 0, L_0x25fe1d0;  alias, 1 drivers
v0x25f71f0_0 .net "train_taken", 0 0, L_0x25fdcc0;  alias, 1 drivers
v0x25f72b0_0 .net "train_valid", 0 0, v0x25f9250_0;  alias, 1 drivers
E_0x2596880 .event posedge, v0x25f6750_0, v0x25f6810_0;
L_0x25fe360 .array/port v0x25f68d0, L_0x25fe460;
L_0x25fe460 .concat [ 7 2 0 0], L_0x25864e0, L_0x7f15e202b180;
L_0x25fe550 .part L_0x25fe360, 1, 1;
L_0x25fe640 .functor MUXZ 1, L_0x7f15e202b1c8, L_0x25fe550, v0x25f88d0_0, C4<>;
L_0x25fe800 .functor MUXZ 7, L_0x7f15e202b210, v0x25f6a70_0, v0x25f88d0_0, C4<>;
S_0x258b330 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 30, 3 30 0, S_0x2589930;
 .timescale -12 -12;
v0x25c3d20_0 .var/i "i", 31 0;
S_0x25f74d0 .scope module, "stim1" "stimulus_gen" 3 257, 3 51 0, S_0x2584f70;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "predict_valid";
    .port_info 3 /OUTPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "train_valid";
    .port_info 5 /OUTPUT 1 "train_taken";
    .port_info 6 /OUTPUT 1 "train_mispredicted";
    .port_info 7 /OUTPUT 7 "train_history";
    .port_info 8 /OUTPUT 7 "train_pc";
    .port_info 9 /INPUT 1 "tb_match";
    .port_info 10 /OUTPUT 512 "wavedrom_title";
    .port_info 11 /OUTPUT 1 "wavedrom_enable";
    .port_info 12 /OUTPUT 32 "wavedrom_hide_after_time";
P_0x25f7680 .param/l "N" 0 3 52, +C4<00000000000000000000000000000111>;
L_0x2586000 .functor BUFZ 1, v0x25f89a0_0, C4<0>, C4<0>, C4<0>;
L_0x7f15e202b0a8 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x25f8160_0 .net *"_ivl_10", 0 0, L_0x7f15e202b0a8;  1 drivers
L_0x7f15e202b0f0 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x25f8240_0 .net *"_ivl_14", 6 0, L_0x7f15e202b0f0;  1 drivers
L_0x7f15e202b138 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x25f8320_0 .net *"_ivl_18", 6 0, L_0x7f15e202b138;  1 drivers
L_0x7f15e202b018 .functor BUFT 1, C4<xxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x25f83e0_0 .net *"_ivl_2", 6 0, L_0x7f15e202b018;  1 drivers
L_0x7f15e202b060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x25f84c0_0 .net *"_ivl_6", 0 0, L_0x7f15e202b060;  1 drivers
v0x25f85f0_0 .net "areset", 0 0, L_0x2586000;  alias, 1 drivers
v0x25f8690_0 .net "clk", 0 0, v0x25fcc40_0;  alias, 1 drivers
v0x25f8760_0 .net "predict_pc", 6 0, L_0x25fda90;  alias, 1 drivers
v0x25f8830_0 .var "predict_pc_r", 6 0;
v0x25f88d0_0 .var "predict_valid", 0 0;
v0x25f89a0_0 .var "reset", 0 0;
v0x25f8a40_0 .net "tb_match", 0 0, L_0x25feea0;  alias, 1 drivers
v0x25f8b00_0 .net "train_history", 6 0, L_0x25fe040;  alias, 1 drivers
v0x25f8bf0_0 .var "train_history_r", 6 0;
v0x25f8cb0_0 .net "train_mispredicted", 0 0, L_0x25fdee0;  alias, 1 drivers
v0x25f8d80_0 .var "train_mispredicted_r", 0 0;
v0x25f8e20_0 .net "train_pc", 6 0, L_0x25fe1d0;  alias, 1 drivers
v0x25f9020_0 .var "train_pc_r", 6 0;
v0x25f90e0_0 .net "train_taken", 0 0, L_0x25fdcc0;  alias, 1 drivers
v0x25f91b0_0 .var "train_taken_r", 0 0;
v0x25f9250_0 .var "train_valid", 0 0;
v0x25f9320_0 .var "wavedrom_enable", 0 0;
v0x25f93c0_0 .var/2s "wavedrom_hide_after_time", 31 0;
v0x25f94a0_0 .var "wavedrom_title", 511 0;
E_0x2595d20/0 .event negedge, v0x25f6810_0;
E_0x2595d20/1 .event posedge, v0x25f6810_0;
E_0x2595d20 .event/or E_0x2595d20/0, E_0x2595d20/1;
L_0x25fda90 .functor MUXZ 7, L_0x7f15e202b018, v0x25f8830_0, v0x25f88d0_0, C4<>;
L_0x25fdcc0 .functor MUXZ 1, L_0x7f15e202b060, v0x25f91b0_0, v0x25f9250_0, C4<>;
L_0x25fdee0 .functor MUXZ 1, L_0x7f15e202b0a8, v0x25f8d80_0, v0x25f9250_0, C4<>;
L_0x25fe040 .functor MUXZ 7, L_0x7f15e202b0f0, v0x25f8bf0_0, v0x25f9250_0, C4<>;
L_0x25fe1d0 .functor MUXZ 7, L_0x7f15e202b138, v0x25f9020_0, v0x25f9250_0, C4<>;
S_0x25f7740 .scope task, "reset_test" "reset_test" 3 86, 3 86 0, S_0x25f74d0;
 .timescale -12 -12;
v0x25f79a0_0 .var/2u "arfail", 0 0;
v0x25f7a80_0 .var "async", 0 0;
v0x25f7b40_0 .var/2u "datafail", 0 0;
v0x25f7be0_0 .var/2u "srfail", 0 0;
E_0x2595ad0 .event posedge, v0x25f6810_0;
E_0x25779f0 .event negedge, v0x25f6810_0;
TD_tb.stim1.reset_test ;
    %wait E_0x2595ad0;
    %wait E_0x2595ad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f89a0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2595ad0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x25779f0;
    %load/vec4 v0x25f8a40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x25f7b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f89a0_0, 0;
    %wait E_0x2595ad0;
    %load/vec4 v0x25f8a40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x25f79a0_0, 0, 1;
    %wait E_0x2595ad0;
    %load/vec4 v0x25f8a40_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x25f7be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f89a0_0, 0;
    %load/vec4 v0x25f7be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 100 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x25f79a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x25f7a80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x25f7b40_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x25f7a80_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 102 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x25f7ca0 .scope task, "wavedrom_start" "wavedrom_start" 3 77, 3 77 0, S_0x25f74d0;
 .timescale -12 -12;
v0x25f7ea0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x25f7f80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 80, 3 80 0, S_0x25f74d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x25f9720 .scope module, "top_module1" "top_module" 3 281, 4 1 0, S_0x2584f70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "predict_valid";
    .port_info 3 /INPUT 7 "predict_pc";
    .port_info 4 /OUTPUT 1 "predict_taken";
    .port_info 5 /OUTPUT 7 "predict_history";
    .port_info 6 /INPUT 1 "train_valid";
    .port_info 7 /INPUT 1 "train_taken";
    .port_info 8 /INPUT 1 "train_mispredicted";
    .port_info 9 /INPUT 7 "train_history";
    .port_info 10 /INPUT 7 "train_pc";
v0x25fa460 .array "PHT", 0 127, 1 0;
v0x25fb540_0 .net "areset", 0 0, L_0x2586000;  alias, 1 drivers
v0x25fb650_0 .net "clk", 0 0, v0x25fcc40_0;  alias, 1 drivers
v0x25fb740_0 .var "global_history", 6 0;
v0x25fb7e0_0 .var/i "i", 31 0;
v0x25fb910_0 .var "next_history", 6 0;
v0x25fb9f0_0 .var "predict_history", 6 0;
v0x25fbad0_0 .net "predict_pc", 6 0, L_0x25fda90;  alias, 1 drivers
v0x25fbbe0_0 .var "predict_taken", 0 0;
v0x25fbca0_0 .net "predict_valid", 0 0, v0x25f88d0_0;  alias, 1 drivers
v0x25fbd40_0 .net "train_history", 6 0, L_0x25fe040;  alias, 1 drivers
v0x25fbe50_0 .net "train_mispredicted", 0 0, L_0x25fdee0;  alias, 1 drivers
v0x25fbf40_0 .net "train_pc", 6 0, L_0x25fe1d0;  alias, 1 drivers
v0x25fc050_0 .net "train_taken", 0 0, L_0x25fdcc0;  alias, 1 drivers
v0x25fc140_0 .net "train_valid", 0 0, v0x25f9250_0;  alias, 1 drivers
E_0x25dc510/0 .event anyedge, v0x25f6dd0_0, v0x25f6c30_0, v0x25fb740_0, v0x25fa080_0;
v0x25fa460_0 .array/port v0x25fa460, 0;
v0x25fa460_1 .array/port v0x25fa460, 1;
v0x25fa460_2 .array/port v0x25fa460, 2;
v0x25fa460_3 .array/port v0x25fa460, 3;
E_0x25dc510/1 .event anyedge, v0x25fa460_0, v0x25fa460_1, v0x25fa460_2, v0x25fa460_3;
v0x25fa460_4 .array/port v0x25fa460, 4;
v0x25fa460_5 .array/port v0x25fa460, 5;
v0x25fa460_6 .array/port v0x25fa460, 6;
v0x25fa460_7 .array/port v0x25fa460, 7;
E_0x25dc510/2 .event anyedge, v0x25fa460_4, v0x25fa460_5, v0x25fa460_6, v0x25fa460_7;
v0x25fa460_8 .array/port v0x25fa460, 8;
v0x25fa460_9 .array/port v0x25fa460, 9;
v0x25fa460_10 .array/port v0x25fa460, 10;
v0x25fa460_11 .array/port v0x25fa460, 11;
E_0x25dc510/3 .event anyedge, v0x25fa460_8, v0x25fa460_9, v0x25fa460_10, v0x25fa460_11;
v0x25fa460_12 .array/port v0x25fa460, 12;
v0x25fa460_13 .array/port v0x25fa460, 13;
v0x25fa460_14 .array/port v0x25fa460, 14;
v0x25fa460_15 .array/port v0x25fa460, 15;
E_0x25dc510/4 .event anyedge, v0x25fa460_12, v0x25fa460_13, v0x25fa460_14, v0x25fa460_15;
v0x25fa460_16 .array/port v0x25fa460, 16;
v0x25fa460_17 .array/port v0x25fa460, 17;
v0x25fa460_18 .array/port v0x25fa460, 18;
v0x25fa460_19 .array/port v0x25fa460, 19;
E_0x25dc510/5 .event anyedge, v0x25fa460_16, v0x25fa460_17, v0x25fa460_18, v0x25fa460_19;
v0x25fa460_20 .array/port v0x25fa460, 20;
v0x25fa460_21 .array/port v0x25fa460, 21;
v0x25fa460_22 .array/port v0x25fa460, 22;
v0x25fa460_23 .array/port v0x25fa460, 23;
E_0x25dc510/6 .event anyedge, v0x25fa460_20, v0x25fa460_21, v0x25fa460_22, v0x25fa460_23;
v0x25fa460_24 .array/port v0x25fa460, 24;
v0x25fa460_25 .array/port v0x25fa460, 25;
v0x25fa460_26 .array/port v0x25fa460, 26;
v0x25fa460_27 .array/port v0x25fa460, 27;
E_0x25dc510/7 .event anyedge, v0x25fa460_24, v0x25fa460_25, v0x25fa460_26, v0x25fa460_27;
v0x25fa460_28 .array/port v0x25fa460, 28;
v0x25fa460_29 .array/port v0x25fa460, 29;
v0x25fa460_30 .array/port v0x25fa460, 30;
v0x25fa460_31 .array/port v0x25fa460, 31;
E_0x25dc510/8 .event anyedge, v0x25fa460_28, v0x25fa460_29, v0x25fa460_30, v0x25fa460_31;
v0x25fa460_32 .array/port v0x25fa460, 32;
v0x25fa460_33 .array/port v0x25fa460, 33;
v0x25fa460_34 .array/port v0x25fa460, 34;
v0x25fa460_35 .array/port v0x25fa460, 35;
E_0x25dc510/9 .event anyedge, v0x25fa460_32, v0x25fa460_33, v0x25fa460_34, v0x25fa460_35;
v0x25fa460_36 .array/port v0x25fa460, 36;
v0x25fa460_37 .array/port v0x25fa460, 37;
v0x25fa460_38 .array/port v0x25fa460, 38;
v0x25fa460_39 .array/port v0x25fa460, 39;
E_0x25dc510/10 .event anyedge, v0x25fa460_36, v0x25fa460_37, v0x25fa460_38, v0x25fa460_39;
v0x25fa460_40 .array/port v0x25fa460, 40;
v0x25fa460_41 .array/port v0x25fa460, 41;
v0x25fa460_42 .array/port v0x25fa460, 42;
v0x25fa460_43 .array/port v0x25fa460, 43;
E_0x25dc510/11 .event anyedge, v0x25fa460_40, v0x25fa460_41, v0x25fa460_42, v0x25fa460_43;
v0x25fa460_44 .array/port v0x25fa460, 44;
v0x25fa460_45 .array/port v0x25fa460, 45;
v0x25fa460_46 .array/port v0x25fa460, 46;
v0x25fa460_47 .array/port v0x25fa460, 47;
E_0x25dc510/12 .event anyedge, v0x25fa460_44, v0x25fa460_45, v0x25fa460_46, v0x25fa460_47;
v0x25fa460_48 .array/port v0x25fa460, 48;
v0x25fa460_49 .array/port v0x25fa460, 49;
v0x25fa460_50 .array/port v0x25fa460, 50;
v0x25fa460_51 .array/port v0x25fa460, 51;
E_0x25dc510/13 .event anyedge, v0x25fa460_48, v0x25fa460_49, v0x25fa460_50, v0x25fa460_51;
v0x25fa460_52 .array/port v0x25fa460, 52;
v0x25fa460_53 .array/port v0x25fa460, 53;
v0x25fa460_54 .array/port v0x25fa460, 54;
v0x25fa460_55 .array/port v0x25fa460, 55;
E_0x25dc510/14 .event anyedge, v0x25fa460_52, v0x25fa460_53, v0x25fa460_54, v0x25fa460_55;
v0x25fa460_56 .array/port v0x25fa460, 56;
v0x25fa460_57 .array/port v0x25fa460, 57;
v0x25fa460_58 .array/port v0x25fa460, 58;
v0x25fa460_59 .array/port v0x25fa460, 59;
E_0x25dc510/15 .event anyedge, v0x25fa460_56, v0x25fa460_57, v0x25fa460_58, v0x25fa460_59;
v0x25fa460_60 .array/port v0x25fa460, 60;
v0x25fa460_61 .array/port v0x25fa460, 61;
v0x25fa460_62 .array/port v0x25fa460, 62;
v0x25fa460_63 .array/port v0x25fa460, 63;
E_0x25dc510/16 .event anyedge, v0x25fa460_60, v0x25fa460_61, v0x25fa460_62, v0x25fa460_63;
v0x25fa460_64 .array/port v0x25fa460, 64;
v0x25fa460_65 .array/port v0x25fa460, 65;
v0x25fa460_66 .array/port v0x25fa460, 66;
v0x25fa460_67 .array/port v0x25fa460, 67;
E_0x25dc510/17 .event anyedge, v0x25fa460_64, v0x25fa460_65, v0x25fa460_66, v0x25fa460_67;
v0x25fa460_68 .array/port v0x25fa460, 68;
v0x25fa460_69 .array/port v0x25fa460, 69;
v0x25fa460_70 .array/port v0x25fa460, 70;
v0x25fa460_71 .array/port v0x25fa460, 71;
E_0x25dc510/18 .event anyedge, v0x25fa460_68, v0x25fa460_69, v0x25fa460_70, v0x25fa460_71;
v0x25fa460_72 .array/port v0x25fa460, 72;
v0x25fa460_73 .array/port v0x25fa460, 73;
v0x25fa460_74 .array/port v0x25fa460, 74;
v0x25fa460_75 .array/port v0x25fa460, 75;
E_0x25dc510/19 .event anyedge, v0x25fa460_72, v0x25fa460_73, v0x25fa460_74, v0x25fa460_75;
v0x25fa460_76 .array/port v0x25fa460, 76;
v0x25fa460_77 .array/port v0x25fa460, 77;
v0x25fa460_78 .array/port v0x25fa460, 78;
v0x25fa460_79 .array/port v0x25fa460, 79;
E_0x25dc510/20 .event anyedge, v0x25fa460_76, v0x25fa460_77, v0x25fa460_78, v0x25fa460_79;
v0x25fa460_80 .array/port v0x25fa460, 80;
v0x25fa460_81 .array/port v0x25fa460, 81;
v0x25fa460_82 .array/port v0x25fa460, 82;
v0x25fa460_83 .array/port v0x25fa460, 83;
E_0x25dc510/21 .event anyedge, v0x25fa460_80, v0x25fa460_81, v0x25fa460_82, v0x25fa460_83;
v0x25fa460_84 .array/port v0x25fa460, 84;
v0x25fa460_85 .array/port v0x25fa460, 85;
v0x25fa460_86 .array/port v0x25fa460, 86;
v0x25fa460_87 .array/port v0x25fa460, 87;
E_0x25dc510/22 .event anyedge, v0x25fa460_84, v0x25fa460_85, v0x25fa460_86, v0x25fa460_87;
v0x25fa460_88 .array/port v0x25fa460, 88;
v0x25fa460_89 .array/port v0x25fa460, 89;
v0x25fa460_90 .array/port v0x25fa460, 90;
v0x25fa460_91 .array/port v0x25fa460, 91;
E_0x25dc510/23 .event anyedge, v0x25fa460_88, v0x25fa460_89, v0x25fa460_90, v0x25fa460_91;
v0x25fa460_92 .array/port v0x25fa460, 92;
v0x25fa460_93 .array/port v0x25fa460, 93;
v0x25fa460_94 .array/port v0x25fa460, 94;
v0x25fa460_95 .array/port v0x25fa460, 95;
E_0x25dc510/24 .event anyedge, v0x25fa460_92, v0x25fa460_93, v0x25fa460_94, v0x25fa460_95;
v0x25fa460_96 .array/port v0x25fa460, 96;
v0x25fa460_97 .array/port v0x25fa460, 97;
v0x25fa460_98 .array/port v0x25fa460, 98;
v0x25fa460_99 .array/port v0x25fa460, 99;
E_0x25dc510/25 .event anyedge, v0x25fa460_96, v0x25fa460_97, v0x25fa460_98, v0x25fa460_99;
v0x25fa460_100 .array/port v0x25fa460, 100;
v0x25fa460_101 .array/port v0x25fa460, 101;
v0x25fa460_102 .array/port v0x25fa460, 102;
v0x25fa460_103 .array/port v0x25fa460, 103;
E_0x25dc510/26 .event anyedge, v0x25fa460_100, v0x25fa460_101, v0x25fa460_102, v0x25fa460_103;
v0x25fa460_104 .array/port v0x25fa460, 104;
v0x25fa460_105 .array/port v0x25fa460, 105;
v0x25fa460_106 .array/port v0x25fa460, 106;
v0x25fa460_107 .array/port v0x25fa460, 107;
E_0x25dc510/27 .event anyedge, v0x25fa460_104, v0x25fa460_105, v0x25fa460_106, v0x25fa460_107;
v0x25fa460_108 .array/port v0x25fa460, 108;
v0x25fa460_109 .array/port v0x25fa460, 109;
v0x25fa460_110 .array/port v0x25fa460, 110;
v0x25fa460_111 .array/port v0x25fa460, 111;
E_0x25dc510/28 .event anyedge, v0x25fa460_108, v0x25fa460_109, v0x25fa460_110, v0x25fa460_111;
v0x25fa460_112 .array/port v0x25fa460, 112;
v0x25fa460_113 .array/port v0x25fa460, 113;
v0x25fa460_114 .array/port v0x25fa460, 114;
v0x25fa460_115 .array/port v0x25fa460, 115;
E_0x25dc510/29 .event anyedge, v0x25fa460_112, v0x25fa460_113, v0x25fa460_114, v0x25fa460_115;
v0x25fa460_116 .array/port v0x25fa460, 116;
v0x25fa460_117 .array/port v0x25fa460, 117;
v0x25fa460_118 .array/port v0x25fa460, 118;
v0x25fa460_119 .array/port v0x25fa460, 119;
E_0x25dc510/30 .event anyedge, v0x25fa460_116, v0x25fa460_117, v0x25fa460_118, v0x25fa460_119;
v0x25fa460_120 .array/port v0x25fa460, 120;
v0x25fa460_121 .array/port v0x25fa460, 121;
v0x25fa460_122 .array/port v0x25fa460, 122;
v0x25fa460_123 .array/port v0x25fa460, 123;
E_0x25dc510/31 .event anyedge, v0x25fa460_120, v0x25fa460_121, v0x25fa460_122, v0x25fa460_123;
v0x25fa460_124 .array/port v0x25fa460, 124;
v0x25fa460_125 .array/port v0x25fa460, 125;
v0x25fa460_126 .array/port v0x25fa460, 126;
v0x25fa460_127 .array/port v0x25fa460, 127;
E_0x25dc510/32 .event anyedge, v0x25fa460_124, v0x25fa460_125, v0x25fa460_126, v0x25fa460_127;
E_0x25dc510/33 .event anyedge, v0x25fbbe0_0;
E_0x25dc510 .event/or E_0x25dc510/0, E_0x25dc510/1, E_0x25dc510/2, E_0x25dc510/3, E_0x25dc510/4, E_0x25dc510/5, E_0x25dc510/6, E_0x25dc510/7, E_0x25dc510/8, E_0x25dc510/9, E_0x25dc510/10, E_0x25dc510/11, E_0x25dc510/12, E_0x25dc510/13, E_0x25dc510/14, E_0x25dc510/15, E_0x25dc510/16, E_0x25dc510/17, E_0x25dc510/18, E_0x25dc510/19, E_0x25dc510/20, E_0x25dc510/21, E_0x25dc510/22, E_0x25dc510/23, E_0x25dc510/24, E_0x25dc510/25, E_0x25dc510/26, E_0x25dc510/27, E_0x25dc510/28, E_0x25dc510/29, E_0x25dc510/30, E_0x25dc510/31, E_0x25dc510/32, E_0x25dc510/33;
S_0x25f9e80 .scope begin, "$unm_blk_13" "$unm_blk_13" 4 64, 4 64 0, S_0x25f9720;
 .timescale 0 0;
v0x25fa080_0 .var "index", 6 0;
S_0x25fa180 .scope begin, "$unm_blk_6" "$unm_blk_6" 4 39, 4 39 0, S_0x25f9720;
 .timescale 0 0;
v0x25fa380_0 .var "index", 6 0;
S_0x25fc3f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 296, 3 296 0, S_0x2584f70;
 .timescale -12 -12;
E_0x25dc800 .event anyedge, v0x25fd1f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x25fd1f0_0;
    %nor/r;
    %assign/vec4 v0x25fd1f0_0, 0;
    %wait E_0x25dc800;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x25f74d0;
T_4 ;
    %wait E_0x2595ad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f89a0_0, 0;
    %wait E_0x2595ad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f89a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f88d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f8d80_0, 0;
    %pushi/vec4 127, 0, 7;
    %assign/vec4 v0x25f8bf0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x25f9020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f88d0_0, 0;
    %pushi/vec4 4, 0, 7;
    %assign/vec4 v0x25f8830_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x25f7a80_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x25f7740;
    %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x25f7f80;
    %join;
    %wait E_0x2595ad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f89a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f88d0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x25f8830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f88d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x25f8bf0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x25f9020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f91b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f8d80_0, 0;
    %wait E_0x25779f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f89a0_0, 0;
    %wait E_0x2595ad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %wait E_0x2595ad0;
    %pushi/vec4 2, 0, 7;
    %assign/vec4 v0x25f8bf0_0, 0;
    %wait E_0x2595ad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2595ad0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x25f8bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %wait E_0x2595ad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %pushi/vec4 8, 0, 32;
T_4.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.3, 5;
    %jmp/1 T_4.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2595ad0;
    %jmp T_4.2;
T_4.3 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x25f7f80;
    %join;
    %wait E_0x2595ad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f89a0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x25f8830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f88d0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x25f8bf0_0, 0;
    %pushi/vec4 10, 0, 7;
    %assign/vec4 v0x25f9020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f91b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f8d80_0, 0;
    %wait E_0x25779f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f89a0_0, 0;
    %wait E_0x2595ad0;
    %wait E_0x2595ad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %wait E_0x2595ad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %wait E_0x2595ad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %pushi/vec4 16, 0, 7;
    %assign/vec4 v0x25f8bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f91b0_0, 0;
    %wait E_0x2595ad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %pushi/vec4 4, 0, 32;
T_4.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.5, 5;
    %jmp/1 T_4.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2595ad0;
    %jmp T_4.4;
T_4.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x25f8bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f91b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %wait E_0x2595ad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %wait E_0x2595ad0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %pushi/vec4 32, 0, 7;
    %assign/vec4 v0x25f8bf0_0, 0;
    %wait E_0x2595ad0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x25f9250_0, 0;
    %pushi/vec4 3, 0, 32;
T_4.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.7, 5;
    %jmp/1 T_4.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2595ad0;
    %jmp T_4.6;
T_4.7 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x25f7f80;
    %join;
    %pushi/vec4 1000, 0, 32;
T_4.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.9, 5;
    %jmp/1 T_4.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2595d20;
    %vpi_func 3 201 "$urandom" 32 {0 0 0};
    %pad/u 17;
    %split/vec4 1;
    %assign/vec4 v0x25f9250_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25f91b0_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x25f9020_0, 0;
    %split/vec4 7;
    %assign/vec4 v0x25f8830_0, 0;
    %assign/vec4 v0x25f88d0_0, 0;
    %vpi_func 3 202 "$urandom" 32 {0 0 0};
    %pad/u 7;
    %assign/vec4 v0x25f8bf0_0, 0;
    %vpi_func 3 203 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %nor/r;
    %assign/vec4 v0x25f8d80_0, 0;
    %jmp T_4.8;
T_4.9 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 206 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2589930;
T_5 ;
    %wait E_0x2596880;
    %load/vec4 v0x25f6750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %fork t_1, S_0x258b330;
    %jmp t_0;
    .scope S_0x258b330;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25c3d20_0, 0, 32;
T_5.2 ; Top of for-loop 
    %load/vec4 v0x25c3d20_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 4, v0x25c3d20_0;
    %store/vec4a v0x25f68d0, 4, 0;
T_5.4 ; for-loop step statement
    %load/vec4 v0x25c3d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x25c3d20_0, 0, 32;
    %jmp T_5.2;
T_5.3 ; for-loop exit label
    %end;
    .scope S_0x2589930;
t_0 %join;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x25f6a70_0, 0, 7;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x25f6dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0x25f6a70_0;
    %load/vec4 v0x25f6d10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x25f6a70_0, 0;
T_5.5 ;
    %load/vec4 v0x25f72b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x25f6f70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25f68d0, 4;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.11, 5;
    %load/vec4 v0x25f71f0_0;
    %and;
T_5.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0x25f6f70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25f68d0, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x25f6f70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x25f68d0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x25f6f70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25f68d0, 4;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x25f71f0_0;
    %nor/r;
    %and;
T_5.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    %load/vec4 v0x25f6f70_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25f68d0, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x25f6f70_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x25f68d0, 0, 4;
T_5.12 ;
T_5.10 ;
    %load/vec4 v0x25f7050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x25f6e90_0;
    %load/vec4 v0x25f71f0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 7;
    %assign/vec4 v0x25f6a70_0, 0;
T_5.15 ;
T_5.7 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x25f9720;
T_6 ;
    %wait E_0x2596880;
    %load/vec4 v0x25fb540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x25fb740_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25fb7e0_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v0x25fb7e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 1, 0, 2;
    %ix/getv/s 3, v0x25fb7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x25fa460, 0, 4;
T_6.4 ; for-loop step statement
    %load/vec4 v0x25fb7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x25fb7e0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x25fb650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0x25fbca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x25fb910_0;
    %assign/vec4 v0x25fb740_0, 0;
T_6.7 ;
    %load/vec4 v0x25fc140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %fork t_3, S_0x25fa180;
    %jmp t_2;
    .scope S_0x25fa180;
t_3 ;
    %load/vec4 v0x25fbf40_0;
    %load/vec4 v0x25fbd40_0;
    %xor;
    %store/vec4 v0x25fa380_0, 0, 7;
    %load/vec4 v0x25fc050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x25fa380_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25fa460, 4;
    %cmpi/u 3, 0, 2;
    %jmp/0xz  T_6.13, 5;
    %load/vec4 v0x25fa380_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25fa460, 4;
    %addi 1, 0, 2;
    %load/vec4 v0x25fa380_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x25fa460, 0, 4;
T_6.13 ;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0x25fa380_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25fa460, 4;
    %cmpi/u 0, 0, 2;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.15, 5;
    %load/vec4 v0x25fa380_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25fa460, 4;
    %subi 1, 0, 2;
    %load/vec4 v0x25fa380_0;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x25fa460, 0, 4;
T_6.15 ;
T_6.12 ;
    %load/vec4 v0x25fbe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %load/vec4 v0x25fbd40_0;
    %assign/vec4 v0x25fb740_0, 0;
T_6.17 ;
    %end;
    .scope S_0x25f9720;
t_2 %join;
T_6.9 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x25f9720;
T_7 ;
    %wait E_0x25dc510;
    %load/vec4 v0x25fbca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_5, S_0x25f9e80;
    %jmp t_4;
    .scope S_0x25f9e80;
t_5 ;
    %load/vec4 v0x25fbad0_0;
    %load/vec4 v0x25fb740_0;
    %xor;
    %store/vec4 v0x25fa080_0, 0, 7;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x25fa080_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x25fa460, 4;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x25fbbe0_0, 0, 1;
    %load/vec4 v0x25fb740_0;
    %store/vec4 v0x25fb9f0_0, 0, 7;
    %load/vec4 v0x25fb740_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x25fbbe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x25fb910_0, 0, 7;
    %end;
    .scope S_0x25f9720;
t_4 %join;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25fbbe0_0, 0, 1;
    %load/vec4 v0x25fb740_0;
    %store/vec4 v0x25fb9f0_0, 0, 7;
    %load/vec4 v0x25fb740_0;
    %store/vec4 v0x25fb910_0, 0, 7;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x2584f70;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25fcc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25fd1f0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x2584f70;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x25fcc40_0;
    %inv;
    %store/vec4 v0x25fcc40_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x2584f70;
T_10 ;
    %vpi_call/w 3 249 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 250 "$dumpvars", 32'sb00000000000000000000000000000001, v0x25f8690_0, v0x25fd460_0, v0x25fcc40_0, v0x25fcba0_0, v0x25fd0b0_0, v0x25fced0_0, v0x25fd7c0_0, v0x25fd720_0, v0x25fd5c0_0, v0x25fd500_0, v0x25fd660_0, v0x25fd010_0, v0x25fcf70_0, v0x25fce30_0, v0x25fcce0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x2584f70;
T_11 ;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 305 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_taken", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 306 "$display", "Hint: Output '%s' has no mismatches.", "predict_taken" {0 0 0};
T_11.1 ;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 307 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "predict_history", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 308 "$display", "Hint: Output '%s' has no mismatches.", "predict_history" {0 0 0};
T_11.3 ;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 310 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 311 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 312 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x2584f70;
T_12 ;
    %wait E_0x2595d20;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25fd150_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25fd150_0, 4, 32;
    %load/vec4 v0x25fd2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 323 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25fd150_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25fd150_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25fd150_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x25fd010_0;
    %load/vec4 v0x25fd010_0;
    %load/vec4 v0x25fcf70_0;
    %xor;
    %load/vec4 v0x25fd010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 327 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25fd150_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25fd150_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x25fce30_0;
    %load/vec4 v0x25fce30_0;
    %load/vec4 v0x25fcce0_0;
    %xor;
    %load/vec4 v0x25fce30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 330 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25fd150_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x25fd150_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25fd150_0, 4, 32;
T_12.8 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gshare/gshare_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth5/human/gshare/iter0/response1/top_module.sv";
