// Seed: 3441310848
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire [-1 : 1] id_4, id_5;
  wire id_6;
  wire id_7;
  parameter id_8 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd46,
    parameter id_3 = 32'd90
) (
    input tri  id_0,
    input wor  _id_1,
    input tri1 id_2,
    input tri0 _id_3
    , id_6,
    input tri0 id_4 [1 'b0 : 1  &  id_3  (  -1 'b0 ,  id_1  )]
);
  logic [7:0][-1] id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7
  );
  wire [1 : id_3] id_8, id_9, id_10;
  assign id_6 = -1'b0;
endmodule
