{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767982852876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767982852876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan  9 13:20:52 2026 " "Processing started: Fri Jan  9 13:20:52 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767982852876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767982852876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_beginner_activity_4 -c fpga_beginner_activity_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_beginner_activity_4 -c fpga_beginner_activity_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767982852876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767982853258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767982853258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/baseline_c5gx.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767982860386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767982860386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "activity_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file activity_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 activity_4-Behavioral " "Found design unit 1: activity_4-Behavioral" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767982860723 ""} { "Info" "ISGN_ENTITY_NAME" "1 activity_4 " "Found entity 1: activity_4" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767982860723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767982860723 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "activity_4 " "Elaborating entity \"activity_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767982861521 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 activity_4.vhd(13) " "VHDL Signal Declaration warning at activity_4.vhd(13): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767982861522 "|activity_4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 activity_4.vhd(14) " "VHDL Signal Declaration warning at activity_4.vhd(14): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767982861522 "|activity_4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 activity_4.vhd(15) " "VHDL Signal Declaration warning at activity_4.vhd(15): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767982861522 "|activity_4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX3 activity_4.vhd(16) " "VHDL Signal Declaration warning at activity_4.vhd(16): used implicit default value for signal \"HEX3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1767982861522 "|activity_4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1767982861937 "|activity_4|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1767982861937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767982862132 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767982862132 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767982862171 "|activity_4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767982862171 "|activity_4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767982862171 "|activity_4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767982862171 "|activity_4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767982862171 "|activity_4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767982862171 "|activity_4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767982862171 "|activity_4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767982862171 "|activity_4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767982862171 "|activity_4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "activity_4.vhd" "" { Text "C:/Users/bluef/Desktop/MCUFPGAWRKSP/W26-FPGA-MCU-Workshop/fpga/Introductory Workshop/FPGA_Activity_4/activity_4.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1767982862171 "|activity_4|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1767982862171 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767982862171 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767982862171 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767982862171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767982862207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan  9 13:21:02 2026 " "Processing ended: Fri Jan  9 13:21:02 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767982862207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767982862207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767982862207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767982862207 ""}
