OpenROAD e036ecfaca4bc0efe88a54085efcf0f562c48a6b 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0163] /openlane/designs/iiitb_r2_4bit_bm/runs/ASIC/tmp/synthesis/resizer_sky130_fd_sc_hd__typical.lib line 23, default_fanout_load is 0.0.
[INFO ODB-0222] Reading LEF file: /openlane/designs/iiitb_r2_4bit_bm/runs/ASIC/tmp/merged.nom.lef
[WARNING ODB-0220] WARNING (LEFPARS-2036): SOURCE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /openlane/designs/iiitb_r2_4bit_bm/runs/ASIC/tmp/merged.nom.lef at line 930.

[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /openlane/designs/iiitb_r2_4bit_bm/runs/ASIC/tmp/merged.nom.lef
[INFO ODB-0127] Reading DEF file: /openlane/designs/iiitb_r2_4bit_bm/runs/ASIC/tmp/placement/7-global.def
[INFO ODB-0128] Design: iiitb_r2_4bit_bm
[INFO ODB-0130]     Created 21 pins.
[INFO ODB-0131]     Created 208 components and 1135 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 726 connections.
[INFO ODB-0133]     Created 123 nets and 409 connections.
[INFO ODB-0134] Finished DEF file: /openlane/designs/iiitb_r2_4bit_bm/runs/ASIC/tmp/placement/7-global.def
###############################################################################
# Created by write_sdc
# Tue Aug 30 08:21:34 2022
###############################################################################
current_design iiitb_r2_4bit_bm
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 [get_ports {clk}]
set_clock_transition 0.1500 [get_clocks {clk}]
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {M[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {M[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {M[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {M[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Q[0]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Q[1]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Q[2]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {Q[3]}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {load}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {reset}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[0]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[1]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[2]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[3]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[4]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[5]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[6]}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {P[7]}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {P[7]}]
set_load -pin_load 0.0334 [get_ports {P[6]}]
set_load -pin_load 0.0334 [get_ports {P[5]}]
set_load -pin_load 0.0334 [get_ports {P[4]}]
set_load -pin_load 0.0334 [get_ports {P[3]}]
set_load -pin_load 0.0334 [get_ports {P[2]}]
set_load -pin_load 0.0334 [get_ports {P[1]}]
set_load -pin_load 0.0334 [get_ports {P[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {clk}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {load}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {reset}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {M[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {M[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {M[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {M[0]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Q[3]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Q[2]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Q[1]}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {Q[0]}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 10.0000 [current_design]
[INFO]: Setting RC values...
[INFO RSZ-0027] Inserted 10 input buffers.
[INFO RSZ-0028] Inserted 8 output buffers.
[INFO RSZ-0058] Using max wire length 3048um.
[INFO RSZ-0039] Resized 114 instances.
Placement Analysis
---------------------------------
total displacement        607.0 u
average displacement        2.7 u
max displacement           14.2 u
original HPWL            2457.5 u
legalized HPWL           3093.4 u
delta HPWL                   26 %

[INFO DPL-0020] Mirrored 47 instances
[INFO DPL-0021] HPWL before            3093.4 u
[INFO DPL-0022] HPWL after             2997.3 u
[INFO DPL-0023] HPWL delta               -3.1 %
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _198_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.08    0.36    0.36 v _198_/Q (sky130_fd_sc_hd__dfxtp_1)
     5    0.02                           Count[1] (net)
                  0.08    0.00    0.36 v _170_/A (sky130_fd_sc_hd__nand2_1)
                  0.05    0.07    0.43 ^ _170_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           _033_ (net)
                  0.05    0.00    0.43 ^ _172_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.04    0.05    0.48 v _172_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _014_ (net)
                  0.04    0.00    0.48 v _198_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.48   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _198_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)


Startpoint: _197_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _197_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _197_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.09    0.36    0.36 v _197_/Q (sky130_fd_sc_hd__dfxtp_1)
     6    0.02                           Count[0] (net)
                  0.09    0.00    0.36 v _167_/B (sky130_fd_sc_hd__nand2_1)
                  0.05    0.08    0.44 ^ _167_/Y (sky130_fd_sc_hd__nand2_1)
     1    0.00                           _031_ (net)
                  0.05    0.00    0.44 ^ _169_/A1 (sky130_fd_sc_hd__a21oi_1)
                  0.04    0.05    0.50 v _169_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _013_ (net)
                  0.04    0.00    0.50 v _197_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.50   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _197_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.03    0.22   library hold time
                                  0.22   data required time
-----------------------------------------------------------------------------
                                  0.22   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.27   slack (MET)


Startpoint: _179_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _187_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _179_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.14    0.39    0.39 ^ _179_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.01                           A[3] (net)
                  0.14    0.00    0.39 ^ _156_/A2 (sky130_fd_sc_hd__o211a_1)
                  0.06    0.16    0.55 ^ _156_/X (sky130_fd_sc_hd__o211a_1)
     2    0.01                           _003_ (net)
                  0.06    0.00    0.55 ^ _187_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _187_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _179_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _179_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _179_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.14    0.39    0.39 ^ _179_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.01                           A[3] (net)
                  0.14    0.00    0.39 ^ _156_/A2 (sky130_fd_sc_hd__o211a_1)
                  0.06    0.16    0.55 ^ _156_/X (sky130_fd_sc_hd__o211a_1)
     2    0.01                           _003_ (net)
                  0.06    0.00    0.55 ^ _179_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _179_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: _189_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _188_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _189_/CLK (sky130_fd_sc_hd__dfxtp_1)
                  0.13    0.39    0.39 ^ _189_/Q (sky130_fd_sc_hd__dfxtp_1)
     4    0.01                           Q_temp[0] (net)
                  0.13    0.00    0.39 ^ _158_/A2 (sky130_fd_sc_hd__o311a_1)
                  0.05    0.17    0.55 ^ _158_/X (sky130_fd_sc_hd__o311a_1)
     1    0.00                           _008_ (net)
                  0.05    0.00    0.55 ^ _188_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.55   data arrival time

                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _188_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.02    0.23   library hold time
                                  0.23   data required time
-----------------------------------------------------------------------------
                                  0.23   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
Startpoint: load (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v load (in)
     1    0.00                           load (net)
                  0.01    0.00    2.01 v input9/A (sky130_fd_sc_hd__buf_2)
                  0.07    0.16    2.16 v input9/X (sky130_fd_sc_hd__buf_2)
     9    0.03                           net9 (net)
                  0.07    0.00    2.16 v _171_/A (sky130_fd_sc_hd__or4_1)
                  0.09    0.55    2.71 v _171_/X (sky130_fd_sc_hd__or4_1)
     1    0.00                           _034_ (net)
                  0.09    0.00    2.71 v _172_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.10    0.15    2.87 ^ _172_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _014_ (net)
                  0.10    0.00    2.87 ^ _198_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.87   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _198_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)


Startpoint: load (input port clocked by clk)
Endpoint: _184_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ load (in)
     1    0.00                           load (net)
                  0.02    0.00    2.01 ^ input9/A (sky130_fd_sc_hd__buf_2)
                  0.15    0.18    2.19 ^ input9/X (sky130_fd_sc_hd__buf_2)
     9    0.03                           net9 (net)
                  0.15    0.00    2.20 ^ _091_/A (sky130_vsdinv)
                  0.06    0.09    2.29 v _091_/Y (sky130_vsdinv)
     4    0.01                           _040_ (net)
                  0.06    0.00    2.29 v _102_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18    2.47 v _102_/X (sky130_fd_sc_hd__buf_2)
    10    0.03                           _048_ (net)
                  0.08    0.00    2.47 v _125_/A1 (sky130_fd_sc_hd__o221a_1)
                  0.06    0.30    2.77 v _125_/X (sky130_fd_sc_hd__o221a_1)
     2    0.01                           _000_ (net)
                  0.06    0.00    2.77 v _184_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _184_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: load (input port clocked by clk)
Endpoint: _176_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ load (in)
     1    0.00                           load (net)
                  0.02    0.00    2.01 ^ input9/A (sky130_fd_sc_hd__buf_2)
                  0.15    0.18    2.19 ^ input9/X (sky130_fd_sc_hd__buf_2)
     9    0.03                           net9 (net)
                  0.15    0.00    2.20 ^ _091_/A (sky130_vsdinv)
                  0.06    0.09    2.29 v _091_/Y (sky130_vsdinv)
     4    0.01                           _040_ (net)
                  0.06    0.00    2.29 v _102_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18    2.47 v _102_/X (sky130_fd_sc_hd__buf_2)
    10    0.03                           _048_ (net)
                  0.08    0.00    2.47 v _125_/A1 (sky130_fd_sc_hd__o221a_1)
                  0.06    0.30    2.77 v _125_/X (sky130_fd_sc_hd__o221a_1)
     2    0.01                           _000_ (net)
                  0.06    0.00    2.77 v _176_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.77   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _176_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -2.77   data arrival time
-----------------------------------------------------------------------------
                                  6.89   slack (MET)


Startpoint: load (input port clocked by clk)
Endpoint: _188_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
                  0.02    0.01    2.01 ^ load (in)
     1    0.00                           load (net)
                  0.02    0.00    2.01 ^ input9/A (sky130_fd_sc_hd__buf_2)
                  0.15    0.18    2.19 ^ input9/X (sky130_fd_sc_hd__buf_2)
     9    0.03                           net9 (net)
                  0.15    0.00    2.20 ^ _091_/A (sky130_vsdinv)
                  0.06    0.09    2.29 v _091_/Y (sky130_vsdinv)
     4    0.01                           _040_ (net)
                  0.06    0.00    2.29 v _102_/A (sky130_fd_sc_hd__buf_2)
                  0.08    0.18    2.47 v _102_/X (sky130_fd_sc_hd__buf_2)
    10    0.03                           _048_ (net)
                  0.08    0.00    2.47 v _157_/A1 (sky130_fd_sc_hd__a21o_1)
                  0.03    0.17    2.64 v _157_/X (sky130_fd_sc_hd__a21o_1)
     1    0.00                           _026_ (net)
                  0.03    0.00    2.64 v _158_/B1 (sky130_fd_sc_hd__o311a_1)
                  0.05    0.12    2.76 v _158_/X (sky130_fd_sc_hd__o311a_1)
     1    0.00                           _008_ (net)
                  0.05    0.00    2.76 v _188_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _188_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  6.90   slack (MET)


Startpoint: load (input port clocked by clk)
Endpoint: _199_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v load (in)
     1    0.00                           load (net)
                  0.01    0.00    2.01 v input9/A (sky130_fd_sc_hd__buf_2)
                  0.07    0.16    2.16 v input9/X (sky130_fd_sc_hd__buf_2)
     9    0.03                           net9 (net)
                  0.07    0.00    2.16 v _173_/A1 (sky130_fd_sc_hd__o31a_1)
                  0.04    0.30    2.47 v _173_/X (sky130_fd_sc_hd__o31a_1)
     1    0.00                           _035_ (net)
                  0.04    0.00    2.47 v _174_/B (sky130_fd_sc_hd__or2_1)
                  0.05    0.21    2.67 v _174_/X (sky130_fd_sc_hd__or2_1)
     1    0.00                           _036_ (net)
                  0.05    0.00    2.67 v _175_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.02    0.09    2.76 v _175_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _015_ (net)
                  0.02    0.00    2.76 v _199_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.76   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _199_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.76   data arrival time
-----------------------------------------------------------------------------
                                  6.91   slack (MET)


max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: load (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 v input external delay
                  0.01    0.01    2.01 v load (in)
     1    0.00                           load (net)
                  0.01    0.00    2.01 v input9/A (sky130_fd_sc_hd__buf_2)
                  0.07    0.16    2.16 v input9/X (sky130_fd_sc_hd__buf_2)
     9    0.03                           net9 (net)
                  0.07    0.00    2.16 v _171_/A (sky130_fd_sc_hd__or4_1)
                  0.09    0.55    2.71 v _171_/X (sky130_fd_sc_hd__or4_1)
     1    0.00                           _034_ (net)
                  0.09    0.00    2.71 v _172_/A2 (sky130_fd_sc_hd__a21oi_1)
                  0.10    0.15    2.87 ^ _172_/Y (sky130_fd_sc_hd__a21oi_1)
     1    0.00                           _014_ (net)
                  0.10    0.00    2.87 ^ _198_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.87   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _198_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -2.87   data arrival time
-----------------------------------------------------------------------------
                                  6.83   slack (MET)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack 6.83

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack 0.25
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
Latency      CRPR       Skew
_176_/CLK ^
   0.15
_176_/CLK ^
   0.14      0.00       0.01

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.05e-04   7.07e-06   2.03e-10   1.12e-04  68.5%
Combinational          2.54e-05   2.60e-05   5.63e-10   5.14e-05  31.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.30e-04   3.31e-05   7.66e-10   1.63e-04 100.0%
                          79.7%      20.3%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 1456 u^2 36% utilization.
area_report_end
